{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-29-gf0859503)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:3.1-141.10",
        "dynports": "00000000000000000000000000000001"
      },
      "ports": {
        "io_sdin": {
          "direction": "output",
          "bits": [ 3882062 ]
        },
        "io_sclk": {
          "direction": "output",
          "bits": [ 3882061 ]
        },
        "io_reset": {
          "direction": "output",
          "bits": [ 3882060 ]
        },
        "io_dc": {
          "direction": "output",
          "bits": [ 3882059 ]
        },
        "io_cs": {
          "direction": "output",
          "bits": [ 3882058 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3882057 ]
        }
      },
      "cells": {
        "bitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882291 ],
            "CE": [ 3882067 ],
            "Q": [ 3882290 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882289 ]
          }
        },
        "commandIndex_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882297 ],
            "Q": [ 3882299 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882298 ]
          }
        },
        "commandIndex_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3884927 ],
            "CE": [ 3882297 ],
            "Q": [ 3882332 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882334 ]
          }
        },
        "commandIndex_DFFSE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3884927 ],
            "CE": [ 3882297 ],
            "Q": [ 3882343 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882345 ]
          }
        },
        "commandIndex_DFFSE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3884927 ],
            "CE": [ 3882297 ],
            "Q": [ 3882348 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882350 ]
          }
        },
        "counter_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882374 ],
            "Q": [ 3882377 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882375 ]
          }
        },
        "counter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882413 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882415 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882513 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882592 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882701 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882697 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882693 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882689 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3884927 ]
          }
        },
        "cs_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882856 ],
            "Q": [ 3882857 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882080 ]
          }
        },
        "dataToSend_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882291 ],
            "Q": [ 3882864 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882863 ]
          }
        },
        "dataToSend_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882291 ],
            "Q": [ 3882913 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882912 ]
          }
        },
        "dataToSend_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882291 ],
            "Q": [ 3882965 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882964 ]
          }
        },
        "dataToSend_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882291 ],
            "Q": [ 3883002 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883001 ]
          }
        },
        "dataToSend_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882291 ],
            "Q": [ 3883083 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883082 ]
          }
        },
        "dataToSend_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882291 ],
            "Q": [ 3883120 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883119 ]
          }
        },
        "state_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3884846 ],
            "Q": [ 3882323 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882322 ]
          }
        },
        "dataToSend_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882291 ],
            "Q": [ 3883605 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883604 ]
          }
        },
        "pixelCounter_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3883171 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883844 ]
          }
        },
        "pixelCounter_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3883175 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883847 ]
          }
        },
        "sdin_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882381 ],
            "Q": [ 3883814 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3884762 ]
          }
        },
        "dc_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3884927 ],
            "CE": [ 3882291 ],
            "Q": [ 3883806 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882302 ]
          }
        },
        "sclk_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3884927 ],
            "CE": [ 3882281 ],
            "Q": [ 3883812 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882283 ]
          }
        },
        "pixelCounter_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3882928 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883816 ]
          }
        },
        "pixelCounter_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3882892 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883818 ]
          }
        },
        "pixelCounter_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3883138 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883823 ]
          }
        },
        "pixelCounter_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3883021 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883827 ]
          }
        },
        "pixelCounter_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3883196 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883831 ]
          }
        },
        "pixelCounter_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3883157 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883835 ]
          }
        },
        "pixelCounter_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:86.3-140.6|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3883167 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883839 ]
          }
        },
        "counter_DFFRE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882564 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882566 ]
          }
        },
        "counter_DFFRE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882571 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882573 ]
          }
        },
        "counter_DFFRE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882578 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882580 ]
          }
        },
        "counter_DFFRE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882586 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882588 ]
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882596 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882598 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882604 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882611 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882717 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882718 ],
            "B": [ 3882714 ],
            "A": [ 3882551 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884622 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882720 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882725 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882721 ],
            "CLK": [  ],
            "D": [ 3882386 ],
            "C": [ 3882421 ],
            "B": [ 3882725 ],
            "A": [ 3882560 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882718 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882731 ],
            "B": [ 3882730 ],
            "A": [ 3882728 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882731 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882537 ],
            "A": [ 3882530 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882728 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882516 ],
            "B": [ 3882490 ],
            "A": [ 3882452 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882735 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882545 ],
            "A": [ 3882537 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882730 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882459 ],
            "A": [ 3882682 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882561 ],
            "CLK": [  ],
            "D": [ 3882551 ],
            "C": [ 3882730 ],
            "B": [ 3882735 ],
            "A": [ 3882481 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882374 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882281 ],
            "A": [ 3882725 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882725 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882325 ],
            "B": [ 3882324 ],
            "A": [ 3882323 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882560 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882499 ],
            "B": [ 3882490 ],
            "A": [ 3882418 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882384 ],
            "CLK": [  ],
            "D": [ 3882730 ],
            "C": [ 3882735 ],
            "B": [ 3882560 ],
            "A": [ 3882481 ]
          }
        },
        "counter_DFFRE_Q_8_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882421 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882421 ],
            "A": [ 3882432 ]
          }
        },
        "counter_DFFRE_Q_9_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882682 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882852 ],
            "A": [ 3882421 ]
          }
        },
        "cs_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882856 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882325 ],
            "B": [ 3882324 ],
            "A": [ 3882323 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884230 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3884195 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884627 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010000011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884249 ],
            "CLK": [  ],
            "D": [ 3883299 ],
            "C": [ 3882302 ],
            "B": [ 3883254 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882874 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882875 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884808 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882880 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882881 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884628 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010100010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884862 ],
            "CLK": [  ],
            "D": [ 3882282 ],
            "C": [ 3882325 ],
            "B": [ 3882324 ],
            "A": [ 3882323 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111011100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882888 ],
            "CLK": [  ],
            "D": [ 3882904 ],
            "C": [ 3882903 ],
            "B": [ 3882902 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882889 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882903 ],
            "B": [ 3882902 ],
            "A": [ 3882892 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884612 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882907 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882908 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884825 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884317 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884611 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100011100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882923 ],
            "CLK": [  ],
            "D": [ 3882942 ],
            "C": [ 3882940 ],
            "B": [ 3882302 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882924 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882940 ],
            "B": [ 3882302 ],
            "A": [ 3882928 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884250 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882946 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882940 ],
            "B": [ 3882302 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882947 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882940 ],
            "B": [ 3882302 ],
            "A": [ 3882928 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884245 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884607 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882954 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882940 ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882955 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882940 ],
            "A": [ 3882302 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884606 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882959 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882940 ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882960 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882940 ],
            "A": [ 3882302 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884826 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884635 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884241 ],
            "CLK": [  ],
            "D": [ 3883274 ],
            "C": [ 3883279 ],
            "B": [ 3883270 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882975 ],
            "CLK": [  ],
            "D": [ 3882942 ],
            "C": [ 3882980 ],
            "B": [ 3882302 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882976 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884807 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882983 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882984 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884636 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884599 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882991 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882992 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101000101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884598 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882996 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882997 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884893 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884351 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011001110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884244 ],
            "CLK": [  ],
            "D": [ 3883877 ],
            "C": [ 3883881 ],
            "B": [ 3883345 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884242 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883270 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883016 ],
            "CLK": [  ],
            "D": [ 3883032 ],
            "C": [ 3882302 ],
            "B": [ 3883021 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883017 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882302 ],
            "B": [ 3883021 ],
            "A": [ 3882928 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884594 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883035 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883032 ],
            "B": [ 3882302 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883036 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882302 ],
            "A": [ 3882928 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884640 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884593 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883043 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883044 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884812 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883048 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883049 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884830 ],
            "CLK": [  ],
            "D": [ 3884835 ],
            "C": [ 3884834 ],
            "B": [ 3882076 ],
            "A": [ 3882071 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884641 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884235 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3884195 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883059 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882302 ],
            "B": [ 3883021 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883060 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882302 ],
            "B": [ 3883021 ],
            "A": [ 3882928 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884871 ],
            "CLK": [  ],
            "D": [ 3882530 ],
            "C": [ 3882523 ],
            "B": [ 3882516 ],
            "A": [ 3882507 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883064 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883065 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882302 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883072 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883073 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010000100101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884580 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883077 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883078 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111010111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884831 ],
            "CLK": [  ],
            "D": [ 3884835 ],
            "C": [ 3884834 ],
            "B": [ 3882076 ],
            "A": [ 3882071 ]
          }
        },
        "pixelCounter_DFFE_Q_9_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882302 ],
            "Q": [ 3883182 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883182 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010010100011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884579 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883093 ],
            "CLK": [  ],
            "D": [ 3883098 ],
            "C": [ 3883097 ],
            "B": [ 3882302 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883094 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883098 ],
            "B": [ 3883097 ],
            "A": [ 3882302 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010001010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884256 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883101 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883102 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010010100001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884575 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883109 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883110 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882302 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010010100011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884574 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883114 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883115 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000101010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884257 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883122 ],
            "CLK": [  ],
            "D": [ 3883128 ],
            "C": [ 3883127 ],
            "B": [ 3883126 ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883126 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883135 ],
            "A": [ 3883132 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883132 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883138 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883155 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884231 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010001010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883178 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883179 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884834 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883605 ],
            "B": [ 3882274 ],
            "A": [ 3883120 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884567 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101010111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883192 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010011100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883193 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884566 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001010001110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883213 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883214 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3884651 ],
            "CE": [ 3882723 ],
            "Q": [ 3883810 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3884655 ],
            "C": [ 3884653 ],
            "B": [ 3882421 ],
            "A": [ 3882545 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884339 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883221 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111110011000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883222 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884562 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001010011100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883226 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110101100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883227 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883127 ],
            "CLK": [  ],
            "D": [ 3883234 ],
            "C": [ 3883232 ],
            "B": [ 3883231 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883128 ],
            "CLK": [  ],
            "D": [ 3883240 ],
            "C": [ 3883239 ],
            "B": [ 3883238 ],
            "A": [ 3883236 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101011101010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883236 ],
            "CLK": [  ],
            "D": [ 3883182 ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884561 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884338 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883249 ],
            "CLK": [  ],
            "D": [ 3883257 ],
            "C": [ 3883254 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883250 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883257 ],
            "B": [ 3883254 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883260 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883251 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883262 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883265 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883267 ],
            "A": [ 3883262 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883270 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883021 ],
            "B": [ 3883138 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883274 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883279 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883182 ],
            "B": [ 3883175 ],
            "A": [ 3883171 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883267 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883257 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883251 ],
            "CLK": [  ],
            "D": [ 3883182 ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883284 ],
            "CLK": [  ],
            "D": [ 3883257 ],
            "C": [ 3883196 ],
            "B": [ 3883138 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT4_I3_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883286 ],
            "CLK": [  ],
            "D": [ 3883251 ],
            "C": [ 3883288 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883243 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883244 ],
            "CLK": [  ],
            "D": [ 3883295 ],
            "C": [ 3883292 ],
            "B": [ 3883138 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883246 ],
            "CLK": [  ],
            "D": [ 3883182 ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101101010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883299 ],
            "CLK": [  ],
            "D": [ 3883300 ],
            "C": [ 3883246 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883254 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883021 ],
            "B": [ 3883138 ],
            "A": [ 3882892 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884218 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883303 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883309 ],
            "B": [ 3883157 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883304 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883309 ],
            "B": [ 3883138 ],
            "A": [ 3883288 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882281 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882325 ],
            "B": [ 3882324 ],
            "A": [ 3882323 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883312 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001010011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883313 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110011011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884551 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010100010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883317 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883318 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883323 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883325 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883238 ],
            "CLK": [  ],
            "D": [ 3883262 ],
            "C": [ 3883021 ],
            "B": [ 3883138 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883328 ],
            "CLK": [  ],
            "D": [ 3883329 ],
            "C": [ 3883238 ],
            "B": [ 3883325 ],
            "A": [ 3882928 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884550 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883331 ],
            "CLK": [  ],
            "D": [ 3883254 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883332 ],
            "CLK": [  ],
            "D": [ 3883254 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883288 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883182 ],
            "B": [ 3883175 ],
            "A": [ 3883171 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883309 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883306 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884894 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884352 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884835 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882274 ],
            "B": [ 3883083 ],
            "A": [ 3883002 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884653 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884658 ],
            "B": [ 3884657 ],
            "A": [ 3882481 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884265 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883775 ],
            "B": [ 3883774 ],
            "A": [ 3883345 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883354 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883355 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884546 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883359 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883360 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884657 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882530 ],
            "A": [ 3882444 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884545 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883367 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883368 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883774 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883182 ],
            "B": [ 3883175 ],
            "A": [ 3883171 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883372 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883373 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884832 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884841 ],
            "B": [ 3884840 ],
            "A": [ 3882274 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884658 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882523 ],
            "B": [ 3882507 ],
            "A": [ 3882452 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884797 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883383 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883384 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3882892 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110011011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884538 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883388 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883389 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3882892 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884537 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883396 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883397 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3882892 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0_LUT3_F_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883775 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883401 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883402 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3882892 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_2_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884840 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882076 ],
            "B": [ 3882965 ],
            "A": [ 3882864 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884533 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883157 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883412 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883413 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884532 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883417 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883418 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884266 ],
            "CLK": [  ],
            "D": [ 3883274 ],
            "C": [ 3883775 ],
            "B": [ 3883774 ],
            "A": [ 3883345 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883425 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883426 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884796 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883430 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883431 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_2_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884841 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882076 ],
            "B": [ 3882913 ],
            "A": [ 3882861 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884883 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883441 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883442 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110011011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884522 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883446 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883447 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884521 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883454 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883455 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884323 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883459 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883460 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883464 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883465 ],
            "A": [ 3883234 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883467 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883468 ],
            "A": [ 3882892 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884899 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_CE_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882410 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882551 ],
            "A": [ 3882421 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884517 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883479 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883480 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884516 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883484 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883485 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884273 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883492 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883493 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884236 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883497 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883498 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110011011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884509 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883508 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883509 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884508 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883513 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883514 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884274 ],
            "CLK": [  ],
            "D": [ 3883274 ],
            "C": [ 3883021 ],
            "B": [ 3883138 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883521 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883522 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884504 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883526 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883527 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884503 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883873 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100110000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883536 ],
            "CLK": [  ],
            "D": [ 3883542 ],
            "C": [ 3883540 ],
            "B": [ 3883254 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883537 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883254 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883542 ],
            "CLK": [  ],
            "D": [ 3883274 ],
            "C": [ 3883182 ],
            "B": [ 3883175 ],
            "A": [ 3883171 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884792 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883546 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110001101111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883547 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010100000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884219 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883551 ],
            "CLK": [  ],
            "D": [ 3882334 ],
            "C": [ 3882345 ],
            "B": [ 3882350 ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883552 ],
            "CLK": [  ],
            "D": [ 3882334 ],
            "C": [ 3882345 ],
            "B": [ 3882350 ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100001100110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883554 ],
            "CLK": [  ],
            "D": [ 3882298 ],
            "C": [ 3882345 ],
            "B": [ 3882355 ],
            "A": [ 3882348 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883531 ],
            "CLK": [  ],
            "D": [ 3883559 ],
            "C": [ 3883132 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000001010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883532 ],
            "CLK": [  ],
            "D": [ 3883559 ],
            "C": [ 3883132 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001110110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883562 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101110110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883563 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884097 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884492 ],
            "B": [ 3882892 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883570 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883571 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883575 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000011101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883576 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883234 ],
            "CLK": [  ],
            "D": [ 3883581 ],
            "C": [ 3883580 ],
            "B": [ 3883196 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883580 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883021 ],
            "B": [ 3883138 ],
            "A": [ 3882892 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884881 ],
            "CLK": [  ],
            "D": [ 3884870 ],
            "C": [ 3884875 ],
            "B": [ 3882499 ],
            "A": [ 3882490 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883584 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883585 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884485 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883589 ],
            "CLK": [  ],
            "D": [ 3883155 ],
            "C": [ 3883132 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883590 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884484 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883594 ],
            "CLK": [  ],
            "D": [ 3883599 ],
            "C": [ 3882334 ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883595 ],
            "CLK": [  ],
            "D": [ 3883599 ],
            "C": [ 3882334 ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111001011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883596 ],
            "CLK": [  ],
            "D": [ 3882298 ],
            "C": [ 3882345 ],
            "B": [ 3882355 ],
            "A": [ 3882348 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882381 ],
            "CLK": [  ],
            "D": [ 3882319 ],
            "C": [ 3882318 ],
            "B": [ 3882316 ],
            "A": [ 3882281 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883611 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883553 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883612 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883553 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884480 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883616 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883617 ],
            "CLK": [  ],
            "D": [ 3883553 ],
            "C": [ 3883538 ],
            "B": [ 3883467 ],
            "A": [ 3883533 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000101011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882291 ],
            "Q": [ 3882861 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3883624 ],
            "C": [ 3883623 ],
            "B": [ 3883622 ],
            "A": [ 3883621 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883622 ],
            "CLK": [  ],
            "D": [ 3883627 ],
            "C": [ 3883626 ],
            "B": [ 3883138 ],
            "A": [ 3882892 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883623 ],
            "CLK": [  ],
            "D": [ 3883265 ],
            "C": [ 3883629 ],
            "B": [ 3883270 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883629 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883274 ],
            "B": [ 3883175 ],
            "A": [ 3883171 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884479 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883638 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883639 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883167 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884334 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883643 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101011111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883644 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884879 ],
            "CLK": [  ],
            "D": [ 3884767 ],
            "C": [ 3884875 ],
            "B": [ 3882499 ],
            "A": [ 3882490 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883651 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101001011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883652 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884473 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111111011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883656 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883657 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884900 ],
            "CLK": [  ],
            "D": [ 3882377 ],
            "C": [ 3882604 ],
            "B": [ 3882596 ],
            "A": [ 3882586 ]
          }
        },
        "state_DFFE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3884846 ],
            "Q": [ 3882324 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882080 ],
            "A": [ 3882281 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884472 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883670 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101010000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883671 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101101111100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884284 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883675 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883676 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883157 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884468 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883683 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010100010001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883684 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884467 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000101010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883688 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883689 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101111111111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884285 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883699 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010100010001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883700 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884791 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883704 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883705 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883157 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011001111000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884459 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883175 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883712 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000100010001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883713 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884458 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101010000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883717 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883718 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884333 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011110011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884454 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883175 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010000011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883726 ],
            "CLK": [  ],
            "D": [ 3883730 ],
            "C": [ 3882302 ],
            "B": [ 3883292 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883727 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883722 ],
            "CLK": [  ],
            "D": [ 3883599 ],
            "C": [ 3883733 ],
            "B": [ 3882334 ],
            "A": [ 3882978 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001001100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883599 ],
            "CLK": [  ],
            "D": [ 3882334 ],
            "C": [ 3882345 ],
            "B": [ 3882302 ],
            "A": [ 3882355 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883736 ],
            "CLK": [  ],
            "D": [ 3882298 ],
            "C": [ 3882345 ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883738 ],
            "CLK": [  ],
            "D": [ 3883599 ],
            "C": [ 3882334 ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I3_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883740 ],
            "CLK": [  ],
            "D": [ 3883599 ],
            "C": [ 3882334 ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884453 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883098 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883743 ],
            "A": [ 3883132 ]
          }
        },
        "state_DFFE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3884846 ],
            "Q": [ 3882325 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882322 ],
            "A": [ 3882291 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884289 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110111000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883751 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883752 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882872 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882362 ],
            "B": [ 3882326 ],
            "A": [ 3882302 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101110001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883756 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011111110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883757 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884445 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883764 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011100101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883765 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884444 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883769 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011011110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883770 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010001010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883097 ],
            "CLK": [  ],
            "D": [ 3883775 ],
            "C": [ 3883774 ],
            "B": [ 3883580 ],
            "A": [ 3882928 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883095 ],
            "CLK": [  ],
            "D": [ 3883778 ],
            "C": [ 3883542 ],
            "B": [ 3883777 ],
            "A": [ 3883345 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101111111111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884290 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883780 ],
            "CLK": [  ],
            "D": [ 3883784 ],
            "C": [ 3883274 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883781 ],
            "CLK": [  ],
            "D": [ 3883784 ],
            "C": [ 3883274 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884440 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000100000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883790 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883791 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884439 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000100000101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883795 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883796 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883800 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000011110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883723 ],
            "CLK": [  ],
            "D": [ 3883599 ],
            "C": [ 3883733 ],
            "B": [ 3882334 ],
            "A": [ 3882978 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883733 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882345 ],
            "A": [ 3882348 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010011100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883724 ],
            "CLK": [  ],
            "D": [ 3882298 ],
            "C": [ 3882345 ],
            "B": [ 3882355 ],
            "A": [ 3882348 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884910 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884867 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884813 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884905 ],
            "CLK": [  ],
            "D": [ 3882466 ],
            "C": [ 3882459 ],
            "B": [ 3882418 ],
            "A": [ 3882682 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883855 ],
            "CLK": [  ],
            "D": [ 3883844 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883857 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883858 ],
            "B": [ 3883295 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883295 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883858 ],
            "CLK": [  ],
            "D": [ 3883182 ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883862 ],
            "CLK": [  ],
            "D": [ 3883858 ],
            "C": [ 3883864 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883866 ],
            "CLK": [  ],
            "D": [ 3883858 ],
            "C": [ 3883784 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883868 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883869 ],
            "B": [ 3883295 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883871 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883869 ],
            "B": [ 3883295 ],
            "A": [ 3883873 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883345 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883877 ],
            "CLK": [  ],
            "D": [ 3883262 ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884784 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000100011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883879 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883880 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000100010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883869 ],
            "CLK": [  ],
            "D": [ 3883182 ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883886 ],
            "CLK": [  ],
            "D": [ 3883155 ],
            "C": [ 3883888 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883890 ],
            "CLK": [  ],
            "D": [ 3883238 ],
            "C": [ 3883288 ],
            "B": [ 3883167 ],
            "A": [ 3882928 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883888 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100110000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882925 ],
            "CLK": [  ],
            "D": [ 3883893 ],
            "C": [ 3883888 ],
            "B": [ 3883254 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882942 ],
            "CLK": [  ],
            "D": [ 3883895 ],
            "C": [ 3883288 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883895 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883292 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010101000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884427 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884426 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883901 ],
            "CLK": [  ],
            "D": [ 3883309 ],
            "C": [ 3883864 ],
            "B": [ 3883157 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883902 ],
            "CLK": [  ],
            "D": [ 3883309 ],
            "C": [ 3883864 ],
            "B": [ 3883157 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883903 ],
            "CLK": [  ],
            "D": [ 3883267 ],
            "C": [ 3883279 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883898 ],
            "CLK": [  ],
            "D": [ 3882298 ],
            "C": [ 3882345 ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883899 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882345 ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884866 ],
            "CLK": [  ],
            "D": [ 3882318 ],
            "C": [ 3884871 ],
            "B": [ 3882281 ],
            "A": [ 3884870 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883914 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883915 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884422 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883157 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111111101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883920 ],
            "CLK": [  ],
            "D": [ 3883925 ],
            "C": [ 3883924 ],
            "B": [ 3883923 ],
            "A": [ 3882892 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883921 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883893 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883784 ],
            "B": [ 3883295 ],
            "A": [ 3883167 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000100000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883929 ],
            "CLK": [  ],
            "D": [ 3883866 ],
            "C": [ 3883868 ],
            "B": [ 3882302 ],
            "A": [ 3883292 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000101010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884421 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884767 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882545 ],
            "B": [ 3882537 ],
            "A": [ 3882413 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883934 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882302 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883935 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882302 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883931 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883784 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883182 ],
            "B": [ 3883175 ],
            "A": [ 3883171 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883943 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883784 ],
            "B": [ 3883132 ],
            "A": [ 3883167 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884783 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101011011111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883948 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883949 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884414 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883157 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111011011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883953 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010111011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883954 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000011000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883958 ],
            "CLK": [  ],
            "D": [ 3883784 ],
            "C": [ 3883279 ],
            "B": [ 3883295 ],
            "A": [ 3883167 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100110000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883960 ],
            "CLK": [  ],
            "D": [ 3883862 ],
            "C": [ 3883961 ],
            "B": [ 3883270 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884413 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110010011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883963 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110010111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883964 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884322 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883968 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883270 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883010 ],
            "CLK": [  ],
            "D": [ 3883972 ],
            "C": [ 3883971 ],
            "B": [ 3882334 ],
            "A": [ 3882302 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001111111001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883971 ],
            "CLK": [  ],
            "D": [ 3882298 ],
            "C": [ 3882345 ],
            "B": [ 3882355 ],
            "A": [ 3882348 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_LUT4_F_I2_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883972 ],
            "CLK": [  ],
            "D": [ 3882334 ],
            "C": [ 3882345 ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884409 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000101010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884408 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883979 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883021 ],
            "B": [ 3882892 ],
            "A": [ 3883984 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111111001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883980 ],
            "CLK": [  ],
            "D": [ 3883021 ],
            "C": [ 3883138 ],
            "B": [ 3882892 ],
            "A": [ 3883984 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884304 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883987 ],
            "CLK": [  ],
            "D": [ 3883274 ],
            "C": [ 3883171 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110111011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883988 ],
            "CLK": [  ],
            "D": [ 3883274 ],
            "C": [ 3883171 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882980 ],
            "CLK": [  ],
            "D": [ 3883155 ],
            "C": [ 3883254 ],
            "B": [ 3883196 ],
            "A": [ 3883989 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882973 ],
            "CLK": [  ],
            "D": [ 3883265 ],
            "C": [ 3883996 ],
            "B": [ 3883995 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883995 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883021 ],
            "A": [ 3882892 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884895 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882578 ],
            "B": [ 3882571 ],
            "A": [ 3882564 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882723 ],
            "A": [ 3884854 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884347 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884008 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884009 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884877 ],
            "CLK": [  ],
            "D": [ 3884871 ],
            "C": [ 3882545 ],
            "B": [ 3882537 ],
            "A": [ 3882413 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884013 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884014 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884398 ],
            "CLK": [  ],
            "D": [ 3884296 ],
            "C": [ 3884282 ],
            "B": [ 3883873 ],
            "A": [ 3882928 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884021 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884022 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884397 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882928 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884026 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884027 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884820 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884305 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884037 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884038 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884393 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100010001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884042 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884043 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884392 ],
            "CLK": [  ],
            "D": [ 3883175 ],
            "C": [ 3883171 ],
            "B": [ 3883167 ],
            "A": [ 3883157 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100010001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884050 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884051 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884821 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884055 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010100000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884056 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883292 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883021 ],
            "A": [ 3882892 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882302 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882325 ],
            "B": [ 3882324 ],
            "A": [ 3882323 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882904 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3884225 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883923 ],
            "CLK": [  ],
            "D": [ 3884390 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884068 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884069 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000001010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884386 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884073 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111110101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884074 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101010001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884385 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884081 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110110101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884082 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884309 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884086 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111110101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884087 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883996 ],
            "CLK": [  ],
            "D": [ 3883262 ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010001010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884381 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884092 ],
            "CLK": [  ],
            "D": [ 3884097 ],
            "C": [ 3884096 ],
            "B": [ 3883984 ],
            "A": [ 3882892 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884093 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3884097 ],
            "A": [ 3884096 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884380 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010001000010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884103 ],
            "CLK": [  ],
            "D": [ 3882345 ],
            "C": [ 3882350 ],
            "B": [ 3882302 ],
            "A": [ 3882355 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011000100100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884104 ],
            "CLK": [  ],
            "D": [ 3882345 ],
            "C": [ 3882350 ],
            "B": [ 3882302 ],
            "A": [ 3882355 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884310 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011000100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884108 ],
            "CLK": [  ],
            "D": [ 3882345 ],
            "C": [ 3882350 ],
            "B": [ 3882302 ],
            "A": [ 3882355 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010000100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884109 ],
            "CLK": [  ],
            "D": [ 3882345 ],
            "C": [ 3882350 ],
            "B": [ 3882302 ],
            "A": [ 3882355 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884779 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884116 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000001101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884117 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000001010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884373 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100000001101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884121 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000011101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884122 ],
            "CLK": [  ],
            "D": [ 3883171 ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883976 ],
            "CLK": [  ],
            "D": [ 3883284 ],
            "C": [ 3883943 ],
            "B": [ 3883267 ],
            "A": [ 3883262 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883977 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883943 ],
            "B": [ 3883267 ],
            "A": [ 3883262 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884860 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884372 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883167 ],
            "B": [ 3883157 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884137 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884138 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884142 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884143 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884368 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884150 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884151 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010100000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884367 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884155 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884156 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884861 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "reset_DFFSE_Q_SET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884651 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882717 ],
            "A": [ 3882723 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884870 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882481 ],
            "A": [ 3882473 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110100101010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884166 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010001110101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884167 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884778 ],
            "CLK": [  ],
            "D": [ 3882701 ],
            "C": [ 3882592 ],
            "B": [ 3882513 ],
            "A": [ 3882415 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101110001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884171 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011110100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884172 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884875 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882452 ],
            "A": [ 3882444 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101110000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884179 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011110100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884180 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883925 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3884359 ],
            "A": [ 3883138 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884184 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011111100101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884185 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883864 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000110110000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884190 ],
            "CLK": [  ],
            "D": [ 3883182 ],
            "C": [ 3883175 ],
            "B": [ 3883171 ],
            "A": [ 3883167 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101000001110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882876 ],
            "CLK": [  ],
            "D": [ 3883855 ],
            "C": [ 3883857 ],
            "B": [ 3884223 ],
            "A": [ 3883196 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884346 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884200 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884201 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884262 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883345 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884205 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010100000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884206 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882383 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882281 ],
            "A": [ 3882377 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884261 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883345 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884213 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000100000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884214 ],
            "CLK": [  ],
            "D": [ 3883167 ],
            "C": [ 3883157 ],
            "B": [ 3883196 ],
            "A": [ 3883021 ]
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882434 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882561 ],
            "A": [ 3882560 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884096 ],
            "SEL": [ 3883270 ],
            "I1": [ 3884556 ],
            "I0": [ 3884555 ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:8.11-8.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3882068 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883339 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883407 ],
            "I0": [ 3883406 ]
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0010000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882551 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882421 ],
            "A": [ 3882553 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883662 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883694 ],
            "I0": [ 3883693 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883730 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884063 ],
            "I0": [ 3884062 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883340 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883436 ],
            "I0": [ 3883435 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884584 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884588 ],
            "I0": [ 3884587 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884294 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884299 ],
            "I0": [ 3884298 ]
          }
        },
        "counter_DFFRE_Q_24_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0010000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882545 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882421 ],
            "A": [ 3882547 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883470 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883474 ],
            "I0": [ 3883473 ]
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0010000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882537 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882421 ],
            "A": [ 3882539 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883471 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883503 ],
            "I0": [ 3883502 ]
          }
        },
        "counter_DFFRE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882530 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882532 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883626 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883633 ],
            "I0": [ 3883632 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884585 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884617 ],
            "I0": [ 3884616 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884494 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884498 ],
            "I0": [ 3884497 ]
          }
        },
        "counter_DFFRE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882523 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882525 ]
          }
        },
        "counter_DFFRE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882516 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882518 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884129 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884161 ],
            "I0": [ 3884160 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884000 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884032 ],
            "I0": [ 3884031 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884477 ],
            "SEL": [ 3883319 ],
            "I1": [ 3884451 ],
            "I0": [ 3884465 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884769 ],
            "SEL": [ 3882689 ],
            "I1": [ 3884773 ],
            "I0": [ 3884772 ]
          }
        },
        "counter_DFFRE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882507 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882509 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884495 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884527 ],
            "I0": [ 3884526 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_18_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882499 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882502 ],
            "A": [ 3882421 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884359 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884362 ],
            "I0": [ 3884361 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883999 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884003 ],
            "I0": [ 3884002 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884295 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884328 ],
            "I0": [ 3884327 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884195 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884193 ],
            "I0": [ 3884192 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884770 ],
            "SEL": [ 3882689 ],
            "I1": [ 3884802 ],
            "I0": [ 3884801 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883342 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883349 ],
            "I0": [ 3883348 ]
          }
        },
        "counter_DFFRE_Q_17_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882490 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882493 ],
            "A": [ 3882421 ]
          }
        },
        "io_sclk_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "NET_GW9C_ALWAYS_LOW0": "GND",
            "NET_GW9C_ALWAYS_LOW1": "GND",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:9.12-9.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3884927 ],
            "GW9C_ALWAYS_LOW0": [ 3884927 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3883812 ],
            "PAD": [  ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883082 ],
            "SEL": [ 3883087 ],
            "I1": [ 3883086 ],
            "I0": [ 3883085 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883135 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883187 ],
            "I0": [ 3883186 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884128 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884132 ],
            "I0": [ 3884131 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883001 ],
            "SEL": [ 3883006 ],
            "I1": [ 3883005 ],
            "I0": [ 3883004 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883924 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884403 ],
            "I0": [ 3884402 ]
          }
        },
        "counter_DFFRE_Q_16_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882481 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882484 ],
            "A": [ 3882421 ]
          }
        },
        "io_sdin_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:10.12-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3883814 ],
            "PAD": [  ]
          }
        },
        "counter_DFFRE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882473 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882475 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883743 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883746 ],
            "I0": [ 3883745 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884489 ],
            "SEL": [ 3883319 ],
            "I1": [ 3884433 ],
            "I0": [ 3884437 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884890 ],
            "SEL": [ 3884895 ],
            "I1": [ 3884900 ],
            "I0": [ 3884899 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884889 ],
            "SEL": [ 3884895 ],
            "I1": [ 3884894 ],
            "I0": [ 3884893 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884858 ],
            "SEL": [ 3882316 ],
            "I1": [ 3884879 ],
            "I0": [ 3884883 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884857 ],
            "SEL": [ 3884862 ],
            "I1": [ 3884867 ],
            "I0": [ 3884866 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884856 ],
            "SEL": [ 3884862 ],
            "I1": [ 3884861 ],
            "I0": [ 3884860 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883231 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883340 ],
            "I0": [ 3883339 ]
          }
        },
        "counter_DFFRE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882466 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882468 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884891 ],
            "SEL": [ 3882551 ],
            "I1": [ 3884906 ],
            "I0": [ 3884905 ]
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884762 ],
            "SEL": [ 3884832 ],
            "I1": [ 3884831 ],
            "I0": [ 3884830 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884818 ],
            "SEL": [ 3882697 ],
            "I1": [ 3884826 ],
            "I0": [ 3884825 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884817 ],
            "SEL": [ 3882697 ],
            "I1": [ 3884821 ],
            "I0": [ 3884820 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884805 ],
            "SEL": [ 3882697 ],
            "I1": [ 3884813 ],
            "I0": [ 3884812 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884804 ],
            "SEL": [ 3882697 ],
            "I1": [ 3884808 ],
            "I0": [ 3884807 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884789 ],
            "SEL": [ 3882697 ],
            "I1": [ 3884797 ],
            "I0": [ 3884796 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884788 ],
            "SEL": [ 3882697 ],
            "I1": [ 3884792 ],
            "I0": [ 3884791 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884776 ],
            "SEL": [ 3882697 ],
            "I1": [ 3884784 ],
            "I0": [ 3884783 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884775 ],
            "SEL": [ 3882697 ],
            "I1": [ 3884779 ],
            "I0": [ 3884778 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884633 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884641 ],
            "I0": [ 3884640 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884632 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884636 ],
            "I0": [ 3884635 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884620 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884628 ],
            "I0": [ 3884627 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884619 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884623 ],
            "I0": [ 3884622 ]
          }
        },
        "io_reset_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "NET_GW9C_ALWAYS_LOW0": "GND",
            "NET_GW9C_ALWAYS_LOW1": "GND",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:13.12-13.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3884927 ],
            "GW9C_ALWAYS_LOW0": [ 3884927 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3883810 ],
            "PAD": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884604 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884612 ],
            "I0": [ 3884611 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884603 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884607 ],
            "I0": [ 3884606 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884591 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884599 ],
            "I0": [ 3884598 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883232 ],
            "SEL": [ 3883345 ],
            "I1": [ 3883343 ],
            "I0": [ 3883342 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884590 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884594 ],
            "I0": [ 3884593 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884572 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884580 ],
            "I0": [ 3884579 ]
          }
        },
        "io_dc_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "NET_GW9C_ALWAYS_LOW0": "GND",
            "NET_GW9C_ALWAYS_LOW1": "GND",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C33_IOBA",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:12.12-12.17",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3884927 ],
            "GW9C_ALWAYS_LOW0": [ 3884927 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3883806 ],
            "PAD": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884571 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884575 ],
            "I0": [ 3884574 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884559 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884567 ],
            "I0": [ 3884566 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884558 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884562 ],
            "I0": [ 3884561 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884543 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884551 ],
            "I0": [ 3884550 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884542 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884546 ],
            "I0": [ 3884545 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884530 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884538 ],
            "I0": [ 3884537 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884529 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884533 ],
            "I0": [ 3884532 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884514 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884522 ],
            "I0": [ 3884521 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884513 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884517 ],
            "I0": [ 3884516 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884501 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884509 ],
            "I0": [ 3884508 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884500 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884504 ],
            "I0": [ 3884503 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884432 ],
            "SEL": [ 3883323 ],
            "I1": [ 3884485 ],
            "I0": [ 3884484 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884431 ],
            "SEL": [ 3883323 ],
            "I1": [ 3884480 ],
            "I0": [ 3884479 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884464 ],
            "SEL": [ 3883323 ],
            "I1": [ 3884473 ],
            "I0": [ 3884472 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884463 ],
            "SEL": [ 3883323 ],
            "I1": [ 3884468 ],
            "I0": [ 3884467 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884450 ],
            "SEL": [ 3883323 ],
            "I1": [ 3884459 ],
            "I0": [ 3884458 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884449 ],
            "SEL": [ 3883323 ],
            "I1": [ 3884454 ],
            "I0": [ 3884453 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884436 ],
            "SEL": [ 3883323 ],
            "I1": [ 3884445 ],
            "I0": [ 3884444 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884435 ],
            "SEL": [ 3883323 ],
            "I1": [ 3884440 ],
            "I0": [ 3884439 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884419 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884427 ],
            "I0": [ 3884426 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883468 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883471 ],
            "I0": [ 3883470 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884418 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884422 ],
            "I0": [ 3884421 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884406 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884414 ],
            "I0": [ 3884413 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884405 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884409 ],
            "I0": [ 3884408 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883912 ],
            "SEL": [ 3884275 ],
            "I1": [ 3884398 ],
            "I0": [ 3884397 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884390 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884393 ],
            "I0": [ 3884392 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884378 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884386 ],
            "I0": [ 3884385 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883627 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883662 ],
            "I0": [ 3883661 ]
          }
        },
        "counter_DFFRE_Q_13_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882459 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882461 ],
            "A": [ 3882421 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884377 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884381 ],
            "I0": [ 3884380 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884365 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884373 ],
            "I0": [ 3884372 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884364 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884368 ],
            "I0": [ 3884367 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884344 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884352 ],
            "I0": [ 3884351 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884343 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884347 ],
            "I0": [ 3884346 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884331 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884339 ],
            "I0": [ 3884338 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883728 ],
            "SEL": [ 3883995 ],
            "I1": [ 3884000 ],
            "I0": [ 3883999 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884330 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884334 ],
            "I0": [ 3884333 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884315 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884323 ],
            "I0": [ 3884322 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884314 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884318 ],
            "I0": [ 3884317 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884302 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884310 ],
            "I0": [ 3884309 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884301 ],
            "SEL": [ 3883167 ],
            "I1": [ 3884305 ],
            "I0": [ 3884304 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884281 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884290 ],
            "I0": [ 3884289 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883032 ],
            "SEL": [ 3883132 ],
            "I1": [ 3884129 ],
            "I0": [ 3884128 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884280 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884285 ],
            "I0": [ 3884284 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884275 ],
            "SEL": [ 3883844 ],
            "I1": [ 3884274 ],
            "I0": [ 3884273 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884267 ],
            "SEL": [ 3883844 ],
            "I1": [ 3884266 ],
            "I0": [ 3884265 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884263 ],
            "SEL": [ 3883844 ],
            "I1": [ 3884262 ],
            "I0": [ 3884261 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884223 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884257 ],
            "I0": [ 3884256 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882868 ],
            "SEL": [ 3883305 ],
            "I1": [ 3884250 ],
            "I0": [ 3884249 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882903 ],
            "SEL": [ 3883871 ],
            "I1": [ 3884245 ],
            "I0": [ 3884244 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882902 ],
            "SEL": [ 3883265 ],
            "I1": [ 3884242 ],
            "I0": [ 3884241 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884228 ],
            "SEL": [ 3883864 ],
            "I1": [ 3884236 ],
            "I0": [ 3884235 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884227 ],
            "SEL": [ 3883864 ],
            "I1": [ 3884231 ],
            "I0": [ 3884230 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884296 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884295 ],
            "I0": [ 3884294 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884211 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884219 ],
            "I0": [ 3884218 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884210 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884214 ],
            "I0": [ 3884213 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884198 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884206 ],
            "I0": [ 3884205 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884197 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884201 ],
            "I0": [ 3884200 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884177 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884185 ],
            "I0": [ 3884184 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884176 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884180 ],
            "I0": [ 3884179 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884094 ],
            "SEL": [ 3884195 ],
            "I1": [ 3884489 ],
            "I0": [ 3884477 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884164 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884172 ],
            "I0": [ 3884171 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884163 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884167 ],
            "I0": [ 3884166 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884148 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884156 ],
            "I0": [ 3884155 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884147 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884151 ],
            "I0": [ 3884150 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884135 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884143 ],
            "I0": [ 3884142 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884134 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884138 ],
            "I0": [ 3884137 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884114 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884122 ],
            "I0": [ 3884121 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884492 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884495 ],
            "I0": [ 3884494 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884113 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884117 ],
            "I0": [ 3884116 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884101 ],
            "SEL": [ 3882298 ],
            "I1": [ 3884109 ],
            "I0": [ 3884108 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884100 ],
            "SEL": [ 3882298 ],
            "I1": [ 3884104 ],
            "I0": [ 3884103 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882969 ],
            "SEL": [ 3884094 ],
            "I1": [ 3884093 ],
            "I0": [ 3884092 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884079 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884087 ],
            "I0": [ 3884086 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884078 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884082 ],
            "I0": [ 3884081 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883984 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884585 ],
            "I0": [ 3884584 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884066 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884074 ],
            "I0": [ 3884073 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884065 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884069 ],
            "I0": [ 3884068 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884048 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884056 ],
            "I0": [ 3884055 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884047 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884051 ],
            "I0": [ 3884050 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884035 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884043 ],
            "I0": [ 3884042 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884034 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884038 ],
            "I0": [ 3884037 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884019 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884027 ],
            "I0": [ 3884026 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882316 ],
            "SEL": [ 3882421 ],
            "I1": [ 3884770 ],
            "I0": [ 3884769 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884018 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884022 ],
            "I0": [ 3884021 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884006 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884014 ],
            "I0": [ 3884013 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884005 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884009 ],
            "I0": [ 3884008 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883981 ],
            "SEL": [ 3883989 ],
            "I1": [ 3883988 ],
            "I0": [ 3883987 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883006 ],
            "SEL": [ 3883981 ],
            "I1": [ 3883980 ],
            "I0": [ 3883979 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883014 ],
            "SEL": [ 3883260 ],
            "I1": [ 3883977 ],
            "I0": [ 3883976 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883018 ],
            "SEL": [ 3883958 ],
            "I1": [ 3883968 ],
            "I0": [ 3883960 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883961 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883964 ],
            "I0": [ 3883963 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883946 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883954 ],
            "I0": [ 3883953 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883945 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883949 ],
            "I0": [ 3883948 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883936 ],
            "SEL": [ 3883886 ],
            "I1": [ 3883935 ],
            "I0": [ 3883934 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883932 ],
            "SEL": [ 3883886 ],
            "I1": [ 3883931 ],
            "I0": [ 3883929 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883911 ],
            "SEL": [ 3883916 ],
            "I1": [ 3883921 ],
            "I0": [ 3883920 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883910 ],
            "SEL": [ 3883916 ],
            "I1": [ 3883915 ],
            "I0": [ 3883914 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882921 ],
            "SEL": [ 3883903 ],
            "I1": [ 3883902 ],
            "I0": [ 3883901 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882940 ],
            "SEL": [ 3882334 ],
            "I1": [ 3883899 ],
            "I0": [ 3883898 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883881 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883880 ],
            "I0": [ 3883879 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882319 ],
            "SEL": [ 3884877 ],
            "I1": [ 3884881 ],
            "I0": [ 3884910 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883087 ],
            "SEL": [ 3882942 ],
            "I1": [ 3883800 ],
            "I0": [ 3883328 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883788 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883796 ],
            "I0": [ 3883795 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883787 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883791 ],
            "I0": [ 3883790 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883778 ],
            "SEL": [ 3883782 ],
            "I1": [ 3883781 ],
            "I0": [ 3883780 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883762 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883770 ],
            "I0": [ 3883769 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883761 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883765 ],
            "I0": [ 3883764 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883749 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883757 ],
            "I0": [ 3883756 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883748 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883752 ],
            "I0": [ 3883751 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883091 ],
            "SEL": [ 3883736 ],
            "I1": [ 3883738 ],
            "I0": [ 3883740 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883621 ],
            "SEL": [ 3883728 ],
            "I1": [ 3883727 ],
            "I0": [ 3883726 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883624 ],
            "SEL": [ 3883724 ],
            "I1": [ 3883723 ],
            "I0": [ 3883722 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883710 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883718 ],
            "I0": [ 3883717 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883709 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883713 ],
            "I0": [ 3883712 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883697 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883705 ],
            "I0": [ 3883704 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883696 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883700 ],
            "I0": [ 3883699 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883681 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883689 ],
            "I0": [ 3883688 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883680 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883684 ],
            "I0": [ 3883683 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883668 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883676 ],
            "I0": [ 3883675 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883667 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883671 ],
            "I0": [ 3883670 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883649 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883657 ],
            "I0": [ 3883656 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883648 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883652 ],
            "I0": [ 3883651 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883636 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883644 ],
            "I0": [ 3883643 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883635 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883639 ],
            "I0": [ 3883638 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883608 ],
            "SEL": [ 3883464 ],
            "I1": [ 3883617 ],
            "I0": [ 3883616 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883607 ],
            "SEL": [ 3883464 ],
            "I1": [ 3883612 ],
            "I0": [ 3883611 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883124 ],
            "SEL": [ 3883596 ],
            "I1": [ 3883595 ],
            "I0": [ 3883594 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883465 ],
            "SEL": [ 3883180 ],
            "I1": [ 3883590 ],
            "I0": [ 3883589 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883581 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883585 ],
            "I0": [ 3883584 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883568 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883576 ],
            "I0": [ 3883575 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883567 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883571 ],
            "I0": [ 3883570 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883559 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883563 ],
            "I0": [ 3883562 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883553 ],
            "SEL": [ 3883554 ],
            "I1": [ 3883552 ],
            "I0": [ 3883551 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883540 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883547 ],
            "I0": [ 3883546 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883538 ],
            "SEL": [ 3883286 ],
            "I1": [ 3883537 ],
            "I0": [ 3883536 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883533 ],
            "SEL": [ 3883534 ],
            "I1": [ 3883532 ],
            "I0": [ 3883531 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883519 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883527 ],
            "I0": [ 3883526 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883518 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883522 ],
            "I0": [ 3883521 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883506 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883514 ],
            "I0": [ 3883513 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883505 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883509 ],
            "I0": [ 3883508 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883490 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883498 ],
            "I0": [ 3883497 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883489 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883493 ],
            "I0": [ 3883492 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883477 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883485 ],
            "I0": [ 3883484 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883476 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883480 ],
            "I0": [ 3883479 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883452 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883460 ],
            "I0": [ 3883459 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883451 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883455 ],
            "I0": [ 3883454 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883439 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883447 ],
            "I0": [ 3883446 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883438 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883442 ],
            "I0": [ 3883441 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883423 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883431 ],
            "I0": [ 3883430 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883422 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883426 ],
            "I0": [ 3883425 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883410 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883418 ],
            "I0": [ 3883417 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883409 ],
            "SEL": [ 3883167 ],
            "I1": [ 3883413 ],
            "I0": [ 3883412 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883394 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883402 ],
            "I0": [ 3883401 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883393 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883397 ],
            "I0": [ 3883396 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883381 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883389 ],
            "I0": [ 3883388 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883380 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883384 ],
            "I0": [ 3883383 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883365 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883373 ],
            "I0": [ 3883372 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883352 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883360 ],
            "I0": [ 3883359 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883351 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883355 ],
            "I0": [ 3883354 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883329 ],
            "SEL": [ 3883288 ],
            "I1": [ 3883332 ],
            "I0": [ 3883331 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883319 ],
            "SEL": [ 3883246 ],
            "I1": [ 3883318 ],
            "I0": [ 3883317 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883300 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883313 ],
            "I0": [ 3883312 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883305 ],
            "SEL": [ 3883306 ],
            "I1": [ 3883304 ],
            "I0": [ 3883303 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883364 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883368 ],
            "I0": [ 3883367 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883240 ],
            "SEL": [ 3883251 ],
            "I1": [ 3883250 ],
            "I0": [ 3883249 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883239 ],
            "SEL": [ 3883246 ],
            "I1": [ 3883244 ],
            "I0": [ 3883243 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883219 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883227 ],
            "I0": [ 3883226 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883218 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883222 ],
            "I0": [ 3883221 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883190 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883214 ],
            "I0": [ 3883213 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883189 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883193 ],
            "I0": [ 3883192 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883180 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883179 ],
            "I0": [ 3883178 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883119 ],
            "SEL": [ 3883124 ],
            "I1": [ 3883123 ],
            "I0": [ 3883122 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883107 ],
            "SEL": [ 3883095 ],
            "I1": [ 3883115 ],
            "I0": [ 3883114 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883106 ],
            "SEL": [ 3883095 ],
            "I1": [ 3883110 ],
            "I0": [ 3883109 ]
          }
        },
        "counter_DFFRE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882452 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882454 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883090 ],
            "SEL": [ 3883095 ],
            "I1": [ 3883102 ],
            "I0": [ 3883101 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883089 ],
            "SEL": [ 3883095 ],
            "I1": [ 3883094 ],
            "I0": [ 3883093 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883070 ],
            "SEL": [ 3883018 ],
            "I1": [ 3883078 ],
            "I0": [ 3883077 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883069 ],
            "SEL": [ 3883018 ],
            "I1": [ 3883073 ],
            "I0": [ 3883072 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883057 ],
            "SEL": [ 3883018 ],
            "I1": [ 3883065 ],
            "I0": [ 3883064 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883056 ],
            "SEL": [ 3883018 ],
            "I1": [ 3883060 ],
            "I0": [ 3883059 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883661 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883665 ],
            "I0": [ 3883664 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883041 ],
            "SEL": [ 3883018 ],
            "I1": [ 3883049 ],
            "I0": [ 3883048 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883040 ],
            "SEL": [ 3883018 ],
            "I1": [ 3883044 ],
            "I0": [ 3883043 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883013 ],
            "SEL": [ 3883018 ],
            "I1": [ 3883036 ],
            "I0": [ 3883035 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883012 ],
            "SEL": [ 3883018 ],
            "I1": [ 3883017 ],
            "I0": [ 3883016 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882989 ],
            "SEL": [ 3882978 ],
            "I1": [ 3882997 ],
            "I0": [ 3882996 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882988 ],
            "SEL": [ 3882978 ],
            "I1": [ 3882992 ],
            "I0": [ 3882991 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882972 ],
            "SEL": [ 3882978 ],
            "I1": [ 3882984 ],
            "I0": [ 3882983 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882952 ],
            "SEL": [ 3882925 ],
            "I1": [ 3882960 ],
            "I0": [ 3882959 ]
          }
        },
        "counter_DFFRE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882444 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882386 ],
            "A": [ 3882446 ]
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882275 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884929 ],
            "A": [ 3882274 ]
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882078 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884927 ],
            "A": [ 3882076 ]
          }
        },
        "bitNumber_DFFE_Q_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882285 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884927 ],
            "A": [ 3882071 ]
          }
        },
        "bitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882289 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884927 ],
            "A": [ 3882290 ]
          }
        },
        "bitNumber_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "io_cs_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C29_IOBB",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:11.12-11.17",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3882857 ],
            "PAD": [  ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882971 ],
            "SEL": [ 3882978 ],
            "I1": [ 3882976 ],
            "I0": [ 3882975 ]
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884929 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882358 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884927 ],
            "A": [ 3882355 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882350 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884927 ],
            "A": [ 3882348 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882345 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884927 ],
            "A": [ 3882343 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882298 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884927 ],
            "A": [ 3882299 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882334 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884927 ],
            "A": [ 3882332 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882326 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3884927 ],
            "A": [ 3884927 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884929 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882607 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882377 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882605 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882604 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882598 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882596 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_29_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882588 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882586 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_28_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882580 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882578 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_27_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882573 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882571 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_26_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882566 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882564 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882553 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882551 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882547 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882545 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882539 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882537 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_22_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882532 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882530 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_21_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882525 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882523 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_20_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882518 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882516 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_19_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882509 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882507 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_18_D_LUT4_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882502 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882499 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_10_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3882281 ],
            "CE": [ 3882374 ],
            "Q": [ 3882418 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [ 3882434 ],
            "C": [ 3882386 ],
            "B": [ 3882432 ],
            "A": [ 3882421 ]
          }
        },
        "counter_DFFRE_Q_17_D_LUT4_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882493 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882490 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_16_D_LUT4_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882484 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882481 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_15_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882475 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882473 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_14_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882468 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882466 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_13_D_LUT4_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882461 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882459 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_12_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882454 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882452 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_11_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882446 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882444 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_8_D_LUT4_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882432 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882418 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_9_D_LUT4_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882852 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882682 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_9_D_LUT4_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884929 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882616 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882377 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882611 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882604 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882619 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882596 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C2_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882622 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882586 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882380 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C2_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882625 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882578 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882628 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882571 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882631 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882564 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882634 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882551 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882637 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882545 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882640 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882537 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882643 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882530 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882646 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882523 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882649 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882516 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882652 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882507 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882655 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882499 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882658 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882490 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882661 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882481 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882664 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882473 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882667 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882466 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882379 ],
            "CLK": [  ],
            "D": [ 3882410 ],
            "C": [ 3882386 ],
            "B": [ 3882384 ],
            "A": [ 3882383 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882670 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882459 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882673 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882452 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882676 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882444 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882679 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882418 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882683 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882682 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882686 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882421 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882690 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882689 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882694 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882693 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882698 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882697 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882702 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882701 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882705 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882592 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882708 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882513 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882711 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882415 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882715 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882413 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882714 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884623 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883343 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883378 ],
            "I0": [ 3883377 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884906 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883474 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883490 ],
            "I0": [ 3883489 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884929 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882835 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882377 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883473 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883477 ],
            "I0": [ 3883476 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882833 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882604 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882830 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882596 ],
            "A": [ 3884927 ]
          }
        },
        "commandIndex_DFFSE_Q_3_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3884927 ],
            "CE": [ 3882297 ],
            "Q": [ 3882355 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882355 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882297 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882325 ],
            "B": [ 3882324 ],
            "A": [ 3882323 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882361 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882360 ],
            "CLK": [  ],
            "D": [ 3882298 ],
            "C": [ 3882345 ],
            "B": [ 3882350 ],
            "A": [ 3882355 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C2_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882827 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882586 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C2_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882824 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882578 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882821 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882571 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882818 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882564 ],
            "A": [ 3884927 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884299 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884315 ],
            "I0": [ 3884314 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884327 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884331 ],
            "I0": [ 3884330 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884328 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884344 ],
            "I0": [ 3884343 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883916 ],
            "SEL": [ 3883877 ],
            "I1": [ 3884263 ],
            "I0": [ 3884267 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884361 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884365 ],
            "I0": [ 3884364 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884362 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884378 ],
            "I0": [ 3884377 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884402 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884406 ],
            "I0": [ 3884405 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884403 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884419 ],
            "I0": [ 3884418 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884433 ],
            "SEL": [ 3883844 ],
            "I1": [ 3884432 ],
            "I0": [ 3884431 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C17_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884437 ],
            "SEL": [ 3883844 ],
            "I1": [ 3884436 ],
            "I0": [ 3884435 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884451 ],
            "SEL": [ 3883844 ],
            "I1": [ 3884450 ],
            "I0": [ 3884449 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C18_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884465 ],
            "SEL": [ 3883844 ],
            "I1": [ 3884464 ],
            "I0": [ 3884463 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884497 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884501 ],
            "I0": [ 3884500 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C11_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884498 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884514 ],
            "I0": [ 3884513 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884526 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884530 ],
            "I0": [ 3884529 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884527 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884543 ],
            "I0": [ 3884542 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884555 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884559 ],
            "I0": [ 3884558 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884556 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884572 ],
            "I0": [ 3884571 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884587 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884591 ],
            "I0": [ 3884590 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884588 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884604 ],
            "I0": [ 3884603 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884616 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884620 ],
            "I0": [ 3884619 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884617 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884633 ],
            "I0": [ 3884632 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884772 ],
            "SEL": [ 3882693 ],
            "I1": [ 3884776 ],
            "I0": [ 3884775 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884773 ],
            "SEL": [ 3882693 ],
            "I1": [ 3884789 ],
            "I0": [ 3884788 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884801 ],
            "SEL": [ 3882693 ],
            "I1": [ 3884805 ],
            "I0": [ 3884804 ]
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884802 ],
            "SEL": [ 3882693 ],
            "I1": [ 3884818 ],
            "I0": [ 3884817 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884854 ],
            "SEL": [ 3884858 ],
            "I1": [ 3884857 ],
            "I0": [ 3884856 ]
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C3_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882318 ],
            "SEL": [ 3884891 ],
            "I1": [ 3884890 ],
            "I0": [ 3884889 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882863 ],
            "SEL": [ 3882868 ],
            "I1": [ 3882867 ],
            "I0": [ 3882866 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882912 ],
            "SEL": [ 3882917 ],
            "I1": [ 3882916 ],
            "I0": [ 3882915 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882964 ],
            "SEL": [ 3882969 ],
            "I1": [ 3882968 ],
            "I0": [ 3882967 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883004 ],
            "SEL": [ 3883010 ],
            "I1": [ 3883009 ],
            "I0": [ 3883008 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883005 ],
            "SEL": [ 3883010 ],
            "I1": [ 3883054 ],
            "I0": [ 3883053 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882815 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882551 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882812 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882545 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882809 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882537 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882806 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882530 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882803 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882523 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882800 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882516 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882797 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882507 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882794 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882499 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882791 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882490 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882788 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882481 ],
            "A": [ 3884929 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884298 ],
            "SEL": [ 3883171 ],
            "I1": [ 3884302 ],
            "I0": [ 3884301 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884282 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884281 ],
            "I0": [ 3884280 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884225 ],
            "SEL": [ 3884190 ],
            "I1": [ 3884228 ],
            "I0": [ 3884227 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884193 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884211 ],
            "I0": [ 3884210 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884192 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884198 ],
            "I0": [ 3884197 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884161 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884177 ],
            "I0": [ 3884176 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884160 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884164 ],
            "I0": [ 3884163 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884132 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884148 ],
            "I0": [ 3884147 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C19_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884131 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884135 ],
            "I0": [ 3884134 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883989 ],
            "SEL": [ 3883182 ],
            "I1": [ 3884114 ],
            "I0": [ 3884113 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882978 ],
            "SEL": [ 3882334 ],
            "I1": [ 3884101 ],
            "I0": [ 3884100 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884063 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884079 ],
            "I0": [ 3884078 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884062 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884066 ],
            "I0": [ 3884065 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884032 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884048 ],
            "I0": [ 3884047 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884031 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884035 ],
            "I0": [ 3884034 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884003 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884019 ],
            "I0": [ 3884018 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3884002 ],
            "SEL": [ 3883175 ],
            "I1": [ 3884006 ],
            "I0": [ 3884005 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883782 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883946 ],
            "I0": [ 3883945 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883609 ],
            "SEL": [ 3883890 ],
            "I1": [ 3883932 ],
            "I0": [ 3883936 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882917 ],
            "SEL": [ 3883912 ],
            "I1": [ 3883911 ],
            "I0": [ 3883910 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883777 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883788 ],
            "I0": [ 3883787 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883746 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883762 ],
            "I0": [ 3883761 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883745 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883749 ],
            "I0": [ 3883748 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883694 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883710 ],
            "I0": [ 3883709 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883693 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883697 ],
            "I0": [ 3883696 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883665 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883681 ],
            "I0": [ 3883680 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883664 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883668 ],
            "I0": [ 3883667 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883633 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883649 ],
            "I0": [ 3883648 ]
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883632 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883636 ],
            "I0": [ 3883635 ]
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883604 ],
            "SEL": [ 3883609 ],
            "I1": [ 3883608 ],
            "I0": [ 3883607 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883534 ],
            "SEL": [ 3883182 ],
            "I1": [ 3883568 ],
            "I0": [ 3883567 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883502 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883506 ],
            "I0": [ 3883505 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883503 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883519 ],
            "I0": [ 3883518 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882785 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882473 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882782 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882466 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882866 ],
            "SEL": [ 3882872 ],
            "I1": [ 3882871 ],
            "I0": [ 3882870 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882867 ],
            "SEL": [ 3882872 ],
            "I1": [ 3882886 ],
            "I0": [ 3882885 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882915 ],
            "SEL": [ 3882921 ],
            "I1": [ 3882920 ],
            "I0": [ 3882919 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882779 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882459 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882776 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882452 ],
            "A": [ 3884927 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884318 ],
            "CLK": [  ],
            "D": [ 3883157 ],
            "C": [ 3883196 ],
            "B": [ 3883021 ],
            "A": [ 3883138 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882916 ],
            "SEL": [ 3882921 ],
            "I1": [ 3882952 ],
            "I0": [ 3882951 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882773 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882444 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882770 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882418 ],
            "A": [ 3884929 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882967 ],
            "SEL": [ 3882973 ],
            "I1": [ 3882972 ],
            "I0": [ 3882971 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882767 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882682 ],
            "A": [ 3884929 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882764 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882421 ],
            "A": [ 3884929 ]
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882968 ],
            "SEL": [ 3882973 ],
            "I1": [ 3882989 ],
            "I0": [ 3882988 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882761 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882689 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882758 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882693 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883008 ],
            "SEL": [ 3883014 ],
            "I1": [ 3883013 ],
            "I0": [ 3883012 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882755 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882697 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882752 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882701 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882749 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882592 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883053 ],
            "SEL": [ 3883014 ],
            "I1": [ 3883057 ],
            "I0": [ 3883056 ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883009 ],
            "SEL": [ 3883014 ],
            "I1": [ 3883041 ],
            "I0": [ 3883040 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882746 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882513 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882743 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882415 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882740 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882413 ],
            "A": [ 3884927 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882386 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883054 ],
            "SEL": [ 3883014 ],
            "I1": [ 3883070 ],
            "I0": [ 3883069 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884929 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883085 ],
            "SEL": [ 3883091 ],
            "I1": [ 3883090 ],
            "I0": [ 3883089 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883852 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3883182 ],
            "A": [ 3884929 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883847 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3883175 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883086 ],
            "SEL": [ 3883091 ],
            "I1": [ 3883107 ],
            "I0": [ 3883106 ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883844 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3883171 ],
            "A": [ 3884927 ]
          }
        },
        "pixelCounter_DFFE_Q_6_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883839 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3883167 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883186 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883190 ],
            "I0": [ 3883189 ]
          }
        },
        "pixelCounter_DFFE_Q_5_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883835 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3883157 ],
            "A": [ 3884927 ]
          }
        },
        "pixelCounter_DFFE_Q_4_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883831 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3883196 ],
            "A": [ 3884927 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882322 ],
            "CLK": [  ],
            "D": [ 3882326 ],
            "C": [ 3882325 ],
            "B": [ 3882324 ],
            "A": [ 3882323 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883187 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883219 ],
            "I0": [ 3883218 ]
          }
        },
        "pixelCounter_DFFE_Q_3_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883827 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3883021 ],
            "A": [ 3884927 ]
          }
        },
        "pixelCounter_DFFE_Q_2_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883823 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3883138 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883348 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883352 ],
            "I0": [ 3883351 ]
          }
        },
        "pixelCounter_DFFE_Q_1_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883818 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882892 ],
            "A": [ 3884927 ]
          }
        },
        "pixelCounter_DFFE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883816 ],
            "CLK": [  ],
            "D": [ 3884929 ],
            "C": [ 3884929 ],
            "B": [ 3882928 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883349 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883365 ],
            "I0": [ 3883364 ]
          }
        },
        "pixelCounter_DFFE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884929 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883377 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883381 ],
            "I0": [ 3883380 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884758 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882377 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884756 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882604 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883378 ],
            "SEL": [ 3883175 ],
            "I1": [ 3883394 ],
            "I0": [ 3883393 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884753 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882596 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884750 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882586 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883406 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883410 ],
            "I0": [ 3883409 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884747 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882578 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884744 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882571 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883407 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883423 ],
            "I0": [ 3883422 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884741 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882564 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884738 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882551 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883435 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883439 ],
            "I0": [ 3883438 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884735 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882545 ],
            "A": [ 3884929 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884732 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882537 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883436 ],
            "SEL": [ 3883171 ],
            "I1": [ 3883452 ],
            "I0": [ 3883451 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884729 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882530 ],
            "A": [ 3884929 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884726 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882523 ],
            "A": [ 3884929 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884723 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882516 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884720 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882507 ],
            "A": [ 3884929 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882282 ],
            "CLK": [  ],
            "D": [ 3882274 ],
            "C": [ 3882076 ],
            "B": [ 3882071 ],
            "A": [ 3882290 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882283 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882319 ],
            "B": [ 3882318 ],
            "A": [ 3882316 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884717 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882499 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884714 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882490 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884711 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882481 ],
            "A": [ 3884929 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882080 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882302 ],
            "A": [ 3882297 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884708 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882473 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884705 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882466 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884702 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882459 ],
            "A": [ 3884927 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882291 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882302 ],
            "A": [ 3882297 ]
          }
        },
        "bitNumber_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882067 ],
            "Q": [ 3882071 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882080 ],
            "A": [ 3882285 ]
          }
        },
        "bitNumber_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010011100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882067 ],
            "CLK": [  ],
            "D": [ 3882283 ],
            "C": [ 3882080 ],
            "B": [ 3882282 ],
            "A": [ 3882281 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884699 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882452 ],
            "A": [ 3884929 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884696 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882444 ],
            "A": [ 3884929 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884693 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882418 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884690 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882682 ],
            "A": [ 3884927 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882885 ],
            "SEL": [ 3882876 ],
            "I1": [ 3882889 ],
            "I0": [ 3882888 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882871 ],
            "SEL": [ 3882876 ],
            "I1": [ 3882881 ],
            "I0": [ 3882880 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882870 ],
            "SEL": [ 3882876 ],
            "I1": [ 3882875 ],
            "I0": [ 3882874 ]
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882723 ],
            "SEL": [ 3882561 ],
            "I1": [ 3882721 ],
            "I0": [ 3882720 ]
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882375 ],
            "SEL": [ 3882381 ],
            "I1": [ 3882380 ],
            "I0": [ 3882379 ]
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882362 ],
            "SEL": [ 3882334 ],
            "I1": [ 3882361 ],
            "I0": [ 3882360 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884687 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882421 ],
            "A": [ 3884929 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884684 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882689 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884681 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882693 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884678 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882697 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884675 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882701 ],
            "A": [ 3884927 ]
          }
        },
        "bitNumber_DFFE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882067 ],
            "Q": [ 3882274 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882080 ],
            "A": [ 3882274 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3884929 ]
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882886 ],
            "SEL": [ 3882876 ],
            "I1": [ 3882908 ],
            "I0": [ 3882907 ]
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3882067 ],
            "Q": [ 3882076 ],
            "F": [  ],
            "CLK": [ 3882068 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882080 ],
            "A": [ 3882078 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882919 ],
            "SEL": [ 3882925 ],
            "I1": [ 3882924 ],
            "I0": [ 3882923 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884672 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882592 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884666 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882415 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884663 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882413 ],
            "A": [ 3884927 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884655 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882951 ],
            "SEL": [ 3882925 ],
            "I1": [ 3882955 ],
            "I0": [ 3882954 ]
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882920 ],
            "SEL": [ 3882925 ],
            "I1": [ 3882947 ],
            "I0": [ 3882946 ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3884929 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3884669 ],
            "CLK": [  ],
            "D": [ 3884927 ],
            "C": [ 3884929 ],
            "B": [ 3882513 ],
            "A": [ 3884927 ]
          }
        }
      },
      "netnames": {
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884821 ] ,
          "attributes": {
            "ROUTING": "R15C7_F3;;1;R15C7_I1MUX2;R15C7_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884820 ] ,
          "attributes": {
            "ROUTING": "R15C7_F2;;1;R15C7_I0MUX2;R15C7_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884818 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF0;;1;R15C7_I1MUX1;R15C7_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884817 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF2;;1;R15C7_I0MUX1;R15C7_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884813 ] ,
          "attributes": {
            "ROUTING": "R15C7_F5;;1;R15C7_I1MUX4;R15C7_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884812 ] ,
          "attributes": {
            "ROUTING": "R15C7_F4;;1;R15C7_I0MUX4;R15C7_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884808 ] ,
          "attributes": {
            "ROUTING": "R15C7_F7;;1;R15C7_I1MUX6;R15C7_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884807 ] ,
          "attributes": {
            "ROUTING": "R15C7_F6;;1;R15C7_I0MUX6;R15C7_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884805 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF4;;1;R15C7_I1MUX5;R15C7_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884804 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF6;;1;R15C7_I0MUX5;R15C7_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884802 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF1;;1;R15C7_I1MUX3;R15C7_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884801 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF5;;1;R15C7_I0MUX3;R15C7_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884797 ] ,
          "attributes": {
            "ROUTING": "R15C8_F1;;1;R15C8_I1MUX0;R15C8_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884796 ] ,
          "attributes": {
            "ROUTING": "R15C8_F0;;1;R15C8_I0MUX0;R15C8_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884792 ] ,
          "attributes": {
            "ROUTING": "R15C8_F3;;1;R15C8_I1MUX2;R15C8_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884791 ] ,
          "attributes": {
            "ROUTING": "R15C8_F2;;1;R15C8_I0MUX2;R15C8_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884789 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF0;;1;R15C8_I1MUX1;R15C8_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884788 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF2;;1;R15C8_I0MUX1;R15C8_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884784 ] ,
          "attributes": {
            "ROUTING": "R15C8_F5;;1;R15C8_I1MUX4;R15C8_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884783 ] ,
          "attributes": {
            "ROUTING": "R15C8_F4;;1;R15C8_I0MUX4;R15C8_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884779 ] ,
          "attributes": {
            "ROUTING": "R15C8_F7;;1;R15C8_I1MUX6;R15C8_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884778 ] ,
          "attributes": {
            "ROUTING": "R15C8_F6;;1;R15C8_I0MUX6;R15C8_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884776 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF4;;1;R15C8_I1MUX5;R15C8_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884775 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF6;;1;R15C8_I0MUX5;R15C8_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884773 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF1;;1;R15C8_I1MUX3;R15C8_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884772 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF5;;1;R15C8_I0MUX3;R15C8_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3884770 ] ,
          "attributes": {
            "ROUTING": "R15C7_OF3;;1;R15C7_I1MUX7;R15C7_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3884769 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF3;;1;R15C7_I0MUX7;R15C7_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3884767 ] ,
          "attributes": {
            "ROUTING": "R16C7_F4;;1;R16C7_X03;R16C7_F4_X03;1;R16C7_D1;R16C7_X03_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sdin_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3884762 ] ,
          "attributes": {
            "ROUTING": "R15C12_OF6;;1;R15C12_W26;R15C12_OF6_W260;1;R15C10_W27;R15C10_W262_W270;1;R15C9_S27;R15C9_W271_S270;1;R16C9_W27;R16C9_S271_W270;1;R16C8_A4;R16C8_W271_A4;1"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884758 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884755 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884752 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884749 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884746 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884743 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884740 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884738 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884737 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884734 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884731 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884728 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884726 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884725 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884722 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884719 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884716 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884713 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884711 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884710 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884708 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884707 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884705 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884704 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884701 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884698 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884696 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884695 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884693 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884692 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884690 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884689 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884687 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884686 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884684 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884683 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884681 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884680 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884678 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884677 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884674 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884672 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884671 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884669 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884668 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884666 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884665 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3884663 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I3_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3884662 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3884658 ] ,
          "attributes": {
            "ROUTING": "R14C6_F7;;1;R14C6_E27;R14C6_F7_E270;1;R14C8_X04;R14C8_E272_X04;1;R14C8_C0;R14C8_X04_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3884657 ] ,
          "attributes": {
            "ROUTING": "R14C8_F1;;1;R14C8_B0;R14C8_F1_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3884655 ] ,
          "attributes": {
            "ROUTING": "R14C7_F4;;1;R14C7_E10;R14C7_F4_E100;1;R14C8_D2;R14C8_E101_D2;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:92.18-92.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3884653 ] ,
          "attributes": {
            "ROUTING": "R14C8_F0;;1;R14C8_E13;R14C8_F0_E130;1;R14C8_C2;R14C8_E130_C2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 3884651 ] ,
          "attributes": {
            "ROUTING": "R14C8_F7;;1;R14C8_X08;R14C8_F7_X08;1;R14C8_LSR1;R14C8_X08_LSR1;1"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884890 ] ,
          "attributes": {
            "ROUTING": "R15C3_OF0;;1;R15C3_I1MUX1;R15C3_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3884648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884889 ] ,
          "attributes": {
            "ROUTING": "R15C3_OF2;;1;R15C3_I0MUX1;R15C3_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884641 ] ,
          "attributes": {
            "ROUTING": "R13C9_F1;;1;R13C9_I1MUX0;R13C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884640 ] ,
          "attributes": {
            "ROUTING": "R13C9_F0;;1;R13C9_I0MUX0;R13C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884636 ] ,
          "attributes": {
            "ROUTING": "R13C9_F3;;1;R13C9_I1MUX2;R13C9_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884635 ] ,
          "attributes": {
            "ROUTING": "R13C9_F2;;1;R13C9_I0MUX2;R13C9_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884633 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF0;;1;R13C9_I1MUX1;R13C9_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884632 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF2;;1;R13C9_I0MUX1;R13C9_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884628 ] ,
          "attributes": {
            "ROUTING": "R13C9_F5;;1;R13C9_I1MUX4;R13C9_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884627 ] ,
          "attributes": {
            "ROUTING": "R13C9_F4;;1;R13C9_I0MUX4;R13C9_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884623 ] ,
          "attributes": {
            "ROUTING": "R13C9_F7;;1;R13C9_I1MUX6;R13C9_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884622 ] ,
          "attributes": {
            "ROUTING": "R13C9_F6;;1;R13C9_I0MUX6;R13C9_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884620 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF4;;1;R13C9_I1MUX5;R13C9_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884619 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF6;;1;R13C9_I0MUX5;R13C9_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884617 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF1;;1;R13C9_I1MUX3;R13C9_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884616 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF5;;1;R13C9_I0MUX3;R13C9_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884612 ] ,
          "attributes": {
            "ROUTING": "R13C10_F1;;1;R13C10_I1MUX0;R13C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884611 ] ,
          "attributes": {
            "ROUTING": "R13C10_F0;;1;R13C10_I0MUX0;R13C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884607 ] ,
          "attributes": {
            "ROUTING": "R13C10_F3;;1;R13C10_I1MUX2;R13C10_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884606 ] ,
          "attributes": {
            "ROUTING": "R13C10_F2;;1;R13C10_I0MUX2;R13C10_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884604 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF0;;1;R13C10_I1MUX1;R13C10_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884603 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF2;;1;R13C10_I0MUX1;R13C10_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884599 ] ,
          "attributes": {
            "ROUTING": "R13C10_F5;;1;R13C10_I1MUX4;R13C10_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884598 ] ,
          "attributes": {
            "ROUTING": "R13C10_F4;;1;R13C10_I0MUX4;R13C10_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884594 ] ,
          "attributes": {
            "ROUTING": "R13C10_F7;;1;R13C10_I1MUX6;R13C10_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884593 ] ,
          "attributes": {
            "ROUTING": "R13C10_F6;;1;R13C10_I0MUX6;R13C10_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884591 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF4;;1;R13C10_I1MUX5;R13C10_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884590 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF6;;1;R13C10_I0MUX5;R13C10_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884588 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF1;;1;R13C10_I1MUX3;R13C10_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884587 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF5;;1;R13C10_I0MUX3;R13C10_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3884585 ] ,
          "attributes": {
            "ROUTING": "R13C9_OF3;;1;R13C9_I1MUX7;R13C9_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3884584 ] ,
          "attributes": {
            "ROUTING": "R13C10_OF3;;1;R13C9_I0MUX7;R13C9_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884580 ] ,
          "attributes": {
            "ROUTING": "R12C9_F1;;1;R12C9_I1MUX0;R12C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884579 ] ,
          "attributes": {
            "ROUTING": "R12C9_F0;;1;R12C9_I0MUX0;R12C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884575 ] ,
          "attributes": {
            "ROUTING": "R12C9_F3;;1;R12C9_I1MUX2;R12C9_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884574 ] ,
          "attributes": {
            "ROUTING": "R12C9_F2;;1;R12C9_I0MUX2;R12C9_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884572 ] ,
          "attributes": {
            "ROUTING": "R12C9_OF0;;1;R12C9_I1MUX1;R12C9_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884571 ] ,
          "attributes": {
            "ROUTING": "R12C9_OF2;;1;R12C9_I0MUX1;R12C9_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884567 ] ,
          "attributes": {
            "ROUTING": "R12C9_F5;;1;R12C9_I1MUX4;R12C9_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884566 ] ,
          "attributes": {
            "ROUTING": "R12C9_F4;;1;R12C9_I0MUX4;R12C9_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884562 ] ,
          "attributes": {
            "ROUTING": "R12C9_F7;;1;R12C9_I1MUX6;R12C9_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884561 ] ,
          "attributes": {
            "ROUTING": "R12C9_F6;;1;R12C9_I0MUX6;R12C9_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884559 ] ,
          "attributes": {
            "ROUTING": "R12C9_OF4;;1;R12C9_I1MUX5;R12C9_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884558 ] ,
          "attributes": {
            "ROUTING": "R12C9_OF6;;1;R12C9_I0MUX5;R12C9_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884556 ] ,
          "attributes": {
            "ROUTING": "R12C9_OF1;;1;R12C9_I1MUX3;R12C9_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884555 ] ,
          "attributes": {
            "ROUTING": "R12C9_OF5;;1;R12C9_I0MUX3;R12C9_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884551 ] ,
          "attributes": {
            "ROUTING": "R9C10_F1;;1;R9C10_I1MUX0;R9C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884550 ] ,
          "attributes": {
            "ROUTING": "R9C10_F0;;1;R9C10_I0MUX0;R9C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884546 ] ,
          "attributes": {
            "ROUTING": "R9C10_F3;;1;R9C10_I1MUX2;R9C10_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884545 ] ,
          "attributes": {
            "ROUTING": "R9C10_F2;;1;R9C10_I0MUX2;R9C10_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884543 ] ,
          "attributes": {
            "ROUTING": "R9C10_OF0;;1;R9C10_I1MUX1;R9C10_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884542 ] ,
          "attributes": {
            "ROUTING": "R9C10_OF2;;1;R9C10_I0MUX1;R9C10_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884538 ] ,
          "attributes": {
            "ROUTING": "R9C10_F5;;1;R9C10_I1MUX4;R9C10_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884537 ] ,
          "attributes": {
            "ROUTING": "R9C10_F4;;1;R9C10_I0MUX4;R9C10_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884533 ] ,
          "attributes": {
            "ROUTING": "R9C10_F7;;1;R9C10_I1MUX6;R9C10_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884532 ] ,
          "attributes": {
            "ROUTING": "R9C10_F6;;1;R9C10_I0MUX6;R9C10_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884530 ] ,
          "attributes": {
            "ROUTING": "R9C10_OF4;;1;R9C10_I1MUX5;R9C10_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884529 ] ,
          "attributes": {
            "ROUTING": "R9C10_OF6;;1;R9C10_I0MUX5;R9C10_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884527 ] ,
          "attributes": {
            "ROUTING": "R9C10_OF1;;1;R9C10_I1MUX3;R9C10_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884526 ] ,
          "attributes": {
            "ROUTING": "R9C10_OF5;;1;R9C10_I0MUX3;R9C10_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884522 ] ,
          "attributes": {
            "ROUTING": "R9C11_F1;;1;R9C11_I1MUX0;R9C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884521 ] ,
          "attributes": {
            "ROUTING": "R9C11_F0;;1;R9C11_I0MUX0;R9C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884517 ] ,
          "attributes": {
            "ROUTING": "R9C11_F3;;1;R9C11_I1MUX2;R9C11_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884516 ] ,
          "attributes": {
            "ROUTING": "R9C11_F2;;1;R9C11_I0MUX2;R9C11_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884514 ] ,
          "attributes": {
            "ROUTING": "R9C11_OF0;;1;R9C11_I1MUX1;R9C11_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884513 ] ,
          "attributes": {
            "ROUTING": "R9C11_OF2;;1;R9C11_I0MUX1;R9C11_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884509 ] ,
          "attributes": {
            "ROUTING": "R9C11_F5;;1;R9C11_I1MUX4;R9C11_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884508 ] ,
          "attributes": {
            "ROUTING": "R9C11_F4;;1;R9C11_I0MUX4;R9C11_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884504 ] ,
          "attributes": {
            "ROUTING": "R9C11_F7;;1;R9C11_I1MUX6;R9C11_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884503 ] ,
          "attributes": {
            "ROUTING": "R9C11_F6;;1;R9C11_I0MUX6;R9C11_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884501 ] ,
          "attributes": {
            "ROUTING": "R9C11_OF4;;1;R9C11_I1MUX5;R9C11_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884500 ] ,
          "attributes": {
            "ROUTING": "R9C11_OF6;;1;R9C11_I0MUX5;R9C11_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884498 ] ,
          "attributes": {
            "ROUTING": "R9C11_OF1;;1;R9C11_I1MUX3;R9C11_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884497 ] ,
          "attributes": {
            "ROUTING": "R9C11_OF5;;1;R9C11_I0MUX3;R9C11_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3884495 ] ,
          "attributes": {
            "ROUTING": "R9C10_OF3;;1;R9C10_I1MUX7;R9C10_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3884494 ] ,
          "attributes": {
            "ROUTING": "R9C11_OF3;;1;R9C10_I0MUX7;R9C10_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3884492 ] ,
          "attributes": {
            "ROUTING": "R9C10_OF7;;1;R9C10_SN20;R9C10_OF7_SN20;1;R10C10_S22;R10C10_S121_S220;1;R12C10_X01;R12C10_S222_X01;1;R12C10_C2;R12C10_X01_C2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O": {
          "hide_name": 0,
          "bits": [ 3884489 ] ,
          "attributes": {
            "ROUTING": "R6C17_OF3;;1;R6C17_I1MUX7;R6C17_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884485 ] ,
          "attributes": {
            "ROUTING": "R6C17_F1;;1;R6C17_I1MUX0;R6C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884484 ] ,
          "attributes": {
            "ROUTING": "R6C17_F0;;1;R6C17_I0MUX0;R6C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884480 ] ,
          "attributes": {
            "ROUTING": "R6C17_F3;;1;R6C17_I1MUX2;R6C17_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884479 ] ,
          "attributes": {
            "ROUTING": "R6C17_F2;;1;R6C17_I0MUX2;R6C17_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O": {
          "hide_name": 0,
          "bits": [ 3884477 ] ,
          "attributes": {
            "ROUTING": "R6C18_OF3;;1;R6C17_I0MUX7;R6C17_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884473 ] ,
          "attributes": {
            "ROUTING": "R6C18_F5;;1;R6C18_I1MUX4;R6C18_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884472 ] ,
          "attributes": {
            "ROUTING": "R6C18_F4;;1;R6C18_I0MUX4;R6C18_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884468 ] ,
          "attributes": {
            "ROUTING": "R6C18_F7;;1;R6C18_I1MUX6;R6C18_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884467 ] ,
          "attributes": {
            "ROUTING": "R6C18_F6;;1;R6C18_I0MUX6;R6C18_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O": {
          "hide_name": 0,
          "bits": [ 3884465 ] ,
          "attributes": {
            "ROUTING": "R6C18_OF5;;1;R6C18_I0MUX3;R6C18_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 3884464 ] ,
          "attributes": {
            "ROUTING": "R6C18_OF4;;1;R6C18_I1MUX5;R6C18_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 3884463 ] ,
          "attributes": {
            "ROUTING": "R6C18_OF6;;1;R6C18_I0MUX5;R6C18_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884459 ] ,
          "attributes": {
            "ROUTING": "R6C18_F1;;1;R6C18_I1MUX0;R6C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884458 ] ,
          "attributes": {
            "ROUTING": "R6C18_F0;;1;R6C18_I0MUX0;R6C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884454 ] ,
          "attributes": {
            "ROUTING": "R6C18_F3;;1;R6C18_I1MUX2;R6C18_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884453 ] ,
          "attributes": {
            "ROUTING": "R6C18_F2;;1;R6C18_I0MUX2;R6C18_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O": {
          "hide_name": 0,
          "bits": [ 3884451 ] ,
          "attributes": {
            "ROUTING": "R6C18_OF1;;1;R6C18_I1MUX3;R6C18_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 3884450 ] ,
          "attributes": {
            "ROUTING": "R6C18_OF0;;1;R6C18_I1MUX1;R6C18_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 3884449 ] ,
          "attributes": {
            "ROUTING": "R6C18_OF2;;1;R6C18_I0MUX1;R6C18_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884445 ] ,
          "attributes": {
            "ROUTING": "R6C17_F5;;1;R6C17_I1MUX4;R6C17_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884444 ] ,
          "attributes": {
            "ROUTING": "R6C17_F4;;1;R6C17_I0MUX4;R6C17_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884440 ] ,
          "attributes": {
            "ROUTING": "R6C17_F7;;1;R6C17_I1MUX6;R6C17_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884439 ] ,
          "attributes": {
            "ROUTING": "R6C17_F6;;1;R6C17_I0MUX6;R6C17_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3884437 ] ,
          "attributes": {
            "ROUTING": "R6C17_OF5;;1;R6C17_I0MUX3;R6C17_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3884436 ] ,
          "attributes": {
            "ROUTING": "R6C17_OF4;;1;R6C17_I1MUX5;R6C17_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3884435 ] ,
          "attributes": {
            "ROUTING": "R6C17_OF6;;1;R6C17_I0MUX5;R6C17_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 3884433 ] ,
          "attributes": {
            "ROUTING": "R6C17_OF1;;1;R6C17_I1MUX3;R6C17_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3884432 ] ,
          "attributes": {
            "ROUTING": "R6C17_OF0;;1;R6C17_I1MUX1;R6C17_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3884431 ] ,
          "attributes": {
            "ROUTING": "R6C17_OF2;;1;R6C17_I0MUX1;R6C17_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884427 ] ,
          "attributes": {
            "ROUTING": "R8C9_F1;;1;R8C9_I1MUX0;R8C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884426 ] ,
          "attributes": {
            "ROUTING": "R8C9_F0;;1;R8C9_I0MUX0;R8C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884422 ] ,
          "attributes": {
            "ROUTING": "R8C9_F3;;1;R8C9_I1MUX2;R8C9_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884421 ] ,
          "attributes": {
            "ROUTING": "R8C9_F2;;1;R8C9_I0MUX2;R8C9_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884419 ] ,
          "attributes": {
            "ROUTING": "R8C9_OF0;;1;R8C9_I1MUX1;R8C9_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884418 ] ,
          "attributes": {
            "ROUTING": "R8C9_OF2;;1;R8C9_I0MUX1;R8C9_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884414 ] ,
          "attributes": {
            "ROUTING": "R8C9_F5;;1;R8C9_I1MUX4;R8C9_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884413 ] ,
          "attributes": {
            "ROUTING": "R8C9_F4;;1;R8C9_I0MUX4;R8C9_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884409 ] ,
          "attributes": {
            "ROUTING": "R8C9_F7;;1;R8C9_I1MUX6;R8C9_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884408 ] ,
          "attributes": {
            "ROUTING": "R8C9_F6;;1;R8C9_I0MUX6;R8C9_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884406 ] ,
          "attributes": {
            "ROUTING": "R8C9_OF4;;1;R8C9_I1MUX5;R8C9_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884405 ] ,
          "attributes": {
            "ROUTING": "R8C9_OF6;;1;R8C9_I0MUX5;R8C9_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884403 ] ,
          "attributes": {
            "ROUTING": "R8C9_OF1;;1;R8C9_I1MUX3;R8C9_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884402 ] ,
          "attributes": {
            "ROUTING": "R8C9_OF5;;1;R8C9_I0MUX3;R8C9_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884398 ] ,
          "attributes": {
            "ROUTING": "R7C10_F1;;1;R7C10_I1MUX0;R7C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884397 ] ,
          "attributes": {
            "ROUTING": "R7C10_F0;;1;R7C10_I0MUX0;R7C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884393 ] ,
          "attributes": {
            "ROUTING": "R6C9_F1;;1;R6C9_I1MUX0;R6C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884392 ] ,
          "attributes": {
            "ROUTING": "R6C9_F0;;1;R6C9_I0MUX0;R6C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3884390 ] ,
          "attributes": {
            "ROUTING": "R6C9_OF0;;1;R6C9_W10;R6C9_OF0_W100;1;R6C8_N24;R6C8_W101_N240;1;R5C8_E24;R5C8_N241_E240;1;R5C9_S24;R5C9_E241_S240;1;R6C9_D5;R6C9_S241_D5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884386 ] ,
          "attributes": {
            "ROUTING": "R9C9_F1;;1;R9C9_I1MUX0;R9C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884385 ] ,
          "attributes": {
            "ROUTING": "R9C9_F0;;1;R9C9_I0MUX0;R9C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884381 ] ,
          "attributes": {
            "ROUTING": "R9C9_F3;;1;R9C9_I1MUX2;R9C9_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884380 ] ,
          "attributes": {
            "ROUTING": "R9C9_F2;;1;R9C9_I0MUX2;R9C9_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884378 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF0;;1;R9C9_I1MUX1;R9C9_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884377 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF2;;1;R9C9_I0MUX1;R9C9_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884373 ] ,
          "attributes": {
            "ROUTING": "R9C9_F5;;1;R9C9_I1MUX4;R9C9_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884372 ] ,
          "attributes": {
            "ROUTING": "R9C9_F4;;1;R9C9_I0MUX4;R9C9_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884368 ] ,
          "attributes": {
            "ROUTING": "R9C9_F7;;1;R9C9_I1MUX6;R9C9_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884367 ] ,
          "attributes": {
            "ROUTING": "R9C9_F6;;1;R9C9_I0MUX6;R9C9_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884365 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF4;;1;R9C9_I1MUX5;R9C9_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884364 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF6;;1;R9C9_I0MUX5;R9C9_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884362 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF1;;1;R9C9_I1MUX3;R9C9_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884361 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF5;;1;R9C9_I0MUX3;R9C9_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3884359 ] ,
          "attributes": {
            "ROUTING": "R9C9_OF3;;1;R9C9_N10;R9C9_OF3_N100;1;R8C9_E24;R8C9_N101_E240;1;R8C10_X07;R8C10_E241_X07;1;R8C10_B6;R8C10_X07_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884352 ] ,
          "attributes": {
            "ROUTING": "R6C10_F1;;1;R6C10_I1MUX0;R6C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884351 ] ,
          "attributes": {
            "ROUTING": "R6C10_F0;;1;R6C10_I0MUX0;R6C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884347 ] ,
          "attributes": {
            "ROUTING": "R6C10_F3;;1;R6C10_I1MUX2;R6C10_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884346 ] ,
          "attributes": {
            "ROUTING": "R6C10_F2;;1;R6C10_I0MUX2;R6C10_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884344 ] ,
          "attributes": {
            "ROUTING": "R6C10_OF0;;1;R6C10_I1MUX1;R6C10_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884343 ] ,
          "attributes": {
            "ROUTING": "R6C10_OF2;;1;R6C10_I0MUX1;R6C10_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884339 ] ,
          "attributes": {
            "ROUTING": "R6C10_F5;;1;R6C10_I1MUX4;R6C10_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884338 ] ,
          "attributes": {
            "ROUTING": "R6C10_F4;;1;R6C10_I0MUX4;R6C10_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884334 ] ,
          "attributes": {
            "ROUTING": "R6C10_F7;;1;R6C10_I1MUX6;R6C10_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884333 ] ,
          "attributes": {
            "ROUTING": "R6C10_F6;;1;R6C10_I0MUX6;R6C10_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884331 ] ,
          "attributes": {
            "ROUTING": "R6C10_OF4;;1;R6C10_I1MUX5;R6C10_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884330 ] ,
          "attributes": {
            "ROUTING": "R6C10_OF6;;1;R6C10_I0MUX5;R6C10_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884328 ] ,
          "attributes": {
            "ROUTING": "R6C10_OF1;;1;R6C10_I1MUX3;R6C10_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884327 ] ,
          "attributes": {
            "ROUTING": "R6C10_OF5;;1;R6C10_I0MUX3;R6C10_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884323 ] ,
          "attributes": {
            "ROUTING": "R6C11_F1;;1;R6C11_I1MUX0;R6C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884322 ] ,
          "attributes": {
            "ROUTING": "R6C11_F0;;1;R6C11_I0MUX0;R6C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884318 ] ,
          "attributes": {
            "ROUTING": "R6C11_F3;;1;R6C11_I1MUX2;R6C11_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884317 ] ,
          "attributes": {
            "ROUTING": "R6C11_F2;;1;R6C11_I0MUX2;R6C11_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884315 ] ,
          "attributes": {
            "ROUTING": "R6C11_OF0;;1;R6C11_I1MUX1;R6C11_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884314 ] ,
          "attributes": {
            "ROUTING": "R6C11_OF2;;1;R6C11_I0MUX1;R6C11_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884310 ] ,
          "attributes": {
            "ROUTING": "R6C11_F5;;1;R6C11_I1MUX4;R6C11_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884309 ] ,
          "attributes": {
            "ROUTING": "R6C11_F4;;1;R6C11_I0MUX4;R6C11_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884305 ] ,
          "attributes": {
            "ROUTING": "R6C11_F7;;1;R6C11_I1MUX6;R6C11_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884304 ] ,
          "attributes": {
            "ROUTING": "R6C11_F6;;1;R6C11_I0MUX6;R6C11_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884302 ] ,
          "attributes": {
            "ROUTING": "R6C11_OF4;;1;R6C11_I1MUX5;R6C11_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884301 ] ,
          "attributes": {
            "ROUTING": "R6C11_OF6;;1;R6C11_I0MUX5;R6C11_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884299 ] ,
          "attributes": {
            "ROUTING": "R6C11_OF1;;1;R6C11_I1MUX3;R6C11_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884298 ] ,
          "attributes": {
            "ROUTING": "R6C11_OF5;;1;R6C11_I0MUX3;R6C11_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O[3]": {
          "hide_name": 0,
          "bits": [ 3884296 ] ,
          "attributes": {
            "ROUTING": "R6C10_OF7;;1;R6C10_SN20;R6C10_OF7_SN20;1;R7C10_D1;R7C10_S121_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3884295 ] ,
          "attributes": {
            "ROUTING": "R6C10_OF3;;1;R6C10_I1MUX7;R6C10_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3884294 ] ,
          "attributes": {
            "ROUTING": "R6C11_OF3;;1;R6C10_I0MUX7;R6C10_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884290 ] ,
          "attributes": {
            "ROUTING": "R7C9_F1;;1;R7C9_I1MUX0;R7C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884289 ] ,
          "attributes": {
            "ROUTING": "R7C9_F0;;1;R7C9_I0MUX0;R7C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884285 ] ,
          "attributes": {
            "ROUTING": "R7C9_F3;;1;R7C9_I1MUX2;R7C9_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884284 ] ,
          "attributes": {
            "ROUTING": "R7C9_F2;;1;R7C9_I0MUX2;R7C9_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O[2]": {
          "hide_name": 0,
          "bits": [ 3884282 ] ,
          "attributes": {
            "ROUTING": "R7C9_OF1;;1;R7C9_E21;R7C9_OF1_E210;1;R7C10_X02;R7C10_E211_X02;1;R7C10_C1;R7C10_X02_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884281 ] ,
          "attributes": {
            "ROUTING": "R7C9_OF0;;1;R7C9_I1MUX1;R7C9_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884280 ] ,
          "attributes": {
            "ROUTING": "R7C9_OF2;;1;R7C9_I0MUX1;R7C9_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_O[4]": {
          "hide_name": 0,
          "bits": [ 3884275 ] ,
          "attributes": {
            "ROUTING": "R7C11_OF0;;1;R7C11_W20;R7C11_OF0_W200;1;R7C10_X05;R7C10_W201_X05;1;R7C10_SEL0;R7C10_X05_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 3884274 ] ,
          "attributes": {
            "ROUTING": "R7C11_F1;;1;R7C11_I1MUX0;R7C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 3884273 ] ,
          "attributes": {
            "ROUTING": "R7C11_F0;;1;R7C11_I0MUX0;R7C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3884267 ] ,
          "attributes": {
            "ROUTING": "R7C12_OF2;;1;R7C12_I0MUX1;R7C12_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3884266 ] ,
          "attributes": {
            "ROUTING": "R7C12_F3;;1;R7C12_I1MUX2;R7C12_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3884265 ] ,
          "attributes": {
            "ROUTING": "R7C12_F2;;1;R7C12_I0MUX2;R7C12_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3884263 ] ,
          "attributes": {
            "ROUTING": "R7C12_OF0;;1;R7C12_I1MUX1;R7C12_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3884262 ] ,
          "attributes": {
            "ROUTING": "R7C12_F1;;1;R7C12_I1MUX0;R7C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3884261 ] ,
          "attributes": {
            "ROUTING": "R7C12_F0;;1;R7C12_I0MUX0;R7C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884257 ] ,
          "attributes": {
            "ROUTING": "R8C17_F5;;1;R8C17_I1MUX4;R8C17_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884256 ] ,
          "attributes": {
            "ROUTING": "R8C17_F4;;1;R8C17_I0MUX4;R8C17_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3884250 ] ,
          "attributes": {
            "ROUTING": "R12C17_F1;;1;R12C17_I1MUX0;R12C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3884249 ] ,
          "attributes": {
            "ROUTING": "R12C17_F0;;1;R12C17_I0MUX0;R12C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3884245 ] ,
          "attributes": {
            "ROUTING": "R8C12_F1;;1;R8C12_I1MUX0;R8C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3884244 ] ,
          "attributes": {
            "ROUTING": "R8C12_F0;;1;R8C12_I0MUX0;R8C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884242 ] ,
          "attributes": {
            "ROUTING": "R8C14_F5;;1;R8C14_I1MUX4;R8C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884241 ] ,
          "attributes": {
            "ROUTING": "R8C14_F4;;1;R8C14_I0MUX4;R8C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884236 ] ,
          "attributes": {
            "ROUTING": "R8C14_F1;;1;R8C14_I1MUX0;R8C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884235 ] ,
          "attributes": {
            "ROUTING": "R8C14_F0;;1;R8C14_I0MUX0;R8C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884231 ] ,
          "attributes": {
            "ROUTING": "R8C14_F3;;1;R8C14_I1MUX2;R8C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884230 ] ,
          "attributes": {
            "ROUTING": "R8C14_F2;;1;R8C14_I0MUX2;R8C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884228 ] ,
          "attributes": {
            "ROUTING": "R8C14_OF0;;1;R8C14_I1MUX1;R8C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884227 ] ,
          "attributes": {
            "ROUTING": "R8C14_OF2;;1;R8C14_I0MUX1;R8C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3884225 ] ,
          "attributes": {
            "ROUTING": "R8C14_OF1;;1;R8C14_SN10;R8C14_OF1_SN10;1;R9C14_W21;R9C14_S111_W210;1;R9C12_N21;R9C12_W212_N210;1;R8C12_E21;R8C12_N211_E210;1;R8C14_B6;R8C14_E212_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3884223 ] ,
          "attributes": {
            "ROUTING": "R8C17_OF4;;1;R8C17_S24;R8C17_OF4_S240;1;R8C17_B0;R8C17_S240_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884219 ] ,
          "attributes": {
            "ROUTING": "R8C15_F1;;1;R8C15_I1MUX0;R8C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884218 ] ,
          "attributes": {
            "ROUTING": "R8C15_F0;;1;R8C15_I0MUX0;R8C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884214 ] ,
          "attributes": {
            "ROUTING": "R8C15_F3;;1;R8C15_I1MUX2;R8C15_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884213 ] ,
          "attributes": {
            "ROUTING": "R8C15_F2;;1;R8C15_I0MUX2;R8C15_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884211 ] ,
          "attributes": {
            "ROUTING": "R8C15_OF0;;1;R8C15_I1MUX1;R8C15_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884210 ] ,
          "attributes": {
            "ROUTING": "R8C15_OF2;;1;R8C15_I0MUX1;R8C15_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884206 ] ,
          "attributes": {
            "ROUTING": "R8C15_F5;;1;R8C15_I1MUX4;R8C15_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884205 ] ,
          "attributes": {
            "ROUTING": "R8C15_F4;;1;R8C15_I0MUX4;R8C15_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884201 ] ,
          "attributes": {
            "ROUTING": "R8C15_F7;;1;R8C15_I1MUX6;R8C15_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884200 ] ,
          "attributes": {
            "ROUTING": "R8C15_F6;;1;R8C15_I0MUX6;R8C15_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884198 ] ,
          "attributes": {
            "ROUTING": "R8C15_OF4;;1;R8C15_I1MUX5;R8C15_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884197 ] ,
          "attributes": {
            "ROUTING": "R8C15_OF6;;1;R8C15_I0MUX5;R8C15_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 3884195 ] ,
          "attributes": {
            "ROUTING": "R8C15_EW10;R8C15_OF3_EW10;1;R8C16_N25;R8C16_E111_N250;1;R6C16_E25;R6C16_N252_E250;1;R6C17_X04;R6C17_E251_X04;1;R6C17_SEL7;R6C17_X04_SEL7;1;R8C14_A2;R8C14_X02_A2;1;R8C15_OF3;;1;R8C15_W23;R8C15_OF3_W230;1;R8C14_X02;R8C14_W231_X02;1;R8C14_A0;R8C14_X02_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884193 ] ,
          "attributes": {
            "ROUTING": "R8C15_OF1;;1;R8C15_I1MUX3;R8C15_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884192 ] ,
          "attributes": {
            "ROUTING": "R8C15_OF5;;1;R8C15_I0MUX3;R8C15_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_I2[5]": {
          "hide_name": 0,
          "bits": [ 3884190 ] ,
          "attributes": {
            "ROUTING": "R8C13_F7;;1;R8C13_E27;R8C13_F7_E270;1;R8C14_X04;R8C14_E271_X04;1;R8C14_SEL1;R8C14_X04_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884185 ] ,
          "attributes": {
            "ROUTING": "R9C18_F1;;1;R9C18_I1MUX0;R9C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884184 ] ,
          "attributes": {
            "ROUTING": "R9C18_F0;;1;R9C18_I0MUX0;R9C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884180 ] ,
          "attributes": {
            "ROUTING": "R9C18_F3;;1;R9C18_I1MUX2;R9C18_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884179 ] ,
          "attributes": {
            "ROUTING": "R9C18_F2;;1;R9C18_I0MUX2;R9C18_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884177 ] ,
          "attributes": {
            "ROUTING": "R9C18_OF0;;1;R9C18_I1MUX1;R9C18_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884176 ] ,
          "attributes": {
            "ROUTING": "R9C18_OF2;;1;R9C18_I0MUX1;R9C18_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884172 ] ,
          "attributes": {
            "ROUTING": "R9C18_F5;;1;R9C18_I1MUX4;R9C18_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884171 ] ,
          "attributes": {
            "ROUTING": "R9C18_F4;;1;R9C18_I0MUX4;R9C18_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884167 ] ,
          "attributes": {
            "ROUTING": "R9C18_F7;;1;R9C18_I1MUX6;R9C18_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884166 ] ,
          "attributes": {
            "ROUTING": "R9C18_F6;;1;R9C18_I0MUX6;R9C18_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884164 ] ,
          "attributes": {
            "ROUTING": "R9C18_OF4;;1;R9C18_I1MUX5;R9C18_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884163 ] ,
          "attributes": {
            "ROUTING": "R9C18_OF6;;1;R9C18_I0MUX5;R9C18_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884161 ] ,
          "attributes": {
            "ROUTING": "R9C18_OF1;;1;R9C18_I1MUX3;R9C18_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884160 ] ,
          "attributes": {
            "ROUTING": "R9C18_OF5;;1;R9C18_I0MUX3;R9C18_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884156 ] ,
          "attributes": {
            "ROUTING": "R9C19_F1;;1;R9C19_I1MUX0;R9C19_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884155 ] ,
          "attributes": {
            "ROUTING": "R9C19_F0;;1;R9C19_I0MUX0;R9C19_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884151 ] ,
          "attributes": {
            "ROUTING": "R9C19_F3;;1;R9C19_I1MUX2;R9C19_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884150 ] ,
          "attributes": {
            "ROUTING": "R9C19_F2;;1;R9C19_I0MUX2;R9C19_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884148 ] ,
          "attributes": {
            "ROUTING": "R9C19_OF0;;1;R9C19_I1MUX1;R9C19_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884147 ] ,
          "attributes": {
            "ROUTING": "R9C19_OF2;;1;R9C19_I0MUX1;R9C19_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884143 ] ,
          "attributes": {
            "ROUTING": "R9C19_F5;;1;R9C19_I1MUX4;R9C19_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884142 ] ,
          "attributes": {
            "ROUTING": "R9C19_F4;;1;R9C19_I0MUX4;R9C19_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884138 ] ,
          "attributes": {
            "ROUTING": "R9C19_F7;;1;R9C19_I1MUX6;R9C19_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884137 ] ,
          "attributes": {
            "ROUTING": "R9C19_F6;;1;R9C19_I0MUX6;R9C19_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884135 ] ,
          "attributes": {
            "ROUTING": "R9C19_OF4;;1;R9C19_I1MUX5;R9C19_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884134 ] ,
          "attributes": {
            "ROUTING": "R9C19_OF6;;1;R9C19_I0MUX5;R9C19_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884132 ] ,
          "attributes": {
            "ROUTING": "R9C19_OF1;;1;R9C19_I1MUX3;R9C19_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884131 ] ,
          "attributes": {
            "ROUTING": "R9C19_OF5;;1;R9C19_I0MUX3;R9C19_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3884129 ] ,
          "attributes": {
            "ROUTING": "R9C18_OF3;;1;R9C18_I1MUX7;R9C18_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3884128 ] ,
          "attributes": {
            "ROUTING": "R9C19_OF3;;1;R9C18_I0MUX7;R9C18_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884122 ] ,
          "attributes": {
            "ROUTING": "R9C13_F1;;1;R9C13_I1MUX0;R9C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884121 ] ,
          "attributes": {
            "ROUTING": "R9C13_F0;;1;R9C13_I0MUX0;R9C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884117 ] ,
          "attributes": {
            "ROUTING": "R9C13_F3;;1;R9C13_I1MUX2;R9C13_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884116 ] ,
          "attributes": {
            "ROUTING": "R9C13_F2;;1;R9C13_I0MUX2;R9C13_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884114 ] ,
          "attributes": {
            "ROUTING": "R9C13_OF0;;1;R9C13_I1MUX1;R9C13_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884113 ] ,
          "attributes": {
            "ROUTING": "R9C13_OF2;;1;R9C13_I0MUX1;R9C13_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884109 ] ,
          "attributes": {
            "ROUTING": "R16C15_F1;;1;R16C15_I1MUX0;R16C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884108 ] ,
          "attributes": {
            "ROUTING": "R16C15_F0;;1;R16C15_I0MUX0;R16C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884104 ] ,
          "attributes": {
            "ROUTING": "R16C15_F3;;1;R16C15_I1MUX2;R16C15_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884103 ] ,
          "attributes": {
            "ROUTING": "R16C15_F2;;1;R16C15_I0MUX2;R16C15_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884101 ] ,
          "attributes": {
            "ROUTING": "R16C15_OF0;;1;R16C15_I1MUX1;R16C15_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884100 ] ,
          "attributes": {
            "ROUTING": "R16C15_OF2;;1;R16C15_I0MUX1;R16C15_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O[3]": {
          "hide_name": 0,
          "bits": [ 3884097 ] ,
          "attributes": {
            "ROUTING": "R12C10_D0;R12C10_F2_D0;1;R12C10_F2;;1;R12C10_X05;R12C10_F2_X05;1;R12C10_B1;R12C10_X05_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O[2]": {
          "hide_name": 0,
          "bits": [ 3884096 ] ,
          "attributes": {
            "ROUTING": "R12C9_E23;R12C9_OF3_E230;1;R12C10_X02;R12C10_E231_X02;1;R12C10_C0;R12C10_X02_C0;1;R12C9_OF3;;1;R12C9_EW10;R12C9_OF3_EW10;1;R12C10_A1;R12C10_E111_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O[4]": {
          "hide_name": 0,
          "bits": [ 3884094 ] ,
          "attributes": {
            "ROUTING": "R6C17_OF7;;1;R6C17_W27;R6C17_OF7_W270;1;R6C15_W82;R6C15_W272_W820;1;R6C11_S24;R6C11_W824_S240;1;R8C11_S25;R8C11_S242_S250;1;R10C11_W25;R10C11_S252_W250;1;R10C10_S25;R10C10_W251_S250;1;R12C10_X06;R12C10_S252_X06;1;R12C10_SEL0;R12C10_X06_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884093 ] ,
          "attributes": {
            "ROUTING": "R12C10_F1;;1;R12C10_I1MUX0;R12C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884092 ] ,
          "attributes": {
            "ROUTING": "R12C10_F0;;1;R12C10_I0MUX0;R12C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884087 ] ,
          "attributes": {
            "ROUTING": "R14C16_F1;;1;R14C16_I1MUX0;R14C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884086 ] ,
          "attributes": {
            "ROUTING": "R14C16_F0;;1;R14C16_I0MUX0;R14C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884082 ] ,
          "attributes": {
            "ROUTING": "R14C16_F3;;1;R14C16_I1MUX2;R14C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884081 ] ,
          "attributes": {
            "ROUTING": "R14C16_F2;;1;R14C16_I0MUX2;R14C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884079 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF0;;1;R14C16_I1MUX1;R14C16_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884078 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF2;;1;R14C16_I0MUX1;R14C16_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884074 ] ,
          "attributes": {
            "ROUTING": "R14C16_F5;;1;R14C16_I1MUX4;R14C16_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884073 ] ,
          "attributes": {
            "ROUTING": "R14C16_F4;;1;R14C16_I0MUX4;R14C16_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884069 ] ,
          "attributes": {
            "ROUTING": "R14C16_F7;;1;R14C16_I1MUX6;R14C16_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884068 ] ,
          "attributes": {
            "ROUTING": "R14C16_F6;;1;R14C16_I0MUX6;R14C16_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884066 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF4;;1;R14C16_I1MUX5;R14C16_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884065 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF6;;1;R14C16_I0MUX5;R14C16_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884063 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF1;;1;R14C16_I1MUX3;R14C16_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884062 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF5;;1;R14C16_I0MUX3;R14C16_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884056 ] ,
          "attributes": {
            "ROUTING": "R14C17_F1;;1;R14C17_I1MUX0;R14C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884055 ] ,
          "attributes": {
            "ROUTING": "R14C17_F0;;1;R14C17_I0MUX0;R14C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884051 ] ,
          "attributes": {
            "ROUTING": "R14C17_F3;;1;R14C17_I1MUX2;R14C17_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884050 ] ,
          "attributes": {
            "ROUTING": "R14C17_F2;;1;R14C17_I0MUX2;R14C17_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884048 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF0;;1;R14C17_I1MUX1;R14C17_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884047 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF2;;1;R14C17_I0MUX1;R14C17_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884043 ] ,
          "attributes": {
            "ROUTING": "R14C17_F5;;1;R14C17_I1MUX4;R14C17_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884042 ] ,
          "attributes": {
            "ROUTING": "R14C17_F4;;1;R14C17_I0MUX4;R14C17_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884038 ] ,
          "attributes": {
            "ROUTING": "R14C17_F7;;1;R14C17_I1MUX6;R14C17_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884037 ] ,
          "attributes": {
            "ROUTING": "R14C17_F6;;1;R14C17_I0MUX6;R14C17_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884035 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF4;;1;R14C17_I1MUX5;R14C17_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884034 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF6;;1;R14C17_I0MUX5;R14C17_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884032 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF1;;1;R14C17_I1MUX3;R14C17_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884031 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF5;;1;R14C17_I0MUX3;R14C17_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884027 ] ,
          "attributes": {
            "ROUTING": "R14C18_F1;;1;R14C18_I1MUX0;R14C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884026 ] ,
          "attributes": {
            "ROUTING": "R14C18_F0;;1;R14C18_I0MUX0;R14C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884022 ] ,
          "attributes": {
            "ROUTING": "R14C18_F3;;1;R14C18_I1MUX2;R14C18_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884021 ] ,
          "attributes": {
            "ROUTING": "R14C18_F2;;1;R14C18_I0MUX2;R14C18_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884019 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF0;;1;R14C18_I1MUX1;R14C18_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884018 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF2;;1;R14C18_I0MUX1;R14C18_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884014 ] ,
          "attributes": {
            "ROUTING": "R14C18_F5;;1;R14C18_I1MUX4;R14C18_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884013 ] ,
          "attributes": {
            "ROUTING": "R14C18_F4;;1;R14C18_I0MUX4;R14C18_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884009 ] ,
          "attributes": {
            "ROUTING": "R14C18_F7;;1;R14C18_I1MUX6;R14C18_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884008 ] ,
          "attributes": {
            "ROUTING": "R14C18_F6;;1;R14C18_I0MUX6;R14C18_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884006 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF4;;1;R14C18_I1MUX5;R14C18_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884005 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF6;;1;R14C18_I0MUX5;R14C18_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3884003 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF1;;1;R14C18_I1MUX3;R14C18_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3884002 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF5;;1;R14C18_I0MUX3;R14C18_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 3884000 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF3;;1;R14C17_I1MUX7;R14C17_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 3883999 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF3;;1;R14C17_I0MUX7;R14C17_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3883996 ] ,
          "attributes": {
            "ROUTING": "R13C15_F5;;1;R13C15_S13;R13C15_F5_S130;1;R14C15_C7;R14C15_S131_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3883995 ] ,
          "attributes": {
            "ROUTING": "R14C15_E26;R14C15_F6_E260;1;R14C17_X03;R14C17_E262_X03;1;R14C17_SEL7;R14C17_X03_SEL7;1;R14C15_F6;;1;R14C15_W13;R14C15_F6_W130;1;R14C15_B7;R14C15_W130_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883989 ] ,
          "attributes": {
            "ROUTING": "R9C13_SN10;R9C13_OF1_SN10;1;R10C13_W21;R10C13_S111_W210;1;R10C11_S21;R10C11_W212_S210;1;R12C11_X06;R12C11_S212_X06;1;R12C11_SEL2;R12C11_X06_SEL2;1;R9C13_OF1;;1;R9C13_S21;R9C13_OF1_S210;1;R11C13_S21;R11C13_S212_S210;1;R13C13_A6;R13C13_S212_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883988 ] ,
          "attributes": {
            "ROUTING": "R12C11_F3;;1;R12C11_I1MUX2;R12C11_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883987 ] ,
          "attributes": {
            "ROUTING": "R12C11_F2;;1;R12C11_I0MUX2;R12C11_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3883984 ] ,
          "attributes": {
            "ROUTING": "R12C11_A0;R12C11_E271_A0;1;R12C10_E27;R12C10_N271_E270;1;R12C11_A1;R12C11_E271_A1;1;R12C10_B0;R12C10_X04_B0;1;R13C9_OF7;;1;R13C9_E13;R13C9_OF7_E130;1;R13C10_N27;R13C10_E131_N270;1;R12C10_X04;R12C10_N271_X04;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883981 ] ,
          "attributes": {
            "ROUTING": "R12C11_OF2;;1;R12C11_S10;R12C11_OF2_S100;1;R13C11_E20;R13C11_S101_E200;1;R13C12_N20;R13C12_E201_N200;1;R12C12_W20;R12C12_N201_W200;1;R12C11_X05;R12C11_W201_X05;1;R12C11_SEL0;R12C11_X05_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3883980 ] ,
          "attributes": {
            "ROUTING": "R12C11_F1;;1;R12C11_I1MUX0;R12C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3883979 ] ,
          "attributes": {
            "ROUTING": "R12C11_F0;;1;R12C11_I0MUX0;R12C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883977 ] ,
          "attributes": {
            "ROUTING": "R12C16_F5;;1;R12C16_I1MUX4;R12C16_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883976 ] ,
          "attributes": {
            "ROUTING": "R12C16_F4;;1;R12C16_I0MUX4;R12C16_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3883972 ] ,
          "attributes": {
            "ROUTING": "R15C17_F7;;1;R15C17_W27;R15C17_F7_W270;1;R15C17_D4;R15C17_W270_D4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3883971 ] ,
          "attributes": {
            "ROUTING": "R15C17_F6;;1;R15C17_C4;R15C17_F6_C4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3883968 ] ,
          "attributes": {
            "ROUTING": "R11C13_F1;;1;R11C13_I1MUX0;R11C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883964 ] ,
          "attributes": {
            "ROUTING": "R9C12_F1;;1;R9C12_I1MUX0;R9C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883963 ] ,
          "attributes": {
            "ROUTING": "R9C12_F0;;1;R9C12_I0MUX0;R9C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3883961 ] ,
          "attributes": {
            "ROUTING": "R9C12_OF0;;1;R9C12_E10;R9C12_OF0_E100;1;R9C12_S22;R9C12_E100_S220;1;R11C12_E22;R11C12_S222_E220;1;R11C13_N22;R11C13_E221_N220;1;R11C13_C0;R11C13_N220_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 3883960 ] ,
          "attributes": {
            "ROUTING": "R11C13_F0;;1;R11C13_I0MUX0;R11C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 3883958 ] ,
          "attributes": {
            "ROUTING": "R11C13_F4;;1;R11C13_X07;R11C13_F4_X07;1;R11C13_SEL0;R11C13_X07_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883954 ] ,
          "attributes": {
            "ROUTING": "R11C10_F1;;1;R11C10_I1MUX0;R11C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883953 ] ,
          "attributes": {
            "ROUTING": "R11C10_F0;;1;R11C10_I0MUX0;R11C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883949 ] ,
          "attributes": {
            "ROUTING": "R11C10_F3;;1;R11C10_I1MUX2;R11C10_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883948 ] ,
          "attributes": {
            "ROUTING": "R11C10_F2;;1;R11C10_I0MUX2;R11C10_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883946 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF0;;1;R11C10_I1MUX1;R11C10_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883945 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF2;;1;R11C10_I0MUX1;R11C10_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3883943 ] ,
          "attributes": {
            "ROUTING": "R12C16_C4;R12C16_N100_C4;1;R12C16_F7;;1;R12C16_N10;R12C16_F7_N100;1;R12C16_C5;R12C16_N100_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3883936 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF2;;1;R11C12_I0MUX1;R11C12_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3883935 ] ,
          "attributes": {
            "ROUTING": "R11C12_F3;;1;R11C12_I1MUX2;R11C12_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3883934 ] ,
          "attributes": {
            "ROUTING": "R11C12_F2;;1;R11C12_I0MUX2;R11C12_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3883932 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF0;;1;R11C12_I1MUX1;R11C12_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3883931 ] ,
          "attributes": {
            "ROUTING": "R11C12_F1;;1;R11C12_I1MUX0;R11C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 3883929 ] ,
          "attributes": {
            "ROUTING": "R11C12_F0;;1;R11C12_I0MUX0;R11C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O[3]": {
          "hide_name": 0,
          "bits": [ 3883925 ] ,
          "attributes": {
            "ROUTING": "R8C10_F6;;1;R8C10_X03;R8C10_F6_X03;1;R8C10_D0;R8C10_X03_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O[2]": {
          "hide_name": 0,
          "bits": [ 3883924 ] ,
          "attributes": {
            "ROUTING": "R8C9_OF3;;1;R8C9_E23;R8C9_OF3_E230;1;R8C10_X02;R8C10_E231_X02;1;R8C10_C0;R8C10_X02_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O[1]": {
          "hide_name": 0,
          "bits": [ 3883923 ] ,
          "attributes": {
            "ROUTING": "R6C9_F5;;1;R6C9_EW10;R6C9_F5_EW10;1;R6C10_S21;R6C10_E111_S210;1;R8C10_B0;R8C10_S212_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883921 ] ,
          "attributes": {
            "ROUTING": "R8C10_F1;;1;R8C10_I1MUX0;R8C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883920 ] ,
          "attributes": {
            "ROUTING": "R8C10_F0;;1;R8C10_I0MUX0;R8C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O[4]": {
          "hide_name": 0,
          "bits": [ 3883916 ] ,
          "attributes": {
            "ROUTING": "R8C10_SEL2;R8C10_X08_SEL2;1;R7C12_OF1;;1;R7C12_W21;R7C12_OF1_W210;1;R7C10_S21;R7C10_W212_S210;1;R8C10_X08;R8C10_S211_X08;1;R8C10_SEL0;R8C10_X08_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883915 ] ,
          "attributes": {
            "ROUTING": "R8C10_F3;;1;R8C10_I1MUX2;R8C10_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883914 ] ,
          "attributes": {
            "ROUTING": "R8C10_F2;;1;R8C10_I0MUX2;R8C10_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_I1_O[5]": {
          "hide_name": 0,
          "bits": [ 3883912 ] ,
          "attributes": {
            "ROUTING": "R7C10_OF0;;1;R7C10_S20;R7C10_OF0_S200;1;R8C10_X01;R8C10_S201_X01;1;R8C10_SEL1;R8C10_X01_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883911 ] ,
          "attributes": {
            "ROUTING": "R8C10_OF0;;1;R8C10_I1MUX1;R8C10_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883910 ] ,
          "attributes": {
            "ROUTING": "R8C10_OF2;;1;R8C10_I0MUX1;R8C10_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883903 ] ,
          "attributes": {
            "ROUTING": "R12C16_F1;;1;R12C16_S21;R12C16_F1_S210;1;R13C16_X08;R13C16_S211_X08;1;R13C16_SEL0;R13C16_X08_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3883902 ] ,
          "attributes": {
            "ROUTING": "R13C16_F1;;1;R13C16_I1MUX0;R13C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3883901 ] ,
          "attributes": {
            "ROUTING": "R13C16_F0;;1;R13C16_I0MUX0;R13C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883899 ] ,
          "attributes": {
            "ROUTING": "R15C15_F5;;1;R15C15_I1MUX4;R15C15_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883898 ] ,
          "attributes": {
            "ROUTING": "R15C15_F4;;1;R15C15_I0MUX4;R15C15_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3883895 ] ,
          "attributes": {
            "ROUTING": "R13C14_F5;;1;R13C14_S10;R13C14_F5_S100;1;R13C14_D4;R13C14_S100_D4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_I3[3]": {
          "hide_name": 0,
          "bits": [ 3883893 ] ,
          "attributes": {
            "ROUTING": "R12C12_F0;;1;R12C12_D3;R12C12_F0_D3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F[5]": {
          "hide_name": 0,
          "bits": [ 3883890 ] ,
          "attributes": {
            "ROUTING": "R11C13_F6;;1;R11C13_SN20;R11C13_F6_SN20;1;R10C13_W26;R10C13_N121_W260;1;R10C12_S26;R10C12_W261_S260;1;R11C12_SEL1;R11C12_S261_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3883888 ] ,
          "attributes": {
            "ROUTING": "R12C12_C3;R12C12_F6_C3;1;R12C12_F6;;1;R12C12_C1;R12C12_F6_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F[4]": {
          "hide_name": 0,
          "bits": [ 3883886 ] ,
          "attributes": {
            "ROUTING": "R11C12_SEL2;R11C12_X08_SEL2;1;R12C12_F1;;1;R12C12_N21;R12C12_F1_N210;1;R11C12_X08;R11C12_N211_X08;1;R11C12_SEL0;R11C12_X08_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3883881 ] ,
          "attributes": {
            "ROUTING": "R8C13_OF0;;1;R8C13_W10;R8C13_OF0_W100;1;R8C12_C0;R8C12_W101_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883880 ] ,
          "attributes": {
            "ROUTING": "R8C13_F1;;1;R8C13_I1MUX0;R8C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883879 ] ,
          "attributes": {
            "ROUTING": "R8C13_F0;;1;R8C13_I0MUX0;R8C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3883877 ] ,
          "attributes": {
            "ROUTING": "R7C12_X01;R7C12_N202_X01;1;R7C12_SEL1;R7C12_X01_SEL1;1;R9C13_F6;;1;R9C13_W10;R9C13_F6_W100;1;R9C12_N20;R9C12_W101_N200;1;R8C12_D0;R8C12_N201_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3883873 ] ,
          "attributes": {
            "ROUTING": "R8C11_W13;R8C11_F3_W130;1;R8C10_N23;R8C10_W131_N230;1;R7C10_B1;R7C10_N231_B1;1;R8C11_F3;;1;R8C11_X02;R8C11_F3_X02;1;R8C11_A0;R8C11_X02_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 3883871 ] ,
          "attributes": {
            "ROUTING": "R8C11_F0;;1;R8C11_E20;R8C11_F0_E200;1;R8C12_X05;R8C12_E201_X05;1;R8C12_SEL0;R8C12_X05_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3883869 ] ,
          "attributes": {
            "ROUTING": "R11C11_C3;R11C11_F6_C3;1;R11C11_F6;;1;R11C11_N26;R11C11_F6_N260;1;R9C11_N26;R9C11_N262_N260;1;R8C11_C0;R8C11_N261_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3883868 ] ,
          "attributes": {
            "ROUTING": "R11C11_F3;;1;R11C11_EW20;R11C11_F3_EW20;1;R11C12_C0;R11C12_E121_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3883866 ] ,
          "attributes": {
            "ROUTING": "R11C12_F7;;1;R11C12_W10;R11C12_F7_W100;1;R11C12_D0;R11C12_W100_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F_MUX2_LUT5_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3883864 ] ,
          "attributes": {
            "ROUTING": "R8C14_SEL2;R8C14_W262_SEL2;1;R8C14_SEL0;R8C14_W262_SEL0;1;R11C13_C5;R11C13_W242_C5;1;R13C16_C1;R13C16_W241_C1;1;R8C16_W26;R8C16_W121_W260;1;R11C15_W24;R11C15_W242_W240;1;R8C17_F3;;1;R8C17_EW20;R8C17_F3_EW20;1;R11C17_W24;R11C17_S242_W240;1;R8C17_S10;R8C17_F3_S100;1;R9C17_S24;R9C17_S101_S240;1;R11C17_S24;R11C17_S242_S240;1;R13C16_C0;R13C16_W241_C0;1;R13C17_W24;R13C17_S242_W240;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 3883862 ] ,
          "attributes": {
            "ROUTING": "R11C13_F5;;1;R11C13_X08;R11C13_F5_X08;1;R11C13_D0;R11C13_X08_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3883858 ] ,
          "attributes": {
            "ROUTING": "R11C12_E10;R11C12_F6_E100;1;R11C13_D5;R11C13_E101_D5;1;R11C12_S13;R11C12_F6_S130;1;R11C12_D7;R11C12_S130_D7;1;R8C12_E26;R8C12_N261_E260;1;R8C13_C3;R8C13_E261_C3;1;R11C12_F6;;1;R11C12_N26;R11C12_F6_N260;1;R9C12_N26;R9C12_N262_N260;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3883857 ] ,
          "attributes": {
            "ROUTING": "R8C13_F3;;1;R8C13_E23;R8C13_F3_E230;1;R8C15_E26;R8C15_E232_E260;1;R8C17_C0;R8C17_E262_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 3883855 ] ,
          "attributes": {
            "ROUTING": "R8C17_F7;;1;R8C17_X08;R8C17_F7_X08;1;R8C17_D0;R8C17_X08_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3883852 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3883850 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3883849 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3883847 ] ,
          "attributes": {
            "ROUTING": "R6C14_F2;;1;R6C14_EW10;R6C14_F2_EW10;1;R6C13_S21;R6C13_W111_S210;1;R7C13_A4;R7C13_S211_A4;1"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 3883844 ] ,
          "attributes": {
            "ROUTING": "R7C12_W26;R7C12_W262_W260;1;R7C11_SEL0;R7C11_W261_SEL0;1;R6C17_SEL5;R6C17_X02_SEL5;1;R7C12_SEL0;R7C12_W262_SEL0;1;R6C17_S23;R6C17_E231_S230;1;R8C17_X04;R8C17_S232_X04;1;R8C17_D7;R8C17_X04_D7;1;R6C17_X02;R6C17_E231_X02;1;R6C17_SEL1;R6C17_X02_SEL1;1;R6C18_SEL1;R6C18_X02_SEL1;1;R6C14_E23;R6C14_F3_E230;1;R6C16_E23;R6C16_E232_E230;1;R6C18_X02;R6C18_E232_X02;1;R6C18_SEL5;R6C18_X02_SEL5;1;R6C14_SN20;R6C14_F3_SN20;1;R7C14_W26;R7C14_S121_W260;1;R7C12_SEL2;R7C12_W262_SEL2;1;R6C14_F3;;1;R6C14_S23;R6C14_F3_S230;1;R8C14_W23;R8C14_S232_W230;1;R8C13_X06;R8C13_W231_X06;1;R8C13_A4;R8C13_X06_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_6_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3883841 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3883839 ] ,
          "attributes": {
            "ROUTING": "R6C14_F4;;1;R6C14_E13;R6C14_F4_E130;1;R6C15_S27;R6C15_E131_S270;1;R8C15_S27;R8C15_S272_S270;1;R9C15_A0;R9C15_S271_A0;1"
          }
        },
        "pixelCounter_DFFE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3883837 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3883835 ] ,
          "attributes": {
            "ROUTING": "R6C14_F5;;1;R6C14_S25;R6C14_F5_S250;1;R8C14_E25;R8C14_S252_E250;1;R8C15_S25;R8C15_E251_S250;1;R9C15_A2;R9C15_S251_A2;1"
          }
        },
        "pixelCounter_DFFE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3883833 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3883831 ] ,
          "attributes": {
            "ROUTING": "R6C15_F0;;1;R6C15_S20;R6C15_F0_S200;1;R8C15_S20;R8C15_S202_S200;1;R9C15_X07;R9C15_S201_X07;1;R9C15_A3;R9C15_X07_A3;1"
          }
        },
        "pixelCounter_DFFE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3883829 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3883827 ] ,
          "attributes": {
            "ROUTING": "R6C15_F1;;1;R6C15_S21;R6C15_F1_S210;1;R8C15_S21;R8C15_S212_S210;1;R9C15_A5;R9C15_S211_A5;1"
          }
        },
        "pixelCounter_DFFE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3883825 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3883823 ] ,
          "attributes": {
            "ROUTING": "R6C15_F2;;1;R6C15_S10;R6C15_F2_S100;1;R7C15_S20;R7C15_S101_S200;1;R9C15_X03;R9C15_S202_X03;1;R9C15_A1;R9C15_X03_A1;1"
          }
        },
        "pixelCounter_DFFE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3883821 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3883820 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:132.25-132.41|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3883818 ] ,
          "attributes": {
            "ROUTING": "R6C15_F3;;1;R6C15_S13;R6C15_F3_S130;1;R7C15_W27;R7C15_S131_W270;1;R7C13_A5;R7C13_W272_A5;1"
          }
        },
        "pixelCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3883816 ] ,
          "attributes": {
            "ROUTING": "R6C15_F4;;1;R6C15_EW10;R6C15_F4_EW10;1;R6C16_A2;R6C16_E111_A2;1"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3884895 ] ,
          "attributes": {
            "ROUTING": "R15C3_SEL2;R15C3_X05_SEL2;1;R14C3_F6;;1;R14C3_S26;R14C3_F6_S260;1;R15C3_X05;R15C3_S261_X05;1;R15C3_SEL0;R15C3_X05_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sdin": {
          "hide_name": 0,
          "bits": [ 3883814 ] ,
          "attributes": {
            "ROUTING": "R16C8_Q4;;1;R16C8_S24;R16C8_Q4_S240;1;R18C8_S24;R18C8_S242_S240;1;R20C8_S25;R20C8_S242_S250;1;R22C8_S25;R22C8_S252_S250;1;R24C8_S20;R24C8_S252_S200;1;R26C8_S20;R26C8_S202_S200;1;R28C8_S20;R28C8_S202_S200;1;R29C8_D1;R29C8_S201_D1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:27.7-27.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884899 ] ,
          "attributes": {
            "ROUTING": "R15C3_F0;;1;R15C3_I0MUX0;R15C3_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sclk": {
          "hide_name": 0,
          "bits": [ 3883812 ] ,
          "attributes": {
            "ROUTING": "R17C11_Q2;;1;R17C11_S22;R17C11_Q2_S220;1;R19C11_S23;R19C11_S222_S230;1;R21C11_S23;R21C11_S232_S230;1;R23C11_S26;R23C11_S232_S260;1;R25C11_S27;R25C11_S262_S270;1;R27C11_S27;R27C11_S272_S270;1;R29C11_A0;R29C11_S272_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:26.7-26.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884900 ] ,
          "attributes": {
            "ROUTING": "R15C3_F1;;1;R15C3_I1MUX0;R15C3_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 3883810 ] ,
          "attributes": {
            "ROUTING": "R14C8_Q2;;1;R14C8_SN20;R14C8_Q2_SN20;1;R15C8_S26;R15C8_S121_S260;1;R17C8_S27;R17C8_S262_S270;1;R19C8_S22;R19C8_S272_S220;1;R21C8_S23;R21C8_S222_S230;1;R23C8_S26;R23C8_S232_S260;1;R25C8_S26;R25C8_S262_S260;1;R27C8_S27;R27C8_S262_S270;1;R29C8_A0;R29C8_S272_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:28.7-28.12"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884905 ] ,
          "attributes": {
            "ROUTING": "R14C5_F6;;1;R14C5_I0MUX6;R14C5_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884906 ] ,
          "attributes": {
            "ROUTING": "R14C5_F7;;1;R14C5_I1MUX6;R14C5_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dc": {
          "hide_name": 0,
          "bits": [ 3883806 ] ,
          "attributes": {
            "ROUTING": "R17C17_Q1;;1;R17C17_S21;R17C17_Q1_S210;1;R19C17_E21;R19C17_S212_E210;1;R19C19_E24;R19C19_E212_E240;1;R19C21_E24;R19C21_E242_E240;1;R19C23_S24;R19C23_E242_S240;1;R21C23_S25;R21C23_S242_S250;1;R23C23_E25;R23C23_S252_E250;1;R23C25_S25;R23C25_E252_S250;1;R25C25_S25;R25C25_S252_S250;1;R27C25_S25;R27C25_S252_S250;1;R29C25_E25;R29C25_S252_E250;1;R29C27_E25;R29C27_E252_E250;1;R29C29_E25;R29C29_E252_E250;1;R29C31_E25;R29C31_E252_E250;1;R29C33_A0;R29C33_E252_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:25.7-25.9"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883800 ] ,
          "attributes": {
            "ROUTING": "R13C13_F3;;1;R13C13_I1MUX2;R13C13_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883796 ] ,
          "attributes": {
            "ROUTING": "R11C9_F1;;1;R11C9_I1MUX0;R11C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883795 ] ,
          "attributes": {
            "ROUTING": "R11C9_F0;;1;R11C9_I0MUX0;R11C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883791 ] ,
          "attributes": {
            "ROUTING": "R11C9_F3;;1;R11C9_I1MUX2;R11C9_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883790 ] ,
          "attributes": {
            "ROUTING": "R11C9_F2;;1;R11C9_I0MUX2;R11C9_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883788 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF0;;1;R11C9_I1MUX1;R11C9_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883787 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF2;;1;R11C9_I0MUX1;R11C9_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 3883784 ] ,
          "attributes": {
            "ROUTING": "R11C14_S26;R11C14_E121_S260;1;R12C14_E26;R12C14_S261_E260;1;R12C16_C7;R12C16_E262_C7;1;R11C12_C7;R11C12_W101_C7;1;R11C11_D0;R11C11_W221_D0;1;R11C13_W10;R11C13_F2_W100;1;R11C12_S26;R11C12_W121_S260;1;R12C12_C0;R12C12_S261_C0;1;R11C13_EW20;R11C13_F2_EW20;1;R11C12_W22;R11C12_W121_W220;1;R11C11_D1;R11C11_W221_D1;1;R11C13_F2;;1;R11C13_D4;R11C13_F2_D4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_I2[4]": {
          "hide_name": 0,
          "bits": [ 3883782 ] ,
          "attributes": {
            "ROUTING": "R11C10_OF1;;1;R11C10_E21;R11C10_OF1_E210;1;R11C11_X06;R11C11_E211_X06;1;R11C11_SEL0;R11C11_X06_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883781 ] ,
          "attributes": {
            "ROUTING": "R11C11_F1;;1;R11C11_I1MUX0;R11C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883780 ] ,
          "attributes": {
            "ROUTING": "R11C11_F0;;1;R11C11_I0MUX0;R11C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3883778 ] ,
          "attributes": {
            "ROUTING": "R11C11_OF0;;1;R11C11_E10;R11C11_OF0_E100;1;R11C12_N24;R11C12_E101_N240;1;R10C12_W24;R10C12_N241_W240;1;R10C11_S24;R10C11_W241_S240;1;R11C11_X03;R11C11_S241_X03;1;R11C11_D2;R11C11_X03_D2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3883777 ] ,
          "attributes": {
            "ROUTING": "R11C9_OF1;;1;R11C9_E21;R11C9_OF1_E210;1;R11C11_B2;R11C11_E212_B2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3883775 ] ,
          "attributes": {
            "ROUTING": "R7C12_C2;R7C12_N230_C2;1;R7C12_N23;R7C12_W131_N230;1;R7C12_C3;R7C12_N230_C3;1;R7C13_F3;;1;R7C13_W13;R7C13_F3_W130;1;R7C13_D2;R7C13_W130_D2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3883774 ] ,
          "attributes": {
            "ROUTING": "R7C12_B2;R7C12_X04_B2;1;R7C12_X04;R7C12_F7_X04;1;R7C12_B3;R7C12_X04_B3;1;R7C12_F7;;1;R7C12_EW20;R7C12_F7_EW20;1;R7C13_C2;R7C13_E121_C2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883770 ] ,
          "attributes": {
            "ROUTING": "R9C14_F1;;1;R9C14_I1MUX0;R9C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883769 ] ,
          "attributes": {
            "ROUTING": "R9C14_F0;;1;R9C14_I0MUX0;R9C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883765 ] ,
          "attributes": {
            "ROUTING": "R9C14_F3;;1;R9C14_I1MUX2;R9C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883764 ] ,
          "attributes": {
            "ROUTING": "R9C14_F2;;1;R9C14_I0MUX2;R9C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883762 ] ,
          "attributes": {
            "ROUTING": "R9C14_OF0;;1;R9C14_I1MUX1;R9C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883761 ] ,
          "attributes": {
            "ROUTING": "R9C14_OF2;;1;R9C14_I0MUX1;R9C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883757 ] ,
          "attributes": {
            "ROUTING": "R9C14_F5;;1;R9C14_I1MUX4;R9C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883756 ] ,
          "attributes": {
            "ROUTING": "R9C14_F4;;1;R9C14_I0MUX4;R9C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883752 ] ,
          "attributes": {
            "ROUTING": "R9C14_F7;;1;R9C14_I1MUX6;R9C14_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883751 ] ,
          "attributes": {
            "ROUTING": "R9C14_F6;;1;R9C14_I0MUX6;R9C14_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883749 ] ,
          "attributes": {
            "ROUTING": "R9C14_OF4;;1;R9C14_I1MUX5;R9C14_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883748 ] ,
          "attributes": {
            "ROUTING": "R9C14_OF6;;1;R9C14_I0MUX5;R9C14_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883746 ] ,
          "attributes": {
            "ROUTING": "R9C14_OF1;;1;R9C14_I1MUX3;R9C14_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883745 ] ,
          "attributes": {
            "ROUTING": "R9C14_OF5;;1;R9C14_I0MUX3;R9C14_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3883743 ] ,
          "attributes": {
            "ROUTING": "R9C14_OF3;;1;R9C14_S23;R9C14_OF3_S230;1;R11C14_S23;R11C14_S232_S230;1;R13C14_W23;R13C14_S232_W230;1;R13C13_B4;R13C13_W231_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I3_1_F": {
          "hide_name": 0,
          "bits": [ 3883740 ] ,
          "attributes": {
            "ROUTING": "R15C16_F0;;1;R15C16_I0MUX0;R15C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3883738 ] ,
          "attributes": {
            "ROUTING": "R15C16_F1;;1;R15C16_I1MUX0;R15C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 3883736 ] ,
          "attributes": {
            "ROUTING": "R15C16_F7;;1;R15C16_X08;R15C16_F7_X08;1;R15C16_SEL0;R15C16_X08_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3883733 ] ,
          "attributes": {
            "ROUTING": "R15C15_C6;R15C15_N130_C6;1;R15C15_F3;;1;R15C15_N13;R15C15_F3_N130;1;R15C15_C7;R15C15_N130_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3883730 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF3;;1;R14C16_N10;R14C16_OF3_N100;1;R14C16_W20;R14C16_N100_W200;1;R14C15_D0;R14C15_W201_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F_LUT4_F_I1_MUX2_LUT8_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3883728 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF7;;1;R14C17_E13;R14C17_OF7_E130;1;R14C17_W26;R14C17_E130_W260;1;R14C15_SEL0;R14C15_W262_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3883727 ] ,
          "attributes": {
            "ROUTING": "R14C15_F1;;1;R14C15_I1MUX0;R14C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3883726 ] ,
          "attributes": {
            "ROUTING": "R14C15_F0;;1;R14C15_I0MUX0;R14C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883724 ] ,
          "attributes": {
            "ROUTING": "R16C15_F5;;1;R16C15_EW20;R16C15_F5_EW20;1;R16C14_N26;R16C14_W121_N260;1;R15C14_E26;R15C14_N261_E260;1;R15C15_SEL6;R15C15_E261_SEL6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883723 ] ,
          "attributes": {
            "ROUTING": "R15C15_F7;;1;R15C15_I1MUX6;R15C15_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883722 ] ,
          "attributes": {
            "ROUTING": "R15C15_F6;;1;R15C15_I0MUX6;R15C15_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883718 ] ,
          "attributes": {
            "ROUTING": "R7C14_F1;;1;R7C14_I1MUX0;R7C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883717 ] ,
          "attributes": {
            "ROUTING": "R7C14_F0;;1;R7C14_I0MUX0;R7C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883713 ] ,
          "attributes": {
            "ROUTING": "R7C14_F3;;1;R7C14_I1MUX2;R7C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883712 ] ,
          "attributes": {
            "ROUTING": "R7C14_F2;;1;R7C14_I0MUX2;R7C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883710 ] ,
          "attributes": {
            "ROUTING": "R7C14_OF0;;1;R7C14_I1MUX1;R7C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883709 ] ,
          "attributes": {
            "ROUTING": "R7C14_OF2;;1;R7C14_I0MUX1;R7C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883705 ] ,
          "attributes": {
            "ROUTING": "R7C14_F5;;1;R7C14_I1MUX4;R7C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883704 ] ,
          "attributes": {
            "ROUTING": "R7C14_F4;;1;R7C14_I0MUX4;R7C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883700 ] ,
          "attributes": {
            "ROUTING": "R7C14_F7;;1;R7C14_I1MUX6;R7C14_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883699 ] ,
          "attributes": {
            "ROUTING": "R7C14_F6;;1;R7C14_I0MUX6;R7C14_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883697 ] ,
          "attributes": {
            "ROUTING": "R7C14_OF4;;1;R7C14_I1MUX5;R7C14_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883696 ] ,
          "attributes": {
            "ROUTING": "R7C14_OF6;;1;R7C14_I0MUX5;R7C14_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883694 ] ,
          "attributes": {
            "ROUTING": "R7C14_OF1;;1;R7C14_I1MUX3;R7C14_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883693 ] ,
          "attributes": {
            "ROUTING": "R7C14_OF5;;1;R7C14_I0MUX3;R7C14_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883689 ] ,
          "attributes": {
            "ROUTING": "R7C15_F1;;1;R7C15_I1MUX0;R7C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883688 ] ,
          "attributes": {
            "ROUTING": "R7C15_F0;;1;R7C15_I0MUX0;R7C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883684 ] ,
          "attributes": {
            "ROUTING": "R7C15_F3;;1;R7C15_I1MUX2;R7C15_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883683 ] ,
          "attributes": {
            "ROUTING": "R7C15_F2;;1;R7C15_I0MUX2;R7C15_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883681 ] ,
          "attributes": {
            "ROUTING": "R7C15_OF0;;1;R7C15_I1MUX1;R7C15_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883680 ] ,
          "attributes": {
            "ROUTING": "R7C15_OF2;;1;R7C15_I0MUX1;R7C15_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883676 ] ,
          "attributes": {
            "ROUTING": "R7C15_F5;;1;R7C15_I1MUX4;R7C15_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883675 ] ,
          "attributes": {
            "ROUTING": "R7C15_F4;;1;R7C15_I0MUX4;R7C15_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883671 ] ,
          "attributes": {
            "ROUTING": "R7C15_F7;;1;R7C15_I1MUX6;R7C15_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883670 ] ,
          "attributes": {
            "ROUTING": "R7C15_F6;;1;R7C15_I0MUX6;R7C15_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883668 ] ,
          "attributes": {
            "ROUTING": "R7C15_OF4;;1;R7C15_I1MUX5;R7C15_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883667 ] ,
          "attributes": {
            "ROUTING": "R7C15_OF6;;1;R7C15_I0MUX5;R7C15_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883665 ] ,
          "attributes": {
            "ROUTING": "R7C15_OF1;;1;R7C15_I1MUX3;R7C15_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883664 ] ,
          "attributes": {
            "ROUTING": "R7C15_OF5;;1;R7C15_I0MUX3;R7C15_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3883662 ] ,
          "attributes": {
            "ROUTING": "R7C14_OF3;;1;R7C14_I1MUX7;R7C14_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3883661 ] ,
          "attributes": {
            "ROUTING": "R7C15_OF3;;1;R7C14_I0MUX7;R7C14_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883657 ] ,
          "attributes": {
            "ROUTING": "R11C17_F1;;1;R11C17_I1MUX0;R11C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883656 ] ,
          "attributes": {
            "ROUTING": "R11C17_F0;;1;R11C17_I0MUX0;R11C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883652 ] ,
          "attributes": {
            "ROUTING": "R11C17_F3;;1;R11C17_I1MUX2;R11C17_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883651 ] ,
          "attributes": {
            "ROUTING": "R11C17_F2;;1;R11C17_I0MUX2;R11C17_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883649 ] ,
          "attributes": {
            "ROUTING": "R11C17_OF0;;1;R11C17_I1MUX1;R11C17_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883648 ] ,
          "attributes": {
            "ROUTING": "R11C17_OF2;;1;R11C17_I0MUX1;R11C17_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883644 ] ,
          "attributes": {
            "ROUTING": "R11C17_F5;;1;R11C17_I1MUX4;R11C17_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883643 ] ,
          "attributes": {
            "ROUTING": "R11C17_F4;;1;R11C17_I0MUX4;R11C17_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883639 ] ,
          "attributes": {
            "ROUTING": "R11C17_F7;;1;R11C17_I1MUX6;R11C17_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883638 ] ,
          "attributes": {
            "ROUTING": "R11C17_F6;;1;R11C17_I0MUX6;R11C17_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883636 ] ,
          "attributes": {
            "ROUTING": "R11C17_OF4;;1;R11C17_I1MUX5;R11C17_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883635 ] ,
          "attributes": {
            "ROUTING": "R11C17_OF6;;1;R11C17_I0MUX5;R11C17_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883633 ] ,
          "attributes": {
            "ROUTING": "R11C17_OF1;;1;R11C17_I1MUX3;R11C17_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883632 ] ,
          "attributes": {
            "ROUTING": "R11C17_OF5;;1;R11C17_I0MUX3;R11C17_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3883629 ] ,
          "attributes": {
            "ROUTING": "R12C15_F3;;1;R12C15_N23;R12C15_F3_N230;1;R12C15_C2;R12C15_N230_C2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3883627 ] ,
          "attributes": {
            "ROUTING": "R7C14_OF7;;1;R7C14_SN20;R7C14_OF7_SN20;1;R8C14_S22;R8C14_S121_S220;1;R10C14_S22;R10C14_S222_S220;1;R12C14_E22;R12C14_S222_E220;1;R12C15_D6;R12C15_E221_D6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3883626 ] ,
          "attributes": {
            "ROUTING": "R11C17_OF3;;1;R11C17_S10;R11C17_OF3_S100;1;R12C17_W24;R12C17_S101_W240;1;R12C15_C6;R12C15_W242_C6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3883624 ] ,
          "attributes": {
            "ROUTING": "R15C15_OF6;;1;R15C15_N26;R15C15_OF6_N260;1;R14C15_X03;R14C15_N261_X03;1;R14C15_D3;R14C15_X03_D3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3883623 ] ,
          "attributes": {
            "ROUTING": "R12C15_F2;;1;R12C15_S22;R12C15_F2_S220;1;R14C15_W22;R14C15_S222_W220;1;R14C15_C3;R14C15_W220_C3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3883622 ] ,
          "attributes": {
            "ROUTING": "R12C15_F6;;1;R12C15_SN10;R12C15_F6_SN10;1;R13C15_S21;R13C15_S111_S210;1;R14C15_B3;R14C15_S211_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3883621 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF0;;1;R14C15_E20;R14C15_OF0_E200;1;R14C15_A3;R14C15_E200_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883617 ] ,
          "attributes": {
            "ROUTING": "R14C12_F1;;1;R14C12_I1MUX0;R14C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883616 ] ,
          "attributes": {
            "ROUTING": "R14C12_F0;;1;R14C12_I0MUX0;R14C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883612 ] ,
          "attributes": {
            "ROUTING": "R14C12_F3;;1;R14C12_I1MUX2;R14C12_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883611 ] ,
          "attributes": {
            "ROUTING": "R14C12_F2;;1;R14C12_I0MUX2;R14C12_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 3883609 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF1;;1;R11C12_SN10;R11C12_OF1_SN10;1;R12C12_S25;R12C12_S111_S250;1;R14C12_X04;R14C12_S252_X04;1;R14C12_SEL1;R14C12_X04_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883608 ] ,
          "attributes": {
            "ROUTING": "R14C12_OF0;;1;R14C12_I1MUX1;R14C12_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_7_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883607 ] ,
          "attributes": {
            "ROUTING": "R14C12_OF2;;1;R14C12_I0MUX1;R14C12_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend[0]": {
          "hide_name": 0,
          "bits": [ 3883605 ] ,
          "attributes": {
            "ROUTING": "R14C12_Q5;;1;R14C12_S13;R14C12_Q5_S130;1;R15C12_C4;R15C12_S131_C4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:31.13-31.23"
          }
        },
        "dataToSend_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3883604 ] ,
          "attributes": {
            "ROUTING": "R14C12_OF1;;1;R14C12_E10;R14C12_OF1_E100;1;R14C12_A5;R14C12_E100_A5;1"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3883599 ] ,
          "attributes": {
            "ROUTING": "R15C16_D1;R15C16_N201_D1;1;R16C16_D0;R16C16_E101_D0;1;R16C15_E10;R16C15_F4_E100;1;R16C16_N20;R16C16_E101_N200;1;R16C16_D1;R16C16_E101_D1;1;R15C16_D0;R15C16_N201_D0;1;R15C15_D7;R15C15_N131_D7;1;R16C15_F4;;1;R16C15_N13;R16C15_F4_N130;1;R15C15_D6;R15C15_N131_D6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883596 ] ,
          "attributes": {
            "ROUTING": "R16C16_F3;;1;R16C16_X06;R16C16_F3_X06;1;R16C16_SEL0;R16C16_X06_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883595 ] ,
          "attributes": {
            "ROUTING": "R16C16_F1;;1;R16C16_I1MUX0;R16C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883594 ] ,
          "attributes": {
            "ROUTING": "R16C16_F0;;1;R16C16_I0MUX0;R16C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883590 ] ,
          "attributes": {
            "ROUTING": "R13C12_F3;;1;R13C12_I1MUX2;R13C12_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883589 ] ,
          "attributes": {
            "ROUTING": "R13C12_F2;;1;R13C12_I0MUX2;R13C12_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883585 ] ,
          "attributes": {
            "ROUTING": "R7C13_F1;;1;R7C13_I1MUX0;R7C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883584 ] ,
          "attributes": {
            "ROUTING": "R7C13_F0;;1;R7C13_I0MUX0;R7C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3883581 ] ,
          "attributes": {
            "ROUTING": "R7C13_OF0;;1;R7C13_E10;R7C13_OF0_E100;1;R7C14_N24;R7C14_E101_N240;1;R6C14_W24;R6C14_N241_W240;1;R6C13_S24;R6C13_W241_S240;1;R7C13_D6;R7C13_S241_D6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3883580 ] ,
          "attributes": {
            "ROUTING": "R7C13_N13;R7C13_F7_N130;1;R7C13_C6;R7C13_N130_C6;1;R7C13_F7;;1;R7C13_S13;R7C13_F7_S130;1;R7C13_B2;R7C13_S130_B2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883576 ] ,
          "attributes": {
            "ROUTING": "R14C10_F1;;1;R14C10_I1MUX0;R14C10_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883575 ] ,
          "attributes": {
            "ROUTING": "R14C10_F0;;1;R14C10_I0MUX0;R14C10_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883571 ] ,
          "attributes": {
            "ROUTING": "R14C10_F3;;1;R14C10_I1MUX2;R14C10_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883570 ] ,
          "attributes": {
            "ROUTING": "R14C10_F2;;1;R14C10_I0MUX2;R14C10_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883568 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF0;;1;R14C10_I1MUX1;R14C10_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883567 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF2;;1;R14C10_I0MUX1;R14C10_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883563 ] ,
          "attributes": {
            "ROUTING": "R13C11_F1;;1;R13C11_I1MUX0;R13C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883562 ] ,
          "attributes": {
            "ROUTING": "R13C11_F0;;1;R13C11_I0MUX0;R13C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3883559 ] ,
          "attributes": {
            "ROUTING": "R14C11_D1;R14C11_S201_D1;1;R13C11_OF0;;1;R13C11_S20;R13C11_OF0_S200;1;R14C11_D0;R14C11_S201_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883554 ] ,
          "attributes": {
            "ROUTING": "R15C15_F2;;1;R15C15_X05;R15C15_F2_X05;1;R15C15_SEL0;R15C15_X05_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3883553 ] ,
          "attributes": {
            "ROUTING": "R15C13_W20;R15C13_W202_W200;1;R15C12_N20;R15C12_W201_N200;1;R14C12_D1;R14C12_N201_D1;1;R14C12_A3;R14C12_X02_A3;1;R15C15_OF0;;1;R15C15_W20;R15C15_OF0_W200;1;R15C13_W21;R15C13_W202_W210;1;R15C12_N21;R15C12_W211_N210;1;R14C12_X02;R14C12_N211_X02;1;R14C12_A2;R14C12_X02_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3883552 ] ,
          "attributes": {
            "ROUTING": "R15C15_F1;;1;R15C15_I1MUX0;R15C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3883551 ] ,
          "attributes": {
            "ROUTING": "R15C15_F0;;1;R15C15_I0MUX0;R15C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883547 ] ,
          "attributes": {
            "ROUTING": "R11C12_F5;;1;R11C12_I1MUX4;R11C12_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883546 ] ,
          "attributes": {
            "ROUTING": "R11C12_F4;;1;R11C12_I0MUX4;R11C12_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3883542 ] ,
          "attributes": {
            "ROUTING": "R11C12_W26;R11C12_N121_W260;1;R11C11_C2;R11C11_W261_C2;1;R12C12_F2;;1;R12C12_SN20;R12C12_F2_SN20;1;R13C12_D0;R13C12_S121_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3883540 ] ,
          "attributes": {
            "ROUTING": "R11C12_OF4;;1;R11C12_S24;R11C12_OF4_S240;1;R13C12_C0;R13C12_S242_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3883538 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF0;;1;R13C12_S20;R13C12_OF0_S200;1;R14C12_X01;R14C12_S201_X01;1;R14C12_C1;R14C12_X01_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3883537 ] ,
          "attributes": {
            "ROUTING": "R13C12_F1;;1;R13C12_I1MUX0;R13C12_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3883536 ] ,
          "attributes": {
            "ROUTING": "R13C12_F0;;1;R13C12_I0MUX0;R13C12_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883534 ] ,
          "attributes": {
            "ROUTING": "R14C10_OF1;;1;R14C10_E21;R14C10_OF1_E210;1;R14C11_X06;R14C11_E211_X06;1;R14C11_SEL0;R14C11_X06_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3883533 ] ,
          "attributes": {
            "ROUTING": "R14C11_OF0;;1;R14C11_E10;R14C11_OF0_E100;1;R14C12_N20;R14C12_E101_N200;1;R14C12_A1;R14C12_N200_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883532 ] ,
          "attributes": {
            "ROUTING": "R14C11_F1;;1;R14C11_I1MUX0;R14C11_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883531 ] ,
          "attributes": {
            "ROUTING": "R14C11_F0;;1;R14C11_I0MUX0;R14C11_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883527 ] ,
          "attributes": {
            "ROUTING": "R9C16_F1;;1;R9C16_I1MUX0;R9C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883526 ] ,
          "attributes": {
            "ROUTING": "R9C16_F0;;1;R9C16_I0MUX0;R9C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883522 ] ,
          "attributes": {
            "ROUTING": "R9C16_F3;;1;R9C16_I1MUX2;R9C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883521 ] ,
          "attributes": {
            "ROUTING": "R9C16_F2;;1;R9C16_I0MUX2;R9C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883519 ] ,
          "attributes": {
            "ROUTING": "R9C16_OF0;;1;R9C16_I1MUX1;R9C16_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883518 ] ,
          "attributes": {
            "ROUTING": "R9C16_OF2;;1;R9C16_I0MUX1;R9C16_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883514 ] ,
          "attributes": {
            "ROUTING": "R9C16_F5;;1;R9C16_I1MUX4;R9C16_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883513 ] ,
          "attributes": {
            "ROUTING": "R9C16_F4;;1;R9C16_I0MUX4;R9C16_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883509 ] ,
          "attributes": {
            "ROUTING": "R9C16_F7;;1;R9C16_I1MUX6;R9C16_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883508 ] ,
          "attributes": {
            "ROUTING": "R9C16_F6;;1;R9C16_I0MUX6;R9C16_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883506 ] ,
          "attributes": {
            "ROUTING": "R9C16_OF4;;1;R9C16_I1MUX5;R9C16_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883505 ] ,
          "attributes": {
            "ROUTING": "R9C16_OF6;;1;R9C16_I0MUX5;R9C16_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883503 ] ,
          "attributes": {
            "ROUTING": "R9C16_OF1;;1;R9C16_I1MUX3;R9C16_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883502 ] ,
          "attributes": {
            "ROUTING": "R9C16_OF5;;1;R9C16_I0MUX3;R9C16_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883498 ] ,
          "attributes": {
            "ROUTING": "R9C17_F1;;1;R9C17_I1MUX0;R9C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883497 ] ,
          "attributes": {
            "ROUTING": "R9C17_F0;;1;R9C17_I0MUX0;R9C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883493 ] ,
          "attributes": {
            "ROUTING": "R9C17_F3;;1;R9C17_I1MUX2;R9C17_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883492 ] ,
          "attributes": {
            "ROUTING": "R9C17_F2;;1;R9C17_I0MUX2;R9C17_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883490 ] ,
          "attributes": {
            "ROUTING": "R9C17_OF0;;1;R9C17_I1MUX1;R9C17_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883489 ] ,
          "attributes": {
            "ROUTING": "R9C17_OF2;;1;R9C17_I0MUX1;R9C17_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883485 ] ,
          "attributes": {
            "ROUTING": "R9C17_F5;;1;R9C17_I1MUX4;R9C17_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883484 ] ,
          "attributes": {
            "ROUTING": "R9C17_F4;;1;R9C17_I0MUX4;R9C17_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883480 ] ,
          "attributes": {
            "ROUTING": "R9C17_F7;;1;R9C17_I1MUX6;R9C17_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883479 ] ,
          "attributes": {
            "ROUTING": "R9C17_F6;;1;R9C17_I0MUX6;R9C17_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883477 ] ,
          "attributes": {
            "ROUTING": "R9C17_OF4;;1;R9C17_I1MUX5;R9C17_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883476 ] ,
          "attributes": {
            "ROUTING": "R9C17_OF6;;1;R9C17_I0MUX5;R9C17_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883474 ] ,
          "attributes": {
            "ROUTING": "R9C17_OF1;;1;R9C17_I1MUX3;R9C17_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883473 ] ,
          "attributes": {
            "ROUTING": "R9C17_OF5;;1;R9C17_I0MUX3;R9C17_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3883471 ] ,
          "attributes": {
            "ROUTING": "R9C16_OF3;;1;R9C16_I1MUX7;R9C16_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3883470 ] ,
          "attributes": {
            "ROUTING": "R9C17_OF3;;1;R9C16_I0MUX7;R9C16_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3883468 ] ,
          "attributes": {
            "ROUTING": "R9C16_OF7;;1;R9C16_W13;R9C16_OF7_W130;1;R9C15_W23;R9C15_W131_W230;1;R9C13_B4;R9C13_W232_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3883467 ] ,
          "attributes": {
            "ROUTING": "R9C13_F4;;1;R9C13_SN20;R9C13_F4_SN20;1;R10C13_S26;R10C13_S121_S260;1;R12C13_S26;R12C13_S262_S260;1;R14C13_W26;R14C13_S262_W260;1;R14C12_X07;R14C12_W261_X07;1;R14C12_B1;R14C12_X07_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3883465 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF2;;1;R13C12_N10;R13C12_OF2_N100;1;R12C12_W24;R12C12_N101_W240;1;R12C11_S24;R12C11_W241_S240;1;R13C11_E24;R13C11_S241_E240;1;R13C12_X03;R13C12_E241_X03;1;R13C12_B5;R13C12_X03_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3883464 ] ,
          "attributes": {
            "ROUTING": "R14C12_SEL2;R14C12_X05_SEL2;1;R13C12_F5;;1;R13C12_E13;R13C12_F5_E130;1;R13C12_S26;R13C12_E130_S260;1;R14C12_X05;R14C12_S261_X05;1;R14C12_SEL0;R14C12_X05_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883460 ] ,
          "attributes": {
            "ROUTING": "R11C15_F1;;1;R11C15_I1MUX0;R11C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883459 ] ,
          "attributes": {
            "ROUTING": "R11C15_F0;;1;R11C15_I0MUX0;R11C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883455 ] ,
          "attributes": {
            "ROUTING": "R11C15_F3;;1;R11C15_I1MUX2;R11C15_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883454 ] ,
          "attributes": {
            "ROUTING": "R11C15_F2;;1;R11C15_I0MUX2;R11C15_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883452 ] ,
          "attributes": {
            "ROUTING": "R11C15_OF0;;1;R11C15_I1MUX1;R11C15_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883451 ] ,
          "attributes": {
            "ROUTING": "R11C15_OF2;;1;R11C15_I0MUX1;R11C15_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883447 ] ,
          "attributes": {
            "ROUTING": "R11C15_F5;;1;R11C15_I1MUX4;R11C15_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883446 ] ,
          "attributes": {
            "ROUTING": "R11C15_F4;;1;R11C15_I0MUX4;R11C15_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883442 ] ,
          "attributes": {
            "ROUTING": "R11C15_F7;;1;R11C15_I1MUX6;R11C15_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883441 ] ,
          "attributes": {
            "ROUTING": "R11C15_F6;;1;R11C15_I0MUX6;R11C15_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883439 ] ,
          "attributes": {
            "ROUTING": "R11C15_OF4;;1;R11C15_I1MUX5;R11C15_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883438 ] ,
          "attributes": {
            "ROUTING": "R11C15_OF6;;1;R11C15_I0MUX5;R11C15_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883436 ] ,
          "attributes": {
            "ROUTING": "R11C15_OF1;;1;R11C15_I1MUX3;R11C15_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883435 ] ,
          "attributes": {
            "ROUTING": "R11C15_OF5;;1;R11C15_I0MUX3;R11C15_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883431 ] ,
          "attributes": {
            "ROUTING": "R11C16_F1;;1;R11C16_I1MUX0;R11C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883430 ] ,
          "attributes": {
            "ROUTING": "R11C16_F0;;1;R11C16_I0MUX0;R11C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883426 ] ,
          "attributes": {
            "ROUTING": "R11C16_F3;;1;R11C16_I1MUX2;R11C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883425 ] ,
          "attributes": {
            "ROUTING": "R11C16_F2;;1;R11C16_I0MUX2;R11C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883423 ] ,
          "attributes": {
            "ROUTING": "R11C16_OF0;;1;R11C16_I1MUX1;R11C16_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883422 ] ,
          "attributes": {
            "ROUTING": "R11C16_OF2;;1;R11C16_I0MUX1;R11C16_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883418 ] ,
          "attributes": {
            "ROUTING": "R11C16_F5;;1;R11C16_I1MUX4;R11C16_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883417 ] ,
          "attributes": {
            "ROUTING": "R11C16_F4;;1;R11C16_I0MUX4;R11C16_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883413 ] ,
          "attributes": {
            "ROUTING": "R11C16_F7;;1;R11C16_I1MUX6;R11C16_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883412 ] ,
          "attributes": {
            "ROUTING": "R11C16_F6;;1;R11C16_I0MUX6;R11C16_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883410 ] ,
          "attributes": {
            "ROUTING": "R11C16_OF4;;1;R11C16_I1MUX5;R11C16_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883409 ] ,
          "attributes": {
            "ROUTING": "R11C16_OF6;;1;R11C16_I0MUX5;R11C16_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883407 ] ,
          "attributes": {
            "ROUTING": "R11C16_OF1;;1;R11C16_I1MUX3;R11C16_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883406 ] ,
          "attributes": {
            "ROUTING": "R11C16_OF5;;1;R11C16_I0MUX3;R11C16_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883402 ] ,
          "attributes": {
            "ROUTING": "R7C16_F1;;1;R7C16_I1MUX0;R7C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883401 ] ,
          "attributes": {
            "ROUTING": "R7C16_F0;;1;R7C16_I0MUX0;R7C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883397 ] ,
          "attributes": {
            "ROUTING": "R7C16_F3;;1;R7C16_I1MUX2;R7C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883396 ] ,
          "attributes": {
            "ROUTING": "R7C16_F2;;1;R7C16_I0MUX2;R7C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883394 ] ,
          "attributes": {
            "ROUTING": "R7C16_OF0;;1;R7C16_I1MUX1;R7C16_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883393 ] ,
          "attributes": {
            "ROUTING": "R7C16_OF2;;1;R7C16_I0MUX1;R7C16_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883389 ] ,
          "attributes": {
            "ROUTING": "R7C16_F5;;1;R7C16_I1MUX4;R7C16_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883388 ] ,
          "attributes": {
            "ROUTING": "R7C16_F4;;1;R7C16_I0MUX4;R7C16_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883384 ] ,
          "attributes": {
            "ROUTING": "R7C16_F7;;1;R7C16_I1MUX6;R7C16_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883383 ] ,
          "attributes": {
            "ROUTING": "R7C16_F6;;1;R7C16_I0MUX6;R7C16_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883381 ] ,
          "attributes": {
            "ROUTING": "R7C16_OF4;;1;R7C16_I1MUX5;R7C16_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883380 ] ,
          "attributes": {
            "ROUTING": "R7C16_OF6;;1;R7C16_I0MUX5;R7C16_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883378 ] ,
          "attributes": {
            "ROUTING": "R7C16_OF1;;1;R7C16_I1MUX3;R7C16_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883377 ] ,
          "attributes": {
            "ROUTING": "R7C16_OF5;;1;R7C16_I0MUX3;R7C16_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883373 ] ,
          "attributes": {
            "ROUTING": "R7C17_F1;;1;R7C17_I1MUX0;R7C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883372 ] ,
          "attributes": {
            "ROUTING": "R7C17_F0;;1;R7C17_I0MUX0;R7C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883368 ] ,
          "attributes": {
            "ROUTING": "R7C17_F3;;1;R7C17_I1MUX2;R7C17_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883367 ] ,
          "attributes": {
            "ROUTING": "R7C17_F2;;1;R7C17_I0MUX2;R7C17_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883365 ] ,
          "attributes": {
            "ROUTING": "R7C17_OF0;;1;R7C17_I1MUX1;R7C17_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883364 ] ,
          "attributes": {
            "ROUTING": "R7C17_OF2;;1;R7C17_I0MUX1;R7C17_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883360 ] ,
          "attributes": {
            "ROUTING": "R7C17_F5;;1;R7C17_I1MUX4;R7C17_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883359 ] ,
          "attributes": {
            "ROUTING": "R7C17_F4;;1;R7C17_I0MUX4;R7C17_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883355 ] ,
          "attributes": {
            "ROUTING": "R7C17_F7;;1;R7C17_I1MUX6;R7C17_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883354 ] ,
          "attributes": {
            "ROUTING": "R7C17_F6;;1;R7C17_I0MUX6;R7C17_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883352 ] ,
          "attributes": {
            "ROUTING": "R7C17_OF4;;1;R7C17_I1MUX5;R7C17_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883351 ] ,
          "attributes": {
            "ROUTING": "R7C17_OF6;;1;R7C17_I0MUX5;R7C17_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883349 ] ,
          "attributes": {
            "ROUTING": "R7C17_OF1;;1;R7C17_I1MUX3;R7C17_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883348 ] ,
          "attributes": {
            "ROUTING": "R7C17_OF5;;1;R7C17_I0MUX3;R7C17_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3883345 ] ,
          "attributes": {
            "ROUTING": "R7C12_A2;R7C12_N272_A2;1;R7C12_A0;R7C12_N272_A0;1;R8C13_N23;R8C13_N131_N230;1;R7C13_E23;R7C13_N231_E230;1;R7C15_E26;R7C15_E232_E260;1;R7C16_X03;R7C16_E261_X03;1;R7C16_SEL7;R7C16_X03_SEL7;1;R7C12_A1;R7C12_N272_A1;1;R9C12_N27;R9C12_W271_N270;1;R7C12_A3;R7C12_N272_A3;1;R9C13_W27;R9C13_F7_W270;1;R9C11_S27;R9C11_W272_S270;1;R11C11_A2;R11C11_S272_A2;1;R9C13_F7;;1;R9C13_N13;R9C13_F7_N130;1;R8C13_W23;R8C13_N131_W230;1;R8C12_B0;R8C12_W231_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3883343 ] ,
          "attributes": {
            "ROUTING": "R7C16_OF3;;1;R7C16_I1MUX7;R7C16_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3883342 ] ,
          "attributes": {
            "ROUTING": "R7C17_OF3;;1;R7C16_I0MUX7;R7C16_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3883340 ] ,
          "attributes": {
            "ROUTING": "R11C15_OF3;;1;R11C15_I1MUX7;R11C15_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3883339 ] ,
          "attributes": {
            "ROUTING": "R11C16_OF3;;1;R11C15_I0MUX7;R11C15_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883332 ] ,
          "attributes": {
            "ROUTING": "R13C13_F1;;1;R13C13_I1MUX0;R13C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883331 ] ,
          "attributes": {
            "ROUTING": "R13C13_F0;;1;R13C13_I0MUX0;R13C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3883329 ] ,
          "attributes": {
            "ROUTING": "R13C13_OF0;;1;R13C13_E10;R13C13_OF0_E100;1;R13C14_S20;R13C14_E101_S200;1;R14C14_W20;R14C14_S201_W200;1;R14C13_N20;R14C13_W201_N200;1;R13C13_D2;R13C13_N201_D2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 3883328 ] ,
          "attributes": {
            "ROUTING": "R13C13_F2;;1;R13C13_I0MUX2;R13C13_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3883325 ] ,
          "attributes": {
            "ROUTING": "R13C13_F5;;1;R13C13_S25;R13C13_F5_S250;1;R13C13_B2;R13C13_S250_B2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3883323 ] ,
          "attributes": {
            "ROUTING": "R6C18_SEL0;R6C18_E262_SEL0;1;R6C18_SEL2;R6C18_E262_SEL2;1;R6C18_SEL4;R6C18_E262_SEL4;1;R6C18_SEL6;R6C18_E262_SEL6;1;R6C17_SEL4;R6C17_E261_SEL4;1;R6C17_SEL6;R6C17_E261_SEL6;1;R6C17_SEL0;R6C17_E261_SEL0;1;R6C16_F6;;1;R6C16_E26;R6C16_F6_E260;1;R6C17_SEL2;R6C17_E261_SEL2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 3883319 ] ,
          "attributes": {
            "ROUTING": "R6C16_E22;R6C16_E100_E220;1;R6C17_X01;R6C17_E221_X01;1;R6C17_SEL3;R6C17_X01_SEL3;1;R6C16_OF0;;1;R6C16_E10;R6C16_OF0_E100;1;R6C17_E24;R6C17_E101_E240;1;R6C18_SEL3;R6C18_E241_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3883318 ] ,
          "attributes": {
            "ROUTING": "R6C16_F1;;1;R6C16_I1MUX0;R6C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3883317 ] ,
          "attributes": {
            "ROUTING": "R6C16_F0;;1;R6C16_I0MUX0;R6C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883313 ] ,
          "attributes": {
            "ROUTING": "R12C18_F1;;1;R12C18_I1MUX0;R12C18_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883312 ] ,
          "attributes": {
            "ROUTING": "R12C18_F0;;1;R12C18_I0MUX0;R12C18_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3883309 ] ,
          "attributes": {
            "ROUTING": "R13C17_C0;R13C17_E261_C0;1;R13C16_D0;R13C16_X03_D0;1;R13C16_X03;R13C16_F6_X03;1;R13C16_D1;R13C16_X03_D1;1;R13C16_F6;;1;R13C16_E26;R13C16_F6_E260;1;R13C17_C1;R13C17_E261_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883306 ] ,
          "attributes": {
            "ROUTING": "R13C17_F4;;1;R13C17_X07;R13C17_F4_X07;1;R13C17_SEL0;R13C17_X07_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 3883305 ] ,
          "attributes": {
            "ROUTING": "R13C17_OF0;;1;R13C17_N20;R13C17_OF0_N200;1;R12C17_X07;R12C17_N201_X07;1;R12C17_SEL0;R12C17_X07_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883304 ] ,
          "attributes": {
            "ROUTING": "R13C17_F1;;1;R13C17_I1MUX0;R13C17_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883303 ] ,
          "attributes": {
            "ROUTING": "R13C17_F0;;1;R13C17_I0MUX0;R13C17_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_I3[3]": {
          "hide_name": 0,
          "bits": [ 3883300 ] ,
          "attributes": {
            "ROUTING": "R12C18_OF0;;1;R12C18_W20;R12C18_OF0_W200;1;R12C17_D7;R12C17_W201_D7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3883299 ] ,
          "attributes": {
            "ROUTING": "R12C17_F7;;1;R12C17_E27;R12C17_F7_E270;1;R12C17_D0;R12C17_E270_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3883295 ] ,
          "attributes": {
            "ROUTING": "R12C12_W21;R12C12_W212_W210;1;R12C11_N21;R12C11_W211_N210;1;R11C11_B3;R11C11_N211_B3;1;R12C15_EW10;R12C15_F1_EW10;1;R8C13_B3;R8C13_N212_B3;1;R12C15_E13;R12C15_F1_E130;1;R11C15_W21;R11C15_N211_W210;1;R12C15_D5;R12C15_N260_D5;1;R11C13_B4;R11C13_W212_B4;1;R12C14_W21;R12C14_W111_W210;1;R12C15_N21;R12C15_F1_N210;1;R10C15_W21;R10C15_N212_W210;1;R10C13_N21;R10C13_W212_N210;1;R8C13_W21;R8C13_N212_W210;1;R8C11_B0;R8C11_W212_B0;1;R12C15_F1;;1;R12C12_B0;R12C12_W212_B0;1;R12C15_N26;R12C15_E130_N260;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3883292 ] ,
          "attributes": {
            "ROUTING": "R13C14_N10;R13C14_F7_N100;1;R13C14_C5;R13C14_N100_C5;1;R14C15_B0;R14C15_E231_B0;1;R13C14_S13;R13C14_F7_S130;1;R14C14_E23;R14C14_S131_E230;1;R12C15_C5;R12C15_N201_C5;1;R13C14_E10;R13C14_F7_E100;1;R11C12_A0;R11C12_N272_A0;1;R13C14_F7;;1;R13C15_N20;R13C15_E101_N200;1;R13C14_W27;R13C14_F7_W270;1;R13C12_N27;R13C12_W272_N270;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3883288 ] ,
          "attributes": {
            "ROUTING": "R12C14_W22;R12C14_N121_W220;1;R12C13_N22;R12C13_W221_N220;1;R11C13_C6;R11C13_N221_C6;1;R13C14_SN20;R13C14_F1_SN20;1;R14C14_W26;R14C14_S121_W260;1;R14C12_N26;R14C12_W262_N260;1;R13C12_E26;R13C12_N261_E260;1;R13C13_SEL0;R13C13_E261_SEL0;1;R13C17_A1;R13C17_X02_A1;1;R13C14_E21;R13C14_F1_E210;1;R13C14_X06;R13C14_F1_X06;1;R13C14_C4;R13C14_X06_C4;1;R13C14_W10;R13C14_F1_W100;1;R13C14_N23;R13C14_W100_N230;1;R13C14_C3;R13C14_N230_C3;1;R13C14_F1;;1;R13C16_E21;R13C16_E212_E210;1;R13C17_X02;R13C17_E211_X02;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I3_LUT2_I0_F_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883286 ] ,
          "attributes": {
            "ROUTING": "R13C14_F3;;1;R13C14_EW20;R13C14_F3_EW20;1;R13C13_W26;R13C13_W121_W260;1;R13C12_SEL0;R13C12_W261_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3883284 ] ,
          "attributes": {
            "ROUTING": "R12C16_F3;;1;R12C16_S10;R12C16_F3_S100;1;R12C16_D4;R12C16_S100_D4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3883279 ] ,
          "attributes": {
            "ROUTING": "R8C13_N10;R8C13_F6_N100;1;R7C13_S80;R7C13_N101_S800;1;R11C13_E23;R11C13_S804_E230;1;R11C13_C4;R11C13_E230_C4;1;R12C16_X04;R12C16_S272_X04;1;R12C16_C1;R12C16_X04_C1;1;R8C15_E27;R8C15_E262_E270;1;R8C16_S27;R8C16_E271_S270;1;R10C16_S27;R10C16_S272_S270;1;R8C13_F6;;1;R8C13_E26;R8C13_F6_E260;1;R8C14_C4;R8C14_E261_C4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3883274 ] ,
          "attributes": {
            "ROUTING": "R12C11_D3;R12C11_S270_D3;1;R12C11_D2;R12C11_S270_D2;1;R12C12_D2;R12C12_X06_D2;1;R11C11_C0;R11C11_W262_C0;1;R7C11_X03;R7C11_W262_X03;1;R12C12_X06;R12C12_S271_X06;1;R7C11_D1;R7C11_X03_D1;1;R11C15_W26;R11C15_S262_W260;1;R11C13_W26;R11C13_W262_W260;1;R11C11_C1;R11C11_W262_C1;1;R9C13_N26;R9C13_W262_N260;1;R7C13_W26;R7C13_N262_W260;1;R7C12_X03;R7C12_W261_X03;1;R7C12_D3;R7C12_X03_D3;1;R11C12_S27;R11C12_W271_S270;1;R11C13_W27;R11C13_W262_W270;1;R12C12_W27;R12C12_S271_W270;1;R12C11_S27;R12C11_W271_S270;1;R9C15_F6;;1;R9C15_W26;R9C15_F6_W260;1;R9C15_S26;R9C15_F6_S260;1;R11C15_S26;R11C15_S262_S260;1;R12C15_C3;R12C15_S261_C3;1;R9C14_N26;R9C14_W261_N260;1;R8C14_D4;R8C14_N261_D4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3883270 ] ,
          "attributes": {
            "ROUTING": "R10C14_W24;R10C14_S241_W240;1;R10C12_W82;R10C12_W242_W820;1;R10C8_S24;R10C8_W824_S240;1;R12C8_E24;R12C8_S242_E240;1;R12C9_SEL3;R12C9_E241_SEL3;1;R13C14_E23;R13C14_S804_E230;1;R13C15_N23;R13C15_E231_N230;1;R12C15_B2;R12C15_N231_B2;1;R8C14_S82;R8C14_F7_S820;1;R12C14_W27;R12C14_S824_W270;1;R12C13_N27;R12C13_W271_N270;1;R8C14_S10;R8C14_F7_S100;1;R9C14_S80;R9C14_S101_S800;1;R9C14_S24;R9C14_S101_S240;1;R11C13_S24;R11C13_W241_S240;1;R11C13_B0;R11C13_S240_B0;1;R11C14_W24;R11C14_S242_W240;1;R11C13_A1;R11C13_N271_A1;1;R8C14_B4;R8C14_W100_B4;1;R8C14_B5;R8C14_W100_B5;1;R8C14_F7;;1;R8C14_W10;R8C14_F7_W100;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3883267 ] ,
          "attributes": {
            "ROUTING": "R12C16_D1;R12C16_F0_D1;1;R12C16_B5;R12C16_W100_B5;1;R12C16_W10;R12C16_F0_W100;1;R12C16_B4;R12C16_W100_B4;1;R12C16_F0;;1;R12C16_EW10;R12C16_F0_EW10;1;R12C15_B7;R12C15_W111_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3883265 ] ,
          "attributes": {
            "ROUTING": "R12C14_N23;R12C14_W131_N230;1;R10C14_N26;R10C14_N232_N260;1;R8C14_X05;R8C14_N262_X05;1;R8C14_SEL4;R8C14_X05_SEL4;1;R12C15_D2;R12C15_W130_D2;1;R12C15_W13;R12C15_F7_W130;1;R14C15_D7;R14C15_S261_D7;1;R12C15_F7;;1;R12C15_SN20;R12C15_F7_SN20;1;R13C15_S26;R13C15_S121_S260;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3883262 ] ,
          "attributes": {
            "ROUTING": "R9C15_S10;R9C15_F7_S100;1;R10C15_S20;R10C15_S101_S200;1;R12C15_S21;R12C15_S202_S210;1;R12C15_A7;R12C15_S210_A7;1;R13C15_D5;R13C15_X07_D5;1;R9C15_W27;R9C15_F7_W270;1;R9C13_X04;R9C13_W272_X04;1;R9C13_D6;R9C13_X04_D6;1;R12C16_A4;R12C16_X05_A4;1;R13C15_X07;R13C15_S222_X07;1;R12C15_E22;R12C15_S221_E220;1;R12C16_A5;R12C16_X05_A5;1;R12C16_X05;R12C16_E221_X05;1;R11C15_S22;R11C15_S272_S220;1;R9C15_S27;R9C15_F7_S270;1;R13C15_D4;R13C15_X07_D4;1;R9C15_F7;;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 3883260 ] ,
          "attributes": {
            "ROUTING": "R12C17_F2;;1;R12C17_E13;R12C17_F2_E130;1;R12C17_W26;R12C17_E130_W260;1;R12C16_SEL4;R12C16_W261_SEL4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3883257 ] ,
          "attributes": {
            "ROUTING": "R12C16_X03;R12C16_F6_X03;1;R12C16_D3;R12C16_X03_D3;1;R12C16_SN10;R12C16_F6_SN10;1;R13C16_D4;R13C16_S111_D4;1;R12C16_F6;;1;R12C16_S13;R12C16_F6_S130;1;R13C16_C5;R13C16_S131_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3883254 ] ,
          "attributes": {
            "ROUTING": "R13C16_E23;R13C16_E222_E230;1;R13C16_C4;R13C16_E230_C4;1;R12C17_B0;R12C17_N211_B0;1;R13C12_N21;R13C12_W211_N210;1;R12C12_B3;R12C12_N211_B3;1;R13C13_D1;R13C13_W221_D1;1;R13C14_EW10;R13C14_F2_EW10;1;R13C13_W21;R13C13_W111_W210;1;R13C12_B0;R13C12_W211_B0;1;R13C13_C6;R13C13_X05_C6;1;R13C12_X01;R13C12_W222_X01;1;R13C12_A1;R13C12_X01_A1;1;R13C14_W22;R13C14_F2_W220;1;R13C13_D0;R13C13_W221_D0;1;R13C13_X05;R13C13_W221_X05;1;R13C15_E21;R13C15_E111_E210;1;R13C17_N21;R13C17_E212_N210;1;R13C14_F2;;1;R13C14_E22;R13C14_F2_E220;1;R13C16_X01;R13C16_E222_X01;1;R13C16_B5;R13C16_X01_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883251 ] ,
          "attributes": {
            "ROUTING": "R13C17_EW20;R13C17_F5_EW20;1;R13C16_W22;R13C16_W121_W220;1;R13C14_D3;R13C14_W222_D3;1;R13C17_SN20;R13C17_F5_SN20;1;R12C17_C2;R12C17_N121_C2;1;R13C17_F5;;1;R13C17_E13;R13C17_F5_E130;1;R13C17_W26;R13C17_E130_W260;1;R13C16_SEL4;R13C16_W261_SEL4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3883250 ] ,
          "attributes": {
            "ROUTING": "R13C16_F5;;1;R13C16_I1MUX4;R13C16_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3883249 ] ,
          "attributes": {
            "ROUTING": "R13C16_F4;;1;R13C16_I0MUX4;R13C16_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883246 ] ,
          "attributes": {
            "ROUTING": "R12C17_W27;R12C17_S272_W270;1;R12C15_X08;R12C15_W272_X08;1;R12C15_SEL4;R12C15_X08_SEL4;1;R8C17_N26;R8C17_F6_N260;1;R6C17_W26;R6C17_N262_W260;1;R6C16_SEL0;R6C16_W261_SEL0;1;R8C17_F6;;1;R8C17_S26;R8C17_F6_S260;1;R10C17_S27;R10C17_S262_S270;1;R12C17_X08;R12C17_S272_X08;1;R12C17_C7;R12C17_X08_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883244 ] ,
          "attributes": {
            "ROUTING": "R12C15_F5;;1;R12C15_I1MUX4;R12C15_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883243 ] ,
          "attributes": {
            "ROUTING": "R12C15_F4;;1;R12C15_I0MUX4;R12C15_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3883240 ] ,
          "attributes": {
            "ROUTING": "R13C16_OF4;;1;R13C16_EW20;R13C16_OF4_EW20;1;R13C15_D7;R13C15_W121_D7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3883239 ] ,
          "attributes": {
            "ROUTING": "R12C15_OF4;;1;R12C15_S13;R12C15_OF4_S130;1;R13C15_C7;R13C15_S131_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3883238 ] ,
          "attributes": {
            "ROUTING": "R13C14_N27;R13C14_W131_N270;1;R11C14_W27;R11C14_N272_W270;1;R11C13_N27;R11C13_W271_N270;1;R11C13_D6;R11C13_N270_D6;1;R13C13_C2;R13C13_W262_C2;1;R13C15_W13;R13C15_F4_W130;1;R13C15_W26;R13C15_E130_W260;1;R13C15_F4;;1;R13C15_E13;R13C15_F4_E130;1;R13C15_B7;R13C15_W130_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3883236 ] ,
          "attributes": {
            "ROUTING": "R13C15_F6;;1;R13C15_X03;R13C15_F6_X03;1;R13C15_A7;R13C15_X03_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3883234 ] ,
          "attributes": {
            "ROUTING": "R13C13_W25;R13C13_S834_W250;1;R13C12_A5;R13C12_W251_A5;1;R12C15_D0;R12C15_X03_D0;1;R7C13_F6;;1;R7C13_S26;R7C13_F6_S260;1;R13C13_E26;R13C13_S834_E260;1;R9C13_S83;R9C13_S262_S830;1;R13C15_N26;R13C15_E262_N260;1;R12C15_X03;R12C15_N261_X03;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3883232 ] ,
          "attributes": {
            "ROUTING": "R7C16_OF7;;1;R7C16_S27;R7C16_OF7_S270;1;R9C16_S82;R9C16_S272_S820;1;R13C16_W24;R13C16_S824_W240;1;R13C15_N24;R13C15_W241_N240;1;R12C15_C0;R12C15_N241_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3883231 ] ,
          "attributes": {
            "ROUTING": "R11C15_OF7;;1;R11C15_S27;R11C15_OF7_S270;1;R12C15_X04;R12C15_S271_X04;1;R12C15_B0;R12C15_X04_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883227 ] ,
          "attributes": {
            "ROUTING": "R11C14_F1;;1;R11C14_I1MUX0;R11C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883226 ] ,
          "attributes": {
            "ROUTING": "R11C14_F0;;1;R11C14_I0MUX0;R11C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883222 ] ,
          "attributes": {
            "ROUTING": "R11C14_F3;;1;R11C14_I1MUX2;R11C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883221 ] ,
          "attributes": {
            "ROUTING": "R11C14_F2;;1;R11C14_I0MUX2;R11C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883219 ] ,
          "attributes": {
            "ROUTING": "R11C14_OF0;;1;R11C14_I1MUX1;R11C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883218 ] ,
          "attributes": {
            "ROUTING": "R11C14_OF2;;1;R11C14_I0MUX1;R11C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883214 ] ,
          "attributes": {
            "ROUTING": "R11C14_F5;;1;R11C14_I1MUX4;R11C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883213 ] ,
          "attributes": {
            "ROUTING": "R11C14_F4;;1;R11C14_I0MUX4;R11C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3883196 ] ,
          "attributes": {
            "ROUTING": "R13C9_C3;R13C9_W242_C3;1;R6C10_C0;R6C10_W230_C0;1;R12C10_W25;R12C10_N251_W250;1;R12C9_A0;R12C9_W251_A0;1;R6C10_X04;R6C10_W252_X04;1;R6C10_C1;R6C10_X04_C1;1;R14C17_X05;R14C17_E221_X05;1;R14C17_B7;R14C17_X05_B7;1;R9C11_N24;R9C11_W241_N240;1;R7C11_N25;R7C11_N242_N250;1;R6C11_X06;R6C11_N251_X06;1;R6C11_C6;R6C11_X06_C6;1;R9C9_B6;R9C9_W211_B6;1;R13C10_C4;R13C10_W242_C4;1;R9C9_S21;R9C9_W211_S210;1;R9C10_C1;R9C10_W242_C1;1;R14C17_B1;R14C17_X05_B1;1;R14C17_B6;R14C17_E231_B6;1;R12C12_B1;R12C12_S212_B1;1;R12C17_X05;R12C17_E221_X05;1;R12C17_A2;R12C17_X05_A2;1;R14C10_A3;R14C10_X07_A3;1;R7C10_W25;R7C10_W252_W250;1;R13C11_S24;R13C11_S242_S240;1;R14C11_X05;R14C11_S241_X05;1;R14C11_B0;R14C11_X05_B0;1;R13C14_S21;R13C14_S212_S210;1;R14C14_W21;R14C14_S211_W210;1;R14C12_W21;R14C12_W212_W210;1;R14C11_B1;R14C11_W211_B1;1;R7C10_W22;R7C10_W222_W220;1;R7C9_X05;R7C9_W221_X05;1;R7C9_A3;R7C9_X05_A3;1;R13C14_X02;R13C14_S212_X02;1;R9C12_N24;R9C12_W242_N240;1;R8C12_W24;R8C12_N241_W240;1;R10C15_W23;R10C15_S231_W230;1;R10C13_S23;R10C13_W232_S230;1;R6C12_W25;R6C12_N252_W250;1;R6C10_C3;R6C10_X01_C3;1;R13C10_C2;R13C10_W242_C2;1;R7C9_A1;R7C9_W251_A1;1;R11C10_A0;R11C10_S252_A0;1;R8C9_B2;R8C9_S250_B2;1;R13C9_C6;R13C9_W241_C6;1;R13C9_C7;R13C9_S202_C7;1;R9C10_S25;R9C10_W252_S250;1;R11C10_A3;R11C10_S252_A3;1;R9C11_C3;R9C11_W241_C3;1;R11C12_W24;R11C12_S242_W240;1;R11C10_S24;R11C10_W242_S240;1;R14C10_A0;R14C10_N271_A0;1;R13C12_X02;R13C12_W212_X02;1;R9C10_C6;R9C10_W242_C6;1;R9C17_N26;R9C17_E261_N260;1;R8C17_X03;R8C17_N261_X03;1;R8C17_A0;R8C17_X03_A0;1;R13C16_C6;R13C16_S222_C6;1;R9C9_B2;R9C9_X04_B2;1;R11C10_W20;R11C10_S202_W200;1;R11C9_N20;R11C9_W201_N200;1;R11C9_A0;R11C9_N200_A0;1;R9C9_B1;R9C9_W211_B1;1;R14C12_W24;R14C12_W212_W240;1;R14C10_X07;R14C10_W242_X07;1;R9C9_B0;R9C9_W211_B0;1;R7C10_N23;R7C10_W232_N230;1;R7C12_W25;R7C12_N251_W250;1;R15C10_N27;R15C10_W271_N270;1;R14C10_A2;R14C10_N271_A2;1;R8C12_N25;R8C12_W251_N250;1;R15C11_W27;R15C11_S824_W270;1;R6C11_C3;R6C11_X01_C3;1;R12C16_E22;R12C16_S221_E220;1;R12C15_A1;R12C15_X02_A1;1;R7C9_A0;R7C9_N200_A0;1;R9C10_C5;R9C10_W242_C5;1;R12C11_W24;R12C11_S241_W240;1;R12C9_X03;R12C9_W242_X03;1;R12C9_A1;R12C9_X03_A1;1;R13C17_S27;R13C17_S272_S270;1;R11C8_S25;R11C8_S252_S250;1;R12C8_E25;R12C8_S251_E250;1;R12C9_A2;R12C9_E251_A2;1;R9C10_N20;R9C10_W202_N200;1;R7C10_W20;R7C10_N202_W200;1;R7C9_N20;R7C9_W201_N200;1;R6C9_C5;R6C9_N201_C5;1;R11C10_X03;R11C10_S202_X03;1;R6C10_W23;R6C10_N231_W230;1;R6C10_X01;R6C10_N201_X01;1;R13C9_C2;R13C9_S242_C2;1;R11C16_C0;R11C16_X01_C0;1;R14C10_A1;R14C10_N271_A1;1;R13C12_W24;R13C12_W212_W240;1;R13C16_S23;R13C16_S222_S230;1;R9C11_S24;R9C11_W241_S240;1;R9C13_A0;R9C13_W251_A0;1;R9C10_W21;R9C10_W202_W210;1;R9C9_B7;R9C9_W211_B7;1;R11C9_S24;R11C9_S212_S240;1;R11C13_X02;R11C13_W232_X02;1;R11C13_A0;R11C13_X02_A0;1;R13C11_W24;R13C11_S242_W240;1;R11C9_A1;R11C9_N200_A1;1;R9C9_B5;R9C9_W211_B5;1;R11C10_A2;R11C10_E200_A2;1;R13C9_C5;R13C9_W241_C5;1;R9C11_C2;R9C11_W241_C2;1;R7C9_A2;R7C9_X05_A2;1;R13C16_A4;R13C16_X07_A4;1;R13C10_W24;R13C10_S242_W240;1;R8C10_W25;R8C10_W242_W250;1;R8C9_S25;R8C9_W251_S250;1;R9C13_A3;R9C13_W251_A3;1;R11C10_E20;R11C10_S202_E200;1;R9C17_C6;R9C17_E261_C6;1;R9C17_C1;R9C17_E261_C1;1;R6C15_E23;R6C15_N231_E230;1;R6C16_B6;R6C16_E231_B6;1;R6C10_C7;R6C10_N201_C7;1;R7C10_N20;R7C10_N202_N200;1;R6C11_X01;R6C11_N221_X01;1;R6C11_C1;R6C11_X01_C1;1;R7C15_N26;R7C15_N232_N260;1;R6C15_E26;R6C15_N261_E260;1;R6C16_C0;R6C16_E261_C0;1;R13C12_W25;R13C12_S252_W250;1;R11C9_S20;R11C9_W201_S200;1;R14C16_B7;R14C16_X07_B7;1;R11C15_S23;R11C15_S232_S230;1;R8C9_B6;R8C9_W231_B6;1;R11C11_S82;R11C11_S242_S820;1;R13C13_A0;R13C13_X02_A0;1;R13C14_X08;R13C14_S212_X08;1;R14C17_B5;R14C17_S271_B5;1;R14C17_B4;R14C17_S271_B4;1;R8C14_W22;R8C14_N221_W220;1;R8C12_W22;R8C12_W222_W220;1;R8C10_W23;R8C10_W222_W230;1;R8C9_B1;R8C9_W231_B1;1;R9C8_S25;R9C8_W252_S250;1;R14C16_E23;R14C16_S231_E230;1;R13C10_C3;R13C10_W242_C3;1;R11C17_S27;R11C17_S262_S270;1;R12C16_W22;R12C16_S221_W220;1;R14C17_B0;R14C17_E231_B0;1;R13C14_A3;R13C14_X02_A3;1;R12C17_X06;R12C17_S271_X06;1;R11C12_X01;R11C12_S242_X01;1;R9C13_A2;R9C13_W251_A2;1;R11C12_A7;R11C12_X01_A7;1;R13C9_C1;R13C9_W242_C1;1;R8C9_B4;R8C9_X08_B4;1;R9C9_N21;R9C9_W211_N210;1;R13C12_B2;R13C12_W212_B2;1;R13C12_A0;R13C12_X02_A0;1;R11C10_A1;R11C10_X03_A1;1;R11C12_S25;R11C12_S242_S250;1;R9C11_C6;R9C11_W241_C6;1;R12C16_C3;R12C16_W220_C3;1;R12C17_A7;R12C17_X06_A7;1;R9C11_C1;R9C11_W241_C1;1;R8C9_B0;R8C9_W231_B0;1;R9C9_B3;R9C9_W211_B3;1;R10C14_W21;R10C14_S211_W210;1;R9C12_W20;R9C12_W252_W200;1;R9C10_S20;R9C10_W202_S200;1;R11C15_C4;R11C15_X08_C4;1;R14C16_B5;R14C16_X01_B5;1;R13C10_N25;R13C10_W252_N250;1;R11C13_A5;R11C13_S231_A5;1;R14C17_B2;R14C17_E231_B2;1;R8C9_X08;R8C9_N211_X08;1;R10C12_S21;R10C12_W212_S210;1;R13C10_C6;R13C10_S202_C6;1;R7C14_W22;R7C14_N222_W220;1;R7C12_W22;R7C12_W222_W220;1;R7C11_N22;R7C11_W221_N220;1;R6C11_C7;R6C11_N221_C7;1;R9C12_W25;R9C12_W242_W250;1;R9C11_C7;R9C11_W241_C7;1;R9C12_W24;R9C12_W242_W240;1;R13C13_B6;R13C13_W211_B6;1;R12C12_A3;R12C12_S251_A3;1;R12C15_X02;R12C15_S231_X02;1;R13C10_C0;R13C10_W241_C0;1;R7C12_W23;R7C12_W222_W230;1;R9C15_A6;R9C15_X06_A6;1;R9C15_X06;R9C15_Q3_X06;1;R9C15_A7;R9C15_X06_A7;1;R7C15_N23;R7C15_N232_N230;1;R6C15_B0;R6C15_N231_B0;1;R12C9_E20;R12C9_S201_E200;1;R14C16_E22;R14C16_S221_E220;1;R9C14_B3;R9C14_W111_B3;1;R9C14_B2;R9C14_W111_B2;1;R9C14_B5;R9C14_W111_B5;1;R9C14_B6;R9C14_W111_B6;1;R9C15_EW10;R9C15_Q3_EW10;1;R9C14_B1;R9C14_W111_B1;1;R9C14_B4;R9C14_W111_B4;1;R13C16_X07;R13C16_S222_X07;1;R11C16_S22;R11C16_S222_S220;1;R13C16_A5;R13C16_X07_A5;1;R8C12_A0;R8C12_W251_A0;1;R8C9_B7;R8C9_W231_B7;1;R9C14_W24;R9C14_W101_W240;1;R9C10_W25;R9C10_W252_W250;1;R14C16_X01;R14C16_S221_X01;1;R8C15_W24;R8C15_N101_W240;1;R8C15_B3;R8C15_N231_B3;1;R7C14_C7;R7C14_N222_C7;1;R7C14_C2;R7C14_N242_C2;1;R9C15_N10;R9C15_Q3_N100;1;R8C14_X03;R8C14_N241_X03;1;R11C15_C1;R11C15_X02_C1;1;R14C16_B4;R14C16_X01_B4;1;R11C15_C0;R11C15_X02_C0;1;R11C15_C5;R11C15_X08_C5;1;R11C15_X02;R11C15_S232_X02;1;R11C15_C2;R11C15_X02_C2;1;R11C15_X08;R11C15_S232_X08;1;R11C15_C6;R11C15_X08_C6;1;R7C15_C4;R7C15_X06_C4;1;R7C15_C1;R7C15_X02_C1;1;R7C15_C2;R7C15_X02_C2;1;R7C15_C6;R7C15_X06_C6;1;R7C15_X06;R7C15_N232_X06;1;R7C15_C7;R7C15_X06_C7;1;R7C15_C0;R7C15_X02_C0;1;R7C15_X02;R7C15_N232_X02;1;R7C15_C3;R7C15_X02_C3;1;R8C15_B0;R8C15_N231_B0;1;R7C14_C6;R7C14_N222_C6;1;R7C14_C3;R7C14_N242_C3;1;R9C14_B7;R9C14_W111_B7;1;R9C14_B0;R9C14_W111_B0;1;R13C9_C4;R13C9_W242_C4;1;R8C15_B1;R8C15_N231_B1;1;R8C15_B5;R8C15_N101_B5;1;R8C15_B7;R8C15_N101_B7;1;R9C14_W25;R9C14_W111_W250;1;R11C16_C1;R11C16_X01_C1;1;R8C14_B3;R8C14_X03_B3;1;R7C14_C4;R7C14_N222_C4;1;R13C13_A1;R13C13_X02_A1;1;R11C14_B7;R11C14_W231_B7;1;R8C14_C2;R8C14_N241_C2;1;R9C14_N24;R9C14_W101_N240;1;R8C14_A1;R8C14_X03_A1;1;R7C14_C1;R7C14_N242_C1;1;R9C14_N22;R9C14_W121_N220;1;R9C15_W10;R9C15_Q3_W100;1;R13C14_W21;R13C14_S212_W210;1;R11C14_B4;R11C14_W231_B4;1;R7C14_C0;R7C14_N242_C0;1;R9C17_C2;R9C17_E261_C2;1;R9C16_E26;R9C16_E121_E260;1;R9C17_C0;R9C17_E261_C0;1;R9C10_C0;R9C10_W242_C0;1;R9C17_C4;R9C17_E261_C4;1;R11C16_C2;R11C16_X01_C2;1;R11C15_W23;R11C15_S232_W230;1;R11C14_B5;R11C14_W231_B5;1;R11C14_B0;R11C14_S212_B0;1;R11C14_B6;R11C14_W231_B6;1;R11C9_A2;R11C9_X05_A2;1;R11C14_B2;R11C14_S212_B2;1;R9C14_S21;R9C14_W111_S210;1;R11C9_X05;R11C9_W201_X05;1;R11C14_B3;R11C14_S212_B3;1;R14C16_B2;R14C16_S231_B2;1;R9C16_S22;R9C16_E121_S220;1;R11C9_A3;R11C9_X05_A3;1;R11C16_C4;R11C16_S222_C4;1;R6C10_C5;R6C10_N201_C5;1;R9C11_C5;R9C11_W241_C5;1;R9C15_EW20;R9C15_Q3_EW20;1;R11C16_X01;R11C16_S222_X01;1;R11C17_B5;R11C17_E232_B5;1;R11C17_B3;R11C17_E232_B3;1;R11C17_B7;R11C17_X08_B7;1;R11C17_B1;R11C17_E232_B1;1;R11C17_X08;R11C17_S232_X08;1;R11C17_B6;R11C17_X08_B6;1;R11C17_B0;R11C17_E232_B0;1;R9C17_S23;R9C17_E232_S230;1;R11C17_B2;R11C17_S232_B2;1;R11C15_E23;R11C15_S232_E230;1;R11C17_B4;R11C17_E232_B4;1;R13C13_X02;R13C13_W211_X02;1;R14C16_B0;R14C16_S231_B0;1;R8C14_C0;R8C14_N241_C0;1;R8C13_W25;R8C13_W242_W250;1;R7C13_B6;R7C13_W232_B6;1;R7C16_B7;R7C16_E231_B7;1;R7C16_B0;R7C16_E231_B0;1;R7C16_B6;R7C16_E231_B6;1;R7C16_B4;R7C16_E231_B4;1;R7C16_B5;R7C16_E231_B5;1;R7C16_B2;R7C16_E231_B2;1;R7C16_B1;R7C16_E231_B1;1;R7C15_E23;R7C15_N232_E230;1;R7C16_B3;R7C16_E231_B3;1;R11C10_S20;R11C10_S202_S200;1;R9C13_A1;R9C13_W251_A1;1;R14C16_B1;R14C16_S231_B1;1;R8C15_B4;R8C15_N101_B4;1;R9C15_N23;R9C15_Q3_N230;1;R7C15_W23;R7C15_N232_W230;1;R7C13_X02;R7C13_W232_X02;1;R7C13_A3;R7C13_X02_A3;1;R9C18_B0;R9C18_E231_B0;1;R9C18_B6;R9C18_E231_B6;1;R9C18_B3;R9C18_E231_B3;1;R9C18_B5;R9C18_E231_B5;1;R9C18_B7;R9C18_E231_B7;1;R9C18_B1;R9C18_E231_B1;1;R9C18_B4;R9C18_E231_B4;1;R9C15_E23;R9C15_Q3_E230;1;R9C17_E23;R9C17_E232_E230;1;R9C18_B2;R9C18_E231_B2;1;R8C15_B6;R8C15_N101_B6;1;R8C15_B2;R8C15_N231_B2;1;R13C16_S22;R13C16_S222_S220;1;R11C16_C6;R11C16_S222_C6;1;R13C14_B5;R13C14_X08_B5;1;R9C16_C0;R9C16_E121_C0;1;R9C12_S24;R9C12_W242_S240;1;R9C10_C3;R9C10_W242_C3;1;R14C16_B3;R14C16_S231_B3;1;R14C16_X07;R14C16_S221_X07;1;R9C17_S26;R9C17_E261_S260;1;R14C17_B3;R14C17_E231_B3;1;R9C9_X04;R9C9_W251_X04;1;R9C16_C6;R9C16_E121_C6;1;R13C10_C5;R13C10_W241_C5;1;R11C11_S24;R11C11_S242_S240;1;R9C16_C4;R9C16_E121_C4;1;R9C16_C1;R9C16_E121_C1;1;R9C15_Q3;;1;R9C15_S23;R9C15_Q3_S230;1;R9C16_C2;R9C16_E121_C2;1;R13C10_C1;R13C10_W241_C1;1;R11C14_S21;R11C14_S212_S210;1;R12C9_A3;R12C9_E200_A3;1;R14C16_B6;R14C16_X07_B6;1;R11C14_B1;R11C14_S212_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883193 ] ,
          "attributes": {
            "ROUTING": "R11C14_F7;;1;R11C14_I1MUX6;R11C14_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883192 ] ,
          "attributes": {
            "ROUTING": "R11C14_F6;;1;R11C14_I0MUX6;R11C14_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883190 ] ,
          "attributes": {
            "ROUTING": "R11C14_OF4;;1;R11C14_I1MUX5;R11C14_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883189 ] ,
          "attributes": {
            "ROUTING": "R11C14_OF6;;1;R11C14_I0MUX5;R11C14_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883187 ] ,
          "attributes": {
            "ROUTING": "R11C14_OF1;;1;R11C14_I1MUX3;R11C14_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883186 ] ,
          "attributes": {
            "ROUTING": "R11C14_OF5;;1;R11C14_I0MUX3;R11C14_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter[0]": {
          "hide_name": 0,
          "bits": [ 3883182 ] ,
          "attributes": {
            "ROUTING": "R8C17_S23;R8C17_E231_S230;1;R10C17_S26;R10C17_S232_S260;1;R12C17_S26;R12C17_S262_S260;1;R13C17_D5;R13C17_S261_D5;1;R11C17_SEL3;R11C17_X04_SEL3;1;R12C12_W25;R12C12_S252_W250;1;R12C10_W20;R12C10_W252_W200;1;R12C9_X01;R12C9_W201_X01;1;R12C9_SEL1;R12C9_X01_SEL1;1;R8C9_S20;R8C9_W201_S200;1;R10C9_S21;R10C9_S202_S210;1;R12C9_S24;R12C9_S212_S240;1;R13C9_SEL7;R13C9_S241_SEL7;1;R7C17_SEL3;R7C17_E242_SEL3;1;R6C10_X03;R6C10_W262_X03;1;R6C10_SEL7;R6C10_X03_SEL7;1;R9C18_SEL3;R9C18_X02_SEL3;1;R8C10_W20;R8C10_W252_W200;1;R8C9_X01;R8C9_W201_X01;1;R8C9_SEL3;R8C9_X01_SEL3;1;R8C13_E25;R8C13_Q5_E250;1;R8C15_X04;R8C15_E252_X04;1;R8C15_SEL3;R8C15_X04_SEL3;1;R11C12_SEL4;R11C12_X06_SEL4;1;R14C16_SEL3;R14C16_X02_SEL3;1;R11C10_X02;R11C10_W232_X02;1;R11C10_SEL1;R11C10_X02_SEL1;1;R11C12_W23;R11C12_S231_W230;1;R14C17_SEL3;R14C17_X04_SEL3;1;R10C10_W26;R10C10_S262_W260;1;R10C9_S26;R10C9_W261_S260;1;R11C9_SEL1;R11C9_S261_SEL1;1;R9C10_X03;R9C10_S261_X03;1;R9C10_SEL7;R9C10_X03_SEL7;1;R8C11_S26;R8C11_W261_S260;1;R10C11_S26;R10C11_S262_S260;1;R11C11_D6;R11C11_S261_D6;1;R10C16_S22;R10C16_S222_S220;1;R12C16_S23;R12C16_S222_S230;1;R8C17_D6;R8C17_E221_D6;1;R12C12_S26;R12C12_S232_S260;1;R12C11_S26;R12C11_S262_S260;1;R13C11_SEL0;R13C11_X05_SEL0;1;R13C11_X05;R13C11_S261_X05;1;R14C17_X04;R14C17_N251_X04;1;R8C12_W26;R8C12_W121_W260;1;R8C10_W27;R8C10_W262_W270;1;R8C9_N27;R8C9_W271_N270;1;R7C9_X04;R7C9_N271_X04;1;R7C9_SEL1;R7C9_X04_SEL1;1;R7C15_S21;R7C15_E212_S210;1;R9C15_S24;R9C15_S212_S240;1;R11C15_SEL7;R11C15_S242_SEL7;1;R9C9_SEL3;R9C9_E241_SEL3;1;R9C13_S25;R9C13_S111_S250;1;R11C13_X04;R11C13_S252_X04;1;R7C13_E21;R7C13_N111_E210;1;R7C15_E24;R7C15_E212_E240;1;R7C16_SEL3;R7C16_E241_SEL3;1;R11C14_X02;R11C14_S252_X02;1;R11C14_SEL3;R11C14_X02_SEL3;1;R8C17_SEL4;R8C17_X05_SEL4;1;R9C19_SEL3;R9C19_X02_SEL3;1;R14C16_X02;R14C16_S232_X02;1;R11C12_D6;R11C12_X02_D6;1;R6C14_X05;R6C14_N262_X05;1;R11C12_X02;R11C12_S231_X02;1;R6C14_B1;R6C14_X05_B1;1;R13C12_SEL6;R13C12_X05_SEL6;1;R11C12_X06;R11C12_S251_X06;1;R8C8_S24;R8C8_W824_S240;1;R8C12_W82;R8C12_W121_W820;1;R9C8_E24;R9C8_S241_E240;1;R9C13_SEL1;R9C13_X03_SEL1;1;R8C16_S22;R8C16_E222_S220;1;R11C15_E25;R11C15_E252_E250;1;R11C13_E25;R11C13_S252_E250;1;R11C17_X04;R11C17_E252_X04;1;R12C12_X02;R12C12_S232_X02;1;R8C12_S25;R8C12_W111_S250;1;R8C13_EW10;R8C13_Q5_EW10;1;R10C12_S25;R10C12_S252_S250;1;R6C10_W26;R6C10_W262_W260;1;R6C9_SEL0;R6C9_W261_SEL0;1;R13C12_X05;R13C12_S261_X05;1;R8C13_SN10;R8C13_Q5_SN10;1;R9C13_E25;R9C13_S111_E250;1;R6C12_W26;R6C12_N262_W260;1;R9C14_S25;R9C14_E251_S250;1;R7C12_E26;R7C12_N261_E260;1;R7C13_SEL0;R7C13_E261_SEL0;1;R14C12_W20;R14C12_S202_W200;1;R14C10_X01;R14C10_W202_X01;1;R14C10_SEL1;R14C10_X01_SEL1;1;R10C12_S23;R10C12_S222_S230;1;R8C14_N26;R8C14_E121_N260;1;R8C16_E22;R8C16_E222_E220;1;R12C12_S20;R12C12_S252_S200;1;R12C9_X04;R12C9_S212_X04;1;R12C9_SEL5;R12C9_X04_SEL5;1;R12C12_C2;R12C12_X02_C2;1;R8C13_D7;R8C13_S130_D7;1;R8C13_S13;R8C13_Q5_S130;1;R11C13_C2;R11C13_X04_C2;1;R8C17_X05;R8C17_E221_X05;1;R9C18_E23;R9C18_S231_E230;1;R9C19_X02;R9C19_E231_X02;1;R13C14_C1;R13C14_N261_C1;1;R14C18_SEL3;R14C18_X01_SEL3;1;R8C12_S22;R8C12_W121_S220;1;R7C14_X03;R7C14_N261_X03;1;R7C14_SEL7;R7C14_X03_SEL7;1;R9C12_SEL0;R9C12_X07_SEL0;1;R15C13_E83;R15C13_S834_E830;1;R15C17_N25;R15C17_E834_N250;1;R11C13_S83;R11C13_S252_S830;1;R9C14_X04;R9C14_E251_X04;1;R9C14_SEL3;R9C14_X04_SEL3;1;R8C14_E22;R8C14_E121_E220;1;R8C16_E23;R8C16_E222_E230;1;R8C18_S23;R8C18_E232_S230;1;R8C10_S26;R8C10_W262_S260;1;R8C12_W25;R8C12_W111_W250;1;R12C18_X08;R12C18_S232_X08;1;R12C18_SEL0;R12C18_X08_SEL0;1;R8C12_N26;R8C12_W121_N260;1;R8C13_N13;R8C13_Q5_N130;1;R9C12_X07;R9C12_S221_X07;1;R8C13_S24;R8C13_N130_S240;1;R9C13_X03;R9C13_S241_X03;1;R9C16_SEL7;R9C16_X01_SEL7;1;R9C16_X01;R9C16_S221_X01;1;R9C18_X02;R9C18_S231_X02;1;R8C13_A5;R8C13_Q5_A5;1;R8C13_X08;R8C13_Q5_X08;1;R8C13_C6;R8C13_X08_C6;1;R8C13_EW20;R8C13_Q5_EW20;1;R8C12_N22;R8C12_W121_N220;1;R7C12_C7;R7C12_N221_C7;1;R8C13_SEL0;R8C13_X08_SEL0;1;R14C15_N26;R14C15_E262_N260;1;R13C15_D6;R13C15_N261_D6;1;R12C18_S26;R12C18_S232_S260;1;R14C18_X01;R14C18_S262_X01;1;R8C13_S25;R8C13_Q5_S250;1;R10C18_S23;R10C18_S232_S230;1;R10C13_S83;R10C13_S252_S830;1;R14C13_E26;R14C13_S834_E260;1;R14C14_N26;R14C14_E261_N260;1;R8C13_Q5;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3883180 ] ,
          "attributes": {
            "ROUTING": "R13C12_OF6;;1;R13C12_SN20;R13C12_OF6_SN20;1;R14C12_W26;R14C12_S121_W260;1;R14C11_N26;R14C11_W261_N260;1;R13C11_E26;R13C11_N261_E260;1;R13C12_SEL2;R13C12_E261_SEL2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883179 ] ,
          "attributes": {
            "ROUTING": "R13C12_F7;;1;R13C12_I1MUX6;R13C12_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883178 ] ,
          "attributes": {
            "ROUTING": "R13C12_F6;;1;R13C12_I0MUX6;R13C12_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 3883175 ] ,
          "attributes": {
            "ROUTING": "R11C13_B2;R11C13_W240_B2;1;R9C9_S25;R9C9_S242_S250;1;R14C10_SEL2;R14C10_X08_SEL2;1;R7C18_S24;R7C18_E242_S240;1;R13C14_B1;R13C14_S211_B1;1;R11C18_S21;R11C18_E212_S210;1;R14C18_X03;R14C18_S241_X03;1;R13C17_D4;R13C17_S241_D4;1;R11C9_X08;R11C9_S252_X08;1;R11C9_SEL2;R11C9_X08_SEL2;1;R12C10_S21;R12C10_S202_S210;1;R14C10_X08;R14C10_S212_X08;1;R14C10_SEL0;R14C10_X08_SEL0;1;R6C11_W24;R6C11_N241_W240;1;R12C12_B2;R12C12_X03_B2;1;R12C12_X03;R12C12_S202_X03;1;R12C17_S24;R12C17_E242_S240;1;R13C18_S26;R13C18_S232_S260;1;R14C18_SEL5;R14C18_S261_SEL5;1;R11C9_SEL0;R11C9_X07_SEL0;1;R9C13_SEL0;R9C13_X07_SEL0;1;R11C14_X01;R11C14_E201_X01;1;R11C14_SEL5;R11C14_X01_SEL5;1;R11C16_E21;R11C16_S212_E210;1;R11C17_X02;R11C17_E211_X02;1;R11C17_SEL5;R11C17_X02_SEL5;1;R13C18_S24;R13C18_S212_S240;1;R13C13_C5;R13C13_S201_C5;1;R9C14_X03;R9C14_E241_X03;1;R9C14_SEL1;R9C14_X03_SEL1;1;R11C12_X07;R11C12_W241_X07;1;R12C9_SEL2;R12C9_X06_SEL2;1;R14C17_SEL5;R14C17_X01_SEL5;1;R7C18_S22;R7C18_E222_S220;1;R9C19_SEL5;R9C19_X01_SEL5;1;R9C19_X01;R9C19_E221_X01;1;R13C9_SEL3;R13C9_E241_SEL3;1;R11C9_S25;R11C9_S252_S250;1;R12C9_SEL0;R12C9_X05_SEL0;1;R11C8_S24;R11C8_W242_S240;1;R7C18_N22;R7C18_E222_N220;1;R6C18_X07;R6C18_N221_X07;1;R6C18_A3;R6C18_X07_A3;1;R9C10_X01;R9C10_S242_X01;1;R9C10_SEL3;R9C10_X01_SEL3;1;R11C16_S24;R11C16_S212_S240;1;R12C16_C0;R12C16_S241_C0;1;R11C17_SEL1;R11C17_X03_SEL1;1;R13C10_SEL3;R13C10_E242_SEL3;1;R9C11_SEL3;R9C11_X01_SEL3;1;R9C18_SEL1;R9C18_X03_SEL1;1;R6C10_SEL3;R6C10_N241_SEL3;1;R10C9_S24;R10C9_W241_S240;1;R8C9_X03;R8C9_S241_X03;1;R8C9_SEL1;R8C9_X03_SEL1;1;R12C15_B3;R12C15_W240_B3;1;R12C13_E20;R12C13_S202_E200;1;R12C15_S20;R12C15_E202_S200;1;R13C15_C5;R13C15_S201_C5;1;R11C12_D5;R11C12_X07_D5;1;R11C13_W24;R11C13_S242_W240;1;R14C17_X01;R14C17_S221_X01;1;R11C16_SEL3;R11C16_E241_SEL3;1;R9C18_SEL5;R9C18_X01_SEL5;1;R8C13_X05;R8C13_S241_X05;1;R8C13_C7;R8C13_X05_C7;1;R11C9_X07;R11C9_S201_X07;1;R10C10_W24;R10C10_S241_W240;1;R13C12_D7;R13C12_W201_D7;1;R9C18_X03;R9C18_S242_X03;1;R7C17_X02;R7C17_E211_X02;1;R7C17_SEL5;R7C17_X02_SEL5;1;R7C13_E24;R7C13_Q4_E240;1;R7C14_SEL3;R7C14_E241_SEL3;1;R10C11_S20;R10C11_W202_S200;1;R11C11_C6;R11C11_S201_C6;1;R14C16_SEL1;R14C16_X03_SEL1;1;R9C11_X01;R9C11_S242_X01;1;R12C9_SEL4;R12C9_X06_SEL4;1;R9C16_E22;R9C16_S222_E220;1;R9C18_X01;R9C18_E222_X01;1;R6C9_D1;R6C9_X03_D1;1;R12C9_X07;R12C9_S242_X07;1;R12C9_SEL6;R12C9_X07_SEL6;1;R13C8_E24;R13C8_S242_E240;1;R6C9_D0;R6C9_X03_D0;1;R9C18_S25;R9C18_S242_S250;1;R11C18_S20;R11C18_S252_S200;1;R12C18_D1;R12C18_S201_D1;1;R9C10_S24;R9C10_S242_S240;1;R11C10_X05;R11C10_S242_X05;1;R11C10_SEL0;R11C10_X05_SEL0;1;R10C17_E20;R10C17_E202_E200;1;R10C18_S20;R10C18_E201_S200;1;R12C18_D0;R12C18_S202_D0;1;R7C16_E21;R7C16_E212_E210;1;R7C18_N21;R7C18_E212_N210;1;R6C18_E21;R6C18_N211_E210;1;R6C18_A1;R6C18_E210_A1;1;R9C17_S22;R9C17_S222_S220;1;R12C13_S20;R12C13_S202_S200;1;R13C16_E22;R13C16_S814_E220;1;R6C9_X03;R6C9_W242_X03;1;R9C13_X07;R9C13_S242_X07;1;R9C13_SEL2;R9C13_X07_SEL2;1;R13C17_C5;R13C17_S220_C5;1;R8C17_D5;R8C17_X07_D5;1;R12C16_D6;R12C16_S242_D6;1;R7C9_SEL0;R7C9_X07_SEL0;1;R8C15_E24;R8C15_E242_E240;1;R8C17_X07;R8C17_E242_X07;1;R8C17_D4;R8C17_X07_D4;1;R9C10_W24;R9C10_S242_W240;1;R9C9_X03;R9C9_W241_X03;1;R7C16_SEL5;R7C16_X02_SEL5;1;R11C13_E24;R11C13_S242_E240;1;R11C14_X03;R11C14_E241_X03;1;R11C14_SEL1;R11C14_X03_SEL1;1;R11C12_C6;R11C12_S201_C6;1;R7C9_SEL2;R7C9_X07_SEL2;1;R9C9_SEL5;R9C9_X03_SEL5;1;R11C17_X03;R11C17_S222_X03;1;R7C10_S24;R7C10_W242_S240;1;R7C16_S21;R7C16_E212_S210;1;R9C16_S21;R9C16_S212_S210;1;R7C12_W24;R7C12_W101_W240;1;R12C15_W24;R12C15_S242_W240;1;R8C9_SEL5;R8C9_X03_SEL5;1;R10C13_S20;R10C13_S202_S200;1;R11C13_D3;R11C13_S201_D3;1;R11C10_X07;R11C10_S201_X07;1;R11C10_SEL2;R11C10_X07_SEL2;1;R9C12_X03;R9C12_W241_X03;1;R9C12_D1;R9C12_X03_D1;1;R10C13_W20;R10C13_S202_W200;1;R10C12_S20;R10C12_W201_S200;1;R12C9_X06;R12C9_S251_X06;1;R14C17_W24;R14C17_S242_W240;1;R14C16_X03;R14C16_W241_X03;1;R10C13_E20;R10C13_S202_E200;1;R10C15_E20;R10C15_E202_E200;1;R12C14_S21;R12C14_S202_S210;1;R10C15_S24;R10C15_S242_S240;1;R10C14_S20;R10C14_E201_S200;1;R11C15_E24;R11C15_S241_E240;1;R7C10_N24;R7C10_W242_N240;1;R13C11_D0;R13C11_W202_D0;1;R9C19_SEL1;R9C19_X03_SEL1;1;R7C16_E22;R7C16_E222_E220;1;R7C17_X01;R7C17_E221_X01;1;R7C17_SEL1;R7C17_X01_SEL1;1;R8C13_S20;R8C13_S101_S200;1;R9C13_C6;R9C13_S201_C6;1;R11C10_W24;R11C10_S242_W240;1;R7C17_S22;R7C17_E221_S220;1;R8C17_C6;R8C17_S221_C6;1;R7C16_S22;R7C16_E222_S220;1;R8C13_E24;R8C13_S101_E240;1;R8C15_X03;R8C15_E242_X03;1;R8C15_SEL1;R8C15_X03_SEL1;1;R7C14_E21;R7C14_E111_E210;1;R7C16_X02;R7C16_E212_X02;1;R7C16_SEL1;R7C16_X02_SEL1;1;R12C9_X05;R12C9_S202_X05;1;R9C9_SEL1;R9C9_X03_SEL1;1;R7C16_E24;R7C16_E212_E240;1;R13C13_W20;R13C13_S201_W200;1;R9C18_E22;R9C18_E222_E220;1;R10C9_S20;R10C9_W202_S200;1;R9C14_SEL5;R9C14_X03_SEL5;1;R7C13_EW20;R7C13_Q4_EW20;1;R7C14_E22;R7C14_E121_E220;1;R7C15_X01;R7C15_E221_X01;1;R7C15_SEL3;R7C15_X01_SEL3;1;R9C17_SEL3;R9C17_E242_SEL3;1;R9C15_E24;R9C15_S241_E240;1;R9C18_S23;R9C18_S222_S230;1;R11C18_S23;R11C18_S232_S230;1;R7C13_W10;R7C13_Q4_W100;1;R7C13_D0;R7C13_W100_D0;1;R7C14_N25;R7C14_E111_N250;1;R6C14_X04;R6C14_N251_X04;1;R6C14_B2;R6C14_X04_B2;1;R7C13_EW10;R7C13_Q4_EW10;1;R7C12_B7;R7C12_W111_B7;1;R8C13_B6;R8C13_S121_B6;1;R11C15_X01;R11C15_E202_X01;1;R13C15_C6;R13C15_S201_C6;1;R11C13_E20;R11C13_S201_E200;1;R8C13_C1;R8C13_S101_C1;1;R7C13_SN20;R7C13_Q4_SN20;1;R11C15_SEL3;R11C15_X01_SEL3;1;R8C15_S24;R8C15_E242_S240;1;R8C13_D0;R8C13_S121_D0;1;R7C13_S10;R7C13_Q4_S100;1;R13C12_D6;R13C12_W201_D6;1;R9C16_SEL3;R9C16_E241_SEL3;1;R14C18_SEL1;R14C18_X03_SEL1;1;R13C17_S22;R13C17_E221_S220;1;R9C13_W24;R9C13_S242_W240;1;R9C16_S81;R9C16_S222_S810;1;R6C11_SEL3;R6C11_N241_SEL3;1;R7C11_N24;R7C11_W242_N240;1;R12C15_E24;R12C15_S242_E240;1;R7C9_S24;R7C9_W241_S240;1;R14C16_SEL5;R14C16_X03_SEL5;1;R9C12_D0;R9C12_X03_D0;1;R10C16_S24;R10C16_E241_S240;1;R10C11_W20;R10C11_W202_W200;1;R9C13_S24;R9C13_S242_S240;1;R10C10_S20;R10C10_W201_S200;1;R14C17_SEL1;R14C17_X01_SEL1;1;R7C13_S24;R7C13_Q4_S240;1;R9C13_E24;R9C13_S242_E240;1;R8C15_SEL5;R8C15_X03_SEL5;1;R10C15_E24;R10C15_S242_E240;1;R7C10_W24;R7C10_W242_W240;1;R7C9_X07;R7C9_W241_X07;1;R9C19_X03;R9C19_E241_X03;1;R7C13_Q4;;1;R7C13_W24;R7C13_Q4_W240;1;R7C11_S24;R7C11_W242_S240;1;R9C16_E21;R9C16_S212_E210;1;R13C11_D1;R13C11_W202_D1;1;R9C18_E24;R9C18_E212_E240;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3883171 ] ,
          "attributes": {
            "ROUTING": "R14C16_SEL2;R14C16_X06_SEL2;1;R14C16_SEL0;R14C16_X06_SEL0;1;R11C16_S27;R11C16_S262_S270;1;R14C19_W26;R14C19_S261_W260;1;R14C17_SEL2;R14C17_W262_SEL2;1;R11C14_SEL0;R11C14_E261_SEL0;1;R12C9_D0;R12C9_X08_D0;1;R13C16_S27;R13C16_S272_S270;1;R13C17_E26;R13C17_S262_E260;1;R13C19_S26;R13C19_E262_S260;1;R13C8_N22;R13C8_W221_N220;1;R12C8_E22;R12C8_N221_E220;1;R12C9_D3;R12C9_E221_D3;1;R7C17_SEL2;R7C17_X08_SEL2;1;R11C12_B6;R11C12_S271_B6;1;R9C19_X05;R9C19_E201_X05;1;R9C19_SEL0;R9C19_X05_SEL0;1;R10C18_S21;R10C18_S212_S210;1;R12C18_S21;R12C18_S212_S210;1;R14C18_X06;R14C18_S212_X06;1;R14C18_SEL6;R14C18_X06_SEL6;1;R13C9_X02;R13C9_S231_X02;1;R12C9_S23;R12C9_S222_S230;1;R13C9_SEL5;R13C9_X02_SEL5;1;R14C10_E27;R14C10_S271_E270;1;R14C10_D1;R14C10_E270_D1;1;R14C18_SEL0;R14C18_X05_SEL0;1;R11C17_S26;R11C17_E262_S260;1;R10C9_S22;R10C9_W221_S220;1;R11C9_D3;R11C9_S221_D3;1;R12C12_S22;R12C12_S272_S220;1;R13C12_C6;R13C12_S221_C6;1;R11C16_SEL5;R11C16_X02_SEL5;1;R9C10_S27;R9C10_W271_S270;1;R11C10_X06;R11C10_S272_X06;1;R11C10_D2;R11C10_X06_D2;1;R9C18_SEL6;R9C18_X08_SEL6;1;R13C17_C4;R13C17_E241_C4;1;R8C15_SEL6;R8C15_X05_SEL6;1;R7C9_D3;R7C9_X03_D3;1;R10C11_W26;R10C11_S261_W260;1;R10C10_N26;R10C10_W261_N260;1;R9C10_SEL1;R9C10_N261_SEL1;1;R9C12_C0;R9C12_W261_C0;1;R9C14_E24;R9C14_S241_E240;1;R9C16_X03;R9C16_E242_X03;1;R9C16_SEL1;R9C16_X03_SEL1;1;R6C11_SEL1;R6C11_X02_SEL1;1;R11C10_W23;R11C10_S231_W230;1;R11C9_X06;R11C9_W231_X06;1;R11C9_D2;R11C9_X06_D2;1;R12C16_E24;R12C16_E242_E240;1;R12C18_S24;R12C18_E242_S240;1;R14C18_X05;R14C18_S242_X05;1;R14C18_SEL2;R14C18_X05_SEL2;1;R10C12_S27;R10C12_S272_S270;1;R9C17_X01;R9C17_E201_X01;1;R9C9_SEL0;R9C9_X08_SEL0;1;R12C12_A2;R12C12_S272_A2;1;R9C17_SEL5;R9C17_X01_SEL5;1;R8C13_B1;R8C13_X07_B1;1;R8C12_S27;R8C12_W131_S270;1;R14C10_D3;R14C10_X06_D3;1;R9C9_SEL6;R9C9_X08_SEL6;1;R11C9_D1;R11C9_X06_D1;1;R7C17_SEL0;R7C17_X08_SEL0;1;R9C14_SEL2;R9C14_E261_SEL2;1;R12C16_B0;R12C16_S212_B0;1;R8C13_A6;R8C13_E130_A6;1;R8C18_N21;R8C18_E212_N210;1;R6C18_X06;R6C18_N212_X06;1;R6C18_D3;R6C18_X06_D3;1;R11C10_D3;R11C10_X08_D3;1;R9C9_SEL4;R9C9_X08_SEL4;1;R9C9_SEL2;R9C9_X08_SEL2;1;R6C11_X02;R6C11_W231_X02;1;R6C11_SEL5;R6C11_X02_SEL5;1;R13C10_S27;R13C10_W271_S270;1;R9C17_X03;R9C17_E262_X03;1;R9C17_SEL1;R9C17_X03_SEL1;1;R9C9_S27;R9C9_W272_S270;1;R11C9_E27;R11C9_S272_E270;1;R9C16_S26;R9C16_E261_S260;1;R12C17_E26;R12C17_S261_E260;1;R10C10_W22;R10C10_W272_W220;1;R9C15_E26;R9C15_E262_E260;1;R15C16_E27;R15C16_S272_E270;1;R12C18_C0;R12C18_E261_C0;1;R15C17_N27;R15C17_E271_N270;1;R14C16_X06;R14C16_S271_X06;1;R7C14_SEL1;R7C14_X01_SEL1;1;R12C9_D2;R12C9_X08_D2;1;R8C9_SEL2;R8C9_W261_SEL2;1;R7C16_E20;R7C16_N201_E200;1;R7C17_X05;R7C17_E201_X05;1;R7C17_SEL4;R7C17_X05_SEL4;1;R12C11_C3;R12C11_S261_C3;1;R11C16_X02;R11C16_S211_X02;1;R9C11_W27;R9C11_W262_W270;1;R14C18_SEL4;R14C18_X05_SEL4;1;R11C10_D0;R11C10_X08_D0;1;R8C17_B3;R8C17_E211_B3;1;R11C12_C5;R11C12_S221_C5;1;R14C15_E24;R14C15_S242_E240;1;R14C17_X07;R14C17_E242_X07;1;R11C9_D0;R11C9_E270_D0;1;R14C17_SEL6;R14C17_X07_SEL6;1;R11C15_SEL5;R11C15_X03_SEL5;1;R6C12_W23;R6C12_N232_W230;1;R6C10_X02;R6C10_W232_X02;1;R6C10_SEL5;R6C10_X02_SEL5;1;R12C9_S26;R12C9_W261_S260;1;R11C14_SEL6;R11C14_E261_SEL6;1;R10C10_S23;R10C10_S232_S230;1;R11C10_X08;R11C10_S231_X08;1;R11C10_D1;R11C10_X08_D1;1;R11C14_SEL4;R11C14_X06_SEL4;1;R8C17_C4;R8C17_X06_C4;1;R7C16_SEL6;R7C16_X07_SEL6;1;R12C16_E21;R12C16_S212_E210;1;R12C18_X02;R12C18_E212_X02;1;R12C18_C1;R12C18_X02_C1;1;R7C15_SEL5;R7C15_X03_SEL5;1;R9C19_SEL2;R9C19_X06_SEL2;1;R9C13_E26;R9C13_S121_E260;1;R9C14_SEL6;R9C14_E261_SEL6;1;R12C10_S27;R12C10_S262_S270;1;R14C10_X06;R14C10_S272_X06;1;R14C10_D0;R14C10_X06_D0;1;R14C10_D2;R14C10_E260_D2;1;R14C10_E26;R14C10_S262_E260;1;R9C14_SEL4;R9C14_E261_SEL4;1;R13C13_B5;R13C13_S272_B5;1;R10C10_S26;R10C10_S232_S260;1;R11C12_E27;R11C12_S271_E270;1;R11C13_A2;R11C13_E271_A2;1;R7C15_E27;R7C15_E262_E270;1;R7C17_X08;R7C17_E272_X08;1;R7C17_SEL6;R7C17_X08_SEL6;1;R14C17_SEL0;R14C17_X06_SEL0;1;R7C9_C0;R7C9_N261_C0;1;R13C11_W27;R13C11_W272_W270;1;R9C18_SEL4;R9C18_X08_SEL4;1;R9C18_SEL0;R9C18_X08_SEL0;1;R9C9_X08;R9C9_W272_X08;1;R7C9_X03;R7C9_N261_X03;1;R7C9_D2;R7C9_X03_D2;1;R8C17_S21;R8C17_E211_S210;1;R10C17_S24;R10C17_S212_S240;1;R11C17_X05;R11C17_S241_X05;1;R11C17_SEL2;R11C17_X05_SEL2;1;R14C17_SEL4;R14C17_X06_SEL4;1;R8C9_SEL6;R8C9_W261_SEL6;1;R7C13_E26;R7C13_N121_E260;1;R7C15_X03;R7C15_E262_X03;1;R7C15_SEL1;R7C15_X03_SEL1;1;R9C18_X08;R9C18_S211_X08;1;R9C18_SEL2;R9C18_X08_SEL2;1;R8C9_SEL4;R8C9_W261_SEL4;1;R14C17_X06;R14C17_N271_X06;1;R14C16_SEL6;R14C16_X05_SEL6;1;R9C16_E20;R9C16_S201_E200;1;R13C16_E24;R13C16_S241_E240;1;R13C17_X03;R13C17_E241_X03;1;R13C17_B5;R13C17_X03_B5;1;R8C18_S21;R8C18_E212_S210;1;R9C18_E21;R9C18_S211_E210;1;R9C19_X06;R9C19_E211_X06;1;R9C19_SEL4;R9C19_X06_SEL4;1;R8C17_X06;R8C17_E211_X06;1;R8C17_C7;R8C17_X06_C7;1;R8C15_SEL4;R8C15_X05_SEL4;1;R12C16_S24;R12C16_S212_S240;1;R14C16_X05;R14C16_S242_X05;1;R9C11_X03;R9C11_W262_X03;1;R9C11_SEL1;R9C11_X03_SEL1;1;R13C13_E27;R13C13_S272_E270;1;R13C15_X08;R13C15_E272_X08;1;R13C15_B5;R13C15_X08_B5;1;R11C13_E26;R11C13_S262_E260;1;R11C15_E26;R11C15_E262_E260;1;R11C17_SEL0;R11C17_E262_SEL0;1;R8C10_S23;R8C10_W232_S230;1;R11C17_SEL4;R11C17_E262_SEL4;1;R6C10_SEL1;R6C10_X02_SEL1;1;R12C9_X08;R12C9_S272_X08;1;R12C9_D1;R12C9_X08_D1;1;R8C9_N26;R8C9_W261_N260;1;R6C9_C1;R6C9_N262_C1;1;R8C16_E21;R8C16_E202_E210;1;R8C17_B6;R8C17_E211_B6;1;R7C16_SEL0;R7C16_X07_SEL0;1;R8C14_N20;R8C14_E101_N200;1;R7C14_X01;R7C14_N201_X01;1;R7C14_SEL5;R7C14_X01_SEL5;1;R8C9_S26;R8C9_W261_S260;1;R11C16_X03;R11C16_E261_X03;1;R11C16_SEL1;R11C16_X03_SEL1;1;R13C9_W22;R13C9_W272_W220;1;R8C12_W23;R8C12_W131_W230;1;R8C10_W26;R8C10_W232_W260;1;R8C9_SEL0;R8C9_W261_SEL0;1;R11C15_X03;R11C15_E241_X03;1;R6C9_C0;R6C9_N262_C0;1;R6C16_E20;R6C16_N202_E200;1;R6C18_D1;R6C18_E202_D1;1;R8C13_B7;R8C13_W130_B7;1;R13C9_SEL1;R13C9_S261_SEL1;1;R14C16_SEL4;R14C16_X05_SEL4;1;R9C11_SEL5;R9C11_X03_SEL5;1;R8C16_N20;R8C16_E202_N200;1;R7C16_X07;R7C16_N201_X07;1;R7C16_SEL4;R7C16_X07_SEL4;1;R9C13_S26;R9C13_S121_S260;1;R11C13_C3;R11C13_S262_C3;1;R12C15_S24;R12C15_E241_S240;1;R13C15_E24;R13C15_S241_E240;1;R13C15_B6;R13C15_E240_B6;1;R9C14_SEL0;R9C14_E261_SEL0;1;R11C17_SEL6;R11C17_X05_SEL6;1;R8C14_S24;R8C14_E101_S240;1;R10C14_S25;R10C14_S242_S250;1;R11C14_X06;R11C14_S251_X06;1;R11C14_SEL2;R11C14_X06_SEL2;1;R9C13_W26;R9C13_S121_W260;1;R9C12_C1;R9C12_W261_C1;1;R8C16_S20;R8C16_E202_S200;1;R10C16_S21;R10C16_S202_S210;1;R10C9_S27;R10C9_S262_S270;1;R9C10_SEL5;R9C10_N261_SEL5;1;R9C16_SEL5;R9C16_X03_SEL5;1;R13C11_C1;R13C11_X04_C1;1;R13C10_SEL5;R13C10_S261_SEL5;1;R11C11_B6;R11C11_X07_B6;1;R13C11_C0;R13C11_S262_C0;1;R8C14_E20;R8C14_E101_E200;1;R8C15_X05;R8C15_E201_X05;1;R8C15_SEL0;R8C15_X05_SEL0;1;R11C13_S27;R11C13_S262_S270;1;R11C14_E24;R11C14_S241_E240;1;R13C12_C7;R13C12_S221_C7;1;R7C9_D1;R7C9_X03_D1;1;R13C10_SEL1;R13C10_S261_SEL1;1;R8C13_E10;R8C13_Q4_E100;1;R8C13_C0;R8C13_E100_C0;1;R12C10_W26;R12C10_S262_W260;1;R12C12_C6;R12C12_X08_C6;1;R12C14_S25;R12C14_S252_S250;1;R13C14_A1;R13C14_S251_A1;1;R8C15_SEL2;R8C15_X05_SEL2;1;R6C14_X03;R6C14_E241_X03;1;R6C14_B3;R6C14_X03_B3;1;R7C13_C0;R7C13_N121_C0;1;R9C13_D3;R9C13_S121_D3;1;R9C13_D2;R9C13_S121_D2;1;R9C13_D0;R9C13_S121_D0;1;R9C13_D1;R9C13_S121_D1;1;R8C13_SN20;R8C13_Q4_SN20;1;R9C13_B6;R9C13_S121_B6;1;R8C17_C5;R8C17_X06_C5;1;R8C13_E13;R8C13_Q4_E130;1;R12C15_A3;R12C15_E251_A3;1;R12C11_C2;R12C11_S261_C2;1;R11C12_C4;R11C12_S221_C4;1;R12C14_E24;R12C14_S242_E240;1;R10C12_W27;R10C12_S272_W270;1;R9C16_E25;R9C16_E242_E250;1;R8C13_X07;R8C13_Q4_X07;1;R12C12_X08;R12C12_S272_X08;1;R12C16_X08;R12C16_E252_X08;1;R12C16_C6;R12C16_X08_C6;1;R8C13_W13;R8C13_Q4_W130;1;R8C12_N23;R8C12_W131_N230;1;R7C12_A7;R7C12_N231_A7;1;R9C18_E20;R9C18_E252_E200;1;R10C14_S24;R10C14_S242_S240;1;R12C14_E25;R12C14_S252_E250;1;R9C11_S26;R9C11_W262_S260;1;R7C16_SEL2;R7C16_X07_SEL2;1;R11C11_S26;R11C11_S262_S260;1;R8C13_N24;R8C13_Q4_N240;1;R6C13_E24;R6C13_N242_E240;1;R10C12_S22;R10C12_S272_S220;1;R9C19_SEL6;R9C19_X06_SEL6;1;R8C13_Q4;;1;R11C15_SEL1;R11C15_X03_SEL1;1;R11C11_X07;R11C11_S262_X07;1;R13C13_W27;R13C13_S272_W270;1;R13C11_X04;R13C11_W272_X04;1;R12C10_S26;R12C10_S232_S260;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3883167 ] ,
          "attributes": {
            "ROUTING": "R14C17_D3;R14C17_S201_D3;1;R7C9_C3;R7C9_W220_C3;1;R8C11_W22;R8C11_W272_W220;1;R8C9_D7;R8C9_W222_D7;1;R8C11_N27;R8C11_W272_N270;1;R6C11_X08;R6C11_N272_X08;1;R6C11_SEL6;R6C11_X08_SEL6;1;R11C11_X01;R11C11_S202_X01;1;R11C11_A6;R11C11_X01_A6;1;R12C9_X02;R12C9_S211_X02;1;R12C12_A0;R12C12_X01_A0;1;R6C10_X06;R6C10_N272_X06;1;R9C17_SEL4;R9C17_X05_SEL4;1;R11C13_B6;R11C13_W211_B6;1;R13C10_SEL0;R13C10_X08_SEL0;1;R11C9_S21;R11C9_W212_S210;1;R13C10_SEL4;R13C10_X06_SEL4;1;R8C13_B0;R8C13_X04_B0;1;R11C13_B3;R11C13_X03_B3;1;R11C12_B4;R11C12_X03_B4;1;R12C16_A0;R12C16_X01_A0;1;R13C15_A5;R13C15_N212_A5;1;R9C9_D7;R9C9_W202_D7;1;R14C16_D5;R14C16_S241_D5;1;R11C16_SEL4;R11C16_X05_SEL4;1;R11C16_S21;R11C16_S202_S210;1;R11C13_A4;R11C13_W251_A4;1;R13C10_X06;R13C10_W211_X06;1;R8C9_D6;R8C9_X07_D6;1;R6C11_SEL0;R6C11_X07_SEL0;1;R14C10_C0;R14C10_X02_C0;1;R13C9_SEL0;R13C9_X06_SEL0;1;R6C10_SEL2;R6C10_X05_SEL2;1;R7C15_SEL2;R7C15_X05_SEL2;1;R14C16_D3;R14C16_S201_D3;1;R6C9_B1;R6C9_X04_B1;1;R7C12_N20;R7C12_W201_N200;1;R6C12_W20;R6C12_N201_W200;1;R6C10_X05;R6C10_W202_X05;1;R6C10_SEL6;R6C10_X05_SEL6;1;R8C13_W27;R8C13_W272_W270;1;R9C12_B0;R9C12_X05_B0;1;R13C9_SEL2;R13C9_X06_SEL2;1;R11C12_A6;R11C12_X03_A6;1;R14C16_D6;R14C16_S241_D6;1;R11C16_W20;R11C16_S202_W200;1;R12C16_X01;R12C16_S201_X01;1;R14C17_D6;R14C17_S241_D6;1;R9C12_X05;R9C12_W201_X05;1;R9C12_B1;R9C12_X05_B1;1;R9C10_SEL2;R9C10_X05_SEL2;1;R13C9_SEL4;R13C9_X06_SEL4;1;R9C16_SEL6;R9C16_X05_SEL6;1;R8C9_D0;R8C9_N201_D0;1;R14C17_D0;R14C17_S201_D0;1;R13C13_C0;R13C13_X01_C0;1;R8C17_X02;R8C17_E232_X02;1;R8C17_A3;R8C17_X02_A3;1;R9C9_X05;R9C9_W202_X05;1;R9C9_C4;R9C9_X05_C4;1;R13C12_B6;R13C12_E211_B6;1;R12C16_A7;R12C16_X01_A7;1;R13C9_SEL6;R13C9_X06_SEL6;1;R14C17_D7;R14C17_S241_D7;1;R7C9_N21;R7C9_W212_N210;1;R9C10_SEL6;R9C10_X05_SEL6;1;R14C10_C2;R14C10_X02_C2;1;R6C13_W20;R6C13_N201_W200;1;R6C11_X05;R6C11_W202_X05;1;R6C11_SEL4;R6C11_X05_SEL4;1;R8C15_S83;R8C15_N131_S830;1;R12C15_W25;R12C15_S834_W250;1;R14C10_C3;R14C10_X02_C3;1;R8C10_N27;R8C10_W271_N270;1;R9C10_SEL4;R9C10_X05_SEL4;1;R12C9_C2;R12C9_X02_C2;1;R13C17_S20;R13C17_S202_S200;1;R14C17_D1;R14C17_S201_D1;1;R7C15_SEL0;R7C15_X05_SEL0;1;R13C13_A5;R13C13_S200_A5;1;R9C9_D5;R9C9_W202_D5;1;R12C12_B6;R12C12_E211_B6;1;R9C9_D2;R9C9_W202_D2;1;R13C14_W20;R13C14_S202_W200;1;R13C13_X01;R13C13_W201_X01;1;R13C13_C1;R13C13_X01_C1;1;R12C12_X01;R12C12_S201_X01;1;R11C9_C3;R11C9_X02_C3;1;R13C11_E21;R13C11_S212_E210;1;R13C12_B7;R13C12_E211_B7;1;R8C13_X04;R8C13_W272_X04;1;R8C9_X07;R8C9_N201_X07;1;R8C9_D4;R8C9_X07_D4;1;R12C9_C3;R12C9_X02_C3;1;R6C10_SEL4;R6C10_X06_SEL4;1;R8C11_W27;R8C11_W272_W270;1;R7C14_SEL6;R7C14_X07_SEL6;1;R13C10_X08;R13C10_S212_X08;1;R6C11_SEL2;R6C11_X08_SEL2;1;R8C9_D1;R8C9_N201_D1;1;R9C11_SEL6;R9C11_X05_SEL6;1;R7C15_SEL4;R7C15_X05_SEL4;1;R9C17_SEL6;R9C17_X05_SEL6;1;R11C16_SEL0;R11C16_X05_SEL0;1;R9C17_SEL2;R9C17_X05_SEL2;1;R12C18_B0;R12C18_E211_B0;1;R11C9_C0;R11C9_X01_C0;1;R11C9_X01;R11C9_S202_X01;1;R9C16_SEL0;R9C16_X05_SEL0;1;R8C15_E23;R8C15_N131_E230;1;R8C17_B7;R8C17_E232_B7;1;R14C16_D4;R14C16_S241_D4;1;R7C14_SEL4;R7C14_X07_SEL4;1;R13C17_X08;R13C17_S212_X08;1;R13C17_B4;R13C17_X08_B4;1;R12C18_B1;R12C18_E211_B1;1;R8C13_A7;R8C13_W272_A7;1;R13C10_S21;R13C10_W211_S210;1;R14C10_X02;R14C10_S211_X02;1;R14C10_C1;R14C10_X02_C1;1;R9C11_SEL2;R9C11_X05_SEL2;1;R11C16_SEL2;R11C16_X05_SEL2;1;R9C16_X05;R9C16_E201_X05;1;R9C16_SEL2;R9C16_X05_SEL2;1;R14C17_D4;R14C17_S241_D4;1;R9C9_D6;R9C9_W202_D6;1;R7C15_X05;R7C15_N202_X05;1;R7C15_SEL6;R7C15_X05_SEL6;1;R14C17_D5;R14C17_S241_D5;1;R9C9_D3;R9C9_W202_D3;1;R7C9_X02;R7C9_W212_X02;1;R7C9_C2;R7C9_X02_C2;1;R12C9_C1;R12C9_X02_C1;1;R11C12_B5;R11C12_X03_B5;1;R11C12_X03;R11C12_S202_X03;1;R7C9_N27;R7C9_W272_N270;1;R7C11_W27;R7C11_N271_W270;1;R7C9_X01;R7C9_N202_X01;1;R9C16_SEL4;R9C16_X05_SEL4;1;R7C11_N20;R7C11_W202_N200;1;R6C11_X07;R6C11_N201_X07;1;R7C14_SEL2;R7C14_X07_SEL2;1;R11C15_SEL6;R11C15_X05_SEL6;1;R11C9_X02;R11C9_W212_X02;1;R11C15_SEL2;R11C15_X05_SEL2;1;R9C11_SEL0;R9C11_X05_SEL0;1;R9C11_X05;R9C11_W202_X05;1;R9C11_SEL4;R9C11_X05_SEL4;1;R9C17_E21;R9C17_E202_E210;1;R9C18_N21;R9C18_E211_N210;1;R7C18_N24;R7C18_N212_N240;1;R6C18_C3;R6C18_N241_C3;1;R9C17_X05;R9C17_E202_X05;1;R9C17_SEL0;R9C17_X05_SEL0;1;R7C17_N20;R7C17_E202_N200;1;R6C17_E20;R6C17_N201_E200;1;R6C18_X01;R6C18_E201_X01;1;R6C18_C1;R6C18_X01_C1;1;R13C10_SEL2;R13C10_X08_SEL2;1;R12C9_C0;R12C9_X02_C0;1;R11C10_X01;R11C10_W201_X01;1;R9C11_W20;R9C11_W202_W200;1;R11C17_S20;R11C17_S202_S200;1;R13C9_X06;R13C9_W212_X06;1;R11C11_W21;R11C11_W202_W210;1;R11C10_S21;R11C10_W211_S210;1;R8C15_W27;R8C15_N131_W270;1;R7C9_C1;R7C9_X01_C1;1;R11C10_C1;R11C10_X01_C1;1;R11C9_C1;R11C9_X01_C1;1;R11C16_S20;R11C16_S202_S200;1;R12C16_X07;R12C16_S201_X07;1;R12C16_B6;R12C16_X07_B6;1;R11C15_SEL0;R11C15_X05_SEL0;1;R8C17_B5;R8C17_X01_B5;1;R13C17_A5;R13C17_X05_A5;1;R13C17_X05;R13C17_S202_X05;1;R14C17_D2;R14C17_S201_D2;1;R13C10_SEL6;R13C10_X08_SEL6;1;R9C10_X05;R9C10_W201_X05;1;R11C10_C2;R11C10_X01_C2;1;R13C13_S20;R13C13_W201_S200;1;R13C14_B4;R13C14_X01_B4;1;R9C17_N20;R9C17_E202_N200;1;R8C17_B4;R8C17_E232_B4;1;R9C9_D1;R9C9_W202_D1;1;R11C17_S21;R11C17_S202_S210;1;R13C17_S24;R13C17_S212_S240;1;R12C11_E21;R12C11_S211_E210;1;R9C9_D0;R9C9_W202_D0;1;R8C17_X01;R8C17_N201_X01;1;R8C17_A6;R8C17_X01_A6;1;R6C9_B0;R6C9_N211_B0;1;R11C15_SEL4;R11C15_X05_SEL4;1;R11C16_X05;R11C16_S202_X05;1;R11C16_SEL6;R11C16_X05_SEL6;1;R7C13_W20;R7C13_N202_W200;1;R7C11_W21;R7C11_W202_W210;1;R11C9_C2;R11C9_X01_C2;1;R11C10_C0;R11C10_X01_C0;1;R6C10_SEL0;R6C10_X06_SEL0;1;R9C14_N20;R9C14_W201_N200;1;R7C14_X07;R7C14_N202_X07;1;R7C14_SEL0;R7C14_X07_SEL0;1;R12C17_E21;R12C17_S211_E210;1;R7C13_N20;R7C13_W202_N200;1;R13C11_W21;R13C11_S212_W210;1;R11C12_S20;R11C12_S202_S200;1;R11C14_W21;R11C14_W202_W210;1;R9C15_C6;R9C15_N130_C6;1;R7C13_X01;R7C13_W202_X01;1;R7C13_C3;R7C13_X01_C3;1;R9C14_D4;R9C14_W201_D4;1;R9C14_D7;R9C14_W201_D7;1;R9C14_D0;R9C14_W201_D0;1;R9C14_D6;R9C14_W201_D6;1;R9C14_D3;R9C14_W201_D3;1;R9C14_D5;R9C14_W201_D5;1;R9C13_C1;R9C13_W242_C1;1;R9C13_C3;R9C13_W242_C3;1;R11C15_X05;R11C15_E201_X05;1;R6C14_B4;R6C14_X01_B4;1;R8C15_D6;R8C15_N131_D6;1;R8C15_D2;R8C15_N201_D2;1;R8C15_D5;R8C15_N131_D5;1;R8C15_D7;R8C15_N131_D7;1;R9C15_N13;R9C15_Q0_N130;1;R8C15_D4;R8C15_N131_D4;1;R8C15_D0;R8C15_N201_D0;1;R8C15_D1;R8C15_N201_D1;1;R8C15_D3;R8C15_N201_D3;1;R8C15_W20;R8C15_N201_W200;1;R8C13_N20;R8C13_W202_N200;1;R8C13_A1;R8C13_N200_A1;1;R9C14_D1;R9C14_W201_D1;1;R7C14_N20;R7C14_W201_N200;1;R9C15_W24;R9C15_N130_W240;1;R9C13_A6;R9C13_W200_A6;1;R13C15_A6;R13C15_W200_A6;1;R14C16_D1;R14C16_S201_D1;1;R13C16_S20;R13C16_S202_S200;1;R11C14_D2;R11C14_S202_D2;1;R11C14_D3;R11C14_S202_D3;1;R11C14_D5;R11C14_X07_D5;1;R11C14_D7;R11C14_X07_D7;1;R11C14_X07;R11C14_S202_X07;1;R9C14_S20;R9C14_W201_S200;1;R11C14_D0;R11C14_S202_D0;1;R11C17_D3;R11C17_S202_D3;1;R9C17_S20;R9C17_E202_S200;1;R11C17_X07;R11C17_S202_X07;1;R11C17_D6;R11C17_X07_D6;1;R11C17_D0;R11C17_S202_D0;1;R11C17_D4;R11C17_X07_D4;1;R11C17_D5;R11C17_X07_D5;1;R11C17_D1;R11C17_S202_D1;1;R13C14_X01;R13C14_S202_X01;1;R9C13_C0;R9C13_W242_C0;1;R11C14_D1;R11C14_S202_D1;1;R17C15_N20;R17C15_S808_N200;1;R7C16_D6;R7C16_E201_D6;1;R12C14_N25;R12C14_W251_N250;1;R9C9_N20;R9C9_W202_N200;1;R8C9_D2;R8C9_N201_D2;1;R11C14_D6;R11C14_X07_D6;1;R7C16_D1;R7C16_E201_D1;1;R7C15_E20;R7C15_N202_E200;1;R7C16_D5;R7C16_E201_D5;1;R7C16_D2;R7C16_E201_D2;1;R7C16_D0;R7C16_E201_D0;1;R7C16_D3;R7C16_E201_D3;1;R7C16_D4;R7C16_E201_D4;1;R7C16_D7;R7C16_E201_D7;1;R11C17_D2;R11C17_S202_D2;1;R11C17_C7;R11C17_S202_C7;1;R6C14_X01;R6C14_N201_X01;1;R11C10_C3;R11C10_X01_C3;1;R7C15_W20;R7C15_N202_W200;1;R13C16_S24;R13C16_S212_S240;1;R9C13_S20;R9C13_W202_S200;1;R11C13_X03;R11C13_S202_X03;1;R9C15_N20;R9C15_Q0_N200;1;R9C12_S20;R9C12_W201_S200;1;R13C11_B1;R13C11_S212_B1;1;R9C18_D3;R9C18_E201_D3;1;R9C18_D2;R9C18_E201_D2;1;R9C14_D2;R9C14_W201_D2;1;R9C17_E20;R9C17_E202_E200;1;R15C15_N21;R15C15_N202_N210;1;R9C18_D1;R9C18_E201_D1;1;R9C15_E20;R9C15_Q0_E200;1;R9C18_D0;R9C18_E201_D0;1;R9C18_D7;R9C18_E201_D7;1;R9C18_D5;R9C18_E201_D5;1;R11C14_E20;R11C14_S202_E200;1;R9C18_D4;R9C18_E201_D4;1;R9C18_D6;R9C18_E201_D6;1;R11C11_W20;R11C11_W202_W200;1;R11C14_W25;R11C14_N251_W250;1;R9C13_C2;R9C13_W242_C2;1;R6C9_X04;R6C9_N271_X04;1;R14C16_D0;R14C16_S201_D0;1;R11C13_W20;R11C13_S202_W200;1;R9C9_S20;R9C9_W202_S200;1;R9C16_S20;R9C16_E201_S200;1;R9C15_S80;R9C15_Q0_S800;1;R9C10_SEL0;R9C10_X05_SEL0;1;R13C15_W20;R13C15_S804_W200;1;R14C16_D2;R14C16_S201_D2;1;R9C15_W20;R9C15_Q0_W200;1;R9C13_N20;R9C13_W202_N200;1;R7C13_X07;R7C13_N202_X07;1;R7C13_B0;R7C13_X07_B0;1;R12C16_B1;R12C16_X07_B1;1;R11C14_D4;R11C14_X07_D4;1;R7C9_W22;R7C9_W272_W220;1;R13C11_B0;R13C11_S212_B0;1;R7C9_B0;R7C9_W212_B0;1;R9C15_Q0;;1;R11C14_S20;R11C14_S202_S200;1;R14C16_D7;R14C16_S241_D7;1;R9C13_W20;R9C13_W202_W200;1;R9C11_S20;R9C11_W202_S200;1;R11C11_S21;R11C11_S202_S210;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3883157 ] ,
          "attributes": {
            "ROUTING": "R14C17_C3;R14C17_X02_C3;1;R6C10_D5;R6C10_W221_D5;1;R8C11_N24;R8C11_W242_N240;1;R6C11_D6;R6C11_N242_D6;1;R8C9_C4;R8C9_X06_C4;1;R8C11_N26;R8C11_W262_N260;1;R6C11_X03;R6C11_N262_X03;1;R6C11_D1;R6C11_X03_D1;1;R7C9_B3;R7C9_N231_B3;1;R8C9_S23;R8C9_W232_S230;1;R8C9_C6;R8C9_S230_C6;1;R6C14_N24;R6C14_N212_N240;1;R6C14_B5;R6C14_N240_B5;1;R14C17_C2;R14C17_X02_C2;1;R13C9_D2;R13C9_E202_D2;1;R13C17_B0;R13C17_W250_B0;1;R8C11_N22;R8C11_W222_N220;1;R13C9_D6;R13C9_X07_D6;1;R12C16_S25;R12C16_E251_S250;1;R6C11_D3;R6C11_X03_D3;1;R6C11_W22;R6C11_N222_W220;1;R13C10_D6;R13C10_E221_D6;1;R8C17_A7;R8C17_E252_A7;1;R14C11_W20;R14C11_W252_W200;1;R12C9_B1;R12C9_W212_B1;1;R13C9_D5;R13C9_N260_D5;1;R12C12_S21;R12C12_W211_S210;1;R13C12_A7;R13C12_S211_A7;1;R13C12_A6;R13C12_X06_A6;1;R12C16_A6;R12C16_E251_A6;1;R6C10_S26;R6C10_W261_S260;1;R11C17_C3;R11C17_X01_C3;1;R11C17_C0;R11C17_N220_C0;1;R13C10_D4;R13C10_X02_D4;1;R8C9_B3;R8C9_W232_B3;1;R13C9_D4;R13C9_X07_D4;1;R13C13_B1;R13C13_X04_B1;1;R13C16_B1;R13C16_X04_B1;1;R14C17_C6;R14C17_X08_C6;1;R9C10_D3;R9C10_W221_D3;1;R8C9_N23;R8C9_W232_N230;1;R12C17_X04;R12C17_E252_X04;1;R13C10_D1;R13C10_N201_D1;1;R12C11_S21;R12C11_W212_S210;1;R14C11_W21;R14C11_S212_W210;1;R14C10_B2;R14C10_W211_B2;1;R13C9_N26;R13C9_W834_N260;1;R12C9_B2;R12C9_W212_B2;1;R14C10_N20;R14C10_W201_N200;1;R8C13_W81;R8C13_W212_W810;1;R8C9_N22;R8C9_W814_N220;1;R9C9_C5;R9C9_W262_C5;1;R9C11_D6;R9C11_W260_D6;1;R9C9_C3;R9C9_W262_C3;1;R13C12_X06;R13C12_W231_X06;1;R13C14_S25;R13C14_W251_S250;1;R13C14_B3;R13C14_S250_B3;1;R11C14_C2;R11C14_W220_C2;1;R12C13_W81;R12C13_W212_W810;1;R12C9_S22;R12C9_W814_S220;1;R13C9_D1;R13C9_S221_D1;1;R12C17_B7;R12C17_N250_B7;1;R9C9_C1;R9C9_X01_C1;1;R12C13_W23;R12C13_S231_W230;1;R13C16_X04;R13C16_S251_X04;1;R13C16_B0;R13C16_X04_B0;1;R7C9_B2;R7C9_W240_B2;1;R12C13_W21;R12C13_W212_W210;1;R9C11_D7;R9C11_W222_D7;1;R12C15_B1;R12C15_S212_B1;1;R11C9_B1;R11C9_W232_B1;1;R12C9_B0;R12C9_W212_B0;1;R6C9_X01;R6C9_N222_X01;1;R11C13_S23;R11C13_S222_S230;1;R13C13_B0;R13C13_S232_B0;1;R13C9_X07;R13C9_S221_X07;1;R13C5_E25;R13C5_W838_E250;1;R9C11_D1;R9C11_W222_D1;1;R6C10_D7;R6C10_E221_D7;1;R14C17_X02;R14C17_S252_X02;1;R10C15_S21;R10C15_S111_S210;1;R13C13_W23;R13C13_S232_W230;1;R13C7_E20;R13C7_E252_E200;1;R8C13_W24;R8C13_W212_W240;1;R14C10_B3;R14C10_S250_B3;1;R9C13_S22;R9C13_W222_S220;1;R11C13_X05;R11C13_S222_X05;1;R11C13_A3;R11C13_X05_A3;1;R13C17_W25;R13C17_S251_W250;1;R14C15_E25;R14C15_S252_E250;1;R14C10_S25;R14C10_W251_S250;1;R14C16_C0;R14C16_X04_C0;1;R14C16_C1;R14C16_X04_C1;1;R6C18_X04;R6C18_N251_X04;1;R6C18_B1;R6C18_X04_B1;1;R14C16_X08;R14C16_E251_X08;1;R12C18_A0;R12C18_S251_A0;1;R8C13_W26;R8C13_W262_W260;1;R8C9_N24;R8C9_W242_N240;1;R8C13_N22;R8C13_W222_N220;1;R11C9_B2;R11C9_W232_B2;1;R14C13_W25;R14C13_W252_W250;1;R6C9_A0;R6C9_S271_A0;1;R9C18_C3;R9C18_E242_C3;1;R9C16_E24;R9C16_E101_E240;1;R9C18_C2;R9C18_E242_C2;1;R14C17_C4;R14C17_X08_C4;1;R14C17_C7;R14C17_X08_C7;1;R9C11_D2;R9C11_W222_D2;1;R7C9_B1;R7C9_W250_B1;1;R12C17_N25;R12C17_E252_N250;1;R6C9_E22;R6C9_N222_E220;1;R8C9_B5;R8C9_W232_B5;1;R6C10_D3;R6C10_E221_D3;1;R8C9_C7;R8C9_W242_C7;1;R11C14_C1;R11C14_N220_C1;1;R11C14_C0;R11C14_N220_C0;1;R9C9_C0;R9C9_W262_C0;1;R11C14_W22;R11C14_S222_W220;1;R13C17_A4;R13C17_E251_A4;1;R6C10_D0;R6C10_S260_D0;1;R14C17_C5;R14C17_X08_C5;1;R9C12_X01;R9C12_W221_X01;1;R9C12_A1;R9C12_X01_A1;1;R11C11_E23;R11C11_S232_E230;1;R11C12_B7;R11C12_E231_B7;1;R11C10_B3;R11C10_W231_B3;1;R8C9_C1;R8C9_N220_C1;1;R8C13_W22;R8C13_W222_W220;1;R8C11_W23;R8C11_W222_W230;1;R9C9_C6;R9C9_W262_C6;1;R9C11_D5;R9C11_W222_D5;1;R7C11_W24;R7C11_N241_W240;1;R13C10_D0;R13C10_N201_D0;1;R9C12_A0;R9C12_X01_A0;1;R12C12_A6;R12C12_S210_A6;1;R12C11_W21;R12C11_W212_W210;1;R12C16_A1;R12C16_E251_A1;1;R11C13_X01;R11C13_W222_X01;1;R11C13_B5;R11C13_X01_B5;1;R14C17_X08;R14C17_E252_X08;1;R6C18_B3;R6C18_X04_B3;1;R9C10_D6;R9C10_X07_D6;1;R8C15_E25;R8C15_N111_E250;1;R8C17_A5;R8C17_E252_A5;1;R12C17_B2;R12C17_X04_B2;1;R9C9_X01;R9C9_W222_X01;1;R9C9_C2;R9C9_X01_C2;1;R6C16_D0;R6C16_N221_D0;1;R9C10_S23;R9C10_W231_S230;1;R11C10_B1;R11C10_S232_B1;1;R9C9_N26;R9C9_W262_N260;1;R8C9_C0;R8C9_N261_C0;1;R8C9_C2;R8C9_N261_C2;1;R9C11_D3;R9C11_W222_D3;1;R9C11_W26;R9C11_W232_W260;1;R9C9_C7;R9C9_W262_C7;1;R11C18_S22;R11C18_E221_S220;1;R12C18_X01;R12C18_S221_X01;1;R12C18_A1;R12C18_X01_A1;1;R6C11_W26;R6C11_N262_W260;1;R13C16_E25;R13C16_S251_E250;1;R11C17_C2;R11C17_X01_C2;1;R11C10_B2;R11C10_W231_B2;1;R13C13_W83;R13C13_W252_W830;1;R12C15_W21;R12C15_S212_W210;1;R14C11_W25;R14C11_W252_W250;1;R13C10_D3;R13C10_E221_D3;1;R12C17_S25;R12C17_E252_S250;1;R13C9_E22;R13C9_S221_E220;1;R14C10_B0;R14C10_X04_B0;1;R12C11_W23;R12C11_W232_W230;1;R12C9_B3;R12C9_W232_B3;1;R11C9_B0;R11C9_W232_B0;1;R9C11_S23;R9C11_W232_S230;1;R7C9_W25;R7C9_W242_W250;1;R14C10_X04;R14C10_W251_X04;1;R14C10_B1;R14C10_X04_B1;1;R5C11_W27;R5C11_N271_W270;1;R5C9_S27;R5C9_W272_S270;1;R8C11_W24;R8C11_W242_W240;1;R9C11_W23;R9C11_W232_W230;1;R7C16_N22;R7C16_E221_N220;1;R6C9_A1;R6C9_X01_A1;1;R9C9_B4;R9C9_X01_B4;1;R9C10_C7;R9C10_W261_C7;1;R14C15_W25;R14C15_S252_W250;1;R9C11_W22;R9C11_W222_W220;1;R9C10_D1;R9C10_W221_D1;1;R11C13_W23;R11C13_W222_W230;1;R11C11_W23;R11C11_W232_W230;1;R11C10_B0;R11C10_W231_B0;1;R9C15_B6;R9C15_X05_B6;1;R6C11_N27;R6C11_N262_N270;1;R8C14_B1;R8C14_W211_B1;1;R8C14_C3;R8C14_W261_C3;1;R9C14_C4;R9C14_X05_C4;1;R9C14_C3;R9C14_X01_C3;1;R9C14_C0;R9C14_X01_C0;1;R9C14_C5;R9C14_X05_C5;1;R9C14_C7;R9C14_X05_C7;1;R9C14_X05;R9C14_W221_X05;1;R9C14_C6;R9C14_X05_C6;1;R9C14_X01;R9C14_W221_X01;1;R9C14_C2;R9C14_X01_C2;1;R9C13_B2;R9C13_X01_B2;1;R9C16_D1;R9C16_E221_D1;1;R9C16_D6;R9C16_E221_D6;1;R9C16_D4;R9C16_E221_D4;1;R9C16_D2;R9C16_E221_D2;1;R9C13_X01;R9C13_W222_X01;1;R9C13_B3;R9C13_X01_B3;1;R7C16_C4;R7C16_X05_C4;1;R8C15_C3;R8C15_N121_C3;1;R8C15_C1;R8C15_N121_C1;1;R8C15_C7;R8C15_N111_C7;1;R8C15_C4;R8C15_N111_C4;1;R9C15_SN20;R9C15_Q2_SN20;1;R8C15_C2;R8C15_N121_C2;1;R8C15_X01;R8C15_N221_X01;1;R8C15_C0;R8C15_X01_C0;1;R14C17_C0;R14C17_X02_C0;1;R9C15_X05;R9C15_Q2_X05;1;R9C14_C1;R9C14_X01_C1;1;R8C15_W26;R8C15_N121_W260;1;R9C15_B7;R9C15_X05_B7;1;R11C15_D4;R11C15_X07_D4;1;R11C15_X07;R11C15_S222_X07;1;R11C15_D6;R11C15_X07_D6;1;R7C15_D4;R7C15_X07_D4;1;R7C15_D6;R7C15_X07_D6;1;R7C15_D1;R7C15_N222_D1;1;R7C15_X07;R7C15_N222_X07;1;R7C15_D7;R7C15_X07_D7;1;R7C15_D2;R7C15_N222_D2;1;R7C15_D0;R7C15_N222_D0;1;R7C15_D3;R7C15_N222_D3;1;R7C15_C5;R7C15_N222_C5;1;R8C15_W22;R8C15_N121_W220;1;R9C16_D0;R9C16_E221_D0;1;R12C15_E25;R12C15_S252_E250;1;R11C15_D0;R11C15_S222_D0;1;R9C10_D0;R9C10_W221_D0;1;R7C14_D0;R7C14_W221_D0;1;R7C14_C5;R7C14_X05_C5;1;R11C15_D2;R11C15_S222_D2;1;R11C15_D5;R11C15_X07_D5;1;R11C15_D1;R11C15_S222_D1;1;R9C13_B0;R9C13_X05_B0;1;R9C13_X05;R9C13_W222_X05;1;R9C13_B1;R9C13_X05_B1;1;R7C13_A0;R7C13_X03_A0;1;R7C13_X03;R7C13_N222_X03;1;R8C14_D0;R8C14_W221_D0;1;R7C14_D2;R7C14_W221_D2;1;R7C14_D3;R7C14_W221_D3;1;R7C14_D7;R7C14_W221_D7;1;R7C14_D4;R7C14_W221_D4;1;R9C15_N22;R9C15_Q2_N220;1;R7C15_W22;R7C15_N222_W220;1;R7C14_D6;R7C14_W221_D6;1;R7C14_X05;R7C14_W221_X05;1;R7C14_D1;R7C14_W221_D1;1;R9C14_S22;R9C14_W221_S220;1;R11C14_C3;R11C14_W220_C3;1;R6C11_D7;R6C11_W222_D7;1;R11C14_C5;R11C14_X05_C5;1;R11C14_C7;R11C14_X05_C7;1;R6C13_W22;R6C13_N222_W220;1;R11C14_N22;R11C14_W221_N220;1;R11C14_C4;R11C14_X05_C4;1;R11C15_W22;R11C15_S222_W220;1;R11C14_X05;R11C14_W221_X05;1;R11C14_C6;R11C14_X05_C6;1;R9C17_D6;R9C17_E222_D6;1;R9C17_D2;R9C17_E222_D2;1;R9C17_D0;R9C17_E222_D0;1;R9C17_D4;R9C17_E222_D4;1;R9C15_E22;R9C15_Q2_E220;1;R9C17_D1;R9C17_E222_D1;1;R8C13_X01;R8C13_N221_X01;1;R8C13_A0;R8C13_X01_A0;1;R11C16_D2;R11C16_E221_D2;1;R11C16_D0;R11C16_E221_D0;1;R11C16_D4;R11C16_E221_D4;1;R11C16_D1;R11C16_E221_D1;1;R11C16_D6;R11C16_E221_D6;1;R11C17_C1;R11C17_N220_C1;1;R11C17_C5;R11C17_S220_C5;1;R13C10_X02;R13C10_S231_X02;1;R11C17_N22;R11C17_E222_N220;1;R13C9_D7;R13C9_X07_D7;1;R11C17_X01;R11C17_E222_X01;1;R11C17_E22;R11C17_E222_E220;1;R11C17_C6;R11C17_E220_C6;1;R11C15_E22;R11C15_S222_E220;1;R11C17_S22;R11C17_E222_S220;1;R11C17_C4;R11C17_S220_C4;1;R14C16_N25;R14C16_E251_N250;1;R13C16_B4;R13C16_N251_B4;1;R14C17_C1;R14C17_X02_C1;1;R14C16_C5;R14C16_X08_C5;1;R7C16_C1;R7C16_X01_C1;1;R7C16_X01;R7C16_E221_X01;1;R7C15_E22;R7C15_N222_E220;1;R7C16_C7;R7C16_X05_C7;1;R7C16_C6;R7C16_X05_C6;1;R7C16_X05;R7C16_E221_X05;1;R9C10_D5;R9C10_X07_D5;1;R7C16_C3;R7C16_X01_C3;1;R7C16_C0;R7C16_X01_C0;1;R7C16_C2;R7C16_X01_C2;1;R7C16_C5;R7C16_X05_C5;1;R7C9_W24;R7C9_N241_W240;1;R8C14_N21;R8C14_W211_N210;1;R12C10_S23;R12C10_W231_S230;1;R7C13_B3;R7C13_N211_B3;1;R8C15_W21;R8C15_N111_W210;1;R8C9_X06;R8C9_W232_X06;1;R8C17_A4;R8C17_E252_A4;1;R11C9_B3;R11C9_W232_B3;1;R8C15_C5;R8C15_N111_C5;1;R9C18_C1;R9C18_E242_C1;1;R9C18_C7;R9C18_X05_C7;1;R9C17_E22;R9C17_E222_E220;1;R9C18_C0;R9C18_E242_C0;1;R9C18_C6;R9C18_X05_C6;1;R9C15_E10;R9C15_Q2_E100;1;R9C18_C4;R9C18_X05_C4;1;R8C15_C6;R8C15_N111_C6;1;R9C18_C5;R9C18_X05_C5;1;R9C18_X05;R9C18_E221_X05;1;R9C10_X07;R9C10_W261_X07;1;R8C13_N21;R8C13_W212_N210;1;R9C13_N22;R9C13_W222_N220;1;R9C15_SN10;R9C15_Q2_SN10;1;R8C14_D2;R8C14_W221_D2;1;R7C18_N25;R7C18_N242_N250;1;R12C15_S25;R12C15_S252_S250;1;R13C15_W25;R13C15_S251_W250;1;R14C16_C6;R14C16_X08_C6;1;R14C16_C3;R14C16_X04_C3;1;R14C16_C4;R14C16_X08_C4;1;R11C18_S25;R11C18_S242_S250;1;R14C16_C7;R14C16_X08_C7;1;R14C16_X04;R14C16_E251_X04;1;R9C18_N24;R9C18_E242_N240;1;R13C10_D2;R13C10_E221_D2;1;R9C15_S22;R9C15_Q2_S220;1;R10C15_S25;R10C15_S111_S250;1;R13C13_X04;R13C13_W252_X04;1;R14C16_C2;R14C16_X04_C2;1;R9C18_S24;R9C18_E242_S240;1;R13C14_A4;R13C14_W251_A4;1;R11C12_A4;R11C12_S232_A4;1;R9C13_W23;R9C13_W222_W230;1;R9C12_S23;R9C12_W231_S230;1;R11C12_A5;R11C12_S232_A5;1;R13C11_A1;R13C11_X01_A1;1;R9C15_Q2;;1;R9C15_W22;R9C15_Q2_W220;1;R9C13_W22;R9C13_W222_W220;1;R9C11_S22;R9C11_W222_S220;1;R11C11_S22;R11C11_S222_S220;1;R13C11_X01;R13C11_S222_X01;1;R13C11_A0;R13C11_X01_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3883155 ] ,
          "attributes": {
            "ROUTING": "R12C13_W20;R12C13_S101_W200;1;R12C12_D1;R12C12_W201_D1;1;R11C13_W13;R11C13_F3_W130;1;R11C12_S23;R11C12_W131_S230;1;R13C12_X08;R13C12_S232_X08;1;R13C12_D2;R13C12_X08_D2;1;R11C13_F3;;1;R11C13_S10;R11C13_F3_S100;1;R12C13_S24;R12C13_S101_S240;1;R13C13_D6;R13C13_S241_D6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3883138 ] ,
          "attributes": {
            "ROUTING": "R6C11_A3;R6C11_W271_A3;1;R8C14_B7;R8C14_N271_B7;1;R13C17_A0;R13C17_S271_A0;1;R10C17_S23;R10C17_E232_S230;1;R12C17_S23;R12C17_S232_S230;1;R14C17_A7;R14C17_S232_A7;1;R8C14_W27;R8C14_N271_W270;1;R8C12_W27;R8C12_W272_W270;1;R6C10_A0;R6C10_E210_A0;1;R13C9_A6;R13C9_X01_A6;1;R13C9_A1;R13C9_X01_A1;1;R11C12_S21;R11C12_S212_S210;1;R12C12_E21;R12C12_S211_E210;1;R12C12_A1;R12C12_E210_A1;1;R13C15_W24;R13C15_S242_W240;1;R13C14_X03;R13C14_W241_X03;1;R13C14_B2;R13C14_X03_B2;1;R11C9_S27;R11C9_W824_S270;1;R13C9_E27;R13C9_S272_E270;1;R13C10_A3;R13C10_E271_A3;1;R13C13_B7;R13C13_X08_B7;1;R6C10_A3;R6C10_N271_A3;1;R11C15_W27;R11C15_S271_W270;1;R8C14_A6;R8C14_N231_A6;1;R6C11_A1;R6C11_W272_A1;1;R6C10_A7;R6C10_N211_A7;1;R6C10_W27;R6C10_W272_W270;1;R6C11_A7;R6C11_W272_A7;1;R8C11_A3;R8C11_W271_A3;1;R11C11_A3;R11C11_X02_A3;1;R9C10_A3;R9C10_X02_A3;1;R12C11_A3;R12C11_E272_A3;1;R10C15_E23;R10C15_S131_E230;1;R10C16_S23;R10C16_E231_S230;1;R13C9_A7;R13C9_X01_A7;1;R9C10_A0;R9C10_X02_A0;1;R9C10_A5;R9C10_X06_A5;1;R6C13_W27;R6C13_N271_W270;1;R9C17_A2;R9C17_X02_A2;1;R9C17_A0;R9C17_X02_A0;1;R14C15_A7;R14C15_X06_A7;1;R13C9_A4;R13C9_X05_A4;1;R7C10_N27;R7C10_W272_N270;1;R11C16_A1;R11C16_E271_A1;1;R14C17_A6;R14C17_E272_A6;1;R11C15_S24;R11C15_S212_S240;1;R13C13_X08;R13C13_W272_X08;1;R13C10_A1;R13C10_E271_A1;1;R7C14_N26;R7C14_N232_N260;1;R6C10_A5;R6C10_W272_A5;1;R7C11_B1;R7C11_N212_B1;1;R9C11_A3;R9C11_X02_A3;1;R6C14_W26;R6C14_N261_W260;1;R6C12_W27;R6C12_W262_W270;1;R6C16_A0;R6C16_X02_A0;1;R13C9_A0;R13C9_X01_A0;1;R13C16_A1;R13C16_N271_A1;1;R13C16_A0;R13C16_N271_A0;1;R14C17_A5;R14C17_E272_A5;1;R14C15_E27;R14C15_S272_E270;1;R14C17_A4;R14C17_E272_A4;1;R6C11_A6;R6C11_N211_A6;1;R7C16_N21;R7C16_E211_N210;1;R6C16_X02;R6C16_N211_X02;1;R6C16_A1;R6C16_X02_A1;1;R9C11_X06;R9C11_W212_X06;1;R9C11_A7;R9C11_X06_A7;1;R9C11_A2;R9C11_X02_A2;1;R9C12_S21;R9C12_W211_S210;1;R9C11_N21;R9C11_W212_N210;1;R7C11_N21;R7C11_N212_N210;1;R9C11_A5;R9C11_X06_A5;1;R7C12_W27;R7C12_W272_W270;1;R9C14_N23;R9C14_W131_N230;1;R14C17_A0;R14C17_E272_A0;1;R12C15_E27;R12C15_S272_E270;1;R14C16_A3;R14C16_E271_A3;1;R13C9_A2;R13C9_X05_A2;1;R14C16_N27;R14C16_E271_N270;1;R9C10_N21;R9C10_W211_N210;1;R13C10_X01;R13C10_W221_X01;1;R13C9_A5;R13C9_X05_A5;1;R7C13_N27;R7C13_W271_N270;1;R9C11_S21;R9C11_W212_S210;1;R11C11_X02;R11C11_S212_X02;1;R11C11_A0;R11C11_X02_A0;1;R13C10_A6;R13C10_X01_A6;1;R13C13_W22;R13C13_W272_W220;1;R12C9_E27;R12C9_S271_E270;1;R13C9_A3;R13C9_X05_A3;1;R11C11_A1;R11C11_X02_A1;1;R6C10_E21;R6C10_N211_E210;1;R9C11_A6;R9C11_X06_A6;1;R6C10_A1;R6C10_E210_A1;1;R13C9_X05;R13C9_W222_X05;1;R13C10_A5;R13C10_X05_A5;1;R13C11_W22;R13C11_W222_W220;1;R9C10_A7;R9C10_X06_A7;1;R13C10_A2;R13C10_X05_A2;1;R9C11_W21;R9C11_W212_W210;1;R9C10_X06;R9C10_W211_X06;1;R9C10_A6;R9C10_X06_A6;1;R7C10_N21;R7C10_N212_N210;1;R14C17_A1;R14C17_E272_A1;1;R13C10_A0;R13C10_E271_A0;1;R11C13_W82;R11C13_W272_W820;1;R7C14_W27;R7C14_N272_W270;1;R13C9_X01;R13C9_W222_X01;1;R8C10_A6;R8C10_N211_A6;1;R9C13_W21;R9C13_W212_W210;1;R9C11_X02;R9C11_W212_X02;1;R9C11_A1;R9C11_X02_A1;1;R12C15_B6;R12C15_S272_B6;1;R6C15_B2;R6C15_N211_B2;1;R9C13_X06;R9C13_W212_X06;1;R9C13_A7;R9C13_X06_A7;1;R13C15_B4;R13C15_S271_B4;1;R12C11_X04;R12C11_E272_X04;1;R14C16_A0;R14C16_E271_A0;1;R9C16_A4;R9C16_X06_A4;1;R9C16_A2;R9C16_X02_A2;1;R9C16_A0;R9C16_X02_A0;1;R9C16_A1;R9C16_X02_A1;1;R9C16_X02;R9C16_E211_X02;1;R9C16_X06;R9C16_E211_X06;1;R9C16_A6;R9C16_X06_A6;1;R11C15_A2;R11C15_S271_A2;1;R13C17_B1;R13C17_S231_B1;1;R12C17_S27;R12C17_E272_S270;1;R7C15_A1;R7C15_E210_A1;1;R9C15_S13;R9C15_Q1_S130;1;R11C15_A1;R11C15_S271_A1;1;R11C15_A0;R11C15_S271_A0;1;R11C15_A4;R11C15_S212_A4;1;R7C15_A4;R7C15_N212_A4;1;R7C15_A7;R7C15_N212_A7;1;R11C15_A5;R11C15_S212_A5;1;R7C15_A2;R7C15_N210_A2;1;R7C15_E21;R7C15_N212_E210;1;R7C15_A5;R7C15_N212_A5;1;R11C15_A6;R11C15_S212_A6;1;R7C15_N21;R7C15_N212_N210;1;R9C15_N21;R9C15_Q1_N210;1;R7C15_A6;R7C15_N212_A6;1;R7C14_A3;R7C14_N210_A3;1;R7C14_A7;R7C14_X06_A7;1;R14C16_A5;R14C16_N211_A5;1;R15C16_N21;R15C16_E211_N210;1;R12C15_B5;R12C15_S272_B5;1;R12C15_S27;R12C15_S272_S270;1;R7C13_B7;R7C13_W212_B7;1;R14C17_A3;R14C17_E272_A3;1;R7C15_A0;R7C15_E210_A0;1;R10C15_S27;R10C15_S131_S270;1;R7C14_X06;R7C14_W211_X06;1;R7C15_W21;R7C15_N212_W210;1;R7C14_A4;R7C14_X06_A4;1;R7C14_A1;R7C14_X02_A1;1;R9C15_W13;R9C15_Q1_W130;1;R7C15_A3;R7C15_N210_A3;1;R7C14_N21;R7C14_W211_N210;1;R7C14_A6;R7C14_X06_A6;1;R9C17_X06;R9C17_E212_X06;1;R9C17_A6;R9C17_X06_A6;1;R9C10_X02;R9C10_W211_X02;1;R9C17_A4;R9C17_X06_A4;1;R9C17_X02;R9C17_E212_X02;1;R9C15_E21;R9C15_Q1_E210;1;R7C14_X02;R7C14_W211_X02;1;R9C14_N27;R9C14_W131_N270;1;R11C15_E27;R11C15_S271_E270;1;R11C16_A6;R11C16_X06_A6;1;R11C16_A2;R11C16_E271_A2;1;R11C16_X06;R11C16_E211_X06;1;R11C16_A4;R11C16_X06_A4;1;R12C11_A2;R12C11_E272_A2;1;R13C10_A7;R13C10_X01_A7;1;R13C10_A4;R13C10_X05_A4;1;R9C10_A1;R9C10_X02_A1;1;R9C17_A1;R9C17_X02_A1;1;R13C14_A5;R13C14_W271_A5;1;R13C10_X05;R13C10_W221_X05;1;R11C15_E21;R11C15_S212_E210;1;R14C16_A6;R14C16_N211_A6;1;R12C16_B3;R12C16_S232_B3;1;R12C11_C1;R12C11_X04_C1;1;R14C16_A2;R14C16_E271_A2;1;R11C15_S81;R11C15_S212_S810;1;R14C16_A1;R14C16_E271_A1;1;R14C16_A4;R14C16_N211_A4;1;R15C15_E21;R15C15_S814_E210;1;R7C14_A2;R7C14_X02_A2;1;R14C16_A7;R14C16_N211_A7;1;R9C15_S21;R9C15_Q1_S210;1;R7C14_A0;R7C14_X02_A0;1;R7C14_A5;R7C14_X06_A5;1;R13C15_W27;R13C15_S271_W270;1;R9C15_Q1;;1;R9C15_W21;R9C15_Q1_W210;1;R6C9_A5;R6C9_W271_A5;1;R14C17_A2;R14C17_E272_A2;1;R11C16_A0;R11C16_E271_A0;1;R14C15_X06;R14C15_S272_X06;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3883135 ] ,
          "attributes": {
            "ROUTING": "R11C14_OF3;;1;R11C14_S10;R11C14_OF3_S100;1;R12C14_S24;R12C14_S101_S240;1;R13C14_X05;R13C14_S241_X05;1;R13C14_B6;R13C14_X05_B6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3883132 ] ,
          "attributes": {
            "ROUTING": "R13C13_W10;R13C13_F7_W100;1;R13C12_C2;R13C12_W101_C2;1;R11C16_E27;R11C16_N272_E270;1;R11C18_N27;R11C18_E272_N270;1;R9C18_X04;R9C18_N272_X04;1;R9C18_SEL7;R9C18_X04_SEL7;1;R13C13_E13;R13C13_F7_E130;1;R13C14_E27;R13C14_E131_E270;1;R13C16_N27;R13C16_E272_N270;1;R12C16_B7;R12C16_N271_B7;1;R13C13_A4;R13C13_F7_A4;1;R13C13_EW10;R13C13_F7_EW10;1;R13C14_A6;R13C14_E111_A6;1;R14C11_C0;R14C11_W242_C0;1;R13C13_F7;;1;R13C13_S10;R13C13_F7_S100;1;R14C13_W24;R14C13_S101_W240;1;R14C11_C1;R14C11_W242_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3883128 ] ,
          "attributes": {
            "ROUTING": "R13C15_F7;;1;R13C15_W10;R13C15_F7_W100;1;R13C15_D0;R13C15_W100_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3883127 ] ,
          "attributes": {
            "ROUTING": "R12C15_F0;;1;R12C15_S10;R12C15_F0_S100;1;R13C15_C0;R13C15_S101_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3883126 ] ,
          "attributes": {
            "ROUTING": "R13C14_F6;;1;R13C14_E13;R13C14_F6_E130;1;R13C15_B0;R13C15_E131_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883124 ] ,
          "attributes": {
            "ROUTING": "R16C16_OF0;;1;R16C16_W10;R16C16_OF0_W100;1;R16C15_N24;R16C15_W101_N240;1;R14C15_N24;R14C15_N242_N240;1;R13C15_X05;R13C15_N241_X05;1;R13C15_SEL0;R13C15_X05_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883123 ] ,
          "attributes": {
            "ROUTING": "R13C15_F1;;1;R13C15_I1MUX0;R13C15_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883122 ] ,
          "attributes": {
            "ROUTING": "R13C15_F0;;1;R13C15_I0MUX0;R13C15_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend[1]": {
          "hide_name": 0,
          "bits": [ 3883120 ] ,
          "attributes": {
            "ROUTING": "R14C15_Q4;;1;R14C15_EW20;R14C15_Q4_EW20;1;R14C14_W22;R14C14_W121_W220;1;R14C12_S22;R14C12_W222_S220;1;R15C12_X07;R15C12_S221_X07;1;R15C12_A4;R15C12_X07_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:31.13-31.23"
          }
        },
        "dataToSend_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3883119 ] ,
          "attributes": {
            "ROUTING": "R13C15_OF0;;1;R13C15_S20;R13C15_OF0_S200;1;R14C15_X07;R14C15_S201_X07;1;R14C15_A4;R14C15_X07_A4;1"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883115 ] ,
          "attributes": {
            "ROUTING": "R14C13_F1;;1;R14C13_I1MUX0;R14C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883114 ] ,
          "attributes": {
            "ROUTING": "R14C13_F0;;1;R14C13_I0MUX0;R14C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883110 ] ,
          "attributes": {
            "ROUTING": "R14C13_F3;;1;R14C13_I1MUX2;R14C13_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883109 ] ,
          "attributes": {
            "ROUTING": "R14C13_F2;;1;R14C13_I0MUX2;R14C13_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883107 ] ,
          "attributes": {
            "ROUTING": "R14C13_OF0;;1;R14C13_I1MUX1;R14C13_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883106 ] ,
          "attributes": {
            "ROUTING": "R14C13_OF2;;1;R14C13_I0MUX1;R14C13_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883102 ] ,
          "attributes": {
            "ROUTING": "R14C13_F5;;1;R14C13_I1MUX4;R14C13_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883101 ] ,
          "attributes": {
            "ROUTING": "R14C13_F4;;1;R14C13_I0MUX4;R14C13_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3883098 ] ,
          "attributes": {
            "ROUTING": "R13C13_SN10;R13C13_F4_SN10;1;R14C13_D6;R14C13_S111_D6;1;R13C13_F4;;1;R13C13_S13;R13C13_F4_S130;1;R14C13_C7;R14C13_S131_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3883097 ] ,
          "attributes": {
            "ROUTING": "R14C13_X06;R14C13_S271_X06;1;R14C13_C6;R14C13_X06_C6;1;R7C13_F2;;1;R7C13_S22;R7C13_F2_S220;1;R9C13_S23;R9C13_S222_S230;1;R11C13_S26;R11C13_S232_S260;1;R13C13_S27;R13C13_S262_S270;1;R14C13_B7;R14C13_S271_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3883095 ] ,
          "attributes": {
            "ROUTING": "R14C13_SEL0;R14C13_X05_SEL0;1;R14C13_SEL6;R14C13_X05_SEL6;1;R14C13_SEL4;R14C13_X05_SEL4;1;R11C11_F2;;1;R11C11_S10;R11C11_F2_S100;1;R12C11_S20;R12C11_S101_S200;1;R14C11_E20;R14C11_S202_E200;1;R14C13_X05;R14C13_E202_X05;1;R14C13_SEL2;R14C13_X05_SEL2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883094 ] ,
          "attributes": {
            "ROUTING": "R14C13_F7;;1;R14C13_I1MUX6;R14C13_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883093 ] ,
          "attributes": {
            "ROUTING": "R14C13_F6;;1;R14C13_I0MUX6;R14C13_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 3883091 ] ,
          "attributes": {
            "ROUTING": "R14C13_SEL5;R14C13_N261_SEL5;1;R15C16_OF0;;1;R15C16_W10;R15C16_OF0_W100;1;R15C16_W23;R15C16_W100_W230;1;R15C14_W26;R15C14_W232_W260;1;R15C13_N26;R15C13_W261_N260;1;R14C13_SEL1;R14C13_N261_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883090 ] ,
          "attributes": {
            "ROUTING": "R14C13_OF4;;1;R14C13_I1MUX5;R14C13_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883089 ] ,
          "attributes": {
            "ROUTING": "R14C13_OF6;;1;R14C13_I0MUX5;R14C13_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 3883087 ] ,
          "attributes": {
            "ROUTING": "R13C13_OF2;;1;R13C13_S22;R13C13_OF2_S220;1;R14C13_X01;R14C13_S221_X01;1;R14C13_SEL3;R14C13_X01_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883086 ] ,
          "attributes": {
            "ROUTING": "R14C13_OF1;;1;R14C13_I1MUX3;R14C13_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_5_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883085 ] ,
          "attributes": {
            "ROUTING": "R14C13_OF5;;1;R14C13_I0MUX3;R14C13_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend[2]": {
          "hide_name": 0,
          "bits": [ 3883083 ] ,
          "attributes": {
            "ROUTING": "R14C12_Q4;;1;R14C12_SN10;R14C12_Q4_SN10;1;R15C12_B2;R15C12_S111_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:31.13-31.23"
          }
        },
        "dataToSend_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3883082 ] ,
          "attributes": {
            "ROUTING": "R14C13_OF3;;1;R14C13_W23;R14C13_OF3_W230;1;R14C12_X06;R14C12_W231_X06;1;R14C12_A4;R14C12_X06_A4;1"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883078 ] ,
          "attributes": {
            "ROUTING": "R12C13_F1;;1;R12C13_I1MUX0;R12C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883077 ] ,
          "attributes": {
            "ROUTING": "R12C13_F0;;1;R12C13_I0MUX0;R12C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883073 ] ,
          "attributes": {
            "ROUTING": "R12C13_F3;;1;R12C13_I1MUX2;R12C13_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883072 ] ,
          "attributes": {
            "ROUTING": "R12C13_F2;;1;R12C13_I0MUX2;R12C13_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883070 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF0;;1;R12C13_I1MUX1;R12C13_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883069 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF2;;1;R12C13_I0MUX1;R12C13_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883065 ] ,
          "attributes": {
            "ROUTING": "R12C13_F5;;1;R12C13_I1MUX4;R12C13_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883064 ] ,
          "attributes": {
            "ROUTING": "R12C13_F4;;1;R12C13_I0MUX4;R12C13_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883060 ] ,
          "attributes": {
            "ROUTING": "R12C13_F7;;1;R12C13_I1MUX6;R12C13_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883059 ] ,
          "attributes": {
            "ROUTING": "R12C13_F6;;1;R12C13_I0MUX6;R12C13_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883057 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF4;;1;R12C13_I1MUX5;R12C13_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883056 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF6;;1;R12C13_I0MUX5;R12C13_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883054 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF1;;1;R12C13_I1MUX3;R12C13_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883053 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF5;;1;R12C13_I0MUX3;R12C13_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883049 ] ,
          "attributes": {
            "ROUTING": "R12C14_F1;;1;R12C14_I1MUX0;R12C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883048 ] ,
          "attributes": {
            "ROUTING": "R12C14_F0;;1;R12C14_I0MUX0;R12C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883044 ] ,
          "attributes": {
            "ROUTING": "R12C14_F3;;1;R12C14_I1MUX2;R12C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883043 ] ,
          "attributes": {
            "ROUTING": "R12C14_F2;;1;R12C14_I0MUX2;R12C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883041 ] ,
          "attributes": {
            "ROUTING": "R12C14_OF0;;1;R12C14_I1MUX1;R12C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883040 ] ,
          "attributes": {
            "ROUTING": "R12C14_OF2;;1;R12C14_I0MUX1;R12C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883036 ] ,
          "attributes": {
            "ROUTING": "R12C14_F5;;1;R12C14_I1MUX4;R12C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883035 ] ,
          "attributes": {
            "ROUTING": "R12C14_F4;;1;R12C14_I0MUX4;R12C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3883032 ] ,
          "attributes": {
            "ROUTING": "R12C14_X07;R12C14_S221_X07;1;R12C14_D6;R12C14_X07_D6;1;R9C18_OF7;;1;R9C18_W27;R9C18_OF7_W270;1;R9C16_W27;R9C16_W272_W270;1;R9C14_S27;R9C14_W272_S270;1;R11C14_S22;R11C14_S272_S220;1;R12C14_C4;R12C14_S221_C4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3883021 ] ,
          "attributes": {
            "ROUTING": "R11C15_S25;R11C15_S252_S250;1;R13C15_S25;R13C15_S252_S250;1;R14C15_B6;R14C15_S251_B6;1;R6C10_B1;R6C10_W250_B1;1;R9C11_B3;R9C11_X04_B3;1;R9C11_X08;R9C11_W252_X08;1;R9C11_B5;R9C11_X08_B5;1;R6C11_B7;R6C11_W212_B7;1;R11C11_B1;R11C11_W250_B1;1;R8C14_S25;R8C14_W251_S250;1;R13C9_E26;R13C9_S262_E260;1;R12C11_B2;R12C11_S250_B2;1;R6C10_B7;R6C10_N250_B7;1;R12C9_E26;R12C9_S261_E260;1;R8C9_A4;R8C9_E251_A4;1;R6C10_W25;R6C10_N251_W250;1;R6C9_E25;R6C9_N251_E250;1;R12C9_W21;R12C9_W202_W210;1;R9C16_B2;R9C16_X04_B2;1;R12C10_S20;R12C10_W201_S200;1;R8C9_A5;R8C9_E251_A5;1;R9C8_N25;R9C8_W251_N250;1;R8C8_E25;R8C8_N251_E250;1;R9C10_B5;R9C10_X08_B5;1;R14C11_A0;R14C11_S252_A0;1;R13C10_X03;R13C10_E261_X03;1;R13C16_X05;R13C16_E201_X05;1;R13C16_B6;R13C16_X05_B6;1;R11C17_X06;R11C17_E231_X06;1;R7C11_W25;R7C11_N252_W250;1;R6C10_X08;R6C10_E251_X08;1;R13C14_X04;R13C14_S252_X04;1;R13C12_A2;R13C12_E251_A2;1;R13C14_C2;R13C14_X04_C2;1;R9C9_A5;R9C9_W252_A5;1;R11C11_W25;R11C11_S252_W250;1;R13C10_B5;R13C10_S252_B5;1;R9C10_B1;R9C10_X04_B1;1;R6C10_B5;R6C10_X08_B5;1;R12C11_X08;R12C11_W252_X08;1;R12C11_D1;R12C11_X08_D1;1;R14C11_A1;R14C11_S251_A1;1;R9C9_A3;R9C9_W252_A3;1;R13C9_W25;R13C9_W252_W250;1;R13C9_B1;R13C9_W250_B1;1;R13C11_S25;R13C11_S252_S250;1;R6C15_W20;R6C15_N201_W200;1;R9C10_B0;R9C10_X04_B0;1;R9C14_A0;R9C14_W251_A0;1;R12C11_W20;R12C11_W252_W200;1;R9C16_B4;R9C16_E131_B4;1;R9C10_B6;R9C10_N250_B6;1;R6C10_B3;R6C10_S250_B3;1;R6C10_S25;R6C10_E251_S250;1;R9C16_B6;R9C16_E131_B6;1;R9C10_B3;R9C10_X04_B3;1;R6C16_A6;R6C16_X01_A6;1;R9C11_B7;R9C11_N250_B7;1;R11C15_B0;R11C15_X04_B0;1;R11C15_B2;R11C15_X04_B2;1;R9C10_X08;R9C10_W251_X08;1;R9C10_B7;R9C10_N250_B7;1;R9C9_A2;R9C9_W252_A2;1;R9C9_A0;R9C9_W252_A0;1;R13C10_B4;R13C10_X03_B4;1;R8C14_B2;R8C14_S250_B2;1;R11C11_S25;R11C11_S252_S250;1;R8C9_A3;R8C9_N251_A3;1;R8C9_A1;R8C9_N251_A1;1;R13C8_E21;R13C8_S211_E210;1;R6C16_X01;R6C16_E201_X01;1;R13C15_E20;R13C15_S202_E200;1;R11C17_A1;R11C17_S252_A1;1;R9C11_N25;R9C11_W252_N250;1;R9C11_B6;R9C11_N250_B6;1;R13C9_B3;R13C9_E211_B3;1;R13C10_B2;R13C10_S250_B2;1;R12C8_S21;R12C8_W211_S210;1;R8C11_B3;R8C11_X04_B3;1;R8C13_A3;R8C13_N251_A3;1;R12C11_B3;R12C11_S250_B3;1;R8C9_A0;R8C9_N251_A0;1;R9C9_A4;R9C9_W252_A4;1;R13C10_B1;R13C10_X07_B1;1;R6C9_B5;R6C9_N251_B5;1;R13C10_X07;R13C10_S201_X07;1;R12C11_S25;R12C11_W252_S250;1;R13C9_X08;R13C9_W252_X08;1;R6C11_B6;R6C11_W212_B6;1;R6C15_E20;R6C15_N201_E200;1;R13C11_W25;R13C11_S252_W250;1;R11C10_S25;R11C10_W251_S250;1;R7C13_W83;R7C13_W252_W830;1;R9C9_W25;R9C9_W252_W250;1;R13C9_B4;R13C9_X08_B4;1;R13C11_E25;R13C11_S252_E250;1;R8C9_A6;R8C9_E251_A6;1;R6C10_B0;R6C10_W211_B0;1;R12C13_B7;R12C13_S252_B7;1;R13C10_B6;R13C10_X07_B6;1;R13C9_B2;R13C9_E211_B2;1;R7C9_N25;R7C9_W834_N250;1;R9C9_A7;R9C9_W252_A7;1;R7C10_N25;R7C10_W251_N250;1;R7C11_C1;R7C11_X02_C1;1;R9C9_A6;R9C9_W252_A6;1;R6C10_N25;R6C10_E251_N250;1;R12C13_B6;R12C13_S252_B6;1;R6C11_W21;R6C11_W212_W210;1;R11C11_B0;R11C11_X04_B0;1;R13C9_B7;R13C9_E211_B7;1;R12C11_C0;R12C11_E262_C0;1;R9C11_X04;R9C11_W252_X04;1;R9C11_B2;R9C11_X04_B2;1;R9C10_N25;R9C10_W251_N250;1;R9C9_A1;R9C9_W252_A1;1;R6C13_W21;R6C13_W202_W210;1;R13C10_S25;R13C10_W251_S250;1;R8C9_A2;R8C9_N251_A2;1;R11C11_X04;R11C11_S252_X04;1;R9C13_W25;R9C13_W252_W250;1;R9C11_W25;R9C11_W252_W250;1;R9C9_N25;R9C9_W252_N250;1;R7C11_X02;R7C11_N252_X02;1;R6C11_B1;R6C11_W212_B1;1;R7C15_N20;R7C15_N252_N200;1;R6C15_X07;R6C15_N201_X07;1;R6C15_B1;R6C15_X07_B1;1;R11C9_S26;R11C9_W834_S260;1;R9C14_A7;R9C14_W251_A7;1;R9C14_A1;R9C14_W251_A1;1;R9C14_A3;R9C14_W251_A3;1;R8C14_B0;R8C14_W250_B0;1;R9C14_A4;R9C14_W251_A4;1;R8C15_W25;R8C15_N251_W250;1;R9C11_S25;R9C11_W252_S250;1;R9C15_E13;R9C15_Q5_E130;1;R9C16_B1;R9C16_E131_B1;1;R9C10_X04;R9C10_W251_X04;1;R13C9_B5;R13C9_E211_B5;1;R8C15_A6;R8C15_X06_A6;1;R8C15_A7;R8C15_X06_A7;1;R8C15_A2;R8C15_N251_A2;1;R8C15_A1;R8C15_N251_A1;1;R8C15_X06;R8C15_N251_X06;1;R8C15_A4;R8C15_X06_A4;1;R8C15_A3;R8C15_N251_A3;1;R8C15_A5;R8C15_X06_A5;1;R8C14_C7;R8C14_X06_C7;1;R11C15_B4;R11C15_S252_B4;1;R8C9_A7;R8C9_E251_A7;1;R11C15_X04;R11C15_S252_X04;1;R11C15_B6;R11C15_S252_B6;1;R11C15_B5;R11C15_S252_B5;1;R7C15_B3;R7C15_X04_B3;1;R7C15_B6;R7C15_N252_B6;1;R7C15_B5;R7C15_N252_B5;1;R7C15_B4;R7C15_N252_B4;1;R7C15_B2;R7C15_X04_B2;1;R7C15_B0;R7C15_X04_B0;1;R7C15_B7;R7C15_N252_B7;1;R9C15_N25;R9C15_Q5_N250;1;R7C15_X04;R7C15_N252_X04;1;R7C15_B1;R7C15_X04_B1;1;R9C16_B0;R9C16_E131_B0;1;R7C14_X04;R7C14_W251_X04;1;R8C14_W25;R8C14_N251_W250;1;R13C15_C4;R13C15_S202_C4;1;R7C14_B4;R7C14_N252_B4;1;R8C14_A3;R8C14_N251_A3;1;R9C16_X04;R9C16_E251_X04;1;R8C11_X04;R8C11_N251_X04;1;R9C13_X08;R9C13_W252_X08;1;R9C13_B7;R9C13_X08_B7;1;R8C15_A0;R8C15_N251_A0;1;R11C16_B4;R11C16_X08_B4;1;R11C16_B0;R11C16_S232_B0;1;R11C14_A5;R11C14_W251_A5;1;R9C11_B1;R9C11_X04_B1;1;R11C14_A6;R11C14_W251_A6;1;R7C14_B2;R7C14_X04_B2;1;R11C14_A0;R11C14_W251_A0;1;R11C14_A2;R11C14_W251_A2;1;R11C14_A7;R11C14_W251_A7;1;R12C14_B6;R12C14_S251_B6;1;R11C14_A4;R11C14_W251_A4;1;R11C14_A1;R11C14_W251_A1;1;R11C14_A3;R11C14_W251_A3;1;R9C17_B4;R9C17_X08_B4;1;R9C17_B0;R9C17_X04_B0;1;R9C17_B1;R9C17_X04_B1;1;R9C17_X04;R9C17_E252_X04;1;R9C17_B2;R9C17_X04_B2;1;R9C15_E25;R9C15_Q5_E250;1;R9C17_X08;R9C17_E252_X08;1;R9C17_B6;R9C17_X08_B6;1;R11C15_B1;R11C15_X04_B1;1;R9C14_N25;R9C14_W251_N250;1;R7C15_W25;R7C15_N252_W250;1;R7C14_B0;R7C14_X04_B0;1;R7C14_B1;R7C14_X04_B1;1;R11C16_E23;R11C16_S232_E230;1;R7C14_B6;R7C14_N252_B6;1;R7C14_B3;R7C14_X04_B3;1;R7C14_B7;R7C14_N252_B7;1;R7C14_B5;R7C14_N252_B5;1;R11C16_B6;R11C16_X08_B6;1;R9C16_S23;R9C16_E131_S230;1;R11C17_A6;R11C17_X06_A6;1;R11C17_A4;R11C17_X06_A4;1;R11C17_A2;R11C17_S252_A2;1;R11C17_A3;R11C17_S252_A3;1;R11C17_A0;R11C17_S252_A0;1;R11C17_A5;R11C17_X06_A5;1;R9C17_S25;R9C17_E252_S250;1;R11C16_B1;R11C16_S232_B1;1;R9C18_A6;R9C18_E251_A6;1;R13C10_B0;R13C10_X04_B0;1;R13C10_X04;R13C10_W251_X04;1;R11C17_A7;R11C17_X06_A7;1;R11C16_B2;R11C16_S232_B2;1;R11C16_X08;R11C16_S232_X08;1;R13C9_B6;R13C9_X08_B6;1;R10C15_W25;R10C15_S251_W250;1;R6C11_B3;R6C11_W212_B3;1;R10C13_S25;R10C13_W252_S250;1;R11C15_S20;R11C15_S252_S200;1;R9C18_A0;R9C18_E251_A0;1;R9C17_E25;R9C17_E252_E250;1;R9C18_A1;R9C18_E251_A1;1;R9C18_A7;R9C18_E251_A7;1;R9C18_A4;R9C18_E251_A4;1;R9C18_A3;R9C18_E251_A3;1;R12C14_B7;R12C14_S251_B7;1;R8C14_X06;R8C14_N251_X06;1;R9C18_A5;R9C18_E251_A5;1;R9C18_A2;R9C18_E251_A2;1;R9C15_W25;R9C15_Q5_W250;1;R9C13_N25;R9C13_W252_N250;1;R7C13_X06;R7C13_N252_X06;1;R7C13_C7;R7C13_X06_C7;1;R6C16_X05;R6C16_E201_X05;1;R6C16_B0;R6C16_X05_B0;1;R9C14_A2;R9C14_W251_A2;1;R9C14_A5;R9C14_W251_A5;1;R11C13_S25;R11C13_W252_S250;1;R12C13_W25;R12C13_S251_W250;1;R9C14_A6;R9C14_W251_A6;1;R9C15_Q5;;1;R9C15_S25;R9C15_Q5_S250;1;R13C14_B7;R13C14_S252_B7;1;R11C14_S25;R11C14_W251_S250;1;R11C15_W25;R11C15_S252_W250;1;R11C13_W83;R11C13_W252_W830;1;R13C10_B3;R13C10_S250_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3883018 ] ,
          "attributes": {
            "ROUTING": "R12C13_SEL2;R12C13_X07_SEL2;1;R12C13_SEL4;R12C13_X07_SEL4;1;R12C13_SEL6;R12C13_X07_SEL6;1;R12C13_SEL0;R12C13_X07_SEL0;1;R12C14_SEL0;R12C14_X05_SEL0;1;R11C13_E10;R11C13_OF0_E100;1;R11C14_S24;R11C14_E101_S240;1;R12C14_X05;R12C14_S241_X05;1;R12C14_SEL4;R12C14_X05_SEL4;1;R12C14_SEL2;R12C14_X05_SEL2;1;R11C13_OF0;;1;R11C13_S20;R11C13_OF0_S200;1;R12C13_X07;R12C13_S201_X07;1;R12C14_SEL6;R12C14_X05_SEL6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883017 ] ,
          "attributes": {
            "ROUTING": "R12C14_F7;;1;R12C14_I1MUX6;R12C14_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883016 ] ,
          "attributes": {
            "ROUTING": "R12C14_F6;;1;R12C14_I0MUX6;R12C14_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 3883014 ] ,
          "attributes": {
            "ROUTING": "R12C13_SEL5;R12C13_X04_SEL5;1;R12C14_W25;R12C14_W242_W250;1;R12C13_X04;R12C13_W251_X04;1;R12C13_SEL1;R12C13_X04_SEL1;1;R12C14_SEL5;R12C14_X03_SEL5;1;R12C16_OF4;;1;R12C16_W24;R12C16_OF4_W240;1;R12C14_X03;R12C14_W242_X03;1;R12C14_SEL1;R12C14_X03_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883013 ] ,
          "attributes": {
            "ROUTING": "R12C14_OF4;;1;R12C14_I1MUX5;R12C14_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883012 ] ,
          "attributes": {
            "ROUTING": "R12C14_OF6;;1;R12C14_I0MUX5;R12C14_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 3883010 ] ,
          "attributes": {
            "ROUTING": "R14C14_N24;R14C14_W241_N240;1;R12C14_SEL3;R12C14_N242_SEL3;1;R12C13_SEL3;R12C13_N242_SEL3;1;R15C17_W24;R15C17_F4_W240;1;R15C15_N24;R15C15_W242_N240;1;R14C15_W24;R14C15_N241_W240;1;R14C13_N24;R14C13_W242_N240;1;R15C17_F4;;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883009 ] ,
          "attributes": {
            "ROUTING": "R12C14_OF1;;1;R12C14_I1MUX3;R12C14_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3883008 ] ,
          "attributes": {
            "ROUTING": "R12C14_OF5;;1;R12C14_I0MUX3;R12C14_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O[7]": {
          "hide_name": 0,
          "bits": [ 3883006 ] ,
          "attributes": {
            "ROUTING": "R12C11_OF0;;1;R12C11_E20;R12C11_OF0_E200;1;R12C13_X01;R12C13_E202_X01;1;R12C13_SEL7;R12C13_X01_SEL7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3883005 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF3;;1;R12C13_I1MUX7;R12C13_OF3_DUMMY_I1MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "dataToSend_DFFE_Q_4_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3883004 ] ,
          "attributes": {
            "ROUTING": "R12C14_OF3;;1;R12C13_I0MUX7;R12C13_OF3_DUMMY_I0MUX7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "dataToSend[3]": {
          "hide_name": 0,
          "bits": [ 3883002 ] ,
          "attributes": {
            "ROUTING": "R12C12_Q4;;1;R12C12_S24;R12C12_Q4_S240;1;R14C12_S25;R14C12_S242_S250;1;R15C12_A2;R15C12_S251_A2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:31.13-31.23"
          }
        },
        "dataToSend_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3883001 ] ,
          "attributes": {
            "ROUTING": "R12C13_OF7;;1;R12C13_W13;R12C13_OF7_W130;1;R12C12_A4;R12C12_W131_A4;1"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882997 ] ,
          "attributes": {
            "ROUTING": "R14C14_F1;;1;R14C14_I1MUX0;R14C14_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882996 ] ,
          "attributes": {
            "ROUTING": "R14C14_F0;;1;R14C14_I0MUX0;R14C14_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882992 ] ,
          "attributes": {
            "ROUTING": "R14C14_F3;;1;R14C14_I1MUX2;R14C14_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882991 ] ,
          "attributes": {
            "ROUTING": "R14C14_F2;;1;R14C14_I0MUX2;R14C14_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882989 ] ,
          "attributes": {
            "ROUTING": "R14C14_OF0;;1;R14C14_I1MUX1;R14C14_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882988 ] ,
          "attributes": {
            "ROUTING": "R14C14_OF2;;1;R14C14_I0MUX1;R14C14_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882984 ] ,
          "attributes": {
            "ROUTING": "R14C14_F5;;1;R14C14_I1MUX4;R14C14_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882983 ] ,
          "attributes": {
            "ROUTING": "R14C14_F4;;1;R14C14_I0MUX4;R14C14_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3882980 ] ,
          "attributes": {
            "ROUTING": "R13C13_F6;;1;R13C13_EW20;R13C13_F6_EW20;1;R13C14_S22;R13C14_E121_S220;1;R14C14_C6;R14C14_S221_C6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3882978 ] ,
          "attributes": {
            "ROUTING": "R14C14_SEL6;R14C14_X05_SEL6;1;R14C14_SEL2;R14C14_X05_SEL2;1;R14C14_SEL0;R14C14_X05_SEL0;1;R16C15_W10;R16C15_OF1_W100;1;R16C14_N20;R16C14_W101_N200;1;R14C14_X05;R14C14_N202_X05;1;R14C14_SEL4;R14C14_X05_SEL4;1;R15C15_A6;R15C15_N211_A6;1;R16C15_OF1;;1;R16C15_N21;R16C15_OF1_N210;1;R15C15_A7;R15C15_N211_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882976 ] ,
          "attributes": {
            "ROUTING": "R14C14_F7;;1;R14C14_I1MUX6;R14C14_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882975 ] ,
          "attributes": {
            "ROUTING": "R14C14_F6;;1;R14C14_I0MUX6;R14C14_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 3882973 ] ,
          "attributes": {
            "ROUTING": "R14C14_SEL5;R14C14_X04_SEL5;1;R14C15_F7;;1;R14C15_W27;R14C15_F7_W270;1;R14C14_X04;R14C14_W271_X04;1;R14C14_SEL1;R14C14_X04_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882972 ] ,
          "attributes": {
            "ROUTING": "R14C14_OF4;;1;R14C14_I1MUX5;R14C14_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882971 ] ,
          "attributes": {
            "ROUTING": "R14C14_OF6;;1;R14C14_I0MUX5;R14C14_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_S0_MUX2_LUT5_O_S0_LUT4_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 3882969 ] ,
          "attributes": {
            "ROUTING": "R12C10_OF0;;1;R12C10_E20;R12C10_OF0_E200;1;R12C12_E20;R12C12_E202_E200;1;R12C14_S20;R12C14_E202_S200;1;R14C14_X01;R14C14_S202_X01;1;R14C14_SEL3;R14C14_X01_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882968 ] ,
          "attributes": {
            "ROUTING": "R14C14_OF1;;1;R14C14_I1MUX3;R14C14_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_3_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882967 ] ,
          "attributes": {
            "ROUTING": "R14C14_OF5;;1;R14C14_I0MUX3;R14C14_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend[4]": {
          "hide_name": 0,
          "bits": [ 3882965 ] ,
          "attributes": {
            "ROUTING": "R15C14_Q4;;1;R15C14_X07;R15C14_Q4_X07;1;R15C14_B0;R15C14_X07_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:31.13-31.23"
          }
        },
        "dataToSend_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3882964 ] ,
          "attributes": {
            "ROUTING": "R14C14_OF3;;1;R14C14_S10;R14C14_OF3_S100;1;R15C14_A4;R15C14_S101_A4;1"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882960 ] ,
          "attributes": {
            "ROUTING": "R15C13_F1;;1;R15C13_I1MUX0;R15C13_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882959 ] ,
          "attributes": {
            "ROUTING": "R15C13_F0;;1;R15C13_I0MUX0;R15C13_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882955 ] ,
          "attributes": {
            "ROUTING": "R15C13_F3;;1;R15C13_I1MUX2;R15C13_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882954 ] ,
          "attributes": {
            "ROUTING": "R15C13_F2;;1;R15C13_I0MUX2;R15C13_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882952 ] ,
          "attributes": {
            "ROUTING": "R15C13_OF0;;1;R15C13_I1MUX1;R15C13_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882951 ] ,
          "attributes": {
            "ROUTING": "R15C13_OF2;;1;R15C13_I0MUX1;R15C13_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882947 ] ,
          "attributes": {
            "ROUTING": "R15C13_F5;;1;R15C13_I1MUX4;R15C13_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882946 ] ,
          "attributes": {
            "ROUTING": "R15C13_F4;;1;R15C13_I0MUX4;R15C13_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I1[4]": {
          "hide_name": 0,
          "bits": [ 3882942 ] ,
          "attributes": {
            "ROUTING": "R13C14_W24;R13C14_F4_W240;1;R13C13_X07;R13C13_W241_X07;1;R13C13_SEL2;R13C13_X07_SEL2;1;R15C13_X04;R15C13_S232_X04;1;R15C13_D6;R15C13_X04_D6;1;R14C14_D6;R14C14_S111_D6;1;R13C14_F4;;1;R13C14_SN10;R13C14_F4_SN10;1;R13C14_W13;R13C14_F4_W130;1;R13C13_S23;R13C13_W131_S230;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3882940 ] ,
          "attributes": {
            "ROUTING": "R15C13_C5;R15C13_W242_C5;1;R15C13_C6;R15C13_W242_C6;1;R15C13_C7;R15C13_W242_C7;1;R15C13_C4;R15C13_W242_C4;1;R15C13_B0;R15C13_X07_B0;1;R15C13_B3;R15C13_X03_B3;1;R15C13_X03;R15C13_W242_X03;1;R15C13_B2;R15C13_X03_B2;1;R15C15_OF4;;1;R15C15_W24;R15C15_OF4_W240;1;R15C13_X07;R15C13_W242_X07;1;R15C13_B1;R15C13_X07_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_MUX2_LUT5_O_1_S0_LUT3_I2_F_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3882928 ] ,
          "attributes": {
            "ROUTING": "R11C13_X06;R11C13_S271_X06;1;R11C13_A6;R11C13_X06_A6;1;R12C13_S27;R12C13_S272_S270;1;R13C13_A2;R13C13_S271_A2;1;R8C17_S22;R8C17_S222_S220;1;R10C17_S22;R10C17_S222_S220;1;R12C17_X01;R12C17_S222_X01;1;R12C17_A0;R12C17_X01_A0;1;R6C13_W26;R6C13_W262_W260;1;R6C11_W27;R6C11_W262_W270;1;R6C10_S27;R6C10_W271_S270;1;R7C10_A1;R7C10_S271_A1;1;R12C13_A5;R12C13_X05_A5;1;R7C10_A0;R7C10_S271_A0;1;R6C17_S22;R6C17_E121_S220;1;R12C15_W23;R12C15_S232_W230;1;R12C13_W26;R12C13_W232_W260;1;R12C11_W27;R12C11_W262_W270;1;R12C10_A2;R12C10_W271_A2;1;R10C13_S22;R10C13_S272_S220;1;R12C13_X05;R12C13_S222_X05;1;R8C14_A4;R8C14_X07_A4;1;R10C15_S22;R10C15_S222_S220;1;R12C15_X05;R12C15_S222_X05;1;R12C15_A2;R12C15_X05_A2;1;R14C15_A0;R14C15_X01_A0;1;R7C13_A6;R7C13_S231_A6;1;R12C15_A5;R12C15_S232_A5;1;R6C15_W26;R6C15_W121_W260;1;R6C13_S26;R6C13_W262_S260;1;R7C13_X05;R7C13_S261_X05;1;R7C13_A2;R7C13_X05_A2;1;R10C13_S27;R10C13_S272_S270;1;R8C14_A5;R8C14_X07_A5;1;R8C13_S27;R8C13_S262_S270;1;R8C14_X07;R8C14_S222_X07;1;R12C15_S26;R12C15_S232_S260;1;R14C15_X01;R14C15_S262_X01;1;R12C15_A4;R12C15_S232_A4;1;R10C15_S23;R10C15_S222_S230;1;R6C16_EW20;R6C16_Q2_EW20;1;R6C15_S22;R6C15_W121_S220;1;R8C15_S22;R8C15_S222_S220;1;R6C14_W23;R6C14_W222_W230;1;R6C13_S23;R6C13_W231_S230;1;R12C14_A4;R12C14_S232_A4;1;R12C14_A5;R12C14_S232_A5;1;R12C14_A6;R12C14_S232_A6;1;R10C14_S23;R10C14_S232_S230;1;R12C14_A7;R12C14_S232_A7;1;R12C13_A7;R12C13_X03_A7;1;R6C15_X01;R6C15_W221_X01;1;R6C15_B4;R6C15_X01_B4;1;R12C14_W26;R12C14_S262_W260;1;R12C13_X03;R12C13_W261_X03;1;R12C13_A6;R12C13_X03_A6;1;R14C14_X06;R14C14_S272_X06;1;R14C14_A6;R14C14_X06_A6;1;R15C13_A4;R15C13_W271_A4;1;R15C13_A7;R15C13_W271_A7;1;R15C13_A5;R15C13_W271_A5;1;R6C16_Q2;;1;R6C16_W22;R6C16_Q2_W220;1;R6C14_S22;R6C14_W222_S220;1;R8C14_S23;R8C14_S222_S230;1;R10C14_S26;R10C14_S232_S260;1;R12C14_S27;R12C14_S262_S270;1;R14C14_S27;R14C14_S272_S270;1;R15C14_W27;R15C14_S271_W270;1;R15C13_A6;R15C13_W271_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 3882925 ] ,
          "attributes": {
            "ROUTING": "R15C13_SEL0;R15C13_E261_SEL0;1;R15C13_SEL4;R15C13_E261_SEL4;1;R15C13_SEL2;R15C13_E261_SEL2;1;R12C12_F3;;1;R12C12_S23;R12C12_F3_S230;1;R14C12_S26;R14C12_S232_S260;1;R15C12_E26;R15C12_S261_E260;1;R15C13_SEL6;R15C13_E261_SEL6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882924 ] ,
          "attributes": {
            "ROUTING": "R15C13_F7;;1;R15C13_I1MUX6;R15C13_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882923 ] ,
          "attributes": {
            "ROUTING": "R15C13_F6;;1;R15C13_I0MUX6;R15C13_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F[5]": {
          "hide_name": 0,
          "bits": [ 3882921 ] ,
          "attributes": {
            "ROUTING": "R15C13_SEL1;R15C13_X02_SEL1;1;R13C16_OF0;;1;R13C16_SN10;R13C16_OF0_SN10;1;R14C16_W21;R14C16_S111_W210;1;R14C14_S21;R14C14_W212_S210;1;R15C14_W21;R15C14_S211_W210;1;R15C13_X02;R15C13_W211_X02;1;R15C13_SEL5;R15C13_X02_SEL5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882920 ] ,
          "attributes": {
            "ROUTING": "R15C13_OF4;;1;R15C13_I1MUX5;R15C13_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882919 ] ,
          "attributes": {
            "ROUTING": "R15C13_OF6;;1;R15C13_I0MUX5;R15C13_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT3_F_I2_LUT4_I3_1_F_LUT4_F_I2_LUT4_I2_F[6]": {
          "hide_name": 0,
          "bits": [ 3882917 ] ,
          "attributes": {
            "ROUTING": "R8C10_OF1;;1;R8C10_E21;R8C10_OF1_E210;1;R8C12_S21;R8C12_E212_S210;1;R10C12_S24;R10C12_S212_S240;1;R12C12_S82;R12C12_S242_S820;1;R16C12_E24;R16C12_S824_E240;1;R16C13_N24;R16C13_E241_N240;1;R15C13_SEL3;R15C13_N241_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882916 ] ,
          "attributes": {
            "ROUTING": "R15C13_OF1;;1;R15C13_I1MUX3;R15C13_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_2_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882915 ] ,
          "attributes": {
            "ROUTING": "R15C13_OF5;;1;R15C13_I0MUX3;R15C13_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend[5]": {
          "hide_name": 0,
          "bits": [ 3882913 ] ,
          "attributes": {
            "ROUTING": "R15C14_Q5;;1;R15C14_X04;R15C14_Q5_X04;1;R15C14_B3;R15C14_X04_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:31.13-31.23"
          }
        },
        "dataToSend_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3882912 ] ,
          "attributes": {
            "ROUTING": "R15C13_OF3;;1;R15C13_EW10;R15C13_OF3_EW10;1;R15C14_A5;R15C14_E111_A5;1"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882908 ] ,
          "attributes": {
            "ROUTING": "R8C16_F1;;1;R8C16_I1MUX0;R8C16_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882907 ] ,
          "attributes": {
            "ROUTING": "R8C16_F0;;1;R8C16_I0MUX0;R8C16_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3882904 ] ,
          "attributes": {
            "ROUTING": "R8C14_F6;;1;R8C14_E26;R8C14_F6_E260;1;R8C16_X03;R8C16_E262_X03;1;R8C16_D2;R8C16_X03_D2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3882903 ] ,
          "attributes": {
            "ROUTING": "R8C16_C3;R8C16_X02_C3;1;R8C16_C2;R8C16_X02_C2;1;R8C12_E20;R8C12_OF0_E200;1;R8C14_E21;R8C14_E202_E210;1;R8C16_X02;R8C16_E212_X02;1;R8C12_OF0;;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3882902 ] ,
          "attributes": {
            "ROUTING": "R8C16_B3;R8C16_X01_B3;1;R8C14_OF4;;1;R8C14_EW20;R8C14_OF4_EW20;1;R8C15_E22;R8C15_E121_E220;1;R8C16_X01;R8C16_E221_X01;1;R8C16_B2;R8C16_X01_B2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_6_D_MUX2_LUT5_O_S0_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3882892 ] ,
          "attributes": {
            "ROUTING": "R7C11_S25;R7C11_W252_S250;1;R8C11_W25;R8C11_S251_W250;1;R8C10_A0;R8C10_W251_A0;1;R12C16_A3;R12C16_N210_A3;1;R12C16_N21;R12C16_E211_N210;1;R14C15_S21;R14C15_E212_S210;1;R14C15_A6;R14C15_S210_A6;1;R12C15_E21;R12C15_E212_E210;1;R14C13_E21;R14C13_S212_E210;1;R12C13_E21;R12C13_S212_E210;1;R13C16_A6;R13C16_E251_A6;1;R13C14_A7;R13C14_E251_A7;1;R12C11_B0;R12C11_X07_B0;1;R7C11_A0;R7C11_W252_A0;1;R12C11_X07;R12C11_W242_X07;1;R12C11_B1;R12C11_X07_B1;1;R12C13_W24;R12C13_S242_W240;1;R12C11_W25;R12C11_W242_W250;1;R12C10_A0;R12C10_W251_A0;1;R7C13_W25;R7C13_Q5_W250;1;R7C11_A1;R7C11_W252_A1;1;R10C13_S24;R10C13_S212_S240;1;R13C15_E25;R13C15_E252_E250;1;R10C13_S21;R10C13_S212_S210;1;R12C13_S21;R12C13_S212_S210;1;R6C15_B3;R6C15_X04_B3;1;R7C13_SN10;R7C13_Q5_SN10;1;R8C13_S21;R8C13_S111_S210;1;R9C13_A4;R9C13_S211_A4;1;R7C13_E13;R7C13_Q5_E130;1;R7C14_S23;R7C14_E131_S230;1;R8C14_A7;R8C14_S231_A7;1;R8C16_A3;R8C16_S251_A3;1;R7C16_S25;R7C16_E251_S250;1;R8C16_A2;R8C16_S251_A2;1;R12C15_A6;R12C15_S211_A6;1;R12C14_E27;R12C14_S271_E270;1;R12C10_B2;R12C10_S250_B2;1;R11C15_S21;R11C15_S202_S210;1;R13C15_A4;R13C15_S212_A4;1;R14C13_A6;R14C13_S212_A6;1;R7C16_A4;R7C16_E251_A4;1;R7C16_A2;R7C16_E251_A2;1;R7C16_A5;R7C16_E251_A5;1;R7C16_A3;R7C16_E251_A3;1;R7C16_A0;R7C16_E251_A0;1;R7C13_E25;R7C13_Q5_E250;1;R7C15_E25;R7C15_E252_E250;1;R7C16_A1;R7C16_E251_A1;1;R13C13_E25;R13C13_S251_E250;1;R13C14_A2;R13C14_E251_A2;1;R12C15_A0;R12C15_E271_A0;1;R7C13_A7;R7C13_E130_A7;1;R7C15_N25;R7C15_E252_N250;1;R6C15_X04;R6C15_N251_X04;1;R7C15_S25;R7C15_E252_S250;1;R9C15_S20;R9C15_S252_S200;1;R11C14_S27;R11C14_S262_S270;1;R9C14_S26;R9C14_S232_S260;1;R7C13_Q5;;1;R12C13_S25;R12C13_S242_S250;1;R12C10_S25;R12C10_W251_S250;1;R7C16_A7;R7C16_E251_A7;1;R13C13_A7;R13C13_S211_A7;1;R7C16_A6;R7C16_E251_A6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882889 ] ,
          "attributes": {
            "ROUTING": "R8C16_F3;;1;R8C16_I1MUX2;R8C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882888 ] ,
          "attributes": {
            "ROUTING": "R8C16_F2;;1;R8C16_I0MUX2;R8C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882886 ] ,
          "attributes": {
            "ROUTING": "R8C16_OF0;;1;R8C16_I1MUX1;R8C16_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882885 ] ,
          "attributes": {
            "ROUTING": "R8C16_OF2;;1;R8C16_I0MUX1;R8C16_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882881 ] ,
          "attributes": {
            "ROUTING": "R8C16_F5;;1;R8C16_I1MUX4;R8C16_F5_DUMMY_I1MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882880 ] ,
          "attributes": {
            "ROUTING": "R8C16_F4;;1;R8C16_I0MUX4;R8C16_F4_DUMMY_I0MUX4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3882876 ] ,
          "attributes": {
            "ROUTING": "R8C16_SEL4;R8C16_X05_SEL4;1;R8C16_SEL6;R8C16_X05_SEL6;1;R8C16_SEL0;R8C16_X05_SEL0;1;R8C17_F0;;1;R8C17_W20;R8C17_F0_W200;1;R8C16_X05;R8C16_W201_X05;1;R8C16_SEL2;R8C16_X05_SEL2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882875 ] ,
          "attributes": {
            "ROUTING": "R8C16_F7;;1;R8C16_I1MUX6;R8C16_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882874 ] ,
          "attributes": {
            "ROUTING": "R8C16_F6;;1;R8C16_I0MUX6;R8C16_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 3882872 ] ,
          "attributes": {
            "ROUTING": "R8C16_SEL5;R8C16_N261_SEL5;1;R15C16_F6;;1;R15C16_N26;R15C16_F6_N260;1;R13C16_N26;R13C16_N262_N260;1;R11C16_N26;R11C16_N262_N260;1;R9C16_N26;R9C16_N262_N260;1;R8C16_SEL1;R8C16_N261_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882871 ] ,
          "attributes": {
            "ROUTING": "R8C16_OF4;;1;R8C16_I1MUX5;R8C16_OF4_DUMMY_I1MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882870 ] ,
          "attributes": {
            "ROUTING": "R8C16_OF6;;1;R8C16_I0MUX5;R8C16_OF6_DUMMY_I0MUX5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pixelCounter_DFFE_Q_8_D_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I3_F_LUT4_I1_F[6]": {
          "hide_name": 0,
          "bits": [ 3882868 ] ,
          "attributes": {
            "ROUTING": "R12C17_OF0;;1;R12C17_W10;R12C17_OF0_W100;1;R12C16_N24;R12C16_W101_N240;1;R10C16_N24;R10C16_N242_N240;1;R8C16_SEL3;R8C16_N242_SEL3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882867 ] ,
          "attributes": {
            "ROUTING": "R8C16_OF1;;1;R8C16_I1MUX3;R8C16_OF1_DUMMY_I1MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "dataToSend_DFFE_Q_1_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882866 ] ,
          "attributes": {
            "ROUTING": "R8C16_OF5;;1;R8C16_I0MUX3;R8C16_OF5_DUMMY_I0MUX3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "dataToSend[6]": {
          "hide_name": 0,
          "bits": [ 3882864 ] ,
          "attributes": {
            "ROUTING": "R13C16_Q2;;1;R13C16_S10;R13C16_Q2_S100;1;R14C16_W24;R14C16_S101_W240;1;R14C14_S24;R14C14_W242_S240;1;R15C14_X03;R15C14_S241_X03;1;R15C14_A0;R15C14_X03_A0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:31.13-31.23"
          }
        },
        "dataToSend_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3882863 ] ,
          "attributes": {
            "ROUTING": "R8C16_OF3;;1;R8C16_S23;R8C16_OF3_S230;1;R10C16_S26;R10C16_S232_S260;1;R12C16_S27;R12C16_S262_S270;1;R13C16_A2;R13C16_S271_A2;1"
          }
        },
        "dataToSend[7]": {
          "hide_name": 0,
          "bits": [ 3882861 ] ,
          "attributes": {
            "ROUTING": "R14C15_Q3;;1;R14C15_SN10;R14C15_Q3_SN10;1;R15C15_W25;R15C15_S111_W250;1;R15C14_A3;R15C14_W251_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:31.13-31.23"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3884891 ] ,
          "attributes": {
            "ROUTING": "R14C5_OF6;;1;R14C5_SN20;R14C5_OF6_SN20;1;R15C5_W22;R15C5_S121_W220;1;R15C3_X01;R15C3_W222_X01;1;R15C3_SEL1;R15C3_X01_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cs": {
          "hide_name": 0,
          "bits": [ 3882857 ] ,
          "attributes": {
            "ROUTING": "R17C16_Q3;;1;R17C16_E23;R17C16_Q3_E230;1;R17C18_S23;R17C18_E232_S230;1;R19C18_E23;R19C18_S232_E230;1;R19C20_E23;R19C20_E232_E230;1;R19C22_S23;R19C22_E232_S230;1;R21C22_S23;R21C22_S232_S230;1;R23C22_S26;R23C22_S232_S260;1;R25C22_E26;R25C22_S262_E260;1;R25C24_E27;R25C24_E262_E270;1;R25C26_S27;R25C26_E272_S270;1;R27C26_E27;R27C26_S272_E270;1;R27C28_E22;R27C28_E272_E220;1;R27C29_S22;R27C29_E221_S220;1;R29C29_D1;R29C29_S222_D1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:29.7-29.9"
          }
        },
        "cs_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3882856 ] ,
          "attributes": {
            "ROUTING": "R17C16_F0;;1;R17C16_X05;R17C16_F0_X05;1;R17C16_CE1;R17C16_X05_CE1;1"
          }
        },
        "counter_DFFRE_Q_9_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882854 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_9_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882852 ] ,
          "attributes": {
            "ROUTING": "R9C7_F0;;1;R9C7_X01;R9C7_F0_X01;1;R9C7_B4;R9C7_X01_B4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 3884883 ] ,
          "attributes": {
            "ROUTING": "R16C7_F0;;1;R16C7_I0MUX0;R16C7_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "counter_DFFRE_Q_8_D_LUT4_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882848 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 3884881 ] ,
          "attributes": {
            "ROUTING": "R16C8_F1;;1;R16C8_I1MUX0;R16C8_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882833 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882832 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882830 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882829 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882827 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882826 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882824 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882823 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882821 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882820 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882818 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882817 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882815 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882814 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882812 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882811 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882809 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882808 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882806 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882805 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882803 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882802 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882800 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882799 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882797 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882796 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882794 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882793 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882790 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882788 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882787 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882785 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882784 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882782 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882781 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882778 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882775 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882773 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882772 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882770 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882769 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882766 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882763 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882760 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882758 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882757 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882754 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882752 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882751 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882749 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882748 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882746 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882745 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882743 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882742 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882740 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882739 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:94.18-94.44|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3882735 ] ,
          "attributes": {
            "ROUTING": "R11C7_C1;R11C7_X01_C1;1;R11C7_F2;;1;R11C7_X01;R11C7_F2_X01;1;R11C7_B3;R11C7_X01_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3882731 ] ,
          "attributes": {
            "ROUTING": "R13C8_F7;;1;R13C8_X04;R13C8_F7_X04;1;R13C8_C1;R13C8_X04_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882730 ] ,
          "attributes": {
            "ROUTING": "R11C7_S13;R11C7_F6_S130;1;R12C7_E23;R12C7_S131_E230;1;R12C8_S23;R12C8_E231_S230;1;R13C8_B1;R13C8_S231_B1;1;R11C7_W10;R11C7_F6_W100;1;R11C7_D1;R11C7_W100_D1;1;R11C7_F6;;1;R11C7_C3;R11C7_F6_C3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882728 ] ,
          "attributes": {
            "ROUTING": "R13C6_F7;;1;R13C6_E10;R13C6_F7_E100;1;R13C7_E24;R13C7_E101_E240;1;R13C8_X03;R13C8_E241_X03;1;R13C8_A1;R13C8_X03_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3882725 ] ,
          "attributes": {
            "ROUTING": "R12C8_X04;R12C8_N252_X04;1;R12C8_B1;R12C8_X04_B1;1;R15C14_W24;R15C14_N242_W240;1;R17C14_F4;;1;R12C8_A0;R12C8_N252_A0;1;R14C8_A6;R14C8_W252_A6;1;R15C12_W25;R15C12_W242_W250;1;R15C10_N25;R15C10_W252_N250;1;R14C10_W25;R14C10_N251_W250;1;R14C8_N25;R14C8_W252_N250;1;R17C14_N24;R17C14_F4_N240;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3882723 ] ,
          "attributes": {
            "ROUTING": "R14C8_A7;R14C8_S211_A7;1;R12C8_SN10;R12C8_OF0_SN10;1;R13C8_S21;R13C8_S111_S210;1;R14C8_CE1;R14C8_S211_CE1;1;R16C8_E21;R16C8_S212_E210;1;R16C9_B7;R16C9_E211_B7;1;R12C8_S20;R12C8_OF0_S200;1;R12C8_OF0;;1;R14C8_S21;R14C8_S202_S210;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882721 ] ,
          "attributes": {
            "ROUTING": "R12C8_F1;;1;R12C8_I1MUX0;R12C8_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882720 ] ,
          "attributes": {
            "ROUTING": "R12C8_F0;;1;R12C8_I0MUX0;R12C8_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3882718 ] ,
          "attributes": {
            "ROUTING": "R13C8_F1;;1;R13C8_X02;R13C8_F1_X02;1;R13C8_C0;R13C8_X02_C0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3882717 ] ,
          "attributes": {
            "ROUTING": "R13C8_F0;;1;R13C8_SN20;R13C8_F0_SN20;1;R14C8_B7;R14C8_S121_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882715 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882714 ] ,
          "attributes": {
            "ROUTING": "R13C7_F4;;1;R13C7_E13;R13C7_F4_E130;1;R13C8_B0;R13C8_E131_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882711 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882710 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882708 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882707 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882705 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882704 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882702 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter[28]": {
          "hide_name": 0,
          "bits": [ 3882701 ] ,
          "attributes": {
            "ROUTING": "R13C6_N23;R13C6_N232_N230;1;R12C6_X08;R12C6_N231_X08;1;R12C6_B5;R12C6_X08_B5;1;R15C6_N10;R15C6_Q3_N100;1;R14C6_B5;R14C6_N101_B5;1;R15C6_N23;R15C6_Q3_N230;1;R13C6_X08;R13C6_N232_X08;1;R13C6_B5;R13C6_X08_B5;1;R15C6_Q3;;1;R15C6_E23;R15C6_Q3_E230;1;R15C8_X02;R15C8_E232_X02;1;R15C8_D6;R15C8_X02_D6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882700 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882698 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter[27]": {
          "hide_name": 0,
          "bits": [ 3882697 ] ,
          "attributes": {
            "ROUTING": "R15C7_SEL6;R15C7_X05_SEL6;1;R13C6_B4;R13C6_N251_B4;1;R15C8_SEL4;R15C8_X05_SEL4;1;R14C6_E25;R14C6_N111_E250;1;R14C6_B4;R14C6_E250_B4;1;R15C7_SEL4;R15C7_X05_SEL4;1;R15C8_SEL6;R15C8_X05_SEL6;1;R15C8_SEL0;R15C8_X05_SEL0;1;R15C6_SN10;R15C6_Q2_SN10;1;R14C6_N25;R14C6_N111_N250;1;R12C6_B4;R12C6_N252_B4;1;R15C7_SEL0;R15C7_X05_SEL0;1;R15C8_X05;R15C8_E222_X05;1;R15C8_SEL2;R15C8_X05_SEL2;1;R15C6_Q2;;1;R15C6_E22;R15C6_Q2_E220;1;R15C7_X05;R15C7_E221_X05;1;R15C7_SEL2;R15C7_X05_SEL2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882696 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882694 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter[26]": {
          "hide_name": 0,
          "bits": [ 3882693 ] ,
          "attributes": {
            "ROUTING": "R15C8_SEL5;R15C8_S262_SEL5;1;R15C7_SEL1;R15C7_X02_SEL1;1;R13C8_W26;R13C8_S121_W260;1;R13C6_X03;R13C6_W262_X03;1;R13C6_B3;R13C6_X03_B3;1;R14C6_B3;R14C6_W231_B3;1;R15C7_X02;R15C7_S231_X02;1;R15C7_SEL5;R15C7_X02_SEL5;1;R13C8_S26;R13C8_S121_S260;1;R15C8_SEL1;R15C8_S262_SEL1;1;R12C6_B3;R12C6_W232_B3;1;R14C7_S23;R14C7_S232_S230;1;R12C8_SN20;R12C8_Q3_SN20;1;R12C8_Q3;;1;R12C8_W23;R12C8_Q3_W230;1;R12C7_S23;R12C7_W231_S230;1;R14C7_W23;R14C7_S232_W230;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882692 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882690 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter[25]": {
          "hide_name": 0,
          "bits": [ 3882689 ] ,
          "attributes": {
            "ROUTING": "R14C7_W24;R14C7_S241_W240;1;R14C6_X03;R14C6_W241_X03;1;R14C6_B2;R14C6_X03_B2;1;R13C8_S22;R13C8_Q2_S220;1;R15C8_X01;R15C8_S222_X01;1;R15C8_SEL3;R15C8_X01_SEL3;1;R13C6_N20;R13C6_W201_N200;1;R12C6_X01;R12C6_N201_X01;1;R12C6_B2;R12C6_X01_B2;1;R13C7_S24;R13C7_W101_S240;1;R15C7_X01;R15C7_S242_X01;1;R15C7_SEL3;R15C7_X01_SEL3;1;R13C8_Q2;;1;R13C8_W10;R13C8_Q2_W100;1;R13C7_W20;R13C7_W101_W200;1;R13C6_X01;R13C6_W201_X01;1;R13C6_B2;R13C6_X01_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882688 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882686 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882685 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882683 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter[23]": {
          "hide_name": 0,
          "bits": [ 3882682 ] ,
          "attributes": {
            "ROUTING": "R13C6_S24;R13C6_S242_S240;1;R14C6_X05;R14C6_S241_X05;1;R14C6_B0;R14C6_X05_B0;1;R11C5_S24;R11C5_W242_S240;1;R13C5_S25;R13C5_S242_S250;1;R14C5_X06;R14C5_S251_X06;1;R14C5_A6;R14C5_X06_A6;1;R13C6_X07;R13C6_S242_X07;1;R13C6_B0;R13C6_X07_B0;1;R11C7_W24;R11C7_S242_W240;1;R11C6_S24;R11C6_W241_S240;1;R12C6_X05;R12C6_S241_X05;1;R12C6_B0;R12C6_X05_B0;1;R9C7_B0;R9C7_S240_B0;1;R9C7_Q4;;1;R9C7_S24;R9C7_Q4_S240;1;R11C7_X03;R11C7_S242_X03;1;R11C7_A6;R11C7_X03_A6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882681 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882679 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882678 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882676 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882675 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882673 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882672 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882670 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882669 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882667 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882666 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882664 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882663 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882661 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882660 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882658 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882657 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882655 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882654 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882652 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882651 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882649 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882648 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882646 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882645 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882643 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882642 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882640 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882639 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882637 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882636 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882634 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882633 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882631 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882630 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882628 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882627 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882625 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882624 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882622 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882621 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 3882619 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 3882618 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882616 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882614 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3882613 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:90.13-90.35|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882611 ] ,
          "attributes": {
            "ROUTING": "R13C2_F2;;1;R13C2_EW10;R13C2_F2_EW10;1;R13C3_N25;R13C3_E111_N250;1;R11C3_A3;R11C3_N252_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 3884879 ] ,
          "attributes": {
            "ROUTING": "R16C7_F1;;1;R16C7_I1MUX0;R16C7_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882607 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882605 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "counter[1]": {
          "hide_name": 0,
          "bits": [ 3882604 ] ,
          "attributes": {
            "ROUTING": "R12C3_W23;R12C3_S231_W230;1;R12C2_B2;R12C2_W231_B2;1;R11C3_N13;R11C3_Q3_N130;1;R10C3_N23;R10C3_N131_N230;1;R9C3_B2;R9C3_N231_B2;1;R13C2_S23;R13C2_W231_S230;1;R14C2_B2;R14C2_S231_B2;1;R13C3_S26;R13C3_S232_S260;1;R15C3_C1;R15C3_S262_C1;1;R11C3_Q3;;1;R11C3_S23;R11C3_Q3_S230;1;R13C3_W23;R13C3_S232_W230;1;R13C2_B2;R13C2_W231_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3882602 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3882600 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882598 ] ,
          "attributes": {
            "ROUTING": "R9C3_F3;;1;R9C3_S23;R9C3_F3_S230;1;R11C3_A5;R11C3_S232_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[2]": {
          "hide_name": 0,
          "bits": [ 3882596 ] ,
          "attributes": {
            "ROUTING": "R13C2_S26;R13C2_S232_S260;1;R14C2_X03;R14C2_S261_X03;1;R14C2_B3;R14C2_X03_B3;1;R11C3_W13;R11C3_Q5_W130;1;R11C2_S23;R11C2_W131_S230;1;R12C2_B3;R12C2_S231_B3;1;R13C3_W25;R13C3_S252_W250;1;R13C2_X04;R13C2_W251_X04;1;R13C2_B3;R13C2_X04_B3;1;R11C3_N25;R11C3_Q5_N250;1;R9C3_X04;R9C3_N252_X04;1;R9C3_B3;R9C3_X04_B3;1;R11C3_Q5;;1;R11C3_S25;R11C3_Q5_S250;1;R13C3_S25;R13C3_S252_S250;1;R15C3_X04;R15C3_S252_X04;1;R15C3_B1;R15C3_X04_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3884877 ] ,
          "attributes": {
            "ROUTING": "R16C8_F3;;1;R16C8_X06;R16C8_F3_X06;1;R16C8_SEL0;R16C8_X06_SEL0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[29]": {
          "hide_name": 0,
          "bits": [ 3882592 ] ,
          "attributes": {
            "ROUTING": "R13C7_B0;R13C7_N211_B0;1;R14C7_B0;R14C7_W111_B0;1;R14C8_EW10;R14C8_Q5_EW10;1;R14C7_N21;R14C7_W111_N210;1;R12C7_B0;R12C7_N212_B0;1;R14C8_Q5;;1;R14C8_S13;R14C8_Q5_S130;1;R15C8_C6;R15C8_S131_C6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "counter_DFFRE_Q_30_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882590 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_29_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882588 ] ,
          "attributes": {
            "ROUTING": "R9C3_F4;;1;R9C3_S13;R9C3_F4_S130;1;R10C3_S27;R10C3_S131_S270;1;R11C3_A2;R11C3_S271_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[3]": {
          "hide_name": 0,
          "bits": [ 3882586 ] ,
          "attributes": {
            "ROUTING": "R14C3_W21;R14C3_S212_W210;1;R14C2_B4;R14C2_W211_B4;1;R12C3_S21;R12C3_S111_S210;1;R14C3_S24;R14C3_S212_S240;1;R13C2_B4;R13C2_S252_B4;1;R15C3_X03;R15C3_S241_X03;1;R15C3_A1;R15C3_X03_A1;1;R11C3_N22;R11C3_Q2_N220;1;R9C3_X03;R9C3_N222_X03;1;R9C3_B4;R9C3_X03_B4;1;R11C3_Q2;;1;R11C2_S25;R11C2_W111_S250;1;R11C3_EW10;R11C3_Q2_EW10;1;R12C2_B4;R12C2_S251_B4;1;R11C3_SN10;R11C3_Q2_SN10;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3884875 ] ,
          "attributes": {
            "ROUTING": "R16C7_C1;R16C7_S261_C1;1;R13C7_F6;;1;R13C7_S26;R13C7_F6_S260;1;R15C7_S26;R15C7_S262_S260;1;R16C7_E26;R16C7_S261_E260;1;R16C8_C1;R16C8_E261_C1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_29_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882582 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_28_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882580 ] ,
          "attributes": {
            "ROUTING": "R9C3_F5;;1;R9C3_SN10;R9C3_F5_SN10;1;R8C3_A2;R8C3_N111_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[4]": {
          "hide_name": 0,
          "bits": [ 3882578 ] ,
          "attributes": {
            "ROUTING": "R13C3_S23;R13C3_S222_S230;1;R14C3_W23;R14C3_S231_W230;1;R14C2_B5;R14C2_W231_B5;1;R11C3_S22;R11C3_S222_S220;1;R13C3_S22;R13C3_S222_S220;1;R14C3_C6;R14C3_S221_C6;1;R13C2_X03;R13C2_S222_X03;1;R13C2_B5;R13C2_X03_B5;1;R9C3_S22;R9C3_S121_S220;1;R11C3_W22;R11C3_S222_W220;1;R11C2_S22;R11C2_W221_S220;1;R12C2_X01;R12C2_S221_X01;1;R12C2_B5;R12C2_X01_B5;1;R8C3_Q2;;1;R8C3_SN20;R8C3_Q2_SN20;1;R9C3_B5;R9C3_S121_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O[2]": {
          "hide_name": 0,
          "bits": [ 3884871 ] ,
          "attributes": {
            "ROUTING": "R16C9_C0;R16C9_E261_C0;1;R14C6_F6;;1;R14C6_E26;R14C6_F6_E260;1;R14C8_S26;R14C8_E262_S260;1;R16C8_E26;R16C8_S262_E260;1;R16C8_D3;R16C8_E260_D3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_28_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882575 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_27_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882573 ] ,
          "attributes": {
            "ROUTING": "R9C4_F0;;1;R9C4_SN10;R9C4_F0_SN10;1;R8C4_A0;R8C4_N111_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[5]": {
          "hide_name": 0,
          "bits": [ 3882571 ] ,
          "attributes": {
            "ROUTING": "R14C3_B0;R14C3_X05_B0;1;R13C2_S22;R13C2_W222_S220;1;R14C2_E22;R14C2_S221_E220;1;R14C3_X05;R14C3_E221_X05;1;R14C3_B6;R14C3_X05_B6;1;R13C3_B0;R13C3_W211_B0;1;R13C4_W22;R13C4_S814_W220;1;R9C4_S81;R9C4_S111_S810;1;R13C4_W21;R13C4_S814_W210;1;R13C3_N21;R13C3_W211_N210;1;R12C3_B0;R12C3_N211_B0;1;R8C4_Q0;;1;R8C4_SN10;R8C4_Q0_SN10;1;R9C4_B0;R9C4_S111_B0;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3884870 ] ,
          "attributes": {
            "ROUTING": "R16C8_E22;R16C8_S222_E220;1;R16C9_X01;R16C9_E221_X01;1;R16C9_A0;R16C9_X01_A0;1;R14C7_F6;;1;R14C7_EW20;R14C7_F6_EW20;1;R14C8_S22;R14C8_E121_S220;1;R16C8_D1;R16C8_S222_D1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_27_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882568 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_26_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882566 ] ,
          "attributes": {
            "ROUTING": "R9C4_F1;;1;R9C4_S21;R9C4_F1_S210;1;R11C4_X02;R11C4_S212_X02;1;R11C4_A1;R11C4_X02_A1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[6]": {
          "hide_name": 0,
          "bits": [ 3882564 ] ,
          "attributes": {
            "ROUTING": "R14C3_B1;R14C3_S211_B1;1;R13C3_S21;R13C3_S212_S210;1;R14C3_A6;R14C3_S211_A6;1;R12C3_B1;R12C3_S211_B1;1;R11C4_W21;R11C4_Q1_W210;1;R11C3_S21;R11C3_W211_S210;1;R13C3_B1;R13C3_S212_B1;1;R11C4_Q1;;1;R11C4_N21;R11C4_Q1_N210;1;R9C4_B1;R9C4_N212_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884867 ] ,
          "attributes": {
            "ROUTING": "R16C9_F1;;1;R16C9_I1MUX0;R16C9_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1_LUT4_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3882561 ] ,
          "attributes": {
            "ROUTING": "R11C7_E13;R11C7_F3_E130;1;R11C8_S27;R11C8_E131_S270;1;R12C8_X06;R12C8_S271_X06;1;R12C8_SEL0;R12C8_X06_SEL0;1;R11C7_F3;;1;R11C7_B7;R11C7_F3_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_31_D_LUT2_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I1_I2_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882560 ] ,
          "attributes": {
            "ROUTING": "R12C7_E20;R12C7_S101_E200;1;R12C8_X01;R12C8_E201_X01;1;R12C8_A1;R12C8_X01_A1;1;R11C7_S10;R11C7_F0_S100;1;R11C7_B1;R11C7_S100_B1;1;R11C7_F0;;1;R11C7_W20;R11C7_F0_W200;1;R11C7_A7;R11C7_W200_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882556 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_26_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882555 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882553 ] ,
          "attributes": {
            "ROUTING": "R9C4_F2;;1;R9C4_S22;R9C4_F2_S220;1;R11C4_X05;R11C4_S222_X05;1;R11C4_A5;R11C4_X05_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[7]": {
          "hide_name": 0,
          "bits": [ 3882551 ] ,
          "attributes": {
            "ROUTING": "R11C4_S13;R11C4_Q5_S130;1;R12C4_W23;R12C4_S131_W230;1;R12C3_B2;R12C3_W231_B2;1;R11C4_SN20;R11C4_Q5_SN20;1;R12C4_S26;R12C4_S121_S260;1;R14C4_W26;R14C4_S262_W260;1;R14C3_X03;R14C3_W261_X03;1;R14C3_B2;R14C3_X03_B2;1;R13C8_X01;R13C8_E221_X01;1;R13C8_A0;R13C8_X01_A0;1;R13C5_E22;R13C5_S222_E220;1;R13C7_E22;R13C7_E222_E220;1;R11C5_S22;R11C5_E121_S220;1;R13C5_S22;R13C5_S222_S220;1;R14C5_X07;R14C5_S221_X07;1;R14C5_SEL6;R14C5_X07_SEL6;1;R11C4_EW20;R11C4_Q5_EW20;1;R11C3_S26;R11C3_W121_S260;1;R13C3_X01;R13C3_S262_X01;1;R13C3_B2;R13C3_X01_B2;1;R11C4_N25;R11C4_Q5_N250;1;R9C4_X04;R9C4_N252_X04;1;R9C4_B2;R9C4_X04_B2;1;R11C7_D3;R11C7_E201_D3;1;R11C4_Q5;;1;R11C4_E25;R11C4_Q5_E250;1;R11C6_E20;R11C6_E252_E200;1;R11C8_X05;R11C8_E202_X05;1;R11C8_B6;R11C8_X05_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884866 ] ,
          "attributes": {
            "ROUTING": "R16C9_F0;;1;R16C9_I0MUX0;R16C9_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "counter_DFFRE_Q_25_D_LUT4_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882547 ] ,
          "attributes": {
            "ROUTING": "R9C4_F3;;1;R9C4_S23;R9C4_F3_S230;1;R11C4_A4;R11C4_S232_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[8]": {
          "hide_name": 0,
          "bits": [ 3882545 ] ,
          "attributes": {
            "ROUTING": "R13C7_S22;R13C7_S272_S220;1;R15C7_S22;R15C7_S222_S220;1;R16C7_C4;R16C7_S221_C4;1;R12C3_S24;R12C3_W241_S240;1;R14C3_X01;R14C3_S242_X01;1;R14C3_B3;R14C3_X01_B3;1;R15C8_S22;R15C8_S272_S220;1;R16C8_X01;R16C8_S221_X01;1;R16C8_C3;R16C8_X01_C3;1;R11C4_S10;R11C4_Q4_S100;1;R12C4_W24;R12C4_S101_W240;1;R12C3_X03;R12C3_W241_X03;1;R12C3_B3;R12C3_X03_B3;1;R11C4_S24;R11C4_Q4_S240;1;R13C4_W24;R13C4_S242_W240;1;R13C3_X03;R13C3_W241_X03;1;R13C3_B3;R13C3_X03_B3;1;R11C4_N24;R11C4_Q4_N240;1;R9C4_X03;R9C4_N242_X03;1;R9C4_B3;R9C4_X03_B3;1;R11C7_S27;R11C7_E272_S270;1;R13C7_E27;R13C7_S272_E270;1;R13C8_S27;R13C8_E271_S270;1;R14C8_A2;R14C8_S271_A2;1;R11C4_Q4;;1;R11C4_E13;R11C4_Q4_E130;1;R11C5_E27;R11C5_E131_E270;1;R11C7_X04;R11C7_E272_X04;1;R11C7_B2;R11C7_X04_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O[4]": {
          "hide_name": 0,
          "bits": [ 3884862 ] ,
          "attributes": {
            "ROUTING": "R16C9_SEL0;R16C9_W261_SEL0;1;R17C14_F3;;1;R17C14_W23;R17C14_F3_W230;1;R17C12_W26;R17C12_W232_W260;1;R17C10_N26;R17C10_W262_N260;1;R16C10_W26;R16C10_N261_W260;1;R16C9_SEL2;R16C9_W261_SEL2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3882541 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882539 ] ,
          "attributes": {
            "ROUTING": "R9C4_F4;;1;R9C4_S13;R9C4_F4_S130;1;R10C4_S27;R10C4_S131_S270;1;R11C4_A3;R11C4_S271_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[9]": {
          "hide_name": 0,
          "bits": [ 3882537 ] ,
          "attributes": {
            "ROUTING": "R12C4_W21;R12C4_S111_W210;1;R12C3_B4;R12C3_W211_B4;1;R11C4_SN10;R11C4_Q3_SN10;1;R12C4_W25;R12C4_S111_W250;1;R12C3_S25;R12C3_W251_S250;1;R14C3_B4;R14C3_S252_B4;1;R11C4_S23;R11C4_Q3_S230;1;R13C4_W23;R13C4_S232_W230;1;R13C3_B4;R13C3_W231_B4;1;R13C7_E25;R13C7_S252_E250;1;R13C8_X08;R13C8_E251_X08;1;R13C8_B7;R13C8_X08_B7;1;R16C7_E25;R16C7_S251_E250;1;R16C8_X04;R16C8_E251_X04;1;R16C8_B3;R16C8_X04_B3;1;R11C7_S25;R11C7_E252_S250;1;R13C7_S25;R13C7_S252_S250;1;R15C7_S25;R15C7_S252_S250;1;R16C7_B4;R16C7_S251_B4;1;R11C4_N23;R11C4_Q3_N230;1;R9C4_X08;R9C4_N232_X08;1;R9C4_B4;R9C4_X08_B4;1;R11C4_Q3;;1;R11C4_EW10;R11C4_Q3_EW10;1;R11C5_E25;R11C5_E111_E250;1;R11C7_A2;R11C7_E252_A2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884861 ] ,
          "attributes": {
            "ROUTING": "R16C9_F3;;1;R16C9_I1MUX2;R16C9_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "counter_DFFRE_Q_23_D_LUT4_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882534 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_22_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882532 ] ,
          "attributes": {
            "ROUTING": "R9C4_F5;;1;R9C4_S25;R9C4_F5_S250;1;R11C4_A2;R11C4_S252_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[10]": {
          "hide_name": 0,
          "bits": [ 3882530 ] ,
          "attributes": {
            "ROUTING": "R11C6_S22;R11C6_E222_S220;1;R13C6_S23;R13C6_S222_S230;1;R14C6_X02;R14C6_S231_X02;1;R14C6_D6;R14C6_X02_D6;1;R13C3_S27;R13C3_S272_S270;1;R14C3_B5;R14C3_S271_B5;1;R12C3_B5;R12C3_S271_B5;1;R11C4_W13;R11C4_Q2_W130;1;R11C3_S27;R11C3_W131_S270;1;R13C3_B5;R13C3_S272_B5;1;R13C8_A7;R13C8_S232_A7;1;R11C4_N22;R11C4_Q2_N220;1;R9C4_X01;R9C4_N222_X01;1;R9C4_B5;R9C4_X01_B5;1;R11C4_Q2;;1;R11C4_E22;R11C4_Q2_E220;1;R11C6_E23;R11C6_E222_E230;1;R11C8_S23;R11C8_E232_S230;1;R13C8_S23;R13C8_S232_S230;1;R14C8_B1;R14C8_S231_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884860 ] ,
          "attributes": {
            "ROUTING": "R16C9_F2;;1;R16C9_I0MUX2;R16C9_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "counter_DFFRE_Q_22_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882527 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_21_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882525 ] ,
          "attributes": {
            "ROUTING": "R9C5_F0;;1;R9C5_S13;R9C5_F0_S130;1;R10C5_S23;R10C5_S131_S230;1;R11C5_A4;R11C5_S231_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[11]": {
          "hide_name": 0,
          "bits": [ 3882523 ] ,
          "attributes": {
            "ROUTING": "R12C5_W23;R12C5_S131_W230;1;R12C4_B0;R12C4_W231_B0;1;R14C5_W23;R14C5_S232_W230;1;R14C4_B0;R14C4_W231_B0;1;R11C5_S13;R11C5_Q4_S130;1;R12C5_S23;R12C5_S131_S230;1;R13C5_W23;R13C5_S231_W230;1;R13C4_B0;R13C4_W231_B0;1;R14C6_C6;R14C6_E261_C6;1;R14C6_C7;R14C6_E261_C7;1;R9C5_X07;R9C5_N242_X07;1;R9C5_B0;R9C5_X07_B0;1;R11C5_Q4;;1;R14C5_E26;R14C5_S262_E260;1;R11C5_SN20;R11C5_Q4_SN20;1;R12C5_S26;R12C5_S121_S260;1;R11C5_N24;R11C5_Q4_N240;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O[5]": {
          "hide_name": 0,
          "bits": [ 3884858 ] ,
          "attributes": {
            "ROUTING": "R16C7_OF0;;1;R16C7_W10;R16C7_OF0_W100;1;R16C7_E23;R16C7_W100_E230;1;R16C9_X02;R16C9_E232_X02;1;R16C9_SEL1;R16C9_X02_SEL1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_21_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882520 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_20_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882518 ] ,
          "attributes": {
            "ROUTING": "R9C5_F1;;1;R9C5_SN20;R9C5_F1_SN20;1;R8C5_A4;R8C5_N121_A4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[12]": {
          "hide_name": 0,
          "bits": [ 3882516 ] ,
          "attributes": {
            "ROUTING": "R13C5_S20;R13C5_S202_S200;1;R14C5_W20;R14C5_S201_W200;1;R14C4_X05;R14C4_W201_X05;1;R14C4_B1;R14C4_X05_B1;1;R13C6_C7;R13C6_X05_C7;1;R11C5_S20;R11C5_S252_S200;1;R13C5_W20;R13C5_S202_W200;1;R13C4_X05;R13C4_W201_X05;1;R13C4_B1;R13C4_X05_B1;1;R12C5_W20;R12C5_S201_W200;1;R12C4_X05;R12C4_W201_X05;1;R12C4_B1;R12C4_X05_B1;1;R13C6_X05;R13C6_E201_X05;1;R9C5_S25;R9C5_S111_S250;1;R13C6_S20;R13C6_E201_S200;1;R14C6_X07;R14C6_S201_X07;1;R14C6_B6;R14C6_X07_B6;1;R13C5_E20;R13C5_S202_E200;1;R8C5_Q4;;1;R8C5_SN10;R8C5_Q4_SN10;1;R9C5_B1;R9C5_S111_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3884857 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF0;;1;R16C9_I1MUX1;R16C9_OF0_DUMMY_I1MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "counter[30]": {
          "hide_name": 0,
          "bits": [ 3882513 ] ,
          "attributes": {
            "ROUTING": "R13C8_N10;R13C8_Q4_N100;1;R12C8_W24;R12C8_N101_W240;1;R12C7_X07;R12C7_W241_X07;1;R12C7_B1;R12C7_X07_B1;1;R13C8_W21;R13C8_S100_W210;1;R13C7_B1;R13C7_W211_B1;1;R13C8_S10;R13C8_Q4_S100;1;R14C8_W24;R14C8_S101_W240;1;R14C7_X07;R14C7_W241_X07;1;R14C7_B1;R14C7_X07_B1;1;R13C8_Q4;;1;R13C8_S24;R13C8_Q4_S240;1;R15C8_X07;R15C8_S242_X07;1;R15C8_B6;R15C8_X07_B6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "counter_DFFRE_Q_20_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882511 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_19_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882509 ] ,
          "attributes": {
            "ROUTING": "R9C5_F2;;1;R9C5_W13;R9C5_F2_W130;1;R9C5_S27;R9C5_W130_S270;1;R11C5_A3;R11C5_S272_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[13]": {
          "hide_name": 0,
          "bits": [ 3882507 ] ,
          "attributes": {
            "ROUTING": "R13C4_S21;R13C4_S212_S210;1;R14C4_B2;R14C4_S211_B2;1;R14C6_X06;R14C6_S251_X06;1;R14C6_A6;R14C6_X06_A6;1;R12C4_B2;R12C4_S211_B2;1;R13C6_S25;R13C6_S252_S250;1;R14C6_B7;R14C6_S251_B7;1;R11C5_N23;R11C5_Q3_N230;1;R9C5_B2;R9C5_N232_B2;1;R11C5_Q3;;1;R11C5_EW10;R11C5_Q3_EW10;1;R11C6_S25;R11C6_E111_S250;1;R11C4_S21;R11C4_W111_S210;1;R13C4_B2;R13C4_S212_B2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3884856 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF2;;1;R16C9_I0MUX1;R16C9_OF2_DUMMY_I0MUX1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "counter_DFFRE_Q_19_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882504 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_18_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882502 ] ,
          "attributes": {
            "ROUTING": "R9C5_F3;;1;R9C5_S23;R9C5_F3_S230;1;R11C5_B1;R11C5_S232_B1;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[14]": {
          "hide_name": 0,
          "bits": [ 3882499 ] ,
          "attributes": {
            "ROUTING": "R13C4_S23;R13C4_S222_S230;1;R14C4_B3;R14C4_S231_B3;1;R16C7_B1;R16C7_S211_B1;1;R12C4_X01;R12C4_S221_X01;1;R12C4_B3;R12C4_X01_B3;1;R11C4_S22;R11C4_W121_S220;1;R13C4_X01;R13C4_S222_X01;1;R13C4_B3;R13C4_X01_B3;1;R11C5_N21;R11C5_Q1_N210;1;R9C5_B3;R9C5_N212_B3;1;R11C5_EW20;R11C5_Q1_EW20;1;R11C6_E26;R11C6_E121_E260;1;R11C7_C0;R11C7_E261_C0;1;R11C5_Q1;;1;R11C5_E21;R11C5_Q1_E210;1;R11C7_S21;R11C7_E212_S210;1;R13C7_S21;R13C7_S212_S210;1;R15C7_S21;R15C7_S212_S210;1;R16C7_E21;R16C7_S211_E210;1;R16C8_B1;R16C8_E211_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3884854 ] ,
          "attributes": {
            "ROUTING": "R16C9_OF1;;1;R16C9_S21;R16C9_OF1_S210;1;R16C9_A7;R16C9_S210_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_18_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882495 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_17_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882493 ] ,
          "attributes": {
            "ROUTING": "R9C5_F4;;1;R9C5_SN10;R9C5_F4_SN10;1;R10C5_S21;R10C5_S111_S210;1;R11C5_B0;R11C5_S211_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[15]": {
          "hide_name": 0,
          "bits": [ 3882490 ] ,
          "attributes": {
            "ROUTING": "R12C7_S25;R12C7_E252_S250;1;R14C7_S25;R14C7_S252_S250;1;R16C7_A1;R16C7_S252_A1;1;R16C7_E24;R16C7_E212_E240;1;R16C8_X03;R16C8_E241_X03;1;R16C8_A1;R16C8_X03_A1;1;R13C6_B7;R13C6_S251_B7;1;R11C7_B0;R11C7_X05_B0;1;R14C5_S21;R14C5_S212_S210;1;R16C5_E21;R16C5_S212_E210;1;R13C4_B4;R13C4_W211_B4;1;R11C5_SN10;R11C5_Q0_SN10;1;R13C5_W21;R13C5_S211_W210;1;R12C5_W21;R12C5_S111_W210;1;R12C4_B4;R12C4_W211_B4;1;R12C5_E25;R12C5_S111_E250;1;R14C5_W21;R14C5_S212_W210;1;R14C4_B4;R14C4_W211_B4;1;R11C5_Q0;;1;R11C5_E20;R11C5_Q0_E200;1;R12C6_S25;R12C6_E251_S250;1;R12C5_S21;R12C5_S111_S210;1;R11C7_X05;R11C7_E202_X05;1;R11C5_N20;R11C5_Q0_N200;1;R9C5_X01;R9C5_N202_X01;1;R9C5_B4;R9C5_X01_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884894 ] ,
          "attributes": {
            "ROUTING": "R15C3_F3;;1;R15C3_I1MUX2;R15C3_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "counter_DFFRE_Q_17_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882486 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_16_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882484 ] ,
          "attributes": {
            "ROUTING": "R9C5_F5;;1;R9C5_E13;R9C5_F5_E130;1;R9C6_E23;R9C6_E131_E230;1;R9C7_B3;R9C7_E231_B3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[16]": {
          "hide_name": 0,
          "bits": [ 3882481 ] ,
          "attributes": {
            "ROUTING": "R13C7_W26;R13C7_S262_W260;1;R13C5_W83;R13C5_W262_W830;1;R13C4_W10;R13C4_E838_W100;1;R13C4_B5;R13C4_W100_B5;1;R14C7_W27;R14C7_S271_W270;1;R14C5_W22;R14C5_W272_W220;1;R14C4_X01;R14C4_W221_X01;1;R14C4_B5;R14C4_X01_B5;1;R9C5_W26;R9C5_W232_W260;1;R9C4_S26;R9C4_W261_S260;1;R11C4_S27;R11C4_S262_S270;1;R12C4_B5;R12C4_S271_B5;1;R9C7_W23;R9C7_Q3_W230;1;R9C5_B5;R9C5_W232_B5;1;R11C7_A1;R11C7_X02_A1;1;R11C7_X02;R11C7_S232_X02;1;R11C7_A3;R11C7_X02_A3;1;R14C7_E27;R14C7_S271_E270;1;R14C8_A0;R14C8_E271_A0;1;R9C7_Q3;;1;R9C7_S23;R9C7_Q3_S230;1;R11C7_S26;R11C7_S232_S260;1;R13C7_S27;R13C7_S262_S270;1;R14C7_B6;R14C7_S271_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884893 ] ,
          "attributes": {
            "ROUTING": "R15C3_F2;;1;R15C3_I0MUX2;R15C3_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "counter_DFFRE_Q_16_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882477 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_15_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882475 ] ,
          "attributes": {
            "ROUTING": "R9C6_F0;;1;R9C6_S20;R9C6_F0_S200;1;R11C6_X07;R11C6_S202_X07;1;R11C6_A2;R11C6_X07_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[17]": {
          "hide_name": 0,
          "bits": [ 3882473 ] ,
          "attributes": {
            "ROUTING": "R12C6_S21;R12C6_S111_S210;1;R14C6_W21;R14C6_S212_W210;1;R14C5_B0;R14C5_W211_B0;1;R12C6_W23;R12C6_S131_W230;1;R11C6_S13;R11C6_Q2_S130;1;R12C5_B0;R12C5_W231_B0;1;R13C6_W20;R13C6_S201_W200;1;R13C5_X05;R13C5_W201_X05;1;R13C5_B0;R13C5_X05_B0;1;R11C6_SN10;R11C6_Q2_SN10;1;R10C6_N21;R10C6_N111_N210;1;R9C6_B0;R9C6_N211_B0;1;R11C6_Q2;;1;R11C6_S10;R11C6_Q2_S100;1;R12C6_S20;R12C6_S101_S200;1;R14C6_E20;R14C6_S202_E200;1;R14C7_X01;R14C7_E201_X01;1;R14C7_A6;R14C7_X01_A6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3884846 ] ,
          "attributes": {
            "ROUTING": "R17C15_CE2;R17C15_X08_CE2;1;R16C9_F7;;1;R16C9_E27;R16C9_F7_E270;1;R16C11_E22;R16C11_E272_E220;1;R16C13_E23;R16C13_E222_E230;1;R16C15_S23;R16C15_E232_S230;1;R17C15_X08;R17C15_S231_X08;1;R17C15_CE0;R17C15_X08_CE0;1"
          }
        },
        "counter_DFFRE_Q_15_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882470 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_14_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882468 ] ,
          "attributes": {
            "ROUTING": "R9C6_F1;;1;R9C6_S21;R9C6_F1_S210;1;R11C6_X02;R11C6_S212_X02;1;R11C6_A0;R11C6_X02_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[18]": {
          "hide_name": 0,
          "bits": [ 3882466 ] ,
          "attributes": {
            "ROUTING": "R14C5_X05;R14C5_W221_X05;1;R14C5_B1;R14C5_X05_B1;1;R11C6_W13;R11C6_Q0_W130;1;R11C5_S23;R11C5_W131_S230;1;R13C5_B1;R13C5_S232_B1;1;R12C6_W22;R12C6_S121_W220;1;R12C5_X05;R12C5_W221_X05;1;R12C5_B1;R12C5_X05_B1;1;R11C6_SN20;R11C6_Q0_SN20;1;R12C6_S22;R12C6_S121_S220;1;R14C6_W22;R14C6_S222_W220;1;R14C5_D6;R14C5_W221_D6;1;R11C6_Q0;;1;R11C6_N20;R11C6_Q0_N200;1;R9C6_X05;R9C6_N202_X05;1;R9C6_B1;R9C6_X05_B1;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_2_I1[2]": {
          "hide_name": 0,
          "bits": [ 3884841 ] ,
          "attributes": {
            "ROUTING": "R15C14_F3;;1;R15C14_X06;R15C14_F3_X06;1;R15C14_C7;R15C14_X06_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_14_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882463 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_13_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882461 ] ,
          "attributes": {
            "ROUTING": "R9C6_F2;;1;R9C6_S22;R9C6_F2_S220;1;R11C6_X03;R11C6_S222_X03;1;R11C6_B5;R11C6_X03_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[19]": {
          "hide_name": 0,
          "bits": [ 3882459 ] ,
          "attributes": {
            "ROUTING": "R12C5_B2;R12C5_S211_B2;1;R14C5_B2;R14C5_S211_B2;1;R13C5_S21;R13C5_S212_S210;1;R14C5_X08;R14C5_S211_X08;1;R14C5_C6;R14C5_X08_C6;1;R11C6_EW10;R11C6_Q5_EW10;1;R11C5_S21;R11C5_W111_S210;1;R13C5_B2;R13C5_S212_B2;1;R11C6_N25;R11C6_Q5_N250;1;R9C6_X04;R9C6_N252_X04;1;R9C6_B2;R9C6_X04_B2;1;R11C6_Q5;;1;R11C6_E13;R11C6_Q5_E130;1;R11C7_B6;R11C7_E131_B6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3884840 ] ,
          "attributes": {
            "ROUTING": "R15C14_F0;;1;R15C14_X05;R15C14_F0_X05;1;R15C14_B7;R15C14_X05_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_13_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882456 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_12_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882454 ] ,
          "attributes": {
            "ROUTING": "R9C6_F3;;1;R9C6_E10;R9C6_F3_E100;1;R9C7_E20;R9C7_E101_E200;1;R9C7_A2;R9C7_E200_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[20]": {
          "hide_name": 0,
          "bits": [ 3882452 ] ,
          "attributes": {
            "ROUTING": "R14C6_W23;R14C6_S232_W230;1;R14C5_B3;R14C5_W231_B3;1;R13C5_B3;R13C5_X01_B3;1;R12C6_S23;R12C6_W231_S230;1;R14C6_A7;R14C6_S232_A7;1;R13C7_W22;R13C7_S222_W220;1;R13C5_X01;R13C5_W222_X01;1;R12C5_B3;R12C5_W232_B3;1;R9C6_B3;R9C6_W111_B3;1;R13C6_A7;R13C6_S231_A7;1;R11C7_S23;R11C7_S222_S230;1;R12C7_W23;R12C7_S231_W230;1;R9C7_EW10;R9C7_Q2_EW10;1;R9C7_Q2;;1;R9C7_S22;R9C7_Q2_S220;1;R11C7_S22;R11C7_S222_S220;1;R13C7_X07;R13C7_S222_X07;1;R13C7_B6;R13C7_X07_B6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3884835 ] ,
          "attributes": {
            "ROUTING": "R15C12_D7;R15C12_F2_D7;1;R15C12_F2;;1;R15C12_D6;R15C12_F2_D6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_11_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882449 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_12_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882448 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:89.20-89.31|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_11_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882446 ] ,
          "attributes": {
            "ROUTING": "R9C6_F4;;1;R9C6_EW10;R9C6_F4_EW10;1;R9C7_A5;R9C7_E111_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[21]": {
          "hide_name": 0,
          "bits": [ 3882444 ] ,
          "attributes": {
            "ROUTING": "R11C7_W25;R11C7_S252_W250;1;R11C5_S25;R11C5_W252_S250;1;R13C5_B4;R13C5_S252_B4;1;R14C5_X03;R14C5_S202_X03;1;R12C5_S20;R12C5_W202_S200;1;R14C5_B4;R14C5_X03_B4;1;R12C7_W20;R12C7_S201_W200;1;R12C5_X01;R12C5_W202_X01;1;R12C5_B4;R12C5_X01_B4;1;R13C7_S20;R13C7_S202_S200;1;R14C7_E20;R14C7_S201_E200;1;R14C8_N20;R14C8_E201_N200;1;R14C8_A1;R14C8_N200_A1;1;R11C7_S20;R11C7_S252_S200;1;R13C7_X03;R13C7_S202_X03;1;R13C7_A6;R13C7_X03_A6;1;R9C7_Q5;;1;R9C7_S25;R9C7_Q5_S250;1;R9C7_W25;R9C7_Q5_W250;1;R9C6_X08;R9C6_W251_X08;1;R9C6_B4;R9C6_X08_B4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3884834 ] ,
          "attributes": {
            "ROUTING": "R15C12_C7;R15C12_F4_C7;1;R15C12_F4;;1;R15C12_C6;R15C12_F4_C6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_13_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3882434 ] ,
          "attributes": {
            "ROUTING": "R10C7_N25;R10C7_N111_N250;1;R9C7_X06;R9C7_N251_X06;1;R9C7_D3;R9C7_X06_D3;1;R9C7_X02;R9C7_N211_X02;1;R9C7_D4;R9C7_X02_D4;1;R11C6_D5;R11C6_X04_D5;1;R11C5_D0;R11C5_X08_D0;1;R11C6_X04;R11C6_W271_X04;1;R11C5_X08;R11C5_W272_X08;1;R11C5_D1;R11C5_X08_D1;1;R11C7_D4;R11C7_W270_D4;1;R11C7_D5;R11C7_W270_D5;1;R11C7_SN10;R11C7_F7_SN10;1;R10C7_N21;R10C7_N111_N210;1;R11C4_D4;R11C4_W221_D4;1;R11C4_D5;R11C4_W221_D5;1;R11C7_F7;;1;R11C7_W27;R11C7_F7_W270;1;R11C5_W22;R11C5_W272_W220;1;R11C4_D3;R11C4_W221_D3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_8_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882432 ] ,
          "attributes": {
            "ROUTING": "R11C7_X08;R11C7_E251_X08;1;R11C7_B4;R11C7_X08_B4;1;R9C6_F5;;1;R9C6_S25;R9C6_F5_S250;1;R11C6_E25;R11C6_S252_E250;1;R11C7_A5;R11C7_E251_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[24]": {
          "hide_name": 0,
          "bits": [ 3882421 ] ,
          "attributes": {
            "ROUTING": "R13C6_S21;R13C6_S212_S210;1;R14C6_B1;R14C6_S211_B1;1;R11C7_E10;R11C7_Q5_E100;1;R11C7_A4;R11C7_E100_A4;1;R14C7_S26;R14C7_S262_S260;1;R15C7_X03;R15C7_S261_X03;1;R15C7_SEL7;R15C7_X03_SEL7;1;R12C7_E26;R12C7_S121_E260;1;R12C8_C1;R12C8_E261_C1;1;R9C7_A3;R9C7_X07_A3;1;R9C7_A4;R9C7_X07_A4;1;R12C6_B1;R12C6_S211_B1;1;R12C7_S26;R12C7_S121_S260;1;R11C7_E25;R11C7_Q5_E250;1;R11C7_B5;R11C7_E250_B5;1;R11C6_A5;R11C6_W210_A5;1;R9C7_X07;R9C7_N221_X07;1;R10C7_N22;R10C7_N121_N220;1;R11C6_S21;R11C6_W111_S210;1;R13C6_B1;R13C6_S212_B1;1;R11C5_A0;R11C5_W251_A0;1;R11C6_W25;R11C6_W111_W250;1;R11C5_A1;R11C5_W251_A1;1;R11C4_B5;R11C4_W212_B5;1;R11C4_B4;R11C4_W212_B4;1;R11C6_W21;R11C6_W111_W210;1;R11C4_B3;R11C4_W212_B3;1;R11C7_EW10;R11C7_Q5_EW10;1;R11C8_A6;R11C8_E111_A6;1;R11C7_Q5;;1;R11C7_SN20;R11C7_Q5_SN20;1;R12C7_S22;R12C7_S121_S220;1;R14C7_E22;R14C7_S222_E220;1;R14C8_X01;R14C8_E221_X01;1;R14C8_B2;R14C8_X01_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter[22]": {
          "hide_name": 0,
          "bits": [ 3882418 ] ,
          "attributes": {
            "ROUTING": "R13C5_X03;R13C5_S262_X03;1;R13C5_B5;R13C5_X03_B5;1;R14C5_B6;R14C5_S271_B6;1;R13C5_S27;R13C5_S262_S270;1;R14C5_B5;R14C5_S271_B5;1;R11C6_W26;R11C6_W121_W260;1;R11C5_S26;R11C5_W261_S260;1;R12C5_X03;R12C5_S261_X03;1;R12C5_B5;R12C5_X03_B5;1;R11C7_N10;R11C7_Q4_N100;1;R11C7_A0;R11C7_N100_A0;1;R11C7_Q4;;1;R11C7_EW20;R11C7_Q4_EW20;1;R11C6_N22;R11C6_W121_N220;1;R9C6_X03;R9C6_N222_X03;1;R9C6_B5;R9C6_X03_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3884832 ] ,
          "attributes": {
            "ROUTING": "R15C14_F7;;1;R15C14_EW20;R15C14_F7_EW20;1;R15C13_W26;R15C13_W121_W260;1;R15C12_SEL6;R15C12_W261_SEL6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter[31]": {
          "hide_name": 0,
          "bits": [ 3882415 ] ,
          "attributes": {
            "ROUTING": "R12C7_S21;R12C7_W111_S210;1;R14C7_B2;R14C7_S212_B2;1;R12C8_EW10;R12C8_Q5_EW10;1;R12C7_B2;R12C7_W111_B2;1;R13C8_W20;R13C8_S101_W200;1;R13C7_X01;R13C7_W201_X01;1;R13C7_B2;R13C7_X01_B2;1;R12C8_Q5;;1;R12C8_S10;R12C8_Q5_S100;1;R13C8_S20;R13C8_S101_S200;1;R15C8_X03;R15C8_S202_X03;1;R15C8_A6;R15C8_X03_A6;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "counter[32]": {
          "hide_name": 0,
          "bits": [ 3882413 ] ,
          "attributes": {
            "ROUTING": "R15C7_S23;R15C7_S232_S230;1;R16C7_A4;R16C7_S231_A4;1;R13C7_N23;R13C7_W131_N230;1;R12C7_B3;R12C7_N231_B3;1;R13C8_S13;R13C8_Q5_S130;1;R14C8_S23;R14C8_S131_S230;1;R16C8_X02;R16C8_S232_X02;1;R16C8_A3;R16C8_X02_A3;1;R13C8_EW10;R13C8_Q5_EW10;1;R13C7_B3;R13C7_W111_B3;1;R13C8_Q5;;1;R13C8_W13;R13C8_Q5_W130;1;R13C7_S23;R13C7_W131_S230;1;R14C7_B3;R14C7_S231_B3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:22.14-22.21"
          }
        },
        "sdin_DFFE_Q_CE[3]": {
          "hide_name": 0,
          "bits": [ 3882410 ] ,
          "attributes": {
            "ROUTING": "R11C8_F6;;1;R11C8_X03;R11C8_F6_X03;1;R11C8_D0;R11C8_X03_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFRE_Q_11_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882386 ] ,
          "attributes": {
            "ROUTING": "R12C7_SN20;R12C7_F4_SN20;1;R11C7_N22;R11C7_N121_N220;1;R9C7_C4;R9C7_N222_C4;1;R11C5_C0;R11C5_X02_C0;1;R12C8_N24;R12C8_E101_N240;1;R11C8_C0;R11C8_N241_C0;1;R11C7_C4;R11C7_N111_C4;1;R11C5_B4;R11C5_W231_B4;1;R11C3_B3;R11C3_W231_B3;1;R12C7_EW20;R12C7_F4_EW20;1;R12C6_N22;R12C6_W121_N220;1;R11C6_C5;R11C6_N221_C5;1;R11C4_C4;R11C4_W241_C4;1;R11C3_B5;R11C3_W231_B5;1;R9C7_X04;R9C7_N212_X04;1;R9C7_C3;R9C7_X04_C3;1;R9C7_N24;R9C7_N212_N240;1;R9C7_B5;R9C7_N240_B5;1;R11C6_B2;R11C6_N231_B2;1;R12C8_S24;R12C8_E101_S240;1;R12C8_B0;R12C8_S240_B0;1;R11C4_B2;R11C4_W232_B2;1;R11C4_C3;R11C4_W241_C3;1;R11C5_W24;R11C5_N241_W240;1;R11C4_C5;R11C4_W241_C5;1;R10C5_N23;R10C5_W231_N230;1;R8C5_X08;R8C5_N232_X08;1;R8C5_B4;R8C5_X08_B4;1;R12C8_D1;R12C8_E101_D1;1;R9C7_B2;R9C7_N212_B2;1;R11C7_N21;R11C7_N111_N210;1;R12C7_E10;R12C7_F4_E100;1;R11C5_B3;R11C5_W231_B3;1;R11C5_X02;R11C5_W231_X02;1;R11C5_C1;R11C5_X02_C1;1;R11C4_B1;R11C4_W232_B1;1;R10C6_W23;R10C6_N232_W230;1;R10C4_N23;R10C4_W232_N230;1;R8C4_W23;R8C4_N232_W230;1;R8C3_B2;R8C3_W231_B2;1;R12C7_SN10;R12C7_F4_SN10;1;R11C7_C5;R11C7_N111_C5;1;R11C6_W23;R11C6_N231_W230;1;R11C4_W23;R11C4_W232_W230;1;R11C3_B2;R11C3_W231_B2;1;R12C7_W13;R12C7_F4_W130;1;R12C6_N23;R12C6_W131_N230;1;R11C6_B0;R11C6_N231_B0;1;R12C7_F4;;1;R12C7_W24;R12C7_F4_W240;1;R12C5_N24;R12C5_W242_N240;1;R10C5_N24;R10C5_N242_N240;1;R8C5_W24;R8C5_N242_W240;1;R8C4_X07;R8C4_W241_X07;1;R8C4_B0;R8C4_X07_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sdin_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3882384 ] ,
          "attributes": {
            "ROUTING": "R11C7_F1;;1;R11C7_E21;R11C7_F1_E210;1;R11C8_B0;R11C8_E211_B0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sdin_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3882383 ] ,
          "attributes": {
            "ROUTING": "R11C8_F7;;1;R11C8_A0;R11C8_F7_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sdin_DFFE_Q_CE[4]": {
          "hide_name": 0,
          "bits": [ 3882381 ] ,
          "attributes": {
            "ROUTING": "R16C8_X05;R16C8_F2_X05;1;R16C8_CE2;R16C8_X05_CE2;1;R12C8_N22;R12C8_N222_N220;1;R11C8_X07;R11C8_N221_X07;1;R11C8_SEL0;R11C8_X07_SEL0;1;R16C8_F2;;1;R16C8_N22;R16C8_F2_N220;1;R14C8_N22;R14C8_N222_N220;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882380 ] ,
          "attributes": {
            "ROUTING": "R11C8_F1;;1;R11C8_I1MUX0;R11C8_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "counter_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882379 ] ,
          "attributes": {
            "ROUTING": "R11C8_F0;;1;R11C8_I0MUX0;R11C8_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "counter[0]": {
          "hide_name": 0,
          "bits": [ 3882377 ] ,
          "attributes": {
            "ROUTING": "R13C2_S21;R13C2_S212_S210;1;R14C2_B1;R14C2_S211_B1;1;R13C4_W26;R13C4_W232_W260;1;R13C2_X07;R13C2_W262_X07;1;R13C2_B1;R13C2_X07_B1;1;R11C6_W81;R11C6_W222_W810;1;R11C3_N21;R11C3_E818_N210;1;R9C3_B1;R9C3_N212_B1;1;R13C6_W23;R13C6_W222_W230;1;R11C8_W22;R11C8_Q2_W220;1;R11C2_S21;R11C2_W814_S210;1;R12C2_B1;R12C2_S211_B1;1;R11C8_X01;R11C8_Q2_X01;1;R11C8_A7;R11C8_X01_A7;1;R11C8_Q2;;1;R11C8_S22;R11C8_Q2_S220;1;R13C8_W22;R13C8_S222_W220;1;R13C6_S22;R13C6_W222_S220;1;R15C6_W22;R15C6_S222_W220;1;R15C4_W22;R15C4_W222_W220;1;R15C3_D1;R15C3_W221_D1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "counter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3882375 ] ,
          "attributes": {
            "ROUTING": "R11C8_OF0;;1;R11C8_E20;R11C8_OF0_E200;1;R11C8_A2;R11C8_E200_A2;1"
          }
        },
        "counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3882374 ] ,
          "attributes": {
            "ROUTING": "R11C5_CE0;R11C5_N211_CE0;1;R14C5_N20;R14C5_W202_N200;1;R12C5_N21;R12C5_N202_N210;1;R11C5_CE1;R11C5_N211_CE1;1;R8C6_W27;R8C6_W272_W270;1;R8C4_W27;R8C4_W272_W270;1;R8C3_X08;R8C3_W271_X08;1;R8C3_CE1;R8C3_X08_CE1;1;R8C8_W27;R8C8_N272_W270;1;R12C6_W26;R12C6_N262_W260;1;R12C4_W26;R12C4_W262_W260;1;R12C3_N26;R12C3_W261_N260;1;R11C3_X05;R11C3_N261_X05;1;R11C3_CE1;R11C3_X05_CE1;1;R13C8_CE2;R13C8_X05_CE2;1;R11C4_CE1;R11C4_X08_CE1;1;R12C8_N26;R12C8_N262_N260;1;R11C8_W26;R11C8_N261_W260;1;R11C7_X07;R11C7_W261_X07;1;R11C7_CE2;R11C7_X07_CE2;1;R14C8_X07;R14C8_F6_X07;1;R14C8_CE2;R14C8_X07_CE2;1;R12C6_N27;R12C6_N262_N270;1;R10C6_N22;R10C6_N272_N220;1;R8C6_W22;R8C6_N222_W220;1;R8C5_X05;R8C5_W221_X05;1;R8C5_CE2;R8C5_X05_CE2;1;R14C8_W26;R14C8_F6_W260;1;R14C6_S26;R14C6_W262_S260;1;R15C6_X05;R15C6_S261_X05;1;R15C6_CE1;R15C6_X05_CE1;1;R11C4_X08;R11C4_W272_X08;1;R11C4_CE0;R11C4_X08_CE0;1;R11C6_W27;R11C6_W272_W270;1;R11C4_W27;R11C4_W272_W270;1;R11C3_X08;R11C3_W271_X08;1;R11C3_CE2;R11C3_X08_CE2;1;R13C8_X05;R13C8_N261_X05;1;R13C8_CE1;R13C8_X05_CE1;1;R11C8_X06;R11C8_N271_X06;1;R11C8_CE1;R11C8_X06_CE1;1;R14C8_W10;R14C8_F6_W100;1;R11C6_CE0;R11C6_X08_CE0;1;R11C5_CE2;R11C5_N211_CE2;1;R10C8_N27;R10C8_N262_N270;1;R14C7_W20;R14C7_W101_W200;1;R9C7_CE1;R9C7_X05_CE1;1;R9C8_W22;R9C8_N221_W220;1;R9C7_X05;R9C7_W221_X05;1;R9C7_CE2;R9C7_X05_CE2;1;R11C6_CE1;R11C6_X08_CE1;1;R12C8_X05;R12C8_N262_X05;1;R12C8_CE2;R12C8_X05_CE2;1;R12C8_CE1;R12C8_X05_CE1;1;R11C8_W27;R11C8_N271_W270;1;R11C6_X08;R11C6_W272_X08;1;R11C6_CE2;R11C6_X08_CE2;1;R11C4_CE2;R11C4_X08_CE2;1;R14C6_N26;R14C6_W262_N260;1;R14C8_F6;;1;R14C8_N26;R14C8_F6_N260;1;R12C8_N27;R12C8_N262_N270;1;R10C8_N22;R10C8_N272_N220;1;R8C8_W22;R8C8_N222_W220;1;R8C6_W23;R8C6_W222_W230;1;R8C4_X06;R8C4_W232_X06;1;R8C4_CE0;R8C4_X06_CE0;1"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884831 ] ,
          "attributes": {
            "ROUTING": "R15C12_F7;;1;R15C12_I1MUX6;R15C12_F7_DUMMY_I1MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3882362 ] ,
          "attributes": {
            "ROUTING": "R15C16_OF2;;1;R15C16_E22;R15C16_OF2_E220;1;R15C16_C6;R15C16_E220_C6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882361 ] ,
          "attributes": {
            "ROUTING": "R15C16_F3;;1;R15C16_I1MUX2;R15C16_F3_DUMMY_I1MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882360 ] ,
          "attributes": {
            "ROUTING": "R15C16_F2;;1;R15C16_I0MUX2;R15C16_F2_DUMMY_I0MUX2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882358 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "commandIndex[3]": {
          "hide_name": 0,
          "bits": [ 3882355 ] ,
          "attributes": {
            "ROUTING": "R15C16_A1;R15C16_X03_A1;1;R15C15_S25;R15C15_W111_S250;1;R16C15_B5;R16C15_S251_B5;1;R15C15_B2;R15C15_W111_B2;1;R15C16_EW10;R15C16_Q4_EW10;1;R15C17_A7;R15C17_E111_A7;1;R16C16_E27;R16C16_S131_E270;1;R16C17_A1;R16C17_E271_A1;1;R15C16_A3;R15C16_X07_A3;1;R16C16_A1;R16C16_S131_A1;1;R16C16_A0;R16C16_S131_A0;1;R15C16_A7;R15C16_X03_A7;1;R15C16_A2;R15C16_X07_A2;1;R15C16_SN10;R15C16_Q4_SN10;1;R16C16_B3;R16C16_S111_B3;1;R15C16_E13;R15C16_Q4_E130;1;R15C17_B6;R15C17_E131_B6;1;R15C16_X03;R15C16_Q4_X03;1;R15C16_A0;R15C16_X03_A0;1;R15C16_X07;R15C16_Q4_X07;1;R15C16_A4;R15C16_X07_A4;1;R15C15_A5;R15C15_W131_A5;1;R15C16_W13;R15C16_Q4_W130;1;R15C15_A4;R15C15_W131_A4;1;R16C15_A4;R16C15_W271_A4;1;R16C15_A0;R16C15_W271_A0;1;R16C15_A3;R16C15_W271_A3;1;R16C15_A1;R16C15_W271_A1;1;R15C16_Q4;;1;R15C16_S13;R15C16_Q4_S130;1;R16C16_W27;R16C16_S131_W270;1;R16C15_A2;R16C15_W271_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882350 ] ,
          "attributes": {
            "ROUTING": "R15C16_B1;R15C16_W231_B1;1;R15C16_B3;R15C16_W231_B3;1;R15C16_B0;R15C16_W231_B0;1;R15C17_W23;R15C17_N131_W230;1;R15C16_B2;R15C16_W231_B2;1;R16C17_N22;R16C17_F2_N220;1;R15C17_X07;R15C17_N221_X07;1;R15C17_A2;R15C17_X07_A2;1;R15C15_B0;R15C15_X07_B0;1;R15C15_X01;R15C15_N221_X01;1;R15C15_B4;R15C15_X01_B4;1;R15C17_B7;R15C17_X07_B7;1;R16C16_X05;R16C16_W221_X05;1;R16C16_B1;R16C16_X05_B1;1;R15C15_B1;R15C15_X07_B1;1;R16C15_C1;R16C15_X01_C1;1;R16C15_C2;R16C15_X01_C2;1;R16C15_C3;R16C15_X01_C3;1;R16C17_W22;R16C17_F2_W220;1;R16C15_X01;R16C15_W222_X01;1;R16C15_C0;R16C15_X01_C0;1;R15C15_X07;R15C15_N221_X07;1;R15C15_B5;R15C15_X01_B5;1;R16C15_N22;R16C15_W222_N220;1;R16C17_F2;;1;R16C17_N13;R16C17_F2_N130;1;R16C16_B0;R16C16_X05_B0;1;R15C16_B7;R15C16_W231_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex[4]": {
          "hide_name": 0,
          "bits": [ 3882348 ] ,
          "attributes": {
            "ROUTING": "R16C15_A5;R16C15_W272_A5;1;R15C15_A2;R15C15_W271_A2;1;R16C17_W27;R16C17_S131_W270;1;R16C16_A3;R16C16_W271_A3;1;R15C17_X01;R15C17_Q2_X01;1;R15C17_A6;R15C17_X01_A6;1;R15C17_W13;R15C17_Q2_W130;1;R15C16_W27;R15C16_W131_W270;1;R15C15_A3;R15C15_W271_A3;1;R15C17_Q2;;1;R15C17_S13;R15C17_Q2_S130;1;R16C17_A2;R16C17_S131_A2;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:75.13-75.25"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 3882347 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882345 ] ,
          "attributes": {
            "ROUTING": "R16C15_C5;R16C15_X06_C5;1;R15C17_C7;R15C17_N111_C7;1;R15C16_X01;R15C16_N221_X01;1;R15C16_C2;R15C16_X01_C2;1;R16C17_SN10;R16C17_F3_SN10;1;R15C17_C6;R15C17_N111_C6;1;R16C17_EW20;R16C17_F3_EW20;1;R16C16_N22;R16C16_W121_N220;1;R15C16_C7;R15C16_N221_C7;1;R16C16_X02;R16C16_W231_X02;1;R16C16_C3;R16C16_X02_C3;1;R15C15_C2;R15C15_X02_C2;1;R16C17_S13;R16C17_F3_S130;1;R17C17_A2;R17C17_S131_A2;1;R16C15_C4;R16C15_X06_C4;1;R16C15_D0;R16C15_X06_D0;1;R16C15_D3;R16C15_X06_D3;1;R16C15_D1;R16C15_X06_D1;1;R16C15_X06;R16C15_W232_X06;1;R16C15_D2;R16C15_X06_D2;1;R15C15_B3;R15C15_N231_B3;1;R15C15_C0;R15C15_X02_C0;1;R15C15_X02;R15C15_N231_X02;1;R15C15_C1;R15C15_X02_C1;1;R15C15_C4;R15C15_X08_C4;1;R16C17_F3;;1;R16C17_W23;R16C17_F3_W230;1;R16C15_N23;R16C15_W232_N230;1;R15C15_X08;R15C15_N231_X08;1;R15C15_C5;R15C15_X08_C5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex[5]": {
          "hide_name": 0,
          "bits": [ 3882343 ] ,
          "attributes": {
            "ROUTING": "R17C17_Q2;;1;R17C17_SN10;R17C17_Q2_SN10;1;R16C17_A3;R16C17_N111_A3;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:75.13-75.25"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 3882342 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 3882340 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3882334 ] ,
          "attributes": {
            "ROUTING": "R15C16_C1;R15C16_N241_C1;1;R15C17_B4;R15C17_N251_B4;1;R15C17_X04;R15C17_N251_X04;1;R15C17_D7;R15C17_X04_D7;1;R15C16_C0;R15C16_N241_C0;1;R16C17_W10;R16C17_F5_W100;1;R16C16_N24;R16C16_W101_N240;1;R15C16_X05;R15C16_N241_X05;1;R15C16_SEL2;R15C16_X05_SEL2;1;R15C15_SEL4;R15C15_X06_SEL4;1;R16C15_SEL1;R16C15_X04_SEL1;1;R16C16_C1;R16C16_X04_C1;1;R16C16_X04;R16C16_W251_X04;1;R16C16_C0;R16C16_X04_C0;1;R16C17_N25;R16C17_F5_N250;1;R15C17_A0;R15C17_N251_A0;1;R16C15_X04;R16C15_W252_X04;1;R16C15_D4;R16C15_X04_D4;1;R15C15_B6;R15C15_N251_B6;1;R15C15_B7;R15C15_N251_B7;1;R15C15_D1;R15C15_X06_D1;1;R16C17_F5;;1;R16C17_W25;R16C17_F5_W250;1;R16C15_N25;R16C15_W252_N250;1;R15C15_X06;R15C15_N251_X06;1;R15C15_D0;R15C15_X06_D0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex[7]": {
          "hide_name": 0,
          "bits": [ 3882332 ] ,
          "attributes": {
            "ROUTING": "R15C17_Q0;;1;R15C17_S10;R15C17_Q0_S100;1;R16C17_A5;R16C17_S101_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:75.13-75.25"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882331 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882329 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3882328 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3882326 ] ,
          "attributes": {
            "ROUTING": "R16C18_N13;R16C18_F0_N130;1;R15C18_W23;R15C18_N131_W230;1;R15C16_B6;R15C16_W232_B6;1;R16C18_F0;;1;R16C18_S10;R16C18_F0_S100;1;R17C18_W20;R17C18_S101_W200;1;R17C16_D7;R17C16_W202_D7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state[0]": {
          "hide_name": 0,
          "bits": [ 3882325 ] ,
          "attributes": {
            "ROUTING": "R17C14_C3;R17C14_W101_C3;1;R17C16_C0;R17C16_E121_C0;1;R17C14_C4;R17C14_W101_C4;1;R17C16_C7;R17C16_E121_C7;1;R17C15_X05;R17C15_Q0_X05;1;R17C15_C7;R17C15_X05_C7;1;R17C15_EW20;R17C15_Q0_EW20;1;R17C16_C5;R17C16_E121_C5;1;R17C15_Q0;;1;R17C15_W10;R17C15_Q0_W100;1;R17C14_C5;R17C14_W101_C5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:23.13-23.18"
          }
        },
        "state[1]": {
          "hide_name": 0,
          "bits": [ 3882324 ] ,
          "attributes": {
            "ROUTING": "R17C14_B3;R17C14_W111_B3;1;R17C16_B0;R17C16_X07_B0;1;R17C14_B4;R17C14_W111_B4;1;R17C16_X07;R17C16_E241_X07;1;R17C16_B7;R17C16_X07_B7;1;R17C15_E24;R17C15_Q4_E240;1;R17C16_X03;R17C16_E241_X03;1;R17C16_B5;R17C16_X03_B5;1;R17C15_X07;R17C15_Q4_X07;1;R17C15_B7;R17C15_X07_B7;1;R17C15_Q4;;1;R17C15_EW10;R17C15_Q4_EW10;1;R17C14_B5;R17C14_W111_B5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:23.13-23.18"
          }
        },
        "state[2]": {
          "hide_name": 0,
          "bits": [ 3882323 ] ,
          "attributes": {
            "ROUTING": "R17C14_A4;R17C14_W131_A4;1;R17C14_A3;R17C14_W131_A3;1;R17C16_A0;R17C16_E251_A0;1;R17C16_A7;R17C16_E251_A7;1;R17C15_E13;R17C15_Q5_E130;1;R17C15_A7;R17C15_E130_A7;1;R17C15_E25;R17C15_Q5_E250;1;R17C16_A5;R17C16_E251_A5;1;R17C15_Q5;;1;R17C15_W13;R17C15_Q5_W130;1;R17C14_A5;R17C14_W131_A5;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:23.13-23.18"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3882322 ] ,
          "attributes": {
            "ROUTING": "R17C16_EW10;R17C16_F7_EW10;1;R17C15_B0;R17C15_W111_B0;1;R17C16_F7;;1;R17C16_W13;R17C16_F7_W130;1;R17C15_A5;R17C15_W131_A5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3882319 ] ,
          "attributes": {
            "ROUTING": "R16C7_S20;R16C7_W101_S200;1;R17C7_E20;R17C7_S201_E200;1;R17C8_N20;R17C8_E201_N200;1;R16C8_D2;R16C8_N201_D2;1;R16C8_OF0;;1;R16C8_W10;R16C8_OF0_W100;1;R16C8_S23;R16C8_W100_S230;1;R16C8_C7;R16C8_S230_C7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_LUT4_I2_F_MUX2_LUT5_I1_O[3]": {
          "hide_name": 0,
          "bits": [ 3882318 ] ,
          "attributes": {
            "ROUTING": "R15C9_S24;R15C9_E242_S240;1;R16C9_X03;R16C9_S241_X03;1;R16C9_D0;R16C9_X03_D0;1;R15C7_E24;R15C7_E242_E240;1;R15C8_S24;R15C8_E241_S240;1;R16C8_C2;R16C8_S241_C2;1;R15C3_OF1;;1;R15C3_E21;R15C3_OF1_E210;1;R15C5_E24;R15C5_E212_E240;1;R15C7_E25;R15C7_E242_E250;1;R15C8_S25;R15C8_E251_S250;1;R16C8_B7;R16C8_S251_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3882316 ] ,
          "attributes": {
            "ROUTING": "R15C7_S27;R15C7_OF7_S270;1;R16C7_X06;R16C7_S271_X06;1;R16C7_SEL0;R16C7_X06_SEL0;1;R16C8_B2;R16C8_S231_B2;1;R15C7_OF7;;1;R15C7_E13;R15C7_OF7_E130;1;R15C8_S23;R15C8_E131_S230;1;R16C8_A7;R16C8_S231_A7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3882302 ] ,
          "attributes": {
            "ROUTING": "R11C14_W20;R11C14_N202_W200;1;R11C12_X05;R11C12_W202_X05;1;R11C12_B0;R11C12_X05_B0;1;R12C17_C0;R12C17_E261_C0;1;R12C16_N27;R12C16_N262_N270;1;R10C16_N27;R10C16_N272_N270;1;R8C16_N27;R8C16_N272_N270;1;R6C16_X06;R6C16_N272_X06;1;R6C16_CE1;R6C16_X06_CE1;1;R11C14_N20;R11C14_N252_N200;1;R9C14_N21;R9C14_N202_N210;1;R7C14_W21;R7C14_N212_W210;1;R7C13_CE2;R7C13_W211_CE2;1;R11C12_A3;R11C12_N252_A3;1;R9C15_CE2;R9C15_E211_CE2;1;R13C15_N25;R13C15_N252_N250;1;R11C15_N25;R11C15_N252_N250;1;R9C15_X08;R9C15_N252_X08;1;R9C15_CE1;R9C15_X08_CE1;1;R15C12_N25;R15C12_W252_N250;1;R13C12_N25;R13C12_N252_N250;1;R11C12_A2;R11C12_N252_A2;1;R15C16_E23;R15C16_N231_E230;1;R15C17_X06;R15C17_E231_X06;1;R15C17_A4;R15C17_X06_A4;1;R12C16_E26;R12C16_N262_E260;1;R12C17_X03;R12C17_E261_X03;1;R12C17_A1;R12C17_X03_A1;1;R17C16_E20;R17C16_E252_E200;1;R17C17_X01;R17C17_E201_X01;1;R17C17_A1;R17C17_X01_A1;1;R11C13_N21;R11C13_N202_N210;1;R9C13_N21;R9C13_N212_N210;1;R8C13_CE2;R8C13_N211_CE2;1;R13C13_N20;R13C13_N252_N200;1;R15C16_A6;R15C16_N231_A6;1;R11C14_N21;R11C14_N202_N210;1;R9C14_E21;R9C14_N212_E210;1;R9C15_CE0;R9C15_E211_CE0;1;R16C16_N23;R16C16_E232_N230;1;R14C16_N26;R14C16_N232_N260;1;R17C14_E25;R17C14_F5_E250;1;R17C16_X08;R17C16_E252_X08;1;R17C16_B4;R17C16_X08_B4;1;R16C15_B4;R16C15_E231_B4;1;R16C16_B2;R16C16_E232_B2;1;R16C15_B0;R16C15_E231_B0;1;R16C15_B2;R16C15_E231_B2;1;R16C15_B3;R16C15_E231_B3;1;R17C14_N13;R17C14_F5_N130;1;R16C14_E23;R16C14_N131_E230;1;R16C15_B1;R16C15_E231_B1;1;R14C15_X04;R14C15_N251_X04;1;R14C15_C0;R14C15_X04_C0;1;R15C15_N25;R15C15_E251_N250;1;R14C15_A1;R14C15_N251_A1;1;R15C13_A2;R15C13_W251_A2;1;R15C13_A0;R15C13_W251_A0;1;R15C13_A3;R15C13_W251_A3;1;R14C14_A2;R14C14_N251_A2;1;R15C13_A1;R15C13_W251_A1;1;R14C14_A0;R14C14_N251_A0;1;R15C13_B4;R15C13_X08_B4;1;R15C13_B6;R15C13_X08_B6;1;R15C13_B5;R15C13_X08_B5;1;R15C13_X08;R15C13_W251_X08;1;R15C13_B7;R15C13_X08_B7;1;R14C14_B6;R14C14_N251_B6;1;R15C15_A0;R15C15_E251_A0;1;R15C14_E25;R15C14_N252_E250;1;R15C15_A1;R15C15_E251_A1;1;R14C13_A2;R14C13_W251_A2;1;R14C13_A3;R14C13_W251_A3;1;R14C14_W25;R14C14_N251_W250;1;R14C13_A7;R14C13_W251_A7;1;R15C14_W25;R15C14_N252_W250;1;R15C13_N25;R15C13_W251_N250;1;R14C13_B6;R14C13_N251_B6;1;R13C14_E25;R13C14_N252_E250;1;R13C15_A0;R13C15_E251_A0;1;R12C14_C7;R12C14_N201_C7;1;R13C14_N20;R13C14_N252_N200;1;R12C14_C6;R12C14_N201_C6;1;R12C14_B5;R12C14_N251_B5;1;R13C14_N25;R13C14_N252_N250;1;R12C14_B4;R12C14_N251_B4;1;R12C13_C7;R12C13_X06_C7;1;R12C13_X06;R12C13_N251_X06;1;R12C13_C6;R12C13_X06_C6;1;R17C14_F5;;1;R17C14_N25;R17C14_F5_N250;1;R15C14_N25;R15C14_N252_N250;1;R13C14_W25;R13C14_N252_W250;1;R13C13_N25;R13C13_W251_N250;1;R12C13_B5;R12C13_N251_B5;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex[6]": {
          "hide_name": 0,
          "bits": [ 3882299 ] ,
          "attributes": {
            "ROUTING": "R16C16_Q5;;1;R16C16_EW10;R16C16_Q5_EW10;1;R16C17_A4;R16C17_E111_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:75.13-75.25"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3882298 ] ,
          "attributes": {
            "ROUTING": "R15C15_D2;R15C15_W222_D2;1;R16C15_SEL2;R16C15_X07_SEL2;1;R16C17_W24;R16C17_F4_W240;1;R16C15_X07;R16C15_W242_X07;1;R16C15_SEL0;R16C15_X07_SEL0;1;R16C16_S27;R16C16_W131_S270;1;R16C16_D3;R16C16_S270_D3;1;R15C16_D7;R15C16_W221_D7;1;R15C17_W26;R15C17_N121_W260;1;R15C17_D6;R15C17_W260_D6;1;R15C16_D2;R15C16_W221_D2;1;R16C16_W23;R16C16_W131_W230;1;R16C15_X02;R16C15_W231_X02;1;R16C15_D5;R16C15_X02_D5;1;R16C17_W13;R16C17_F4_W130;1;R16C16_A5;R16C16_W131_A5;1;R16C17_F4;;1;R16C17_SN20;R16C17_F4_SN20;1;R15C17_W22;R15C17_N121_W220;1;R15C15_D4;R15C15_W222_D4;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3882297 ] ,
          "attributes": {
            "ROUTING": "R15C17_CE1;R15C17_X05_CE1;1;R17C16_EW20;R17C16_F5_EW20;1;R17C17_N22;R17C17_E121_N220;1;R15C17_X05;R15C17_N222_X05;1;R15C17_CE0;R15C17_X05_CE0;1;R17C16_S10;R17C16_F5_S100;1;R17C16_N21;R17C16_S100_N210;1;R16C16_CE2;R16C16_N211_CE2;1;R16C16_N21;R16C16_N111_N210;1;R15C16_CE2;R15C16_N211_CE2;1;R17C16_E25;R17C16_F5_E250;1;R17C17_X08;R17C17_E251_X08;1;R17C17_CE1;R17C17_X08_CE1;1;R17C16_A4;R17C16_F5_A4;1;R17C16_F5;;1;R17C16_SN10;R17C16_F5_SN10;1;R16C16_A2;R16C16_N111_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "state_DFFE_Q_CE_LUT2_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3884910 ] ,
          "attributes": {
            "ROUTING": "R16C8_F0;;1;R16C8_I0MUX0;R16C8_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "bitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882293 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3882291 ] ,
          "attributes": {
            "ROUTING": "R15C13_N27;R15C13_W272_N270;1;R14C13_W27;R14C13_N271_W270;1;R14C12_X08;R14C12_W271_X08;1;R14C12_CE2;R14C12_X08_CE2;1;R13C16_X06;R13C16_N252_X06;1;R13C16_CE1;R13C16_X06_CE1;1;R14C15_CE1;R14C15_X08_CE1;1;R17C16_E27;R17C16_S131_E270;1;R17C17_CE0;R17C17_E271_CE0;1;R16C16_W22;R16C16_F2_W220;1;R16C14_S22;R16C14_W222_S220;1;R17C14_W22;R17C14_S221_W220;1;R17C12_X05;R17C12_W222_X05;1;R17C12_LSR2;R17C12_X05_LSR2;1;R14C15_CE2;R14C15_X08_CE2;1;R15C16_N25;R15C16_N111_N250;1;R15C13_W22;R15C13_W272_W220;1;R15C12_N22;R15C12_W221_N220;1;R12C12_CE2;R12C12_X07_CE2;1;R13C12_N22;R13C12_N222_N220;1;R12C12_X07;R12C12_N221_X07;1;R16C16_SN10;R16C16_F2_SN10;1;R14C15_X08;R14C15_N272_X08;1;R15C15_W27;R15C15_N271_W270;1;R15C14_X08;R15C14_W271_X08;1;R15C14_CE2;R15C14_X08_CE2;1;R16C15_N27;R16C15_W131_N270;1;R16C16_S13;R16C16_F2_S130;1;R16C16_F2;;1;R16C16_W13;R16C16_F2_W130;1;R16C15_S27;R16C15_W131_S270;1;R17C15_A0;R17C15_S271_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bitNumber[3]": {
          "hide_name": 0,
          "bits": [ 3882290 ] ,
          "attributes": {
            "ROUTING": "R17C12_X03;R17C12_Q4_X03;1;R17C12_A7;R17C12_X03_A7;1;R17C12_Q4;;1;R17C12_SN20;R17C12_Q4_SN20;1;R16C12_A4;R16C12_N121_A4;1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:32.13-32.22"
          }
        },
        "bitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 3882289 ] ,
          "attributes": {
            "ROUTING": "R16C12_F4;;1;R16C12_S10;R16C12_F4_S100;1;R17C12_A4;R17C12_S101_A4;1"
          }
        },
        "bitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3882287 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "bitNumber_DFFE_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882285 ] ,
          "attributes": {
            "ROUTING": "R16C12_F3;;1;R16C12_SN10;R16C12_F3_SN10;1;R17C12_E21;R17C12_S111_E210;1;R17C12_A0;R17C12_E210_A0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3882283 ] ,
          "attributes": {
            "ROUTING": "R17C12_N27;R17C12_E272_N270;1;R17C12_D6;R17C12_N270_D6;1;R16C8_F7;;1;R16C8_E27;R16C8_F7_E270;1;R16C10_S27;R16C10_E272_S270;1;R17C10_E27;R17C10_S271_E270;1;R17C11_A2;R17C11_E271_A2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3882282 ] ,
          "attributes": {
            "ROUTING": "R17C12_X08;R17C12_F7_X08;1;R17C12_B6;R17C12_X08_B6;1;R17C12_F7;;1;R17C12_E27;R17C12_F7_E270;1;R17C14_X08;R17C14_E272_X08;1;R17C14_D3;R17C14_X08_D3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "commandIndex_DFFE_Q_CE_LUT2_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3882281 ] ,
          "attributes": {
            "ROUTING": "R17C9_W22;R17C9_W222_W220;1;R17C8_N22;R17C8_W221_N220;1;R16C8_X07;R16C8_N221_X07;1;R16C8_A2;R16C8_X07_A2;1;R13C4_N26;R13C4_W261_N260;1;R11C4_X07;R11C4_N262_X07;1;R11C4_LSR1;R11C4_X07_LSR1;1;R11C6_LSR2;R11C6_X06_LSR2;1;R11C6_LSR0;R11C6_X05_LSR0;1;R11C5_X05;R11C5_W222_X05;1;R11C5_LSR1;R11C5_X05_LSR1;1;R11C6_X06;R11C6_W232_X06;1;R11C3_LSR2;R11C3_X07_LSR2;1;R11C5_X06;R11C5_N232_X06;1;R13C7_W23;R13C7_W232_W230;1;R13C5_N23;R13C5_W232_N230;1;R11C3_X07;R11C3_N262_X07;1;R12C8_LSR1;R12C8_X08_LSR1;1;R11C7_W22;R11C7_W222_W220;1;R13C8_X07;R13C8_N222_X07;1;R13C8_LSR1;R13C8_X07_LSR1;1;R11C9_W22;R11C9_N222_W220;1;R8C4_LSR0;R8C4_X08_LSR0;1;R9C7_N26;R9C7_N232_N260;1;R8C7_W26;R8C7_N261_W260;1;R8C5_X07;R8C5_W262_X07;1;R8C5_LSR2;R8C5_X07_LSR2;1;R13C9_N22;R13C9_N222_N220;1;R8C5_W27;R8C5_W262_W270;1;R13C5_W26;R13C5_W232_W260;1;R13C3_N26;R13C3_W262_N260;1;R8C4_X08;R8C4_W271_X08;1;R11C7_W26;R11C7_W232_W260;1;R11C5_X07;R11C5_W262_X07;1;R11C5_LSR0;R11C5_X07_LSR0;1;R15C9_N22;R15C9_W222_N220;1;R14C9_W22;R14C9_N221_W220;1;R14C8_X05;R14C8_W221_X05;1;R14C8_LSR2;R14C8_X05_LSR2;1;R17C12_A6;R17C12_W271_A6;1;R15C7_N23;R15C7_W232_N230;1;R13C7_N26;R13C7_N232_N260;1;R11C7_N27;R11C7_N262_N270;1;R9C7_LSR1;R9C7_N272_LSR1;1;R15C9_W22;R15C9_W222_W220;1;R11C4_LSR0;R11C4_X06_LSR0;1;R15C8_N22;R15C8_W221_N220;1;R11C7_N23;R11C7_W232_N230;1;R9C7_X08;R9C7_N232_X08;1;R9C7_LSR2;R9C7_X08_LSR2;1;R15C13_W27;R15C13_N272_W270;1;R15C11_W22;R15C11_W272_W220;1;R15C9_W23;R15C9_W222_W230;1;R15C7_W26;R15C7_W232_W260;1;R15C6_X07;R15C6_W261_X07;1;R15C6_LSR1;R15C6_X07_LSR1;1;R14C13_W22;R14C13_N221_W220;1;R14C11_W22;R14C11_W222_W220;1;R14C9_W23;R14C9_W222_W230;1;R14C8_B6;R14C8_W231_B6;1;R11C5_LSR2;R11C5_X06_LSR2;1;R11C8_W23;R11C8_N232_W230;1;R11C6_LSR1;R11C6_X06_LSR1;1;R11C6_X05;R11C6_W221_X05;1;R13C8_X06;R13C8_W231_X06;1;R13C8_LSR2;R13C8_X06_LSR2;1;R16C9_X07;R16C9_N221_X07;1;R16C9_B0;R16C9_X07_B0;1;R17C11_W22;R17C11_W272_W220;1;R17C9_N22;R17C9_W222_N220;1;R15C9_N23;R15C9_N222_N230;1;R13C9_W23;R13C9_N232_W230;1;R13C8_N23;R13C8_W231_N230;1;R12C8_X08;R12C8_N231_X08;1;R12C8_LSR2;R12C8_X08_LSR2;1;R17C13_W27;R17C13_W272_W270;1;R17C11_X08;R17C11_W272_X08;1;R17C11_CE1;R17C11_X08_CE1;1;R11C7_X06;R11C7_W232_X06;1;R11C7_LSR2;R11C7_X06_LSR2;1;R11C3_X06;R11C3_W232_X06;1;R11C3_LSR1;R11C3_X06_LSR1;1;R11C4_X06;R11C4_W231_X06;1;R11C4_LSR2;R11C4_X06_LSR2;1;R11C7_W23;R11C7_W232_W230;1;R11C5_W23;R11C5_W232_W230;1;R11C3_N23;R11C3_W232_N230;1;R9C3_N26;R9C3_N232_N260;1;R8C3_X05;R8C3_N261_X05;1;R8C3_LSR1;R8C3_X05_LSR1;1;R17C15_A4;R17C15_F7_A4;1;R17C15_F7;;1;R17C15_W27;R17C15_F7_W270;1;R17C13_N27;R17C13_W272_N270;1;R15C13_N22;R15C13_N272_N220;1;R13C13_N22;R13C13_N222_N220;1;R11C13_W22;R11C13_N222_W220;1;R11C11_W22;R11C11_W222_W220;1;R11C9_W23;R11C9_W222_W230;1;R11C8_B7;R11C8_W231_B7;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3884826 ] ,
          "attributes": {
            "ROUTING": "R15C7_F1;;1;R15C7_I1MUX0;R15C7_F1_DUMMY_I1MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 3882275 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "bitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3882274 ] ,
          "attributes": {
            "ROUTING": "R17C12_N13;R17C12_Q2_N130;1;R17C12_A2;R17C12_N130_A2;1;R15C14_A7;R15C14_X01_A7;1;R17C12_S13;R17C12_Q2_S130;1;R17C12_D7;R17C12_S130_D7;1;R16C12_X01;R16C12_N221_X01;1;R16C12_A1;R16C12_X01_A1;1;R15C12_E22;R15C12_N222_E220;1;R15C14_X01;R15C14_E222_X01;1;R15C12_C2;R15C12_X01_C2;1;R17C12_Q2;;1;R17C12_N22;R17C12_Q2_N220;1;R15C12_X01;R15C12_N222_X01;1;R15C12_B4;R15C12_X01_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3884929 ] ,
          "attributes": {
            "ROUTING": "R14C6_C2;R14C6_X04_C2;1;R9C3_D1;R9C3_X08_D1;1;R14C6_N27;R14C6_VCC_N270;1;R13C6_A0;R13C6_N271_A0;1;R14C5_E20;R14C5_VCC_E200;1;R14C5_A3;R14C5_E200_A3;1;R14C2_C4;R14C2_X08_C4;1;R12C6_C4;R12C6_N221_C4;1;R12C6_C5;R12C6_N221_C5;1;R9C4_C2;R9C4_W220_C2;1;R9C3_D2;R9C3_X08_D2;1;R6C14_C4;R6C14_X08_C4;1;R14C2_C3;R14C2_X04_C3;1;R6C14_C3;R6C14_W220_C3;1;R14C4_C4;R14C4_X08_C4;1;R13C5_C0;R13C5_X04_C0;1;R16C17_C3;R16C17_X04_C3;1;R12C3_C4;R12C3_X08_C4;1;R13C6_C5;R13C6_N201_C5;1;R13C2_C5;R13C2_X08_C5;1;R14C6_N20;R14C6_VCC_N200;1;R14C6_A1;R14C6_N200_A1;1;R13C3_A4;R13C3_X07_A4;1;R16C17_C1;R16C17_X04_C1;1;R14C5_C0;R14C5_X04_C0;1;R13C4_C1;R13C4_X04_C1;1;R14C3_A5;R14C3_X07_A5;1;R12C7_C0;R12C7_X04_C0;1;R6C15_C0;R6C15_N220_C0;1;R6C14_C0;R6C14_N220_C0;1;R12C6_C1;R12C6_X04_C1;1;R16C17_C5;R16C17_X08_C5;1;R16C12_X08;R16C12_VCC_X08;1;R16C12_C4;R16C12_X08_C4;1;R14C7_C3;R14C7_X04_C3;1;R13C4_C5;R13C4_X08_C5;1;R13C2_C0;R13C2_N220_C0;1;R14C5_C4;R14C5_S220_C4;1;R14C4_C3;R14C4_X04_C3;1;R13C5_C5;R13C5_X08_C5;1;R12C7_C3;R12C7_X04_C3;1;R13C5_A3;R13C5_X07_A3;1;R14C4_C1;R14C4_X04_C1;1;R6C15_N22;R6C15_VCC_N220;1;R6C15_C1;R6C15_N220_C1;1;R12C4_C5;R12C4_X08_C5;1;R14C6_C5;R14C6_S220_C5;1;R14C7_C0;R14C7_X04_C0;1;R13C3_C4;R13C3_X08_C4;1;R13C4_C0;R13C4_X04_C0;1;R6C15_D3;R6C15_X08_D3;1;R13C4_X03;R13C4_VCC_X03;1;R13C4_A1;R13C4_X03_A1;1;R13C3_C0;R13C3_X04_C0;1;R9C5_D3;R9C5_X08_D3;1;R12C4_A3;R12C4_X07_A3;1;R14C4_C2;R14C4_X04_C2;1;R12C5_C3;R12C5_X04_C3;1;R9C3_N20;R9C3_VCC_N200;1;R9C3_A1;R9C3_N200_A1;1;R6C14_W22;R6C14_VCC_W220;1;R6C14_C2;R6C14_W220_C2;1;R6C14_N20;R6C14_VCC_N200;1;R6C14_A1;R6C14_N200_A1;1;R9C5_D0;R9C5_X08_D0;1;R14C4_A5;R14C4_X07_A5;1;R9C4_D0;R9C4_E270_D0;1;R13C5_C1;R13C5_X04_C1;1;R13C6_C2;R13C6_X04_C2;1;R16C17_C0;R16C17_X04_C0;1;R14C3_X08;R14C3_VCC_X08;1;R14C3_C5;R14C3_X08_C5;1;R14C6_C1;R14C6_X04_C1;1;R13C2_C2;R13C2_W220_C2;1;R9C3_C1;R9C3_N220_C1;1;R12C4_C2;R12C4_W220_C2;1;R12C4_X08;R12C4_VCC_X08;1;R12C4_C4;R12C4_X08_C4;1;R9C6_D1;R9C6_E270_D1;1;R14C3_X07;R14C3_VCC_X07;1;R14C3_A3;R14C3_X07_A3;1;R14C3_S22;R14C3_VCC_S220;1;R14C3_C4;R14C3_S220_C4;1;R13C4_C3;R13C4_X04_C3;1;R12C3_A2;R12C3_X07_A2;1;R6C15_D1;R6C15_X08_D1;1;R12C2_C2;R12C2_X04_C2;1;R14C4_X03;R14C4_VCC_X03;1;R14C4_A0;R14C4_X03_A0;1;R9C5_D5;R9C5_X04_D5;1;R6C14_C5;R6C14_X08_C5;1;R14C6_C3;R14C6_X04_C3;1;R14C4_X07;R14C4_VCC_X07;1;R14C4_A2;R14C4_X07_A2;1;R13C2_N22;R13C2_VCC_N220;1;R13C2_C1;R13C2_N220_C1;1;R14C2_C1;R14C2_X04_C1;1;R14C2_C0;R14C2_X04_C0;1;R12C5_C5;R12C5_X08_C5;1;R14C3_C0;R14C3_X04_C0;1;R12C2_C0;R12C2_X04_C0;1;R9C5_C1;R9C5_X04_C1;1;R9C6_C0;R9C6_N220_C0;1;R9C6_N22;R9C6_VCC_N220;1;R9C6_C1;R9C6_N220_C1;1;R6C15_C2;R6C15_W220_C2;1;R13C3_X08;R13C3_VCC_X08;1;R13C3_C5;R13C3_X08_C5;1;R6C15_C4;R6C15_X08_C4;1;R16C12_C3;R16C12_X04_C3;1;R14C5_S22;R14C5_VCC_S220;1;R14C5_C5;R14C5_S220_C5;1;R13C7_C2;R13C7_X04_C2;1;R14C7_C2;R14C7_X04_C2;1;R9C5_C0;R9C5_X04_C0;1;R6C14_D4;R6C14_X07_D4;1;R9C5_D1;R9C5_X08_D1;1;R12C5_C0;R12C5_X04_C0;1;R12C6_A0;R12C6_X03_A0;1;R6C14_D1;R6C14_X08_D1;1;R12C4_A4;R12C4_X07_A4;1;R12C3_X08;R12C3_VCC_X08;1;R12C3_C5;R12C3_X08_C5;1;R9C5_C3;R9C5_X04_C3;1;R9C4_D3;R9C4_E260_D3;1;R12C5_X08;R12C5_VCC_X08;1;R12C5_C4;R12C5_X08_C4;1;R13C6_N22;R13C6_VCC_N220;1;R6C14_D2;R6C14_X08_D2;1;R6C15_D0;R6C15_X08_D0;1;R13C5_E24;R13C5_VCC_E240;1;R13C6_C4;R13C6_E241_C4;1;R12C3_A4;R12C3_X07_A4;1;R13C5_C3;R13C5_X04_C3;1;R9C6_C5;R9C6_E261_C5;1;R9C3_D4;R9C3_X07_D4;1;R13C7_C0;R13C7_X04_C0;1;R9C3_C2;R9C3_W220_C2;1;R13C2_W22;R13C2_VCC_W220;1;R13C2_C3;R13C2_W220_C3;1;R9C3_X07;R9C3_VCC_X07;1;R9C3_D5;R9C3_X07_D5;1;R13C5_X07;R13C5_VCC_X07;1;R13C5_A2;R13C5_X07_A2;1;R12C6_C0;R12C6_X04_C0;1;R6C15_W22;R6C15_VCC_W220;1;R6C15_C3;R6C15_W220_C3;1;R12C2_C1;R12C2_X04_C1;1;R16C12_C1;R16C12_X04_C1;1;R16C17_X04;R16C17_VCC_X04;1;R16C17_C2;R16C17_X04_C2;1;R12C6_X03;R12C6_VCC_X03;1;R12C6_A1;R12C6_X03_A1;1;R9C4_E26;R9C4_VCC_E260;1;R9C4_D2;R9C4_E260_D2;1;R12C2_C4;R12C2_X08_C4;1;R12C4_W22;R12C4_VCC_W220;1;R12C4_C3;R12C4_W220_C3;1;R13C5_X04;R13C5_VCC_X04;1;R13C5_C2;R13C5_X04_C2;1;R16C18_X04;R16C18_VCC_X04;1;R16C18_C0;R16C18_X04_C0;1;R9C6_E27;R9C6_VCC_E270;1;R9C6_D0;R9C6_E270_D0;1;R12C5_C1;R12C5_X04_C1;1;R13C2_X08;R13C2_VCC_X08;1;R13C2_C4;R13C2_X08_C4;1;R14C6_S22;R14C6_VCC_S220;1;R14C6_C4;R14C6_S220_C4;1;R12C5_A5;R12C5_X07_A5;1;R13C7_C3;R13C7_X04_C3;1;R14C5_C1;R14C5_X04_C1;1;R13C6_C0;R13C6_X04_C0;1;R9C3_D3;R9C3_X08_D3;1;R9C3_W22;R9C3_VCC_W220;1;R9C3_C3;R9C3_W220_C3;1;R14C5_S20;R14C5_VCC_S200;1;R14C5_A4;R14C5_S200_A4;1;R12C3_C1;R12C3_X04_C1;1;R9C5_D2;R9C5_X08_D2;1;R13C6_C1;R13C6_X04_C1;1;R6C14_N22;R6C14_VCC_N220;1;R6C14_C1;R6C14_N220_C1;1;R13C3_C3;R13C3_X04_C3;1;R6C14_X08;R6C14_VCC_X08;1;R6C14_D3;R6C14_X08_D3;1;R9C4_C4;R9C4_E241_C4;1;R14C5_C3;R14C5_X04_C3;1;R9C5_E26;R9C5_VCC_E260;1;R9C6_C4;R9C6_E261_C4;1;R9C3_C4;R9C3_X08_C4;1;R14C3_C2;R14C3_X04_C2;1;R14C4_X04;R14C4_VCC_X04;1;R14C4_C0;R14C4_X04_C0;1;R12C3_C3;R12C3_X04_C3;1;R13C4_X07;R13C4_VCC_X07;1;R13C4_A4;R13C4_X07_A4;1;R12C4_C1;R12C4_N220_C1;1;R9C5_C5;R9C5_X08_C5;1;R6C15_W27;R6C15_VCC_W270;1;R6C15_D4;R6C15_W270_D4;1;R6C14_X07;R6C14_VCC_X07;1;R6C14_D5;R6C14_X07_D5;1;R9C6_D4;R9C6_X07_D4;1;R9C5_X08;R9C5_VCC_X08;1;R9C5_C4;R9C5_X08_C4;1;R6C15_X08;R6C15_VCC_X08;1;R6C15_D2;R6C15_X08_D2;1;R9C6_X07;R9C6_VCC_X07;1;R9C6_D5;R9C6_X07_D5;1;R12C7_C2;R12C7_X04_C2;1;R14C6_X04;R14C6_VCC_X04;1;R14C6_C0;R14C6_X04_C0;1;R13C5_X08;R13C5_VCC_X08;1;R13C5_C4;R13C5_X08_C4;1;R13C3_A2;R13C3_X07_A2;1;R13C3_X07;R13C3_VCC_X07;1;R13C3_A5;R13C3_X07_A5;1;R9C4_W22;R9C4_VCC_W220;1;R9C4_C3;R9C4_W220_C3;1;R9C7_X03;R9C7_VCC_X03;1;R9C7_D0;R9C7_X03_D0;1;R13C4_X04;R13C4_VCC_X04;1;R13C4_C2;R13C4_X04_C2;1;R9C4_C0;R9C4_N220_C0;1;R12C3_C2;R12C3_X04_C2;1;R12C7_X04;R12C7_VCC_X04;1;R12C7_C1;R12C7_X04_C1;1;R9C3_E24;R9C3_VCC_E240;1;R9C4_C5;R9C4_E241_C5;1;R14C2_X08;R14C2_VCC_X08;1;R14C2_C5;R14C2_X08_C5;1;R9C4_E27;R9C4_VCC_E270;1;R9C4_D1;R9C4_E270_D1;1;R9C7_N22;R9C7_VCC_N220;1;R9C7_C0;R9C7_N220_C0;1;R9C3_X08;R9C3_VCC_X08;1;R9C3_C5;R9C3_X08_C5;1;R13C7_X04;R13C7_VCC_X04;1;R13C7_C1;R13C7_X04_C1;1;R12C6_C2;R12C6_X04_C2;1;R9C3_N22;R9C3_VCC_N220;1;R9C3_C0;R9C3_N220_C0;1;R12C4_N22;R12C4_VCC_N220;1;R12C4_C0;R12C4_N220_C0;1;R16C12_B1;R16C12_X04_B1;1;R13C4_X08;R13C4_VCC_X08;1;R13C4_C4;R13C4_X08_C4;1;R14C2_X04;R14C2_VCC_X04;1;R14C2_C2;R14C2_X04_C2;1;R13C6_X04;R13C6_VCC_X04;1;R13C6_C3;R13C6_X04_C3;1;R9C4_D4;R9C4_X07_D4;1;R13C3_C2;R13C3_X04_C2;1;R9C6_W22;R9C6_VCC_W220;1;R9C6_C2;R9C6_W220_C2;1;R12C2_X04;R12C2_VCC_X04;1;R12C2_C3;R12C2_X04_C3;1;R12C6_X04;R12C6_VCC_X04;1;R12C6_C3;R12C6_X04_C3;1;R9C5_X04;R9C5_VCC_X04;1;R9C5_D4;R9C5_X04_D4;1;R14C3_C3;R14C3_X04_C3;1;R14C4_X08;R14C4_VCC_X08;1;R14C4_C5;R14C4_X08_C5;1;R14C5_X04;R14C5_VCC_X04;1;R14C5_C2;R14C5_X04_C2;1;R12C2_X08;R12C2_VCC_X08;1;R12C2_C5;R12C2_X08_C5;1;R9C4_N22;R9C4_VCC_N220;1;R9C4_C1;R9C4_N220_C1;1;R9C6_C3;R9C6_W220_C3;1;R9C5_C2;R9C5_X04_C2;1;R12C5_X04;R12C5_VCC_X04;1;R12C5_C2;R12C5_X04_C2;1;R12C5_X07;R12C5_VCC_X07;1;R12C5_A2;R12C5_X07_A2;1;R9C6_D3;R9C6_E260_D3;1;R12C4_X07;R12C4_VCC_X07;1;R12C4_A5;R12C4_X07_A5;1;R16C12_C2;R16C12_X04_C2;1;R16C17_X08;R16C17_VCC_X08;1;R16C17_C4;R16C17_X08_C4;1;R16C12_X04;R16C12_VCC_X04;1;R16C12_C0;R16C12_X04_C0;1;R14C7_X04;R14C7_VCC_X04;1;R14C7_C1;R14C7_X04_C1;1;R9C4_X07;R9C4_VCC_X07;1;R9C4_D5;R9C4_X07_D5;1;R14C3_X04;R14C3_VCC_X04;1;R14C3_C1;R14C3_X04_C1;1;R13C3_X04;R13C3_VCC_X04;1;R13C3_C1;R13C3_X04_C1;1;R12C3_X07;R12C3_VCC_X07;1;R12C3_A3;R12C3_X07_A3;1;R9C6_E26;R9C6_VCC_E260;1;R9C6_D2;R9C6_E260_D2;1;VCC;;1;R12C3_X04;R12C3_VCC_X04;1;R12C3_C0;R12C3_X04_C0;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3884927 ] ,
          "attributes": {
            "ROUTING": "R29C33_S23;R29C33_VSS_S230;1;R29C33_C6;R29C33_S230_C6;1;R14C6_D4;R14C6_W270_D4;1;R12C3_D2;R12C3_S270_D2;1;R14C3_A4;R14C3_W271_A4;1;R12C5_A4;R12C5_W271_A4;1;R14C5_D0;R14C5_E270_D0;1;R14C6_A5;R14C6_N211_A5;1;R12C5_A3;R12C5_W271_A3;1;R14C6_W27;R14C6_VSS_W270;1;R14C6_D5;R14C6_W270_D5;1;R13C7_D1;R13C7_X08_D1;1;R13C8_A4;R13C8_W271_A4;1;R12C6_D3;R12C6_S270_D3;1;R13C3_D4;R13C3_W270_D4;1;R12C6_A3;R12C6_N210_A3;1;R14C4_N21;R14C4_VSS_N210;1;R14C4_A3;R14C4_N210_A3;1;R12C4_D4;R12C4_W270_D4;1;R29C8_S23;R29C8_VSS_S230;1;R29C8_C6;R29C8_S230_C6;1;R14C3_D3;R14C3_S270_D3;1;R12C3_D0;R12C3_E270_D0;1;R9C5_A4;R9C5_W210_A4;1;R14C5_D3;R14C5_S270_D3;1;R14C3_D1;R14C3_E270_D1;1;R13C5_A4;R13C5_X06_A4;1;R13C6_D4;R13C6_W270_D4;1;R13C4_D1;R13C4_E270_D1;1;R14C4_D5;R14C4_W270_D5;1;R16C17_D5;R16C17_X02_D5;1;R14C6_E21;R14C6_VSS_E210;1;R14C6_A0;R14C6_E210_A0;1;R14C7_D1;R14C7_X06_D1;1;R9C5_N21;R9C5_VSS_N210;1;R9C5_A2;R9C5_N210_A2;1;R14C2_D4;R14C2_W270_D4;1;R13C4_D2;R13C4_S270_D2;1;R29C11_S23;R29C11_VSS_S230;1;R29C11_C6;R29C11_S230_C6;1;R12C3_D5;R12C3_W270_D5;1;R14C7_A0;R14C7_E210_A0;1;R12C2_A5;R12C2_W210_A5;1;R14C16_S27;R14C16_VSS_S270;1;R15C16_LSR2;R15C16_S271_LSR2;1;R12C4_W27;R12C4_VSS_W270;1;R12C4_D5;R12C4_W270_D5;1;R14C2_A2;R14C2_N210_A2;1;R13C2_D4;R13C2_W270_D4;1;R18C11_N27;R18C11_VSS_N270;1;R17C11_LSR1;R17C11_N271_LSR1;1;R14C5_A5;R14C5_E271_A5;1;R13C2_N21;R13C2_VSS_N210;1;R13C2_A2;R13C2_N210_A2;1;R9C3_A5;R9C3_W210_A5;1;R12C8_N21;R12C8_VSS_N210;1;R12C8_A3;R12C8_N210_A3;1;R9C5_W21;R9C5_VSS_W210;1;R9C5_A5;R9C5_W210_A5;1;R12C4_D1;R12C4_E270_D1;1;R13C6_D2;R13C6_S270_D2;1;R6C15_A1;R6C15_E210_A1;1;R12C5_D4;R12C5_W270_D4;1;R6C14_A4;R6C14_W251_A4;1;R29C8_W26;R29C8_VSS_W260;1;R29C8_D6;R29C8_W260_D6;1;R12C7_D1;R12C7_E270_D1;1;R12C5_D1;R12C5_E270_D1;1;R13C3_D1;R13C3_E270_D1;1;R6C14_A2;R6C14_N210_A2;1;R13C5_A5;R13C5_E271_A5;1;R12C5_A1;R12C5_E210_A1;1;R13C6_A3;R13C6_N210_A3;1;R12C7_A2;R12C7_N210_A2;1;R13C3_D3;R13C3_X06_D3;1;R13C3_D2;R13C3_X06_D2;1;R9C4_A3;R9C4_N210_A3;1;R14C4_D0;R14C4_E270_D0;1;R13C5_D3;R13C5_X06_D3;1;R9C7_E21;R9C7_VSS_E210;1;R9C7_A0;R9C7_E210_A0;1;R13C6_S27;R13C6_VSS_S270;1;R13C6_D3;R13C6_S270_D3;1;R14C5_D5;R14C5_W270_D5;1;R17C17_LSR1;R17C17_S271_LSR1;1;R16C18_W25;R16C18_VSS_W250;1;R16C18_B0;R16C18_W250_B0;1;R9C4_N21;R9C4_VSS_N210;1;R9C4_A2;R9C4_N210_A2;1;R12C2_D2;R12C2_S270_D2;1;R16C17_B3;R16C17_S250_B3;1;R12C4_D3;R12C4_S270_D3;1;R13C3_A1;R13C3_E210_A1;1;R14C7_E21;R14C7_VSS_E210;1;R14C7_A1;R14C7_E210_A1;1;R12C3_W21;R12C3_VSS_W210;1;R12C3_A5;R12C3_W210_A5;1;R13C2_W27;R13C2_VSS_W270;1;R13C2_D5;R13C2_W270_D5;1;R16C12_B2;R16C12_S250_B2;1;R13C4_D5;R13C4_W270_D5;1;R14C3_D4;R14C3_W270_D4;1;R6C15_E21;R6C15_VSS_E210;1;R6C15_A0;R6C15_E210_A0;1;R13C6_N21;R13C6_VSS_N210;1;R13C6_A2;R13C6_N210_A2;1;R13C2_A4;R13C2_W210_A4;1;R14C2_W27;R14C2_VSS_W270;1;R14C2_D5;R14C2_W270_D5;1;R14C3_S27;R14C3_VSS_S270;1;R14C3_D2;R14C3_S270_D2;1;R12C8_W21;R12C8_VSS_W210;1;R12C8_A5;R12C8_W210_A5;1;R14C2_E27;R14C2_VSS_E270;1;R14C2_D1;R14C2_E270_D1;1;R14C6_D2;R14C6_S270_D2;1;R13C7_A2;R13C7_N210_A2;1;R13C7_D0;R13C7_X08_D0;1;R12C7_N21;R12C7_VSS_N210;1;R12C7_A3;R12C7_N210_A3;1;R6C15_W25;R6C15_VSS_W250;1;R6C14_A5;R6C14_W251_A5;1;R12C2_E21;R12C2_VSS_E210;1;R12C2_A1;R12C2_E210_A1;1;R12C6_N21;R12C6_VSS_N210;1;R12C6_A2;R12C6_N210_A2;1;R16C12_D2;R16C12_S270_D2;1;R12C6_A4;R12C6_W210_A4;1;R13C4_A3;R13C4_N210_A3;1;R13C7_A1;R13C7_E210_A1;1;R12C2_W27;R12C2_VSS_W270;1;R12C2_D5;R12C2_W270_D5;1;R14C2_D2;R14C2_S270_D2;1;R12C3_S27;R12C3_VSS_S270;1;R12C3_D3;R12C3_S270_D3;1;R12C6_D0;R12C6_E270_D0;1;R12C7_E27;R12C7_VSS_E270;1;R12C7_D0;R12C7_E270_D0;1;R13C4_E21;R13C4_VSS_E210;1;R13C4_A0;R13C4_E210_A0;1;R9C5_A3;R9C5_N210_A3;1;R13C5_D4;R13C5_W270_D4;1;R13C5_W27;R13C5_VSS_W270;1;R13C5_D5;R13C5_W270_D5;1;R15C6_A3;R15C6_N210_A3;1;R13C9_W27;R13C9_VSS_W270;1;R13C8_A5;R13C8_W271_A5;1;R14C8_W21;R14C8_VSS_W210;1;R14C8_A5;R14C8_W210_A5;1;R16C17_D2;R16C17_S270_D2;1;R12C3_E27;R12C3_VSS_E270;1;R12C3_D1;R12C3_E270_D1;1;R12C2_W21;R12C2_VSS_W210;1;R12C2_A4;R12C2_W210_A4;1;R14C7_A3;R14C7_X02_A3;1;R14C5_A1;R14C5_E210_A1;1;R9C4_A1;R9C4_E210_A1;1;R13C2_W21;R13C2_VSS_W210;1;R13C2_A5;R13C2_W210_A5;1;R12C4_N21;R12C4_VSS_N210;1;R12C4_A2;R12C4_N210_A2;1;R13C4_E27;R13C4_VSS_E270;1;R13C4_D0;R13C4_E270_D0;1;R16C18_E27;R16C18_VSS_E270;1;R16C18_D0;R16C18_E270_D0;1;R13C6_A4;R13C6_W210_A4;1;R14C5_S27;R14C5_VSS_S270;1;R14C5_D2;R14C5_S270_D2;1;R16C12_E25;R16C12_VSS_E250;1;R16C12_B4;R16C12_E250_B4;1;R12C2_A2;R12C2_N210_A2;1;R14C2_S27;R14C2_VSS_S270;1;R14C2_D3;R14C2_S270_D3;1;R12C5_E27;R12C5_VSS_E270;1;R12C5_D0;R12C5_E270_D0;1;R13C7_E21;R13C7_VSS_E210;1;R13C7_A0;R13C7_E210_A0;1;R9C3_A3;R9C3_N210_A3;1;R13C6_E21;R13C6_VSS_E210;1;R13C6_A1;R13C6_E210_A1;1;R13C3_W27;R13C3_VSS_W270;1;R13C3_D5;R13C3_W270_D5;1;R12C7_D3;R12C7_S270_D3;1;R14C3_A1;R14C3_E210_A1;1;R12C6_D4;R12C6_W270_D4;1;R13C2_D3;R13C2_S270_D3;1;R14C6_S27;R14C6_VSS_S270;1;R14C6_D3;R14C6_S270_D3;1;R9C6_A5;R9C6_W210_A5;1;R14C6_A2;R14C6_N210_A2;1;R16C17_S27;R16C17_VSS_S270;1;R16C17_D3;R16C17_S270_D3;1;R12C5_A0;R12C5_E210_A0;1;R13C5_A1;R13C5_E210_A1;1;R6C14_N21;R6C14_VSS_N210;1;R6C14_A3;R6C14_N210_A3;1;R12C5_D3;R12C5_S270_D3;1;R16C17_X02;R16C17_W231_X02;1;R16C17_D4;R16C17_X02_D4;1;R12C6_W21;R12C6_VSS_W210;1;R12C6_A5;R12C6_W210_A5;1;R12C4_S27;R12C4_VSS_S270;1;R12C4_D2;R12C4_S270_D2;1;R14C5_E21;R14C5_VSS_E210;1;R14C5_A0;R14C5_E210_A0;1;R13C6_W27;R13C6_VSS_W270;1;R13C6_D5;R13C6_W270_D5;1;R9C6_A1;R9C6_E210_A1;1;R6C15_W21;R6C15_VSS_W210;1;R6C15_A4;R6C15_W210_A4;1;R12C5_W27;R12C5_VSS_W270;1;R12C5_D5;R12C5_W270_D5;1;R14C4_W27;R14C4_VSS_W270;1;R14C4_D4;R14C4_W270_D4;1;R12C6_E27;R12C6_VSS_E270;1;R12C6_D1;R12C6_E270_D1;1;R6C15_A3;R6C15_N210_A3;1;R15C16_E21;R15C16_VSS_E210;1;R15C17_LSR1;R15C17_E211_LSR1;1;R13C3_A3;R13C3_W271_A3;1;R16C17_E27;R16C17_VSS_E270;1;R16C17_D1;R16C17_E270_D1;1;R9C4_A4;R9C4_W210_A4;1;R9C5_A1;R9C5_E210_A1;1;R14C3_N21;R14C3_VSS_N210;1;R14C3_A2;R14C3_N210_A2;1;R9C3_N21;R9C3_VSS_N210;1;R9C3_A2;R9C3_N210_A2;1;R29C11_S26;R29C11_VSS_S260;1;R29C11_D6;R29C11_N261_D6;1;R12C2_S27;R12C2_VSS_S270;1;R12C2_D3;R12C2_S270_D3;1;R13C3_E21;R13C3_VSS_E210;1;R13C3_A0;R13C3_E210_A0;1;R14C2_A4;R14C2_W210_A4;1;R13C6_D0;R13C6_E270_D0;1;R9C3_W21;R9C3_VSS_W210;1;R9C3_A4;R9C3_W210_A4;1;R12C2_E27;R12C2_VSS_E270;1;R12C2_D1;R12C2_E270_D1;1;R16C17_B4;R16C17_E250_B4;1;R12C7_A1;R12C7_E210_A1;1;R13C8_N21;R13C8_VSS_N210;1;R13C8_A2;R13C8_N210_A2;1;R14C5_N21;R14C5_VSS_N210;1;R14C5_A2;R14C5_N210_A2;1;R9C6_A3;R9C6_N210_A3;1;R16C18_W23;R16C18_VSS_W230;1;R16C17_B1;R16C17_W231_B1;1;R9C6_W21;R9C6_VSS_W210;1;R9C6_A4;R9C6_W210_A4;1;R14C4_E27;R14C4_VSS_E270;1;R14C4_D1;R14C4_E270_D1;1;R14C7_X02;R14C7_E231_X02;1;R14C7_A2;R14C7_X02_A2;1;R9C5_E21;R9C5_VSS_E210;1;R9C5_A0;R9C5_E210_A0;1;R14C7_D3;R14C7_S270_D3;1;R13C6_E27;R13C6_VSS_E270;1;R13C6_D1;R13C6_E270_D1;1;R13C3_E27;R13C3_VSS_E270;1;R13C3_D0;R13C3_E270_D0;1;R13C7_X06;R13C7_S271_X06;1;R13C7_D3;R13C7_X06_D3;1;R13C2_S27;R13C2_VSS_S270;1;R13C2_D2;R13C2_S270_D2;1;R14C6_A4;R14C6_N211_A4;1;R14C6_E23;R14C6_VSS_E230;1;R14C7_X06;R14C7_E231_X06;1;R14C7_D0;R14C7_X06_D0;1;R14C2_N21;R14C2_VSS_N210;1;R14C2_A3;R14C2_N210_A3;1;R13C4_N21;R13C4_VSS_N210;1;R13C4_A2;R13C4_N210_A2;1;R14C4_D2;R14C4_S270_D2;1;R14C6_D0;R14C6_X08_D0;1;R13C2_A3;R13C2_N210_A3;1;R12C2_D4;R12C2_W270_D4;1;R12C7_E21;R12C7_VSS_E210;1;R12C7_A0;R12C7_E210_A0;1;R12C6_S27;R12C6_VSS_S270;1;R12C6_D2;R12C6_S270_D2;1;R13C4_W27;R13C4_VSS_W270;1;R13C4_D4;R13C4_W270_D4;1;R12C2_N21;R12C2_VSS_N210;1;R12C2_A3;R12C2_N210_A3;1;R14C4_W21;R14C4_VSS_W210;1;R14C4_A4;R14C4_W210_A4;1;R29C33_N27;R29C33_VSS_N270;1;R29C33_D6;R29C33_N270_D6;1;R13C5_D1;R13C5_E270_D1;1;R13C7_N21;R13C7_VSS_N210;1;R13C7_A3;R13C7_N210_A3;1;R14C2_W21;R14C2_VSS_W210;1;R14C2_A5;R14C2_W210_A5;1;R16C17_S25;R16C17_VSS_S250;1;R16C17_B2;R16C17_S250_B2;1;R12C4_E27;R12C4_VSS_E270;1;R12C4_D0;R12C4_E270_D0;1;R13C5_E21;R13C5_VSS_E210;1;R13C5_A0;R13C5_E210_A0;1;R14C3_W27;R14C3_VSS_W270;1;R14C3_D5;R14C3_W270_D5;1;R13C5_E27;R13C5_VSS_E270;1;R13C5_D0;R13C5_E270_D0;1;R16C18_E21;R16C18_VSS_E210;1;R16C18_A0;R16C18_E210_A0;1;R9C6_N21;R9C6_VSS_N210;1;R9C6_A2;R9C6_N210_A2;1;R12C6_W27;R12C6_VSS_W270;1;R12C6_D5;R12C6_W270_D5;1;R14C3_E21;R14C3_VSS_E210;1;R14C3_A0;R14C3_E210_A0;1;R16C12_W27;R16C12_VSS_W270;1;R16C12_D4;R16C12_W270_D4;1;R14C6_X08;R14C6_N211_X08;1;R14C6_D1;R14C6_X08_D1;1;R16C12_E27;R16C12_VSS_E270;1;R16C12_D1;R16C12_E270_D1;1;R14C2_E21;R14C2_VSS_E210;1;R14C2_A1;R14C2_E210_A1;1;R13C2_E21;R13C2_VSS_E210;1;R13C2_A1;R13C2_E210_A1;1;R16C17_E25;R16C17_VSS_E250;1;R16C17_B5;R16C17_E250_B5;1;R13C6_W21;R13C6_VSS_W210;1;R13C6_A5;R13C6_W210_A5;1;R9C6_E21;R9C6_VSS_E210;1;R9C6_A0;R9C6_E210_A0;1;R6C15_N21;R6C15_VSS_N210;1;R6C15_A2;R6C15_N210_A2;1;R15C16_E25;R15C16_VSS_E250;1;R15C17_X08;R15C17_E251_X08;1;R15C17_LSR0;R15C17_X08_LSR0;1;R13C5_X06;R13C5_S271_X06;1;R13C5_D2;R13C5_X06_D2;1;R14C7_S27;R14C7_VSS_S270;1;R14C7_D2;R14C7_S270_D2;1;R12C4_A0;R12C4_E210_A0;1;R12C3_A0;R12C3_E210_A0;1;R14C5_E27;R14C5_VSS_E270;1;R14C5_D1;R14C5_E270_D1;1;R14C4_S27;R14C4_VSS_S270;1;R14C4_D3;R14C4_S270_D3;1;R9C4_E21;R9C4_VSS_E210;1;R9C4_A0;R9C4_E210_A0;1;R14C4_E21;R14C4_VSS_E210;1;R14C4_A1;R14C4_E210_A1;1;R16C12_S27;R16C12_VSS_S270;1;R16C12_D3;R16C12_S270_D3;1;R14C6_N21;R14C6_VSS_N210;1;R14C6_A3;R14C6_N210_A3;1;R12C5_S27;R12C5_VSS_S270;1;R12C5_D2;R12C5_S270_D2;1;R15C6_N21;R15C6_VSS_N210;1;R15C6_A2;R15C6_N210_A2;1;R12C3_E21;R12C3_VSS_E210;1;R12C3_A1;R12C3_E210_A1;1;R12C5_E21;R12C5_VSS_E210;1;R13C3_X06;R13C3_S271_X06;1;R13C4_S27;R13C4_VSS_S270;1;R13C4_D3;R13C4_S270_D3;1;R12C7_S27;R12C7_VSS_S270;1;R12C7_D2;R12C7_S270_D2;1;R14C7_N23;R14C7_VSS_N230;1;R13C7_X08;R13C7_N231_X08;1;R13C7_D2;R13C7_X08_D2;1;R12C4_S25;R12C4_VSS_S250;1;R13C4_X06;R13C4_S251_X06;1;R13C4_A5;R13C4_X06_A5;1;R14C5_W27;R14C5_VSS_W270;1;R14C5_D4;R14C5_W270_D4;1;R12C3_W27;R12C3_VSS_W270;1;R12C3_D4;R12C3_W270_D4;1;R16C12_S25;R16C12_VSS_S250;1;R16C12_B3;R16C12_S250_B3;1;R12C4_E21;R12C4_VSS_E210;1;R12C4_A1;R12C4_E210_A1;1;R13C2_E27;R13C2_VSS_E270;1;R13C2_D1;R13C2_E270_D1;1;R17C16_E21;R17C16_VSS_E210;1;R17C17_LSR0;R17C17_E211_LSR0;1;R9C4_W21;R9C4_VSS_W210;1;R9C4_A5;R9C4_W210_A5;1;VSS;;1;R14C3_E27;R14C3_VSS_E270;1;R14C3_D0;R14C3_E270_D0;1"
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 3882084 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 3882083 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen/screen.v:121.26-121.39|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.25-882.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882080 ] ,
          "attributes": {
            "ROUTING": "R17C14_W24;R17C14_W242_W240;1;R17C12_C6;R17C12_W242_C6;1;R17C16_N13;R17C16_F4_N130;1;R17C16_A3;R17C16_N130_A3;1;R17C15_X03;R17C15_W241_X03;1;R17C15_B4;R17C15_X03_B4;1;R17C12_B3;R17C12_X04_B3;1;R17C12_B0;R17C12_X04_B0;1;R17C16_F4;;1;R17C16_W24;R17C16_F4_W240;1;R17C14_W25;R17C14_W242_W250;1;R17C12_X04;R17C12_W252_X04;1;R17C12_B2;R17C12_X04_B2;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bitNumber_DFFE_Q_1_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3882078 ] ,
          "attributes": {
            "ROUTING": "R16C12_F2;;1;R16C12_S13;R16C12_F2_S130;1;R17C12_A3;R17C12_S131_A3;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3882076 ] ,
          "attributes": {
            "ROUTING": "R15C14_C3;R15C14_X02_C3;1;R15C12_E23;R15C12_N232_E230;1;R15C14_X02;R15C14_E232_X02;1;R15C14_C0;R15C14_X02_C0;1;R17C12_X06;R17C12_Q3_X06;1;R17C12_C7;R17C12_X06_C7;1;R16C12_X02;R16C12_N231_X02;1;R16C12_A2;R16C12_X02_A2;1;R15C12_B6;R15C12_X08_B6;1;R17C12_Q3;;1;R17C12_N23;R17C12_Q3_N230;1;R15C12_X08;R15C12_N232_X08;1;R15C12_B7;R15C12_X08_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sdin_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884825 ] ,
          "attributes": {
            "ROUTING": "R15C7_F0;;1;R15C7_I0MUX0;R15C7_F0_DUMMY_I0MUX0;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "bitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3882071 ] ,
          "attributes": {
            "ROUTING": "R17C12_W13;R17C12_Q0_W130;1;R17C12_B7;R17C12_W130_B7;1;R16C12_X07;R16C12_N201_X07;1;R16C12_A3;R16C12_X07_A3;1;R15C12_A6;R15C12_X03_A6;1;R17C12_Q0;;1;R17C12_N20;R17C12_Q0_N200;1;R15C12_X03;R15C12_N202_X03;1;R15C12_A7;R15C12_X03_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sdin_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3884830 ] ,
          "attributes": {
            "ROUTING": "R15C12_F6;;1;R15C12_I0MUX6;R15C12_F6_DUMMY_I0MUX6;1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2024-05-03/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3882068 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R17C12_CLK0;R17C12_GB00_CLK0;5;R17C12_GBO0;R17C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R17C12_CLK1;R17C12_GB00_CLK1;5;R17C12_CLK2;R17C12_GB00_CLK2;5;R16C16_CLK2;R16C16_GB00_CLK2;5;R16C16_GBO0;R16C16_GT00_GBO0;5;R20C16_GT00;R20C16_SPINE16_GT00;5;R15C17_CLK0;R15C17_GB00_CLK0;5;R15C16_GBO0;R15C16_GT00_GBO0;5;R17C17_CLK1;R17C17_GB00_CLK1;5;R17C16_GBO0;R17C16_GT00_GBO0;5;R15C17_CLK1;R15C17_GB00_CLK1;5;R15C16_CLK2;R15C16_GB00_CLK2;5;R11C8_CLK1;R11C8_GB00_CLK1;5;R11C8_GBO0;R11C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R13C8_CLK2;R13C8_GB00_CLK2;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R12C8_CLK2;R12C8_GB00_CLK2;5;R12C8_GBO0;R12C8_GT00_GBO0;5;R11C7_CLK2;R11C7_GB00_CLK2;5;R9C7_CLK2;R9C7_GB00_CLK2;5;R9C8_GBO0;R9C8_GT00_GBO0;5;R2C8_GT00;R2C8_SPINE8_GT00;5;R10C27_SPINE8;R10C27_PCLKR1_SPINE8;5;R9C7_CLK1;R9C7_GB00_CLK1;5;R11C6_CLK2;R11C6_GB00_CLK2;5;R11C4_GBO0;R11C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R11C6_CLK0;R11C6_GB00_CLK0;5;R11C6_CLK1;R11C6_GB00_CLK1;5;R11C5_CLK0;R11C5_GB00_CLK0;5;R11C5_CLK1;R11C5_GB00_CLK1;5;R8C5_CLK2;R8C5_GB00_CLK2;5;R8C4_GBO0;R8C4_GT00_GBO0;5;R2C4_GT00;R2C4_SPINE8_GT00;5;R11C5_CLK2;R11C5_GB00_CLK2;5;R11C4_CLK1;R11C4_GB00_CLK1;5;R11C4_CLK2;R11C4_GB00_CLK2;5;R11C4_CLK0;R11C4_GB00_CLK0;5;R8C4_CLK0;R8C4_GB00_CLK0;5;R8C3_CLK1;R8C3_GB00_CLK1;5;R11C3_CLK1;R11C3_GB00_CLK1;5;R14C8_CLK2;R14C8_GB00_CLK2;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R11C3_CLK2;R11C3_GB00_CLK2;5;R15C6_CLK1;R15C6_GB00_CLK1;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R12C8_CLK1;R12C8_GB00_CLK1;5;R13C8_CLK1;R13C8_GB00_CLK1;5;R17C16_CLK1;R17C16_GB00_CLK1;5;R14C15_CLK1;R14C15_GB00_CLK1;5;R14C16_GBO0;R14C16_GT00_GBO0;5;R13C16_CLK1;R13C16_GB00_CLK1;5;R13C16_GBO0;R13C16_GT00_GBO0;5;R15C14_CLK2;R15C14_GB00_CLK2;5;R15C12_GBO0;R15C12_GT00_GBO0;5;R12C12_CLK2;R12C12_GB00_CLK2;5;R12C12_GBO0;R12C12_GT00_GBO0;5;R14C12_CLK2;R14C12_GB00_CLK2;5;R14C12_GBO0;R14C12_GT00_GBO0;5;R14C15_CLK2;R14C15_GB00_CLK2;5;R17C17_CLK0;R17C17_GB00_CLK0;5;R6C16_CLK1;R6C16_GB00_CLK1;5;R6C16_GBO0;R6C16_GT00_GBO0;5;R2C16_GT00;R2C16_SPINE8_GT00;5;R7C13_CLK2;R7C13_GB00_CLK2;5;R7C12_GBO0;R7C12_GT00_GBO0;5;R2C12_GT00;R2C12_SPINE8_GT00;5;R9C15_CLK0;R9C15_GB00_CLK0;5;R9C16_GBO0;R9C16_GT00_GBO0;5;R9C15_CLK2;R9C15_GB00_CLK2;5;R9C15_CLK1;R9C15_GB00_CLK1;5;R8C13_CLK2;R8C13_GB00_CLK2;5;R8C12_GBO0;R8C12_GT00_GBO0;5;R14C8_CLK1;R14C8_GB00_CLK1;5;R17C11_CLK1;R17C11_GB00_CLK1;5;R16C8_CLK2;R16C8_GB00_CLK2;5;R16C8_GBO0;R16C8_GT00_GBO0;5;R17C15_CLK2;R17C15_GB00_CLK2;5;R17C15_CLK0;R17C15_GB00_CLK0;5"
          }
        },
        "bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3882067 ] ,
          "attributes": {
            "ROUTING": "R17C12_CE1;R17C12_X07_CE1;1;R17C12_CE0;R17C12_X07_CE0;1;R17C12_CE2;R17C12_X07_CE2;1;R17C12_F6;;1;R17C12_X07;R17C12_F6_X07;1"
          }
        }
      }
    }
  }
}
