4:44:13 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Sun May 19 16:45:51 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":377:11:377:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":390:11:390:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":403:11:403:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":416:11:416:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 16:45:51 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 16:45:51 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 16:45:51 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 16:45:53 2019

###########################################################]
Pre-mapping Report

# Sun May 19 16:45:53 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
System              1.0 MHz       1000.000      system       system_clkgroup           0    
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     99   
============================================================================================

@W: MT529 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 99 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 19 16:45:53 2019

###########################################################]
Map & Optimize Report

# Sun May 19 16:45:53 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":133:8:133:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":123:8:123:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.56ns		 261 /        74
   2		0h:00m:01s		    -4.56ns		 249 /        74
   3		0h:00m:01s		    -3.16ns		 249 /        74
   4		0h:00m:01s		    -3.16ns		 249 /        74

   5		0h:00m:04s		    -3.16ns		 282 /        74
   6		0h:00m:04s		    -1.76ns		 282 /        74
   7		0h:00m:05s		    -1.76ns		 289 /        74

@N: FX271 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|Replicating instance processor_zipi8.flags_i.carry_flag (in view: work.top(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   8		0h:00m:05s		    -1.76ns		 291 /        75
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 185MB peak: 185MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 185MB peak: 185MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               99         processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 156MB peak: 185MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 181MB peak: 185MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 182MB peak: 185MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 181MB peak: 185MB)

@W: MT246 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Blackbox ram_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 16.59ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun May 19 16:45:59 2019
#


Top view:               top
Requested Frequency:    60.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.929

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     60.3 MHz      51.2 MHz      16.595        19.523        -2.929     inferred     Autoconstr_clkgroup_0
System              1.0 MHz       1.0 MHz       1000.000      983.560       16.440     system       system_clkgroup      
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
System           top|CLK_3P3_MHZ  |  16.595      16.440  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  System           |  16.595      12.754  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  16.595      -2.929  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                              Arrival           
Instance                                                           Reference           Type             Pin          Net                 Time        Slack 
                                                                   Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       -2.929
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -2.898
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       -2.856
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       -2.836
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[0]     sy[0]               0.920       -2.825
test_program.Ram2048x2_inst8                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       -2.794
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       -2.639
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[1]     sy[1]               0.920       -2.536
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       -1.103
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[0]     sx[0]               0.920       -0.803
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                            Required           
Instance                                                                 Reference           Type          Pin     Net                       Time         Slack 
                                                                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_22_i                    16.440       -2.929
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF        D       carry_arith_logical_7     16.440       -2.743
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_24_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc[6]                                  top|CLK_3P3_MHZ     SB_DFFSR      D       pc_en[6]                  16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[7]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_9_i                     16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[8]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_10_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[9]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_11_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[10]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_12_i                    16.440       -0.958
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2]     top|CLK_3P3_MHZ     SB_DFF        D       N_19_i                    16.440       -0.896
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_21_i                    16.440       -0.896
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.368
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.928

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[0]                                                                                                  Net              -            -       2.259     -           8         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.661     3.840       -         
port_id[0]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I2           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.769       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.141       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.802       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.731       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.102      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.764      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.135      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.796      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.167      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.829      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.200      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.861      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.368      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.523 is 6.160(31.6%) logic and 13.363(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.898

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                                 Net              -            -       2.259     -           26        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          O            Out     0.661     3.840       -         
un31_half_arith_logical                                                                                         Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.661     5.873       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.569     7.812       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.517     9.700       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.071      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.733      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.104      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.765      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.136      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.798      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.169      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.830      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.337      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.492 is 6.129(31.4%) logic and 13.363(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.856

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst6 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst6                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[12]                                                                                                 Net              -            -       2.259     -           52        
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     3.768       -         
port_id[0]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I2           In      -         5.139       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.697       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.068       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.730       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.101       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.659       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.030      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.691      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.062      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.724      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.095      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.756      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.127      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.789      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.296      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.451 is 6.088(31.3%) logic and 13.363(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.835

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                                                                                 Net              -            -       2.259     -           31        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          O            Out     0.558     3.737       -         
un31_half_arith_logical                                                                                         Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I0           In      -         5.108       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.569     5.676       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.709       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.638       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.009      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.671      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.042      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.703      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.074      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.736      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.107      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.768      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.275      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.430 is 6.067(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.835

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                                 Net              -            -       2.259     -           26        
processor_zipi8.decode4alu_i.calc_arith_logical_sel_process\.un4_arith_logical_sel                              SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.calc_arith_logical_sel_process\.un4_arith_logical_sel                              SB_LUT4          O            Out     0.569     3.747       -         
un4_arith_logical_sel                                                                                           Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I1           In      -         5.118       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.676       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.709       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.638       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.009      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.671      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.042      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.703      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.074      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.736      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.107      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.768      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.275      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.430 is 6.067(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival           
Instance                                          Reference     Type                          Pin       Net                 Time        Slack 
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[0]     spm_ram_data[0]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[1]     spm_ram_data[1]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[2]     spm_ram_data[2]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[3]     spm_ram_data[3]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[4]     spm_ram_data[4]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[5]     spm_ram_data[5]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[6]     spm_ram_data[6]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[7]     spm_ram_data[7]     0.000       16.440
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required           
Instance                                              Reference     Type       Pin     Net                 Time         Slack 
                                                      Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_data[0]     System        SB_DFF     D       spm_ram_data[0]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[1]     System        SB_DFF     D       spm_ram_data[1]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[2]     System        SB_DFF     D       spm_ram_data[2]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[3]     System        SB_DFF     D       spm_ram_data[3]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[4]     System        SB_DFF     D       spm_ram_data[4]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[5]     System        SB_DFF     D       spm_ram_data[5]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[6]     System        SB_DFF     D       spm_ram_data[6]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[7]     System        SB_DFF     D       spm_ram_data[7]     16.440       16.440
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 16.440

    Number of logic level(s):                0
    Starting point:                          processor_zipi8.spm_with_output_reg_i.spm_ram / DO[0]
    Ending point:                            processor_zipi8.spm_with_output_reg_i.spm_data[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type                          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram         ram_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
spm_ram_data[0]                                       Net                           -         -       0.000     -           1         
processor_zipi8.spm_with_output_reg_i.spm_data[0]     SB_DFF                        D         In      -         0.000       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 181MB peak: 185MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 181MB peak: 185MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          55 uses
SB_DFFESR       10 uses
SB_DFFSR        8 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     2 uses
VCC             18 uses
ram_work_top_behavioral_0  1 use
SB_LUT4         299 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   75 (5%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 299 (23%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 299 = 299 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 30MB peak: 185MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Sun May 19 16:45:59 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Sun May 19 17:10:14 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
Options changed - recompiling
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":364:11:364:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":377:11:377:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":390:11:390:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":403:11:403:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":416:11:416:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":293:11:293:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":306:11:306:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":319:11:319:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":332:11:332:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":358:11:358:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":371:11:371:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":384:11:384:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":397:11:397:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":410:11:410:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":423:11:423:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 17:10:15 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 17:10:15 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 17:10:15 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 17:10:16 2019

###########################################################]
Pre-mapping Report

# Sun May 19 17:10:16 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
System              1.0 MHz       1000.000      system       system_clkgroup           0    
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     99   
============================================================================================

@W: MT529 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 99 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 19 17:10:16 2019

###########################################################]
Map & Optimize Report

# Sun May 19 17:10:16 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":133:8:133:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":123:8:123:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 156MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.56ns		 261 /        74
   2		0h:00m:01s		    -4.56ns		 249 /        74
   3		0h:00m:01s		    -3.16ns		 249 /        74
   4		0h:00m:01s		    -3.16ns		 249 /        74

   5		0h:00m:04s		    -3.16ns		 282 /        74
   6		0h:00m:05s		    -1.76ns		 282 /        74
   7		0h:00m:05s		    -1.76ns		 289 /        74

@N: FX271 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|Replicating instance processor_zipi8.flags_i.carry_flag (in view: work.top(behavioral)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   8		0h:00m:05s		    -1.76ns		 291 /        75
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 185MB peak: 185MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 185MB peak: 185MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               99         processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 156MB peak: 185MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 181MB peak: 185MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 182MB peak: 185MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 181MB peak: 185MB)

@W: MT246 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Blackbox ram_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 16.59ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun May 19 17:10:23 2019
#


Top view:               top
Requested Frequency:    60.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.929

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     60.3 MHz      51.2 MHz      16.595        19.523        -2.929     inferred     Autoconstr_clkgroup_0
System              1.0 MHz       1.0 MHz       1000.000      983.560       16.440     system       system_clkgroup      
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
System           top|CLK_3P3_MHZ  |  16.595      16.440  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  System           |  16.595      12.754  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  16.595      -2.929  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                              Arrival           
Instance                                                           Reference           Type             Pin          Net                 Time        Slack 
                                                                   Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       -2.929
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -2.898
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       -2.856
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       -2.836
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[0]     sy[0]               0.920       -2.825
test_program.Ram2048x2_inst8                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       -2.794
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       -2.639
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[1]     sy[1]               0.920       -2.536
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       -1.103
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[0]     sx[0]               0.920       -0.803
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                            Required           
Instance                                                                 Reference           Type          Pin     Net                       Time         Slack 
                                                                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_22_i                    16.440       -2.929
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF        D       carry_arith_logical_7     16.440       -2.743
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_24_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc[6]                                  top|CLK_3P3_MHZ     SB_DFFSR      D       pc_en[6]                  16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[7]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_9_i                     16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[8]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_10_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[9]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_11_i                    16.440       -0.958
processor_zipi8.program_counter_i.pc_esr[10]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_12_i                    16.440       -0.958
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[2]     top|CLK_3P3_MHZ     SB_DFF        D       N_19_i                    16.440       -0.896
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_21_i                    16.440       -0.896
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.368
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.928

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[0]                                                                                                  Net              -            -       2.259     -           8         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.661     3.840       -         
port_id[0]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I2           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.769       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.141       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.802       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.731       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.102      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.764      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.135      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.796      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.167      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.829      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.200      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.861      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.368      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.523 is 6.160(31.6%) logic and 13.363(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.898

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                                 Net              -            -       2.259     -           26        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          O            Out     0.661     3.840       -         
un31_half_arith_logical                                                                                         Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.661     5.873       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.569     7.812       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.517     9.700       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.071      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.733      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.104      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.765      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.136      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.798      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.169      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.830      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.337      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.492 is 6.129(31.4%) logic and 13.363(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.856

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst6 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst6                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[12]                                                                                                 Net              -            -       2.259     -           52        
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                  SB_LUT4          O            Out     0.589     3.768       -         
port_id[0]                                                                                                      Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I2           In      -         5.139       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.697       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.068       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.730       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.101       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.659       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.030      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.691      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.062      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.724      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.095      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.756      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.127      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.789      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.296      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.451 is 6.088(31.3%) logic and 13.363(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.835

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                                                                                 Net              -            -       2.259     -           31        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                             SB_LUT4          O            Out     0.558     3.737       -         
un31_half_arith_logical                                                                                         Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I0           In      -         5.108       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.569     5.676       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.709       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.638       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.009      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.671      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.042      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.703      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.074      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.736      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.107      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.768      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.275      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.430 is 6.067(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      19.275
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.835

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                                 Net              -            -       2.259     -           26        
processor_zipi8.decode4alu_i.calc_arith_logical_sel_process\.un4_arith_logical_sel                              SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.calc_arith_logical_sel_process\.un4_arith_logical_sel                              SB_LUT4          O            Out     0.569     3.747       -         
un4_arith_logical_sel                                                                                           Net              -            -       1.371     -           12        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          I1           In      -         5.118       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[0]                                          SB_LUT4          O            Out     0.558     5.676       -         
half_arith_logical_1_0[0]                                                                                       Net              -            -       1.371     -           3         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          I0           In      -         7.048       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_x1[0]                                           SB_LUT4          O            Out     0.661     7.709       -         
half_arith_logical_x1[0]                                                                                        Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          I2           In      -         9.080       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_ns[0]                                           SB_LUT4          O            Out     0.558     9.638       -         
half_arith_logical_0[0]                                                                                         Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          I0           In      -         11.009      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]        SB_LUT4          O            Out     0.661     11.671      -         
carry_arith_logical_4[0]                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          I0           In      -         13.042      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10_u[1]     SB_LUT4          O            Out     0.661     13.703      -         
carry_arith_logical_10[1]                                                                                       Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          I0           In      -         15.074      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[5]                                      SB_LUT4          O            Out     0.661     15.736      -         
carry_arith_logical_22[3]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          I0           In      -         17.107      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[5]                                        SB_LUT4          O            Out     0.661     17.768      -         
N_22_i                                                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]                                            SB_DFF           D            In      -         19.275      -         
======================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.430 is 6.067(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival           
Instance                                          Reference     Type                          Pin       Net                 Time        Slack 
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[0]     spm_ram_data[0]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[1]     spm_ram_data[1]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[2]     spm_ram_data[2]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[3]     spm_ram_data[3]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[4]     spm_ram_data[4]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[5]     spm_ram_data[5]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[6]     spm_ram_data[6]     0.000       16.440
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[7]     spm_ram_data[7]     0.000       16.440
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required           
Instance                                              Reference     Type       Pin     Net                 Time         Slack 
                                                      Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_data[0]     System        SB_DFF     D       spm_ram_data[0]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[1]     System        SB_DFF     D       spm_ram_data[1]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[2]     System        SB_DFF     D       spm_ram_data[2]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[3]     System        SB_DFF     D       spm_ram_data[3]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[4]     System        SB_DFF     D       spm_ram_data[4]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[5]     System        SB_DFF     D       spm_ram_data[5]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[6]     System        SB_DFF     D       spm_ram_data[6]     16.440       16.440
processor_zipi8.spm_with_output_reg_i.spm_data[7]     System        SB_DFF     D       spm_ram_data[7]     16.440       16.440
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.595
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.440

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 16.440

    Number of logic level(s):                0
    Starting point:                          processor_zipi8.spm_with_output_reg_i.spm_ram / DO[0]
    Ending point:                            processor_zipi8.spm_with_output_reg_i.spm_data[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type                          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram         ram_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
spm_ram_data[0]                                       Net                           -         -       0.000     -           1         
processor_zipi8.spm_with_output_reg_i.spm_data[0]     SB_DFF                        D         In      -         0.000       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 181MB peak: 185MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 181MB peak: 185MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          55 uses
SB_DFFESR       10 uses
SB_DFFSR        8 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     2 uses
VCC             18 uses
ram_work_top_behavioral_0  1 use
SB_LUT4         299 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   75 (5%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 299 (23%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 299 = 299 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 30MB peak: 185MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Sun May 19 17:10:23 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "zipi8_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 21408 seconds
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Sun May 19 23:13:07 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":344:11:344:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":357:11:357:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":370:11:370:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":383:11:383:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":396:11:396:24|OTHERS clause is not synthesized.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 23:13:07 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 23:13:07 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 23:13:07 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 19 23:13:08 2019

###########################################################]
# Sun May 19 23:13:08 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
System              1.0 MHz       1000.000      system       system_clkgroup           0    
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     99   
============================================================================================

@W: MT529 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 99 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 19 23:13:08 2019

###########################################################]
# Sun May 19 23:13:09 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":133:8:133:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":123:8:123:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 150MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 150MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 150MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 150MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 150MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 150MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 150MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 163MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -5.05ns		 275 /        74
   2		0h:00m:01s		    -3.65ns		 253 /        74
   3		0h:00m:01s		    -3.65ns		 254 /        74
@N: FX271 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|Replicating instance processor_zipi8.flags_i.carry_flag (in view: work.top(behavioral)) with 11 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:03s		    -2.25ns		 330 /        75
   5		0h:00m:04s		    -2.25ns		 334 /        75
   6		0h:00m:04s		    -2.25ns		 338 /        75


   7		0h:00m:04s		    -2.25ns		 340 /        75
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 196MB peak: 197MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 196MB peak: 197MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               99         processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 168MB peak: 197MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 197MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 194MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 197MB)

@W: MT246 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Blackbox ram_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 16.54ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun May 19 23:13:14 2019
#


Top view:               top
Requested Frequency:    60.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.919

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     60.5 MHz      51.4 MHz      16.542        19.461        -2.919     inferred     Autoconstr_clkgroup_0
System              1.0 MHz       1.0 MHz       1000.000      983.613       16.387     system       system_clkgroup      
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
System           top|CLK_3P3_MHZ  |  16.542      16.387  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  System           |  16.542      12.702  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  16.542      -2.919  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                              Arrival           
Instance                                                           Reference           Type             Pin          Net                 Time        Slack 
                                                                   Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       -2.919
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -2.909
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       -2.847
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       -2.837
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[1]     sx[1]               0.920       -2.816
test_program.Ram2048x2_inst8                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       -2.805
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[1]     sy[1]               0.920       -2.764
test_program.Ram2048x2_inst3                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[6]      0.920       -2.723
test_program.Ram2048x2_inst3                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[7]      0.920       -2.640
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[6]     sy[6]               0.920       -2.619
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                            Required           
Instance                                                                 Reference           Type          Pin     Net                       Time         Slack 
                                                                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF        D       N_23_i                    16.387       -2.919
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF        D       carry_arith_logical_7     16.387       -2.795
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_24_i                    16.387       -2.723
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_22_i                    16.387       -1.011
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_21_i                    16.387       -0.866
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF        D       N_20_i                    16.387       -0.835
processor_zipi8.program_counter_i.pc_esr[8]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_10_i                    16.387       -0.742
processor_zipi8.program_counter_i.pc_esr[9]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_11_i                    16.387       -0.742
processor_zipi8.program_counter_i.pc_esr[10]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_12_i                    16.387       -0.742
processor_zipi8.program_counter_i.pc_esr[11]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_13_i                    16.387       -0.742
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.306
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.919

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                                                  SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[1]                                                                                                Net              -            -       2.259     -           6         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical1_process\.un131_half_arith_logical_0     SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical1_process\.un131_half_arith_logical_0     SB_LUT4          O            Out     0.661     3.840       -         
un131_half_arith_logical_0                                                                                    Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]                                        SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]                                        SB_LUT4          O            Out     0.569     5.780       -         
half_arith_logical_1_0[1]                                                                                     Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]                                   SB_LUT4          I0           In      -         7.151       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]                                   SB_LUT4          O            Out     0.661     7.812       -         
G_17_0_a7_0_0_1                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]                                    SB_LUT4          I0           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]                                    SB_LUT4          O            Out     0.661     9.845       -         
G_17_0_a7_0                                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]                                    SB_LUT4          I0           In      -         11.216      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]                                    SB_LUT4          O            Out     0.661     11.877      -         
arith_logical_result_RNO_7[6]                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]                                    SB_LUT4          I1           In      -         13.248      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]                                    SB_LUT4          O            Out     0.589     13.838      -         
G_17_0_sx                                                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]                                    SB_LUT4          I2           In      -         15.209      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]                                    SB_LUT4          O            Out     0.558     15.767      -         
carry_arith_logical_34_m2[5]                                                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                      SB_LUT4          I0           In      -         17.138      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                      SB_LUT4          O            Out     0.661     17.799      -         
N_23_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                          SB_DFF           D            In      -         19.306      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.461 is 6.098(31.3%) logic and 13.363(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.909

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                 Net              -            -       2.259     -           29        
processor_zipi8.decode4alu_i.arith_logical_sel_1[2]                             SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[2]                             SB_LUT4          O            Out     0.661     3.840       -         
arith_logical_sel_1_0[2]                                                        Net              -            -       1.371     -           40        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          I1           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          O            Out     0.558     5.769       -         
half_arith_logical_1_0[1]                                                       Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          I0           In      -         7.141       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          O            Out     0.661     7.802       -         
G_17_0_a7_0_0_1                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          I0           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          O            Out     0.661     9.835       -         
G_17_0_a7_0                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          I0           In      -         11.206      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          O            Out     0.661     11.867      -         
arith_logical_result_RNO_7[6]                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          I1           In      -         13.238      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          O            Out     0.589     13.827      -         
G_17_0_sx                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          I2           In      -         15.198      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          O            Out     0.558     15.756      -         
carry_arith_logical_34_m2[5]                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          I0           In      -         17.127      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          O            Out     0.661     17.789      -         
N_23_i                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]            SB_DFF           D            In      -         19.296      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 19.451 is 6.088(31.3%) logic and 13.363(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.867

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                    SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[1]                                                                  Net              -            -       2.259     -           6         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_6[0]                  SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_6[0]                  SB_LUT4          O            Out     0.661     3.840       -         
port_id[1]                                                                      Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          I2           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          O            Out     0.517     5.728       -         
half_arith_logical_1_0[1]                                                       Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          I0           In      -         7.099       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          O            Out     0.661     7.761       -         
G_17_0_a7_0_0_1                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          I0           In      -         9.132       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          O            Out     0.661     9.793       -         
G_17_0_a7_0                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          I0           In      -         11.164      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          O            Out     0.661     11.826      -         
arith_logical_result_RNO_7[6]                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          I1           In      -         13.197      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          O            Out     0.589     13.786      -         
G_17_0_sx                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          I2           In      -         15.157      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          O            Out     0.558     15.715      -         
carry_arith_logical_34_m2[5]                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          I0           In      -         17.086      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          O            Out     0.661     17.747      -         
N_23_i                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]            SB_DFF           D            In      -         19.255      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 19.410 is 6.047(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.234
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.847

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst6 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst6                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[12]                                                                                               Net              -            -       2.259     -           38        
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical1_process\.un131_half_arith_logical_0     SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical1_process\.un131_half_arith_logical_0     SB_LUT4          O            Out     0.589     3.768       -         
un131_half_arith_logical_0                                                                                    Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]                                        SB_LUT4          I0           In      -         5.139       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]                                        SB_LUT4          O            Out     0.569     5.708       -         
half_arith_logical_1_0[1]                                                                                     Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]                                   SB_LUT4          I0           In      -         7.079       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]                                   SB_LUT4          O            Out     0.661     7.740       -         
G_17_0_a7_0_0_1                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]                                    SB_LUT4          I0           In      -         9.111       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]                                    SB_LUT4          O            Out     0.661     9.773       -         
G_17_0_a7_0                                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]                                    SB_LUT4          I0           In      -         11.144      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]                                    SB_LUT4          O            Out     0.661     11.805      -         
arith_logical_result_RNO_7[6]                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]                                    SB_LUT4          I1           In      -         13.176      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]                                    SB_LUT4          O            Out     0.589     13.765      -         
G_17_0_sx                                                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]                                    SB_LUT4          I2           In      -         15.136      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]                                    SB_LUT4          O            Out     0.558     15.694      -         
carry_arith_logical_34_m2[5]                                                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                      SB_LUT4          I0           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                      SB_LUT4          O            Out     0.661     17.727      -         
N_23_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                          SB_DFF           D            In      -         19.234      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.389 is 6.026(31.1%) logic and 13.363(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.224
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.837

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                    SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                                                 Net              -            -       2.259     -           36        
processor_zipi8.decode4alu_i.arith_logical_sel_1[2]                             SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[2]                             SB_LUT4          O            Out     0.589     3.768       -         
arith_logical_sel_1_0[2]                                                        Net              -            -       1.371     -           40        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          I1           In      -         5.139       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          O            Out     0.558     5.697       -         
half_arith_logical_1_0[1]                                                       Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          I0           In      -         7.068       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          O            Out     0.661     7.730       -         
G_17_0_a7_0_0_1                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          I0           In      -         9.101       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          O            Out     0.661     9.762       -         
G_17_0_a7_0                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          I0           In      -         11.133      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          O            Out     0.661     11.795      -         
arith_logical_result_RNO_7[6]                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          I1           In      -         13.166      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          O            Out     0.589     13.755      -         
G_17_0_sx                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          I2           In      -         15.126      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          O            Out     0.558     15.684      -         
carry_arith_logical_34_m2[5]                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          I0           In      -         17.055      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          O            Out     0.661     17.717      -         
N_23_i                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]            SB_DFF           D            In      -         19.224      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 19.379 is 6.016(31.0%) logic and 13.363(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival           
Instance                                          Reference     Type                          Pin       Net                 Time        Slack 
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[0]     spm_ram_data[0]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[1]     spm_ram_data[1]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[2]     spm_ram_data[2]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[3]     spm_ram_data[3]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[4]     spm_ram_data[4]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[5]     spm_ram_data[5]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[6]     spm_ram_data[6]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[7]     spm_ram_data[7]     0.000       16.387
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required           
Instance                                              Reference     Type       Pin     Net                 Time         Slack 
                                                      Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_data[0]     System        SB_DFF     D       spm_ram_data[0]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[1]     System        SB_DFF     D       spm_ram_data[1]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[2]     System        SB_DFF     D       spm_ram_data[2]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[3]     System        SB_DFF     D       spm_ram_data[3]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[4]     System        SB_DFF     D       spm_ram_data[4]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[5]     System        SB_DFF     D       spm_ram_data[5]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[6]     System        SB_DFF     D       spm_ram_data[6]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[7]     System        SB_DFF     D       spm_ram_data[7]     16.387       16.387
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 16.387

    Number of logic level(s):                0
    Starting point:                          processor_zipi8.spm_with_output_reg_i.spm_ram / DO[0]
    Ending point:                            processor_zipi8.spm_with_output_reg_i.spm_data[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type                          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram         ram_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
spm_ram_data[0]                                       Net                           -         -       0.000     -           1         
processor_zipi8.spm_with_output_reg_i.spm_data[0]     SB_DFF                        D         In      -         0.000       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 197MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          55 uses
SB_DFFESR       11 uses
SB_DFFSR        7 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     2 uses
VCC             18 uses
ram_work_top_behavioral_0  1 use
SB_LUT4         339 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   75 (5%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 339 (26%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 339 = 339 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 30MB peak: 197MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sun May 19 23:13:14 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 01:45:55 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":358:11:358:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":352:95:352:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":371:11:371:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":365:95:365:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":384:11:384:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":378:95:378:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":397:11:397:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":391:95:391:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:45:55 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:45:55 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:45:55 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:45:56 2019

###########################################################]
Pre-mapping Report

# Mon May 20 01:45:56 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
System              1.0 MHz       1000.000      system       system_clkgroup           0    
top|CLK_3P3_MHZ     61.2 MHz      16.327        inferred     Autoconstr_clkgroup_0     99   
============================================================================================

@W: MT529 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_memory.vhd":436:1:436:15|Found inferred clock top|CLK_3P3_MHZ which controls 99 sequential elements including test_program.Ram2048x2_inst8. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:45:57 2019

###########################################################]
Map & Optimize Report

# Mon May 20 01:45:57 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":134:8:134:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":124:8:124:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 150MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 150MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 150MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 150MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 150MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 150MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 150MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 163MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -5.05ns		 275 /        74
   2		0h:00m:01s		    -3.65ns		 253 /        74
   3		0h:00m:02s		    -3.65ns		 254 /        74
@N: FX271 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|Replicating instance processor_zipi8.flags_i.carry_flag (in view: work.top(behavioral)) with 11 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:04s		    -2.25ns		 330 /        75
   5		0h:00m:04s		    -2.25ns		 334 /        75
   6		0h:00m:04s		    -2.25ns		 338 /        75


   7		0h:00m:04s		    -2.25ns		 340 /        75
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 196MB peak: 197MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 196MB peak: 197MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               99         processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 168MB peak: 197MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 193MB peak: 197MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 194MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 193MB peak: 197MB)

@W: MT246 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Blackbox ram_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|CLK_3P3_MHZ with period 16.54ns. Please declare a user-defined clock on object "p:CLK_3P3_MHZ"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 01:46:03 2019
#


Top view:               top
Requested Frequency:    60.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.919

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK_3P3_MHZ     60.5 MHz      51.4 MHz      16.542        19.461        -2.919     inferred     Autoconstr_clkgroup_0
System              1.0 MHz       1.0 MHz       1000.000      983.613       16.387     system       system_clkgroup      
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
System           top|CLK_3P3_MHZ  |  16.542      16.387  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  System           |  16.542      12.702  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK_3P3_MHZ  top|CLK_3P3_MHZ  |  16.542      -2.919  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK_3P3_MHZ
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                              Arrival           
Instance                                                           Reference           Type             Pin          Net                 Time        Slack 
                                                                   Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       -2.919
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       -2.909
test_program.Ram2048x2_inst6                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       -2.847
test_program.Ram2048x2_inst7                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       -2.837
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[1]     sx[1]               0.920       -2.816
test_program.Ram2048x2_inst8                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       -2.805
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[1]     sy[1]               0.920       -2.764
test_program.Ram2048x2_inst3                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[0]     instruction[6]      0.920       -2.723
test_program.Ram2048x2_inst3                                       top|CLK_3P3_MHZ     SB_RAM2048x2     RDATA[1]     instruction[7]      0.920       -2.640
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     top|CLK_3P3_MHZ     SB_RAM512x8      RDATA[6]     sy[6]               0.920       -2.619
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                            Required           
Instance                                                                 Reference           Type          Pin     Net                       Time         Slack 
                                                                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     top|CLK_3P3_MHZ     SB_DFF        D       N_23_i                    16.387       -2.919
processor_zipi8.flags_i.arith_carry                                      top|CLK_3P3_MHZ     SB_DFF        D       carry_arith_logical_7     16.387       -2.795
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     top|CLK_3P3_MHZ     SB_DFF        D       N_24_i                    16.387       -2.723
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     top|CLK_3P3_MHZ     SB_DFF        D       N_22_i                    16.387       -1.011
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     top|CLK_3P3_MHZ     SB_DFF        D       N_21_i                    16.387       -0.866
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     top|CLK_3P3_MHZ     SB_DFF        D       N_20_i                    16.387       -0.835
processor_zipi8.program_counter_i.pc_esr[8]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_10_i                    16.387       -0.742
processor_zipi8.program_counter_i.pc_esr[9]                              top|CLK_3P3_MHZ     SB_DFFESR     D       N_11_i                    16.387       -0.742
processor_zipi8.program_counter_i.pc_esr[10]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_12_i                    16.387       -0.742
processor_zipi8.program_counter_i.pc_esr[11]                             top|CLK_3P3_MHZ     SB_DFFESR     D       N_13_i                    16.387       -0.742
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.306
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.919

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                                                  SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[1]                                                                                                Net              -            -       2.259     -           6         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical1_process\.un131_half_arith_logical_0     SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical1_process\.un131_half_arith_logical_0     SB_LUT4          O            Out     0.661     3.840       -         
un131_half_arith_logical_0                                                                                    Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]                                        SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]                                        SB_LUT4          O            Out     0.569     5.780       -         
half_arith_logical_1_0[1]                                                                                     Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]                                   SB_LUT4          I0           In      -         7.151       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]                                   SB_LUT4          O            Out     0.661     7.812       -         
G_17_0_a7_0_0_1                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]                                    SB_LUT4          I0           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]                                    SB_LUT4          O            Out     0.661     9.845       -         
G_17_0_a7_0                                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]                                    SB_LUT4          I0           In      -         11.216      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]                                    SB_LUT4          O            Out     0.661     11.877      -         
arith_logical_result_RNO_7[6]                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]                                    SB_LUT4          I1           In      -         13.248      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]                                    SB_LUT4          O            Out     0.589     13.838      -         
G_17_0_sx                                                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]                                    SB_LUT4          I2           In      -         15.209      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]                                    SB_LUT4          O            Out     0.558     15.767      -         
carry_arith_logical_34_m2[5]                                                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                      SB_LUT4          I0           In      -         17.138      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                      SB_LUT4          O            Out     0.661     17.799      -         
N_23_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                          SB_DFF           D            In      -         19.306      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.461 is 6.098(31.3%) logic and 13.363(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.909

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                    SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                 Net              -            -       2.259     -           29        
processor_zipi8.decode4alu_i.arith_logical_sel_1[2]                             SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[2]                             SB_LUT4          O            Out     0.661     3.840       -         
arith_logical_sel_1_0[2]                                                        Net              -            -       1.371     -           40        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          I1           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          O            Out     0.558     5.769       -         
half_arith_logical_1_0[1]                                                       Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          I0           In      -         7.141       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          O            Out     0.661     7.802       -         
G_17_0_a7_0_0_1                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          I0           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          O            Out     0.661     9.835       -         
G_17_0_a7_0                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          I0           In      -         11.206      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          O            Out     0.661     11.867      -         
arith_logical_result_RNO_7[6]                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          I1           In      -         13.238      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          O            Out     0.589     13.827      -         
G_17_0_sx                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          I2           In      -         15.198      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          O            Out     0.558     15.756      -         
carry_arith_logical_34_m2[5]                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          I0           In      -         17.127      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          O            Out     0.661     17.789      -         
N_23_i                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]            SB_DFF           D            In      -         19.296      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 19.451 is 6.088(31.3%) logic and 13.363(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.867

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                    SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[1]                                                                  Net              -            -       2.259     -           6         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_6[0]                  SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_6[0]                  SB_LUT4          O            Out     0.661     3.840       -         
port_id[1]                                                                      Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          I2           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          O            Out     0.517     5.728       -         
half_arith_logical_1_0[1]                                                       Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          I0           In      -         7.099       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          O            Out     0.661     7.761       -         
G_17_0_a7_0_0_1                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          I0           In      -         9.132       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          O            Out     0.661     9.793       -         
G_17_0_a7_0                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          I0           In      -         11.164      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          O            Out     0.661     11.826      -         
arith_logical_result_RNO_7[6]                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          I1           In      -         13.197      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          O            Out     0.589     13.786      -         
G_17_0_sx                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          I2           In      -         15.157      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          O            Out     0.558     15.715      -         
carry_arith_logical_34_m2[5]                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          I0           In      -         17.086      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          O            Out     0.661     17.747      -         
N_23_i                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]            SB_DFF           D            In      -         19.255      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 19.410 is 6.047(31.2%) logic and 13.363(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.234
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.847

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst6 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst6                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[12]                                                                                               Net              -            -       2.259     -           38        
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical1_process\.un131_half_arith_logical_0     SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical1_process\.un131_half_arith_logical_0     SB_LUT4          O            Out     0.589     3.768       -         
un131_half_arith_logical_0                                                                                    Net              -            -       1.371     -           4         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]                                        SB_LUT4          I0           In      -         5.139       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]                                        SB_LUT4          O            Out     0.569     5.708       -         
half_arith_logical_1_0[1]                                                                                     Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]                                   SB_LUT4          I0           In      -         7.079       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]                                   SB_LUT4          O            Out     0.661     7.740       -         
G_17_0_a7_0_0_1                                                                                               Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]                                    SB_LUT4          I0           In      -         9.111       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]                                    SB_LUT4          O            Out     0.661     9.773       -         
G_17_0_a7_0                                                                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]                                    SB_LUT4          I0           In      -         11.144      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]                                    SB_LUT4          O            Out     0.661     11.805      -         
arith_logical_result_RNO_7[6]                                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]                                    SB_LUT4          I1           In      -         13.176      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]                                    SB_LUT4          O            Out     0.589     13.765      -         
G_17_0_sx                                                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]                                    SB_LUT4          I2           In      -         15.136      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]                                    SB_LUT4          O            Out     0.558     15.694      -         
carry_arith_logical_34_m2[5]                                                                                  Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                      SB_LUT4          I0           In      -         17.065      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]                                      SB_LUT4          O            Out     0.661     17.727      -         
N_23_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]                                          SB_DFF           D            In      -         19.234      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.389 is 6.026(31.1%) logic and 13.363(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      19.224
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.837

    Number of logic level(s):                8
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[1]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6] / D
    The start point is clocked by            top|CLK_3P3_MHZ [rising] on pin RCLK
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                                   Pin          Pin               Arrival     No. of    
Name                                                                            Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                    SB_RAM2048x2     RDATA[1]     Out     0.920     0.920       -         
instruction[15]                                                                 Net              -            -       2.259     -           36        
processor_zipi8.decode4alu_i.arith_logical_sel_1[2]                             SB_LUT4          I1           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[2]                             SB_LUT4          O            Out     0.589     3.768       -         
arith_logical_sel_1_0[2]                                                        Net              -            -       1.371     -           40        
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          I1           In      -         5.139       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1_0[1]          SB_LUT4          O            Out     0.558     5.697       -         
half_arith_logical_1_0[1]                                                       Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          I0           In      -         7.068       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_12[6]     SB_LUT4          O            Out     0.661     7.730       -         
G_17_0_a7_0_0_1                                                                 Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          I0           In      -         9.101       -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_9[6]      SB_LUT4          O            Out     0.661     9.762       -         
G_17_0_a7_0                                                                     Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          I0           In      -         11.133      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_7[6]      SB_LUT4          O            Out     0.661     11.795      -         
arith_logical_result_RNO_7[6]                                                   Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          I1           In      -         13.166      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_3[6]      SB_LUT4          O            Out     0.589     13.755      -         
G_17_0_sx                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          I2           In      -         15.126      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO_0[6]      SB_LUT4          O            Out     0.558     15.684      -         
carry_arith_logical_34_m2[5]                                                    Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          I0           In      -         17.055      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[6]        SB_LUT4          O            Out     0.661     17.717      -         
N_23_i                                                                          Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]            SB_DFF           D            In      -         19.224      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 19.379 is 6.016(31.0%) logic and 13.363(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival           
Instance                                          Reference     Type                          Pin       Net                 Time        Slack 
                                                  Clock                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[0]     spm_ram_data[0]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[1]     spm_ram_data[1]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[2]     spm_ram_data[2]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[3]     spm_ram_data[3]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[4]     spm_ram_data[4]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[5]     spm_ram_data[5]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[6]     spm_ram_data[6]     0.000       16.387
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[7]     spm_ram_data[7]     0.000       16.387
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required           
Instance                                              Reference     Type       Pin     Net                 Time         Slack 
                                                      Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_data[0]     System        SB_DFF     D       spm_ram_data[0]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[1]     System        SB_DFF     D       spm_ram_data[1]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[2]     System        SB_DFF     D       spm_ram_data[2]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[3]     System        SB_DFF     D       spm_ram_data[3]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[4]     System        SB_DFF     D       spm_ram_data[4]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[5]     System        SB_DFF     D       spm_ram_data[5]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[6]     System        SB_DFF     D       spm_ram_data[6]     16.387       16.387
processor_zipi8.spm_with_output_reg_i.spm_data[7]     System        SB_DFF     D       spm_ram_data[7]     16.387       16.387
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.542
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         16.387

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 16.387

    Number of logic level(s):                0
    Starting point:                          processor_zipi8.spm_with_output_reg_i.spm_ram / DO[0]
    Ending point:                            processor_zipi8.spm_with_output_reg_i.spm_data[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|CLK_3P3_MHZ [rising] on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type                          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram         ram_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
spm_ram_data[0]                                       Net                           -         -       0.000     -           1         
processor_zipi8.spm_with_output_reg_i.spm_data[0]     SB_DFF                        D         In      -         0.000       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 193MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 193MB peak: 197MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          55 uses
SB_DFFESR       11 uses
SB_DFFSR        7 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     2 uses
VCC             18 uses
ram_work_top_behavioral_0  1 use
SB_LUT4         339 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   75 (5%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   top|CLK_3P3_MHZ: 1

@S |Mapping Summary:
Total  LUTs: 339 (26%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 339 = 339 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 30MB peak: 197MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Mon May 20 01:46:03 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf " "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/esi/Documents/workspace/icecube2/zipi8/constraints/top_io.pcf " "-sC:/Users/esi/Documents/workspace/icecube2/zipi8/constraints/timing.sdc " -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf...
Error: Module ram_work_top_behavioral_0 is not a valid primitive. Please check!
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 01:48:02 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":358:11:358:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":352:95:352:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":371:11:371:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":365:95:365:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":384:11:384:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":378:95:378:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":397:11:397:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":391:95:391:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:48:02 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:48:02 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:48:02 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:48:03 2019

###########################################################]
Pre-mapping Report

# Mon May 20 01:48:03 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     99   
System               1.0 MHz       1000.000      system       system_clkgroup      0    
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:48:04 2019

###########################################################]
Map & Optimize Report

# Mon May 20 01:48:04 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":134:8:134:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":124:8:124:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   284.41ns		 241 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 98 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               98         processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 155MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

@W: MT246 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Blackbox ram_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 01:48:06 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 273.530

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       33.9 MHz      303.030       29.500        273.530     declared     default_clkgroup
System               1.0 MHz       1.4 MHz       1000.000      697.125       302.875     system       system_clkgroup 
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
System            CLK_3P3_MHZ_main  |  303.030     302.875  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_3P3_MHZ_main  System            |  303.030     299.190  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     273.530  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       273.530
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       273.603
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       273.634
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       275.366
test_program.Ram2048x2_inst1                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[2]      0.920       275.418
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       275.418
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       275.459
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[2]     sy[2]               0.920       275.521
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       277.306
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sx[0]               0.920       277.482
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required            
Instance                                                                 Reference            Type          Pin     Net                       Time         Slack  
                                                                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF        D       carry_arith_logical_7     302.875      273.530
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF        D       N_24_i                    302.875      273.530
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF        D       N_23_i                    302.875      275.563
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF        D       N_22_i                    302.875      277.595
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     CLK_3P3_MHZ_main     SB_DFF        D       N_21_i                    302.875      279.628
processor_zipi8.program_counter_i.pc[9]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[9]                  302.875      279.803
processor_zipi8.program_counter_i.pc_esr[10]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_12_i                    302.875      279.803
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_13_i                    302.875      279.803
processor_zipi8.program_counter_i.pc[5]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[5]                  302.875      281.640
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     CLK_3P3_MHZ_main     SB_DFF        D       N_20_i                    302.875      281.660
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      29.345
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     273.530

    Number of logic level(s):                13
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[0]                                                                                                Net              -            -       2.259     -           4         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                SB_LUT4          O            Out     0.661     3.840       -         
port_id[0]                                                                                                    Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          O            Out     0.569     5.780       -         
un36_half_arith_logical_1                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          I0           In      -         7.151       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          O            Out     0.661     7.812       -         
half_arith_logical_1[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[0]                                          SB_LUT4          I3           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[0]                                          SB_LUT4          O            Out     0.465     9.649       -         
half_arith_logical_3[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I2           In      -         11.020      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.558     11.578      -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          I0           In      -         12.949      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          O            Out     0.661     13.610      -         
carry_arith_logical_4[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          I0           In      -         14.981      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          O            Out     0.661     15.643      -         
carry_arith_logical_10[1]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         17.014      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.661     17.675      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         19.046      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.661     19.708      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          I0           In      -         21.079      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          O            Out     0.661     21.740      -         
carry_arith_logical_28[4]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          I0           In      -         23.111      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          O            Out     0.661     23.773      -         
carry_arith_logical_34[5]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         25.144      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.661     25.805      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         27.176      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     27.838      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         29.345      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 29.500 is 9.282(31.5%) logic and 20.218(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival            
Instance                                          Reference     Type                          Pin       Net                 Time        Slack  
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[0]     spm_ram_data[0]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[1]     spm_ram_data[1]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[2]     spm_ram_data[2]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[3]     spm_ram_data[3]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[4]     spm_ram_data[4]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[5]     spm_ram_data[5]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[6]     spm_ram_data[6]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[7]     spm_ram_data[7]     0.000       302.875
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required            
Instance                                              Reference     Type       Pin     Net                 Time         Slack  
                                                      Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_data[0]     System        SB_DFF     D       spm_ram_data[0]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[1]     System        SB_DFF     D       spm_ram_data[1]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[2]     System        SB_DFF     D       spm_ram_data[2]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[3]     System        SB_DFF     D       spm_ram_data[3]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[4]     System        SB_DFF     D       spm_ram_data[4]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[5]     System        SB_DFF     D       spm_ram_data[5]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[6]     System        SB_DFF     D       spm_ram_data[6]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[7]     System        SB_DFF     D       spm_ram_data[7]     302.875      302.875
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 302.875

    Number of logic level(s):                0
    Starting point:                          processor_zipi8.spm_with_output_reg_i.spm_ram / DO[0]
    Ending point:                            processor_zipi8.spm_with_output_reg_i.spm_data[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type                          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram         ram_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
spm_ram_data[0]                                       Net                           -         -       0.000     -           1         
processor_zipi8.spm_with_output_reg_i.spm_data[0]     SB_DFF                        D         In      -         0.000       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          54 uses
SB_DFFESR       7 uses
SB_DFFSR        11 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     2 uses
VCC             18 uses
ram_work_top_behavioral_0  1 use
SB_LUT4         234 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 234 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 234 = 234 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:48:06 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf " "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/esi/Documents/workspace/icecube2/zipi8/constraints/top_io.pcf " "-sC:/Users/esi/Documents/workspace/icecube2/zipi8/constraints/timing.sdc " -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf...
Error: Module ram_work_top_behavioral_0 is not a valid primitive. Please check!
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 01:49:20 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":358:11:358:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":352:95:352:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":371:11:371:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":365:95:365:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":384:11:384:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":378:95:378:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":397:11:397:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":391:95:391:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:49:20 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:49:20 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:49:20 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:49:21 2019

###########################################################]
Pre-mapping Report

# Mon May 20 01:49:21 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     99   
System               1.0 MHz       1000.000      system       system_clkgroup      0    
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:49:22 2019

###########################################################]
Map & Optimize Report

# Mon May 20 01:49:22 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":134:8:134:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":124:8:124:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   284.41ns		 241 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 98 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               98         processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 155MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

@W: MT246 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Blackbox ram_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 01:49:24 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 273.530

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       33.9 MHz      303.030       29.500        273.530     declared     default_clkgroup
System               1.0 MHz       1.4 MHz       1000.000      697.125       302.875     system       system_clkgroup 
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
System            CLK_3P3_MHZ_main  |  303.030     302.875  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_3P3_MHZ_main  System            |  303.030     299.190  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     273.530  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       273.530
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       273.603
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       273.634
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       275.366
test_program.Ram2048x2_inst1                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[2]      0.920       275.418
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       275.418
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       275.459
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[2]     sy[2]               0.920       275.521
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       277.306
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sx[0]               0.920       277.482
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required            
Instance                                                                 Reference            Type          Pin     Net                       Time         Slack  
                                                                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF        D       carry_arith_logical_7     302.875      273.530
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF        D       N_24_i                    302.875      273.530
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF        D       N_23_i                    302.875      275.563
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF        D       N_22_i                    302.875      277.595
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     CLK_3P3_MHZ_main     SB_DFF        D       N_21_i                    302.875      279.628
processor_zipi8.program_counter_i.pc[9]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[9]                  302.875      279.803
processor_zipi8.program_counter_i.pc_esr[10]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_12_i                    302.875      279.803
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_13_i                    302.875      279.803
processor_zipi8.program_counter_i.pc[5]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[5]                  302.875      281.640
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     CLK_3P3_MHZ_main     SB_DFF        D       N_20_i                    302.875      281.660
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      29.345
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     273.530

    Number of logic level(s):                13
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[0]                                                                                                Net              -            -       2.259     -           4         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                SB_LUT4          O            Out     0.661     3.840       -         
port_id[0]                                                                                                    Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          O            Out     0.569     5.780       -         
un36_half_arith_logical_1                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          I0           In      -         7.151       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          O            Out     0.661     7.812       -         
half_arith_logical_1[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[0]                                          SB_LUT4          I3           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[0]                                          SB_LUT4          O            Out     0.465     9.649       -         
half_arith_logical_3[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I2           In      -         11.020      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.558     11.578      -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          I0           In      -         12.949      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          O            Out     0.661     13.610      -         
carry_arith_logical_4[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          I0           In      -         14.981      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          O            Out     0.661     15.643      -         
carry_arith_logical_10[1]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         17.014      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.661     17.675      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         19.046      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.661     19.708      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          I0           In      -         21.079      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          O            Out     0.661     21.740      -         
carry_arith_logical_28[4]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          I0           In      -         23.111      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          O            Out     0.661     23.773      -         
carry_arith_logical_34[5]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         25.144      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.661     25.805      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         27.176      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     27.838      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         29.345      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 29.500 is 9.282(31.5%) logic and 20.218(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival            
Instance                                          Reference     Type                          Pin       Net                 Time        Slack  
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[0]     spm_ram_data[0]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[1]     spm_ram_data[1]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[2]     spm_ram_data[2]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[3]     spm_ram_data[3]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[4]     spm_ram_data[4]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[5]     spm_ram_data[5]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[6]     spm_ram_data[6]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[7]     spm_ram_data[7]     0.000       302.875
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required            
Instance                                              Reference     Type       Pin     Net                 Time         Slack  
                                                      Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_data[0]     System        SB_DFF     D       spm_ram_data[0]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[1]     System        SB_DFF     D       spm_ram_data[1]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[2]     System        SB_DFF     D       spm_ram_data[2]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[3]     System        SB_DFF     D       spm_ram_data[3]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[4]     System        SB_DFF     D       spm_ram_data[4]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[5]     System        SB_DFF     D       spm_ram_data[5]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[6]     System        SB_DFF     D       spm_ram_data[6]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[7]     System        SB_DFF     D       spm_ram_data[7]     302.875      302.875
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 302.875

    Number of logic level(s):                0
    Starting point:                          processor_zipi8.spm_with_output_reg_i.spm_ram / DO[0]
    Ending point:                            processor_zipi8.spm_with_output_reg_i.spm_data[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type                          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram         ram_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
spm_ram_data[0]                                       Net                           -         -       0.000     -           1         
processor_zipi8.spm_with_output_reg_i.spm_data[0]     SB_DFF                        D         In      -         0.000       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          54 uses
SB_DFFESR       7 uses
SB_DFFSR        11 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     2 uses
VCC             18 uses
ram_work_top_behavioral_0  1 use
SB_LUT4         234 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 234 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 234 = 234 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:49:24 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 01:49:35 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Unbound component ram mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:14:46:16|Synthesizing work.ram_work_top_behavioral_0.syn_black_box.
Post processing for work.ram_work_top_behavioral_0.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":64:11:64:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":358:11:358:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":352:95:352:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":371:11:371:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":365:95:365:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":384:11:384:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":378:95:378:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":397:11:397:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":391:95:391:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:49:35 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:49:35 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:49:35 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:49:36 2019

###########################################################]
Pre-mapping Report

# Mon May 20 01:49:37 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     99   
System               1.0 MHz       1000.000      system       system_clkgroup      0    
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:49:37 2019

###########################################################]
Map & Optimize Report

# Mon May 20 01:49:37 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":134:8:134:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":124:8:124:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":64:4:64:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   284.41ns		 241 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 98 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               98         processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 155MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

@W: MT246 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":69:3:69:9|Blackbox ram_work_top_behavioral_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 01:49:39 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 273.530

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       33.9 MHz      303.030       29.500        273.530     declared     default_clkgroup
System               1.0 MHz       1.4 MHz       1000.000      697.125       302.875     system       system_clkgroup 
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
System            CLK_3P3_MHZ_main  |  303.030     302.875  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_3P3_MHZ_main  System            |  303.030     299.190  |  No paths    -      |  No paths    -      |  No paths    -    
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     273.530  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       273.530
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       273.603
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       273.634
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       275.366
test_program.Ram2048x2_inst1                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[2]      0.920       275.418
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       275.418
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       275.459
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[2]     sy[2]               0.920       275.521
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       277.306
processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sx[0]               0.920       277.482
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required            
Instance                                                                 Reference            Type          Pin     Net                       Time         Slack  
                                                                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF        D       carry_arith_logical_7     302.875      273.530
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF        D       N_24_i                    302.875      273.530
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF        D       N_23_i                    302.875      275.563
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF        D       N_22_i                    302.875      277.595
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[4]     CLK_3P3_MHZ_main     SB_DFF        D       N_21_i                    302.875      279.628
processor_zipi8.program_counter_i.pc[9]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[9]                  302.875      279.803
processor_zipi8.program_counter_i.pc_esr[10]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_12_i                    302.875      279.803
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_13_i                    302.875      279.803
processor_zipi8.program_counter_i.pc[5]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[5]                  302.875      281.640
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[3]     CLK_3P3_MHZ_main     SB_DFF        D       N_20_i                    302.875      281.660
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      29.345
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     273.530

    Number of logic level(s):                13
    Starting point:                          test_program.Ram2048x2_inst0 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst0                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[0]                                                                                                Net              -            -       2.259     -           4         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.sel_of_2nd_op_to_alu_and_port_id_i.un1_sy_7[0]                                                SB_LUT4          O            Out     0.661     3.840       -         
port_id[0]                                                                                                    Net              -            -       1.371     -           6         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          O            Out     0.569     5.780       -         
un36_half_arith_logical_1                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          I0           In      -         7.151       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          O            Out     0.661     7.812       -         
half_arith_logical_1[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[0]                                          SB_LUT4          I3           In      -         9.183       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_3[0]                                          SB_LUT4          O            Out     0.465     9.649       -         
half_arith_logical_3[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I2           In      -         11.020      -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.558     11.578      -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          I0           In      -         12.949      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical0_process\.carry_arith_logical_4[0]      SB_LUT4          O            Out     0.661     13.610      -         
carry_arith_logical_4[0]                                                                                      Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          I0           In      -         14.981      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical1_process\.carry_arith_logical_10[1]     SB_LUT4          O            Out     0.661     15.643      -         
carry_arith_logical_10[1]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         17.014      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.661     17.675      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         19.046      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.661     19.708      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          I0           In      -         21.079      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical4_process\.carry_arith_logical_28[4]     SB_LUT4          O            Out     0.661     21.740      -         
carry_arith_logical_28[4]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          I0           In      -         23.111      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical5_process\.carry_arith_logical_34[5]     SB_LUT4          O            Out     0.661     23.773      -         
carry_arith_logical_34[5]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         25.144      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.661     25.805      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         27.176      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     27.838      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         29.345      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 29.500 is 9.282(31.5%) logic and 20.218(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                  Arrival            
Instance                                          Reference     Type                          Pin       Net                 Time        Slack  
                                                  Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[0]     spm_ram_data[0]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[1]     spm_ram_data[1]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[2]     spm_ram_data[2]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[3]     spm_ram_data[3]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[4]     spm_ram_data[4]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[5]     spm_ram_data[5]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[6]     spm_ram_data[6]     0.000       302.875
processor_zipi8.spm_with_output_reg_i.spm_ram     System        ram_work_top_behavioral_0     DO[7]     spm_ram_data[7]     0.000       302.875
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                             Required            
Instance                                              Reference     Type       Pin     Net                 Time         Slack  
                                                      Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_data[0]     System        SB_DFF     D       spm_ram_data[0]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[1]     System        SB_DFF     D       spm_ram_data[1]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[2]     System        SB_DFF     D       spm_ram_data[2]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[3]     System        SB_DFF     D       spm_ram_data[3]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[4]     System        SB_DFF     D       spm_ram_data[4]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[5]     System        SB_DFF     D       spm_ram_data[5]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[6]     System        SB_DFF     D       spm_ram_data[6]     302.875      302.875
processor_zipi8.spm_with_output_reg_i.spm_data[7]     System        SB_DFF     D       spm_ram_data[7]     302.875      302.875
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      0.000
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 302.875

    Number of logic level(s):                0
    Starting point:                          processor_zipi8.spm_with_output_reg_i.spm_ram / DO[0]
    Ending point:                            processor_zipi8.spm_with_output_reg_i.spm_data[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                      Pin       Pin               Arrival     No. of    
Name                                                  Type                          Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.spm_with_output_reg_i.spm_ram         ram_work_top_behavioral_0     DO[0]     Out     0.000     0.000       -         
spm_ram_data[0]                                       Net                           -         -       0.000     -           1         
processor_zipi8.spm_with_output_reg_i.spm_data[0]     SB_DFF                        D         In      -         0.000       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 0.155 is 0.155(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          54 uses
SB_DFFESR       7 uses
SB_DFFSR        11 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     2 uses
VCC             18 uses
ram_work_top_behavioral_0  1 use
SB_LUT4         234 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 12 of 16 (75%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 234 (18%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 234 = 234 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 155MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon May 20 01:49:39 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 01:54:55 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:11:46:21|Unbound component SB_RAM512x8 mapped to black box
@W: CD285 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":120:12:120:19|Port map width mismatch (9 => 8) on port WADDR of component SB_RAM512x8 
@W: CD285 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":116:12:116:19|Port map width mismatch (9 => 8) on port RADDR of component SB_RAM512x8 
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:11:46:21|Synthesizing work.sb_ram512x8.syn_black_box.
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":70:16:70:20|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":92:1:92:7|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":74:16:74:20|Formal, "waddr", and actual agree on type but not on size
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":92:1:92:7|Formal, "waddr", and actual agree on type but not on size
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:11:46:21|Synthesizing work.sb_ram512x8.syn_black_box.
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":70:16:70:20|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":156:1:156:21|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":74:16:74:20|Formal, "waddr", and actual agree on type but not on size
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":156:1:156:21|Formal, "waddr", and actual agree on type but not on size
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:11:46:21|Synthesizing work.sb_ram512x8.syn_black_box.
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":70:16:70:20|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":188:1:188:21|Formal, "raddr", and actual agree on type but not on size
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":74:16:74:20|Formal, "waddr", and actual agree on type but not on size
@E: CD145 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":188:1:188:21|Formal, "waddr", and actual agree on type but not on size
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":358:11:358:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":352:95:352:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":371:11:371:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":365:95:365:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":384:11:384:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":378:95:378:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":397:11:397:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":391:95:391:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
12 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:54:55 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:54:55 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 01:56:29 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:7:34:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:11:46:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":46:11:46:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":38:7:38:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":358:11:358:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":352:95:352:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":371:11:371:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":365:95:365:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":384:11:384:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":378:95:378:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":397:11:397:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":391:95:391:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:56:29 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:56:29 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:56:29 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:56:31 2019

###########################################################]
Pre-mapping Report

# Mon May 20 01:56:31 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     101  
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:56:31 2019

###########################################################]
Map & Optimize Report

# Mon May 20 01:56:31 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":134:8:134:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":124:8:124:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":86:4:86:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   284.41ns		 252 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               100        processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 155MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 01:56:33 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 275.728

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       36.6 MHz      303.030       27.302        275.728     declared     default_clkgroup
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     275.728  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       275.728
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       275.800
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       275.832
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       277.657
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       277.709
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       277.729
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[1]     sy[1]               0.920       277.812
processor_zipi8.flags_i.carry_flag                                 CLK_3P3_MHZ_main     SB_DFF           Q            carry_flag          0.796       278.762
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required            
Instance                                                                 Reference            Type          Pin     Net                       Time         Slack  
                                                                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF        D       carry_arith_logical_7     302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF        D       N_24_i                    302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF        D       N_23_i                    302.875      277.668
processor_zipi8.program_counter_i.pc[9]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[9]                  302.875      277.906
processor_zipi8.program_counter_i.pc_esr[10]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_12_i                    302.875      277.906
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_13_i                    302.875      277.906
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF        D       N_16_0                    302.875      279.700
processor_zipi8.program_counter_i.pc[6]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[6]                  302.875      279.938
processor_zipi8.program_counter_i.pc_esr[7]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_9_i                     302.875      279.938
processor_zipi8.program_counter_i.pc_esr[8]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_10_i                    302.875      279.938
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      27.147
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     275.728

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                               Net              -            -       2.259     -           27        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          O            Out     0.661     3.840       -         
un31_half_arith_logical                                                                                       Net              -            -       1.371     -           9         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          O            Out     0.661     5.873       -         
un36_half_arith_logical_1                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          I1           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          O            Out     0.558     7.802       -         
half_arith_logical_1[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I1           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.558     9.731       -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          I1           In      -         11.102      -         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          O            Out     0.589     11.691      -         
N_23_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          I0           In      -         13.062      -         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          O            Out     0.661     13.724      -         
N_75                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         15.095      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.569     15.663      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.569     17.603      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          I0           In      -         18.974      -         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          O            Out     0.661     19.635      -         
N_15_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          I0           In      -         21.006      -         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          O            Out     0.661     21.668      -         
N_72                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         23.039      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.569     23.607      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         24.978      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     25.640      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         27.147      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 27.302 is 8.455(31.0%) logic and 18.847(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          54 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     3 uses
VCC             18 uses
SB_LUT4         246 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 246 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 246 = 246 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 155MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon May 20 01:56:33 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 01:57:49 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:8:34:10|Ignoring undefined library ice
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":29:8:29:10|Ignoring undefined library ice
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":37:7:37:25|Synthesizing work.spm_with_output_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":49:11:49:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":49:11:49:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":41:7:41:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":358:11:358:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":352:95:352:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":371:11:371:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":365:95:365:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":384:11:384:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":378:95:378:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":397:11:397:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":391:95:391:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:57:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:57:49 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:57:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 01:57:50 2019

###########################################################]
Pre-mapping Report

# Mon May 20 01:57:50 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     101  
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 01:57:51 2019

###########################################################]
Map & Optimize Report

# Mon May 20 01:57:51 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":134:8:134:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":124:8:124:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":89:4:89:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   284.41ns		 252 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               100        processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 155MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 01:57:53 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 275.728

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       36.6 MHz      303.030       27.302        275.728     declared     default_clkgroup
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     275.728  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       275.728
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       275.800
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       275.832
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       277.657
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       277.709
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       277.729
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[1]     sy[1]               0.920       277.812
processor_zipi8.flags_i.carry_flag                                 CLK_3P3_MHZ_main     SB_DFF           Q            carry_flag          0.796       278.762
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required            
Instance                                                                 Reference            Type          Pin     Net                       Time         Slack  
                                                                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF        D       carry_arith_logical_7     302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF        D       N_24_i                    302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF        D       N_23_i                    302.875      277.668
processor_zipi8.program_counter_i.pc[9]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[9]                  302.875      277.906
processor_zipi8.program_counter_i.pc_esr[10]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_12_i                    302.875      277.906
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_13_i                    302.875      277.906
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF        D       N_16_0                    302.875      279.700
processor_zipi8.program_counter_i.pc[6]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[6]                  302.875      279.938
processor_zipi8.program_counter_i.pc_esr[7]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_9_i                     302.875      279.938
processor_zipi8.program_counter_i.pc_esr[8]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_10_i                    302.875      279.938
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      27.147
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     275.728

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                               Net              -            -       2.259     -           27        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          O            Out     0.661     3.840       -         
un31_half_arith_logical                                                                                       Net              -            -       1.371     -           9         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          O            Out     0.661     5.873       -         
un36_half_arith_logical_1                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          I1           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          O            Out     0.558     7.802       -         
half_arith_logical_1[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I1           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.558     9.731       -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          I1           In      -         11.102      -         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          O            Out     0.589     11.691      -         
N_23_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          I0           In      -         13.062      -         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          O            Out     0.661     13.724      -         
N_75                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         15.095      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.569     15.663      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.569     17.603      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          I0           In      -         18.974      -         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          O            Out     0.661     19.635      -         
N_15_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          I0           In      -         21.006      -         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          O            Out     0.661     21.668      -         
N_72                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         23.039      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.569     23.607      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         24.978      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     25.640      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         27.147      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 27.302 is 8.455(31.0%) logic and 18.847(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          54 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     3 uses
VCC             18 uses
SB_LUT4         246 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 246 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 246 = 246 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:02s cputime
# Mon May 20 01:57:53 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 02:00:49 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD430 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":34:0:34:5|Expecting library unit
@E: CD607 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":35:42:35:42|Identifier sb_ice40_components_syn is not declared
@E: CD255 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":40:27:40:27|No identifier "std_logic" in scope
@E: CD255 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":70:44:70:44|No identifier "std_logic_vector" in scope
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":29:8:29:10|Ignoring undefined library ice
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 02:00:50 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 02:00:50 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 02:01:04 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":29:8:29:10|Ignoring undefined library ice
@W: CD645 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":6:8:6:10|Ignoring undefined library ice
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":38:7:38:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":521:10:521:20|Synthesizing sb_ice40_components_syn.sb_ram512x8.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram512x8.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":41:7:41:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":67:11:67:21|Unbound component SB_RAM512x8 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":67:11:67:21|Synthesizing work.sb_ram512x8.syn_black_box.
Post processing for work.sb_ram512x8.syn_black_box
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":358:11:358:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":352:95:352:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":371:11:371:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":365:95:365:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":384:11:384:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":378:95:378:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":397:11:397:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":391:95:391:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":9:7:9:20|Synthesizing work.program_memory.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Unbound component SB_RAM2048x2 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":58:11:58:22|Synthesizing work.sb_ram2048x2.syn_black_box.
Post processing for work.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":15:4:15:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:01:04 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:01:05 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:01:05 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:01:06 2019

###########################################################]
Pre-mapping Report

# Mon May 20 02:01:06 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     101  
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 02:01:06 2019

###########################################################]
Map & Optimize Report

# Mon May 20 02:01:07 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":134:8:134:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":124:8:124:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":90:4:90:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   284.41ns		 252 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               100        processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 155MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 02:01:09 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 275.728

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       36.6 MHz      303.030       27.302        275.728     declared     default_clkgroup
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     275.728  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       275.728
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       275.800
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       275.832
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       277.657
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       277.709
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       277.729
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[1]     sy[1]               0.920       277.812
processor_zipi8.flags_i.carry_flag                                 CLK_3P3_MHZ_main     SB_DFF           Q            carry_flag          0.796       278.762
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required            
Instance                                                                 Reference            Type          Pin     Net                       Time         Slack  
                                                                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF        D       carry_arith_logical_7     302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF        D       N_24_i                    302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF        D       N_23_i                    302.875      277.668
processor_zipi8.program_counter_i.pc[9]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[9]                  302.875      277.906
processor_zipi8.program_counter_i.pc_esr[10]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_12_i                    302.875      277.906
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_13_i                    302.875      277.906
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF        D       N_16_0                    302.875      279.700
processor_zipi8.program_counter_i.pc[6]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[6]                  302.875      279.938
processor_zipi8.program_counter_i.pc_esr[7]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_9_i                     302.875      279.938
processor_zipi8.program_counter_i.pc_esr[8]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_10_i                    302.875      279.938
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      27.147
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     275.728

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                               Net              -            -       2.259     -           27        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          O            Out     0.661     3.840       -         
un31_half_arith_logical                                                                                       Net              -            -       1.371     -           9         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          O            Out     0.661     5.873       -         
un36_half_arith_logical_1                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          I1           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          O            Out     0.558     7.802       -         
half_arith_logical_1[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I1           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.558     9.731       -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          I1           In      -         11.102      -         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          O            Out     0.589     11.691      -         
N_23_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          I0           In      -         13.062      -         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          O            Out     0.661     13.724      -         
N_75                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         15.095      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.569     15.663      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.569     17.603      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          I0           In      -         18.974      -         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          O            Out     0.661     19.635      -         
N_15_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          I0           In      -         21.006      -         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          O            Out     0.661     21.668      -         
N_72                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         23.039      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.569     23.607      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         24.978      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     25.640      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         27.147      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 27.302 is 8.455(31.0%) logic and 18.847(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          54 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     3 uses
VCC             18 uses
SB_LUT4         246 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 246 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 246 = 246 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 155MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon May 20 02:01:09 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 02:01:53 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
@E: CD430 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":29:0:29:5|Expecting library unit
@E: CD607 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":30:42:30:42|Identifier sb_ice40_components_syn is not declared
@E: CD255 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":44:26:44:26|No identifier "std_logic" in scope
@E: CD255 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":88:44:88:44|No identifier "std_logic_vector" in scope
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd
4 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd
@E: CD430 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":6:0:6:5|Expecting library unit
@E: CD607 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":7:42:7:42|Identifier sb_ice40_components_syn is not declared
@E: CD255 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":13:23:13:23|No identifier "std_logic" in scope
@E: CD255 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":79:44:79:44|No identifier "std_logic_vector" in scope
8 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd
8 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd
8 errors parsing file C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 02:01:54 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 02:01:54 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 02:02:12 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":38:7:38:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":521:10:521:20|Synthesizing sb_ice40_components_syn.sb_ram512x8.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram512x8.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":42:7:42:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":34:7:34:11|Synthesizing work.stack.behavioral.
@W: CD280 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Unbound component SB_RAM256x16 mapped to black box
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":70:11:70:22|Synthesizing work.sb_ram256x16.syn_black_box.
Post processing for work.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":345:11:345:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":358:11:358:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":352:95:352:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":371:11:371:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":365:95:365:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":384:11:384:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":378:95:378:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":397:11:397:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":391:95:391:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":10:7:10:20|Synthesizing work.program_memory.behavioral.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":780:10:780:21|Synthesizing sb_ice40_components_syn.sb_ram2048x2.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":16:4:16:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:02:12 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:02:12 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:02:12 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:02:13 2019

###########################################################]
Pre-mapping Report

# Mon May 20 02:02:14 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     101  
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 02:02:14 2019

###########################################################]
Map & Optimize Report

# Mon May 20 02:02:14 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":134:8:134:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":124:8:124:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":48:39:48:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":47:44:47:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":46:45:46:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":110:43:110:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":90:4:90:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   284.41ns		 252 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               100        processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 155MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 02:02:16 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 275.728

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       36.6 MHz      303.030       27.302        275.728     declared     default_clkgroup
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     275.728  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       275.728
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       275.800
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       275.832
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       277.657
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       277.709
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       277.729
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[1]     sy[1]               0.920       277.812
processor_zipi8.flags_i.carry_flag                                 CLK_3P3_MHZ_main     SB_DFF           Q            carry_flag          0.796       278.762
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required            
Instance                                                                 Reference            Type          Pin     Net                       Time         Slack  
                                                                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF        D       carry_arith_logical_7     302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF        D       N_24_i                    302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF        D       N_23_i                    302.875      277.668
processor_zipi8.program_counter_i.pc[9]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[9]                  302.875      277.906
processor_zipi8.program_counter_i.pc_esr[10]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_12_i                    302.875      277.906
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_13_i                    302.875      277.906
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF        D       N_16_0                    302.875      279.700
processor_zipi8.program_counter_i.pc[6]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[6]                  302.875      279.938
processor_zipi8.program_counter_i.pc_esr[7]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_9_i                     302.875      279.938
processor_zipi8.program_counter_i.pc_esr[8]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_10_i                    302.875      279.938
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      27.147
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     275.728

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                               Net              -            -       2.259     -           27        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          O            Out     0.661     3.840       -         
un31_half_arith_logical                                                                                       Net              -            -       1.371     -           9         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          O            Out     0.661     5.873       -         
un36_half_arith_logical_1                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          I1           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          O            Out     0.558     7.802       -         
half_arith_logical_1[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I1           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.558     9.731       -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          I1           In      -         11.102      -         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          O            Out     0.589     11.691      -         
N_23_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          I0           In      -         13.062      -         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          O            Out     0.661     13.724      -         
N_75                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         15.095      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.569     15.663      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.569     17.603      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          I0           In      -         18.974      -         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          O            Out     0.661     19.635      -         
N_15_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          I0           In      -         21.006      -         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          O            Out     0.661     21.668      -         
N_72                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         23.039      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.569     23.607      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         24.978      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     25.640      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         27.147      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 27.302 is 8.455(31.0%) logic and 18.847(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          54 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     3 uses
VCC             18 uses
SB_LUT4         246 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 246 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 246 = 246 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 155MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon May 20 02:02:16 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "zipi8_syn.prj" -log "zipi8_Implmnt/zipi8.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of zipi8_Implmnt/zipi8.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ESI-PC

# Mon May 20 02:03:18 2019

#Implementation: zipi8_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Top entity is set to top.
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhdl_sim\synplify.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\synattr.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd changed - recompiling
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd changed - recompiling
@N: CD231 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Warning:Can't open record reference file@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Synthesizing work.top.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd":34:7:34:11|Synthesizing work.zipi8.behavioral.
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":34:7:34:42|Synthesizing work.mux_outputs_from_alu_spm_input_ports.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd":61:11:61:24|OTHERS clause is not synthesized.
Post processing for work.mux_outputs_from_alu_spm_input_ports.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":38:7:38:25|Synthesizing work.spm_with_output_reg.behavioral.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":521:10:521:20|Synthesizing sb_ice40_components_syn.sb_ram512x8.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram512x8.syn_black_box
Post processing for work.spm_with_output_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":34:7:34:33|Synthesizing work.shift_and_rotate_operations.behavioral.
Post processing for work.shift_and_rotate_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":34:7:34:32|Synthesizing work.arith_and_logic_operations.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":336:11:336:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":349:11:349:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":362:11:362:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":375:11:375:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":388:11:388:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":401:11:401:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":414:11:414:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":427:11:427:24|OTHERS clause is not synthesized.
Post processing for work.arith_and_logic_operations.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd":34:7:34:27|Synthesizing work.sel_of_out_port_value.behavioral.
Post processing for work.sel_of_out_port_value.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":34:7:34:38|Synthesizing work.sel_of_2nd_op_to_alu_and_port_id.behavioral.
Post processing for work.sel_of_2nd_op_to_alu_and_port_id.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd":42:7:42:28|Synthesizing work.two_banks_of_16_gp_reg.behavioral.
Post processing for work.two_banks_of_16_gp_reg.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":37:7:37:11|Synthesizing work.stack.behavioral.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":388:10:388:21|Synthesizing sb_ice40_components_syn.sb_ram256x16.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram256x16.syn_black_box
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":348:11:348:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":361:11:361:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":355:95:355:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":374:11:374:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":368:95:368:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":387:11:387:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":381:95:381:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":400:11:400:24|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd":394:95:394:117|Signal stack_pointer_carry_buf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.stack.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":34:7:34:21|Synthesizing work.program_counter.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":268:11:268:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":281:11:281:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":294:11:294:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":307:11:307:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":320:11:320:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":333:11:333:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":346:11:346:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":359:11:359:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":372:11:372:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":385:11:385:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd":398:11:398:24|OTHERS clause is not synthesized.
Post processing for work.program_counter.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":34:7:34:39|Synthesizing work.x12_bit_program_address_generator.behavioral.
Post processing for work.x12_bit_program_address_generator.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":34:7:34:11|Synthesizing work.flags.behavioral.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":203:11:203:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":244:11:244:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":278:11:278:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":335:11:335:24|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd":362:11:362:24|OTHERS clause is not synthesized.
Post processing for work.flags.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":34:7:34:29|Synthesizing work.decode4_strobes_enables.behavioral.
Post processing for work.decode4_strobes_enables.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd":34:7:34:16|Synthesizing work.decode4alu.behavioral.
Post processing for work.decode4alu.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd":34:7:34:23|Synthesizing work.decode4_pc_statck.behavioral.
Post processing for work.decode4_pc_statck.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":34:7:34:27|Synthesizing work.register_bank_control.behavioral.
Post processing for work.register_bank_control.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd":34:7:34:19|Synthesizing work.state_machine.behavioral.
Post processing for work.state_machine.behavioral
Post processing for work.zipi8.behavioral
@N: CD630 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":10:7:10:20|Synthesizing work.program_memory.behavioral.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40_components_syn.vhd":780:10:780:21|Synthesizing sb_ice40_components_syn.sb_ram2048x2.syn_black_box.
Post processing for sb_ice40_components_syn.sb_ram2048x2.syn_black_box
Post processing for work.program_memory.behavioral
Post processing for work.top.behavioral
@W: CL247 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd":16:4:16:8|Input port bit 11 of addra(11 downto 0) is unused 
@N: CL159 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd":39:8:39:21|Input arith_carry_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:03:18 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:03:18 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:03:18 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_comp.srs changed - recompiling
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level
@N: NF107 :"C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd":34:7:34:9|Selected library: work cell: top view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 20 02:03:20 2019

###########################################################]
Pre-mapping Report

# Mon May 20 02:03:20 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
@L: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt 
Printing clock  summary report in "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance k_write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance write_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|Removing sequential instance read_strobe (in view: work.decode4_strobes_enables(behavioral)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                Clock
Clock                Frequency     Period        Type         Group                Load 
----------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       303.030       declared     default_clkgroup     101  
========================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 20 02:03:20 2019

###########################################################]
Map & Optimize Report

# Mon May 20 02:03:20 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK_3P3_MHZ_main

@N: BN362 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":45:56:45:59|Removing sequential instance interrupt_enable (in view: work.state_machine(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.state_machine_i.t_state[2:1] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":70:8:70:9|User-specified initial value defined for instance processor_zipi8.state_machine_i.run is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":46:31:46:33|User-specified initial value defined for instance processor_zipi8.state_machine_i.internal_reset is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4alu.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.decode4alu_i.alu_mux_sel[1:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.flag_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.register_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.decode4_strobes_enables_i.spm_enable is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":91:8:91:9|User-specified initial value defined for instance processor_zipi8.flags_i.zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":63:38:63:40|User-specified initial value defined for instance processor_zipi8.flags_i.use_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":58:38:58:40|User-specified initial value defined for instance processor_zipi8.flags_i.shift_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\flags.vhd":83:8:83:9|User-specified initial value defined for instance processor_zipi8.flags_i.arith_carry is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\program_counter.vhd":55:8:55:9|User-specified initial value defined for instance processor_zipi8.program_counter_i.pc[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":137:8:137:9|User-specified initial value defined for instance processor_zipi8.stack_i.stack_pointer[4:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":127:8:127:9|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_carry_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":51:39:51:41|User-specified initial value defined for instance processor_zipi8.stack_i.special_bit is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":50:44:50:46|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":49:45:49:47|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_value is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\stack.vhd":113:43:113:45|User-specified initial value defined for instance processor_zipi8.stack_i.shadow_zero_flag is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd":56:8:56:9|User-specified initial value defined for instance processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd":90:4:90:5|User-specified initial value defined for instance processor_zipi8.spm_with_output_reg_i.spm_data[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd":53:8:53:9|User-specified initial value defined for instance processor_zipi8.shift_and_rotate_operations_i.shift_rotate_result[7:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd":54:8:54:9|User-specified initial value defined for instance processor_zipi8.x12_bit_program_address_generator_i.return_vector[11:0] is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":63:8:63:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.bank is being ignored. 
@W: FX1039 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\register_bank_control.vhd":57:8:57:9|User-specified initial value defined for instance processor_zipi8.register_bank_control_i.sx_addr_4 is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   284.41ns		 252 /        74
@N: FX1016 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\top.vhd":36:8:36:18|SB_GB_IO inserted on the port CLK_3P3_MHZ.
@N: FX1017 :"c:\users\esi\documents\workspace\icecube2\zipi8\src\state_machine.vhd":58:38:58:40|SB_GB inserted on the net bram_enable.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 100 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                                  
--------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_3P3_MHZ_ibuf_gb_io     SB_GB_IO               100        processor_zipi8.spm_with_output_reg_i.spm_data[7]
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 155MB)

Writing Analyst data base C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\synwork\zipi8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\zipi8.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 155MB)

@N: MT615 |Found clock CLK_3P3_MHZ_main with period 303.03ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon May 20 02:03:22 2019
#


Top view:               top
Requested Frequency:    3.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\esi\Documents\workspace\icecube2\zipi8\constraints\timing.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 275.728

                     Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group           
----------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main     3.3 MHz       36.6 MHz      303.030       27.302        275.728     declared     default_clkgroup
======================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
CLK_3P3_MHZ_main  CLK_3P3_MHZ_main  |  303.030     275.728  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_3P3_MHZ_main
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                               Arrival            
Instance                                                           Reference            Type             Pin          Net                 Time        Slack  
                                                                   Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[14]     0.920       275.728
test_program.Ram2048x2_inst8                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[16]     0.920       275.800
test_program.Ram2048x2_inst7                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[15]     0.920       275.832
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[0]      0.920       277.657
test_program.Ram2048x2_inst0                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[1]      0.920       277.709
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[0]     instruction[12]     0.920       277.729
test_program.Ram2048x2_inst6                                       CLK_3P3_MHZ_main     SB_RAM2048x2     RDATA[1]     instruction[13]     0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[0]     sy[0]               0.920       277.761
processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst     CLK_3P3_MHZ_main     SB_RAM512x8      RDATA[1]     sy[1]               0.920       277.812
processor_zipi8.flags_i.carry_flag                                 CLK_3P3_MHZ_main     SB_DFF           Q            carry_flag          0.796       278.762
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                             Required            
Instance                                                                 Reference            Type          Pin     Net                       Time         Slack  
                                                                         Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
processor_zipi8.flags_i.arith_carry                                      CLK_3P3_MHZ_main     SB_DFF        D       carry_arith_logical_7     302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]     CLK_3P3_MHZ_main     SB_DFF        D       N_24_i                    302.875      275.728
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[6]     CLK_3P3_MHZ_main     SB_DFF        D       N_23_i                    302.875      277.668
processor_zipi8.program_counter_i.pc[9]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[9]                  302.875      277.906
processor_zipi8.program_counter_i.pc_esr[10]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_12_i                    302.875      277.906
processor_zipi8.program_counter_i.pc_esr[11]                             CLK_3P3_MHZ_main     SB_DFFESR     D       N_13_i                    302.875      277.906
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[5]     CLK_3P3_MHZ_main     SB_DFF        D       N_16_0                    302.875      279.700
processor_zipi8.program_counter_i.pc[6]                                  CLK_3P3_MHZ_main     SB_DFFSR      D       pc_en[6]                  302.875      279.938
processor_zipi8.program_counter_i.pc_esr[7]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_9_i                     302.875      279.938
processor_zipi8.program_counter_i.pc_esr[8]                              CLK_3P3_MHZ_main     SB_DFFESR     D       N_10_i                    302.875      279.938
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      303.030
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         302.875

    - Propagation time:                      27.147
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     275.728

    Number of logic level(s):                12
    Starting point:                          test_program.Ram2048x2_inst7 / RDATA[0]
    Ending point:                            processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7] / D
    The start point is clocked by            CLK_3P3_MHZ_main [rising] on pin RCLK
    The end   point is clocked by            CLK_3P3_MHZ_main [rising] on pin C

Instance / Net                                                                                                                 Pin          Pin               Arrival     No. of    
Name                                                                                                          Type             Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_program.Ram2048x2_inst7                                                                                  SB_RAM2048x2     RDATA[0]     Out     0.920     0.920       -         
instruction[14]                                                                                               Net              -            -       2.259     -           27        
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          I0           In      -         3.179       -         
processor_zipi8.decode4alu_i.arith_logical_sel_1[1]                                                           SB_LUT4          O            Out     0.661     3.840       -         
un31_half_arith_logical                                                                                       Net              -            -       1.371     -           9         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          I0           In      -         5.211       -         
processor_zipi8.arith_and_logic_operations_i.calc_half_arith_logical0_process\.un36_half_arith_logical_1      SB_LUT4          O            Out     0.661     5.873       -         
un36_half_arith_logical_1                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          I1           In      -         7.244       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical_1[0]                                          SB_LUT4          O            Out     0.558     7.802       -         
half_arith_logical_1[0]                                                                                       Net              -            -       1.371     -           1         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          I1           In      -         9.173       -         
processor_zipi8.arith_and_logic_operations_i.half_arith_logical[0]                                            SB_LUT4          O            Out     0.558     9.731       -         
half_arith_logical_0[0]                                                                                       Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          I1           In      -         11.102      -         
processor_zipi8.flags_i.carry_flag_RNIKKK1G                                                                   SB_LUT4          O            Out     0.589     11.691      -         
N_23_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          I0           In      -         13.062      -         
processor_zipi8.flags_i.carry_flag_RNIE47I01                                                                  SB_LUT4          O            Out     0.661     13.724      -         
N_75                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          I0           In      -         15.095      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical2_process\.carry_arith_logical_16[2]     SB_LUT4          O            Out     0.569     15.663      -         
carry_arith_logical_16[2]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          I0           In      -         17.034      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical3_process\.carry_arith_logical_22[3]     SB_LUT4          O            Out     0.569     17.603      -         
carry_arith_logical_22[3]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          I0           In      -         18.974      -         
processor_zipi8.flags_i.m14                                                                                   SB_LUT4          O            Out     0.661     19.635      -         
N_15_0                                                                                                        Net              -            -       1.371     -           2         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          I0           In      -         21.006      -         
processor_zipi8.flags_i.m40                                                                                   SB_LUT4          O            Out     0.661     21.668      -         
N_72                                                                                                          Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          I0           In      -         23.039      -         
processor_zipi8.arith_and_logic_operations_i.calc_carry_arith_logical6_process\.carry_arith_logical_40[6]     SB_LUT4          O            Out     0.569     23.607      -         
carry_arith_logical_40[6]                                                                                     Net              -            -       1.371     -           2         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          I0           In      -         24.978      -         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result_RNO[7]                                      SB_LUT4          O            Out     0.661     25.640      -         
N_24_i                                                                                                        Net              -            -       1.507     -           1         
processor_zipi8.arith_and_logic_operations_i.arith_logical_result[7]                                          SB_DFF           D            In      -         27.147      -         
====================================================================================================================================================================================
Total path delay (propagation time + setup) of 27.302 is 8.455(31.0%) logic and 18.847(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 155MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             18 uses
SB_DFF          54 uses
SB_DFFESR       9 uses
SB_DFFSR        9 uses
SB_DFFSS        2 uses
SB_GB           1 use
SB_RAM2048x2    9 uses
SB_RAM256x16    1 use
SB_RAM512x8     3 uses
VCC             18 uses
SB_LUT4         246 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   74 (5%)

RAM/ROM usage summary
Block Rams : 13 of 16 (81%)

Total load per clock:
   CLK_3P3_MHZ_main: 1

@S |Mapping Summary:
Total  LUTs: 246 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 246 = 246 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 155MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon May 20 02:03:22 2019

###########################################################]


Synthesis exit by 0.
Current Implementation zipi8_Implmnt its sbt path: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf " "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/esi/Documents/workspace/icecube2/zipi8/constraints/top_io.pcf " "-sC:/Users/esi/Documents/workspace/icecube2/zipi8/constraints/timing.sdc " -c --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.edf...
Parsing constraint file: C:/Users/esi/Documents/workspace/icecube2/zipi8/constraints/top_io.pcf ...
start to read sdc/scf file C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
sdc_reader OK C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/zipi8.scf
start to read sdc/scf file C:/Users/esi/Documents/workspace/icecube2/zipi8/constraints/timing.sdc 
Warning: Found double defined(create_clock) at CLK_3P3_MHZ_main. Using latest one and ignore previous one
	Ignored create_clock  -period 303.03  -waveform {0.00 151.51}  -name {CLK_3P3_MHZ_main} [get_ports {CLK_3P3_MHZ}]
SB_RAM SB_RAM2048x2 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.two_banks_of_16_gp_reg_i.sy_bank_ram512X8_inst:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.two_banks_of_16_gp_reg_i.sx_bank_ram512X8_inst:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.stack_i.stack_ram256X16_inst:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.stack_i.stack_ram256X16_inst:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.spm_with_output_reg_i.spm_ram:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal processor_zipi8.spm_with_output_reg_i.spm_ram:WCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	246
    Number of DFFs      	:	74
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	4
    Number of ROMs      	:	9
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	25
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	273
    Number of DFFs      	:	74
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	74
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	199
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	273/1280
    PLBs                        :	35/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.5 (sec)

Final Design Statistics
    Number of LUTs      	:	273
    Number of DFFs      	:	74
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	4
    Number of ROMs      	:	9
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	273/1280
    PLBs                        :	51/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	3/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK_3P3_MHZ_main | Frequency: 51.10 MHz | Target: 3.30 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1249
used logic cells: 273
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --package QN84 --outdir "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1249
used logic cells: 273
Translating sdc file C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\router --sdf_file C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 369 
I1212: Iteration  1 :    52 unrouted : 0 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib" --sdc-file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP1K.lib --sdc-file C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP1K --package QN84 --outdir "C:/Users/esi/Documents/workspace/icecube2/zipi8/zipi8_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top
Active-HDL command:
 design create -a f {C:\Users\esi\Documents\workspace\icecube2\zipi8\aldec}; design open -a {C:/Users/esi/Documents/workspace/icecube2/zipi8/aldec/f}; addfile {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\top.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\arith_and_logic_operations.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_pc_statck.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4_strobes_enables.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\decode4alu.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\flags.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\mux_outputs_from_alu_spm_input_ports.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_counter.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\register_bank_control.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_2nd_op_to_alu_and_port_id.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\sel_of_out_port_value.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\shift_and_rotate_operations.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\spm_with_output_reg.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\stack.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\state_machine.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\two_banks_of_16_gp_reg.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\x12_bit_program_address_generator.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\zipi8.vhd} {C:\Users\esi\Documents\workspace\icecube2\zipi8\src\program_memory.vhd};designverlibrarysim -L ovi_ice ice 
2:16:41 AM
