Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 15:42:57 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postsynth_timing_min.rpt
| Design            : system
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ctrl_addersub_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl_addersub_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.081%)  route 0.100ns (37.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  ctrl_addersub_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  ctrl_addersub_op_reg[0]/Q
                         net (fo=2, unplaced)         0.100     0.782    ctrl_addersub_op_reg[0]_n_0
                                                                      r  ctrl_addersub_op[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.846 r  ctrl_addersub_op[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.846    ctrl_addersub_op[0]_i_1_n_0
                         FDRE                                         r  ctrl_addersub_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  ctrl_addersub_op_reg[0]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    ctrl_addersub_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ctrl_mul_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl_mul_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.081%)  route 0.100ns (37.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  ctrl_mul_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  ctrl_mul_op_reg[0]/Q
                         net (fo=2, unplaced)         0.100     0.782    ctrl_mul_op_reg[0]_n_0
                                                                      r  ctrl_mul_op[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.846 r  ctrl_mul_op[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.846    ctrl_mul_op[0]_i_1_n_0
                         FDRE                                         r  ctrl_mul_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  ctrl_mul_op_reg[0]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    ctrl_mul_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ctrl_mul_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl_mul_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.081%)  route 0.100ns (37.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  ctrl_mul_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  ctrl_mul_op_reg[2]/Q
                         net (fo=2, unplaced)         0.100     0.782    ctrl_mul_op_reg[2]_n_0
                                                                      r  ctrl_mul_op[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.846 r  ctrl_mul_op[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.846    ctrl_mul_op[2]_i_1_n_0
                         FDRE                                         r  ctrl_mul_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  ctrl_mul_op_reg[2]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    ctrl_mul_op_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pipereg13/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl_mux6to1_ifetch_load_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.081%)  route 0.100ns (37.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    pipereg13/clk
                                                                      r  pipereg13/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  pipereg13/q_reg[0]/Q
                         net (fo=2, unplaced)         0.100     0.782    pipereg13_n_31
                                                                      r  ctrl_mux6to1_ifetch_load_sel[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.846 r  ctrl_mux6to1_ifetch_load_sel[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.846    ctrl_mux6to1_ifetch_load_sel[0]
                         FDRE                                         r  ctrl_mux6to1_ifetch_load_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  ctrl_mux6to1_ifetch_load_sel_reg[0]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    ctrl_mux6to1_ifetch_load_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipereg13/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl_mux6to1_ifetch_load_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.166ns (62.365%)  route 0.100ns (37.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    pipereg13/clk
                                                                      r  pipereg13/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 f  pipereg13/q_reg[0]/Q
                         net (fo=2, unplaced)         0.100     0.782    pipereg13_n_31
                                                                      f  ctrl_mux6to1_ifetch_load_sel[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.066     0.848 r  ctrl_mux6to1_ifetch_load_sel[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.848    ctrl_mux6to1_ifetch_load_sel[1]
                         FDRE                                         r  ctrl_mux6to1_ifetch_load_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  ctrl_mux6to1_ifetch_load_sel_reg[1]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    ctrl_mux6to1_ifetch_load_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ctrl_data_mem_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/q_a[31]_INST_0_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.602%)  route 0.107ns (39.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  ctrl_data_mem_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 f  ctrl_data_mem_op_reg[3]/Q
                         net (fo=4, unplaced)         0.107     0.788    data_mem/op[3]
                                                                      f  data_mem/dmem_replace_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.852 r  data_mem/dmem_replace_i_2/O
                         net (fo=1, unplaced)         0.000     0.852    data_mem/dmem_replace/rden_a
                         FDRE                                         r  data_mem/dmem_replace/q_a[31]_INST_0_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    data_mem/dmem_replace/clock0
                                                                      r  data_mem/dmem_replace/q_a[31]_INST_0_i_1/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    data_mem/dmem_replace/q_a[31]_INST_0_i_1
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ifetch/pc_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ifetch/pc_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.161%)  route 0.109ns (39.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    ifetch/pc_reg/clock
                                                                      r  ifetch/pc_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 f  ifetch/pc_reg/q_reg[0]/Q
                         net (fo=5, unplaced)         0.109     0.790    ifetch/pc_reg/q[0]
                                                                      f  ifetch/pc_reg/q[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.064     0.854 r  ifetch/pc_reg/q[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.854    ifetch/pc_reg/p_1_in[0]
                         FDRE                                         r  ifetch/pc_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    ifetch/pc_reg/clock
                                                                      r  ifetch/pc_reg/q_reg[0]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    ifetch/pc_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ctrl_data_mem_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl_data_mem_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.166ns (60.891%)  route 0.107ns (39.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  ctrl_data_mem_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  ctrl_data_mem_op_reg[3]/Q
                         net (fo=4, unplaced)         0.107     0.788    ctrl_data_mem_op[3]
                                                                      r  ctrl_data_mem_op[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.066     0.854 r  ctrl_data_mem_op[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.854    ctrl_data_mem_op[3]_i_1_n_0
                         FDRE                                         r  ctrl_data_mem_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  ctrl_data_mem_op_reg[3]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    ctrl_data_mem_op_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pipereg12/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl_logic_unit_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.726%)  route 0.111ns (40.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    pipereg12/clk
                                                                      r  pipereg12/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  pipereg12/q_reg[0]/Q
                         net (fo=6, unplaced)         0.111     0.792    pipereg12_n_31
                                                                      r  ctrl_logic_unit_op[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.064     0.856 r  ctrl_logic_unit_op[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.856    ctrl_logic_unit_op[0]_i_1_n_0
                         FDRE                                         r  ctrl_logic_unit_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  ctrl_logic_unit_op_reg[0]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    ctrl_logic_unit_op_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ctrl_mux3to1_mul_sa_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl_mux3to1_mul_sa_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.726%)  route 0.111ns (40.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.094     0.094 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.325    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.351 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.231     0.582    clk_IBUF_BUFG
                                                                      r  ctrl_mux3to1_mul_sa_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  ctrl_mux3to1_mul_sa_sel_reg[0]/Q
                         net (fo=6, unplaced)         0.111     0.792    ctrl_mux3to1_mul_sa_sel_reg[0]_n_0
                                                                      r  ctrl_mux3to1_mul_sa_sel[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.064     0.856 r  ctrl_mux3to1_mul_sa_sel[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.856    ctrl_mux3to1_mul_sa_sel[0]_i_1_n_0
                         FDRE                                         r  ctrl_mux3to1_mul_sa_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.342     0.342 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.585    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.615 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, unplaced)       0.243     0.858    clk_IBUF_BUFG
                                                                      r  ctrl_mux3to1_mul_sa_sel_reg[0]/C
                         clock pessimism             -0.264     0.594    
                         FDRE (Hold_fdre_C_D)         0.065     0.659    ctrl_mux3to1_mul_sa_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.197    




