module BCDplus(A,B,C,co);
input [3:0] A,B;
output reg [3:0] C;
output reg co;
always @(A or B)
begin
assign C==B+A;
end
endmodule
