=====
SETUP
0.568
17.886
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_5_s
15.930
16.383
u_z80/ff_dinst_5_s0
17.886
=====
SETUP
0.674
17.781
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_3_s
15.894
16.449
u_z80/ff_dinst_3_s0
17.781
=====
SETUP
0.762
17.692
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_5_s
15.930
16.383
u_z80/ff_di_reg_5_s0
17.692
=====
SETUP
0.870
17.585
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_1_s
15.894
16.265
u_z80/ff_di_reg_1_s0
17.585
=====
SETUP
0.870
17.585
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_1_s
15.894
16.265
u_z80/ff_dinst_1_s0
17.585
=====
SETUP
0.928
17.526
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_3_s
15.894
16.449
u_z80/ff_di_reg_3_s0
17.526
=====
SETUP
2.798
15.618
18.416
u_sdram/ff_sdr_read_data_8_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.534
9.089
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
10.062
10.433
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.433
10.468
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.468
10.503
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.503
10.973
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.398
11.860
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.861
12.378
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
12.801
13.371
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.374
13.929
u_v9958/u_v9958_core/u_vdp_sprite/n3161_s0
14.347
14.917
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0
15.618
=====
SETUP
2.803
15.613
18.416
u_sdram/ff_sdr_read_data_8_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.534
9.089
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
10.062
10.433
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.433
10.468
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.468
10.503
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.503
10.973
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.398
11.860
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.861
12.378
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
12.801
13.371
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.374
13.929
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.358
14.928
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0
15.613
=====
SETUP
2.803
15.613
18.416
u_sdram/ff_sdr_read_data_8_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.534
9.089
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
10.062
10.433
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.433
10.468
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.468
10.503
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.503
10.973
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.398
11.860
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.861
12.378
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
12.801
13.371
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.374
13.929
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.358
14.928
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0
15.613
=====
SETUP
2.803
15.613
18.416
u_sdram/ff_sdr_read_data_8_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.534
9.089
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
10.062
10.433
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.433
10.468
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.468
10.503
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.503
10.973
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.398
11.860
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.861
12.378
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
12.801
13.371
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.374
13.929
u_v9958/u_v9958_core/u_vdp_sprite/n3153_s0
14.358
14.928
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_4_s0
15.613
=====
SETUP
2.890
15.526
18.416
u_sdram/ff_sdr_read_data_8_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.534
9.089
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
10.062
10.433
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.433
10.468
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.468
10.503
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.503
10.973
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.398
11.860
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.861
12.378
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.801
13.350
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s1
13.352
13.805
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s0
14.231
14.801
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_3_s0
15.526
=====
SETUP
2.890
15.526
18.416
u_sdram/ff_sdr_read_data_8_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.534
9.089
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
10.062
10.433
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.433
10.468
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.468
10.503
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.503
10.973
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.398
11.860
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.861
12.378
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s2
12.801
13.350
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s1
13.352
13.805
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s0
14.231
14.801
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_4_s0
15.526
=====
SETUP
2.941
15.475
18.416
u_sdram/ff_sdr_read_data_8_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.534
9.089
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
10.062
10.433
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.433
10.468
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.468
10.503
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.503
10.973
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.398
11.860
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.861
12.378
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
12.801
13.371
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.374
13.929
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.360
14.930
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0
15.475
=====
SETUP
2.941
15.475
18.416
u_sdram/ff_sdr_read_data_8_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.534
9.089
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
10.062
10.433
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.433
10.468
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.468
10.503
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.503
10.973
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.398
11.860
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.861
12.378
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
12.801
13.371
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.374
13.929
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.360
14.930
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0
15.475
=====
SETUP
2.941
15.475
18.416
u_sdram/ff_sdr_read_data_8_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.534
9.089
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
10.062
10.433
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.433
10.468
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.468
10.503
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.503
10.973
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s6
11.398
11.860
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s4
11.861
12.378
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
12.801
13.371
u_v9958/u_v9958_core/u_vdp_sprite/n3181_s1
13.374
13.929
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.360
14.930
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0
15.475
=====
SETUP
1.900
16.555
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_4_s
15.155
15.672
u_z80/ff_dinst_4_s0
16.555
=====
SETUP
1.959
16.495
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_2_s
15.155
15.608
u_z80/ff_dinst_2_s0
16.495
=====
SETUP
1.976
16.478
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_4_s
15.155
15.672
u_z80/ff_di_reg_4_s0
16.478
=====
SETUP
2.036
16.418
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s0
14.174
14.691
u_z80/d_Z_2_s
15.155
15.608
u_z80/ff_di_reg_2_s0
16.418
=====
SETUP
2.046
16.408
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s3
14.527
14.898
u_z80/ff_dinst_7_s0
16.408
=====
SETUP
2.378
16.076
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_7_s3
14.527
14.898
u_z80/ff_di_reg_7_s0
16.076
=====
SETUP
2.515
27.510
30.025
u_z80/ff_iorq_n_i_s1
18.489
18.721
u_uart/n96_s3
18.897
19.452
u_uart/n96_s1
19.849
20.404
u_v9958/u_v9958_core/u_vdp_register/n68_s2
21.796
22.351
u_v9958/u_v9958_core/u_vdp_register/n1201_s6
23.030
23.585
u_v9958/u_v9958_core/u_vdp_register/n1223_s2
24.267
24.720
u_v9958/u_v9958_core/u_vdp_register/n1223_s4
25.647
26.100
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_rd_req_s3
26.796
27.366
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_rd_req_s1
27.510
=====
SETUP
2.614
15.841
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_0_s2
14.251
14.768
u_z80/ff_di_reg_0_s0
15.841
=====
SETUP
2.614
15.841
18.454
u_z80/u_cz80/ir_2_s0
6.912
7.144
u_z80/u_cz80/n154_s8
8.337
8.790
u_z80/u_cz80/u_mcode/mcycles_d_2_s11
10.030
10.401
u_z80/n281_s31
11.074
11.591
u_z80/n281_s8
12.203
12.752
u_z80/n281_s4
12.753
13.206
u_z80/d_Z_0_s2
14.251
14.768
u_z80/ff_dinst_0_s0
15.841
=====
SETUP
2.631
27.394
30.025
u_z80/ff_iorq_n_i_s1
18.489
18.721
u_uart/n96_s3
18.897
19.452
u_uart/n96_s1
19.849
20.404
u_v9958/u_v9958_core/u_vdp_register/n68_s2
21.796
22.351
u_v9958/u_v9958_core/u_vdp_register/n1201_s6
23.030
23.585
u_v9958/u_v9958_core/u_vdp_register/n1223_s2
24.267
24.720
u_v9958/u_v9958_core/u_vdp_register/n1223_s4
25.647
26.100
u_v9958/u_v9958_core/u_vdp_register/n874_s8
26.824
27.394
u_v9958/u_v9958_core/u_vdp_register/vdp_vram_addr_set_req_s5
27.394
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.353
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.353
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.353
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.353
=====
HOLD
0.060
6.353
6.293
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.353
=====
HOLD
0.074
6.475
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_7_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.475
=====
HOLD
0.074
6.475
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.475
=====
HOLD
0.076
6.477
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.477
=====
HOLD
0.076
6.477
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.477
=====
HOLD
0.198
6.599
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.599
=====
HOLD
0.213
6.615
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.213
6.615
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.615
=====
HOLD
0.225
6.627
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.627
=====
HOLD
0.225
6.627
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.627
=====
HOLD
0.225
6.627
6.401
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.627
=====
HOLD
0.305
6.504
6.198
ff_clock_div_s1
6.168
6.370
u_uart/ff_wr_n_s0
6.504
=====
HOLD
0.313
6.475
6.162
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s1
6.152
6.353
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.475
=====
HOLD
0.313
6.475
6.162
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.475
=====
HOLD
0.313
6.475
6.162
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0
6.152
6.353
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
6.475
=====
HOLD
0.315
6.477
6.162
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s1
6.152
6.354
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_2_s
6.477
=====
HOLD
0.319
6.482
6.163
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_enable3_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_q_r_out_4_s0
6.482
=====
HOLD
0.319
6.482
6.162
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_1_s1
6.152
6.353
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.482
=====
HOLD
0.323
6.486
6.163
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_enable3_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_q_g_out_2_s0
6.486
=====
HOLD
0.323
6.486
6.163
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_enable3_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_q_g_out_3_s0
6.486
=====
HOLD
0.325
6.488
6.163
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_enable3_s0
6.152
6.354
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_q_b_out_1_s0
6.488
