# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../AA_GITHUB/testing/regfile_19bit.v" \
"../../../../../../AA_GITHUB/testing/tb_regfile_19bit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
