Loading plugins phase: Elapsed time ==> 0s.296ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 -s \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.000ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 MIDI_EXAMPLE.v -verilog
======================================================================

======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Nov 18 22:39:40 2020


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   vpp
Options  :    -yv2 -q10 MIDI_EXAMPLE.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Nov 18 22:39:40 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MIDI_EXAMPLE.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
MIDI_EXAMPLE.v (line 2462, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.

vlogfe:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Nov 18 22:39:40 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  MIDI_EXAMPLE.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -dcpsoc3 -verilog MIDI_EXAMPLE.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Nov 18 22:39:41 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2895
	Net_2896
	Net_2897
	Net_2898
	Net_2899
	Net_2900
	Net_2901
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	Net_2066_7
	\MIDI_NOTES_REG:control_out_7\
	Net_2066_6
	\MIDI_NOTES_REG:control_out_6\
	Net_2066_5
	\MIDI_NOTES_REG:control_out_5\
	Net_2066_4
	\MIDI_NOTES_REG:control_out_4\
	Net_2066_3
	\MIDI_NOTES_REG:control_out_3\
	Net_2066_2
	\MIDI_NOTES_REG:control_out_2\
	Net_2066_1
	\MIDI_NOTES_REG:control_out_1\
	Net_2066_0
	\MIDI_NOTES_REG:control_out_0\
	\MIDI_BIN_REG:control_bus_7\
	\MIDI_BIN_REG:control_bus_6\
	\MIDI_BIN_REG:control_bus_5\
	\MIDI_BIN_REG:control_bus_4\
	\MIDI_BIN_REG:control_bus_3\
	\BRIGHTNESS_RAMP:Net_280\
	\BRIGHTNESS_RAMP:Net_80\
	\demux_1:tmp__demux_1_0_reg\
	Net_2904
	\TRIANGLE_SEL:Net_280\
	\TRIANGLE_SEL:Net_80\
	\RAMP_COMP:Net_9\
	\WAVETABLE_COUNTER:MODULE_1:b_31\
	\WAVETABLE_COUNTER:MODULE_1:b_30\
	\WAVETABLE_COUNTER:MODULE_1:b_29\
	\WAVETABLE_COUNTER:MODULE_1:b_28\
	\WAVETABLE_COUNTER:MODULE_1:b_27\
	\WAVETABLE_COUNTER:MODULE_1:b_26\
	\WAVETABLE_COUNTER:MODULE_1:b_25\
	\WAVETABLE_COUNTER:MODULE_1:b_24\
	\WAVETABLE_COUNTER:MODULE_1:b_23\
	\WAVETABLE_COUNTER:MODULE_1:b_22\
	\WAVETABLE_COUNTER:MODULE_1:b_21\
	\WAVETABLE_COUNTER:MODULE_1:b_20\
	\WAVETABLE_COUNTER:MODULE_1:b_19\
	\WAVETABLE_COUNTER:MODULE_1:b_18\
	\WAVETABLE_COUNTER:MODULE_1:b_17\
	\WAVETABLE_COUNTER:MODULE_1:b_16\
	\WAVETABLE_COUNTER:MODULE_1:b_15\
	\WAVETABLE_COUNTER:MODULE_1:b_14\
	\WAVETABLE_COUNTER:MODULE_1:b_13\
	\WAVETABLE_COUNTER:MODULE_1:b_12\
	\WAVETABLE_COUNTER:MODULE_1:b_11\
	\WAVETABLE_COUNTER:MODULE_1:b_10\
	\WAVETABLE_COUNTER:MODULE_1:b_9\
	\WAVETABLE_COUNTER:MODULE_1:b_8\
	\WAVETABLE_COUNTER:MODULE_1:b_7\
	\WAVETABLE_COUNTER:MODULE_1:b_6\
	\WAVETABLE_COUNTER:MODULE_1:b_5\
	\WAVETABLE_COUNTER:MODULE_1:b_4\
	\WAVETABLE_COUNTER:MODULE_1:b_3\
	\WAVETABLE_COUNTER:MODULE_1:b_2\
	\WAVETABLE_COUNTER:MODULE_1:b_1\
	\WAVETABLE_COUNTER:MODULE_1:b_0\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:a_31\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:a_30\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:a_29\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:a_28\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:a_27\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:a_26\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:a_25\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:a_24\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_31\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_30\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_29\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_28\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_27\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_26\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_25\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_24\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_23\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_22\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_21\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_20\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_19\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_18\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_17\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_16\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_15\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_14\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_13\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_12\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_11\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_10\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_9\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_8\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_7\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_6\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_5\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_4\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_3\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_2\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_1\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:b_0\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_31\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_30\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_29\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_28\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_27\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_26\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_25\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_24\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_23\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_22\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_21\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_20\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_19\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_18\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_17\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_16\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_15\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_14\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_13\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_12\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_11\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\OUT_COMP:Net_9\
	\TRIANGLE_OUT:Net_280\
	\TRIANGLE_OUT:Net_80\
	Net_2876_2
	Net_2876_1
	Net_2876_0
	Net_2913_7
	Net_2913_6
	Net_2913_5
	Net_2913_4
	Net_2913_3
	Net_2913_2
	Net_2913_1
	Net_2913_0
	Net_2924
	\MODULE_2:g1:a0:newa_2\
	\MODULE_2:g1:a0:newa_1\
	\MODULE_2:g1:a0:newa_0\
	\MODULE_2:g1:a0:newb_2\
	\MODULE_2:g1:a0:newb_1\
	\MODULE_2:g1:a0:newb_0\
	\MODULE_2:g1:a0:dataa_2\
	\MODULE_2:g1:a0:dataa_1\
	\MODULE_2:g1:a0:dataa_0\
	\MODULE_2:g1:a0:datab_2\
	\MODULE_2:g1:a0:datab_1\
	\MODULE_2:g1:a0:datab_0\
	\MODULE_2:g1:a0:gx:u0:a_2\
	\MODULE_2:g1:a0:gx:u0:a_1\
	\MODULE_2:g1:a0:gx:u0:a_0\
	\MODULE_2:g1:a0:gx:u0:b_2\
	\MODULE_2:g1:a0:gx:u0:b_1\
	\MODULE_2:g1:a0:gx:u0:b_0\
	\MODULE_2:g1:a0:gx:u0:xnor_array_2\
	\MODULE_2:g1:a0:gx:u0:xnor_array_1\
	\MODULE_2:g1:a0:gx:u0:xnor_array_0\
	\MODULE_2:g1:a0:gx:u0:aeqb_0\
	\MODULE_2:g1:a0:gx:u0:eq_0\
	\MODULE_2:g1:a0:gx:u0:eq_1\
	\MODULE_2:g1:a0:gx:u0:eq_2\
	\MODULE_2:g1:a0:gx:u0:eqi_0\
	\MODULE_2:g1:a0:gx:u0:aeqb_1\
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:lt_0\
	\MODULE_2:g1:a0:gx:u0:gt_0\
	\MODULE_2:g1:a0:gx:u0:lt_1\
	\MODULE_2:g1:a0:gx:u0:gt_1\
	\MODULE_2:g1:a0:gx:u0:lt_2\
	\MODULE_2:g1:a0:gx:u0:gt_2\
	\MODULE_2:g1:a0:gx:u0:lti_0\
	\MODULE_2:g1:a0:gx:u0:gti_0\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xeq\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\

    Synthesized names
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_31\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_30\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_29\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_28\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_27\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_26\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_25\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_24\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_23\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_22\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_21\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_20\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_19\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_18\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_17\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_16\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_15\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_14\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_13\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_12\
	\WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_11\
	cmp_vv_vv_MODGEN_2
	MODIN2_2
	MODIN2_1
	MODIN2_0
	MODIN3_2
	MODIN3_1
	MODIN3_0

Deleted 216 User equations/components.
Deleted 28 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW2_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_3_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_5_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_6_net_0 to tmpOE__SW2_net_0
Aliasing \NOTE_ON_REG:clk\ to zero
Aliasing \NOTE_ON_REG:rst\ to zero
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__SW2_net_0
Aliasing \MIDI_NOTES_REG:clk\ to zero
Aliasing \MIDI_NOTES_REG:rst\ to zero
Aliasing \MIDI_BIN_REG:clk\ to zero
Aliasing \MIDI_BIN_REG:rst\ to zero
Aliasing tmpOE__LED_7_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_4_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_2_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_1_net_0 to tmpOE__SW2_net_0
Aliasing Net_1962 to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_83\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_81\ to zero
Aliasing \BRIGHTNESS_RAMP:VDAC8:Net_82\ to zero
Aliasing Net_1968 to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_83\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_81\ to zero
Aliasing \TRIANGLE_SEL:VDAC8:Net_82\ to zero
Aliasing \RAMP_COMP:clock\ to zero
Aliasing tmpOE__LED_8_net_0 to tmpOE__SW2_net_0
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_23\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_22\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_21\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_20\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_19\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_18\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_17\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_16\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_15\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_14\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_13\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_12\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_11\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW2_net_0
Aliasing \BRIGHTNESS_DAC:Net_83\ to zero
Aliasing \BRIGHTNESS_DAC:Net_81\ to zero
Aliasing \BRIGHTNESS_DAC:Net_82\ to zero
Aliasing \OUT_COMP:clock\ to zero
Aliasing Net_2910 to zero
Aliasing \TRIANGLE_OUT:VDAC8:Net_83\ to zero
Aliasing \TRIANGLE_OUT:VDAC8:Net_81\ to zero
Aliasing \TRIANGLE_OUT:VDAC8:Net_82\ to zero
Aliasing \STORED_BRIGHTNESS:clk\ to zero
Aliasing \STORED_BRIGHTNESS:rst\ to zero
Aliasing \WAVE_STATUS_LOW:status_7\ to \WAVETABLE_COUNTER:MODIN1_7\
Aliasing \WAVE_STATUS_LOW:status_6\ to \WAVETABLE_COUNTER:MODIN1_6\
Aliasing \WAVE_STATUS_LOW:status_5\ to \WAVETABLE_COUNTER:MODIN1_5\
Aliasing \WAVE_STATUS_LOW:status_4\ to \WAVETABLE_COUNTER:MODIN1_4\
Aliasing \WAVE_STATUS_LOW:status_3\ to \WAVETABLE_COUNTER:MODIN1_3\
Aliasing \WAVE_STATUS_LOW:status_2\ to \WAVETABLE_COUNTER:MODIN1_2\
Aliasing \WAVE_STATUS_LOW:status_1\ to \WAVETABLE_COUNTER:MODIN1_1\
Aliasing \WAVE_STATUS_LOW:status_0\ to \WAVETABLE_COUNTER:MODIN1_0\
Aliasing \WAVE_STATUS_HIGH:status_7\ to zero
Aliasing \WAVE_STATUS_HIGH:status_6\ to zero
Aliasing \WAVE_STATUS_HIGH:status_5\ to zero
Aliasing \WAVE_STATUS_HIGH:status_4\ to zero
Aliasing \WAVE_STATUS_HIGH:status_3\ to zero
Aliasing \WAVE_STATUS_HIGH:status_2\ to \WAVETABLE_COUNTER:MODIN1_10\
Aliasing \WAVE_STATUS_HIGH:status_1\ to \WAVETABLE_COUNTER:MODIN1_9\
Aliasing \WAVE_STATUS_HIGH:status_0\ to \WAVETABLE_COUNTER:MODIN1_8\
Removing Lhs of wire one[7] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[12] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_3_net_0[19] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_2001[20] = \demux_1:tmp__demux_1_2_reg\[254]
Removing Lhs of wire tmpOE__LED_5_net_0[26] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_2951[27] = \demux_1:tmp__demux_1_4_reg\[256]
Removing Lhs of wire tmpOE__LED_6_net_0[33] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_2950[34] = \demux_1:tmp__demux_1_5_reg\[257]
Removing Lhs of wire \NOTE_ON_REG:clk\[39] = zero[2]
Removing Lhs of wire \NOTE_ON_REG:rst\[40] = zero[2]
Removing Rhs of wire Net_2703[41] = \NOTE_ON_REG:control_out_0\[42]
Removing Rhs of wire Net_2703[41] = \NOTE_ON_REG:control_0\[65]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[69] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[76] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI_NOTES_REG:clk\[131] = zero[2]
Removing Lhs of wire \MIDI_NOTES_REG:rst\[132] = zero[2]
Removing Lhs of wire \MIDI_BIN_REG:clk\[158] = zero[2]
Removing Lhs of wire \MIDI_BIN_REG:rst\[159] = zero[2]
Removing Rhs of wire Net_2706_2[170] = \MIDI_BIN_REG:control_out_2\[171]
Removing Rhs of wire Net_2706_2[170] = \MIDI_BIN_REG:control_2\[182]
Removing Rhs of wire Net_2706_1[172] = \MIDI_BIN_REG:control_out_1\[173]
Removing Rhs of wire Net_2706_1[172] = \MIDI_BIN_REG:control_1\[183]
Removing Rhs of wire Net_2706_0[174] = \MIDI_BIN_REG:control_out_0\[175]
Removing Rhs of wire Net_2706_0[174] = \MIDI_BIN_REG:control_0\[184]
Removing Lhs of wire tmpOE__LED_7_net_0[186] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_2004[187] = \demux_1:tmp__demux_1_6_reg\[258]
Removing Lhs of wire tmpOE__LED_4_net_0[193] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_1478[194] = \demux_1:tmp__demux_1_3_reg\[255]
Removing Lhs of wire tmpOE__LED_2_net_0[200] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_1999[201] = \demux_1:tmp__demux_1_1_reg\[253]
Removing Lhs of wire tmpOE__LED_1_net_0[207] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_2851[208] = \OUT_COMP:Net_1\[543]
Removing Lhs of wire Net_1962[215] = zero[2]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_183\[226] = \BRIGHTNESS_RAMP:demux:tmp__demux_0_reg\[231]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_107\[229] = \BRIGHTNESS_RAMP:demux:tmp__demux_1_reg\[234]
Removing Rhs of wire \BRIGHTNESS_RAMP:Net_134\[232] = \BRIGHTNESS_RAMP:cydff_1\[246]
Removing Lhs of wire \BRIGHTNESS_RAMP:Net_336\[233] = Net_3013[214]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_83\[236] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_81\[237] = zero[2]
Removing Lhs of wire \BRIGHTNESS_RAMP:VDAC8:Net_82\[238] = zero[2]
Removing Lhs of wire Net_1968[247] = zero[2]
Removing Rhs of wire Net_2234[251] = \RAMP_COMP:Net_1\[295]
Removing Rhs of wire Net_2948[261] = \demux_1:tmp__demux_1_7_reg\[259]
Removing Rhs of wire \TRIANGLE_SEL:Net_183\[272] = \TRIANGLE_SEL:demux:tmp__demux_0_reg\[277]
Removing Rhs of wire \TRIANGLE_SEL:Net_107\[275] = \TRIANGLE_SEL:demux:tmp__demux_1_reg\[280]
Removing Rhs of wire \TRIANGLE_SEL:Net_134\[278] = \TRIANGLE_SEL:cydff_1\[292]
Removing Lhs of wire \TRIANGLE_SEL:Net_336\[279] = Net_1945[249]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_83\[282] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_81\[283] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:VDAC8:Net_82\[284] = zero[2]
Removing Lhs of wire \RAMP_COMP:clock\[294] = zero[2]
Removing Lhs of wire tmpOE__LED_8_net_0[298] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_10\[304] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_10\[474]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_9\[306] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_9\[475]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_8\[308] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_8\[476]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_7\[310] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_7\[477]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_6\[312] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_6\[478]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_5\[314] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_5\[479]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_4\[316] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_4\[480]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_3\[318] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_3\[481]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_2\[320] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_2\[482]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_1\[322] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_1\[483]
Removing Lhs of wire \WAVETABLE_COUNTER:add_vi_vv_MODGEN_1_0\[324] = \WAVETABLE_COUNTER:MODULE_1:g2:a0:s_0\[484]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_23\[365] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_22\[366] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_21\[367] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_20\[368] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_19\[369] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_18\[370] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_17\[371] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_16\[372] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_15\[373] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_14\[374] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_13\[375] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_12\[376] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_11\[377] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_10\[378] = \WAVETABLE_COUNTER:MODIN1_10\[379]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_10\[379] = Net_2965_10[303]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_9\[380] = \WAVETABLE_COUNTER:MODIN1_9\[381]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_9\[381] = Net_2965_9[305]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_8\[382] = \WAVETABLE_COUNTER:MODIN1_8\[383]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_8\[383] = Net_2965_8[307]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_7\[384] = \WAVETABLE_COUNTER:MODIN1_7\[385]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_7\[385] = Net_2965_7[309]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_6\[386] = \WAVETABLE_COUNTER:MODIN1_6\[387]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_6\[387] = Net_2965_6[311]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_5\[388] = \WAVETABLE_COUNTER:MODIN1_5\[389]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_5\[389] = Net_2965_5[313]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_4\[390] = \WAVETABLE_COUNTER:MODIN1_4\[391]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_4\[391] = Net_2965_4[315]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_3\[392] = \WAVETABLE_COUNTER:MODIN1_3\[393]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_3\[393] = Net_2965_3[317]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_2\[394] = \WAVETABLE_COUNTER:MODIN1_2\[395]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_2\[395] = Net_2965_2[319]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_1\[396] = \WAVETABLE_COUNTER:MODIN1_1\[397]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_1\[397] = Net_2965_1[321]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:a_0\[398] = \WAVETABLE_COUNTER:MODIN1_0\[399]
Removing Lhs of wire \WAVETABLE_COUNTER:MODIN1_0\[399] = Net_2965_0[323]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[522] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[523] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \BRIGHTNESS_DAC:Net_83\[525] = zero[2]
Removing Lhs of wire \BRIGHTNESS_DAC:Net_81\[526] = zero[2]
Removing Lhs of wire \BRIGHTNESS_DAC:Net_82\[527] = zero[2]
Removing Rhs of wire Net_2887_7[528] = \STORED_BRIGHTNESS:control_out_7\[590]
Removing Rhs of wire Net_2887_7[528] = \STORED_BRIGHTNESS:control_7\[599]
Removing Rhs of wire Net_2887_6[529] = \STORED_BRIGHTNESS:control_out_6\[591]
Removing Rhs of wire Net_2887_6[529] = \STORED_BRIGHTNESS:control_6\[600]
Removing Rhs of wire Net_2887_5[530] = \STORED_BRIGHTNESS:control_out_5\[592]
Removing Rhs of wire Net_2887_5[530] = \STORED_BRIGHTNESS:control_5\[601]
Removing Rhs of wire Net_2887_4[531] = \STORED_BRIGHTNESS:control_out_4\[593]
Removing Rhs of wire Net_2887_4[531] = \STORED_BRIGHTNESS:control_4\[602]
Removing Rhs of wire Net_2887_3[532] = \STORED_BRIGHTNESS:control_out_3\[594]
Removing Rhs of wire Net_2887_3[532] = \STORED_BRIGHTNESS:control_3\[603]
Removing Rhs of wire Net_2887_2[533] = \STORED_BRIGHTNESS:control_out_2\[595]
Removing Rhs of wire Net_2887_2[533] = \STORED_BRIGHTNESS:control_2\[604]
Removing Rhs of wire Net_2887_1[534] = \STORED_BRIGHTNESS:control_out_1\[596]
Removing Rhs of wire Net_2887_1[534] = \STORED_BRIGHTNESS:control_1\[605]
Removing Rhs of wire Net_2887_0[535] = \STORED_BRIGHTNESS:control_out_0\[597]
Removing Rhs of wire Net_2887_0[535] = \STORED_BRIGHTNESS:control_0\[606]
Removing Lhs of wire \OUT_COMP:clock\[542] = zero[2]
Removing Lhs of wire Net_2910[546] = zero[2]
Removing Rhs of wire \TRIANGLE_OUT:Net_183\[557] = \TRIANGLE_OUT:demux:tmp__demux_0_reg\[562]
Removing Rhs of wire \TRIANGLE_OUT:Net_107\[560] = \TRIANGLE_OUT:demux:tmp__demux_1_reg\[565]
Removing Rhs of wire \TRIANGLE_OUT:Net_134\[563] = \TRIANGLE_OUT:cydff_1\[576]
Removing Lhs of wire \TRIANGLE_OUT:Net_336\[564] = Net_2524[536]
Removing Lhs of wire \TRIANGLE_OUT:VDAC8:Net_83\[567] = zero[2]
Removing Lhs of wire \TRIANGLE_OUT:VDAC8:Net_81\[568] = zero[2]
Removing Lhs of wire \TRIANGLE_OUT:VDAC8:Net_82\[569] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS:clk\[588] = zero[2]
Removing Lhs of wire \STORED_BRIGHTNESS:rst\[589] = zero[2]
Removing Lhs of wire \WAVE_STATUS_LOW:status_7\[609] = Net_2965_7[309]
Removing Lhs of wire \WAVE_STATUS_LOW:status_6\[610] = Net_2965_6[311]
Removing Lhs of wire \WAVE_STATUS_LOW:status_5\[611] = Net_2965_5[313]
Removing Lhs of wire \WAVE_STATUS_LOW:status_4\[612] = Net_2965_4[315]
Removing Lhs of wire \WAVE_STATUS_LOW:status_3\[613] = Net_2965_3[317]
Removing Lhs of wire \WAVE_STATUS_LOW:status_2\[614] = Net_2965_2[319]
Removing Lhs of wire \WAVE_STATUS_LOW:status_1\[615] = Net_2965_1[321]
Removing Lhs of wire \WAVE_STATUS_LOW:status_0\[616] = Net_2965_0[323]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_7\[618] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_6\[619] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_5\[620] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_4\[621] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_3\[622] = zero[2]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_2\[623] = Net_2965_10[303]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_1\[624] = Net_2965_9[305]
Removing Lhs of wire \WAVE_STATUS_HIGH:status_0\[625] = Net_2965_8[307]
Removing Lhs of wire \BRIGHTNESS_RAMP:cydff_1\\D\[683] = zero[2]
Removing Lhs of wire \TRIANGLE_SEL:cydff_1\\D\[684] = zero[2]
Removing Lhs of wire \TRIANGLE_OUT:cydff_1\\D\[696] = zero[2]

------------------------------------------------------
Aliased 0 equations, 149 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW2_net_0' (cost = 0):
tmpOE__SW2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1996' (cost = 7):
Net_1996 <= ((Net_2703 and Net_2234));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((Net_2965_8 and \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_8\' (cost = 2):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_8\ <= ((not \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_8)
	OR (not Net_2965_8 and \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_2965_0);

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_0\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_0\ <= (not Net_2965_0);

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_9\' (cost = 3):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_9\ <= ((not Net_2965_8 and Net_2965_9)
	OR (not \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_9)
	OR (not Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_1\' (cost = 2):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_1\ <= ((not Net_2965_0 and Net_2965_1)
	OR (not Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((Net_2965_10 and Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_10\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_10\ <= ((not Net_2965_9 and Net_2965_10)
	OR (not Net_2965_8 and Net_2965_10)
	OR (not \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and Net_2965_10)
	OR (not Net_2965_10 and Net_2965_9 and Net_2965_8 and \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_2\' (cost = 3):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_2\ <= ((not Net_2965_1 and Net_2965_2)
	OR (not Net_2965_0 and Net_2965_2)
	OR (not Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_3\' (cost = 4):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_3\ <= ((not Net_2965_2 and Net_2965_3)
	OR (not Net_2965_1 and Net_2965_3)
	OR (not Net_2965_0 and Net_2965_3)
	OR (not Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_4\' (cost = 5):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_4\ <= ((not Net_2965_3 and Net_2965_4)
	OR (not Net_2965_2 and Net_2965_4)
	OR (not Net_2965_1 and Net_2965_4)
	OR (not Net_2965_0 and Net_2965_4)
	OR (not Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_5\' (cost = 6):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_5\ <= ((not Net_2965_4 and Net_2965_5)
	OR (not Net_2965_3 and Net_2965_5)
	OR (not Net_2965_2 and Net_2965_5)
	OR (not Net_2965_1 and Net_2965_5)
	OR (not Net_2965_0 and Net_2965_5)
	OR (not Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_6\' (cost = 7):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_6\ <= ((not Net_2965_5 and Net_2965_6)
	OR (not Net_2965_4 and Net_2965_6)
	OR (not Net_2965_3 and Net_2965_6)
	OR (not Net_2965_2 and Net_2965_6)
	OR (not Net_2965_1 and Net_2965_6)
	OR (not Net_2965_0 and Net_2965_6)
	OR (not Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_7\' (cost = 8):
\WAVETABLE_COUNTER:MODULE_1:g2:a0:s_7\ <= ((not Net_2965_6 and Net_2965_7)
	OR (not Net_2965_5 and Net_2965_7)
	OR (not Net_2965_4 and Net_2965_7)
	OR (not Net_2965_3 and Net_2965_7)
	OR (not Net_2965_2 and Net_2965_7)
	OR (not Net_2965_1 and Net_2965_7)
	OR (not Net_2965_0 and Net_2965_7)
	OR (not Net_2965_7 and Net_2965_6 and Net_2965_5 and Net_2965_4 and Net_2965_3 and Net_2965_2 and Net_2965_1 and Net_2965_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[493] = zero[2]
Removing Lhs of wire \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[503] = zero[2]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj" -dcpsoc3 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.937ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Wednesday, 18 November 2020 22:39:41
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\MIDI_EXAMPLE.cyprj -d CY8C5888LTI-LP097 MIDI_EXAMPLE.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Converted constant MacroCell: \BRIGHTNESS_RAMP:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \TRIANGLE_SEL:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \TRIANGLE_OUT:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=4, Signal=Net_2524
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1945
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=14, Signal=Net_3013
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\MIDI_NOTES_REG:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USB:Dm(0)\, \USB:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            annotation => Net_364 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            annotation => Net_365 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            input => Net_2001 ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_5(0)__PA ,
            input => Net_2951 ,
            pad => LED_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_6(0)__PA ,
            input => Net_2950 ,
            pad => LED_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );

    Pin : Name = LED_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_7(0)__PA ,
            input => Net_2004 ,
            pad => LED_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_4(0)__PA ,
            input => Net_1478 ,
            pad => LED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            input => Net_1999 ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            input => Net_2851 ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_8(0)__PA ,
            input => Net_2948 ,
            pad => LED_8(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1999, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * !Net_2706_2 * !Net_2706_1 * Net_2706_0 * Net_2234
        );
        Output = Net_1999 (fanout=1)

    MacroCell: Name=Net_2001, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * !Net_2706_2 * Net_2706_1 * !Net_2706_0 * Net_2234
        );
        Output = Net_2001 (fanout=1)

    MacroCell: Name=Net_1478, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * !Net_2706_2 * Net_2706_1 * Net_2706_0 * Net_2234
        );
        Output = Net_1478 (fanout=1)

    MacroCell: Name=Net_2951, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * Net_2706_2 * !Net_2706_1 * !Net_2706_0 * Net_2234
        );
        Output = Net_2951 (fanout=1)

    MacroCell: Name=Net_2950, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * Net_2706_2 * !Net_2706_1 * Net_2706_0 * Net_2234
        );
        Output = Net_2950 (fanout=1)

    MacroCell: Name=Net_2004, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * Net_2706_2 * Net_2706_1 * !Net_2706_0 * Net_2234
        );
        Output = Net_2004 (fanout=1)

    MacroCell: Name=Net_2948, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * Net_2706_2 * Net_2706_1 * Net_2706_0 * Net_2234
        );
        Output = Net_2948 (fanout=1)

    MacroCell: Name=\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2965_7 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
        );
        Output = \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=Net_2965_10, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_9 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3043 * Net_2965_10
        );
        Output = Net_2965_10 (fanout=2)

    MacroCell: Name=Net_2965_9, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3043 * Net_2965_9
        );
        Output = Net_2965_9 (fanout=3)

    MacroCell: Name=Net_2965_8, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * !Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_3043 * Net_2965_8 * 
              !\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_2965_8 (fanout=4)

    MacroCell: Name=Net_2965_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_7
        );
        Output = Net_2965_7 (fanout=3)

    MacroCell: Name=Net_2965_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_5 * Net_2965_4 * Net_2965_3 * Net_2965_2 * 
              Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_6
        );
        Output = Net_2965_6 (fanout=4)

    MacroCell: Name=Net_2965_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_4 * Net_2965_3 * Net_2965_2 * Net_2965_1 * 
              Net_2965_0
            + Net_3043 * Net_2965_5
        );
        Output = Net_2965_5 (fanout=5)

    MacroCell: Name=Net_2965_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_3 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_4
        );
        Output = Net_2965_4 (fanout=6)

    MacroCell: Name=Net_2965_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_3
        );
        Output = Net_2965_3 (fanout=7)

    MacroCell: Name=Net_2965_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_2
        );
        Output = Net_2965_2 (fanout=8)

    MacroCell: Name=Net_2965_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * !Net_2965_1 * Net_2965_0
            + !Net_3043 * Net_2965_1 * !Net_2965_0
        );
        Output = Net_2965_1 (fanout=9)

    MacroCell: Name=Net_2965_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3043 * !Net_2965_0
        );
        Output = Net_2965_0 (fanout=10)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\WAVE_STATUS_LOW:sts:sts_reg\
        PORT MAP (
            status_7 => Net_2965_7 ,
            status_6 => Net_2965_6 ,
            status_5 => Net_2965_5 ,
            status_4 => Net_2965_4 ,
            status_3 => Net_2965_3 ,
            status_2 => Net_2965_2 ,
            status_1 => Net_2965_1 ,
            status_0 => Net_2965_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\WAVE_STATUS_HIGH:sts:sts_reg\
        PORT MAP (
            status_2 => Net_2965_10 ,
            status_1 => Net_2965_9 ,
            status_0 => Net_2965_8 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\NOTE_ON_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \NOTE_ON_REG:control_7\ ,
            control_6 => \NOTE_ON_REG:control_6\ ,
            control_5 => \NOTE_ON_REG:control_5\ ,
            control_4 => \NOTE_ON_REG:control_4\ ,
            control_3 => \NOTE_ON_REG:control_3\ ,
            control_2 => \NOTE_ON_REG:control_2\ ,
            control_1 => \NOTE_ON_REG:control_1\ ,
            control_0 => Net_2703 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MIDI_BIN_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MIDI_BIN_REG:control_7\ ,
            control_6 => \MIDI_BIN_REG:control_6\ ,
            control_5 => \MIDI_BIN_REG:control_5\ ,
            control_4 => \MIDI_BIN_REG:control_4\ ,
            control_3 => \MIDI_BIN_REG:control_3\ ,
            control_2 => Net_2706_2 ,
            control_1 => Net_2706_1 ,
            control_0 => Net_2706_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STORED_BRIGHTNESS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_2887_7 ,
            control_6 => Net_2887_6 ,
            control_5 => Net_2887_5 ,
            control_4 => Net_2887_4 ,
            control_3 => Net_2887_3 ,
            control_2 => Net_2887_2 ,
            control_1 => Net_2887_1 ,
            control_0 => Net_2887_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3043 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_2956 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2957 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_OUT:Wave1_DMA\
        PORT MAP (
            dmareq => Net_2524_local ,
            termin => zero ,
            termout => Net_2954 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\TRIANGLE_OUT:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2955 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    6 :   18 :   24 : 25.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   19 :  173 :  192 :  9.90 %
  Unique P-terms              :   29 :  355 :  384 :  7.55 %
  Total P-terms               :   29 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.047ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * \\Mac\Home\Documents\PSoC Creator\Workspace02\MIDI_EXAMPLE.cydsn\codegentemp\MIDI_EXAMPLE.rpt (Tech mapping)

Tech mapping phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : LED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : LED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \BRIGHTNESS_DAC:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
Comparator[3]@[FFB(Comparator,3)] : \OUT_COMP:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \RAMP_COMP:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \TRIANGLE_OUT:VDAC8:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\
Log: apr.M0058: The analog placement iterative improvement is 40% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 70% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : LED_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : LED_2(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : LED_3(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED_4(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED_5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_8(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
VIDAC[0]@[FFB(VIDAC,0)] : \BRIGHTNESS_DAC:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \BRIGHTNESS_RAMP:VDAC8:viDAC8\
Comparator[0]@[FFB(Comparator,0)] : \OUT_COMP:ctComp\
Comparator[1]@[FFB(Comparator,1)] : \RAMP_COMP:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \TRIANGLE_OUT:VDAC8:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \TRIANGLE_SEL:VDAC8:viDAC8\
USB[0]@[FFB(USB,0)] : \USB:USB\

Analog Placement phase: Elapsed time ==> 0s.859ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2508 {
    comp_0_vplus
    agl0_x_comp_0_vplus
    agl0
    agl0_x_vidac_0_vout
    vidac_0_vout
  }
  Net: \BRIGHTNESS_DAC:Net_77\ {
  }
  Net: Net_1976 {
    comp_1_vplus
    agr0_x_comp_1_vplus
    agr0
    agr0_x_vidac_1_vout
    vidac_1_vout
  }
  Net: \BRIGHTNESS_RAMP:VDAC8:Net_77\ {
  }
  Net: Net_2523 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_comp_0_vminus
    comp_0_vminus
  }
  Net: Net_1978 {
    vidac_3_vout
    agr4_x_vidac_3_vout
    agr4
    agr4_x_comp_1_vminus
    comp_1_vminus
  }
  Net: \TRIANGLE_OUT:VDAC8:Net_77\ {
  }
  Net: \TRIANGLE_SEL:VDAC8:Net_77\ {
  }
}
Map of item to net {
  comp_0_vplus                                     -> Net_2508
  agl0_x_comp_0_vplus                              -> Net_2508
  agl0                                             -> Net_2508
  agl0_x_vidac_0_vout                              -> Net_2508
  vidac_0_vout                                     -> Net_2508
  comp_1_vplus                                     -> Net_1976
  agr0_x_comp_1_vplus                              -> Net_1976
  agr0                                             -> Net_1976
  agr0_x_vidac_1_vout                              -> Net_1976
  vidac_1_vout                                     -> Net_1976
  vidac_2_vout                                     -> Net_2523
  agl4_x_vidac_2_vout                              -> Net_2523
  agl4                                             -> Net_2523
  agl4_x_comp_0_vminus                             -> Net_2523
  comp_0_vminus                                    -> Net_2523
  vidac_3_vout                                     -> Net_1978
  agr4_x_vidac_3_vout                              -> Net_1978
  agr4                                             -> Net_1978
  agr4_x_comp_1_vminus                             -> Net_1978
  comp_1_vminus                                    -> Net_1978
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :   43 :   48 :  10.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.20
                   Pterms :            5.80
               Macrocells :            3.80
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 273, final cost is 273 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       6.67 :       6.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2965_7, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_7
        );
        Output = Net_2965_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2965_7 * Net_2965_6 * Net_2965_5 * Net_2965_4 * Net_2965_3 * 
              Net_2965_2 * Net_2965_1 * Net_2965_0
        );
        Output = \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2965_6, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_5 * Net_2965_4 * Net_2965_3 * Net_2965_2 * 
              Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_6
        );
        Output = Net_2965_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2965_5, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_4 * Net_2965_3 * Net_2965_2 * Net_2965_1 * 
              Net_2965_0
            + Net_3043 * Net_2965_5
        );
        Output = Net_2965_5 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_2965_4, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_3 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_4
        );
        Output = Net_2965_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2965_3, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_2 * Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_3
        );
        Output = Net_2965_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2965_2, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_1 * Net_2965_0
            + Net_3043 * Net_2965_2
        );
        Output = Net_2965_2 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2965_1, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * !Net_2965_1 * Net_2965_0
            + !Net_3043 * Net_2965_1 * !Net_2965_0
        );
        Output = Net_2965_1 (fanout=9)
        Properties               : 
        {
        }
}

statuscell: Name =\WAVE_STATUS_LOW:sts:sts_reg\
    PORT MAP (
        status_7 => Net_2965_7 ,
        status_6 => Net_2965_6 ,
        status_5 => Net_2965_5 ,
        status_4 => Net_2965_4 ,
        status_3 => Net_2965_3 ,
        status_2 => Net_2965_2 ,
        status_1 => Net_2965_1 ,
        status_0 => Net_2965_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\STORED_BRIGHTNESS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_2887_7 ,
        control_6 => Net_2887_6 ,
        control_5 => Net_2887_5 ,
        control_4 => Net_2887_4 ,
        control_3 => Net_2887_3 ,
        control_2 => Net_2887_2 ,
        control_1 => Net_2887_1 ,
        control_0 => Net_2887_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_2965_10, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_9 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3043 * Net_2965_10
        );
        Output = Net_2965_10 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2965_9, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + Net_3043 * Net_2965_9
        );
        Output = Net_2965_9 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2965_8, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3043 * !Net_2965_8 * 
              \WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + !Net_3043 * Net_2965_8 * 
              !\WAVETABLE_COUNTER:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = Net_2965_8 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2965_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3013) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3043 * !Net_2965_0
        );
        Output = Net_2965_0 (fanout=10)
        Properties               : 
        {
        }
}

statuscell: Name =\WAVE_STATUS_HIGH:sts:sts_reg\
    PORT MAP (
        status_2 => Net_2965_10 ,
        status_1 => Net_2965_9 ,
        status_0 => Net_2965_8 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\NOTE_ON_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \NOTE_ON_REG:control_7\ ,
        control_6 => \NOTE_ON_REG:control_6\ ,
        control_5 => \NOTE_ON_REG:control_5\ ,
        control_4 => \NOTE_ON_REG:control_4\ ,
        control_3 => \NOTE_ON_REG:control_3\ ,
        control_2 => \NOTE_ON_REG:control_2\ ,
        control_1 => \NOTE_ON_REG:control_1\ ,
        control_0 => Net_2703 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2951, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * Net_2706_2 * !Net_2706_1 * !Net_2706_0 * Net_2234
        );
        Output = Net_2951 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1478, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * !Net_2706_2 * Net_2706_1 * Net_2706_0 * Net_2234
        );
        Output = Net_1478 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1999, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * !Net_2706_2 * !Net_2706_1 * Net_2706_0 * Net_2234
        );
        Output = Net_1999 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2001, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * !Net_2706_2 * Net_2706_1 * !Net_2706_0 * Net_2234
        );
        Output = Net_2001 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2004, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * Net_2706_2 * Net_2706_1 * !Net_2706_0 * Net_2234
        );
        Output = Net_2004 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2948, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * Net_2706_2 * Net_2706_1 * Net_2706_0 * Net_2234
        );
        Output = Net_2948 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2950, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2703 * Net_2706_2 * !Net_2706_1 * Net_2706_0 * Net_2234
        );
        Output = Net_2950 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\MIDI_BIN_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MIDI_BIN_REG:control_7\ ,
        control_6 => \MIDI_BIN_REG:control_6\ ,
        control_5 => \MIDI_BIN_REG:control_5\ ,
        control_4 => \MIDI_BIN_REG:control_4\ ,
        control_3 => \MIDI_BIN_REG:control_3\ ,
        control_2 => Net_2706_2 ,
        control_1 => Net_2706_1 ,
        control_0 => Net_2706_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\BRIGHTNESS_RAMP:Wave1_DMA\
        PORT MAP (
            dmareq => Net_3013_local ,
            termin => zero ,
            termout => Net_3043 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\BRIGHTNESS_RAMP:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2063 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\TRIANGLE_OUT:Wave1_DMA\
        PORT MAP (
            dmareq => Net_2524_local ,
            termin => zero ,
            termout => Net_2954 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\TRIANGLE_OUT:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2955 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =\TRIANGLE_SEL:Wave1_DMA\
        PORT MAP (
            dmareq => Net_1945_local ,
            termin => zero ,
            termout => Net_2956 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =\TRIANGLE_SEL:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_2957 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_4(0)__PA ,
        input => Net_1478 ,
        pad => LED_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_5(0)__PA ,
        input => Net_2951 ,
        pad => LED_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_6(0)__PA ,
        input => Net_2950 ,
        pad => LED_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_7(0)__PA ,
        input => Net_2004 ,
        pad => LED_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_8(0)__PA ,
        input => Net_2948 ,
        pad => LED_8(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        annotation => Net_365 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        annotation => Net_364 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "207de35d-96fa-4d9c-93e8-b56a5d18b7b9/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        input => Net_2851 ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        input => Net_1999 ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        input => Net_2001 ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_2524 ,
            dclk_0 => Net_2524_local ,
            dclk_glb_1 => Net_1945 ,
            dclk_1 => Net_1945_local ,
            dclk_glb_2 => Net_3013 ,
            dclk_2 => Net_3013_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\OUT_COMP:ctComp\
        PORT MAP (
            vplus => Net_2508 ,
            vminus => Net_2523 ,
            out => Net_2851 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\RAMP_COMP:ctComp\
        PORT MAP (
            vplus => Net_1976 ,
            vminus => Net_1978 ,
            out => Net_2234 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_698 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\BRIGHTNESS_DAC:viDAC8\
        PORT MAP (
            data_7 => Net_2887_7 ,
            data_6 => Net_2887_6 ,
            data_5 => Net_2887_5 ,
            data_4 => Net_2887_4 ,
            data_3 => Net_2887_3 ,
            data_2 => Net_2887_2 ,
            data_1 => Net_2887_1 ,
            data_0 => Net_2887_0 ,
            strobe_udb => Net_2524_local ,
            vout => Net_2508 ,
            iout => \BRIGHTNESS_DAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 1
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\BRIGHTNESS_RAMP:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_3013_local ,
            vout => Net_1976 ,
            iout => \BRIGHTNESS_RAMP:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\TRIANGLE_OUT:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_2524_local ,
            vout => Net_2523 ,
            iout => \TRIANGLE_OUT:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\TRIANGLE_SEL:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_1945_local ,
            vout => Net_1978 ,
            iout => \TRIANGLE_SEL:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |    LED_4(0) | In(Net_1478)
     |   1 |     * |      NONE |         CMOS_OUT |    LED_5(0) | In(Net_2951)
     |   5 |     * |      NONE |         CMOS_OUT |    LED_6(0) | In(Net_2950)
     |   6 |     * |      NONE |         CMOS_OUT |    LED_7(0) | In(Net_2004)
     |   7 |     * |      NONE |         CMOS_OUT |    LED_8(0) | In(Net_2948)
-----+-----+-------+-----------+------------------+-------------+-----------------------
   2 |   3 |     * |      NONE |    RES_PULL_DOWN |      SW1(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |      SW2(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |    LED_1(0) | In(Net_2851)
     |   1 |     * |      NONE |         CMOS_OUT |    LED_2(0) | In(Net_1999)
     |   5 |     * |      NONE |         CMOS_OUT |    LED_3(0) | In(Net_2001)
     |   6 |       |   FALLING |      HI_Z_ANALOG | \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USB:Dm(0)\ | Analog(\USB:Net_597\)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.812ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in MIDI_EXAMPLE_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.218ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.250ms
API generation phase: Elapsed time ==> 2s.812ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
