<dec f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h' l='58' type='unsigned int llvm::X86_MC::getDwarfRegFlavour(const llvm::Triple &amp; TT, bool isEH)'/>
<def f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='59' ll='69' type='unsigned int llvm::X86_MC::getDwarfRegFlavour(const llvm::Triple &amp; TT, bool isEH)'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='313' u='c' c='_ZL23createX86MCRegisterInfoRKN4llvm6TripleE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='314' u='c' c='_ZL23createX86MCRegisterInfoRKN4llvm6TripleE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='48' u='c' c='_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='49' u='c' c='_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE'/>
