# rv32i
## 1. Project: RISC-V RV32I
This project is to undertand few instructions in single cycle using RISC-V ISA. Here we use 32-bit RISC-V processor with 32-bit General Purpose Registers (GPR's) so all the instructions are 32-bit wide. Instructions we use here are classified in 4 sections.
1. <slt>Arithmetic type</slt>  
    - 1) ADD-addition, 2) SUB-subtraction, 3) AND-logical and, 4) OR -logical or, 5) XOR - logical xor, 6) SLT - set less than
2. <slt>Memory type</slt>  
    -> 
3. <slt>Branch Type</slt>  
4. <slt>Shift type</slt>  


## 2. BLOCK DIAGRAM OF RISC-V RV32I


