$date
	Thu Dec 16 21:13:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_alif1 $end
$scope module U0 $end
$var wire 1 ! a $end
$upscope $end
$upscope $end
$scope module tb_alif1 $end
$scope module U0 $end
$var wire 1 " b $end
$upscope $end
$upscope $end
$scope module tb_alif1 $end
$scope module U0 $end
$var wire 1 # sel_b1 $end
$upscope $end
$upscope $end
$scope module tb_alif1 $end
$scope module U0 $end
$var wire 1 $ sel_b2 $end
$upscope $end
$upscope $end
$scope module tb_alif1 $end
$scope module U0 $end
$var wire 1 % out_assign $end
$upscope $end
$upscope $end
$scope module tb_alif1 $end
$scope module U0 $end
$var reg 1 & out_alwaysblock $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
1"
0!
$end
#5
1#
#10
1$
0#
#15
1&
1%
1#
#20
0$
0#
0"
1!
#25
1#
#30
1$
0#
#35
0&
0%
1#
#40
