Info Session started: Sat Nov 11 20:07:21 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW8_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW8_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW8_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW8_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:21 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW8_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000e74 0x00000e74 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW8_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 1 0x14
Info (ICV_FN) Finishing coverage at 0x80000e40
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW8_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 98/2910 :   3.37%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
c32bcf14
21cfef51
91a8d529
bd8f6c65
df66360f
e31ffa08
c710ad32
e54c8c1d
c9d4ebff
dfc83633
02331308
f210fd32
e41cd71d
7c26c60f
0692dadf
2c63c847
c70fad3a
e31b8c1d
f226c60f
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
3fd431ee
04caeef0
fbbae524
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
19f7570e
2700a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
1adc08ea
342630fa
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
1add10c6
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
824df9e3
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
e51e1f19
e9df3fed
d535d540
32fce637
2e0534c4
1d3bfdd3
313be1d2
cb10c411
5b086726
1df423a5
0c2aecc2
202a86c1
baf0b378
9be87ba8
b32a4c52
03d5081b
303be1d1
cb0fc311
28f8ca3c
ce193ed4
03d5081b
17a2fb1a
0b56ed8c
484605f6
b32a3e52
dad5261b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0cd2fe0e
062cf7c7
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
db9df88f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
cd0dc021
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
f6323d16
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
c9d8d63c
069bebe4
169d1ee8
0525de32
02121219
9f0b3d29
cf2f674b
f4056525
0ccfdff5
0313131a
d20c3e2a
d0e6f340
f5183426
8b0333ca
4e1181e9
445da8cc
e92f675a
0f054e40
e61dad15
e01881e9
445da8cc
ea35fe19
527e81e3
79e910dd
c6fed70b
2709c1f5
ea35d4e6
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
db01e5e3
0fe9a7dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
06f4cada
24e02f39
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3e32eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
4daad10f
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
350b01c9
f9deec27
3a26cc2f
1b1a04fe
26230906
fff112ec
eef72fca
cc16e21b
1b4504fe
fd2323d8
fff15eec
98f72fca
65e3c71b
b64b7106
86604880
700a8d4e
eef830cb
cd16e21c
33f2e407
dc2639fc
700a8d4e
63b91dcd
04b11e73
355e64a2
dc2639fc
c4318d4e
63b9c7cd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
32dd0fe7
02d90f3a
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 902
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.03 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.05 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:21 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:21 2023

