	component NiosSoc is
		port (
			reset_reset_n     : in    std_logic                     := 'X';             -- reset_n
			clk_50m_clk       : in    std_logic                     := 'X';             -- clk
			sdram_wires_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wires_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wires_cas_n : out   std_logic;                                        -- cas_n
			sdram_wires_cke   : out   std_logic;                                        -- cke
			sdram_wires_cs_n  : out   std_logic;                                        -- cs_n
			sdram_wires_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wires_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wires_ras_n : out   std_logic;                                        -- ras_n
			sdram_wires_we_n  : out   std_logic;                                        -- we_n
			uart0_rxd         : in    std_logic                     := 'X';             -- rxd
			uart0_txd         : out   std_logic;                                        -- txd
			led_export        : out   std_logic_vector(26 downto 0);                    -- export
			dram_clk_clk      : out   std_logic;                                        -- clk
			locked_export     : out   std_logic;                                        -- export
			areset_export     : in    std_logic                     := 'X';             -- export
			phasedone_export  : out   std_logic;                                        -- export
			buttom_export     : in    std_logic_vector(3 downto 0)  := (others => 'X')  -- export
		);
	end component NiosSoc;

