
sdram_interfacin_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089d0  080002b0  080002b0  000012b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08008c80  08008c80  00009c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ccc  08008ccc  0000a010  2**0
                  CONTENTS
  4 .ARM          00000000  08008ccc  08008ccc  0000a010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008ccc  08008ccc  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ccc  08008ccc  00009ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008cd0  08008cd0  00009cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08008cd4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  24000010  08008ce4  0000a010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000000  20000000  0000b000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017563  00000000  00000000  0000a03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e6d  00000000  00000000  000215a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f40  00000000  00000000  00024410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b79  00000000  00000000  00025350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031a0c  00000000  00000000  00025ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014aa3  00000000  00000000  000578d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001388d7  00000000  00000000  0006c378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a4c4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e50  00000000  00000000  001a4c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  001a8ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000010 	.word	0x24000010
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08008c68 	.word	0x08008c68

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000014 	.word	0x24000014
 80002ec:	08008c68 	.word	0x08008c68

080002f0 <MX_EXTMEM_MANAGER_Init>:
/**
  * Init External memory manager
  * @retval None
  */
void MX_EXTMEM_MANAGER_Init(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MX_EXTMEM_Init_PreTreatment */

  /* USER CODE END MX_EXTMEM_Init_PreTreatment */
  HAL_RCCEx_EnableClockProtection(RCC_CLOCKPROTECT_XSPI);
 80002f4:	2001      	movs	r0, #1
 80002f6:	f004 fead 	bl	8005054 <HAL_RCCEx_EnableClockProtection>

  /* Initialization of the memory parameters */
  memset(extmem_list_config, 0x0, sizeof(extmem_list_config));
 80002fa:	22ac      	movs	r2, #172	@ 0xac
 80002fc:	2100      	movs	r1, #0
 80002fe:	480b      	ldr	r0, [pc, #44]	@ (800032c <MX_EXTMEM_MANAGER_Init+0x3c>)
 8000300:	f008 fc78 	bl	8008bf4 <memset>

  /* EXTMEMORY_1 */
  extmem_list_config[0].MemType = EXTMEM_NOR_SFDP;
 8000304:	4b09      	ldr	r3, [pc, #36]	@ (800032c <MX_EXTMEM_MANAGER_Init+0x3c>)
 8000306:	2200      	movs	r2, #0
 8000308:	701a      	strb	r2, [r3, #0]
  extmem_list_config[0].Handle = (void*)&hxspi2;
 800030a:	4b08      	ldr	r3, [pc, #32]	@ (800032c <MX_EXTMEM_MANAGER_Init+0x3c>)
 800030c:	4a08      	ldr	r2, [pc, #32]	@ (8000330 <MX_EXTMEM_MANAGER_Init+0x40>)
 800030e:	605a      	str	r2, [r3, #4]
  extmem_list_config[0].ConfigType = EXTMEM_LINK_CONFIG_8LINES;
 8000310:	4b06      	ldr	r3, [pc, #24]	@ (800032c <MX_EXTMEM_MANAGER_Init+0x3c>)
 8000312:	2203      	movs	r2, #3
 8000314:	721a      	strb	r2, [r3, #8]

  EXTMEM_Init(EXTMEMORY_1, HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_XSPI2));
 8000316:	2004      	movs	r0, #4
 8000318:	f003 fb5c 	bl	80039d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800031c:	4603      	mov	r3, r0
 800031e:	4619      	mov	r1, r3
 8000320:	2000      	movs	r0, #0
 8000322:	f006 f87b 	bl	800641c <EXTMEM_Init>

  /* USER CODE BEGIN MX_EXTMEM_Init_PostTreatment */

  /* USER CODE END MX_EXTMEM_Init_PostTreatment */
}
 8000326:	bf00      	nop
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	240000c8 	.word	0x240000c8
 8000330:	2400002c 	.word	0x2400002c

08000334 <FMC_WRITE>:
/* USER CODE BEGIN 0 */
uint32_t *externalRAM = SDRAM_ADDRESS_START;
uint8_t sdramStatus;


void FMC_WRITE(){
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0

	const uint32_t size = 1000;
 800033a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800033e:	603b      	str	r3, [r7, #0]

	//write external RAM
	for(int i = 0; i < size; i++)
 8000340:	2300      	movs	r3, #0
 8000342:	607b      	str	r3, [r7, #4]
 8000344:	e009      	b.n	800035a <FMC_WRITE+0x26>
	{
	    externalRAM[i] = i;
 8000346:	4b0a      	ldr	r3, [pc, #40]	@ (8000370 <FMC_WRITE+0x3c>)
 8000348:	681a      	ldr	r2, [r3, #0]
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	009b      	lsls	r3, r3, #2
 800034e:	4413      	add	r3, r2
 8000350:	687a      	ldr	r2, [r7, #4]
 8000352:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < size; i++)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	3301      	adds	r3, #1
 8000358:	607b      	str	r3, [r7, #4]
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	683a      	ldr	r2, [r7, #0]
 800035e:	429a      	cmp	r2, r3
 8000360:	d8f1      	bhi.n	8000346 <FMC_WRITE+0x12>
	}
}
 8000362:	bf00      	nop
 8000364:	bf00      	nop
 8000366:	370c      	adds	r7, #12
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	24000000 	.word	0x24000000

08000374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b084      	sub	sp, #16
 8000378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800037a:	f000 fa4f 	bl	800081c <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800037e:	4b40      	ldr	r3, [pc, #256]	@ (8000480 <main+0x10c>)
 8000380:	695b      	ldr	r3, [r3, #20]
 8000382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000386:	2b00      	cmp	r3, #0
 8000388:	d11b      	bne.n	80003c2 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800038a:	f3bf 8f4f 	dsb	sy
}
 800038e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000390:	f3bf 8f6f 	isb	sy
}
 8000394:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000396:	4b3a      	ldr	r3, [pc, #232]	@ (8000480 <main+0x10c>)
 8000398:	2200      	movs	r2, #0
 800039a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800039e:	f3bf 8f4f 	dsb	sy
}
 80003a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003a4:	f3bf 8f6f 	isb	sy
}
 80003a8:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003aa:	4b35      	ldr	r3, [pc, #212]	@ (8000480 <main+0x10c>)
 80003ac:	695b      	ldr	r3, [r3, #20]
 80003ae:	4a34      	ldr	r2, [pc, #208]	@ (8000480 <main+0x10c>)
 80003b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003b4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80003b6:	f3bf 8f4f 	dsb	sy
}
 80003ba:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003bc:	f3bf 8f6f 	isb	sy
}
 80003c0:	e000      	b.n	80003c4 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003c2:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80003c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000480 <main+0x10c>)
 80003c6:	695b      	ldr	r3, [r3, #20]
 80003c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d138      	bne.n	8000442 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80003d0:	4b2b      	ldr	r3, [pc, #172]	@ (8000480 <main+0x10c>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80003d8:	f3bf 8f4f 	dsb	sy
}
 80003dc:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80003de:	4b28      	ldr	r3, [pc, #160]	@ (8000480 <main+0x10c>)
 80003e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80003e4:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80003e6:	68fb      	ldr	r3, [r7, #12]
 80003e8:	0b5b      	lsrs	r3, r3, #13
 80003ea:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80003ee:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	08db      	lsrs	r3, r3, #3
 80003f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80003f8:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	015a      	lsls	r2, r3, #5
 80003fe:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000402:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000404:	687a      	ldr	r2, [r7, #4]
 8000406:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000408:	491d      	ldr	r1, [pc, #116]	@ (8000480 <main+0x10c>)
 800040a:	4313      	orrs	r3, r2
 800040c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	1e5a      	subs	r2, r3, #1
 8000414:	607a      	str	r2, [r7, #4]
 8000416:	2b00      	cmp	r3, #0
 8000418:	d1ef      	bne.n	80003fa <main+0x86>
    } while(sets-- != 0U);
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	1e5a      	subs	r2, r3, #1
 800041e:	60ba      	str	r2, [r7, #8]
 8000420:	2b00      	cmp	r3, #0
 8000422:	d1e5      	bne.n	80003f0 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000424:	f3bf 8f4f 	dsb	sy
}
 8000428:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800042a:	4b15      	ldr	r3, [pc, #84]	@ (8000480 <main+0x10c>)
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	4a14      	ldr	r2, [pc, #80]	@ (8000480 <main+0x10c>)
 8000430:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000434:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000436:	f3bf 8f4f 	dsb	sy
}
 800043a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800043c:	f3bf 8f6f 	isb	sy
}
 8000440:	e000      	b.n	8000444 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000442:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000444:	f000 fc47 	bl	8000cd6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000448:	f000 f81c 	bl	8000484 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800044c:	f000 f980 	bl	8000750 <MX_GPIO_Init>
  MX_SBS_Init();
 8000450:	f000 f893 	bl	800057a <MX_SBS_Init>
  MX_XSPI2_Init();
 8000454:	f000 f898 	bl	8000588 <MX_XSPI2_Init>
  MX_FMC_Init();
 8000458:	f000 f8f0 	bl	800063c <MX_FMC_Init>
  MX_EXTMEM_MANAGER_Init();
 800045c:	f7ff ff48 	bl	80002f0 <MX_EXTMEM_MANAGER_Init>
  /* USER CODE BEGIN 2 */

  FMC_WRITE();
 8000460:	f7ff ff68 	bl	8000334 <FMC_WRITE>
  HAL_Delay(100);
 8000464:	2064      	movs	r0, #100	@ 0x64
 8000466:	f000 fcab 	bl	8000dc0 <HAL_Delay>


  /* USER CODE END 2 */

  /* Launch the application */
  if (BOOT_OK != BOOT_Application())
 800046a:	f005 ff0f 	bl	800628c <BOOT_Application>
 800046e:	4603      	mov	r3, r0
 8000470:	2b00      	cmp	r3, #0
 8000472:	d002      	beq.n	800047a <main+0x106>
  {
    Error_Handler();
 8000474:	f000 fa17 	bl	80008a6 <Error_Handler>
  }
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000478:	bf00      	nop
 800047a:	bf00      	nop
 800047c:	e7fd      	b.n	800047a <main+0x106>
 800047e:	bf00      	nop
 8000480:	e000ed00 	.word	0xe000ed00

08000484 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b0b0      	sub	sp, #192	@ 0xc0
 8000488:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800048a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800048e:	229c      	movs	r2, #156	@ 0x9c
 8000490:	2100      	movs	r1, #0
 8000492:	4618      	mov	r0, r3
 8000494:	f008 fbae 	bl	8008bf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000498:	1d3b      	adds	r3, r7, #4
 800049a:	2220      	movs	r2, #32
 800049c:	2100      	movs	r1, #0
 800049e:	4618      	mov	r0, r3
 80004a0:	f008 fba8 	bl	8008bf4 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80004a4:	2000      	movs	r0, #0
 80004a6:	f001 f8df 	bl	8001668 <HAL_PWREx_ControlVoltageScaling>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <SystemClock_Config+0x30>
  {
    Error_Handler();
 80004b0:	f000 f9f9 	bl	80008a6 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004b4:	2302      	movs	r3, #2
 80004b6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b8:	2301      	movs	r3, #1
 80004ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004bc:	2300      	movs	r3, #0
 80004be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004c0:	2340      	movs	r3, #64	@ 0x40
 80004c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
 80004c4:	2302      	movs	r3, #2
 80004c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
 80004c8:	2300      	movs	r3, #0
 80004ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL1.PLLM = 4;
 80004cc:	2304      	movs	r3, #4
 80004ce:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL1.PLLN = 25;
 80004d0:	2319      	movs	r3, #25
 80004d2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLP = 1;
 80004d4:	2301      	movs	r3, #1
 80004d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL1.PLLQ = 2;
 80004d8:	2302      	movs	r3, #2
 80004da:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL1.PLLR = 2;
 80004dc:	2302      	movs	r3, #2
 80004de:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL1.PLLS = 2;
 80004e0:	2302      	movs	r3, #2
 80004e2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL1.PLLT = 2;
 80004e4:	2302      	movs	r3, #2
 80004e6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
 80004e8:	2300      	movs	r3, #0
 80004ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
 80004ec:	2302      	movs	r3, #2
 80004ee:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
 80004f0:	2300      	movs	r3, #0
 80004f2:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL2.PLLM = 4;
 80004f4:	2304      	movs	r3, #4
 80004f6:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL2.PLLN = 25;
 80004f8:	2319      	movs	r3, #25
 80004fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL2.PLLP = 2;
 80004fc:	2302      	movs	r3, #2
 80004fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLQ = 2;
 8000502:	2302      	movs	r3, #2
 8000504:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLR = 2;
 8000508:	2302      	movs	r3, #2
 800050a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL2.PLLS = 2;
 800050e:	2302      	movs	r3, #2
 8000510:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL2.PLLT = 2;
 8000514:	2302      	movs	r3, #2
 8000516:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
 800051a:	2300      	movs	r3, #0
 800051c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
 8000520:	2300      	movs	r3, #0
 8000522:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000526:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800052a:	4618      	mov	r0, r3
 800052c:	f001 f8d4 	bl	80016d8 <HAL_RCC_OscConfig>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000536:	f000 f9b6 	bl	80008a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800053a:	233f      	movs	r3, #63	@ 0x3f
 800053c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK4|RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800053e:	2303      	movs	r3, #3
 8000540:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000542:	2300      	movs	r3, #0
 8000544:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000546:	2308      	movs	r3, #8
 8000548:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800054a:	2304      	movs	r3, #4
 800054c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800054e:	2340      	movs	r3, #64	@ 0x40
 8000550:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000552:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000556:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV2;
 8000558:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800055c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800055e:	1d3b      	adds	r3, r7, #4
 8000560:	2125      	movs	r1, #37	@ 0x25
 8000562:	4618      	mov	r0, r3
 8000564:	f001 fbf2 	bl	8001d4c <HAL_RCC_ClockConfig>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <SystemClock_Config+0xee>
  {
    Error_Handler();
 800056e:	f000 f99a 	bl	80008a6 <Error_Handler>
  }
}
 8000572:	bf00      	nop
 8000574:	37c0      	adds	r7, #192	@ 0xc0
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}

0800057a <MX_SBS_Init>:
  * @brief SBS Initialization Function
  * @param None
  * @retval None
  */
static void MX_SBS_Init(void)
{
 800057a:	b480      	push	{r7}
 800057c:	af00      	add	r7, sp, #0
  /* USER CODE END SBS_Init 1 */
  /* USER CODE BEGIN SBS_Init 2 */

  /* USER CODE END SBS_Init 2 */

}
 800057e:	bf00      	nop
 8000580:	46bd      	mov	sp, r7
 8000582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000586:	4770      	bx	lr

08000588 <MX_XSPI2_Init>:
  * @brief XSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_XSPI2_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI2_Init 0 */

  /* USER CODE END XSPI2_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI2_Init 1 */

  /* USER CODE END XSPI2_Init 1 */
  /* XSPI2 parameter configuration*/
  hxspi2.Instance = XSPI2;
 8000598:	4b26      	ldr	r3, [pc, #152]	@ (8000634 <MX_XSPI2_Init+0xac>)
 800059a:	4a27      	ldr	r2, [pc, #156]	@ (8000638 <MX_XSPI2_Init+0xb0>)
 800059c:	601a      	str	r2, [r3, #0]
  hxspi2.Init.FifoThresholdByte = 4;
 800059e:	4b25      	ldr	r3, [pc, #148]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005a0:	2204      	movs	r2, #4
 80005a2:	605a      	str	r2, [r3, #4]
  hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 80005a4:	4b23      	ldr	r3, [pc, #140]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
  hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
 80005aa:	4b22      	ldr	r3, [pc, #136]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80005b0:	60da      	str	r2, [r3, #12]
  hxspi2.Init.MemorySize = HAL_XSPI_SIZE_32GB;
 80005b2:	4b20      	ldr	r3, [pc, #128]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005b4:	221f      	movs	r2, #31
 80005b6:	611a      	str	r2, [r3, #16]
  hxspi2.Init.ChipSelectHighTimeCycle = 2;
 80005b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005ba:	2202      	movs	r2, #2
 80005bc:	615a      	str	r2, [r3, #20]
  hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 80005be:	4b1d      	ldr	r3, [pc, #116]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	619a      	str	r2, [r3, #24]
  hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 80005c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	61da      	str	r2, [r3, #28]
  hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 80005ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	621a      	str	r2, [r3, #32]
  hxspi2.Init.ClockPrescaler = 3;
 80005d0:	4b18      	ldr	r3, [pc, #96]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005d2:	2203      	movs	r2, #3
 80005d4:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 80005d6:	4b17      	ldr	r3, [pc, #92]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005d8:	2200      	movs	r2, #0
 80005da:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 80005dc:	4b15      	ldr	r3, [pc, #84]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80005e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 80005e4:	4b13      	ldr	r3, [pc, #76]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi2.Init.MaxTran = 0;
 80005ea:	4b12      	ldr	r3, [pc, #72]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi2.Init.Refresh = 0;
 80005f0:	4b10      	ldr	r3, [pc, #64]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 80005f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi2) != HAL_OK)
 80005fc:	480d      	ldr	r0, [pc, #52]	@ (8000634 <MX_XSPI2_Init+0xac>)
 80005fe:	f004 fe23 	bl	8005248 <HAL_XSPI_Init>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_XSPI2_Init+0x84>
  {
    Error_Handler();
 8000608:	f000 f94d 	bl	80008a6 <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 800060c:	2310      	movs	r3, #16
 800060e:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
 8000610:	2301      	movs	r3, #1
 8000612:	60bb      	str	r3, [r7, #8]
  if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800061a:	4619      	mov	r1, r3
 800061c:	4805      	ldr	r0, [pc, #20]	@ (8000634 <MX_XSPI2_Init+0xac>)
 800061e:	f005 fa0f 	bl	8005a40 <HAL_XSPIM_Config>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_XSPI2_Init+0xa4>
  {
    Error_Handler();
 8000628:	f000 f93d 	bl	80008a6 <Error_Handler>
  }
  /* USER CODE BEGIN XSPI2_Init 2 */

  /* USER CODE END XSPI2_Init 2 */

}
 800062c:	bf00      	nop
 800062e:	3710      	adds	r7, #16
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	2400002c 	.word	0x2400002c
 8000638:	5200a000 	.word	0x5200a000

0800063c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08c      	sub	sp, #48	@ 0x30
 8000640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000642:	f107 0314 	add.w	r3, r7, #20
 8000646:	2200      	movs	r2, #0
 8000648:	601a      	str	r2, [r3, #0]
 800064a:	605a      	str	r2, [r3, #4]
 800064c:	609a      	str	r2, [r3, #8]
 800064e:	60da      	str	r2, [r3, #12]
 8000650:	611a      	str	r2, [r3, #16]
 8000652:	615a      	str	r2, [r3, #20]
 8000654:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM2 memory initialization sequence
  */
  hsdram2.Instance = FMC_SDRAM_DEVICE;
 8000656:	4b3c      	ldr	r3, [pc, #240]	@ (8000748 <MX_FMC_Init+0x10c>)
 8000658:	4a3c      	ldr	r2, [pc, #240]	@ (800074c <MX_FMC_Init+0x110>)
 800065a:	601a      	str	r2, [r3, #0]
  /* hsdram2.Init */
  hsdram2.Init.SDBank = FMC_SDRAM_BANK2;
 800065c:	4b3a      	ldr	r3, [pc, #232]	@ (8000748 <MX_FMC_Init+0x10c>)
 800065e:	2201      	movs	r2, #1
 8000660:	605a      	str	r2, [r3, #4]
  hsdram2.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000662:	4b39      	ldr	r3, [pc, #228]	@ (8000748 <MX_FMC_Init+0x10c>)
 8000664:	2200      	movs	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
  hsdram2.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000668:	4b37      	ldr	r3, [pc, #220]	@ (8000748 <MX_FMC_Init+0x10c>)
 800066a:	2204      	movs	r2, #4
 800066c:	60da      	str	r2, [r3, #12]
  hsdram2.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800066e:	4b36      	ldr	r3, [pc, #216]	@ (8000748 <MX_FMC_Init+0x10c>)
 8000670:	2210      	movs	r2, #16
 8000672:	611a      	str	r2, [r3, #16]
  hsdram2.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000674:	4b34      	ldr	r3, [pc, #208]	@ (8000748 <MX_FMC_Init+0x10c>)
 8000676:	2240      	movs	r2, #64	@ 0x40
 8000678:	615a      	str	r2, [r3, #20]
  hsdram2.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 800067a:	4b33      	ldr	r3, [pc, #204]	@ (8000748 <MX_FMC_Init+0x10c>)
 800067c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000680:	619a      	str	r2, [r3, #24]
  hsdram2.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000682:	4b31      	ldr	r3, [pc, #196]	@ (8000748 <MX_FMC_Init+0x10c>)
 8000684:	2200      	movs	r2, #0
 8000686:	61da      	str	r2, [r3, #28]
  hsdram2.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000688:	4b2f      	ldr	r3, [pc, #188]	@ (8000748 <MX_FMC_Init+0x10c>)
 800068a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800068e:	621a      	str	r2, [r3, #32]
  hsdram2.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000690:	4b2d      	ldr	r3, [pc, #180]	@ (8000748 <MX_FMC_Init+0x10c>)
 8000692:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000696:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram2.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_2;
 8000698:	4b2b      	ldr	r3, [pc, #172]	@ (8000748 <MX_FMC_Init+0x10c>)
 800069a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800069e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80006a0:	2302      	movs	r3, #2
 80006a2:	617b      	str	r3, [r7, #20]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80006a4:	2307      	movs	r3, #7
 80006a6:	61bb      	str	r3, [r7, #24]
  SdramTiming.SelfRefreshTime = 4;
 80006a8:	2304      	movs	r3, #4
 80006aa:	61fb      	str	r3, [r7, #28]
  SdramTiming.RowCycleDelay = 7;
 80006ac:	2307      	movs	r3, #7
 80006ae:	623b      	str	r3, [r7, #32]
  SdramTiming.WriteRecoveryTime = 3;
 80006b0:	2303      	movs	r3, #3
 80006b2:	627b      	str	r3, [r7, #36]	@ 0x24
  SdramTiming.RPDelay = 2;
 80006b4:	2302      	movs	r3, #2
 80006b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  SdramTiming.RCDDelay = 2;
 80006b8:	2302      	movs	r3, #2
 80006ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_SDRAM_Init(&hsdram2, &SdramTiming) != HAL_OK)
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	4821      	ldr	r0, [pc, #132]	@ (8000748 <MX_FMC_Init+0x10c>)
 80006c4:	f004 fd26 	bl	8005114 <HAL_SDRAM_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_FMC_Init+0x96>
  {
    Error_Handler( );
 80006ce:	f000 f8ea 	bl	80008a6 <Error_Handler>
    FMC_SDRAM_CommandTypeDef Command;
    /* Step 1 and Step 2 already done in HAL_SDRAM_Init() */
    /* Step 3: Configure a clock configuration enable command */

    //Initializes the SDRAM clock to ensure proper synchronization
     Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE; /* Set MODE bits to "001" */
 80006d2:	2301      	movs	r3, #1
 80006d4:	607b      	str	r3, [r7, #4]
     Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK2; /* configure the Target Bank bits */
 80006d6:	2308      	movs	r3, #8
 80006d8:	60bb      	str	r3, [r7, #8]
     Command.AutoRefreshNumber      = 1;
 80006da:	2301      	movs	r3, #1
 80006dc:	60fb      	str	r3, [r7, #12]
     Command.ModeRegisterDefinition = 0;
 80006de:	2300      	movs	r3, #0
 80006e0:	613b      	str	r3, [r7, #16]
     HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80006e8:	4619      	mov	r1, r3
 80006ea:	4817      	ldr	r0, [pc, #92]	@ (8000748 <MX_FMC_Init+0x10c>)
 80006ec:	f004 fd4e 	bl	800518c <HAL_SDRAM_SendCommand>
     HAL_Delay(1); /* Step 4: Insert 100 us minimum delay - Min HAL Delay is 1ms */
 80006f0:	2001      	movs	r0, #1
 80006f2:	f000 fb65 	bl	8000dc0 <HAL_Delay>


     /* Step 5: Configure a PALL (precharge all) command */
     //Precharges all rows in the SDRAM
     Command.CommandMode            = FMC_SDRAM_CMD_PALL; /* Set MODE bits to "010" */
 80006f6:	2302      	movs	r3, #2
 80006f8:	607b      	str	r3, [r7, #4]
     HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000700:	4619      	mov	r1, r3
 8000702:	4811      	ldr	r0, [pc, #68]	@ (8000748 <MX_FMC_Init+0x10c>)
 8000704:	f004 fd42 	bl	800518c <HAL_SDRAM_SendCommand>


     /* Step 6: Configure an Auto Refresh command */
     //Initializes the auto-refresh feature of SDRAM.
     Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE; /* Set MODE bits to "011" */
 8000708:	2303      	movs	r3, #3
 800070a:	607b      	str	r3, [r7, #4]
     Command.AutoRefreshNumber      = 2;
 800070c:	2302      	movs	r3, #2
 800070e:	60fb      	str	r3, [r7, #12]
     HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000716:	4619      	mov	r1, r3
 8000718:	480b      	ldr	r0, [pc, #44]	@ (8000748 <MX_FMC_Init+0x10c>)
 800071a:	f004 fd37 	bl	800518c <HAL_SDRAM_SendCommand>
     Burst Type (BT): 0 (sequential).
     CAS Latency (CL): 2 (CAS latency = 2 cycles).
     Operating Mode: 0 (Standard operation).
     Write Burst Mode: 1 (Single location).
     */
     Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;/*set the MODE bits to "100" */
 800071e:	2304      	movs	r3, #4
 8000720:	607b      	str	r3, [r7, #4]
     Command.ModeRegisterDefinition =  (uint32_t)0 | 0<<3 | 2<<4 | 0<<7 | 1<<9;
 8000722:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8000726:	613b      	str	r3, [r7, #16]
     HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800072e:	4619      	mov	r1, r3
 8000730:	4805      	ldr	r0, [pc, #20]	@ (8000748 <MX_FMC_Init+0x10c>)
 8000732:	f004 fd2b 	bl	800518c <HAL_SDRAM_SendCommand>
     /* Step 8: Set the refresh rate counter - refer to section SDRAM refresh timer register in RM0455 */
     /*Configures the SDRAM refresh rate to avoid data loss due to charge leakage.
     /* Set the device refresh rate
      * COUNT = [(SDRAM self refresh time / number of row) x  SDRAM CLK] â€“ 20
              = [(64ms/4096) * 100MHz] - 20 = 1562.5 - 20 ~ 1542 */
     HAL_SDRAM_ProgramRefreshRate(&hsdram2, 1542);
 8000736:	f240 6106 	movw	r1, #1542	@ 0x606
 800073a:	4803      	ldr	r0, [pc, #12]	@ (8000748 <MX_FMC_Init+0x10c>)
 800073c:	f004 fd5b 	bl	80051f6 <HAL_SDRAM_ProgramRefreshRate>
  /* USER CODE END FMC_Init 2 */
}
 8000740:	bf00      	nop
 8000742:	3730      	adds	r7, #48	@ 0x30
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	2400008c 	.word	0x2400008c
 800074c:	52004140 	.word	0x52004140

08000750 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000750:	b480      	push	{r7}
 8000752:	b089      	sub	sp, #36	@ 0x24
 8000754:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000756:	4b30      	ldr	r3, [pc, #192]	@ (8000818 <MX_GPIO_Init+0xc8>)
 8000758:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800075c:	4a2e      	ldr	r2, [pc, #184]	@ (8000818 <MX_GPIO_Init+0xc8>)
 800075e:	f043 0310 	orr.w	r3, r3, #16
 8000762:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000766:	4b2c      	ldr	r3, [pc, #176]	@ (8000818 <MX_GPIO_Init+0xc8>)
 8000768:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800076c:	61fb      	str	r3, [r7, #28]
 800076e:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000770:	4b29      	ldr	r3, [pc, #164]	@ (8000818 <MX_GPIO_Init+0xc8>)
 8000772:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000776:	4a28      	ldr	r2, [pc, #160]	@ (8000818 <MX_GPIO_Init+0xc8>)
 8000778:	f043 0320 	orr.w	r3, r3, #32
 800077c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000780:	4b25      	ldr	r3, [pc, #148]	@ (8000818 <MX_GPIO_Init+0xc8>)
 8000782:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000786:	61bb      	str	r3, [r7, #24]
 8000788:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	4b23      	ldr	r3, [pc, #140]	@ (8000818 <MX_GPIO_Init+0xc8>)
 800078c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000790:	4a21      	ldr	r2, [pc, #132]	@ (8000818 <MX_GPIO_Init+0xc8>)
 8000792:	f043 0302 	orr.w	r3, r3, #2
 8000796:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800079a:	4b1f      	ldr	r3, [pc, #124]	@ (8000818 <MX_GPIO_Init+0xc8>)
 800079c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007a0:	617b      	str	r3, [r7, #20]
 80007a2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007a4:	4b1c      	ldr	r3, [pc, #112]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007aa:	4a1b      	ldr	r2, [pc, #108]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007ac:	f043 0308 	orr.w	r3, r3, #8
 80007b0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80007b4:	4b18      	ldr	r3, [pc, #96]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007ba:	613b      	str	r3, [r7, #16]
 80007bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007be:	4b16      	ldr	r3, [pc, #88]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007c0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007c4:	4a14      	ldr	r2, [pc, #80]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007c6:	f043 0301 	orr.w	r3, r3, #1
 80007ca:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80007ce:	4b12      	ldr	r3, [pc, #72]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007d0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPION_CLK_ENABLE();
 80007d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007da:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007de:	4a0e      	ldr	r2, [pc, #56]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80007e4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80007e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007ea:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f2:	4b09      	ldr	r3, [pc, #36]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007f8:	4a07      	ldr	r2, [pc, #28]	@ (8000818 <MX_GPIO_Init+0xc8>)
 80007fa:	f043 0304 	orr.w	r3, r3, #4
 80007fe:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000802:	4b05      	ldr	r3, [pc, #20]	@ (8000818 <MX_GPIO_Init+0xc8>)
 8000804:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800080c:	bf00      	nop
 800080e:	3724      	adds	r7, #36	@ 0x24
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr
 8000818:	58024400 	.word	0x58024400

0800081c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

static void MPU_Config(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000822:	463b      	mov	r3, r7
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800082e:	f000 fc93 	bl	8001158 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000832:	2301      	movs	r3, #1
 8000834:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000836:	2300      	movs	r3, #0
 8000838:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800083a:	2300      	movs	r3, #0
 800083c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800083e:	231f      	movs	r3, #31
 8000840:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000842:	2387      	movs	r3, #135	@ 0x87
 8000844:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000846:	2300      	movs	r3, #0
 8000848:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800084a:	2300      	movs	r3, #0
 800084c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800084e:	2301      	movs	r3, #1
 8000850:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000852:	2300      	movs	r3, #0
 8000854:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000856:	2300      	movs	r3, #0
 8000858:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800085a:	2300      	movs	r3, #0
 800085c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800085e:	463b      	mov	r3, r7
 8000860:	4618      	mov	r0, r3
 8000862:	f000 fc97 	bl	8001194 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000866:	2301      	movs	r3, #1
 8000868:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x70000000;
 800086a:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800086e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128MB;
 8000870:	231a      	movs	r3, #26
 8000872:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000874:	2300      	movs	r3, #0
 8000876:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000878:	2301      	movs	r3, #1
 800087a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800087c:	2303      	movs	r3, #3
 800087e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000880:	2300      	movs	r3, #0
 8000882:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000884:	2301      	movs	r3, #1
 8000886:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000888:	2301      	movs	r3, #1
 800088a:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800088c:	2301      	movs	r3, #1
 800088e:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000890:	463b      	mov	r3, r7
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fc7e 	bl	8001194 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000898:	2004      	movs	r0, #4
 800089a:	f000 fc3b 	bl	8001114 <HAL_MPU_Enable>

}
 800089e:	bf00      	nop
 80008a0:	3710      	adds	r7, #16
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a6:	b480      	push	{r7}
 80008a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008aa:	b672      	cpsid	i
}
 80008ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ae:	bf00      	nop
 80008b0:	e7fd      	b.n	80008ae <Error_Handler+0x8>
	...

080008b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b0a8      	sub	sp, #160	@ 0xa0
 80008b8:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	229c      	movs	r2, #156	@ 0x9c
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f008 f997 	bl	8008bf4 <memset>

  /* Configure the system Power Supply */

  if (HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY) != HAL_OK)
 80008c6:	2002      	movs	r0, #2
 80008c8:	f000 fe7c 	bl	80015c4 <HAL_PWREx_ConfigSupply>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <HAL_MspInit+0x22>
  {
    /* Initialization error */
    Error_Handler();
 80008d2:	f7ff ffe8 	bl	80008a6 <Error_Handler>

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SBS_CLK_ENABLE();
 80008d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000940 <HAL_MspInit+0x8c>)
 80008d8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80008dc:	4a18      	ldr	r2, [pc, #96]	@ (8000940 <HAL_MspInit+0x8c>)
 80008de:	f043 0302 	orr.w	r3, r3, #2
 80008e2:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 80008e6:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <HAL_MspInit+0x8c>)
 80008e8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80008ec:	603b      	str	r3, [r7, #0]
 80008ee:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Enable the XSPIM_P2 interface */
  HAL_PWREx_EnableXSPIM2();
 80008f0:	f000 fee2 	bl	80016b8 <HAL_PWREx_EnableXSPIM2>

  /* The CSI is used by the compensation cells and must be enabled before enabling the
     compensation cells.
     For more details refer to RM0477 [SBS I/O compensation cell management] chapter.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 80008f4:	2310      	movs	r3, #16
 80008f6:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80008f8:	2380      	movs	r3, #128	@ 0x80
 80008fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fc:	1d3b      	adds	r3, r7, #4
 80008fe:	4618      	mov	r0, r3
 8000900:	f000 feea 	bl	80016d8 <HAL_RCC_OscConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <HAL_MspInit+0x5a>
  {
    Error_Handler();
 800090a:	f7ff ffcc 	bl	80008a6 <Error_Handler>
  }

  /* Configure the compensation cell */
  HAL_SBS_ConfigCompensationCell(SBS_IO_XSPI2_CELL, SBS_IO_CELL_CODE, 0U, 0U);
 800090e:	2300      	movs	r3, #0
 8000910:	2200      	movs	r2, #0
 8000912:	2100      	movs	r1, #0
 8000914:	2010      	movs	r0, #16
 8000916:	f000 fab1 	bl	8000e7c <HAL_SBS_ConfigCompensationCell>

  /* Enable compensation cell */
  HAL_SBS_EnableCompensationCell(SBS_IO_XSPI2_CELL);
 800091a:	2010      	movs	r0, #16
 800091c:	f000 fa84 	bl	8000e28 <HAL_SBS_EnableCompensationCell>

  /* wait ready before enabled IO */
  while(HAL_SBS_GetCompensationCellReadyStatus(SBS_IO_XSPI2_CELL_READY) != 1U);
 8000920:	bf00      	nop
 8000922:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000926:	f000 fa93 	bl	8000e50 <HAL_SBS_GetCompensationCellReadyStatus>
 800092a:	4603      	mov	r3, r0
 800092c:	2b01      	cmp	r3, #1
 800092e:	d1f8      	bne.n	8000922 <HAL_MspInit+0x6e>

  /* high speed low voltage config */
  HAL_SBS_EnableIOSpeedOptimize(SBS_IO_XSPI2_HSLV);
 8000930:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000934:	f000 faf6 	bl	8000f24 <HAL_SBS_EnableIOSpeedOptimize>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000938:	bf00      	nop
 800093a:	37a0      	adds	r7, #160	@ 0xa0
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	58024400 	.word	0x58024400

08000944 <HAL_XSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hxspi: XSPI handle pointer
* @retval None
*/
void HAL_XSPI_MspInit(XSPI_HandleTypeDef* hxspi)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b0ac      	sub	sp, #176	@ 0xb0
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
 8000954:	605a      	str	r2, [r3, #4]
 8000956:	609a      	str	r2, [r3, #8]
 8000958:	60da      	str	r2, [r3, #12]
 800095a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800095c:	f107 0318 	add.w	r3, r7, #24
 8000960:	2284      	movs	r2, #132	@ 0x84
 8000962:	2100      	movs	r1, #0
 8000964:	4618      	mov	r0, r3
 8000966:	f008 f945 	bl	8008bf4 <memset>
  if(hxspi->Instance==XSPI2)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4a29      	ldr	r2, [pc, #164]	@ (8000a14 <HAL_XSPI_MspInit+0xd0>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d14a      	bne.n	8000a0a <HAL_XSPI_MspInit+0xc6>

  /* USER CODE END XSPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI2;
 8000974:	2304      	movs	r3, #4
 8000976:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_PLL2S;
 8000978:	2340      	movs	r3, #64	@ 0x40
 800097a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800097c:	f107 0318 	add.w	r3, r7, #24
 8000980:	4618      	mov	r0, r3
 8000982:	f002 f923 	bl	8002bcc <HAL_RCCEx_PeriphCLKConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <HAL_XSPI_MspInit+0x4c>
    {
      Error_Handler();
 800098c:	f7ff ff8b 	bl	80008a6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_XSPIM_CLK_ENABLE();
 8000990:	4b21      	ldr	r3, [pc, #132]	@ (8000a18 <HAL_XSPI_MspInit+0xd4>)
 8000992:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000996:	4a20      	ldr	r2, [pc, #128]	@ (8000a18 <HAL_XSPI_MspInit+0xd4>)
 8000998:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800099c:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 80009a0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a18 <HAL_XSPI_MspInit+0xd4>)
 80009a2:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80009a6:	617b      	str	r3, [r7, #20]
 80009a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_XSPI2_CLK_ENABLE();
 80009aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000a18 <HAL_XSPI_MspInit+0xd4>)
 80009ac:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80009b0:	4a19      	ldr	r2, [pc, #100]	@ (8000a18 <HAL_XSPI_MspInit+0xd4>)
 80009b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009b6:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 80009ba:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <HAL_XSPI_MspInit+0xd4>)
 80009bc:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80009c0:	613b      	str	r3, [r7, #16]
 80009c2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPION_CLK_ENABLE();
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <HAL_XSPI_MspInit+0xd4>)
 80009c6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80009ca:	4a13      	ldr	r2, [pc, #76]	@ (8000a18 <HAL_XSPI_MspInit+0xd4>)
 80009cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009d0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80009d4:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <HAL_XSPI_MspInit+0xd4>)
 80009d6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
    PN6     ------> XSPIM_P2_CLK
    PN8     ------> XSPIM_P2_IO4
    PN4     ------> XSPIM_P2_IO2
    PN5     ------> XSPIM_P2_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_11
 80009de:	f640 737f 	movw	r3, #3967	@ 0xf7f
 80009e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_2|GPIO_PIN_6
                          |GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e6:	2302      	movs	r3, #2
 80009e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f2:	2303      	movs	r3, #3
 80009f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P2;
 80009f8:	2309      	movs	r3, #9
 80009fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPION, &GPIO_InitStruct);
 80009fe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a02:	4619      	mov	r1, r3
 8000a04:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <HAL_XSPI_MspInit+0xd8>)
 8000a06:	f000 fc87 	bl	8001318 <HAL_GPIO_Init>

  /* USER CODE END XSPI2_MspInit 1 */

  }

}
 8000a0a:	bf00      	nop
 8000a0c:	37b0      	adds	r7, #176	@ 0xb0
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	5200a000 	.word	0x5200a000
 8000a18:	58024400 	.word	0x58024400
 8000a1c:	58023400 	.word	0x58023400

08000a20 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b0a8      	sub	sp, #160	@ 0xa0
 8000a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000a26:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
 8000a34:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000a36:	4b63      	ldr	r3, [pc, #396]	@ (8000bc4 <HAL_FMC_MspInit+0x1a4>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	f040 80bd 	bne.w	8000bba <HAL_FMC_MspInit+0x19a>
    return;
  }
  FMC_Initialized = 1;
 8000a40:	4b60      	ldr	r3, [pc, #384]	@ (8000bc4 <HAL_FMC_MspInit+0x1a4>)
 8000a42:	2201      	movs	r2, #1
 8000a44:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a46:	f107 0308 	add.w	r3, r7, #8
 8000a4a:	2284      	movs	r2, #132	@ 0x84
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f008 f8d0 	bl	8008bf4 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8000a54:	2301      	movs	r3, #1
 8000a56:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2R;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a5c:	f107 0308 	add.w	r3, r7, #8
 8000a60:	4618      	mov	r0, r3
 8000a62:	f002 f8b3 	bl	8002bcc <HAL_RCCEx_PeriphCLKConfig>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <HAL_FMC_MspInit+0x50>
    {
      Error_Handler();
 8000a6c:	f7ff ff1b 	bl	80008a6 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000a70:	4b55      	ldr	r3, [pc, #340]	@ (8000bc8 <HAL_FMC_MspInit+0x1a8>)
 8000a72:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000a76:	4a54      	ldr	r2, [pc, #336]	@ (8000bc8 <HAL_FMC_MspInit+0x1a8>)
 8000a78:	f043 0310 	orr.w	r3, r3, #16
 8000a7c:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 8000a80:	4b51      	ldr	r3, [pc, #324]	@ (8000bc8 <HAL_FMC_MspInit+0x1a8>)
 8000a82:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]
  PC5   ------> FMC_A5
  PE9   ------> FMC_BA0
  PD9   ------> FMC_SDCLK
  PE10   ------> FMC_BA1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_1
 8000a8a:	f643 03c7 	movw	r3, #14535	@ 0x38c7
 8000a8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_11|GPIO_PIN_6|GPIO_PIN_12|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a92:	2302      	movs	r3, #2
 8000a94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a9e:	2303      	movs	r3, #3
 8000aa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000aa4:	230c      	movs	r3, #12
 8000aa6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000aaa:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4846      	ldr	r0, [pc, #280]	@ (8000bcc <HAL_FMC_MspInit+0x1ac>)
 8000ab2:	f000 fc31 	bl	8001318 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
 8000ab6:	230f      	movs	r3, #15
 8000ab8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000abc:	2302      	movs	r3, #2
 8000abe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ace:	230c      	movs	r3, #12
 8000ad0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ad4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000ad8:	4619      	mov	r1, r3
 8000ada:	483d      	ldr	r0, [pc, #244]	@ (8000bd0 <HAL_FMC_MspInit+0x1b0>)
 8000adc:	f000 fc1c 	bl	8001318 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_4
 8000ae0:	23f8      	movs	r3, #248	@ 0xf8
 8000ae2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af2:	2303      	movs	r3, #3
 8000af4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000af8:	230c      	movs	r3, #12
 8000afa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000afe:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000b02:	4619      	mov	r1, r3
 8000b04:	4833      	ldr	r0, [pc, #204]	@ (8000bd4 <HAL_FMC_MspInit+0x1b4>)
 8000b06:	f000 fc07 	bl	8001318 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8
 8000b0a:	f240 3383 	movw	r3, #899	@ 0x383
 8000b0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b12:	2302      	movs	r3, #2
 8000b14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b24:	230c      	movs	r3, #12
 8000b26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b2a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4829      	ldr	r0, [pc, #164]	@ (8000bd8 <HAL_FMC_MspInit+0x1b8>)
 8000b32:	f000 fbf1 	bl	8001318 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_10
 8000b36:	f641 7307 	movw	r3, #7943	@ 0x1f07
 8000b3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_8|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4a:	2303      	movs	r3, #3
 8000b4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b50:	230c      	movs	r3, #12
 8000b52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b56:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	481f      	ldr	r0, [pc, #124]	@ (8000bdc <HAL_FMC_MspInit+0x1bc>)
 8000b5e:	f000 fbdb 	bl	8001318 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000b62:	233f      	movs	r3, #63	@ 0x3f
 8000b64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b74:	2303      	movs	r3, #3
 8000b76:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b7a:	230c      	movs	r3, #12
 8000b7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b80:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000b84:	4619      	mov	r1, r3
 8000b86:	4816      	ldr	r0, [pc, #88]	@ (8000be0 <HAL_FMC_MspInit+0x1c0>)
 8000b88:	f000 fbc6 	bl	8001318 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b8c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF14_FMC;
 8000ba6:	230e      	movs	r3, #14
 8000ba8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bac:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4806      	ldr	r0, [pc, #24]	@ (8000bcc <HAL_FMC_MspInit+0x1ac>)
 8000bb4:	f000 fbb0 	bl	8001318 <HAL_GPIO_Init>
 8000bb8:	e000      	b.n	8000bbc <HAL_FMC_MspInit+0x19c>
    return;
 8000bba:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000bbc:	37a0      	adds	r7, #160	@ 0xa0
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	240000c0 	.word	0x240000c0
 8000bc8:	58024400 	.word	0x58024400
 8000bcc:	58021000 	.word	0x58021000
 8000bd0:	58021400 	.word	0x58021400
 8000bd4:	58020400 	.word	0x58020400
 8000bd8:	58020c00 	.word	0x58020c00
 8000bdc:	58020000 	.word	0x58020000
 8000be0:	58020800 	.word	0x58020800

08000be4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000bec:	f7ff ff18 	bl	8000a20 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8000bf0:	bf00      	nop
 8000bf2:	3708      	adds	r7, #8
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <NMI_Handler+0x4>

08000c00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <HardFault_Handler+0x4>

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <MemManage_Handler+0x4>

08000c10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <BusFault_Handler+0x4>

08000c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <UsageFault_Handler+0x4>

08000c20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr

08000c3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr

08000c4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c4e:	f000 f897 	bl	8000d80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
 8000c5c:	4b07      	ldr	r3, [pc, #28]	@ (8000c7c <SystemInit+0x24>)
 8000c5e:	4a08      	ldr	r2, [pc, #32]	@ (8000c80 <SystemInit+0x28>)
 8000c60:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c62:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <SystemInit+0x24>)
 8000c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c68:	4a04      	ldr	r2, [pc, #16]	@ (8000c7c <SystemInit+0x24>)
 8000c6a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c6e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c72:	bf00      	nop
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr
 8000c7c:	e000ed00 	.word	0xe000ed00
 8000c80:	08000000 	.word	0x08000000

08000c84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c84:	480d      	ldr	r0, [pc, #52]	@ (8000cbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c86:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c88:	f7ff ffe6 	bl	8000c58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c8c:	480c      	ldr	r0, [pc, #48]	@ (8000cc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c8e:	490d      	ldr	r1, [pc, #52]	@ (8000cc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c90:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc8 <LoopForever+0xe>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ca4:	4c0a      	ldr	r4, [pc, #40]	@ (8000cd0 <LoopForever+0x16>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f007 ffa7 	bl	8008c04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cb6:	f7ff fb5d 	bl	8000374 <main>

08000cba <LoopForever>:

LoopForever:
  b LoopForever
 8000cba:	e7fe      	b.n	8000cba <LoopForever>
  ldr   r0, =_estack
 8000cbc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000cc0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000cc4:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000cc8:	08008cd4 	.word	0x08008cd4
  ldr r2, =_sbss
 8000ccc:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000cd0:	240002fc 	.word	0x240002fc

08000cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cd4:	e7fe      	b.n	8000cd4 <ADC1_2_IRQHandler>

08000cd6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b082      	sub	sp, #8
 8000cda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce0:	2003      	movs	r0, #3
 8000ce2:	f000 f9e5 	bl	80010b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ce6:	200f      	movs	r0, #15
 8000ce8:	f000 f80e 	bl	8000d08 <HAL_InitTick>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d002      	beq.n	8000cf8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	71fb      	strb	r3, [r7, #7]
 8000cf6:	e001      	b.n	8000cfc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cf8:	f7ff fddc 	bl	80008b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d10:	2300      	movs	r3, #0
 8000d12:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d14:	4b17      	ldr	r3, [pc, #92]	@ (8000d74 <HAL_InitTick+0x6c>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d023      	beq.n	8000d64 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d1c:	4b16      	ldr	r3, [pc, #88]	@ (8000d78 <HAL_InitTick+0x70>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <HAL_InitTick+0x6c>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	4619      	mov	r1, r3
 8000d26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d32:	4618      	mov	r0, r3
 8000d34:	f000 f9e1 	bl	80010fa <HAL_SYSTICK_Config>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d10f      	bne.n	8000d5e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	2b0f      	cmp	r3, #15
 8000d42:	d809      	bhi.n	8000d58 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d44:	2200      	movs	r2, #0
 8000d46:	6879      	ldr	r1, [r7, #4]
 8000d48:	f04f 30ff 	mov.w	r0, #4294967295
 8000d4c:	f000 f9bb 	bl	80010c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d50:	4a0a      	ldr	r2, [pc, #40]	@ (8000d7c <HAL_InitTick+0x74>)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	6013      	str	r3, [r2, #0]
 8000d56:	e007      	b.n	8000d68 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	73fb      	strb	r3, [r7, #15]
 8000d5c:	e004      	b.n	8000d68 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	73fb      	strb	r3, [r7, #15]
 8000d62:	e001      	b.n	8000d68 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d64:	2301      	movs	r3, #1
 8000d66:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3710      	adds	r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	2400000c 	.word	0x2400000c
 8000d78:	24000004 	.word	0x24000004
 8000d7c:	24000008 	.word	0x24000008

08000d80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d84:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <HAL_IncTick+0x20>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	461a      	mov	r2, r3
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <HAL_IncTick+0x24>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4413      	add	r3, r2
 8000d90:	4a04      	ldr	r2, [pc, #16]	@ (8000da4 <HAL_IncTick+0x24>)
 8000d92:	6013      	str	r3, [r2, #0]
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	2400000c 	.word	0x2400000c
 8000da4:	240000c4 	.word	0x240000c4

08000da8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  return uwTick;
 8000dac:	4b03      	ldr	r3, [pc, #12]	@ (8000dbc <HAL_GetTick+0x14>)
 8000dae:	681b      	ldr	r3, [r3, #0]
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	240000c4 	.word	0x240000c4

08000dc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dc8:	f7ff ffee 	bl	8000da8 <HAL_GetTick>
 8000dcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dd8:	d005      	beq.n	8000de6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000dda:	4b0a      	ldr	r3, [pc, #40]	@ (8000e04 <HAL_Delay+0x44>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	461a      	mov	r2, r3
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	4413      	add	r3, r2
 8000de4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000de6:	bf00      	nop
 8000de8:	f7ff ffde 	bl	8000da8 <HAL_GetTick>
 8000dec:	4602      	mov	r2, r0
 8000dee:	68bb      	ldr	r3, [r7, #8]
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	68fa      	ldr	r2, [r7, #12]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d8f7      	bhi.n	8000de8 <HAL_Delay+0x28>
  {
  }
}
 8000df8:	bf00      	nop
 8000dfa:	bf00      	nop
 8000dfc:	3710      	adds	r7, #16
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	2400000c 	.word	0x2400000c

08000e08 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000e0c:	4b05      	ldr	r3, [pc, #20]	@ (8000e24 <HAL_SuspendTick+0x1c>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a04      	ldr	r2, [pc, #16]	@ (8000e24 <HAL_SuspendTick+0x1c>)
 8000e12:	f023 0302 	bic.w	r3, r3, #2
 8000e16:	6013      	str	r3, [r2, #0]
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000e010 	.word	0xe000e010

08000e28 <HAL_SBS_EnableCompensationCell>:
  *            @arg SBS_IO_XSPI1_CELL Compensation cell for the I/O of the XSPI1
  *            @arg SBS_IO_XSPI2_CELL Compensation cell for the I/O of the XSPI2
  * @retval None
  */
void HAL_SBS_EnableCompensationCell(uint32_t Selection)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_COMPENSATION_CELL(Selection));

  SET_BIT(SBS->CCCSR, Selection);
 8000e30:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <HAL_SBS_EnableCompensationCell+0x24>)
 8000e32:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8000e36:	4905      	ldr	r1, [pc, #20]	@ (8000e4c <HAL_SBS_EnableCompensationCell+0x24>)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	f8c1 3110 	str.w	r3, [r1, #272]	@ 0x110
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	58000400 	.word	0x58000400

08000e50 <HAL_SBS_GetCompensationCellReadyStatus>:
  *            @arg SBS_IO_XSPI1_CELL_READY Compensation cell for the I/O of the XSPI1
  *            @arg SBS_IO_XSPI2_CELL_READY Compensation cell for the I/O of the XSPI2
  * @retval Ready status (1 or 0)
  */
uint32_t HAL_SBS_GetCompensationCellReadyStatus(uint32_t Selection)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_COMPENSATION_CELL_READY(Selection));

  return (((SBS->CCCSR & Selection) == 0U) ? 0UL : 1UL);
 8000e58:	4b07      	ldr	r3, [pc, #28]	@ (8000e78 <HAL_SBS_GetCompensationCellReadyStatus+0x28>)
 8000e5a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4013      	ands	r3, r2
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	bf14      	ite	ne
 8000e66:	2301      	movne	r3, #1
 8000e68:	2300      	moveq	r3, #0
 8000e6a:	b2db      	uxtb	r3, r3
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	58000400 	.word	0x58000400

08000e7c <HAL_SBS_ConfigCompensationCell>:
  * @param  PmosValue In case SBS_IO_REGISTER_CODE is selected, it  provides the Pmos value
  *                   to apply in range 0 to 15 else this parameter is not used
  * @retval None
  */
void HAL_SBS_ConfigCompensationCell(uint32_t Selection, uint32_t Code, uint32_t NmosValue, uint32_t PmosValue)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b089      	sub	sp, #36	@ 0x24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
 8000e88:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SBS_COMPENSATION_CELL(Selection));
  assert_param(IS_SBS_IO_COMPENSATION_CODE(Code));

  if (Code == SBS_IO_REGISTER_CODE)
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d121      	bne.n	8000ed4 <HAL_SBS_ConfigCompensationCell+0x58>
  {
    /* Check the parameters */
    assert_param(IS_SBS_IO_COMPENSATION_CELL_NMOS_VALUE(NmosValue));
    assert_param(IS_SBS_IO_COMPENSATION_CELL_PMOS_VALUE(PmosValue));

    offset = ((Selection == SBS_IO_ANALOG_CELL) ? 0U : ((Selection == SBS_IO_XSPI1_CELL) ? 8U : 16U));
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d006      	beq.n	8000ea4 <HAL_SBS_ConfigCompensationCell+0x28>
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	2b04      	cmp	r3, #4
 8000e9a:	d101      	bne.n	8000ea0 <HAL_SBS_ConfigCompensationCell+0x24>
 8000e9c:	2308      	movs	r3, #8
 8000e9e:	e002      	b.n	8000ea6 <HAL_SBS_ConfigCompensationCell+0x2a>
 8000ea0:	2310      	movs	r3, #16
 8000ea2:	e000      	b.n	8000ea6 <HAL_SBS_ConfigCompensationCell+0x2a>
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61fb      	str	r3, [r7, #28]

    MODIFY_REG(SBS->CCSWVALR, (0xFFU << offset), ((NmosValue << offset) | (PmosValue << (offset + 4U))));
 8000ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f20 <HAL_SBS_ConfigCompensationCell+0xa4>)
 8000eaa:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8000eae:	21ff      	movs	r1, #255	@ 0xff
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	401a      	ands	r2, r3
 8000eba:	6879      	ldr	r1, [r7, #4]
 8000ebc:	69fb      	ldr	r3, [r7, #28]
 8000ebe:	4099      	lsls	r1, r3
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	3304      	adds	r3, #4
 8000ec4:	6838      	ldr	r0, [r7, #0]
 8000ec6:	fa00 f303 	lsl.w	r3, r0, r3
 8000eca:	430b      	orrs	r3, r1
 8000ecc:	4914      	ldr	r1, [pc, #80]	@ (8000f20 <HAL_SBS_ConfigCompensationCell+0xa4>)
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	f8c1 3118 	str.w	r3, [r1, #280]	@ 0x118
  }

  MODIFY_REG(SBS->CCCSR, (Selection << 1U), (Code << (POSITION_VAL(Selection) + 1U)));
 8000ed4:	4b12      	ldr	r3, [pc, #72]	@ (8000f20 <HAL_SBS_ConfigCompensationCell+0xa4>)
 8000ed6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	005b      	lsls	r3, r3, #1
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	401a      	ands	r2, r3
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	fa93 f3a3 	rbit	r3, r3
 8000eec:	613b      	str	r3, [r7, #16]
  return result;
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d101      	bne.n	8000efc <HAL_SBS_ConfigCompensationCell+0x80>
    return 32U;
 8000ef8:	2320      	movs	r3, #32
 8000efa:	e003      	b.n	8000f04 <HAL_SBS_ConfigCompensationCell+0x88>
  return __builtin_clz(value);
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	fab3 f383 	clz	r3, r3
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	3301      	adds	r3, #1
 8000f06:	68b9      	ldr	r1, [r7, #8]
 8000f08:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0c:	4904      	ldr	r1, [pc, #16]	@ (8000f20 <HAL_SBS_ConfigCompensationCell+0xa4>)
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	f8c1 3110 	str.w	r3, [r1, #272]	@ 0x110
}
 8000f14:	bf00      	nop
 8000f16:	3724      	adds	r7, #36	@ 0x24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	58000400 	.word	0x58000400

08000f24 <HAL_SBS_EnableIOSpeedOptimize>:
  *            @arg SBS_IO_XSPI1_HSLV High speed at low voltage for the I/O of the XSPI1
  *            @arg SBS_IO_XSPI2_HSLV High speed at low voltage for the I/O of the XSPI2
  * @retval None
  */
void HAL_SBS_EnableIOSpeedOptimize(uint32_t Selection)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_IOHSLV(Selection));

  SET_BIT(SBS->CCCSR, Selection);
 8000f2c:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <HAL_SBS_EnableIOSpeedOptimize+0x24>)
 8000f2e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8000f32:	4905      	ldr	r1, [pc, #20]	@ (8000f48 <HAL_SBS_EnableIOSpeedOptimize+0x24>)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	f8c1 3110 	str.w	r3, [r1, #272]	@ 0x110
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	58000400 	.word	0x58000400

08000f4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f003 0307 	and.w	r3, r3, #7
 8000f5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <__NVIC_SetPriorityGrouping+0x40>)
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f62:	68ba      	ldr	r2, [r7, #8]
 8000f64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f68:	4013      	ands	r3, r2
 8000f6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f74:	4b06      	ldr	r3, [pc, #24]	@ (8000f90 <__NVIC_SetPriorityGrouping+0x44>)
 8000f76:	4313      	orrs	r3, r2
 8000f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f7a:	4a04      	ldr	r2, [pc, #16]	@ (8000f8c <__NVIC_SetPriorityGrouping+0x40>)
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	60d3      	str	r3, [r2, #12]
}
 8000f80:	bf00      	nop
 8000f82:	3714      	adds	r7, #20
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	e000ed00 	.word	0xe000ed00
 8000f90:	05fa0000 	.word	0x05fa0000

08000f94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f98:	4b04      	ldr	r3, [pc, #16]	@ (8000fac <__NVIC_GetPriorityGrouping+0x18>)
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	0a1b      	lsrs	r3, r3, #8
 8000f9e:	f003 0307 	and.w	r3, r3, #7
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000fbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	db0a      	blt.n	8000fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	490c      	ldr	r1, [pc, #48]	@ (8000ffc <__NVIC_SetPriority+0x4c>)
 8000fca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fce:	0112      	lsls	r2, r2, #4
 8000fd0:	b2d2      	uxtb	r2, r2
 8000fd2:	440b      	add	r3, r1
 8000fd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fd8:	e00a      	b.n	8000ff0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4908      	ldr	r1, [pc, #32]	@ (8001000 <__NVIC_SetPriority+0x50>)
 8000fe0:	88fb      	ldrh	r3, [r7, #6]
 8000fe2:	f003 030f 	and.w	r3, r3, #15
 8000fe6:	3b04      	subs	r3, #4
 8000fe8:	0112      	lsls	r2, r2, #4
 8000fea:	b2d2      	uxtb	r2, r2
 8000fec:	440b      	add	r3, r1
 8000fee:	761a      	strb	r2, [r3, #24]
}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000e100 	.word	0xe000e100
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001004:	b480      	push	{r7}
 8001006:	b089      	sub	sp, #36	@ 0x24
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	f1c3 0307 	rsb	r3, r3, #7
 800101e:	2b04      	cmp	r3, #4
 8001020:	bf28      	it	cs
 8001022:	2304      	movcs	r3, #4
 8001024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	3304      	adds	r3, #4
 800102a:	2b06      	cmp	r3, #6
 800102c:	d902      	bls.n	8001034 <NVIC_EncodePriority+0x30>
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	3b03      	subs	r3, #3
 8001032:	e000      	b.n	8001036 <NVIC_EncodePriority+0x32>
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001038:	f04f 32ff 	mov.w	r2, #4294967295
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	43da      	mvns	r2, r3
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	401a      	ands	r2, r3
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800104c:	f04f 31ff 	mov.w	r1, #4294967295
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	fa01 f303 	lsl.w	r3, r1, r3
 8001056:	43d9      	mvns	r1, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800105c:	4313      	orrs	r3, r2
         );
}
 800105e:	4618      	mov	r0, r3
 8001060:	3724      	adds	r7, #36	@ 0x24
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
	...

0800106c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3b01      	subs	r3, #1
 8001078:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800107c:	d301      	bcc.n	8001082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800107e:	2301      	movs	r3, #1
 8001080:	e00f      	b.n	80010a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001082:	4a0a      	ldr	r2, [pc, #40]	@ (80010ac <SysTick_Config+0x40>)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3b01      	subs	r3, #1
 8001088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800108a:	210f      	movs	r1, #15
 800108c:	f04f 30ff 	mov.w	r0, #4294967295
 8001090:	f7ff ff8e 	bl	8000fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001094:	4b05      	ldr	r3, [pc, #20]	@ (80010ac <SysTick_Config+0x40>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800109a:	4b04      	ldr	r3, [pc, #16]	@ (80010ac <SysTick_Config+0x40>)
 800109c:	2207      	movs	r2, #7
 800109e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	e000e010 	.word	0xe000e010

080010b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff ff47 	bl	8000f4c <__NVIC_SetPriorityGrouping>
}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b086      	sub	sp, #24
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	4603      	mov	r3, r0
 80010ce:	60b9      	str	r1, [r7, #8]
 80010d0:	607a      	str	r2, [r7, #4]
 80010d2:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
 80010d4:	f7ff ff5e 	bl	8000f94 <__NVIC_GetPriorityGrouping>
 80010d8:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	68b9      	ldr	r1, [r7, #8]
 80010de:	6978      	ldr	r0, [r7, #20]
 80010e0:	f7ff ff90 	bl	8001004 <NVIC_EncodePriority>
 80010e4:	4602      	mov	r2, r0
 80010e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010ea:	4611      	mov	r1, r2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff5f 	bl	8000fb0 <__NVIC_SetPriority>
}
 80010f2:	bf00      	nop
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ffb2 	bl	800106c <SysTick_Config>
 8001108:	4603      	mov	r3, r0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
 800111c:	f3bf 8f5f 	dmb	sy
}
 8001120:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 8001122:	4a0b      	ldr	r2, [pc, #44]	@ (8001150 <HAL_MPU_Enable+0x3c>)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f043 0301 	orr.w	r3, r3, #1
 800112a:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800112c:	4b09      	ldr	r3, [pc, #36]	@ (8001154 <HAL_MPU_Enable+0x40>)
 800112e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001130:	4a08      	ldr	r2, [pc, #32]	@ (8001154 <HAL_MPU_Enable+0x40>)
 8001132:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001136:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001138:	f3bf 8f4f 	dsb	sy
}
 800113c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800113e:	f3bf 8f6f 	isb	sy
}
 8001142:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	e000ed90 	.word	0xe000ed90
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800115c:	f3bf 8f5f 	dmb	sy
}
 8001160:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001162:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <HAL_MPU_Disable+0x34>)
 8001164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001166:	4a09      	ldr	r2, [pc, #36]	@ (800118c <HAL_MPU_Disable+0x34>)
 8001168:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800116c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
 800116e:	4b08      	ldr	r3, [pc, #32]	@ (8001190 <HAL_MPU_Disable+0x38>)
 8001170:	2200      	movs	r2, #0
 8001172:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8001174:	f3bf 8f4f 	dsb	sy
}
 8001178:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800117a:	f3bf 8f6f 	isb	sy
}
 800117e:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	e000ed00 	.word	0xe000ed00
 8001190:	e000ed90 	.word	0xe000ed90

08001194 <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	785a      	ldrb	r2, [r3, #1]
 80011a0:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <HAL_MPU_ConfigRegion+0x88>)
 80011a2:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80011a4:	4b1d      	ldr	r3, [pc, #116]	@ (800121c <HAL_MPU_ConfigRegion+0x88>)
 80011a6:	691b      	ldr	r3, [r3, #16]
 80011a8:	4a1c      	ldr	r2, [pc, #112]	@ (800121c <HAL_MPU_ConfigRegion+0x88>)
 80011aa:	f023 0301 	bic.w	r3, r3, #1
 80011ae:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80011b0:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <HAL_MPU_ConfigRegion+0x88>)
 80011b2:	691b      	ldr	r3, [r3, #16]
 80011b4:	4a19      	ldr	r2, [pc, #100]	@ (800121c <HAL_MPU_ConfigRegion+0x88>)
 80011b6:	f023 0301 	bic.w	r3, r3, #1
 80011ba:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
 80011bc:	4a17      	ldr	r2, [pc, #92]	@ (800121c <HAL_MPU_ConfigRegion+0x88>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	7b1b      	ldrb	r3, [r3, #12]
 80011c8:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	7adb      	ldrb	r3, [r3, #11]
 80011ce:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 80011d0:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	7a9b      	ldrb	r3, [r3, #10]
 80011d6:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
 80011d8:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	7b5b      	ldrb	r3, [r3, #13]
 80011de:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
 80011e0:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	7b9b      	ldrb	r3, [r3, #14]
 80011e6:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
 80011e8:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	7bdb      	ldrb	r3, [r3, #15]
 80011ee:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
 80011f0:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	7a5b      	ldrb	r3, [r3, #9]
 80011f6:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
 80011f8:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	7a1b      	ldrb	r3, [r3, #8]
 80011fe:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
 8001200:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	7812      	ldrb	r2, [r2, #0]
 8001206:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 8001208:	4a04      	ldr	r2, [pc, #16]	@ (800121c <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
 800120a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 800120c:	6113      	str	r3, [r2, #16]
}
 800120e:	bf00      	nop
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000ed90 	.word	0xe000ed90

08001220 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8001228:	f7ff fdbe 	bl	8000da8 <HAL_GetTick>
 800122c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d101      	bne.n	8001238 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e06b      	b.n	8001310 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800123e:	b2db      	uxtb	r3, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d008      	beq.n	8001256 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2220      	movs	r2, #32
 8001248:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2200      	movs	r2, #0
 800124e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e05c      	b.n	8001310 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	695a      	ldr	r2, [r3, #20]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f042 0204 	orr.w	r2, r2, #4
 8001264:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2205      	movs	r2, #5
 800126a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800126e:	e020      	b.n	80012b2 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001270:	f7ff fd9a 	bl	8000da8 <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b05      	cmp	r3, #5
 800127c:	d919      	bls.n	80012b2 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001282:	f043 0210 	orr.w	r2, r3, #16
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2203      	movs	r2, #3
 800128e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012a2:	2201      	movs	r2, #1
 80012a4:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e02e      	b.n	8001310 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d0d7      	beq.n	8001270 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	695a      	ldr	r2, [r3, #20]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f042 0202 	orr.w	r2, r2, #2
 80012ce:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2204      	movs	r2, #4
 80012d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80012e0:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2201      	movs	r2, #1
 80012e6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d007      	beq.n	8001306 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012fa:	2201      	movs	r2, #1
 80012fc:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2200      	movs	r2, #0
 8001304:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2200      	movs	r2, #0
 800130a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800130e:	2300      	movs	r3, #0
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001318:	b480      	push	{r7}
 800131a:	b087      	sub	sp, #28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001322:	2300      	movs	r3, #0
 8001324:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001326:	e139      	b.n	800159c <HAL_GPIO_Init+0x284>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	2101      	movs	r1, #1
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	fa01 f303 	lsl.w	r3, r1, r3
 8001334:	4013      	ands	r3, r2
 8001336:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2b00      	cmp	r3, #0
 800133c:	f000 812b 	beq.w	8001596 <HAL_GPIO_Init+0x27e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 0303 	and.w	r3, r3, #3
 8001348:	2b01      	cmp	r3, #1
 800134a:	d005      	beq.n	8001358 <HAL_GPIO_Init+0x40>
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f003 0303 	and.w	r3, r3, #3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d130      	bne.n	80013ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	2203      	movs	r2, #3
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	43db      	mvns	r3, r3
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	4013      	ands	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	68da      	ldr	r2, [r3, #12]
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	4313      	orrs	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800138e:	2201      	movs	r2, #1
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	43db      	mvns	r3, r3
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	4013      	ands	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	091b      	lsrs	r3, r3, #4
 80013a4:	f003 0201 	and.w	r2, r3, #1
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f003 0303 	and.w	r3, r3, #3
 80013c2:	2b03      	cmp	r3, #3
 80013c4:	d017      	beq.n	80013f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	68db      	ldr	r3, [r3, #12]
 80013ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	2203      	movs	r2, #3
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	43db      	mvns	r3, r3
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	4013      	ands	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	689a      	ldr	r2, [r3, #8]
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f003 0303 	and.w	r3, r3, #3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d123      	bne.n	800144a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	08da      	lsrs	r2, r3, #3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	3208      	adds	r2, #8
 800140a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800140e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	220f      	movs	r2, #15
 800141a:	fa02 f303 	lsl.w	r3, r2, r3
 800141e:	43db      	mvns	r3, r3
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	4013      	ands	r3, r2
 8001424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	691a      	ldr	r2, [r3, #16]
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	f003 0307 	and.w	r3, r3, #7
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	fa02 f303 	lsl.w	r3, r2, r3
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	4313      	orrs	r3, r2
 800143a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	08da      	lsrs	r2, r3, #3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	3208      	adds	r2, #8
 8001444:	6939      	ldr	r1, [r7, #16]
 8001446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	2203      	movs	r2, #3
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43db      	mvns	r3, r3
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	4013      	ands	r3, r2
 8001460:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f003 0203 	and.w	r2, r3, #3
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	4313      	orrs	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001486:	2b00      	cmp	r3, #0
 8001488:	f000 8085 	beq.w	8001596 <HAL_GPIO_Init+0x27e>
      {
        temp = SBS->EXTICR[position >> 2u];
 800148c:	4a4b      	ldr	r2, [pc, #300]	@ (80015bc <HAL_GPIO_Init+0x2a4>)
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	089b      	lsrs	r3, r3, #2
 8001492:	334c      	adds	r3, #76	@ 0x4c
 8001494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001498:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	f003 0303 	and.w	r3, r3, #3
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	220f      	movs	r2, #15
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	43db      	mvns	r3, r3
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	4013      	ands	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	0a9a      	lsrs	r2, r3, #10
 80014b4:	4b42      	ldr	r3, [pc, #264]	@ (80015c0 <HAL_GPIO_Init+0x2a8>)
 80014b6:	4013      	ands	r3, r2
 80014b8:	697a      	ldr	r2, [r7, #20]
 80014ba:	f002 0203 	and.w	r2, r2, #3
 80014be:	0092      	lsls	r2, r2, #2
 80014c0:	4093      	lsls	r3, r2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
 80014c8:	493c      	ldr	r1, [pc, #240]	@ (80015bc <HAL_GPIO_Init+0x2a4>)
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	089b      	lsrs	r3, r3, #2
 80014ce:	334c      	adds	r3, #76	@ 0x4c
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	43db      	mvns	r3, r3
 80014e2:	693a      	ldr	r2, [r7, #16]
 80014e4:	4013      	ands	r3, r2
 80014e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <HAL_GPIO_Init+0x1e4>
        {
          temp |= iocurrent;
 80014f4:	693a      	ldr	r2, [r7, #16]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001504:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	43db      	mvns	r3, r3
 8001510:	693a      	ldr	r2, [r7, #16]
 8001512:	4013      	ands	r3, r2
 8001514:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_GPIO_Init+0x212>
        {
          temp |= iocurrent;
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	4313      	orrs	r3, r2
 8001528:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800152a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001532:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001536:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800153a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	43db      	mvns	r3, r3
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	4013      	ands	r3, r2
 8001544:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d003      	beq.n	800155a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	4313      	orrs	r3, r2
 8001558:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800155a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8001564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001568:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800156c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	43db      	mvns	r3, r3
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	4013      	ands	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d003      	beq.n	800158c <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8001584:	693a      	ldr	r2, [r7, #16]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	4313      	orrs	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800158c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	3301      	adds	r3, #1
 800159a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	fa22 f303 	lsr.w	r3, r2, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f47f aebe 	bne.w	8001328 <HAL_GPIO_Init+0x10>
  }
}
 80015ac:	bf00      	nop
 80015ae:	bf00      	nop
 80015b0:	371c      	adds	r7, #28
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	58000400 	.word	0x58000400
 80015c0:	0029ff7f 	.word	0x0029ff7f

080015c4 <HAL_PWREx_ConfigSupply>:
  *        PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO and PWR_SMPS_1V8_SUPPLIES_EXT are used
  *        only for lines that supports SMPS regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Check if supply source was configured */
  if ((PWR->CSR2 & (PWR_CSR2_SDEN | PWR_CSR2_LDOEN | PWR_CSR2_BYPASS)) != (PWR_CSR2_SDEN | PWR_CSR2_LDOEN))
 80015cc:	4b25      	ldr	r3, [pc, #148]	@ (8001664 <HAL_PWREx_ConfigSupply+0xa0>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	f003 0307 	and.w	r3, r3, #7
 80015d4:	2b06      	cmp	r3, #6
 80015d6:	d00a      	beq.n	80015ee <HAL_PWREx_ConfigSupply+0x2a>
  {
    /* Check supply configuration */
    if ((PWR->CSR2 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80015d8:	4b22      	ldr	r3, [pc, #136]	@ (8001664 <HAL_PWREx_ConfigSupply+0xa0>)
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	f003 031f 	and.w	r3, r3, #31
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d001      	beq.n	80015ea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e038      	b.n	800165c <HAL_PWREx_ConfigSupply+0x98>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80015ea:	2300      	movs	r3, #0
 80015ec:	e036      	b.n	800165c <HAL_PWREx_ConfigSupply+0x98>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CSR2, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80015ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001664 <HAL_PWREx_ConfigSupply+0xa0>)
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	f023 021f 	bic.w	r2, r3, #31
 80015f6:	491b      	ldr	r1, [pc, #108]	@ (8001664 <HAL_PWREx_ConfigSupply+0xa0>)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015fe:	f7ff fbd3 	bl	8000da8 <HAL_GetTick>
 8001602:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 8001604:	e009      	b.n	800161a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001606:	f7ff fbcf 	bl	8000da8 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001614:	d901      	bls.n	800161a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e020      	b.n	800165c <HAL_PWREx_ConfigSupply+0x98>
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 800161a:	4b12      	ldr	r3, [pc, #72]	@ (8001664 <HAL_PWREx_ConfigSupply+0xa0>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d0ef      	beq.n	8001606 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2b1e      	cmp	r3, #30
 800162a:	d002      	beq.n	8001632 <HAL_PWREx_ConfigSupply+0x6e>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2b1d      	cmp	r3, #29
 8001630:	d113      	bne.n	800165a <HAL_PWREx_ConfigSupply+0x96>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick();
 8001632:	f7ff fbb9 	bl	8000da8 <HAL_GetTick>
 8001636:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 8001638:	e009      	b.n	800164e <HAL_PWREx_ConfigSupply+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 800163a:	f7ff fbb5 	bl	8000da8 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001648:	d901      	bls.n	800164e <HAL_PWREx_ConfigSupply+0x8a>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e006      	b.n	800165c <HAL_PWREx_ConfigSupply+0x98>
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 800164e:	4b05      	ldr	r3, [pc, #20]	@ (8001664 <HAL_PWREx_ConfigSupply+0xa0>)
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0ef      	beq.n	800163a <HAL_PWREx_ConfigSupply+0x76>
      }
    }
  }
  return HAL_OK;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	58024800 	.word	0x58024800

08001668 <HAL_PWREx_ControlVoltageScaling>:
  * @note When exiting from Stop mode or Standby mode, the Run mode voltage
  *       scaling is reset to the default VOS low value.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(VoltageScaling));

  /* Set the voltage range */
  MODIFY_REG(PWR->CSR4, PWR_CSR4_VOS, VoltageScaling);
 8001670:	4b10      	ldr	r3, [pc, #64]	@ (80016b4 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001672:	695b      	ldr	r3, [r3, #20]
 8001674:	f023 0201 	bic.w	r2, r3, #1
 8001678:	490e      	ldr	r1, [pc, #56]	@ (80016b4 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4313      	orrs	r3, r2
 800167e:	614b      	str	r3, [r1, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001680:	f7ff fb92 	bl	8000da8 <HAL_GetTick>
 8001684:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 8001686:	e009      	b.n	800169c <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001688:	f7ff fb8e 	bl	8000da8 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001696:	d901      	bls.n	800169c <HAL_PWREx_ControlVoltageScaling+0x34>
    {
      return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e006      	b.n	80016aa <HAL_PWREx_ControlVoltageScaling+0x42>
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 800169e:	695b      	ldr	r3, [r3, #20]
 80016a0:	f003 0302 	and.w	r3, r3, #2
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d0ef      	beq.n	8001688 <HAL_PWREx_ControlVoltageScaling+0x20>
    }
  }

  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	58024800 	.word	0x58024800

080016b8 <HAL_PWREx_EnableXSPIM2>:
  * @note   The XSPIM_P2 supply must be stable prior to setting
            this bit.
  * @retval None.
  */
void HAL_PWREx_EnableXSPIM2(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CSR2, PWR_CSR2_EN_XSPIM2);
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <HAL_PWREx_EnableXSPIM2+0x1c>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	4a04      	ldr	r2, [pc, #16]	@ (80016d4 <HAL_PWREx_EnableXSPIM2+0x1c>)
 80016c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016c6:	60d3      	str	r3, [r2, #12]
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	58024800 	.word	0x58024800

080016d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d101      	bne.n	80016ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e328      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016ea:	4b97      	ldr	r3, [pc, #604]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80016ec:	691b      	ldr	r3, [r3, #16]
 80016ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016f2:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016f4:	4b94      	ldr	r3, [pc, #592]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80016f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f8:	f003 0303 	and.w	r3, r3, #3
 80016fc:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
 80016fe:	4b92      	ldr	r3, [pc, #584]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
 8001706:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0301 	and.w	r3, r3, #1
 8001710:	2b00      	cmp	r3, #0
 8001712:	f000 809c 	beq.w	800184e <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	2b10      	cmp	r3, #16
 800171a:	d005      	beq.n	8001728 <HAL_RCC_OscConfig+0x50>
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d009      	beq.n	8001736 <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	2b02      	cmp	r3, #2
 8001726:	d106      	bne.n	8001736 <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	f040 808e 	bne.w	800184e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e302      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800173e:	d106      	bne.n	800174e <HAL_RCC_OscConfig+0x76>
 8001740:	4b81      	ldr	r3, [pc, #516]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a80      	ldr	r2, [pc, #512]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001746:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800174a:	6013      	str	r3, [r2, #0]
 800174c:	e058      	b.n	8001800 <HAL_RCC_OscConfig+0x128>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d112      	bne.n	800177c <HAL_RCC_OscConfig+0xa4>
 8001756:	4b7c      	ldr	r3, [pc, #496]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a7b      	ldr	r2, [pc, #492]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 800175c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001760:	6013      	str	r3, [r2, #0]
 8001762:	4b79      	ldr	r3, [pc, #484]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a78      	ldr	r2, [pc, #480]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001768:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800176c:	6013      	str	r3, [r2, #0]
 800176e:	4b76      	ldr	r3, [pc, #472]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a75      	ldr	r2, [pc, #468]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001774:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	e041      	b.n	8001800 <HAL_RCC_OscConfig+0x128>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001784:	d112      	bne.n	80017ac <HAL_RCC_OscConfig+0xd4>
 8001786:	4b70      	ldr	r3, [pc, #448]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a6f      	ldr	r2, [pc, #444]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 800178c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001790:	6013      	str	r3, [r2, #0]
 8001792:	4b6d      	ldr	r3, [pc, #436]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a6c      	ldr	r2, [pc, #432]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001798:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800179c:	6013      	str	r3, [r2, #0]
 800179e:	4b6a      	ldr	r3, [pc, #424]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a69      	ldr	r2, [pc, #420]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017a8:	6013      	str	r3, [r2, #0]
 80017aa:	e029      	b.n	8001800 <HAL_RCC_OscConfig+0x128>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 80017b4:	d112      	bne.n	80017dc <HAL_RCC_OscConfig+0x104>
 80017b6:	4b64      	ldr	r3, [pc, #400]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a63      	ldr	r2, [pc, #396]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017c0:	6013      	str	r3, [r2, #0]
 80017c2:	4b61      	ldr	r3, [pc, #388]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a60      	ldr	r2, [pc, #384]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	4b5e      	ldr	r3, [pc, #376]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a5d      	ldr	r2, [pc, #372]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d8:	6013      	str	r3, [r2, #0]
 80017da:	e011      	b.n	8001800 <HAL_RCC_OscConfig+0x128>
 80017dc:	4b5a      	ldr	r3, [pc, #360]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a59      	ldr	r2, [pc, #356]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017e6:	6013      	str	r3, [r2, #0]
 80017e8:	4b57      	ldr	r3, [pc, #348]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a56      	ldr	r2, [pc, #344]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017f2:	6013      	str	r3, [r2, #0]
 80017f4:	4b54      	ldr	r3, [pc, #336]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a53      	ldr	r2, [pc, #332]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80017fa:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80017fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001800:	f7ff fad2 	bl	8000da8 <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d019      	beq.n	8001842 <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001810:	f7ff faca 	bl	8000da8 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b64      	cmp	r3, #100	@ 0x64
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e28c      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001822:	4b49      	ldr	r3, [pc, #292]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d0f0      	beq.n	8001810 <HAL_RCC_OscConfig+0x138>
 800182e:	e00e      	b.n	800184e <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001830:	f7ff faba 	bl	8000da8 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b64      	cmp	r3, #100	@ 0x64
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e27c      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001842:	4b41      	ldr	r3, [pc, #260]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1f0      	bne.n	8001830 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	2b00      	cmp	r3, #0
 8001858:	f000 809e 	beq.w	8001998 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d005      	beq.n	800186e <HAL_RCC_OscConfig+0x196>
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d047      	beq.n	80018f8 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d144      	bne.n	80018f8 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	68db      	ldr	r3, [r3, #12]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e260      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
 800187a:	4b33      	ldr	r3, [pc, #204]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0318 	and.w	r3, r3, #24
 8001882:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d109      	bne.n	800189e <HAL_RCC_OscConfig+0x1c6>
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d006      	beq.n	800189e <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 8001894:	68fa      	ldr	r2, [r7, #12]
 8001896:	429a      	cmp	r2, r3
 8001898:	d001      	beq.n	800189e <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e24e      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
 800189e:	4b2a      	ldr	r3, [pc, #168]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f023 0219 	bic.w	r2, r3, #25
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	4a26      	ldr	r2, [pc, #152]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80018ae:	f043 0301 	orr.w	r3, r3, #1
 80018b2:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d109      	bne.n	80018ce <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80018ba:	4b23      	ldr	r3, [pc, #140]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	08db      	lsrs	r3, r3, #3
 80018c0:	f003 0303 	and.w	r3, r3, #3
 80018c4:	4a21      	ldr	r2, [pc, #132]	@ (800194c <HAL_RCC_OscConfig+0x274>)
 80018c6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ca:	4a21      	ldr	r2, [pc, #132]	@ (8001950 <HAL_RCC_OscConfig+0x278>)
 80018cc:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80018ce:	4b21      	ldr	r3, [pc, #132]	@ (8001954 <HAL_RCC_OscConfig+0x27c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff fa18 	bl	8000d08 <HAL_InitTick>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e22c      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e2:	4b19      	ldr	r3, [pc, #100]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	061b      	lsls	r3, r3, #24
 80018f0:	4915      	ldr	r1, [pc, #84]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	604b      	str	r3, [r1, #4]
 80018f6:	e04f      	b.n	8001998 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d032      	beq.n	8001966 <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
 8001900:	4b11      	ldr	r3, [pc, #68]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f023 0219 	bic.w	r2, r3, #25
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	68d9      	ldr	r1, [r3, #12]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	691b      	ldr	r3, [r3, #16]
 8001910:	430b      	orrs	r3, r1
 8001912:	490d      	ldr	r1, [pc, #52]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001914:	4313      	orrs	r3, r2
 8001916:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001918:	4b0b      	ldr	r3, [pc, #44]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	695b      	ldr	r3, [r3, #20]
 8001924:	061b      	lsls	r3, r3, #24
 8001926:	4908      	ldr	r1, [pc, #32]	@ (8001948 <HAL_RCC_OscConfig+0x270>)
 8001928:	4313      	orrs	r3, r2
 800192a:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800192c:	f7ff fa3c 	bl	8000da8 <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001932:	e011      	b.n	8001958 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001934:	f7ff fa38 	bl	8000da8 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b01      	cmp	r3, #1
 8001940:	d90a      	bls.n	8001958 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e1fa      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
 8001946:	bf00      	nop
 8001948:	58024400 	.word	0x58024400
 800194c:	03d09000 	.word	0x03d09000
 8001950:	24000004 	.word	0x24000004
 8001954:	24000008 	.word	0x24000008
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001958:	4b95      	ldr	r3, [pc, #596]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0304 	and.w	r3, r3, #4
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0e7      	beq.n	8001934 <HAL_RCC_OscConfig+0x25c>
 8001964:	e018      	b.n	8001998 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001966:	4b92      	ldr	r3, [pc, #584]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a91      	ldr	r2, [pc, #580]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 800196c:	f023 0301 	bic.w	r3, r3, #1
 8001970:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001972:	f7ff fa19 	bl	8000da8 <HAL_GetTick>
 8001976:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001978:	e008      	b.n	800198c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800197a:	f7ff fa15 	bl	8000da8 <HAL_GetTick>
 800197e:	4602      	mov	r2, r0
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	2b01      	cmp	r3, #1
 8001986:	d901      	bls.n	800198c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e1d7      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800198c:	4b88      	ldr	r3, [pc, #544]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 0304 	and.w	r3, r3, #4
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1f0      	bne.n	800197a <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0310 	and.w	r3, r3, #16
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d045      	beq.n	8001a30 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	2b08      	cmp	r3, #8
 80019a8:	d005      	beq.n	80019b6 <HAL_RCC_OscConfig+0x2de>
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d008      	beq.n	80019c2 <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d105      	bne.n	80019c2 <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d138      	bne.n	8001a30 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e1bc      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a1b      	ldr	r3, [r3, #32]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d019      	beq.n	80019fe <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80019ca:	4b79      	ldr	r3, [pc, #484]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a78      	ldr	r2, [pc, #480]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 80019d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d6:	f7ff f9e7 	bl	8000da8 <HAL_GetTick>
 80019da:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80019dc:	e008      	b.n	80019f0 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80019de:	f7ff f9e3 	bl	8000da8 <HAL_GetTick>
 80019e2:	4602      	mov	r2, r0
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d901      	bls.n	80019f0 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 80019ec:	2303      	movs	r3, #3
 80019ee:	e1a5      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80019f0:	4b6f      	ldr	r3, [pc, #444]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0f0      	beq.n	80019de <HAL_RCC_OscConfig+0x306>
 80019fc:	e018      	b.n	8001a30 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80019fe:	4b6c      	ldr	r3, [pc, #432]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a6b      	ldr	r2, [pc, #428]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001a04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0a:	f7ff f9cd 	bl	8000da8 <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001a10:	e008      	b.n	8001a24 <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001a12:	f7ff f9c9 	bl	8000da8 <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e18b      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001a24:	4b62      	ldr	r3, [pc, #392]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f0      	bne.n	8001a12 <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0308 	and.w	r3, r3, #8
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d036      	beq.n	8001aaa <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d019      	beq.n	8001a78 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a44:	4b5a      	ldr	r3, [pc, #360]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001a46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a48:	4a59      	ldr	r2, [pc, #356]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001a4a:	f043 0301 	orr.w	r3, r3, #1
 8001a4e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a50:	f7ff f9aa 	bl	8000da8 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001a58:	f7ff f9a6 	bl	8000da8 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e168      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a6a:	4b51      	ldr	r3, [pc, #324]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001a6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d0f0      	beq.n	8001a58 <HAL_RCC_OscConfig+0x380>
 8001a76:	e018      	b.n	8001aaa <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a78:	4b4d      	ldr	r3, [pc, #308]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001a7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a7c:	4a4c      	ldr	r2, [pc, #304]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001a7e:	f023 0301 	bic.w	r3, r3, #1
 8001a82:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a84:	f7ff f990 	bl	8000da8 <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001a8c:	f7ff f98c 	bl	8000da8 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e14e      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a9e:	4b44      	ldr	r3, [pc, #272]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001aa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1f0      	bne.n	8001a8c <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0320 	and.w	r3, r3, #32
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d036      	beq.n	8001b24 <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d019      	beq.n	8001af2 <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001abe:	4b3c      	ldr	r3, [pc, #240]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a3b      	ldr	r2, [pc, #236]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001ac4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ac8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001aca:	f7ff f96d 	bl	8000da8 <HAL_GetTick>
 8001ace:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001ad2:	f7ff f969 	bl	8000da8 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e12b      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001ae4:	4b32      	ldr	r3, [pc, #200]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d0f0      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x3fa>
 8001af0:	e018      	b.n	8001b24 <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001af2:	4b2f      	ldr	r3, [pc, #188]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a2e      	ldr	r2, [pc, #184]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001af8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001afc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001afe:	f7ff f953 	bl	8000da8 <HAL_GetTick>
 8001b02:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001b04:	e008      	b.n	8001b18 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001b06:	f7ff f94f 	bl	8000da8 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d901      	bls.n	8001b18 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
 8001b14:	2303      	movs	r3, #3
 8001b16:	e111      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001b18:	4b25      	ldr	r3, [pc, #148]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1f0      	bne.n	8001b06 <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0304 	and.w	r3, r3, #4
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	f000 809b 	beq.w	8001c68 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001b32:	4b20      	ldr	r3, [pc, #128]	@ (8001bb4 <HAL_RCC_OscConfig+0x4dc>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a1f      	ldr	r2, [pc, #124]	@ (8001bb4 <HAL_RCC_OscConfig+0x4dc>)
 8001b38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b3c:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d106      	bne.n	8001b54 <HAL_RCC_OscConfig+0x47c>
 8001b46:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b4a:	4a19      	ldr	r2, [pc, #100]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b52:	e05a      	b.n	8001c0a <HAL_RCC_OscConfig+0x532>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d112      	bne.n	8001b82 <HAL_RCC_OscConfig+0x4aa>
 8001b5c:	4b14      	ldr	r3, [pc, #80]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b60:	4a13      	ldr	r2, [pc, #76]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b62:	f023 0301 	bic.w	r3, r3, #1
 8001b66:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b68:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b6c:	4a10      	ldr	r2, [pc, #64]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b72:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b74:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b78:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b7a:	f023 0304 	bic.w	r3, r3, #4
 8001b7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b80:	e043      	b.n	8001c0a <HAL_RCC_OscConfig+0x532>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	2b05      	cmp	r3, #5
 8001b88:	d116      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x4e0>
 8001b8a:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b8e:	4a08      	ldr	r2, [pc, #32]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b90:	f043 0304 	orr.w	r3, r3, #4
 8001b94:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b96:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b9a:	4a05      	ldr	r2, [pc, #20]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001b9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ba0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ba2:	4b03      	ldr	r3, [pc, #12]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ba6:	4a02      	ldr	r2, [pc, #8]	@ (8001bb0 <HAL_RCC_OscConfig+0x4d8>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bae:	e02c      	b.n	8001c0a <HAL_RCC_OscConfig+0x532>
 8001bb0:	58024400 	.word	0x58024400
 8001bb4:	58024800 	.word	0x58024800
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2b85      	cmp	r3, #133	@ 0x85
 8001bbe:	d112      	bne.n	8001be6 <HAL_RCC_OscConfig+0x50e>
 8001bc0:	4b60      	ldr	r3, [pc, #384]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001bc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bc4:	4a5f      	ldr	r2, [pc, #380]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001bc6:	f043 0304 	orr.w	r3, r3, #4
 8001bca:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bcc:	4b5d      	ldr	r3, [pc, #372]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001bce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bd0:	4a5c      	ldr	r2, [pc, #368]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bd8:	4b5a      	ldr	r3, [pc, #360]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bdc:	4a59      	ldr	r2, [pc, #356]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001bde:	f043 0301 	orr.w	r3, r3, #1
 8001be2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001be4:	e011      	b.n	8001c0a <HAL_RCC_OscConfig+0x532>
 8001be6:	4b57      	ldr	r3, [pc, #348]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bea:	4a56      	ldr	r2, [pc, #344]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001bec:	f023 0301 	bic.w	r3, r3, #1
 8001bf0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bf2:	4b54      	ldr	r3, [pc, #336]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bf6:	4a53      	ldr	r2, [pc, #332]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001bf8:	f023 0304 	bic.w	r3, r3, #4
 8001bfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bfe:	4b51      	ldr	r3, [pc, #324]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c02:	4a50      	ldr	r2, [pc, #320]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001c04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c08:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d015      	beq.n	8001c3e <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c12:	f7ff f8c9 	bl	8000da8 <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c18:	e00a      	b.n	8001c30 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c1a:	f7ff f8c5 	bl	8000da8 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e085      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c30:	4b44      	ldr	r3, [pc, #272]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c34:	f003 0302 	and.w	r3, r3, #2
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0ee      	beq.n	8001c1a <HAL_RCC_OscConfig+0x542>
 8001c3c:	e014      	b.n	8001c68 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c3e:	f7ff f8b3 	bl	8000da8 <HAL_GetTick>
 8001c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c44:	e00a      	b.n	8001c5c <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c46:	f7ff f8af 	bl	8000da8 <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e06f      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c5c:	4b39      	ldr	r3, [pc, #228]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1ee      	bne.n	8001c46 <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d042      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	2b18      	cmp	r3, #24
 8001c74:	d131      	bne.n	8001cda <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d101      	bne.n	8001c82 <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e05c      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
 8001c82:	4b30      	ldr	r3, [pc, #192]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001c84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c86:	08db      	lsrs	r3, r3, #3
 8001c88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001c8c:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d02e      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
 8001c98:	4b2a      	ldr	r3, [pc, #168]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c9c:	4a29      	ldr	r2, [pc, #164]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001c9e:	f023 0301 	bic.w	r3, r3, #1
 8001ca2:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ca4:	f7ff f880 	bl	8000da8 <HAL_GetTick>
 8001ca8:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001caa:	bf00      	nop
 8001cac:	f7ff f87c 	bl	8000da8 <HAL_GetTick>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d0f9      	beq.n	8001cac <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 8001cb8:	4b22      	ldr	r3, [pc, #136]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001cba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cbc:	4b22      	ldr	r3, [pc, #136]	@ (8001d48 <HAL_RCC_OscConfig+0x670>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001cc4:	00d2      	lsls	r2, r2, #3
 8001cc6:	491f      	ldr	r1, [pc, #124]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd0:	4a1c      	ldr	r2, [pc, #112]	@ (8001d44 <HAL_RCC_OscConfig+0x66c>)
 8001cd2:	f043 0301 	orr.w	r3, r3, #1
 8001cd6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001cd8:	e00d      	b.n	8001cf6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	3324      	adds	r3, #36	@ 0x24
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	2000      	movs	r0, #0
 8001ce8:	f000 fc88 	bl	80025fc <RCC_PLL_Config>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e022      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00a      	beq.n	8001d14 <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	334c      	adds	r3, #76	@ 0x4c
 8001d02:	4619      	mov	r1, r3
 8001d04:	2001      	movs	r0, #1
 8001d06:	f000 fc79 	bl	80025fc <RCC_PLL_Config>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e013      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d00e      	beq.n	8001d3a <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	3374      	adds	r3, #116	@ 0x74
 8001d28:	4619      	mov	r1, r3
 8001d2a:	2002      	movs	r0, #2
 8001d2c:	f000 fc66 	bl	80025fc <RCC_PLL_Config>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e000      	b.n	8001d3c <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3720      	adds	r7, #32
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	58024400 	.word	0x58024400
 8001d48:	ffff0007 	.word	0xffff0007

08001d4c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d101      	bne.n	8001d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e182      	b.n	8002066 <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d60:	4b8a      	ldr	r3, [pc, #552]	@ (8001f8c <HAL_RCC_ClockConfig+0x240>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d910      	bls.n	8001d90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6e:	4b87      	ldr	r3, [pc, #540]	@ (8001f8c <HAL_RCC_ClockConfig+0x240>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001d76:	4985      	ldr	r1, [pc, #532]	@ (8001f8c <HAL_RCC_ClockConfig+0x240>)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d7e:	4b83      	ldr	r3, [pc, #524]	@ (8001f8c <HAL_RCC_ClockConfig+0x240>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d001      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e16a      	b.n	8002066 <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d010      	beq.n	8001dbe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691a      	ldr	r2, [r3, #16]
 8001da0:	4b7b      	ldr	r3, [pc, #492]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	f003 0307 	and.w	r3, r3, #7
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d908      	bls.n	8001dbe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001dac:	4b78      	ldr	r3, [pc, #480]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001dae:	6a1b      	ldr	r3, [r3, #32]
 8001db0:	f023 0207 	bic.w	r2, r3, #7
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	4975      	ldr	r1, [pc, #468]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0308 	and.w	r3, r3, #8
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d010      	beq.n	8001dec <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	695a      	ldr	r2, [r3, #20]
 8001dce:	4b70      	ldr	r3, [pc, #448]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d908      	bls.n	8001dec <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001dda:	4b6d      	ldr	r3, [pc, #436]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001ddc:	6a1b      	ldr	r3, [r3, #32]
 8001dde:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	695b      	ldr	r3, [r3, #20]
 8001de6:	496a      	ldr	r1, [pc, #424]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0310 	and.w	r3, r3, #16
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d010      	beq.n	8001e1a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	699a      	ldr	r2, [r3, #24]
 8001dfc:	4b64      	ldr	r3, [pc, #400]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d908      	bls.n	8001e1a <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 8001e08:	4b61      	ldr	r3, [pc, #388]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e0a:	6a1b      	ldr	r3, [r3, #32]
 8001e0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	495e      	ldr	r1, [pc, #376]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0320 	and.w	r3, r3, #32
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d010      	beq.n	8001e48 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	69da      	ldr	r2, [r3, #28]
 8001e2a:	4b59      	ldr	r3, [pc, #356]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e2c:	6a1b      	ldr	r3, [r3, #32]
 8001e2e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d908      	bls.n	8001e48 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 8001e36:	4b56      	ldr	r3, [pc, #344]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	4953      	ldr	r1, [pc, #332]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0302 	and.w	r3, r3, #2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d010      	beq.n	8001e76 <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68da      	ldr	r2, [r3, #12]
 8001e58:	4b4d      	ldr	r3, [pc, #308]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e5a:	69db      	ldr	r3, [r3, #28]
 8001e5c:	f003 030f 	and.w	r3, r3, #15
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d908      	bls.n	8001e76 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e64:	4b4a      	ldr	r3, [pc, #296]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	f023 020f 	bic.w	r2, r3, #15
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	4947      	ldr	r1, [pc, #284]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d055      	beq.n	8001f2e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001e82:	4b43      	ldr	r3, [pc, #268]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	f023 020f 	bic.w	r2, r3, #15
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	4940      	ldr	r1, [pc, #256]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e90:	4313      	orrs	r3, r2
 8001e92:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d107      	bne.n	8001eac <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e9c:	4b3c      	ldr	r3, [pc, #240]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d121      	bne.n	8001eec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e0dc      	b.n	8002066 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	2b03      	cmp	r3, #3
 8001eb2:	d107      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001eb4:	4b36      	ldr	r3, [pc, #216]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d115      	bne.n	8001eec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0d0      	b.n	8002066 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d107      	bne.n	8001edc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001ecc:	4b30      	ldr	r3, [pc, #192]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d109      	bne.n	8001eec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e0c4      	b.n	8002066 <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001edc:	4b2c      	ldr	r3, [pc, #176]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e0bc      	b.n	8002066 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001eec:	4b28      	ldr	r3, [pc, #160]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	f023 0207 	bic.w	r2, r3, #7
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	4925      	ldr	r1, [pc, #148]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001efa:	4313      	orrs	r3, r2
 8001efc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001efe:	f7fe ff53 	bl	8000da8 <HAL_GetTick>
 8001f02:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f04:	e00a      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001f06:	f7fe ff4f 	bl	8000da8 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d901      	bls.n	8001f1c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e0a4      	b.n	8002066 <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001f1e:	691b      	ldr	r3, [r3, #16]
 8001f20:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d1eb      	bne.n	8001f06 <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d010      	beq.n	8001f5c <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68da      	ldr	r2, [r3, #12]
 8001f3e:	4b14      	ldr	r3, [pc, #80]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	f003 030f 	and.w	r3, r3, #15
 8001f46:	429a      	cmp	r2, r3
 8001f48:	d208      	bcs.n	8001f5c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f4a:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f023 020f 	bic.w	r2, r3, #15
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	490e      	ldr	r1, [pc, #56]	@ (8001f90 <HAL_RCC_ClockConfig+0x244>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <HAL_RCC_ClockConfig+0x240>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d214      	bcs.n	8001f94 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f6a:	4b08      	ldr	r3, [pc, #32]	@ (8001f8c <HAL_RCC_ClockConfig+0x240>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001f72:	4906      	ldr	r1, [pc, #24]	@ (8001f8c <HAL_RCC_ClockConfig+0x240>)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f7a:	4b04      	ldr	r3, [pc, #16]	@ (8001f8c <HAL_RCC_ClockConfig+0x240>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f82:	683a      	ldr	r2, [r7, #0]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d005      	beq.n	8001f94 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e06c      	b.n	8002066 <HAL_RCC_ClockConfig+0x31a>
 8001f8c:	52002000 	.word	0x52002000
 8001f90:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d010      	beq.n	8001fc2 <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	4b32      	ldr	r3, [pc, #200]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	f003 0307 	and.w	r3, r3, #7
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d208      	bcs.n	8001fc2 <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001fb0:	4b2f      	ldr	r3, [pc, #188]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 8001fb2:	6a1b      	ldr	r3, [r3, #32]
 8001fb4:	f023 0207 	bic.w	r2, r3, #7
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	691b      	ldr	r3, [r3, #16]
 8001fbc:	492c      	ldr	r1, [pc, #176]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0308 	and.w	r3, r3, #8
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d010      	beq.n	8001ff0 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	695a      	ldr	r2, [r3, #20]
 8001fd2:	4b27      	ldr	r3, [pc, #156]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d208      	bcs.n	8001ff0 <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001fde:	4b24      	ldr	r3, [pc, #144]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	4921      	ldr	r1, [pc, #132]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 8001fec:	4313      	orrs	r3, r2
 8001fee:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0310 	and.w	r3, r3, #16
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d010      	beq.n	800201e <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	699a      	ldr	r2, [r3, #24]
 8002000:	4b1b      	ldr	r3, [pc, #108]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002008:	429a      	cmp	r2, r3
 800200a:	d208      	bcs.n	800201e <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 800200c:	4b18      	ldr	r3, [pc, #96]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	4915      	ldr	r1, [pc, #84]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 800201a:	4313      	orrs	r3, r2
 800201c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0320 	and.w	r3, r3, #32
 8002026:	2b00      	cmp	r3, #0
 8002028:	d010      	beq.n	800204c <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69da      	ldr	r2, [r3, #28]
 800202e:	4b10      	ldr	r3, [pc, #64]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002036:	429a      	cmp	r2, r3
 8002038:	d208      	bcs.n	800204c <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 800203a:	4b0d      	ldr	r3, [pc, #52]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	69db      	ldr	r3, [r3, #28]
 8002046:	490a      	ldr	r1, [pc, #40]	@ (8002070 <HAL_RCC_ClockConfig+0x324>)
 8002048:	4313      	orrs	r3, r2
 800204a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
 800204c:	f000 f816 	bl	800207c <HAL_RCC_GetSysClockFreq>
 8002050:	4603      	mov	r3, r0
 8002052:	4a08      	ldr	r2, [pc, #32]	@ (8002074 <HAL_RCC_ClockConfig+0x328>)
 8002054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002056:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <HAL_RCC_ClockConfig+0x32c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f7fe fe54 	bl	8000d08 <HAL_InitTick>
 8002060:	4603      	mov	r3, r0
 8002062:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002064:	7afb      	ldrb	r3, [r7, #11]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	58024400 	.word	0x58024400
 8002074:	24000004 	.word	0x24000004
 8002078:	24000008 	.word	0x24000008

0800207c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800207c:	b480      	push	{r7}
 800207e:	b08b      	sub	sp, #44	@ 0x2c
 8002080:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002082:	4baa      	ldr	r3, [pc, #680]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800208a:	2b18      	cmp	r3, #24
 800208c:	f200 8136 	bhi.w	80022fc <HAL_RCC_GetSysClockFreq+0x280>
 8002090:	a201      	add	r2, pc, #4	@ (adr r2, 8002098 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002096:	bf00      	nop
 8002098:	080020fd 	.word	0x080020fd
 800209c:	080022fd 	.word	0x080022fd
 80020a0:	080022fd 	.word	0x080022fd
 80020a4:	080022fd 	.word	0x080022fd
 80020a8:	080022fd 	.word	0x080022fd
 80020ac:	080022fd 	.word	0x080022fd
 80020b0:	080022fd 	.word	0x080022fd
 80020b4:	080022fd 	.word	0x080022fd
 80020b8:	08002123 	.word	0x08002123
 80020bc:	080022fd 	.word	0x080022fd
 80020c0:	080022fd 	.word	0x080022fd
 80020c4:	080022fd 	.word	0x080022fd
 80020c8:	080022fd 	.word	0x080022fd
 80020cc:	080022fd 	.word	0x080022fd
 80020d0:	080022fd 	.word	0x080022fd
 80020d4:	080022fd 	.word	0x080022fd
 80020d8:	08002129 	.word	0x08002129
 80020dc:	080022fd 	.word	0x080022fd
 80020e0:	080022fd 	.word	0x080022fd
 80020e4:	080022fd 	.word	0x080022fd
 80020e8:	080022fd 	.word	0x080022fd
 80020ec:	080022fd 	.word	0x080022fd
 80020f0:	080022fd 	.word	0x080022fd
 80020f4:	080022fd 	.word	0x080022fd
 80020f8:	0800212f 	.word	0x0800212f
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80020fc:	4b8b      	ldr	r3, [pc, #556]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0320 	and.w	r3, r3, #32
 8002104:	2b00      	cmp	r3, #0
 8002106:	d009      	beq.n	800211c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002108:	4b88      	ldr	r3, [pc, #544]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	08db      	lsrs	r3, r3, #3
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	4a87      	ldr	r2, [pc, #540]	@ (8002330 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002114:	fa22 f303 	lsr.w	r3, r2, r3
 8002118:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
 800211a:	e0f2      	b.n	8002302 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 800211c:	2300      	movs	r3, #0
 800211e:	623b      	str	r3, [r7, #32]
      break;
 8002120:	e0ef      	b.n	8002302 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002122:	4b84      	ldr	r3, [pc, #528]	@ (8002334 <HAL_RCC_GetSysClockFreq+0x2b8>)
 8002124:	623b      	str	r3, [r7, #32]
      break;
 8002126:	e0ec      	b.n	8002302 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002128:	4b83      	ldr	r3, [pc, #524]	@ (8002338 <HAL_RCC_GetSysClockFreq+0x2bc>)
 800212a:	623b      	str	r3, [r7, #32]
      break;
 800212c:	e0e9      	b.n	8002302 <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800212e:	4b7f      	ldr	r3, [pc, #508]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002132:	f003 0303 	and.w	r3, r3, #3
 8002136:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
 8002138:	4b7c      	ldr	r3, [pc, #496]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 800213a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213c:	091b      	lsrs	r3, r3, #4
 800213e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002142:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002144:	4b79      	ldr	r3, [pc, #484]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002146:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
 800214e:	4b77      	ldr	r3, [pc, #476]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002152:	08db      	lsrs	r3, r3, #3
 8002154:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	ee07 3a90 	vmov	s15, r3
 8002162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002166:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	2b00      	cmp	r3, #0
 800216e:	f000 80c2 	beq.w	80022f6 <HAL_RCC_GetSysClockFreq+0x27a>
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	2b02      	cmp	r3, #2
 8002176:	d064      	beq.n	8002242 <HAL_RCC_GetSysClockFreq+0x1c6>
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	2b02      	cmp	r3, #2
 800217c:	f200 8083 	bhi.w	8002286 <HAL_RCC_GetSysClockFreq+0x20a>
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d003      	beq.n	800218e <HAL_RCC_GetSysClockFreq+0x112>
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	2b01      	cmp	r3, #1
 800218a:	d038      	beq.n	80021fe <HAL_RCC_GetSysClockFreq+0x182>
 800218c:	e07b      	b.n	8002286 <HAL_RCC_GetSysClockFreq+0x20a>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800218e:	4b67      	ldr	r3, [pc, #412]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0320 	and.w	r3, r3, #32
 8002196:	2b00      	cmp	r3, #0
 8002198:	d02d      	beq.n	80021f6 <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800219a:	4b64      	ldr	r3, [pc, #400]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	08db      	lsrs	r3, r3, #3
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	4a62      	ldr	r2, [pc, #392]	@ (8002330 <HAL_RCC_GetSysClockFreq+0x2b4>)
 80021a6:	fa22 f303 	lsr.w	r3, r2, r3
 80021aa:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	ee07 3a90 	vmov	s15, r3
 80021b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	ee07 3a90 	vmov	s15, r3
 80021bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021c4:	4b59      	ldr	r3, [pc, #356]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 80021c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021cc:	ee07 3a90 	vmov	s15, r3
 80021d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021d4:	ed97 6a04 	vldr	s12, [r7, #16]
 80021d8:	eddf 5a58 	vldr	s11, [pc, #352]	@ 800233c <HAL_RCC_GetSysClockFreq+0x2c0>
 80021dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80021e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
 80021f4:	e069      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
 80021f6:	f04f 0300 	mov.w	r3, #0
 80021fa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80021fc:	e065      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	ee07 3a90 	vmov	s15, r3
 8002204:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002208:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8002340 <HAL_RCC_GetSysClockFreq+0x2c4>
 800220c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002210:	4b46      	ldr	r3, [pc, #280]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002218:	ee07 3a90 	vmov	s15, r3
 800221c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002220:	ed97 6a04 	vldr	s12, [r7, #16]
 8002224:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800233c <HAL_RCC_GetSysClockFreq+0x2c0>
 8002228:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800222c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002230:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002234:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800223c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8002240:	e043      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	ee07 3a90 	vmov	s15, r3
 8002248:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800224c:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002344 <HAL_RCC_GetSysClockFreq+0x2c8>
 8002250:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002254:	4b35      	ldr	r3, [pc, #212]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800225c:	ee07 3a90 	vmov	s15, r3
 8002260:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002264:	ed97 6a04 	vldr	s12, [r7, #16]
 8002268:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800233c <HAL_RCC_GetSysClockFreq+0x2c0>
 800226c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002270:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002274:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002278:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800227c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002280:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8002284:	e021      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	ee07 3a90 	vmov	s15, r3
 800228c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002290:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002340 <HAL_RCC_GetSysClockFreq+0x2c4>
 8002294:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002298:	4b24      	ldr	r3, [pc, #144]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 800229a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022a0:	ee07 3a90 	vmov	s15, r3
 80022a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022a8:	ed97 6a04 	vldr	s12, [r7, #16]
 80022ac:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800233c <HAL_RCC_GetSysClockFreq+0x2c0>
 80022b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80022b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022c4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 80022c8:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
 80022ca:	4b18      	ldr	r3, [pc, #96]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ce:	0a5b      	lsrs	r3, r3, #9
 80022d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022d4:	3301      	adds	r3, #1
 80022d6:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	ee07 3a90 	vmov	s15, r3
 80022de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022e2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80022e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022ee:	ee17 3a90 	vmov	r3, s15
 80022f2:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80022f4:	e005      	b.n	8002302 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	623b      	str	r3, [r7, #32]
      break;
 80022fa:	e002      	b.n	8002302 <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
 80022fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002334 <HAL_RCC_GetSysClockFreq+0x2b8>)
 80022fe:	623b      	str	r3, [r7, #32]
      break;
 8002300:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	f003 030f 	and.w	r3, r3, #15
 800230a:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b07      	cmp	r3, #7
 8002310:	d905      	bls.n	800231e <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	3b07      	subs	r3, #7
 8002316:	6a3a      	ldr	r2, [r7, #32]
 8002318:	fa22 f303 	lsr.w	r3, r2, r3
 800231c:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 800231e:	6a3b      	ldr	r3, [r7, #32]
}
 8002320:	4618      	mov	r0, r3
 8002322:	372c      	adds	r7, #44	@ 0x2c
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	58024400 	.word	0x58024400
 8002330:	03d09000 	.word	0x03d09000
 8002334:	003d0900 	.word	0x003d0900
 8002338:	016e3600 	.word	0x016e3600
 800233c:	46000000 	.word	0x46000000
 8002340:	4a742400 	.word	0x4a742400
 8002344:	4bb71b00 	.word	0x4bb71b00

08002348 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
 800234e:	4a10      	ldr	r2, [pc, #64]	@ (8002390 <HAL_RCC_GetHCLKFreq+0x48>)
 8002350:	463b      	mov	r3, r7
 8002352:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002356:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
 800235a:	f7ff fe8f 	bl	800207c <HAL_RCC_GetSysClockFreq>
 800235e:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
 8002360:	4b0c      	ldr	r3, [pc, #48]	@ (8002394 <HAL_RCC_GetHCLKFreq+0x4c>)
 8002362:	69db      	ldr	r3, [r3, #28]
 8002364:	f003 030f 	and.w	r3, r3, #15
 8002368:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	2b07      	cmp	r3, #7
 800236e:	d909      	bls.n	8002384 <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	3b08      	subs	r3, #8
 8002374:	3310      	adds	r3, #16
 8002376:	443b      	add	r3, r7
 8002378:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800237c:	461a      	mov	r2, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	40d3      	lsrs	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
 8002384:	68fb      	ldr	r3, [r7, #12]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	08008c80 	.word	0x08008c80
 8002394:	58024400 	.word	0x58024400

08002398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK1 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 800239e:	f7ff ffd3 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 80023a2:	6078      	str	r0, [r7, #4]
  /* APB1 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE1) >> RCC_APBCFGR_PPRE1_Pos;
 80023a4:	4b09      	ldr	r3, [pc, #36]	@ (80023cc <HAL_RCC_GetPCLK1Freq+0x34>)
 80023a6:	6a1b      	ldr	r3, [r3, #32]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	2b03      	cmp	r3, #3
 80023b2:	d905      	bls.n	80023c0 <HAL_RCC_GetPCLK1Freq+0x28>
  {
    clock = clock >> (prescaler - 3U);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	3b03      	subs	r3, #3
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	fa22 f303 	lsr.w	r3, r2, r3
 80023be:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 80023c0:	687b      	ldr	r3, [r7, #4]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	58024400 	.word	0x58024400

080023d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK2 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 80023d6:	f7ff ffb7 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 80023da:	6078      	str	r0, [r7, #4]
  /* APB2 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE2) >> RCC_APBCFGR_PPRE2_Pos;
 80023dc:	4b09      	ldr	r3, [pc, #36]	@ (8002404 <HAL_RCC_GetPCLK2Freq+0x34>)
 80023de:	6a1b      	ldr	r3, [r3, #32]
 80023e0:	091b      	lsrs	r3, r3, #4
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	2b03      	cmp	r3, #3
 80023ec:	d905      	bls.n	80023fa <HAL_RCC_GetPCLK2Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	3b03      	subs	r3, #3
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	fa22 f303 	lsr.w	r3, r2, r3
 80023f8:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 80023fa:	687b      	ldr	r3, [r7, #4]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	58024400 	.word	0x58024400

08002408 <HAL_RCC_GetPCLK4Freq>:
  * @note   Each time PCLK4 changes, this function must be called to update the
  *         right PCLK4 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK4 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK4Freq(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK4 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 800240e:	f7ff ff9b 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 8002412:	6078      	str	r0, [r7, #4]
  /* APB4 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE4) >> RCC_APBCFGR_PPRE4_Pos;
 8002414:	4b09      	ldr	r3, [pc, #36]	@ (800243c <HAL_RCC_GetPCLK4Freq+0x34>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	0a1b      	lsrs	r3, r3, #8
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	2b03      	cmp	r3, #3
 8002424:	d905      	bls.n	8002432 <HAL_RCC_GetPCLK4Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	3b03      	subs	r3, #3
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	fa22 f303 	lsr.w	r3, r2, r3
 8002430:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 8002432:	687b      	ldr	r3, [r7, #4]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	58024400 	.word	0x58024400

08002440 <HAL_RCC_GetPLL1QFreq>:
/**
  * @brief  Return the PLL1Q frequency.
  * @retval PLL1Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1QFreq(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL1Q divider */
  pllq = ((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVQ) >> RCC_PLL1DIVR1_DIVQ_Pos) + 1U;
 8002446:	4b08      	ldr	r3, [pc, #32]	@ (8002468 <HAL_RCC_GetPLL1QFreq+0x28>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244a:	0c1b      	lsrs	r3, r3, #16
 800244c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002450:	3301      	adds	r3, #1
 8002452:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1Q one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllq);
 8002454:	f000 fa28 	bl	80028a8 <RCC_PLL1_GetVCOOutputFreq>
 8002458:	4602      	mov	r2, r0
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002460:	4618      	mov	r0, r3
 8002462:	3708      	adds	r7, #8
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	58024400 	.word	0x58024400

0800246c <HAL_RCC_GetPLL2PFreq>:
/**
  * @brief  Return the PLL2P frequency.
  * @retval PLL2P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2PFreq(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL2P divider */
  pllp = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVP) >> RCC_PLL2DIVR1_DIVP_Pos) + 1U;
 8002472:	4b08      	ldr	r3, [pc, #32]	@ (8002494 <HAL_RCC_GetPLL2PFreq+0x28>)
 8002474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002476:	0a5b      	lsrs	r3, r3, #9
 8002478:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800247c:	3301      	adds	r3, #1
 800247e:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2P one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllp);
 8002480:	f000 fa98 	bl	80029b4 <RCC_PLL2_GetVCOOutputFreq>
 8002484:	4602      	mov	r2, r0
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800248c:	4618      	mov	r0, r3
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	58024400 	.word	0x58024400

08002498 <HAL_RCC_GetPLL2QFreq>:
/**
  * @brief  Return the PLL2Q frequency.
  * @retval PLL2Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2QFreq(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL2Q divider */
  pllq = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVQ) >> RCC_PLL2DIVR1_DIVQ_Pos) + 1U;
 800249e:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <HAL_RCC_GetPLL2QFreq+0x28>)
 80024a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024a2:	0c1b      	lsrs	r3, r3, #16
 80024a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024a8:	3301      	adds	r3, #1
 80024aa:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2Q one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllq);
 80024ac:	f000 fa82 	bl	80029b4 <RCC_PLL2_GetVCOOutputFreq>
 80024b0:	4602      	mov	r2, r0
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	58024400 	.word	0x58024400

080024c4 <HAL_RCC_GetPLL2RFreq>:
/**
  * @brief  Return the PLL2R frequency.
  * @retval PLL2R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2RFreq(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL2R divider */
  pllr = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVR) >> RCC_PLL2DIVR1_DIVR_Pos) + 1U;
 80024ca:	4b08      	ldr	r3, [pc, #32]	@ (80024ec <HAL_RCC_GetPLL2RFreq+0x28>)
 80024cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ce:	0e1b      	lsrs	r3, r3, #24
 80024d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024d4:	3301      	adds	r3, #1
 80024d6:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllr);
 80024d8:	f000 fa6c 	bl	80029b4 <RCC_PLL2_GetVCOOutputFreq>
 80024dc:	4602      	mov	r2, r0
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	58024400 	.word	0x58024400

080024f0 <HAL_RCC_GetPLL2SFreq>:
/**
  * @brief  Return the PLL2S frequency.
  * @retval PLL2S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2SFreq(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL2S divider */
  plls = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVS) >> RCC_PLL2DIVR2_DIVS_Pos) + 1U;
 80024f6:	4b08      	ldr	r3, [pc, #32]	@ (8002518 <HAL_RCC_GetPLL2SFreq+0x28>)
 80024f8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	3301      	adds	r3, #1
 8002502:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / plls);
 8002504:	f000 fa56 	bl	80029b4 <RCC_PLL2_GetVCOOutputFreq>
 8002508:	4602      	mov	r2, r0
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002510:	4618      	mov	r0, r3
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	58024400 	.word	0x58024400

0800251c <HAL_RCC_GetPLL2TFreq>:
/**
  * @brief  Return the PLL2T frequency.
  * @retval PLL2T frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2TFreq(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
  uint32_t pllt;

  /* PLL2T divider */
  pllt = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVT) >> RCC_PLL2DIVR2_DIVT_Pos) + 1U;
 8002522:	4b09      	ldr	r3, [pc, #36]	@ (8002548 <HAL_RCC_GetPLL2TFreq+0x2c>)
 8002524:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002528:	0a1b      	lsrs	r3, r3, #8
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	3301      	adds	r3, #1
 8002530:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2T one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllt);
 8002532:	f000 fa3f 	bl	80029b4 <RCC_PLL2_GetVCOOutputFreq>
 8002536:	4602      	mov	r2, r0
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800253e:	4618      	mov	r0, r3
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	58024400 	.word	0x58024400

0800254c <HAL_RCC_GetPLL3PFreq>:
/**
  * @brief  Return the PLL3P frequency.
  * @retval PLL3P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3PFreq(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL3P divider */
  pllp = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVP) >> RCC_PLL3DIVR1_DIVP_Pos) + 1U;
 8002552:	4b08      	ldr	r3, [pc, #32]	@ (8002574 <HAL_RCC_GetPLL3PFreq+0x28>)
 8002554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002556:	0a5b      	lsrs	r3, r3, #9
 8002558:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800255c:	3301      	adds	r3, #1
 800255e:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3P one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllp);
 8002560:	f000 faae 	bl	8002ac0 <RCC_PLL3_GetVCOOutputFreq>
 8002564:	4602      	mov	r2, r0
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800256c:	4618      	mov	r0, r3
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	58024400 	.word	0x58024400

08002578 <HAL_RCC_GetPLL3QFreq>:
/**
  * @brief  Return the PLL3Q frequency.
  * @retval PLL3Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3QFreq(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL3Q divider */
  pllq = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVQ) >> RCC_PLL3DIVR1_DIVQ_Pos) + 1U;
 800257e:	4b08      	ldr	r3, [pc, #32]	@ (80025a0 <HAL_RCC_GetPLL3QFreq+0x28>)
 8002580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002582:	0c1b      	lsrs	r3, r3, #16
 8002584:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002588:	3301      	adds	r3, #1
 800258a:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3Q one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllq);
 800258c:	f000 fa98 	bl	8002ac0 <RCC_PLL3_GetVCOOutputFreq>
 8002590:	4602      	mov	r2, r0
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002598:	4618      	mov	r0, r3
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	58024400 	.word	0x58024400

080025a4 <HAL_RCC_GetPLL3RFreq>:
/**
  * @brief  Return the PLL3R frequency.
  * @retval PLL3R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3RFreq(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL3R divider */
  pllr = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVR) >> RCC_PLL3DIVR1_DIVR_Pos) + 1U;
 80025aa:	4b08      	ldr	r3, [pc, #32]	@ (80025cc <HAL_RCC_GetPLL3RFreq+0x28>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	0e1b      	lsrs	r3, r3, #24
 80025b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025b4:	3301      	adds	r3, #1
 80025b6:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3R one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllr);
 80025b8:	f000 fa82 	bl	8002ac0 <RCC_PLL3_GetVCOOutputFreq>
 80025bc:	4602      	mov	r2, r0
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	58024400 	.word	0x58024400

080025d0 <HAL_RCC_GetPLL3SFreq>:
/**
  * @brief  Return the PLL3S frequency.
  * @retval PLL3S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3SFreq(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL3S divider */
  plls = ((RCC->PLL3DIVR2 & RCC_PLL3DIVR2_DIVS) >> RCC_PLL3DIVR2_DIVS_Pos) + 1U;
 80025d6:	4b08      	ldr	r3, [pc, #32]	@ (80025f8 <HAL_RCC_GetPLL3SFreq+0x28>)
 80025d8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80025dc:	f003 0307 	and.w	r3, r3, #7
 80025e0:	3301      	adds	r3, #1
 80025e2:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3S one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / plls);
 80025e4:	f000 fa6c 	bl	8002ac0 <RCC_PLL3_GetVCOOutputFreq>
 80025e8:	4602      	mov	r2, r0
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	58024400 	.word	0x58024400

080025fc <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08a      	sub	sp, #40	@ 0x28
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
 8002606:	2300      	movs	r3, #0
 8002608:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	00da      	lsls	r2, r3, #3
 8002610:	4b9a      	ldr	r3, [pc, #616]	@ (800287c <RCC_PLL_Config+0x280>)
 8002612:	4413      	add	r3, r2
 8002614:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	009a      	lsls	r2, r3, #2
 800261a:	4b99      	ldr	r3, [pc, #612]	@ (8002880 <RCC_PLL_Config+0x284>)
 800261c:	4413      	add	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
 8002620:	4b98      	ldr	r3, [pc, #608]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002622:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	4613      	mov	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	4413      	add	r3, r2
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	4413      	add	r3, r2
 8002630:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	4a92      	ldr	r2, [pc, #584]	@ (8002884 <RCC_PLL_Config+0x288>)
 800263c:	400b      	ands	r3, r1
 800263e:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 8002640:	4b90      	ldr	r3, [pc, #576]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800264c:	fa01 f303 	lsl.w	r3, r1, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	498c      	ldr	r1, [pc, #560]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002654:	4013      	ands	r3, r2
 8002656:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002658:	f7fe fba6 	bl	8000da8 <HAL_GetTick>
 800265c:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 800265e:	e008      	b.n	8002672 <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002660:	f7fe fba2 	bl	8000da8 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b32      	cmp	r3, #50	@ 0x32
 800266c:	d901      	bls.n	8002672 <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e0ff      	b.n	8002872 <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 8002672:	4b84      	ldr	r3, [pc, #528]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800267e:	fa01 f303 	lsl.w	r3, r1, r3
 8002682:	4013      	ands	r3, r2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d1eb      	bne.n	8002660 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b02      	cmp	r3, #2
 800268e:	f040 80dd 	bne.w	800284c <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d109      	bne.n	80026b2 <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 800269e:	4b79      	ldr	r3, [pc, #484]	@ (8002884 <RCC_PLL_Config+0x288>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	08db      	lsrs	r3, r3, #3
 80026a4:	f003 0303 	and.w	r3, r3, #3
 80026a8:	4a77      	ldr	r2, [pc, #476]	@ (8002888 <RCC_PLL_Config+0x28c>)
 80026aa:	fa22 f303 	lsr.w	r3, r2, r3
 80026ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80026b0:	e007      	b.n	80026c2 <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d102      	bne.n	80026be <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
 80026b8:	4b74      	ldr	r3, [pc, #464]	@ (800288c <RCC_PLL_Config+0x290>)
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80026bc:	e001      	b.n	80026c2 <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
 80026be:	4b74      	ldr	r3, [pc, #464]	@ (8002890 <RCC_PLL_Config+0x294>)
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80026cc:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
 80026ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d0:	4a70      	ldr	r2, [pc, #448]	@ (8002894 <RCC_PLL_Config+0x298>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d302      	bcc.n	80026dc <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
 80026d6:	2318      	movs	r3, #24
 80026d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80026da:	e00f      	b.n	80026fc <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
 80026dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026de:	4a6e      	ldr	r2, [pc, #440]	@ (8002898 <RCC_PLL_Config+0x29c>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d902      	bls.n	80026ea <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
 80026e4:	2310      	movs	r3, #16
 80026e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80026e8:	e008      	b.n	80026fc <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
 80026ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ec:	4a6b      	ldr	r2, [pc, #428]	@ (800289c <RCC_PLL_Config+0x2a0>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d902      	bls.n	80026f8 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
 80026f2:	2308      	movs	r3, #8
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80026f6:	e001      	b.n	80026fc <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
 80026f8:	2302      	movs	r3, #2
 80026fa:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	4613      	mov	r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	4413      	add	r3, r2
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4413      	add	r3, r2
 8002708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
 8002710:	4b5c      	ldr	r3, [pc, #368]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002712:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800271c:	fa01 f303 	lsl.w	r3, r1, r3
 8002720:	f043 0303 	orr.w	r3, r3, #3
 8002724:	43db      	mvns	r3, r3
 8002726:	401a      	ands	r2, r3
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	6899      	ldr	r1, [r3, #8]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	3304      	adds	r3, #4
 8002732:	4099      	lsls	r1, r3
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	430b      	orrs	r3, r1
 8002738:	4952      	ldr	r1, [pc, #328]	@ (8002884 <RCC_PLL_Config+0x288>)
 800273a:	4313      	orrs	r3, r2
 800273c:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
 800273e:	4b51      	ldr	r3, [pc, #324]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	429a      	cmp	r2, r3
 800274a:	d001      	beq.n	8002750 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e090      	b.n	8002872 <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
 8002750:	4b4c      	ldr	r3, [pc, #304]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002752:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	4613      	mov	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	4413      	add	r3, r2
 8002760:	221b      	movs	r2, #27
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	43db      	mvns	r3, r3
 8002768:	ea01 0203 	and.w	r2, r1, r3
 800276c:	4945      	ldr	r1, [pc, #276]	@ (8002884 <RCC_PLL_Config+0x288>)
 800276e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002770:	4313      	orrs	r3, r2
 8002772:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	1e5a      	subs	r2, r3, #1
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	3b01      	subs	r3, #1
 8002780:	025b      	lsls	r3, r3, #9
 8002782:	431a      	orrs	r2, r3
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	695b      	ldr	r3, [r3, #20]
 8002788:	3b01      	subs	r3, #1
 800278a:	041b      	lsls	r3, r3, #16
 800278c:	431a      	orrs	r2, r3
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	3b01      	subs	r3, #1
 8002794:	061b      	lsls	r3, r3, #24
 8002796:	431a      	orrs	r2, r3
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	1e5a      	subs	r2, r3, #1
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	6a1b      	ldr	r3, [r3, #32]
 80027a6:	3b01      	subs	r3, #1
 80027a8:	021b      	lsls	r3, r3, #8
 80027aa:	431a      	orrs	r2, r3
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d105      	bne.n	80027c2 <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
 80027b6:	4b33      	ldr	r3, [pc, #204]	@ (8002884 <RCC_PLL_Config+0x288>)
 80027b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ba:	4a32      	ldr	r2, [pc, #200]	@ (8002884 <RCC_PLL_Config+0x288>)
 80027bc:	f043 0320 	orr.w	r3, r3, #32
 80027c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d01c      	beq.n	8002804 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	00da      	lsls	r2, r3, #3
 80027ce:	4b34      	ldr	r3, [pc, #208]	@ (80028a0 <RCC_PLL_Config+0x2a4>)
 80027d0:	4413      	add	r3, r2
 80027d2:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	4b32      	ldr	r3, [pc, #200]	@ (80028a4 <RCC_PLL_Config+0x2a8>)
 80027da:	4013      	ands	r3, r2
 80027dc:	683a      	ldr	r2, [r7, #0]
 80027de:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80027e0:	00d2      	lsls	r2, r2, #3
 80027e2:	431a      	orrs	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
 80027e8:	4b26      	ldr	r3, [pc, #152]	@ (8002884 <RCC_PLL_Config+0x288>)
 80027ea:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	4613      	mov	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	4413      	add	r3, r2
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	4413      	add	r3, r2
 80027f8:	2201      	movs	r2, #1
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	4a21      	ldr	r2, [pc, #132]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002800:	430b      	orrs	r3, r1
 8002802:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 8002804:	4b1f      	ldr	r3, [pc, #124]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8002810:	fa01 f303 	lsl.w	r3, r1, r3
 8002814:	491b      	ldr	r1, [pc, #108]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002816:	4313      	orrs	r3, r2
 8002818:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800281a:	f7fe fac5 	bl	8000da8 <HAL_GetTick>
 800281e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 8002820:	e008      	b.n	8002834 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002822:	f7fe fac1 	bl	8000da8 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b32      	cmp	r3, #50	@ 0x32
 800282e:	d901      	bls.n	8002834 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e01e      	b.n	8002872 <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 8002834:	4b13      	ldr	r3, [pc, #76]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002840:	fa01 f303 	lsl.w	r3, r1, r3
 8002844:	4013      	ands	r3, r2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0eb      	beq.n	8002822 <RCC_PLL_Config+0x226>
 800284a:	e010      	b.n	800286e <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
 800284c:	4b0d      	ldr	r3, [pc, #52]	@ (8002884 <RCC_PLL_Config+0x288>)
 800284e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	3304      	adds	r3, #4
 8002856:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800285a:	fa01 f303 	lsl.w	r3, r1, r3
 800285e:	f043 0303 	orr.w	r3, r3, #3
 8002862:	43db      	mvns	r3, r3
 8002864:	4013      	ands	r3, r2
 8002866:	4a07      	ldr	r2, [pc, #28]	@ (8002884 <RCC_PLL_Config+0x288>)
 8002868:	f043 0303 	orr.w	r3, r3, #3
 800286c:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
 800286e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8002872:	4618      	mov	r0, r3
 8002874:	3728      	adds	r7, #40	@ 0x28
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	58024430 	.word	0x58024430
 8002880:	580244c0 	.word	0x580244c0
 8002884:	58024400 	.word	0x58024400
 8002888:	03d09000 	.word	0x03d09000
 800288c:	016e3600 	.word	0x016e3600
 8002890:	003d0900 	.word	0x003d0900
 8002894:	007a1200 	.word	0x007a1200
 8002898:	003d08ff 	.word	0x003d08ff
 800289c:	001e847f 	.word	0x001e847f
 80028a0:	58024434 	.word	0x58024434
 80028a4:	ffff0007 	.word	0xffff0007

080028a8 <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static uint32_t RCC_PLL1_GetVCOOutputFreq(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b089      	sub	sp, #36	@ 0x24
 80028ac:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL1 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 80028ae:	4b3c      	ldr	r3, [pc, #240]	@ (80029a0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80028b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b2:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL1DIVR1;
 80028b4:	4b3a      	ldr	r3, [pc, #232]	@ (80029a0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80028b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b8:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL1 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos;
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	091b      	lsrs	r3, r3, #4
 80028be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028c2:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL1DIVR1_DIVN) + 1U;
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ca:	3301      	adds	r3, #1
 80028cc:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <RCC_PLL1_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 80028d4:	2300      	movs	r3, #0
 80028d6:	e05c      	b.n	8002992 <RCC_PLL1_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
 80028d8:	4b31      	ldr	r3, [pc, #196]	@ (80029a0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80028da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d006      	beq.n	80028f2 <RCC_PLL1_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos;
 80028e4:	4b2e      	ldr	r3, [pc, #184]	@ (80029a0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80028e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028e8:	08db      	lsrs	r3, r3, #3
 80028ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80028ee:	61bb      	str	r3, [r7, #24]
 80028f0:	e001      	b.n	80028f6 <RCC_PLL1_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	f003 0303 	and.w	r3, r3, #3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d019      	beq.n	8002934 <RCC_PLL1_GetVCOOutputFreq+0x8c>
 8002900:	2b02      	cmp	r3, #2
 8002902:	d81d      	bhi.n	8002940 <RCC_PLL1_GetVCOOutputFreq+0x98>
 8002904:	2b00      	cmp	r3, #0
 8002906:	d002      	beq.n	800290e <RCC_PLL1_GetVCOOutputFreq+0x66>
 8002908:	2b01      	cmp	r3, #1
 800290a:	d016      	beq.n	800293a <RCC_PLL1_GetVCOOutputFreq+0x92>
 800290c:	e018      	b.n	8002940 <RCC_PLL1_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800290e:	4b24      	ldr	r3, [pc, #144]	@ (80029a0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0320 	and.w	r3, r3, #32
 8002916:	2b00      	cmp	r3, #0
 8002918:	d009      	beq.n	800292e <RCC_PLL1_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 800291a:	4b21      	ldr	r3, [pc, #132]	@ (80029a0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	08db      	lsrs	r3, r3, #3
 8002920:	f003 0303 	and.w	r3, r3, #3
 8002924:	4a1f      	ldr	r2, [pc, #124]	@ (80029a4 <RCC_PLL1_GetVCOOutputFreq+0xfc>)
 8002926:	fa22 f303 	lsr.w	r3, r2, r3
 800292a:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 800292c:	e00b      	b.n	8002946 <RCC_PLL1_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 800292e:	2300      	movs	r3, #0
 8002930:	61fb      	str	r3, [r7, #28]
      break;
 8002932:	e008      	b.n	8002946 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 8002934:	4b1c      	ldr	r3, [pc, #112]	@ (80029a8 <RCC_PLL1_GetVCOOutputFreq+0x100>)
 8002936:	61fb      	str	r3, [r7, #28]
      break;
 8002938:	e005      	b.n	8002946 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL1 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 800293a:	4b1c      	ldr	r3, [pc, #112]	@ (80029ac <RCC_PLL1_GetVCOOutputFreq+0x104>)
 800293c:	61fb      	str	r3, [r7, #28]
      break;
 800293e:	e002      	b.n	8002946 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 8002940:	2300      	movs	r3, #0
 8002942:	61fb      	str	r3, [r7, #28]
      break;
 8002944:	bf00      	nop
  }
  
  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	ee07 3a90 	vmov	s15, r3
 800294c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	ee07 3a90 	vmov	s15, r3
 8002956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800295a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	ee07 3a90 	vmov	s15, r3
 8002964:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	ee07 3a90 	vmov	s15, r3
 800296e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8002972:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 80029b0 <RCC_PLL1_GetVCOOutputFreq+0x108>
 8002976:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800297a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800297e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002982:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 8002986:	edd7 7a01 	vldr	s15, [r7, #4]
 800298a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800298e:	ee17 3a90 	vmov	r3, s15
}
 8002992:	4618      	mov	r0, r3
 8002994:	3724      	adds	r7, #36	@ 0x24
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	58024400 	.word	0x58024400
 80029a4:	03d09000 	.word	0x03d09000
 80029a8:	016e3600 	.word	0x016e3600
 80029ac:	003d0900 	.word	0x003d0900
 80029b0:	46000000 	.word	0x46000000

080029b4 <RCC_PLL2_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_PLL2_GetVCOOutputFreq(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b089      	sub	sp, #36	@ 0x24
 80029b8:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL2 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 80029ba:	4b3c      	ldr	r3, [pc, #240]	@ (8002aac <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80029bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029be:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL2DIVR1;
 80029c0:	4b3a      	ldr	r3, [pc, #232]	@ (8002aac <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80029c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c4:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL2 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos;
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	0b1b      	lsrs	r3, r3, #12
 80029ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029ce:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL2DIVR1_DIVN) + 1U;
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029d6:	3301      	adds	r3, #1
 80029d8:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d101      	bne.n	80029e4 <RCC_PLL2_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	e05c      	b.n	8002a9e <RCC_PLL2_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) != 0U)
 80029e4:	4b31      	ldr	r3, [pc, #196]	@ (8002aac <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80029e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d006      	beq.n	80029fe <RCC_PLL2_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN) >> RCC_PLL2FRACR_FRACN_Pos;
 80029f0:	4b2e      	ldr	r3, [pc, #184]	@ (8002aac <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80029f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029f4:	08db      	lsrs	r3, r3, #3
 80029f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80029fa:	61bb      	str	r3, [r7, #24]
 80029fc:	e001      	b.n	8002a02 <RCC_PLL2_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 80029fe:	2300      	movs	r3, #0
 8002a00:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d019      	beq.n	8002a40 <RCC_PLL2_GetVCOOutputFreq+0x8c>
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d81d      	bhi.n	8002a4c <RCC_PLL2_GetVCOOutputFreq+0x98>
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d002      	beq.n	8002a1a <RCC_PLL2_GetVCOOutputFreq+0x66>
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d016      	beq.n	8002a46 <RCC_PLL2_GetVCOOutputFreq+0x92>
 8002a18:	e018      	b.n	8002a4c <RCC_PLL2_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL2 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8002a1a:	4b24      	ldr	r3, [pc, #144]	@ (8002aac <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0320 	and.w	r3, r3, #32
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d009      	beq.n	8002a3a <RCC_PLL2_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8002a26:	4b21      	ldr	r3, [pc, #132]	@ (8002aac <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	08db      	lsrs	r3, r3, #3
 8002a2c:	f003 0303 	and.w	r3, r3, #3
 8002a30:	4a1f      	ldr	r2, [pc, #124]	@ (8002ab0 <RCC_PLL2_GetVCOOutputFreq+0xfc>)
 8002a32:	fa22 f303 	lsr.w	r3, r2, r3
 8002a36:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 8002a38:	e00b      	b.n	8002a52 <RCC_PLL2_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	61fb      	str	r3, [r7, #28]
      break;
 8002a3e:	e008      	b.n	8002a52 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL2 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 8002a40:	4b1c      	ldr	r3, [pc, #112]	@ (8002ab4 <RCC_PLL2_GetVCOOutputFreq+0x100>)
 8002a42:	61fb      	str	r3, [r7, #28]
      break;
 8002a44:	e005      	b.n	8002a52 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL2 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 8002a46:	4b1c      	ldr	r3, [pc, #112]	@ (8002ab8 <RCC_PLL2_GetVCOOutputFreq+0x104>)
 8002a48:	61fb      	str	r3, [r7, #28]
      break;
 8002a4a:	e002      	b.n	8002a52 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61fb      	str	r3, [r7, #28]
      break;
 8002a50:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	ee07 3a90 	vmov	s15, r3
 8002a58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	ee07 3a90 	vmov	s15, r3
 8002a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	ee07 3a90 	vmov	s15, r3
 8002a70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	ee07 3a90 	vmov	s15, r3
 8002a7a:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8002a7e:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 8002abc <RCC_PLL2_GetVCOOutputFreq+0x108>
 8002a82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a8e:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 8002a92:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a9a:	ee17 3a90 	vmov	r3, s15
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3724      	adds	r7, #36	@ 0x24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	58024400 	.word	0x58024400
 8002ab0:	03d09000 	.word	0x03d09000
 8002ab4:	016e3600 	.word	0x016e3600
 8002ab8:	003d0900 	.word	0x003d0900
 8002abc:	46000000 	.word	0x46000000

08002ac0 <RCC_PLL3_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL3 VCO output frequency
  * @retval Value of PLL3 VCO output frequency
  */
static uint32_t RCC_PLL3_GetVCOOutputFreq(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b089      	sub	sp, #36	@ 0x24
 8002ac4:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL3 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 8002ac6:	4b3c      	ldr	r3, [pc, #240]	@ (8002bb8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8002ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aca:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL3DIVR1;
 8002acc:	4b3a      	ldr	r3, [pc, #232]	@ (8002bb8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8002ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad0:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL3 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos;
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	0d1b      	lsrs	r3, r3, #20
 8002ad6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ada:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL3DIVR1_DIVN) + 1U;
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d101      	bne.n	8002af0 <RCC_PLL3_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	e05c      	b.n	8002baa <RCC_PLL3_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) != 0U)
 8002af0:	4b31      	ldr	r3, [pc, #196]	@ (8002bb8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8002af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d006      	beq.n	8002b0a <RCC_PLL3_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN) >> RCC_PLL3FRACR_FRACN_Pos;
 8002afc:	4b2e      	ldr	r3, [pc, #184]	@ (8002bb8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8002afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b00:	08db      	lsrs	r3, r3, #3
 8002b02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b06:	61bb      	str	r3, [r7, #24]
 8002b08:	e001      	b.n	8002b0e <RCC_PLL3_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	f003 0303 	and.w	r3, r3, #3
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d019      	beq.n	8002b4c <RCC_PLL3_GetVCOOutputFreq+0x8c>
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d81d      	bhi.n	8002b58 <RCC_PLL3_GetVCOOutputFreq+0x98>
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d002      	beq.n	8002b26 <RCC_PLL3_GetVCOOutputFreq+0x66>
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d016      	beq.n	8002b52 <RCC_PLL3_GetVCOOutputFreq+0x92>
 8002b24:	e018      	b.n	8002b58 <RCC_PLL3_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL3 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8002b26:	4b24      	ldr	r3, [pc, #144]	@ (8002bb8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0320 	and.w	r3, r3, #32
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d009      	beq.n	8002b46 <RCC_PLL3_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8002b32:	4b21      	ldr	r3, [pc, #132]	@ (8002bb8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	08db      	lsrs	r3, r3, #3
 8002b38:	f003 0303 	and.w	r3, r3, #3
 8002b3c:	4a1f      	ldr	r2, [pc, #124]	@ (8002bbc <RCC_PLL3_GetVCOOutputFreq+0xfc>)
 8002b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b42:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 8002b44:	e00b      	b.n	8002b5e <RCC_PLL3_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 8002b46:	2300      	movs	r3, #0
 8002b48:	61fb      	str	r3, [r7, #28]
      break;
 8002b4a:	e008      	b.n	8002b5e <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL3 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 8002b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8002bc0 <RCC_PLL3_GetVCOOutputFreq+0x100>)
 8002b4e:	61fb      	str	r3, [r7, #28]
      break;
 8002b50:	e005      	b.n	8002b5e <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL3 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 8002b52:	4b1c      	ldr	r3, [pc, #112]	@ (8002bc4 <RCC_PLL3_GetVCOOutputFreq+0x104>)
 8002b54:	61fb      	str	r3, [r7, #28]
      break;
 8002b56:	e002      	b.n	8002b5e <RCC_PLL3_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	61fb      	str	r3, [r7, #28]
      break;
 8002b5c:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	ee07 3a90 	vmov	s15, r3
 8002b64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	ee07 3a90 	vmov	s15, r3
 8002b7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	ee07 3a90 	vmov	s15, r3
 8002b86:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8002b8a:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 8002bc8 <RCC_PLL3_GetVCOOutputFreq+0x108>
 8002b8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b9a:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 8002b9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ba2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ba6:	ee17 3a90 	vmov	r3, s15
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3724      	adds	r7, #36	@ 0x24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	58024400 	.word	0x58024400
 8002bbc:	03d09000 	.word	0x03d09000
 8002bc0:	016e3600 	.word	0x016e3600
 8002bc4:	003d0900 	.word	0x003d0900
 8002bc8:	46000000 	.word	0x46000000

08002bcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002bd8:	2300      	movs	r3, #0
 8002bda:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 8081 	beq.w	8002cec <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bea:	4b8c      	ldr	r3, [pc, #560]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bf2:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d029      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x82>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d022      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c08:	4b85      	ldr	r3, [pc, #532]	@ (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a84      	ldr	r2, [pc, #528]	@ (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002c0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c12:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002c14:	4b82      	ldr	r3, [pc, #520]	@ (8002e20 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d102      	bne.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	75fb      	strb	r3, [r7, #23]
 8002c24:	e013      	b.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c26:	4b7d      	ldr	r3, [pc, #500]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c2e:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c30:	4b7a      	ldr	r3, [pc, #488]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c34:	4a79      	ldr	r2, [pc, #484]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c3a:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c3c:	4b77      	ldr	r3, [pc, #476]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c40:	4a76      	ldr	r2, [pc, #472]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c46:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
 8002c48:	4a74      	ldr	r2, [pc, #464]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
 8002c4e:	7dfb      	ldrb	r3, [r7, #23]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d149      	bne.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c5c:	d115      	bne.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5e:	f7fe f8a3 	bl	8000da8 <HAL_GetTick>
 8002c62:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c64:	e00b      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c66:	f7fe f89f 	bl	8000da8 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d902      	bls.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	75fb      	strb	r3, [r7, #23]
            break;
 8002c7c:	e005      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c7e:	4b67      	ldr	r3, [pc, #412]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d0ed      	beq.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
 8002c8a:	7dfb      	ldrb	r3, [r7, #23]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d128      	bne.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c94:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d00c      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8002c9c:	4b5f      	ldr	r3, [pc, #380]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002c9e:	691b      	ldr	r3, [r3, #16]
 8002ca0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ca8:	0919      	lsrs	r1, r3, #4
 8002caa:	4b5e      	ldr	r3, [pc, #376]	@ (8002e24 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002cac:	400b      	ands	r3, r1
 8002cae:	495b      	ldr	r1, [pc, #364]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	610b      	str	r3, [r1, #16]
 8002cb4:	e005      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8002cb6:	4b59      	ldr	r3, [pc, #356]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	4a58      	ldr	r2, [pc, #352]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002cbc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002cc0:	6113      	str	r3, [r2, #16]
 8002cc2:	4b56      	ldr	r3, [pc, #344]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002cc4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cce:	4953      	ldr	r1, [pc, #332]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
 8002cd4:	4b51      	ldr	r3, [pc, #324]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cd8:	4a50      	ldr	r2, [pc, #320]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002cda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cde:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ce0:	e004      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ce2:	7dfb      	ldrb	r3, [r7, #23]
 8002ce4:	75bb      	strb	r3, [r7, #22]
 8002ce6:	e001      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ce8:	7dfb      	ldrb	r3, [r7, #23]
 8002cea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d030      	beq.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2b03      	cmp	r3, #3
 8002cfe:	d819      	bhi.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002d00:	a201      	add	r2, pc, #4	@ (adr r2, 8002d08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d06:	bf00      	nop
 8002d08:	08002d3b 	.word	0x08002d3b
 8002d0c:	08002d19 	.word	0x08002d19
 8002d10:	08002d27 	.word	0x08002d27
 8002d14:	08002d3b 	.word	0x08002d3b
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8002d18:	4b40      	ldr	r3, [pc, #256]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1c:	4a3f      	ldr	r2, [pc, #252]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d22:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8002d24:	e00a      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 8002d26:	4b3d      	ldr	r3, [pc, #244]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2a:	4a3c      	ldr	r2, [pc, #240]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d30:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8002d32:	e003      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	75fb      	strb	r3, [r7, #23]
        break;
 8002d38:	e000      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
 8002d3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d3c:	7dfb      	ldrb	r3, [r7, #23]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d109      	bne.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002d42:	4b36      	ldr	r3, [pc, #216]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d46:	f023 0203 	bic.w	r2, r3, #3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	4933      	ldr	r1, [pc, #204]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002d54:	e001      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d56:	7dfb      	ldrb	r3, [r7, #23]
 8002d58:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d02a      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	2b20      	cmp	r3, #32
 8002d6c:	d00c      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
 8002d6e:	2b20      	cmp	r3, #32
 8002d70:	d811      	bhi.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d012      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8002d76:	2b10      	cmp	r3, #16
 8002d78:	d10d      	bne.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8002d7a:	4b28      	ldr	r3, [pc, #160]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d7e:	4a27      	ldr	r2, [pc, #156]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d80:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002d84:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 8002d86:	e00a      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8002d88:	4b24      	ldr	r3, [pc, #144]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d8c:	4a23      	ldr	r2, [pc, #140]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002d8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d92:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 8002d94:	e003      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	75fb      	strb	r3, [r7, #23]
        break;
 8002d9a:	e000      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
 8002d9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d9e:	7dfb      	ldrb	r3, [r7, #23]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d109      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
 8002da4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	491a      	ldr	r1, [pc, #104]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002db6:	e001      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002db8:	7dfb      	ldrb	r3, [r7, #23]
 8002dba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0304 	and.w	r3, r3, #4
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d031      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	2b80      	cmp	r3, #128	@ 0x80
 8002dce:	d00c      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002dd0:	2b80      	cmp	r3, #128	@ 0x80
 8002dd2:	d811      	bhi.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d012      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x232>
 8002dd8:	2b40      	cmp	r3, #64	@ 0x40
 8002dda:	d10d      	bne.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8002ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de0:	4a0e      	ldr	r2, [pc, #56]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002de2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002de6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 8002de8:	e00a      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8002dea:	4b0c      	ldr	r3, [pc, #48]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dee:	4a0b      	ldr	r2, [pc, #44]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002df0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002df4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 8002df6:	e003      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	75fb      	strb	r3, [r7, #23]
        break;
 8002dfc:	e000      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
 8002dfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e00:	7dfb      	ldrb	r3, [r7, #23]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d110      	bne.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
 8002e06:	4b05      	ldr	r3, [pc, #20]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e0a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	4902      	ldr	r1, [pc, #8]	@ (8002e1c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002e18:	e008      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x260>
 8002e1a:	bf00      	nop
 8002e1c:	58024400 	.word	0x58024400
 8002e20:	58024800 	.word	0x58024800
 8002e24:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e28:	7dfb      	ldrb	r3, [r7, #23]
 8002e2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0308 	and.w	r3, r3, #8
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d008      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002e38:	4b93      	ldr	r3, [pc, #588]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002e3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e3c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	691b      	ldr	r3, [r3, #16]
 8002e44:	4990      	ldr	r1, [pc, #576]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d026      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8002e5e:	2b04      	cmp	r3, #4
 8002e60:	d007      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002e62:	e00d      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8002e64:	4b88      	ldr	r3, [pc, #544]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e68:	4a87      	ldr	r2, [pc, #540]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002e6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002e6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 8002e70:	e009      	b.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8002e72:	4b85      	ldr	r3, [pc, #532]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e76:	4a84      	ldr	r2, [pc, #528]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002e78:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 8002e7e:	e002      	b.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	75fb      	strb	r3, [r7, #23]
        break;
 8002e84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e86:	7dfb      	ldrb	r3, [r7, #23]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d109      	bne.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
 8002e8c:	4b7e      	ldr	r3, [pc, #504]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e90:	f023 0204 	bic.w	r2, r3, #4
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e98:	497b      	ldr	r1, [pc, #492]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002e9e:	e001      	b.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ea0:	7dfb      	ldrb	r3, [r7, #23]
 8002ea2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0310 	and.w	r3, r3, #16
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d02e      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	695b      	ldr	r3, [r3, #20]
 8002eb4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002eb8:	d019      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x322>
 8002eba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ebe:	d813      	bhi.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x300>
 8002ec4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ec8:	d007      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8002eca:	e00d      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002ecc:	4b6e      	ldr	r3, [pc, #440]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed0:	4a6d      	ldr	r2, [pc, #436]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002ed2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ed6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 8002ed8:	e00a      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8002eda:	4b6b      	ldr	r3, [pc, #428]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ede:	4a6a      	ldr	r2, [pc, #424]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002ee0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002ee4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 8002ee6:	e003      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	75fb      	strb	r3, [r7, #23]
        break;
 8002eec:	e000      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
 8002eee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ef0:	7dfb      	ldrb	r3, [r7, #23]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d109      	bne.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ef6:	4b64      	ldr	r3, [pc, #400]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002efa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	4961      	ldr	r1, [pc, #388]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002f08:	e001      	b.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f0a:	7dfb      	ldrb	r3, [r7, #23]
 8002f0c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0320 	and.w	r3, r3, #32
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d03f      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8002f22:	d02a      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8002f24:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8002f28:	d824      	bhi.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002f2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f2e:	d024      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8002f30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f34:	d81e      	bhi.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002f36:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002f3a:	d01e      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8002f3c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002f40:	d818      	bhi.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002f42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f46:	d00e      	beq.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8002f48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f4c:	d812      	bhi.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d013      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8002f52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f56:	d10d      	bne.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002f58:	4b4b      	ldr	r3, [pc, #300]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5c:	4a4a      	ldr	r2, [pc, #296]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002f5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f62:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8002f64:	e00a      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8002f66:	4b48      	ldr	r3, [pc, #288]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f6a:	4a47      	ldr	r2, [pc, #284]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002f6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002f70:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8002f72:	e003      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	75fb      	strb	r3, [r7, #23]
        break;
 8002f78:	e000      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
 8002f7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f7c:	7dfb      	ldrb	r3, [r7, #23]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d109      	bne.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
 8002f82:	4b41      	ldr	r3, [pc, #260]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f86:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	493e      	ldr	r1, [pc, #248]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8002f94:	e001      	b.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f96:	7dfb      	ldrb	r3, [r7, #23]
 8002f98:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d008      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002fa6:	4b38      	ldr	r3, [pc, #224]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002faa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	4935      	ldr	r1, [pc, #212]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d008      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
 8002fc4:	4b30      	ldr	r3, [pc, #192]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002fc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fc8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a1b      	ldr	r3, [r3, #32]
 8002fd0:	492d      	ldr	r1, [pc, #180]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d020      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00c      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x438>
 8002fea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fee:	d106      	bne.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
 8002ff0:	4b25      	ldr	r3, [pc, #148]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff4:	4a24      	ldr	r2, [pc, #144]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8002ff6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002ffa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
 8002ffc:	e003      	b.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	75fb      	strb	r3, [r7, #23]
        break;
 8003002:	e000      	b.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
 8003004:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003006:	7dfb      	ldrb	r3, [r7, #23]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d109      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
 800300c:	4b1e      	ldr	r3, [pc, #120]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800300e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003010:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	491b      	ldr	r1, [pc, #108]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800301a:	4313      	orrs	r3, r2
 800301c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800301e:	e001      	b.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003020:	7dfb      	ldrb	r3, [r7, #23]
 8003022:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800302c:	2b00      	cmp	r3, #0
 800302e:	d02f      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003034:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003038:	d00e      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800303a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800303e:	d812      	bhi.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8003040:	2b00      	cmp	r3, #0
 8003042:	d013      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8003044:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003048:	d10d      	bne.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 800304a:	4b0f      	ldr	r3, [pc, #60]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800304c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304e:	4a0e      	ldr	r2, [pc, #56]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003050:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003054:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003056:	e00a      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003058:	4b0b      	ldr	r3, [pc, #44]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800305a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800305c:	4a0a      	ldr	r2, [pc, #40]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800305e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003062:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003064:	e003      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	75fb      	strb	r3, [r7, #23]
        break;
 800306a:	e000      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
 800306c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800306e:	7dfb      	ldrb	r3, [r7, #23]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d10b      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003074:	4b04      	ldr	r3, [pc, #16]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003078:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	4901      	ldr	r1, [pc, #4]	@ (8003088 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003082:	4313      	orrs	r3, r2
 8003084:	650b      	str	r3, [r1, #80]	@ 0x50
 8003086:	e003      	b.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8003088:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800308c:	7dfb      	ldrb	r3, [r7, #23]
 800308e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003098:	2b00      	cmp	r3, #0
 800309a:	d02c      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030a4:	d017      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80030a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030aa:	d811      	bhi.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80030ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030b0:	d011      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80030b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030b6:	d80b      	bhi.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00c      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80030bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030c0:	d106      	bne.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80030c2:	4b97      	ldr	r3, [pc, #604]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80030c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c6:	4a96      	ldr	r2, [pc, #600]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80030c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80030cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
 80030ce:	e003      	b.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	75fb      	strb	r3, [r7, #23]
        break;
 80030d4:	e000      	b.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80030d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030d8:	7dfb      	ldrb	r3, [r7, #23]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d109      	bne.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
 80030de:	4b90      	ldr	r3, [pc, #576]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80030e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030e2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ea:	498d      	ldr	r1, [pc, #564]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	650b      	str	r3, [r1, #80]	@ 0x50
 80030f0:	e001      	b.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030f2:	7dfb      	ldrb	r3, [r7, #23]
 80030f4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d02c      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003106:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800310a:	d017      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x570>
 800310c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003110:	d811      	bhi.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8003112:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003116:	d011      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8003118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800311c:	d80b      	bhi.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00c      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8003122:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003126:	d106      	bne.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003128:	4b7d      	ldr	r3, [pc, #500]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800312a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312c:	4a7c      	ldr	r2, [pc, #496]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800312e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003132:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
 8003134:	e003      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	75fb      	strb	r3, [r7, #23]
        break;
 800313a:	e000      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
 800313c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800313e:	7dfb      	ldrb	r3, [r7, #23]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d109      	bne.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
 8003144:	4b76      	ldr	r3, [pc, #472]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003148:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003150:	4973      	ldr	r1, [pc, #460]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003152:	4313      	orrs	r3, r2
 8003154:	650b      	str	r3, [r1, #80]	@ 0x50
 8003156:	e001      	b.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003158:	7dfb      	ldrb	r3, [r7, #23]
 800315a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d045      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800316c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003170:	d02a      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 8003172:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003176:	d824      	bhi.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8003178:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800317c:	d026      	beq.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x600>
 800317e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003182:	d81e      	bhi.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8003184:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003188:	d022      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800318a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800318e:	d818      	bhi.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8003190:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003194:	d00e      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8003196:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800319a:	d812      	bhi.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 800319c:	2b00      	cmp	r3, #0
 800319e:	d019      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80031a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031a4:	d10d      	bne.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80031a6:	4b5e      	ldr	r3, [pc, #376]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80031a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031aa:	4a5d      	ldr	r2, [pc, #372]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80031ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80031b2:	e010      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80031b4:	4b5a      	ldr	r3, [pc, #360]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80031b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b8:	4a59      	ldr	r2, [pc, #356]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80031ba:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80031be:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80031c0:	e009      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	75fb      	strb	r3, [r7, #23]
        break;
 80031c6:	e006      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80031c8:	bf00      	nop
 80031ca:	e004      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80031cc:	bf00      	nop
 80031ce:	e002      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80031d0:	bf00      	nop
 80031d2:	e000      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80031d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031d6:	7dfb      	ldrb	r3, [r7, #23]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d109      	bne.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031dc:	4b50      	ldr	r3, [pc, #320]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80031de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031e0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031e8:	494d      	ldr	r1, [pc, #308]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	650b      	str	r3, [r1, #80]	@ 0x50
 80031ee:	e001      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031f0:	7dfb      	ldrb	r3, [r7, #23]
 80031f2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d045      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003204:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003208:	d02a      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x694>
 800320a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800320e:	d824      	bhi.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8003210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003214:	d026      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x698>
 8003216:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800321a:	d81e      	bhi.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 800321c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003220:	d022      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x69c>
 8003222:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003226:	d818      	bhi.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8003228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800322c:	d00e      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x680>
 800322e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003232:	d812      	bhi.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8003234:	2b00      	cmp	r3, #0
 8003236:	d019      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
 8003238:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800323c:	d10d      	bne.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 800323e:	4b38      	ldr	r3, [pc, #224]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003242:	4a37      	ldr	r2, [pc, #220]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003248:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 800324a:	e010      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 800324c:	4b34      	ldr	r3, [pc, #208]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800324e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003250:	4a33      	ldr	r2, [pc, #204]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003252:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003256:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 8003258:	e009      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	75fb      	strb	r3, [r7, #23]
        break;
 800325e:	e006      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8003260:	bf00      	nop
 8003262:	e004      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8003264:	bf00      	nop
 8003266:	e002      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8003268:	bf00      	nop
 800326a:	e000      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 800326c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800326e:	7dfb      	ldrb	r3, [r7, #23]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d109      	bne.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
 8003274:	4b2a      	ldr	r3, [pc, #168]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003278:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003280:	4927      	ldr	r1, [pc, #156]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003282:	4313      	orrs	r3, r2
 8003284:	658b      	str	r3, [r1, #88]	@ 0x58
 8003286:	e001      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003288:	7dfb      	ldrb	r3, [r7, #23]
 800328a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d047      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800329c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80032a0:	d02a      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80032a2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80032a6:	d824      	bhi.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x726>
 80032a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032ac:	d026      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x730>
 80032ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032b2:	d81e      	bhi.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x726>
 80032b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80032b8:	d022      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x734>
 80032ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80032be:	d818      	bhi.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x726>
 80032c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032c4:	d00e      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x718>
 80032c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032ca:	d812      	bhi.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x726>
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d019      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x738>
 80032d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032d4:	d10d      	bne.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80032d6:	4b12      	ldr	r3, [pc, #72]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80032d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032da:	4a11      	ldr	r2, [pc, #68]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80032dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 80032e2:	e010      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80032e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80032e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80032ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80032ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 80032f0:	e009      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	75fb      	strb	r3, [r7, #23]
        break;
 80032f6:	e006      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80032f8:	bf00      	nop
 80032fa:	e004      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80032fc:	bf00      	nop
 80032fe:	e002      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 8003300:	bf00      	nop
 8003302:	e000      	b.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 8003304:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003306:	7dfb      	ldrb	r3, [r7, #23]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10b      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
 800330c:	4b04      	ldr	r3, [pc, #16]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800330e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003310:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003318:	4901      	ldr	r1, [pc, #4]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800331a:	4313      	orrs	r3, r2
 800331c:	658b      	str	r3, [r1, #88]	@ 0x58
 800331e:	e003      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8003320:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003324:	7dfb      	ldrb	r3, [r7, #23]
 8003326:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d034      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003338:	2b05      	cmp	r3, #5
 800333a:	d81d      	bhi.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
 800333c:	a201      	add	r2, pc, #4	@ (adr r2, 8003344 <HAL_RCCEx_PeriphCLKConfig+0x778>)
 800333e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003342:	bf00      	nop
 8003344:	0800337f 	.word	0x0800337f
 8003348:	0800335d 	.word	0x0800335d
 800334c:	0800336b 	.word	0x0800336b
 8003350:	0800337f 	.word	0x0800337f
 8003354:	0800337f 	.word	0x0800337f
 8003358:	0800337f 	.word	0x0800337f
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 800335c:	4b91      	ldr	r3, [pc, #580]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800335e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003360:	4a90      	ldr	r2, [pc, #576]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003362:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003366:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003368:	e00a      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 800336a:	4b8e      	ldr	r3, [pc, #568]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800336c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800336e:	4a8d      	ldr	r2, [pc, #564]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003370:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003374:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003376:	e003      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	75fb      	strb	r3, [r7, #23]
        break;
 800337c:	e000      	b.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
 800337e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003380:	7dfb      	ldrb	r3, [r7, #23]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d109      	bne.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003386:	4b87      	ldr	r3, [pc, #540]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338a:	f023 0207 	bic.w	r2, r3, #7
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	4984      	ldr	r1, [pc, #528]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003394:	4313      	orrs	r3, r2
 8003396:	658b      	str	r3, [r1, #88]	@ 0x58
 8003398:	e001      	b.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800339a:	7dfb      	ldrb	r3, [r7, #23]
 800339c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d005      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80033aa:	4b7e      	ldr	r3, [pc, #504]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80033ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ae:	4a7d      	ldr	r2, [pc, #500]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80033b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80033b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d021      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d003      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x806>
 80033ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033ce:	d00a      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 80033d0:	e006      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80033d2:	4b74      	ldr	r3, [pc, #464]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80033d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d6:	4a73      	ldr	r2, [pc, #460]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80033d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80033dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
 80033de:	e003      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	75fb      	strb	r3, [r7, #23]
        break;
 80033e4:	e000      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 80033e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033e8:	7dfb      	ldrb	r3, [r7, #23]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d109      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
 80033ee:	4b6d      	ldr	r3, [pc, #436]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80033f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f2:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033fa:	496a      	ldr	r1, [pc, #424]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003400:	e001      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003402:	7dfb      	ldrb	r3, [r7, #23]
 8003404:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d043      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003416:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800341a:	d02c      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
 800341c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003420:	d826      	bhi.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8003422:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003426:	d028      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 8003428:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800342c:	d820      	bhi.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 800342e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003432:	d016      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x896>
 8003434:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003438:	d81a      	bhi.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 800343e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003442:	d007      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8003444:	e014      	b.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003446:	4b57      	ldr	r3, [pc, #348]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344a:	4a56      	ldr	r2, [pc, #344]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800344c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003450:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003452:	e013      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003454:	4b53      	ldr	r3, [pc, #332]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003458:	4a52      	ldr	r2, [pc, #328]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800345a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800345e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003460:	e00c      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003462:	4b50      	ldr	r3, [pc, #320]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	4a4f      	ldr	r2, [pc, #316]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003468:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800346c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800346e:	e005      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	75fb      	strb	r3, [r7, #23]
        break;
 8003474:	e002      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 8003476:	bf00      	nop
 8003478:	e000      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 800347a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800347c:	7dfb      	ldrb	r3, [r7, #23]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d109      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003482:	4b48      	ldr	r3, [pc, #288]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003486:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800348e:	4945      	ldr	r1, [pc, #276]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003490:	4313      	orrs	r3, r2
 8003492:	654b      	str	r3, [r1, #84]	@ 0x54
 8003494:	e001      	b.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003496:	7dfb      	ldrb	r3, [r7, #23]
 8003498:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d04b      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034aa:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80034ae:	d032      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 80034b0:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80034b4:	d82c      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80034b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034ba:	d02e      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x94e>
 80034bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034c0:	d826      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80034c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80034c6:	d02a      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x952>
 80034c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80034cc:	d820      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80034ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034d2:	d016      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x936>
 80034d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80034d8:	d81a      	bhi.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
 80034de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034e2:	d007      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x928>
 80034e4:	e014      	b.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 80034e6:	4b2f      	ldr	r3, [pc, #188]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80034e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ea:	4a2e      	ldr	r2, [pc, #184]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80034ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80034f2:	e015      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80034f4:	4b2b      	ldr	r3, [pc, #172]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80034f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f8:	4a2a      	ldr	r2, [pc, #168]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80034fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003500:	e00e      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003502:	4b28      	ldr	r3, [pc, #160]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003506:	4a27      	ldr	r2, [pc, #156]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003508:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800350c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800350e:	e007      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	75fb      	strb	r3, [r7, #23]
        break;
 8003514:	e004      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8003516:	bf00      	nop
 8003518:	e002      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 800351a:	bf00      	nop
 800351c:	e000      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 800351e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003520:	7dfb      	ldrb	r3, [r7, #23]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d109      	bne.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003526:	4b1f      	ldr	r3, [pc, #124]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800352a:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003532:	491c      	ldr	r1, [pc, #112]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003534:	4313      	orrs	r3, r2
 8003536:	654b      	str	r3, [r1, #84]	@ 0x54
 8003538:	e001      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800353a:	7dfb      	ldrb	r3, [r7, #23]
 800353c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d03e      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800354e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003552:	d029      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 8003554:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003558:	d820      	bhi.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800355a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800355e:	d016      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8003560:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003564:	d81a      	bhi.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 800356a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800356e:	d007      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
 8003570:	e014      	b.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003572:	4b0c      	ldr	r3, [pc, #48]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003576:	4a0b      	ldr	r2, [pc, #44]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003578:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800357c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800357e:	e014      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003580:	4b08      	ldr	r3, [pc, #32]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003584:	4a07      	ldr	r2, [pc, #28]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003586:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800358a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800358c:	e00d      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 800358e:	4b05      	ldr	r3, [pc, #20]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003592:	4a04      	ldr	r2, [pc, #16]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003594:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003598:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800359a:	e006      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	75fb      	strb	r3, [r7, #23]
        break;
 80035a0:	e003      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80035a2:	bf00      	nop
 80035a4:	58024400 	.word	0x58024400
        break;
 80035a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035aa:	7dfb      	ldrb	r3, [r7, #23]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d109      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80035b0:	4b8e      	ldr	r3, [pc, #568]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80035b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035b4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035bc:	498b      	ldr	r1, [pc, #556]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	650b      	str	r3, [r1, #80]	@ 0x50
 80035c2:	e001      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c4:	7dfb      	ldrb	r3, [r7, #23]
 80035c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d043      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035dc:	d02c      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 80035de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e2:	d826      	bhi.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 80035e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035e8:	d028      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80035ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035ee:	d820      	bhi.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 80035f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035f4:	d016      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 80035f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035fa:	d81a      	bhi.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
 8003600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003604:	d007      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
 8003606:	e014      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003608:	4b78      	ldr	r3, [pc, #480]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800360a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800360c:	4a77      	ldr	r2, [pc, #476]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800360e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003612:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003614:	e013      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003616:	4b75      	ldr	r3, [pc, #468]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800361a:	4a74      	ldr	r2, [pc, #464]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800361c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003620:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003622:	e00c      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003624:	4b71      	ldr	r3, [pc, #452]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003628:	4a70      	ldr	r2, [pc, #448]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800362a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800362e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003630:	e005      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	75fb      	strb	r3, [r7, #23]
        break;
 8003636:	e002      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 8003638:	bf00      	nop
 800363a:	e000      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 800363c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800363e:	7dfb      	ldrb	r3, [r7, #23]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d109      	bne.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
 8003644:	4b69      	ldr	r3, [pc, #420]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003648:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003650:	4966      	ldr	r1, [pc, #408]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003652:	4313      	orrs	r3, r2
 8003654:	654b      	str	r3, [r1, #84]	@ 0x54
 8003656:	e001      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003658:	7dfb      	ldrb	r3, [r7, #23]
 800365a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003664:	2b00      	cmp	r3, #0
 8003666:	d03c      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366c:	2b40      	cmp	r3, #64	@ 0x40
 800366e:	d026      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8003670:	2b40      	cmp	r3, #64	@ 0x40
 8003672:	d821      	bhi.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8003674:	2b30      	cmp	r3, #48	@ 0x30
 8003676:	d024      	beq.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8003678:	2b30      	cmp	r3, #48	@ 0x30
 800367a:	d81d      	bhi.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800367c:	2b20      	cmp	r3, #32
 800367e:	d014      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003680:	2b20      	cmp	r3, #32
 8003682:	d819      	bhi.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8003684:	2b00      	cmp	r3, #0
 8003686:	d002      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0xac2>
 8003688:	2b10      	cmp	r3, #16
 800368a:	d007      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0xad0>
 800368c:	e014      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 800368e:	4b57      	ldr	r3, [pc, #348]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003692:	4a56      	ldr	r2, [pc, #344]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003694:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003698:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 800369a:	e013      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 800369c:	4b53      	ldr	r3, [pc, #332]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800369e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a0:	4a52      	ldr	r2, [pc, #328]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80036a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 80036a8:	e00c      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 80036aa:	4b50      	ldr	r3, [pc, #320]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80036ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ae:	4a4f      	ldr	r2, [pc, #316]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80036b0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80036b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 80036b6:	e005      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	75fb      	strb	r3, [r7, #23]
        break;
 80036bc:	e002      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 80036be:	bf00      	nop
 80036c0:	e000      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 80036c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036c4:	7dfb      	ldrb	r3, [r7, #23]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d109      	bne.n	80036de <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
 80036ca:	4b48      	ldr	r3, [pc, #288]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80036cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036d6:	4945      	ldr	r1, [pc, #276]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	650b      	str	r3, [r1, #80]	@ 0x50
 80036dc:	e001      	b.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036de:	7dfb      	ldrb	r3, [r7, #23]
 80036e0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d03c      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036f2:	2b50      	cmp	r3, #80	@ 0x50
 80036f4:	d022      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80036f6:	2b50      	cmp	r3, #80	@ 0x50
 80036f8:	d81d      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 80036fa:	2b40      	cmp	r3, #64	@ 0x40
 80036fc:	d020      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80036fe:	2b40      	cmp	r3, #64	@ 0x40
 8003700:	d819      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8003702:	2b30      	cmp	r3, #48	@ 0x30
 8003704:	d01e      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8003706:	2b30      	cmp	r3, #48	@ 0x30
 8003708:	d815      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 800370a:	2b20      	cmp	r3, #32
 800370c:	d00c      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 800370e:	2b20      	cmp	r3, #32
 8003710:	d811      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8003712:	2b00      	cmp	r3, #0
 8003714:	d018      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8003716:	2b10      	cmp	r3, #16
 8003718:	d10d      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 800371a:	4b34      	ldr	r3, [pc, #208]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800371c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371e:	4a33      	ldr	r2, [pc, #204]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003724:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 8003726:	e010      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003728:	4b30      	ldr	r3, [pc, #192]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800372a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800372c:	4a2f      	ldr	r2, [pc, #188]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800372e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003732:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 8003734:	e009      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	75fb      	strb	r3, [r7, #23]
        break;
 800373a:	e006      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800373c:	bf00      	nop
 800373e:	e004      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003740:	bf00      	nop
 8003742:	e002      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003744:	bf00      	nop
 8003746:	e000      	b.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003748:	bf00      	nop
    }

    if (ret == HAL_OK)
 800374a:	7dfb      	ldrb	r3, [r7, #23]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d109      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003750:	4b26      	ldr	r3, [pc, #152]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003754:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800375c:	4923      	ldr	r1, [pc, #140]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800375e:	4313      	orrs	r3, r2
 8003760:	654b      	str	r3, [r1, #84]	@ 0x54
 8003762:	e001      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003764:	7dfb      	ldrb	r3, [r7, #23]
 8003766:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d03f      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003778:	2b50      	cmp	r3, #80	@ 0x50
 800377a:	d022      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800377c:	2b50      	cmp	r3, #80	@ 0x50
 800377e:	d81d      	bhi.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8003780:	2b40      	cmp	r3, #64	@ 0x40
 8003782:	d020      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8003784:	2b40      	cmp	r3, #64	@ 0x40
 8003786:	d819      	bhi.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8003788:	2b30      	cmp	r3, #48	@ 0x30
 800378a:	d01e      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800378c:	2b30      	cmp	r3, #48	@ 0x30
 800378e:	d815      	bhi.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8003790:	2b20      	cmp	r3, #32
 8003792:	d00c      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 8003794:	2b20      	cmp	r3, #32
 8003796:	d811      	bhi.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8003798:	2b00      	cmp	r3, #0
 800379a:	d018      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0xc02>
 800379c:	2b10      	cmp	r3, #16
 800379e:	d10d      	bne.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 80037a0:	4b12      	ldr	r3, [pc, #72]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80037a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a4:	4a11      	ldr	r2, [pc, #68]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80037a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80037ac:	e010      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 80037ae:	4b0f      	ldr	r3, [pc, #60]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80037b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b2:	4a0e      	ldr	r2, [pc, #56]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80037b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80037ba:	e009      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	75fb      	strb	r3, [r7, #23]
        break;
 80037c0:	e006      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80037c2:	bf00      	nop
 80037c4:	e004      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80037c6:	bf00      	nop
 80037c8:	e002      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80037ca:	bf00      	nop
 80037cc:	e000      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80037ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037d0:	7dfb      	ldrb	r3, [r7, #23]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d10c      	bne.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80037d6:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80037d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037e2:	4902      	ldr	r1, [pc, #8]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	658b      	str	r3, [r1, #88]	@ 0x58
 80037e8:	e004      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80037ea:	bf00      	nop
 80037ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037f0:	7dfb      	ldrb	r3, [r7, #23]
 80037f2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d034      	beq.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003804:	2b05      	cmp	r3, #5
 8003806:	d81d      	bhi.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003808:	a201      	add	r2, pc, #4	@ (adr r2, 8003810 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800380a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800380e:	bf00      	nop
 8003810:	0800384b 	.word	0x0800384b
 8003814:	08003829 	.word	0x08003829
 8003818:	08003837 	.word	0x08003837
 800381c:	0800384b 	.word	0x0800384b
 8003820:	0800384b 	.word	0x0800384b
 8003824:	0800384b 	.word	0x0800384b
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003828:	4b69      	ldr	r3, [pc, #420]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800382a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382c:	4a68      	ldr	r2, [pc, #416]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800382e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003832:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 8003834:	e00a      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003836:	4b66      	ldr	r3, [pc, #408]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383a:	4a65      	ldr	r2, [pc, #404]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800383c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003840:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 8003842:	e003      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	75fb      	strb	r3, [r7, #23]
        break;
 8003848:	e000      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
 800384a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800384c:	7dfb      	ldrb	r3, [r7, #23]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d109      	bne.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003852:	4b5f      	ldr	r3, [pc, #380]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003856:	f023 0207 	bic.w	r2, r3, #7
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800385e:	495c      	ldr	r1, [pc, #368]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003860:	4313      	orrs	r3, r2
 8003862:	654b      	str	r3, [r1, #84]	@ 0x54
 8003864:	e001      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003866:	7dfb      	ldrb	r3, [r7, #23]
 8003868:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d033      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800387a:	2b05      	cmp	r3, #5
 800387c:	d81c      	bhi.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 800387e:	a201      	add	r2, pc, #4	@ (adr r2, 8003884 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
 8003880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003884:	080038bf 	.word	0x080038bf
 8003888:	0800389d 	.word	0x0800389d
 800388c:	080038ab 	.word	0x080038ab
 8003890:	080038bf 	.word	0x080038bf
 8003894:	080038bf 	.word	0x080038bf
 8003898:	080038bf 	.word	0x080038bf
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 800389c:	4b4c      	ldr	r3, [pc, #304]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800389e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a0:	4a4b      	ldr	r2, [pc, #300]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80038a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 80038a8:	e00a      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 80038aa:	4b49      	ldr	r3, [pc, #292]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80038ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ae:	4a48      	ldr	r2, [pc, #288]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80038b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 80038b6:	e003      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	75fb      	strb	r3, [r7, #23]
        break;
 80038bc:	e000      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
 80038be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038c0:	7dfb      	ldrb	r3, [r7, #23]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d109      	bne.n	80038da <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80038c6:	4b42      	ldr	r3, [pc, #264]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80038c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ca:	f023 0207 	bic.w	r2, r3, #7
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038d2:	493f      	ldr	r1, [pc, #252]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	650b      	str	r3, [r1, #80]	@ 0x50
 80038d8:	e001      	b.n	80038de <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038da:	7dfb      	ldrb	r3, [r7, #23]
 80038dc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d027      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038f2:	d008      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80038f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038f8:	d80c      	bhi.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xd48>
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00d      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80038fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003902:	d00a      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8003904:	e006      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003906:	4b32      	ldr	r3, [pc, #200]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800390a:	4a31      	ldr	r2, [pc, #196]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800390c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003910:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
 8003912:	e003      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	75fb      	strb	r3, [r7, #23]
        break;
 8003918:	e000      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800391a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800391c:	7dfb      	ldrb	r3, [r7, #23]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d109      	bne.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
 8003922:	4b2b      	ldr	r3, [pc, #172]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003926:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800392e:	4928      	ldr	r1, [pc, #160]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003930:	4313      	orrs	r3, r2
 8003932:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003934:	e001      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2b00      	cmp	r3, #0
 8003940:	da2c      	bge.n	800399c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003946:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800394a:	d017      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 800394c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003950:	d811      	bhi.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8003952:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003956:	d011      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 8003958:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800395c:	d80b      	bhi.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00c      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 8003962:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003966:	d106      	bne.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003968:	4b19      	ldr	r3, [pc, #100]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800396a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396c:	4a18      	ldr	r2, [pc, #96]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800396e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003972:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
 8003974:	e003      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	75fb      	strb	r3, [r7, #23]
        break;
 800397a:	e000      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
 800397c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800397e:	7dfb      	ldrb	r3, [r7, #23]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d109      	bne.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
 8003984:	4b12      	ldr	r3, [pc, #72]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003986:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003988:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003990:	490f      	ldr	r1, [pc, #60]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8003992:	4313      	orrs	r3, r2
 8003994:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003996:	e001      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003998:	7dfb      	ldrb	r3, [r7, #23]
 800399a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d009      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
 80039a8:	4b09      	ldr	r3, [pc, #36]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039b6:	4906      	ldr	r1, [pc, #24]	@ (80039d0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
 80039bc:	7dbb      	ldrb	r3, [r7, #22]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
 80039c2:	2300      	movs	r3, #0
 80039c4:	e000      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3718      	adds	r7, #24
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	58024400 	.word	0x58024400

080039d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_USART234578 : USART2/3/5/7/8 peripheral clock
  *            @arg RCC_PERIPHCLK_USBOTGFS    : USBOTGFS peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0; /* Set to 0 for returned value if no source clock */
 80039dc:	2300      	movs	r3, #0
 80039de:	617b      	str	r3, [r7, #20]
  uint32_t clocksource;
  uint32_t ethclocksource;
  uint32_t prescaler;

  switch (PeriphClk)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80039e6:	f001 82db 	beq.w	8004fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x15cc>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80039f0:	f201 8326 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039fa:	f001 8298 	beq.w	8004f2e <HAL_RCCEx_GetPeriphCLKFreq+0x155a>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a04:	f201 831c 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a0e:	f001 822a 	beq.w	8004e66 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a18:	f201 8312 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a22:	f001 81bb 	beq.w	8004d9c <HAL_RCCEx_GetPeriphCLKFreq+0x13c8>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a2c:	f201 8308 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a36:	f001 8139 	beq.w	8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a40:	f201 82fe 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a4a:	f001 80bf 	beq.w	8004bcc <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a54:	f201 82f4 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a5e:	f001 8069 	beq.w	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x1160>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a68:	f201 82ea 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a72:	f001 8007 	beq.w	8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a7c:	f201 82e0 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a86:	f000 87a2 	beq.w	80049ce <HAL_RCCEx_GetPeriphCLKFreq+0xffa>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a90:	f201 82d6 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a9a:	f000 877a 	beq.w	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003aa4:	f201 82cc 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003aae:	f000 8713 	beq.w	80048d8 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ab8:	f201 82c2 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003ac2:	f000 86ad 	beq.w	8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003acc:	f201 82b8 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ad6:	f000 8644 	beq.w	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ae0:	f201 82ae 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003aea:	f000 861c 	beq.w	8004726 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003af4:	f201 82a4 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003afe:	f000 8606 	beq.w	800470e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b08:	f201 829a 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b12:	f000 8592 	beq.w	800463a <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b1c:	f201 8290 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b26:	f000 8519 	beq.w	800455c <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b30:	f201 8286 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b3a:	f000 84a3 	beq.w	8004484 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b44:	f201 827c 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b4e:	f000 842d 	beq.w	80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b58:	f201 8272 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b62:	f000 83c5 	beq.w	80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b6c:	f201 8268 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b76:	f000 8365 	beq.w	8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b80:	f201 825e 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b8a:	f000 831d 	beq.w	80041c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b94:	f201 8254 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b9e:	f000 82ed 	beq.w	800417c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ba8:	f201 824a 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2b80      	cmp	r3, #128	@ 0x80
 8003bb0:	f000 8291 	beq.w	80040d6 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b80      	cmp	r3, #128	@ 0x80
 8003bb8:	f201 8242 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2b20      	cmp	r3, #32
 8003bc0:	d84c      	bhi.n	8003c5c <HAL_RCCEx_GetPeriphCLKFreq+0x288>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f001 823b 	beq.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	2b1f      	cmp	r3, #31
 8003bd0:	f201 8236 	bhi.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8003bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bdc <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
 8003bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bda:	bf00      	nop
 8003bdc:	08003c69 	.word	0x08003c69
 8003be0:	08003d37 	.word	0x08003d37
 8003be4:	08005041 	.word	0x08005041
 8003be8:	08003dc7 	.word	0x08003dc7
 8003bec:	08005041 	.word	0x08005041
 8003bf0:	08005041 	.word	0x08005041
 8003bf4:	08005041 	.word	0x08005041
 8003bf8:	08003e5f 	.word	0x08003e5f
 8003bfc:	08005041 	.word	0x08005041
 8003c00:	08005041 	.word	0x08005041
 8003c04:	08005041 	.word	0x08005041
 8003c08:	08005041 	.word	0x08005041
 8003c0c:	08005041 	.word	0x08005041
 8003c10:	08005041 	.word	0x08005041
 8003c14:	08005041 	.word	0x08005041
 8003c18:	08003f01 	.word	0x08003f01
 8003c1c:	08005041 	.word	0x08005041
 8003c20:	08005041 	.word	0x08005041
 8003c24:	08005041 	.word	0x08005041
 8003c28:	08005041 	.word	0x08005041
 8003c2c:	08005041 	.word	0x08005041
 8003c30:	08005041 	.word	0x08005041
 8003c34:	08005041 	.word	0x08005041
 8003c38:	08005041 	.word	0x08005041
 8003c3c:	08005041 	.word	0x08005041
 8003c40:	08005041 	.word	0x08005041
 8003c44:	08005041 	.word	0x08005041
 8003c48:	08005041 	.word	0x08005041
 8003c4c:	08005041 	.word	0x08005041
 8003c50:	08005041 	.word	0x08005041
 8003c54:	08005041 	.word	0x08005041
 8003c58:	08003f6d 	.word	0x08003f6d
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b40      	cmp	r3, #64	@ 0x40
 8003c60:	f000 81fb 	beq.w	800405a <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      }
      break;

    default:
      /* Nothing to do, frequency is by default set to 0 */
      break;
 8003c64:	f001 b9ec 	b.w	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
      clocksource = __HAL_RCC_GET_FMC_SOURCE();
 8003c68:	4ba1      	ldr	r3, [pc, #644]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003c6a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003c6e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003c72:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003c76:	d004      	beq.n	8003c82 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8003c78:	4b9d      	ldr	r3, [pc, #628]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003c7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c7c:	f003 0303 	and.w	r3, r3, #3
 8003c80:	e001      	b.n	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
 8003c82:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8003c86:	613b      	str	r3, [r7, #16]
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	2b03      	cmp	r3, #3
 8003c8c:	d80e      	bhi.n	8003cac <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	2b03      	cmp	r3, #3
 8003c92:	d844      	bhi.n	8003d1e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 8003c94:	a201      	add	r2, pc, #4	@ (adr r2, 8003c9c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8003c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c9a:	bf00      	nop
 8003c9c:	08003cb7 	.word	0x08003cb7
 8003ca0:	08003cbf 	.word	0x08003cbf
 8003ca4:	08003cd3 	.word	0x08003cd3
 8003ca8:	08003ce7 	.word	0x08003ce7
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003cb2:	d02e      	beq.n	8003d12 <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
          break;
 8003cb4:	e033      	b.n	8003d1e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
          frequency = HAL_RCC_GetHCLKFreq();
 8003cb6:	f7fe fb47 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 8003cba:	6178      	str	r0, [r7, #20]
          break;
 8003cbc:	e039      	b.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8003cbe:	4b8c      	ldr	r3, [pc, #560]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d02c      	beq.n	8003d24 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
            frequency = HAL_RCC_GetPLL1QFreq();
 8003cca:	f7fe fbb9 	bl	8002440 <HAL_RCC_GetPLL1QFreq>
 8003cce:	6178      	str	r0, [r7, #20]
          break;
 8003cd0:	e028      	b.n	8003d24 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8003cd2:	4b87      	ldr	r3, [pc, #540]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d025      	beq.n	8003d2a <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = HAL_RCC_GetPLL2RFreq();
 8003cde:	f7fe fbf1 	bl	80024c4 <HAL_RCC_GetPLL2RFreq>
 8003ce2:	6178      	str	r0, [r7, #20]
          break;
 8003ce4:	e021      	b.n	8003d2a <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ce6:	4b82      	ldr	r3, [pc, #520]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0304 	and.w	r3, r3, #4
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d01e      	beq.n	8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8003cf2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0320 	and.w	r3, r3, #32
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d018      	beq.n	8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003cfe:	4b7c      	ldr	r3, [pc, #496]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	08db      	lsrs	r3, r3, #3
 8003d04:	f003 0303 	and.w	r3, r3, #3
 8003d08:	4a7a      	ldr	r2, [pc, #488]	@ (8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d0e:	617b      	str	r3, [r7, #20]
          break;
 8003d10:	e00e      	b.n	8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8003d12:	f7fe fb19 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 8003d16:	4603      	mov	r3, r0
 8003d18:	089b      	lsrs	r3, r3, #2
 8003d1a:	617b      	str	r3, [r7, #20]
          break;
 8003d1c:	e009      	b.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
 8003d1e:	bf00      	nop
 8003d20:	f001 b993 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003d24:	bf00      	nop
 8003d26:	f001 b990 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003d2a:	bf00      	nop
 8003d2c:	f001 b98d 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003d30:	bf00      	nop
      break;
 8003d32:	f001 b98a 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI1_SOURCE();
 8003d36:	4b6e      	ldr	r3, [pc, #440]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003d38:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003d3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d40:	2b40      	cmp	r3, #64	@ 0x40
 8003d42:	d004      	beq.n	8003d4e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8003d44:	4b6a      	ldr	r3, [pc, #424]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003d46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d48:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003d4c:	e000      	b.n	8003d50 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8003d4e:	2340      	movs	r3, #64	@ 0x40
 8003d50:	613b      	str	r3, [r7, #16]
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	2b40      	cmp	r3, #64	@ 0x40
 8003d56:	d027      	beq.n	8003da8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	2b40      	cmp	r3, #64	@ 0x40
 8003d5c:	d82a      	bhi.n	8003db4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	2b20      	cmp	r3, #32
 8003d62:	d017      	beq.n	8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	2b20      	cmp	r3, #32
 8003d68:	d824      	bhi.n	8003db4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	2b10      	cmp	r3, #16
 8003d74:	d004      	beq.n	8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
          break;
 8003d76:	e01d      	b.n	8003db4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          frequency = HAL_RCC_GetHCLKFreq();
 8003d78:	f7fe fae6 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 8003d7c:	6178      	str	r0, [r7, #20]
          break;
 8003d7e:	e020      	b.n	8003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8003d80:	4b5b      	ldr	r3, [pc, #364]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d016      	beq.n	8003dba <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = HAL_RCC_GetPLL2SFreq();
 8003d8c:	f7fe fbb0 	bl	80024f0 <HAL_RCC_GetPLL2SFreq>
 8003d90:	6178      	str	r0, [r7, #20]
          break;
 8003d92:	e012      	b.n	8003dba <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 8003d94:	4b56      	ldr	r3, [pc, #344]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00f      	beq.n	8003dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
            frequency = HAL_RCC_GetPLL2TFreq();
 8003da0:	f7fe fbbc 	bl	800251c <HAL_RCC_GetPLL2TFreq>
 8003da4:	6178      	str	r0, [r7, #20]
          break;
 8003da6:	e00b      	b.n	8003dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8003da8:	f7fe face 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 8003dac:	4603      	mov	r3, r0
 8003dae:	089b      	lsrs	r3, r3, #2
 8003db0:	617b      	str	r3, [r7, #20]
          break;
 8003db2:	e006      	b.n	8003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          break;
 8003db4:	bf00      	nop
 8003db6:	f001 b948 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003dba:	bf00      	nop
 8003dbc:	f001 b945 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003dc0:	bf00      	nop
      break;
 8003dc2:	f001 b942 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI2_SOURCE();
 8003dc6:	4b4a      	ldr	r3, [pc, #296]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003dc8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003dcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003dd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dd4:	d004      	beq.n	8003de0 <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
 8003dd6:	4b46      	ldr	r3, [pc, #280]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003dde:	e001      	b.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8003de0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003de4:	613b      	str	r3, [r7, #16]
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dec:	d028      	beq.n	8003e40 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003df4:	d82a      	bhi.n	8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	2b80      	cmp	r3, #128	@ 0x80
 8003dfa:	d017      	beq.n	8003e2c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	2b80      	cmp	r3, #128	@ 0x80
 8003e00:	d824      	bhi.n	8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d003      	beq.n	8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	2b40      	cmp	r3, #64	@ 0x40
 8003e0c:	d004      	beq.n	8003e18 <HAL_RCCEx_GetPeriphCLKFreq+0x444>
          break;
 8003e0e:	e01d      	b.n	8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HAL_RCC_GetHCLKFreq();
 8003e10:	f7fe fa9a 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 8003e14:	6178      	str	r0, [r7, #20]
          break;
 8003e16:	e020      	b.n	8003e5a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8003e18:	4b35      	ldr	r3, [pc, #212]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d016      	beq.n	8003e52 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HAL_RCC_GetPLL2SFreq();
 8003e24:	f7fe fb64 	bl	80024f0 <HAL_RCC_GetPLL2SFreq>
 8003e28:	6178      	str	r0, [r7, #20]
          break;
 8003e2a:	e012      	b.n	8003e52 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 8003e2c:	4b30      	ldr	r3, [pc, #192]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00f      	beq.n	8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
            frequency = HAL_RCC_GetPLL2TFreq();
 8003e38:	f7fe fb70 	bl	800251c <HAL_RCC_GetPLL2TFreq>
 8003e3c:	6178      	str	r0, [r7, #20]
          break;
 8003e3e:	e00b      	b.n	8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8003e40:	f7fe fa82 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 8003e44:	4603      	mov	r3, r0
 8003e46:	089b      	lsrs	r3, r3, #2
 8003e48:	617b      	str	r3, [r7, #20]
          break;
 8003e4a:	e006      	b.n	8003e5a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          break;
 8003e4c:	bf00      	nop
 8003e4e:	f001 b8fc 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003e52:	bf00      	nop
 8003e54:	f001 b8f9 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003e58:	bf00      	nop
      break;
 8003e5a:	f001 b8f6 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8003e5e:	4b24      	ldr	r3, [pc, #144]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003e66:	613b      	str	r3, [r7, #16]
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e6e:	d02a      	beq.n	8003ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e76:	d82f      	bhi.n	8003ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d004      	beq.n	8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e84:	d016      	beq.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>
          break;
 8003e86:	e027      	b.n	8003ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e88:	4b19      	ldr	r3, [pc, #100]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0304 	and.w	r3, r3, #4
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d024      	beq.n	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8003e94:	4b16      	ldr	r3, [pc, #88]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0320 	and.w	r3, r3, #32
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d01e      	beq.n	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003ea0:	4b13      	ldr	r3, [pc, #76]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	08db      	lsrs	r3, r3, #3
 8003ea6:	f003 0303 	and.w	r3, r3, #3
 8003eaa:	4a12      	ldr	r2, [pc, #72]	@ (8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8003eac:	fa22 f303 	lsr.w	r3, r2, r3
 8003eb0:	617b      	str	r3, [r7, #20]
          break;
 8003eb2:	e014      	b.n	8003ede <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d011      	beq.n	8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
            frequency = CSI_VALUE;
 8003ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8003ec2:	617b      	str	r3, [r7, #20]
          break;
 8003ec4:	e00e      	b.n	8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00b      	beq.n	8003eea <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            frequency = HSE_VALUE;
 8003ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8003efc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8003ed4:	617b      	str	r3, [r7, #20]
          break;
 8003ed6:	e008      	b.n	8003eea <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8003ed8:	bf00      	nop
 8003eda:	f001 b8b6 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003ede:	bf00      	nop
 8003ee0:	f001 b8b3 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003ee4:	bf00      	nop
 8003ee6:	f001 b8b0 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003eea:	bf00      	nop
      break;
 8003eec:	f001 b8ad 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8003ef0:	58024400 	.word	0x58024400
 8003ef4:	03d09000 	.word	0x03d09000
 8003ef8:	003d0900 	.word	0x003d0900
 8003efc:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ADC_SOURCE();
 8003f00:	4b9a      	ldr	r3, [pc, #616]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8003f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f04:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8003f08:	613b      	str	r3, [r7, #16]
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f10:	d01f      	beq.n	8003f52 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f18:	d81f      	bhi.n	8003f5a <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d004      	beq.n	8003f2a <HAL_RCCEx_GetPeriphCLKFreq+0x556>
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f26:	d00a      	beq.n	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
          break;
 8003f28:	e017      	b.n	8003f5a <HAL_RCCEx_GetPeriphCLKFreq+0x586>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8003f2a:	4b90      	ldr	r3, [pc, #576]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8003f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d014      	beq.n	8003f60 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
            frequency = HAL_RCC_GetPLL2PFreq();
 8003f36:	f7fe fa99 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 8003f3a:	6178      	str	r0, [r7, #20]
          break;
 8003f3c:	e010      	b.n	8003f60 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8003f3e:	4b8b      	ldr	r3, [pc, #556]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8003f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00d      	beq.n	8003f66 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HAL_RCC_GetPLL3RFreq();
 8003f4a:	f7fe fb2b 	bl	80025a4 <HAL_RCC_GetPLL3RFreq>
 8003f4e:	6178      	str	r0, [r7, #20]
          break;
 8003f50:	e009      	b.n	8003f66 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = RCC_GetCLKPFreq();
 8003f52:	f001 f893 	bl	800507c <RCC_GetCLKPFreq>
 8003f56:	6178      	str	r0, [r7, #20]
          break;
 8003f58:	e006      	b.n	8003f68 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
          break;
 8003f5a:	bf00      	nop
 8003f5c:	f001 b875 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003f60:	bf00      	nop
 8003f62:	f001 b872 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8003f66:	bf00      	nop
      break;
 8003f68:	f001 b86f 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ADF1_SOURCE();
 8003f6c:	4b7f      	ldr	r3, [pc, #508]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8003f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f70:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8003f74:	613b      	str	r3, [r7, #16]
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003f7c:	d048      	beq.n	8004010 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003f84:	d85a      	bhi.n	800403c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f8c:	d037      	beq.n	8003ffe <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f94:	d852      	bhi.n	800403c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f9c:	d02b      	beq.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003fa4:	d84a      	bhi.n	800403c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fac:	d019      	beq.n	8003fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fb4:	d842      	bhi.n	800403c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d004      	beq.n	8003fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fc2:	d004      	beq.n	8003fce <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
          break;
 8003fc4:	e03a      	b.n	800403c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = HAL_RCC_GetHCLKFreq();
 8003fc6:	f7fe f9bf 	bl	8002348 <HAL_RCC_GetHCLKFreq>
 8003fca:	6178      	str	r0, [r7, #20]
          break;
 8003fcc:	e043      	b.n	8004056 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8003fce:	4b67      	ldr	r3, [pc, #412]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8003fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d033      	beq.n	8004042 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            frequency = HAL_RCC_GetPLL2PFreq();
 8003fda:	f7fe fa47 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 8003fde:	6178      	str	r0, [r7, #20]
          break;
 8003fe0:	e02f      	b.n	8004042 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8003fe2:	4b62      	ldr	r3, [pc, #392]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8003fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fe6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d02c      	beq.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HAL_RCC_GetPLL3PFreq();
 8003fee:	f7fe faad 	bl	800254c <HAL_RCC_GetPLL3PFreq>
 8003ff2:	6178      	str	r0, [r7, #20]
          break;
 8003ff4:	e028      	b.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = EXTERNAL_CLOCK_VALUE;
 8003ff6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8003ffa:	617b      	str	r3, [r7, #20]
          break;
 8003ffc:	e02b      	b.n	8004056 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003ffe:	4b5b      	ldr	r3, [pc, #364]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004006:	2b00      	cmp	r3, #0
 8004008:	d021      	beq.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
            frequency = CSI_VALUE;
 800400a:	4b59      	ldr	r3, [pc, #356]	@ (8004170 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 800400c:	617b      	str	r3, [r7, #20]
          break;
 800400e:	e01e      	b.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004010:	4b56      	ldr	r3, [pc, #344]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0304 	and.w	r3, r3, #4
 8004018:	2b00      	cmp	r3, #0
 800401a:	d01b      	beq.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800401c:	4b53      	ldr	r3, [pc, #332]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0320 	and.w	r3, r3, #32
 8004024:	2b00      	cmp	r3, #0
 8004026:	d015      	beq.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004028:	4b50      	ldr	r3, [pc, #320]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	08db      	lsrs	r3, r3, #3
 800402e:	f003 0303 	and.w	r3, r3, #3
 8004032:	4a50      	ldr	r2, [pc, #320]	@ (8004174 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8004034:	fa22 f303 	lsr.w	r3, r2, r3
 8004038:	617b      	str	r3, [r7, #20]
          break;
 800403a:	e00b      	b.n	8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          break;
 800403c:	bf00      	nop
 800403e:	f001 b804 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004042:	bf00      	nop
 8004044:	f001 b801 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004048:	bf00      	nop
 800404a:	f000 bffe 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800404e:	bf00      	nop
 8004050:	f000 bffb 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004054:	bf00      	nop
      break;
 8004056:	f000 bff8 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CEC_SOURCE();
 800405a:	4b44      	ldr	r3, [pc, #272]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800405c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800405e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004062:	613b      	str	r3, [r7, #16]
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800406a:	d01f      	beq.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 800406c:	693b      	ldr	r3, [r7, #16]
 800406e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004072:	d824      	bhi.n	80040be <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d004      	beq.n	8004084 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004080:	d00a      	beq.n	8004098 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
          break;
 8004082:	e01c      	b.n	80040be <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004084:	4b39      	ldr	r3, [pc, #228]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d019      	beq.n	80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
            frequency = LSE_VALUE;
 8004090:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004094:	617b      	str	r3, [r7, #20]
          break;
 8004096:	e015      	b.n	80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004098:	4b34      	ldr	r3, [pc, #208]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800409a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d012      	beq.n	80040ca <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
            frequency = LSI_VALUE;
 80040a4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80040a8:	617b      	str	r3, [r7, #20]
          break;
 80040aa:	e00e      	b.n	80040ca <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80040ac:	4b2f      	ldr	r3, [pc, #188]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00b      	beq.n	80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
            frequency = CSI_VALUE;
 80040b8:	4b2d      	ldr	r3, [pc, #180]	@ (8004170 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 80040ba:	617b      	str	r3, [r7, #20]
          break;
 80040bc:	e008      	b.n	80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
          break;
 80040be:	bf00      	nop
 80040c0:	f000 bfc3 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80040c4:	bf00      	nop
 80040c6:	f000 bfc0 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80040ca:	bf00      	nop
 80040cc:	f000 bfbd 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80040d0:	bf00      	nop
      break;
 80040d2:	f000 bfba 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ETH1REF_SOURCE();
 80040d6:	4b25      	ldr	r3, [pc, #148]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80040d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040de:	613b      	str	r3, [r7, #16]
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040e6:	d013      	beq.n	8004110 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040ee:	d833      	bhi.n	8004158 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d033      	beq.n	800415e <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040fc:	d12c      	bne.n	8004158 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040fe:	4b1b      	ldr	r3, [pc, #108]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d02c      	beq.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
            frequency = HSE_VALUE;
 800410a:	4b1b      	ldr	r3, [pc, #108]	@ (8004178 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800410c:	617b      	str	r3, [r7, #20]
          break;
 800410e:	e029      	b.n	8004164 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          ethclocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
 8004110:	4b16      	ldr	r3, [pc, #88]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004114:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004118:	60bb      	str	r3, [r7, #8]
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d004      	beq.n	800412a <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004126:	d009      	beq.n	800413c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
              break;
 8004128:	e015      	b.n	8004156 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
              if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800412a:	4b10      	ldr	r3, [pc, #64]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00c      	beq.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
                frequency = HSE_VALUE;
 8004136:	4b10      	ldr	r3, [pc, #64]	@ (8004178 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004138:	617b      	str	r3, [r7, #20]
              break;
 800413a:	e009      	b.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
              if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 800413c:	4b0b      	ldr	r3, [pc, #44]	@ (800416c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800413e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004140:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <HAL_RCCEx_GetPeriphCLKFreq+0x780>
                frequency = HAL_RCC_GetPLL3SFreq();
 8004148:	f7fe fa42 	bl	80025d0 <HAL_RCC_GetPLL3SFreq>
 800414c:	6178      	str	r0, [r7, #20]
              break;
 800414e:	e001      	b.n	8004154 <HAL_RCCEx_GetPeriphCLKFreq+0x780>
              break;
 8004150:	bf00      	nop
 8004152:	e008      	b.n	8004166 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
              break;
 8004154:	bf00      	nop
          break;
 8004156:	e006      	b.n	8004166 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
          break;
 8004158:	bf00      	nop
 800415a:	f000 bf76 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800415e:	bf00      	nop
 8004160:	f000 bf73 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004164:	bf00      	nop
      break;
 8004166:	f000 bf70 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 800416a:	bf00      	nop
 800416c:	58024400 	.word	0x58024400
 8004170:	003d0900 	.word	0x003d0900
 8004174:	03d09000 	.word	0x03d09000
 8004178:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
 800417c:	4b87      	ldr	r3, [pc, #540]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800417e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004180:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004184:	613b      	str	r3, [r7, #16]
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d004      	beq.n	8004196 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004192:	d009      	beq.n	80041a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          break;
 8004194:	e016      	b.n	80041c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004196:	4b81      	ldr	r3, [pc, #516]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00c      	beq.n	80041bc <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            frequency = HSE_VALUE;
 80041a2:	4b7f      	ldr	r3, [pc, #508]	@ (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
 80041a4:	617b      	str	r3, [r7, #20]
          break;
 80041a6:	e009      	b.n	80041bc <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 80041a8:	4b7c      	ldr	r3, [pc, #496]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80041aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d006      	beq.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = HAL_RCC_GetPLL3SFreq();
 80041b4:	f7fe fa0c 	bl	80025d0 <HAL_RCC_GetPLL3SFreq>
 80041b8:	6178      	str	r0, [r7, #20]
          break;
 80041ba:	e002      	b.n	80041c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 80041bc:	bf00      	nop
 80041be:	f000 bf44 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80041c2:	bf00      	nop
      break;
 80041c4:	f000 bf41 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_FDCAN_SOURCE();
 80041c8:	4b74      	ldr	r3, [pc, #464]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80041ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041cc:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80041d0:	613b      	str	r3, [r7, #16]
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041d8:	d01e      	beq.n	8004218 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041e0:	d824      	bhi.n	800422c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d004      	beq.n	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041ee:	d009      	beq.n	8004204 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
          break;
 80041f0:	e01c      	b.n	800422c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80041f2:	4b6a      	ldr	r3, [pc, #424]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d019      	beq.n	8004232 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
            frequency = HSE_VALUE;
 80041fe:	4b68      	ldr	r3, [pc, #416]	@ (80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
 8004200:	617b      	str	r3, [r7, #20]
          break;
 8004202:	e016      	b.n	8004232 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004204:	4b65      	ldr	r3, [pc, #404]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800420c:	2b00      	cmp	r3, #0
 800420e:	d013      	beq.n	8004238 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
            frequency = HAL_RCC_GetPLL1QFreq();
 8004210:	f7fe f916 	bl	8002440 <HAL_RCC_GetPLL1QFreq>
 8004214:	6178      	str	r0, [r7, #20]
          break;
 8004216:	e00f      	b.n	8004238 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004218:	4b60      	ldr	r3, [pc, #384]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800421a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d00c      	beq.n	800423e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HAL_RCC_GetPLL2PFreq();
 8004224:	f7fe f922 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 8004228:	6178      	str	r0, [r7, #20]
          break;
 800422a:	e008      	b.n	800423e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          break;
 800422c:	bf00      	nop
 800422e:	f000 bf0c 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004232:	bf00      	nop
 8004234:	f000 bf09 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004238:	bf00      	nop
 800423a:	f000 bf06 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800423e:	bf00      	nop
      break;
 8004240:	f000 bf03 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C23_SOURCE();
 8004244:	4b55      	ldr	r3, [pc, #340]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004246:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004248:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800424c:	613b      	str	r3, [r7, #16]
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004254:	d037      	beq.n	80042c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800425c:	d83c      	bhi.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004264:	d019      	beq.n	800429a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800426c:	d834      	bhi.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d004      	beq.n	800427e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800427a:	d004      	beq.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          break;
 800427c:	e02c      	b.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
          frequency = HAL_RCC_GetPCLK1Freq();
 800427e:	f7fe f88b 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 8004282:	6178      	str	r0, [r7, #20]
          break;
 8004284:	e032      	b.n	80042ec <HAL_RCCEx_GetPeriphCLKFreq+0x918>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004286:	4b45      	ldr	r3, [pc, #276]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d025      	beq.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
            frequency = HAL_RCC_GetPLL3RFreq();
 8004292:	f7fe f987 	bl	80025a4 <HAL_RCC_GetPLL3RFreq>
 8004296:	6178      	str	r0, [r7, #20]
          break;
 8004298:	e021      	b.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800429a:	4b40      	ldr	r3, [pc, #256]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0304 	and.w	r3, r3, #4
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d01e      	beq.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80042a6:	4b3d      	ldr	r3, [pc, #244]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0320 	and.w	r3, r3, #32
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d018      	beq.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80042b2:	4b3a      	ldr	r3, [pc, #232]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	08db      	lsrs	r3, r3, #3
 80042b8:	f003 0303 	and.w	r3, r3, #3
 80042bc:	4a39      	ldr	r2, [pc, #228]	@ (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
 80042be:	fa22 f303 	lsr.w	r3, r2, r3
 80042c2:	617b      	str	r3, [r7, #20]
          break;
 80042c4:	e00e      	b.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80042c6:	4b35      	ldr	r3, [pc, #212]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00b      	beq.n	80042ea <HAL_RCCEx_GetPeriphCLKFreq+0x916>
            frequency = CSI_VALUE;
 80042d2:	4b35      	ldr	r3, [pc, #212]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
 80042d4:	617b      	str	r3, [r7, #20]
          break;
 80042d6:	e008      	b.n	80042ea <HAL_RCCEx_GetPeriphCLKFreq+0x916>
          break;
 80042d8:	bf00      	nop
 80042da:	f000 beb6 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80042de:	bf00      	nop
 80042e0:	f000 beb3 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80042e4:	bf00      	nop
 80042e6:	f000 beb0 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80042ea:	bf00      	nop
      break;
 80042ec:	f000 bead 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C1_I3C1_SOURCE();
 80042f0:	4b2a      	ldr	r3, [pc, #168]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80042f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042f4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80042f8:	613b      	str	r3, [r7, #16]
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004300:	d037      	beq.n	8004372 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004308:	d83c      	bhi.n	8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004310:	d019      	beq.n	8004346 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004318:	d834      	bhi.n	8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d004      	beq.n	800432a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004326:	d004      	beq.n	8004332 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          break;
 8004328:	e02c      	b.n	8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 800432a:	f7fe f835 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 800432e:	6178      	str	r0, [r7, #20]
          break;
 8004330:	e032      	b.n	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004332:	4b1a      	ldr	r3, [pc, #104]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004336:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d025      	beq.n	800438a <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
            frequency = HAL_RCC_GetPLL3RFreq();
 800433e:	f7fe f931 	bl	80025a4 <HAL_RCC_GetPLL3RFreq>
 8004342:	6178      	str	r0, [r7, #20]
          break;
 8004344:	e021      	b.n	800438a <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004346:	4b15      	ldr	r3, [pc, #84]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0304 	and.w	r3, r3, #4
 800434e:	2b00      	cmp	r3, #0
 8004350:	d01e      	beq.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004352:	4b12      	ldr	r3, [pc, #72]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0320 	and.w	r3, r3, #32
 800435a:	2b00      	cmp	r3, #0
 800435c:	d018      	beq.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800435e:	4b0f      	ldr	r3, [pc, #60]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	08db      	lsrs	r3, r3, #3
 8004364:	f003 0303 	and.w	r3, r3, #3
 8004368:	4a0e      	ldr	r2, [pc, #56]	@ (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
 800436a:	fa22 f303 	lsr.w	r3, r2, r3
 800436e:	617b      	str	r3, [r7, #20]
          break;
 8004370:	e00e      	b.n	8004390 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004372:	4b0a      	ldr	r3, [pc, #40]	@ (800439c <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00b      	beq.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
            frequency = CSI_VALUE;
 800437e:	4b0a      	ldr	r3, [pc, #40]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
 8004380:	617b      	str	r3, [r7, #20]
          break;
 8004382:	e008      	b.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
          break;
 8004384:	bf00      	nop
 8004386:	f000 be60 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800438a:	bf00      	nop
 800438c:	f000 be5d 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004390:	bf00      	nop
 8004392:	f000 be5a 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004396:	bf00      	nop
      break;
 8004398:	f000 be57 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 800439c:	58024400 	.word	0x58024400
 80043a0:	016e3600 	.word	0x016e3600
 80043a4:	03d09000 	.word	0x03d09000
 80043a8:	003d0900 	.word	0x003d0900
      clocksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80043ac:	4ba0      	ldr	r3, [pc, #640]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80043ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043b0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80043b4:	613b      	str	r3, [r7, #16]
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043bc:	d04f      	beq.n	800445e <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043c4:	d84f      	bhi.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043cc:	d03d      	beq.n	800444a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043d4:	d847      	bhi.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80043dc:	d02b      	beq.n	8004436 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80043e4:	d83f      	bhi.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043ec:	d019      	beq.n	8004422 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043f4:	d837      	bhi.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d004      	beq.n	8004406 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004402:	d004      	beq.n	800440e <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
          break;
 8004404:	e02f      	b.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004406:	f7fd ffc7 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 800440a:	6178      	str	r0, [r7, #20]
          break;
 800440c:	e038      	b.n	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800440e:	4b88      	ldr	r3, [pc, #544]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004412:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d028      	beq.n	800446c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
            frequency = HAL_RCC_GetPLL2PFreq();
 800441a:	f7fe f827 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 800441e:	6178      	str	r0, [r7, #20]
          break;
 8004420:	e024      	b.n	800446c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004422:	4b83      	ldr	r3, [pc, #524]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004426:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d021      	beq.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
            frequency = HAL_RCC_GetPLL3RFreq();
 800442e:	f7fe f8b9 	bl	80025a4 <HAL_RCC_GetPLL3RFreq>
 8004432:	6178      	str	r0, [r7, #20]
          break;
 8004434:	e01d      	b.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004436:	4b7e      	ldr	r3, [pc, #504]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d01a      	beq.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
            frequency = LSE_VALUE;
 8004442:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004446:	617b      	str	r3, [r7, #20]
          break;
 8004448:	e016      	b.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800444a:	4b79      	ldr	r3, [pc, #484]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 800444c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d013      	beq.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = LSI_VALUE;
 8004456:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800445a:	617b      	str	r3, [r7, #20]
          break;
 800445c:	e00f      	b.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          frequency = RCC_GetCLKPFreq();
 800445e:	f000 fe0d 	bl	800507c <RCC_GetCLKPFreq>
 8004462:	6178      	str	r0, [r7, #20]
          break;
 8004464:	e00c      	b.n	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          break;
 8004466:	bf00      	nop
 8004468:	f000 bdef 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800446c:	bf00      	nop
 800446e:	f000 bdec 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004472:	bf00      	nop
 8004474:	f000 bde9 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004478:	bf00      	nop
 800447a:	f000 bde6 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800447e:	bf00      	nop
      break;
 8004480:	f000 bde3 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM23_SOURCE();
 8004484:	4b6a      	ldr	r3, [pc, #424]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004488:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800448c:	613b      	str	r3, [r7, #16]
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004494:	d04f      	beq.n	8004536 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800449c:	d84f      	bhi.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a4:	d03d      	beq.n	8004522 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ac:	d847      	bhi.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044b4:	d02b      	beq.n	800450e <HAL_RCCEx_GetPeriphCLKFreq+0xb3a>
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044bc:	d83f      	bhi.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044c4:	d019      	beq.n	80044fa <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044cc:	d837      	bhi.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d004      	beq.n	80044de <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044da:	d004      	beq.n	80044e6 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          break;
 80044dc:	e02f      	b.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetPCLK4Freq();
 80044de:	f7fd ff93 	bl	8002408 <HAL_RCC_GetPCLK4Freq>
 80044e2:	6178      	str	r0, [r7, #20]
          break;
 80044e4:	e038      	b.n	8004558 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80044e6:	4b52      	ldr	r3, [pc, #328]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80044e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d028      	beq.n	8004544 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
            frequency = HAL_RCC_GetPLL2PFreq();
 80044f2:	f7fd ffbb 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 80044f6:	6178      	str	r0, [r7, #20]
          break;
 80044f8:	e024      	b.n	8004544 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 80044fa:	4b4d      	ldr	r3, [pc, #308]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80044fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d021      	beq.n	800454a <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
            frequency = HAL_RCC_GetPLL3RFreq();
 8004506:	f7fe f84d 	bl	80025a4 <HAL_RCC_GetPLL3RFreq>
 800450a:	6178      	str	r0, [r7, #20]
          break;
 800450c:	e01d      	b.n	800454a <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800450e:	4b48      	ldr	r3, [pc, #288]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d01a      	beq.n	8004550 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
            frequency = LSE_VALUE;
 800451a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800451e:	617b      	str	r3, [r7, #20]
          break;
 8004520:	e016      	b.n	8004550 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004522:	4b43      	ldr	r3, [pc, #268]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004524:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b00      	cmp	r3, #0
 800452c:	d013      	beq.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
            frequency = LSI_VALUE;
 800452e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004532:	617b      	str	r3, [r7, #20]
          break;
 8004534:	e00f      	b.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
          frequency = RCC_GetCLKPFreq();
 8004536:	f000 fda1 	bl	800507c <RCC_GetCLKPFreq>
 800453a:	6178      	str	r0, [r7, #20]
          break;
 800453c:	e00c      	b.n	8004558 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          break;
 800453e:	bf00      	nop
 8004540:	f000 bd83 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004544:	bf00      	nop
 8004546:	f000 bd80 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800454a:	bf00      	nop
 800454c:	f000 bd7d 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004550:	bf00      	nop
 8004552:	f000 bd7a 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004556:	bf00      	nop
      break;
 8004558:	f000 bd77 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM45_SOURCE();
 800455c:	4b34      	ldr	r3, [pc, #208]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 800455e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004560:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004564:	613b      	str	r3, [r7, #16]
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800456c:	d04f      	beq.n	800460e <HAL_RCCEx_GetPeriphCLKFreq+0xc3a>
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004574:	d84f      	bhi.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800457c:	d03d      	beq.n	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004584:	d847      	bhi.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800458c:	d02b      	beq.n	80045e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004594:	d83f      	bhi.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800459c:	d019      	beq.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfe>
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045a4:	d837      	bhi.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d004      	beq.n	80045b6 <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045b2:	d004      	beq.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
          break;
 80045b4:	e02f      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          frequency = HAL_RCC_GetPCLK4Freq();
 80045b6:	f7fd ff27 	bl	8002408 <HAL_RCC_GetPCLK4Freq>
 80045ba:	6178      	str	r0, [r7, #20]
          break;
 80045bc:	e03b      	b.n	8004636 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80045be:	4b1c      	ldr	r3, [pc, #112]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80045c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d028      	beq.n	800461c <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
            frequency = HAL_RCC_GetPLL2PFreq();
 80045ca:	f7fd ff4f 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 80045ce:	6178      	str	r0, [r7, #20]
          break;
 80045d0:	e024      	b.n	800461c <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 80045d2:	4b17      	ldr	r3, [pc, #92]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80045d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d021      	beq.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
            frequency = HAL_RCC_GetPLL3RFreq();
 80045de:	f7fd ffe1 	bl	80025a4 <HAL_RCC_GetPLL3RFreq>
 80045e2:	6178      	str	r0, [r7, #20]
          break;
 80045e4:	e01d      	b.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045e6:	4b12      	ldr	r3, [pc, #72]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80045e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d01a      	beq.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
            frequency = LSE_VALUE;
 80045f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045f6:	617b      	str	r3, [r7, #20]
          break;
 80045f8:	e016      	b.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80045fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80045fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d016      	beq.n	8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
            frequency = LSI_VALUE;
 8004606:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800460a:	617b      	str	r3, [r7, #20]
          break;
 800460c:	e012      	b.n	8004634 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
          frequency = RCC_GetCLKPFreq();
 800460e:	f000 fd35 	bl	800507c <RCC_GetCLKPFreq>
 8004612:	6178      	str	r0, [r7, #20]
          break;
 8004614:	e00f      	b.n	8004636 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          break;
 8004616:	bf00      	nop
 8004618:	f000 bd17 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800461c:	bf00      	nop
 800461e:	f000 bd14 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004622:	bf00      	nop
 8004624:	f000 bd11 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004628:	bf00      	nop
 800462a:	f000 bd0e 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 800462e:	bf00      	nop
 8004630:	58024400 	.word	0x58024400
          break;
 8004634:	bf00      	nop
      break;
 8004636:	f000 bd08 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPUART1_SOURCE();
 800463a:	4ba3      	ldr	r3, [pc, #652]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800463c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800463e:	f003 0307 	and.w	r3, r3, #7
 8004642:	613b      	str	r3, [r7, #16]
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	2b05      	cmp	r3, #5
 8004648:	d84f      	bhi.n	80046ea <HAL_RCCEx_GetPeriphCLKFreq+0xd16>
 800464a:	a201      	add	r2, pc, #4	@ (adr r2, 8004650 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>)
 800464c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004650:	08004669 	.word	0x08004669
 8004654:	08004671 	.word	0x08004671
 8004658:	08004685 	.word	0x08004685
 800465c:	08004699 	.word	0x08004699
 8004660:	080046c5 	.word	0x080046c5
 8004664:	080046d7 	.word	0x080046d7
          frequency = HAL_RCC_GetPCLK4Freq();
 8004668:	f7fd fece 	bl	8002408 <HAL_RCC_GetPCLK4Freq>
 800466c:	6178      	str	r0, [r7, #20]
          break;
 800466e:	e04c      	b.n	800470a <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004670:	4b95      	ldr	r3, [pc, #596]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d039      	beq.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
            frequency = HAL_RCC_GetPLL2QFreq();
 800467c:	f7fd ff0c 	bl	8002498 <HAL_RCC_GetPLL2QFreq>
 8004680:	6178      	str	r0, [r7, #20]
          break;
 8004682:	e035      	b.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004684:	4b90      	ldr	r3, [pc, #576]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d032      	beq.n	80046f6 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
            frequency = HAL_RCC_GetPLL3QFreq();
 8004690:	f7fd ff72 	bl	8002578 <HAL_RCC_GetPLL3QFreq>
 8004694:	6178      	str	r0, [r7, #20]
          break;
 8004696:	e02e      	b.n	80046f6 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004698:	4b8b      	ldr	r3, [pc, #556]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d02b      	beq.n	80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80046a4:	4b88      	ldr	r3, [pc, #544]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0320 	and.w	r3, r3, #32
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d025      	beq.n	80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80046b0:	4b85      	ldr	r3, [pc, #532]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	08db      	lsrs	r3, r3, #3
 80046b6:	f003 0303 	and.w	r3, r3, #3
 80046ba:	4a84      	ldr	r2, [pc, #528]	@ (80048cc <HAL_RCCEx_GetPeriphCLKFreq+0xef8>)
 80046bc:	fa22 f303 	lsr.w	r3, r2, r3
 80046c0:	617b      	str	r3, [r7, #20]
          break;
 80046c2:	e01b      	b.n	80046fc <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80046c4:	4b80      	ldr	r3, [pc, #512]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d018      	beq.n	8004702 <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
            frequency = CSI_VALUE;
 80046d0:	4b7f      	ldr	r3, [pc, #508]	@ (80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0xefc>)
 80046d2:	617b      	str	r3, [r7, #20]
          break;
 80046d4:	e015      	b.n	8004702 <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046d6:	4b7c      	ldr	r3, [pc, #496]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80046d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d012      	beq.n	8004708 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
            frequency = LSE_VALUE;
 80046e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046e6:	617b      	str	r3, [r7, #20]
          break;
 80046e8:	e00e      	b.n	8004708 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
          break;
 80046ea:	bf00      	nop
 80046ec:	f000 bcad 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80046f0:	bf00      	nop
 80046f2:	f000 bcaa 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80046f6:	bf00      	nop
 80046f8:	f000 bca7 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80046fc:	bf00      	nop
 80046fe:	f000 bca4 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004702:	bf00      	nop
 8004704:	f000 bca1 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004708:	bf00      	nop
      break;
 800470a:	f000 bc9e 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800470e:	4b6e      	ldr	r3, [pc, #440]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004712:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004716:	2b00      	cmp	r3, #0
 8004718:	f000 8494 	beq.w	8005044 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
        frequency = HAL_RCC_GetPLL3RFreq();
 800471c:	f7fd ff42 	bl	80025a4 <HAL_RCC_GetPLL3RFreq>
 8004720:	6178      	str	r0, [r7, #20]
      break;
 8004722:	f000 bc8f 	b.w	8005044 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
      clocksource = __HAL_RCC_GET_PSSI_SOURCE();
 8004726:	4b68      	ldr	r3, [pc, #416]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800472a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800472e:	613b      	str	r3, [r7, #16]
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d004      	beq.n	8004740 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800473c:	d00a      	beq.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0xd80>
          break;
 800473e:	e00e      	b.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004740:	4b61      	ldr	r3, [pc, #388]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004744:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d007      	beq.n	800475c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
            frequency = HAL_RCC_GetPLL3RFreq();
 800474c:	f7fd ff2a 	bl	80025a4 <HAL_RCC_GetPLL3RFreq>
 8004750:	6178      	str	r0, [r7, #20]
          break;
 8004752:	e003      	b.n	800475c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
          frequency = RCC_GetCLKPFreq();
 8004754:	f000 fc92 	bl	800507c <RCC_GetCLKPFreq>
 8004758:	6178      	str	r0, [r7, #20]
          break;
 800475a:	e000      	b.n	800475e <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          break;
 800475c:	bf00      	nop
      break;
 800475e:	f000 bc74 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_RTC_SOURCE();
 8004762:	4b59      	ldr	r3, [pc, #356]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800476a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800476e:	d107      	bne.n	8004780 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
 8004770:	4b55      	ldr	r3, [pc, #340]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004772:	691b      	ldr	r3, [r3, #16]
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
 800477a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800477e:	e003      	b.n	8004788 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8004780:	4b51      	ldr	r3, [pc, #324]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004782:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004784:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004788:	613b      	str	r3, [r7, #16]
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004790:	d014      	beq.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004798:	d81a      	bhi.n	80047d0 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d033      	beq.n	8004808 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047a6:	d113      	bne.n	80047d0 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047a8:	4b47      	ldr	r3, [pc, #284]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80047aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d02c      	beq.n	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
            frequency = LSE_VALUE;
 80047b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047b8:	617b      	str	r3, [r7, #20]
          break;
 80047ba:	e028      	b.n	800480e <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047bc:	4b42      	ldr	r3, [pc, #264]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80047be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d025      	beq.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
            frequency = LSI_VALUE;
 80047c8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80047cc:	617b      	str	r3, [r7, #20]
          break;
 80047ce:	e021      	b.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) /*!< HSE is the clock source for RTC */
 80047d0:	4b3d      	ldr	r3, [pc, #244]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80047d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047dc:	d11d      	bne.n	800481a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047de:	4b3a      	ldr	r3, [pc, #232]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d017      	beq.n	800481a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
              prescaler = READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) >> RCC_CFGR_RTCPRE_Pos;
 80047ea:	4b37      	ldr	r3, [pc, #220]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	0a1b      	lsrs	r3, r3, #8
 80047f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047f4:	60fb      	str	r3, [r7, #12]
              if (prescaler > 1U)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d90e      	bls.n	800481a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
                frequency = HSE_VALUE / prescaler;
 80047fc:	4a35      	ldr	r2, [pc, #212]	@ (80048d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	fbb2 f3f3 	udiv	r3, r2, r3
 8004804:	617b      	str	r3, [r7, #20]
          break;
 8004806:	e008      	b.n	800481a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
          break;
 8004808:	bf00      	nop
 800480a:	f000 bc1e 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800480e:	bf00      	nop
 8004810:	f000 bc1b 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004814:	bf00      	nop
 8004816:	f000 bc18 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800481a:	bf00      	nop
      break;
 800481c:	f000 bc15 	b.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8004820:	4b29      	ldr	r3, [pc, #164]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004824:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004828:	613b      	str	r3, [r7, #16]
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004830:	d039      	beq.n	80048a6 <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004838:	d83d      	bhi.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004840:	d035      	beq.n	80048ae <HAL_RCCEx_GetPeriphCLKFreq+0xeda>
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004848:	d835      	bhi.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004850:	d01f      	beq.n	8004892 <HAL_RCCEx_GetPeriphCLKFreq+0xebe>
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004858:	d82d      	bhi.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d004      	beq.n	800486a <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004866:	d00a      	beq.n	800487e <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
          break;
 8004868:	e025      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 800486a:	4b17      	ldr	r3, [pc, #92]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800486c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004872:	2b00      	cmp	r3, #0
 8004874:	d021      	beq.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
            frequency = HAL_RCC_GetPLL1QFreq();
 8004876:	f7fd fde3 	bl	8002440 <HAL_RCC_GetPLL1QFreq>
 800487a:	6178      	str	r0, [r7, #20]
          break;
 800487c:	e01d      	b.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800487e:	4b12      	ldr	r3, [pc, #72]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004882:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d019      	beq.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
            frequency = HAL_RCC_GetPLL2PFreq();
 800488a:	f7fd fdef 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 800488e:	6178      	str	r0, [r7, #20]
          break;
 8004890:	e015      	b.n	80048be <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004892:	4b0d      	ldr	r3, [pc, #52]	@ (80048c8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004896:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d011      	beq.n	80048c2 <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
            frequency = HAL_RCC_GetPLL3PFreq();
 800489e:	f7fd fe55 	bl	800254c <HAL_RCC_GetPLL3PFreq>
 80048a2:	6178      	str	r0, [r7, #20]
          break;
 80048a4:	e00d      	b.n	80048c2 <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
          frequency = RCC_GetCLKPFreq();
 80048a6:	f000 fbe9 	bl	800507c <RCC_GetCLKPFreq>
 80048aa:	6178      	str	r0, [r7, #20]
          break;
 80048ac:	e00a      	b.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          frequency = EXTERNAL_CLOCK_VALUE;
 80048ae:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80048b2:	617b      	str	r3, [r7, #20]
          break;
 80048b4:	e006      	b.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          break;
 80048b6:	bf00      	nop
 80048b8:	e3c7      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80048ba:	bf00      	nop
 80048bc:	e3c5      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80048be:	bf00      	nop
 80048c0:	e3c3      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80048c2:	bf00      	nop
      break;
 80048c4:	e3c1      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 80048c6:	bf00      	nop
 80048c8:	58024400 	.word	0x58024400
 80048cc:	03d09000 	.word	0x03d09000
 80048d0:	003d0900 	.word	0x003d0900
 80048d4:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_SAI2_SOURCE();
 80048d8:	4b94      	ldr	r3, [pc, #592]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80048da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048dc:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80048e0:	613b      	str	r3, [r7, #16]
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80048e8:	d049      	beq.n	800497e <HAL_RCCEx_GetPeriphCLKFreq+0xfaa>
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80048f0:	d847      	bhi.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048f8:	d039      	beq.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004900:	d83f      	bhi.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004908:	d035      	beq.n	8004976 <HAL_RCCEx_GetPeriphCLKFreq+0xfa2>
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004910:	d837      	bhi.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004918:	d01f      	beq.n	800495a <HAL_RCCEx_GetPeriphCLKFreq+0xf86>
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004920:	d82f      	bhi.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d004      	beq.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800492e:	d00a      	beq.n	8004946 <HAL_RCCEx_GetPeriphCLKFreq+0xf72>
          break;
 8004930:	e027      	b.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004932:	4b7e      	ldr	r3, [pc, #504]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800493a:	2b00      	cmp	r3, #0
 800493c:	d023      	beq.n	8004986 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
            frequency = HAL_RCC_GetPLL1QFreq();
 800493e:	f7fd fd7f 	bl	8002440 <HAL_RCC_GetPLL1QFreq>
 8004942:	6178      	str	r0, [r7, #20]
          break;
 8004944:	e01f      	b.n	8004986 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004946:	4b79      	ldr	r3, [pc, #484]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800494e:	2b00      	cmp	r3, #0
 8004950:	d01b      	beq.n	800498a <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
            frequency = HAL_RCC_GetPLL2PFreq();
 8004952:	f7fd fd8b 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 8004956:	6178      	str	r0, [r7, #20]
          break;
 8004958:	e017      	b.n	800498a <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800495a:	4b74      	ldr	r3, [pc, #464]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800495c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d013      	beq.n	800498e <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
            frequency = HAL_RCC_GetPLL3PFreq();
 8004966:	f7fd fdf1 	bl	800254c <HAL_RCC_GetPLL3PFreq>
 800496a:	6178      	str	r0, [r7, #20]
          break;
 800496c:	e00f      	b.n	800498e <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
          frequency = RCC_GetCLKPFreq();
 800496e:	f000 fb85 	bl	800507c <RCC_GetCLKPFreq>
 8004972:	6178      	str	r0, [r7, #20]
          break;
 8004974:	e00c      	b.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          frequency = EXTERNAL_CLOCK_VALUE;
 8004976:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800497a:	617b      	str	r3, [r7, #20]
          break;
 800497c:	e008      	b.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          break;
 800497e:	bf00      	nop
 8004980:	e363      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004982:	bf00      	nop
 8004984:	e361      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004986:	bf00      	nop
 8004988:	e35f      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800498a:	bf00      	nop
 800498c:	e35d      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800498e:	bf00      	nop
      break;
 8004990:	e35b      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SDMMC12_SOURCE();
 8004992:	4b66      	ldr	r3, [pc, #408]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004996:	f003 0304 	and.w	r3, r3, #4
 800499a:	613b      	str	r3, [r7, #16]
      if (clocksource ==
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d10a      	bne.n	80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 80049a2:	4b62      	ldr	r3, [pc, #392]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80049a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	f000 834c 	beq.w	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2SFreq();
 80049b0:	f7fd fd9e 	bl	80024f0 <HAL_RCC_GetPLL2SFreq>
 80049b4:	6178      	str	r0, [r7, #20]
      break;
 80049b6:	e347      	b.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 80049b8:	4b5c      	ldr	r3, [pc, #368]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80049ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f000 8341 	beq.w	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2TFreq();
 80049c6:	f7fd fda9 	bl	800251c <HAL_RCC_GetPLL2TFreq>
 80049ca:	6178      	str	r0, [r7, #20]
      break;
 80049cc:	e33c      	b.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
      clocksource = __HAL_RCC_GET_SPDIFRX_SOURCE();
 80049ce:	4b57      	ldr	r3, [pc, #348]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80049d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049d2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80049d6:	613b      	str	r3, [r7, #16]
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049de:	d031      	beq.n	8004a44 <HAL_RCCEx_GetPeriphCLKFreq+0x1070>
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80049e6:	d843      	bhi.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049ee:	d01f      	beq.n	8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80049f6:	d83b      	bhi.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d004      	beq.n	8004a08 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a04:	d00a      	beq.n	8004a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
          break;
 8004a06:	e033      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004a08:	4b48      	ldr	r3, [pc, #288]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d02f      	beq.n	8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
            frequency = HAL_RCC_GetPLL1QFreq();
 8004a14:	f7fd fd14 	bl	8002440 <HAL_RCC_GetPLL1QFreq>
 8004a18:	6178      	str	r0, [r7, #20]
          break;
 8004a1a:	e02b      	b.n	8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004a1c:	4b43      	ldr	r3, [pc, #268]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d027      	beq.n	8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
            frequency = HAL_RCC_GetPLL2RFreq();
 8004a28:	f7fd fd4c 	bl	80024c4 <HAL_RCC_GetPLL2RFreq>
 8004a2c:	6178      	str	r0, [r7, #20]
          break;
 8004a2e:	e023      	b.n	8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004a30:	4b3e      	ldr	r3, [pc, #248]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d01f      	beq.n	8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
            frequency = HAL_RCC_GetPLL3RFreq();
 8004a3c:	f7fd fdb2 	bl	80025a4 <HAL_RCC_GetPLL3RFreq>
 8004a40:	6178      	str	r0, [r7, #20]
          break;
 8004a42:	e01b      	b.n	8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a44:	4b39      	ldr	r3, [pc, #228]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d017      	beq.n	8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004a50:	4b36      	ldr	r3, [pc, #216]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0320 	and.w	r3, r3, #32
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d011      	beq.n	8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004a5c:	4b33      	ldr	r3, [pc, #204]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	08db      	lsrs	r3, r3, #3
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	4a32      	ldr	r2, [pc, #200]	@ (8004b30 <HAL_RCCEx_GetPeriphCLKFreq+0x115c>)
 8004a68:	fa22 f303 	lsr.w	r3, r2, r3
 8004a6c:	617b      	str	r3, [r7, #20]
          break;
 8004a6e:	e007      	b.n	8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
          break;
 8004a70:	bf00      	nop
 8004a72:	e2ea      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004a74:	bf00      	nop
 8004a76:	e2e8      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004a78:	bf00      	nop
 8004a7a:	e2e6      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004a7c:	bf00      	nop
 8004a7e:	e2e4      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004a80:	bf00      	nop
      break;
 8004a82:	e2e2      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI1_SOURCE();
 8004a84:	4b29      	ldr	r3, [pc, #164]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a8c:	613b      	str	r3, [r7, #16]
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a94:	d039      	beq.n	8004b0a <HAL_RCCEx_GetPeriphCLKFreq+0x1136>
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a9c:	d83d      	bhi.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aa4:	d035      	beq.n	8004b12 <HAL_RCCEx_GetPeriphCLKFreq+0x113e>
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aac:	d835      	bhi.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ab4:	d01f      	beq.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004abc:	d82d      	bhi.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d004      	beq.n	8004ace <HAL_RCCEx_GetPeriphCLKFreq+0x10fa>
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aca:	d00a      	beq.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x110e>
          break;
 8004acc:	e025      	b.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004ace:	4b17      	ldr	r3, [pc, #92]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d021      	beq.n	8004b1e <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
            frequency = HAL_RCC_GetPLL1QFreq();
 8004ada:	f7fd fcb1 	bl	8002440 <HAL_RCC_GetPLL1QFreq>
 8004ade:	6178      	str	r0, [r7, #20]
          break;
 8004ae0:	e01d      	b.n	8004b1e <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004ae2:	4b12      	ldr	r3, [pc, #72]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d019      	beq.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
            frequency = HAL_RCC_GetPLL2PFreq();
 8004aee:	f7fd fcbd 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 8004af2:	6178      	str	r0, [r7, #20]
          break;
 8004af4:	e015      	b.n	8004b22 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004af6:	4b0d      	ldr	r3, [pc, #52]	@ (8004b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8004af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d011      	beq.n	8004b26 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
            frequency = HAL_RCC_GetPLL3PFreq();
 8004b02:	f7fd fd23 	bl	800254c <HAL_RCC_GetPLL3PFreq>
 8004b06:	6178      	str	r0, [r7, #20]
          break;
 8004b08:	e00d      	b.n	8004b26 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
          frequency = RCC_GetCLKPFreq();
 8004b0a:	f000 fab7 	bl	800507c <RCC_GetCLKPFreq>
 8004b0e:	6178      	str	r0, [r7, #20]
          break;
 8004b10:	e00a      	b.n	8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          frequency = EXTERNAL_CLOCK_VALUE;
 8004b12:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004b16:	617b      	str	r3, [r7, #20]
          break;
 8004b18:	e006      	b.n	8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          break;
 8004b1a:	bf00      	nop
 8004b1c:	e295      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004b1e:	bf00      	nop
 8004b20:	e293      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004b22:	bf00      	nop
 8004b24:	e291      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004b26:	bf00      	nop
      break;
 8004b28:	e28f      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8004b2a:	bf00      	nop
 8004b2c:	58024400 	.word	0x58024400
 8004b30:	03d09000 	.word	0x03d09000
      clocksource = __HAL_RCC_GET_SPI23_SOURCE();
 8004b34:	4b92      	ldr	r3, [pc, #584]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004b36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b3c:	613b      	str	r3, [r7, #16]
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	2b40      	cmp	r3, #64	@ 0x40
 8004b42:	d033      	beq.n	8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x11d8>
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	2b40      	cmp	r3, #64	@ 0x40
 8004b48:	d838      	bhi.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	2b30      	cmp	r3, #48	@ 0x30
 8004b4e:	d031      	beq.n	8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e0>
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	2b30      	cmp	r3, #48	@ 0x30
 8004b54:	d832      	bhi.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	2b20      	cmp	r3, #32
 8004b5a:	d01d      	beq.n	8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x11c4>
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	2b20      	cmp	r3, #32
 8004b60:	d82c      	bhi.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d003      	beq.n	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x119c>
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	2b10      	cmp	r3, #16
 8004b6c:	d00a      	beq.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
          break;
 8004b6e:	e025      	b.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004b70:	4b83      	ldr	r3, [pc, #524]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d021      	beq.n	8004bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
            frequency = HAL_RCC_GetPLL1QFreq();
 8004b7c:	f7fd fc60 	bl	8002440 <HAL_RCC_GetPLL1QFreq>
 8004b80:	6178      	str	r0, [r7, #20]
          break;
 8004b82:	e01d      	b.n	8004bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004b84:	4b7e      	ldr	r3, [pc, #504]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d019      	beq.n	8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
            frequency = HAL_RCC_GetPLL2PFreq();
 8004b90:	f7fd fc6c 	bl	800246c <HAL_RCC_GetPLL2PFreq>
 8004b94:	6178      	str	r0, [r7, #20]
          break;
 8004b96:	e015      	b.n	8004bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004b98:	4b79      	ldr	r3, [pc, #484]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d011      	beq.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
            frequency = HAL_RCC_GetPLL3PFreq();
 8004ba4:	f7fd fcd2 	bl	800254c <HAL_RCC_GetPLL3PFreq>
 8004ba8:	6178      	str	r0, [r7, #20]
          break;
 8004baa:	e00d      	b.n	8004bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
          frequency = RCC_GetCLKPFreq();
 8004bac:	f000 fa66 	bl	800507c <RCC_GetCLKPFreq>
 8004bb0:	6178      	str	r0, [r7, #20]
          break;
 8004bb2:	e00a      	b.n	8004bca <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          frequency = EXTERNAL_CLOCK_VALUE;
 8004bb4:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004bb8:	617b      	str	r3, [r7, #20]
          break;
 8004bba:	e006      	b.n	8004bca <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          break;
 8004bbc:	bf00      	nop
 8004bbe:	e244      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004bc0:	bf00      	nop
 8004bc2:	e242      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004bc4:	bf00      	nop
 8004bc6:	e240      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004bc8:	bf00      	nop
      break;
 8004bca:	e23e      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI45_SOURCE();
 8004bcc:	4b6c      	ldr	r3, [pc, #432]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004bce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bd0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bd4:	613b      	str	r3, [r7, #16]
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	2b50      	cmp	r3, #80	@ 0x50
 8004bda:	d052      	beq.n	8004c82 <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	2b50      	cmp	r3, #80	@ 0x50
 8004be0:	d858      	bhi.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	2b40      	cmp	r3, #64	@ 0x40
 8004be6:	d043      	beq.n	8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	2b40      	cmp	r3, #64	@ 0x40
 8004bec:	d852      	bhi.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	2b30      	cmp	r3, #48	@ 0x30
 8004bf2:	d027      	beq.n	8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	2b30      	cmp	r3, #48	@ 0x30
 8004bf8:	d84c      	bhi.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	d017      	beq.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	2b20      	cmp	r3, #32
 8004c04:	d846      	bhi.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	2b10      	cmp	r3, #16
 8004c10:	d004      	beq.n	8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
          break;
 8004c12:	e03f      	b.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
          frequency = HAL_RCC_GetPCLK2Freq();
 8004c14:	f7fd fbdc 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8004c18:	6178      	str	r0, [r7, #20]
          break;
 8004c1a:	e046      	b.n	8004caa <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004c1c:	4b58      	ldr	r3, [pc, #352]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d037      	beq.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
            frequency = HAL_RCC_GetPLL2QFreq();
 8004c28:	f7fd fc36 	bl	8002498 <HAL_RCC_GetPLL2QFreq>
 8004c2c:	6178      	str	r0, [r7, #20]
          break;
 8004c2e:	e033      	b.n	8004c98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004c30:	4b53      	ldr	r3, [pc, #332]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d02f      	beq.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8004c3c:	f7fd fc9c 	bl	8002578 <HAL_RCC_GetPLL3QFreq>
 8004c40:	6178      	str	r0, [r7, #20]
          break;
 8004c42:	e02b      	b.n	8004c9c <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c44:	4b4e      	ldr	r3, [pc, #312]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0304 	and.w	r3, r3, #4
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d027      	beq.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004c50:	4b4b      	ldr	r3, [pc, #300]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0320 	and.w	r3, r3, #32
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d021      	beq.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c5c:	4b48      	ldr	r3, [pc, #288]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	08db      	lsrs	r3, r3, #3
 8004c62:	f003 0303 	and.w	r3, r3, #3
 8004c66:	4a47      	ldr	r2, [pc, #284]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
 8004c68:	fa22 f303 	lsr.w	r3, r2, r3
 8004c6c:	617b      	str	r3, [r7, #20]
          break;
 8004c6e:	e017      	b.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004c70:	4b43      	ldr	r3, [pc, #268]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d013      	beq.n	8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
            frequency = CSI_VALUE;
 8004c7c:	4b42      	ldr	r3, [pc, #264]	@ (8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8004c7e:	617b      	str	r3, [r7, #20]
          break;
 8004c80:	e010      	b.n	8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c82:	4b3f      	ldr	r3, [pc, #252]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00c      	beq.n	8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
            frequency = HSE_VALUE;
 8004c8e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8004c90:	617b      	str	r3, [r7, #20]
          break;
 8004c92:	e009      	b.n	8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
          break;
 8004c94:	bf00      	nop
 8004c96:	e1d8      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004c98:	bf00      	nop
 8004c9a:	e1d6      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004c9c:	bf00      	nop
 8004c9e:	e1d4      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004ca0:	bf00      	nop
 8004ca2:	e1d2      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004ca4:	bf00      	nop
 8004ca6:	e1d0      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004ca8:	bf00      	nop
      break;
 8004caa:	e1ce      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI6_SOURCE();
 8004cac:	4b34      	ldr	r3, [pc, #208]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cb0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004cb4:	613b      	str	r3, [r7, #16]
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	2b50      	cmp	r3, #80	@ 0x50
 8004cba:	d052      	beq.n	8004d62 <HAL_RCCEx_GetPeriphCLKFreq+0x138e>
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	2b50      	cmp	r3, #80	@ 0x50
 8004cc0:	d858      	bhi.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	2b40      	cmp	r3, #64	@ 0x40
 8004cc6:	d043      	beq.n	8004d50 <HAL_RCCEx_GetPeriphCLKFreq+0x137c>
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	2b40      	cmp	r3, #64	@ 0x40
 8004ccc:	d852      	bhi.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	2b30      	cmp	r3, #48	@ 0x30
 8004cd2:	d027      	beq.n	8004d24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	2b30      	cmp	r3, #48	@ 0x30
 8004cd8:	d84c      	bhi.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	2b20      	cmp	r3, #32
 8004cde:	d017      	beq.n	8004d10 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	2b20      	cmp	r3, #32
 8004ce4:	d846      	bhi.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1320>
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	2b10      	cmp	r3, #16
 8004cf0:	d004      	beq.n	8004cfc <HAL_RCCEx_GetPeriphCLKFreq+0x1328>
          break;
 8004cf2:	e03f      	b.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
          frequency = HAL_RCC_GetPCLK4Freq();
 8004cf4:	f7fd fb88 	bl	8002408 <HAL_RCC_GetPCLK4Freq>
 8004cf8:	6178      	str	r0, [r7, #20]
          break;
 8004cfa:	e04e      	b.n	8004d9a <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004cfc:	4b20      	ldr	r3, [pc, #128]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d037      	beq.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
            frequency = HAL_RCC_GetPLL2QFreq();
 8004d08:	f7fd fbc6 	bl	8002498 <HAL_RCC_GetPLL2QFreq>
 8004d0c:	6178      	str	r0, [r7, #20]
          break;
 8004d0e:	e033      	b.n	8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004d10:	4b1b      	ldr	r3, [pc, #108]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d02f      	beq.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8004d1c:	f7fd fc2c 	bl	8002578 <HAL_RCC_GetPLL3QFreq>
 8004d20:	6178      	str	r0, [r7, #20]
          break;
 8004d22:	e02b      	b.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d24:	4b16      	ldr	r3, [pc, #88]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0304 	and.w	r3, r3, #4
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d02f      	beq.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004d30:	4b13      	ldr	r3, [pc, #76]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f003 0320 	and.w	r3, r3, #32
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d029      	beq.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d3c:	4b10      	ldr	r3, [pc, #64]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	08db      	lsrs	r3, r3, #3
 8004d42:	f003 0303 	and.w	r3, r3, #3
 8004d46:	4a0f      	ldr	r2, [pc, #60]	@ (8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
 8004d48:	fa22 f303 	lsr.w	r3, r2, r3
 8004d4c:	617b      	str	r3, [r7, #20]
          break;
 8004d4e:	e01f      	b.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004d50:	4b0b      	ldr	r3, [pc, #44]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d01b      	beq.n	8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
            frequency = CSI_VALUE;
 8004d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8004d5e:	617b      	str	r3, [r7, #20]
          break;
 8004d60:	e018      	b.n	8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d62:	4b07      	ldr	r3, [pc, #28]	@ (8004d80 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d014      	beq.n	8004d98 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
            frequency = HSE_VALUE;
 8004d6e:	4b07      	ldr	r3, [pc, #28]	@ (8004d8c <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8004d70:	617b      	str	r3, [r7, #20]
          break;
 8004d72:	e011      	b.n	8004d98 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
          break;
 8004d74:	bf00      	nop
 8004d76:	e168      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004d78:	bf00      	nop
 8004d7a:	e166      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004d7c:	bf00      	nop
 8004d7e:	e164      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8004d80:	58024400 	.word	0x58024400
 8004d84:	03d09000 	.word	0x03d09000
 8004d88:	003d0900 	.word	0x003d0900
 8004d8c:	016e3600 	.word	0x016e3600
          break;
 8004d90:	bf00      	nop
 8004d92:	e15a      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004d94:	bf00      	nop
 8004d96:	e158      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004d98:	bf00      	nop
      break;
 8004d9a:	e156      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART1_SOURCE();
 8004d9c:	4b9e      	ldr	r3, [pc, #632]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da0:	f003 0307 	and.w	r3, r3, #7
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	2b05      	cmp	r3, #5
 8004daa:	d850      	bhi.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0x147a>
 8004dac:	a201      	add	r2, pc, #4	@ (adr r2, 8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>)
 8004dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db2:	bf00      	nop
 8004db4:	08004dcd 	.word	0x08004dcd
 8004db8:	08004dd5 	.word	0x08004dd5
 8004dbc:	08004de9 	.word	0x08004de9
 8004dc0:	08004dfd 	.word	0x08004dfd
 8004dc4:	08004e29 	.word	0x08004e29
 8004dc8:	08004e3b 	.word	0x08004e3b
          frequency = HAL_RCC_GetPCLK2Freq();
 8004dcc:	f7fd fb00 	bl	80023d0 <HAL_RCC_GetPCLK2Freq>
 8004dd0:	6178      	str	r0, [r7, #20]
          break;
 8004dd2:	e047      	b.n	8004e64 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004dd4:	4b90      	ldr	r3, [pc, #576]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d038      	beq.n	8004e52 <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
            frequency = HAL_RCC_GetPLL2QFreq();
 8004de0:	f7fd fb5a 	bl	8002498 <HAL_RCC_GetPLL2QFreq>
 8004de4:	6178      	str	r0, [r7, #20]
          break;
 8004de6:	e034      	b.n	8004e52 <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004de8:	4b8b      	ldr	r3, [pc, #556]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d030      	beq.n	8004e56 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
            frequency = HAL_RCC_GetPLL3QFreq();
 8004df4:	f7fd fbc0 	bl	8002578 <HAL_RCC_GetPLL3QFreq>
 8004df8:	6178      	str	r0, [r7, #20]
          break;
 8004dfa:	e02c      	b.n	8004e56 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004dfc:	4b86      	ldr	r3, [pc, #536]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0304 	and.w	r3, r3, #4
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d028      	beq.n	8004e5a <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004e08:	4b83      	ldr	r3, [pc, #524]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0320 	and.w	r3, r3, #32
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d022      	beq.n	8004e5a <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004e14:	4b80      	ldr	r3, [pc, #512]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	08db      	lsrs	r3, r3, #3
 8004e1a:	f003 0303 	and.w	r3, r3, #3
 8004e1e:	4a7f      	ldr	r2, [pc, #508]	@ (800501c <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
 8004e20:	fa22 f303 	lsr.w	r3, r2, r3
 8004e24:	617b      	str	r3, [r7, #20]
          break;
 8004e26:	e018      	b.n	8004e5a <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004e28:	4b7b      	ldr	r3, [pc, #492]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d014      	beq.n	8004e5e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
            frequency = CSI_VALUE;
 8004e34:	4b7a      	ldr	r3, [pc, #488]	@ (8005020 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
 8004e36:	617b      	str	r3, [r7, #20]
          break;
 8004e38:	e011      	b.n	8004e5e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e3a:	4b77      	ldr	r3, [pc, #476]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00d      	beq.n	8004e62 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
            frequency = LSE_VALUE;
 8004e46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e4a:	617b      	str	r3, [r7, #20]
          break;
 8004e4c:	e009      	b.n	8004e62 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          break;
 8004e4e:	bf00      	nop
 8004e50:	e0fb      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004e52:	bf00      	nop
 8004e54:	e0f9      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004e56:	bf00      	nop
 8004e58:	e0f7      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004e5a:	bf00      	nop
 8004e5c:	e0f5      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004e5e:	bf00      	nop
 8004e60:	e0f3      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004e62:	bf00      	nop
      break;
 8004e64:	e0f1      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART234578_SOURCE();
 8004e66:	4b6c      	ldr	r3, [pc, #432]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004e68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e6a:	f003 0307 	and.w	r3, r3, #7
 8004e6e:	613b      	str	r3, [r7, #16]
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	2b05      	cmp	r3, #5
 8004e74:	d84f      	bhi.n	8004f16 <HAL_RCCEx_GetPeriphCLKFreq+0x1542>
 8004e76:	a201      	add	r2, pc, #4	@ (adr r2, 8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x14a8>)
 8004e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e7c:	08004e95 	.word	0x08004e95
 8004e80:	08004e9d 	.word	0x08004e9d
 8004e84:	08004eb1 	.word	0x08004eb1
 8004e88:	08004ec5 	.word	0x08004ec5
 8004e8c:	08004ef1 	.word	0x08004ef1
 8004e90:	08004f03 	.word	0x08004f03
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e94:	f7fd fa80 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 8004e98:	6178      	str	r0, [r7, #20]
          break;
 8004e9a:	e047      	b.n	8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0x1558>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004e9c:	4b5e      	ldr	r3, [pc, #376]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ea0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d038      	beq.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
            frequency = HAL_RCC_GetPLL2QFreq();
 8004ea8:	f7fd faf6 	bl	8002498 <HAL_RCC_GetPLL2QFreq>
 8004eac:	6178      	str	r0, [r7, #20]
          break;
 8004eae:	e034      	b.n	8004f1a <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004eb0:	4b59      	ldr	r3, [pc, #356]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d030      	beq.n	8004f1e <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
            frequency = HAL_RCC_GetPLL3QFreq();
 8004ebc:	f7fd fb5c 	bl	8002578 <HAL_RCC_GetPLL3QFreq>
 8004ec0:	6178      	str	r0, [r7, #20]
          break;
 8004ec2:	e02c      	b.n	8004f1e <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ec4:	4b54      	ldr	r3, [pc, #336]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0304 	and.w	r3, r3, #4
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d028      	beq.n	8004f22 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004ed0:	4b51      	ldr	r3, [pc, #324]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0320 	and.w	r3, r3, #32
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d022      	beq.n	8004f22 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004edc:	4b4e      	ldr	r3, [pc, #312]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	08db      	lsrs	r3, r3, #3
 8004ee2:	f003 0303 	and.w	r3, r3, #3
 8004ee6:	4a4d      	ldr	r2, [pc, #308]	@ (800501c <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
 8004ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8004eec:	617b      	str	r3, [r7, #20]
          break;
 8004eee:	e018      	b.n	8004f22 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004ef0:	4b49      	ldr	r3, [pc, #292]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d014      	beq.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
            frequency = CSI_VALUE;
 8004efc:	4b48      	ldr	r3, [pc, #288]	@ (8005020 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
 8004efe:	617b      	str	r3, [r7, #20]
          break;
 8004f00:	e011      	b.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f02:	4b45      	ldr	r3, [pc, #276]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f06:	f003 0302 	and.w	r3, r3, #2
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d00d      	beq.n	8004f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
            frequency = LSE_VALUE;
 8004f0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f12:	617b      	str	r3, [r7, #20]
          break;
 8004f14:	e009      	b.n	8004f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
          break;
 8004f16:	bf00      	nop
 8004f18:	e097      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f1a:	bf00      	nop
 8004f1c:	e095      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f1e:	bf00      	nop
 8004f20:	e093      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f22:	bf00      	nop
 8004f24:	e091      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f26:	bf00      	nop
 8004f28:	e08f      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f2a:	bf00      	nop
      break;
 8004f2c:	e08d      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBPHYC_SOURCE();
 8004f2e:	4b3a      	ldr	r3, [pc, #232]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f32:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004f36:	613b      	str	r3, [r7, #16]
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f3e:	d01d      	beq.n	8004f7c <HAL_RCCEx_GetPeriphCLKFreq+0x15a8>
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f46:	d823      	bhi.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d004      	beq.n	8004f58 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f54:	d009      	beq.n	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
          break;
 8004f56:	e01b      	b.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f58:	4b2f      	ldr	r3, [pc, #188]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d017      	beq.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
            frequency = HSE_VALUE;
 8004f64:	4b2f      	ldr	r3, [pc, #188]	@ (8005024 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
 8004f66:	617b      	str	r3, [r7, #20]
          break;
 8004f68:	e014      	b.n	8004f94 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004f6a:	4b2b      	ldr	r3, [pc, #172]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d010      	beq.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
            frequency = (HSE_VALUE >> 1UL);
 8004f76:	4b2c      	ldr	r3, [pc, #176]	@ (8005028 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>)
 8004f78:	617b      	str	r3, [r7, #20]
          break;
 8004f7a:	e00d      	b.n	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004f7c:	4b26      	ldr	r3, [pc, #152]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d009      	beq.n	8004f9c <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8004f88:	f7fd faf6 	bl	8002578 <HAL_RCC_GetPLL3QFreq>
 8004f8c:	6178      	str	r0, [r7, #20]
          break;
 8004f8e:	e005      	b.n	8004f9c <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
          break;
 8004f90:	bf00      	nop
 8004f92:	e05a      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f94:	bf00      	nop
 8004f96:	e058      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f98:	bf00      	nop
 8004f9a:	e056      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f9c:	bf00      	nop
      break;
 8004f9e:	e054      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBOTGFS_SOURCE();
 8004fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004fa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fa4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004fa8:	613b      	str	r3, [r7, #16]
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004fb0:	d02f      	beq.n	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0x163e>
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004fb8:	d83a      	bhi.n	8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fc0:	d01e      	beq.n	8005000 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fc8:	d832      	bhi.n	8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d004      	beq.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fd6:	d009      	beq.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x1618>
          break;
 8004fd8:	e02a      	b.n	8005030 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
          if (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004fda:	4b0f      	ldr	r3, [pc, #60]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d026      	beq.n	8005034 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
            frequency = HSI48_VALUE;
 8004fe6:	4b11      	ldr	r3, [pc, #68]	@ (800502c <HAL_RCCEx_GetPeriphCLKFreq+0x1658>)
 8004fe8:	617b      	str	r3, [r7, #20]
          break;
 8004fea:	e023      	b.n	8005034 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004fec:	4b0a      	ldr	r3, [pc, #40]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8004fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d01f      	beq.n	8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
            frequency = HAL_RCC_GetPLL3QFreq();
 8004ff8:	f7fd fabe 	bl	8002578 <HAL_RCC_GetPLL3QFreq>
 8004ffc:	6178      	str	r0, [r7, #20]
          break;
 8004ffe:	e01b      	b.n	8005038 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005000:	4b05      	ldr	r3, [pc, #20]	@ (8005018 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d017      	beq.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
            frequency = HSE_VALUE;
 800500c:	4b05      	ldr	r3, [pc, #20]	@ (8005024 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
 800500e:	617b      	str	r3, [r7, #20]
          break;
 8005010:	e014      	b.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
          break;
 8005012:	bf00      	nop
 8005014:	e019      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8005016:	bf00      	nop
 8005018:	58024400 	.word	0x58024400
 800501c:	03d09000 	.word	0x03d09000
 8005020:	003d0900 	.word	0x003d0900
 8005024:	016e3600 	.word	0x016e3600
 8005028:	00b71b00 	.word	0x00b71b00
 800502c:	02dc6c00 	.word	0x02dc6c00
          break;
 8005030:	bf00      	nop
 8005032:	e00a      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005034:	bf00      	nop
 8005036:	e008      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005038:	bf00      	nop
 800503a:	e006      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800503c:	bf00      	nop
      break;
 800503e:	e004      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8005040:	bf00      	nop
 8005042:	e002      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8005044:	bf00      	nop
 8005046:	e000      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8005048:	bf00      	nop
  }

  return frequency;
 800504a:	697b      	ldr	r3, [r7, #20]
}
 800504c:	4618      	mov	r0, r3
 800504e:	3718      	adds	r7, #24
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <HAL_RCCEx_EnableClockProtection>:
  *            @arg RCC_CLOCKPROTECT_FMC     FMC clock protection
  *            @arg RCC_CLOCKPROTECT_XSPI    XSPIs clock protection
  * @retval None
  */
void HAL_RCCEx_EnableClockProtection(uint32_t ProtectClk)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_RCC_CLOCKPROTECTION(ProtectClk));

  SET_BIT(RCC->CKPROTR, ProtectClk);
 800505c:	4b06      	ldr	r3, [pc, #24]	@ (8005078 <HAL_RCCEx_EnableClockProtection+0x24>)
 800505e:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8005062:	4905      	ldr	r1, [pc, #20]	@ (8005078 <HAL_RCCEx_EnableClockProtection+0x24>)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4313      	orrs	r3, r2
 8005068:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
}
 800506c:	bf00      	nop
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr
 8005078:	58024400 	.word	0x58024400

0800507c <RCC_GetCLKPFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_GetCLKPFreq(void)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8005082:	2300      	movs	r3, #0
 8005084:	607b      	str	r3, [r7, #4]
  uint32_t ckpclocksource;

  ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005086:	4b1f      	ldr	r3, [pc, #124]	@ (8005104 <RCC_GetCLKPFreq+0x88>)
 8005088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800508a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800508e:	603b      	str	r3, [r7, #0]

  if (ckpclocksource == RCC_CLKPSOURCE_HSI)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d115      	bne.n	80050c2 <RCC_GetCLKPFreq+0x46>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005096:	4b1b      	ldr	r3, [pc, #108]	@ (8005104 <RCC_GetCLKPFreq+0x88>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0304 	and.w	r3, r3, #4
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d028      	beq.n	80050f4 <RCC_GetCLKPFreq+0x78>
    {
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80050a2:	4b18      	ldr	r3, [pc, #96]	@ (8005104 <RCC_GetCLKPFreq+0x88>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0320 	and.w	r3, r3, #32
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d022      	beq.n	80050f4 <RCC_GetCLKPFreq+0x78>
      {
        frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80050ae:	4b15      	ldr	r3, [pc, #84]	@ (8005104 <RCC_GetCLKPFreq+0x88>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	08db      	lsrs	r3, r3, #3
 80050b4:	f003 0303 	and.w	r3, r3, #3
 80050b8:	4a13      	ldr	r2, [pc, #76]	@ (8005108 <RCC_GetCLKPFreq+0x8c>)
 80050ba:	fa22 f303 	lsr.w	r3, r2, r3
 80050be:	607b      	str	r3, [r7, #4]
 80050c0:	e018      	b.n	80050f4 <RCC_GetCLKPFreq+0x78>
      {
        /* Can't retrieve HSIDIV value */
      }
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_CSI)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050c8:	d108      	bne.n	80050dc <RCC_GetCLKPFreq+0x60>
  {
    if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80050ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005104 <RCC_GetCLKPFreq+0x88>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00e      	beq.n	80050f4 <RCC_GetCLKPFreq+0x78>
    {
      frequency = CSI_VALUE;
 80050d6:	4b0d      	ldr	r3, [pc, #52]	@ (800510c <RCC_GetCLKPFreq+0x90>)
 80050d8:	607b      	str	r3, [r7, #4]
 80050da:	e00b      	b.n	80050f4 <RCC_GetCLKPFreq+0x78>
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_HSE)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050e2:	d107      	bne.n	80050f4 <RCC_GetCLKPFreq+0x78>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050e4:	4b07      	ldr	r3, [pc, #28]	@ (8005104 <RCC_GetCLKPFreq+0x88>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d001      	beq.n	80050f4 <RCC_GetCLKPFreq+0x78>
    {
      frequency = HSE_VALUE;
 80050f0:	4b07      	ldr	r3, [pc, #28]	@ (8005110 <RCC_GetCLKPFreq+0x94>)
 80050f2:	607b      	str	r3, [r7, #4]
  {
    /* Nothing to do, case the CKPER is disabled */
    /* frequency is by default set to 0          */
  }

  return frequency;
 80050f4:	687b      	ldr	r3, [r7, #4]
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	370c      	adds	r7, #12
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	58024400 	.word	0x58024400
 8005108:	03d09000 	.word	0x03d09000
 800510c:	003d0900 	.word	0x003d0900
 8005110:	016e3600 	.word	0x016e3600

08005114 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e02b      	b.n	8005180 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d106      	bne.n	8005142 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f7fb fd51 	bl	8000be4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2202      	movs	r2, #2
 8005146:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	3304      	adds	r3, #4
 8005152:	4619      	mov	r1, r3
 8005154:	4610      	mov	r0, r2
 8005156:	f000 ff97 	bl	8006088 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6818      	ldr	r0, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	461a      	mov	r2, r3
 8005164:	6839      	ldr	r1, [r7, #0]
 8005166:	f000 ffeb 	bl	8006140 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800516a:	4b07      	ldr	r3, [pc, #28]	@ (8005188 <HAL_SDRAM_Init+0x74>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a06      	ldr	r2, [pc, #24]	@ (8005188 <HAL_SDRAM_Init+0x74>)
 8005170:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005174:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3708      	adds	r7, #8
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}
 8005188:	52004000 	.word	0x52004000

0800518c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800519e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80051a0:	7dfb      	ldrb	r3, [r7, #23]
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d101      	bne.n	80051aa <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80051a6:	2302      	movs	r3, #2
 80051a8:	e021      	b.n	80051ee <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80051aa:	7dfb      	ldrb	r3, [r7, #23]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d002      	beq.n	80051b6 <HAL_SDRAM_SendCommand+0x2a>
 80051b0:	7dfb      	ldrb	r3, [r7, #23]
 80051b2:	2b05      	cmp	r3, #5
 80051b4:	d118      	bne.n	80051e8 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2202      	movs	r2, #2
 80051ba:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	68b9      	ldr	r1, [r7, #8]
 80051c6:	4618      	mov	r0, r3
 80051c8:	f001 f824 	bl	8006214 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d104      	bne.n	80051de <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2205      	movs	r2, #5
 80051d8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80051dc:	e006      	b.n	80051ec <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80051e6:	e001      	b.n	80051ec <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e000      	b.n	80051ee <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3718      	adds	r7, #24
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b082      	sub	sp, #8
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
 80051fe:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b02      	cmp	r3, #2
 800520a:	d101      	bne.n	8005210 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800520c:	2302      	movs	r3, #2
 800520e:	e016      	b.n	800523e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005216:	b2db      	uxtb	r3, r3
 8005218:	2b01      	cmp	r3, #1
 800521a:	d10f      	bne.n	800523c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2202      	movs	r2, #2
 8005220:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	6839      	ldr	r1, [r7, #0]
 800522a:	4618      	mov	r0, r3
 800522c:	f001 f816 	bl	800625c <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005238:	2300      	movs	r3, #0
 800523a:	e000      	b.n	800523e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
}
 800523e:	4618      	mov	r0, r3
 8005240:	3708      	adds	r7, #8
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
	...

08005248 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af02      	add	r7, sp, #8
 800524e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005250:	2300      	movs	r3, #0
 8005252:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005254:	f7fb fda8 	bl	8000da8 <HAL_GetTick>
 8005258:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d102      	bne.n	8005266 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	73fb      	strb	r3, [r7, #15]
 8005264:	e0cb      	b.n	80053fe <HAL_XSPI_Init+0x1b6>
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005270:	2b00      	cmp	r3, #0
 8005272:	f040 80c4 	bne.w	80053fe <HAL_XSPI_Init+0x1b6>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f7fb fb64 	bl	8000944 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 800527c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f000 fbce 	bl	8005a22 <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	4b5e      	ldr	r3, [pc, #376]	@ (8005408 <HAL_XSPI_Init+0x1c0>)
 800528e:	4013      	ands	r3, r2
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	68d1      	ldr	r1, [r2, #12]
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	6912      	ldr	r2, [r2, #16]
 8005298:	0412      	lsls	r2, r2, #16
 800529a:	4311      	orrs	r1, r2
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6952      	ldr	r2, [r2, #20]
 80052a0:	3a01      	subs	r2, #1
 80052a2:	0212      	lsls	r2, r2, #8
 80052a4:	4311      	orrs	r1, r2
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	69d2      	ldr	r2, [r2, #28]
 80052aa:	4311      	orrs	r1, r2
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	6812      	ldr	r2, [r2, #0]
 80052b0:	430b      	orrs	r3, r1
 80052b2:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a1a      	ldr	r2, [r3, #32]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	430a      	orrs	r2, r1
 80052c8:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d8:	041a      	lsls	r2, r3, #16
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	430a      	orrs	r2, r1
 80052e0:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005300:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	3b01      	subs	r3, #1
 8005312:	021a      	lsls	r2, r3, #8
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	430a      	orrs	r2, r1
 800531a:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005320:	9300      	str	r3, [sp, #0]
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	2200      	movs	r2, #0
 8005326:	2120      	movs	r1, #32
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 fc79 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 800532e:	4603      	mov	r3, r0
 8005330:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005332:	7bfb      	ldrb	r3, [r7, #15]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d162      	bne.n	80053fe <HAL_XSPI_Init+0x1b6>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	430a      	orrs	r2, r1
 800534c:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a2e      	ldr	r2, [pc, #184]	@ (800540c <HAL_XSPI_Init+0x1c4>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d004      	beq.n	8005362 <HAL_XSPI_Init+0x11a>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a2c      	ldr	r2, [pc, #176]	@ (8005410 <HAL_XSPI_Init+0x1c8>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d10f      	bne.n	8005382 <HAL_XSPI_Init+0x13a>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005366:	9300      	str	r3, [sp, #0]
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	2200      	movs	r2, #0
 800536c:	2120      	movs	r1, #32
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 fc56 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 8005374:	4603      	mov	r3, r0
 8005376:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
 8005378:	7bfb      	ldrb	r3, [r7, #15]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <HAL_XSPI_Init+0x13a>
          {
            return status;
 800537e:	7bfb      	ldrb	r3, [r7, #15]
 8005380:	e03e      	b.n	8005400 <HAL_XSPI_Init+0x1b8>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	4b22      	ldr	r3, [pc, #136]	@ (8005414 <HAL_XSPI_Init+0x1cc>)
 800538a:	4013      	ands	r3, r2
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	6891      	ldr	r1, [r2, #8]
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005394:	4311      	orrs	r1, r2
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	6812      	ldr	r2, [r2, #0]
 800539a:	430b      	orrs	r3, r1
 800539c:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80053a6:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b2:	431a      	orrs	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	430a      	orrs	r2, r1
 80053ba:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f042 0201 	orr.w	r2, r2, #1
 80053cc:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d107      	bne.n	80053e6 <HAL_XSPI_Init+0x19e>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f042 0202 	orr.w	r2, r2, #2
 80053e4:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80053ee:	d103      	bne.n	80053f8 <HAL_XSPI_Init+0x1b0>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	655a      	str	r2, [r3, #84]	@ 0x54
 80053f6:	e002      	b.n	80053fe <HAL_XSPI_Init+0x1b6>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
  }
  return status;
 80053fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005400:	4618      	mov	r0, r3
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	f8e0c0fc 	.word	0xf8e0c0fc
 800540c:	52005000 	.word	0x52005000
 8005410:	5200a000 	.word	0x5200a000
 8005414:	feffffbf 	.word	0xfeffffbf

08005418 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *const pCmd, uint32_t Timeout)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b08a      	sub	sp, #40	@ 0x28
 800541c:	af02      	add	r7, sp, #8
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	60b9      	str	r1, [r7, #8]
 8005422:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8005424:	f7fb fcc0 	bl	8000da8 <HAL_GetTick>
 8005428:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542e:	2b00      	cmp	r3, #0
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));

  /* Check the state of the driver */
  state = hxspi->State;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005434:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	2b02      	cmp	r3, #2
 800543a:	d104      	bne.n	8005446 <HAL_XSPI_Command+0x2e>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005444:	d115      	bne.n	8005472 <HAL_XSPI_Command+0x5a>
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2b14      	cmp	r3, #20
 800544a:	d107      	bne.n	800545c <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b02      	cmp	r3, #2
 8005452:	d00e      	beq.n	8005472 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 8005458:	2b03      	cmp	r3, #3
 800545a:	d00a      	beq.n	8005472 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	2b24      	cmp	r3, #36	@ 0x24
 8005460:	d15e      	bne.n	8005520 <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
 8005466:	2b01      	cmp	r3, #1
 8005468:	d003      	beq.n	8005472 <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 800546e:	2b03      	cmp	r3, #3
 8005470:	d156      	bne.n	8005520 <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	2200      	movs	r2, #0
 800547a:	2120      	movs	r1, #32
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 fbcf 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 8005482:	4603      	mov	r3, r0
 8005484:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8005486:	7ffb      	ldrb	r3, [r7, #31]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d146      	bne.n	800551a <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
 8005492:	68b9      	ldr	r1, [r7, #8]
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f000 fbf9 	bl	8005c8c <XSPI_ConfigCmd>
 800549a:	4603      	mov	r3, r0
 800549c:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 800549e:	7ffb      	ldrb	r3, [r7, #31]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d143      	bne.n	800552c <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d10e      	bne.n	80054ca <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	2201      	movs	r2, #1
 80054b4:	2102      	movs	r1, #2
 80054b6:	68f8      	ldr	r0, [r7, #12]
 80054b8:	f000 fbb2 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 80054bc:	4603      	mov	r3, r0
 80054be:	77fb      	strb	r3, [r7, #31]

          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2202      	movs	r2, #2
 80054c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 80054c8:	e030      	b.n	800552c <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d103      	bne.n	80054da <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2204      	movs	r2, #4
 80054d6:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 80054d8:	e028      	b.n	800552c <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d10b      	bne.n	80054fa <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e6:	2b24      	cmp	r3, #36	@ 0x24
 80054e8:	d103      	bne.n	80054f2 <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2204      	movs	r2, #4
 80054ee:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 80054f0:	e01c      	b.n	800552c <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2214      	movs	r2, #20
 80054f6:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 80054f8:	e018      	b.n	800552c <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2b02      	cmp	r3, #2
 8005500:	d114      	bne.n	800552c <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005506:	2b14      	cmp	r3, #20
 8005508:	d103      	bne.n	8005512 <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2204      	movs	r2, #4
 800550e:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8005510:	e00c      	b.n	800552c <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2224      	movs	r2, #36	@ 0x24
 8005516:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8005518:	e008      	b.n	800552c <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
 800551a:	2302      	movs	r3, #2
 800551c:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 800551e:	e005      	b.n	800552c <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2210      	movs	r2, #16
 8005528:	659a      	str	r2, [r3, #88]	@ 0x58
 800552a:	e000      	b.n	800552e <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
 800552c:	bf00      	nop
  }

  return status;
 800552e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005530:	4618      	mov	r0, r3
 8005532:	3720      	adds	r7, #32
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b08a      	sub	sp, #40	@ 0x28
 800553c:	af02      	add	r7, sp, #8
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005544:	f7fb fc30 	bl	8000da8 <HAL_GetTick>
 8005548:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3350      	adds	r3, #80	@ 0x50
 8005550:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d105      	bne.n	8005564 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2208      	movs	r2, #8
 8005560:	659a      	str	r2, [r3, #88]	@ 0x58
 8005562:	e057      	b.n	8005614 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005568:	2b04      	cmp	r3, #4
 800556a:	d14e      	bne.n	800560a <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005572:	1c5a      	adds	r2, r3, #1
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = (uint8_t *)pData;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	68ba      	ldr	r2, [r7, #8]
 8005584:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005594:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	9300      	str	r3, [sp, #0]
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	2201      	movs	r2, #1
 800559e:	2104      	movs	r1, #4
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f000 fb3d 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 80055a6:	4603      	mov	r3, r0
 80055a8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80055aa:	7ffb      	ldrb	r3, [r7, #31]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d113      	bne.n	80055d8 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b4:	781a      	ldrb	r2, [r3, #0]
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055be:	1c5a      	adds	r2, r3, #1
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055c8:	1e5a      	subs	r2, r3, #1
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1df      	bne.n	8005596 <HAL_XSPI_Transmit+0x5e>
 80055d6:	e000      	b.n	80055da <HAL_XSPI_Transmit+0xa2>
          break;
 80055d8:	bf00      	nop

      if (status == HAL_OK)
 80055da:	7ffb      	ldrb	r3, [r7, #31]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d119      	bne.n	8005614 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	9300      	str	r3, [sp, #0]
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	2201      	movs	r2, #1
 80055e8:	2102      	movs	r1, #2
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f000 fb18 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 80055f0:	4603      	mov	r3, r0
 80055f2:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80055f4:	7ffb      	ldrb	r3, [r7, #31]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10c      	bne.n	8005614 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2202      	movs	r2, #2
 8005600:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2202      	movs	r2, #2
 8005606:	655a      	str	r2, [r3, #84]	@ 0x54
 8005608:	e004      	b.n	8005614 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2210      	movs	r2, #16
 8005612:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 8005614:	7ffb      	ldrb	r3, [r7, #31]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3720      	adds	r7, #32
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}

0800561e <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *const pData, uint32_t Timeout)
{
 800561e:	b580      	push	{r7, lr}
 8005620:	b08c      	sub	sp, #48	@ 0x30
 8005622:	af02      	add	r7, sp, #8
 8005624:	60f8      	str	r0, [r7, #12]
 8005626:	60b9      	str	r1, [r7, #8]
 8005628:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800562a:	f7fb fbbd 	bl	8000da8 <HAL_GetTick>
 800562e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	3350      	adds	r3, #80	@ 0x50
 8005636:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800563e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005648:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d106      	bne.n	800565e <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2208      	movs	r2, #8
 800565a:	659a      	str	r2, [r3, #88]	@ 0x58
 800565c:	e07c      	b.n	8005758 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005662:	2b04      	cmp	r3, #4
 8005664:	d172      	bne.n	800574c <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566c:	1c5a      	adds	r2, r3, #1
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = pData;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005692:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800569c:	d104      	bne.n	80056a8 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	649a      	str	r2, [r3, #72]	@ 0x48
 80056a6:	e011      	b.n	80056cc <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80056b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d004      	beq.n	80056c2 <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	649a      	str	r2, [r3, #72]	@ 0x48
 80056c0:	e004      	b.n	80056cc <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	9300      	str	r3, [sp, #0]
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	2201      	movs	r2, #1
 80056d4:	2106      	movs	r1, #6
 80056d6:	68f8      	ldr	r0, [r7, #12]
 80056d8:	f000 faa2 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 80056dc:	4603      	mov	r3, r0
 80056de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 80056e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d114      	bne.n	8005714 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ee:	69fa      	ldr	r2, [r7, #28]
 80056f0:	7812      	ldrb	r2, [r2, #0]
 80056f2:	b2d2      	uxtb	r2, r2
 80056f4:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fa:	1c5a      	adds	r2, r3, #1
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005704:	1e5a      	subs	r2, r3, #1
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1dc      	bne.n	80056cc <HAL_XSPI_Receive+0xae>
 8005712:	e000      	b.n	8005716 <HAL_XSPI_Receive+0xf8>
          break;
 8005714:	bf00      	nop

      if (status == HAL_OK)
 8005716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800571a:	2b00      	cmp	r3, #0
 800571c:	d11c      	bne.n	8005758 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	9300      	str	r3, [sp, #0]
 8005722:	6a3b      	ldr	r3, [r7, #32]
 8005724:	2201      	movs	r2, #1
 8005726:	2102      	movs	r1, #2
 8005728:	68f8      	ldr	r0, [r7, #12]
 800572a:	f000 fa79 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 800572e:	4603      	mov	r3, r0
 8005730:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8005734:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10d      	bne.n	8005758 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2202      	movs	r2, #2
 8005742:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2202      	movs	r2, #2
 8005748:	655a      	str	r2, [r3, #84]	@ 0x54
 800574a:	e005      	b.n	8005758 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2210      	movs	r2, #16
 8005756:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 8005758:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800575c:	4618      	mov	r0, r3
 800575e:	3728      	adds	r7, #40	@ 0x28
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, XSPI_AutoPollingTypeDef *const pCfg,
                                       uint32_t Timeout)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b08a      	sub	sp, #40	@ 0x28
 8005768:	af02      	add	r7, sp, #8
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005770:	f7fb fb1a 	bl	8000da8 <HAL_GetTick>
 8005774:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800577c:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8005786:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800578c:	2b04      	cmp	r3, #4
 800578e:	d167      	bne.n	8005860 <HAL_XSPI_AutoPolling+0xfc>
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005798:	d162      	bne.n	8005860 <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	2200      	movs	r2, #0
 80057a2:	2120      	movs	r1, #32
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f000 fa3b 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 80057aa:	4603      	mov	r3, r0
 80057ac:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80057ae:	7ffb      	ldrb	r3, [r7, #31]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d152      	bne.n	800585a <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68ba      	ldr	r2, [r7, #8]
 80057ba:	6812      	ldr	r2, [r2, #0]
 80057bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68ba      	ldr	r2, [r7, #8]
 80057c6:	6852      	ldr	r2, [r2, #4]
 80057c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68ba      	ldr	r2, [r7, #8]
 80057d2:	6912      	ldr	r2, [r2, #16]
 80057d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	6899      	ldr	r1, [r3, #8]
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	430b      	orrs	r3, r1
 80057ec:	431a      	orrs	r2, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80057f6:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005800:	d104      	bne.n	800580c <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	649a      	str	r2, [r3, #72]	@ 0x48
 800580a:	e011      	b.n	8005830 <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005814:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005818:	2b00      	cmp	r3, #0
 800581a:	d004      	beq.n	8005826 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	697a      	ldr	r2, [r7, #20]
 8005822:	649a      	str	r2, [r3, #72]	@ 0x48
 8005824:	e004      	b.n	8005830 <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	693a      	ldr	r2, [r7, #16]
 800582c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	2201      	movs	r2, #1
 8005838:	2108      	movs	r1, #8
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f000 f9f0 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 8005840:	4603      	mov	r3, r0
 8005842:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8005844:	7ffb      	ldrb	r3, [r7, #31]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d110      	bne.n	800586c <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2208      	movs	r2, #8
 8005850:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2202      	movs	r2, #2
 8005856:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8005858:	e008      	b.n	800586c <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
 800585a:	2302      	movs	r3, #2
 800585c:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 800585e:	e005      	b.n	800586c <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2210      	movs	r2, #16
 8005868:	659a      	str	r2, [r3, #88]	@ 0x58
 800586a:	e000      	b.n	800586e <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
 800586c:	bf00      	nop
  }

  return status;
 800586e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005870:	4618      	mov	r0, r3
 8005872:	3720      	adds	r7, #32
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, XSPI_MemoryMappedTypeDef *const pCfg)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af02      	add	r7, sp, #8
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005882:	f7fb fa91 	bl	8000da8 <HAL_GetTick>
 8005886:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588c:	2b04      	cmp	r3, #4
 800588e:	d134      	bne.n	80058fa <HAL_XSPI_MemoryMapped+0x82>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005894:	9300      	str	r3, [sp, #0]
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	2200      	movs	r2, #0
 800589a:	2120      	movs	r1, #32
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f9bf 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 80058a2:	4603      	mov	r3, r0
 80058a4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80058a6:	7bfb      	ldrb	r3, [r7, #15]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d12b      	bne.n	8005904 <HAL_XSPI_MemoryMapped+0x8c>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2288      	movs	r2, #136	@ 0x88
 80058b0:	655a      	str	r2, [r3, #84]	@ 0x54

      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d111      	bne.n	80058de <HAL_XSPI_MemoryMapped+0x66>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	6852      	ldr	r2, [r2, #4]
 80058c2:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2210      	movs	r2, #16
 80058cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80058dc:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005910 <HAL_XSPI_MemoryMapped+0x98>)
 80058e6:	4013      	ands	r3, r2
 80058e8:	683a      	ldr	r2, [r7, #0]
 80058ea:	6812      	ldr	r2, [r2, #0]
 80058ec:	431a      	orrs	r2, r3
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
 80058f6:	601a      	str	r2, [r3, #0]
 80058f8:	e004      	b.n	8005904 <HAL_XSPI_MemoryMapped+0x8c>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2210      	movs	r2, #16
 8005902:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 8005904:	7bfb      	ldrb	r3, [r7, #15]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	cffffff7 	.word	0xcffffff7

08005914 <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b086      	sub	sp, #24
 8005918:	af02      	add	r7, sp, #8
 800591a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800591c:	2300      	movs	r3, #0
 800591e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005920:	f7fb fa42 	bl	8000da8 <HAL_GetTick>
 8005924:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800592a:	2b00      	cmp	r3, #0
 800592c:	d06f      	beq.n	8005a0e <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	2b00      	cmp	r3, #0
 800593a:	d021      	beq.n	8005980 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0204 	bic.w	r2, r2, #4
 800594a:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005950:	4618      	mov	r0, r3
 8005952:	f7fb fc65 	bl	8001220 <HAL_DMA_Abort>
 8005956:	4603      	mov	r3, r0
 8005958:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 800595a:	7bfb      	ldrb	r3, [r7, #15]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2204      	movs	r2, #4
 8005964:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800596a:	4618      	mov	r0, r3
 800596c:	f7fb fc58 	bl	8001220 <HAL_DMA_Abort>
 8005970:	4603      	mov	r3, r0
 8005972:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 8005974:	7bfb      	ldrb	r3, [r7, #15]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2204      	movs	r2, #4
 800597e:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	f003 0320 	and.w	r3, r3, #32
 800598a:	2b00      	cmp	r3, #0
 800598c:	d033      	beq.n	80059f6 <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f042 0202 	orr.w	r2, r2, #2
 800599c:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059a2:	9300      	str	r3, [sp, #0]
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	2201      	movs	r2, #1
 80059a8:	2102      	movs	r1, #2
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 f938 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 80059b0:	4603      	mov	r3, r0
 80059b2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d12e      	bne.n	8005a18 <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2202      	movs	r2, #2
 80059c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059c6:	9300      	str	r3, [sp, #0]
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	2200      	movs	r2, #0
 80059cc:	2120      	movs	r1, #32
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f926 	bl	8005c20 <XSPI_WaitFlagStateUntilTimeout>
 80059d4:	4603      	mov	r3, r0
 80059d6:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d11c      	bne.n	8005a18 <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80059ec:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2202      	movs	r2, #2
 80059f2:	655a      	str	r2, [r3, #84]	@ 0x54
 80059f4:	e010      	b.n	8005a18 <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005a04:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2202      	movs	r2, #2
 8005a0a:	655a      	str	r2, [r3, #84]	@ 0x54
 8005a0c:	e004      	b.n	8005a18 <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2210      	movs	r2, #16
 8005a16:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 8005a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3710      	adds	r7, #16
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b083      	sub	sp, #12
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
 8005a2a:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	683a      	ldr	r2, [r7, #0]
 8005a30:	65da      	str	r2, [r3, #92]	@ 0x5c
  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *const hxspi, XSPIM_CfgTypeDef *const pCfg, uint32_t Timeout)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b08c      	sub	sp, #48	@ 0x30
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t index;
  uint8_t xspi_enabled = 0U;
 8005a52:	2300      	movs	r3, #0
 8005a54:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
 8005a58:	f107 0314 	add.w	r3, r7, #20
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	601a      	str	r2, [r3, #0]
 8005a60:	605a      	str	r2, [r3, #4]
 8005a62:	609a      	str	r2, [r3, #8]
 8005a64:	60da      	str	r2, [r3, #12]
 8005a66:	611a      	str	r2, [r3, #16]
 8005a68:	615a      	str	r2, [r3, #20]
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005a70:	e014      	b.n	8005a9c <HAL_XSPIM_Config+0x5c>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
 8005a72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005a76:	3301      	adds	r3, #1
 8005a78:	b2d8      	uxtb	r0, r3
 8005a7a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005a7e:	f107 0114 	add.w	r1, r7, #20
 8005a82:	4613      	mov	r3, r2
 8005a84:	005b      	lsls	r3, r3, #1
 8005a86:	4413      	add	r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	440b      	add	r3, r1
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	f000 fa97 	bl	8005fc0 <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 8005a92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005a96:	3301      	adds	r3, #1
 8005a98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005a9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d9e6      	bls.n	8005a72 <HAL_XSPIM_Config+0x32>
  }

  /********** Disable both XSPI to configure XSPI IO Manager **********/
  if ((XSPI1->CR & XSPI_CR_EN) != 0U)
 8005aa4:	4b5b      	ldr	r3, [pc, #364]	@ (8005c14 <HAL_XSPIM_Config+0x1d4>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0301 	and.w	r3, r3, #1
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00b      	beq.n	8005ac8 <HAL_XSPIM_Config+0x88>
  {
    CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
 8005ab0:	4b58      	ldr	r3, [pc, #352]	@ (8005c14 <HAL_XSPIM_Config+0x1d4>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a57      	ldr	r2, [pc, #348]	@ (8005c14 <HAL_XSPIM_Config+0x1d4>)
 8005ab6:	f023 0301 	bic.w	r3, r3, #1
 8005aba:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x1U;
 8005abc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ac0:	f043 0301 	orr.w	r3, r3, #1
 8005ac4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }
  if ((XSPI2->CR & XSPI_CR_EN) != 0U)
 8005ac8:	4b53      	ldr	r3, [pc, #332]	@ (8005c18 <HAL_XSPIM_Config+0x1d8>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00b      	beq.n	8005aec <HAL_XSPIM_Config+0xac>
  {
    CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
 8005ad4:	4b50      	ldr	r3, [pc, #320]	@ (8005c18 <HAL_XSPIM_Config+0x1d8>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a4f      	ldr	r2, [pc, #316]	@ (8005c18 <HAL_XSPIM_Config+0x1d8>)
 8005ada:	f023 0301 	bic.w	r3, r3, #1
 8005ade:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x2U;
 8005ae0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ae4:	f043 0302 	orr.w	r3, r3, #2
 8005ae8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
 8005aec:	4b4b      	ldr	r3, [pc, #300]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
 8005af2:	4b4a      	ldr	r3, [pc, #296]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	3b01      	subs	r3, #1
 8005b00:	041b      	lsls	r3, r3, #16
 8005b02:	4946      	ldr	r1, [pc, #280]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a41      	ldr	r2, [pc, #260]	@ (8005c14 <HAL_XSPIM_Config+0x1d4>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d110      	bne.n	8005b34 <HAL_XSPIM_Config+0xf4>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	61bb      	str	r3, [r7, #24]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d027      	beq.n	8005b70 <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 8005b20:	4b3e      	ldr	r3, [pc, #248]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	493b      	ldr	r1, [pc, #236]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	600b      	str	r3, [r1, #0]
 8005b32:	e01d      	b.n	8005b70 <HAL_XSPIM_Config+0x130>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a37      	ldr	r2, [pc, #220]	@ (8005c18 <HAL_XSPIM_Config+0x1d8>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d110      	bne.n	8005b60 <HAL_XSPIM_Config+0x120>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d011      	beq.n	8005b70 <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 8005b4c:	4b33      	ldr	r3, [pc, #204]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4930      	ldr	r1, [pc, #192]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	600b      	str	r3, [r1, #0]
 8005b5e:	e007      	b.n	8005b70 <HAL_XSPIM_Config+0x130>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b64:	f043 0208 	orr.w	r2, r3, #8
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	659a      	str	r2, [r3, #88]	@ 0x58
    return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e04c      	b.n	8005c0a <HAL_XSPIM_Config+0x1ca>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 8005b70:	2300      	movs	r3, #0
 8005b72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005b76:	e02a      	b.n	8005bce <HAL_XSPIM_Config+0x18e>
  {
    if ((IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort))
 8005b78:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	005b      	lsls	r3, r3, #1
 8005b80:	4413      	add	r3, r2
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	3330      	adds	r3, #48	@ 0x30
 8005b86:	443b      	add	r3, r7
 8005b88:	3b18      	subs	r3, #24
 8005b8a:	6819      	ldr	r1, [r3, #0]
 8005b8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005b90:	1c5a      	adds	r2, r3, #1
 8005b92:	4613      	mov	r3, r2
 8005b94:	005b      	lsls	r3, r3, #1
 8005b96:	4413      	add	r3, r2
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	3330      	adds	r3, #48	@ 0x30
 8005b9c:	443b      	add	r3, r7
 8005b9e:	3b18      	subs	r3, #24
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4299      	cmp	r1, r3
 8005ba4:	d105      	bne.n	8005bb2 <HAL_XSPIM_Config+0x172>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
 8005ba6:	4b1d      	ldr	r3, [pc, #116]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a1c      	ldr	r2, [pc, #112]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005bac:	f043 0301 	orr.w	r3, r3, #1
 8005bb0:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d105      	bne.n	8005bc4 <HAL_XSPIM_Config+0x184>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
 8005bb8:	4b18      	ldr	r3, [pc, #96]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a17      	ldr	r2, [pc, #92]	@ (8005c1c <HAL_XSPIM_Config+0x1dc>)
 8005bbe:	f043 0302 	orr.w	r3, r3, #2
 8005bc2:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 8005bc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005bc8:	3301      	adds	r3, #1
 8005bca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005bce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d0d0      	beq.n	8005b78 <HAL_XSPIM_Config+0x138>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
 8005bd6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d005      	beq.n	8005bee <HAL_XSPIM_Config+0x1ae>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
 8005be2:	4b0c      	ldr	r3, [pc, #48]	@ (8005c14 <HAL_XSPIM_Config+0x1d4>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a0b      	ldr	r2, [pc, #44]	@ (8005c14 <HAL_XSPIM_Config+0x1d4>)
 8005be8:	f043 0301 	orr.w	r3, r3, #1
 8005bec:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
 8005bee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d005      	beq.n	8005c06 <HAL_XSPIM_Config+0x1c6>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
 8005bfa:	4b07      	ldr	r3, [pc, #28]	@ (8005c18 <HAL_XSPIM_Config+0x1d8>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a06      	ldr	r2, [pc, #24]	@ (8005c18 <HAL_XSPIM_Config+0x1d8>)
 8005c00:	f043 0301 	orr.w	r3, r3, #1
 8005c04:	6013      	str	r3, [r2, #0]
  }

  return status;
 8005c06:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3730      	adds	r7, #48	@ 0x30
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}
 8005c12:	bf00      	nop
 8005c14:	52005000 	.word	0x52005000
 8005c18:	5200a000 	.word	0x5200a000
 8005c1c:	5200b400 	.word	0x5200b400

08005c20 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	603b      	str	r3, [r7, #0]
 8005c2c:	4613      	mov	r3, r2
 8005c2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8005c30:	e019      	b.n	8005c66 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c38:	d015      	beq.n	8005c66 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c3a:	f7fb f8b5 	bl	8000da8 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	69ba      	ldr	r2, [r7, #24]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d302      	bcc.n	8005c50 <XSPI_WaitFlagStateUntilTimeout+0x30>
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d10a      	bne.n	8005c66 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2202      	movs	r2, #2
 8005c54:	655a      	str	r2, [r3, #84]	@ 0x54
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c5a:	f043 0201 	orr.w	r2, r3, #1
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	659a      	str	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e00e      	b.n	8005c84 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	6a1a      	ldr	r2, [r3, #32]
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	4013      	ands	r3, r2
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	bf14      	ite	ne
 8005c74:	2301      	movne	r3, #1
 8005c76:	2300      	moveq	r3, #0
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	79fb      	ldrb	r3, [r7, #7]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d1d7      	bne.n	8005c32 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3710      	adds	r7, #16
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *pCmd)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b089      	sub	sp, #36	@ 0x24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c96:	2300      	movs	r3, #0
 8005c98:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005ca8:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10a      	bne.n	8005cc8 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	685a      	ldr	r2, [r3, #4]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	2b02      	cmp	r3, #2
 8005cce:	d114      	bne.n	8005cfa <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005cd8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8005ce2:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8005cec:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8005cf6:	60fb      	str	r3, [r7, #12]
 8005cf8:	e02c      	b.n	8005d54 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2b03      	cmp	r3, #3
 8005d00:	d114      	bne.n	8005d2c <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8005d0a:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8005d14:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005d1e:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8005d28:	60fb      	str	r3, [r7, #12]
 8005d2a:	e013      	b.n	8005d54 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005d34:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8005d3e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8005d48:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8005d52:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = pCmd->DQSMode;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d58:	69bb      	ldr	r3, [r7, #24]
 8005d5a:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d012      	beq.n	8005d8a <XSPI_ConfigCmd+0xfe>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d7c:	4319      	orrs	r1, r3
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d82:	430b      	orrs	r3, r1
 8005d84:	431a      	orrs	r2, r3
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f023 021f 	bic.w	r2, r3, #31
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d96:	431a      	orrs	r2, r3
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d009      	beq.n	8005db8 <XSPI_ConfigCmd+0x12c>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d105      	bne.n	8005db8 <XSPI_ConfigCmd+0x12c>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3a01      	subs	r2, #1
 8005db6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d01e      	beq.n	8005dfe <XSPI_ConfigCmd+0x172>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dc8:	d10a      	bne.n	8005de0 <XSPI_ConfigCmd+0x154>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8005dda:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8005dde:	e00e      	b.n	8005dfe <XSPI_ConfigCmd+0x172>
    }
    else if(hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de8:	d109      	bne.n	8005dfe <XSPI_ConfigCmd+0x172>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005dfa:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	f000 8095 	beq.w	8005f32 <XSPI_ConfigCmd+0x2a6>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	69db      	ldr	r3, [r3, #28]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d053      	beq.n	8005eb8 <XSPI_ConfigCmd+0x22c>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d01e      	beq.n	8005e56 <XSPI_ConfigCmd+0x1ca>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	4b64      	ldr	r3, [pc, #400]	@ (8005fb0 <XSPI_ConfigCmd+0x324>)
 8005e1e:	4013      	ands	r3, r2
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	68d1      	ldr	r1, [r2, #12]
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	6952      	ldr	r2, [r2, #20]
 8005e28:	4311      	orrs	r1, r2
 8005e2a:	683a      	ldr	r2, [r7, #0]
 8005e2c:	6912      	ldr	r2, [r2, #16]
 8005e2e:	4311      	orrs	r1, r2
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	69d2      	ldr	r2, [r2, #28]
 8005e34:	4311      	orrs	r1, r2
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e3a:	4311      	orrs	r1, r2
 8005e3c:	683a      	ldr	r2, [r7, #0]
 8005e3e:	6a12      	ldr	r2, [r2, #32]
 8005e40:	4311      	orrs	r1, r2
 8005e42:	683a      	ldr	r2, [r7, #0]
 8005e44:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005e46:	4311      	orrs	r1, r2
 8005e48:	683a      	ldr	r2, [r7, #0]
 8005e4a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005e4c:	430a      	orrs	r2, r1
 8005e4e:	431a      	orrs	r2, r3
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	601a      	str	r2, [r3, #0]
 8005e54:	e026      	b.n	8005ea4 <XSPI_ConfigCmd+0x218>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	4b56      	ldr	r3, [pc, #344]	@ (8005fb4 <XSPI_ConfigCmd+0x328>)
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	683a      	ldr	r2, [r7, #0]
 8005e60:	68d1      	ldr	r1, [r2, #12]
 8005e62:	683a      	ldr	r2, [r7, #0]
 8005e64:	6952      	ldr	r2, [r2, #20]
 8005e66:	4311      	orrs	r1, r2
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	6912      	ldr	r2, [r2, #16]
 8005e6c:	4311      	orrs	r1, r2
 8005e6e:	683a      	ldr	r2, [r7, #0]
 8005e70:	69d2      	ldr	r2, [r2, #28]
 8005e72:	4311      	orrs	r1, r2
 8005e74:	683a      	ldr	r2, [r7, #0]
 8005e76:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e78:	4311      	orrs	r1, r2
 8005e7a:	683a      	ldr	r2, [r7, #0]
 8005e7c:	6a12      	ldr	r2, [r2, #32]
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	431a      	orrs	r2, r3
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e8e:	d109      	bne.n	8005ea4 <XSPI_ConfigCmd+0x218>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8005e94:	2b08      	cmp	r3, #8
 8005e96:	d105      	bne.n	8005ea4 <XSPI_ConfigCmd+0x218>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8005e98:	69bb      	ldr	r3, [r7, #24]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	689a      	ldr	r2, [r3, #8]
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	6992      	ldr	r2, [r2, #24]
 8005eb4:	649a      	str	r2, [r3, #72]	@ 0x48
 8005eb6:	e074      	b.n	8005fa2 <XSPI_ConfigCmd+0x316>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d015      	beq.n	8005eec <XSPI_ConfigCmd+0x260>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	4b3c      	ldr	r3, [pc, #240]	@ (8005fb8 <XSPI_ConfigCmd+0x32c>)
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	683a      	ldr	r2, [r7, #0]
 8005eca:	68d1      	ldr	r1, [r2, #12]
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	6952      	ldr	r2, [r2, #20]
 8005ed0:	4311      	orrs	r1, r2
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	6912      	ldr	r2, [r2, #16]
 8005ed6:	4311      	orrs	r1, r2
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005edc:	4311      	orrs	r1, r2
 8005ede:	683a      	ldr	r2, [r7, #0]
 8005ee0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	431a      	orrs	r2, r3
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	601a      	str	r2, [r3, #0]
 8005eea:	e01d      	b.n	8005f28 <XSPI_ConfigCmd+0x29c>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	68d9      	ldr	r1, [r3, #12]
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	695b      	ldr	r3, [r3, #20]
 8005efc:	4319      	orrs	r1, r3
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	430b      	orrs	r3, r1
 8005f04:	431a      	orrs	r2, r3
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f12:	d109      	bne.n	8005f28 <XSPI_ConfigCmd+0x29c>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8005f18:	2b08      	cmp	r3, #8
 8005f1a:	d105      	bne.n	8005f28 <XSPI_ConfigCmd+0x29c>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	601a      	str	r2, [r3, #0]
 8005f30:	e037      	b.n	8005fa2 <XSPI_ConfigCmd+0x316>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	69db      	ldr	r3, [r3, #28]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d02e      	beq.n	8005f98 <XSPI_ConfigCmd+0x30c>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d015      	beq.n	8005f6e <XSPI_ConfigCmd+0x2e2>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	4b1d      	ldr	r3, [pc, #116]	@ (8005fbc <XSPI_ConfigCmd+0x330>)
 8005f48:	4013      	ands	r3, r2
 8005f4a:	683a      	ldr	r2, [r7, #0]
 8005f4c:	69d1      	ldr	r1, [r2, #28]
 8005f4e:	683a      	ldr	r2, [r7, #0]
 8005f50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f52:	4311      	orrs	r1, r2
 8005f54:	683a      	ldr	r2, [r7, #0]
 8005f56:	6a12      	ldr	r2, [r2, #32]
 8005f58:	4311      	orrs	r1, r2
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005f5e:	4311      	orrs	r1, r2
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005f64:	430a      	orrs	r2, r1
 8005f66:	431a      	orrs	r2, r3
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	e00e      	b.n	8005f8c <XSPI_ConfigCmd+0x300>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	69d9      	ldr	r1, [r3, #28]
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7e:	4319      	orrs	r1, r3
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	430b      	orrs	r3, r1
 8005f86:	431a      	orrs	r2, r3
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	683a      	ldr	r2, [r7, #0]
 8005f92:	6992      	ldr	r2, [r2, #24]
 8005f94:	649a      	str	r2, [r3, #72]	@ 0x48
 8005f96:	e004      	b.n	8005fa2 <XSPI_ConfigCmd+0x316>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2208      	movs	r2, #8
 8005fa0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 8005fa2:	7ffb      	ldrb	r3, [r7, #31]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3724      	adds	r7, #36	@ 0x24
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	f0ffc0c0 	.word	0xf0ffc0c0
 8005fb4:	ffffc0c0 	.word	0xffffc0c0
 8005fb8:	f0ffffc0 	.word	0xf0ffffc0
 8005fbc:	f0ffc0ff 	.word	0xf0ffc0ff

08005fc0 <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *const pCfg)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	6039      	str	r1, [r7, #0]
 8005fca:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
 8005fcc:	79fb      	ldrb	r3, [r7, #7]
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d124      	bne.n	800601c <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
 8005fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8006084 <XSPIM_GetConfig+0xc4>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0302 	and.w	r3, r3, #2
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d103      	bne.n	8005fe6 <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	605a      	str	r2, [r3, #4]
 8005fe4:	e002      	b.n	8005fec <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 8005fec:	4b25      	ldr	r3, [pc, #148]	@ (8006084 <XSPIM_GetConfig+0xc4>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0310 	and.w	r3, r3, #16
 8005ff4:	2b10      	cmp	r3, #16
 8005ff6:	d003      	beq.n	8006000 <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
 8005ffe:	e03a      	b.n	8006076 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
 8006000:	4b20      	ldr	r3, [pc, #128]	@ (8006084 <XSPIM_GetConfig+0xc4>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0320 	and.w	r3, r3, #32
 8006008:	2b20      	cmp	r3, #32
 800600a:	d103      	bne.n	8006014 <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	2270      	movs	r2, #112	@ 0x70
 8006010:	601a      	str	r2, [r3, #0]
}
 8006012:	e030      	b.n	8006076 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	2210      	movs	r2, #16
 8006018:	601a      	str	r2, [r3, #0]
}
 800601a:	e02c      	b.n	8006076 <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
 800601c:	4b19      	ldr	r3, [pc, #100]	@ (8006084 <XSPIM_GetConfig+0xc4>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 0301 	and.w	r3, r3, #1
 8006024:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
 8006026:	4b17      	ldr	r3, [pc, #92]	@ (8006084 <XSPIM_GetConfig+0xc4>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	085b      	lsrs	r3, r3, #1
 800602c:	f003 0301 	and.w	r3, r3, #1
 8006030:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	429a      	cmp	r2, r3
 8006038:	d003      	beq.n	8006042 <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	2200      	movs	r2, #0
 800603e:	605a      	str	r2, [r3, #4]
 8006040:	e002      	b.n	8006048 <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	2201      	movs	r2, #1
 8006046:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 8006048:	4b0e      	ldr	r3, [pc, #56]	@ (8006084 <XSPIM_GetConfig+0xc4>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0310 	and.w	r3, r3, #16
 8006050:	2b10      	cmp	r3, #16
 8006052:	d003      	beq.n	800605c <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	2200      	movs	r2, #0
 8006058:	601a      	str	r2, [r3, #0]
}
 800605a:	e00c      	b.n	8006076 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
 800605c:	4b09      	ldr	r3, [pc, #36]	@ (8006084 <XSPIM_GetConfig+0xc4>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006064:	2b40      	cmp	r3, #64	@ 0x40
 8006066:	d103      	bne.n	8006070 <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	2270      	movs	r2, #112	@ 0x70
 800606c:	601a      	str	r2, [r3, #0]
}
 800606e:	e002      	b.n	8006076 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	2210      	movs	r2, #16
 8006074:	601a      	str	r2, [r3, #0]
}
 8006076:	bf00      	nop
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	5200b400 	.word	0x5200b400

08006088 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d121      	bne.n	80060de <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	4b27      	ldr	r3, [pc, #156]	@ (800613c <FMC_SDRAM_Init+0xb4>)
 80060a0:	4013      	ands	r3, r2
 80060a2:	683a      	ldr	r2, [r7, #0]
 80060a4:	6851      	ldr	r1, [r2, #4]
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	6892      	ldr	r2, [r2, #8]
 80060aa:	4311      	orrs	r1, r2
 80060ac:	683a      	ldr	r2, [r7, #0]
 80060ae:	68d2      	ldr	r2, [r2, #12]
 80060b0:	4311      	orrs	r1, r2
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	6912      	ldr	r2, [r2, #16]
 80060b6:	4311      	orrs	r1, r2
 80060b8:	683a      	ldr	r2, [r7, #0]
 80060ba:	6952      	ldr	r2, [r2, #20]
 80060bc:	4311      	orrs	r1, r2
 80060be:	683a      	ldr	r2, [r7, #0]
 80060c0:	6992      	ldr	r2, [r2, #24]
 80060c2:	4311      	orrs	r1, r2
 80060c4:	683a      	ldr	r2, [r7, #0]
 80060c6:	69d2      	ldr	r2, [r2, #28]
 80060c8:	4311      	orrs	r1, r2
 80060ca:	683a      	ldr	r2, [r7, #0]
 80060cc:	6a12      	ldr	r2, [r2, #32]
 80060ce:	4311      	orrs	r1, r2
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060d4:	430a      	orrs	r2, r1
 80060d6:	431a      	orrs	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	601a      	str	r2, [r3, #0]
 80060dc:	e026      	b.n	800612c <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	69d9      	ldr	r1, [r3, #28]
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	6a1b      	ldr	r3, [r3, #32]
 80060ee:	4319      	orrs	r1, r3
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f4:	430b      	orrs	r3, r1
 80060f6:	431a      	orrs	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	4b0e      	ldr	r3, [pc, #56]	@ (800613c <FMC_SDRAM_Init+0xb4>)
 8006102:	4013      	ands	r3, r2
 8006104:	683a      	ldr	r2, [r7, #0]
 8006106:	6851      	ldr	r1, [r2, #4]
 8006108:	683a      	ldr	r2, [r7, #0]
 800610a:	6892      	ldr	r2, [r2, #8]
 800610c:	4311      	orrs	r1, r2
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	68d2      	ldr	r2, [r2, #12]
 8006112:	4311      	orrs	r1, r2
 8006114:	683a      	ldr	r2, [r7, #0]
 8006116:	6912      	ldr	r2, [r2, #16]
 8006118:	4311      	orrs	r1, r2
 800611a:	683a      	ldr	r2, [r7, #0]
 800611c:	6952      	ldr	r2, [r2, #20]
 800611e:	4311      	orrs	r1, r2
 8006120:	683a      	ldr	r2, [r7, #0]
 8006122:	6992      	ldr	r2, [r2, #24]
 8006124:	430a      	orrs	r2, r1
 8006126:	431a      	orrs	r2, r3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	370c      	adds	r7, #12
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	ffff8000 	.word	0xffff8000

08006140 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	60f8      	str	r0, [r7, #12]
 8006148:	60b9      	str	r1, [r7, #8]
 800614a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d128      	bne.n	80061a4 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	1e59      	subs	r1, r3, #1
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	3b01      	subs	r3, #1
 8006166:	011b      	lsls	r3, r3, #4
 8006168:	4319      	orrs	r1, r3
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	3b01      	subs	r3, #1
 8006170:	021b      	lsls	r3, r3, #8
 8006172:	4319      	orrs	r1, r3
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	3b01      	subs	r3, #1
 800617a:	031b      	lsls	r3, r3, #12
 800617c:	4319      	orrs	r1, r3
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	3b01      	subs	r3, #1
 8006184:	041b      	lsls	r3, r3, #16
 8006186:	4319      	orrs	r1, r3
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	695b      	ldr	r3, [r3, #20]
 800618c:	3b01      	subs	r3, #1
 800618e:	051b      	lsls	r3, r3, #20
 8006190:	4319      	orrs	r1, r3
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	3b01      	subs	r3, #1
 8006198:	061b      	lsls	r3, r3, #24
 800619a:	430b      	orrs	r3, r1
 800619c:	431a      	orrs	r2, r3
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	609a      	str	r2, [r3, #8]
 80061a2:	e02d      	b.n	8006200 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	4b19      	ldr	r3, [pc, #100]	@ (8006210 <FMC_SDRAM_Timing_Init+0xd0>)
 80061aa:	4013      	ands	r3, r2
 80061ac:	68ba      	ldr	r2, [r7, #8]
 80061ae:	68d2      	ldr	r2, [r2, #12]
 80061b0:	3a01      	subs	r2, #1
 80061b2:	0311      	lsls	r1, r2, #12
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	6952      	ldr	r2, [r2, #20]
 80061b8:	3a01      	subs	r2, #1
 80061ba:	0512      	lsls	r2, r2, #20
 80061bc:	430a      	orrs	r2, r1
 80061be:	431a      	orrs	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	1e59      	subs	r1, r3, #1
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	3b01      	subs	r3, #1
 80061d8:	011b      	lsls	r3, r3, #4
 80061da:	4319      	orrs	r1, r3
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	3b01      	subs	r3, #1
 80061e2:	021b      	lsls	r3, r3, #8
 80061e4:	4319      	orrs	r1, r3
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	041b      	lsls	r3, r3, #16
 80061ee:	4319      	orrs	r1, r3
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	3b01      	subs	r3, #1
 80061f6:	061b      	lsls	r3, r3, #24
 80061f8:	430b      	orrs	r3, r1
 80061fa:	431a      	orrs	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	ff0f0fff 	.word	0xff0f0fff

08006214 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006214:	b480      	push	{r7}
 8006216:	b085      	sub	sp, #20
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	691a      	ldr	r2, [r3, #16]
 8006224:	4b0c      	ldr	r3, [pc, #48]	@ (8006258 <FMC_SDRAM_SendCommand+0x44>)
 8006226:	4013      	ands	r3, r2
 8006228:	68ba      	ldr	r2, [r7, #8]
 800622a:	6811      	ldr	r1, [r2, #0]
 800622c:	68ba      	ldr	r2, [r7, #8]
 800622e:	6852      	ldr	r2, [r2, #4]
 8006230:	4311      	orrs	r1, r2
 8006232:	68ba      	ldr	r2, [r7, #8]
 8006234:	6892      	ldr	r2, [r2, #8]
 8006236:	3a01      	subs	r2, #1
 8006238:	0152      	lsls	r2, r2, #5
 800623a:	4311      	orrs	r1, r2
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	68d2      	ldr	r2, [r2, #12]
 8006240:	0252      	lsls	r2, r2, #9
 8006242:	430a      	orrs	r2, r1
 8006244:	431a      	orrs	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	3714      	adds	r7, #20
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr
 8006258:	ff800000 	.word	0xff800000

0800625c <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800625c:	b480      	push	{r7}
 800625e:	b083      	sub	sp, #12
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	695a      	ldr	r2, [r3, #20]
 800626a:	4b07      	ldr	r3, [pc, #28]	@ (8006288 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800626c:	4013      	ands	r3, r2
 800626e:	683a      	ldr	r2, [r7, #0]
 8006270:	0052      	lsls	r2, r2, #1
 8006272:	431a      	orrs	r2, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8006278:	2300      	movs	r3, #0
}
 800627a:	4618      	mov	r0, r3
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	ffffc001 	.word	0xffffc001

0800628c <BOOT_Application>:
  *  @addtogroup BOOT_XIP_Exported_Functions Boot XIP exported functions
  * @{
  */

BOOTStatus_TypeDef BOOT_Application(void)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
  BOOTStatus_TypeDef retr;

  /* mount the memory */
  retr = MapMemory();
 8006292:	f000 f80e 	bl	80062b2 <MapMemory>
 8006296:	4603      	mov	r3, r0
 8006298:	71fb      	strb	r3, [r7, #7]
  if (BOOT_OK == retr)
 800629a:	79fb      	ldrb	r3, [r7, #7]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d103      	bne.n	80062a8 <BOOT_Application+0x1c>
  {
    /* jump on the application */
    retr = JumpToApplication();
 80062a0:	f000 f836 	bl	8006310 <JumpToApplication>
 80062a4:	4603      	mov	r3, r0
 80062a6:	71fb      	strb	r3, [r7, #7]
  }
  return retr;
 80062a8:	79fb      	ldrb	r3, [r7, #7]
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3708      	adds	r7, #8
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}

080062b2 <MapMemory>:
/**
  * @brief  this function maps the memory
  * @return @ref BOOTStatus_TypeDef
  */
BOOTStatus_TypeDef MapMemory(void)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b082      	sub	sp, #8
 80062b6:	af00      	add	r7, sp, #0
  BOOTStatus_TypeDef retr = BOOT_OK;
 80062b8:	2300      	movs	r3, #0
 80062ba:	71fb      	strb	r3, [r7, #7]

  /* Map all the memory */
  for (uint8_t index = 0; index < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)); index++)
 80062bc:	2300      	movs	r3, #0
 80062be:	71bb      	strb	r3, [r7, #6]
 80062c0:	e01d      	b.n	80062fe <MapMemory+0x4c>
  {
    switch(EXTMEM_MemoryMappedMode(index, EXTMEM_ENABLE))
 80062c2:	79bb      	ldrb	r3, [r7, #6]
 80062c4:	2100      	movs	r1, #0
 80062c6:	4618      	mov	r0, r3
 80062c8:	f000 f916 	bl	80064f8 <EXTMEM_MemoryMappedMode>
 80062cc:	4603      	mov	r3, r0
 80062ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d2:	d002      	beq.n	80062da <MapMemory+0x28>
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00e      	beq.n	80062f6 <MapMemory+0x44>
 80062d8:	e00a      	b.n	80062f0 <MapMemory+0x3e>
    {
      case EXTMEM_ERROR_NOTSUPPORTED :
           if (EXTMEM_MEMORY_BOOTXIP ==  index)
 80062da:	79bb      	ldrb	r3, [r7, #6]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d102      	bne.n	80062e6 <MapMemory+0x34>
           {
             retr = BOOT_ERROR_INCOMPATIBLEMEMORY;
 80062e0:	2304      	movs	r3, #4
 80062e2:	71fb      	strb	r3, [r7, #7]
           {
            /* We considers the memory will be not used any more */
            EXTMEM_DeInit(index);
           }
      case EXTMEM_OK:
      break;
 80062e4:	e007      	b.n	80062f6 <MapMemory+0x44>
            EXTMEM_DeInit(index);
 80062e6:	79bb      	ldrb	r3, [r7, #6]
 80062e8:	4618      	mov	r0, r3
 80062ea:	f000 f8d9 	bl	80064a0 <EXTMEM_DeInit>
      break;
 80062ee:	e002      	b.n	80062f6 <MapMemory+0x44>
      default :
        retr = BOOT_ERROR_MAPPEDMODEFAIL;
 80062f0:	2303      	movs	r3, #3
 80062f2:	71fb      	strb	r3, [r7, #7]
      break;
 80062f4:	e000      	b.n	80062f8 <MapMemory+0x46>
      break;
 80062f6:	bf00      	nop
  for (uint8_t index = 0; index < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)); index++)
 80062f8:	79bb      	ldrb	r3, [r7, #6]
 80062fa:	3301      	adds	r3, #1
 80062fc:	71bb      	strb	r3, [r7, #6]
 80062fe:	79bb      	ldrb	r3, [r7, #6]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d0de      	beq.n	80062c2 <MapMemory+0x10>
    }
  }
  return retr;
 8006304:	79fb      	ldrb	r3, [r7, #7]
}
 8006306:	4618      	mov	r0, r3
 8006308:	3708      	adds	r7, #8
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
	...

08006310 <JumpToApplication>:
/**
  * @brief  This function jumps to the application through its vector table
  * @return @ref BOOTStatus_TypeDef
  */
BOOTStatus_TypeDef JumpToApplication(void)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b08a      	sub	sp, #40	@ 0x28
 8006314:	af00      	add	r7, sp, #0
  uint32_t primask_bit;
  typedef  void (*pFunction)(void);
  pFunction JumpToApp;
  uint32_t Application_vector;

  if (EXTMEM_OK != EXTMEM_GetMapAddress(EXTMEM_MEMORY_BOOTXIP, &Application_vector))
 8006316:	1d3b      	adds	r3, r7, #4
 8006318:	4619      	mov	r1, r3
 800631a:	2000      	movs	r0, #0
 800631c:	f000 f93a 	bl	8006594 <EXTMEM_GetMapAddress>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <JumpToApplication+0x1a>
  {
      return BOOT_ERROR_INCOMPATIBLEMEMORY;
 8006326:	2304      	movs	r3, #4
 8006328:	e072      	b.n	8006410 <JumpToApplication+0x100>
  }

  /* Suspend SysTick */
  HAL_SuspendTick();
 800632a:	f7fa fd6d 	bl	8000e08 <HAL_SuspendTick>
  __ASM volatile ("dsb 0xF":::"memory");
 800632e:	f3bf 8f4f 	dsb	sy
}
 8006332:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006334:	f3bf 8f6f 	isb	sy
}
 8006338:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 800633a:	4b37      	ldr	r3, [pc, #220]	@ (8006418 <JumpToApplication+0x108>)
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	4a36      	ldr	r2, [pc, #216]	@ (8006418 <JumpToApplication+0x108>)
 8006340:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006344:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8006346:	4b34      	ldr	r3, [pc, #208]	@ (8006418 <JumpToApplication+0x108>)
 8006348:	2200      	movs	r2, #0
 800634a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800634e:	f3bf 8f4f 	dsb	sy
}
 8006352:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006354:	f3bf 8f6f 	isb	sy
}
 8006358:	bf00      	nop
}
 800635a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800635c:	4b2e      	ldr	r3, [pc, #184]	@ (8006418 <JumpToApplication+0x108>)
 800635e:	2200      	movs	r2, #0
 8006360:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8006364:	f3bf 8f4f 	dsb	sy
}
 8006368:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 800636a:	4b2b      	ldr	r3, [pc, #172]	@ (8006418 <JumpToApplication+0x108>)
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	4a2a      	ldr	r2, [pc, #168]	@ (8006418 <JumpToApplication+0x108>)
 8006370:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006374:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8006376:	f3bf 8f4f 	dsb	sy
}
 800637a:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800637c:	4b26      	ldr	r3, [pc, #152]	@ (8006418 <JumpToApplication+0x108>)
 800637e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006382:	613b      	str	r3, [r7, #16]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	0b5b      	lsrs	r3, r3, #13
 8006388:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800638c:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	08db      	lsrs	r3, r3, #3
 8006392:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006396:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	015a      	lsls	r2, r3, #5
 800639c:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80063a0:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 80063a2:	68ba      	ldr	r2, [r7, #8]
 80063a4:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 80063a6:	491c      	ldr	r1, [pc, #112]	@ (8006418 <JumpToApplication+0x108>)
 80063a8:	4313      	orrs	r3, r2
 80063aa:	f8c1 3274 	str.w	r3, [r1, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	1e5a      	subs	r2, r3, #1
 80063b2:	60ba      	str	r2, [r7, #8]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d1ef      	bne.n	8006398 <JumpToApplication+0x88>
    } while(sets-- != 0U);
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	1e5a      	subs	r2, r3, #1
 80063bc:	60fa      	str	r2, [r7, #12]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d1e5      	bne.n	800638e <JumpToApplication+0x7e>
  __ASM volatile ("dsb 0xF":::"memory");
 80063c2:	f3bf 8f4f 	dsb	sy
}
 80063c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80063c8:	f3bf 8f6f 	isb	sy
}
 80063cc:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80063ce:	bf00      	nop
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80063d0:	f3ef 8310 	mrs	r3, PRIMASK
 80063d4:	617b      	str	r3, [r7, #20]
  return(result);
 80063d6:	697b      	ldr	r3, [r7, #20]

  /* Disable D-Cache---------------------------------------------------------*/
  SCB_DisableDCache();

  /* Initialize user application's Stack Pointer & Jump to user application  */
  primask_bit = __get_PRIMASK();
 80063d8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 80063da:	b672      	cpsid	i
}
 80063dc:	bf00      	nop
  __disable_irq();

  /* Apply offsets for image location and vector table offset */
  Application_vector += EXTMEM_XIP_IMAGE_OFFSET + EXTMEM_HEADER_OFFSET;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	607b      	str	r3, [r7, #4]

  SCB->VTOR = (uint32_t)Application_vector;
 80063e2:	4a0d      	ldr	r2, [pc, #52]	@ (8006418 <JumpToApplication+0x108>)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6093      	str	r3, [r2, #8]
  JumpToApp = (pFunction) (*(__IO uint32_t *)(Application_vector + 4u));
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	3304      	adds	r3, #4
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	623b      	str	r3, [r7, #32]
     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
  /* on ARM v8m, set MSPLIM before setting MSP to avoid unwanted stack overflow faults */
  __set_MSPLIM(0x00000000);
#endif  /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */

  __set_MSP(*(__IO uint32_t*) Application_vector);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	f383 8808 	msr	MSP, r3
}
 80063fc:	bf00      	nop
 80063fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006400:	61fb      	str	r3, [r7, #28]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006402:	69fb      	ldr	r3, [r7, #28]
 8006404:	f383 8810 	msr	PRIMASK, r3
}
 8006408:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);

  JumpToApp();
 800640a:	6a3b      	ldr	r3, [r7, #32]
 800640c:	4798      	blx	r3
  return BOOT_OK;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	3728      	adds	r7, #40	@ 0x28
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	e000ed00 	.word	0xe000ed00

0800641c <EXTMEM_Init>:
/** @defgroup EXTMEM_Exported_Functions External Memory Exported Functions
  * @{
  */

EXTMEM_StatusTypeDef EXTMEM_Init(uint32_t MemId, uint32_t ClockInput)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
 8006426:	23fb      	movs	r3, #251	@ 0xfb
 8006428:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d12f      	bne.n	8006490 <EXTMEM_Init+0x74>
  {
    retr = EXTMEM_OK;
 8006430:	2300      	movs	r3, #0
 8006432:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
 8006434:	4a19      	ldr	r2, [pc, #100]	@ (800649c <EXTMEM_Init+0x80>)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	21ac      	movs	r1, #172	@ 0xac
 800643a:	fb01 f303 	mul.w	r3, r1, r3
 800643e:	4413      	add	r3, r2
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d120      	bne.n	8006488 <EXTMEM_Init+0x6c>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:{
        /* Initialize the SFDP memory */
        if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_Init(extmem_list_config[MemId].Handle,
 8006446:	4a15      	ldr	r2, [pc, #84]	@ (800649c <EXTMEM_Init+0x80>)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	21ac      	movs	r1, #172	@ 0xac
 800644c:	fb01 f303 	mul.w	r3, r1, r3
 8006450:	4413      	add	r3, r2
 8006452:	3304      	adds	r3, #4
 8006454:	6818      	ldr	r0, [r3, #0]
 8006456:	4a11      	ldr	r2, [pc, #68]	@ (800649c <EXTMEM_Init+0x80>)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	21ac      	movs	r1, #172	@ 0xac
 800645c:	fb01 f303 	mul.w	r3, r1, r3
 8006460:	4413      	add	r3, r2
 8006462:	3308      	adds	r3, #8
 8006464:	7819      	ldrb	r1, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	22ac      	movs	r2, #172	@ 0xac
 800646a:	fb02 f303 	mul.w	r3, r2, r3
 800646e:	3308      	adds	r3, #8
 8006470:	4a0a      	ldr	r2, [pc, #40]	@ (800649c <EXTMEM_Init+0x80>)
 8006472:	4413      	add	r3, r2
 8006474:	3304      	adds	r3, #4
 8006476:	683a      	ldr	r2, [r7, #0]
 8006478:	f002 fabc 	bl	80089f4 <EXTMEM_DRIVER_NOR_SFDP_Init>
 800647c:	4603      	mov	r3, r0
 800647e:	2b00      	cmp	r3, #0
 8006480:	d005      	beq.n	800648e <EXTMEM_Init+0x72>
                                                                     extmem_list_config[MemId].ConfigType,
                                                                     ClockInput,
                                                                     &extmem_list_config[MemId].NorSfdpObject))
        {
          retr = EXTMEM_ERROR_DRIVER;
 8006482:	23fd      	movs	r3, #253	@ 0xfd
 8006484:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006486:	e002      	b.n	800648e <EXTMEM_Init+0x72>
      break;
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
    default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
 8006488:	23fe      	movs	r3, #254	@ 0xfe
 800648a:	73fb      	strb	r3, [r7, #15]
        break;
 800648c:	e000      	b.n	8006490 <EXTMEM_Init+0x74>
        break;
 800648e:	bf00      	nop
      }
    }
  }
  return retr;
 8006490:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006494:	4618      	mov	r0, r3
 8006496:	3710      	adds	r7, #16
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}
 800649c:	240000c8 	.word	0x240000c8

080064a0 <EXTMEM_DeInit>:

EXTMEM_StatusTypeDef EXTMEM_DeInit(uint32_t MemId)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b084      	sub	sp, #16
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
 80064a8:	23fb      	movs	r3, #251	@ 0xfb
 80064aa:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d119      	bne.n	80064e6 <EXTMEM_DeInit+0x46>
  {
    retr = EXTMEM_OK;
 80064b2:	2300      	movs	r3, #0
 80064b4:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
 80064b6:	4a0f      	ldr	r2, [pc, #60]	@ (80064f4 <EXTMEM_DeInit+0x54>)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	21ac      	movs	r1, #172	@ 0xac
 80064bc:	fb01 f303 	mul.w	r3, r1, r3
 80064c0:	4413      	add	r3, r2
 80064c2:	781b      	ldrb	r3, [r3, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d10b      	bne.n	80064e0 <EXTMEM_DeInit+0x40>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:{
        /* UnInitialize the SFDP memory, the return is always OK no need to test the returned value */
        (void)EXTMEM_DRIVER_NOR_SFDP_DeInit(&extmem_list_config[MemId].NorSfdpObject);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	22ac      	movs	r2, #172	@ 0xac
 80064cc:	fb02 f303 	mul.w	r3, r2, r3
 80064d0:	3308      	adds	r3, #8
 80064d2:	4a08      	ldr	r2, [pc, #32]	@ (80064f4 <EXTMEM_DeInit+0x54>)
 80064d4:	4413      	add	r3, r2
 80064d6:	3304      	adds	r3, #4
 80064d8:	4618      	mov	r0, r3
 80064da:	f002 fb45 	bl	8008b68 <EXTMEM_DRIVER_NOR_SFDP_DeInit>
        break;
 80064de:	e002      	b.n	80064e6 <EXTMEM_DeInit+0x46>
      break;
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
      default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
 80064e0:	23fe      	movs	r3, #254	@ 0xfe
 80064e2:	73fb      	strb	r3, [r7, #15]
        break;
 80064e4:	bf00      	nop
      }
    }
  }
  return retr;
 80064e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	240000c8 	.word	0x240000c8

080064f8 <EXTMEM_MemoryMappedMode>:
  }
  return retr;
}

EXTMEM_StatusTypeDef EXTMEM_MemoryMappedMode(uint32_t MemId, EXTMEM_StateTypeDef State)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	460b      	mov	r3, r1
 8006502:	70fb      	strb	r3, [r7, #3]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
 8006504:	23fb      	movs	r3, #251	@ 0xfb
 8006506:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();
  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d139      	bne.n	8006582 <EXTMEM_MemoryMappedMode+0x8a>
  {
    retr = EXTMEM_OK;
 800650e:	2300      	movs	r3, #0
 8006510:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
 8006512:	4a1f      	ldr	r2, [pc, #124]	@ (8006590 <EXTMEM_MemoryMappedMode+0x98>)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	21ac      	movs	r1, #172	@ 0xac
 8006518:	fb01 f303 	mul.w	r3, r1, r3
 800651c:	4413      	add	r3, r2
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d002      	beq.n	800652a <EXTMEM_MemoryMappedMode+0x32>
 8006524:	2b03      	cmp	r3, #3
 8006526:	d025      	beq.n	8006574 <EXTMEM_MemoryMappedMode+0x7c>
 8006528:	e027      	b.n	800657a <EXTMEM_MemoryMappedMode+0x82>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:{
        if (EXTMEM_ENABLE == State)
 800652a:	78fb      	ldrb	r3, [r7, #3]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d110      	bne.n	8006552 <EXTMEM_MemoryMappedMode+0x5a>
        {
          /* start the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	22ac      	movs	r2, #172	@ 0xac
 8006534:	fb02 f303 	mul.w	r3, r2, r3
 8006538:	3308      	adds	r3, #8
 800653a:	4a15      	ldr	r2, [pc, #84]	@ (8006590 <EXTMEM_MemoryMappedMode+0x98>)
 800653c:	4413      	add	r3, r2
 800653e:	3304      	adds	r3, #4
 8006540:	4618      	mov	r0, r3
 8006542:	f002 fb20 	bl	8008b86 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>
 8006546:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
 8006548:	2b00      	cmp	r3, #0
 800654a:	d019      	beq.n	8006580 <EXTMEM_MemoryMappedMode+0x88>
          {
            return EXTMEM_ERROR_DRIVER;
 800654c:	f06f 0302 	mvn.w	r3, #2
 8006550:	e019      	b.n	8006586 <EXTMEM_MemoryMappedMode+0x8e>
        }
        else
        {
          /* stop the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	22ac      	movs	r2, #172	@ 0xac
 8006556:	fb02 f303 	mul.w	r3, r2, r3
 800655a:	3308      	adds	r3, #8
 800655c:	4a0c      	ldr	r2, [pc, #48]	@ (8006590 <EXTMEM_MemoryMappedMode+0x98>)
 800655e:	4413      	add	r3, r2
 8006560:	3304      	adds	r3, #4
 8006562:	4618      	mov	r0, r3
 8006564:	f002 fb30 	bl	8008bc8 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>
 8006568:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
 800656a:	2b00      	cmp	r3, #0
 800656c:	d008      	beq.n	8006580 <EXTMEM_MemoryMappedMode+0x88>
          {
            return EXTMEM_ERROR_DRIVER;
 800656e:	f06f 0302 	mvn.w	r3, #2
 8006572:	e008      	b.n	8006586 <EXTMEM_MemoryMappedMode+0x8e>
       }
       break;
    }
#endif /* EXTMEM_DRIVER_USER == 1 */
    case EXTMEM_SDCARD :
      retr = EXTMEM_ERROR_NOTSUPPORTED;
 8006574:	23ff      	movs	r3, #255	@ 0xff
 8006576:	73fb      	strb	r3, [r7, #15]
    break;
 8006578:	e003      	b.n	8006582 <EXTMEM_MemoryMappedMode+0x8a>
    default:{
        EXTMEM_DEBUG("\terror unknown type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
 800657a:	23fe      	movs	r3, #254	@ 0xfe
 800657c:	73fb      	strb	r3, [r7, #15]
        break;
 800657e:	e000      	b.n	8006582 <EXTMEM_MemoryMappedMode+0x8a>
        break;
 8006580:	bf00      	nop
      }
    }
  }
  return retr;
 8006582:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006586:	4618      	mov	r0, r3
 8006588:	3710      	adds	r7, #16
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	240000c8 	.word	0x240000c8

08006594 <EXTMEM_GetMapAddress>:

EXTMEM_StatusTypeDef EXTMEM_GetMapAddress(uint32_t MemId, uint32_t *BaseAddress)
{
 8006594:	b480      	push	{r7}
 8006596:	b085      	sub	sp, #20
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
 800659e:	23fb      	movs	r3, #251	@ 0xfb
 80065a0:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();
  /* control the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d134      	bne.n	8006612 <EXTMEM_GetMapAddress+0x7e>
  {
    retr = EXTMEM_OK;
 80065a8:	2300      	movs	r3, #0
 80065aa:	73fb      	strb	r3, [r7, #15]
    switch (extmem_list_config[MemId].MemType)
 80065ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006624 <EXTMEM_GetMapAddress+0x90>)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	21ac      	movs	r1, #172	@ 0xac
 80065b2:	fb01 f303 	mul.w	r3, r1, r3
 80065b6:	4413      	add	r3, r2
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d001      	beq.n	80065c2 <EXTMEM_GetMapAddress+0x2e>
 80065be:	2b02      	cmp	r3, #2
 80065c0:	d124      	bne.n	800660c <EXTMEM_GetMapAddress+0x78>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1 || EXTMEM_DRIVER_PSRAM == 1
      case EXTMEM_PSRAM:
      case EXTMEM_NOR_SFDP:{
#if defined(XSPI1)       
       if (((XSPI_HandleTypeDef *)extmem_list_config[MemId].Handle)->Instance == XSPI1)
 80065c2:	4a18      	ldr	r2, [pc, #96]	@ (8006624 <EXTMEM_GetMapAddress+0x90>)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	21ac      	movs	r1, #172	@ 0xac
 80065c8:	fb01 f303 	mul.w	r3, r1, r3
 80065cc:	4413      	add	r3, r2
 80065ce:	3304      	adds	r3, #4
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a14      	ldr	r2, [pc, #80]	@ (8006628 <EXTMEM_GetMapAddress+0x94>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d104      	bne.n	80065e4 <EXTMEM_GetMapAddress+0x50>
        {
          *BaseAddress = XSPI1_BASE;
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	f04f 4210 	mov.w	r2, #2415919104	@ 0x90000000
 80065e0:	601a      	str	r2, [r3, #0]
       else
       { 
          retr = EXTMEM_ERROR_DRIVER;
       }

       break;
 80065e2:	e016      	b.n	8006612 <EXTMEM_GetMapAddress+0x7e>
       else if (((XSPI_HandleTypeDef *)extmem_list_config[MemId].Handle)->Instance == XSPI2)
 80065e4:	4a0f      	ldr	r2, [pc, #60]	@ (8006624 <EXTMEM_GetMapAddress+0x90>)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	21ac      	movs	r1, #172	@ 0xac
 80065ea:	fb01 f303 	mul.w	r3, r1, r3
 80065ee:	4413      	add	r3, r2
 80065f0:	3304      	adds	r3, #4
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a0d      	ldr	r2, [pc, #52]	@ (800662c <EXTMEM_GetMapAddress+0x98>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d104      	bne.n	8006606 <EXTMEM_GetMapAddress+0x72>
          *BaseAddress = XSPI2_BASE;
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 8006602:	601a      	str	r2, [r3, #0]
       break;
 8006604:	e005      	b.n	8006612 <EXTMEM_GetMapAddress+0x7e>
          retr = EXTMEM_ERROR_DRIVER;
 8006606:	23fd      	movs	r3, #253	@ 0xfd
 8006608:	73fb      	strb	r3, [r7, #15]
       break;
 800660a:	e002      	b.n	8006612 <EXTMEM_GetMapAddress+0x7e>
      break;
      }
#endif /* EXTMEM_DRIVER_USER == 1 */      
      default :
      {
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
 800660c:	23fe      	movs	r3, #254	@ 0xfe
 800660e:	73fb      	strb	r3, [r7, #15]
        break;
 8006610:	bf00      	nop
      }
    }
  }
  return retr;
 8006612:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006616:	4618      	mov	r0, r3
 8006618:	3714      	adds	r7, #20
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
 8006622:	bf00      	nop
 8006624:	240000c8 	.word	0x240000c8
 8006628:	52005000 	.word	0x52005000
 800662c:	5200a000 	.word	0x5200a000

08006630 <SAL_XSPI_SetClock>:
/* Private variables ---------------------------------------------------------*/
/** @defgroup SAL_XSPI_Exported_Functions SAL XSP Exported Functions
  * @{
  */
HAL_StatusTypeDef SAL_XSPI_SetClock(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t ClockIn, uint32_t ClockRequested, uint32_t *ClockReal)
{
 8006630:	b480      	push	{r7}
 8006632:	b087      	sub	sp, #28
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
 800663c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr = HAL_OK;
 800663e:	2300      	movs	r3, #0
 8006640:	75fb      	strb	r3, [r7, #23]
  uint32_t divider;

  if (ClockRequested == 0u)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d102      	bne.n	800664e <SAL_XSPI_SetClock+0x1e>
  {
    retr = HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	75fb      	strb	r3, [r7, #23]
 800664c:	e028      	b.n	80066a0 <SAL_XSPI_SetClock+0x70>
  }
  else
  {
    divider = (ClockIn / ClockRequested);
 800664e:	68ba      	ldr	r2, [r7, #8]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	fbb2 f3f3 	udiv	r3, r2, r3
 8006656:	613b      	str	r3, [r7, #16]
    if (divider >= 1u)
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00d      	beq.n	800667a <SAL_XSPI_SetClock+0x4a>
    {
      *ClockReal = ClockIn / divider;
 800665e:	68ba      	ldr	r2, [r7, #8]
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	fbb2 f2f3 	udiv	r2, r2, r3
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	601a      	str	r2, [r3, #0]
      if (*ClockReal <= ClockRequested)
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	429a      	cmp	r2, r3
 8006672:	d302      	bcc.n	800667a <SAL_XSPI_SetClock+0x4a>
      {
        divider--;
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	3b01      	subs	r3, #1
 8006678:	613b      	str	r3, [r7, #16]
    divider++;
    divider++;
#endif

    /* real clock calculation */
    *ClockReal = ClockIn / (divider + 1u);
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	3301      	adds	r3, #1
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	fbb2 f2f3 	udiv	r2, r2, r3
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	601a      	str	r2, [r3, #0]

    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::CLOCK::"); DEBUG_PARAM_INT(divider); DEBUG_PARAM_END();
    MODIFY_REG(SalXspi->hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER, (uint32_t)divider << XSPI_DCR2_PRESCALER_Pos);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	693a      	ldr	r2, [r7, #16]
 800669c:	430a      	orrs	r2, r1
 800669e:	60da      	str	r2, [r3, #12]
  }

  return retr;
 80066a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066a2:	4618      	mov	r0, r3
 80066a4:	371c      	adds	r7, #28
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr

080066ae <SAL_XSPI_Init>:
/*
* This function is used to configure the way to discuss with the memory
*
*/
HAL_StatusTypeDef SAL_XSPI_Init(SAL_XSPI_ObjectTypeDef *SalXspi, void *HALHandle)
{
 80066ae:	b580      	push	{r7, lr}
 80066b0:	b096      	sub	sp, #88	@ 0x58
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	6078      	str	r0, [r7, #4]
 80066b6:	6039      	str	r1, [r7, #0]
  XSPI_RegularCmdTypeDef s_commandbase = {
 80066b8:	f107 030c 	add.w	r3, r7, #12
 80066bc:	224c      	movs	r2, #76	@ 0x4c
 80066be:	2100      	movs	r1, #0
 80066c0:	4618      	mov	r0, r3
 80066c2:	f002 fa97 	bl	8008bf4 <memset>
 80066c6:	235a      	movs	r3, #90	@ 0x5a
 80066c8:	617b      	str	r3, [r7, #20]
 80066ca:	2301      	movs	r3, #1
 80066cc:	61bb      	str	r3, [r7, #24]
 80066ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80066d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80066d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80066de:	647b      	str	r3, [r7, #68]	@ 0x44
 80066e0:	2308      	movs	r3, #8
 80066e2:	653b      	str	r3, [r7, #80]	@ 0x50
#if defined(XSPI_CCR_SIOO)
      .SIOOMode = HAL_XSPI_SIOO_INST_EVERY_CMD,
#endif /* HAL_XSPI_SIOO_INST_EVERY_CMD */
  };

  SalXspi->hxspi = (XSPI_HandleTypeDef *)HALHandle;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	683a      	ldr	r2, [r7, #0]
 80066e8:	601a      	str	r2, [r3, #0]
  SalXspi->Commandbase = s_commandbase;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	3304      	adds	r3, #4
 80066ee:	f107 010c 	add.w	r1, r7, #12
 80066f2:	224c      	movs	r2, #76	@ 0x4c
 80066f4:	4618      	mov	r0, r3
 80066f6:	f002 faa9 	bl	8008c4c <memcpy>
  SalXspi->CommandExtension = 0;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  SalXspi->PhyLink = PHY_LINK_1S1S1S;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
  HAL_XSPI_RegisterCallback(SalXspi->hxspi,HAL_XSPI_TX_CPLT_CB_ID, SAL_XSPI_CompleteCallback);
  /* set the error callback */
  HAL_XSPI_RegisterCallback(SalXspi->hxspi,HAL_XSPI_ERROR_CB_ID, SAL_XSPI_ErrorCallback);
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3758      	adds	r7, #88	@ 0x58
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <SAL_XSPI_MemoryConfig>:

HAL_StatusTypeDef SAL_XSPI_MemoryConfig(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_MemParamTypeTypeDef ParmetersType, void *ParamVal)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b098      	sub	sp, #96	@ 0x60
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	460b      	mov	r3, r1
 800671e:	607a      	str	r2, [r7, #4]
 8006720:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr = HAL_OK;
 8006722:	2300      	movs	r3, #0
 8006724:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  XSPI_RegularCmdTypeDef s_commandbase = SalXspi->Commandbase;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f107 0010 	add.w	r0, r7, #16
 800672e:	3304      	adds	r3, #4
 8006730:	224c      	movs	r2, #76	@ 0x4c
 8006732:	4619      	mov	r1, r3
 8006734:	f002 fa8a 	bl	8008c4c <memcpy>

  switch (ParmetersType) {
 8006738:	7afb      	ldrb	r3, [r7, #11]
 800673a:	2b04      	cmp	r3, #4
 800673c:	f200 812a 	bhi.w	8006994 <SAL_XSPI_MemoryConfig+0x280>
 8006740:	a201      	add	r2, pc, #4	@ (adr r2, 8006748 <SAL_XSPI_MemoryConfig+0x34>)
 8006742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006746:	bf00      	nop
 8006748:	0800675d 	.word	0x0800675d
 800674c:	08006985 	.word	0x08006985
 8006750:	08006957 	.word	0x08006957
 8006754:	08006995 	.word	0x08006995
 8006758:	0800695f 	.word	0x0800695f
  case PARAM_PHY_LINK:{
    SalXspi->PhyLink = *((SAL_XSPI_PhysicalLinkTypeDef *)ParamVal);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	781a      	ldrb	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::PARAM_PHY_LINK::");DEBUG_PARAM_DATA(STR_PHY_LINK(SalXspi->PhyLink));
    switch (SalXspi->PhyLink)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800676c:	2b0b      	cmp	r3, #11
 800676e:	f200 80ed 	bhi.w	800694c <SAL_XSPI_MemoryConfig+0x238>
 8006772:	a201      	add	r2, pc, #4	@ (adr r2, 8006778 <SAL_XSPI_MemoryConfig+0x64>)
 8006774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006778:	080067a9 	.word	0x080067a9
 800677c:	080067a9 	.word	0x080067a9
 8006780:	080067a9 	.word	0x080067a9
 8006784:	080067a9 	.word	0x080067a9
 8006788:	080067d9 	.word	0x080067d9
 800678c:	080067d9 	.word	0x080067d9
 8006790:	08006809 	.word	0x08006809
 8006794:	0800683d 	.word	0x0800683d
 8006798:	0800686d 	.word	0x0800686d
 800679c:	080068a3 	.word	0x080068a3
 80067a0:	080068d9 	.word	0x080068d9
 80067a4:	08006913 	.word	0x08006913
    {
    case PHY_LINK_1S1D1D:
    case PHY_LINK_1S2S2S:
    case PHY_LINK_1S1S2S:
    case PHY_LINK_1S1S1S: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
 80067a8:	2301      	movs	r3, #1
 80067aa:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 80067ac:	2300      	movs	r3, #0
 80067ae:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80067b0:	2300      	movs	r3, #0
 80067b2:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
 80067b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80067b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 80067ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80067be:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
 80067c0:	2300      	movs	r3, #0
 80067c2:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_1_LINE;
 80067c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80067c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
 80067ca:	2300      	movs	r3, #0
 80067cc:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 8;
 80067ce:	2308      	movs	r3, #8
 80067d0:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 80067d2:	2300      	movs	r3, #0
 80067d4:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 80067d6:	e0bd      	b.n	8006954 <SAL_XSPI_MemoryConfig+0x240>
    }

    case PHY_LINK_4S4D4D:
    case PHY_LINK_4S4S4S: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
 80067d8:	2303      	movs	r3, #3
 80067da:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 80067dc:	2300      	movs	r3, #0
 80067de:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80067e0:	2300      	movs	r3, #0
 80067e2:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
 80067e4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80067e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
 80067ea:	2300      	movs	r3, #0
 80067ec:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 80067ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80067f2:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
 80067f4:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80067f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
 80067fa:	2300      	movs	r3, #0
 80067fc:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 6;
 80067fe:	2306      	movs	r3, #6
 8006800:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 8006802:	2300      	movs	r3, #0
 8006804:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 8006806:	e0a5      	b.n	8006954 <SAL_XSPI_MemoryConfig+0x240>
      }
    case PHY_LINK_4D4D4D: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
 8006808:	2303      	movs	r3, #3
 800680a:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 800680c:	2300      	movs	r3, #0
 800680e:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
 8006810:	2308      	movs	r3, #8
 8006812:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
 8006814:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006818:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 800681a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800681e:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8006820:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006824:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
 8006826:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 800682a:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
 800682c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006830:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 6;
 8006832:	2306      	movs	r3, #6
 8006834:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 8006836:	2300      	movs	r3, #0
 8006838:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 800683a:	e08b      	b.n	8006954 <SAL_XSPI_MemoryConfig+0x240>
    }
    case PHY_LINK_1S8S8S: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
 800683c:	2301      	movs	r3, #1
 800683e:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 8006840:	2300      	movs	r3, #0
 8006842:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8006844:	2300      	movs	r3, #0
 8006846:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
 8006848:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800684c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 800684e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006852:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8006854:	2300      	movs	r3, #0
 8006856:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
 8006858:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800685c:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
 800685e:	2300      	movs	r3, #0
 8006860:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 8;
 8006862:	2308      	movs	r3, #8
 8006864:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 8006866:	2300      	movs	r3, #0
 8006868:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 800686a:	e073      	b.n	8006954 <SAL_XSPI_MemoryConfig+0x240>
    }
    case PHY_LINK_8S8D8D: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
 800686c:	2304      	movs	r3, #4
 800686e:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 8006870:	2300      	movs	r3, #0
 8006872:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8006874:	2300      	movs	r3, #0
 8006876:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
 8006878:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800687c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 800687e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006882:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8006884:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006888:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
 800688a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800688e:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
 8006890:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006894:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 8;
 8006896:	2308      	movs	r3, #8
 8006898:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
 800689a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800689e:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 80068a0:	e058      	b.n	8006954 <SAL_XSPI_MemoryConfig+0x240>
    }

    case PHY_LINK_8D8D8D: {
      s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
 80068a2:	2304      	movs	r3, #4
 80068a4:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_16_BITS;
 80068a6:	2310      	movs	r3, #16
 80068a8:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
 80068aa:	2308      	movs	r3, #8
 80068ac:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
 80068ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80068b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 80068b4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80068b8:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 80068ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80068be:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
 80068c0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80068c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
 80068c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80068ca:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles = 20;
 80068cc:	2314      	movs	r3, #20
 80068ce:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
 80068d0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80068d4:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 80068d6:	e03d      	b.n	8006954 <SAL_XSPI_MemoryConfig+0x240>
    }
    case PHY_LINK_RAM8:{
      s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
 80068d8:	2304      	movs	r3, #4
 80068da:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 80068dc:	2300      	movs	r3, #0
 80068de:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80068e0:	2300      	movs	r3, #0
 80068e2:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
 80068e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80068e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
 80068ea:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80068ee:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
 80068f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80068f4:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 80068f6:	2300      	movs	r3, #0
 80068f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      s_commandbase.DataMode           = HAL_XSPI_DATA_8_LINES;
 80068fa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80068fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
 8006900:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006904:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles        = 10;
 8006906:	230a      	movs	r3, #10
 8006908:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
 800690a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800690e:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 8006910:	e020      	b.n	8006954 <SAL_XSPI_MemoryConfig+0x240>
    }
#if defined(HAL_XSPI_DATA_16_LINES)
    case PHY_LINK_RAM16 :{
      s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
 8006912:	2304      	movs	r3, #4
 8006914:	61fb      	str	r3, [r7, #28]
      s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 8006916:	2300      	movs	r3, #0
 8006918:	623b      	str	r3, [r7, #32]
      s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 800691a:	2300      	movs	r3, #0
 800691c:	627b      	str	r3, [r7, #36]	@ 0x24
      s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
 800691e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006922:	62fb      	str	r3, [r7, #44]	@ 0x2c
      s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
 8006924:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006928:	633b      	str	r3, [r7, #48]	@ 0x30
      s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
 800692a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800692e:	637b      	str	r3, [r7, #52]	@ 0x34
      s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8006930:	2300      	movs	r3, #0
 8006932:	63fb      	str	r3, [r7, #60]	@ 0x3c
      s_commandbase.DataMode           = HAL_XSPI_DATA_16_LINES;
 8006934:	f04f 63a0 	mov.w	r3, #83886080	@ 0x5000000
 8006938:	64bb      	str	r3, [r7, #72]	@ 0x48
      s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
 800693a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800693e:	653b      	str	r3, [r7, #80]	@ 0x50
      s_commandbase.DummyCycles        = 10;
 8006940:	230a      	movs	r3, #10
 8006942:	657b      	str	r3, [r7, #84]	@ 0x54
      s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
 8006944:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8006948:	65bb      	str	r3, [r7, #88]	@ 0x58
      break;
 800694a:	e003      	b.n	8006954 <SAL_XSPI_MemoryConfig+0x240>
    }
#endif /* defined(HAL_XSPI_DATA_16_LINES) */
    default:
      retr = HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      break;
 8006952:	bf00      	nop
    }
    DEBUG_PARAM_END();
    break;
 8006954:	e022      	b.n	800699c <SAL_XSPI_MemoryConfig+0x288>
  }
  case PARAM_ADDRESS_4BITS: {
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::PARAM_ADDRESS_4BITS"); DEBUG_PARAM_END();
    s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 8006956:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800695a:	633b      	str	r3, [r7, #48]	@ 0x30
    break;
 800695c:	e01e      	b.n	800699c <SAL_XSPI_MemoryConfig+0x288>
  }
  case PARAM_FLASHSIZE:{
    uint8_t valParam = *((uint8_t *)ParamVal);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::PARAM_FLASHSIZE::"); DEBUG_PARAM_INT(valParam); DEBUG_PARAM_END();
    MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_DEVSIZE, ((uint32_t)valParam) << XSPI_DCR1_DEVSIZE_Pos);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8006972:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8006976:	041a      	lsls	r2, r3, #16
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	430a      	orrs	r2, r1
 8006980:	609a      	str	r2, [r3, #8]
    break;
 8006982:	e00b      	b.n	800699c <SAL_XSPI_MemoryConfig+0x288>
  }
  case PARAM_DUMMY_CYCLES:{
    uint8_t valParam = *((uint8_t *)ParamVal);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::PARAM_DUMMY_CYCLES::"); DEBUG_PARAM_INT(valParam); DEBUG_PARAM_END();
    s_commandbase.DummyCycles = valParam;
 800698c:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8006990:	657b      	str	r3, [r7, #84]	@ 0x54
    break;
 8006992:	e003      	b.n	800699c <SAL_XSPI_MemoryConfig+0x288>
  }
  default:
    DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::SAL_XSPI_MemoryConfig::ERROR"); DEBUG_PARAM_END();
    retr = HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    break;
 800699a:	bf00      	nop
  }
  SalXspi->Commandbase = s_commandbase;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	3304      	adds	r3, #4
 80069a0:	f107 0110 	add.w	r1, r7, #16
 80069a4:	224c      	movs	r2, #76	@ 0x4c
 80069a6:	4618      	mov	r0, r3
 80069a8:	f002 f950 	bl	8008c4c <memcpy>
  return retr;
 80069ac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3760      	adds	r7, #96	@ 0x60
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <SAL_XSPI_GetSFDP>:

HAL_StatusTypeDef SAL_XSPI_GetSFDP(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t Address, uint8_t *Data, uint32_t DataSize)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b098      	sub	sp, #96	@ 0x60
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
 80069c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f107 0010 	add.w	r0, r7, #16
 80069cc:	3304      	adds	r3, #4
 80069ce:	224c      	movs	r2, #76	@ 0x4c
 80069d0:	4619      	mov	r1, r3
 80069d2:	f002 f93b 	bl	8008c4c <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, 0x5A);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80069dc:	6a39      	ldr	r1, [r7, #32]
 80069de:	225a      	movs	r2, #90	@ 0x5a
 80069e0:	4618      	mov	r0, r3
 80069e2:	f000 fb6a 	bl	80070ba <XSPI_FormatCommand>
 80069e6:	4603      	mov	r3, r0
 80069e8:	61bb      	str	r3, [r7, #24]

  s_command.Address     = Address;
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength  = DataSize;
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles = SalXspi->SFDPDummyCycle;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069f8:	657b      	str	r3, [r7, #84]	@ 0x54

  if (s_command.AddressMode == HAL_XSPI_ADDRESS_1_LINE)
 80069fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a00:	d102      	bne.n	8006a08 <SAL_XSPI_GetSFDP+0x50>
  {
    s_command.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 8006a02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006a06:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 8006a08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a0e:	d103      	bne.n	8006a18 <SAL_XSPI_GetSFDP+0x60>
  {
    s_command.DQSMode = HAL_XSPI_DQS_ENABLE;
 8006a10:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8006a14:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a16:	e001      	b.n	8006a1c <SAL_XSPI_GetSFDP+0x64>
  }
  else
  {
    s_command.DQSMode = HAL_XSPI_DQS_DISABLE;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	65bb      	str	r3, [r7, #88]	@ 0x58
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f107 0110 	add.w	r1, r7, #16
 8006a24:	2264      	movs	r2, #100	@ 0x64
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7fe fcf6 	bl	8005418 <HAL_XSPI_Command>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if ( retr  != HAL_OK)
 8006a32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10a      	bne.n	8006a50 <SAL_XSPI_GetSFDP+0x98>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	2264      	movs	r2, #100	@ 0x64
 8006a40:	6879      	ldr	r1, [r7, #4]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7fe fdeb 	bl	800561e <HAL_XSPI_Receive>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006a4e:	e000      	b.n	8006a52 <SAL_XSPI_GetSFDP+0x9a>
    goto error;
 8006a50:	bf00      	nop

error:
  if (retr != HAL_OK )
 8006a52:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d004      	beq.n	8006a64 <SAL_XSPI_GetSFDP+0xac>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7fe ff58 	bl	8005914 <HAL_XSPI_Abort>
  }
  return retr;
 8006a64:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3760      	adds	r7, #96	@ 0x60
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <SAL_XSPI_GetId>:

HAL_StatusTypeDef SAL_XSPI_GetId(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t *Data, uint32_t DataSize)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b098      	sub	sp, #96	@ 0x60
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f107 0010 	add.w	r0, r7, #16
 8006a82:	3304      	adds	r3, #4
 8006a84:	224c      	movs	r2, #76	@ 0x4c
 8006a86:	4619      	mov	r1, r3
 8006a88:	f002 f8e0 	bl	8008c4c <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, 0x9F);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a92:	6a39      	ldr	r1, [r7, #32]
 8006a94:	229f      	movs	r2, #159	@ 0x9f
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 fb0f 	bl	80070ba <XSPI_FormatCommand>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	61bb      	str	r3, [r7, #24]

  s_command.DataLength  = DataSize;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.AddressMode = HAL_XSPI_ADDRESS_NONE;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if  (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d105      	bne.n	8006aba <SAL_XSPI_GetId+0x4a>
  {
    s_command.DummyCycles       = 0;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	657b      	str	r3, [r7, #84]	@ 0x54
    /* this behavior is linked with micron memory to read ID in 1S8S8S */
    s_command.DataMode = HAL_XSPI_DATA_1_LINE;
 8006ab2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ab8:	e003      	b.n	8006ac2 <SAL_XSPI_GetId+0x52>
  }
  else
  {
    /* this behavior is valid for macromix and must be confirmed on the other memories */
    s_command.Address = 0;
 8006aba:	2300      	movs	r3, #0
 8006abc:	62bb      	str	r3, [r7, #40]	@ 0x28
    s_command.DummyCycles = 8;
 8006abe:	2308      	movs	r3, #8
 8006ac0:	657b      	str	r3, [r7, #84]	@ 0x54
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f107 0110 	add.w	r1, r7, #16
 8006aca:	2264      	movs	r2, #100	@ 0x64
 8006acc:	4618      	mov	r0, r3
 8006ace:	f7fe fca3 	bl	8005418 <HAL_XSPI_Command>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if ( retr  != HAL_OK)
 8006ad8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d10a      	bne.n	8006af6 <SAL_XSPI_GetId+0x86>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2264      	movs	r2, #100	@ 0x64
 8006ae6:	68b9      	ldr	r1, [r7, #8]
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f7fe fd98 	bl	800561e <HAL_XSPI_Receive>
 8006aee:	4603      	mov	r3, r0
 8006af0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006af4:	e000      	b.n	8006af8 <SAL_XSPI_GetId+0x88>
    goto error;
 8006af6:	bf00      	nop

error:
  if (retr != HAL_OK )
 8006af8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d004      	beq.n	8006b0a <SAL_XSPI_GetId+0x9a>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4618      	mov	r0, r3
 8006b06:	f7fe ff05 	bl	8005914 <HAL_XSPI_Abort>
  }
  return retr;
 8006b0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3760      	adds	r7, #96	@ 0x60
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}

08006b16 <SAL_XSPI_Read>:

HAL_StatusTypeDef SAL_XSPI_Read(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address, uint8_t *Data, uint32_t DataSize)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b098      	sub	sp, #96	@ 0x60
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	60f8      	str	r0, [r7, #12]
 8006b1e:	607a      	str	r2, [r7, #4]
 8006b20:	603b      	str	r3, [r7, #0]
 8006b22:	460b      	mov	r3, r1
 8006b24:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f107 0010 	add.w	r0, r7, #16
 8006b2c:	3304      	adds	r3, #4
 8006b2e:	224c      	movs	r2, #76	@ 0x4c
 8006b30:	4619      	mov	r1, r3
 8006b32:	f002 f88b 	bl	8008c4c <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006b3c:	6a39      	ldr	r1, [r7, #32]
 8006b3e:	7afa      	ldrb	r2, [r7, #11]
 8006b40:	4618      	mov	r0, r3
 8006b42:	f000 faba 	bl	80070ba <XSPI_FormatCommand>
 8006b46:	4603      	mov	r3, r0
 8006b48:	61bb      	str	r3, [r7, #24]

  s_command.Address           = Address;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength        = DataSize;
 8006b4e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b50:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DTR management for single/dual/quad */
  switch(SalXspi->PhyLink)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8006b58:	2b05      	cmp	r3, #5
 8006b5a:	d006      	beq.n	8006b6a <SAL_XSPI_Read+0x54>
 8006b5c:	2b05      	cmp	r3, #5
 8006b5e:	dc1a      	bgt.n	8006b96 <SAL_XSPI_Read+0x80>
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d014      	beq.n	8006b8e <SAL_XSPI_Read+0x78>
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	d00b      	beq.n	8006b80 <SAL_XSPI_Read+0x6a>
     s_command.DataMode = HAL_XSPI_DATA_2_LINES;
   break;
   }
   default :{
     /* keep default parameters */
   break;
 8006b68:	e015      	b.n	8006b96 <SAL_XSPI_Read+0x80>
     s_command.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8006b6a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006b6e:	637b      	str	r3, [r7, #52]	@ 0x34
     s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_ENABLE;
 8006b70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006b74:	653b      	str	r3, [r7, #80]	@ 0x50
     s_command.DummyCycles = SalXspi->DTRDummyCycle;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8006b7c:	657b      	str	r3, [r7, #84]	@ 0x54
   break;
 8006b7e:	e00b      	b.n	8006b98 <SAL_XSPI_Read+0x82>
     s_command.AddressMode = HAL_XSPI_ADDRESS_2_LINES;
 8006b80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
     s_command.DataMode = HAL_XSPI_DATA_2_LINES;
 8006b86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   break;
 8006b8c:	e004      	b.n	8006b98 <SAL_XSPI_Read+0x82>
     s_command.DataMode = HAL_XSPI_DATA_2_LINES;
 8006b8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b92:	64bb      	str	r3, [r7, #72]	@ 0x48
   break;
 8006b94:	e000      	b.n	8006b98 <SAL_XSPI_Read+0x82>
   break;
 8006b96:	bf00      	nop
   }
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f107 0110 	add.w	r1, r7, #16
 8006ba0:	2264      	movs	r2, #100	@ 0x64
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7fe fc38 	bl	8005418 <HAL_XSPI_Command>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if ( retr  != HAL_OK)
 8006bae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d107      	bne.n	8006bc6 <SAL_XSPI_Read+0xb0>
  {
    goto error;
  }

  /* read the data */
  retr = XSPI_Receive(SalXspi, Data);
 8006bb6:	6839      	ldr	r1, [r7, #0]
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	f000 faba 	bl	8007132 <XSPI_Receive>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006bc4:	e000      	b.n	8006bc8 <SAL_XSPI_Read+0xb2>
    goto error;
 8006bc6:	bf00      	nop

error:
  if (retr != HAL_OK )
 8006bc8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d004      	beq.n	8006bda <SAL_XSPI_Read+0xc4>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	f7fe fe9d 	bl	8005914 <HAL_XSPI_Abort>
  }
  return retr;
 8006bda:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3760      	adds	r7, #96	@ 0x60
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}

08006be6 <SAL_XSPI_Write>:

HAL_StatusTypeDef SAL_XSPI_Write(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address, const uint8_t *Data, uint32_t DataSize)
{
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b098      	sub	sp, #96	@ 0x60
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	60f8      	str	r0, [r7, #12]
 8006bee:	607a      	str	r2, [r7, #4]
 8006bf0:	603b      	str	r3, [r7, #0]
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f107 0010 	add.w	r0, r7, #16
 8006bfc:	3304      	adds	r3, #4
 8006bfe:	224c      	movs	r2, #76	@ 0x4c
 8006c00:	4619      	mov	r1, r3
 8006c02:	f002 f823 	bl	8008c4c <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006c0c:	6a39      	ldr	r1, [r7, #32]
 8006c0e:	7afa      	ldrb	r2, [r7, #11]
 8006c10:	4618      	mov	r0, r3
 8006c12:	f000 fa52 	bl	80070ba <XSPI_FormatCommand>
 8006c16:	4603      	mov	r3, r0
 8006c18:	61bb      	str	r3, [r7, #24]

  s_command.Address           = Address;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength        = DataSize;
 8006c1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles       = 0u;
 8006c22:	2300      	movs	r3, #0
 8006c24:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
 8006c26:	2300      	movs	r3, #0
 8006c28:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f107 0110 	add.w	r1, r7, #16
 8006c32:	2264      	movs	r2, #100	@ 0x64
 8006c34:	4618      	mov	r0, r3
 8006c36:	f7fe fbef 	bl	8005418 <HAL_XSPI_Command>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (HAL_OK != retr)
 8006c40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d107      	bne.n	8006c58 <SAL_XSPI_Write+0x72>
  {
    goto error;
  }

  /* transmit data */
  retr = XSPI_Transmit(SalXspi, Data);
 8006c48:	6839      	ldr	r1, [r7, #0]
 8006c4a:	68f8      	ldr	r0, [r7, #12]
 8006c4c:	f000 fa5e 	bl	800710c <XSPI_Transmit>
 8006c50:	4603      	mov	r3, r0
 8006c52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8006c56:	e000      	b.n	8006c5a <SAL_XSPI_Write+0x74>
    goto error;
 8006c58:	bf00      	nop

error:
  if (retr != HAL_OK )
 8006c5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d004      	beq.n	8006c6c <SAL_XSPI_Write+0x86>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7fe fe54 	bl	8005914 <HAL_XSPI_Abort>
  }
  return retr;
 8006c6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3760      	adds	r7, #96	@ 0x60
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <SAL_XSPI_CommandSendData>:
  return retr;
}

HAL_StatusTypeDef SAL_XSPI_CommandSendData(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b098      	sub	sp, #96	@ 0x60
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	607a      	str	r2, [r7, #4]
 8006c82:	461a      	mov	r2, r3
 8006c84:	460b      	mov	r3, r1
 8006c86:	72fb      	strb	r3, [r7, #11]
 8006c88:	4613      	mov	r3, r2
 8006c8a:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f107 0010 	add.w	r0, r7, #16
 8006c92:	3304      	adds	r3, #4
 8006c94:	224c      	movs	r2, #76	@ 0x4c
 8006c96:	4619      	mov	r1, r3
 8006c98:	f001 ffd8 	bl	8008c4c <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ca2:	6a39      	ldr	r1, [r7, #32]
 8006ca4:	7afa      	ldrb	r2, [r7, #11]
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f000 fa07 	bl	80070ba <XSPI_FormatCommand>
 8006cac:	4603      	mov	r3, r0
 8006cae:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0U;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
 8006cb8:	893b      	ldrh	r3, [r7, #8]
 8006cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
 8006cc0:	893b      	ldrh	r3, [r7, #8]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d101      	bne.n	8006cca <SAL_XSPI_CommandSendData+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f107 0110 	add.w	r1, r7, #16
 8006cd2:	2264      	movs	r2, #100	@ 0x64
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7fe fb9f 	bl	8005418 <HAL_XSPI_Command>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (( retr == HAL_OK) && (DataSize != 0u))
 8006ce0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d10c      	bne.n	8006d02 <SAL_XSPI_CommandSendData+0x8a>
 8006ce8:	893b      	ldrh	r3, [r7, #8]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d009      	beq.n	8006d02 <SAL_XSPI_CommandSendData+0x8a>
  {
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2264      	movs	r2, #100	@ 0x64
 8006cf4:	6879      	ldr	r1, [r7, #4]
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7fe fc1e 	bl	8005538 <HAL_XSPI_Transmit>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK )
 8006d02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d004      	beq.n	8006d14 <SAL_XSPI_CommandSendData+0x9c>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7fe fe00 	bl	8005914 <HAL_XSPI_Abort>
  }
  return retr;
 8006d14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3760      	adds	r7, #96	@ 0x60
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <SAL_XSPI_SendReadCommand>:

HAL_StatusTypeDef SAL_XSPI_SendReadCommand(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b098      	sub	sp, #96	@ 0x60
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	607a      	str	r2, [r7, #4]
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	72fb      	strb	r3, [r7, #11]
 8006d30:	4613      	mov	r3, r2
 8006d32:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f107 0010 	add.w	r0, r7, #16
 8006d3a:	3304      	adds	r3, #4
 8006d3c:	224c      	movs	r2, #76	@ 0x4c
 8006d3e:	4619      	mov	r1, r3
 8006d40:	f001 ff84 	bl	8008c4c <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d4a:	6a39      	ldr	r1, [r7, #32]
 8006d4c:	7afa      	ldrb	r2, [r7, #11]
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f000 f9b3 	bl	80070ba <XSPI_FormatCommand>
 8006d54:	4603      	mov	r3, r0
 8006d56:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0u;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
 8006d60:	893b      	ldrh	r3, [r7, #8]
 8006d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8006d64:	2300      	movs	r3, #0
 8006d66:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
 8006d68:	893b      	ldrh	r3, [r7, #8]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d101      	bne.n	8006d72 <SAL_XSPI_SendReadCommand+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f107 0110 	add.w	r1, r7, #16
 8006d7a:	2264      	movs	r2, #100	@ 0x64
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f7fe fb4b 	bl	8005418 <HAL_XSPI_Command>
 8006d82:	4603      	mov	r3, r0
 8006d84:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (( retr == HAL_OK) && (DataSize != 0u))
 8006d88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d10c      	bne.n	8006daa <SAL_XSPI_SendReadCommand+0x8a>
 8006d90:	893b      	ldrh	r3, [r7, #8]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d009      	beq.n	8006daa <SAL_XSPI_SendReadCommand+0x8a>
  {
    /* Get the data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	2264      	movs	r2, #100	@ 0x64
 8006d9c:	6879      	ldr	r1, [r7, #4]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7fe fc3d 	bl	800561e <HAL_XSPI_Receive>
 8006da4:	4603      	mov	r3, r0
 8006da6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK )
 8006daa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d004      	beq.n	8006dbc <SAL_XSPI_SendReadCommand+0x9c>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4618      	mov	r0, r3
 8006db8:	f7fe fdac 	bl	8005914 <HAL_XSPI_Abort>
  }
  return retr;
 8006dbc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3760      	adds	r7, #96	@ 0x60
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <SAL_XSPI_CommandSendReadAddress>:

HAL_StatusTypeDef SAL_XSPI_CommandSendReadAddress(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                                  uint32_t Address, uint8_t *Data, uint16_t DataSize)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b098      	sub	sp, #96	@ 0x60
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	607a      	str	r2, [r7, #4]
 8006dd2:	603b      	str	r3, [r7, #0]
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	72fb      	strb	r3, [r7, #11]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	f107 0010 	add.w	r0, r7, #16
 8006dde:	3304      	adds	r3, #4
 8006de0:	224c      	movs	r2, #76	@ 0x4c
 8006de2:	4619      	mov	r1, r3
 8006de4:	f001 ff32 	bl	8008c4c <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006dee:	6a39      	ldr	r1, [r7, #32]
 8006df0:	7afa      	ldrb	r2, [r7, #11]
 8006df2:	4618      	mov	r0, r3
 8006df4:	f000 f961 	bl	80070ba <XSPI_FormatCommand>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	61bb      	str	r3, [r7, #24]

  s_command.Address            = Address;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DummyCycles        = SalXspi->SFDPDummyCycle;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006e06:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
 8006e08:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006e0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f107 0110 	add.w	r1, r7, #16
 8006e1a:	2264      	movs	r2, #100	@ 0x64
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f7fe fafb 	bl	8005418 <HAL_XSPI_Command>
 8006e22:	4603      	mov	r3, r0
 8006e24:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if ( retr == HAL_OK)
 8006e28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d109      	bne.n	8006e44 <SAL_XSPI_CommandSendReadAddress+0x7c>
  {
    /* Get the data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2264      	movs	r2, #100	@ 0x64
 8006e36:	6839      	ldr	r1, [r7, #0]
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f7fe fbf0 	bl	800561e <HAL_XSPI_Receive>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK )
 8006e44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d004      	beq.n	8006e56 <SAL_XSPI_CommandSendReadAddress+0x8e>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7fe fd5f 	bl	8005914 <HAL_XSPI_Abort>
  }
  return retr;
 8006e56:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3760      	adds	r7, #96	@ 0x60
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}

08006e62 <SAL_XSPI_CheckStatusRegister>:

HAL_StatusTypeDef SAL_XSPI_CheckStatusRegister(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address, uint8_t MatchValue, uint8_t MatchMask, uint32_t Timeout)
{
 8006e62:	b580      	push	{r7, lr}
 8006e64:	b09e      	sub	sp, #120	@ 0x78
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	60f8      	str	r0, [r7, #12]
 8006e6a:	607a      	str	r2, [r7, #4]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	460b      	mov	r3, r1
 8006e70:	72fb      	strb	r3, [r7, #11]
 8006e72:	4613      	mov	r3, r2
 8006e74:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8006e7c:	3304      	adds	r3, #4
 8006e7e:	224c      	movs	r2, #76	@ 0x4c
 8006e80:	4619      	mov	r1, r3
 8006e82:	f001 fee3 	bl	8008c4c <memcpy>
  XSPI_AutoPollingTypeDef  s_config = {
 8006e86:	7abb      	ldrb	r3, [r7, #10]
 8006e88:	617b      	str	r3, [r7, #20]
 8006e8a:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8006e8e:	61bb      	str	r3, [r7, #24]
 8006e90:	2300      	movs	r3, #0
 8006e92:	61fb      	str	r3, [r7, #28]
 8006e94:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006e98:	623b      	str	r3, [r7, #32]
 8006e9a:	2310      	movs	r3, #16
 8006e9c:	627b      	str	r3, [r7, #36]	@ 0x24
                                       .IntervalTime  = 0x10
                                      };
  HAL_StatusTypeDef retr;

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ea4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006ea6:	7afa      	ldrb	r2, [r7, #11]
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f000 f906 	bl	80070ba <XSPI_FormatCommand>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	633b      	str	r3, [r7, #48]	@ 0x30

  s_command.DataLength     = 1u;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	667b      	str	r3, [r7, #100]	@ 0x64
  s_command.DQSMode        = HAL_XSPI_DQS_DISABLE;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	673b      	str	r3, [r7, #112]	@ 0x70

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
 8006eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d106      	bne.n	8006ece <SAL_XSPI_CheckStatusRegister+0x6c>
  {
    // patch cypress to force 1 line on status read
    s_command.DataMode    = HAL_XSPI_DATA_1_LINE;
 8006ec0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006ec4:	663b      	str	r3, [r7, #96]	@ 0x60
    s_command.AddressMode = HAL_XSPI_DATA_NONE;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.DummyCycles = 0u;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* @ is used only in 8 LINES format */
  if (s_command.DataMode == HAL_XSPI_DATA_8_LINES)
 8006ece:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ed0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ed4:	d107      	bne.n	8006ee6 <SAL_XSPI_CheckStatusRegister+0x84>
  {
    s_command.AddressMode    = HAL_XSPI_ADDRESS_8_LINES;
 8006ed6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006eda:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
 8006edc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006ee0:	64bb      	str	r3, [r7, #72]	@ 0x48
    s_command.Address        = Address;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	643b      	str	r3, [r7, #64]	@ 0x40
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8006eee:	2264      	movs	r2, #100	@ 0x64
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f7fe fa91 	bl	8005418 <HAL_XSPI_Command>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  if ( retr == HAL_OK)
 8006efc:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d10b      	bne.n	8006f1c <SAL_XSPI_CheckStatusRegister+0xba>
  {
    retr = HAL_XSPI_AutoPolling(SalXspi->hxspi, &s_config, Timeout);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f107 0114 	add.w	r1, r7, #20
 8006f0c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006f10:	4618      	mov	r0, r3
 8006f12:	f7fe fc27 	bl	8005764 <HAL_XSPI_AutoPolling>
 8006f16:	4603      	mov	r3, r0
 8006f18:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    DEBUG_AUTOPOLLING(SalXspi->hxspi->Instance->DR, s_config.MatchValue, s_config.MatchMask)
  }

  if (retr != HAL_OK )
 8006f1c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d004      	beq.n	8006f2e <SAL_XSPI_CheckStatusRegister+0xcc>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7fe fcf3 	bl	8005914 <HAL_XSPI_Abort>
  }
  /* return status */
  return retr;
 8006f2e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3778      	adds	r7, #120	@ 0x78
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <SAL_XSPI_EnableMapMode>:
  return retr;
}

HAL_StatusTypeDef SAL_XSPI_EnableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t CommandRead, uint8_t DummyRead,
                                         uint8_t CommandWrite, uint8_t DummyWrite)
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b098      	sub	sp, #96	@ 0x60
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
 8006f42:	4608      	mov	r0, r1
 8006f44:	4611      	mov	r1, r2
 8006f46:	461a      	mov	r2, r3
 8006f48:	4603      	mov	r3, r0
 8006f4a:	70fb      	strb	r3, [r7, #3]
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	70bb      	strb	r3, [r7, #2]
 8006f50:	4613      	mov	r3, r2
 8006f52:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f107 0010 	add.w	r0, r7, #16
 8006f5a:	3304      	adds	r3, #4
 8006f5c:	224c      	movs	r2, #76	@ 0x4c
 8006f5e:	4619      	mov	r1, r3
 8006f60:	f001 fe74 	bl	8008c4c <memcpy>
  XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 8006f64:	f107 0308 	add.w	r3, r7, #8
 8006f68:	2200      	movs	r2, #0
 8006f6a:	601a      	str	r2, [r3, #0]
 8006f6c:	605a      	str	r2, [r3, #4]

  /* Initialize the read ID command */
  s_command.OperationType = HAL_XSPI_OPTYPE_READ_CFG;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	613b      	str	r3, [r7, #16]
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, CommandRead);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006f78:	6a39      	ldr	r1, [r7, #32]
 8006f7a:	78fa      	ldrb	r2, [r7, #3]
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f000 f89c 	bl	80070ba <XSPI_FormatCommand>
 8006f82:	4603      	mov	r3, r0
 8006f84:	61bb      	str	r3, [r7, #24]
  s_command.DummyCycles = DummyRead;
 8006f86:	78bb      	ldrb	r3, [r7, #2]
 8006f88:	657b      	str	r3, [r7, #84]	@ 0x54
  /* Configure the read command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f107 0110 	add.w	r1, r7, #16
 8006f92:	2264      	movs	r2, #100	@ 0x64
 8006f94:	4618      	mov	r0, r3
 8006f96:	f7fe fa3f 	bl	8005418 <HAL_XSPI_Command>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if ( retr  != HAL_OK)
 8006fa0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d12d      	bne.n	8007004 <SAL_XSPI_EnableMapMode+0xca>
  {
    goto error;
  }

  /* Initialize the read ID command */
  s_command.OperationType     = HAL_XSPI_OPTYPE_WRITE_CFG;
 8006fa8:	2302      	movs	r3, #2
 8006faa:	613b      	str	r3, [r7, #16]
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, CommandWrite);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006fb2:	6a39      	ldr	r1, [r7, #32]
 8006fb4:	787a      	ldrb	r2, [r7, #1]
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f000 f87f 	bl	80070ba <XSPI_FormatCommand>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	61bb      	str	r3, [r7, #24]
  s_command.DummyCycles = DummyWrite;
 8006fc0:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8006fc4:	657b      	str	r3, [r7, #84]	@ 0x54
  /* Configure the read command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f107 0110 	add.w	r1, r7, #16
 8006fce:	2264      	movs	r2, #100	@ 0x64
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f7fe fa21 	bl	8005418 <HAL_XSPI_Command>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if ( retr  != HAL_OK)
 8006fdc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d111      	bne.n	8007008 <SAL_XSPI_EnableMapMode+0xce>
  {
    goto error;
  }

  /* Activation of memory-mapped mode */
  sMemMappedCfg.TimeOutActivation  = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	60bb      	str	r3, [r7, #8]
  sMemMappedCfg.TimeoutPeriodClock = 0x50;
 8006fe8:	2350      	movs	r3, #80	@ 0x50
 8006fea:	60fb      	str	r3, [r7, #12]
  retr = HAL_XSPI_MemoryMapped(SalXspi->hxspi, &sMemMappedCfg);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f107 0208 	add.w	r2, r7, #8
 8006ff4:	4611      	mov	r1, r2
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f7fe fc3e 	bl	8005878 <HAL_XSPI_MemoryMapped>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007002:	e002      	b.n	800700a <SAL_XSPI_EnableMapMode+0xd0>
    goto error;
 8007004:	bf00      	nop
 8007006:	e000      	b.n	800700a <SAL_XSPI_EnableMapMode+0xd0>
    goto error;
 8007008:	bf00      	nop

error:
  if (retr != HAL_OK )
 800700a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800700e:	2b00      	cmp	r3, #0
 8007010:	d004      	beq.n	800701c <SAL_XSPI_EnableMapMode+0xe2>
  {
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4618      	mov	r0, r3
 8007018:	f7fe fc7c 	bl	8005914 <HAL_XSPI_Abort>
  }
  /* return status */
  return retr;
 800701c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007020:	4618      	mov	r0, r3
 8007022:	3760      	adds	r7, #96	@ 0x60
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <SAL_XSPI_DisableMapMode>:

HAL_StatusTypeDef SAL_XSPI_DisableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8007030:	f3bf 8f4f 	dsb	sy
}
 8007034:	bf00      	nop
  __DSB();
  return HAL_XSPI_Abort(SalXspi->hxspi);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4618      	mov	r0, r3
 800703c:	f7fe fc6a 	bl	8005914 <HAL_XSPI_Abort>
 8007040:	4603      	mov	r3, r0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3708      	adds	r7, #8
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <SAL_XSPI_UpdateMemoryType>:


HAL_StatusTypeDef SAL_XSPI_UpdateMemoryType(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_DataOrderTypeDef DataOrder)
{
 800704a:	b480      	push	{r7}
 800704c:	b085      	sub	sp, #20
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
 8007052:	460b      	mov	r3, r1
 8007054:	70fb      	strb	r3, [r7, #3]
HAL_StatusTypeDef retr = HAL_OK;
 8007056:	2300      	movs	r3, #0
 8007058:	73fb      	strb	r3, [r7, #15]

  /* read the memory type value */
  uint32_t memorytype = READ_REG(SalXspi->hxspi->Instance->DCR1) & XSPI_DCR1_MTYP;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007066:	60bb      	str	r3, [r7, #8]

  switch(DataOrder)
 8007068:	78fb      	ldrb	r3, [r7, #3]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d11e      	bne.n	80070ac <SAL_XSPI_UpdateMemoryType+0x62>
  {
  case SAL_XSPI_ORDERINVERTED :
    if (memorytype == HAL_XSPI_MEMTYPE_MICRON) {
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d103      	bne.n	800707c <SAL_XSPI_UpdateMemoryType+0x32>
      memorytype = HAL_XSPI_MEMTYPE_MACRONIX;
 8007074:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007078:	60bb      	str	r3, [r7, #8]
 800707a:	e008      	b.n	800708e <SAL_XSPI_UpdateMemoryType+0x44>
    } else if (memorytype == HAL_XSPI_MEMTYPE_MACRONIX) {
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007082:	d102      	bne.n	800708a <SAL_XSPI_UpdateMemoryType+0x40>
      memorytype = HAL_XSPI_MEMTYPE_MICRON;
 8007084:	2300      	movs	r3, #0
 8007086:	60bb      	str	r3, [r7, #8]
 8007088:	e001      	b.n	800708e <SAL_XSPI_UpdateMemoryType+0x44>
    } else {
      retr = HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	73fb      	strb	r3, [r7, #15]
    }
    MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_MTYP, memorytype);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68ba      	ldr	r2, [r7, #8]
 80070a2:	430a      	orrs	r2, r1
 80070a4:	609a      	str	r2, [r3, #8]
    break;
 80070a6:	bf00      	nop
    return HAL_ERROR;
    break;
  }

  DEBUG_PARAM_BEGIN(); DEBUG_PARAM_DATA("::SAL_XSPI_UpdateMemoryType::"); DEBUG_PARAM_INT(memorytype); DEBUG_PARAM_END();
  return retr;
 80070a8:	7bfb      	ldrb	r3, [r7, #15]
 80070aa:	e000      	b.n	80070ae <SAL_XSPI_UpdateMemoryType+0x64>
    return HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3714      	adds	r7, #20
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr

080070ba <XSPI_FormatCommand>:
  * @param InstructionWidth instruction width
  * @param Command command
  * @return the formatted command
  */
uint16_t XSPI_FormatCommand(uint8_t CommandExtension, uint32_t InstructionWidth, uint8_t Command)
{
 80070ba:	b480      	push	{r7}
 80070bc:	b085      	sub	sp, #20
 80070be:	af00      	add	r7, sp, #0
 80070c0:	4603      	mov	r3, r0
 80070c2:	6039      	str	r1, [r7, #0]
 80070c4:	71fb      	strb	r3, [r7, #7]
 80070c6:	4613      	mov	r3, r2
 80070c8:	71bb      	strb	r3, [r7, #6]
  uint16_t retr;
  if  (InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	2b10      	cmp	r3, #16
 80070ce:	d114      	bne.n	80070fa <XSPI_FormatCommand+0x40>
  {
    /* 0b00 The Command Extension is the same as the Command. (The Command / Command Extension has the same value for the whole clock period.)*/
    /* 0b01 The Command Extension is the inverse of the Command. The Command Extension acts as a confirmation of the Command */
    /* 0b11 Command and Command Extension forms a 16 bit command word :: Not yes handled */
    retr = ((uint16_t)Command << 8u);
 80070d0:	79bb      	ldrb	r3, [r7, #6]
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	021b      	lsls	r3, r3, #8
 80070d6:	81fb      	strh	r3, [r7, #14]
    if (CommandExtension == 1u)
 80070d8:	79fb      	ldrb	r3, [r7, #7]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d107      	bne.n	80070ee <XSPI_FormatCommand+0x34>
    {
       retr|=  (uint8_t)(~Command & 0xFFu);
 80070de:	79bb      	ldrb	r3, [r7, #6]
 80070e0:	43db      	mvns	r3, r3
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	461a      	mov	r2, r3
 80070e6:	89fb      	ldrh	r3, [r7, #14]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	81fb      	strh	r3, [r7, #14]
 80070ec:	e007      	b.n	80070fe <XSPI_FormatCommand+0x44>
    }
    else
    {
       retr|=  (uint8_t)(Command & 0xFFu);
 80070ee:	79bb      	ldrb	r3, [r7, #6]
 80070f0:	b29a      	uxth	r2, r3
 80070f2:	89fb      	ldrh	r3, [r7, #14]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	81fb      	strh	r3, [r7, #14]
 80070f8:	e001      	b.n	80070fe <XSPI_FormatCommand+0x44>
    }
  }
  else
  {
    retr = Command;
 80070fa:	79bb      	ldrb	r3, [r7, #6]
 80070fc:	81fb      	strh	r3, [r7, #14]
  }

  return retr;
 80070fe:	89fb      	ldrh	r3, [r7, #14]
}
 8007100:	4618      	mov	r0, r3
 8007102:	3714      	adds	r7, #20
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <XSPI_Transmit>:


HAL_StatusTypeDef XSPI_Transmit(SAL_XSPI_ObjectTypeDef *SalXspi, const uint8_t *Data)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b084      	sub	sp, #16
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
  if (SalXspi->hxspi->hdmatx == NULL)
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
  {
    /* transmit data */
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2264      	movs	r2, #100	@ 0x64
 800711c:	6839      	ldr	r1, [r7, #0]
 800711e:	4618      	mov	r0, r3
 8007120:	f7fe fa0a 	bl	8005538 <HAL_XSPI_Transmit>
 8007124:	4603      	mov	r3, r0
 8007126:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

  return retr;
 8007128:	7bfb      	ldrb	r3, [r7, #15]
}
 800712a:	4618      	mov	r0, r3
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}

08007132 <XSPI_Receive>:
  * @param hxpsi handle on the XSPI IP
  * @param Data data pointer
  * @return none
  */
HAL_StatusTypeDef XSPI_Receive(SAL_XSPI_ObjectTypeDef *SalXspi,  uint8_t *Data)
{
 8007132:	b580      	push	{r7, lr}
 8007134:	b084      	sub	sp, #16
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
 800713a:	6039      	str	r1, [r7, #0]
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
  if (SalXspi->hxspi->hdmarx == NULL)
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
  {
    /* Reception of the data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	2264      	movs	r2, #100	@ 0x64
 8007142:	6839      	ldr	r1, [r7, #0]
 8007144:	4618      	mov	r0, r3
 8007146:	f7fe fa6a 	bl	800561e <HAL_XSPI_Receive>
 800714a:	4603      	mov	r3, r0
 800714c:	73fb      	strb	r3, [r7, #15]
        retr = HAL_ERROR;
      }
    }
  }
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */
  return retr;
 800714e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007150:	4618      	mov	r0, r3
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <SFDP_ReadHeader>:
 * @param Object memory Object
 * @param sfdp_header data of the SFDP header
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef SFDP_ReadHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFPD_HeaderTypeDef *sfdp_header)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr;
  uint8_t retry_counter = 0;
 8007162:	2300      	movs	r3, #0
 8007164:	73bb      	strb	r3, [r7, #14]
  SFDP_DEBUG_STR(__func__);
  
  do {
    /* Reset the signature value */
    sfdp_header->Signature = 0;
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	2200      	movs	r2, #0
 800716a:	601a      	str	r2, [r3, #0]
    
    /* send the SFDP command to read the header */
    if(HAL_OK != SAL_XSPI_GetSFDP(&Object->sfpd_private.SALObject, 0, (uint8_t*)sfdp_header, SFDP_HEADER_SIZE))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f103 0008 	add.w	r0, r3, #8
 8007172:	2308      	movs	r3, #8
 8007174:	683a      	ldr	r2, [r7, #0]
 8007176:	2100      	movs	r1, #0
 8007178:	f7ff fc1e 	bl	80069b8 <SAL_XSPI_GetSFDP>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d002      	beq.n	8007188 <SFDP_ReadHeader+0x30>
    {
      retr = EXTMEM_SFDP_ERROR_SFPDREAD;
 8007182:	2303      	movs	r3, #3
 8007184:	73fb      	strb	r3, [r7, #15]
      goto error;
 8007186:	e01f      	b.n	80071c8 <SFDP_ReadHeader+0x70>
    }
    
    /* view the header signature value  */
    SFDP_DEBUG_INT("SFDP signature::", sfdp_header->Signature);
    
    switch(CheckSFDP_Signature(Object, sfdp_header->Signature))
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4619      	mov	r1, r3
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f001 fc06 	bl	80089a0 <CheckSFDP_Signature>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d002      	beq.n	80071a0 <SFDP_ReadHeader+0x48>
 800719a:	2b05      	cmp	r3, #5
 800719c:	d005      	beq.n	80071aa <SFDP_ReadHeader+0x52>
 800719e:	e00a      	b.n	80071b6 <SFDP_ReadHeader+0x5e>
    {
    case EXTMEM_SFDP_OK:
      SFDP_DEBUG_INT("param_number=", sfdp_header->param_number);
      SFDP_DEBUG_INT("AccessProtocol=", sfdp_header->AccessProtocol);
      retr = EXTMEM_SFDP_OK;
 80071a0:	2300      	movs	r3, #0
 80071a2:	73fb      	strb	r3, [r7, #15]
      retry_counter = 2u;
 80071a4:	2302      	movs	r3, #2
 80071a6:	73bb      	strb	r3, [r7, #14]
    break;
 80071a8:	e00a      	b.n	80071c0 <SFDP_ReadHeader+0x68>
    case EXTMEM_SFDP_ERROR_SIGNATUREMTYPE:
      retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 80071aa:	2304      	movs	r3, #4
 80071ac:	73fb      	strb	r3, [r7, #15]
      retry_counter++;
 80071ae:	7bbb      	ldrb	r3, [r7, #14]
 80071b0:	3301      	adds	r3, #1
 80071b2:	73bb      	strb	r3, [r7, #14]
      break;
 80071b4:	e004      	b.n	80071c0 <SFDP_ReadHeader+0x68>
    /* case EXTMEM_SFDP_ERROR_SIGNATURE :*/
    default :
      retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 80071b6:	2304      	movs	r3, #4
 80071b8:	73fb      	strb	r3, [r7, #15]
      retry_counter = 2u;
 80071ba:	2302      	movs	r3, #2
 80071bc:	73bb      	strb	r3, [r7, #14]
      break;
 80071be:	bf00      	nop
    }
  } while(retry_counter < 2u);
 80071c0:	7bbb      	ldrb	r3, [r7, #14]
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d9cf      	bls.n	8007166 <SFDP_ReadHeader+0xe>

error:
 80071c6:	bf00      	nop
  return retr;
 80071c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3710      	adds	r7, #16
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
	...

080071d4 <SFDP_GetHeader>:


SFDP_StatusTypeDef SFDP_GetHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFPD_HeaderTypeDef *sfdp_header)
{
 80071d4:	b590      	push	{r4, r7, lr}
 80071d6:	b089      	sub	sp, #36	@ 0x24
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 80071de:	2304      	movs	r3, #4
 80071e0:	77fb      	strb	r3, [r7, #31]
  SFDP_DEBUG_STR(__func__);
  const TableConfig_Typedef table_config[] =
 80071e2:	4b2a      	ldr	r3, [pc, #168]	@ (800728c <SFDP_GetHeader+0xb8>)
 80071e4:	f107 040c 	add.w	r4, r7, #12
 80071e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80071ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    {PHY_LINK_8D8D8D, 10u},
    {PHY_LINK_8D8D8D, 16u}
  };
  
  /* loop to find the link configuration of the memory */
  for (uint8_t index = 0u;
 80071ee:	2300      	movs	r3, #0
 80071f0:	77bb      	strb	r3, [r7, #30]
 80071f2:	e040      	b.n	8007276 <SFDP_GetHeader+0xa2>
  {
    /* Set the command mode */
    SFDP_DEBUG_STR("try a command configuration");
    
    /* Configure the link */
    Object->sfpd_private.DriverInfo.SpiPhyLink  = table_config[index].PhyLink;
 80071f4:	7fbb      	ldrb	r3, [r7, #30]
 80071f6:	005b      	lsls	r3, r3, #1
 80071f8:	3320      	adds	r3, #32
 80071fa:	443b      	add	r3, r7
 80071fc:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    (void)SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_PHY_LINK, &Object->sfpd_private.DriverInfo.SpiPhyLink);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f103 0008 	add.w	r0, r3, #8
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	3364      	adds	r3, #100	@ 0x64
 8007210:	461a      	mov	r2, r3
 8007212:	2100      	movs	r1, #0
 8007214:	f7ff fa7e 	bl	8006714 <SAL_XSPI_MemoryConfig>
    SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfpd_private.SALObject, table_config[index].DummyCycle);
 8007218:	7fbb      	ldrb	r3, [r7, #30]
 800721a:	005b      	lsls	r3, r3, #1
 800721c:	3320      	adds	r3, #32
 800721e:	443b      	add	r3, r7
 8007220:	f813 2c13 	ldrb.w	r2, [r3, #-19]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

    /* Loop on the instruction extension */    
    for (uint8_t IExt = 0u;
 800722a:	2300      	movs	r3, #0
 800722c:	777b      	strb	r3, [r7, #29]
 800722e:	e017      	b.n	8007260 <SFDP_GetHeader+0x8c>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
    {
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfpd_private.SALObject, IExt);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	7f7a      	ldrb	r2, [r7, #29]
 8007234:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Read the sfdp header */
      if (EXTMEM_SFDP_OK == SFDP_ReadHeader(Object, sfdp_header))
 8007238:	6839      	ldr	r1, [r7, #0]
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f7ff ff8c 	bl	8007158 <SFDP_ReadHeader>
 8007240:	4603      	mov	r3, r0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d101      	bne.n	800724a <SFDP_GetHeader+0x76>
      {
        retr = EXTMEM_SFDP_OK;
 8007246:	2300      	movs	r3, #0
 8007248:	77fb      	strb	r3, [r7, #31]
      }

      if (table_config[index].PhyLink < PHY_LINK_4S4S4S)
 800724a:	7fbb      	ldrb	r3, [r7, #30]
 800724c:	005b      	lsls	r3, r3, #1
 800724e:	3320      	adds	r3, #32
 8007250:	443b      	add	r3, r7
 8007252:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8007256:	2b03      	cmp	r3, #3
 8007258:	d909      	bls.n	800726e <SFDP_GetHeader+0x9a>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
 800725a:	7f7b      	ldrb	r3, [r7, #29]
 800725c:	3301      	adds	r3, #1
 800725e:	777b      	strb	r3, [r7, #29]
 8007260:	7f7b      	ldrb	r3, [r7, #29]
 8007262:	2b01      	cmp	r3, #1
 8007264:	d804      	bhi.n	8007270 <SFDP_GetHeader+0x9c>
 8007266:	7ffb      	ldrb	r3, [r7, #31]
 8007268:	2b04      	cmp	r3, #4
 800726a:	d0e1      	beq.n	8007230 <SFDP_GetHeader+0x5c>
 800726c:	e000      	b.n	8007270 <SFDP_GetHeader+0x9c>
      {
        /* Config 1 is invalid so exit the loop */
        break;
 800726e:	bf00      	nop
           ; index++) 
 8007270:	7fbb      	ldrb	r3, [r7, #30]
 8007272:	3301      	adds	r3, #1
 8007274:	77bb      	strb	r3, [r7, #30]
       (index < (sizeof(table_config)/sizeof(TableConfig_Typedef))) &&
 8007276:	7fbb      	ldrb	r3, [r7, #30]
 8007278:	2b07      	cmp	r3, #7
 800727a:	d802      	bhi.n	8007282 <SFDP_GetHeader+0xae>
 800727c:	7ffb      	ldrb	r3, [r7, #31]
 800727e:	2b04      	cmp	r3, #4
 8007280:	d0b8      	beq.n	80071f4 <SFDP_GetHeader+0x20>
      }
    }
  }
  return retr;
 8007282:	7ffb      	ldrb	r3, [r7, #31]
}
 8007284:	4618      	mov	r0, r3
 8007286:	3724      	adds	r7, #36	@ 0x24
 8007288:	46bd      	mov	sp, r7
 800728a:	bd90      	pop	{r4, r7, pc}
 800728c:	08008c88 	.word	0x08008c88

08007290 <SFDP_CollectData>:

SFDP_StatusTypeDef SFDP_CollectData(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b088      	sub	sp, #32
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 8007298:	2300      	movs	r3, #0
 800729a:	77fb      	strb	r3, [r7, #31]
  uint32_t sfdp_adress = SFDP_HEADER_SIZE;
 800729c:	2308      	movs	r3, #8
 800729e:	61bb      	str	r3, [r7, #24]
  SFDP_DEBUG_STR(__func__);

  /* reset the table mask */
  Object->sfpd_private.Sfdp_table_mask = 0;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* reset the param info */
  (void)memset(sfdp_param_info, 0x0, sizeof(sfdp_param_info));
 80072a8:	2278      	movs	r2, #120	@ 0x78
 80072aa:	2100      	movs	r1, #0
 80072ac:	485f      	ldr	r0, [pc, #380]	@ (800742c <SFDP_CollectData+0x19c>)
 80072ae:	f001 fca1 	bl	8008bf4 <memset>

  /* get the table param info */
  for(uint8_t index = 0u; index <  (Object->sfpd_private.Sfdp_param_number + 1u); index++)
 80072b2:	2300      	movs	r3, #0
 80072b4:	75fb      	strb	r3, [r7, #23]
 80072b6:	e027      	b.n	8007308 <SFDP_CollectData+0x78>
  {
    CHECK_FUNCTION_CALL(sfdp_get_paraminfo(Object, sfdp_adress, &sfdp_param_info[index]))
 80072b8:	7dfa      	ldrb	r2, [r7, #23]
 80072ba:	4613      	mov	r3, r2
 80072bc:	005b      	lsls	r3, r3, #1
 80072be:	4413      	add	r3, r2
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	4a5a      	ldr	r2, [pc, #360]	@ (800742c <SFDP_CollectData+0x19c>)
 80072c4:	4413      	add	r3, r2
 80072c6:	461a      	mov	r2, r3
 80072c8:	69b9      	ldr	r1, [r7, #24]
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 ffae 	bl	800822c <sfdp_get_paraminfo>
 80072d0:	4603      	mov	r3, r0
 80072d2:	77fb      	strb	r3, [r7, #31]
 80072d4:	7ffb      	ldrb	r3, [r7, #31]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	f040 80a2 	bne.w	8007420 <SFDP_CollectData+0x190>
    Object->sfpd_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80072e2:	7dfa      	ldrb	r2, [r7, #23]
 80072e4:	4851      	ldr	r0, [pc, #324]	@ (800742c <SFDP_CollectData+0x19c>)
 80072e6:	4613      	mov	r3, r2
 80072e8:	005b      	lsls	r3, r3, #1
 80072ea:	4413      	add	r3, r2
 80072ec:	009b      	lsls	r3, r3, #2
 80072ee:	4403      	add	r3, r0
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	ea41 0203 	orr.w	r2, r1, r3
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    sfdp_adress+= SFDP_PARAM_HEADER_SIZE;
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	3308      	adds	r3, #8
 8007300:	61bb      	str	r3, [r7, #24]
  for(uint8_t index = 0u; index <  (Object->sfpd_private.Sfdp_param_number + 1u); index++)
 8007302:	7dfb      	ldrb	r3, [r7, #23]
 8007304:	3301      	adds	r3, #1
 8007306:	75fb      	strb	r3, [r7, #23]
 8007308:	7dfa      	ldrb	r2, [r7, #23]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8007310:	3301      	adds	r3, #1
 8007312:	429a      	cmp	r2, r3
 8007314:	d3d0      	bcc.n	80072b8 <SFDP_CollectData+0x28>
  }

  /* Read each table param to extract the information to build the driver */
  for (uint8_t index = 0u;  sfdp_param_info[index].type != SFPD_PARAMID_UNKNOWN; index++)
 8007316:	2300      	movs	r3, #0
 8007318:	75bb      	strb	r3, [r7, #22]
 800731a:	e075      	b.n	8007408 <SFDP_CollectData+0x178>
  {
    uint8_t *ptr = NULL;
 800731c:	2300      	movs	r3, #0
 800731e:	613b      	str	r3, [r7, #16]
    uint32_t size = sfdp_param_info[index].size;
 8007320:	7dba      	ldrb	r2, [r7, #22]
 8007322:	4942      	ldr	r1, [pc, #264]	@ (800742c <SFDP_CollectData+0x19c>)
 8007324:	4613      	mov	r3, r2
 8007326:	005b      	lsls	r3, r3, #1
 8007328:	4413      	add	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	440b      	add	r3, r1
 800732e:	3308      	adds	r3, #8
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	60fb      	str	r3, [r7, #12]
    switch(sfdp_param_info[index].type)
 8007334:	7dba      	ldrb	r2, [r7, #22]
 8007336:	493d      	ldr	r1, [pc, #244]	@ (800742c <SFDP_CollectData+0x19c>)
 8007338:	4613      	mov	r3, r2
 800733a:	005b      	lsls	r3, r3, #1
 800733c:	4413      	add	r3, r2
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	440b      	add	r3, r1
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007348:	d029      	beq.n	800739e <SFDP_CollectData+0x10e>
 800734a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800734e:	d829      	bhi.n	80073a4 <SFDP_CollectData+0x114>
 8007350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007354:	d01d      	beq.n	8007392 <SFDP_CollectData+0x102>
 8007356:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800735a:	d823      	bhi.n	80073a4 <SFDP_CollectData+0x114>
 800735c:	2b80      	cmp	r3, #128	@ 0x80
 800735e:	d01b      	beq.n	8007398 <SFDP_CollectData+0x108>
 8007360:	2b80      	cmp	r3, #128	@ 0x80
 8007362:	d81f      	bhi.n	80073a4 <SFDP_CollectData+0x114>
 8007364:	2b08      	cmp	r3, #8
 8007366:	d002      	beq.n	800736e <SFDP_CollectData+0xde>
 8007368:	2b40      	cmp	r3, #64	@ 0x40
 800736a:	d00f      	beq.n	800738c <SFDP_CollectData+0xfc>
    case SFPD_PARAMID_OCTAL_DDR:
      ptr = JEDEC_OctalDdr.data_BYTE;
      break;
    default :
      SFDP_DEBUG_STR("the table is not yet handled by the SW");
      break;
 800736c:	e01a      	b.n	80073a4 <SFDP_CollectData+0x114>
      JEDEC_Basic.size = sfdp_param_info[index].size;
 800736e:	7dba      	ldrb	r2, [r7, #22]
 8007370:	492e      	ldr	r1, [pc, #184]	@ (800742c <SFDP_CollectData+0x19c>)
 8007372:	4613      	mov	r3, r2
 8007374:	005b      	lsls	r3, r3, #1
 8007376:	4413      	add	r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	440b      	add	r3, r1
 800737c:	3308      	adds	r3, #8
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	461a      	mov	r2, r3
 8007382:	4b2b      	ldr	r3, [pc, #172]	@ (8007430 <SFDP_CollectData+0x1a0>)
 8007384:	601a      	str	r2, [r3, #0]
      ptr = JEDEC_Basic.Params.data_BYTE;
 8007386:	4b2b      	ldr	r3, [pc, #172]	@ (8007434 <SFDP_CollectData+0x1a4>)
 8007388:	613b      	str	r3, [r7, #16]
      break;
 800738a:	e00c      	b.n	80073a6 <SFDP_CollectData+0x116>
      ptr = JEDEC_Address4Bit.data_BYTE;
 800738c:	4b2a      	ldr	r3, [pc, #168]	@ (8007438 <SFDP_CollectData+0x1a8>)
 800738e:	613b      	str	r3, [r7, #16]
      break;
 8007390:	e009      	b.n	80073a6 <SFDP_CollectData+0x116>
      ptr = JEDEC_SCCR_Map.data_b;
 8007392:	4b2a      	ldr	r3, [pc, #168]	@ (800743c <SFDP_CollectData+0x1ac>)
 8007394:	613b      	str	r3, [r7, #16]
      break;
 8007396:	e006      	b.n	80073a6 <SFDP_CollectData+0x116>
      ptr = JEDEC_XSPI10.data_BYTE;
 8007398:	4b29      	ldr	r3, [pc, #164]	@ (8007440 <SFDP_CollectData+0x1b0>)
 800739a:	613b      	str	r3, [r7, #16]
      break;
 800739c:	e003      	b.n	80073a6 <SFDP_CollectData+0x116>
      ptr = JEDEC_OctalDdr.data_BYTE;
 800739e:	4b29      	ldr	r3, [pc, #164]	@ (8007444 <SFDP_CollectData+0x1b4>)
 80073a0:	613b      	str	r3, [r7, #16]
      break;
 80073a2:	e000      	b.n	80073a6 <SFDP_CollectData+0x116>
      break;
 80073a4:	bf00      	nop
    }
    if (ptr != NULL)
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d016      	beq.n	80073da <SFDP_CollectData+0x14a>
    {
      if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfpd_private.SALObject, 
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f103 0008 	add.w	r0, r3, #8
 80073b2:	7dba      	ldrb	r2, [r7, #22]
 80073b4:	491d      	ldr	r1, [pc, #116]	@ (800742c <SFDP_CollectData+0x19c>)
 80073b6:	4613      	mov	r3, r2
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	4413      	add	r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	440b      	add	r3, r1
 80073c0:	3304      	adds	r3, #4
 80073c2:	6819      	ldr	r1, [r3, #0]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	009b      	lsls	r3, r3, #2
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	f7ff faf5 	bl	80069b8 <SAL_XSPI_GetSFDP>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d002      	beq.n	80073da <SFDP_CollectData+0x14a>
                                     sfdp_param_info[index].address, 
                                     ptr, size * 4u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 80073d4:	230c      	movs	r3, #12
 80073d6:	77fb      	strb	r3, [r7, #31]
        goto error;
 80073d8:	e022      	b.n	8007420 <SFDP_CollectData+0x190>
      }
    }

    if (SFPD_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[index].type)
 80073da:	7dba      	ldrb	r2, [r7, #22]
 80073dc:	4913      	ldr	r1, [pc, #76]	@ (800742c <SFDP_CollectData+0x19c>)
 80073de:	4613      	mov	r3, r2
 80073e0:	005b      	lsls	r3, r3, #1
 80073e2:	4413      	add	r3, r2
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	440b      	add	r3, r1
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2b08      	cmp	r3, #8
 80073ec:	d109      	bne.n	8007402 <SFDP_CollectData+0x172>
    {
      /* save data about the reset procedure */
      Object->sfpd_private.Reset_info = JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support;
 80073ee:	4b10      	ldr	r3, [pc, #64]	@ (8007430 <SFDP_CollectData+0x1a0>)
 80073f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073f4:	f3c3 0305 	ubfx	r3, r3, #0, #6
 80073f8:	b2db      	uxtb	r3, r3
 80073fa:	461a      	mov	r2, r3
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  for (uint8_t index = 0u;  sfdp_param_info[index].type != SFPD_PARAMID_UNKNOWN; index++)
 8007402:	7dbb      	ldrb	r3, [r7, #22]
 8007404:	3301      	adds	r3, #1
 8007406:	75bb      	strb	r3, [r7, #22]
 8007408:	7dba      	ldrb	r2, [r7, #22]
 800740a:	4908      	ldr	r1, [pc, #32]	@ (800742c <SFDP_CollectData+0x19c>)
 800740c:	4613      	mov	r3, r2
 800740e:	005b      	lsls	r3, r3, #1
 8007410:	4413      	add	r3, r2
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	440b      	add	r3, r1
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2b00      	cmp	r3, #0
 800741a:	f47f af7f 	bne.w	800731c <SFDP_CollectData+0x8c>
    }
  }

error:
 800741e:	bf00      	nop
  return retr;
 8007420:	7ffb      	ldrb	r3, [r7, #31]
}
 8007422:	4618      	mov	r0, r3
 8007424:	3720      	adds	r7, #32
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
 800742a:	bf00      	nop
 800742c:	24000174 	.word	0x24000174
 8007430:	240001ec 	.word	0x240001ec
 8007434:	240001f0 	.word	0x240001f0
 8007438:	2400024c 	.word	0x2400024c
 800743c:	2400026c 	.word	0x2400026c
 8007440:	24000254 	.word	0x24000254
 8007444:	240002dc 	.word	0x240002dc

08007448 <SFDP_MemoryReset>:

SFDP_StatusTypeDef SFDP_MemoryReset(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  RESET_METHOD reset_methode;
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
 8007450:	2307      	movs	r3, #7
 8007452:	75bb      	strb	r3, [r7, #22]
  uint32_t sfdp_adress = SFDP_HEADER_SIZE;
 8007454:	2308      	movs	r3, #8
 8007456:	613b      	str	r3, [r7, #16]
  uint8_t find = 0u;
 8007458:	2300      	movs	r3, #0
 800745a:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR(__func__);

  /* get the table param info */
  for(uint8_t index = 0u; index <  (Object->sfpd_private.Sfdp_param_number + 1u); index++)
 800745c:	2300      	movs	r3, #0
 800745e:	73bb      	strb	r3, [r7, #14]
 8007460:	e02e      	b.n	80074c0 <SFDP_MemoryReset+0x78>
  {
    retr = sfdp_get_paraminfo(Object, sfdp_adress, &sfdp_param_info[0]);
 8007462:	4a64      	ldr	r2, [pc, #400]	@ (80075f4 <SFDP_MemoryReset+0x1ac>)
 8007464:	6939      	ldr	r1, [r7, #16]
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 fee0 	bl	800822c <sfdp_get_paraminfo>
 800746c:	4603      	mov	r3, r0
 800746e:	75bb      	strb	r3, [r7, #22]
    if (EXTMEM_SFDP_OK == retr)
 8007470:	7dbb      	ldrb	r3, [r7, #22]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d118      	bne.n	80074a8 <SFDP_MemoryReset+0x60>
    {
      /* check if the table is basic table */        
      if (SFPD_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[0].type)
 8007476:	4b5f      	ldr	r3, [pc, #380]	@ (80075f4 <SFDP_MemoryReset+0x1ac>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2b08      	cmp	r3, #8
 800747c:	d114      	bne.n	80074a8 <SFDP_MemoryReset+0x60>
      {
        /* read the JEDEC basic param */
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfpd_private.SALObject, 
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f103 0008 	add.w	r0, r3, #8
 8007484:	4b5b      	ldr	r3, [pc, #364]	@ (80075f4 <SFDP_MemoryReset+0x1ac>)
 8007486:	6859      	ldr	r1, [r3, #4]
                                       sfdp_param_info[0].address, 
                                       JEDEC_Basic.Params.data_BYTE, 
                                       ((uint32_t)sfdp_param_info[0].size) * 4u))
 8007488:	4b5a      	ldr	r3, [pc, #360]	@ (80075f4 <SFDP_MemoryReset+0x1ac>)
 800748a:	7a1b      	ldrb	r3, [r3, #8]
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfpd_private.SALObject, 
 800748c:	009b      	lsls	r3, r3, #2
 800748e:	4a5a      	ldr	r2, [pc, #360]	@ (80075f8 <SFDP_MemoryReset+0x1b0>)
 8007490:	f7ff fa92 	bl	80069b8 <SAL_XSPI_GetSFDP>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d002      	beq.n	80074a0 <SFDP_MemoryReset+0x58>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 800749a:	230c      	movs	r3, #12
 800749c:	75bb      	strb	r3, [r7, #22]
 800749e:	e003      	b.n	80074a8 <SFDP_MemoryReset+0x60>
        }
        else
        {
          retr = EXTMEM_SFDP_OK;
 80074a0:	2300      	movs	r3, #0
 80074a2:	75bb      	strb	r3, [r7, #22]
          find = 1u;
 80074a4:	2301      	movs	r3, #1
 80074a6:	73fb      	strb	r3, [r7, #15]
        }
      }
    }

    if ((EXTMEM_SFDP_OK != retr) || (1u == find))
 80074a8:	7dbb      	ldrb	r3, [r7, #22]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d10f      	bne.n	80074ce <SFDP_MemoryReset+0x86>
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d00c      	beq.n	80074ce <SFDP_MemoryReset+0x86>
    {
        /* stop the read, if there is an error or if the table has been found */
        break;
    }
    /* look for the next table */        
    sfdp_adress+= SFDP_PARAM_HEADER_SIZE;
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	3308      	adds	r3, #8
 80074b8:	613b      	str	r3, [r7, #16]
  for(uint8_t index = 0u; index <  (Object->sfpd_private.Sfdp_param_number + 1u); index++)
 80074ba:	7bbb      	ldrb	r3, [r7, #14]
 80074bc:	3301      	adds	r3, #1
 80074be:	73bb      	strb	r3, [r7, #14]
 80074c0:	7bba      	ldrb	r2, [r7, #14]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80074c8:	3301      	adds	r3, #1
 80074ca:	429a      	cmp	r2, r3
 80074cc:	d3c9      	bcc.n	8007462 <SFDP_MemoryReset+0x1a>
  }
  
  /* if an error has been returned or if the table has not been found */
  if ((EXTMEM_SFDP_OK != retr) || (0u == find))
 80074ce:	7dbb      	ldrb	r3, [r7, #22]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d102      	bne.n	80074da <SFDP_MemoryReset+0x92>
 80074d4:	7bfb      	ldrb	r3, [r7, #15]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d102      	bne.n	80074e0 <SFDP_MemoryReset+0x98>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 80074da:	230c      	movs	r3, #12
 80074dc:	75bb      	strb	r3, [r7, #22]
    goto error;
 80074de:	e083      	b.n	80075e8 <SFDP_MemoryReset+0x1a0>
  }

  /* determine how to proced memory reset */
  if( 0x0u == JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support)
 80074e0:	4b46      	ldr	r3, [pc, #280]	@ (80075fc <SFDP_MemoryReset+0x1b4>)
 80074e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d102      	bne.n	80074f6 <SFDP_MemoryReset+0xae>
  {
    /* 00_0000b: no software reset instruction is supported */
    reset_methode = RESET_NONE;
 80074f0:	2300      	movs	r3, #0
 80074f2:	75fb      	strb	r3, [r7, #23]
 80074f4:	e053      	b.n	800759e <SFDP_MemoryReset+0x156>
  }
  else if (0x1u == (0x1u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 80074f6:	4b41      	ldr	r3, [pc, #260]	@ (80075fc <SFDP_MemoryReset+0x1b4>)
 80074f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074fc:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8007500:	b2db      	uxtb	r3, r3
 8007502:	f003 0301 	and.w	r3, r3, #1
 8007506:	b2db      	uxtb	r3, r3
 8007508:	2b00      	cmp	r3, #0
 800750a:	d002      	beq.n	8007512 <SFDP_MemoryReset+0xca>
  {
    /* xx_xxx1b: drive Fh on all 4 data wires for 8 clocks */
    reset_methode = RESET_Fh_4DATA_8CLOCK;
 800750c:	2301      	movs	r3, #1
 800750e:	75fb      	strb	r3, [r7, #23]
 8007510:	e045      	b.n	800759e <SFDP_MemoryReset+0x156>
  }
  else if (0x2u == (0x2u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 8007512:	4b3a      	ldr	r3, [pc, #232]	@ (80075fc <SFDP_MemoryReset+0x1b4>)
 8007514:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007518:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800751c:	b2db      	uxtb	r3, r3
 800751e:	f003 0302 	and.w	r3, r3, #2
 8007522:	b2db      	uxtb	r3, r3
 8007524:	2b00      	cmp	r3, #0
 8007526:	d002      	beq.n	800752e <SFDP_MemoryReset+0xe6>
  {
    /* xx_xx1xb: drive Fh on all 4 data wires for 10 clocks if device is operating in 4-byte address mode */
    reset_methode = RESET_Fh_4DATA_10CLOCK;
 8007528:	2302      	movs	r3, #2
 800752a:	75fb      	strb	r3, [r7, #23]
 800752c:	e037      	b.n	800759e <SFDP_MemoryReset+0x156>
  }
  else if (0x4u == (0x4u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 800752e:	4b33      	ldr	r3, [pc, #204]	@ (80075fc <SFDP_MemoryReset+0x1b4>)
 8007530:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007534:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8007538:	b2db      	uxtb	r3, r3
 800753a:	f003 0304 	and.w	r3, r3, #4
 800753e:	b2db      	uxtb	r3, r3
 8007540:	2b00      	cmp	r3, #0
 8007542:	d002      	beq.n	800754a <SFDP_MemoryReset+0x102>
  {
    /* xx_x1xxb: drive Fh on all 4 data wires for 16 clocks */
    reset_methode = RESET_Fh_4DATA_16CLOCK;
 8007544:	2303      	movs	r3, #3
 8007546:	75fb      	strb	r3, [r7, #23]
 8007548:	e029      	b.n	800759e <SFDP_MemoryReset+0x156>
  }
  else if (0x8u == (0x8u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 800754a:	4b2c      	ldr	r3, [pc, #176]	@ (80075fc <SFDP_MemoryReset+0x1b4>)
 800754c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007550:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8007554:	b2db      	uxtb	r3, r3
 8007556:	f003 0308 	and.w	r3, r3, #8
 800755a:	b2db      	uxtb	r3, r3
 800755c:	2b00      	cmp	r3, #0
 800755e:	d002      	beq.n	8007566 <SFDP_MemoryReset+0x11e>
  {
    /* xx_1xxxb: issue instruction F0h */
    reset_methode = RESET_INSTRUCTION_F0;
 8007560:	2304      	movs	r3, #4
 8007562:	75fb      	strb	r3, [r7, #23]
 8007564:	e01b      	b.n	800759e <SFDP_MemoryReset+0x156>
  }
  else if (0x10u == (0x10u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 8007566:	4b25      	ldr	r3, [pc, #148]	@ (80075fc <SFDP_MemoryReset+0x1b4>)
 8007568:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800756c:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8007570:	b2db      	uxtb	r3, r3
 8007572:	f003 0310 	and.w	r3, r3, #16
 8007576:	b2db      	uxtb	r3, r3
 8007578:	2b00      	cmp	r3, #0
 800757a:	d002      	beq.n	8007582 <SFDP_MemoryReset+0x13a>
  {
    /* x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. The reset enable,
    reset sequence may be issued on 1, 2, or 4 wires depending on the device operating mode.
    */
    reset_methode = RESET_INSTRUCTION_66_99;
 800757c:	2305      	movs	r3, #5
 800757e:	75fb      	strb	r3, [r7, #23]
 8007580:	e00d      	b.n	800759e <SFDP_MemoryReset+0x156>
  }
  else if (0x20u == (0x20u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 8007582:	4b1e      	ldr	r3, [pc, #120]	@ (80075fc <SFDP_MemoryReset+0x1b4>)
 8007584:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007588:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800758c:	b2db      	uxtb	r3, r3
 800758e:	2b1f      	cmp	r3, #31
 8007590:	d902      	bls.n	8007598 <SFDP_MemoryReset+0x150>
    xx_xx1x_xxxxb: Hardware reset
    xx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD)
    xx_1xxx_xxxxb: Power cycle
    x1_xxxx_xxxxb: Reserved
    */
    retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 8007592:	230f      	movs	r3, #15
 8007594:	75bb      	strb	r3, [r7, #22]
    goto error;
 8007596:	e027      	b.n	80075e8 <SFDP_MemoryReset+0x1a0>
  }
  else
  {
    /* no coherence, should be managed as error */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007598:	230c      	movs	r3, #12
 800759a:	75bb      	strb	r3, [r7, #22]
    goto error;
 800759c:	e024      	b.n	80075e8 <SFDP_MemoryReset+0x1a0>
  }
  
  switch(reset_methode)
 800759e:	7dfb      	ldrb	r3, [r7, #23]
 80075a0:	2b05      	cmp	r3, #5
 80075a2:	d009      	beq.n	80075b8 <SFDP_MemoryReset+0x170>
 80075a4:	2b05      	cmp	r3, #5
 80075a6:	dc1b      	bgt.n	80075e0 <SFDP_MemoryReset+0x198>
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d01c      	beq.n	80075e6 <SFDP_MemoryReset+0x19e>
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	db17      	blt.n	80075e0 <SFDP_MemoryReset+0x198>
 80075b0:	3b01      	subs	r3, #1
 80075b2:	2b03      	cmp	r3, #3
 80075b4:	d814      	bhi.n	80075e0 <SFDP_MemoryReset+0x198>
 80075b6:	e010      	b.n	80075da <SFDP_MemoryReset+0x192>
  case RESET_NONE:
    break;
  case RESET_INSTRUCTION_66_99:
    /* perform the reset in 1, 2 and 4 lines */
    SFDP_DEBUG_STR("::reset 0x66 0x99");
    (void)SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, 0x66, NULL, 0);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f103 0008 	add.w	r0, r3, #8
 80075be:	2300      	movs	r3, #0
 80075c0:	2200      	movs	r2, #0
 80075c2:	2166      	movs	r1, #102	@ 0x66
 80075c4:	f7ff fb58 	bl	8006c78 <SAL_XSPI_CommandSendData>
    (void)SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, 0x99, NULL, 0);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	f103 0008 	add.w	r0, r3, #8
 80075ce:	2300      	movs	r3, #0
 80075d0:	2200      	movs	r2, #0
 80075d2:	2199      	movs	r1, #153	@ 0x99
 80075d4:	f7ff fb50 	bl	8006c78 <SAL_XSPI_CommandSendData>
    break;
 80075d8:	e006      	b.n	80075e8 <SFDP_MemoryReset+0x1a0>
  case RESET_INSTRUCTION_F0:
  case RESET_Fh_4DATA_8CLOCK:
  case RESET_Fh_4DATA_10CLOCK:
  case RESET_Fh_4DATA_16CLOCK:
    retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 80075da:	230f      	movs	r3, #15
 80075dc:	75bb      	strb	r3, [r7, #22]
    break;
 80075de:	e003      	b.n	80075e8 <SFDP_MemoryReset+0x1a0>
  /* case RESET_ERROR:*/
  default :
    retr = EXTMEM_SFDP_ERROR_PARAM;
 80075e0:	2301      	movs	r3, #1
 80075e2:	75bb      	strb	r3, [r7, #22]
    break;
 80075e4:	e000      	b.n	80075e8 <SFDP_MemoryReset+0x1a0>
    break;
 80075e6:	bf00      	nop
  }
error :
  return retr;
 80075e8:	7dbb      	ldrb	r3, [r7, #22]
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3718      	adds	r7, #24
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
 80075f2:	bf00      	nop
 80075f4:	24000174 	.word	0x24000174
 80075f8:	240001f0 	.word	0x240001f0
 80075fc:	240001ec 	.word	0x240001ec

08007600 <SFDP_BuildGenericDriver>:

SFDP_StatusTypeDef SFDP_BuildGenericDriver(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint8_t *FreqUpdated)
{
 8007600:	b5b0      	push	{r4, r5, r7, lr}
 8007602:	b08c      	sub	sp, #48	@ 0x30
 8007604:	af02      	add	r7, sp, #8
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 800760a:	2300      	movs	r3, #0
 800760c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  static const uint16_t block_erase_unit[] = { 16u, 256u, 4000u, 64000u};
  static const uint32_t chip_erase_unit[]  = { 16u, 256u, 4000u, 64000u};
  SFDP_DEBUG_STR(__func__);
  uint8_t flag4bitAddress = 0u;
 8007610:	2300      	movs	r3, #0
 8007612:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint32_t dummyCycles, dummyCyclesValue;
  uint8_t FlashSize;
  
  if ((Object->sfpd_private.Sfdp_table_mask & (uint32_t)SFPD_PARAMID_BASIC_SPIPROTOCOL) != (uint32_t)SFPD_PARAMID_BASIC_SPIPROTOCOL)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800761c:	f003 0308 	and.w	r3, r3, #8
 8007620:	2b00      	cmp	r3, #0
 8007622:	d104      	bne.n	800762e <SFDP_BuildGenericDriver+0x2e>
  {
    /* This table is mandatory to build the driver data */
    retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
 8007624:	2307      	movs	r3, #7
 8007626:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 800762a:	f000 bd93 	b.w	8008154 <SFDP_BuildGenericDriver+0xb54>
  /* ---------------------------------------------------
   *  Flash sizing
   * ---------------------------------------------------
   */
  /* Calculation of the flash density in puissance of 2 */
  if ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x80000000u) == 0x0u)
 800762e:	4bba      	ldr	r3, [pc, #744]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	db13      	blt.n	800765e <SFDP_BuildGenericDriver+0x5e>
  {
#if( __CORTEX_M == 0)
#error "the assembly instruction is not available"
#else
    Object->sfpd_private.FlashSize = 31u - (uint8_t)__CLZ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize + 1u));
 8007636:	4bb8      	ldr	r3, [pc, #736]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	3301      	adds	r3, #1
 800763c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d101      	bne.n	8007648 <SFDP_BuildGenericDriver+0x48>
    return 32U;
 8007644:	2320      	movs	r3, #32
 8007646:	e003      	b.n	8007650 <SFDP_BuildGenericDriver+0x50>
  return __builtin_clz(value);
 8007648:	69bb      	ldr	r3, [r7, #24]
 800764a:	fab3 f383 	clz	r3, r3
 800764e:	b2db      	uxtb	r3, r3
 8007650:	f1c3 031f 	rsb	r3, r3, #31
 8007654:	b2da      	uxtb	r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
 800765c:	e005      	b.n	800766a <SFDP_BuildGenericDriver+0x6a>
#endif /* __CORTEX_M */
  }
  else
  {
    Object->sfpd_private.FlashSize = (uint8_t)(JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x7FFFFFFFu);
 800765e:	4bae      	ldr	r3, [pc, #696]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	b2da      	uxtb	r2, r3
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
  }

  /* Conversion bit to byte */
  Object->sfpd_private.FlashSize = Object->sfpd_private.FlashSize - 3u; /* divide by eight the value */
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8007670:	3b03      	subs	r3, #3
 8007672:	b2da      	uxtb	r2, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e

  SFDP_DEBUG_INT("-> flash size: 2^", Object->sfpd_private.FlashSize);
  FlashSize = Object->sfpd_private.FlashSize - 1u;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 8007680:	3b01      	subs	r3, #1
 8007682:	b2db      	uxtb	r3, r3
 8007684:	74fb      	strb	r3, [r7, #19]
  (void) SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_FLASHSIZE, &FlashSize);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	3308      	adds	r3, #8
 800768a:	f107 0213 	add.w	r2, r7, #19
 800768e:	2104      	movs	r1, #4
 8007690:	4618      	mov	r0, r3
 8007692:	f7ff f83f 	bl	8006714 <SAL_XSPI_MemoryConfig>

  /* get the page size info */
  Object->sfpd_private.PageSize = ((uint32_t)1u <<  JEDEC_Basic.Params.Param_DWORD.D11.PageSize);
 8007696:	4ba0      	ldr	r3, [pc, #640]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007698:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800769c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	461a      	mov	r2, r3
 80076a4:	2301      	movs	r3, #1
 80076a6:	fa03 f202 	lsl.w	r2, r3, r2
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	661a      	str	r2, [r3, #96]	@ 0x60

  /* ---------------------------------------------------
   *  Set default command
   * ---------------------------------------------------
   */
  Object->sfpd_private.DriverInfo.PageProgramInstruction = 0x02;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2202      	movs	r2, #2
 80076b2:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
  /* ---------------------------------------------------
   *  Erase management
   * ---------------------------------------------------
   */
  /* Manage erase data */
  Object->sfpd_private.DriverInfo.EraseType1Size      = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Size;
 80076b6:	4b98      	ldr	r3, [pc, #608]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80076b8:	f893 2020 	ldrb.w	r2, [r3, #32]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
  Object->sfpd_private.DriverInfo.EraseType1Command   = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Instruction;
 80076c2:	4b95      	ldr	r3, [pc, #596]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80076c4:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
  Object->sfpd_private.DriverInfo.EraseType2Size      = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Size;
 80076ce:	4b92      	ldr	r3, [pc, #584]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80076d0:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
  Object->sfpd_private.DriverInfo.EraseType2Command   = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Instruction;
 80076da:	4b8f      	ldr	r3, [pc, #572]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80076dc:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
  Object->sfpd_private.DriverInfo.EraseType3Size      = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Size;
 80076e6:	4b8c      	ldr	r3, [pc, #560]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80076e8:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
  Object->sfpd_private.DriverInfo.EraseType3Command   = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Instruction;
 80076f2:	4b89      	ldr	r3, [pc, #548]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80076f4:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
  Object->sfpd_private.DriverInfo.EraseType4Size      = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Size;
 80076fe:	4b86      	ldr	r3, [pc, #536]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007700:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  Object->sfpd_private.DriverInfo.EraseType4Command   = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Instruction;
 800770a:	4b83      	ldr	r3, [pc, #524]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 800770c:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e

  if (Object->sfpd_private.DriverInfo.EraseType1Command != 0x0u)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 800771c:	2b00      	cmp	r3, #0
 800771e:	d01d      	beq.n	800775c <SFDP_BuildGenericDriver+0x15c>
  {
    Object->sfpd_private.DriverInfo.EraseType1Timing   = (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u)* block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_units];
 8007720:	4b7d      	ldr	r3, [pc, #500]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007722:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007726:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800772a:	b2db      	uxtb	r3, r3
 800772c:	461a      	mov	r2, r3
 800772e:	4b7a      	ldr	r3, [pc, #488]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007732:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8007736:	b2db      	uxtb	r3, r3
 8007738:	3301      	adds	r3, #1
 800773a:	fb02 f303 	mul.w	r3, r2, r3
 800773e:	4a76      	ldr	r2, [pc, #472]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007740:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 8007744:	f3c2 0241 	ubfx	r2, r2, #1, #2
 8007748:	b2d2      	uxtb	r2, r2
 800774a:	4611      	mov	r1, r2
 800774c:	4a73      	ldr	r2, [pc, #460]	@ (800791c <SFDP_BuildGenericDriver+0x31c>)
 800774e:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8007752:	fb03 f202 	mul.w	r2, r3, r2
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }

  if (Object->sfpd_private.DriverInfo.EraseType2Command != 0x0u)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8007762:	2b00      	cmp	r3, #0
 8007764:	d01e      	beq.n	80077a4 <SFDP_BuildGenericDriver+0x1a4>
  {
    Object->sfpd_private.DriverInfo.EraseType2Timing   = (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u)* block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_units];
 8007766:	4b6c      	ldr	r3, [pc, #432]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007768:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800776c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007770:	b2db      	uxtb	r3, r3
 8007772:	461a      	mov	r2, r3
 8007774:	4b68      	ldr	r3, [pc, #416]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007776:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800777a:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 800777e:	b2db      	uxtb	r3, r3
 8007780:	3301      	adds	r3, #1
 8007782:	fb02 f303 	mul.w	r3, r2, r3
 8007786:	4a64      	ldr	r2, [pc, #400]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007788:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
 800778c:	f3c2 0201 	ubfx	r2, r2, #0, #2
 8007790:	b2d2      	uxtb	r2, r2
 8007792:	4611      	mov	r1, r2
 8007794:	4a61      	ldr	r2, [pc, #388]	@ (800791c <SFDP_BuildGenericDriver+0x31c>)
 8007796:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800779a:	fb03 f202 	mul.w	r2, r3, r2
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  if (Object->sfpd_private.DriverInfo.EraseType3Command != 0x0u)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d01d      	beq.n	80077ea <SFDP_BuildGenericDriver+0x1ea>
  {
    Object->sfpd_private.DriverInfo.EraseType3Timing   = (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u)* block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_units];
 80077ae:	4b5a      	ldr	r3, [pc, #360]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80077b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077b4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	461a      	mov	r2, r3
 80077bc:	4b56      	ldr	r3, [pc, #344]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80077be:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80077c2:	f3c3 0384 	ubfx	r3, r3, #2, #5
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	3301      	adds	r3, #1
 80077ca:	fb02 f303 	mul.w	r3, r2, r3
 80077ce:	4a52      	ldr	r2, [pc, #328]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80077d0:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80077d2:	f3c2 12c1 	ubfx	r2, r2, #7, #2
 80077d6:	b2d2      	uxtb	r2, r2
 80077d8:	4611      	mov	r1, r2
 80077da:	4a50      	ldr	r2, [pc, #320]	@ (800791c <SFDP_BuildGenericDriver+0x31c>)
 80077dc:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80077e0:	fb03 f202 	mul.w	r2, r3, r2
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  if (Object->sfpd_private.DriverInfo.EraseType4Command != 0x0u)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d01e      	beq.n	8007832 <SFDP_BuildGenericDriver+0x232>
  {
    Object->sfpd_private.DriverInfo.EraseType4Timing   = (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u)* block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_units];
 80077f4:	4b48      	ldr	r3, [pc, #288]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80077f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077fa:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	461a      	mov	r2, r3
 8007802:	4b45      	ldr	r3, [pc, #276]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007804:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8007808:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800780c:	b2db      	uxtb	r3, r3
 800780e:	3301      	adds	r3, #1
 8007810:	fb02 f303 	mul.w	r3, r2, r3
 8007814:	4a40      	ldr	r2, [pc, #256]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007816:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 800781a:	f3c2 1281 	ubfx	r2, r2, #6, #2
 800781e:	b2d2      	uxtb	r2, r2
 8007820:	4611      	mov	r1, r2
 8007822:	4a3e      	ldr	r2, [pc, #248]	@ (800791c <SFDP_BuildGenericDriver+0x31c>)
 8007824:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8007828:	fb03 f202 	mul.w	r2, r3, r2
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  Object->sfpd_private.DriverInfo.EraseChipTiming   = JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime * (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u)* chip_erase_unit[JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_units];
 8007832:	4b39      	ldr	r3, [pc, #228]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007834:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007838:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800783c:	b2db      	uxtb	r3, r3
 800783e:	461a      	mov	r2, r3
 8007840:	4b35      	ldr	r3, [pc, #212]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007842:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007846:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800784a:	b2db      	uxtb	r3, r3
 800784c:	3301      	adds	r3, #1
 800784e:	fb02 f303 	mul.w	r3, r2, r3
 8007852:	4a31      	ldr	r2, [pc, #196]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007854:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
 8007858:	f3c2 1241 	ubfx	r2, r2, #5, #2
 800785c:	b2d2      	uxtb	r2, r2
 800785e:	4611      	mov	r1, r2
 8007860:	4a2f      	ldr	r2, [pc, #188]	@ (8007920 <SFDP_BuildGenericDriver+0x320>)
 8007862:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8007866:	fb03 f202 	mul.w	r2, r3, r2
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
   *   WIP/WEL : write in progress/ write enable management
   * ------------------------------------------------------
   */
  /* This bit definition is maintained for legacy compatibility only. New system implementations
  should refer to 6.4.19 for a full definition of volatile and non-volatile behavior. */
  Object->sfpd_private.DriverInfo.ReadWELCommand = 0x05;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2205      	movs	r2, #5
 8007874:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
  Object->sfpd_private.DriverInfo.ReadWIPCommand = 0x05;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2205      	movs	r2, #5
 800787c:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
  if (JEDEC_Basic.Params.Param_DWORD.D1.WriteEnableInstructionVolatileRegister == 0u)
 8007880:	4b25      	ldr	r3, [pc, #148]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 8007882:	791b      	ldrb	r3, [r3, #4]
 8007884:	f003 0310 	and.w	r3, r3, #16
 8007888:	b2db      	uxtb	r3, r3
 800788a:	2b00      	cmp	r3, #0
 800788c:	d104      	bne.n	8007898 <SFDP_BuildGenericDriver+0x298>
  {
    Object->sfpd_private.DriverInfo.WriteWELCommand = 0x50U;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2250      	movs	r2, #80	@ 0x50
 8007892:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8007896:	e003      	b.n	80078a0 <SFDP_BuildGenericDriver+0x2a0>
  }
  else
  {
    Object->sfpd_private.DriverInfo.WriteWELCommand = 0x06U;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2206      	movs	r2, #6
 800789c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
  /* Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1
  The instruction 01h is typically used to write status register 1 which contains Block Protection (BP) and other bits. Status register 1 is written by the first data byte following the instruction 01h. The protection bits must be written to zero to enable writes/erases to the device.
  This field describes how to modify the writable bits in status register 1 in either a volatile or non-volatile manner. Bits 1:0 in status register 1 are de-facto standard write enable and busy status and are excluded from the definitions below.
  */
  /* xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write */
  if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x1u) != 0u)
 80078a0:	4b1d      	ldr	r3, [pc, #116]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80078a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078a6:	f3c3 0306 	ubfx	r3, r3, #0, #7
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	f003 0301 	and.w	r3, r3, #1
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d004      	beq.n	80078be <SFDP_BuildGenericDriver+0x2be>
  {
    Object->sfpd_private.DriverInfo.WriteWELCommand = 0x06;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2206      	movs	r2, #6
 80078b8:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 80078bc:	e046      	b.n	800794c <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_xx1xb: Volatile Status Register 1, status register powers-up with bits set to "1"s, use instruction 06h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x02u) != 0u)
 80078be:	4b16      	ldr	r3, [pc, #88]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80078c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078c4:	f3c3 0306 	ubfx	r3, r3, #0, #7
 80078c8:	b2db      	uxtb	r3, r3
 80078ca:	f003 0302 	and.w	r3, r3, #2
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d004      	beq.n	80078dc <SFDP_BuildGenericDriver+0x2dc>
  {
    Object->sfpd_private.DriverInfo.WriteWELCommand = 0x06;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2206      	movs	r2, #6
 80078d6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 80078da:	e037      	b.n	800794c <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_x1xxb: Volatile Status Register 1, status register powers-up with bits set to "1"s, use instruction 50h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x04u) != 0u)
 80078dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80078de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078e2:	f3c3 0306 	ubfx	r3, r3, #0, #7
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	f003 0304 	and.w	r3, r3, #4
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d004      	beq.n	80078fa <SFDP_BuildGenericDriver+0x2fa>
  {
    Object->sfpd_private.DriverInfo.WriteWELCommand = 0x50;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2250      	movs	r2, #80	@ 0x50
 80078f4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 80078f8:	e028      	b.n	800794c <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_1xxxb: Non-Volatile/Volatile status register 1 powers-up to last written value in the non-volatile status register,
  use instruction 06h to enable write to non-volatile status register. Volatile status register may be activated after
  power-up to override the non-volatile status register, use instruction 50h to enable write and activate the volatile
  status register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x08u) != 0u)
 80078fa:	4b07      	ldr	r3, [pc, #28]	@ (8007918 <SFDP_BuildGenericDriver+0x318>)
 80078fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007900:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8007904:	b2db      	uxtb	r3, r3
 8007906:	f003 0308 	and.w	r3, r3, #8
 800790a:	2b00      	cmp	r3, #0
 800790c:	d00a      	beq.n	8007924 <SFDP_BuildGenericDriver+0x324>
  {
    Object->sfpd_private.DriverInfo.WriteWELCommand = 0x06;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2206      	movs	r2, #6
 8007912:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8007916:	e019      	b.n	800794c <SFDP_BuildGenericDriver+0x34c>
 8007918:	240001ec 	.word	0x240001ec
 800791c:	08008cb4 	.word	0x08008cb4
 8007920:	08008cbc 	.word	0x08008cbc
  }
  /* xx1_xxxxb: Status Register 1 contains a mix of volatile and non-volatile bits. The 06h instruction is used to
  enable writing of the register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x10u) != 0u)
 8007924:	4b66      	ldr	r3, [pc, #408]	@ (8007ac0 <SFDP_BuildGenericDriver+0x4c0>)
 8007926:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800792a:	f3c3 0306 	ubfx	r3, r3, #0, #7
 800792e:	b2db      	uxtb	r3, r3
 8007930:	f003 0310 	and.w	r3, r3, #16
 8007934:	2b00      	cmp	r3, #0
 8007936:	d004      	beq.n	8007942 <SFDP_BuildGenericDriver+0x342>
  {
    Object->sfpd_private.DriverInfo.WriteWELCommand = 0x06;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2206      	movs	r2, #6
 800793c:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8007940:	e004      	b.n	800794c <SFDP_BuildGenericDriver+0x34c>
  1xx_xxxxb: Reserved
  NOTE If the status register is read-only then this field will contain all zeros in bits 4:0.
  */
  else
  {
    retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D16;
 8007942:	230a      	movs	r3, #10
 8007944:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8007948:	f000 bc04 	b.w	8008154 <SFDP_BuildGenericDriver+0xb54>
  }

  if(0u != (Object->sfpd_private.Sfdp_table_mask & (uint32_t)SFPD_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007952:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007956:	2b00      	cmp	r3, #0
 8007958:	d078      	beq.n	8007a4c <SFDP_BuildGenericDriver+0x44c>
  {
    /* WIP */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitAvailable)
 800795a:	4b5a      	ldr	r3, [pc, #360]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 800795c:	7cdb      	ldrb	r3, [r3, #19]
 800795e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007962:	b2db      	uxtb	r3, r3
 8007964:	2b00      	cmp	r3, #0
 8007966:	d034      	beq.n	80079d2 <SFDP_BuildGenericDriver+0x3d2>
    {
      Object->sfpd_private.DriverInfo.ReadWIPCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.CommandReadAccess;
 8007968:	4b56      	ldr	r3, [pc, #344]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 800796a:	7c5a      	ldrb	r2, [r3, #17]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfpd_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
 8007972:	4b54      	ldr	r3, [pc, #336]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 8007974:	7cdb      	ldrb	r3, [r3, #19]
 8007976:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800797a:	b2db      	uxtb	r3, r3
 800797c:	461a      	mov	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfpd_private.DriverInfo.WIPBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.WIPpolarity;
 8007984:	4b4f      	ldr	r3, [pc, #316]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 8007986:	7cdb      	ldrb	r3, [r3, #19]
 8007988:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800798c:	b2db      	uxtb	r3, r3
 800798e:	461a      	mov	r2, r3
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
      Object->sfpd_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
 8007996:	4b4b      	ldr	r3, [pc, #300]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 8007998:	7cdb      	ldrb	r3, [r3, #19]
 800799a:	f3c3 0302 	ubfx	r3, r3, #0, #3
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	461a      	mov	r2, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      
      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
 80079a8:	4b46      	ldr	r3, [pc, #280]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 80079aa:	7cdb      	ldrb	r3, [r3, #19]
 80079ac:	f003 0310 	and.w	r3, r3, #16
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d009      	beq.n	80079ca <SFDP_BuildGenericDriver+0x3ca>
      {
        /* Address management */
        Object->sfpd_private.DriverInfo.WIPAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.LocalAddressForWIP;
 80079b6:	4b43      	ldr	r3, [pc, #268]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 80079b8:	7cdb      	ldrb	r3, [r3, #19]
 80079ba:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	461a      	mov	r2, r3
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
 80079c8:	e003      	b.n	80079d2 <SFDP_BuildGenericDriver+0x3d2>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfpd_private.DriverInfo.WIPAddress = EXTMEM_ADDRESS_NONE;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	22ff      	movs	r2, #255	@ 0xff
 80079ce:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
      }
    }

    /* WEL */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D6.WELBitAvailable)
 80079d2:	4b3c      	ldr	r3, [pc, #240]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 80079d4:	7ddb      	ldrb	r3, [r3, #23]
 80079d6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d073      	beq.n	8007ac8 <SFDP_BuildGenericDriver+0x4c8>
    {
      Object->sfpd_private.DriverInfo.ReadWELCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.CommandReadAccess;
 80079e0:	4b38      	ldr	r3, [pc, #224]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 80079e2:	7d5a      	ldrb	r2, [r3, #21]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
      Object->sfpd_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
 80079ea:	4b36      	ldr	r3, [pc, #216]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 80079ec:	7ddb      	ldrb	r3, [r3, #23]
 80079ee:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	461a      	mov	r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
      Object->sfpd_private.DriverInfo.WELBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELpolarity;
 80079fc:	4b31      	ldr	r3, [pc, #196]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 80079fe:	7ddb      	ldrb	r3, [r3, #23]
 8007a00:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	461a      	mov	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
      Object->sfpd_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
 8007a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 8007a10:	7ddb      	ldrb	r3, [r3, #23]
 8007a12:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	461a      	mov	r2, r3
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
 8007a20:	4b28      	ldr	r3, [pc, #160]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 8007a22:	7cdb      	ldrb	r3, [r3, #19]
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d009      	beq.n	8007a42 <SFDP_BuildGenericDriver+0x442>
      {
        /* Address management */
        Object->sfpd_private.DriverInfo.WELAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELLocalAddress;
 8007a2e:	4b25      	ldr	r3, [pc, #148]	@ (8007ac4 <SFDP_BuildGenericDriver+0x4c4>)
 8007a30:	7ddb      	ldrb	r3, [r3, #23]
 8007a32:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	461a      	mov	r2, r3
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8007a40:	e042      	b.n	8007ac8 <SFDP_BuildGenericDriver+0x4c8>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfpd_private.DriverInfo.WELAddress = EXTMEM_ADDRESS_NONE;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	22ff      	movs	r2, #255	@ 0xff
 8007a46:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8007a4a:	e03d      	b.n	8007ac8 <SFDP_BuildGenericDriver+0x4c8>
      }
    }
  }
  else
  {
      Object->sfpd_private.DriverInfo.WELPosition     = 1;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2201      	movs	r2, #1
 8007a50:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
      Object->sfpd_private.DriverInfo.WELBusyPolarity = 0;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73

      /*
       *   WIP : Status register read management
       *         Basic D14 Status register Polling device Busy
       */
      if(0x01u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x01u))
 8007a5c:	4b18      	ldr	r3, [pc, #96]	@ (8007ac0 <SFDP_BuildGenericDriver+0x4c0>)
 8007a5e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007a62:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	f003 0301 	and.w	r3, r3, #1
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d00c      	beq.n	8007a8a <SFDP_BuildGenericDriver+0x48a>
      {
        /* xx_xxx1b: Use of legacy polling is supported by reading the Status Register with 05h instruction
        and checking WIP bit[0] (0=ready; 1=busy). */
        Object->sfpd_private.DriverInfo.ReadWIPCommand = 0x05;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2205      	movs	r2, #5
 8007a74:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
        Object->sfpd_private.DriverInfo.WIPPosition = 0u;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
        Object->sfpd_private.DriverInfo.WIPBusyPolarity = 0u;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
 8007a88:	e01e      	b.n	8007ac8 <SFDP_BuildGenericDriver+0x4c8>
      } else if (0x02u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x02u))
 8007a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ac0 <SFDP_BuildGenericDriver+0x4c0>)
 8007a8c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007a90:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8007a94:	b2db      	uxtb	r3, r3
 8007a96:	f003 0302 	and.w	r3, r3, #2
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00c      	beq.n	8007ab8 <SFDP_BuildGenericDriver+0x4b8>
      {
        /* xx_xx1xb: Bit 7 of the Flag Status Register may be polled any time a Program, Erase, Suspend/Resume
        command is issued, or after a Reset command while the device is busy. The read instruction is 70h.
        Flag Status Register bit definitions: bit[7]: Program or erase controller status (0=busy; 1=ready)*/
        Object->sfpd_private.DriverInfo.ReadWIPCommand = 0x70;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2270      	movs	r2, #112	@ 0x70
 8007aa2:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
        Object->sfpd_private.DriverInfo.WIPPosition = 7u;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2207      	movs	r2, #7
 8007aaa:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
        Object->sfpd_private.DriverInfo.WIPBusyPolarity = 0u;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
 8007ab6:	e007      	b.n	8007ac8 <SFDP_BuildGenericDriver+0x4c8>
      } else
      {
          retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D14;
 8007ab8:	2309      	movs	r3, #9
 8007aba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 8007abe:	e349      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
 8007ac0:	240001ec 	.word	0x240001ec
 8007ac4:	2400026c 	.word	0x2400026c
      }
  }

  /* Set default value for instruction */
  Object->sfpd_private.DriverInfo.ReadInstruction     = 0x03U;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2203      	movs	r2, #3
 8007acc:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76

  /* ---------------------------------------------------
   *  command based on SFPD_PARAMID_BASIC_SPIPROTOCOL
   * ---------------------------------------------------
   */
  if (Object->sfpd_private.Sfdp_table_mask == (uint32_t)SFPD_PARAMID_BASIC_SPIPROTOCOL) 
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ad6:	2b08      	cmp	r3, #8
 8007ad8:	f040 80a9 	bne.w	8007c2e <SFDP_BuildGenericDriver+0x62e>
  {
    dummyCycles = 0;
 8007adc:	2300      	movs	r3, #0
 8007ade:	617b      	str	r3, [r7, #20]
    Object->sfpd_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

    if (Object->sfpd_private.Config > EXTMEM_LINK_CONFIG_1LINE)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d04c      	beq.n	8007b8c <SFDP_BuildGenericDriver+0x58c>
    {
      /* control if read 1s1s2s is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction != 0u)
 8007af2:	4bb4      	ldr	r3, [pc, #720]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007af4:	7c5b      	ldrb	r3, [r3, #17]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d015      	beq.n	8007b26 <SFDP_BuildGenericDriver+0x526>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_DummyClock + JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_ModeClock;
 8007afa:	4bb2      	ldr	r3, [pc, #712]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007afc:	7c1b      	ldrb	r3, [r3, #16]
 8007afe:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	461a      	mov	r2, r3
 8007b06:	4baf      	ldr	r3, [pc, #700]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b08:	7c1b      	ldrb	r3, [r3, #16]
 8007b0a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	4413      	add	r3, r2
 8007b12:	617b      	str	r3, [r7, #20]
        Object->sfpd_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction;
 8007b14:	4bab      	ldr	r3, [pc, #684]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b16:	7c5a      	ldrb	r2, [r3, #17]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfpd_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S2S;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* control if read 1S2S2S is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction != 0u)
 8007b26:	4ba7      	ldr	r3, [pc, #668]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b28:	7cdb      	ldrb	r3, [r3, #19]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d015      	beq.n	8007b5a <SFDP_BuildGenericDriver+0x55a>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_DummyClock + JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_ModeClock;
 8007b2e:	4ba5      	ldr	r3, [pc, #660]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b30:	7c9b      	ldrb	r3, [r3, #18]
 8007b32:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	461a      	mov	r2, r3
 8007b3a:	4ba2      	ldr	r3, [pc, #648]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b3c:	7c9b      	ldrb	r3, [r3, #18]
 8007b3e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	4413      	add	r3, r2
 8007b46:	617b      	str	r3, [r7, #20]
        Object->sfpd_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction;
 8007b48:	4b9e      	ldr	r3, [pc, #632]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b4a:	7cda      	ldrb	r2, [r3, #19]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfpd_private.DriverInfo.SpiPhyLink = PHY_LINK_1S2S2S;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2202      	movs	r2, #2
 8007b56:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* The memory work only in 2S2S2S */
      if (JEDEC_Basic.Params.Param_DWORD.D5._2S2S2S_FastReadSupport != 0u)
 8007b5a:	4b9a      	ldr	r3, [pc, #616]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b5c:	7d1b      	ldrb	r3, [r3, #20]
 8007b5e:	f003 0301 	and.w	r3, r3, #1
 8007b62:	b2db      	uxtb	r3, r3
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d011      	beq.n	8007b8c <SFDP_BuildGenericDriver+0x58c>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_DummyClock + JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_ModeClock;
 8007b68:	4b96      	ldr	r3, [pc, #600]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b6a:	7e9b      	ldrb	r3, [r3, #26]
 8007b6c:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	461a      	mov	r2, r3
 8007b74:	4b93      	ldr	r3, [pc, #588]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b76:	7e9b      	ldrb	r3, [r3, #26]
 8007b78:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	4413      	add	r3, r2
 8007b80:	617b      	str	r3, [r7, #20]
        Object->sfpd_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_FastReadInstruction;
 8007b82:	4b90      	ldr	r3, [pc, #576]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b84:	7eda      	ldrb	r2, [r3, #27]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      }
    }

    /* the command set is only based on this table */
    /* determine the best line configuration */
    if (Object->sfpd_private.Config > EXTMEM_LINK_CONFIG_2LINES)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d92c      	bls.n	8007bf0 <SFDP_BuildGenericDriver+0x5f0>
    {
      if (JEDEC_Basic.Params.Param_DWORD.D5._4S4S4S_FastReadSupport != 0u)
 8007b96:	4b8b      	ldr	r3, [pc, #556]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007b98:	7d1b      	ldrb	r3, [r3, #20]
 8007b9a:	f003 0310 	and.w	r3, r3, #16
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d020      	beq.n	8007be6 <SFDP_BuildGenericDriver+0x5e6>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_DummyClock + JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_ModeClock;
 8007ba4:	4b87      	ldr	r3, [pc, #540]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007ba6:	7f9b      	ldrb	r3, [r3, #30]
 8007ba8:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	461a      	mov	r2, r3
 8007bb0:	4b84      	ldr	r3, [pc, #528]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007bb2:	7f9b      	ldrb	r3, [r3, #30]
 8007bb4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	4413      	add	r3, r2
 8007bbc:	617b      	str	r3, [r7, #20]
        Object->sfpd_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_FastReadInstruction;
 8007bbe:	4b81      	ldr	r3, [pc, #516]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007bc0:	7fda      	ldrb	r2, [r3, #31]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfpd_private.DriverInfo.SpiPhyLink = PHY_LINK_4S4S4S;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2204      	movs	r2, #4
 8007bcc:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        
        retr = JEDEC_Basic_Manage4S4S4SEnableSequence(Object);
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 fea7 	bl	8008924 <JEDEC_Basic_Manage4S4S4SEnableSequence>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if ( retr != EXTMEM_SFDP_OK)
 8007bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f040 82b4 	bne.w	800814e <SFDP_BuildGenericDriver+0xb4e>
      }
      else /* other configuration with more 4 lines */
      {
        /* not yet handled */
      }
      SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfpd_private.SALObject, (uint8_t)dummyCycles);
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	b2da      	uxtb	r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    }

    /* Configure the link */
    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_PHY_LINK, &Object->sfpd_private.DriverInfo.SpiPhyLink))
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f103 0008 	add.w	r0, r3, #8
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	3364      	adds	r3, #100	@ 0x64
 8007bfa:	461a      	mov	r2, r3
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	f7fe fd89 	bl	8006714 <SAL_XSPI_MemoryConfig>
 8007c02:	4603      	mov	r3, r0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d003      	beq.n	8007c10 <SFDP_BuildGenericDriver+0x610>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007c08:	230c      	movs	r3, #12
 8007c0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
 8007c0e:	e2a1      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
    }

    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_DUMMY_CYCLES, &dummyCycles))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	3308      	adds	r3, #8
 8007c14:	f107 0214 	add.w	r2, r7, #20
 8007c18:	2101      	movs	r1, #1
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f7fe fd7a 	bl	8006714 <SAL_XSPI_MemoryConfig>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d003      	beq.n	8007c2e <SFDP_BuildGenericDriver+0x62e>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007c26:	230c      	movs	r3, #12
 8007c28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
 8007c2c:	e292      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>

     If an octal DDR table is present and the target is 8D8D8D,
     when switch in octal DDR mode
     -------------------------------------------------------------------------------------------------------------------
  */
  if (((uint32_t)SFPD_PARAMID_OCTAL_DDR == (Object->sfpd_private.Sfdp_table_mask & (uint32_t)SFPD_PARAMID_OCTAL_DDR)) 
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d069      	beq.n	8007d10 <SFDP_BuildGenericDriver+0x710>
      && (EXTMEM_LINK_CONFIG_8LINES == Object->sfpd_private.Config))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007c42:	2b03      	cmp	r3, #3
 8007c44:	d164      	bne.n	8007d10 <SFDP_BuildGenericDriver+0x710>
  {
    /* check if we are not already in octal mode */
    if (PHY_LINK_8D8D8D == Object->sfpd_private.DriverInfo.SpiPhyLink)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8007c4c:	2b09      	cmp	r3, #9
 8007c4e:	d103      	bne.n	8007c58 <SFDP_BuildGenericDriver+0x658>
    {
      flag4bitAddress = 1u;
 8007c50:	2301      	movs	r3, #1
 8007c52:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007c56:	e03a      	b.n	8007cce <SFDP_BuildGenericDriver+0x6ce>
    }
    else
    {
      /* Execute the flash command sequence to switch in octal DDR */
      if (EXTMEM_SFDP_OK == sfpd_enter_octal_mode(Object))
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f000 fbdb 	bl	8008414 <sfpd_enter_octal_mode>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d134      	bne.n	8007cce <SFDP_BuildGenericDriver+0x6ce>
      {
        /* switch the memory interface configuration according the Access protocol field */
        flag4bitAddress = 1u;
 8007c64:	2301      	movs	r3, #1
 8007c66:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        Object->sfpd_private.DriverInfo.SpiPhyLink = PHY_LINK_8D8D8D;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2209      	movs	r2, #9
 8007c6e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        
        /* update the physical link */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_PHY_LINK, &Object->sfpd_private.DriverInfo.SpiPhyLink))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f103 0008 	add.w	r0, r3, #8
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	3364      	adds	r3, #100	@ 0x64
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	2100      	movs	r1, #0
 8007c80:	f7fe fd48 	bl	8006714 <SAL_XSPI_MemoryConfig>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d003      	beq.n	8007c92 <SFDP_BuildGenericDriver+0x692>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007c8a:	230c      	movs	r3, #12
 8007c8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 8007c90:	e260      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
        }
        
        if (Object->sfpd_private.Sfdp_AccessProtocol == 0xFDu)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007c98:	2bfd      	cmp	r3, #253	@ 0xfd
 8007c9a:	d109      	bne.n	8007cb0 <SFDP_BuildGenericDriver+0x6b0>
        {
          /* set 20 wait state */
          dummyCycles = 20;
 8007c9c:	2314      	movs	r3, #20
 8007c9e:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_DUMMY_CYCLES, (void*)&dummyCycles);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	3308      	adds	r3, #8
 8007ca4:	f107 0214 	add.w	r2, r7, #20
 8007ca8:	2101      	movs	r1, #1
 8007caa:	4618      	mov	r0, r3
 8007cac:	f7fe fd32 	bl	8006714 <SAL_XSPI_MemoryConfig>
        }
        if (Object->sfpd_private.Sfdp_AccessProtocol == 0xFEu)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007cb6:	2bfe      	cmp	r3, #254	@ 0xfe
 8007cb8:	d109      	bne.n	8007cce <SFDP_BuildGenericDriver+0x6ce>
        {
          /* set 8 wait state */
          dummyCycles = 8;
 8007cba:	2308      	movs	r3, #8
 8007cbc:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_DUMMY_CYCLES, (void*)&dummyCycles);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	3308      	adds	r3, #8
 8007cc2:	f107 0214 	add.w	r2, r7, #20
 8007cc6:	2101      	movs	r1, #1
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f7fe fd23 	bl	8006714 <SAL_XSPI_MemoryConfig>
        /* an error occurs when trying to switch the mode                        */
        /* when continue the process and check if another mode could be targeted */
      }
    }

    if ((0u != (Object->sfpd_private.Sfdp_table_mask & (uint32_t)SFPD_PARAMID_BASIC_SPIPROTOCOL)) &&
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007cd4:	f003 0308 	and.w	r3, r3, #8
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d019      	beq.n	8007d10 <SFDP_BuildGenericDriver+0x710>
        (JEDEC_Basic.size > 16u))
 8007cdc:	4b39      	ldr	r3, [pc, #228]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007cde:	681b      	ldr	r3, [r3, #0]
    if ((0u != (Object->sfpd_private.Sfdp_table_mask & (uint32_t)SFPD_PARAMID_BASIC_SPIPROTOCOL)) &&
 8007ce0:	2b10      	cmp	r3, #16
 8007ce2:	d915      	bls.n	8007d10 <SFDP_BuildGenericDriver+0x710>
    {
      /* check octal information to determine */
      /* 0b00 The Command Extension is the same as the Command. (The Command / Command Extension has the same value for the whole clock period.)*/
      /* 0b01 The Command Extension is the inverse of the Command. The Command Extension acts as a confirmation of the Command */
      /* 0b11 Command and Command Extension forms a 16 bit command word */
      if (JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension > 1u)
 8007ce4:	4b37      	ldr	r3, [pc, #220]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007ce6:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8007cea:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d903      	bls.n	8007cfc <SFDP_BuildGenericDriver+0x6fc>
      {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 8007cf4:	230f      	movs	r3, #15
 8007cf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
 8007cfa:	e22b      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
      }
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfpd_private.SALObject, (uint8_t)JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension);
 8007cfc:	4b31      	ldr	r3, [pc, #196]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007cfe:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8007d02:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	461a      	mov	r2, r3
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }
  }

  if ((Object->sfpd_private.Sfdp_table_mask & (uint32_t)SFPD_PARAMID_4BYTE_ADDRESS_INSTRUCTION) == (uint32_t)SFPD_PARAMID_4BYTE_ADDRESS_INSTRUCTION)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f000 813c 	beq.w	8007f98 <SFDP_BuildGenericDriver+0x998>
  {
    if (0u == flag4bitAddress)
 8007d20:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	f040 809e 	bne.w	8007e66 <SFDP_BuildGenericDriver+0x866>
    {
      /* xxxx_xxx1b: issue instruction B7h (preceding write enable not required) */
      if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x01u))
 8007d2a:	4b26      	ldr	r3, [pc, #152]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007d2c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d30:	f003 0301 	and.w	r3, r3, #1
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d01c      	beq.n	8007d72 <SFDP_BuildGenericDriver+0x772>
      {
        /* send command to enter 4bit@ mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject,0xB7, NULL, 0))
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f103 0008 	add.w	r0, r3, #8
 8007d3e:	2300      	movs	r3, #0
 8007d40:	2200      	movs	r2, #0
 8007d42:	21b7      	movs	r1, #183	@ 0xb7
 8007d44:	f7fe ff98 	bl	8006c78 <SAL_XSPI_CommandSendData>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d003      	beq.n	8007d56 <SFDP_BuildGenericDriver+0x756>
        {
            retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007d4e:	230c      	movs	r3, #12
 8007d50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            goto error;
 8007d54:	e1fe      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
        }

        /* Set 4Bit addressing on PHY side */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_ADDRESS_4BITS, NULL))
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	3308      	adds	r3, #8
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	2102      	movs	r1, #2
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f7fe fcd8 	bl	8006714 <SAL_XSPI_MemoryConfig>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d06b      	beq.n	8007e42 <SFDP_BuildGenericDriver+0x842>
        {
            retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007d6a:	230c      	movs	r3, #12
 8007d6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            goto error;
 8007d70:	e1f0      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
        }

        /* flag4bitAddress = 1u; this settings is not needed because variable is no more used */
      }
      /* xxxx_xx1xb: issue write enable instruction 06h, then issue instruction B7h */
      else if (0x2u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x2u))
 8007d72:	4b14      	ldr	r3, [pc, #80]	@ (8007dc4 <SFDP_BuildGenericDriver+0x7c4>)
 8007d74:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d78:	f003 0302 	and.w	r3, r3, #2
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d04e      	beq.n	8007e1e <SFDP_BuildGenericDriver+0x81e>
      {
        /* send command to write enable */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject,
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f103 0008 	add.w	r0, r3, #8
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	2200      	movs	r2, #0
 8007d90:	f7fe ff72 	bl	8006c78 <SAL_XSPI_CommandSendData>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d003      	beq.n	8007da2 <SFDP_BuildGenericDriver+0x7a2>
                                           Object->sfpd_private.DriverInfo.WriteWELCommand, NULL, 0u))
        {
            retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007d9a:	230c      	movs	r3, #12
 8007d9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            goto error;
 8007da0:	e1d8      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
        }

        /* control the write enable */
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfpd_private.SALObject,
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f103 0008 	add.w	r0, r3, #8
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                            Object->sfpd_private.DriverInfo.ReadWELCommand,
                                            Object->sfpd_private.DriverInfo.WELAddress,
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfpd_private.SALObject,
 8007db4:	461d      	mov	r5, r3
                                            ((Object->sfpd_private.DriverInfo.WELBusyPolarity == 0u) ? 1u: 0u) << Object->sfpd_private.DriverInfo.WELPosition,
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d103      	bne.n	8007dc8 <SFDP_BuildGenericDriver+0x7c8>
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e002      	b.n	8007dca <SFDP_BuildGenericDriver+0x7ca>
 8007dc4:	240001ec 	.word	0x240001ec
 8007dc8:	2300      	movs	r3, #0
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
 8007dd0:	4093      	lsls	r3, r2
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfpd_private.SALObject,
 8007dd2:	b2da      	uxtb	r2, r3
                                            1u << Object->sfpd_private.DriverInfo.WELPosition,
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8007dda:	461c      	mov	r4, r3
 8007ddc:	2301      	movs	r3, #1
 8007dde:	40a3      	lsls	r3, r4
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfpd_private.SALObject,
 8007de0:	b2db      	uxtb	r3, r3
 8007de2:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 8007de6:	9401      	str	r4, [sp, #4]
 8007de8:	9300      	str	r3, [sp, #0]
 8007dea:	4613      	mov	r3, r2
 8007dec:	462a      	mov	r2, r5
 8007dee:	f7ff f838 	bl	8006e62 <SAL_XSPI_CheckStatusRegister>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <SFDP_BuildGenericDriver+0x800>
                                            1000))
        {
            retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007df8:	230c      	movs	r3, #12
 8007dfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            goto error;
 8007dfe:	e1a9      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
        }

        /* send command to enter 4bit@ mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, 0xB7, NULL, 0u))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f103 0008 	add.w	r0, r3, #8
 8007e06:	2300      	movs	r3, #0
 8007e08:	2200      	movs	r2, #0
 8007e0a:	21b7      	movs	r1, #183	@ 0xb7
 8007e0c:	f7fe ff34 	bl	8006c78 <SAL_XSPI_CommandSendData>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d015      	beq.n	8007e42 <SFDP_BuildGenericDriver+0x842>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007e16:	230c      	movs	r3, #12
 8007e18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 8007e1c:	e19a      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
        }
      }
      /* x1xx_xxxxb: Always operates in 4-Byte address mode */
      else if (0x40u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x40u))
 8007e1e:	4ba3      	ldr	r3, [pc, #652]	@ (80080ac <SFDP_BuildGenericDriver+0xaac>)
 8007e20:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d10a      	bne.n	8007e42 <SFDP_BuildGenericDriver+0x842>
      {
        /* nothing to do */
        /* flag4bitAddress = 1u; this settings is not needed because variable is no more used */
      }
      /* xx1x_xxxxb: Supports dedicated 4-Byte address instruction set. Consult vendor data sheet for the instruction set definition.*/
      else if (0x20u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x20u))
 8007e2c:	4b9f      	ldr	r3, [pc, #636]	@ (80080ac <SFDP_BuildGenericDriver+0xaac>)
 8007e2e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007e32:	f003 0320 	and.w	r3, r3, #32
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d103      	bne.n	8007e42 <SFDP_BuildGenericDriver+0x842>
        /* xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:24] bits. Read with instruction C8h. Write instruction is C5h with 1 byte of data. Select the active 128 Mbit memory segment by setting the appropriate A[31:24] bits and use 3-Byte addressing.
           xxxx_1xxxb: 8-bit volatile bank register used to define A[30:A24] bits. MSB (bit[7]) is used to enable/disable 4-byte address mode. When MSB is set to 1, 4-byte address mode is active and A[30:24] bits are don not care. Read with instruction 16h. Write instruction is 17h with 1 byte of data. When MSB is cleared to 0, select the active 128 Mbit segment by setting the appropriate A[30:24] bits and use 3-Byte addressing.
           xxx1_xxxxb: A 16-bit nonvolatile configuration register controls 3-Byte/4-Byte address mode. Read instruction is B5h. Bit[0] controls address mode [0=3-Byte;1=4-Byte]. Write configuration register instruction is B1h, data length is 2 bytes.
        */
      else {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 8007e3a:	230f      	movs	r3, #15
 8007e3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
 8007e40:	e188      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>

      }

      /* Set 4Bit addressing on PHY side */
      if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_ADDRESS_4BITS, NULL))
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	3308      	adds	r3, #8
 8007e46:	2200      	movs	r2, #0
 8007e48:	2102      	movs	r1, #2
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f7fe fc62 	bl	8006714 <SAL_XSPI_MemoryConfig>
 8007e50:	4603      	mov	r3, r0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d003      	beq.n	8007e5e <SFDP_BuildGenericDriver+0x85e>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007e56:	230c      	movs	r3, #12
 8007e58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
 8007e5c:	e17a      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
      }
      
      /* Set the read function for 4Bit Address */
      Object->sfpd_private.DriverInfo.ReadInstruction = 0x13U;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2213      	movs	r2, #19
 8007e62:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }

    if ((EXTMEM_LINK_CONFIG_8LINES == Object->sfpd_private.Config) && (PHY_LINK_1S1S1S == Object->sfpd_private.DriverInfo.SpiPhyLink))
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007e6c:	2b03      	cmp	r3, #3
 8007e6e:	d12e      	bne.n	8007ece <SFDP_BuildGenericDriver+0x8ce>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d129      	bne.n	8007ece <SFDP_BuildGenericDriver+0x8ce>
    {
      /* check if we can switch to if the config is still 1S8S8S */
      if ((0u != JEDEC_Address4Bit.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)  && (0u != JEDEC_Address4Bit.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand))
 8007e7a:	4b8d      	ldr	r3, [pc, #564]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007e7c:	789b      	ldrb	r3, [r3, #2]
 8007e7e:	f003 0320 	and.w	r3, r3, #32
 8007e82:	b2db      	uxtb	r3, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d022      	beq.n	8007ece <SFDP_BuildGenericDriver+0x8ce>
 8007e88:	4b89      	ldr	r3, [pc, #548]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007e8a:	78db      	ldrb	r3, [r3, #3]
 8007e8c:	f003 0301 	and.w	r3, r3, #1
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d01b      	beq.n	8007ece <SFDP_BuildGenericDriver+0x8ce>
      {
        /* Patch micron write command 0x81 @0x0 0xE7 */
        Object->sfpd_private.DriverInfo.SpiPhyLink = PHY_LINK_1S8S8S;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2207      	movs	r2, #7
 8007e9a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_PHY_LINK, &Object->sfpd_private.DriverInfo.SpiPhyLink))
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f103 0008 	add.w	r0, r3, #8
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	3364      	adds	r3, #100	@ 0x64
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	2100      	movs	r1, #0
 8007eac:	f7fe fc32 	bl	8006714 <SAL_XSPI_MemoryConfig>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d003      	beq.n	8007ebe <SFDP_BuildGenericDriver+0x8be>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 8007eb6:	230c      	movs	r3, #12
 8007eb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 8007ebc:	e14a      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
        }
        Object->sfpd_private.DriverInfo.ReadInstruction = 0xCC;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	22cc      	movs	r2, #204	@ 0xcc
 8007ec2:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfpd_private.DriverInfo.PageProgramInstruction = 0x8E;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	228e      	movs	r2, #142	@ 0x8e
 8007eca:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75

    /*
      need to be study more; it seems that macromix used it to define the command maybe because only one mode is
      supported in their case
    */
    if ((Object->sfpd_private.DriverInfo.SpiPhyLink == PHY_LINK_8D8D8D) || 
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8007ed4:	2b09      	cmp	r3, #9
 8007ed6:	d004      	beq.n	8007ee2 <SFDP_BuildGenericDriver+0x8e2>
        (Object->sfpd_private.DriverInfo.SpiPhyLink == PHY_LINK_1S1S1S))
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
    if ((Object->sfpd_private.DriverInfo.SpiPhyLink == PHY_LINK_8D8D8D) || 
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d120      	bne.n	8007f24 <SFDP_BuildGenericDriver+0x924>
    {
      if (0u != JEDEC_Address4Bit.Param_DWORD.D1.Support_1S1S1S_PageProgramCommand) {Object->sfpd_private.DriverInfo.PageProgramInstruction = 0x12u;}
 8007ee2:	4b73      	ldr	r3, [pc, #460]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d003      	beq.n	8007ef8 <SFDP_BuildGenericDriver+0x8f8>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2212      	movs	r2, #18
 8007ef4:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
      if (0u != JEDEC_Address4Bit.Param_DWORD.D1.Support_1S1S1S_ReadCommand)        {Object->sfpd_private.DriverInfo.ReadInstruction        = 0x13u;}
 8007ef8:	4b6d      	ldr	r3, [pc, #436]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	f003 0301 	and.w	r3, r3, #1
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d003      	beq.n	8007f0e <SFDP_BuildGenericDriver+0x90e>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2213      	movs	r2, #19
 8007f0a:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      if (0u != JEDEC_Address4Bit.Param_DWORD.D1.Support_1S1S1S_FastReadCommand)    {Object->sfpd_private.DriverInfo.ReadInstruction        = 0x0Cu;}
 8007f0e:	4b68      	ldr	r3, [pc, #416]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	f003 0302 	and.w	r3, r3, #2
 8007f16:	b2db      	uxtb	r3, r3
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d003      	beq.n	8007f24 <SFDP_BuildGenericDriver+0x924>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	220c      	movs	r2, #12
 8007f20:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }
    
    if (Object->sfpd_private.DriverInfo.SpiPhyLink == PHY_LINK_8S8D8D) 
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8007f2a:	2b08      	cmp	r3, #8
 8007f2c:	d120      	bne.n	8007f70 <SFDP_BuildGenericDriver+0x970>
    {
      if (0u != JEDEC_Address4Bit.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand) {Object->sfpd_private.DriverInfo.PageProgramInstruction  = 0x02u;}
 8007f2e:	4b60      	ldr	r3, [pc, #384]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007f30:	78db      	ldrb	r3, [r3, #3]
 8007f32:	f003 0301 	and.w	r3, r3, #1
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d003      	beq.n	8007f44 <SFDP_BuildGenericDriver+0x944>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2202      	movs	r2, #2
 8007f40:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
      if (0u != JEDEC_Address4Bit.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)    {Object->sfpd_private.DriverInfo.ReadInstruction         = 0xCCu;}
 8007f44:	4b5a      	ldr	r3, [pc, #360]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007f46:	789b      	ldrb	r3, [r3, #2]
 8007f48:	f003 0320 	and.w	r3, r3, #32
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d003      	beq.n	8007f5a <SFDP_BuildGenericDriver+0x95a>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	22cc      	movs	r2, #204	@ 0xcc
 8007f56:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      if (0u != JEDEC_Address4Bit.Param_DWORD.D1.Support_1S8D8D_DTRReadCommand)     {Object->sfpd_private.DriverInfo.ReadInstruction         = 0xFDu;}
 8007f5a:	4b55      	ldr	r3, [pc, #340]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007f5c:	789b      	ldrb	r3, [r3, #2]
 8007f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d003      	beq.n	8007f70 <SFDP_BuildGenericDriver+0x970>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	22fd      	movs	r2, #253	@ 0xfd
 8007f6c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }

    Object->sfpd_private.DriverInfo.EraseType1Command   = (uint8_t)JEDEC_Address4Bit.Param_DWORD.D2.InstructionEraseType1;
 8007f70:	4b4f      	ldr	r3, [pc, #316]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007f72:	791a      	ldrb	r2, [r3, #4]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    Object->sfpd_private.DriverInfo.EraseType2Command   = (uint8_t)JEDEC_Address4Bit.Param_DWORD.D2.InstructionEraseType2;
 8007f7a:	4b4d      	ldr	r3, [pc, #308]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007f7c:	795a      	ldrb	r2, [r3, #5]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
    Object->sfpd_private.DriverInfo.EraseType3Command   = (uint8_t)JEDEC_Address4Bit.Param_DWORD.D2.InstructionEraseType3;
 8007f84:	4b4a      	ldr	r3, [pc, #296]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007f86:	799a      	ldrb	r2, [r3, #6]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Object->sfpd_private.DriverInfo.EraseType4Command   = (uint8_t)JEDEC_Address4Bit.Param_DWORD.D2.InstructionEraseType4;
 8007f8e:	4b48      	ldr	r3, [pc, #288]	@ (80080b0 <SFDP_BuildGenericDriver+0xab0>)
 8007f90:	79da      	ldrb	r2, [r3, #7]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
  }

  if(((uint32_t)SFPD_PARAMID_XSPI_V1_0 == (Object->sfpd_private.Sfdp_table_mask & (uint32_t)SFPD_PARAMID_XSPI_V1_0))
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 80d5 	beq.w	8008152 <SFDP_BuildGenericDriver+0xb52>
      && 
      ((PHY_LINK_8D8D8D == Object->sfpd_private.DriverInfo.SpiPhyLink) || (PHY_LINK_8S8D8D == Object->sfpd_private.DriverInfo.SpiPhyLink)))
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      && 
 8007fae:	2b09      	cmp	r3, #9
 8007fb0:	d005      	beq.n	8007fbe <SFDP_BuildGenericDriver+0x9be>
      ((PHY_LINK_8D8D8D == Object->sfpd_private.DriverInfo.SpiPhyLink) || (PHY_LINK_8S8D8D == Object->sfpd_private.DriverInfo.SpiPhyLink)))
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8007fb8:	2b08      	cmp	r3, #8
 8007fba:	f040 80ca 	bne.w	8008152 <SFDP_BuildGenericDriver+0xb52>
  {
    uint32_t ClockOut = 0u;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	60fb      	str	r3, [r7, #12]
    uint32_t MaxFreqMhz;
    /* Read command */
    if (0u != JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand)
 8007fc2:	4b3c      	ldr	r3, [pc, #240]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 8007fc4:	785b      	ldrb	r3, [r3, #1]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d004      	beq.n	8007fd4 <SFDP_BuildGenericDriver+0x9d4>
    {
      Object->sfpd_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand;
 8007fca:	4b3a      	ldr	r3, [pc, #232]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 8007fcc:	785a      	ldrb	r2, [r3, #1]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }
    
    if (JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle != 0u)
 8007fd4:	4b37      	ldr	r3, [pc, #220]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 8007fd6:	7d1b      	ldrb	r3, [r3, #20]
 8007fd8:	f003 031f 	and.w	r3, r3, #31
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00d      	beq.n	8007ffe <SFDP_BuildGenericDriver+0x9fe>
    {
      /* Set the default dummy cycle of this mode */
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle;
 8007fe2:	4b34      	ldr	r3, [pc, #208]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 8007fe4:	7d1b      	ldrb	r3, [r3, #20]
 8007fe6:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	617b      	str	r3, [r7, #20]
      (void)SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_DUMMY_CYCLES, (void*)&dummyCycles);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	3308      	adds	r3, #8
 8007ff2:	f107 0214 	add.w	r2, r7, #20
 8007ff6:	2101      	movs	r1, #1
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7fe fb8b 	bl	8006714 <SAL_XSPI_MemoryConfig>
    }

    /* adapt the memory freq according its capabilities */
    MaxFreqMhz = sfdp_getfrequencevalue(JEDEC_Basic.Params.Param_DWORD.D20._8D8D8D_MaximunSpeedWithStrobe);
 8007ffe:	4b2b      	ldr	r3, [pc, #172]	@ (80080ac <SFDP_BuildGenericDriver+0xaac>)
 8008000:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8008004:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8008008:	b2db      	uxtb	r3, r3
 800800a:	4618      	mov	r0, r3
 800800c:	f000 f8e8 	bl	80081e0 <sfdp_getfrequencevalue>
 8008010:	61f8      	str	r0, [r7, #28]
    if (MaxFreqMhz > Object->sfpd_private.DriverInfo.ClockIn)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008016:	69fa      	ldr	r2, [r7, #28]
 8008018:	429a      	cmp	r2, r3
 800801a:	d902      	bls.n	8008022 <SFDP_BuildGenericDriver+0xa22>
    {
      /* Adjust the frequence with the ClokcIn */ 
      MaxFreqMhz = Object->sfpd_private.DriverInfo.ClockIn;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008020:	61fb      	str	r3, [r7, #28]
    }

    /* Update the clock to be aligned with selected configuration */
    if(HAL_OK != SAL_XSPI_SetClock(&Object->sfpd_private.SALObject, Object->sfpd_private.DriverInfo.ClockIn, MaxFreqMhz, &ClockOut))
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f103 0008 	add.w	r0, r3, #8
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 800802c:	f107 030c 	add.w	r3, r7, #12
 8008030:	69fa      	ldr	r2, [r7, #28]
 8008032:	f7fe fafd 	bl	8006630 <SAL_XSPI_SetClock>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d003      	beq.n	8008044 <SFDP_BuildGenericDriver+0xa44>
    {
      retr = EXTMEM_SFDP_ERROR_SETCLOCK;
 800803c:	230d      	movs	r3, #13
 800803e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
 8008042:	e087      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
    }
    *FreqUpdated = 1u; /* Used to indicate that the clock configuration has been updated */
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	2201      	movs	r2, #1
 8008048:	701a      	strb	r2, [r3, #0]
    
    /* get the dummy cycle value according the real output clock */
    if ((ClockOut >= CLOCK_200MHZ) && (JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle != 0u))
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	4a1a      	ldr	r2, [pc, #104]	@ (80080b8 <SFDP_BuildGenericDriver+0xab8>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d913      	bls.n	800807a <SFDP_BuildGenericDriver+0xa7a>
 8008052:	4b18      	ldr	r3, [pc, #96]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 8008054:	899b      	ldrh	r3, [r3, #12]
 8008056:	f403 6378 	and.w	r3, r3, #3968	@ 0xf80
 800805a:	b29b      	uxth	r3, r3
 800805c:	2b00      	cmp	r3, #0
 800805e:	d00c      	beq.n	800807a <SFDP_BuildGenericDriver+0xa7a>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle;
 8008060:	4b14      	ldr	r3, [pc, #80]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 8008062:	899b      	ldrh	r3, [r3, #12]
 8008064:	f3c3 13c4 	ubfx	r3, r3, #7, #5
 8008068:	b2db      	uxtb	r3, r3
 800806a:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_ConfigPattern;
 800806c:	4b11      	ldr	r3, [pc, #68]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 800806e:	7b1b      	ldrb	r3, [r3, #12]
 8008070:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8008074:	b2db      	uxtb	r3, r3
 8008076:	623b      	str	r3, [r7, #32]
 8008078:	e046      	b.n	8008108 <SFDP_BuildGenericDriver+0xb08>
    }
    else if ((ClockOut >= CLOCK_166MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle != 0u))
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	4a0f      	ldr	r2, [pc, #60]	@ (80080bc <SFDP_BuildGenericDriver+0xabc>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d91e      	bls.n	80080c0 <SFDP_BuildGenericDriver+0xac0>
 8008082:	4b0c      	ldr	r3, [pc, #48]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 8008084:	7cdb      	ldrb	r3, [r3, #19]
 8008086:	f023 0307 	bic.w	r3, r3, #7
 800808a:	b2db      	uxtb	r3, r3
 800808c:	2b00      	cmp	r3, #0
 800808e:	d017      	beq.n	80080c0 <SFDP_BuildGenericDriver+0xac0>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle;
 8008090:	4b08      	ldr	r3, [pc, #32]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 8008092:	7cdb      	ldrb	r3, [r3, #19]
 8008094:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8008098:	b2db      	uxtb	r3, r3
 800809a:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_ConfigPattern;
 800809c:	4b05      	ldr	r3, [pc, #20]	@ (80080b4 <SFDP_BuildGenericDriver+0xab4>)
 800809e:	8a5b      	ldrh	r3, [r3, #18]
 80080a0:	f3c3 1384 	ubfx	r3, r3, #6, #5
 80080a4:	b2db      	uxtb	r3, r3
 80080a6:	623b      	str	r3, [r7, #32]
 80080a8:	e02e      	b.n	8008108 <SFDP_BuildGenericDriver+0xb08>
 80080aa:	bf00      	nop
 80080ac:	240001ec 	.word	0x240001ec
 80080b0:	2400024c 	.word	0x2400024c
 80080b4:	24000254 	.word	0x24000254
 80080b8:	0bebc1ff 	.word	0x0bebc1ff
 80080bc:	09e4f57f 	.word	0x09e4f57f
    }
    else if ((ClockOut >= CLOCK_133MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle != 0u))
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	4a27      	ldr	r2, [pc, #156]	@ (8008160 <SFDP_BuildGenericDriver+0xb60>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d913      	bls.n	80080f0 <SFDP_BuildGenericDriver+0xaf0>
 80080c8:	4b26      	ldr	r3, [pc, #152]	@ (8008164 <SFDP_BuildGenericDriver+0xb64>)
 80080ca:	7c9b      	ldrb	r3, [r3, #18]
 80080cc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00c      	beq.n	80080f0 <SFDP_BuildGenericDriver+0xaf0>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle;
 80080d6:	4b23      	ldr	r3, [pc, #140]	@ (8008164 <SFDP_BuildGenericDriver+0xb64>)
 80080d8:	7c9b      	ldrb	r3, [r3, #18]
 80080da:	f3c3 0344 	ubfx	r3, r3, #1, #5
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_ConfigPattern;
 80080e2:	4b20      	ldr	r3, [pc, #128]	@ (8008164 <SFDP_BuildGenericDriver+0xb64>)
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	f3c3 3304 	ubfx	r3, r3, #12, #5
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	623b      	str	r3, [r7, #32]
 80080ee:	e00b      	b.n	8008108 <SFDP_BuildGenericDriver+0xb08>
    }
    else /* if (ClockOut =< 100Mhz) */
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_DummyCycle;
 80080f0:	4b1c      	ldr	r3, [pc, #112]	@ (8008164 <SFDP_BuildGenericDriver+0xb64>)
 80080f2:	8a1b      	ldrh	r3, [r3, #16]
 80080f4:	f3c3 13c4 	ubfx	r3, r3, #7, #5
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_ConfigPattern;
 80080fc:	4b19      	ldr	r3, [pc, #100]	@ (8008164 <SFDP_BuildGenericDriver+0xb64>)
 80080fe:	7c1b      	ldrb	r3, [r3, #16]
 8008100:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8008104:	b2db      	uxtb	r3, r3
 8008106:	623b      	str	r3, [r7, #32]
    }
    
    /* Write the dummy cycle value in the configuration register using information coming from SCCR Map */
    if((0u != (Object->sfpd_private.Sfdp_table_mask & (uint32_t)SFPD_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800810e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008112:	2b00      	cmp	r3, #0
 8008114:	d017      	beq.n	8008146 <SFDP_BuildGenericDriver+0xb46>
	  && (0u != JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable))
 8008116:	4b14      	ldr	r3, [pc, #80]	@ (8008168 <SFDP_BuildGenericDriver+0xb68>)
 8008118:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800811c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008120:	b2db      	uxtb	r3, r3
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00f      	beq.n	8008146 <SFDP_BuildGenericDriver+0xb46>
    {
      /* Update the frequence with MaxFreqMhz information */
      if( sfpd_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
 8008126:	6a39      	ldr	r1, [r7, #32]
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	f000 fa5d 	bl	80085e8 <sfpd_set_dummycycle>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d10f      	bne.n	8008154 <SFDP_BuildGenericDriver+0xb54>
      {
        /* Set the dummy cycle corresponding */
        (void)SAL_XSPI_MemoryConfig(&Object->sfpd_private.SALObject, PARAM_DUMMY_CYCLES, (void*)&dummyCycles);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	3308      	adds	r3, #8
 8008138:	f107 0214 	add.w	r2, r7, #20
 800813c:	2101      	movs	r1, #1
 800813e:	4618      	mov	r0, r3
 8008140:	f7fe fae8 	bl	8006714 <SAL_XSPI_MemoryConfig>
      if( sfpd_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
 8008144:	e006      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
      }
    }
    else
    {
      retr = EXTMEM_SFDP_ERROR_CONFIGDUMMY;
 8008146:	230e      	movs	r3, #14
 8008148:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
 800814c:	e002      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
          goto error;
 800814e:	bf00      	nop
 8008150:	e000      	b.n	8008154 <SFDP_BuildGenericDriver+0xb54>
    }
  }

error :
 8008152:	bf00      	nop
  return retr;
 8008154:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008158:	4618      	mov	r0, r3
 800815a:	3728      	adds	r7, #40	@ 0x28
 800815c:	46bd      	mov	sp, r7
 800815e:	bdb0      	pop	{r4, r5, r7, pc}
 8008160:	07ed6b3f 	.word	0x07ed6b3f
 8008164:	24000254 	.word	0x24000254
 8008168:	2400026c 	.word	0x2400026c

0800816c <driver_check_FlagBUSY>:


EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef driver_check_FlagBUSY(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject, uint32_t Timeout)
{
 800816c:	b5b0      	push	{r4, r5, r7, lr}
 800816e:	b086      	sub	sp, #24
 8008170:	af02      	add	r7, sp, #8
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUSY;
 8008176:	23fb      	movs	r3, #251	@ 0xfb
 8008178:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR((uint8_t *)__func__)
  if (0u != SFDPObject->sfpd_private.DriverInfo.ReadWIPCommand)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8008180:	2b00      	cmp	r3, #0
 8008182:	d026      	beq.n	80081d2 <driver_check_FlagBUSY+0x66>
  {
    /* check if the busy flag is enabled */
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfpd_private.SALObject,
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f103 0008 	add.w	r0, r3, #8
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f893 106c 	ldrb.w	r1, [r3, #108]	@ 0x6c
                                               SFDPObject->sfpd_private.DriverInfo.ReadWIPCommand,
                                               SFDPObject->sfpd_private.DriverInfo.WIPAddress,
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f893 306f 	ldrb.w	r3, [r3, #111]	@ 0x6f
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfpd_private.SALObject,
 8008196:	461d      	mov	r5, r3
                                               SFDPObject->sfpd_private.DriverInfo.WIPBusyPolarity << SFDPObject->sfpd_private.DriverInfo.WIPPosition,
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800819e:	461a      	mov	r2, r3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 80081a6:	fa02 f303 	lsl.w	r3, r2, r3
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfpd_private.SALObject,
 80081aa:	b2dc      	uxtb	r4, r3
                                               1u << SFDPObject->sfpd_private.DriverInfo.WIPPosition,
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 80081b2:	461a      	mov	r2, r3
 80081b4:	2301      	movs	r3, #1
 80081b6:	4093      	lsls	r3, r2
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfpd_private.SALObject,
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	683a      	ldr	r2, [r7, #0]
 80081bc:	9201      	str	r2, [sp, #4]
 80081be:	9300      	str	r3, [sp, #0]
 80081c0:	4623      	mov	r3, r4
 80081c2:	462a      	mov	r2, r5
 80081c4:	f7fe fe4d 	bl	8006e62 <SAL_XSPI_CheckStatusRegister>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d101      	bne.n	80081d2 <driver_check_FlagBUSY+0x66>
                                               Timeout))
    {
      retr = EXTMEM_DRIVER_NOR_SFDP_OK;
 80081ce:	2300      	movs	r3, #0
 80081d0:	73fb      	strb	r3, [r7, #15]
    }
  }
  return retr;
 80081d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3710      	adds	r7, #16
 80081da:	46bd      	mov	sp, r7
 80081dc:	bdb0      	pop	{r4, r5, r7, pc}
	...

080081e0 <sfdp_getfrequencevalue>:
 * @brief this function returns the frequence corresponding to a frequecy
 * @param BitField bit field value
 * @return frequency value
 */
uint32_t sfdp_getfrequencevalue(uint32_t BitField)
{
 80081e0:	b4b0      	push	{r4, r5, r7}
 80081e2:	b08b      	sub	sp, #44	@ 0x2c
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  const uint16_t freqMhz_table[] = { 0x0, 33, 50, 66, 80, 100, 133, 166, 200, 250, 266, 333, 400 };
 80081e8:	4b0e      	ldr	r3, [pc, #56]	@ (8008224 <sfdp_getfrequencevalue+0x44>)
 80081ea:	f107 040c 	add.w	r4, r7, #12
 80081ee:	461d      	mov	r5, r3
 80081f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80081f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80081f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80081f8:	c403      	stmia	r4!, {r0, r1}
 80081fa:	8022      	strh	r2, [r4, #0]
  SFDP_DEBUG_STR(__func__);

  if (BitField < 0b1010u)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2b09      	cmp	r3, #9
 8008200:	d80a      	bhi.n	8008218 <sfdp_getfrequencevalue+0x38>
  {
    return (uint32_t)freqMhz_table[BitField]* 1000000u;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	005b      	lsls	r3, r3, #1
 8008206:	3328      	adds	r3, #40	@ 0x28
 8008208:	443b      	add	r3, r7
 800820a:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 800820e:	461a      	mov	r2, r3
 8008210:	4b05      	ldr	r3, [pc, #20]	@ (8008228 <sfdp_getfrequencevalue+0x48>)
 8008212:	fb02 f303 	mul.w	r3, r2, r3
 8008216:	e000      	b.n	800821a <sfdp_getfrequencevalue+0x3a>
  }
  return 0; /* the max frequency is unknown */
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	372c      	adds	r7, #44	@ 0x2c
 800821e:	46bd      	mov	sp, r7
 8008220:	bcb0      	pop	{r4, r5, r7}
 8008222:	4770      	bx	lr
 8008224:	08008c98 	.word	0x08008c98
 8008228:	000f4240 	.word	0x000f4240

0800822c <sfdp_get_paraminfo>:
 * @param sfdp_adress address of the SFDP table
 * @param sfdp_param_info pointer on parameter info
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef sfdp_get_paraminfo(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t sfdp_adress, SFDP_ParameterTableTypeDef *Param_info)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b088      	sub	sp, #32
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 8008238:	2300      	movs	r3, #0
 800823a:	77fb      	strb	r3, [r7, #31]
  SFDP_ParameterHeaderTypeDef sfdp_param_header = {0};
 800823c:	f107 0314 	add.w	r3, r7, #20
 8008240:	2200      	movs	r2, #0
 8008242:	601a      	str	r2, [r3, #0]
 8008244:	605a      	str	r2, [r3, #4]
  SFDP_DEBUG_STR(__func__);

  /* send the SFDP command to read the header */
  if(HAL_OK != SAL_XSPI_GetSFDP(&Object->sfpd_private.SALObject, sfdp_adress, 
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f103 0008 	add.w	r0, r3, #8
 800824c:	f107 0214 	add.w	r2, r7, #20
 8008250:	2308      	movs	r3, #8
 8008252:	68b9      	ldr	r1, [r7, #8]
 8008254:	f7fe fbb0 	bl	80069b8 <SAL_XSPI_GetSFDP>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <sfdp_get_paraminfo+0x38>
                                (uint8_t*)&sfdp_param_header, SFDP_PARAM_HEADER_SIZE))
  {
    retr = EXTMEM_SFDP_ERROR_SFPDREAD;
 800825e:	2303      	movs	r3, #3
 8008260:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008262:	e0d1      	b.n	8008408 <sfdp_get_paraminfo+0x1dc>
  }

  Param_info->type = SFPD_PARAMID_UNKNOWN;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	601a      	str	r2, [r3, #0]
  Param_info->size = sfdp_param_header.Length ;
 800826a:	7dfa      	ldrb	r2, [r7, #23]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	721a      	strb	r2, [r3, #8]
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
 8008270:	7ebb      	ldrb	r3, [r7, #26]
 8008272:	041a      	lsls	r2, r3, #16
                        |((uint32_t)sfdp_param_header.TableAddressPointer[1u] << 8u)
 8008274:	7e7b      	ldrb	r3, [r7, #25]
 8008276:	021b      	lsls	r3, r3, #8
 8008278:	4313      	orrs	r3, r2
                        |((uint32_t)sfdp_param_header.TableAddressPointer[0u]));
 800827a:	7e3a      	ldrb	r2, [r7, #24]
 800827c:	431a      	orrs	r2, r3
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	605a      	str	r2, [r3, #4]

  if ((sfdp_param_header.ID_msb > 0x00u) && (sfdp_param_header.ID_msb < 0x80u))
 8008282:	7efb      	ldrb	r3, [r7, #27]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d010      	beq.n	80082aa <sfdp_get_paraminfo+0x7e>
 8008288:	7efb      	ldrb	r3, [r7, #27]
 800828a:	b25b      	sxtb	r3, r3
 800828c:	2b00      	cmp	r3, #0
 800828e:	db0c      	blt.n	80082aa <sfdp_get_paraminfo+0x7e>
  {
    if ((sfdp_param_header.ID_msb & 0x01u) == 0x01u)
 8008290:	7efb      	ldrb	r3, [r7, #27]
 8008292:	f003 0301 	and.w	r3, r3, #1
 8008296:	2b00      	cmp	r3, #0
 8008298:	d003      	beq.n	80082a2 <sfdp_get_paraminfo+0x76>
    {
      Param_info->type = SFPD_PARAMID_VENDOR;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2201      	movs	r2, #1
 800829e:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_msb & 0x01u) == 0x01u)
 80082a0:	e0b2      	b.n	8008408 <sfdp_get_paraminfo+0x1dc>
      SFDP_DEBUG_STR("-> type SFPD_PARAMID_VENDOR");
    }
    else
    {
      Param_info->type = SFPD_PARAMID_FUNCTION_VENDOR;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2202      	movs	r2, #2
 80082a6:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_msb & 0x01u) == 0x01u)
 80082a8:	e0ae      	b.n	8008408 <sfdp_get_paraminfo+0x1dc>
      SFDP_DEBUG_STR("-> type SFPD_PARAMID_FUNCTION_VENDOR");
    }
  }
  else
  {
    if((sfdp_param_header.ID_lsb & 0x01u) == 0x00u)
 80082aa:	7d3b      	ldrb	r3, [r7, #20]
 80082ac:	f003 0301 	and.w	r3, r3, #1
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d102      	bne.n	80082ba <sfdp_get_paraminfo+0x8e>
    {
      Param_info->type = SFPD_PARAMID_FUNCTION_JEDEC;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2204      	movs	r2, #4
 80082b8:	601a      	str	r2, [r3, #0]
      SFDP_DEBUG_STR("-> type SFPD_PARAMID_FUNCTION_JEDEC");
    }

    if((0xFFu == sfdp_param_header.ID_msb))
 80082ba:	7efb      	ldrb	r3, [r7, #27]
 80082bc:	2bff      	cmp	r3, #255	@ 0xff
 80082be:	f040 80a2 	bne.w	8008406 <sfdp_get_paraminfo+0x1da>
    {
      switch(sfdp_param_header.ID_lsb)
 80082c2:	7d3b      	ldrb	r3, [r7, #20]
 80082c4:	2b0f      	cmp	r3, #15
 80082c6:	dc4b      	bgt.n	8008360 <sfdp_get_paraminfo+0x134>
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	da23      	bge.n	8008314 <sfdp_get_paraminfo+0xe8>
        Param_info->type = SFPD_PARAMID_RESERVED;
        SFDP_DEBUG_STR("-> info SFPD_PARAMID_RESERVED");
        break;
      default :
        SFDP_DEBUG_STR("-> info SFPD_PARAMID_????");
        break;
 80082cc:	e09a      	b.n	8008404 <sfdp_get_paraminfo+0x1d8>
      switch(sfdp_param_header.ID_lsb)
 80082ce:	3b81      	subs	r3, #129	@ 0x81
 80082d0:	2b0d      	cmp	r3, #13
 80082d2:	f200 8097 	bhi.w	8008404 <sfdp_get_paraminfo+0x1d8>
 80082d6:	a201      	add	r2, pc, #4	@ (adr r2, 80082dc <sfdp_get_paraminfo+0xb0>)
 80082d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082dc:	08008381 	.word	0x08008381
 80082e0:	08008405 	.word	0x08008405
 80082e4:	08008405 	.word	0x08008405
 80082e8:	08008391 	.word	0x08008391
 80082ec:	08008405 	.word	0x08008405
 80082f0:	08008405 	.word	0x08008405
 80082f4:	080083ab 	.word	0x080083ab
 80082f8:	080083b5 	.word	0x080083b5
 80082fc:	08008405 	.word	0x08008405
 8008300:	08008405 	.word	0x08008405
 8008304:	080083d3 	.word	0x080083d3
 8008308:	08008405 	.word	0x08008405
 800830c:	080083e7 	.word	0x080083e7
 8008310:	080083f1 	.word	0x080083f1
 8008314:	2b0f      	cmp	r3, #15
 8008316:	d875      	bhi.n	8008404 <sfdp_get_paraminfo+0x1d8>
 8008318:	a201      	add	r2, pc, #4	@ (adr r2, 8008320 <sfdp_get_paraminfo+0xf4>)
 800831a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800831e:	bf00      	nop
 8008320:	0800836b 	.word	0x0800836b
 8008324:	08008405 	.word	0x08008405
 8008328:	08008405 	.word	0x08008405
 800832c:	08008389 	.word	0x08008389
 8008330:	08008405 	.word	0x08008405
 8008334:	08008399 	.word	0x08008399
 8008338:	080083a1 	.word	0x080083a1
 800833c:	08008405 	.word	0x08008405
 8008340:	08008405 	.word	0x08008405
 8008344:	080083bf 	.word	0x080083bf
 8008348:	080083c9 	.word	0x080083c9
 800834c:	08008405 	.word	0x08008405
 8008350:	080083dd 	.word	0x080083dd
 8008354:	08008405 	.word	0x08008405
 8008358:	08008405 	.word	0x08008405
 800835c:	080083fb 	.word	0x080083fb
 8008360:	2b8e      	cmp	r3, #142	@ 0x8e
 8008362:	dc4f      	bgt.n	8008404 <sfdp_get_paraminfo+0x1d8>
 8008364:	2b81      	cmp	r3, #129	@ 0x81
 8008366:	dab2      	bge.n	80082ce <sfdp_get_paraminfo+0xa2>
        break;
 8008368:	e04c      	b.n	8008404 <sfdp_get_paraminfo+0x1d8>
        Param_info->type = SFPD_PARAMID_BASIC_SPIPROTOCOL;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2208      	movs	r2, #8
 800836e:	601a      	str	r2, [r3, #0]
        Param_info->size = ((sfdp_param_header.Length ) < SFPD_PARAMS_BASIC_TABLE_DEFAULTSIZE) ? SFPD_PARAMS_BASIC_TABLE_DEFAULTSIZE : sfdp_param_header.Length;
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	2b10      	cmp	r3, #16
 8008374:	bf38      	it	cc
 8008376:	2310      	movcc	r3, #16
 8008378:	b2da      	uxtb	r2, r3
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	721a      	strb	r2, [r3, #8]
        break;
 800837e:	e042      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_SECTORMAP;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2210      	movs	r2, #16
 8008384:	601a      	str	r2, [r3, #0]
        break;
 8008386:	e03e      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_RPMC;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2220      	movs	r2, #32
 800838c:	601a      	str	r2, [r3, #0]
        break;
 800838e:	e03a      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_4BYTE_ADDRESS_INSTRUCTION;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2240      	movs	r2, #64	@ 0x40
 8008394:	601a      	str	r2, [r3, #0]
        break;
 8008396:	e036      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_XSPI_V1_0;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2280      	movs	r2, #128	@ 0x80
 800839c:	601a      	str	r2, [r3, #0]
        break;
 800839e:	e032      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_XSPI_V2_0;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80083a6:	601a      	str	r2, [r3, #0]
        break;
 80083a8:	e02d      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083b0:	601a      	str	r2, [r3, #0]
        break;
 80083b2:	e028      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP_MULTICHIP;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80083ba:	601a      	str	r2, [r3, #0]
        break;
 80083bc:	e023      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_STATUS_CONTROL_CONFIG_XSPI_V2_0;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083c4:	601a      	str	r2, [r3, #0]
        break;
 80083c6:	e01e      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_OCTAL_DDR;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80083ce:	601a      	str	r2, [r3, #0]
        break;
 80083d0:	e019      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_MSPT;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80083d8:	601a      	str	r2, [r3, #0]
        break;
 80083da:	e014      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_X4QUAD_DS;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80083e2:	601a      	str	r2, [r3, #0]
        break;
 80083e4:	e00f      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_QUAD_DDR;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80083ec:	601a      	str	r2, [r3, #0]
        break;
 80083ee:	e00a      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_SECURE_PACKET_READ_WRITE;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80083f6:	601a      	str	r2, [r3, #0]
        break;
 80083f8:	e005      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        Param_info->type = SFPD_PARAMID_RESERVED;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8008400:	601a      	str	r2, [r3, #0]
        break;
 8008402:	e000      	b.n	8008406 <sfdp_get_paraminfo+0x1da>
        break;
 8008404:	bf00      	nop
    {
      SFDP_DEBUG_STR("-> the table is not conform to JEDEC standard");
    }
  }
  
error:
 8008406:	bf00      	nop
  return retr;
 8008408:	7ffb      	ldrb	r3, [r7, #31]
}
 800840a:	4618      	mov	r0, r3
 800840c:	3720      	adds	r7, #32
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop

08008414 <sfpd_enter_octal_mode>:
 * @brief this function executes the octal DDR table to enter octal DDR mode
 * @param Object memory Object
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef sfpd_enter_octal_mode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 8008414:	b590      	push	{r4, r7, lr}
 8008416:	b085      	sub	sp, #20
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 800841c:	2300      	movs	r3, #0
 800841e:	73fb      	strb	r3, [r7, #15]
  uint8_t data[7];
  SFDP_DEBUG_STR(__func__);
  /* D1-D2 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D1.LenghtCommand)
 8008420:	4b70      	ldr	r3, [pc, #448]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008422:	78db      	ldrb	r3, [r3, #3]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d032      	beq.n	800848e <sfpd_enter_octal_mode+0x7a>
  {
     data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte1CommandSequence;
 8008428:	4b6e      	ldr	r3, [pc, #440]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800842a:	789b      	ldrb	r3, [r3, #2]
 800842c:	723b      	strb	r3, [r7, #8]
     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte2CommandSequence;
 800842e:	4b6d      	ldr	r3, [pc, #436]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008430:	785b      	ldrb	r3, [r3, #1]
 8008432:	727b      	strb	r3, [r7, #9]
     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte3CommandSequence;
 8008434:	4b6b      	ldr	r3, [pc, #428]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008436:	781b      	ldrb	r3, [r3, #0]
 8008438:	72bb      	strb	r3, [r7, #10]
     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte4CommandSequence;
 800843a:	4b6a      	ldr	r3, [pc, #424]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800843c:	79db      	ldrb	r3, [r3, #7]
 800843e:	72fb      	strb	r3, [r7, #11]
     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte5CommandSequence;
 8008440:	4b68      	ldr	r3, [pc, #416]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008442:	799b      	ldrb	r3, [r3, #6]
 8008444:	733b      	strb	r3, [r7, #12]
     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte6CommandSequence;
 8008446:	4b67      	ldr	r3, [pc, #412]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008448:	795b      	ldrb	r3, [r3, #5]
 800844a:	737b      	strb	r3, [r7, #13]
     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte7CommandSequence;
 800844c:	4b65      	ldr	r3, [pc, #404]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800844e:	791b      	ldrb	r3, [r3, #4]
 8008450:	73bb      	strb	r3, [r7, #14]

     if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, data[0], &data[1],
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f103 0008 	add.w	r0, r3, #8
 8008458:	7a39      	ldrb	r1, [r7, #8]
                                        (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D1.LenghtCommand - 1u)))
 800845a:	4b62      	ldr	r3, [pc, #392]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800845c:	78db      	ldrb	r3, [r3, #3]
     if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, data[0], &data[1],
 800845e:	3b01      	subs	r3, #1
 8008460:	b29c      	uxth	r4, r3
 8008462:	f107 0308 	add.w	r3, r7, #8
 8008466:	1c5a      	adds	r2, r3, #1
 8008468:	4623      	mov	r3, r4
 800846a:	f7fe fc05 	bl	8006c78 <SAL_XSPI_CommandSendData>
 800846e:	4603      	mov	r3, r0
 8008470:	2b00      	cmp	r3, #0
 8008472:	d002      	beq.n	800847a <sfpd_enter_octal_mode+0x66>
     {
       retr = EXTMEM_SFDP_ERROR_OCTALMODE;
 8008474:	230b      	movs	r3, #11
 8008476:	73fb      	strb	r3, [r7, #15]
       goto error;
 8008478:	e0af      	b.n	80085da <sfpd_enter_octal_mode+0x1c6>
     }

    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 800847a:	2164      	movs	r1, #100	@ 0x64
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f7ff fe75 	bl	800816c <driver_check_FlagBUSY>
 8008482:	4603      	mov	r3, r0
 8008484:	2b00      	cmp	r3, #0
 8008486:	d002      	beq.n	800848e <sfpd_enter_octal_mode+0x7a>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008488:	230c      	movs	r3, #12
 800848a:	73fb      	strb	r3, [r7, #15]
      goto error;
 800848c:	e0a5      	b.n	80085da <sfpd_enter_octal_mode+0x1c6>
    }
  }
  
  /* D3-D4 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D3.LenghtCommand)
 800848e:	4b55      	ldr	r3, [pc, #340]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008490:	7adb      	ldrb	r3, [r3, #11]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d032      	beq.n	80084fc <sfpd_enter_octal_mode+0xe8>
  {
     data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte1CommandSequence;
 8008496:	4b53      	ldr	r3, [pc, #332]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008498:	7a9b      	ldrb	r3, [r3, #10]
 800849a:	723b      	strb	r3, [r7, #8]
     data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte2CommandSequence;
 800849c:	4b51      	ldr	r3, [pc, #324]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800849e:	7a5b      	ldrb	r3, [r3, #9]
 80084a0:	727b      	strb	r3, [r7, #9]
     data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte3CommandSequence;
 80084a2:	4b50      	ldr	r3, [pc, #320]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 80084a4:	7a1b      	ldrb	r3, [r3, #8]
 80084a6:	72bb      	strb	r3, [r7, #10]
     data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte4CommandSequence;
 80084a8:	4b4e      	ldr	r3, [pc, #312]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 80084aa:	7bdb      	ldrb	r3, [r3, #15]
 80084ac:	72fb      	strb	r3, [r7, #11]
     data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte5CommandSequence;
 80084ae:	4b4d      	ldr	r3, [pc, #308]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 80084b0:	7b9b      	ldrb	r3, [r3, #14]
 80084b2:	733b      	strb	r3, [r7, #12]
     data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte6CommandSequence;
 80084b4:	4b4b      	ldr	r3, [pc, #300]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 80084b6:	7b5b      	ldrb	r3, [r3, #13]
 80084b8:	737b      	strb	r3, [r7, #13]
     data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte7CommandSequence;
 80084ba:	4b4a      	ldr	r3, [pc, #296]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 80084bc:	7b1b      	ldrb	r3, [r3, #12]
 80084be:	73bb      	strb	r3, [r7, #14]

     if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, data[0], &data[1],
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f103 0008 	add.w	r0, r3, #8
 80084c6:	7a39      	ldrb	r1, [r7, #8]
                                            (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D3.LenghtCommand - 1u)))
 80084c8:	4b46      	ldr	r3, [pc, #280]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 80084ca:	7adb      	ldrb	r3, [r3, #11]
     if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, data[0], &data[1],
 80084cc:	3b01      	subs	r3, #1
 80084ce:	b29c      	uxth	r4, r3
 80084d0:	f107 0308 	add.w	r3, r7, #8
 80084d4:	1c5a      	adds	r2, r3, #1
 80084d6:	4623      	mov	r3, r4
 80084d8:	f7fe fbce 	bl	8006c78 <SAL_XSPI_CommandSendData>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d002      	beq.n	80084e8 <sfpd_enter_octal_mode+0xd4>
     {
       retr = EXTMEM_SFDP_ERROR_OCTALMODE;
 80084e2:	230b      	movs	r3, #11
 80084e4:	73fb      	strb	r3, [r7, #15]
       goto error;
 80084e6:	e078      	b.n	80085da <sfpd_enter_octal_mode+0x1c6>
     }
     
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 80084e8:	2164      	movs	r1, #100	@ 0x64
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7ff fe3e 	bl	800816c <driver_check_FlagBUSY>
 80084f0:	4603      	mov	r3, r0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d002      	beq.n	80084fc <sfpd_enter_octal_mode+0xe8>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 80084f6:	230c      	movs	r3, #12
 80084f8:	73fb      	strb	r3, [r7, #15]
      goto error;
 80084fa:	e06e      	b.n	80085da <sfpd_enter_octal_mode+0x1c6>
    }
  }

  /* D5-D6 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D5.LenghtCommand)
 80084fc:	4b39      	ldr	r3, [pc, #228]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 80084fe:	7cdb      	ldrb	r3, [r3, #19]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d032      	beq.n	800856a <sfpd_enter_octal_mode+0x156>
  {
    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte1CommandSequence;
 8008504:	4b37      	ldr	r3, [pc, #220]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008506:	7c9b      	ldrb	r3, [r3, #18]
 8008508:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte2CommandSequence;
 800850a:	4b36      	ldr	r3, [pc, #216]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800850c:	7c5b      	ldrb	r3, [r3, #17]
 800850e:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte3CommandSequence;
 8008510:	4b34      	ldr	r3, [pc, #208]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008512:	7c1b      	ldrb	r3, [r3, #16]
 8008514:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte4CommandSequence;
 8008516:	4b33      	ldr	r3, [pc, #204]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008518:	7ddb      	ldrb	r3, [r3, #23]
 800851a:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte5CommandSequence;
 800851c:	4b31      	ldr	r3, [pc, #196]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800851e:	7d9b      	ldrb	r3, [r3, #22]
 8008520:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte6CommandSequence;
 8008522:	4b30      	ldr	r3, [pc, #192]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008524:	7d5b      	ldrb	r3, [r3, #21]
 8008526:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte7CommandSequence;
 8008528:	4b2e      	ldr	r3, [pc, #184]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800852a:	7d1b      	ldrb	r3, [r3, #20]
 800852c:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, data[0], &data[1],
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f103 0008 	add.w	r0, r3, #8
 8008534:	7a39      	ldrb	r1, [r7, #8]
                                       (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D5.LenghtCommand - 1u)))
 8008536:	4b2b      	ldr	r3, [pc, #172]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008538:	7cdb      	ldrb	r3, [r3, #19]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, data[0], &data[1],
 800853a:	3b01      	subs	r3, #1
 800853c:	b29c      	uxth	r4, r3
 800853e:	f107 0308 	add.w	r3, r7, #8
 8008542:	1c5a      	adds	r2, r3, #1
 8008544:	4623      	mov	r3, r4
 8008546:	f7fe fb97 	bl	8006c78 <SAL_XSPI_CommandSendData>
 800854a:	4603      	mov	r3, r0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d002      	beq.n	8008556 <sfpd_enter_octal_mode+0x142>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
 8008550:	230b      	movs	r3, #11
 8008552:	73fb      	strb	r3, [r7, #15]
      goto error;
 8008554:	e041      	b.n	80085da <sfpd_enter_octal_mode+0x1c6>
    }

     /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 8008556:	2164      	movs	r1, #100	@ 0x64
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f7ff fe07 	bl	800816c <driver_check_FlagBUSY>
 800855e:	4603      	mov	r3, r0
 8008560:	2b00      	cmp	r3, #0
 8008562:	d002      	beq.n	800856a <sfpd_enter_octal_mode+0x156>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008564:	230c      	movs	r3, #12
 8008566:	73fb      	strb	r3, [r7, #15]
      goto error;
 8008568:	e037      	b.n	80085da <sfpd_enter_octal_mode+0x1c6>
    }
  }

  /* D7-D8 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D7.LenghtCommand)
 800856a:	4b1e      	ldr	r3, [pc, #120]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800856c:	7edb      	ldrb	r3, [r3, #27]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d032      	beq.n	80085d8 <sfpd_enter_octal_mode+0x1c4>
  {
    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte1CommandSequence;
 8008572:	4b1c      	ldr	r3, [pc, #112]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008574:	7e9b      	ldrb	r3, [r3, #26]
 8008576:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte2CommandSequence;
 8008578:	4b1a      	ldr	r3, [pc, #104]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800857a:	7e5b      	ldrb	r3, [r3, #25]
 800857c:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte3CommandSequence;
 800857e:	4b19      	ldr	r3, [pc, #100]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008580:	7e1b      	ldrb	r3, [r3, #24]
 8008582:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte4CommandSequence;
 8008584:	4b17      	ldr	r3, [pc, #92]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008586:	7fdb      	ldrb	r3, [r3, #31]
 8008588:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte5CommandSequence;
 800858a:	4b16      	ldr	r3, [pc, #88]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 800858c:	7f9b      	ldrb	r3, [r3, #30]
 800858e:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte6CommandSequence;
 8008590:	4b14      	ldr	r3, [pc, #80]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008592:	7f5b      	ldrb	r3, [r3, #29]
 8008594:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte7CommandSequence;
 8008596:	4b13      	ldr	r3, [pc, #76]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 8008598:	7f1b      	ldrb	r3, [r3, #28]
 800859a:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, data[0], &data[1],
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f103 0008 	add.w	r0, r3, #8
 80085a2:	7a39      	ldrb	r1, [r7, #8]
                                       (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D7.LenghtCommand - 1u)))
 80085a4:	4b0f      	ldr	r3, [pc, #60]	@ (80085e4 <sfpd_enter_octal_mode+0x1d0>)
 80085a6:	7edb      	ldrb	r3, [r3, #27]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, data[0], &data[1],
 80085a8:	3b01      	subs	r3, #1
 80085aa:	b29c      	uxth	r4, r3
 80085ac:	f107 0308 	add.w	r3, r7, #8
 80085b0:	1c5a      	adds	r2, r3, #1
 80085b2:	4623      	mov	r3, r4
 80085b4:	f7fe fb60 	bl	8006c78 <SAL_XSPI_CommandSendData>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d002      	beq.n	80085c4 <sfpd_enter_octal_mode+0x1b0>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
 80085be:	230b      	movs	r3, #11
 80085c0:	73fb      	strb	r3, [r7, #15]
      goto error;
 80085c2:	e00a      	b.n	80085da <sfpd_enter_octal_mode+0x1c6>
    }

    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 80085c4:	2164      	movs	r1, #100	@ 0x64
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f7ff fdd0 	bl	800816c <driver_check_FlagBUSY>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d002      	beq.n	80085d8 <sfpd_enter_octal_mode+0x1c4>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 80085d2:	230c      	movs	r3, #12
 80085d4:	73fb      	strb	r3, [r7, #15]
      goto error;
 80085d6:	e000      	b.n	80085da <sfpd_enter_octal_mode+0x1c6>
    }
  }

error:
 80085d8:	bf00      	nop
  return retr;
 80085da:	7bfb      	ldrb	r3, [r7, #15]
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3714      	adds	r7, #20
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd90      	pop	{r4, r7, pc}
 80085e4:	240002dc 	.word	0x240002dc

080085e8 <sfpd_set_dummycycle>:
 * @brief this function writes the config register to set dummy cycle
 * @param Object memory Object
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef sfpd_set_dummycycle(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t DummyValue)
{
 80085e8:	b5b0      	push	{r4, r5, r7, lr}
 80085ea:	b088      	sub	sp, #32
 80085ec:	af02      	add	r7, sp, #8
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
const uint8_t MaskWaitStateValue[4] = { 0x3u, 0x7u, 0xFu, 0x1Fu };
 80085f2:	4b6d      	ldr	r3, [pc, #436]	@ (80087a8 <sfpd_set_dummycycle+0x1c0>)
 80085f4:	60fb      	str	r3, [r7, #12]
SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 80085f6:	2300      	movs	r3, #0
 80085f8:	75fb      	strb	r3, [r7, #23]
uint8_t localValue[2] = { 0 };
 80085fa:	2300      	movs	r3, #0
 80085fc:	813b      	strh	r3, [r7, #8]
uint32_t Address;

  if((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
 80085fe:	4b6b      	ldr	r3, [pc, #428]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 8008600:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008604:	f003 0310 	and.w	r3, r3, #16
 8008608:	b2db      	uxtb	r3, r3
 800860a:	2b00      	cmp	r3, #0
 800860c:	d10a      	bne.n	8008624 <sfpd_set_dummycycle+0x3c>
    (JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable == 1u))
 800860e:	4b67      	ldr	r3, [pc, #412]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 8008610:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008614:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008618:	b2db      	uxtb	r3, r3
  if((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
 800861a:	2b00      	cmp	r3, #0
 800861c:	d002      	beq.n	8008624 <sfpd_set_dummycycle+0x3c>
  {
    /* Not yet supported */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 800861e:	230c      	movs	r3, #12
 8008620:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008622:	e0bb      	b.n	800879c <sfpd_set_dummycycle+0x1b4>
  }
  
  /* Compute the Address */
  if (JEDEC_SCCR_Map.Param_DWORD.D9.LocalAddress == 1u)
 8008624:	4b61      	ldr	r3, [pc, #388]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 8008626:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800862a:	f003 0308 	and.w	r3, r3, #8
 800862e:	b2db      	uxtb	r3, r3
 8008630:	2b00      	cmp	r3, #0
 8008632:	d005      	beq.n	8008640 <sfpd_set_dummycycle+0x58>
  { 
    Address = JEDEC_SCCR_Map.Param_DWORD.D9.AdressRegisterOrModesSupported << 8;
 8008634:	4b5d      	ldr	r3, [pc, #372]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 8008636:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800863a:	021b      	lsls	r3, r3, #8
 800863c:	613b      	str	r3, [r7, #16]
 800863e:	e001      	b.n	8008644 <sfpd_set_dummycycle+0x5c>
  }
  else
  {
    /* patch no really universal */
    Address = 1; 
 8008640:	2301      	movs	r3, #1
 8008642:	613b      	str	r3, [r7, #16]
  }
    
  /* Read the configuration */
  if (HAL_OK != SAL_XSPI_CommandSendReadAddress(&Object->sfpd_private.SALObject, 
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f103 0008 	add.w	r0, r3, #8
 800864a:	4b58      	ldr	r3, [pc, #352]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 800864c:	f893 1021 	ldrb.w	r1, [r3, #33]	@ 0x21
 8008650:	f107 0308 	add.w	r3, r7, #8
 8008654:	2202      	movs	r2, #2
 8008656:	9200      	str	r2, [sp, #0]
 8008658:	693a      	ldr	r2, [r7, #16]
 800865a:	f7fe fbb5 	bl	8006dc8 <SAL_XSPI_CommandSendReadAddress>
 800865e:	4603      	mov	r3, r0
 8008660:	2b00      	cmp	r3, #0
 8008662:	d002      	beq.n	800866a <sfpd_set_dummycycle+0x82>
                   (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandReadAccess, 
                   Address, 
                   (uint8_t *)localValue, 
                   2u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008664:	230c      	movs	r3, #12
 8008666:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008668:	e098      	b.n	800879c <sfpd_set_dummycycle+0x1b4>
  }
      
  /* send command to write enable */
  if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject,
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f103 0008 	add.w	r0, r3, #8
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 8008676:	2300      	movs	r3, #0
 8008678:	2200      	movs	r2, #0
 800867a:	f7fe fafd 	bl	8006c78 <SAL_XSPI_CommandSendData>
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d002      	beq.n	800868a <sfpd_set_dummycycle+0xa2>
                                     Object->sfpd_private.DriverInfo.WriteWELCommand, NULL, 0u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008684:	230c      	movs	r3, #12
 8008686:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008688:	e088      	b.n	800879c <sfpd_set_dummycycle+0x1b4>
  }

  /* control the write enable */
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfpd_private.SALObject,
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f103 0008 	add.w	r0, r3, #8
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                            Object->sfpd_private.DriverInfo.ReadWELCommand,
                                            Object->sfpd_private.DriverInfo.WELAddress,
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfpd_private.SALObject,
 800869c:	461d      	mov	r5, r3
                                            ((Object->sfpd_private.DriverInfo.WELBusyPolarity == 0u) ? 1u: 0u) << Object->sfpd_private.DriverInfo.WELPosition,
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d101      	bne.n	80086ac <sfpd_set_dummycycle+0xc4>
 80086a8:	2301      	movs	r3, #1
 80086aa:	e000      	b.n	80086ae <sfpd_set_dummycycle+0xc6>
 80086ac:	2300      	movs	r3, #0
 80086ae:	687a      	ldr	r2, [r7, #4]
 80086b0:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
 80086b4:	4093      	lsls	r3, r2
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfpd_private.SALObject,
 80086b6:	b2da      	uxtb	r2, r3
                                            1u << Object->sfpd_private.DriverInfo.WELPosition,
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80086be:	461c      	mov	r4, r3
 80086c0:	2301      	movs	r3, #1
 80086c2:	40a3      	lsls	r3, r4
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfpd_private.SALObject,
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 80086ca:	9401      	str	r4, [sp, #4]
 80086cc:	9300      	str	r3, [sp, #0]
 80086ce:	4613      	mov	r3, r2
 80086d0:	462a      	mov	r2, r5
 80086d2:	f7fe fbc6 	bl	8006e62 <SAL_XSPI_CheckStatusRegister>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d002      	beq.n	80086e2 <sfpd_set_dummycycle+0xfa>
                                            1000))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 80086dc:	230c      	movs	r3, #12
 80086de:	75fb      	strb	r3, [r7, #23]
    goto error;
 80086e0:	e05c      	b.n	800879c <sfpd_set_dummycycle+0x1b4>
  }
    
  /* clear the value */
  localValue[0] = localValue[0] & ~(MaskWaitStateValue[JEDEC_SCCR_Map.Param_DWORD.D9.NumberBitsUsedToSetWaitStates] << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
 80086e2:	7a3b      	ldrb	r3, [r7, #8]
 80086e4:	b25a      	sxtb	r2, r3
 80086e6:	4b31      	ldr	r3, [pc, #196]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 80086e8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80086ec:	f3c3 1341 	ubfx	r3, r3, #5, #2
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	3318      	adds	r3, #24
 80086f4:	443b      	add	r3, r7
 80086f6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80086fa:	4619      	mov	r1, r3
 80086fc:	4b2b      	ldr	r3, [pc, #172]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 80086fe:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008702:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8008706:	b2db      	uxtb	r3, r3
 8008708:	fa01 f303 	lsl.w	r3, r1, r3
 800870c:	b25b      	sxtb	r3, r3
 800870e:	43db      	mvns	r3, r3
 8008710:	b25b      	sxtb	r3, r3
 8008712:	4013      	ands	r3, r2
 8008714:	b25b      	sxtb	r3, r3
 8008716:	b2db      	uxtb	r3, r3
 8008718:	723b      	strb	r3, [r7, #8]
                                    
  /* Apply the value with the mask */
  localValue[0] =  localValue[0] | (uint8_t)(DummyValue << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
 800871a:	7a3a      	ldrb	r2, [r7, #8]
 800871c:	4b23      	ldr	r3, [pc, #140]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 800871e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8008722:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8008726:	b2db      	uxtb	r3, r3
 8008728:	4619      	mov	r1, r3
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	408b      	lsls	r3, r1
 800872e:	b2db      	uxtb	r3, r3
 8008730:	4313      	orrs	r3, r2
 8008732:	b2db      	uxtb	r3, r3
 8008734:	723b      	strb	r3, [r7, #8]
  localValue[1] = localValue[0];
 8008736:	7a3b      	ldrb	r3, [r7, #8]
 8008738:	727b      	strb	r3, [r7, #9]
     
  /* Write de configuration */
  if (HAL_OK != SAL_XSPI_Write(&Object->sfpd_private.SALObject, (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandWriteAccess, Address, (uint8_t *)localValue, 2u))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f103 0008 	add.w	r0, r3, #8
 8008740:	4b1a      	ldr	r3, [pc, #104]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 8008742:	f893 1020 	ldrb.w	r1, [r3, #32]
 8008746:	f107 0308 	add.w	r3, r7, #8
 800874a:	2202      	movs	r2, #2
 800874c:	9200      	str	r2, [sp, #0]
 800874e:	693a      	ldr	r2, [r7, #16]
 8008750:	f7fe fa49 	bl	8006be6 <SAL_XSPI_Write>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d002      	beq.n	8008760 <sfpd_set_dummycycle+0x178>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 800875a:	230c      	movs	r3, #12
 800875c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800875e:	e01d      	b.n	800879c <sfpd_set_dummycycle+0x1b4>
  }

  /* wait for busy flag clear */
  if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 8008760:	2164      	movs	r1, #100	@ 0x64
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f7ff fd02 	bl	800816c <driver_check_FlagBUSY>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d002      	beq.n	8008774 <sfpd_set_dummycycle+0x18c>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 800876e:	230c      	movs	r3, #12
 8008770:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008772:	e013      	b.n	800879c <sfpd_set_dummycycle+0x1b4>
  }

  /* Read the configuration, line can be removed it is only used for debug purpose */
  if (HAL_OK != SAL_XSPI_Read(&Object->sfpd_private.SALObject, (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandReadAccess, Address, (uint8_t *)localValue, 2u))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f103 0008 	add.w	r0, r3, #8
 800877a:	4b0c      	ldr	r3, [pc, #48]	@ (80087ac <sfpd_set_dummycycle+0x1c4>)
 800877c:	f893 1021 	ldrb.w	r1, [r3, #33]	@ 0x21
 8008780:	f107 0308 	add.w	r3, r7, #8
 8008784:	2202      	movs	r2, #2
 8008786:	9200      	str	r2, [sp, #0]
 8008788:	693a      	ldr	r2, [r7, #16]
 800878a:	f7fe f9c4 	bl	8006b16 <SAL_XSPI_Read>
 800878e:	4603      	mov	r3, r0
 8008790:	2b00      	cmp	r3, #0
 8008792:	d002      	beq.n	800879a <sfpd_set_dummycycle+0x1b2>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008794:	230c      	movs	r3, #12
 8008796:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008798:	e000      	b.n	800879c <sfpd_set_dummycycle+0x1b4>
  }	
  
error :
 800879a:	bf00      	nop
  return retr;  
 800879c:	7dfb      	ldrb	r3, [r7, #23]
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3718      	adds	r7, #24
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bdb0      	pop	{r4, r5, r7, pc}
 80087a6:	bf00      	nop
 80087a8:	1f0f0703 	.word	0x1f0f0703
 80087ac:	2400026c 	.word	0x2400026c

080087b0 <JEDEC_Basic_ManageQuadEnableRequierement>:
          JEDEC_Basic.Params.Param_DWORD.D15.QuadEnableRequierment parameter
 * @param Object memory Object
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef JEDEC_Basic_ManageQuadEnableRequierement(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 80087b8:	230f      	movs	r3, #15
 80087ba:	73fb      	strb	r3, [r7, #15]
  uint8_t localValue[2];  
  
  /* switch the mode in QSPI if available */
  switch (JEDEC_Basic.Params.Param_DWORD.D15.QuadEnableRequierment & 0x7u)
 80087bc:	4b58      	ldr	r3, [pc, #352]	@ (8008920 <JEDEC_Basic_ManageQuadEnableRequierement+0x170>)
 80087be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80087c2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	2b07      	cmp	r3, #7
 80087ca:	f200 80a1 	bhi.w	8008910 <JEDEC_Basic_ManageQuadEnableRequierement+0x160>
 80087ce:	a201      	add	r2, pc, #4	@ (adr r2, 80087d4 <JEDEC_Basic_ManageQuadEnableRequierement+0x24>)
 80087d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d4:	08008911 	.word	0x08008911
 80087d8:	08008911 	.word	0x08008911
 80087dc:	080087f5 	.word	0x080087f5
 80087e0:	08008911 	.word	0x08008911
 80087e4:	08008875 	.word	0x08008875
 80087e8:	08008911 	.word	0x08008911
 80087ec:	08008911 	.word	0x08008911
 80087f0:	08008911 	.word	0x08008911
              */
    break;
  case 0x2u: {/* 010b: QE is bit 6 of status register 1. It is set via Write Status with one data byte where bit 6 is one. 
                 It is cleared via Write Status with one data byte where bit 6 is zero..*/
    /* 1 - set the write enable */
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfpd_private.SALObject, Object->sfpd_private.DriverInfo.WriteWELCommand, NULL, 0u))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f103 0008 	add.w	r0, r3, #8
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 8008800:	2300      	movs	r3, #0
 8008802:	2200      	movs	r2, #0
 8008804:	f7fe fa8c 	bl	8006d20 <SAL_XSPI_SendReadCommand>
 8008808:	4603      	mov	r3, r0
 800880a:	2b00      	cmp	r3, #0
 800880c:	d002      	beq.n	8008814 <JEDEC_Basic_ManageQuadEnableRequierement+0x64>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 800880e:	230c      	movs	r3, #12
 8008810:	73fb      	strb	r3, [r7, #15]
      goto error;
 8008812:	e080      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
    }
    
    /* 2 - read the status register */
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfpd_private.SALObject, 0x5u, (uint8_t *)&localValue[0], 1u))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f103 0008 	add.w	r0, r3, #8
 800881a:	f107 020c 	add.w	r2, r7, #12
 800881e:	2301      	movs	r3, #1
 8008820:	2105      	movs	r1, #5
 8008822:	f7fe fa7d 	bl	8006d20 <SAL_XSPI_SendReadCommand>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d002      	beq.n	8008832 <JEDEC_Basic_ManageQuadEnableRequierement+0x82>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 800882c:	230c      	movs	r3, #12
 800882e:	73fb      	strb	r3, [r7, #15]
      goto error;
 8008830:	e071      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
    }
    
    /* 3 - update the status register to enable QPI mode*/
    localValue[0] = localValue[0] | 0x40u;
 8008832:	7b3b      	ldrb	r3, [r7, #12]
 8008834:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008838:	b2db      	uxtb	r3, r3
 800883a:	733b      	strb	r3, [r7, #12]
    
    /* 4 - write the status register with QPI mode to 1 */
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 1u))
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f103 0008 	add.w	r0, r3, #8
 8008842:	f107 020c 	add.w	r2, r7, #12
 8008846:	2301      	movs	r3, #1
 8008848:	2101      	movs	r1, #1
 800884a:	f7fe fa15 	bl	8006c78 <SAL_XSPI_CommandSendData>
 800884e:	4603      	mov	r3, r0
 8008850:	2b00      	cmp	r3, #0
 8008852:	d002      	beq.n	800885a <JEDEC_Basic_ManageQuadEnableRequierement+0xaa>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008854:	230c      	movs	r3, #12
 8008856:	73fb      	strb	r3, [r7, #15]
      goto error;
 8008858:	e05d      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
    }
    
    /* wait busy flag  */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
 800885a:	2164      	movs	r1, #100	@ 0x64
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f7ff fc85 	bl	800816c <driver_check_FlagBUSY>
 8008862:	4603      	mov	r3, r0
 8008864:	2b00      	cmp	r3, #0
 8008866:	d002      	beq.n	800886e <JEDEC_Basic_ManageQuadEnableRequierement+0xbe>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008868:	230c      	movs	r3, #12
 800886a:	73fb      	strb	r3, [r7, #15]
      goto error;
 800886c:	e053      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
    }

    retr = EXTMEM_SFDP_OK;
 800886e:	2300      	movs	r3, #0
 8008870:	73fb      	strb	r3, [r7, #15]
    break;
 8008872:	e050      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
  case 0x4u:{ /* 100b: QE is bit 1 of status register 2. It is set via Write Status with two data bytes where bit 1 of the second byte is one. 
                It is cleared via Write Status with two data bytes where bit 1 of the second byte is zero. 
                In contrast to the 001b code, writing one byte to the status register does not modify status register 2.*/
   
    /* read the status register */
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfpd_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f103 0008 	add.w	r0, r3, #8
 800887a:	f107 020c 	add.w	r2, r7, #12
 800887e:	2302      	movs	r3, #2
 8008880:	2105      	movs	r1, #5
 8008882:	f7fe fa4d 	bl	8006d20 <SAL_XSPI_SendReadCommand>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d002      	beq.n	8008892 <JEDEC_Basic_ManageQuadEnableRequierement+0xe2>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 800888c:	230c      	movs	r3, #12
 800888e:	73fb      	strb	r3, [r7, #15]
      goto error;
 8008890:	e041      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
    }
    
    /* update the status register */
    localValue[1] |= 2u;
 8008892:	7b7b      	ldrb	r3, [r7, #13]
 8008894:	f043 0302 	orr.w	r3, r3, #2
 8008898:	b2db      	uxtb	r3, r3
 800889a:	737b      	strb	r3, [r7, #13]
    
    /* WEL */
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfpd_private.SALObject, Object->sfpd_private.DriverInfo.WriteWELCommand, NULL, 0u))
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f103 0008 	add.w	r0, r3, #8
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 80088a8:	2300      	movs	r3, #0
 80088aa:	2200      	movs	r2, #0
 80088ac:	f7fe fa38 	bl	8006d20 <SAL_XSPI_SendReadCommand>
 80088b0:	4603      	mov	r3, r0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d002      	beq.n	80088bc <JEDEC_Basic_ManageQuadEnableRequierement+0x10c>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 80088b6:	230c      	movs	r3, #12
 80088b8:	73fb      	strb	r3, [r7, #15]
      goto error;
 80088ba:	e02c      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
    }
    
    /* write the status register */
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfpd_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 2u))
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f103 0008 	add.w	r0, r3, #8
 80088c2:	f107 020c 	add.w	r2, r7, #12
 80088c6:	2302      	movs	r3, #2
 80088c8:	2101      	movs	r1, #1
 80088ca:	f7fe f9d5 	bl	8006c78 <SAL_XSPI_CommandSendData>
 80088ce:	4603      	mov	r3, r0
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d002      	beq.n	80088da <JEDEC_Basic_ManageQuadEnableRequierement+0x12a>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 80088d4:	230c      	movs	r3, #12
 80088d6:	73fb      	strb	r3, [r7, #15]
      goto error;
 80088d8:	e01d      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
    }

    /* wait busy flag  */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
 80088da:	2164      	movs	r1, #100	@ 0x64
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f7ff fc45 	bl	800816c <driver_check_FlagBUSY>
 80088e2:	4603      	mov	r3, r0
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d002      	beq.n	80088ee <JEDEC_Basic_ManageQuadEnableRequierement+0x13e>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 80088e8:	230c      	movs	r3, #12
 80088ea:	73fb      	strb	r3, [r7, #15]
      goto error;
 80088ec:	e013      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
    }
    
    /* Optional : only for control read the status register and check write operation is OK */
    localValue[1] = 0xFF;
 80088ee:	23ff      	movs	r3, #255	@ 0xff
 80088f0:	737b      	strb	r3, [r7, #13]
    if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfpd_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f103 0008 	add.w	r0, r3, #8
 80088f8:	f107 020c 	add.w	r2, r7, #12
 80088fc:	2302      	movs	r3, #2
 80088fe:	2105      	movs	r1, #5
 8008900:	f7fe fa0e 	bl	8006d20 <SAL_XSPI_SendReadCommand>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d004      	beq.n	8008914 <JEDEC_Basic_ManageQuadEnableRequierement+0x164>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 800890a:	230c      	movs	r3, #12
 800890c:	73fb      	strb	r3, [r7, #15]
      goto error;
 800890e:	e002      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
  case 0x6u: /* 110b: QE is bit 1 of the status register 2. Status register 1 is read using Read Status instruction 05h. Status register 2 is read using instruction 35h, and status register 3 is read using instruction 15h. QE is set via Write Status Register instruction 31h with one data byte where bit 1 is one. It is cleared via Write Status Register instruction 31h with one data byte where bit 1 is zero.*/
    break;
  case 0x7u: /*111b: Reserved */
    break;
  default :/* Added for Misra */
    break;
 8008910:	bf00      	nop
 8008912:	e000      	b.n	8008916 <JEDEC_Basic_ManageQuadEnableRequierement+0x166>
    break;
 8008914:	bf00      	nop
  }
error :  
  return retr;
 8008916:	7bfb      	ldrb	r3, [r7, #15]
}
 8008918:	4618      	mov	r0, r3
 800891a:	3710      	adds	r7, #16
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	240001ec 	.word	0x240001ec

08008924 <JEDEC_Basic_Manage4S4S4SEnableSequence>:
          JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence parameter
 * @param Object memory Object
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef JEDEC_Basic_Manage4S4S4SEnableSequence(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 800892c:	230f      	movs	r3, #15
 800892e:	73fb      	strb	r3, [r7, #15]
  uint8_t instruction = 0x00u;
 8008930:	2300      	movs	r3, #0
 8008932:	73bb      	strb	r3, [r7, #14]
    /* 4-4-4 mode enable sequences, This field describes the supported methods to enter 4-4-4 mode from 1-1-1 mode */
    /* x_xxx1b: set QE per QER description above, then issue instruction 38h */
    if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x1u) == 0x1u)
 8008934:	4b19      	ldr	r3, [pc, #100]	@ (800899c <JEDEC_Basic_Manage4S4S4SEnableSequence+0x78>)
 8008936:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8008938:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800893c:	b2db      	uxtb	r3, r3
 800893e:	f003 0301 	and.w	r3, r3, #1
 8008942:	2b00      	cmp	r3, #0
 8008944:	d007      	beq.n	8008956 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x32>
    {
      retr = JEDEC_Basic_ManageQuadEnableRequierement(Object);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f7ff ff32 	bl	80087b0 <JEDEC_Basic_ManageQuadEnableRequierement>
 800894c:	4603      	mov	r3, r0
 800894e:	73fb      	strb	r3, [r7, #15]
      instruction = 0x38u;
 8008950:	2338      	movs	r3, #56	@ 0x38
 8008952:	73bb      	strb	r3, [r7, #14]
 8008954:	e00c      	b.n	8008970 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x4c>
    }
    /* x_x1xxb: issue instruction 35h */
    else if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x4u) == 0x4u)
 8008956:	4b11      	ldr	r3, [pc, #68]	@ (800899c <JEDEC_Basic_Manage4S4S4SEnableSequence+0x78>)
 8008958:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 800895a:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800895e:	b2db      	uxtb	r3, r3
 8008960:	f003 0304 	and.w	r3, r3, #4
 8008964:	2b00      	cmp	r3, #0
 8008966:	d003      	beq.n	8008970 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x4c>
    {
      retr = EXTMEM_SFDP_OK;
 8008968:	2300      	movs	r3, #0
 800896a:	73fb      	strb	r3, [r7, #15]
      instruction = 0x35u;
 800896c:	2335      	movs	r3, #53	@ 0x35
 800896e:	73bb      	strb	r3, [r7, #14]
device uses a read-modify-write sequence of operations:
Read Volatile Enhanced Configuration Register using instruction 65h, no address is required, set bit 7 to 1.
Write Volatile Enhanced Configuration Register using instruction 61h, no address is required. This configuration is volatile.
NOTE If device is in 0-4-4 mode, then this mode must be exited before the 4-4-4 enable sequence is issued.
*/
    if ((retr == EXTMEM_SFDP_OK) && (instruction != 0u))
 8008970:	7bfb      	ldrb	r3, [r7, #15]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d10c      	bne.n	8008990 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x6c>
 8008976:	7bbb      	ldrb	r3, [r7, #14]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d009      	beq.n	8008990 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x6c>
    {
        (void)SAL_XSPI_SendReadCommand(&Object->sfpd_private.SALObject, instruction, NULL, 0u);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f103 0008 	add.w	r0, r3, #8
 8008982:	7bb9      	ldrb	r1, [r7, #14]
 8008984:	2300      	movs	r3, #0
 8008986:	2200      	movs	r2, #0
 8008988:	f7fe f9ca 	bl	8006d20 <SAL_XSPI_SendReadCommand>
        /* @note on memory W25Q64JV the command 38h does not exist so the control on command execution has been removed */
        retr = EXTMEM_SFDP_OK;
 800898c:	2300      	movs	r3, #0
 800898e:	73fb      	strb	r3, [r7, #15]
    
    // x1xxb: device uses a read-modify-write sequence of operations: read configuration using instruction 65h followed by address 800003h, clear bit 6, write configuration using instruction 71h followed by address 800003h.. This configuration is volatile.
    // 1xxxb: issue the Soft Reset 66/99 sequence, see 6.4.19
    // NOTE If device is in 0-4-4 mode, then this mode must be exited before the 4-4-4 disable sequence is issued.
  
  return retr;
 8008990:	7bfb      	ldrb	r3, [r7, #15]
}
 8008992:	4618      	mov	r0, r3
 8008994:	3710      	adds	r7, #16
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
 800899a:	bf00      	nop
 800899c:	240001ec 	.word	0x240001ec

080089a0 <CheckSFDP_Signature>:
 * @param Object memory Object
 * @param Signature value of the SFDP signature
 * @return @ref SFDP_StatusTypeDef
 */
SFDP_StatusTypeDef CheckSFDP_Signature(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t Signature )
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 80089aa:	2304      	movs	r3, #4
 80089ac:	73fb      	strb	r3, [r7, #15]
  
  /* check the magic number */
  switch(Signature)
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	4a0e      	ldr	r2, [pc, #56]	@ (80089ec <CheckSFDP_Signature+0x4c>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d006      	beq.n	80089c4 <CheckSFDP_Signature+0x24>
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	4a0d      	ldr	r2, [pc, #52]	@ (80089f0 <CheckSFDP_Signature+0x50>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d10e      	bne.n	80089dc <CheckSFDP_Signature+0x3c>
  {
  case SFDP_SIGNATURE :
    SFDP_DEBUG_STR("signature of the header: OK");
    retr = EXTMEM_SFDP_OK;
 80089be:	2300      	movs	r3, #0
 80089c0:	73fb      	strb	r3, [r7, #15]
    break;
 80089c2:	e00e      	b.n	80089e2 <CheckSFDP_Signature+0x42>
  case 0x44505346U :
    SFDP_DEBUG_STR("signature of the header: KO inverted data order");
    /* Change the Mtype settings */
    if (HAL_OK == SAL_XSPI_UpdateMemoryType(&Object->sfpd_private.SALObject, SAL_XSPI_ORDERINVERTED))
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	3308      	adds	r3, #8
 80089c8:	2100      	movs	r1, #0
 80089ca:	4618      	mov	r0, r3
 80089cc:	f7fe fb3d 	bl	800704a <SAL_XSPI_UpdateMemoryType>
 80089d0:	4603      	mov	r3, r0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d104      	bne.n	80089e0 <CheckSFDP_Signature+0x40>
    {
      retr = EXTMEM_SFDP_ERROR_SIGNATUREMTYPE;
 80089d6:	2305      	movs	r3, #5
 80089d8:	73fb      	strb	r3, [r7, #15]
    }
    break;
 80089da:	e001      	b.n	80089e0 <CheckSFDP_Signature+0x40>
  default :
    SFDP_DEBUG_STR("signature of the header: KO");
    break;
 80089dc:	bf00      	nop
 80089de:	e000      	b.n	80089e2 <CheckSFDP_Signature+0x42>
    break;
 80089e0:	bf00      	nop
  }
  return retr;
 80089e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	3710      	adds	r7, #16
 80089e8:	46bd      	mov	sp, r7
 80089ea:	bd80      	pop	{r7, pc}
 80089ec:	44505346 	.word	0x44505346
 80089f0:	50444653 	.word	0x50444653

080089f4 <EXTMEM_DRIVER_NOR_SFDP_Init>:
/** @defgroup DRIVER_SFDP_Exported_Functions DRIVER SFDP Exported Functions
  * @{
  */

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Init(void *Peripheral, EXTMEM_LinkConfig_TypeDef Config, uint32_t ClockInput, EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b08a      	sub	sp, #40	@ 0x28
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	607a      	str	r2, [r7, #4]
 80089fe:	603b      	str	r3, [r7, #0]
 8008a00:	460b      	mov	r3, r1
 8008a02:	72fb      	strb	r3, [r7, #11]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
 8008a04:	2300      	movs	r3, #0
 8008a06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  SFPD_HeaderTypeDef JEDEC_SFDP_Header;
  uint8_t FreqUpdate = 0u;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	76fb      	strb	r3, [r7, #27]
  uint8_t DataID[6];
  uint32_t ClockOut;

  /* reset data of SFDPObject to zero */
  SFDP_DEBUG_STR("1 - reset data SFDPObject to zero")
  (void)memset((void *)&SFDPObject->sfpd_private, 0x0, sizeof(SFDPObject->sfpd_private));
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	3308      	adds	r3, #8
 8008a12:	2298      	movs	r2, #152	@ 0x98
 8008a14:	2100      	movs	r1, #0
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 f8ec 	bl	8008bf4 <memset>

  /* initialize the SFDPObject */
  SFDP_DEBUG_STR("2 - initialize the SFDPObject")
  SFDPObject->sfpd_private.Config = Config;
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	7afa      	ldrb	r2, [r7, #11]
 8008a20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  SFDPObject->sfpd_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  SFDPObject->sfpd_private.DriverInfo.ClockIn = ClockInput;
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	669a      	str	r2, [r3, #104]	@ 0x68
  SAL_XSPI_SET_SFDPDUMMYCYLE(SFDPObject->sfpd_private.SALObject, 8);
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	2208      	movs	r2, #8
 8008a36:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* set memory speed to 50Mhz maximum */
  SFDP_DEBUG_STR("3 - set memory link and speed to 50Mhz maximum")
  (void)SAL_XSPI_Init(&SFDPObject->sfpd_private.SALObject, Peripheral);
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	3308      	adds	r3, #8
 8008a3e:	68f9      	ldr	r1, [r7, #12]
 8008a40:	4618      	mov	r0, r3
 8008a42:	f7fd fe34 	bl	80066ae <SAL_XSPI_Init>
  (void)SAL_XSPI_SetClock(&SFDPObject->sfpd_private.SALObject, ClockInput, DRIVER_SFDP_DEFAULT_CLOCK, &ClockOut);
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	f103 0008 	add.w	r0, r3, #8
 8008a4c:	f107 0310 	add.w	r3, r7, #16
 8008a50:	4a44      	ldr	r2, [pc, #272]	@ (8008b64 <EXTMEM_DRIVER_NOR_SFDP_Init+0x170>)
 8008a52:	6879      	ldr	r1, [r7, #4]
 8008a54:	f7fd fdec 	bl	8006630 <SAL_XSPI_SetClock>

  /* Abort any ongoing XSPI action */
  (void)SAL_XSPI_DisableMapMode(&SFDPObject->sfpd_private.SALObject);
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	3308      	adds	r3, #8
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f7fe fae3 	bl	8007028 <SAL_XSPI_DisableMapMode>

  /* analyse the SFPD structure to get driver information */
  SFDP_DEBUG_STR("4 - analyse the SFPD structure to get driver information")
  if(EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
 8008a62:	f107 031c 	add.w	r3, r7, #28
 8008a66:	4619      	mov	r1, r3
 8008a68:	6838      	ldr	r0, [r7, #0]
 8008a6a:	f7fe fbb3 	bl	80071d4 <SFDP_GetHeader>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d003      	beq.n	8008a7c <EXTMEM_DRIVER_NOR_SFDP_Init+0x88>
    /*
     *  for the future, we can try to get SFDP by using different mode
     *  the SFDP read is only performed in 1S1S1S mode
     */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
 8008a74:	23ff      	movs	r3, #255	@ 0xff
 8008a76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8008a7a:	e06c      	b.n	8008b56 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

  /* Reset the memory */
  SFDP_DEBUG_STR("5 - reset the memory")
  if(EXTMEM_SFDP_OK != SFDP_MemoryReset(SFDPObject))
 8008a7c:	6838      	ldr	r0, [r7, #0]
 8008a7e:	f7fe fce3 	bl	8007448 <SFDP_MemoryReset>
     */
    SFDP_DEBUG_STR("ERROR::on the call of SFDP_MemoryReset but no error returned")
  }

  /* wait few ms after the reset operation, this is done to avoid issue on SFDP read */
  HAL_Delay(10);
 8008a82:	200a      	movs	r0, #10
 8008a84:	f7f8 f99c 	bl	8000dc0 <HAL_Delay>

  /* analyse the SFPD structure to get driver information after the reset */
  SFDP_DEBUG_STR("6 - analyse the SFPD structure to get driver information")
  if(EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
 8008a88:	f107 031c 	add.w	r3, r7, #28
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	6838      	ldr	r0, [r7, #0]
 8008a90:	f7fe fba0 	bl	80071d4 <SFDP_GetHeader>
 8008a94:	4603      	mov	r3, r0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d003      	beq.n	8008aa2 <EXTMEM_DRIVER_NOR_SFDP_Init+0xae>
    /*
     *  for the future, we can try to get SFDP by using different mode
     *  the SFDP read is only perform in 1S1S1S mode
     */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
 8008a9a:	23ff      	movs	r3, #255	@ 0xff
 8008a9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8008aa0:	e059      	b.n	8008b56 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

  /* Save information from the SFDP table */
  SFDPObject->sfpd_private.Sfdp_param_number = JEDEC_SFDP_Header.param_number;
 8008aa2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
  SFDPObject->sfpd_private.Sfdp_AccessProtocol = JEDEC_SFDP_Header.AccessProtocol;
 8008aac:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d

  /* read the flash ID */
  SFDP_DEBUG_STR("7 - read the flash ID")
  (void)SAL_XSPI_GetId(&SFDPObject->sfpd_private.SALObject, DataID, 4);
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	3308      	adds	r3, #8
 8008aba:	f107 0114 	add.w	r1, r7, #20
 8008abe:	2204      	movs	r2, #4
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f7fd ffd5 	bl	8006a70 <SAL_XSPI_GetId>
  DEBUG_ID(DataID);

  /* keep manufacturer information, it could be used to help in
     building of consistent driver */
  SFDPObject->sfpd_private.ManuID = DataID[0];
 8008ac6:	7d3a      	ldrb	r2, [r7, #20]
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* get the SFDP data */
  SFDP_DEBUG_STR("8 - collect the SFDP data")
  if(EXTMEM_SFDP_OK != SFDP_CollectData(SFDPObject))
 8008ace:	6838      	ldr	r0, [r7, #0]
 8008ad0:	f7fe fbde 	bl	8007290 <SFDP_CollectData>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d003      	beq.n	8008ae2 <EXTMEM_DRIVER_NOR_SFDP_Init+0xee>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
 8008ada:	23ff      	movs	r3, #255	@ 0xff
 8008adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8008ae0:	e039      	b.n	8008b56 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

  /* setup the generic driver information and prepare the physical layer */
  SFDP_DEBUG_STR("9 - build the generic driver information and prepare the physical layer")
  if(EXTMEM_SFDP_OK !=  SFDP_BuildGenericDriver(SFDPObject, &FreqUpdate))
 8008ae2:	f107 031b 	add.w	r3, r7, #27
 8008ae6:	4619      	mov	r1, r3
 8008ae8:	6838      	ldr	r0, [r7, #0]
 8008aea:	f7fe fd89 	bl	8007600 <SFDP_BuildGenericDriver>
 8008aee:	4603      	mov	r3, r0
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d003      	beq.n	8008afc <EXTMEM_DRIVER_NOR_SFDP_Init+0x108>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD;
 8008af4:	23fd      	movs	r3, #253	@ 0xfd
 8008af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8008afa:	e02c      	b.n	8008b56 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

  SFDP_DEBUG_STR("10 - adjust the frequency if required")
  if ((FreqUpdate == 0u) && (SFDPObject->sfdp_public.MaxFreq != 0u))
 8008afc:	7efb      	ldrb	r3, [r7, #27]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10d      	bne.n	8008b1e <EXTMEM_DRIVER_NOR_SFDP_Init+0x12a>
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d009      	beq.n	8008b1e <EXTMEM_DRIVER_NOR_SFDP_Init+0x12a>
  {
    (void)SAL_XSPI_SetClock(&SFDPObject->sfpd_private.SALObject, ClockInput, SFDPObject->sfdp_public.MaxFreq, &ClockOut);
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	f103 0008 	add.w	r0, r3, #8
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	f107 0310 	add.w	r3, r7, #16
 8008b18:	6879      	ldr	r1, [r7, #4]
 8008b1a:	f7fd fd89 	bl	8006630 <SAL_XSPI_SetClock>
    SFDP_DEBUG_STR("--> new freq configured");
  }

  SFDP_DEBUG_STR("11 - read again the SFDP header to adjust memory type if necessary")
  if(EXTMEM_SFDP_OK != SFDP_ReadHeader(SFDPObject, &JEDEC_SFDP_Header))
 8008b1e:	f107 031c 	add.w	r3, r7, #28
 8008b22:	4619      	mov	r1, r3
 8008b24:	6838      	ldr	r0, [r7, #0]
 8008b26:	f7fe fb17 	bl	8007158 <SFDP_ReadHeader>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d003      	beq.n	8008b38 <EXTMEM_DRIVER_NOR_SFDP_Init+0x144>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_MEMTYPE_CHECK")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MEMTYPE_CHECK;
 8008b30:	23f2      	movs	r3, #242	@ 0xf2
 8008b32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8008b36:	e00e      	b.n	8008b56 <EXTMEM_DRIVER_NOR_SFDP_Init+0x162>
  }

  (void)memset(DataID, 0xAA, sizeof(DataID));
 8008b38:	f107 0314 	add.w	r3, r7, #20
 8008b3c:	2206      	movs	r2, #6
 8008b3e:	21aa      	movs	r1, #170	@ 0xaa
 8008b40:	4618      	mov	r0, r3
 8008b42:	f000 f857 	bl	8008bf4 <memset>
  (void)SAL_XSPI_GetId(&SFDPObject->sfpd_private.SALObject, DataID, 4);
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	3308      	adds	r3, #8
 8008b4a:	f107 0114 	add.w	r1, r7, #20
 8008b4e:	2204      	movs	r2, #4
 8008b50:	4618      	mov	r0, r3
 8008b52:	f7fd ff8d 	bl	8006a70 <SAL_XSPI_GetId>
  DEBUG_ID(DataID);

error:
  return retr;
 8008b56:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3728      	adds	r7, #40	@ 0x28
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}
 8008b62:	bf00      	nop
 8008b64:	02faf080 	.word	0x02faf080

08008b68 <EXTMEM_DRIVER_NOR_SFDP_DeInit>:

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_DeInit(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  SFDPObject->sfpd_private.FlashSize = 0;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
  return EXTMEM_DRIVER_NOR_SFDP_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	370c      	adds	r7, #12
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b84:	4770      	bx	lr

08008b86 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>:
error:
  return retr;
}

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
 8008b86:	b590      	push	{r4, r7, lr}
 8008b88:	b087      	sub	sp, #28
 8008b8a:	af02      	add	r7, sp, #8
 8008b8c:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	73fb      	strb	r3, [r7, #15]

  /* enter the mapped mode */
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfpd_private.SALObject, SFDPObject->sfpd_private.DriverInfo.ReadInstruction,
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f103 0008 	add.w	r0, r3, #8
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f893 1076 	ldrb.w	r1, [r3, #118]	@ 0x76
                                        (uint8_t)SFDPObject->sfpd_private.SALObject.Commandbase.DummyCycles,
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfpd_private.SALObject, SFDPObject->sfpd_private.DriverInfo.ReadInstruction,
 8008ba2:	b2da      	uxtb	r2, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8008baa:	2400      	movs	r4, #0
 8008bac:	9400      	str	r4, [sp, #0]
 8008bae:	f7fe f9c4 	bl	8006f3a <SAL_XSPI_EnableMapMode>
 8008bb2:	4603      	mov	r3, r0
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d001      	beq.n	8008bbc <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode+0x36>
                                        SFDPObject->sfpd_private.DriverInfo.PageProgramInstruction, 0))
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
 8008bb8:	23f3      	movs	r3, #243	@ 0xf3
 8008bba:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
 8008bbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3714      	adds	r7, #20
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd90      	pop	{r4, r7, pc}

08008bc8 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>:

EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b084      	sub	sp, #16
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	73fb      	strb	r3, [r7, #15]

  /* exit the mapped mode */
  if (HAL_OK != SAL_XSPI_DisableMapMode(&SFDPObject->sfpd_private.SALObject))
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	3308      	adds	r3, #8
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7fe fa25 	bl	8007028 <SAL_XSPI_DisableMapMode>
 8008bde:	4603      	mov	r3, r0
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d001      	beq.n	8008be8 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode+0x20>
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
 8008be4:	23f3      	movs	r3, #243	@ 0xf3
 8008be6:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
 8008be8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3710      	adds	r7, #16
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <memset>:
 8008bf4:	4402      	add	r2, r0
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d100      	bne.n	8008bfe <memset+0xa>
 8008bfc:	4770      	bx	lr
 8008bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8008c02:	e7f9      	b.n	8008bf8 <memset+0x4>

08008c04 <__libc_init_array>:
 8008c04:	b570      	push	{r4, r5, r6, lr}
 8008c06:	4d0d      	ldr	r5, [pc, #52]	@ (8008c3c <__libc_init_array+0x38>)
 8008c08:	4c0d      	ldr	r4, [pc, #52]	@ (8008c40 <__libc_init_array+0x3c>)
 8008c0a:	1b64      	subs	r4, r4, r5
 8008c0c:	10a4      	asrs	r4, r4, #2
 8008c0e:	2600      	movs	r6, #0
 8008c10:	42a6      	cmp	r6, r4
 8008c12:	d109      	bne.n	8008c28 <__libc_init_array+0x24>
 8008c14:	4d0b      	ldr	r5, [pc, #44]	@ (8008c44 <__libc_init_array+0x40>)
 8008c16:	4c0c      	ldr	r4, [pc, #48]	@ (8008c48 <__libc_init_array+0x44>)
 8008c18:	f000 f826 	bl	8008c68 <_init>
 8008c1c:	1b64      	subs	r4, r4, r5
 8008c1e:	10a4      	asrs	r4, r4, #2
 8008c20:	2600      	movs	r6, #0
 8008c22:	42a6      	cmp	r6, r4
 8008c24:	d105      	bne.n	8008c32 <__libc_init_array+0x2e>
 8008c26:	bd70      	pop	{r4, r5, r6, pc}
 8008c28:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c2c:	4798      	blx	r3
 8008c2e:	3601      	adds	r6, #1
 8008c30:	e7ee      	b.n	8008c10 <__libc_init_array+0xc>
 8008c32:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c36:	4798      	blx	r3
 8008c38:	3601      	adds	r6, #1
 8008c3a:	e7f2      	b.n	8008c22 <__libc_init_array+0x1e>
 8008c3c:	08008ccc 	.word	0x08008ccc
 8008c40:	08008ccc 	.word	0x08008ccc
 8008c44:	08008ccc 	.word	0x08008ccc
 8008c48:	08008cd0 	.word	0x08008cd0

08008c4c <memcpy>:
 8008c4c:	440a      	add	r2, r1
 8008c4e:	4291      	cmp	r1, r2
 8008c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c54:	d100      	bne.n	8008c58 <memcpy+0xc>
 8008c56:	4770      	bx	lr
 8008c58:	b510      	push	{r4, lr}
 8008c5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c62:	4291      	cmp	r1, r2
 8008c64:	d1f9      	bne.n	8008c5a <memcpy+0xe>
 8008c66:	bd10      	pop	{r4, pc}

08008c68 <_init>:
 8008c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6a:	bf00      	nop
 8008c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6e:	bc08      	pop	{r3}
 8008c70:	469e      	mov	lr, r3
 8008c72:	4770      	bx	lr

08008c74 <_fini>:
 8008c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c76:	bf00      	nop
 8008c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7a:	bc08      	pop	{r3}
 8008c7c:	469e      	mov	lr, r3
 8008c7e:	4770      	bx	lr
