
ubuntu-preinstalled/tmux:     file format elf32-littlearm


Disassembly of section .init:

00006d84 <.init>:
    6d84:	push	{r3, lr}
    6d88:	bl	7d94 <tcgetattr@plt+0x638>
    6d8c:	pop	{r3, pc}

Disassembly of section .plt:

00006d90 <calloc@plt-0x14>:
    6d90:	push	{lr}		; (str lr, [sp, #-4]!)
    6d94:	ldr	lr, [pc, #4]	; 6da0 <calloc@plt-0x4>
    6d98:	add	lr, pc, lr
    6d9c:	ldr	pc, [lr, #8]!
    6da0:	strdeq	fp, [r6], -r8

00006da4 <calloc@plt>:
    6da4:			; <UNDEFINED> instruction: 0xe7fd4778
    6da8:	add	ip, pc, #0, 12
    6dac:	add	ip, ip, #438272	; 0x6b000
    6db0:	ldr	pc, [ip, #3572]!	; 0xdf4

00006db4 <strstr@plt>:
    6db4:	add	ip, pc, #0, 12
    6db8:	add	ip, ip, #438272	; 0x6b000
    6dbc:	ldr	pc, [ip, #3564]!	; 0xdec

00006dc0 <event_get_method@plt>:
    6dc0:	add	ip, pc, #0, 12
    6dc4:	add	ip, ip, #438272	; 0x6b000
    6dc8:	ldr	pc, [ip, #3556]!	; 0xde4

00006dcc <raise@plt>:
    6dcc:	add	ip, pc, #0, 12
    6dd0:	add	ip, ip, #438272	; 0x6b000
    6dd4:	ldr	pc, [ip, #3548]!	; 0xddc

00006dd8 <tigetnum@plt>:
    6dd8:	add	ip, pc, #0, 12
    6ddc:	add	ip, ip, #438272	; 0x6b000
    6de0:	ldr	pc, [ip, #3540]!	; 0xdd4

00006de4 <cfmakeraw@plt>:
    6de4:	add	ip, pc, #0, 12
    6de8:	add	ip, ip, #438272	; 0x6b000
    6dec:	ldr	pc, [ip, #3532]!	; 0xdcc

00006df0 <gmtime_r@plt>:
    6df0:	add	ip, pc, #0, 12
    6df4:	add	ip, ip, #438272	; 0x6b000
    6df8:	ldr	pc, [ip, #3524]!	; 0xdc4

00006dfc <getpwnam@plt>:
    6dfc:	add	ip, pc, #0, 12
    6e00:	add	ip, ip, #438272	; 0x6b000
    6e04:	ldr	pc, [ip, #3516]!	; 0xdbc

00006e08 <strcasestr@plt>:
    6e08:	add	ip, pc, #0, 12
    6e0c:	add	ip, ip, #438272	; 0x6b000
    6e10:	ldr	pc, [ip, #3508]!	; 0xdb4

00006e14 <wctomb@plt>:
    6e14:	add	ip, pc, #0, 12
    6e18:	add	ip, ip, #438272	; 0x6b000
    6e1c:	ldr	pc, [ip, #3500]!	; 0xdac

00006e20 <strcmp@plt>:
    6e20:			; <UNDEFINED> instruction: 0xe7fd4778
    6e24:	add	ip, pc, #0, 12
    6e28:	add	ip, ip, #438272	; 0x6b000
    6e2c:	ldr	pc, [ip, #3488]!	; 0xda0

00006e30 <__cxa_finalize@plt>:
    6e30:	add	ip, pc, #0, 12
    6e34:	add	ip, ip, #438272	; 0x6b000
    6e38:	ldr	pc, [ip, #3480]!	; 0xd98

00006e3c <strtol@plt>:
    6e3c:	add	ip, pc, #0, 12
    6e40:	add	ip, ip, #438272	; 0x6b000
    6e44:	ldr	pc, [ip, #3472]!	; 0xd90

00006e48 <getpwuid@plt>:
    6e48:	add	ip, pc, #0, 12
    6e4c:	add	ip, ip, #438272	; 0x6b000
    6e50:	ldr	pc, [ip, #3464]!	; 0xd88

00006e54 <event_pending@plt>:
    6e54:	add	ip, pc, #0, 12
    6e58:	add	ip, ip, #438272	; 0x6b000
    6e5c:	ldr	pc, [ip, #3456]!	; 0xd80

00006e60 <strcspn@plt>:
    6e60:	add	ip, pc, #0, 12
    6e64:	add	ip, ip, #438272	; 0x6b000
    6e68:	ldr	pc, [ip, #3448]!	; 0xd78

00006e6c <fopen@plt>:
    6e6c:	add	ip, pc, #0, 12
    6e70:	add	ip, ip, #438272	; 0x6b000
    6e74:	ldr	pc, [ip, #3440]!	; 0xd70

00006e78 <read@plt>:
    6e78:	add	ip, pc, #0, 12
    6e7c:	add	ip, ip, #438272	; 0x6b000
    6e80:	ldr	pc, [ip, #3432]!	; 0xd68

00006e84 <tcflush@plt>:
    6e84:	add	ip, pc, #0, 12
    6e88:	add	ip, ip, #438272	; 0x6b000
    6e8c:	ldr	pc, [ip, #3424]!	; 0xd60

00006e90 <bufferevent_disable@plt>:
    6e90:			; <UNDEFINED> instruction: 0xe7fd4778
    6e94:	add	ip, pc, #0, 12
    6e98:	add	ip, ip, #438272	; 0x6b000
    6e9c:	ldr	pc, [ip, #3412]!	; 0xd54

00006ea0 <fflush@plt>:
    6ea0:	add	ip, pc, #0, 12
    6ea4:	add	ip, ip, #438272	; 0x6b000
    6ea8:	ldr	pc, [ip, #3404]!	; 0xd4c

00006eac <wcwidth@plt>:
    6eac:	add	ip, pc, #0, 12
    6eb0:	add	ip, ip, #438272	; 0x6b000
    6eb4:	ldr	pc, [ip, #3396]!	; 0xd44

00006eb8 <getuid@plt>:
    6eb8:	add	ip, pc, #0, 12
    6ebc:	add	ip, ip, #438272	; 0x6b000
    6ec0:	ldr	pc, [ip, #3388]!	; 0xd3c

00006ec4 <sigprocmask@plt>:
    6ec4:	add	ip, pc, #0, 12
    6ec8:	add	ip, ip, #438272	; 0x6b000
    6ecc:	ldr	pc, [ip, #3380]!	; 0xd34

00006ed0 <memmove@plt>:
    6ed0:			; <UNDEFINED> instruction: 0xe7fd4778
    6ed4:	add	ip, pc, #0, 12
    6ed8:	add	ip, ip, #438272	; 0x6b000
    6edc:	ldr	pc, [ip, #3368]!	; 0xd28

00006ee0 <event_set_log_callback@plt>:
    6ee0:			; <UNDEFINED> instruction: 0xe7fd4778
    6ee4:	add	ip, pc, #0, 12
    6ee8:	add	ip, ip, #438272	; 0x6b000
    6eec:	ldr	pc, [ip, #3356]!	; 0xd1c

00006ef0 <evbuffer_pullup@plt>:
    6ef0:	add	ip, pc, #0, 12
    6ef4:	add	ip, ip, #438272	; 0x6b000
    6ef8:	ldr	pc, [ip, #3348]!	; 0xd14

00006efc <reallocarray@plt>:
    6efc:	add	ip, pc, #0, 12
    6f00:	add	ip, ip, #438272	; 0x6b000
    6f04:	ldr	pc, [ip, #3340]!	; 0xd0c

00006f08 <__b64_ntop@plt>:
    6f08:	add	ip, pc, #0, 12
    6f0c:	add	ip, ip, #438272	; 0x6b000
    6f10:	ldr	pc, [ip, #3332]!	; 0xd04

00006f14 <free@plt>:
    6f14:			; <UNDEFINED> instruction: 0xe7fd4778
    6f18:	add	ip, pc, #0, 12
    6f1c:	add	ip, ip, #438272	; 0x6b000
    6f20:	ldr	pc, [ip, #3320]!	; 0xcf8

00006f24 <ferror@plt>:
    6f24:	add	ip, pc, #0, 12
    6f28:	add	ip, ip, #438272	; 0x6b000
    6f2c:	ldr	pc, [ip, #3312]!	; 0xcf0

00006f30 <strndup@plt>:
    6f30:	add	ip, pc, #0, 12
    6f34:	add	ip, ip, #438272	; 0x6b000
    6f38:	ldr	pc, [ip, #3304]!	; 0xce8

00006f3c <_exit@plt>:
    6f3c:	add	ip, pc, #0, 12
    6f40:	add	ip, ip, #438272	; 0x6b000
    6f44:	ldr	pc, [ip, #3296]!	; 0xce0

00006f48 <__vsnprintf_chk@plt>:
    6f48:	add	ip, pc, #0, 12
    6f4c:	add	ip, ip, #438272	; 0x6b000
    6f50:	ldr	pc, [ip, #3288]!	; 0xcd8

00006f54 <memcpy@plt>:
    6f54:	add	ip, pc, #0, 12
    6f58:	add	ip, ip, #438272	; 0x6b000
    6f5c:	ldr	pc, [ip, #3280]!	; 0xcd0

00006f60 <__memset_chk@plt>:
    6f60:	add	ip, pc, #0, 12
    6f64:	add	ip, ip, #438272	; 0x6b000
    6f68:	ldr	pc, [ip, #3272]!	; 0xcc8

00006f6c <execvp@plt>:
    6f6c:	add	ip, pc, #0, 12
    6f70:	add	ip, ip, #438272	; 0x6b000
    6f74:	ldr	pc, [ip, #3264]!	; 0xcc0

00006f78 <signal@plt>:
    6f78:	add	ip, pc, #0, 12
    6f7c:	add	ip, ip, #438272	; 0x6b000
    6f80:	ldr	pc, [ip, #3256]!	; 0xcb8

00006f84 <time@plt>:
    6f84:	add	ip, pc, #0, 12
    6f88:	add	ip, ip, #438272	; 0x6b000
    6f8c:	ldr	pc, [ip, #3248]!	; 0xcb0

00006f90 <tigetflag@plt>:
    6f90:	add	ip, pc, #0, 12
    6f94:	add	ip, ip, #438272	; 0x6b000
    6f98:	ldr	pc, [ip, #3240]!	; 0xca8

00006f9c <event_reinit@plt>:
    6f9c:	add	ip, pc, #0, 12
    6fa0:	add	ip, ip, #438272	; 0x6b000
    6fa4:	ldr	pc, [ip, #3232]!	; 0xca0

00006fa8 <sendmsg@plt>:
    6fa8:	add	ip, pc, #0, 12
    6fac:	add	ip, ip, #438272	; 0x6b000
    6fb0:	ldr	pc, [ip, #3224]!	; 0xc98

00006fb4 <memcmp@plt>:
    6fb4:	add	ip, pc, #0, 12
    6fb8:	add	ip, ip, #438272	; 0x6b000
    6fbc:	ldr	pc, [ip, #3216]!	; 0xc90

00006fc0 <uname@plt>:
    6fc0:	add	ip, pc, #0, 12
    6fc4:	add	ip, ip, #438272	; 0x6b000
    6fc8:	ldr	pc, [ip, #3208]!	; 0xc88

00006fcc <bufferevent_setwatermark@plt>:
    6fcc:	add	ip, pc, #0, 12
    6fd0:	add	ip, ip, #438272	; 0x6b000
    6fd4:	ldr	pc, [ip, #3200]!	; 0xc80

00006fd8 <ctime@plt>:
    6fd8:	add	ip, pc, #0, 12
    6fdc:	add	ip, ip, #438272	; 0x6b000
    6fe0:	ldr	pc, [ip, #3192]!	; 0xc78

00006fe4 <strdup@plt>:
    6fe4:	add	ip, pc, #0, 12
    6fe8:	add	ip, ip, #438272	; 0x6b000
    6fec:	ldr	pc, [ip, #3184]!	; 0xc70

00006ff0 <__stack_chk_fail@plt>:
    6ff0:	add	ip, pc, #0, 12
    6ff4:	add	ip, ip, #438272	; 0x6b000
    6ff8:	ldr	pc, [ip, #3176]!	; 0xc68

00006ffc <cfgetispeed@plt>:
    6ffc:	add	ip, pc, #0, 12
    7000:	add	ip, ip, #438272	; 0x6b000
    7004:	ldr	pc, [ip, #3168]!	; 0xc60

00007008 <event_initialized@plt>:
    7008:	add	ip, pc, #0, 12
    700c:	add	ip, ip, #438272	; 0x6b000
    7010:	ldr	pc, [ip, #3160]!	; 0xc58

00007014 <sysconf@plt>:
    7014:	add	ip, pc, #0, 12
    7018:	add	ip, ip, #438272	; 0x6b000
    701c:	ldr	pc, [ip, #3152]!	; 0xc50

00007020 <evbuffer_readline@plt>:
    7020:	add	ip, pc, #0, 12
    7024:	add	ip, ip, #438272	; 0x6b000
    7028:	ldr	pc, [ip, #3144]!	; 0xc48

0000702c <unlink@plt>:
    702c:	add	ip, pc, #0, 12
    7030:	add	ip, ip, #438272	; 0x6b000
    7034:	ldr	pc, [ip, #3136]!	; 0xc40

00007038 <dup2@plt>:
    7038:	add	ip, pc, #0, 12
    703c:	add	ip, ip, #438272	; 0x6b000
    7040:	ldr	pc, [ip, #3128]!	; 0xc38

00007044 <realloc@plt>:
    7044:	add	ip, pc, #0, 12
    7048:	add	ip, ip, #438272	; 0x6b000
    704c:	ldr	pc, [ip, #3120]!	; 0xc30

00007050 <killpg@plt>:
    7050:	add	ip, pc, #0, 12
    7054:	add	ip, ip, #438272	; 0x6b000
    7058:	ldr	pc, [ip, #3112]!	; 0xc28

0000705c <event_once@plt>:
    705c:	add	ip, pc, #0, 12
    7060:	add	ip, ip, #438272	; 0x6b000
    7064:	ldr	pc, [ip, #3104]!	; 0xc20

00007068 <event_del@plt>:
    7068:			; <UNDEFINED> instruction: 0xe7fd4778
    706c:	add	ip, pc, #0, 12
    7070:	add	ip, ip, #438272	; 0x6b000
    7074:	ldr	pc, [ip, #3092]!	; 0xc14

00007078 <dup@plt>:
    7078:	add	ip, pc, #0, 12
    707c:	add	ip, ip, #438272	; 0x6b000
    7080:	ldr	pc, [ip, #3084]!	; 0xc0c

00007084 <socketpair@plt>:
    7084:	add	ip, pc, #0, 12
    7088:	add	ip, ip, #438272	; 0x6b000
    708c:	ldr	pc, [ip, #3076]!	; 0xc04

00007090 <evbuffer_add_buffer@plt>:
    7090:	add	ip, pc, #0, 12
    7094:	add	ip, ip, #438272	; 0x6b000
    7098:	ldr	pc, [ip, #3068]!	; 0xbfc

0000709c <regexec@plt>:
    709c:	add	ip, pc, #0, 12
    70a0:	add	ip, ip, #438272	; 0x6b000
    70a4:	ldr	pc, [ip, #3060]!	; 0xbf4

000070a8 <chdir@plt>:
    70a8:	add	ip, pc, #0, 12
    70ac:	add	ip, ip, #438272	; 0x6b000
    70b0:	ldr	pc, [ip, #3052]!	; 0xbec

000070b4 <strcasecmp@plt>:
    70b4:	add	ip, pc, #0, 12
    70b8:	add	ip, ip, #438272	; 0x6b000
    70bc:	ldr	pc, [ip, #3044]!	; 0xbe4

000070c0 <err@plt>:
    70c0:	add	ip, pc, #0, 12
    70c4:	add	ip, ip, #438272	; 0x6b000
    70c8:	ldr	pc, [ip, #3036]!	; 0xbdc

000070cc <strsignal@plt>:
    70cc:	add	ip, pc, #0, 12
    70d0:	add	ip, ip, #438272	; 0x6b000
    70d4:	ldr	pc, [ip, #3028]!	; 0xbd4

000070d8 <__xstat@plt>:
    70d8:	add	ip, pc, #0, 12
    70dc:	add	ip, ip, #438272	; 0x6b000
    70e0:	ldr	pc, [ip, #3020]!	; 0xbcc

000070e4 <tzset@plt>:
    70e4:	add	ip, pc, #0, 12
    70e8:	add	ip, ip, #438272	; 0x6b000
    70ec:	ldr	pc, [ip, #3012]!	; 0xbc4

000070f0 <evbuffer_free@plt>:
    70f0:			; <UNDEFINED> instruction: 0xe7fd4778
    70f4:	add	ip, pc, #0, 12
    70f8:	add	ip, ip, #438272	; 0x6b000
    70fc:	ldr	pc, [ip, #3000]!	; 0xbb8

00007100 <accept@plt>:
    7100:	add	ip, pc, #0, 12
    7104:	add	ip, ip, #438272	; 0x6b000
    7108:	ldr	pc, [ip, #2992]!	; 0xbb0

0000710c <cfsetospeed@plt>:
    710c:	add	ip, pc, #0, 12
    7110:	add	ip, ip, #438272	; 0x6b000
    7114:	ldr	pc, [ip, #2984]!	; 0xba8

00007118 <readlink@plt>:
    7118:	add	ip, pc, #0, 12
    711c:	add	ip, ip, #438272	; 0x6b000
    7120:	ldr	pc, [ip, #2976]!	; 0xba0

00007124 <sigaction@plt>:
    7124:	add	ip, pc, #0, 12
    7128:	add	ip, ip, #438272	; 0x6b000
    712c:	ldr	pc, [ip, #2968]!	; 0xb98

00007130 <__memcpy_chk@plt>:
    7130:	add	ip, pc, #0, 12
    7134:	add	ip, ip, #438272	; 0x6b000
    7138:	ldr	pc, [ip, #2960]!	; 0xb90

0000713c <fwrite@plt>:
    713c:	add	ip, pc, #0, 12
    7140:	add	ip, ip, #438272	; 0x6b000
    7144:	ldr	pc, [ip, #2952]!	; 0xb88

00007148 <ioctl@plt>:
    7148:	add	ip, pc, #0, 12
    714c:	add	ip, ip, #438272	; 0x6b000
    7150:	ldr	pc, [ip, #2944]!	; 0xb80

00007154 <regfree@plt>:
    7154:	add	ip, pc, #0, 12
    7158:	add	ip, ip, #438272	; 0x6b000
    715c:	ldr	pc, [ip, #2936]!	; 0xb78

00007160 <strtoll@plt>:
    7160:	add	ip, pc, #0, 12
    7164:	add	ip, ip, #438272	; 0x6b000
    7168:	ldr	pc, [ip, #2928]!	; 0xb70

0000716c <__realpath_chk@plt>:
    716c:	add	ip, pc, #0, 12
    7170:	add	ip, ip, #438272	; 0x6b000
    7174:	ldr	pc, [ip, #2920]!	; 0xb68

00007178 <usleep@plt>:
    7178:	add	ip, pc, #0, 12
    717c:	add	ip, ip, #438272	; 0x6b000
    7180:	ldr	pc, [ip, #2912]!	; 0xb60

00007184 <waitpid@plt>:
    7184:	add	ip, pc, #0, 12
    7188:	add	ip, ip, #438272	; 0x6b000
    718c:	ldr	pc, [ip, #2904]!	; 0xb58

00007190 <bufferevent_get_output@plt>:
    7190:	add	ip, pc, #0, 12
    7194:	add	ip, ip, #438272	; 0x6b000
    7198:	ldr	pc, [ip, #2896]!	; 0xb50

0000719c <evbuffer_add_vprintf@plt>:
    719c:	add	ip, pc, #0, 12
    71a0:	add	ip, ip, #438272	; 0x6b000
    71a4:	ldr	pc, [ip, #2888]!	; 0xb48

000071a8 <__ctype_get_mb_cur_max@plt>:
    71a8:	add	ip, pc, #0, 12
    71ac:	add	ip, ip, #438272	; 0x6b000
    71b0:	ldr	pc, [ip, #2880]!	; 0xb40

000071b4 <tcsetattr@plt>:
    71b4:	add	ip, pc, #0, 12
    71b8:	add	ip, ip, #438272	; 0x6b000
    71bc:	ldr	pc, [ip, #2872]!	; 0xb38

000071c0 <gettimeofday@plt>:
    71c0:	add	ip, pc, #0, 12
    71c4:	add	ip, ip, #438272	; 0x6b000
    71c8:	ldr	pc, [ip, #2864]!	; 0xb30

000071cc <evbuffer_add_printf@plt>:
    71cc:	add	ip, pc, #0, 12
    71d0:	add	ip, ip, #438272	; 0x6b000
    71d4:	ldr	pc, [ip, #2856]!	; 0xb28

000071d8 <daemon@plt>:
    71d8:	add	ip, pc, #0, 12
    71dc:	add	ip, ip, #438272	; 0x6b000
    71e0:	ldr	pc, [ip, #2848]!	; 0xb20

000071e4 <gethostname@plt>:
    71e4:	add	ip, pc, #0, 12
    71e8:	add	ip, ip, #438272	; 0x6b000
    71ec:	ldr	pc, [ip, #2840]!	; 0xb18

000071f0 <opendir@plt>:
    71f0:	add	ip, pc, #0, 12
    71f4:	add	ip, ip, #438272	; 0x6b000
    71f8:	ldr	pc, [ip, #2832]!	; 0xb10

000071fc <fnmatch@plt>:
    71fc:	add	ip, pc, #0, 12
    7200:	add	ip, ip, #438272	; 0x6b000
    7204:	ldr	pc, [ip, #2824]!	; 0xb08

00007208 <__asprintf_chk@plt>:
    7208:	add	ip, pc, #0, 12
    720c:	add	ip, ip, #438272	; 0x6b000
    7210:	ldr	pc, [ip, #2816]!	; 0xb00

00007214 <getenv@plt>:
    7214:	add	ip, pc, #0, 12
    7218:	add	ip, ip, #438272	; 0x6b000
    721c:	ldr	pc, [ip, #2808]!	; 0xaf8

00007220 <malloc@plt>:
    7220:	add	ip, pc, #0, 12
    7224:	add	ip, ip, #438272	; 0x6b000
    7228:	ldr	pc, [ip, #2800]!	; 0xaf0

0000722c <event_add@plt>:
    722c:			; <UNDEFINED> instruction: 0xe7fd4778
    7230:	add	ip, pc, #0, 12
    7234:	add	ip, ip, #438272	; 0x6b000
    7238:	ldr	pc, [ip, #2788]!	; 0xae4

0000723c <__libc_start_main@plt>:
    723c:	add	ip, pc, #0, 12
    7240:	add	ip, ip, #438272	; 0x6b000
    7244:	ldr	pc, [ip, #2780]!	; 0xadc

00007248 <strerror@plt>:
    7248:	add	ip, pc, #0, 12
    724c:	add	ip, ip, #438272	; 0x6b000
    7250:	ldr	pc, [ip, #2772]!	; 0xad4

00007254 <system@plt>:
    7254:	add	ip, pc, #0, 12
    7258:	add	ip, ip, #438272	; 0x6b000
    725c:	ldr	pc, [ip, #2764]!	; 0xacc

00007260 <strftime@plt>:
    7260:	add	ip, pc, #0, 12
    7264:	add	ip, ip, #438272	; 0x6b000
    7268:	ldr	pc, [ip, #2756]!	; 0xac4

0000726c <localtime@plt>:
    726c:	add	ip, pc, #0, 12
    7270:	add	ip, ip, #438272	; 0x6b000
    7274:	ldr	pc, [ip, #2748]!	; 0xabc

00007278 <strsep@plt>:
    7278:	add	ip, pc, #0, 12
    727c:	add	ip, ip, #438272	; 0x6b000
    7280:	ldr	pc, [ip, #2740]!	; 0xab4

00007284 <getdtablesize@plt>:
    7284:	add	ip, pc, #0, 12
    7288:	add	ip, ip, #438272	; 0x6b000
    728c:	ldr	pc, [ip, #2732]!	; 0xaac

00007290 <__ctype_tolower_loc@plt>:
    7290:	add	ip, pc, #0, 12
    7294:	add	ip, ip, #438272	; 0x6b000
    7298:	ldr	pc, [ip, #2724]!	; 0xaa4

0000729c <dirname@plt>:
    729c:	add	ip, pc, #0, 12
    72a0:	add	ip, ip, #438272	; 0x6b000
    72a4:	ldr	pc, [ip, #2716]!	; 0xa9c

000072a8 <__ctype_toupper_loc@plt>:
    72a8:	add	ip, pc, #0, 12
    72ac:	add	ip, ip, #438272	; 0x6b000
    72b0:	ldr	pc, [ip, #2708]!	; 0xa94

000072b4 <__gmon_start__@plt>:
    72b4:	add	ip, pc, #0, 12
    72b8:	add	ip, ip, #438272	; 0x6b000
    72bc:	ldr	pc, [ip, #2700]!	; 0xa8c

000072c0 <open@plt>:
    72c0:	add	ip, pc, #0, 12
    72c4:	add	ip, ip, #438272	; 0x6b000
    72c8:	ldr	pc, [ip, #2692]!	; 0xa84

000072cc <utempter_remove_record@plt>:
    72cc:	add	ip, pc, #0, 12
    72d0:	add	ip, ip, #438272	; 0x6b000
    72d4:	ldr	pc, [ip, #2684]!	; 0xa7c

000072d8 <kill@plt>:
    72d8:	add	ip, pc, #0, 12
    72dc:	add	ip, ip, #438272	; 0x6b000
    72e0:	ldr	pc, [ip, #2676]!	; 0xa74

000072e4 <__ctype_b_loc@plt>:
    72e4:	add	ip, pc, #0, 12
    72e8:	add	ip, ip, #438272	; 0x6b000
    72ec:	ldr	pc, [ip, #2668]!	; 0xa6c

000072f0 <getcwd@plt>:
    72f0:	add	ip, pc, #0, 12
    72f4:	add	ip, ip, #438272	; 0x6b000
    72f8:	ldr	pc, [ip, #2660]!	; 0xa64

000072fc <getpid@plt>:
    72fc:	add	ip, pc, #0, 12
    7300:	add	ip, ip, #438272	; 0x6b000
    7304:	ldr	pc, [ip, #2652]!	; 0xa5c

00007308 <exit@plt>:
    7308:	add	ip, pc, #0, 12
    730c:	add	ip, ip, #438272	; 0x6b000
    7310:	ldr	pc, [ip, #2644]!	; 0xa54

00007314 <flock@plt>:
    7314:	add	ip, pc, #0, 12
    7318:	add	ip, ip, #438272	; 0x6b000
    731c:	ldr	pc, [ip, #2636]!	; 0xa4c

00007320 <strtoul@plt>:
    7320:	add	ip, pc, #0, 12
    7324:	add	ip, ip, #438272	; 0x6b000
    7328:	ldr	pc, [ip, #2628]!	; 0xa44

0000732c <ttyname@plt>:
    732c:	add	ip, pc, #0, 12
    7330:	add	ip, ip, #438272	; 0x6b000
    7334:	ldr	pc, [ip, #2620]!	; 0xa3c

00007338 <tcgetpgrp@plt>:
    7338:	add	ip, pc, #0, 12
    733c:	add	ip, ip, #438272	; 0x6b000
    7340:	ldr	pc, [ip, #2612]!	; 0xa34

00007344 <strlen@plt>:
    7344:	add	ip, pc, #0, 12
    7348:	add	ip, ip, #438272	; 0x6b000
    734c:	ldr	pc, [ip, #2604]!	; 0xa2c

00007350 <strchr@plt>:
    7350:	add	ip, pc, #0, 12
    7354:	add	ip, ip, #438272	; 0x6b000
    7358:	ldr	pc, [ip, #2596]!	; 0xa24

0000735c <setenv@plt>:
    735c:	add	ip, pc, #0, 12
    7360:	add	ip, ip, #438272	; 0x6b000
    7364:	ldr	pc, [ip, #2588]!	; 0xa1c

00007368 <evbuffer_read@plt>:
    7368:	add	ip, pc, #0, 12
    736c:	add	ip, ip, #438272	; 0x6b000
    7370:	ldr	pc, [ip, #2580]!	; 0xa14

00007374 <getpagesize@plt>:
    7374:	add	ip, pc, #0, 12
    7378:	add	ip, ip, #438272	; 0x6b000
    737c:	ldr	pc, [ip, #2572]!	; 0xa0c

00007380 <cfsetispeed@plt>:
    7380:	add	ip, pc, #0, 12
    7384:	add	ip, ip, #438272	; 0x6b000
    7388:	ldr	pc, [ip, #2564]!	; 0xa04

0000738c <ungetc@plt>:
    738c:			; <UNDEFINED> instruction: 0xe7fd4778
    7390:	add	ip, pc, #0, 12
    7394:	add	ip, ip, #438272	; 0x6b000
    7398:	ldr	pc, [ip, #2552]!	; 0x9f8

0000739c <cfgetospeed@plt>:
    739c:	add	ip, pc, #0, 12
    73a0:	add	ip, ip, #438272	; 0x6b000
    73a4:	ldr	pc, [ip, #2544]!	; 0x9f0

000073a8 <sigfillset@plt>:
    73a8:	add	ip, pc, #0, 12
    73ac:	add	ip, ip, #438272	; 0x6b000
    73b0:	ldr	pc, [ip, #2536]!	; 0x9e8

000073b4 <__errno_location@plt>:
    73b4:	add	ip, pc, #0, 12
    73b8:	add	ip, ip, #438272	; 0x6b000
    73bc:	ldr	pc, [ip, #2528]!	; 0x9e0

000073c0 <strncasecmp@plt>:
    73c0:	add	ip, pc, #0, 12
    73c4:	add	ip, ip, #438272	; 0x6b000
    73c8:	ldr	pc, [ip, #2520]!	; 0x9d8

000073cc <__isoc99_sscanf@plt>:
    73cc:	add	ip, pc, #0, 12
    73d0:	add	ip, ip, #438272	; 0x6b000
    73d4:	ldr	pc, [ip, #2512]!	; 0x9d0

000073d8 <__vasprintf_chk@plt>:
    73d8:	add	ip, pc, #0, 12
    73dc:	add	ip, ip, #438272	; 0x6b000
    73e0:	ldr	pc, [ip, #2504]!	; 0x9c8

000073e4 <mkdir@plt>:
    73e4:	add	ip, pc, #0, 12
    73e8:	add	ip, ip, #438272	; 0x6b000
    73ec:	ldr	pc, [ip, #2496]!	; 0x9c0

000073f0 <bind@plt>:
    73f0:	add	ip, pc, #0, 12
    73f4:	add	ip, ip, #438272	; 0x6b000
    73f8:	ldr	pc, [ip, #2488]!	; 0x9b8

000073fc <setvbuf@plt>:
    73fc:	add	ip, pc, #0, 12
    7400:	add	ip, ip, #438272	; 0x6b000
    7404:	ldr	pc, [ip, #2480]!	; 0x9b0

00007408 <fcntl@plt>:
    7408:			; <UNDEFINED> instruction: 0xe7fd4778
    740c:	add	ip, pc, #0, 12
    7410:	add	ip, ip, #438272	; 0x6b000
    7414:	ldr	pc, [ip, #2468]!	; 0x9a4

00007418 <memset@plt>:
    7418:	add	ip, pc, #0, 12
    741c:	add	ip, ip, #438272	; 0x6b000
    7420:	ldr	pc, [ip, #2460]!	; 0x99c

00007424 <evbuffer_add@plt>:
    7424:	add	ip, pc, #0, 12
    7428:	add	ip, ip, #438272	; 0x6b000
    742c:	ldr	pc, [ip, #2452]!	; 0x994

00007430 <evbuffer_write@plt>:
    7430:	add	ip, pc, #0, 12
    7434:	add	ip, ip, #438272	; 0x6b000
    7438:	ldr	pc, [ip, #2444]!	; 0x98c

0000743c <__xpg_basename@plt>:
    743c:	add	ip, pc, #0, 12
    7440:	add	ip, ip, #438272	; 0x6b000
    7444:	ldr	pc, [ip, #2436]!	; 0x984

00007448 <fgetc@plt>:
    7448:	add	ip, pc, #0, 12
    744c:	add	ip, ip, #438272	; 0x6b000
    7450:	ldr	pc, [ip, #2428]!	; 0x97c

00007454 <__printf_chk@plt>:
    7454:	add	ip, pc, #0, 12
    7458:	add	ip, ip, #438272	; 0x6b000
    745c:	ldr	pc, [ip, #2420]!	; 0x974

00007460 <prctl@plt>:
    7460:	add	ip, pc, #0, 12
    7464:	add	ip, ip, #438272	; 0x6b000
    7468:	ldr	pc, [ip, #2412]!	; 0x96c

0000746c <write@plt>:
    746c:	add	ip, pc, #0, 12
    7470:	add	ip, ip, #438272	; 0x6b000
    7474:	ldr	pc, [ip, #2404]!	; 0x964

00007478 <__b64_pton@plt>:
    7478:	add	ip, pc, #0, 12
    747c:	add	ip, ip, #438272	; 0x6b000
    7480:	ldr	pc, [ip, #2396]!	; 0x95c

00007484 <__fprintf_chk@plt>:
    7484:	add	ip, pc, #0, 12
    7488:	add	ip, ip, #438272	; 0x6b000
    748c:	ldr	pc, [ip, #2388]!	; 0x954

00007490 <memchr@plt>:
    7490:	add	ip, pc, #0, 12
    7494:	add	ip, ip, #438272	; 0x6b000
    7498:	ldr	pc, [ip, #2380]!	; 0x94c

0000749c <access@plt>:
    749c:	add	ip, pc, #0, 12
    74a0:	add	ip, ip, #438272	; 0x6b000
    74a4:	ldr	pc, [ip, #2372]!	; 0x944

000074a8 <setupterm@plt>:
    74a8:	add	ip, pc, #0, 12
    74ac:	add	ip, ip, #438272	; 0x6b000
    74b0:	ldr	pc, [ip, #2364]!	; 0x93c

000074b4 <writev@plt>:
    74b4:	add	ip, pc, #0, 12
    74b8:	add	ip, ip, #438272	; 0x6b000
    74bc:	ldr	pc, [ip, #2356]!	; 0x934

000074c0 <fclose@plt>:
    74c0:			; <UNDEFINED> instruction: 0xe7fd4778
    74c4:	add	ip, pc, #0, 12
    74c8:	add	ip, ip, #438272	; 0x6b000
    74cc:	ldr	pc, [ip, #2344]!	; 0x928

000074d0 <evbuffer_get_length@plt>:
    74d0:	add	ip, pc, #0, 12
    74d4:	add	ip, ip, #438272	; 0x6b000
    74d8:	ldr	pc, [ip, #2336]!	; 0x920

000074dc <shutdown@plt>:
    74dc:	add	ip, pc, #0, 12
    74e0:	add	ip, ip, #438272	; 0x6b000
    74e4:	ldr	pc, [ip, #2328]!	; 0x918

000074e8 <setlocale@plt>:
    74e8:	add	ip, pc, #0, 12
    74ec:	add	ip, ip, #438272	; 0x6b000
    74f0:	ldr	pc, [ip, #2320]!	; 0x910

000074f4 <sigemptyset@plt>:
    74f4:	add	ip, pc, #0, 12
    74f8:	add	ip, ip, #438272	; 0x6b000
    74fc:	ldr	pc, [ip, #2312]!	; 0x908

00007500 <tparm@plt>:
    7500:	add	ip, pc, #0, 12
    7504:	add	ip, ip, #438272	; 0x6b000
    7508:	ldr	pc, [ip, #2304]!	; 0x900

0000750c <event_set@plt>:
    750c:	add	ip, pc, #0, 12
    7510:	add	ip, ip, #438272	; 0x6b000
    7514:	ldr	pc, [ip, #2296]!	; 0x8f8

00007518 <fork@plt>:
    7518:	add	ip, pc, #0, 12
    751c:	add	ip, ip, #438272	; 0x6b000
    7520:	ldr	pc, [ip, #2288]!	; 0x8f0

00007524 <errx@plt>:
    7524:	add	ip, pc, #0, 12
    7528:	add	ip, ip, #438272	; 0x6b000
    752c:	ldr	pc, [ip, #2280]!	; 0x8e8

00007530 <execl@plt>:
    7530:	add	ip, pc, #0, 12
    7534:	add	ip, ip, #438272	; 0x6b000
    7538:	ldr	pc, [ip, #2272]!	; 0x8e0

0000753c <bufferevent_free@plt>:
    753c:	add	ip, pc, #0, 12
    7540:	add	ip, ip, #438272	; 0x6b000
    7544:	ldr	pc, [ip, #2264]!	; 0x8d8

00007548 <readdir@plt>:
    7548:	add	ip, pc, #0, 12
    754c:	add	ip, ip, #438272	; 0x6b000
    7550:	ldr	pc, [ip, #2256]!	; 0x8d0

00007554 <ctime_r@plt>:
    7554:	add	ip, pc, #0, 12
    7558:	add	ip, ip, #438272	; 0x6b000
    755c:	ldr	pc, [ip, #2248]!	; 0x8c8

00007560 <evbuffer_new@plt>:
    7560:	add	ip, pc, #0, 12
    7564:	add	ip, ip, #438272	; 0x6b000
    7568:	ldr	pc, [ip, #2240]!	; 0x8c0

0000756c <__explicit_bzero_chk@plt>:
    756c:	add	ip, pc, #0, 12
    7570:	add	ip, ip, #438272	; 0x6b000
    7574:	ldr	pc, [ip, #2232]!	; 0x8b8

00007578 <strrchr@plt>:
    7578:	add	ip, pc, #0, 12
    757c:	add	ip, ip, #438272	; 0x6b000
    7580:	ldr	pc, [ip, #2224]!	; 0x8b0

00007584 <listen@plt>:
    7584:	add	ip, pc, #0, 12
    7588:	add	ip, ip, #438272	; 0x6b000
    758c:	ldr	pc, [ip, #2216]!	; 0x8a8

00007590 <tigetstr@plt>:
    7590:	add	ip, pc, #0, 12
    7594:	add	ip, ip, #438272	; 0x6b000
    7598:	ldr	pc, [ip, #2208]!	; 0x8a0

0000759c <event_loop@plt>:
    759c:	add	ip, pc, #0, 12
    75a0:	add	ip, ip, #438272	; 0x6b000
    75a4:	ldr	pc, [ip, #2200]!	; 0x898

000075a8 <del_curterm@plt>:
    75a8:	add	ip, pc, #0, 12
    75ac:	add	ip, ip, #438272	; 0x6b000
    75b0:	ldr	pc, [ip, #2192]!	; 0x890

000075b4 <nl_langinfo@plt>:
    75b4:	add	ip, pc, #0, 12
    75b8:	add	ip, ip, #438272	; 0x6b000
    75bc:	ldr	pc, [ip, #2184]!	; 0x888

000075c0 <fputc@plt>:
    75c0:	add	ip, pc, #0, 12
    75c4:	add	ip, ip, #438272	; 0x6b000
    75c8:	ldr	pc, [ip, #2176]!	; 0x880

000075cc <bufferevent_new@plt>:
    75cc:	add	ip, pc, #0, 12
    75d0:	add	ip, ip, #438272	; 0x6b000
    75d4:	ldr	pc, [ip, #2168]!	; 0x878

000075d8 <regcomp@plt>:
    75d8:	add	ip, pc, #0, 12
    75dc:	add	ip, ip, #438272	; 0x6b000
    75e0:	ldr	pc, [ip, #2160]!	; 0x870

000075e4 <dirfd@plt>:
    75e4:	add	ip, pc, #0, 12
    75e8:	add	ip, ip, #438272	; 0x6b000
    75ec:	ldr	pc, [ip, #2152]!	; 0x868

000075f0 <bufferevent_enable@plt>:
    75f0:			; <UNDEFINED> instruction: 0xe7fd4778
    75f4:	add	ip, pc, #0, 12
    75f8:	add	ip, ip, #438272	; 0x6b000
    75fc:	ldr	pc, [ip, #2140]!	; 0x85c

00007600 <getppid@plt>:
    7600:	add	ip, pc, #0, 12
    7604:	add	ip, ip, #438272	; 0x6b000
    7608:	ldr	pc, [ip, #2132]!	; 0x854

0000760c <recvmsg@plt>:
    760c:	add	ip, pc, #0, 12
    7610:	add	ip, ip, #438272	; 0x6b000
    7614:	ldr	pc, [ip, #2124]!	; 0x84c

00007618 <qsort@plt>:
    7618:	add	ip, pc, #0, 12
    761c:	add	ip, ip, #438272	; 0x6b000
    7620:	ldr	pc, [ip, #2116]!	; 0x844

00007624 <glob@plt>:
    7624:	add	ip, pc, #0, 12
    7628:	add	ip, ip, #438272	; 0x6b000
    762c:	ldr	pc, [ip, #2108]!	; 0x83c

00007630 <socket@plt>:
    7630:	add	ip, pc, #0, 12
    7634:	add	ip, ip, #438272	; 0x6b000
    7638:	ldr	pc, [ip, #2100]!	; 0x834

0000763c <event_get_version@plt>:
    763c:	add	ip, pc, #0, 12
    7640:	add	ip, ip, #438272	; 0x6b000
    7644:	ldr	pc, [ip, #2092]!	; 0x82c

00007648 <__lxstat@plt>:
    7648:	add	ip, pc, #0, 12
    764c:	add	ip, ip, #438272	; 0x6b000
    7650:	ldr	pc, [ip, #2084]!	; 0x824

00007654 <memmem@plt>:
    7654:	add	ip, pc, #0, 12
    7658:	add	ip, ip, #438272	; 0x6b000
    765c:	ldr	pc, [ip, #2076]!	; 0x81c

00007660 <bufferevent_write@plt>:
    7660:	add	ip, pc, #0, 12
    7664:	add	ip, ip, #438272	; 0x6b000
    7668:	ldr	pc, [ip, #2068]!	; 0x814

0000766c <umask@plt>:
    766c:	add	ip, pc, #0, 12
    7670:	add	ip, ip, #438272	; 0x6b000
    7674:	ldr	pc, [ip, #2060]!	; 0x80c

00007678 <chmod@plt>:
    7678:	add	ip, pc, #0, 12
    767c:	add	ip, ip, #438272	; 0x6b000
    7680:	ldr	pc, [ip, #2052]!	; 0x804

00007684 <evbuffer_drain@plt>:
    7684:			; <UNDEFINED> instruction: 0xe7fd4778
    7688:	add	ip, pc, #0, 12
    768c:	add	ip, ip, #438272	; 0x6b000
    7690:	ldr	pc, [ip, #2040]!	; 0x7f8

00007694 <evbuffer_readln@plt>:
    7694:	add	ip, pc, #0, 12
    7698:	add	ip, ip, #438272	; 0x6b000
    769c:	ldr	pc, [ip, #2032]!	; 0x7f0

000076a0 <isatty@plt>:
    76a0:	add	ip, pc, #0, 12
    76a4:	add	ip, ip, #438272	; 0x6b000
    76a8:	ldr	pc, [ip, #2024]!	; 0x7e8

000076ac <unsetenv@plt>:
    76ac:	add	ip, pc, #0, 12
    76b0:	add	ip, ip, #438272	; 0x6b000
    76b4:	ldr	pc, [ip, #2016]!	; 0x7e0

000076b8 <event_init@plt>:
    76b8:	add	ip, pc, #0, 12
    76bc:	add	ip, ip, #438272	; 0x6b000
    76c0:	ldr	pc, [ip, #2008]!	; 0x7d8

000076c4 <fputs@plt>:
    76c4:	add	ip, pc, #0, 12
    76c8:	add	ip, ip, #438272	; 0x6b000
    76cc:	ldr	pc, [ip, #2000]!	; 0x7d0

000076d0 <strncmp@plt>:
    76d0:	add	ip, pc, #0, 12
    76d4:	add	ip, ip, #438272	; 0x6b000
    76d8:	ldr	pc, [ip, #1992]!	; 0x7c8

000076dc <abort@plt>:
    76dc:	add	ip, pc, #0, 12
    76e0:	add	ip, ip, #438272	; 0x6b000
    76e4:	ldr	pc, [ip, #1984]!	; 0x7c0

000076e8 <getc@plt>:
    76e8:			; <UNDEFINED> instruction: 0xe7fd4778
    76ec:	add	ip, pc, #0, 12
    76f0:	add	ip, ip, #438272	; 0x6b000
    76f4:	ldr	pc, [ip, #1972]!	; 0x7b4

000076f8 <close@plt>:
    76f8:	add	ip, pc, #0, 12
    76fc:	add	ip, ip, #438272	; 0x6b000
    7700:	ldr	pc, [ip, #1964]!	; 0x7ac

00007704 <forkpty@plt>:
    7704:			; <UNDEFINED> instruction: 0xe7fd4778
    7708:	add	ip, pc, #0, 12
    770c:	add	ip, ip, #438272	; 0x6b000
    7710:	ldr	pc, [ip, #1952]!	; 0x7a0

00007714 <globfree@plt>:
    7714:	add	ip, pc, #0, 12
    7718:	add	ip, ip, #438272	; 0x6b000
    771c:	ldr	pc, [ip, #1944]!	; 0x798

00007720 <connect@plt>:
    7720:	add	ip, pc, #0, 12
    7724:	add	ip, ip, #438272	; 0x6b000
    7728:	ldr	pc, [ip, #1936]!	; 0x790

0000772c <closedir@plt>:
    772c:	add	ip, pc, #0, 12
    7730:	add	ip, ip, #438272	; 0x6b000
    7734:	ldr	pc, [ip, #1928]!	; 0x788

00007738 <__snprintf_chk@plt>:
    7738:	add	ip, pc, #0, 12
    773c:	add	ip, ip, #438272	; 0x6b000
    7740:	ldr	pc, [ip, #1920]!	; 0x780

00007744 <strspn@plt>:
    7744:	add	ip, pc, #0, 12
    7748:	add	ip, ip, #438272	; 0x6b000
    774c:	ldr	pc, [ip, #1912]!	; 0x778

00007750 <mbtowc@plt>:
    7750:	add	ip, pc, #0, 12
    7754:	add	ip, ip, #438272	; 0x6b000
    7758:	ldr	pc, [ip, #1904]!	; 0x770

0000775c <tcgetattr@plt>:
    775c:	add	ip, pc, #0, 12
    7760:	add	ip, ip, #438272	; 0x6b000
    7764:	ldr	pc, [ip, #1896]!	; 0x768

Disassembly of section .text:

00007768 <.text>:
    7768:	svcmi	0x00f0e92d
    776c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    7770:	strmi	r8, [r5], -r2, lsl #22
    7774:	ldrcs	pc, [r0, #-2271]	; 0xfffff721
    7778:			; <UNDEFINED> instruction: 0xf8df2000
    777c:	ldrbtmi	r3, [sl], #-1296	; 0xfffffaf0
    7780:	strne	pc, [ip, #-2271]	; 0xfffff721
    7784:			; <UNDEFINED> instruction: 0xf8dfb089
    7788:	ldmpl	r3, {r2, r3, r8, sl, sp, lr}^
    778c:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
    7790:	movwls	r6, #30747	; 0x781b
    7794:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7798:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    779c:			; <UNDEFINED> instruction: 0xf0002800
    77a0:			; <UNDEFINED> instruction: 0xf8df8174
    77a4:	strdcs	r1, [r2], -r4
    77a8:	ldrbtge	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    77ac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    77b0:	uxtab16mi	r4, r1, r9, ror #8
    77b4:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
    77b8:			; <UNDEFINED> instruction: 0xf7ff44fa
    77bc:	stmdavs	r3!, {r2, r4, r7, sl, fp, sp, lr, pc}
    77c0:	blcs	b65834 <tcgetattr@plt+0xb5e0d8>
    77c4:	strcs	fp, [r2, -ip, lsl #30]
    77c8:	ldrbmi	r4, [r2], -r7, asr #12
    77cc:	strtmi	r4, [r8], -r1, lsr #12
    77d0:	blx	1cc38e6 <tcgetattr@plt+0x1cbc18a>
    77d4:			; <UNDEFINED> instruction: 0xf0001c43
    77d8:			; <UNDEFINED> instruction: 0xf1a080d8
    77dc:	blcs	11084ac <tcgetattr@plt+0x1100d50>
    77e0:	addshi	pc, r0, r0, lsl #4
    77e4:			; <UNDEFINED> instruction: 0xf852a202
    77e8:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    77ec:	svclt	0x00004710
    77f0:	muleq	r0, r5, r1
    77f4:	andeq	r0, r0, r5, lsl r1
    77f8:	andeq	r0, r0, r5, lsl r1
    77fc:	andeq	r0, r0, r5, lsl r1
    7800:	andeq	r0, r0, r5, lsl r1
    7804:	andeq	r0, r0, r5, lsl r1
    7808:	andeq	r0, r0, r5, lsl r1
    780c:	andeq	r0, r0, r5, lsl r1
    7810:	andeq	r0, r0, r5, lsl r1
    7814:	andeq	r0, r0, r5, lsl r1
    7818:	andeq	r0, r0, r5, lsl r1
    781c:	andeq	r0, r0, r5, lsl r1
    7820:	andeq	r0, r0, r5, lsl r1
    7824:	andeq	r0, r0, r5, lsl r1
    7828:	andeq	r0, r0, r5, lsl r1
    782c:	andeq	r0, r0, r5, lsl r1
    7830:	andeq	r0, r0, r5, lsl r1
    7834:	andeq	r0, r0, r7, lsl #3
    7838:	andeq	r0, r0, r5, lsl r1
    783c:	andeq	r0, r0, r5, lsl r1
    7840:	andeq	r0, r0, r5, lsl r1
    7844:	andeq	r0, r0, r5, lsl r1
    7848:	andeq	r0, r0, r5, lsl r1
    784c:	andeq	r0, r0, r5, lsl r1
    7850:	andeq	r0, r0, r5, lsl r1
    7854:	andeq	r0, r0, r5, lsl r1
    7858:	andeq	r0, r0, r3, ror r1
    785c:	andeq	r0, r0, r5, lsl r1
    7860:	andeq	r0, r0, r5, lsl r1
    7864:	andeq	r0, r0, r5, lsl r1
    7868:	andeq	r0, r0, r5, lsl r1
    786c:	andeq	r0, r0, r5, lsl r1
    7870:	andeq	r0, r0, r5, lsl r1
    7874:	andeq	r0, r0, pc, asr r1
    7878:	andeq	r0, r0, r5, lsl r1
    787c:	andeq	r0, r0, r5, lsl r1
    7880:	andeq	r0, r0, r5, asr #2
    7884:	andeq	r0, r0, r5, lsl r1
    7888:	andeq	r0, r0, r5, lsl r1
    788c:	andeq	r0, r0, r5, lsl r1
    7890:	andeq	r0, r0, r5, lsl r1
    7894:	andeq	r0, r0, r5, lsl r1
    7898:	andeq	r0, r0, r5, lsl r1
    789c:	andeq	r0, r0, r5, lsl r1
    78a0:	andeq	r0, r0, r5, lsl r1
    78a4:	andeq	r0, r0, r5, lsl r1
    78a8:	andeq	r0, r0, r5, lsl r1
    78ac:	andeq	r0, r0, r5, lsl r1
    78b0:	andeq	r0, r0, r5, lsl r1
    78b4:	andeq	r0, r0, r7, lsr r1
    78b8:	andeq	r0, r0, r5, lsl r1
    78bc:	andeq	r0, r0, r5, lsl r1
    78c0:	andeq	r0, r0, fp, lsr #2
    78c4:	andeq	r0, r0, r5, lsl r1
    78c8:	andeq	r0, r0, r5, lsl r1
    78cc:	andeq	r0, r0, r5, lsl r1
    78d0:	andeq	r0, r0, r5, lsl r1
    78d4:	andeq	r0, r0, r5, lsl r1
    78d8:	andeq	r0, r0, r5, lsr #2
    78dc:	andeq	r0, r0, r5, lsl r1
    78e0:	andeq	r0, r0, r5, lsl r1
    78e4:	andeq	r0, r0, r5, lsl r1
    78e8:	andeq	r0, r0, r5, lsl r1
    78ec:			; <UNDEFINED> instruction: 0xffffffdb
    78f0:	andeq	r0, r0, r5, lsl r1
    78f4:	andeq	r0, r0, r5, lsl r1
    78f8:	andeq	r0, r0, r5, lsl r1
    78fc:	andeq	r0, r0, pc, lsl r1
    7900:	andeq	r0, r0, r9, lsl r1
    7904:	mcrr2	0, 3, pc, r0, cr2	; <UNPREDICTABLE>
    7908:	blx	ffa4398e <tcgetattr@plt+0xffa3c232>
    790c:	vst1.16	{d30}, [r7 :64]!
    7910:	ldrb	r3, [sl, -r0, lsl #15]
    7914:	streq	pc, [r2, -r7, asr #32]
    7918:	blmi	ff88167c <tcgetattr@plt+0xff879f20>
    791c:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7920:	mcrr2	0, 0, pc, sl, cr1	; <UNPREDICTABLE>
    7924:	bmi	ff7c1670 <tcgetattr@plt+0xff7b9f14>
    7928:	ldmpl	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}
    792c:	ldmdavs	r1, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7930:	smlald	r6, sl, r9, r0
    7934:			; <UNDEFINED> instruction: 0xf840f042
    7938:	ldmibmi	ip, {r0, r1, r3, r4, r6, r7, r8, r9, fp, lr}^
    793c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7940:	andcs	r4, r1, r2, lsl #12
    7944:	stc	7, cr15, [r6, #1020]	; 0x3fc
    7948:			; <UNDEFINED> instruction: 0xf7ff2000
    794c:			; <UNDEFINED> instruction: 0x4648ecde
    7950:	b	ff8c5954 <tcgetattr@plt+0xff8be1f8>
    7954:	ldmpl	r3!, {r1, r4, r6, r7, r8, r9, fp, lr}^
    7958:			; <UNDEFINED> instruction: 0xf0416818
    795c:	strmi	pc, [r1], r5, lsr #25
    7960:			; <UNDEFINED> instruction: 0x4640e733
    7964:	b	ff645968 <tcgetattr@plt+0xff63e20c>
    7968:	ldmpl	r3!, {r0, r2, r3, r6, r7, r8, r9, fp, lr}^
    796c:			; <UNDEFINED> instruction: 0xf0416818
    7970:	pkhbtmi	pc, r0, fp, lsl #25	; <UNPREDICTABLE>
    7974:	ldrteq	lr, [sl], #1833	; 0x729
    7978:			; <UNDEFINED> instruction: 0xf447bf4c
    797c:	vst1.32	{d20}, [r7], r0
    7980:	str	r5, [r2, -r0, lsl #14]!
    7984:	strcc	pc, [r0, -r7, asr #8]
    7988:	bmi	ff1c160c <tcgetattr@plt+0xff1b9eb0>
    798c:	ldmpl	r1!, {r3, r6, r7, r8, r9, fp, lr}
    7990:	stmdavs	fp, {r1, r4, r5, r6, r7, fp, ip, lr}
    7994:	bne	feb619e4 <tcgetattr@plt+0xfeb5a288>
    7998:	tstlt	fp, r4, lsl #4
    799c:			; <UNDEFINED> instruction: 0xd1b12d00
    79a0:	blx	feac3ab6 <tcgetattr@plt+0xfeabc35a>
    79a4:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    79a8:	andcc	r6, r1, r8, lsl r0
    79ac:	tsthi	fp, r0	; <UNPREDICTABLE>
    79b0:	ldrbtmi	r4, [r8], #-2241	; 0xfffff73f
    79b4:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    79b8:			; <UNDEFINED> instruction: 0xf0002800
    79bc:	vst4.8	{d24,d26,d28,d30}, [r7 :64], sl
    79c0:			; <UNDEFINED> instruction: 0xf0113780
    79c4:	bmi	fef86228 <tcgetattr@plt+0xfef7eacc>
    79c8:			; <UNDEFINED> instruction: 0xf8564bbd
    79cc:			; <UNDEFINED> instruction: 0xf8caa002
    79d0:	ldmpl	r3!, {}^	; <UNPREDICTABLE>
    79d4:	ldrdlt	pc, [r0], -r3
    79d8:	ldrdne	pc, [r0], -fp
    79dc:			; <UNDEFINED> instruction: 0xf8dab139
    79e0:			; <UNDEFINED> instruction: 0xf0110000
    79e4:			; <UNDEFINED> instruction: 0xf85bfb1b
    79e8:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    79ec:			; <UNDEFINED> instruction: 0xf032d1f7
    79f0:	strmi	pc, [r3], -r3, lsr #24
    79f4:	bmi	fecf3edc <tcgetattr@plt+0xfecec780>
    79f8:			; <UNDEFINED> instruction: 0xf8da49b3
    79fc:	ldrbtmi	r0, [sl], #-0
    7a00:			; <UNDEFINED> instruction: 0xf0114479
    7a04:	andcs	pc, r0, r3, asr sl	; <UNPREDICTABLE>
    7a08:	blx	4c3a98 <tcgetattr@plt+0x4bc33c>
    7a0c:	ldmpl	r3!, {r0, r1, r2, r3, r5, r7, r8, r9, fp, lr}^
    7a10:	strmi	r9, [r2], -r5, lsl #6
    7a14:	andsvs	r2, sl, r0
    7a18:	blx	2c3aa8 <tcgetattr@plt+0x2bc34c>
    7a1c:			; <UNDEFINED> instruction: 0xf8564bac
    7a20:	strmi	sl, [r2], -r3
    7a24:			; <UNDEFINED> instruction: 0xf8ca2000
    7a28:			; <UNDEFINED> instruction: 0xf0222000
    7a2c:	bmi	fea86238 <tcgetattr@plt+0xfea7eadc>
    7a30:	ldmpl	r2!, {r0, r3, r5, r7, r8, r9, fp, lr}
    7a34:	andsvs	r9, r0, r3, lsl #4
    7a38:	stmdavs	fp, {r0, r4, r5, r6, r7, fp, ip, lr}
    7a3c:	subsle	r2, r0, r0, lsl #22
    7a40:	bmi	443268 <tcgetattr@plt+0x43bb0c>
    7a44:			; <UNDEFINED> instruction: 0x460c46b3
    7a48:	stcls	6, cr4, [r5, #-184]	; 0xffffff48
    7a4c:	ldreq	lr, [sl, r7]
    7a50:	smmlaeq	fp, r4, r4, sp
    7a54:			; <UNDEFINED> instruction: 0xf854d40c
    7a58:	blcs	17740 <tcgetattr@plt+0xffe4>
    7a5c:	stmiavs	r3!, {r0, r2, r3, r4, r5, ip, lr, pc}
    7a60:	ldrble	r0, [r4, #2009]!	; 0x7d9
    7a64:	strtmi	r6, [r1], -r8, lsr #16
    7a68:	cdp2	0, 15, cr15, cr0, cr2, {1}
    7a6c:	strb	r6, [lr, r3, lsr #17]!
    7a70:	strtmi	r9, [r1], -r3, lsl #22
    7a74:			; <UNDEFINED> instruction: 0xf0226818
    7a78:	strb	pc, [ip, r9, ror #29]!	; <UNPREDICTABLE>
    7a7c:	ldrdeq	pc, [r0], -sl
    7a80:			; <UNDEFINED> instruction: 0xf0224621
    7a84:	stmiavs	r3!, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7a88:	ldmibmi	r4, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7a8c:			; <UNDEFINED> instruction: 0xf7ff4479
    7a90:	stmdacs	r0, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    7a94:	mcrge	4, 4, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    7a98:	ldrbtmi	r4, [r9], #-2449	; 0xfffff66f
    7a9c:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    7aa0:			; <UNDEFINED> instruction: 0xf0002800
    7aa4:	andcs	r8, lr, sl, ror #1
    7aa8:	stc	7, cr15, [r4, #1020]	; 0x3fc
    7aac:	ldrbtmi	r4, [r9], #-2445	; 0xfffff673
    7ab0:			; <UNDEFINED> instruction: 0xf7ff4607
    7ab4:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
    7ab8:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {1}
    7abc:	ldrtmi	r4, [r8], -sl, lsl #19
    7ac0:			; <UNDEFINED> instruction: 0xf7ff4479
    7ac4:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    7ac8:	mcrge	4, 3, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    7acc:	ldrtmi	r4, [sl], -r7, lsl #19
    7ad0:	ldrbtmi	r2, [r9], #-1
    7ad4:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    7ad8:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx3
    7adc:			; <UNDEFINED> instruction: 0x46354a10
    7ae0:	stmmi	r3, {r1, r2, r3, r4, r6, r9, sl, lr}
    7ae4:			; <UNDEFINED> instruction: 0xf7ff4478
    7ae8:	pkhbtmi	lr, r3, r6, lsl #23
    7aec:	blx	1ec3bbe <tcgetattr@plt+0x1ebc462>
    7af0:			; <UNDEFINED> instruction: 0xf7ffb978
    7af4:			; <UNDEFINED> instruction: 0xf7ffe9e2
    7af8:	strmi	lr, [r3], r8, lsr #19
    7afc:	stmibvs	r0, {r4, r5, r8, ip, sp, pc}
    7b00:	blx	1c43bd2 <tcgetattr@plt+0x1c3c476>
    7b04:			; <UNDEFINED> instruction: 0xf8dbb110
    7b08:	and	fp, r2, r8, lsl r0
    7b0c:	ldrdlt	pc, [r4, #143]!	; 0x8f
    7b10:	blmi	1e58f04 <tcgetattr@plt+0x1e517a8>
    7b14:	ldmdbmi	r9!, {r9, sp}^
    7b18:	andlt	pc, r0, sp, asr #17
    7b1c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7b20:	ldrdeq	pc, [r0], -sl
    7b24:			; <UNDEFINED> instruction: 0xf896f023
    7b28:	ldrbtmi	r4, [r8], #-2165	; 0xfffff78b
    7b2c:	bl	1cc5b30 <tcgetattr@plt+0x1cbe3d4>
    7b30:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    7b34:	addhi	pc, r7, r0
    7b38:	ldrbmi	r2, [r8], -pc, lsr #2
    7b3c:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
    7b40:			; <UNDEFINED> instruction: 0xf100b108
    7b44:	stmdbmi	pc!, {r0, r8, r9, fp}^	; <UNPREDICTABLE>
    7b48:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    7b4c:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b50:	movwcs	r4, #2413	; 0x96d
    7b54:	mcrne	4, 0, r4, cr2, cr9, {3}
    7b58:	ldrdeq	pc, [r0], -sl
    7b5c:	andcs	fp, r1, #24, 30	; 0x60
    7b60:			; <UNDEFINED> instruction: 0xf0239205
    7b64:	blls	105f48 <tcgetattr@plt+0xfe7ec>
    7b68:	bls	15a110 <tcgetattr@plt+0x1529b4>
    7b6c:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
    7b70:			; <UNDEFINED> instruction: 0xf0232300
    7b74:	b	1685f38 <tcgetattr@plt+0x167e7dc>
    7b78:	andsle	r0, r4, r8, lsl #20
    7b7c:	svceq	0x0000f1b9
    7b80:	blmi	18fbbf0 <tcgetattr@plt+0x18f4494>
    7b84:	ldmpl	r3!, {r6, r9, sl, lr}^
    7b88:	andls	pc, r0, r3, asr #17
    7b8c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7b90:	stc2l	0, cr15, [ip, #260]	; 0x104
    7b94:	ldrtmi	r9, [fp], -r4, lsl #20
    7b98:	bl	119444 <tcgetattr@plt+0x111ce8>
    7b9c:			; <UNDEFINED> instruction: 0xf0020282
    7ba0:			; <UNDEFINED> instruction: 0xf7fff8eb
    7ba4:	ldmdami	fp, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    7ba8:			; <UNDEFINED> instruction: 0xf7ff4478
    7bac:	tstlt	r8, r4, lsr fp
    7bb0:	tstlt	fp, r3, lsl #16
    7bb4:	cmple	r6, ip, lsr #22
    7bb8:	strbmi	sl, [r0], -r6, lsl #18
    7bbc:	blx	a43c8c <tcgetattr@plt+0xa3c530>
    7bc0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    7bc4:	blls	1bc340 <tcgetattr@plt+0x1b4be4>
    7bc8:	ldmdami	r3, {r0, r1, r4, r6, r8, ip, sp, pc}^
    7bcc:	bmi	14cffd8 <tcgetattr@plt+0x14c887c>
    7bd0:	ldrbtmi	r5, [sl], #-2096	; 0xfffff7d0
    7bd4:			; <UNDEFINED> instruction: 0xf7ff6800
    7bd8:	stmdals	r6, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
    7bdc:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7be0:			; <UNDEFINED> instruction: 0xf7ff2001
    7be4:	stmdbmi	lr, {r1, r4, r7, r8, r9, fp, sp, lr, pc}^
    7be8:	ldrbtmi	r2, [r9], #-1
    7bec:	b	1a45bf0 <tcgetattr@plt+0x1a3e494>
    7bf0:	stmdami	ip, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    7bf4:			; <UNDEFINED> instruction: 0xf7ff4478
    7bf8:	strmi	lr, [r2], lr, lsl #22
    7bfc:	stmdavc	r3, {r3, r8, ip, sp, pc}
    7c00:	stmdami	r9, {r0, r1, r7, r8, fp, ip, sp, pc}^
    7c04:			; <UNDEFINED> instruction: 0xf7ff4478
    7c08:	strmi	lr, [r2], r6, lsl #22
    7c0c:	stmdavc	r3, {r3, r8, ip, sp, pc}
    7c10:	stmdami	r6, {r0, r1, r6, r8, fp, ip, sp, pc}^
    7c14:			; <UNDEFINED> instruction: 0xf7ff4478
    7c18:			; <UNDEFINED> instruction: 0x4682eafe
    7c1c:			; <UNDEFINED> instruction: 0xf8dfb9e0
    7c20:	ldrbtmi	sl, [sl], #272	; 0x110
    7c24:	ldrbmi	r4, [r0], -r3, asr #18
    7c28:			; <UNDEFINED> instruction: 0xf7ff4479
    7c2c:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    7c30:	mcrge	4, 6, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    7c34:	ldrbmi	r4, [r0], -r0, asr #18
    7c38:			; <UNDEFINED> instruction: 0xf7ff4479
    7c3c:	stmdacs	r0, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    7c40:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {3}
    7c44:	ldmdami	sp!, {r0, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}
    7c48:			; <UNDEFINED> instruction: 0xf7ff4478
    7c4c:	strmi	lr, [r3], r4, ror #21
    7c50:			; <UNDEFINED> instruction: 0xf47f2800
    7c54:			; <UNDEFINED> instruction: 0xe78eaf71
    7c58:	blcs	25c6c <tcgetattr@plt+0x1e510>
    7c5c:			; <UNDEFINED> instruction: 0xf8dfd1e2
    7c60:	ldrbtmi	sl, [sl], #224	; 0xe0
    7c64:			; <UNDEFINED> instruction: 0xf041e7de
    7c68:	ldmdbmi	r6!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    7c6c:	sxtab16mi	r4, r1, r9, ror #8
    7c70:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c74:	andge	pc, r0, r9, lsl #16
    7c78:	ldmdbmi	r3!, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
    7c7c:	ldrbtmi	r2, [r9], #-1
    7c80:	mrrc	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    7c84:	svclt	0x0000e70f
    7c88:	andeq	fp, r6, r6, lsl r4
    7c8c:	andeq	r0, r0, r8, ror r3
    7c90:	andeq	r0, r5, ip, ror lr
    7c94:	andeq	fp, r6, r6, lsl #8
    7c98:	andeq	r4, r4, ip, lsr #6
    7c9c:	andeq	r0, r5, ip, asr #29
    7ca0:			; <UNDEFINED> instruction: 0x000003b0
    7ca4:	andeq	r0, r0, r8, lsl r4
    7ca8:	andeq	r8, r4, r0, lsl r5
    7cac:	andeq	r0, r5, lr, lsr sp
    7cb0:	muleq	r0, r8, r3
    7cb4:	andeq	fp, r6, r6, lsr sl
    7cb8:	strdeq	r8, [r4], -r6
    7cbc:	muleq	r0, ip, r3
    7cc0:	andeq	r0, r0, r0, asr #8
    7cc4:			; <UNDEFINED> instruction: 0x000519b6
    7cc8:	andeq	r0, r5, r4, lsl #24
    7ccc:	andeq	r0, r0, r8, ror #7
    7cd0:	ldrdeq	r0, [r0], -r8
    7cd4:	andeq	r0, r0, r8, lsr r4
    7cd8:	andeq	r0, r0, ip, lsl #7
    7cdc:	andeq	r0, r5, r8, lsl #23
    7ce0:	andeq	r4, r4, r2, asr #32
    7ce4:	muleq	r5, r2, fp
    7ce8:	andeq	r0, r5, r8, lsl #23
    7cec:	andeq	r0, r5, lr, ror fp
    7cf0:	ldrdeq	r3, [r4], -ip
    7cf4:	andeq	r6, r4, r4, lsr #13
    7cf8:	muleq	r5, r8, r8
    7cfc:	muleq	r4, sl, r7
    7d00:	andeq	r0, r5, lr, lsl #23
    7d04:	andeq	pc, r4, r6, lsr #11
    7d08:	andeq	lr, r4, r8, asr #17
    7d0c:	andeq	lr, r4, sl, lsr #21
    7d10:	andeq	r0, r0, r0, lsl #7
    7d14:	andeq	r8, r4, r0, lsl #4
    7d18:	andeq	r0, r0, r4, lsr #7
    7d1c:	andeq	r3, r4, r6, lsl #31
    7d20:	andeq	r0, r5, lr, lsr #21
    7d24:			; <UNDEFINED> instruction: 0x00050ab0
    7d28:	andeq	r0, r5, r8, lsr #21
    7d2c:	andeq	r0, r5, r4, lsr #20
    7d30:			; <UNDEFINED> instruction: 0x00043eba
    7d34:	andeq	r0, r5, r8, lsl sl
    7d38:	andeq	r0, r5, r0, lsl sl
    7d3c:	andeq	r0, r5, r8, ror sl
    7d40:	andeq	r3, r4, sl, ror lr
    7d44:	andeq	r4, r4, r8, asr fp
    7d48:	muleq	r5, lr, r9
    7d4c:	bleq	43e90 <tcgetattr@plt+0x3c734>
    7d50:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    7d54:	strbtmi	fp, [sl], -r2, lsl #24
    7d58:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    7d5c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    7d60:	ldrmi	sl, [sl], #776	; 0x308
    7d64:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    7d68:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    7d6c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    7d70:			; <UNDEFINED> instruction: 0xf85a4b06
    7d74:	stmdami	r6, {r0, r1, ip, sp}
    7d78:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    7d7c:	b	17c5d80 <tcgetattr@plt+0x17be624>
    7d80:	stc	7, cr15, [ip], #1020	; 0x3fc
    7d84:	andeq	sl, r6, r4, lsl lr
    7d88:	andeq	r0, r0, r8, lsr r3
    7d8c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7d90:	andeq	r0, r0, ip, ror #7
    7d94:	ldr	r3, [pc, #20]	; 7db0 <tcgetattr@plt+0x654>
    7d98:	ldr	r2, [pc, #20]	; 7db4 <tcgetattr@plt+0x658>
    7d9c:	add	r3, pc, r3
    7da0:	ldr	r2, [r3, r2]
    7da4:	cmp	r2, #0
    7da8:	bxeq	lr
    7dac:	b	72b4 <__gmon_start__@plt>
    7db0:	strdeq	sl, [r6], -r4
    7db4:			; <UNDEFINED> instruction: 0x000003b4
    7db8:	blmi	1d9dd8 <tcgetattr@plt+0x1d267c>
    7dbc:	bmi	1d8fa4 <tcgetattr@plt+0x1d1848>
    7dc0:	addmi	r4, r3, #2063597568	; 0x7b000000
    7dc4:	andle	r4, r3, sl, ror r4
    7dc8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    7dcc:	ldrmi	fp, [r8, -r3, lsl #2]
    7dd0:	svclt	0x00004770
    7dd4:	muleq	r6, r8, r6
    7dd8:	muleq	r6, r4, r6
    7ddc:	ldrdeq	sl, [r6], -r0
    7de0:	andeq	r0, r0, ip, asr r3
    7de4:	stmdbmi	r9, {r3, fp, lr}
    7de8:	bmi	258fd0 <tcgetattr@plt+0x251874>
    7dec:	bne	258fd8 <tcgetattr@plt+0x25187c>
    7df0:	svceq	0x00cb447a
    7df4:			; <UNDEFINED> instruction: 0x01a1eb03
    7df8:	andle	r1, r3, r9, asr #32
    7dfc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    7e00:	ldrmi	fp, [r8, -r3, lsl #2]
    7e04:	svclt	0x00004770
    7e08:	andeq	fp, r6, ip, ror #12
    7e0c:	andeq	fp, r6, r8, ror #12
    7e10:	andeq	sl, r6, r4, lsr #27
    7e14:	andeq	r0, r0, ip, lsr r4
    7e18:	blmi	2b5240 <tcgetattr@plt+0x2adae4>
    7e1c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    7e20:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    7e24:	blmi	2763d8 <tcgetattr@plt+0x26ec7c>
    7e28:	ldrdlt	r5, [r3, -r3]!
    7e2c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    7e30:			; <UNDEFINED> instruction: 0xf7fe6818
    7e34:			; <UNDEFINED> instruction: 0xf7ffeffe
    7e38:	blmi	1c7d3c <tcgetattr@plt+0x1c05e0>
    7e3c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7e40:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    7e44:	andeq	fp, r6, r6, lsr r6
    7e48:	andeq	sl, r6, r4, ror sp
    7e4c:	andeq	r0, r0, r4, asr r3
    7e50:	ldrdeq	fp, [r6], -r2
    7e54:	andeq	fp, r6, r6, lsl r6
    7e58:	svclt	0x0000e7c4
    7e5c:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    7e60:			; <UNDEFINED> instruction: 0xf8d34604
    7e64:			; <UNDEFINED> instruction: 0xf0220084
    7e68:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    7e6c:	stmdacs	r2, {r0, r2, ip, lr, pc}
    7e70:	stmdacs	r3, {r1, r3, ip, lr, pc}
    7e74:	andcs	fp, r0, r8, lsl pc
    7e78:	ldclt	0, cr13, [r0, #-0]
    7e7c:	cdpvs	8, 13, cr6, cr8, cr3, {3}
    7e80:	svclt	0x00181b00
    7e84:	ldclt	0, cr2, [r0, #-4]
    7e88:	cdpvs	8, 13, cr6, cr8, cr3, {3}
    7e8c:	blx	fec0ea94 <tcgetattr@plt+0xfec07338>
    7e90:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    7e94:	svclt	0x0000bd10
    7e98:	push	{r0, r1, r6, fp, sp, lr}
    7e9c:			; <UNDEFINED> instruction: 0x460547f0
    7ea0:	strmi	r4, [lr], -r0, lsr #24
    7ea4:	ldrdeq	pc, [r4], r3
    7ea8:			; <UNDEFINED> instruction: 0xf0224611
    7eac:	blmi	7c7928 <tcgetattr@plt+0x7c01cc>
    7eb0:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    7eb4:			; <UNDEFINED> instruction: 0xb32c681c
    7eb8:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7ebc:	stmdaeq	r2, {r5, ip, sp, lr, pc}
    7ec0:	ldrdge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7ec4:	ldrbtmi	r4, [r9], #1543	; 0x607
    7ec8:	strd	r4, [r2], -sl
    7ecc:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
    7ed0:			; <UNDEFINED> instruction: 0xf8d4b1c4
    7ed4:	stmdavs	sl!, {r4, r7, sl, ip, sp}^
    7ed8:			; <UNDEFINED> instruction: 0xd1f74293
    7edc:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
    7ee0:	ldrbtle	r0, [r3], #1170	; 0x492
    7ee4:	svceq	0x0000f1b8
    7ee8:	cdpvs	0, 13, cr13, cr11, cr14, {0}
    7eec:	ldrtmi	r4, [r2], -r0, lsr #12
    7ef0:	adcmi	r4, fp, #76546048	; 0x4900000
    7ef4:	stmdavs	fp!, {r1, r4, ip, lr, pc}
    7ef8:	ldc2l	0, cr15, [sl, #-188]	; 0xffffff44
    7efc:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
    7f00:	mvnle	r2, r0, lsl #24
    7f04:			; <UNDEFINED> instruction: 0x87f0e8bd
    7f08:	addeq	pc, r4, r4, lsl #2
    7f0c:			; <UNDEFINED> instruction: 0xf0342103
    7f10:	svccs	0x0000fb21
    7f14:			; <UNDEFINED> instruction: 0xf8d4d0da
    7f18:			; <UNDEFINED> instruction: 0xe7e63490
    7f1c:			; <UNDEFINED> instruction: 0xf02f4651
    7f20:	ldrb	pc, [r3, r7, asr #26]	; <UNPREDICTABLE>
    7f24:	andeq	sl, r6, r4, ror #25
    7f28:	strdeq	r0, [r0], -ip
    7f2c:	andeq	r3, r4, r2, lsr r5
    7f30:	andeq	r3, r4, r8, lsl r5
    7f34:	ldrdcc	pc, [r0, -r0]
    7f38:	ldrbmi	lr, [r0, sp, lsr #18]!
    7f3c:			; <UNDEFINED> instruction: 0x0601f013
    7f40:	tstle	r7, r5, lsl #12
    7f44:	ldrble	r0, [r4], #-1945	; 0xfffff867
    7f48:			; <UNDEFINED> instruction: 0xf1000759
    7f4c:	ldrtmi	r8, [r0], -r3, lsr #1
    7f50:			; <UNDEFINED> instruction: 0x87f0e8bd
    7f54:			; <UNDEFINED> instruction: 0xf8d04977
    7f58:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
    7f5c:	cdp2	0, 4, cr15, cr4, cr2, {1}
    7f60:	movweq	lr, #6736	; 0x1a50
    7f64:			; <UNDEFINED> instruction: 0xf8d5bf04
    7f68:	strcs	r3, [r0], -r0, lsl #2
    7f6c:			; <UNDEFINED> instruction: 0xf8d5d0ea
    7f70:			; <UNDEFINED> instruction: 0x46234118
    7f74:	eorsle	r2, r8, r0, lsl #24
    7f78:	bvs	6e20e4 <tcgetattr@plt+0x6da988>
    7f7c:	ldrdcs	pc, [r8], r1
    7f80:	andeq	pc, r2, #34	; 0x22
    7f84:	addcs	pc, r8, r1, asr #17
    7f88:	mvnsle	r2, r0, lsl #22
    7f8c:	ldrdge	pc, [r8, pc]!	; <UNPREDICTABLE>
    7f90:	ldrdls	pc, [r8, pc]!	; <UNPREDICTABLE>
    7f94:	ldrdhi	pc, [r8, pc]!	; <UNPREDICTABLE>
    7f98:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    7f9c:	stmdavs	r7!, {r3, r4, r5, r6, r7, sl, lr}^
    7fa0:			; <UNDEFINED> instruction: 0x46386efb
    7fa4:	andle	r4, r5, r3, lsr #5
    7fa8:			; <UNDEFINED> instruction: 0xf04368e3
    7fac:	rscvs	r0, r3, r1, lsl #6
    7fb0:	cdp2	0, 3, cr15, cr2, cr11, {1}
    7fb4:			; <UNDEFINED> instruction: 0x46204651
    7fb8:			; <UNDEFINED> instruction: 0xff50f7ff
    7fbc:	strmi	r4, [r3], -r1, lsr #12
    7fc0:	cmnlt	fp, r8, asr #12
    7fc4:	ldc2	0, cr15, [r4], #-132	; 0xffffff7c
    7fc8:	ldrdcc	pc, [r8], r7
    7fcc:			; <UNDEFINED> instruction: 0x4620495d
    7fd0:	stceq	0, cr15, [r2], {67}	; 0x43
    7fd4:	ldrbtmi	r0, [r9], #-1947	; 0xfffff865
    7fd8:	strle	r4, [r3], #-1602	; 0xfffff9be
    7fdc:	addgt	pc, r8, r7, asr #17
    7fe0:			; <UNDEFINED> instruction: 0xff5af7ff
    7fe4:			; <UNDEFINED> instruction: 0x2c006a24
    7fe8:			; <UNDEFINED> instruction: 0xf8d5d1d9
    7fec:	ldreq	r3, [r9, r0, lsl #2]
    7ff0:	ldmdbmi	r5, {r1, r3, r5, r7, r8, sl, ip, lr, pc}^
    7ff4:			; <UNDEFINED> instruction: 0x0110f8d5
    7ff8:			; <UNDEFINED> instruction: 0xf0224479
    7ffc:	b	14477d8 <tcgetattr@plt+0x144007c>
    8000:	suble	r0, r2, r1, lsl #6
    8004:			; <UNDEFINED> instruction: 0x4118f8d5
    8008:	streq	pc, [r2], -r6, asr #32
    800c:	stccs	6, cr4, [r0], {35}	; 0x23
    8010:	ldmdavs	r9, {r0, r1, r3, r4, r5, ip, lr, pc}^
    8014:			; <UNDEFINED> instruction: 0xf8d16a1b
    8018:			; <UNDEFINED> instruction: 0xf0222088
    801c:			; <UNDEFINED> instruction: 0xf8c10202
    8020:	blcs	10248 <tcgetattr@plt+0x8aec>
    8024:			; <UNDEFINED> instruction: 0xf8dfd1f5
    8028:	svcmi	0x00498124
    802c:	ldrdls	pc, [r4, -pc]!	; <UNPREDICTABLE>
    8030:	ldrbtmi	r4, [pc], #-1272	; 8038 <tcgetattr@plt+0x8dc>
    8034:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, sl, lr}^
    8038:	strtle	r0, [r3], #-1946	; 0xfffff866
    803c:	ldrdge	pc, [r4], -r4
    8040:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    8044:	ldrdcs	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    8048:	adcmi	r4, r2, #80, 12	; 0x5000000
    804c:	rscvs	sp, r3, r2
    8050:	stc2l	0, cr15, [r2, #172]!	; 0xac
    8054:	strtmi	r4, [r0], -r1, asr #12
    8058:			; <UNDEFINED> instruction: 0xff00f7ff
    805c:	strmi	r4, [r3], -r1, lsr #12
    8060:	cmnlt	fp, r8, lsr r6
    8064:	blx	ff9440f2 <tcgetattr@plt+0xff93c996>
    8068:	ldrdcc	pc, [r8], sl
    806c:			; <UNDEFINED> instruction: 0x4620493a
    8070:	stceq	0, cr15, [r2], {67}	; 0x43
    8074:	ldrbtmi	r0, [r9], #-1947	; 0xfffff865
    8078:	strle	r4, [r3], #-1610	; 0xfffff9b6
    807c:	addgt	pc, r8, sl, asr #17
    8080:			; <UNDEFINED> instruction: 0xff0af7ff
    8084:			; <UNDEFINED> instruction: 0x2c006a24
    8088:			; <UNDEFINED> instruction: 0xf8d5d1d5
    808c:	ldrbeq	r3, [r9, -r0, lsl #2]
    8090:	svcge	0x005df57f
    8094:			; <UNDEFINED> instruction: 0xf8d54931
    8098:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
    809c:	stc2	0, cr15, [r4, #136]!	; 0x88
    80a0:	movweq	lr, #6736	; 0x1a50
    80a4:	svcge	0x0053f43f
    80a8:			; <UNDEFINED> instruction: 0x4118f8d5
    80ac:	streq	pc, [r4], -r6, asr #32
    80b0:			; <UNDEFINED> instruction: 0xf43f2c00
    80b4:	strtmi	sl, [r3], -ip, asr #30
    80b8:	bvs	6e2224 <tcgetattr@plt+0x6daac8>
    80bc:	ldrdcs	pc, [r8], r1
    80c0:	andeq	pc, r2, #34	; 0x22
    80c4:	addcs	pc, r8, r1, asr #17
    80c8:	mvnsle	r2, r0, lsl #22
    80cc:			; <UNDEFINED> instruction: 0x8090f8df
    80d0:			; <UNDEFINED> instruction: 0xf8df4f24
    80d4:	ldrbtmi	r9, [r8], #148	; 0x94
    80d8:	ldrbtmi	r4, [r9], #1151	; 0x47f
    80dc:	ldrbeq	r6, [sl, -r3, ror #17]
    80e0:	stmdavs	r5!, {r0, r5, sl, ip, lr, pc}^
    80e4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    80e8:	strtmi	r6, [r8], -sl, ror #29
    80ec:	andle	r4, r2, r2, lsr #5
    80f0:			; <UNDEFINED> instruction: 0xf02b60e3
    80f4:			; <UNDEFINED> instruction: 0x4641fd91
    80f8:			; <UNDEFINED> instruction: 0xf7ff4620
    80fc:	strtmi	pc, [r1], -pc, lsr #29
    8100:	ldrtmi	r4, [r8], -r3, lsl #12
    8104:			; <UNDEFINED> instruction: 0xf021b17b
    8108:			; <UNDEFINED> instruction: 0xf8d5fb93
    810c:	ldmdbmi	r7, {r3, r7, ip, sp}
    8110:			; <UNDEFINED> instruction: 0xf0434620
    8114:	ldreq	r0, [fp, r2, lsl #24]
    8118:			; <UNDEFINED> instruction: 0x464a4479
    811c:			; <UNDEFINED> instruction: 0xf8c5d403
    8120:			; <UNDEFINED> instruction: 0xf7ffc088
    8124:	bvs	947c10 <tcgetattr@plt+0x9404b4>
    8128:	bicsle	r2, r7, r0, lsl #24
    812c:	pop	{r4, r5, r9, sl, lr}
    8130:	svclt	0x000087f0
    8134:	andeq	r3, r4, lr, lsr #9
    8138:	andeq	r3, r4, r0, lsl #9
    813c:	andeq	r3, r4, sl, lsl #9
    8140:	muleq	r4, r4, r4
    8144:	andeq	r3, r4, r6, ror #8
    8148:	andeq	r3, r4, ip, asr #8
    814c:	andeq	r3, r4, r8, lsr #8
    8150:	andeq	r3, r4, r6, lsr r4
    8154:	andeq	r3, r4, r4, asr #8
    8158:	andeq	r3, r4, r2, lsl r4
    815c:	strdeq	r3, [r4], -sl
    8160:	andeq	r3, r4, lr, asr #7
    8164:	ldrdeq	r3, [r4], -ip
    8168:	andeq	r3, r4, sl, ror #7
    816c:			; <UNDEFINED> instruction: 0x000433bc
    8170:	blmi	95aa08 <tcgetattr@plt+0x9532ac>
    8174:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    8178:	ldrbeq	pc, [r0, #-256]	; 0xffffff00	; <UNPREDICTABLE>
    817c:	ldrdlt	r5, [r7], r3
    8180:	strtmi	r4, [r8], -r4, lsl #12
    8184:	movwls	r6, #22555	; 0x581b
    8188:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    818c:	svc	0x003cf7fe
    8190:			; <UNDEFINED> instruction: 0xf8d4b330
    8194:	strtmi	r3, [r8], -r0, lsl #2
    8198:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    819c:	smlabtcc	r0, r4, r8, pc	; <UNPREDICTABLE>
    81a0:	svc	0x0064f7fe
    81a4:			; <UNDEFINED> instruction: 0xf8d44919
    81a8:	movwcs	r0, #272	; 0x110
    81ac:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    81b0:			; <UNDEFINED> instruction: 0xf0223303
    81b4:	stmdavs	r1!, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    81b8:	ldmdami	r5, {r1, r9, sl, lr}
    81bc:	ldrbtmi	r9, [r8], #-515	; 0xfffffdfd
    81c0:			; <UNDEFINED> instruction: 0xfffcf01e
    81c4:	stmiblt	fp!, {r0, r1, r8, r9, fp, ip, pc}
    81c8:	blmi	3daa18 <tcgetattr@plt+0x3d32bc>
    81cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    81d0:	blls	162240 <tcgetattr@plt+0x15aae4>
    81d4:			; <UNDEFINED> instruction: 0xf04f405a
    81d8:	tstle	r0, r0, lsl #6
    81dc:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    81e0:	strmi	r4, [r2], -sp, lsl #22
    81e4:	mvnscc	pc, pc, asr #32
    81e8:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    81ec:			; <UNDEFINED> instruction: 0xf7ff9400
    81f0:	strb	lr, [lr, lr, lsl #19]
    81f4:	strtmi	sl, [r8], -r3, lsl #18
    81f8:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81fc:			; <UNDEFINED> instruction: 0xf7fee7e4
    8200:	svclt	0x0000eef8
    8204:	andeq	sl, r6, r0, lsr #20
    8208:	andeq	r0, r0, r8, ror r3
    820c:	andeq	r3, r4, r8, ror #5
    8210:	andeq	r3, r4, lr, lsl r3
    8214:	andeq	sl, r6, r8, asr #19
    8218:	andeq	r0, r0, pc, lsl #4
    821c:	push	{r1, r2, r3, r4, r8, r9, fp, lr}
    8220:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    8224:	orrlt	r6, r5, #1900544	; 0x1d0000
    8228:			; <UNDEFINED> instruction: 0xf8df4f1c
    822c:	mrcmi	0, 0, r8, cr13, cr4, {3}
    8230:	ldrbtmi	r4, [r8], #1151	; 0x47f
    8234:	ands	r4, r1, lr, ror r4
    8238:	ldrdcc	pc, [ip, -r4]
    823c:	smlabtcc	ip, r2, r8, pc	; <UNPREDICTABLE>
    8240:	ldrdne	pc, [ip, -r4]
    8244:	ldrdcc	pc, [r0, -r4]
    8248:	andvs	r4, sl, r0, lsr #12
    824c:			; <UNDEFINED> instruction: 0xf0234631
    8250:			; <UNDEFINED> instruction: 0xf8c40307
    8254:			; <UNDEFINED> instruction: 0xf0403100
    8258:			; <UNDEFINED> instruction: 0xb1b5fb59
    825c:			; <UNDEFINED> instruction: 0xf8d5462c
    8260:	strtmi	r5, [r0], -r8, lsl #2
    8264:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    8268:	strmi	r6, [r2], -r1, lsr #16
    826c:			; <UNDEFINED> instruction: 0xf01e4638
    8270:			; <UNDEFINED> instruction: 0xf8d4ffa5
    8274:	movwcs	r2, #264	; 0x108
    8278:	smlabtcc	r4, r4, r8, pc	; <UNPREDICTABLE>
    827c:	bicsle	r2, fp, r0, lsl #20
    8280:	ldrdne	pc, [ip, -r4]
    8284:	andne	pc, r4, r8, asr #17
    8288:	blmi	202200 <tcgetattr@plt+0x1faaa4>
    828c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    8290:	pop	{r1, r3, r4, sp, lr}
    8294:	svclt	0x000081f0
    8298:	andeq	sl, r6, r2, ror #27
    829c:	andeq	r3, r4, r8, asr #5
    82a0:	ldrdeq	sl, [r6], -r2
    82a4:	andeq	r3, r4, ip, lsr r3
    82a8:	andeq	fp, r6, sl, asr #3
    82ac:	rsbscc	fp, r8, r0, lsl r5
    82b0:	mvnscc	pc, pc, asr #32
    82b4:	mcr2	0, 3, pc, cr12, cr14, {1}	; <UNPREDICTABLE>
    82b8:	strmi	fp, [r4], -r8, asr #2
    82bc:			; <UNDEFINED> instruction: 0xf7ff68a0
    82c0:			; <UNDEFINED> instruction: 0x4620fe39
    82c4:	mrc2	0, 1, pc, cr4, cr14, {1}
    82c8:	stmdacs	r0, {r2, r9, sl, lr}
    82cc:	ldfltd	f5, [r0, #-984]	; 0xfffffc28
    82d0:			; <UNDEFINED> instruction: 0xf04f4b0a
    82d4:	bmi	294ad8 <tcgetattr@plt+0x28d37c>
    82d8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    82dc:			; <UNDEFINED> instruction: 0xf03e5898
    82e0:	cmplt	r8, r1, lsl #24	; <UNPREDICTABLE>
    82e4:	strtmi	r4, [r0], -r4, lsl #12
    82e8:			; <UNDEFINED> instruction: 0xff42f7ff
    82ec:			; <UNDEFINED> instruction: 0xf03e4620
    82f0:			; <UNDEFINED> instruction: 0x4604fbbd
    82f4:	mvnsle	r2, r0, lsl #16
    82f8:	svclt	0x0000bd10
    82fc:			; <UNDEFINED> instruction: 0x0006a8bc
    8300:			; <UNDEFINED> instruction: 0x000003b8
    8304:			; <UNDEFINED> instruction: 0x4605b570
    8308:	strmi	fp, [ip], -r2, lsl #1
    830c:			; <UNDEFINED> instruction: 0xff30f7ff
    8310:	ldrdcc	pc, [r0, -r5]
    8314:	andeq	lr, r3, #52, 20	; 0x34000
    8318:	stmdami	pc!, {r3, ip, lr, pc}	; <UNPREDICTABLE>
    831c:	stmdavs	r9!, {r0, r1, r5, r8, r9, lr}
    8320:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
    8324:	smlabtcc	r0, r5, r8, pc	; <UNPREDICTABLE>
    8328:			; <UNDEFINED> instruction: 0xff48f01e
    832c:	strle	r0, [r5], #-2017	; 0xfffff81f
    8330:	strtle	r0, [r6], #-1954	; 0xfffff85e
    8334:	strtle	r0, [pc], #-1891	; 833c <tcgetattr@plt+0xbe0>
    8338:	ldcllt	0, cr11, [r0, #-8]!
    833c:			; <UNDEFINED> instruction: 0xf8d54927
    8340:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
    8344:	mrrc2	0, 2, pc, r0, cr2	; <UNPREDICTABLE>
    8348:	movweq	lr, #6736	; 0x1a50
    834c:			; <UNDEFINED> instruction: 0xf8d5d0f0
    8350:	cmnlt	r3, #4, 2
    8354:	ldrbtmi	r4, [lr], #-3618	; 0xfffff1de
    8358:	stccs	8, cr6, [r0], {52}	; 0x34
    835c:	stmdami	r1!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    8360:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
    8364:			; <UNDEFINED> instruction: 0xff2af01e
    8368:			; <UNDEFINED> instruction: 0x46234a1f
    836c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8370:			; <UNDEFINED> instruction: 0xf04f9400
    8374:			; <UNDEFINED> instruction: 0xf7fe30ff
    8378:	movwcs	lr, #7794	; 0x1e72
    837c:	andlt	r6, r2, r3, lsr r0
    8380:	ldmdbmi	sl, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    8384:			; <UNDEFINED> instruction: 0x0110f8d5
    8388:			; <UNDEFINED> instruction: 0xf0224479
    838c:	b	1447448 <tcgetattr@plt+0x143fcec>
    8390:	bicsle	r0, ip, r1, lsl #6
    8394:	strble	r0, [pc, #1891]	; 8aff <tcgetattr@plt+0x13a3>
    8398:			; <UNDEFINED> instruction: 0xf8d54915
    839c:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
    83a0:	stc2	0, cr15, [r2], #-136	; 0xffffff78
    83a4:	movweq	lr, #6736	; 0x1a50
    83a8:	ldrdlt	sp, [r2], -r1
    83ac:	bmi	477974 <tcgetattr@plt+0x470218>
    83b0:	ldmdbmi	r1, {r0, r9, sl, sp}
    83b4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    83b8:	smlabtcc	r8, r5, r8, pc	; <UNPREDICTABLE>
    83bc:			; <UNDEFINED> instruction: 0xf8c54479
    83c0:	ldmdavs	r4, {r2, r8, sp, lr}^
    83c4:			; <UNDEFINED> instruction: 0xf5053110
    83c8:			; <UNDEFINED> instruction: 0xf8c57384
    83cc:	eorvs	r4, r5, ip, lsl #2
    83d0:			; <UNDEFINED> instruction: 0xf03f6053
    83d4:	ldr	pc, [sp, r9, lsl #22]!
    83d8:	strdeq	r3, [r4], -r6
    83dc:	andeq	r3, r4, r6, asr #1
    83e0:	andeq	fp, r6, r2, lsl #2
    83e4:	ldrdeq	r3, [r4], -r2
    83e8:			; <UNDEFINED> instruction: 0xfffffeab
    83ec:	strheq	r3, [r4], -ip
    83f0:	strdeq	r3, [r4], -r6
    83f4:	andeq	sl, r6, lr, asr #24
    83f8:			; <UNDEFINED> instruction: 0x000431b4
    83fc:	ldrlt	r4, [r0, #-2054]	; 0xfffff7fa
    8400:			; <UNDEFINED> instruction: 0x46144478
    8404:			; <UNDEFINED> instruction: 0xf01e6811
    8408:			; <UNDEFINED> instruction: 0x4620fed9
    840c:	pop	{r2, r8, sp}
    8410:			; <UNDEFINED> instruction: 0xf7ff4010
    8414:	svclt	0x0000bf77
    8418:	andeq	r3, r4, r4, asr r1
    841c:			; <UNDEFINED> instruction: 0xf8dfb40c
    8420:	ldrlt	ip, [r0, #-104]!	; 0xffffff98
    8424:	bge	234640 <tcgetattr@plt+0x22cee4>
    8428:	ldrbtmi	r4, [ip], #2840	; 0xb18
    842c:			; <UNDEFINED> instruction: 0xf852460c
    8430:	strmi	r1, [r5], -r4, lsl #22
    8434:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8438:	ldmdavs	fp, {r1, fp, sp, pc}
    843c:			; <UNDEFINED> instruction: 0xf04f9303
    8440:	andls	r0, r1, #0, 6
    8444:			; <UNDEFINED> instruction: 0xff54f040
    8448:	strmi	r6, [r1], -r3, lsr #16
    844c:	ldrmi	r6, [r9], #-2088	; 0xfffff7d8
    8450:			; <UNDEFINED> instruction: 0xf0406021
    8454:	stmdavs	r2!, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    8458:	eorvs	r9, r8, r2, lsl #18
    845c:	blx	1ec456a <tcgetattr@plt+0x1ebce0e>
    8460:			; <UNDEFINED> instruction: 0xf7fe9802
    8464:	bmi	2c39d4 <tcgetattr@plt+0x2bc278>
    8468:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    846c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8470:	subsmi	r9, sl, r3, lsl #22
    8474:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8478:	andlt	sp, r5, r4, lsl #2
    847c:	ldrhtmi	lr, [r0], -sp
    8480:	ldrbmi	fp, [r0, -r2]!
    8484:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    8488:	andeq	sl, r6, sl, ror #14
    848c:	andeq	r0, r0, r8, ror r3
    8490:	andeq	sl, r6, sl, lsr #14
    8494:	strmi	r6, [r2], -r3, asr #18
    8498:	ldrmi	fp, [r8], -r3, lsr #2
    849c:	blcs	22910 <tcgetattr@plt+0x1b1b4>
    84a0:			; <UNDEFINED> instruction: 0x4770d1fb
    84a4:	tstlt	r0, r0, lsl #19
    84a8:	addsmi	r6, r3, #49152	; 0xc000
    84ac:	ldrbmi	sp, [r0, -r4, lsl #2]!
    84b0:	ldrmi	r6, [r8], -r3, lsl #19
    84b4:	rscsle	r2, sl, r0, lsl #22
    84b8:	addsmi	r6, sl, #1097728	; 0x10c000
    84bc:	rscsle	r4, r7, r2, lsl #12
    84c0:	svclt	0x00004770
    84c4:	svcmi	0x00f8e92d
    84c8:	ldmib	r0, {r0, r1, r2, r9, sl, lr}^
    84cc:			; <UNDEFINED> instruction: 0xf00f0101
    84d0:	ldmdavs	fp!, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
    84d4:	rsble	r2, sp, r0, lsl #22
    84d8:	ldmdbvs	fp, {r3, r4, r7, r9, sl, lr}
    84dc:	mvnsle	r2, r0, lsl #22
    84e0:			; <UNDEFINED> instruction: 0xf04f4699
    84e4:	strbmi	r0, [r0], -r1, lsl #20
    84e8:			; <UNDEFINED> instruction: 0xf7ff4646
    84ec:			; <UNDEFINED> instruction: 0xf8d8ffd3
    84f0:	pkhbtmi	r5, r0, r0
    84f4:			; <UNDEFINED> instruction: 0xf0002d00
    84f8:	ldmdbvs	r3!, {r0, r1, r2, r5, r6, r7, pc}^
    84fc:			; <UNDEFINED> instruction: 0xf0002b00
    8500:			; <UNDEFINED> instruction: 0x469c80d9
    8504:	blcs	22978 <tcgetattr@plt+0x1b21c>
    8508:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    850c:			; <UNDEFINED> instruction: 0xf8dc5405
    8510:			; <UNDEFINED> instruction: 0x4622e01c
    8514:			; <UNDEFINED> instruction: 0x61acb115
    8518:			; <UNDEFINED> instruction: 0x2018f8dc
    851c:			; <UNDEFINED> instruction: 0xf0002c00
    8520:	stmdbvs	r3!, {r5, r6, r7, pc}
    8524:	svclt	0x000c459c
    8528:	cmnvs	r5, r5, lsr #2
    852c:	tsteq	r0, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
    8530:	svclt	0x00084296
    8534:			; <UNDEFINED> instruction: 0xf10c4664
    8538:	blgt	3cb180 <tcgetattr@plt+0x3c3a24>
    853c:	andeq	lr, pc, fp, lsl #17
    8540:	bcs	22c10 <tcgetattr@plt+0x1b4b4>
    8544:	sbchi	pc, pc, r0
    8548:	addsmi	r6, lr, #311296	; 0x4c000
    854c:			; <UNDEFINED> instruction: 0xf8c2bf0c
    8550:			; <UNDEFINED> instruction: 0xf8c2c010
    8554:	ldmib	r6, {r2, r4, lr, pc}^
    8558:			; <UNDEFINED> instruction: 0xf8c33204
    855c:	tstlt	sl, r8, lsl r0
    8560:	andsgt	pc, r8, r2, asr #17
    8564:			; <UNDEFINED> instruction: 0x4623b11c
    8568:	blcs	22bdc <tcgetattr@plt+0x1b480>
    856c:			; <UNDEFINED> instruction: 0xf1bed1fc
    8570:	eorle	r0, r4, r0, lsl #30
    8574:			; <UNDEFINED> instruction: 0xb1bc6874
    8578:	movwpl	lr, #6612	; 0x19d4
    857c:	cmnlt	sp, r0, lsr #16
    8580:	stmiavs	r3!, {r0, r1, r3, r5, r7, sp, lr}
    8584:			; <UNDEFINED> instruction: 0xf7fe601d
    8588:	strtmi	lr, [r0], -r8, asr #25
    858c:			; <UNDEFINED> instruction: 0xf7fe462c
    8590:	ldmib	r4, {r2, r6, r7, sl, fp, sp, lr, pc}^
    8594:	stmdavs	r0!, {r0, r8, r9, ip, lr}
    8598:	mvnsle	r2, r0, lsl #26
    859c:			; <UNDEFINED> instruction: 0xf7fe601d
    85a0:			; <UNDEFINED> instruction: 0x4620ecbc
    85a4:	ldc	7, cr15, [r8], #1016	; 0x3f8
    85a8:			; <UNDEFINED> instruction: 0xf7fe4630
    85ac:			; <UNDEFINED> instruction: 0xf1b8ecb6
    85b0:	orrsle	r0, r8, r0, lsl #30
    85b4:	pop	{r3, r4, r5, r9, sl, lr}
    85b8:			; <UNDEFINED> instruction: 0xf7fe4ff8
    85bc:	tstlt	sp, fp, lsr #25
    85c0:	blcs	22d74 <tcgetattr@plt+0x1b618>
    85c4:	addshi	pc, r2, r0, asr #32
    85c8:	addsmi	r6, sp, #3866624	; 0x3b0000
    85cc:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    85d0:	andsle	r4, r4, fp, lsr #5
    85d4:	bcs	62d44 <tcgetattr@plt+0x5b5e8>
    85d8:	ldmdbvs	sl, {r2, r4, r6, ip, lr, pc}
    85dc:	ldmibvs	r1, {r1, r3, r4, r8, ip, sp, pc}^
    85e0:			; <UNDEFINED> instruction: 0xf0402900
    85e4:	ldmdbvs	r8, {r0, r1, r2, r7, pc}^
    85e8:	stmibvs	r1, {r3, r4, r8, ip, sp, pc}^
    85ec:			; <UNDEFINED> instruction: 0xf0402900
    85f0:			; <UNDEFINED> instruction: 0xf8c3809a
    85f4:			; <UNDEFINED> instruction: 0x4625a01c
    85f8:	ldrmi	r6, [ip], -r3, lsr #19
    85fc:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8600:	ldmdbvs	sl, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
    8604:	eorle	r2, r7, r1, lsl #18
    8608:	ldmibvs	r1, {r1, r3, r4, r8, ip, sp, pc}^
    860c:			; <UNDEFINED> instruction: 0xf0402900
    8610:	ldmdbvs	r8, {r1, r3, r5, r7, pc}^
    8614:	rscle	r2, ip, r0, lsl #16
    8618:	bcs	22d28 <tcgetattr@plt+0x1b5cc>
    861c:	stmibvs	r2!, {r0, r3, r5, r6, r7, ip, lr, pc}^
    8620:	bicsvs	r6, sl, r1, ror #18
    8624:	andsls	pc, ip, r4, asr #17
    8628:	andsls	pc, ip, r0, asr #17
    862c:	cmnvs	r3, fp, lsl #18
    8630:	orrsvs	fp, ip, r3, lsl #2
    8634:	orrvs	r6, fp, r3, lsr #19
    8638:			; <UNDEFINED> instruction: 0xf0002b00
    863c:	ldmdbvs	sl, {r3, r4, r5, r7, pc}
    8640:	svclt	0x000c4294
    8644:	cmpvs	r9, r9, lsl r1
    8648:			; <UNDEFINED> instruction: 0x61a1610c
    864c:	blcs	22740 <tcgetattr@plt+0x1afe4>
    8650:			; <UNDEFINED> instruction: 0xf8c3d090
    8654:	usada8	sp, ip, r0, r9
    8658:	andsls	pc, ip, r3, asr #17
    865c:	cmnvs	r2, r1, ror #3
    8660:	orrsvs	fp, r4, r2, lsl #2
    8664:	orrsvs	r6, r8, r0, lsr #19
    8668:	eorsle	r2, r7, r0, lsl #16
    866c:	addmi	r6, ip, #16384	; 0x4000
    8670:	cmpvs	r3, r5, lsl pc
    8674:	stmdbvs	r1!, {r0, r1, r8, sp, lr}^
    8678:	tstvs	ip, r1, lsl r6
    867c:			; <UNDEFINED> instruction: 0x61a3690a
    8680:	strb	r4, [r1, fp, lsl #12]
    8684:			; <UNDEFINED> instruction: 0xf8c36959
    8688:	mvnvs	r9, ip, lsl r0
    868c:	tstlt	r1, r1, lsr #2
    8690:	stmibvs	r0!, {r2, r3, r7, r8, sp, lr}
    8694:			; <UNDEFINED> instruction: 0xb1506198
    8698:	ldmdbvs	r2, {r1, r5, r7, r8, fp, sp, lr}
    869c:	svclt	0x000a4294
    86a0:	cmpvs	r3, r3, lsl #2
    86a4:	cmpvs	ip, r1, lsr #18
    86a8:	strmi	r6, [fp], -r3, lsr #3
    86ac:	mlasvs	fp, r5, r7, lr
    86b0:	ldrb	r6, [r8, r1, lsr #18]!
    86b4:			; <UNDEFINED> instruction: 0x4e06e9d6
    86b8:	cmnlt	ip, ip, lsr #3
    86bc:	addsmi	r6, lr, #573440	; 0x8c000
    86c0:			; <UNDEFINED> instruction: 0x6125bf0c
    86c4:	ldrb	r6, [r2, -r5, ror #2]
    86c8:	strpl	lr, [r5], #-2518	; 0xfffff62a
    86cc:			; <UNDEFINED> instruction: 0xe01cf8d6
    86d0:	mvnsle	r2, r0, lsl #26
    86d4:	mvnsle	r2, r0, lsl #24
    86d8:	smlaldx	r6, r8, sp, r0
    86dc:	stmdbvs	r1!, {r0, r1, r3, r4, r5, sp, lr}^
    86e0:	eorsvs	lr, sp, fp, asr #15
    86e4:			; <UNDEFINED> instruction: 0xf8c7e722
    86e8:	ldr	ip, [r4, -r0]!
    86ec:	ldr	r4, [r0, fp, lsr #12]!
    86f0:	ldrsblt	r6, [r1, #145]	; 0x91
    86f4:	stmdbvs	r5!, {r0, r5, r6, r7, r8, fp, sp, lr}
    86f8:			; <UNDEFINED> instruction: 0xf8c461d9
    86fc:			; <UNDEFINED> instruction: 0xf8c2901c
    8700:	stmdbvs	fp!, {r2, r3, r4, ip, pc}^
    8704:	tstlt	r3, r3, lsr #2
    8708:	stmibvs	r3!, {r2, r3, r4, r7, r8, sp, lr}
    870c:	blcs	20dc0 <tcgetattr@plt+0x19664>
    8710:	stmibvs	r2!, {r0, r1, r2, r5, ip, lr, pc}
    8714:	addsmi	r6, r4, #294912	; 0x48000
    8718:	tstvs	sp, ip, lsl #30
    871c:	cmnvs	ip, sp, asr r1
    8720:	ldmdavs	fp!, {r0, r2, r5, r7, r8, sp, lr}
    8724:	bcs	42578 <tcgetattr@plt+0x3ae1c>
    8728:	stmdbvs	r2, {r1, r5, r6, r7, r8, ip, lr, pc}
    872c:	andsls	pc, ip, r0, asr #17
    8730:	andsge	pc, ip, r3, asr #17
    8734:	tstlt	r2, sl, asr r1
    8738:	ldmibvs	r9, {r0, r1, r4, r7, r8, sp, lr}
    873c:	stmdbcs	r0, {r0, r7, r8, sp, lr}
    8740:	stmdbvs	sl, {r0, r1, r4, r5, ip, lr, pc}
    8744:	svclt	0x000c4293
    8748:	cmpvs	r8, r8, lsl #2
    874c:	stmdbvs	r5!, {r0, r1, r8, sp, lr}
    8750:	orrsvs	r6, r8, r1, ror #19
    8754:	mvnvs	r6, sl, lsr #18
    8758:	andsls	pc, ip, r4, asr #17
    875c:	sbcsle	r2, r0, r0, lsl #20
    8760:	eorsvs	lr, sp, sp, asr #15
    8764:	ldmdbvs	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8768:	stmibvs	r1, {r3, r4, r8, ip, sp, pc}^
    876c:			; <UNDEFINED> instruction: 0xf47f2900
    8770:	ldmdbvs	r1, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
    8774:	andsls	pc, ip, r2, asr #17
    8778:	andsge	pc, ip, r3, asr #17
    877c:	tstlt	r1, r9, lsl r1
    8780:	ldmibvs	r8, {r0, r1, r3, r7, r8, sp, lr}
    8784:	lsllt	r6, r0	; <illegal shifter operand>
    8788:	addmi	r6, fp, #16384	; 0x4000
    878c:	tstvs	r2, ip, lsl #30
    8790:	cmpvs	r3, r2, asr #2
    8794:	stmibvs	r5!, {r0, r5, r6, r8, fp, sp, lr}^
    8798:	stmdbvs	r8, {r1, r3, r4, r7, r8, sp, lr}^
    879c:			; <UNDEFINED> instruction: 0xf8c461cd
    87a0:	stmdacs	r0, {r2, r3, r4, ip, pc}
    87a4:	svcge	0x0042f43f
    87a8:	eorsvs	lr, r8, lr, lsr r7
    87ac:	eorsvs	lr, r9, lr, asr #15
    87b0:	eorsvs	lr, sl, sl, asr #14
    87b4:	svclt	0x0000e7ed
    87b8:	blmi	ddb098 <tcgetattr@plt+0xdd393c>
    87bc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    87c0:	stmdavc	r5, {r0, r2, r7, ip, sp, pc}
    87c4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    87c8:			; <UNDEFINED> instruction: 0xf04f9303
    87cc:	stccs	3, cr0, [r0, #-0]
    87d0:	stccs	0, cr13, [r0, #-276]!	; 0xfffffeec
    87d4:	andle	r4, pc, r4, lsl #12
    87d8:			; <UNDEFINED> instruction: 0x46294830
    87dc:			; <UNDEFINED> instruction: 0xf7fe4478
    87e0:	stmdacc	r0, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    87e4:	andcs	fp, r1, r8, lsl pc
    87e8:	svclt	0x00082d7e
    87ec:	andeq	pc, r1, r0, asr #32
    87f0:	stmdavc	r3!, {r4, r8, ip, sp, pc}^
    87f4:	eorsle	r2, r5, r0, lsl #22
    87f8:	strtmi	r4, [r0], -r9, lsr #18
    87fc:			; <UNDEFINED> instruction: 0xf7fe4479
    8800:			; <UNDEFINED> instruction: 0x5c23eb30
    8804:	stmdage	r1, {r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, pc}
    8808:	andscs	r4, fp, #34603008	; 0x2100000
    880c:			; <UNDEFINED> instruction: 0xffdaf036
    8810:	stmdavc	r3, {r0, fp, ip, pc}
    8814:	eorsle	r2, r3, lr, ror fp
    8818:	stc2l	0, cr15, [r6, #-256]	; 0xffffff00
    881c:	stmdals	r1, {r1, ip, pc}
    8820:	bl	1ec6820 <tcgetattr@plt+0x1ebf0c4>
    8824:	bmi	7ee834 <tcgetattr@plt+0x7e70d8>
    8828:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    882c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8830:	subsmi	r9, sl, r3, lsl #22
    8834:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8838:	andlt	sp, r5, r9, lsr #2
    883c:	vmla.f32	d27, d0, d16
    8840:	stmdage	r1, {r0, r1, r3, r4, r9, sp}
    8844:			; <UNDEFINED> instruction: 0xf0364621
    8848:	bls	88744 <tcgetattr@plt+0x80fe8>
    884c:	blcs	1fa68a0 <tcgetattr@plt+0x1f9f144>
    8850:	ldmdbmi	r5, {r4, ip, lr, pc}
    8854:	ldrbtmi	sl, [r9], #-2050	; 0xfffff7fe
    8858:	stc2l	0, cr15, [r0, #-256]!	; 0xffffff00
    885c:			; <UNDEFINED> instruction: 0xf040e7df
    8860:	strb	pc, [r0, r3, lsr #26]!	; <UNPREDICTABLE>
    8864:	stmdage	r1, {r0, r4, r8, fp, lr}
    8868:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    886c:	ldc2l	0, cr15, [r6, #-256]	; 0xffffff00
    8870:	ldrb	r9, [r8, r1, lsl #16]
    8874:	stmdage	r2, {r1, r2, r3, r8, fp, lr}
    8878:			; <UNDEFINED> instruction: 0xf0404479
    887c:	strb	pc, [lr, pc, asr #26]	; <UNPREDICTABLE>
    8880:	strmi	r4, [r2], -ip, lsl #18
    8884:	ldrbtmi	sl, [r9], #-2050	; 0xfffff7fe
    8888:	stc2l	0, cr15, [r8, #-256]	; 0xffffff00
    888c:			; <UNDEFINED> instruction: 0xf7fee7c7
    8890:	svclt	0x0000ebb0
    8894:	ldrdeq	sl, [r6], -r8
    8898:	andeq	r0, r0, r8, ror r3
    889c:	andeq	r2, r4, r4, ror #27
    88a0:	andeq	r2, r4, r4, asr #27
    88a4:	andeq	sl, r6, sl, ror #6
    88a8:	andeq	r8, r4, sl, ror #13
    88ac:	andeq	r2, r4, r6, lsr #26
    88b0:	andeq	r2, r4, ip, lsl sp
    88b4:	andeq	r2, r4, r6, lsl sp
    88b8:	tstcs	r1, r2, ror #20
    88bc:	push	{r1, r5, r6, r8, r9, fp, lr}
    88c0:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    88c4:	strmi	fp, [r4], -r7, lsl #1
    88c8:	strmi	r9, [r8], -r1
    88cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    88d0:			; <UNDEFINED> instruction: 0xf04f9305
    88d4:	mrsls	r0, SP_svc
    88d8:	stc2	0, cr15, [r2], #256	; 0x100
    88dc:	andls	r6, r4, r3, lsr #16
    88e0:	blcs	1a0f8 <tcgetattr@plt+0x1299c>
    88e4:	ldrmi	sp, [sp], -r8, rrx
    88e8:	blcs	22d5c <tcgetattr@plt+0x1b600>
    88ec:	svcmi	0x0057d1fb
    88f0:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    88f4:	ldrsbhi	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    88f8:	ldrbtmi	r4, [r8], #1151	; 0x47f
    88fc:	strtmi	lr, [r8], -r4
    8900:	stc2l	7, cr15, [r8, #1020]	; 0x3fc
    8904:	bicslt	r4, r8, r5, lsl #12
    8908:	blcs	22abc <tcgetattr@plt+0x1b360>
    890c:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8910:			; <UNDEFINED> instruction: 0xf0002b00
    8914:	stmiavs	fp!, {r1, r2, r3, r7, pc}^
    8918:	strcs	sl, [r0], #-3588	; 0xfffff1fc
    891c:	stmdavc	fp!, {r0, r1, r3, r6, r8, ip, sp, pc}
    8920:			; <UNDEFINED> instruction: 0x4649463a
    8924:			; <UNDEFINED> instruction: 0xf7ff4630
    8928:	stmiavs	fp!, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    892c:	adcmi	r3, r3, #16777216	; 0x1000000
    8930:			; <UNDEFINED> instruction: 0x4628d8f5
    8934:			; <UNDEFINED> instruction: 0xf7ff9c04
    8938:	strmi	pc, [r5], -sp, lsr #27
    893c:	mvnle	r2, r0, lsl #16
    8940:	ldmdavs	fp, {r0, r8, r9, fp, ip, pc}
    8944:	eorsle	r2, r7, r0, lsl #22
    8948:	ldmdbvs	fp, {r0, r1, r2, r3, r4, r9, sl, lr}
    894c:	mvnsle	r2, r0, lsl #22
    8950:	ldrdge	pc, [r0, -pc]
    8954:	ldrdls	pc, [r0, -pc]
    8958:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    895c:			; <UNDEFINED> instruction: 0xb32d687d
    8960:	ldrsbthi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    8964:	bleq	344da0 <tcgetattr@plt+0x33d644>
    8968:	ldrbtmi	sl, [r8], #3588	; 0xe04
    896c:			; <UNDEFINED> instruction: 0x464ae014
    8970:			; <UNDEFINED> instruction: 0x46304659
    8974:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    8978:			; <UNDEFINED> instruction: 0xf7ff6828
    897c:			; <UNDEFINED> instruction: 0x4642ff1d
    8980:			; <UNDEFINED> instruction: 0x46044659
    8984:	ldrtmi	r4, [r0], -r3, lsl #12
    8988:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
    898c:			; <UNDEFINED> instruction: 0xf7fe4620
    8990:	stmdavs	sp!, {r2, r6, r7, r9, fp, sp, lr, pc}^
    8994:	cmplt	sp, r4, lsl #24
    8998:	ldmdavc	fp!, {r1, r5, fp, ip, sp, lr}
    899c:	mvnle	r2, r0, lsl #20
    89a0:			; <UNDEFINED> instruction: 0x46594652
    89a4:			; <UNDEFINED> instruction: 0xf7ff4630
    89a8:			; <UNDEFINED> instruction: 0xe7e5fd39
    89ac:			; <UNDEFINED> instruction: 0xf7ff4638
    89b0:			; <UNDEFINED> instruction: 0x4607fd71
    89b4:	bicsle	r2, r1, r0, lsl #16
    89b8:	ldmdavs	r3, {r0, r9, fp, ip, pc}^
    89bc:	vstmdble	sl!, {d2-d1}
    89c0:			; <UNDEFINED> instruction: 0x909cf8df
    89c4:			; <UNDEFINED> instruction: 0xf8dfaf03
    89c8:	mcrge	0, 0, r8, cr4, cr12, {4}
    89cc:	strcs	r4, [r0, #-1273]	; 0xfffffb07
    89d0:			; <UNDEFINED> instruction: 0x469244f8
    89d4:			; <UNDEFINED> instruction: 0x4620e012
    89d8:			; <UNDEFINED> instruction: 0xf7ff3501
    89dc:	strbmi	pc, [r2], -sp, ror #29	; <UNPREDICTABLE>
    89e0:			; <UNDEFINED> instruction: 0x46034639
    89e4:	ldrtmi	r4, [r0], -r4, lsl #12
    89e8:	ldc2	7, cr15, [r8, #-1020]	; 0xfffffc04
    89ec:			; <UNDEFINED> instruction: 0xf7fe4620
    89f0:			; <UNDEFINED> instruction: 0xf8daea94
    89f4:	stcls	0, cr3, [r4], {4}
    89f8:	sfmle	f4, 4, [ip, #-684]	; 0xfffffd54
    89fc:			; <UNDEFINED> instruction: 0xf8da7823
    8a00:			; <UNDEFINED> instruction: 0xf8522008
    8a04:	blcs	18aa0 <tcgetattr@plt+0x11344>
    8a08:	strbmi	sp, [sl], -r5, ror #1
    8a0c:			; <UNDEFINED> instruction: 0x46304639
    8a10:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    8a14:	bmi	542998 <tcgetattr@plt+0x53b23c>
    8a18:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    8a1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a20:	subsmi	r9, sl, r5, lsl #22
    8a24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8a28:	strtmi	sp, [r0], -r9, lsl #2
    8a2c:	pop	{r0, r1, r2, ip, sp, pc}
    8a30:	stmdage	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8a34:	strbmi	r4, [r9], -r2, asr #12
    8a38:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
    8a3c:			; <UNDEFINED> instruction: 0xf7fee76b
    8a40:	svclt	0x0000ead8
    8a44:	ldrdeq	sl, [r6], -r2
    8a48:	andeq	r0, r0, r8, ror r3
    8a4c:	andeq	r2, r4, ip, lsr #25
    8a50:	andeq	r2, r4, r6, lsr #25
    8a54:	andeq	r2, r4, r8, asr ip
    8a58:	andeq	r2, r4, lr, asr #24
    8a5c:	andeq	r0, r5, sl, asr #20
    8a60:	strdeq	sp, [r4], -r4
    8a64:	andeq	r0, r5, r4, ror #19
    8a68:	andeq	sl, r6, sl, ror r1
    8a6c:	cmplt	r8, r0, lsl #16
    8a70:	bne	ff2e6a84 <tcgetattr@plt+0xff2df328>
    8a74:	svclt	0x00b82b00
    8a78:	blle	62e80 <tcgetattr@plt+0x5b724>
    8a7c:	stmdbvs	r0, {r0, r1, ip, lr, pc}^
    8a80:	mvnsle	r2, r0, lsl #16
    8a84:	stmiavs	r0, {r4, r5, r6, r8, r9, sl, lr}^
    8a88:	svclt	0x00004770
    8a8c:	mvnsmi	lr, sp, lsr #18
    8a90:	stmdavs	r4, {r1, r2, r9, sl, lr}
    8a94:	ldrmi	r4, [r7], -sp, lsl #12
    8a98:	stmdavc	r3!, {r2, r3, r6, r8, ip, sp, pc}
    8a9c:	blcs	f650 <tcgetattr@plt+0x7ef4>
    8aa0:	stmdbvs	r4!, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    8aa4:			; <UNDEFINED> instruction: 0xd01edbf8
    8aa8:			; <UNDEFINED> instruction: 0x2c006964
    8aac:	strdcs	sp, [r0, -r5]!
    8ab0:			; <UNDEFINED> instruction: 0xf0402001
    8ab4:			; <UNDEFINED> instruction: 0x2101fbb5
    8ab8:	strmi	r7, [r4], -r5
    8abc:			; <UNDEFINED> instruction: 0x46026833
    8ac0:	andcs	r6, r0, r1, ror #1
    8ac4:	svceq	0x0004f842
    8ac8:	blcs	20d58 <tcgetattr@plt+0x195fc>
    8acc:	adcshi	pc, fp, r0
    8ad0:	bne	1a66b3c <tcgetattr@plt+0x1a5f3e0>
    8ad4:	svclt	0x00b82900
    8ad8:	blle	62f48 <tcgetattr@plt+0x5b7ec>
    8adc:	ldmdbvs	sl, {r1, r2, ip, lr, pc}^
    8ae0:			; <UNDEFINED> instruction: 0x4613b1ba
    8ae4:	stmiavs	r3!, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    8ae8:	rscvs	r3, r3, r1, lsl #6
    8aec:	tstcs	ip, pc, ror r1
    8af0:			; <UNDEFINED> instruction: 0xf0402001
    8af4:			; <UNDEFINED> instruction: 0x4605fb95
    8af8:			; <UNDEFINED> instruction: 0xf0404638
    8afc:	stmiavs	r3!, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    8b00:	tstcs	r0, sl, lsr #26
    8b04:	movwne	lr, #6597	; 0x19c5
    8b08:	andsvs	r6, sp, r8, lsr #32
    8b0c:	pop	{r1, r5, r7, sp, lr}
    8b10:	stmib	r4, {r4, r5, r6, r7, r8, pc}^
    8b14:	stmdbcs	r0, {r2, r9, sp}
    8b18:			; <UNDEFINED> instruction: 0xf04f61a3
    8b1c:	strtmi	r0, [r2], -r1
    8b20:			; <UNDEFINED> instruction: 0xf04f61e0
    8b24:			; <UNDEFINED> instruction: 0xf04f0800
    8b28:	svclt	0x00b40c01
    8b2c:	cmpvs	ip, ip, lsl r1
    8b30:			; <UNDEFINED> instruction: 0xb120e01f
    8b34:			; <UNDEFINED> instruction: 0xe01cf8d0
    8b38:	svceq	0x0001f1be
    8b3c:	ldmdbvs	r8, {r0, r1, r3, r4, r6, ip, lr, pc}
    8b40:	umaalle	r4, r2, r0, r2
    8b44:			; <UNDEFINED> instruction: 0xf8c36948
    8b48:			; <UNDEFINED> instruction: 0xf8c1801c
    8b4c:	stmdbvs	r3, {r2, r3, r4, lr, pc}
    8b50:	tstlt	r3, fp, asr #2
    8b54:	stmibvs	fp, {r0, r3, r4, r7, r8, sp, lr}
    8b58:	blcs	2116c <tcgetattr@plt+0x19a10>
    8b5c:	ldmdbvs	sp, {r0, r3, r6, ip, lr, pc}
    8b60:	svclt	0x000c42a9
    8b64:	cmpvs	r8, r8, lsl r1
    8b68:	orrvs	r6, r8, r1, lsl #2
    8b6c:	blcs	231c0 <tcgetattr@plt+0x1ba64>
    8b70:	ldmibvs	r9, {r0, r3, r6, ip, lr, pc}^
    8b74:	cmple	r6, r1, lsl #18
    8b78:	stmdbvs	r8, {r0, r3, r4, r7, r8, fp, sp, lr}
    8b7c:			; <UNDEFINED> instruction: 0xd1d84298
    8b80:			; <UNDEFINED> instruction: 0xb1206948
    8b84:			; <UNDEFINED> instruction: 0xe01cf8d0
    8b88:	svceq	0x0001f1be
    8b8c:	ldmdbvs	r8, {r0, r1, r4, r5, ip, lr, pc}^
    8b90:	svclt	0x00184290
    8b94:	eorsle	r4, sl, r8, lsl r6
    8b98:			; <UNDEFINED> instruction: 0xe014f8d0
    8b9c:	andshi	pc, ip, r3, asr #17
    8ba0:	andsgt	pc, ip, r1, asr #17
    8ba4:	ands	pc, r0, r1, asr #17
    8ba8:	svceq	0x0000f1be
    8bac:			; <UNDEFINED> instruction: 0xf8ced001
    8bb0:	stmibvs	fp, {r3, r4, ip}
    8bb4:	blcs	211c8 <tcgetattr@plt+0x19a6c>
    8bb8:	ldmdbvs	sp, {r2, r3, r4, r5, ip, lr, pc}
    8bbc:	svclt	0x000c42a9
    8bc0:	cmpvs	r8, r8, lsl r1
    8bc4:	orrvs	r6, r8, r1, asr #2
    8bc8:	ldmdbvs	r0, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8bcc:	stmdacs	r0, {r3, r4, r8, sp, lr}
    8bd0:	orrvs	sp, r3, r4, lsr r0
    8bd4:			; <UNDEFINED> instruction: 0x61906998
    8bd8:	eorle	r2, sp, r0, lsl #16
    8bdc:	addsmi	r6, sp, #81920	; 0x14000
    8be0:	tstvs	r2, ip, lsl #30
    8be4:	ldrmi	r6, [r0], -r2, asr #2
    8be8:	orrsvs	r6, sl, r3, asr r1
    8bec:			; <UNDEFINED> instruction: 0x4603461a
    8bf0:	eorsvs	lr, r0, r8, lsr #15
    8bf4:			; <UNDEFINED> instruction: 0xf8c0e7b8
    8bf8:			; <UNDEFINED> instruction: 0x460a801c
    8bfc:	andshi	pc, ip, r3, asr #17
    8c00:	ands	pc, ip, r1, asr #17
    8c04:	ldmdavs	r2!, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8c08:	bicsvs	r2, r3, r0, lsl #6
    8c0c:	ldmdbvs	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    8c10:	mvnslt	r6, r8, asr r1
    8c14:	ldmibvs	r8, {r0, r1, r7, r8, sp, lr}
    8c18:			; <UNDEFINED> instruction: 0xb1906190
    8c1c:	addsmi	r6, sp, #81920	; 0x14000
    8c20:	cmpvs	r2, r8, lsl pc
    8c24:			; <UNDEFINED> instruction: 0x4696d018
    8c28:	orrsvs	r6, sl, r3, lsl r1
    8c2c:	stmdbvs	r8, {r1, r3, r4, r9, sl, lr}
    8c30:			; <UNDEFINED> instruction: 0xe7b14673
    8c34:			; <UNDEFINED> instruction: 0xe7c56030
    8c38:			; <UNDEFINED> instruction: 0xe7d46032
    8c3c:	orrsvs	r4, r1, r8, lsl #12
    8c40:	eorsvs	lr, r2, ip, asr #15
    8c44:			; <UNDEFINED> instruction: 0x61a3e7ef
    8c48:	stmib	r4, {r1, r5, r9, sl, lr}^
    8c4c:	mvnvs	r3, r4, lsl #6
    8c50:			; <UNDEFINED> instruction: 0xe7d96034
    8c54:	orrsvs	r4, r1, r8, lsl #12
    8c58:	strb	r6, [r4, r2, lsl #2]!
    8c5c:	ldrbmi	lr, [r0, sp, lsr #18]!
    8c60:	strmi	r4, [lr], -r5, lsl #12
    8c64:	tstcs	ip, r1
    8c68:			; <UNDEFINED> instruction: 0xf0404617
    8c6c:			; <UNDEFINED> instruction: 0xf8dffad9
    8c70:	bmi	7ece68 <tcgetattr@plt+0x7e570c>
    8c74:	ldrbtmi	r2, [r9], #257	; 0x101
    8c78:			; <UNDEFINED> instruction: 0xf8594b1e
    8c7c:	andsvs	r2, r1, r2
    8c80:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    8c84:	andne	pc, r0, sl, asr #17
    8c88:	ldrtmi	r4, [r9], -r0, lsl #13
    8c8c:	ldrtmi	r4, [r0], -sl, lsr #12
    8c90:			; <UNDEFINED> instruction: 0xf912f042
    8c94:	strmi	r1, [r4], -r3, asr #24
    8c98:	strtmi	r4, [r8], -r1, lsl #12
    8c9c:	stccs	0, cr13, [r0], {24}
    8ca0:			; <UNDEFINED> instruction: 0x2c3fdbf3
    8ca4:			; <UNDEFINED> instruction: 0xf7fed00c
    8ca8:	bmi	503a00 <tcgetattr@plt+0x4fc2a4>
    8cac:	strmi	fp, [r3], -r1, ror #5
    8cb0:			; <UNDEFINED> instruction: 0xb12b4640
    8cb4:	andcc	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    8cb8:			; <UNDEFINED> instruction: 0xf7ff681a
    8cbc:	strb	pc, [r4, r7, ror #29]!	; <UNPREDICTABLE>
    8cc0:			; <UNDEFINED> instruction: 0xf04f4640
    8cc4:			; <UNDEFINED> instruction: 0xf7ff0800
    8cc8:			; <UNDEFINED> instruction: 0x4640fbfd
    8ccc:			; <UNDEFINED> instruction: 0x87f0e8bd
    8cd0:	ldrdne	pc, [r0], -sl
    8cd4:			; <UNDEFINED> instruction: 0xf8c81a70
    8cd8:	bl	1c8cf0 <tcgetattr@plt+0x1c1594>
    8cdc:			; <UNDEFINED> instruction: 0xf00e0181
    8ce0:			; <UNDEFINED> instruction: 0xf8c8fd05
    8ce4:	strbmi	r0, [r0], -r8
    8ce8:			; <UNDEFINED> instruction: 0x87f0e8bd
    8cec:	andeq	r9, r6, lr, lsl pc
    8cf0:	andeq	r0, r0, ip, lsl r4
    8cf4:	muleq	r0, r8, r3
    8cf8:			; <UNDEFINED> instruction: 0x000003b0
    8cfc:	cmnlt	r0, r0, lsl #16
    8d00:	bne	ff2e6d14 <tcgetattr@plt+0xff2df5b8>
    8d04:	svclt	0x00b82b00
    8d08:	blle	63110 <tcgetattr@plt+0x5b9b4>
    8d0c:	stmdbvs	r0, {r0, r1, ip, lr, pc}^
    8d10:	mvnsle	r2, r0, lsl #16
    8d14:	stmvs	r3, {r4, r5, r6, r8, r9, sl, lr}
    8d18:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
    8d1c:			; <UNDEFINED> instruction: 0x47706818
    8d20:	cmplt	fp, r3, lsl #16
    8d24:	bne	226d8c <tcgetattr@plt+0x21f630>
    8d28:	svclt	0x00b82800
    8d2c:	blle	ffe231a0 <tcgetattr@plt+0xffe1ba44>
    8d30:	ldmdbvs	fp, {r2, ip, lr, pc}^
    8d34:	mvnsle	r2, r0, lsl #22
    8d38:	ldrbmi	r2, [r0, -r0]!
    8d3c:	andsvs	r6, r3, fp, asr r8
    8d40:	rscsle	r2, r9, r0, lsl #22
    8d44:			; <UNDEFINED> instruction: 0x47706818
    8d48:			; <UNDEFINED> instruction: 0xb1236803
    8d4c:	andvs	r6, r3, fp, asr r8
    8d50:	ldmdavs	r8, {r0, r1, r3, r8, ip, sp, pc}
    8d54:	andcs	r4, r0, r0, ror r7
    8d58:	svclt	0x00004770
    8d5c:	ldmdami	r0!, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    8d60:	stcmi	0, cr11, [r2, #-536]!	; 0xfffffde8
    8d64:	ldrbtmi	r4, [sp], #-3106	; 0xfffff3de
    8d68:	stmdbpl	ip!, {fp, sp, lr}
    8d6c:	stmdavs	r4!, {r2, r3, r8, sl, fp, ip, pc}
    8d70:			; <UNDEFINED> instruction: 0xf04f9405
    8d74:	cmplt	r8, r0, lsl #8
    8d78:	blne	326d90 <tcgetattr@plt+0x31f634>
    8d7c:	svclt	0x00b82c00
    8d80:	blle	ffe23188 <tcgetattr@plt+0xffe1ba2c>
    8d84:	stmdbvs	r0, {r1, r3, ip, lr, pc}^
    8d88:	mvnsle	r2, r0, lsl #16
    8d8c:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    8d90:	blx	fe2c4e98 <tcgetattr@plt+0xfe2bd73c>
    8d94:	ldrmi	r2, [r9], -r0, lsl #6
    8d98:	and	r6, pc, r8, lsr #32
    8d9c:	ldmib	sp, {r0, r7, fp, sp, lr}^
    8da0:	stmdavs	r9, {r1, r3, sl, fp, ip, sp, pc}^
    8da4:	stmdavs	r8, {r0, r3, fp, sp, lr}
    8da8:	stmib	sp, {r2, r8, fp, sp, pc}^
    8dac:	tstls	r2, r0, lsl #24
    8db0:			; <UNDEFINED> instruction: 0xff28f040
    8db4:	strmi	r9, [r3], -r4, lsl #20
    8db8:	eorvs	fp, sl, r2, ror r9
    8dbc:	bmi	31adfc <tcgetattr@plt+0x3136a0>
    8dc0:	stmpl	r2, {r3, r4, r5, r6, sl, lr}
    8dc4:	bls	162e0c <tcgetattr@plt+0x15b6b0>
    8dc8:			; <UNDEFINED> instruction: 0xf04f4050
    8dcc:	mrsle	r0, R10_fiq
    8dd0:	andlt	r4, r6, r8, lsl r6
    8dd4:	ldmdahi	r0!, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    8dd8:			; <UNDEFINED> instruction: 0xf0404610
    8ddc:	movwcs	pc, #2661	; 0xa65	; <UNPREDICTABLE>
    8de0:	eorvs	r4, r8, r9, lsl r6
    8de4:			; <UNDEFINED> instruction: 0xf7fee7ea
    8de8:	svclt	0x0000e904
    8dec:	andeq	r9, r6, lr, lsr #28
    8df0:	andeq	r0, r0, r8, ror r3
    8df4:	andeq	r2, r4, sl, lsr #16
    8df8:	ldrdeq	r9, [r6], -r4
    8dfc:			; <UNDEFINED> instruction: 0xf0002800
    8e00:			; <UNDEFINED> instruction: 0x46018096
    8e04:	push	{r3, r6, r7, r8, r9, sl}
    8e08:	strdlt	r4, [sp], r0
    8e0c:	blmi	12fdf6c <tcgetattr@plt+0x12f6810>
    8e10:	ldrbtmi	r0, [fp], #-1930	; 0xfffff876
    8e14:	bmi	12bdf74 <tcgetattr@plt+0x12b6818>
    8e18:	ldrbtmi	r0, [sl], #-1871	; 0xfffff8b1
    8e1c:	cfstrdmi	mvd13, [r9, #-344]	; 0xfffffea8
    8e20:	ldrbtmi	r0, [sp], #-1806	; 0xfffff8f2
    8e24:	mcrmi	4, 2, sp, cr8, cr6, {2}
    8e28:	ldrbtmi	r0, [lr], #-1740	; 0xfffff934
    8e2c:	svcmi	0x0047d456
    8e30:	ldrbtmi	r0, [pc], #-1672	; 8e38 <tcgetattr@plt+0x16dc>
    8e34:			; <UNDEFINED> instruction: 0xf8dfd456
    8e38:			; <UNDEFINED> instruction: 0x064cc118
    8e3c:	ldrble	r4, [r6], #-1276	; 0xfffffb04
    8e40:			; <UNDEFINED> instruction: 0xe110f8df
    8e44:	ldrbtmi	r0, [lr], #1480	; 0x5c8
    8e48:			; <UNDEFINED> instruction: 0xf8dfd456
    8e4c:	streq	r8, [ip, #268]	; 0x10c
    8e50:	ldrble	r4, [r6], #-1272	; 0xfffffb08
    8e54:	ldrdls	pc, [r4, -pc]
    8e58:	ldrbtmi	r0, [r9], #1352	; 0x548
    8e5c:			; <UNDEFINED> instruction: 0xf8dfd456
    8e60:	streq	sl, [ip, #-256]	; 0xffffff00
    8e64:	ldrble	r4, [r6], #-1274	; 0xfffffb06
    8e68:	ldrsbtlt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    8e6c:	ldrbtmi	r0, [fp], #1224	; 0x4c8
    8e70:	ldmdami	sp!, {r1, r2, r4, r6, sl, ip, lr, pc}
    8e74:	ldrbtmi	r0, [r8], #-1161	; 0xfffffb77
    8e78:	ldmdbmi	ip!, {r1, r2, r4, r6, sl, ip, lr, pc}
    8e7c:	cfldrsmi	mvf4, [ip], #-484	; 0xfffffe1c
    8e80:	ldrbtmi	r9, [ip], #-512	; 0xfffffe00
    8e84:	tstls	fp, fp, lsr sl
    8e88:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    8e8c:	andlt	lr, r9, sp, asr #19
    8e90:			; <UNDEFINED> instruction: 0x4620447a
    8e94:	bls	2035d0 <tcgetattr@plt+0x1fbe74>
    8e98:	stmda	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8e9c:			; <UNDEFINED> instruction: 0x7c03e9cd
    8ea0:	strpl	lr, [r1], -sp, asr #19
    8ea4:	blx	fe0c4fac <tcgetattr@plt+0xfe0bd850>
    8ea8:	suble	r2, r3, r0, lsl #16
    8eac:	andcs	r1, r0, #2293760	; 0x230000
    8eb0:			; <UNDEFINED> instruction: 0xf8034620
    8eb4:	andlt	r2, sp, r1, lsl #24
    8eb8:	svchi	0x00f0e8bd
    8ebc:	streq	r4, [sl, lr, lsr #22]
    8ec0:	strle	r4, [r8, #1147]!	; 0x47b
    8ec4:	strbeq	r4, [pc, -sp, lsr #20]
    8ec8:	strle	r4, [r8, #1146]!	; 0x47a
    8ecc:	streq	r4, [lr, -ip, lsr #26]
    8ed0:	strle	r4, [r8, #1149]!	; 0x47d
    8ed4:	strbeq	r4, [ip], fp, lsr #28
    8ed8:	strle	r4, [r8, #1150]!	; 0x47e
    8edc:	streq	r4, [r8], sl, lsr #30
    8ee0:	strle	r4, [r8, #1151]!	; 0x47f
    8ee4:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    8ee8:	ldrbtmi	r0, [ip], #1612	; 0x64c
    8eec:			; <UNDEFINED> instruction: 0xf8dfd5a8
    8ef0:	strbeq	lr, [r8, #160]	; 0xa0
    8ef4:	strle	r4, [r8, #1278]!	; 0x4fe
    8ef8:			; <UNDEFINED> instruction: 0x8098f8df
    8efc:	ldrbtmi	r0, [r8], #1420	; 0x58c
    8f00:			; <UNDEFINED> instruction: 0xf8dfd5a8
    8f04:	strbeq	r9, [r8, #-148]	; 0xffffff6c
    8f08:	strle	r4, [r8, #1273]!	; 0x4f9
    8f0c:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    8f10:	ldrbtmi	r0, [sl], #1292	; 0x50c
    8f14:			; <UNDEFINED> instruction: 0xf8dfd5a8
    8f18:	strbeq	fp, [r8], #136	; 0x88
    8f1c:	strle	r4, [r8, #1275]!	; 0x4fb
    8f20:	streq	r4, [r9], #2080	; 0x820
    8f24:	strle	r4, [r8, #1144]!	; 0x478
    8f28:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
    8f2c:	ldmdami	pc, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    8f30:			; <UNDEFINED> instruction: 0x47704478
    8f34:	andlt	r4, sp, r0, lsr #12
    8f38:	svchi	0x00f0e8bd
    8f3c:	andeq	r2, r4, sl, asr #25
    8f40:	andeq	r2, r4, r2, asr #25
    8f44:			; <UNDEFINED> instruction: 0x00042cba
    8f48:			; <UNDEFINED> instruction: 0x00042cb2
    8f4c:	andeq	r2, r4, sl, lsr #25
    8f50:	andeq	r2, r4, r0, lsr #25
    8f54:	muleq	r4, r6, ip
    8f58:	andeq	r2, r4, ip, lsl #25
    8f5c:	andeq	r2, r4, r2, lsl #25
    8f60:	andeq	r2, r4, r8, ror ip
    8f64:	andeq	r2, r4, lr, ror #24
    8f68:	andeq	r2, r4, r6, ror #24
    8f6c:	andeq	r2, r4, r0, ror #24
    8f70:	ldrdeq	sl, [r6], -sl	; <UNPREDICTABLE>
    8f74:	muleq	r4, r0, r8
    8f78:			; <UNDEFINED> instruction: 0x000427b0
    8f7c:			; <UNDEFINED> instruction: 0x000427b0
    8f80:			; <UNDEFINED> instruction: 0x000427b0
    8f84:			; <UNDEFINED> instruction: 0x000427b4
    8f88:			; <UNDEFINED> instruction: 0x000427b4
    8f8c:			; <UNDEFINED> instruction: 0x000427b6
    8f90:			; <UNDEFINED> instruction: 0x000427b4
    8f94:			; <UNDEFINED> instruction: 0x000427b6
    8f98:			; <UNDEFINED> instruction: 0x000427bc
    8f9c:	andeq	r2, r4, r6, asr #15
    8fa0:	ldrdeq	r2, [r4], -r0
    8fa4:	ldrdeq	r2, [r4], -ip
    8fa8:	andeq	r2, r4, sl, ror #15
    8fac:	andeq	pc, r4, ip, lsl #7
    8fb0:	ldrbmi	lr, [r0, sp, lsr #18]!
    8fb4:	ldcmi	0, cr11, [fp], #-640	; 0xfffffd80
    8fb8:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    8fbc:			; <UNDEFINED> instruction: 0x46074b3a
    8fc0:	ldmdbmi	sl!, {r2, r3, r4, r5, r6, sl, lr}
    8fc4:			; <UNDEFINED> instruction: 0x46402270
    8fc8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    8fcc:	tstls	pc, #1769472	; 0x1b0000
    8fd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8fd4:	msrmi	CPSR_, #69206016	; 0x4200000
    8fd8:	cmneq	ip, #192, 4	; <UNPREDICTABLE>
    8fdc:			; <UNDEFINED> instruction: 0xf7fd931e
    8fe0:	ldmdavc	fp!, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    8fe4:			; <UNDEFINED> instruction: 0xf10db3b3
    8fe8:			; <UNDEFINED> instruction: 0x46380a78
    8fec:			; <UNDEFINED> instruction: 0xf7fd4651
    8ff0:			; <UNDEFINED> instruction: 0x4605ef38
    8ff4:			; <UNDEFINED> instruction: 0x4638b370
    8ff8:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ffc:			; <UNDEFINED> instruction: 0x4650183b
    9000:	stcne	8, cr15, [r1], {19}
    9004:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9008:	bllt	61a820 <tcgetattr@plt+0x6130c4>
    900c:	ldrtmi	r4, [r8], -r8, lsr #18
    9010:			; <UNDEFINED> instruction: 0xf7fe4479
    9014:	pkhtbmi	lr, r1, r0, asr #16
    9018:	stmdbmi	r6!, {r4, r5, r6, r7, r8, ip, sp, pc}
    901c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    9020:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9024:			; <UNDEFINED> instruction: 0xb1b84681
    9028:	strcs	r4, [r1], #-1697	; 0xfffff95f
    902c:	biceq	lr, r4, #8, 22	; 0x2000
    9030:			; <UNDEFINED> instruction: 0xf8531e66
    9034:	strmi	r1, [r8], -r8, lsl #24
    9038:			; <UNDEFINED> instruction: 0xf7fe9101
    903c:	adcmi	lr, r8, #132, 18	; 0x210000
    9040:	stmdbls	r1, {r0, r2, r8, ip, lr, pc}
    9044:	ldrtmi	r4, [r8], -sl, lsr #12
    9048:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    904c:	strcc	fp, [r1], #-400	; 0xfffffe70
    9050:	mvnle	r2, pc, lsl #24
    9054:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9058:	blmi	4db8bc <tcgetattr@plt+0x4d4160>
    905c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9060:	blls	7e30d0 <tcgetattr@plt+0x7db974>
    9064:			; <UNDEFINED> instruction: 0xf04f405a
    9068:	tstle	r9, r0, lsl #6
    906c:	eorlt	r4, r0, r8, asr #12
    9070:			; <UNDEFINED> instruction: 0x87f0e8bd
    9074:	ldmdbne	r8!, {r5, r8, r9, fp, sp, pc}^
    9078:	strbeq	lr, [r6], r3, lsl #22
    907c:			; <UNDEFINED> instruction: 0xf8564651
    9080:	b	1258258 <tcgetattr@plt+0x1250afc>
    9084:			; <UNDEFINED> instruction: 0xf7fe0903
    9088:	strtmi	lr, [r8], #-2910	; 0xfffff4a2
    908c:	ldmdavc	fp!, {r0, r1, r2, sl, lr}
    9090:	rscle	r2, r1, r0, lsl #22
    9094:			; <UNDEFINED> instruction: 0x46384651
    9098:	mcr	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    909c:	strb	r4, [r4, r5, lsl #12]
    90a0:	svc	0x00a6f7fd
    90a4:	ldrdeq	r9, [r6], -r4
    90a8:	andeq	r0, r0, r8, ror r3
    90ac:	andeq	sl, r6, r2, asr #32
    90b0:	andeq	r2, r4, ip, lsr #14
    90b4:	muleq	r4, lr, r2
    90b8:	andeq	r9, r6, r8, lsr fp
    90bc:	bmi	15bcd4 <tcgetattr@plt+0x154578>
    90c0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    90c4:	blx	fec2312c <tcgetattr@plt+0xfec1b9d0>
    90c8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    90cc:	svclt	0x00004770
    90d0:	ldrdeq	r9, [r6], -r4
    90d4:	andeq	r0, r0, ip, asr #8
    90d8:	push	{r0, r1, r6, r7, r9, sl, fp, sp, lr}
    90dc:	ldmvs	fp, {r4, r5, r6, r7, r8, lr}
    90e0:			; <UNDEFINED> instruction: 0xf8d34a1a
    90e4:	ldrbtmi	r7, [sl], #-216	; 0xffffff28
    90e8:			; <UNDEFINED> instruction: 0xf8d74b19
    90ec:	cmplt	r1, #212, 2	; 0x35
    90f0:	ldmpl	r1, {r3, r6, fp, sp, lr}^
    90f4:	andle	r4, r4, r8, lsl #5
    90f8:	ldrtmi	r2, [r8], -r0, lsl #6
    90fc:			; <UNDEFINED> instruction: 0xf03f461a
    9100:	vnmlami.f32	s30, s8, s31
    9104:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    9108:	orrslt	r5, r3, r0, lsl #6
    910c:	ldrdhi	pc, [r8], #-143	; 0xffffff71
    9110:	ldrbtmi	r2, [r8], #1024	; 0x400
    9114:	eorcs	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    9118:	ldrtmi	r4, [r8], -r1, asr #12
    911c:	blx	1bc5212 <tcgetattr@plt+0x1bbdab6>
    9120:			; <UNDEFINED> instruction: 0xf8556835
    9124:	strcc	r0, [r1], #-36	; 0xffffffdc
    9128:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    912c:	addsmi	r6, ip, #7536640	; 0x730000
    9130:			; <UNDEFINED> instruction: 0x4628d3f0
    9134:	mrc	7, 7, APSR_nzcv, cr0, cr13, {7}
    9138:	andcs	r4, r0, #8, 22	; 0x2000
    913c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9140:	pop	{r9, sp}
    9144:	ldmpl	r1, {r4, r5, r6, r7, r8, pc}^
    9148:	svclt	0x0000e7d6
    914c:	andeq	r9, r6, lr, lsr #21
    9150:	andeq	r0, r0, r0, lsr r4
    9154:	andeq	sl, r6, r8, asr r5
    9158:	andeq	r0, r5, r2, lsr #5
    915c:	andeq	sl, r6, r0, lsr #10
    9160:	blmi	436588 <tcgetattr@plt+0x42ee2c>
    9164:	ldrbtmi	r4, [fp], #-2576	; 0xfffff5f0
    9168:	ldmdavs	r1, {r1, r3, r4, r7, fp, ip, lr}
    916c:	stmdbmi	pc, {r0, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    9170:	andsvs	r2, r0, r1
    9174:	stmdavs	r3, {r3, r4, r6, fp, ip, lr}
    9178:			; <UNDEFINED> instruction: 0xf04fb153
    917c:			; <UNDEFINED> instruction: 0xf02c31ff
    9180:	msrlt	R8_fiq, r1
    9184:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    9188:	tstlt	fp, fp, asr r8
    918c:			; <UNDEFINED> instruction: 0xffa4f7ff
    9190:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    9194:			; <UNDEFINED> instruction: 0xb1086898
    9198:			; <UNDEFINED> instruction: 0xf9d6f009
    919c:			; <UNDEFINED> instruction: 0xf8faf02e
    91a0:	stclt	0, cr2, [r8, #-0]
    91a4:	andeq	r9, r6, lr, lsr #20
    91a8:	andeq	r0, r0, ip, asr #8
    91ac:	andeq	r0, r0, r8, ror #6
    91b0:	ldrdeq	sl, [r6], -r6
    91b4:	andeq	sl, r6, sl, asr #9
    91b8:			; <UNDEFINED> instruction: 0x4604b538
    91bc:	ldrbtmi	r4, [sp], #-3332	; 0xfffff2fc
    91c0:			; <UNDEFINED> instruction: 0xf7fd68e8
    91c4:	strtmi	lr, [r0], -sl, lsr #29
    91c8:			; <UNDEFINED> instruction: 0xf86ef040
    91cc:	ldclt	0, cr6, [r8, #-928]!	; 0xfffffc60
    91d0:	muleq	r6, lr, r4
    91d4:			; <UNDEFINED> instruction: 0xf8dfb40f
    91d8:	ldrlt	ip, [r0, #-104]	; 0xffffff98
    91dc:	bge	1b53f4 <tcgetattr@plt+0x1adc98>
    91e0:	ldrbtmi	r4, [ip], #2840	; 0xb18
    91e4:			; <UNDEFINED> instruction: 0xf8524c18
    91e8:	stmdage	r2, {r2, r8, r9, fp, ip}
    91ec:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    91f0:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    91f4:			; <UNDEFINED> instruction: 0xf04f9303
    91f8:	andls	r0, r1, #0, 6
    91fc:			; <UNDEFINED> instruction: 0xf878f040
    9200:	andcs	r6, r4, #6356992	; 0x610000
    9204:	tstcc	r1, r0, lsr #16
    9208:			; <UNDEFINED> instruction: 0xf0406061
    920c:	stmdavs	r3!, {r0, r3, r5, fp, ip, sp, lr, pc}^
    9210:			; <UNDEFINED> instruction: 0xf1039a02
    9214:	blcc	5a01c <tcgetattr@plt+0x528c0>
    9218:	eorcs	pc, r3, r0, asr #16
    921c:	blmi	25ba50 <tcgetattr@plt+0x2542f4>
    9220:	eorvs	r4, r0, sl, ror r4
    9224:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9228:	subsmi	r9, sl, r3, lsl #22
    922c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9230:	andlt	sp, r4, r4, lsl #2
    9234:			; <UNDEFINED> instruction: 0x4010e8bd
    9238:	ldrbmi	fp, [r0, -r4]!
    923c:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    9240:			; <UNDEFINED> instruction: 0x000699b2
    9244:	andeq	r0, r0, r8, ror r3
    9248:	andeq	sl, r6, ip, ror #8
    924c:	andeq	r9, r6, r4, ror r9
    9250:	mvnsmi	lr, #737280	; 0xb4000
    9254:	bmi	111aab8 <tcgetattr@plt+0x111335c>
    9258:	blmi	111aad0 <tcgetattr@plt+0x1113374>
    925c:	ldrbtmi	fp, [sl], #-143	; 0xffffff71
    9260:			; <UNDEFINED> instruction: 0xf8dd4605
    9264:	pkhtbmi	r8, r9, r8, asr #32
    9268:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    926c:			; <UNDEFINED> instruction: 0xf04f930d
    9270:			; <UNDEFINED> instruction: 0xf1b80300
    9274:	andle	r0, r2, r0, lsl #30
    9278:			; <UNDEFINED> instruction: 0xf8c82300
    927c:	ldmdami	ip!, {ip, sp}
    9280:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    9284:			; <UNDEFINED> instruction: 0xff9af01d
    9288:			; <UNDEFINED> instruction: 0x4628493a
    928c:			; <UNDEFINED> instruction: 0xf7fd4479
    9290:	strmi	lr, [r6], -lr, ror #27
    9294:	stmdbge	r1, {r3, r7, r8, r9, ip, sp, pc}
    9298:	stmib	sp, {r0, r9, sp}^
    929c:	strcs	r4, [r0, #-1281]	; 0xfffffaff
    92a0:	stmib	sp, {r0, r1, r9, ip, pc}^
    92a4:	strls	r7, [r7, #-2308]	; 0xfffff6fc
    92a8:	stmib	sp, {r1, r2, r8, sl, ip, pc}^
    92ac:	stmib	sp, {r3, r8, sl, ip, lr}^
    92b0:	strls	r5, [ip, #-1290]	; 0xfffffaf6
    92b4:	stc2	0, cr15, [r6], #-32	; 0xffffffe0
    92b8:	ldrtmi	r4, [r0], -r3, lsl #12
    92bc:			; <UNDEFINED> instruction: 0xf7fe461e
    92c0:	ldmdavs	r3!, {r1, r8, fp, sp, lr, pc}
    92c4:	blcs	75ed8 <tcgetattr@plt+0x6e77c>
    92c8:			; <UNDEFINED> instruction: 0xf014d041
    92cc:	ldmdavs	r0!, {r1, sl}^
    92d0:	strtmi	sp, [r3], -lr, lsr #2
    92d4:	strtmi	r4, [r1], -r2, lsr #12
    92d8:			; <UNDEFINED> instruction: 0xf93cf009
    92dc:	tstlt	r7, #5242880	; 0x500000
    92e0:			; <UNDEFINED> instruction: 0x46294638
    92e4:			; <UNDEFINED> instruction: 0xf8e8f009
    92e8:			; <UNDEFINED> instruction: 0xf00e6870
    92ec:			; <UNDEFINED> instruction: 0xf1b8fba3
    92f0:	andle	r0, r9, r0, lsl #30
    92f4:	andpl	pc, r0, r8, asr #17
    92f8:			; <UNDEFINED> instruction: 0xf7fee007
    92fc:	stmdavs	r0, {r2, r3, r4, r6, fp, sp, lr, pc}
    9300:	tstle	r9, r2, lsl #16
    9304:	ldrle	r0, [r7, #-2019]	; 0xfffff81d
    9308:	bmi	6d2310 <tcgetattr@plt+0x6cabb4>
    930c:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    9310:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9314:	subsmi	r9, sl, sp, lsl #22
    9318:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    931c:	strtmi	sp, [r0], -r2, lsr #2
    9320:	pop	{r0, r1, r2, r3, ip, sp, pc}
    9324:			; <UNDEFINED> instruction: 0x460183f0
    9328:			; <UNDEFINED> instruction: 0xf0094620
    932c:	ldrb	pc, [fp, fp, lsl #17]	; <UNPREDICTABLE>
    9330:			; <UNDEFINED> instruction: 0xf00e462c
    9334:			; <UNDEFINED> instruction: 0xe7e8fb7f
    9338:	svc	0x0086f7fd
    933c:			; <UNDEFINED> instruction: 0xf04f4629
    9340:			; <UNDEFINED> instruction: 0x460234ff
    9344:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    9348:			; <UNDEFINED> instruction: 0xff44f7ff
    934c:	stmdami	ip, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9350:	ldrbtcc	pc, [pc], #79	; 9358 <tcgetattr@plt+0x1bfc>	; <UNPREDICTABLE>
    9354:	ldrbtmi	r6, [r8], #-2225	; 0xfffff74f
    9358:			; <UNDEFINED> instruction: 0xff3cf7ff
    935c:			; <UNDEFINED> instruction: 0xf7fd68b0
    9360:			; <UNDEFINED> instruction: 0xe7d2eddc
    9364:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    9368:	andeq	r9, r6, r6, lsr r9
    936c:	andeq	r0, r0, r8, ror r3
    9370:	andeq	r2, r4, r2, asr #9
    9374:	andeq	r2, r4, r4, asr #9
    9378:	andeq	r9, r6, r6, lsl #17
    937c:	andeq	r2, r4, lr, lsl #8
    9380:	andeq	r0, r5, lr, asr r0
    9384:	stmdbmi	r7!, {r1, r2, r5, r9, fp, lr}
    9388:	blmi	9da578 <tcgetattr@plt+0x9d2e1c>
    938c:	addlt	fp, r3, r0, lsr r5
    9390:	ldmpl	r3, {r0, r4, r6, fp, ip, lr}^
    9394:	andsvs	r6, ip, ip, lsl #16
    9398:	stmdbmi	r4!, {r2, r3, r5, r6, r8, ip, sp, pc}
    939c:	stmdami	r4!, {r9, sp}
    93a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    93a4:			; <UNDEFINED> instruction: 0xf940f009
    93a8:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    93ac:	strtmi	r4, [r0], -r1, lsl #12
    93b0:			; <UNDEFINED> instruction: 0xf0096099
    93b4:	stcmi	8, cr15, [r0, #-284]!	; 0xfffffee4
    93b8:	stmiavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    93bc:	movwcs	fp, #408	; 0x198
    93c0:	strtmi	r2, [r1], -r0, lsl #4
    93c4:			; <UNDEFINED> instruction: 0xf7ff9200
    93c8:	ldmdbmi	ip, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    93cc:	ldmdami	ip, {r9, sp}
    93d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    93d4:			; <UNDEFINED> instruction: 0xf928f009
    93d8:	andcs	r4, r0, r1, lsl #12
    93dc:	pop	{r0, r1, ip, sp, pc}
    93e0:			; <UNDEFINED> instruction: 0xf0094030
    93e4:	strmi	fp, [r2], -pc, lsr #16
    93e8:	ldmdami	r6, {ip, pc}
    93ec:	strtmi	r2, [r1], -r1, lsl #6
    93f0:			; <UNDEFINED> instruction: 0xf7ff4478
    93f4:	stmiavs	r8!, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    93f8:	mvnle	r2, r0, lsl #16
    93fc:			; <UNDEFINED> instruction: 0xff78f030
    9400:	strmi	r4, [r3], -r2, lsl #12
    9404:	ldmdbmi	r0, {r4, r5, r8, ip, sp, pc}
    9408:	andeq	pc, ip, r5, lsl #2
    940c:			; <UNDEFINED> instruction: 0xf03f4479
    9410:	movwcs	pc, #8069	; 0x1f85	; <UNPREDICTABLE>
    9414:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    9418:	stmdacs	r0, {r4, r6, r7, fp, sp, lr}
    941c:			; <UNDEFINED> instruction: 0xe7cfd0d5
    9420:	andeq	r9, r6, ip, lsl #16
    9424:	strdeq	r0, [r0], -ip
    9428:	andeq	r0, r0, ip, ror #6
    942c:			; <UNDEFINED> instruction: 0xfffffd19
    9430:			; <UNDEFINED> instruction: 0x000423ba
    9434:			; <UNDEFINED> instruction: 0x0006a2b2
    9438:	andeq	sl, r6, r4, lsr #5
    943c:			; <UNDEFINED> instruction: 0xfffffd8d
    9440:			; <UNDEFINED> instruction: 0x000423ba
    9444:	andeq	r2, r4, ip, ror r3
    9448:	andeq	r2, r4, r0, ror r3
    944c:	andeq	sl, r6, r6, asr #4
    9450:	mvnsmi	lr, sp, lsr #18
    9454:	ldrbtmi	r4, [lr], #-3601	; 0xfffff1ef
    9458:	movwpl	lr, #2518	; 0x9d6
    945c:			; <UNDEFINED> instruction: 0xf8dfb19b
    9460:	strmi	r8, [r7], -r0, asr #32
    9464:	ldrbtmi	r2, [r8], #1024	; 0x400
    9468:	eorcs	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    946c:	ldrtmi	r4, [r8], -r1, asr #12
    9470:	blx	1fc549e <tcgetattr@plt+0x1fbdd42>
    9474:			; <UNDEFINED> instruction: 0xf8556835
    9478:	strcc	r0, [r1], #-36	; 0xffffffdc
    947c:	stcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    9480:	adcmi	r6, r3, #7536640	; 0x730000
    9484:			; <UNDEFINED> instruction: 0x4628d8f0
    9488:	stcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    948c:	andcs	r4, r0, #5120	; 0x1400
    9490:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9494:	pop	{r9, sp}
    9498:	svclt	0x000081f0
    949c:	andeq	sl, r6, r6, lsl #4
    94a0:	andeq	pc, r4, lr, asr #30
    94a4:	andeq	sl, r6, ip, asr #3
    94a8:	blmi	f5930 <tcgetattr@plt+0xee1d4>
    94ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    94b0:	ldr	fp, [r1], -r3, lsl #2
    94b4:	svclt	0x00004770
    94b8:			; <UNDEFINED> instruction: 0x0006a1b0
    94bc:			; <UNDEFINED> instruction: 0xc094f8df
    94c0:	andpl	pc, r0, #1325400064	; 0x4f000000
    94c4:	ldrbtmi	fp, [ip], #1328	; 0x530
    94c8:			; <UNDEFINED> instruction: 0xf5ad4d23
    94cc:	addlt	r5, r5, r0, lsl #26
    94d0:	stcge	0, cr2, [r4], {-0}
    94d4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    94d8:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    94dc:	movwcc	r1, #53025	; 0xcf21
    94e0:	andsvs	r6, sp, sp, lsr #16
    94e4:	streq	pc, [r0, #-79]	; 0xffffffb1
    94e8:	stcl	7, cr15, [r6], {253}	; 0xfd
    94ec:	stceq	8, cr15, [r8], {68}	; 0x44
    94f0:	tstle	r6, r1
    94f4:	svc	0x005ef7fd
    94f8:	blcs	2e350c <tcgetattr@plt+0x2dbdb0>
    94fc:	blcs	139164 <tcgetattr@plt+0x131a08>
    9500:	ldcmi	0, cr13, [r6, #-64]	; 0xffffffc0
    9504:	movweq	pc, #33188	; 0x81a4	; <UNPREDICTABLE>
    9508:	andeq	pc, r4, #536870916	; 0x20000004
    950c:	ldrbtmi	r2, [sp], #-468	; 0xfffffe2c
    9510:			; <UNDEFINED> instruction: 0xf04f9200
    9514:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    9518:	ldc2l	0, cr15, [lr, #136]!	; 0x88
    951c:	stccc	8, cr15, [r8], {84}	; 0x54
    9520:	vldrle	d2, [r0, #-0]
    9524:			; <UNDEFINED> instruction: 0xf50d490e
    9528:	bmi	2de130 <tcgetattr@plt+0x2d69d4>
    952c:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    9530:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    9534:	subsmi	r6, r1, sl, lsl r8
    9538:	andeq	pc, r0, #79	; 0x4f
    953c:			; <UNDEFINED> instruction: 0xf50dd107
    9540:	andlt	r5, r5, r0, lsl #26
    9544:	stcne	13, cr11, [r8, #-192]!	; 0xffffff40
    9548:	ldc	7, cr15, [r0, #1012]	; 0x3f4
    954c:			; <UNDEFINED> instruction: 0xf7fde7ea
    9550:	svclt	0x0000ed50
    9554:	andeq	r9, r6, lr, asr #13
    9558:	andeq	r0, r0, r8, ror r3
    955c:	andeq	sl, r6, lr, asr r1
    9560:	andeq	r9, r6, r6, ror #12
    9564:			; <UNDEFINED> instruction: 0x460bb570
    9568:	strmi	r4, [r6], -sp, lsl #12
    956c:	ldrmi	r4, [r4], -sp, lsl #18
    9570:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    9574:			; <UNDEFINED> instruction: 0xf01d4478
    9578:	cmplt	ip, r1, lsr #28	; <UNPREDICTABLE>
    957c:	strtmi	r4, [r9], -r2, lsr #12
    9580:			; <UNDEFINED> instruction: 0xf7fd4630
    9584:	mcrrne	15, 7, lr, r3, cr4
    9588:	bne	93d59c <tcgetattr@plt+0x935e40>
    958c:	mvnsle	r4, r5, lsl #8
    9590:			; <UNDEFINED> instruction: 0xf7fdbd70
    9594:	stmdavs	r3, {r4, r8, r9, sl, fp, sp, lr, pc}
    9598:	svclt	0x00182b0b
    959c:	rscle	r2, sp, r4, lsl #22
    95a0:	svclt	0x0000bd70
    95a4:	andeq	r2, r4, sl, ror #11
    95a8:	andeq	r2, r4, r4, lsr #4
    95ac:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    95b0:	blmi	adadc8 <tcgetattr@plt+0xad366c>
    95b4:	ldrbtmi	r4, [ip], #1546	; 0x60a
    95b8:	strmi	r4, [r1], -sp, lsl #12
    95bc:	strlt	r4, [r0, #-2089]	; 0xfffff7d7
    95c0:			; <UNDEFINED> instruction: 0xf85cb085
    95c4:	ldrbtmi	r3, [r8], #-3
    95c8:	movwls	r6, #14363	; 0x381b
    95cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    95d0:	ldc2l	0, cr15, [r4, #116]!	; 0x74
    95d4:			; <UNDEFINED> instruction: 0x212f4620
    95d8:	svc	0x00cef7fd
    95dc:	eorsle	r2, r4, r0, lsl #16
    95e0:	mcrrne	8, 4, r7, r2, cr3
    95e4:	blmi	836418 <tcgetattr@plt+0x82ecbc>
    95e8:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    95ec:	strle	r0, [lr, #-1947]!	; 0xfffff865
    95f0:	stmdage	r2, {r1, r2, r3, r4, r8, fp, lr}
    95f4:			; <UNDEFINED> instruction: 0xf03f4479
    95f8:	ldmdami	sp, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    95fc:	strtmi	r2, [r1], -r1, lsl #4
    9600:			; <UNDEFINED> instruction: 0xf7fd4478
    9604:	blmi	7050bc <tcgetattr@plt+0x6fd960>
    9608:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    960c:			; <UNDEFINED> instruction: 0xf0226c98
    9610:	smlabbcs	r1, r3, pc, pc	; <UNPREDICTABLE>
    9614:			; <UNDEFINED> instruction: 0xf0302000
    9618:	strdcs	pc, [r1, -fp]
    961c:			; <UNDEFINED> instruction: 0xf0304608
    9620:	strdcs	pc, [r1, -r7]
    9624:			; <UNDEFINED> instruction: 0xf0302002
    9628:	strdcs	pc, [r3], -r3
    962c:			; <UNDEFINED> instruction: 0xf894f040
    9630:	tstcs	r0, r1, lsl sl
    9634:	tstls	r0, fp, lsr #12
    9638:	stmdbls	r2, {r1, r3, r4, r5, r6, sl, lr}
    963c:			; <UNDEFINED> instruction: 0xf7fd4620
    9640:	stmdami	lr, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    9644:			; <UNDEFINED> instruction: 0xf01d4478
    9648:	strtmi	pc, [r2], -r7, lsl #28
    964c:	stmdbmi	ip, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    9650:	ldrbtmi	sl, [r9], #-2050	; 0xfffff7fe
    9654:	mcr2	0, 3, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    9658:	svclt	0x0000e7cf
    965c:	ldrdeq	r9, [r6], -lr
    9660:	andeq	r0, r0, r8, ror r3
    9664:	ldrdeq	r2, [r4], -lr
    9668:	andeq	sl, r6, r4, lsl #1
    966c:	andeq	r2, r4, r8, asr #3
    9670:	andeq	r2, r4, r0, asr #3
    9674:	andeq	sl, r6, r2, rrx
    9678:	muleq	r4, r0, r1
    967c:	andeq	r2, r4, r8, lsl #3
    9680:	andeq	pc, r4, r2, ror #26
    9684:	ldmdacs	r1, {r0, r2, r3, r4, r6, r9, fp, lr}
    9688:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
    968c:	adclt	fp, r9, r0, lsr r5
    9690:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9694:			; <UNDEFINED> instruction: 0xf04f9327
    9698:	subsle	r0, r3, r0, lsl #6
    969c:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
    96a0:	ldmdblt	sl!, {r1, r3, r4, r6, r7, sl, fp, sp, lr}^
    96a4:			; <UNDEFINED> instruction: 0xf000280f
    96a8:	bmi	15e9928 <tcgetattr@plt+0x15e21cc>
    96ac:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    96b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    96b4:	subsmi	r9, sl, r7, lsr #22
    96b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    96bc:	addshi	pc, r7, r0, asr #32
    96c0:	ldclt	0, cr11, [r0, #-164]!	; 0xffffff5c
    96c4:	ldmdacs	fp, {r0, fp, ip, sp}
    96c8:	movwge	sp, #10479	; 0x28ef
    96cc:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    96d0:			; <UNDEFINED> instruction: 0x47184413
    96d4:	muleq	r0, r5, r0
    96d8:			; <UNDEFINED> instruction: 0xffffffd7
    96dc:			; <UNDEFINED> instruction: 0xffffffd7
    96e0:			; <UNDEFINED> instruction: 0xffffffd7
    96e4:			; <UNDEFINED> instruction: 0xffffffd7
    96e8:			; <UNDEFINED> instruction: 0xffffffd7
    96ec:			; <UNDEFINED> instruction: 0xffffffd7
    96f0:			; <UNDEFINED> instruction: 0xffffffd7
    96f4:			; <UNDEFINED> instruction: 0xffffffd7
    96f8:			; <UNDEFINED> instruction: 0xffffffd7
    96fc:			; <UNDEFINED> instruction: 0xffffffd7
    9700:			; <UNDEFINED> instruction: 0xffffffd7
    9704:			; <UNDEFINED> instruction: 0xffffffd7
    9708:			; <UNDEFINED> instruction: 0xffffffd7
    970c:	strheq	r0, [r0], -r5
    9710:			; <UNDEFINED> instruction: 0xffffffd7
    9714:			; <UNDEFINED> instruction: 0xffffffd7
    9718:	ldrdeq	r0, [r0], -r5
    971c:			; <UNDEFINED> instruction: 0xffffffd7
    9720:			; <UNDEFINED> instruction: 0xffffffd7
    9724:			; <UNDEFINED> instruction: 0xffffffd7
    9728:			; <UNDEFINED> instruction: 0xffffffd7
    972c:			; <UNDEFINED> instruction: 0xffffffd7
    9730:			; <UNDEFINED> instruction: 0xffffffd7
    9734:			; <UNDEFINED> instruction: 0xffffffd7
    9738:			; <UNDEFINED> instruction: 0xffffffd7
    973c:			; <UNDEFINED> instruction: 0xffffffd7
    9740:	andeq	r0, r0, pc, ror r0
    9744:	andcs	sl, r1, #49152	; 0xc000
    9748:	rscscc	pc, pc, pc, asr #32
    974c:	ldc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    9750:	stmdami	lr!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    9754:			; <UNDEFINED> instruction: 0xf04f2300
    9758:	movwls	r3, #767	; 0x2ff
    975c:	bicscs	r4, r0, r8, ror r4
    9760:			; <UNDEFINED> instruction: 0xf0226800
    9764:	sbfx	pc, r9, #25, #1
    9768:	movwcs	r4, #3113	; 0xc29
    976c:	cdpeq	0, 0, cr15, cr3, cr15, {2}
    9770:	ldrbtmi	r9, [ip], #-768	; 0xfffffd00
    9774:			; <UNDEFINED> instruction: 0xf04f2501
    9778:	strdcs	r3, [sp, #47]	; 0x2f
    977c:	stmib	r4, {r5, fp, sp, lr}^
    9780:			; <UNDEFINED> instruction: 0xf022e514
    9784:	ldr	pc, [r0, r9, asr #25]
    9788:	movwcs	r4, #3106	; 0xc22
    978c:	stceq	0, cr15, [r4], {79}	; 0x4f
    9790:	ldrbtmi	r9, [ip], #-768	; 0xfffffd00
    9794:			; <UNDEFINED> instruction: 0xf04f2501
    9798:	strdcs	r3, [sp, #47]	; 0x2f
    979c:	stmib	r4, {r5, fp, sp, lr}^
    97a0:			; <UNDEFINED> instruction: 0xf022c514
    97a4:			; <UNDEFINED> instruction: 0xe780fcb9
    97a8:	addcs	sl, ip, #4, 24	; 0x400
    97ac:	strtmi	r2, [r0], -r0, lsl #2
    97b0:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    97b4:			; <UNDEFINED> instruction: 0xf7fda805
    97b8:			; <UNDEFINED> instruction: 0x4621ee9e
    97bc:	andscs	r2, r4, r0, lsl #4
    97c0:	strpl	pc, [r0], #79	; 0x4f
    97c4:	strtls	r2, [r5], #-769	; 0xfffffcff
    97c8:			; <UNDEFINED> instruction: 0xf7fd9304
    97cc:	stmiblt	r0, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    97d0:			; <UNDEFINED> instruction: 0x46034c11
    97d4:			; <UNDEFINED> instruction: 0xf04f9000
    97d8:	ldrbtmi	r3, [ip], #-767	; 0xfffffd01
    97dc:	stmdavs	r0!, {r3, r4, r6, r7, r8, sp}
    97e0:	ldc2	0, cr15, [sl], {34}	; 0x22
    97e4:	ldcvs	7, cr14, [r8], {97}	; 0x61
    97e8:	ldc2l	0, cr15, [r0, #136]!	; 0x88
    97ec:			; <UNDEFINED> instruction: 0xf7fde75d
    97f0:	stmdami	sl, {sl, fp, sp, lr, pc}
    97f4:			; <UNDEFINED> instruction: 0xf01d4478
    97f8:	svclt	0x0000fd2f
    97fc:	andeq	r9, r6, sl, lsl #10
    9800:	andeq	r0, r0, r8, ror r3
    9804:	andeq	r9, r6, lr, asr #31
    9808:	andeq	r9, r6, r6, ror #9
    980c:	andeq	r9, r6, r0, lsl pc
    9810:	strdeq	r9, [r6], -sl
    9814:	ldrdeq	r9, [r6], -sl
    9818:	muleq	r6, r2, lr
    981c:	andeq	r1, r4, r8, ror #31
    9820:			; <UNDEFINED> instruction: 0xf5adb5f0
    9824:	stclmi	13, cr5, [r9], #-0
    9828:	stmdbmi	r9!, {r0, r2, r7, ip, sp, pc}^
    982c:	andpl	pc, r0, #54525952	; 0x3400000
    9830:	blmi	1a1aa28 <tcgetattr@plt+0x1a132cc>
    9834:	svcmi	0x0068320c
    9838:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
    983c:	stmdavs	r9, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    9840:			; <UNDEFINED> instruction: 0xf04f6011
    9844:	ldfvss	f0, [sl]
    9848:	andcs	fp, r1, #163840	; 0x28000
    984c:	stmdavs	r4, {r1, r3, r4, r7, r8, sl, sp, lr}
    9850:	stccs	8, cr8, [ip], {133}	; 0x85
    9854:			; <UNDEFINED> instruction: 0xf1a56941
    9858:	andle	r0, sp, r0, lsl r6
    985c:	stccs	12, cr3, [ip], {201}	; 0xc9
    9860:	stccs	8, cr13, [ip], {31}
    9864:	ldm	pc, {r0, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9868:	ldccc	0, cr15, [sp, #-16]!
    986c:	ldcne	8, cr5, [ip], {72}	; 0x48
    9870:	ldmdami	r0!, {r1, r2, r3, r4, r6, sl, fp, ip}^
    9874:	eoreq	r8, sp, r9, ror r9
    9878:			; <UNDEFINED> instruction: 0xf0402e00
    987c:	mrrcmi	0, 9, r8, r7, cr11
    9880:	bvc	1524a8 <tcgetattr@plt+0x14ad4c>
    9884:	bmi	1591c90 <tcgetattr@plt+0x158a534>
    9888:	ldrbtmi	r5, [sl], #-2360	; 0xfffff6c8
    988c:	stmdavs	r0, {r8, sl, ip, pc}
    9890:	ldcl	7, cr15, [r8, #1012]!	; 0x3f4
    9894:	andcs	r4, r1, #84992	; 0x14c00
    9898:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    989c:			; <UNDEFINED> instruction: 0xf022655a
    98a0:	ldmdbmi	r1, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    98a4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    98a8:	movwcc	r4, #51785	; 0xca49
    98ac:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    98b0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    98b4:			; <UNDEFINED> instruction: 0xf04f4051
    98b8:	cmnle	sp, r0, lsl #4
    98bc:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    98c0:	ldcllt	0, cr11, [r0, #20]!
    98c4:	movweq	pc, #16962	; 0x4242	; <UNPREDICTABLE>
    98c8:			; <UNDEFINED> instruction: 0xd16b429e
    98cc:	ldrtmi	sl, [r2], -r4, lsl #24
    98d0:			; <UNDEFINED> instruction: 0xf7fda802
    98d4:			; <UNDEFINED> instruction: 0xf854eb40
    98d8:	svcne	0x00212c08
    98dc:			; <UNDEFINED> instruction: 0xf7ff2001
    98e0:	ldrb	pc, [lr, r1, asr #28]	; <UNPREDICTABLE>
    98e4:	movwcs	r4, #2113	; 0x841
    98e8:	rscscc	pc, pc, #79	; 0x4f
    98ec:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    98f0:	stmdavs	r0, {r0, r2, r3, r6, r7, r8, sp}
    98f4:	ldc2	0, cr15, [r0], {34}	; 0x22
    98f8:			; <UNDEFINED> instruction: 0xf025e7d3
    98fc:	cfldr32cs	mvfx0, [r0, #-16]
    9900:	mvfcssm	f5, #4.0
    9904:	blmi	ebdd18 <tcgetattr@plt+0xeb65bc>
    9908:	ldrbtmi	r6, [fp], #-2058	; 0xfffff7f6
    990c:	blmi	e62e7c <tcgetattr@plt+0xe5b720>
    9910:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    9914:	ldc2l	0, cr15, [sl, #-136]	; 0xffffff78
    9918:	blmi	e0382c <tcgetattr@plt+0xdfc0d0>
    991c:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    9920:	ldc2l	0, cr15, [r4, #-136]	; 0xffffff78
    9924:	mcrcs	7, 0, lr, cr0, cr13, {5}
    9928:	ldfmid	f5, [r4], #-256	; 0xffffff00
    992c:	ldrbtmi	r2, [ip], #-1281	; 0xfffffaff
    9930:			; <UNDEFINED> instruction: 0xf7fd1d20
    9934:	stmdavs	r0!, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    9938:			; <UNDEFINED> instruction: 0x96004633
    993c:	rscscc	pc, pc, #79	; 0x4f
    9940:	strbtvs	r2, [r5], #464	; 0x1d0
    9944:	blx	ffa459d6 <tcgetattr@plt+0xffa3e27a>
    9948:	tstlt	lr, fp, lsr #15
    994c:			; <UNDEFINED> instruction: 0xf815440d
    9950:	bicslt	r3, fp, r1, lsl ip
    9954:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    9958:	stc2	0, cr15, [sl], #116	; 0x74
    995c:	movweq	pc, #16962	; 0x4242	; <UNPREDICTABLE>
    9960:			; <UNDEFINED> instruction: 0xd12f429e
    9964:	ldrtmi	sl, [r2], -r4, lsl #24
    9968:			; <UNDEFINED> instruction: 0xf7fda802
    996c:			; <UNDEFINED> instruction: 0xf854eaf4
    9970:	svcne	0x00212c08
    9974:			; <UNDEFINED> instruction: 0xf7ff2002
    9978:			; <UNDEFINED> instruction: 0xe792fdf5
    997c:	stmdami	r1!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    9980:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    9984:			; <UNDEFINED> instruction: 0xf7fd3004
    9988:			; <UNDEFINED> instruction: 0xe78aec54
    998c:			; <UNDEFINED> instruction: 0x46084b1e
    9990:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    9994:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    9998:	bl	ac7994 <tcgetattr@plt+0xac0238>
    999c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    99a0:	stc2	0, cr15, [r6], {29}
    99a4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    99a8:	stc2	0, cr15, [r2], {29}
    99ac:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    99b0:	ldc2l	0, cr15, [lr], #-116	; 0xffffff8c
    99b4:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    99b8:	ldc2l	0, cr15, [sl], #-116	; 0xffffff8c
    99bc:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    99c0:	ldc2l	0, cr15, [r6], #-116	; 0xffffff8c
    99c4:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    99c8:	ldc2l	0, cr15, [r2], #-116	; 0xffffff8c
    99cc:	andeq	r9, r6, r4, ror #6
    99d0:	andeq	r0, r0, r8, ror r3
    99d4:	andeq	r9, r6, r2, lsr lr
    99d8:	andeq	r9, r6, r8, asr r3
    99dc:	andeq	r0, r0, r4, lsr #7
    99e0:	andeq	r1, r4, r2, ror #31
    99e4:	ldrdeq	r9, [r6], -r4
    99e8:	andeq	r9, r6, r8, ror #5
    99ec:	andeq	r9, r6, lr, ror sp
    99f0:	andeq	r9, r6, r2, ror #26
    99f4:	andeq	r9, r6, ip, asr sp
    99f8:	andeq	r9, r6, r0, asr sp
    99fc:	andeq	r9, r6, lr, lsr sp
    9a00:	andeq	r1, r4, sl, asr #30
    9a04:	andeq	r9, r6, sl, ror #25
    9a08:	andeq	r0, r0, r8, lsl r4
    9a0c:	andeq	r1, r4, r2, asr lr
    9a10:	andeq	r1, r4, r6, lsl #29
    9a14:	andeq	r1, r4, r6, asr lr
    9a18:	muleq	r4, lr, lr
    9a1c:	andeq	r1, r4, sl, asr lr
    9a20:	andeq	r1, r4, sl, ror lr
    9a24:	blmi	fe4dc474 <tcgetattr@plt+0xfe4d4d18>
    9a28:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    9a2c:	andls	fp, r3, r9, lsr #1
    9a30:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9a34:			; <UNDEFINED> instruction: 0xf04f9327
    9a38:	stmdacs	r0, {r8, r9}
    9a3c:	rschi	pc, ip, r0
    9a40:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
    9a44:	ldmdblt	r3!, {r0, r1, r3, r4, r6, r7, sl, fp, sp, lr}^
    9a48:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    9a4c:	blmi	fe25c480 <tcgetattr@plt+0xfe254d24>
    9a50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9a54:	blls	9e3ac4 <tcgetattr@plt+0x9dc368>
    9a58:			; <UNDEFINED> instruction: 0xf04f405a
    9a5c:			; <UNDEFINED> instruction: 0xf0400300
    9a60:	eorlt	r8, r9, r5, ror #1
    9a64:	stmdavs	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    9a68:	stmhi	r1, {r2, r9, sl, lr}
    9a6c:	stmdbvs	r6, {r0, r3, r6, r7, r9, fp, ip, sp}^
    9a70:	ldreq	pc, [r0, #-417]	; 0xfffffe5f
    9a74:	stmiale	r9!, {r4, r9, fp, sp}^
    9a78:			; <UNDEFINED> instruction: 0xf853a302
    9a7c:	ldrmi	r2, [r3], #-34	; 0xffffffde
    9a80:	svclt	0x00004718
    9a84:	andeq	r0, r0, r5, asr #32
    9a88:	andeq	r0, r0, r5, asr #32
    9a8c:	andeq	r0, r0, r3, ror r1
    9a90:	andeq	r0, r0, r3, ror #2
    9a94:			; <UNDEFINED> instruction: 0xffffffc9
    9a98:	andeq	r0, r0, r7, lsr r1
    9a9c:			; <UNDEFINED> instruction: 0xffffffc9
    9aa0:			; <UNDEFINED> instruction: 0xffffffc9
    9aa4:			; <UNDEFINED> instruction: 0xffffffc9
    9aa8:	andeq	r0, r0, r5, lsl r1
    9aac:			; <UNDEFINED> instruction: 0xffffffc9
    9ab0:			; <UNDEFINED> instruction: 0xffffffc9
    9ab4:			; <UNDEFINED> instruction: 0xffffffc9
    9ab8:	ldrdeq	r0, [r0], -sp
    9abc:			; <UNDEFINED> instruction: 0xffffffc9
    9ac0:			; <UNDEFINED> instruction: 0xffffffc9
    9ac4:	andeq	r0, r0, r7, lsl #1
    9ac8:			; <UNDEFINED> instruction: 0xf0002d00
    9acc:	ldrtmi	r8, [r1], #-181	; 0xffffff4b
    9ad0:	ldcvc	8, cr15, [r1], {17}
    9ad4:			; <UNDEFINED> instruction: 0xf0402f00
    9ad8:	ldrtmi	r8, [r0], -pc, lsr #1
    9adc:			; <UNDEFINED> instruction: 0xf03f4d68
    9ae0:	stmdavs	r4!, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    9ae4:	smlsdxls	r0, sp, r4, r4
    9ae8:	ldrtmi	r2, [fp], -sl, asr #25
    9aec:			; <UNDEFINED> instruction: 0xf04f682e
    9af0:			; <UNDEFINED> instruction: 0xf04f32ff
    9af4:	stmib	r5, {r0, r2, r3, r6, r7, r8}^
    9af8:	svclt	0x000c0417
    9afc:	strcs	r2, [r1], #-1026	; 0xfffffbfe
    9b00:	strvs	r4, [ip, #-1584]!	; 0xfffff9d0
    9b04:	blx	245b96 <tcgetattr@plt+0x23e43a>
    9b08:	stccs	7, cr14, [r0, #-640]	; 0xfffffd80
    9b0c:	addshi	pc, r0, r0
    9b10:			; <UNDEFINED> instruction: 0xf8114431
    9b14:	svccs	0x00007c11
    9b18:	addhi	pc, sl, r0, asr #32
    9b1c:			; <UNDEFINED> instruction: 0xf7fd4630
    9b20:	andcc	lr, r1, r2, lsl ip
    9b24:			; <UNDEFINED> instruction: 0xf0004285
    9b28:	ldrtmi	r8, [r0], -r3, lsl #1
    9b2c:			; <UNDEFINED> instruction: 0xf03f4d55
    9b30:	ldrbtmi	pc, [sp], #-3003	; 0xfffff445	; <UNPREDICTABLE>
    9b34:	ldrtmi	r4, [r0], -r3, lsl #12
    9b38:			; <UNDEFINED> instruction: 0xf7fd666b
    9b3c:	andcc	lr, r1, r4, lsl #24
    9b40:			; <UNDEFINED> instruction: 0xf03f4430
    9b44:	stmdavs	r4!, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    9b48:			; <UNDEFINED> instruction: 0xf04f463b
    9b4c:			; <UNDEFINED> instruction: 0x460132ff
    9b50:	strls	r6, [r0, -r8, lsr #16]
    9b54:	biccs	r6, sp, r9, lsr #13
    9b58:			; <UNDEFINED> instruction: 0xf022662c
    9b5c:			; <UNDEFINED> instruction: 0xe775fadd
    9b60:	cmnle	r1, r0, lsl #26
    9b64:	addcs	sl, ip, #4, 24	; 0x400
    9b68:	strtmi	r4, [r0], -r9, lsr #12
    9b6c:	mrrc	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    9b70:			; <UNDEFINED> instruction: 0xf7fda805
    9b74:	strtmi	lr, [r1], -r0, asr #25
    9b78:	andscs	r4, r4, sl, lsr #12
    9b7c:	orrpl	pc, r0, #79	; 0x4f
    9b80:			; <UNDEFINED> instruction: 0x93259504
    9b84:	b	ff3c7b80 <tcgetattr@plt+0xff3c0424>
    9b88:	cmple	r9, r0, lsl #16
    9b8c:	bl	fedc7b88 <tcgetattr@plt+0xfedc042c>
    9b90:			; <UNDEFINED> instruction: 0xf7fd2114
    9b94:	ldrb	lr, [r9, -r2, lsr #23]
    9b98:	cmnle	r5, r0, lsl #26
    9b9c:			; <UNDEFINED> instruction: 0x462b4c3a
    9ba0:	rscscc	pc, pc, #79	; 0x4f
    9ba4:	ldrbtmi	r9, [ip], #-1280	; 0xfffffb00
    9ba8:	stmdavs	r0!, {r0, r2, r3, r6, r7, r8, sp}
    9bac:	blx	fed45c3c <tcgetattr@plt+0xfed3e4e0>
    9bb0:	movwcs	r2, #4615	; 0x1207
    9bb4:	tstcs	r4, #196, 18	; 0x310000
    9bb8:	stccs	7, cr14, [r0, #-288]	; 0xfffffee0
    9bbc:	ldrtmi	sp, [r1], #-80	; 0xffffffb0
    9bc0:	ldcmi	8, cr15, [r1], {17}
    9bc4:	cmple	fp, r0, lsl #24
    9bc8:			; <UNDEFINED> instruction: 0xf7fd4630
    9bcc:	stmdami	pc!, {r2, r6, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    9bd0:	strtmi	r9, [r3], -r0, lsl #8
    9bd4:			; <UNDEFINED> instruction: 0xf04f4478
    9bd8:	ldrshcs	r3, [r7, #47]	; 0x2f
    9bdc:	andls	r6, r3, r0, lsl #16
    9be0:	blx	fe6c5c70 <tcgetattr@plt+0xfe6be514>
    9be4:	stccs	7, cr14, [r0, #-200]	; 0xffffff38
    9be8:	blmi	a7e0c8 <tcgetattr@plt+0xa7696c>
    9bec:	cfldrsvs	mvf4, [r8], {123}	; 0x7b
    9bf0:	blx	ffb45c82 <tcgetattr@plt+0xffb3e526>
    9bf4:			; <UNDEFINED> instruction: 0xf021e72a
    9bf8:	ldmdbcs	r0, {r2, r8}
    9bfc:	stfmid	f5, [r5], #-160	; 0xffffff60
    9c00:			; <UNDEFINED> instruction: 0xf04f2300
    9c04:	movwls	r3, #767	; 0x2ff
    9c08:	biccs	r4, sp, ip, ror r4
    9c0c:			; <UNDEFINED> instruction: 0xf0226820
    9c10:	movwcs	pc, #27267	; 0x6a83	; <UNPREDICTABLE>
    9c14:	ldr	r6, [r9, -r3, lsr #10]
    9c18:	tstcs	r5, pc, lsl fp
    9c1c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    9c20:	stmib	r3, {r3, r4, r7, sl, fp, sp, lr}^
    9c24:			; <UNDEFINED> instruction: 0xf0221214
    9c28:			; <UNDEFINED> instruction: 0xe70ffbd1
    9c2c:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c30:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    9c34:	blx	f45cb2 <tcgetattr@plt+0xf3e556>
    9c38:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    9c3c:	blx	e45cba <tcgetattr@plt+0xe3e55e>
    9c40:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    9c44:	blx	245cc2 <tcgetattr@plt+0x23e566>
    9c48:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    9c4c:	blx	c45cca <tcgetattr@plt+0xc3e56e>
    9c50:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    9c54:	blx	b45cd2 <tcgetattr@plt+0xb3e576>
    9c58:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    9c5c:	blx	a45cda <tcgetattr@plt+0xa3e57e>
    9c60:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    9c64:	blx	945ce2 <tcgetattr@plt+0x93e586>
    9c68:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    9c6c:	blx	845cea <tcgetattr@plt+0x83e58e>
    9c70:	andeq	r9, r6, sl, ror #2
    9c74:	andeq	r0, r0, r8, ror r3
    9c78:	andeq	r9, r6, sl, lsr #24
    9c7c:	andeq	r9, r6, r4, asr #2
    9c80:	andeq	r9, r6, r8, lsl #23
    9c84:	andeq	r9, r6, sl, lsr fp
    9c88:	andeq	r9, r6, r6, asr #21
    9c8c:	muleq	r6, r8, sl
    9c90:	andeq	r9, r6, r0, lsl #21
    9c94:	andeq	r9, r6, r4, ror #20
    9c98:	andeq	r9, r6, lr, asr #20
    9c9c:	muleq	r4, lr, ip
    9ca0:	andeq	r1, r4, lr, ror ip
    9ca4:	muleq	r4, sl, fp
    9ca8:	andeq	r1, r4, r6, asr #25
    9cac:	muleq	r4, lr, fp
    9cb0:	andeq	r1, r4, sl, lsl #25
    9cb4:	andeq	r1, r4, r6, asr #25
    9cb8:	andeq	r1, r4, lr, lsl #25
    9cbc:	ldrlt	r4, [r0, #-2849]	; 0xfffff4df
    9cc0:	cfldrsvs	mvf4, [fp, #-492]	; 0xfffffe14
    9cc4:	blcs	1988d0 <tcgetattr@plt+0x191174>
    9cc8:	ldm	pc, {r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9ccc:	andsne	pc, sl, r3
    9cd0:	cfstrseq	mvf0, [sl, #-28]	; 0xffffffe4
    9cd4:	ldmdami	ip, {r0, r1, r2, r4}
    9cd8:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    9cdc:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    9ce0:	ldmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    9ce4:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    9ce8:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    9cec:	ldmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    9cf0:	cfstrdvs	mvd4, [r3, #480]	; 0x1e0
    9cf4:	ldmdami	r9, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    9cf8:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    9cfc:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    9d00:	ldmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
    9d04:	cfstrdvs	mvd4, [r3, #480]	; 0x1e0
    9d08:	ldmdami	r7, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
    9d0c:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    9d10:	strbteq	pc, [ip], #-256	; 0xffffff00	; <UNPREDICTABLE>
    9d14:	vst1.8	{d20-d21}, [pc :64], r5
    9d18:	ldrbtmi	r7, [sl], #-384	; 0xfffffe80
    9d1c:			; <UNDEFINED> instruction: 0xf03f4620
    9d20:	strtmi	pc, [r0], -r5, asr #22
    9d24:			; <UNDEFINED> instruction: 0xf100bd10
    9d28:	bmi	44aee0 <tcgetattr@plt+0x443784>
    9d2c:	orrvc	pc, r0, pc, asr #8
    9d30:			; <UNDEFINED> instruction: 0x4620447a
    9d34:	blx	ec5e3a <tcgetattr@plt+0xebe6de>
    9d38:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    9d3c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    9d40:	svclt	0x0000bd10
    9d44:	andeq	r9, r6, ip, lsr #19
    9d48:	andeq	r1, r4, r4, ror ip
    9d4c:	andeq	r1, r4, sl, ror ip
    9d50:	andeq	r1, r4, ip, lsl #25
    9d54:	andeq	r1, r4, r2, lsr #25
    9d58:	andeq	r9, r6, ip, ror r9
    9d5c:	andeq	r1, r4, ip, lsr #25
    9d60:	muleq	r4, r6, ip
    9d64:	andeq	r9, r6, r8, ror #18
    9d68:	andeq	r1, r4, r8, asr ip
    9d6c:			; <UNDEFINED> instruction: 0x00041cba
    9d70:	andeq	r1, r4, r8, lsl #25
    9d74:	strdeq	r1, [r4], -lr
    9d78:	svcmi	0x00f0e92d
    9d7c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    9d80:	strmi	r8, [r5], -r2, lsl #22
    9d84:	andscs	r2, r1, r1, lsl #2
    9d88:			; <UNDEFINED> instruction: 0x778cf8df
    9d8c:	ldrbtmi	fp, [pc], #-183	; 9d94 <tcgetattr@plt+0x2638>
    9d90:	andmi	lr, r4, #3358720	; 0x334000
    9d94:			; <UNDEFINED> instruction: 0xf8df461c
    9d98:			; <UNDEFINED> instruction: 0xf8df2784
    9d9c:	ldrbtmi	r3, [sl], #-1924	; 0xfffff87c
    9da0:	ldmpl	r3, {r0, r1, r2, r8, sl, ip, pc}^
    9da4:	teqls	r5, #1769472	; 0x1b0000
    9da8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9dac:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9db0:			; <UNDEFINED> instruction: 0x1770f8df
    9db4:			; <UNDEFINED> instruction: 0x2770f8df
    9db8:	strbvs	r4, [ip], #-1145	; 0xfffffb87
    9dbc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r7, fp, ip, lr}
    9dc0:			; <UNDEFINED> instruction: 0xf0002c00
    9dc4:	movwcs	r8, #4357	; 0x1105
    9dc8:	stmib	sp, {r0, r4, r6, r7, r8, sp}^
    9dcc:			; <UNDEFINED> instruction: 0xf8df3102
    9dd0:			; <UNDEFINED> instruction: 0xf10d075c
    9dd4:	strcs	r0, [r0], -r4, ror #18
    9dd8:			; <UNDEFINED> instruction: 0xf0224478
    9ddc:			; <UNDEFINED> instruction: 0xf8dffa69
    9de0:			; <UNDEFINED> instruction: 0xf8df3750
    9de4:	ldrbtmi	r1, [fp], #-1872	; 0xfffff8b0
    9de8:	ldrvs	r4, [r8], #1145	; 0x479
    9dec:	blx	ffcc5e7c <tcgetattr@plt+0xffcbe720>
    9df0:			; <UNDEFINED> instruction: 0x3744f8df
    9df4:	rsbcs	r4, lr, #51380224	; 0x3100000
    9df8:	ldmpl	fp!, {r3, r6, r9, sl, lr}^
    9dfc:			; <UNDEFINED> instruction: 0xf8d39609
    9e00:	movwls	r8, #24576	; 0x6000
    9e04:	bl	247e00 <tcgetattr@plt+0x2406a4>
    9e08:	rsbeq	pc, r6, sp, lsl #2
    9e0c:	strbmi	r2, [r1], -ip, ror #4
    9e10:			; <UNDEFINED> instruction: 0xf8ad2301
    9e14:			; <UNDEFINED> instruction: 0xf03f3064
    9e18:	stmdacs	fp!, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    9e1c:	cmphi	r2, #0, 4	; <UNPREDICTABLE>
    9e20:			; <UNDEFINED> instruction: 0x0718f8df
    9e24:			; <UNDEFINED> instruction: 0xf8df4641
    9e28:			; <UNDEFINED> instruction: 0xf04fb718
    9e2c:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    9e30:			; <UNDEFINED> instruction: 0xf9c4f01d
    9e34:			; <UNDEFINED> instruction: 0x370cf8df
    9e38:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    9e3c:	bcc	445664 <tcgetattr@plt+0x43df08>
    9e40:			; <UNDEFINED> instruction: 0x3704f8df
    9e44:	mcr	4, 0, r4, cr8, cr11, {3}
    9e48:			; <UNDEFINED> instruction: 0x21013a90
    9e4c:	strmi	r2, [r8], -r0, lsl #4
    9e50:	bl	ffbc7e4c <tcgetattr@plt+0xffbc06f0>
    9e54:	svccc	0x00fff1b0
    9e58:			; <UNDEFINED> instruction: 0xf0004682
    9e5c:			; <UNDEFINED> instruction: 0x4658821f
    9e60:			; <UNDEFINED> instruction: 0xf9acf01d
    9e64:	strbmi	r2, [r9], -lr, ror #4
    9e68:			; <UNDEFINED> instruction: 0xf7fd4650
    9e6c:	andcc	lr, r1, sl, asr ip
    9e70:	adcshi	pc, r7, r0, asr #32
    9e74:	b	fe7c7e70 <tcgetattr@plt+0xfe7c0714>
    9e78:	stmdavs	r0, {r0, r2, r9, sl, lr}
    9e7c:	stmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e80:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
    9e84:			; <UNDEFINED> instruction: 0xf01d0a10
    9e88:	stmdavs	sl!, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    9e8c:	bcs	1bf0a9c <tcgetattr@plt+0x1be9340>
    9e90:	bcs	b9af8 <tcgetattr@plt+0xb239c>
    9e94:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    9e98:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    9e9c:	andcs	fp, r1, #20, 30	; 0x50
    9ea0:	tstmi	r3, #0, 4
    9ea4:	ldrbmi	sp, [r0], -r5, ror #2
    9ea8:	stc	7, cr15, [r6], #-1012	; 0xfffffc0c
    9eac:			; <UNDEFINED> instruction: 0xf0402e00
    9eb0:			; <UNDEFINED> instruction: 0x464281d2
    9eb4:	bne	fe44571c <tcgetattr@plt+0xfe43dfc0>
    9eb8:			; <UNDEFINED> instruction: 0xf03fa809
    9ebc:			; <UNDEFINED> instruction: 0x9c09fa2f
    9ec0:	pkhtbeq	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    9ec4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    9ec8:			; <UNDEFINED> instruction: 0xf978f01d
    9ecc:	vst1.8	{d20-d22}, [pc :128], r0
    9ed0:	smlalbtcs	r7, r1, r0, r2
    9ed4:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ed8:	strmi	r1, [r4], -r3, asr #24
    9edc:	sbchi	pc, r8, #0
    9ee0:			; <UNDEFINED> instruction: 0xf7fd2106
    9ee4:	andcc	lr, r1, r8, lsl sl
    9ee8:			; <UNDEFINED> instruction: 0xf8dfd01c
    9eec:	ldrbtmi	r0, [r8], #-1636	; 0xfffff99c
    9ef0:			; <UNDEFINED> instruction: 0xf964f01d
    9ef4:	ble	354efc <tcgetattr@plt+0x34d7a0>
    9ef8:			; <UNDEFINED> instruction: 0x0658f8df
    9efc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    9f00:			; <UNDEFINED> instruction: 0xf95cf01d
    9f04:			; <UNDEFINED> instruction: 0xf7fd9809
    9f08:	stcne	8, cr14, [r1], #32
    9f0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9f10:	addsle	r9, sl, r9, lsl #6
    9f14:			; <UNDEFINED> instruction: 0x0640f8df
    9f18:	strcs	r4, [r1], -r1, lsr #12
    9f1c:			; <UNDEFINED> instruction: 0xf01d4478
    9f20:	ldr	pc, [r2, sp, asr #18]
    9f24:			; <UNDEFINED> instruction: 0xf7fd6828
    9f28:			; <UNDEFINED> instruction: 0x4601e990
    9f2c:			; <UNDEFINED> instruction: 0x062cf8df
    9f30:			; <UNDEFINED> instruction: 0xf01d4478
    9f34:	stmdavs	fp!, {r0, r1, r6, r8, fp, ip, sp, lr, pc}
    9f38:	bicsle	r2, fp, fp, lsl #22
    9f3c:	stmdavs	fp!, {r1, sp, lr, pc}
    9f40:	tstle	r5, r4, lsl #22
    9f44:	strtmi	r2, [r0], -r2, lsl #2
    9f48:	stmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f4c:	rscsle	r3, r6, r1
    9f50:			; <UNDEFINED> instruction: 0xf06f4620
    9f54:			; <UNDEFINED> instruction: 0xf7fd0401
    9f58:			; <UNDEFINED> instruction: 0xf8dfebd0
    9f5c:	strtmi	r0, [r1], -r4, lsl #12
    9f60:			; <UNDEFINED> instruction: 0xf01d4478
    9f64:	stmdals	r9, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
    9f68:	svc	0x00d6f7fc
    9f6c:	movwls	r2, #37632	; 0x9300
    9f70:	cdpcs	7, 0, cr14, cr0, cr11, {3}
    9f74:	mvnhi	pc, r0, asr #32
    9f78:			; <UNDEFINED> instruction: 0xf7fd4650
    9f7c:	stmdavs	r8!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    9f80:	strbcs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    9f84:	blls	194148 <tcgetattr@plt+0x18c9ec>
    9f88:	ldmdavs	fp, {r1, r3, r4, r5, r7, fp, ip, lr}
    9f8c:			; <UNDEFINED> instruction: 0xf0006814
    9f90:	movwls	r8, #8680	; 0x21e8
    9f94:	ldmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9f98:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    9f9c:	blls	923a8 <tcgetattr@plt+0x8ac4c>
    9fa0:	andls	r4, r0, sl, ror r4
    9fa4:			; <UNDEFINED> instruction: 0xf7fd4620
    9fa8:	andcs	lr, r1, lr, ror #20
    9fac:	ldrcs	pc, [ip, #2271]!	; 0x8df
    9fb0:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    9fb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9fb8:	blls	d64028 <tcgetattr@plt+0xd5c8cc>
    9fbc:			; <UNDEFINED> instruction: 0xf04f405a
    9fc0:			; <UNDEFINED> instruction: 0xf0400300
    9fc4:	mlaslt	r7, r4, r2, r8
    9fc8:	blhi	c52c4 <tcgetattr@plt+0xbdb68>
    9fcc:	svchi	0x00f0e8bd
    9fd0:	blcs	30be8 <tcgetattr@plt+0x2948c>
    9fd4:	mvnshi	pc, r0, asr #32
    9fd8:	sbccs	r2, r8, #67108864	; 0x4000000
    9fdc:	andcc	lr, r2, #3358720	; 0x334000
    9fe0:	stccs	6, cr14, [r0], {245}	; 0xf5
    9fe4:			; <UNDEFINED> instruction: 0x2100bfb4
    9fe8:	tsteq	r1, r6	; <UNPREDICTABLE>
    9fec:			; <UNDEFINED> instruction: 0xf0402900
    9ff0:	ldrbmi	r8, [r0], -r7, asr #2
    9ff4:			; <UNDEFINED> instruction: 0xf90cf030
    9ff8:	ldrbmi	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    9ffc:			; <UNDEFINED> instruction: 0xf8df4651
    a000:	movwcs	r2, #1396	; 0x574
    a004:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    a008:			; <UNDEFINED> instruction: 0xf0226ca0
    a00c:	eorvs	pc, r0, r3, lsl #22
    a010:			; <UNDEFINED> instruction: 0xf912f030
    a014:	stmdacs	r0, {r2, r9, sl, lr}
    a018:			; <UNDEFINED> instruction: 0x81abf000
    a01c:			; <UNDEFINED> instruction: 0xf7fd2000
    a020:	strmi	lr, [r5], -r6, lsl #19
    a024:			; <UNDEFINED> instruction: 0xf0002800
    a028:			; <UNDEFINED> instruction: 0xf8df8156
    a02c:	ldmpl	fp!, {r2, r3, r6, r8, sl, ip, sp}^
    a030:	mcrrne	8, 1, r6, r2, cr8
    a034:			; <UNDEFINED> instruction: 0xf7fdd001
    a038:			; <UNDEFINED> instruction: 0xf8dfeb60
    a03c:			; <UNDEFINED> instruction: 0xf04f3540
    a040:			; <UNDEFINED> instruction: 0xf8df0800
    a044:	ldmpl	fp!, {r2, r3, r4, r5, r8, sl, sp, lr}^
    a048:	ldmdavs	r8, {r1, r2, r3, r4, r5, r6, sl, lr}
    a04c:			; <UNDEFINED> instruction: 0xf8daf020
    a050:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    a054:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    a058:			; <UNDEFINED> instruction: 0xf8d4f020
    a05c:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    a060:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    a064:			; <UNDEFINED> instruction: 0xf8cef020
    a068:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    a06c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    a070:	cdp2	0, 12, cr15, cr8, cr14, {0}
    a074:	strbmi	r4, [r0], -r1, asr #12
    a078:			; <UNDEFINED> instruction: 0xf8caf030
    a07c:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    a080:			; <UNDEFINED> instruction: 0x46411d30
    a084:	andscs	r4, r2, #2063597568	; 0x7b000000
    a088:	andhi	pc, r0, sp, asr #17
    a08c:	b	fc8088 <tcgetattr@plt+0xfc092c>
    a090:	ldrbteq	r6, [r3], #-3190	; 0xfffff38a
    a094:	strbmi	sp, [r0], -fp, lsr #10
    a098:			; <UNDEFINED> instruction: 0xf7fd4649
    a09c:	strmi	lr, [r0], r0, ror #22
    a0a0:			; <UNDEFINED> instruction: 0xf0402800
    a0a4:			; <UNDEFINED> instruction: 0xf10d816f
    a0a8:	ldrbmi	r0, [r0], -r8, lsr #20
    a0ac:	mrc	7, 4, APSR_nzcv, cr10, cr12, {7}
    a0b0:	vst1.16	{d20-d22}, [pc], r8
    a0b4:	movwcs	r6, #23568	; 0x5c10
    a0b8:	movwgt	lr, #43469	; 0xa9cd
    a0bc:	orrsvs	pc, r6, #1325400064	; 0x4f000000
    a0c0:	vst2.8	{d25-d28}, [pc], ip
    a0c4:			; <UNDEFINED> instruction: 0xf8ad7380
    a0c8:			; <UNDEFINED> instruction: 0xf7fc303e
    a0cc:			; <UNDEFINED> instruction: 0x4601ef98
    a0d0:			; <UNDEFINED> instruction: 0xf7fd4650
    a0d4:			; <UNDEFINED> instruction: 0x4648e956
    a0d8:	stmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0dc:	ldrbmi	r4, [r0], -r1, lsl #12
    a0e0:	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0e4:			; <UNDEFINED> instruction: 0x46414652
    a0e8:			; <UNDEFINED> instruction: 0xf7fd4640
    a0ec:			; <UNDEFINED> instruction: 0xf8dfe864
    a0f0:	blge	20f388 <tcgetattr@plt+0x207c2c>
    a0f4:	andls	r2, r0, #4, 4	; 0x40000000
    a0f8:			; <UNDEFINED> instruction: 0xf04f4479
    a0fc:			; <UNDEFINED> instruction: 0x960832ff
    a100:	cmncs	r4, r8, lsl #16
    a104:			; <UNDEFINED> instruction: 0xf808f022
    a108:	streq	pc, [ip], #2271	; 0x8df
    a10c:			; <UNDEFINED> instruction: 0xf7fd4478
    a110:	strmi	lr, [r0], r2, lsl #17
    a114:			; <UNDEFINED> instruction: 0xf0002800
    a118:			; <UNDEFINED> instruction: 0xf7fd8118
    a11c:	andcc	lr, r1, r4, lsl r9
    a120:	ldrbtvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a124:			; <UNDEFINED> instruction: 0xf04f4643
    a128:	strdcs	r3, [r5, #-47]!	; 0xffffffd1
    a12c:	andls	r4, r0, lr, ror r4
    a130:			; <UNDEFINED> instruction: 0xf0216830
    a134:	qsub8mi	pc, r8, r1	; <UNPREDICTABLE>
    a138:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a13c:	ldrdgt	pc, [r0], -r6
    a140:			; <UNDEFINED> instruction: 0xf04f462b
    a144:	strdcs	r3, [r6, #-47]!	; 0xffffffd1
    a148:	andls	r3, r0, r1
    a14c:			; <UNDEFINED> instruction: 0xf0214660
    a150:	strtmi	pc, [r0], -r3, ror #31
    a154:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a158:			; <UNDEFINED> instruction: 0xf04f6835
    a15c:	strdcs	r3, [ip, #-47]!	; 0xffffffd1
    a160:	andcc	r4, r1, r3, lsr #12
    a164:	strtmi	r9, [r8], -r0
    a168:			; <UNDEFINED> instruction: 0xffd6f021
    a16c:			; <UNDEFINED> instruction: 0xf7fc2000
    a170:	mcrrne	15, 8, lr, r1, cr4
    a174:			; <UNDEFINED> instruction: 0xf0004602
    a178:	movwcs	r8, #453	; 0x1c5
    a17c:	ldmdavs	r0!, {r3, r5, r6, r8, sp}
    a180:			; <UNDEFINED> instruction: 0xf0219300
    a184:			; <UNDEFINED> instruction: 0xf7fdffc9
    a188:	blge	284478 <tcgetattr@plt+0x27cd1c>
    a18c:	cmncs	fp, r4, lsl #4
    a190:	ldmdavs	r0!, {r2, r9, sl, lr}
    a194:			; <UNDEFINED> instruction: 0xf04f9200
    a198:	strls	r3, [r9], #-767	; 0xfffffd01
    a19c:			; <UNDEFINED> instruction: 0xffbcf021
    a1a0:			; <UNDEFINED> instruction: 0xf8d64bff
    a1a4:	ldmpl	fp!, {pc}^
    a1a8:			; <UNDEFINED> instruction: 0xf8d4681c
    a1ac:			; <UNDEFINED> instruction: 0xf1baa000
    a1b0:	andsle	r0, sl, r0, lsl #30
    a1b4:			; <UNDEFINED> instruction: 0x46234dfb
    a1b8:	ldrbtvc	pc, [r0], r3, asr #12	; <UNPREDICTABLE>
    a1bc:	ldrbtmi	r4, [sp], #-1620	; 0xfffff9ac
    a1c0:			; <UNDEFINED> instruction: 0x4620469a
    a1c4:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a1c8:	adcsmi	r3, r0, #1
    a1cc:	andls	sp, r0, r9, lsl #16
    a1d0:	strbmi	r4, [r0], -r3, lsr #12
    a1d4:	rscscc	pc, pc, #79	; 0x4f
    a1d8:			; <UNDEFINED> instruction: 0xf0212169
    a1dc:			; <UNDEFINED> instruction: 0xf8d5ff9d
    a1e0:			; <UNDEFINED> instruction: 0xf85a8000
    a1e4:	stccs	15, cr4, [r0], {4}
    a1e8:	strcs	sp, [r0], #-491	; 0xfffffe15
    a1ec:	strtmi	r4, [r3], -r0, asr #12
    a1f0:	rscscc	pc, pc, #79	; 0x4f
    a1f4:	strls	r2, [r0], #-362	; 0xfffffe96
    a1f8:			; <UNDEFINED> instruction: 0xff8ef021
    a1fc:	blcs	ff230e10 <tcgetattr@plt+0xff2296b4>
    a200:	blls	fe3b8 <tcgetattr@plt+0xf6c5c>
    a204:			; <UNDEFINED> instruction: 0xf0002bd1
    a208:	stfmip	f0, [r7], #16
    a20c:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    a210:			; <UNDEFINED> instruction: 0xf0226ca0
    a214:	mcrvs	8, 1, pc, cr5, cr11, {5}	; <UNPREDICTABLE>
    a218:			; <UNDEFINED> instruction: 0xf0002dd9
    a21c:	ldmib	r4, {r1, r3, r5, r6, r8, pc}^
    a220:	blcs	16a74 <tcgetattr@plt+0xf318>
    a224:	bcs	3e324 <tcgetattr@plt+0x36bc8>
    a228:	rscshi	pc, lr, r0, asr #32
    a22c:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a230:	strmi	r2, [r3], -r1, lsl #16
    a234:	movwcs	fp, #4052	; 0xfd4
    a238:	stclcs	3, cr2, [sl, #4]
    a23c:	movwcs	fp, #3864	; 0xf18
    a240:			; <UNDEFINED> instruction: 0xf0402b00
    a244:	andcs	r8, r0, r5, lsr r1
    a248:			; <UNDEFINED> instruction: 0xf02f2101
    a24c:	blmi	ff60a1d8 <tcgetattr@plt+0xff602a7c>
    a250:	cfldrdvs	mvd4, [r8, #-492]	; 0xfffffe14
    a254:	stccs	6, cr14, [r0], {170}	; 0xaa
    a258:	sbcshi	pc, r1, r0, asr #5
    a25c:			; <UNDEFINED> instruction: 0xf7fc4640
    a260:	blls	285e00 <tcgetattr@plt+0x27e6a4>
    a264:	stmdavs	sl!, {r5, r8, ip, sp, pc}
    a268:	bcs	b0e94 <tcgetattr@plt+0xa9738>
    a26c:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
    a270:	strtmi	r4, [r2], -pc, asr #27
    a274:	ldrbtmi	r9, [sp], #-2311	; 0xfffff6f9
    a278:			; <UNDEFINED> instruction: 0xf02a6ca8
    a27c:	pkhtbmi	pc, r2, r3, asr #22	; <UNPREDICTABLE>
    a280:			; <UNDEFINED> instruction: 0xf7fc9809
    a284:	strtmi	lr, [r0], -sl, asr #28
    a288:	b	dc8284 <tcgetattr@plt+0xdc0b28>
    a28c:	ldrbmi	r2, [r0], -r0, lsl #2
    a290:			; <UNDEFINED> instruction: 0xffbef02f
    a294:	svccc	0x00fff1ba
    a298:	mcrge	4, 5, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    a29c:	stm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a2a0:	strbt	r6, [sp], -r0, lsl #16
    a2a4:	ldrbeq	r6, [fp], #-3171	; 0xfffff39d
    a2a8:	bcs	3f8a4 <tcgetattr@plt+0x38148>
    a2ac:	sbcshi	pc, r1, r0
    a2b0:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    a2b4:	ldrbtmi	r4, [r9], #-2495	; 0xfffff641
    a2b8:	andcs	r4, r1, r2, lsl #12
    a2bc:	stmia	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a2c0:			; <UNDEFINED> instruction: 0x200149bd
    a2c4:			; <UNDEFINED> instruction: 0xf7fd4479
    a2c8:	strbmi	lr, [sl], -r6, asr #17
    a2cc:	andcs	r2, r1, r2, lsl #2
    a2d0:	svc	0x0070f7fc
    a2d4:	ldcmi	7, cr14, [r9, #732]!	; 0x2dc
    a2d8:	sxtab	r4, r6, sp, ror #8
    a2dc:	adcmi	r9, r3, #4, 22	; 0x1000
    a2e0:	rscshi	pc, fp, r0, asr #6
    a2e4:	bl	1b1b00 <tcgetattr@plt+0x1aa3a4>
    a2e8:			; <UNDEFINED> instruction: 0xf8560583
    a2ec:			; <UNDEFINED> instruction: 0xf7fd0b04
    a2f0:	adcmi	lr, lr, #2752512	; 0x2a0000
    a2f4:	andeq	pc, r1, r0, lsl #2
    a2f8:	mvnsle	r4, r4, lsl #8
    a2fc:	mvnsvc	pc, #70254592	; 0x4300000
    a300:	svclt	0x0098429c
    a304:	vadd.f32	d1, d0, d22
    a308:			; <UNDEFINED> instruction: 0x46308099
    a30c:			; <UNDEFINED> instruction: 0xff6ef03e
    a310:	strmi	r4, [r2], -r3, lsr #12
    a314:	ldmib	sp, {r0, r2, r9, sl, lr}^
    a318:			; <UNDEFINED> instruction: 0xf8420104
    a31c:			; <UNDEFINED> instruction: 0xf00d0b04
    a320:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    a324:	adcshi	pc, r6, r0, asr #32
    a328:	strtmi	r4, [fp], -r5, lsr #17
    a32c:			; <UNDEFINED> instruction: 0xf04f9600
    a330:	ldrbtmi	r3, [r8], #-767	; 0xfffffd01
    a334:	stmdavs	r0, {r3, r6, r7, r8, sp}
    a338:	cdp2	0, 14, cr15, cr14, cr1, {1}
    a33c:			; <UNDEFINED> instruction: 0xf0402800
    a340:			; <UNDEFINED> instruction: 0x462880bb
    a344:	stcl	7, cr15, [r8, #1008]!	; 0x3f0
    a348:			; <UNDEFINED> instruction: 0xf8dfe75f
    a34c:	andcs	r8, r1, r8, ror r2
    a350:			; <UNDEFINED> instruction: 0xe6e544f8
    a354:			; <UNDEFINED> instruction: 0xf7fc9809
    a358:	strtmi	lr, [r0], -r0, ror #27
    a35c:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a360:	bmi	fe683b90 <tcgetattr@plt+0xfe67c434>
    a364:	tstcs	r1, r0, lsr #12
    a368:			; <UNDEFINED> instruction: 0xf7fd447a
    a36c:	andcs	lr, r1, ip, lsl #17
    a370:			; <UNDEFINED> instruction: 0xf02fe61c
    a374:			; <UNDEFINED> instruction: 0x4604ffbd
    a378:			; <UNDEFINED> instruction: 0xf47f2800
    a37c:	ldcmi	14, cr10, [r3], {79}	; 0x4f
    a380:			; <UNDEFINED> instruction: 0xe64b447c
    a384:	ldmpl	fp!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
    a388:			; <UNDEFINED> instruction: 0xf7fd681c
    a38c:	stmdavs	r0, {r2, r4, fp, sp, lr, pc}
    a390:	svc	0x005af7fc
    a394:	smlabbcs	r1, lr, sl, r4
    a398:			; <UNDEFINED> instruction: 0x4603447a
    a39c:			; <UNDEFINED> instruction: 0xf7fd4620
    a3a0:	andcs	lr, r1, r2, ror r8
    a3a4:	bcs	43bb4 <tcgetattr@plt+0x3c458>
    a3a8:	svcge	0x004df43f
    a3ac:	ldmpl	fp!, {r0, r2, r3, r5, r6, r8, r9, fp, lr}^
    a3b0:			; <UNDEFINED> instruction: 0xf7ff681c
    a3b4:	bmi	fe2095c8 <tcgetattr@plt+0xfe201e6c>
    a3b8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    a3bc:	strtmi	r4, [r0], -r3, lsl #12
    a3c0:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a3c4:			; <UNDEFINED> instruction: 0x4618e73f
    a3c8:	strtmi	r9, [r2], -r5, lsl #18
    a3cc:	ldc2	0, cr15, [r4], #-28	; 0xffffffe4
    a3d0:	blcs	a43e4 <tcgetattr@plt+0x9cc88>
    a3d4:	stmdavs	r0, {r0, r2, r6, r8, ip, lr, pc}^
    a3d8:	bcs	245e8 <tcgetattr@plt+0x1ce8c>
    a3dc:			; <UNDEFINED> instruction: 0x4621d03f
    a3e0:	bvs	4a4434 <tcgetattr@plt+0x49ccd8>
    a3e4:			; <UNDEFINED> instruction: 0xf0136b1b
    a3e8:	svclt	0x00180301
    a3ec:	bcs	1bc58 <tcgetattr@plt+0x144fc>
    a3f0:	strdls	sp, [r2, -r6]
    a3f4:	movwls	r2, #13256	; 0x33c8
    a3f8:	blx	746436 <tcgetattr@plt+0x73ecda>
    a3fc:	ldmdami	r6!, {r0, r1, r2, r5, r6, r7, sl, sp, lr, pc}^
    a400:	stmdbls	r7, {r1, r5, r9, sl, lr}
    a404:	blls	25b5ec <tcgetattr@plt+0x253e90>
    a408:			; <UNDEFINED> instruction: 0xf02a6c80
    a40c:	strmi	pc, [r2], fp, lsl #21
    a410:	ldmdami	r2!, {r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    a414:	strls	r4, [r0], #-1571	; 0xfffff9dd
    a418:	rscscc	pc, pc, #79	; 0x4f
    a41c:	stmdbls	r3, {r3, r4, r5, r6, sl, lr}
    a420:			; <UNDEFINED> instruction: 0xf0216800
    a424:			; <UNDEFINED> instruction: 0xe6f0fe79
    a428:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    a42c:	ldrbtmi	r4, [r9], #-2412	; 0xfffff694
    a430:	andcs	r4, r1, r2, lsl #12
    a434:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a438:	ldrbt	r6, [r7], r5, lsr #28
    a43c:	andscs	r4, r1, #74752	; 0x12400
    a440:	tstcs	r1, r8, ror #16
    a444:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    a448:			; <UNDEFINED> instruction: 0xf7fc681b
    a44c:	andcs	lr, r1, r8, ror lr
    a450:	stmdbmi	r5!, {r2, r3, r5, r7, r8, sl, sp, lr, pc}^
    a454:	ldrbtmi	r2, [r9], #-1
    a458:	svc	0x00fcf7fc
    a45c:	andls	lr, r2, #48, 14	; 0xc00000
    a460:	stmvs	r0, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
    a464:			; <UNDEFINED> instruction: 0xf7fc9402
    a468:	biccs	lr, r8, #88, 26	; 0x1600
    a46c:	strt	r9, [lr], #771	; 0x303
    a470:			; <UNDEFINED> instruction: 0xf7fc6828
    a474:	strmi	lr, [r1], -sl, ror #29
    a478:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    a47c:	mrc2	0, 4, pc, cr14, cr12, {0}
    a480:			; <UNDEFINED> instruction: 0x4621485b
    a484:			; <UNDEFINED> instruction: 0xf01c4478
    a488:	stmdals	r9, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    a48c:	stcl	7, cr15, [r4, #-1008]	; 0xfffffc10
    a490:	ldr	r9, [pc, #-1545]!	; 9e8f <tcgetattr@plt+0x2733>
    a494:	andscs	r4, r1, #5701632	; 0x570000
    a498:	tstcs	r1, r2, lsr fp
    a49c:	ldmpl	fp!, {r3, r4, r5, r6, sl, lr}^
    a4a0:			; <UNDEFINED> instruction: 0xf7fc681b
    a4a4:	strtmi	lr, [r8], -ip, asr #28
    a4a8:	ldc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    a4ac:	ldrb	r2, [sp, #-1]!
    a4b0:			; <UNDEFINED> instruction: 0xf7fc2101
    a4b4:			; <UNDEFINED> instruction: 0xe6c6ef12
    a4b8:	andscs	r4, r7, #5177344	; 0x4f0000
    a4bc:	tstcs	r1, r9, lsr #22
    a4c0:			; <UNDEFINED> instruction: 0xe7ec4478
    a4c4:	svc	0x0076f7fc
    a4c8:			; <UNDEFINED> instruction: 0x23244a26
    a4cc:	ldrmi	r6, [r8], -r3
    a4d0:	blls	1a07c0 <tcgetattr@plt+0x199064>
    a4d4:	ldmdavs	fp, {r2, r4, fp, sp, lr}
    a4d8:			; <UNDEFINED> instruction: 0x2604e55b
    a4dc:			; <UNDEFINED> instruction: 0x4618e715
    a4e0:	ldc	7, cr15, [sl, #-1008]	; 0xfffffc10
    a4e4:			; <UNDEFINED> instruction: 0xf7fd4620
    a4e8:	stmdavs	r8!, {r3, r8, fp, sp, lr, pc}
    a4ec:			; <UNDEFINED> instruction: 0xf7fce548
    a4f0:	stclvs	13, cr14, [r3], #-512	; 0xfffffe00
    a4f4:	strle	r0, [r9], #-1114	; 0xfffffba6
    a4f8:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    a4fc:			; <UNDEFINED> instruction: 0x1019e9d3
    a500:			; <UNDEFINED> instruction: 0xf854f7ff
    a504:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    a508:	mcr2	0, 5, pc, cr6, cr12, {0}	; <UNPREDICTABLE>
    a50c:	tstcs	r2, sl, asr #12
    a510:			; <UNDEFINED> instruction: 0xf7fc2001
    a514:	ubfx	lr, r0, #28, #16
    a518:	andeq	r8, r6, r6, lsl #28
    a51c:	strdeq	r8, [r6], -r6
    a520:	andeq	r0, r0, r8, ror r3
    a524:			; <UNDEFINED> instruction: 0x000698b4
    a528:	andeq	r0, r0, r8, lsl r4
    a52c:	andeq	r2, r4, ip, ror sl
    a530:	andeq	r9, r6, r6, lsl #17
    a534:			; <UNDEFINED> instruction: 0xfffff899
    a538:	andeq	r0, r0, r0, lsl #7
    a53c:	andeq	r1, r4, lr, asr #23
    a540:	ldrdeq	r1, [r4], -r4
    a544:	andeq	r1, r4, r2, ror #23
    a548:	andeq	r1, r4, ip, ror #23
    a54c:	andeq	r1, r4, r2, ror fp
    a550:	muleq	r4, r6, fp
    a554:	andeq	r1, r4, sl, asr fp
    a558:	andeq	r1, r4, r8, ror fp
    a55c:	andeq	r1, r4, r0, asr #22
    a560:	strdeq	r1, [r4], -r8
    a564:	andeq	r0, r0, r4, lsr #7
    a568:	andeq	r1, r4, r0, lsr #22
    a56c:	andeq	r8, r6, r0, ror #23
    a570:	andeq	r9, r6, r8, ror #12
    a574:			; <UNDEFINED> instruction: 0xfffffa1b
    a578:	andeq	r0, r0, r8, lsl #8
    a57c:	andeq	r0, r0, r8, ror #7
    a580:	andeq	r9, r6, r4, lsr #12
    a584:	ldrdeq	r0, [r0], -r8
    a588:	andeq	r0, r0, r8, lsr r4
    a58c:	muleq	r0, ip, r3
    a590:			; <UNDEFINED> instruction: 0xfffff435
    a594:	andeq	r9, r6, r4, ror r5
    a598:	andeq	r1, r4, ip, ror #19
    a59c:	andeq	r9, r6, r0, asr #10
    a5a0:	andeq	r0, r0, r0, asr #8
    a5a4:	andeq	r9, r6, lr, lsr #9
    a5a8:	andeq	r9, r6, lr, asr r4
    a5ac:	andeq	r9, r6, ip, lsl r4
    a5b0:	strdeq	r9, [r6], -r6
    a5b4:	andeq	r1, r4, sl, lsl #17
    a5b8:	muleq	r4, r0, r8
    a5bc:	andeq	r1, r4, r4, lsl #16
    a5c0:	andeq	r9, r6, sl, lsr r3
    a5c4:	andeq	r1, r4, ip, lsl #15
    a5c8:	andeq	r1, r4, ip, lsr r7
    a5cc:	andeq	lr, r4, ip, lsl #4
    a5d0:	andeq	r1, r4, r8, asr #14
    a5d4:	muleq	r4, lr, r7
    a5d8:	andeq	r9, r6, r8, ror #4
    a5dc:	andeq	r9, r6, r0, asr r2
    a5e0:	andeq	r1, r4, sl, lsl #14
    a5e4:	andeq	r1, r4, r6, asr #13
    a5e8:	strdeq	r1, [r4], -r6
    a5ec:	andeq	r1, r4, lr, asr #11
    a5f0:	ldrdeq	r1, [r4], -r4
    a5f4:	andeq	r1, r4, r0, ror r6
    a5f8:	andeq	r1, r4, r0, ror #12
    a5fc:	andeq	r9, r6, r2, ror r1
    a600:	strdeq	r1, [r4], -sl
    a604:	svcmi	0x00f0e92d
    a608:	stclmi	0, cr11, [r8, #548]	; 0x224
    a60c:	ldrbtmi	r4, [sp], #-3272	; 0xfffff338
    a610:	msrhi	CPSR_, #14614528	; 0xdf0000
    a614:	ldrbtmi	r5, [r8], #2348	; 0x92c
    a618:	strls	r6, [r7], #-2084	; 0xfffff7dc
    a61c:	streq	pc, [r0], #-79	; 0xffffffb1
    a620:			; <UNDEFINED> instruction: 0xf8584cc5
    a624:	stmib	sp, {r2, lr}^
    a628:	bls	4d3240 <tcgetattr@plt+0x4cbae4>
    a62c:	stmiavs	r4, {r0, r1, r5, fp, sp, lr}^
    a630:	blcs	2ee44 <tcgetattr@plt+0x276e8>
    a634:	msrhi	SPSR_sc, r0
    a638:	stccs	6, cr4, [r0], {39}	; 0x27
    a63c:	adcshi	pc, r4, r0
    a640:	strtmi	r4, [r0], -r5, lsl #12
    a644:	ldrdlt	pc, [r4], -r5	; <UNPREDICTABLE>
    a648:			; <UNDEFINED> instruction: 0xf026460e
    a64c:	strmi	pc, [r7], -r5, asr #24
    a650:			; <UNDEFINED> instruction: 0xf0402800
    a654:	mvfcssm	f0, #0.5
    a658:	adcshi	pc, r5, r0
    a65c:			; <UNDEFINED> instruction: 0x463049b7
    a660:			; <UNDEFINED> instruction: 0xf7fc4479
    a664:			; <UNDEFINED> instruction: 0x5c33ebfe
    a668:	svclt	0x000a2b00
    a66c:	movwcs	r2, #770	; 0x302
    a670:	strls	r2, [r0, -r1, lsl #14]
    a674:	subeq	pc, r4, r5, lsl #2
    a678:			; <UNDEFINED> instruction: 0x46294632
    a67c:			; <UNDEFINED> instruction: 0xffc6f002
    a680:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    a684:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
    a688:	ldmdbvs	r3, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    a68c:	ldrsbge	pc, [r8], #-133	; 0xffffff7b	; <UNPREDICTABLE>
    a690:	svceq	0x0000f1b9
    a694:			; <UNDEFINED> instruction: 0xf10bd015
    a698:			; <UNDEFINED> instruction: 0xf1ba0b60
    a69c:			; <UNDEFINED> instruction: 0xf0000f00
    a6a0:	andcs	r8, r1, #161	; 0xa1
    a6a4:			; <UNDEFINED> instruction: 0xf8da4651
    a6a8:			; <UNDEFINED> instruction: 0xf03d0008
    a6ac:			; <UNDEFINED> instruction: 0x4649f9f3
    a6b0:			; <UNDEFINED> instruction: 0xf02b4630
    a6b4:	ldrtmi	pc, [fp], -r1, asr #22	; <UNPREDICTABLE>
    a6b8:			; <UNDEFINED> instruction: 0x46494652
    a6bc:			; <UNDEFINED> instruction: 0xf0024658
    a6c0:	blls	109b64 <tcgetattr@plt+0x102408>
    a6c4:	ldmvs	r0!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    a6c8:	stc	7, cr15, [r6], #-1008	; 0xfffffc10
    a6cc:	ldrtmi	r9, [r3], -r3, lsl #18
    a6d0:	strtmi	r4, [r8], -r2, lsr #12
    a6d4:	bls	44e10 <tcgetattr@plt+0x3d6b4>
    a6d8:			; <UNDEFINED> instruction: 0xf8aef013
    a6dc:			; <UNDEFINED> instruction: 0xf8d460b0
    a6e0:			; <UNDEFINED> instruction: 0xf8c43490
    a6e4:	blcs	1793c <tcgetattr@plt+0x101e0>
    a6e8:	addhi	pc, r6, r0
    a6ec:	bls	171304 <tcgetattr@plt+0x169ba8>
    a6f0:			; <UNDEFINED> instruction: 0x46134619
    a6f4:	eorle	r4, sl, fp, lsl #6
    a6f8:	bcs	1d544 <tcgetattr@plt+0x15de8>
    a6fc:			; <UNDEFINED> instruction: 0xf04fbf14
    a700:			; <UNDEFINED> instruction: 0xf04f09ca
    a704:			; <UNDEFINED> instruction: 0xf85809c9
    a708:			; <UNDEFINED> instruction: 0xf8d33003
    a70c:			; <UNDEFINED> instruction: 0xf1b88000
    a710:	andsle	r0, ip, r0, lsl #30
    a714:	strtmi	r4, [r0], r3, asr #12
    a718:	and	r4, r2, ip, lsl r6
    a71c:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
    a720:	bl	fea36db8 <tcgetattr@plt+0xfea2f65c>
    a724:			; <UNDEFINED> instruction: 0xf8d40304
    a728:	blx	fecd3970 <tcgetattr@plt+0xfeccc214>
    a72c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    a730:	svclt	0x001842b2
    a734:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    a738:	mvnle	r2, r0, lsl #22
    a73c:	strbmi	r4, [r9], -r0, lsr #12
    a740:	blx	4c67ea <tcgetattr@plt+0x4bf08e>
    a744:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
    a748:	mvnle	r2, r0, lsl #24
    a74c:	blls	51c064 <tcgetattr@plt+0x514908>
    a750:	eorsle	r2, fp, r0, lsl #22
    a754:			; <UNDEFINED> instruction: 0xf8c46a6b
    a758:	ldmdavs	r9, {r4, r7, sl, sp, lr}^
    a75c:	tsteq	r1, r1, lsl r0	; <UNPREDICTABLE>
    a760:			; <UNDEFINED> instruction: 0x4620d03c
    a764:			; <UNDEFINED> instruction: 0xf936f032
    a768:			; <UNDEFINED> instruction: 0xf02c4620
    a76c:	ldmdami	r5!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    a770:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a774:			; <UNDEFINED> instruction: 0xfff6f01e
    a778:	ldrtmi	r2, [r0], -r0, lsl #2
    a77c:			; <UNDEFINED> instruction: 0xf814f02b
    a780:			; <UNDEFINED> instruction: 0xf1062100
    a784:			; <UNDEFINED> instruction: 0xf7fc0014
    a788:			; <UNDEFINED> instruction: 0x4620ed1c
    a78c:			; <UNDEFINED> instruction: 0xf9d6f029
    a790:	ldmvs	r3, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr}^
    a794:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    a798:			; <UNDEFINED> instruction: 0xf02260d3
    a79c:			; <UNDEFINED> instruction: 0x4630f9bb
    a7a0:	stc2	7, cr15, [r4, #1012]	; 0x3f4
    a7a4:			; <UNDEFINED> instruction: 0xfffaf029
    a7a8:	blmi	185d14c <tcgetattr@plt+0x18559f0>
    a7ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a7b0:	blls	1e4820 <tcgetattr@plt+0x1dd0c4>
    a7b4:			; <UNDEFINED> instruction: 0xf04f405a
    a7b8:			; <UNDEFINED> instruction: 0xf0400300
    a7bc:			; <UNDEFINED> instruction: 0x463880b5
    a7c0:	pop	{r0, r3, ip, sp, pc}
    a7c4:			; <UNDEFINED> instruction: 0x27018ff0
    a7c8:	ldrb	r2, [r2, -r2, lsl #6]
    a7cc:			; <UNDEFINED> instruction: 0x2094f8d6
    a7d0:			; <UNDEFINED> instruction: 0xf8d66ee1
    a7d4:			; <UNDEFINED> instruction: 0xf00e0084
    a7d8:			; <UNDEFINED> instruction: 0xe7bbfc7b
    a7dc:			; <UNDEFINED> instruction: 0xf0264620
    a7e0:			; <UNDEFINED> instruction: 0xe7befbbf
    a7e4:	ldrtmi	r4, [r0], -r9, asr #12
    a7e8:	blx	fe9c689c <tcgetattr@plt+0xfe9bf140>
    a7ec:			; <UNDEFINED> instruction: 0x46494652
    a7f0:			; <UNDEFINED> instruction: 0xf0024658
    a7f4:			; <UNDEFINED> instruction: 0xe764fbf3
    a7f8:	strtmi	sl, [r0], -r6, lsl #18
    a7fc:	cdp2	0, 1, cr15, cr6, cr7, {1}
    a800:			; <UNDEFINED> instruction: 0xf0402800
    a804:	blls	4aaa20 <tcgetattr@plt+0x4a32c4>
    a808:			; <UNDEFINED> instruction: 0xf8d4b12b
    a80c:	vst3.8	{d19-d21}, [r3 :64], r0
    a810:			; <UNDEFINED> instruction: 0xf8c46300
    a814:	blls	11785c <tcgetattr@plt+0x110100>
    a818:	ldrmi	r9, [r9], -r5, lsl #20
    a81c:	movwmi	r4, #46611	; 0xb613
    a820:	blmi	11fe8a4 <tcgetattr@plt+0x11f7148>
    a824:	svclt	0x00142a00
    a828:	stmibeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    a82c:	stmibeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    a830:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    a834:	ldmdblt	sp, {r0, r2, r3, r4, fp, sp, lr}
    a838:			; <UNDEFINED> instruction: 0xf8d5e013
    a83c:	strdlt	r5, [r5, r8]
    a840:			; <UNDEFINED> instruction: 0xf8d51b63
    a844:	blx	fecd3a8c <tcgetattr@plt+0xfeccc330>
    a848:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    a84c:	svclt	0x001842b2
    a850:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    a854:	mvnsle	r2, r0, lsl #22
    a858:	strtmi	r4, [r8], -r9, asr #12
    a85c:	blx	fe146904 <tcgetattr@plt+0xfe13f1a8>
    a860:	blls	544814 <tcgetattr@plt+0x53d0b8>
    a864:			; <UNDEFINED> instruction: 0x2100b393
    a868:			; <UNDEFINED> instruction: 0xf8c44620
    a86c:			; <UNDEFINED> instruction: 0xf0266490
    a870:			; <UNDEFINED> instruction: 0x4620fb77
    a874:			; <UNDEFINED> instruction: 0xf8aef032
    a878:			; <UNDEFINED> instruction: 0xf02c4620
    a87c:	ldmdami	r3!, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
    a880:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    a884:			; <UNDEFINED> instruction: 0xff6ef01e
    a888:	ldrtmi	r2, [r0], -r0, lsl #2
    a88c:			; <UNDEFINED> instruction: 0xff8cf02a
    a890:			; <UNDEFINED> instruction: 0xf1062100
    a894:			; <UNDEFINED> instruction: 0xf7fc0014
    a898:			; <UNDEFINED> instruction: 0x4620ec94
    a89c:			; <UNDEFINED> instruction: 0xf94ef029
    a8a0:			; <UNDEFINED> instruction: 0xf8d46ef1
    a8a4:	stmiavs	sl, {r4, sl, ip, sp}^
    a8a8:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    a8ac:	andeq	pc, r7, #34	; 0x22
    a8b0:	andsle	r6, r3, sl, asr #1
    a8b4:	strtmi	r4, [r1], -r6, lsr #16
    a8b8:			; <UNDEFINED> instruction: 0xf01e4478
    a8bc:			; <UNDEFINED> instruction: 0xf8d4ff53
    a8c0:			; <UNDEFINED> instruction: 0xf0433410
    a8c4:			; <UNDEFINED> instruction: 0xf8c40380
    a8c8:			; <UNDEFINED> instruction: 0xe7663410
    a8cc:			; <UNDEFINED> instruction: 0x2094f8d6
    a8d0:			; <UNDEFINED> instruction: 0xf8d66ee1
    a8d4:			; <UNDEFINED> instruction: 0xf00e0084
    a8d8:			; <UNDEFINED> instruction: 0xe7c4fbfb
    a8dc:			; <UNDEFINED> instruction: 0xf04f6860
    a8e0:	strdcs	r3, [pc, #47]	; a917 <tcgetattr@plt+0x31bb>
    a8e4:			; <UNDEFINED> instruction: 0xf0219300
    a8e8:			; <UNDEFINED> instruction: 0xe7e3fc17
    a8ec:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    a8f0:	ldmdbmi	r8, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    a8f4:			; <UNDEFINED> instruction: 0xf04f4628
    a8f8:	ldrbtmi	r3, [r9], #-2047	; 0xfffff801
    a8fc:			; <UNDEFINED> instruction: 0xf9b4f008
    a900:	ldmdbmi	r5, {r1, r4, r6, r8, r9, sl, sp, lr, pc}
    a904:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    a908:			; <UNDEFINED> instruction: 0xf0084479
    a90c:	strb	pc, [fp, -sp, lsr #19]	; <UNPREDICTABLE>
    a910:			; <UNDEFINED> instruction: 0x46284912
    a914:			; <UNDEFINED> instruction: 0xf04f9a06
    a918:	ldrbtmi	r3, [r9], #-2047	; 0xfffff801
    a91c:			; <UNDEFINED> instruction: 0xf9a4f008
    a920:			; <UNDEFINED> instruction: 0xf7fc9806
    a924:			; <UNDEFINED> instruction: 0xe73feafa
    a928:	bl	18c8920 <tcgetattr@plt+0x18c11c4>
    a92c:	andeq	r8, r6, r6, lsl #11
    a930:	andeq	r0, r0, r8, ror r3
    a934:	andeq	r8, r6, lr, ror r5
    a938:	andeq	r0, r0, r8, ror #6
    a93c:	andeq	r1, r4, r4, asr r5
    a940:	strdeq	r0, [r0], -ip
    a944:	andeq	r1, r4, r6, asr #8
    a948:	andeq	r8, r6, r8, ror #7
    a94c:	andeq	r1, r4, r6, lsr r3
    a950:	andeq	r1, r4, r4, lsr r3
    a954:	andeq	r1, r4, lr, ror r2
    a958:	andeq	r1, r4, r4, ror #4
    a95c:			; <UNDEFINED> instruction: 0x000412b6
    a960:	mvnsmi	lr, sp, lsr #18
    a964:	stmdavs	r4, {r0, r2, r3, r9, sl, lr}^
    a968:	cmncs	r4, r6, lsl #1
    a96c:			; <UNDEFINED> instruction: 0xf7fe4620
    a970:	msrcs	SPSR_s, r5, asr #19
    a974:	strtmi	r4, [r0], -r6, lsl #12
    a978:			; <UNDEFINED> instruction: 0xf878f7fe
    a97c:			; <UNDEFINED> instruction: 0x46022178
    a980:	andls	r4, r5, #32, 12	; 0x2000000
    a984:			; <UNDEFINED> instruction: 0xf872f7fe
    a988:			; <UNDEFINED> instruction: 0x46032172
    a98c:	movwls	r4, #17952	; 0x4620
    a990:			; <UNDEFINED> instruction: 0xf86cf7fe
    a994:	strmi	r2, [r0], r3, ror #2
    a998:			; <UNDEFINED> instruction: 0xf7fe4620
    a99c:	smlaltbcs	pc, r5, pc, r9	; <UNPREDICTABLE>
    a9a0:	strtmi	r4, [r0], -r7, lsl #12
    a9a4:			; <UNDEFINED> instruction: 0xf862f7fe
    a9a8:	ldmib	sp, {r2, r3, r4, r5, r9, sl, lr}^
    a9ac:	ldrtmi	r3, [r1], -r4, lsl #4
    a9b0:	strhi	lr, [r0], #-2509	; 0xfffff633
    a9b4:	strtmi	r4, [r8], -r7, lsl #12
    a9b8:			; <UNDEFINED> instruction: 0xf7ff9702
    a9bc:	andlt	pc, r6, r3, lsr #28
    a9c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a9c4:	svcmi	0x00f0e92d
    a9c8:	stmdavs	r4, {r0, r1, r7, ip, sp, pc}^
    a9cc:			; <UNDEFINED> instruction: 0xf64f460f
    a9d0:			; <UNDEFINED> instruction: 0xf04f7bfe
    a9d4:	ldmib	r4, {r9, fp}^
    a9d8:			; <UNDEFINED> instruction: 0xf8d89801
    a9dc:			; <UNDEFINED> instruction: 0xf01a0000
    a9e0:			; <UNDEFINED> instruction: 0xf021f915
    a9e4:	ldrbmi	r0, [fp, #-769]	; 0xfffffcff
    a9e8:	ldrbmi	fp, [r0, #-3848]	; 0xfffff0f8
    a9ec:	strmi	sp, [r6], -r0, rrx
    a9f0:	strtmi	r4, [r0], -sp, lsl #12
    a9f4:			; <UNDEFINED> instruction: 0xf7fe2154
    a9f8:	bllt	1248ae4 <tcgetattr@plt+0x1241388>
    a9fc:	strtmi	r2, [r0], -lr, ror #2
    aa00:			; <UNDEFINED> instruction: 0xf834f7fe
    aa04:	cmple	pc, r0, lsl #16
    aa08:	ldrsbtge	pc, [r8], pc	; <UNPREDICTABLE>
    aa0c:			; <UNDEFINED> instruction: 0xf1b944fa
    aa10:	eorle	r0, r5, r2, lsl #30
    aa14:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    aa18:	rscscc	pc, pc, r9, lsl #2
    aa1c:			; <UNDEFINED> instruction: 0xf0072200
    aa20:	strmi	pc, [r0], fp, lsl #18
    aa24:	ldrdcc	pc, [r0], -r8
    aa28:	blcs	776bc <tcgetattr@plt+0x6ff60>
    aa2c:	cmncs	r2, ip, lsr #32
    aa30:			; <UNDEFINED> instruction: 0xf7fe4620
    aa34:			; <UNDEFINED> instruction: 0xf8d8f81b
    aa38:	ldrtmi	r1, [r2], -r4
    aa3c:	tstls	r1, fp, lsr #12
    aa40:	ldrbmi	r9, [r0], -r0
    aa44:			; <UNDEFINED> instruction: 0xff1ef019
    aa48:	andlt	r2, r3, r0
    aa4c:	svchi	0x00f0e8bd
    aa50:			; <UNDEFINED> instruction: 0x46202154
    aa54:			; <UNDEFINED> instruction: 0xf952f7fe
    aa58:	svceq	0x0002f1b9
    aa5c:	bicsle	r4, r9, r2, lsl #13
    aa60:	ldrdeq	pc, [r4], -r8
    aa64:			; <UNDEFINED> instruction: 0xf0072100
    aa68:	pkhbtmi	pc, r0, r1, lsl #17	; <UNPREDICTABLE>
    aa6c:	ldrdcc	pc, [r0], -r8
    aa70:	bicsle	r2, sl, r0, lsl #22
    aa74:			; <UNDEFINED> instruction: 0x46384914
    aa78:			; <UNDEFINED> instruction: 0xf0084479
    aa7c:			; <UNDEFINED> instruction: 0xf04ff8f5
    aa80:	strdlt	r3, [r3], -pc	; <UNPREDICTABLE>
    aa84:	svchi	0x00f0e8bd
    aa88:			; <UNDEFINED> instruction: 0x46384910
    aa8c:	ldrdcs	pc, [r8], -r8
    aa90:			; <UNDEFINED> instruction: 0xf0084479
    aa94:			; <UNDEFINED> instruction: 0xf8d8f8e9
    aa98:			; <UNDEFINED> instruction: 0xf7fc0008
    aa9c:			; <UNDEFINED> instruction: 0xf04fea3e
    aaa0:	strdlt	r3, [r3], -pc	; <UNPREDICTABLE>
    aaa4:	svchi	0x00f0e8bd
    aaa8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    aaac:			; <UNDEFINED> instruction: 0xe7ae44fa
    aab0:	ldrtmi	r4, [r8], -r8, lsl #18
    aab4:	ldrdcs	pc, [r0], -r8
    aab8:			; <UNDEFINED> instruction: 0xf0084479
    aabc:			; <UNDEFINED> instruction: 0xf04ff8d5
    aac0:			; <UNDEFINED> instruction: 0xe7c230ff
    aac4:	andeq	r1, r4, r0, asr r2
    aac8:	strdeq	r1, [r4], -ip
    aacc:	andeq	lr, r4, r4, lsr #18
    aad0:	andeq	r1, r4, r8, lsr #3
    aad4:	andeq	r1, r4, ip, lsr #3
    aad8:	svcmi	0x00f0e92d
    aadc:	stcmi	6, cr4, [r3], {14}
    aae0:	blmi	fe0f6d0c <tcgetattr@plt+0xfe0ef5b0>
    aae4:	ldrbtmi	r4, [ip], #-1665	; 0xfffff97f
    aae8:	andcs	r4, r1, #8, 12	; 0x800000
    aaec:	stmiapl	r3!, {r8, sp}^
    aaf0:	ldrdge	pc, [r4], -r9
    aaf4:	movwls	r6, #30747	; 0x781b
    aaf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aafc:	movwls	r6, #14963	; 0x3a73
    ab00:	blx	ffbc6b12 <tcgetattr@plt+0xffbbf3b6>
    ab04:	ldrsbhi	pc, [ip], #-134	; 0xffffff7a	; <UNPREDICTABLE>
    ab08:			; <UNDEFINED> instruction: 0xf1b86b73
    ab0c:			; <UNDEFINED> instruction: 0xf8d63fff
    ab10:	ldclvs	0, cr11, [r7], #192	; 0xc0
    ab14:	blvs	ffd24d90 <tcgetattr@plt+0xffd1d634>
    ab18:	andle	r9, r7, r4
    ab1c:	rsbseq	pc, r8, r7, lsl #2
    ab20:			; <UNDEFINED> instruction: 0xf03c4641
    ab24:	stmdacs	r0, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    ab28:	sbchi	pc, sp, r0, asr #32
    ab2c:			; <UNDEFINED> instruction: 0xf03d4628
    ab30:	stmdacs	r1, {r0, r1, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    ab34:	sbcshi	pc, r0, r0
    ab38:			; <UNDEFINED> instruction: 0xf0294628
    ab3c:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
    ab40:	blcs	1756c <tcgetattr@plt+0xfe10>
    ab44:	adcshi	pc, r0, r0
    ab48:	eorcs	pc, r8, #12779520	; 0xc30000
    ab4c:	eorcs	pc, r8, #212, 16	; 0xd40000
    ab50:			; <UNDEFINED> instruction: 0x46216013
    ab54:			; <UNDEFINED> instruction: 0xf03d4628
    ab58:	strtmi	pc, [r0], -pc, ror #19
    ab5c:			; <UNDEFINED> instruction: 0xf9b0f01c
    ab60:	teqeq	lr, r5	; <illegal shifter operand>
    ab64:	mcr2	0, 5, pc, cr0, cr12, {1}	; <UNPREDICTABLE>
    ab68:	stmiavs	r0!, {r0, r2, r9, sl, lr}^
    ab6c:			; <UNDEFINED> instruction: 0x1110f8d5
    ab70:			; <UNDEFINED> instruction: 0xf01f60a5
    ab74:			; <UNDEFINED> instruction: 0xf8d5f967
    ab78:	blvs	8d2f00 <tcgetattr@plt+0x8cb7a4>
    ab7c:	tstvc	r9, r4, lsl #10	; <UNPREDICTABLE>
    ab80:	orrpl	pc, r0, #1124073472	; 0x43000000
    ab84:	eorcs	pc, r4, #196, 16	; 0xc40000
    ab88:	bcs	2381c <tcgetattr@plt+0x1c0c0>
    ab8c:	addhi	pc, r9, r0
    ab90:	eorne	pc, r8, #12713984	; 0xc20000
    ab94:	cmncs	lr, fp, lsr #12
    ab98:	svcmi	0x00e0f843
    ab9c:			; <UNDEFINED> instruction: 0xf8c44650
    aba0:			; <UNDEFINED> instruction: 0xf8c53228
    aba4:			; <UNDEFINED> instruction: 0xf7fd40d8
    aba8:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    abac:	cmncs	lr, r8, asr #32
    abb0:			; <UNDEFINED> instruction: 0xf7fe4650
    abb4:	strmi	pc, [r1], -r3, lsr #17
    abb8:			; <UNDEFINED> instruction: 0xf03c4628
    abbc:	stmdbmi	sp, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    abc0:			; <UNDEFINED> instruction: 0x0110f8d5
    abc4:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    abc8:			; <UNDEFINED> instruction: 0xf0202300
    abcc:	strtmi	pc, [r1], -r3, asr #17
    abd0:			; <UNDEFINED> instruction: 0xf01b4628
    abd4:	blvs	90a5e0 <tcgetattr@plt+0x902e84>
    abd8:	svccc	0x00fff1b8
    abdc:	orreq	pc, r0, #67	; 0x43
    abe0:	rsble	r6, r4, r3, lsr #6
    abe4:	strtmi	r4, [r9], -r2, asr #12
    abe8:	ldrtmi	sl, [r8], -r6, lsl #22
    abec:	ldc2	0, cr15, [sl], #172	; 0xac
    abf0:	strmi	r2, [r5], -r4, ror #2
    abf4:	ldrdeq	pc, [r4], -r9
    abf8:			; <UNDEFINED> instruction: 0xff38f7fd
    abfc:	cmnlt	r0, #128, 12	; 0x8000000
    ac00:			; <UNDEFINED> instruction: 0xf0284658
    ac04:	ldrmi	pc, [fp, #4013]!	; 0xfad
    ac08:	andle	r4, r5, r8, lsr r6
    ac0c:			; <UNDEFINED> instruction: 0xffa8f028
    ac10:			; <UNDEFINED> instruction: 0xf0294658
    ac14:			; <UNDEFINED> instruction: 0x4638f81b
    ac18:			; <UNDEFINED> instruction: 0xf818f029
    ac1c:			; <UNDEFINED> instruction: 0x46502150
    ac20:			; <UNDEFINED> instruction: 0xff24f7fd
    ac24:	bmi	d398ac <tcgetattr@plt+0xd32150>
    ac28:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    ac2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac30:	subsmi	r9, sl, r7, lsl #22
    ac34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ac38:	andlt	sp, r9, r6, asr r1
    ac3c:	svchi	0x00f0e8bd
    ac40:			; <UNDEFINED> instruction: 0xf01e4628
    ac44:	strmi	pc, [r1], -r9, lsl #22
    ac48:	tstls	r5, r8, lsr #12
    ac4c:	mcr2	0, 7, pc, cr2, cr12, {1}	; <UNPREDICTABLE>
    ac50:	strmi	r9, [r8], -r5, lsl #18
    ac54:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac58:	stmdavs	r9!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    ac5c:			; <UNDEFINED> instruction: 0xf02b4638
    ac60:	stmdals	r3, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
    ac64:	ldrtmi	r4, [r9], -r2, asr #12
    ac68:			; <UNDEFINED> instruction: 0xf0023060
    ac6c:	bfi	pc, r9, (invalid: 19:7)	; <UNPREDICTABLE>
    ac70:	ldrbmi	r2, [r0], -r6, asr #2
    ac74:			; <UNDEFINED> instruction: 0xf842f7fe
    ac78:	movwlt	r4, #34305	; 0x8601
    ac7c:	bls	11c570 <tcgetattr@plt+0x114e14>
    ac80:	ldrtmi	r9, [r0], -r1, lsl #8
    ac84:			; <UNDEFINED> instruction: 0xf0129500
    ac88:	ldmdbmi	ip, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    ac8c:			; <UNDEFINED> instruction: 0x46044479
    ac90:			; <UNDEFINED> instruction: 0x46224630
    ac94:			; <UNDEFINED> instruction: 0xff6cf007
    ac98:			; <UNDEFINED> instruction: 0xf7fc4620
    ac9c:	andcs	lr, r0, lr, lsr r9
    aca0:			; <UNDEFINED> instruction: 0xf8c5e7c1
    aca4:	ldrb	r1, [r5, -r4, ror #1]!
    aca8:	rsccs	pc, r4, r5, asr #17
    acac:	ldmdbmi	r4, {r4, r6, r8, r9, sl, sp, lr, pc}
    acb0:	ldrdeq	pc, [r4], r7
    acb4:			; <UNDEFINED> instruction: 0xf01f4479
    acb8:	b	1c0ab1c <tcgetattr@plt+0x1c033c0>
    acbc:	ldr	r0, [r1, r0, lsl #16]
    acc0:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    acc4:	ldmdbmi	r0, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    acc8:			; <UNDEFINED> instruction: 0x46424630
    accc:			; <UNDEFINED> instruction: 0xf0074479
    acd0:			; <UNDEFINED> instruction: 0xf04fffcb
    acd4:			; <UNDEFINED> instruction: 0xe7a630ff
    acd8:	ldrtmi	r4, [r0], -ip, lsl #18
    acdc:			; <UNDEFINED> instruction: 0xf0074479
    ace0:			; <UNDEFINED> instruction: 0xf04fffc3
    ace4:			; <UNDEFINED> instruction: 0xe79e30ff
    ace8:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    acec:	andeq	r8, r6, lr, lsr #1
    acf0:	andeq	r0, r0, r8, ror r3
    acf4:	andeq	r1, r4, r6, ror #2
    acf8:	andeq	r7, r6, sl, ror #30
    acfc:	andeq	lr, r4, r8, lsr #14
    ad00:	andeq	r1, r4, ip, lsl #1
    ad04:	andeq	r1, r4, r2
    ad08:	andeq	r1, r4, r8, lsr #32
    ad0c:	andeq	r1, r4, r0, lsr r0
    ad10:			; <UNDEFINED> instruction: 0x461db570
    ad14:	strmi	r6, [ip], -fp, lsl #16
    ad18:	ldrmi	r1, [r6], -r9, ror #24
    ad1c:			; <UNDEFINED> instruction: 0xf03e4419
    ad20:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    ad24:			; <UNDEFINED> instruction: 0x462a4631
    ad28:	ldrmi	r4, [r8], #-1542	; 0xfffff9fa
    ad2c:	ldmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad30:	ldrtmi	r6, [r0], -r3, lsr #16
    ad34:	eorvs	r4, r3, fp, lsr #8
    ad38:	svclt	0x0000bd70
    ad3c:	svcmi	0x00f0e92d
    ad40:	blhi	c61fc <tcgetattr@plt+0xbeaa0>
    ad44:	blmi	ffb9e500 <tcgetattr@plt+0xffb96da4>
    ad48:	ldrbtmi	r4, [sp], #-3310	; 0xfffff312
    ad4c:	stmdavs	r2, {r0, r4, r7, ip, sp, pc}
    ad50:	tstls	r4, fp, ror r4
    ad54:	stmdbpl	ip!, {r1, r3, r4, r7, r9, lr}
    ad58:	strls	r6, [pc], #-2084	; ad60 <tcgetattr@plt+0x3604>
    ad5c:	streq	pc, [r0], #-79	; 0xffffffb1
    ad60:			; <UNDEFINED> instruction: 0xf0006d8c
    ad64:	stmdavs	r5, {r2, r7, r8, pc}^
    ad68:			; <UNDEFINED> instruction: 0xf04f2150
    ad6c:			; <UNDEFINED> instruction: 0xf8cd0800
    ad70:	strtmi	r8, [r8], -r8, lsr #32
    ad74:	mrc2	7, 3, pc, cr10, cr13, {7}
    ad78:	stmdacs	r0, {r0, r1, r9, sl, lr}
    ad7c:	strtmi	sp, [r0], -r6, asr #32
    ad80:	ldc2l	0, cr15, [r8, #96]	; 0x60
    ad84:	stmdacs	r0, {r2, r9, sl, lr}
    ad88:	orrhi	pc, r6, r0
    ad8c:	mvnscc	pc, pc, asr #32
    ad90:	stmia	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad94:	strtmi	r4, [r0], -r6, lsl #12
    ad98:	bl	fe6c8d90 <tcgetattr@plt+0xfe6c1634>
    ad9c:	ldmmi	sl, {r0, r1, r2, r9, sl, lr}^
    ada0:			; <UNDEFINED> instruction: 0xf03e4478
    ada4:	smlalbbcs	pc, r3, r1, sl	; <UNPREDICTABLE>
    ada8:	strtmi	r4, [r8], -r4, lsl #12
    adac:	mrc2	7, 2, pc, cr14, cr13, {7}
    adb0:			; <UNDEFINED> instruction: 0xf0002800
    adb4:	svccs	0x00008165
    adb8:	adchi	pc, pc, r0
    adbc:	movtlt	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    adc0:	ldrtmi	r3, [r7], #-3841	; 0xfffff0ff
    adc4:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    adc8:	mcrcc	4, 0, r4, cr1, cr11, {7}
    adcc:	beq	a47208 <tcgetattr@plt+0xa3faac>
    add0:			; <UNDEFINED> instruction: 0xf88de010
    add4:			; <UNDEFINED> instruction: 0xf88d3034
    add8:			; <UNDEFINED> instruction: 0x46488035
    addc:	b	fecc8dd4 <tcgetattr@plt+0xfecc1678>
    ade0:	ldrbmi	r4, [r1], -sl, asr #12
    ade4:	strtmi	r4, [r0], -r3, lsl #12
    ade8:			; <UNDEFINED> instruction: 0xff92f7ff
    adec:			; <UNDEFINED> instruction: 0x460442b7
    adf0:	addshi	pc, r3, r0
    adf4:	svccc	0x0001f816
    adf8:	svclt	0x00182b5c
    adfc:	stmiale	r8!, {r0, r1, r2, r3, r4, r8, r9, fp, sp}^
    ae00:	tstcs	r5, sl, asr r6
    ae04:			; <UNDEFINED> instruction: 0xf03e4648
    ae08:	ubfx	pc, r1, #21, #7
    ae0c:	ldrdcs	pc, [r8, #-132]	; 0xffffff7c
    ae10:	strtmi	r2, [r8], -r1, ror #2
    ae14:			; <UNDEFINED> instruction: 0xf8d2930b
    ae18:			; <UNDEFINED> instruction: 0xf7fd9004
    ae1c:	stmdacs	r0, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    ae20:	rschi	pc, pc, r0
    ae24:	ldrdvc	pc, [ip, r4]!
    ae28:			; <UNDEFINED> instruction: 0xf0002f00
    ae2c:	cmpcs	r3, fp, lsr r1
    ae30:			; <UNDEFINED> instruction: 0xf7fd4628
    ae34:	stmdacs	r0, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ae38:	adchi	pc, sl, r0
    ae3c:	blcs	b68e50 <tcgetattr@plt+0xb616f4>
    ae40:	adchi	pc, r6, r0, asr #32
    ae44:	cdpcs	8, 0, cr7, cr0, cr6, {2}
    ae48:	adchi	pc, r2, r0, asr #32
    ae4c:	strtmi	r2, [r8], -r5, asr #2
    ae50:			; <UNDEFINED> instruction: 0xff54f7fd
    ae54:			; <UNDEFINED> instruction: 0xf0002800
    ae58:	stmdavc	r3, {r1, r3, r5, r6, r7, pc}
    ae5c:			; <UNDEFINED> instruction: 0xf0402b2d
    ae60:	stmdavc	r3, {r1, r2, r5, r6, r7, pc}^
    ae64:			; <UNDEFINED> instruction: 0xf0402b00
    ae68:	ldmdbvs	fp!, {r1, r5, r6, r7, pc}
    ae6c:	ldrmi	r6, [r3], #-2234	; 0xfffff746
    ae70:	addsmi	r3, lr, #1024	; 0x400
    ae74:	msreq	SPSR_sc, pc, asr #32
    ae78:			; <UNDEFINED> instruction: 0xf10d4628
    ae7c:	svclt	0x008a0a28
    ae80:			; <UNDEFINED> instruction: 0x461a4632
    ae84:	andls	r4, r9, #31457280	; 0x1e00000
    ae88:	ldc2l	7, cr15, [r0, #1012]!	; 0x3f4
    ae8c:	adfem	f2, f0, f3
    ae90:	strcs	r5, [r0], #-2576	; 0xfffff5f0
    ae94:	strtmi	r4, [r8], -r3, lsl #12
    ae98:			; <UNDEFINED> instruction: 0xf7fd9306
    ae9c:	smlalttcs	pc, sl, r7, sp	; <UNPREDICTABLE>
    aea0:	strtmi	r4, [r8], -r3, lsl #12
    aea4:			; <UNDEFINED> instruction: 0xf7fd9305
    aea8:			; <UNDEFINED> instruction: 0xf8ddfde1
    aeac:	blge	2f6f44 <tcgetattr@plt+0x2ef7e8>
    aeb0:	blx	fec2fad8 <tcgetattr@plt+0xfec2837c>
    aeb4:	andls	pc, r7, r0, lsl #17
    aeb8:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    aebc:	strbmi	r9, [fp], -r5, lsl #20
    aec0:	stmdals	r8, {r1, r2, r8, fp, ip, pc}
    aec4:	ldrtmi	r9, [r2], -r2, lsl #4
    aec8:	tstcs	r0, r1, lsl #2
    aecc:	ldrtmi	r9, [r8], -r0
    aed0:	andhi	pc, ip, sp, asr #17
    aed4:			; <UNDEFINED> instruction: 0xf858f015
    aed8:			; <UNDEFINED> instruction: 0xf7fc4605
    aedc:			; <UNDEFINED> instruction: 0x462aea34
    aee0:			; <UNDEFINED> instruction: 0x46034651
    aee4:			; <UNDEFINED> instruction: 0xf7ff4620
    aee8:	shadd16mi	pc, r1, r3	; <UNPREDICTABLE>
    aeec:	ldrtmi	r4, [r8], -r4, lsl #12
    aef0:	ldc2	0, cr15, [r8], {20}
    aef4:	tstlt	r3, r7, lsl #22
    aef8:	ldrbeq	r6, [sl, r3, asr #18]
    aefc:	blls	2bff18 <tcgetattr@plt+0x2b87bc>
    af00:	andls	r1, sl, #23040	; 0x5a00
    af04:	andeq	pc, sl, #79	; 0x4f
    af08:	strcc	r5, [r1], -r2, ror #9
    af0c:			; <UNDEFINED> instruction: 0xf7fc4628
    af10:	ldrbmi	lr, [lr, #-2052]	; 0xfffff7fc
    af14:			; <UNDEFINED> instruction: 0xee18d9d2
    af18:			; <UNDEFINED> instruction: 0x2c005a10
    af1c:	rschi	pc, r9, r0
    af20:			; <UNDEFINED> instruction: 0x46282170
    af24:	stc2	7, cr15, [r2, #1012]!	; 0x3f4
    af28:	suble	r2, lr, r0, lsl #16
    af2c:	ldmvs	lr, {r2, r8, r9, fp, ip, pc}^
    af30:			; <UNDEFINED> instruction: 0xf0002e00
    af34:			; <UNDEFINED> instruction: 0xf8d680d3
    af38:			; <UNDEFINED> instruction: 0xb1233490
    af3c:	ldrcc	pc, [r0], #-2262	; 0xfffff72a
    af40:			; <UNDEFINED> instruction: 0xf140049b
    af44:	strtmi	r8, [r1], -fp, asr #1
    af48:			; <UNDEFINED> instruction: 0xf8d69a0a
    af4c:			; <UNDEFINED> instruction: 0xf7fc02ac
    af50:	strtmi	lr, [r0], -sl, ror #20
    af54:	svc	0x00e0f7fb
    af58:	cmpcs	r0, r8, lsr #12
    af5c:	stc2	7, cr15, [r6, #1012]	; 0x3f4
    af60:	blls	2b73a8 <tcgetattr@plt+0x2afc4c>
    af64:	cmple	r4, r0, lsl #22
    af68:			; <UNDEFINED> instruction: 0xf0284630
    af6c:	andcs	pc, r0, r5, lsr fp	; <UNPREDICTABLE>
    af70:	blmi	191d914 <tcgetattr@plt+0x19161b8>
    af74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    af78:	blls	3e4fe8 <tcgetattr@plt+0x3dd88c>
    af7c:			; <UNDEFINED> instruction: 0xf04f405a
    af80:			; <UNDEFINED> instruction: 0xf0400300
    af84:	ldrhlt	r8, [r1], -r9
    af88:	blhi	c6284 <tcgetattr@plt+0xbeb28>
    af8c:	svchi	0x00f0e8bd
    af90:			; <UNDEFINED> instruction: 0xf647ab0c
    af94:	strdcs	r7, [r0, -pc]
    af98:	stmib	sp, {r1, r8, r9, ip, pc}^
    af9c:			; <UNDEFINED> instruction: 0xf04f0100
    afa0:			; <UNDEFINED> instruction: 0xf04f4200
    afa4:	ldrshcs	r3, [r3, #-63]	; 0xffffffc1
    afa8:			; <UNDEFINED> instruction: 0xf7fd4628
    afac:	stcls	14, cr15, [ip], {215}	; 0xd7
    afb0:			; <UNDEFINED> instruction: 0x4620b354
    afb4:			; <UNDEFINED> instruction: 0xf7fb693c
    afb8:	ldmdbvs	lr!, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    afbc:	blcc	652b0 <tcgetattr@plt+0x5db54>
    afc0:	adcmi	r4, r6, #503316480	; 0x1e000000
    afc4:	strtmi	fp, [r6], -r8, lsr #30
    afc8:	cmncs	r2, r0, asr #14
    afcc:			; <UNDEFINED> instruction: 0xf7fd4628
    afd0:	strmi	pc, [r2], -sp, asr #26
    afd4:	stmdbls	sl, {r3, r5, r8, r9, fp, ip, sp, pc}
    afd8:	strtmi	sl, [r0], -ip, lsl #22
    afdc:			; <UNDEFINED> instruction: 0xfffcf020
    afe0:	sbcle	r2, r5, r0, lsl #16
    afe4:	bls	31d518 <tcgetattr@plt+0x315dbc>
    afe8:	stmdals	r4, {r0, r3, r4, r5, r6, sl, lr}
    afec:	cdp2	0, 3, cr15, cr12, cr7, {0}
    aff0:			; <UNDEFINED> instruction: 0xf7fb980c
    aff4:	qadd8mi	lr, r0, r2
    aff8:	svc	0x008ef7fb
    affc:	rscscc	pc, pc, pc, asr #32
    b000:			; <UNDEFINED> instruction: 0xf8d4e7b6
    b004:	ldr	r7, [r2, -r8, asr #2]
    b008:	ldmdbvs	lr!, {fp, sp}
    b00c:	ldmdane	r4!, {r0, r2, r4, r6, r8, r9, fp, ip, lr, pc}
    b010:	stmdbmi	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    b014:			; <UNDEFINED> instruction: 0xf8d62201
    b018:	ldrbtmi	r0, [r9], #-684	; 0xfffffd54
    b01c:	b	c9014 <tcgetattr@plt+0xc18b8>
    b020:	strtmi	lr, [r8], -r2, lsr #15
    b024:			; <UNDEFINED> instruction: 0xf7fd2162
    b028:	strmi	pc, [r2], -r9, ror #28
    b02c:	blge	344f80 <tcgetattr@plt+0x33d824>
    b030:	rscsvc	pc, pc, r7, asr #12
    b034:	movwls	r2, #8448	; 0x2100
    b038:	smlabteq	r0, sp, r9, lr
    b03c:	mvnscc	pc, #79	; 0x4f
    b040:	andmi	pc, r0, #79	; 0x4f
    b044:	strtmi	r2, [r8], -r5, asr #2
    b048:	mcr2	7, 4, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    b04c:	ldmdbvs	fp!, {r2, r3, sl, fp, ip, pc}
    b050:	ldmvs	r9!, {r2, r4, r5, r6, r7, r8, ip, sp, pc}
    b054:	ldmdane	ip, {r5, r9, sl, lr}^
    b058:	svc	0x005ef7fb
    b05c:			; <UNDEFINED> instruction: 0x3c01693b
    b060:	bcc	65350 <tcgetattr@plt+0x5dbf4>
    b064:	adcmi	r4, r3, #318767104	; 0x13000000
    b068:	strtmi	fp, [r3], -r8, lsr #30
    b06c:	strtmi	lr, [r0], -r1, lsl #14
    b070:	stc2l	0, cr15, [r0, #-244]!	; 0xffffff0c
    b074:	ldrdeq	pc, [r8, #-132]	; 0xffffff7c
    b078:	blx	ffdc70d0 <tcgetattr@plt+0xffdbf974>
    b07c:	ldrb	r2, [r7, -r0]!
    b080:	stmdbge	sl, {r5, r9, sl, lr}
    b084:			; <UNDEFINED> instruction: 0x4632463b
    b088:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    b08c:	strb	r4, [r4, -r4, lsl #12]
    b090:	blle	5d5098 <tcgetattr@plt+0x5cd93c>
    b094:			; <UNDEFINED> instruction: 0xe7e3181c
    b098:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    b09c:			; <UNDEFINED> instruction: 0xf904f03e
    b0a0:	ldr	r4, [sl, -r4, lsl #12]!
    b0a4:			; <UNDEFINED> instruction: 0x46282171
    b0a8:	stc2l	7, cr15, [r0], #1012	; 0x3f4
    b0ac:	ldmdami	ip, {r4, r5, r6, r8, ip, sp, pc}
    b0b0:			; <UNDEFINED> instruction: 0xf03e4478
    b0b4:			; <UNDEFINED> instruction: 0x4604f8f9
    b0b8:	submi	lr, r3, #12320768	; 0xbc0000
    b0bc:			; <UNDEFINED> instruction: 0xf63f42b3
    b0c0:			; <UNDEFINED> instruction: 0xe7a4af7d
    b0c4:	addsmi	r4, r3, #536870916	; 0x20000004
    b0c8:	strb	sp, [r3, sl, asr #7]!
    b0cc:	stmdals	r4, {r0, r2, r4, r8, fp, lr}
    b0d0:			; <UNDEFINED> instruction: 0xf0074479
    b0d4:			; <UNDEFINED> instruction: 0xf04ffdc9
    b0d8:			; <UNDEFINED> instruction: 0xe74930ff
    b0dc:	stmdals	r4, {r1, r4, r8, fp, lr}
    b0e0:			; <UNDEFINED> instruction: 0xf0074479
    b0e4:	strtmi	pc, [r0], -r1, asr #27
    b0e8:	svc	0x0016f7fb
    b0ec:	rscscc	pc, pc, pc, asr #32
    b0f0:			; <UNDEFINED> instruction: 0xf04fe73e
    b0f4:			; <UNDEFINED> instruction: 0xe73b30ff
    b0f8:	svc	0x007af7fb
    b0fc:	andeq	r7, r6, sl, asr #28
    b100:	andeq	r0, r6, ip, ror #24
    b104:	andeq	r0, r0, r8, ror r3
    b108:	andeq	r0, r4, ip, lsr sp
    b10c:	andeq	r0, r4, r8, ror #31
    b110:	andeq	r7, r6, r0, lsr #24
    b114:	andeq	lr, r4, ip, asr #7
    b118:	andeq	r0, r4, r2, lsl #17
    b11c:	andeq	r0, r4, r2, asr #20
    b120:	andeq	r0, r4, ip, lsr #20
    b124:	andeq	r0, r4, r8, ror #25
    b128:	andeq	r0, r4, ip, ror #25
    b12c:	mvnsmi	lr, sp, lsr #18
    b130:	ldcmi	6, cr4, [r6, #-48]	; 0xffffffd0
    b134:	stmdavs	r7, {r1, r7, ip, sp, pc}
    b138:	mrcmi	4, 0, r4, cr5, cr13, {3}
    b13c:	stmdavs	r3, {r0, r1, r2, r3, r5, r7, r9, lr}^
    b140:			; <UNDEFINED> instruction: 0xf8d1447e
    b144:	andle	r8, sp, r8, asr r0
    b148:	adcmi	r3, pc, #56, 10	; 0xe000000
    b14c:	bmi	47f1a4 <tcgetattr@plt+0x477a48>
    b150:			; <UNDEFINED> instruction: 0xf10458b1
    b154:	strbmi	r0, [r0], -r4, asr #4
    b158:	blx	10c7254 <tcgetattr@plt+0x10bfaf8>
    b15c:	andlt	r2, r2, r0
    b160:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b164:	movwls	r2, #4096	; 0x1000
    b168:	stc2	0, cr15, [lr], #-128	; 0xffffff80
    b16c:	stmdacs	r0, {r0, r8, r9, fp, ip, pc}
    b170:	bmi	27f548 <tcgetattr@plt+0x277dec>
    b174:			; <UNDEFINED> instruction: 0xe7ec58b1
    b178:			; <UNDEFINED> instruction: 0xf0259301
    b17c:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    b180:	bmi	1bf538 <tcgetattr@plt+0x1b7ddc>
    b184:	ldmpl	r1!, {r0, r8, r9, fp, ip, pc}
    b188:	svclt	0x0000e7e3
    b18c:	strdeq	r0, [r6], -r4
    b190:	andeq	r7, r6, r4, asr sl
    b194:	andeq	r0, r0, r0, lsl #8
    b198:	andeq	r0, r0, ip, lsr r3
    b19c:	andeq	r0, r0, r0, asr r4
    b1a0:	blmi	199db3c <tcgetattr@plt+0x19963e0>
    b1a4:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    b1a8:	addlt	r6, r9, r7, asr #16
    b1ac:			; <UNDEFINED> instruction: 0x460c58d3
    b1b0:			; <UNDEFINED> instruction: 0x46382174
    b1b4:	movwls	r6, #30747	; 0x781b
    b1b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b1bc:	ldc2	7, cr15, [lr, #1012]	; 0x3f4
    b1c0:	strmi	r2, [r1], -r0, lsl #4
    b1c4:			; <UNDEFINED> instruction: 0xf0024620
    b1c8:	stmdacs	r0, {r0, r1, r3, r7, fp, ip, sp, lr, pc}
    b1cc:	adchi	pc, pc, r0
    b1d0:	strbtvs	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
    b1d4:	andcs	r4, r0, r4, lsl #12
    b1d8:	bmi	1677778 <tcgetattr@plt+0x167001c>
    b1dc:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
    b1e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b1e4:	subsmi	r9, sl, r7, lsl #22
    b1e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b1ec:	adchi	pc, r2, r0, asr #32
    b1f0:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    b1f4:	andcs	r2, r1, ip, lsl r1
    b1f8:			; <UNDEFINED> instruction: 0xf812f03e
    b1fc:	andcs	r6, r1, #8060928	; 0x7b0000
    b200:	subvs	r4, r6, r5, lsl #12
    b204:	strvs	lr, [r2], -r0, asr #19
    b208:	strvs	lr, [r4], -r0, asr #19
    b20c:	blcs	2381c <tcgetattr@plt+0x1c0c0>
    b210:	stmdami	ip, {r0, r3, r6, r8, ip, lr, pc}^
    b214:	ldreq	pc, [r0], -r5, lsl #2
    b218:			; <UNDEFINED> instruction: 0xf03e4478
    b21c:	cmncs	r0, r5, asr #16	; <UNPREDICTABLE>
    b220:	ldrtmi	r6, [r8], -r8, ror #2
    b224:	stc2l	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    b228:	suble	r2, r9, r0, lsl #16
    b22c:			; <UNDEFINED> instruction: 0xf83cf03e
    b230:	ldrbtmi	r4, [r9], #-2373	; 0xfffff6bb
    b234:	ldrtmi	r4, [r0], -r3, lsl #12
    b238:	movwcc	lr, #14789	; 0x39c5
    b23c:	ldmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b240:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
    b244:	stmdage	r6, {r1, r9, sl, lr}
    b248:			; <UNDEFINED> instruction: 0xf868f03e
    b24c:	ldrtmi	r2, [r8], -r9, asr #2
    b250:	ldc2l	7, cr15, [r4, #-1012]	; 0xfffffc0c
    b254:	cmplt	r8, r6, lsl #12
    b258:			; <UNDEFINED> instruction: 0xf826f03e
    b25c:			; <UNDEFINED> instruction: 0x462b493c
    b260:	rsbvs	r4, r8, r9, ror r4
    b264:	svceq	0x0008f843
    b268:			; <UNDEFINED> instruction: 0xf7fc4618
    b26c:	strmi	lr, [r6], -r6, lsl #16
    b270:			; <UNDEFINED> instruction: 0x46382131
    b274:	blx	ffec9272 <tcgetattr@plt+0xffec1b16>
    b278:	eorsle	r2, sp, r0, lsl #16
    b27c:			; <UNDEFINED> instruction: 0xf043682b
    b280:	eorvs	r0, fp, r1, lsl #6
    b284:	ldrtmi	r9, [r2], -r2, lsl #6
    b288:			; <UNDEFINED> instruction: 0x46204932
    b28c:	ldrbtmi	r4, [r9], #-2866	; 0xfffff4ce
    b290:	strne	lr, [r0, #-2509]	; 0xfffff633
    b294:	stmdbls	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    b298:	ldc2	0, cr15, [r2, #-176]	; 0xffffff50
    b29c:			; <UNDEFINED> instruction: 0xf7fb9806
    b2a0:	andcs	lr, r0, ip, lsr lr
    b2a4:	ldmvs	fp!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    b2a8:	ldreq	pc, [r0], -r5, lsl #2
    b2ac:			; <UNDEFINED> instruction: 0xf03d6818
    b2b0:	ldrshcs	pc, [r0, #-251]!	; 0xffffff05	; <UNPREDICTABLE>
    b2b4:	ldrtmi	r6, [r8], -r8, ror #2
    b2b8:	stc2	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    b2bc:			; <UNDEFINED> instruction: 0xd1b52800
    b2c0:	tstlt	fp, #8060928	; 0x7b0000
    b2c4:	stmdbmi	r5!, {r0, r1, r3, r5, r6, r8, fp, sp, lr}
    b2c8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    b2cc:			; <UNDEFINED> instruction: 0xf7fb9305
    b2d0:	stmdbmi	r3!, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    b2d4:	ldrbtmi	r9, [r9], #-2821	; 0xfffff4fb
    b2d8:			; <UNDEFINED> instruction: 0xf1054602
    b2dc:			; <UNDEFINED> instruction: 0xf03e000c
    b2e0:	stmiavs	r8!, {r0, r2, r3, r4, fp, ip, sp, lr, pc}^
    b2e4:			; <UNDEFINED> instruction: 0x6128491f
    b2e8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    b2ec:	svc	0x00c4f7fb
    b2f0:			; <UNDEFINED> instruction: 0xffdaf03d
    b2f4:	str	r9, [r9, r6]!
    b2f8:	ldrtmi	r2, [r8], -lr, asr #2
    b2fc:	blx	fedc92fa <tcgetattr@plt+0xfedc1b9e>
    b300:	stmdavs	fp!, {r4, r6, r8, ip, sp, pc}
    b304:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    b308:	ldr	r6, [fp, fp, lsr #32]!
    b30c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    b310:			; <UNDEFINED> instruction: 0xffcaf03d
    b314:	strb	r6, [r5, r8, ror #1]!
    b318:	cmncs	r9, r8, lsr r6
    b31c:	blx	fe9c931a <tcgetattr@plt+0xfe9c1bbe>
    b320:	stmdacs	r0, {r0, r1, r3, r5, fp, sp, lr}
    b324:			; <UNDEFINED> instruction: 0xf043d0ae
    b328:	eorvs	r0, fp, r4, lsl #6
    b32c:			; <UNDEFINED> instruction: 0xf04fe7aa
    b330:	smmlsr	r2, pc, r0, r3	; <UNPREDICTABLE>
    b334:	mrc	7, 2, APSR_nzcv, cr12, cr11, {7}
    b338:	andeq	r7, r6, lr, ror #19
    b33c:	andeq	r0, r0, r8, ror r3
    b340:			; <UNDEFINED> instruction: 0x000679b6
    b344:	andeq	r0, r4, r0, asr #26
    b348:	muleq	r4, r2, r5
    b34c:	andeq	pc, r4, r2, lsr #11
    b350:	andeq	r1, r4, r4, ror #10
    b354:	ldrdeq	r0, [r0], -fp
    b358:	strdeq	r0, [r0], -r5
    b35c:	muleq	r4, r2, ip
    b360:	andeq	r0, r4, sl, lsl #25
    b364:	ldrdeq	r1, [r4], -sl
    b368:	andeq	r0, r4, r2, lsl #19
    b36c:			; <UNDEFINED> instruction: 0x4604b510
    b370:			; <UNDEFINED> instruction: 0xf7fb6840
    b374:	stmiavs	r0!, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    b378:	stcl	7, cr15, [lr, #1004]	; 0x3ec
    b37c:			; <UNDEFINED> instruction: 0xf7fb6960
    b380:	strtmi	lr, [r0], -ip, asr #27
    b384:			; <UNDEFINED> instruction: 0x4010e8bd
    b388:	stcllt	7, cr15, [r4, #1004]	; 0x3ec
    b38c:	mvnsmi	lr, sp, lsr #18
    b390:	stmdbmi	r6, {r2, r3, r9, sl, lr}^
    b394:	blmi	119cc10 <tcgetattr@plt+0x11954b4>
    b398:	ldrbtmi	fp, [r9], #-132	; 0xffffff7c
    b39c:	ldrmi	r5, [r1], -fp, asr #17
    b3a0:	movwls	r6, #14363	; 0x381b
    b3a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b3a8:	eorsle	r2, r9, r0, lsl #20
    b3ac:	stccs	6, cr4, [r0, #-28]	; 0xffffffe4
    b3b0:	stmdavs	r3!, {r2, r6, ip, lr, pc}
    b3b4:	ldrtle	r0, [r3], #-1883	; 0xfffff8a5
    b3b8:	andeq	lr, r5, #212, 18	; 0x350000
    b3bc:	ldc2	0, cr15, [r0], #-48	; 0xffffffd0
    b3c0:	ldrsbthi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    b3c4:			; <UNDEFINED> instruction: 0x460644f8
    b3c8:			; <UNDEFINED> instruction: 0xf7fb6960
    b3cc:	strbmi	lr, [r1], -r6, lsr #27
    b3d0:	andseq	pc, r0, r4, lsl #2
    b3d4:			; <UNDEFINED> instruction: 0xf7fb6166
    b3d8:			; <UNDEFINED> instruction: 0x4601ef50
    b3dc:	teqle	pc, r0, lsl #16
    b3e0:			; <UNDEFINED> instruction: 0xf0064630
    b3e4:	stmdavs	r3, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    b3e8:	blcs	5cc00 <tcgetattr@plt+0x554a4>
    b3ec:	blcs	bf534 <tcgetattr@plt+0xb7dd8>
    b3f0:	movwcs	sp, #270	; 0x10e
    b3f4:	ldrmi	r6, [r9], -r0, ror #16
    b3f8:			; <UNDEFINED> instruction: 0xf007461a
    b3fc:	andls	pc, r1, fp, lsr #17
    b400:			; <UNDEFINED> instruction: 0xf00c6860
    b404:	stmdbls	r1, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
    b408:			; <UNDEFINED> instruction: 0xf0074638
    b40c:	tstlt	sp, #1769472	; 0x1b0000	; <UNPREDICTABLE>
    b410:			; <UNDEFINED> instruction: 0xf8d74829
    b414:	ldrbtmi	r2, [r8], #-1140	; 0xfffffb8c
    b418:	svclt	0x00181a10
    b41c:	and	r2, r0, r1
    b420:	bmi	993428 <tcgetattr@plt+0x98bccc>
    b424:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    b428:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b42c:	subsmi	r9, sl, r3, lsl #22
    b430:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b434:	andlt	sp, r4, r8, lsr r1
    b438:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b43c:	andeq	lr, r5, #212, 18	; 0x350000
    b440:	blx	ffbc747a <tcgetattr@plt+0xffbbfd1e>
    b444:	strmi	r4, [r6], -r9, lsr #12
    b448:	blx	fe84746a <tcgetattr@plt+0xfe83fd0e>
    b44c:	strmi	r6, [r4], -r3, lsl #16
    b450:	andsle	r2, sp, r1, lsl #22
    b454:	sbcle	r2, ip, r2, lsl #22
    b458:			; <UNDEFINED> instruction: 0xf7fb4630
    b45c:			; <UNDEFINED> instruction: 0xe7d7ed5e
    b460:	ldmdbmi	r7, {r1, r3, r9, sl, lr}
    b464:	ldrbtmi	sl, [r9], #-2050	; 0xfffff7fe
    b468:			; <UNDEFINED> instruction: 0xff58f03d
    b46c:			; <UNDEFINED> instruction: 0xf1044641
    b470:			; <UNDEFINED> instruction: 0xf7fb0008
    b474:	stmdbls	r2, {r1, r8, r9, sl, fp, sp, lr, pc}
    b478:	ldrtmi	r4, [r8], -r2, lsl #12
    b47c:	ldc2	0, cr15, [lr], #176	; 0xb0
    b480:			; <UNDEFINED> instruction: 0xf7fb9802
    b484:	stmibvs	r3!, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    b488:	strmi	r2, [r3], #-1
    b48c:	strb	r6, [r8, r3, lsr #3]
    b490:			; <UNDEFINED> instruction: 0xf00768a0
    b494:	andls	pc, r1, r7, ror #17
    b498:			; <UNDEFINED> instruction: 0xf7fb68a0
    b49c:	stmdbls	r1, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    b4a0:			; <UNDEFINED> instruction: 0xf0064638
    b4a4:	ldr	pc, [r2, pc, asr #31]!
    b4a8:	stc	7, cr15, [r2, #1004]!	; 0x3ec
    b4ac:	strdeq	r7, [r6], -sl
    b4b0:	andeq	r0, r0, r8, ror r3
    b4b4:	andeq	r1, r4, r0, lsl #8
    b4b8:			; <UNDEFINED> instruction: 0xffffff73
    b4bc:	andeq	r7, r6, lr, ror #14
    b4c0:	andeq	pc, r4, lr, ror r3	; <UNPREDICTABLE>
    b4c4:			; <UNDEFINED> instruction: 0x4604b510
    b4c8:			; <UNDEFINED> instruction: 0xf7fb6800
    b4cc:	strtmi	lr, [r0], -r6, lsr #26
    b4d0:			; <UNDEFINED> instruction: 0x4010e8bd
    b4d4:	ldclt	7, cr15, [lr, #-1004]	; 0xfffffc14
    b4d8:	blmi	c9dda4 <tcgetattr@plt+0xc96648>
    b4dc:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    b4e0:	addlt	r6, r8, r5, asr #16
    b4e4:			; <UNDEFINED> instruction: 0x460c58d3
    b4e8:			; <UNDEFINED> instruction: 0x46282174
    b4ec:	movwls	r6, #30747	; 0x781b
    b4f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b4f4:	stc2	7, cr15, [r2], {253}	; 0xfd
    b4f8:	strmi	r2, [r1], -r0, lsl #4
    b4fc:			; <UNDEFINED> instruction: 0xf0014620
    b500:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    b504:	strmi	sp, [r4], -r7, asr #32
    b508:			; <UNDEFINED> instruction: 0x46282170
    b50c:	blx	ffdc950a <tcgetattr@plt+0xffdc1dae>
    b510:	cmplt	r8, #2097152	; 0x200000
    b514:	stmdage	r5, {r2, r5, r8, fp, lr}
    b518:			; <UNDEFINED> instruction: 0xf03d4479
    b51c:	strdcs	pc, [r4], -pc	; <UNPREDICTABLE>
    b520:	mcr2	0, 3, pc, cr4, cr13, {1}	; <UNPREDICTABLE>
    b524:	strmi	r6, [r5], -fp, lsr #17
    b528:			; <UNDEFINED> instruction: 0xf03d6818
    b52c:	blmi	80b028 <tcgetattr@plt+0x8038cc>
    b530:			; <UNDEFINED> instruction: 0x4602447b
    b534:	movwls	r6, #42	; 0x2a
    b538:	blmi	75cdc0 <tcgetattr@plt+0x755664>
    b53c:	stmdbls	r5, {r9, sp}
    b540:	ldrbtmi	r2, [fp], #-1025	; 0xfffffbff
    b544:	strls	r9, [r2], #-1281	; 0xfffffaff
    b548:	blx	feec7602 <tcgetattr@plt+0xfeebfea6>
    b54c:			; <UNDEFINED> instruction: 0xf7fb9805
    b550:	andcs	lr, r0, r4, ror #25
    b554:	blmi	4dddb8 <tcgetattr@plt+0x4d665c>
    b558:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b55c:	blls	1e55cc <tcgetattr@plt+0x1dde70>
    b560:			; <UNDEFINED> instruction: 0xf04f405a
    b564:	tstle	r9, r0, lsl #6
    b568:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    b56c:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
    b570:	mrc2	0, 4, pc, cr10, cr13, {1}
    b574:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    b578:	stmdage	r6, {r1, r2, r9, sl, lr}
    b57c:			; <UNDEFINED> instruction: 0xf7fb9606
    b580:	stmdbmi	lr, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    b584:			; <UNDEFINED> instruction: 0x46024479
    b588:			; <UNDEFINED> instruction: 0xf03da805
    b58c:	ldrtmi	pc, [r0], -r7, asr #29	; <UNPREDICTABLE>
    b590:	stcl	7, cr15, [r2], {251}	; 0xfb
    b594:			; <UNDEFINED> instruction: 0xf04fe7c3
    b598:			; <UNDEFINED> instruction: 0xe7db30ff
    b59c:	stc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    b5a0:			; <UNDEFINED> instruction: 0x000676b6
    b5a4:	andeq	r0, r0, r8, ror r3
    b5a8:	andeq	pc, r4, ip, asr #5
    b5ac:			; <UNDEFINED> instruction: 0xffffff91
    b5b0:	andeq	r0, r0, fp, ror r0
    b5b4:	andeq	r7, r6, ip, lsr r6
    b5b8:	andeq	r0, r4, lr, asr #20
    b5bc:	andeq	r0, r4, r4, asr #20
    b5c0:	ldrcc	pc, [r0], #-2256	; 0xfffff730
    b5c4:	movtcs	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    b5c8:	svclt	0x00082a00
    b5cc:	stmiblt	r3!, {r0, r8, r9, sp}^
    b5d0:			; <UNDEFINED> instruction: 0x4614b5f0
    b5d4:	addlt	r7, r3, r7, lsl r8
    b5d8:	strmi	fp, [r5], -r7, lsr #3
    b5dc:			; <UNDEFINED> instruction: 0xf7fb460e
    b5e0:	stmdavs	r3, {r3, r4, r6, r9, sl, fp, sp, lr, pc}
    b5e4:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    b5e8:	tstle	fp, r9, ror fp
    b5ec:	stmdblt	ip, {r2, r5, r6, fp, ip, sp, lr}^
    b5f0:			; <UNDEFINED> instruction: 0x46216830
    b5f4:	blx	ff2c7614 <tcgetattr@plt+0xff2bfeb8>
    b5f8:	strmi	r6, [r6], -r3, lsl #16
    b5fc:	andsle	r2, r5, r1, lsl #22
    b600:	andle	r2, r4, r2, lsl #22
    b604:	andlt	r2, r3, r0
    b608:	strdcs	fp, [r0], -r0
    b60c:			; <UNDEFINED> instruction: 0x46214770
    b610:	strtmi	r4, [r2], -r3, lsr #12
    b614:			; <UNDEFINED> instruction: 0xf0066840
    b618:	mulls	r1, sp, pc	; <UNPREDICTABLE>
    b61c:			; <UNDEFINED> instruction: 0xf00c6870
    b620:	stmdbls	r1, {r0, r3, r9, fp, ip, sp, lr, pc}
    b624:			; <UNDEFINED> instruction: 0xf0064628
    b628:	strb	pc, [fp, sp, lsl #30]!	; <UNPREDICTABLE>
    b62c:			; <UNDEFINED> instruction: 0xf0076880
    b630:	andls	pc, r1, r9, lsl r8	; <UNPREDICTABLE>
    b634:			; <UNDEFINED> instruction: 0xf7fb68b0
    b638:	stmdbls	r1, {r4, r5, r6, sl, fp, sp, lr, pc}
    b63c:			; <UNDEFINED> instruction: 0xf0064628
    b640:	ldrb	pc, [pc, r1, lsl #30]	; <UNPREDICTABLE>
    b644:	mvnsmi	lr, #737280	; 0xb4000
    b648:	stmdavs	r6, {r2, r9, sl, lr}^
    b64c:	ldmdami	r1!, {r1, r3, r9, sl, lr}
    b650:	blmi	c77864 <tcgetattr@plt+0xc70108>
    b654:	ldrbtmi	r2, [r8], #-333	; 0xfffffeb3
    b658:	ldrdhi	pc, [r4], -r2	; <UNPREDICTABLE>
    b65c:	stmiapl	r3, {r0, r1, r2, r4, r6, r7, fp, sp, lr}^
    b660:	ldcvs	6, cr4, [r5, #192]	; 0xc0
    b664:	movwls	r6, #6171	; 0x181b
    b668:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b66c:			; <UNDEFINED> instruction: 0xf9fef7fd
    b670:	ldrdls	pc, [r8], pc	; <UNPREDICTABLE>
    b674:	bllt	fe21ca60 <tcgetattr@plt+0xfe215304>
    b678:	stmdavs	r3!, {r0, r3, r5, r9, fp, lr}
    b67c:	addsmi	r4, r3, #2046820352	; 0x7a000000
    b680:	stmdbmi	r8!, {r0, r2, r3, r4, r5, ip, lr, pc}
    b684:	andcs	r4, r0, #53477376	; 0x3300000
    b688:			; <UNDEFINED> instruction: 0xf8594628
    b68c:			; <UNDEFINED> instruction: 0xf03c1001
    b690:			; <UNDEFINED> instruction: 0xb1b8ffa7
    b694:	cmncs	r5, r0, ror #16
    b698:			; <UNDEFINED> instruction: 0xf9e8f7fd
    b69c:	bmi	8b9c44 <tcgetattr@plt+0x8b24e8>
    b6a0:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    b6a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b6a8:	subsmi	r9, sl, r1, lsl #22
    b6ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b6b0:	andcs	sp, r0, lr, lsr #2
    b6b4:	pop	{r0, r1, ip, sp, pc}
    b6b8:			; <UNDEFINED> instruction: 0x462883f0
    b6bc:			; <UNDEFINED> instruction: 0xf0392100
    b6c0:	strb	pc, [ip, r5, asr #17]!	; <UNPREDICTABLE>
    b6c4:	cmpcs	sp, r0, lsr r6
    b6c8:			; <UNDEFINED> instruction: 0xf9d0f7fd
    b6cc:	rscle	r2, r1, r0, lsl #16
    b6d0:	tsteq	r0, r8, lsl #2	; <UNPREDICTABLE>
    b6d4:			; <UNDEFINED> instruction: 0xf0394638
    b6d8:			; <UNDEFINED> instruction: 0xe7dbf8bd
    b6dc:	andseq	pc, r0, r8, lsl #2
    b6e0:	strbtmi	r2, [r9], -r0, lsl #4
    b6e4:	blx	fe14771c <tcgetattr@plt+0xfe13ffc0>
    b6e8:	svclt	0x00182800
    b6ec:	strmi	r2, [r5], -r0, lsl #30
    b6f0:			; <UNDEFINED> instruction: 0xf8d7d0d5
    b6f4:	blls	1493c <tcgetattr@plt+0xd1e0>
    b6f8:			; <UNDEFINED> instruction: 0xd1d0429a
    b6fc:	stmdbmi	fp, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    b700:	strtmi	r2, [r8], -r0, lsl #6
    b704:			; <UNDEFINED> instruction: 0xf859461a
    b708:			; <UNDEFINED> instruction: 0xf03c1001
    b70c:	strb	pc, [r6, r9, ror #30]	; <UNPREDICTABLE>
    b710:	stcl	7, cr15, [lr], #-1004	; 0xfffffc14
    b714:	andeq	r7, r6, lr, lsr r5
    b718:	andeq	r0, r0, r8, ror r3
    b71c:	andeq	r7, r6, r0, lsr #10
    b720:	andeq	r0, r6, r8, asr #9
    b724:	andeq	r0, r0, r4, lsl #8
    b728:	strdeq	r7, [r6], -r2
    b72c:	andeq	r0, r0, r8, lsr #7
    b730:	ldrbmi	lr, [r0, sp, lsr #18]!
    b734:	stmdavs	r7, {r1, r3, r7, r9, sl, lr}^
    b738:	strmi	r2, [r4], -r5, asr #2
    b73c:	ldrsbtls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    b740:	ldrbtmi	r4, [r9], #1592	; 0x638
    b744:	blx	ff6c9740 <tcgetattr@plt+0xff6c1fe4>
    b748:			; <UNDEFINED> instruction: 0x46052174
    b74c:			; <UNDEFINED> instruction: 0xf7fd4638
    b750:	andcs	pc, r0, #872448	; 0xd5000
    b754:	ldrbmi	r4, [r0], -r1, lsl #12
    b758:	stc2l	0, cr15, [r2, #4]
    b75c:	rsble	r2, r8, r0, lsl #16
    b760:	stmdavs	r2!, {r1, r2, r4, r5, r8, r9, fp, lr}
    b764:	addsmi	r4, sl, #2063597568	; 0x7b000000
    b768:	cmpcs	r0, r8, asr r0
    b76c:	ldrtmi	r4, [r8], -r6, lsl #12
    b770:			; <UNDEFINED> instruction: 0xf97cf7fd
    b774:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, sp}
    b778:	svclt	0x00144638
    b77c:	stmiaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    b780:	stmiaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    b784:			; <UNDEFINED> instruction: 0xf972f7fd
    b788:			; <UNDEFINED> instruction: 0xf8dab1f0
    b78c:	biclt	r6, r6, r0, lsr r0
    b790:			; <UNDEFINED> instruction: 0xf8594b2b
    b794:	ldmdavs	ip, {r0, r1, ip, sp}
    b798:	and	fp, pc, ip, lsl r9	; <UNPREDICTABLE>
    b79c:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
    b7a0:			; <UNDEFINED> instruction: 0xf8d4b164
    b7a4:	adcsmi	r3, r3, #144, 8	; 0x90000000
    b7a8:			; <UNDEFINED> instruction: 0x4629d1f8
    b7ac:			; <UNDEFINED> instruction: 0xb1bd4620
    b7b0:	blx	c7856 <tcgetattr@plt+0xc00fa>
    b7b4:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
    b7b8:	mvnsle	r2, r0, lsl #24
    b7bc:	pop	{r1, sp}
    b7c0:	strdcs	r8, [r0], -r0
    b7c4:			; <UNDEFINED> instruction: 0x87f0e8bd
    b7c8:	cmncs	r1, r8, lsr r6
    b7cc:			; <UNDEFINED> instruction: 0xf94ef7fd
    b7d0:	movtlt	fp, #22864	; 0x5950
    b7d4:			; <UNDEFINED> instruction: 0x46294630
    b7d8:	blx	ffbc787c <tcgetattr@plt+0xffbc0120>
    b7dc:	strb	r2, [lr, r2]!
    b7e0:			; <UNDEFINED> instruction: 0xf0274641
    b7e4:	ldrb	pc, [r9, r1, asr #21]	; <UNPREDICTABLE>
    b7e8:			; <UNDEFINED> instruction: 0xf8594b15
    b7ec:	ldmdavs	ip, {r0, r1, ip, sp}
    b7f0:			; <UNDEFINED> instruction: 0xe7e6b934
    b7f4:	blx	ff847898 <tcgetattr@plt+0xff84013c>
    b7f8:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
    b7fc:	rscle	r2, r0, r0, lsl #24
    b800:	ldrcc	pc, [r0], #2260	; 0x8d4
    b804:	svclt	0x00182b00
    b808:	rscsle	r4, r5, r6, lsr #5
    b80c:	strtmi	r4, [r0], -r9, lsr #12
    b810:	mvnle	r2, r0, lsl #26
    b814:			; <UNDEFINED> instruction: 0xf0274641
    b818:	strb	pc, [sp, r7, lsr #21]!	; <UNPREDICTABLE>
    b81c:	blx	fe0c78c0 <tcgetattr@plt+0xfe0c0164>
    b820:	ldmfd	sp!, {sp}
    b824:			; <UNDEFINED> instruction: 0x463087f0
    b828:			; <UNDEFINED> instruction: 0xf0274641
    b82c:	mulcs	r2, sp, sl
    b830:			; <UNDEFINED> instruction: 0xf04fe7c8
    b834:			; <UNDEFINED> instruction: 0xe7c530ff
    b838:	andeq	r7, r6, r2, asr r4
    b83c:	andeq	r0, r6, r0, asr r4
    b840:	strdeq	r0, [r0], -ip
    b844:	svcmi	0x00f0e92d
    b848:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    b84c:	cmncs	r3, r2, lsl #22
    b850:	blmi	ffd1e424 <tcgetattr@plt+0xffd16cc8>
    b854:	stmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
    b858:	stclvs	0, cr11, [ip], #604	; 0x25c
    b85c:			; <UNDEFINED> instruction: 0x463058d3
    b860:	tstls	r5, #1769472	; 0x1b0000
    b864:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b868:	movwls	r6, #36139	; 0x8d2b
    b86c:	movwls	r6, #32171	; 0x7dab
    b870:	blx	114986c <tcgetattr@plt+0x1142110>
    b874:	strmi	r2, [r1], -r0, lsl #4
    b878:			; <UNDEFINED> instruction: 0xf0014628
    b87c:	stmdacs	r0, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    b880:	rschi	pc, pc, r0
    b884:	strthi	pc, [r8], #2256	; 0x8d0
    b888:			; <UNDEFINED> instruction: 0xf1b84607
    b88c:	andsle	r0, r0, r0, lsl #30
    b890:	bmi	ff953898 <tcgetattr@plt+0xff94c13c>
    b894:	ldrbtmi	r4, [sl], #-3043	; 0xfffff41d
    b898:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b89c:	subsmi	r9, sl, r5, lsl fp
    b8a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b8a4:			; <UNDEFINED> instruction: 0x81baf040
    b8a8:	ldc	0, cr11, [sp], #92	; 0x5c
    b8ac:	pop	{r1, r8, r9, fp, pc}
    b8b0:			; <UNDEFINED> instruction: 0xf02b8ff0
    b8b4:	cmpcs	r4, r9, lsl #29	; <UNPREDICTABLE>
    b8b8:	ldrtmi	r4, [r0], -r3, lsl #12
    b8bc:			; <UNDEFINED> instruction: 0xf7fd9309
    b8c0:	stmdacs	r0, {r0, r2, r4, r6, r7, fp, ip, sp, lr, pc}
    b8c4:	adcshi	pc, ip, r0, asr #32
    b8c8:	ldrbtmi	r4, [r8], #-2264	; 0xfffff728
    b8cc:	stc2l	0, cr15, [ip], #244	; 0xf4
    b8d0:	beq	4470f8 <tcgetattr@plt+0x43f99c>
    b8d4:	beq	44713c <tcgetattr@plt+0x43f9e0>
    b8d8:	beq	1147cf4 <tcgetattr@plt+0x1140598>
    b8dc:			; <UNDEFINED> instruction: 0xffb4f01b
    b8e0:	sxtab16mi	r6, r1, r3, ror #16
    b8e4:	eorsle	r2, sp, r0, lsl #22
    b8e8:	bleq	e47d24 <tcgetattr@plt+0xe405c8>
    b8ec:	ldrtmi	r2, [r8], r0, lsl #8
    b8f0:	andsge	pc, r8, sp, asr #17
    b8f4:	bl	fe903970 <tcgetattr@plt+0xfe8fc214>
    b8f8:	blcs	4c530 <tcgetattr@plt+0x44dd4>
    b8fc:	adcshi	pc, r4, r0, asr #6
    b900:	strcc	r4, [r3], #-1106	; 0xfffffbae
    b904:	tstls	lr, r0, asr r8
    b908:			; <UNDEFINED> instruction: 0xf980f019
    b90c:	ldrdgt	pc, [r8], -r6
    b910:	strtmi	r4, [sl], -r3, asr #12
    b914:			; <UNDEFINED> instruction: 0xf8da44e2
    b918:	ldrls	r7, [r2, -r8]
    b91c:	strls	r9, [r0, -r6, lsl #30]
    b920:	tsteq	r0, sp, asr #19
    b924:			; <UNDEFINED> instruction: 0x46484659
    b928:	mcr2	0, 5, pc, cr0, cr11, {0}	; <UNPREDICTABLE>
    b92c:	adcmi	r6, r3, #7536640	; 0x730000
    b930:	ldmvs	r2!, {r0, r2, r4, ip, lr, pc}
    b934:	stfeqd	f7, [r1], {4}
    b938:	beq	fe14627c <tcgetattr@plt+0xfe13eb20>
    b93c:	eorne	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    b940:	stmdacs	r0, {r3, fp, ip, sp, lr}
    b944:	blls	1c00a8 <tcgetattr@plt+0x1b894c>
    b948:	strtmi	r4, [sl], -r1, lsl #12
    b94c:	strbtmi	r4, [r4], -r8, asr #12
    b950:	strbmi	r9, [r3], -r0, lsl #6
    b954:	mcr2	0, 4, pc, cr10, cr11, {0}	; <UNPREDICTABLE>
    b958:	adcmi	r6, r3, #7536640	; 0x730000
    b95c:			; <UNDEFINED> instruction: 0xf8ddd1e9
    b960:			; <UNDEFINED> instruction: 0x4647a018
    b964:	beq	4471cc <tcgetattr@plt+0x43fa70>
    b968:	b	ff5c995c <tcgetattr@plt+0xff5c2200>
    b96c:	svceq	0x0000f1b9
    b970:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    b974:	ldrdmi	pc, [r8], -r9
    b978:			; <UNDEFINED> instruction: 0xf0002c00
    b97c:	cmncs	r8, r2, lsr #1
    b980:			; <UNDEFINED> instruction: 0xf7fd4630
    b984:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    b988:	adcshi	pc, lr, r0
    b98c:	blcs	14a99a0 <tcgetattr@plt+0x14a2244>
    b990:	stmdavc	r2, {r0, r3, r4, r5, r6, r8, ip, lr, pc}^
    b994:	cmnle	r6, r0, lsl #20
    b998:	ldrdcc	pc, [r8], r7
    b99c:	ldrdgt	pc, [ip], -r9
    b9a0:	mrcne	12, 2, r1, cr12, cr10, {6}
    b9a4:	addsmi	r4, sl, #1644167168	; 0x62000000
    b9a8:	svclt	0x00284630
    b9ac:			; <UNDEFINED> instruction: 0xf04f1f1c
    b9b0:	svclt	0x00280179
    b9b4:	streq	lr, [ip], #-2980	; 0xfffff45c
    b9b8:			; <UNDEFINED> instruction: 0xf9a0f7fd
    b9bc:			; <UNDEFINED> instruction: 0xf0002800
    b9c0:	stmdavc	r3, {r0, r1, r3, r4, r7, pc}
    b9c4:			; <UNDEFINED> instruction: 0xf0402b50
    b9c8:	stmdavc	r6, {r0, r7, pc}^
    b9cc:	cmnle	sp, r0, lsl #28
    b9d0:	bge	376608 <tcgetattr@plt+0x36eeac>
    b9d4:	andls	sl, r0, #163840	; 0x28000
    b9d8:	addeq	pc, r4, r7, lsl #2
    b9dc:			; <UNDEFINED> instruction: 0xf030aa0b
    b9e0:	blls	20b994 <tcgetattr@plt+0x204238>
    b9e4:			; <UNDEFINED> instruction: 0xf8d79a0b
    b9e8:	bvs	ff63bc20 <tcgetattr@plt+0xff6344c4>
    b9ec:	ldrmi	r6, [r8], #-2523	; 0xfffff625
    b9f0:	addsmi	r6, r0, #438272	; 0x6b000
    b9f4:	bne	fe03b6ac <tcgetattr@plt+0xfe033f50>
    b9f8:			; <UNDEFINED> instruction: 0xf8d94630
    b9fc:	ldmdbvs	r9, {r3, sp, lr}
    ba00:	addsmi	r1, r8, #45824	; 0xb300
    ba04:			; <UNDEFINED> instruction: 0xf181fab1
    ba08:	stmdacc	r2, {r3, r5, r8, r9, sl, fp, ip, sp, pc}
    ba0c:	bvc	86148 <tcgetattr@plt+0x7e9ec>
    ba10:	blne	fe0bb6c0 <tcgetattr@plt+0xfe0b3f64>
    ba14:	ldmne	fp, {r9, sp}
    ba18:	ldrmi	r0, [ip, #2377]	; 0x949
    ba1c:	svclt	0x00984648
    ba20:	andeq	pc, r2, #172, 2	; 0x2b
    ba24:	svclt	0x00984623
    ba28:	strcs	r1, [r0], #-2962	; 0xfffff46e
    ba2c:	strtmi	r9, [sl], -r0, lsl #4
    ba30:	strmi	lr, [r3], #-2509	; 0xfffff633
    ba34:			; <UNDEFINED> instruction: 0xff56f01b
    ba38:			; <UNDEFINED> instruction: 0xf080fab0
    ba3c:	str	r0, [r8, -r0, asr #18]!
    ba40:			; <UNDEFINED> instruction: 0x46302154
    ba44:			; <UNDEFINED> instruction: 0xf95af7fd
    ba48:	ldrtmi	r9, [sl], -r7, lsl #22
    ba4c:	blls	230658 <tcgetattr@plt+0x228efc>
    ba50:	strtmi	r9, [r3], -r0, lsl #6
    ba54:	strbmi	r4, [r0], -r1, lsl #12
    ba58:	mcr2	0, 7, pc, cr14, cr1, {0}	; <UNPREDICTABLE>
    ba5c:	beq	447284 <tcgetattr@plt+0x43fb28>
    ba60:			; <UNDEFINED> instruction: 0xf04fe738
    ba64:			; <UNDEFINED> instruction: 0xe71430ff
    ba68:			; <UNDEFINED> instruction: 0x46284971
    ba6c:			; <UNDEFINED> instruction: 0xf0074479
    ba70:	mrc	8, 0, APSR_nzcv, cr8, cr11, {7}
    ba74:			; <UNDEFINED> instruction: 0xf7fb0a10
    ba78:			; <UNDEFINED> instruction: 0x4648ea50
    ba7c:	mrc2	0, 7, pc, cr2, cr11, {0}
    ba80:	rscscc	pc, pc, pc, asr #32
    ba84:	blcs	14456a0 <tcgetattr@plt+0x143df44>
    ba88:			; <UNDEFINED> instruction: 0xf890d146
    ba8c:			; <UNDEFINED> instruction: 0xf1b88001
    ba90:	cmple	r1, r0, lsl #30
    ba94:	bge	3766cc <tcgetattr@plt+0x36ef70>
    ba98:	andls	sl, r0, #163840	; 0x28000
    ba9c:	addeq	pc, r4, r7, lsl #2
    baa0:			; <UNDEFINED> instruction: 0xf030aa0b
    baa4:	blls	20b8d0 <tcgetattr@plt+0x204174>
    baa8:	blls	2a6520 <tcgetattr@plt+0x29edc4>
    baac:			; <UNDEFINED> instruction: 0xf080429c
    bab0:			; <UNDEFINED> instruction: 0xf8d980a1
    bab4:	strbmi	ip, [r4], -ip
    bab8:	ldrdcc	pc, [r8], r7
    babc:	andeq	pc, r4, #12, 2
    bac0:			; <UNDEFINED> instruction: 0x4648e771
    bac4:	mcr2	0, 6, pc, cr14, cr11, {0}	; <UNPREDICTABLE>
    bac8:	strbt	r4, [r2], r0, lsr #12
    bacc:	tstle	sp, sp, asr #22
    bad0:	ldmdblt	sl, {r1, r6, fp, ip, sp, lr}^
    bad4:	ldmdbvs	r1, {r1, r3, r5, r6, r9, fp, sp, lr}
    bad8:	bvs	ff437fe4 <tcgetattr@plt+0xff430888>
    badc:	ldrdvs	pc, [r8], -r9
    bae0:			; <UNDEFINED> instruction: 0xf8d73002
    bae4:	ldrtmi	ip, [r0], #-140	; 0xffffff74
    bae8:			; <UNDEFINED> instruction: 0xe78a1cb3
    baec:	eorle	r2, fp, r3, asr fp
    baf0:	tstcs	r0, sl, lsl #4
    baf4:	ldc	7, cr15, [r4], {251}	; 0xfb
    baf8:			; <UNDEFINED> instruction: 0xf8d96a6b
    bafc:			; <UNDEFINED> instruction: 0xf8d76008
    bb00:	ldmdbvs	r9, {r2, r3, r7, lr, pc}
    bb04:			; <UNDEFINED> instruction: 0xe77c1cb3
    bb08:	ldrdgt	pc, [ip], -r9
    bb0c:			; <UNDEFINED> instruction: 0xf8d74604
    bb10:			; <UNDEFINED> instruction: 0xf10c3088
    bb14:	strb	r0, [r6, -r4, lsl #4]
    bb18:			; <UNDEFINED> instruction: 0xd1272b4d
    bb1c:	bllt	a69c28 <tcgetattr@plt+0xa624cc>
    bb20:	stmdbvs	r2!, {r2, r3, r5, r6, r9, fp, sp, lr}
    bb24:			; <UNDEFINED> instruction: 0xf8d9b312
    bb28:	bvs	fe93bb60 <tcgetattr@plt+0xfe934404>
    bb2c:	andeq	pc, r4, #12, 2
    bb30:	ldrdcc	pc, [r8], r7
    bb34:	bl	fed0dc7c <tcgetattr@plt+0xfed06520>
    bb38:	svclt	0x00840f52
    bb3c:	ldmdbne	r2, {r2, r5, r9, fp, ip}
    bb40:	svcge	0x0031f63f
    bb44:	str	r4, [lr, -ip, lsl #12]!
    bb48:	blcs	29c5c <tcgetattr@plt+0x22500>
    bb4c:	blls	280294 <tcgetattr@plt+0x278b38>
    bb50:	suble	r3, r6, r1, lsl #6
    bb54:	blcs	32780 <tcgetattr@plt+0x2b024>
    bb58:	bvs	1affcb0 <tcgetattr@plt+0x1af8554>
    bb5c:	ldrdvs	pc, [r8], -r9
    bb60:	ldmdbvs	r9, {r0, r3, fp, ip, pc}
    bb64:			; <UNDEFINED> instruction: 0xf8d71cb3
    bb68:	strb	ip, [sl, -ip, lsl #1]
    bb6c:	andsle	r2, r4, r7, asr fp
    bb70:	tstcs	r0, sl, lsl #4
    bb74:	bl	ff549b68 <tcgetattr@plt+0xff54240c>
    bb78:	ldrdgt	pc, [ip], -r9
    bb7c:	ldrdcc	pc, [r8], r7
    bb80:	andeq	pc, r4, #12, 2
    bb84:	strmi	r4, [r4], -r2, lsl #8
    bb88:	stmdbmi	sl!, {r0, r2, r3, r8, r9, sl, sp, lr, pc}
    bb8c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bb90:			; <UNDEFINED> instruction: 0xf86af007
    bb94:	rscscc	pc, pc, pc, asr #32
    bb98:	stmdavc	r4, {r0, r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    bb9c:	mvnle	r2, r0, lsl #24
    bba0:			; <UNDEFINED> instruction: 0xf8d99909
    bba4:	tstcc	r1, ip
    bba8:	ldrdcc	pc, [r8], r7
    bbac:	andeq	pc, r4, #12, 2
    bbb0:	mrcge	4, 7, APSR_nzcv, cr9, cr15, {1}
    bbb4:	bicsmi	pc, r8, #14090240	; 0xd70000
    bbb8:			; <UNDEFINED> instruction: 0xf43f2c00
    bbbc:			; <UNDEFINED> instruction: 0xf8ddaef4
    bbc0:	and	lr, r3, r0, lsr #32
    bbc4:			; <UNDEFINED> instruction: 0x2c006924
    bbc8:	mcrge	4, 7, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    bbcc:	stmdbcs	r3, {r0, r5, fp, sp, lr}
    bbd0:	stmdavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    bbd4:	ldrdne	pc, [r0], -lr
    bbd8:	mvnsle	r4, r8, lsl #5
    bbdc:	strtmi	r6, [r2], #-2212	; 0xfffff75c
    bbe0:	bvs	1b0576c <tcgetattr@plt+0x1afe010>
    bbe4:	ldrdeq	pc, [ip], r7
    bbe8:	ldrdvs	pc, [r8], -r9
    bbec:	pkhbtmi	r6, r4, r9, lsl #18
    bbf0:			; <UNDEFINED> instruction: 0xe7061cb3
    bbf4:			; <UNDEFINED> instruction: 0xf8d91ae4
    bbf8:	stcne	0, cr12, [r2, #-48]!	; 0xffffffd0
    bbfc:	ldrdcc	pc, [r8], r7
    bc00:	ldrb	r4, [r0], r2, ror #8
    bc04:			; <UNDEFINED> instruction: 0xf02b4638
    bc08:			; <UNDEFINED> instruction: 0xf8d9fcf9
    bc0c:	bvs	1a63c34 <tcgetattr@plt+0x1a5c4d8>
    bc10:			; <UNDEFINED> instruction: 0xf8d71cb3
    bc14:	stmdbvs	r9, {r2, r3, r7, lr, pc}
    bc18:	usat	r4, #18, r8, lsl #8
    bc1c:	stmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc20:	andeq	r7, r6, r0, asr #6
    bc24:	andeq	r0, r0, r8, ror r3
    bc28:	strdeq	r7, [r6], -lr
    bc2c:	andeq	r0, r4, r2, lsl r2
    bc30:	andeq	r0, r4, r8, lsl #13
    bc34:	andeq	r0, r4, lr, ror r5
    bc38:	stmdbmi	r5, {r0, r1, r3, r9, sl, lr}
    bc3c:			; <UNDEFINED> instruction: 0x4604b410
    bc40:			; <UNDEFINED> instruction: 0x46104479
    bc44:			; <UNDEFINED> instruction: 0xf85d4622
    bc48:			; <UNDEFINED> instruction: 0xf0064b04
    bc4c:	svclt	0x0000bf91
    bc50:	andeq	r0, r4, r0, ror #10
    bc54:	svcmi	0x00f0e92d
    bc58:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    bc5c:	strmi	r8, [r6], -r2, lsl #22
    bc60:	cmpcs	r9, sl, asr sl
    bc64:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
    bc68:	addlt	r6, r5, r5, asr #16
    bc6c:	blhi	5063c4 <tcgetattr@plt+0x4fec68>
    bc70:			; <UNDEFINED> instruction: 0x462858d3
    bc74:	ldrsbls	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    bc78:	movwls	r6, #14363	; 0x381b
    bc7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bc80:	mrc2	7, 7, pc, cr4, cr12, {7}
    bc84:	bge	b838c <tcgetattr@plt+0xb0c30>
    bc88:	strtmi	r4, [r1], -r8, asr #12
    bc8c:			; <UNDEFINED> instruction: 0xf03d2501
    bc90:	stmdacs	r0, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
    bc94:	bmi	140025c <tcgetattr@plt+0x13f8b00>
    bc98:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
    bc9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bca0:	subsmi	r9, sl, r3, lsl #22
    bca4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bca8:	addhi	pc, sp, r0, asr #32
    bcac:	andlt	r4, r5, r8, lsr #12
    bcb0:	blhi	c6fac <tcgetattr@plt+0xbf850>
    bcb4:	svchi	0x00f0e8bd
    bcb8:	strtmi	r2, [r8], -r6, asr #2
    bcbc:	mrc2	7, 6, pc, cr6, cr12, {7}
    bcc0:	stmdavs	fp!, {r4, r8, ip, sp, pc}^
    bcc4:	cmnle	r6, r0, lsl #22
    bcc8:	strtmi	r2, [r8], -r6, asr #2
    bccc:			; <UNDEFINED> instruction: 0xf816f7fd
    bcd0:	strmi	r6, [r2], fp, ror #16
    bcd4:	stmiavs	fp!, {r0, r1, r4, r8, ip, sp, pc}
    bcd8:	ldrdge	pc, [r0], -r3
    bcdc:	svceq	0x0000f1ba
    bce0:	cmncs	r3, r5, rrx
    bce4:			; <UNDEFINED> instruction: 0xf7fd4628
    bce8:	andcs	pc, r1, #589824	; 0x90000
    bcec:	strtmi	r4, [r0], -r1, lsl #12
    bcf0:	blx	ffdc7cfc <tcgetattr@plt+0xffdc05a0>
    bcf4:	teqlt	r0, r7, lsl #12
    bcf8:	ldrcc	pc, [r0], #2256	; 0x8d0
    bcfc:	svclt	0x00084543
    bd00:	beq	447528 <tcgetattr@plt+0x43fdcc>
    bd04:	strbmi	sp, [r0], -r4
    bd08:			; <UNDEFINED> instruction: 0xf8acf001
    bd0c:	beq	447534 <tcgetattr@plt+0x43fdd8>
    bd10:	ldmdavs	r0!, {r1, r2, r4, r5, r6, r8, sp}^
    bd14:	mcr2	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    bd18:	strtmi	r2, [r1], -r0, lsl #4
    bd1c:	stmiavs	r0!, {r0, r1, r9, sl, fp, ip}^
    bd20:	movwcs	fp, #36632	; 0x8f18
    bd24:			; <UNDEFINED> instruction: 0xff6af00e
    bd28:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx2
    bd2c:			; <UNDEFINED> instruction: 0x465b1a10
    bd30:	andls	pc, r0, sp, asr #17
    bd34:			; <UNDEFINED> instruction: 0xf00f4680
    bd38:			; <UNDEFINED> instruction: 0x4628fc93
    bd3c:			; <UNDEFINED> instruction: 0xf7fc2161
    bd40:			; <UNDEFINED> instruction: 0x4605fe95
    bd44:			; <UNDEFINED> instruction: 0x4651bb58
    bd48:			; <UNDEFINED> instruction: 0xf0114640
    bd4c:	cmncs	r0, r5, lsr sp	; <UNPREDICTABLE>
    bd50:	ldmdavs	r0!, {r1, r9, sl, lr}^
    bd54:			; <UNDEFINED> instruction: 0xf7fc4616
    bd58:	stmiblt	r8, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
    bd5c:	ldmdbmi	lr, {r0, r1, r2, r3, r5, r8, ip, sp, pc}
    bd60:			; <UNDEFINED> instruction: 0x46324638
    bd64:			; <UNDEFINED> instruction: 0xf02b4479
    bd68:	ldrtmi	pc, [r0], -r3, lsr #28	; <UNPREDICTABLE>
    bd6c:	ldm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd70:			; <UNDEFINED> instruction: 0xf00e4640
    bd74:			; <UNDEFINED> instruction: 0xe78efd39
    bd78:			; <UNDEFINED> instruction: 0x46204918
    bd7c:			; <UNDEFINED> instruction: 0xf04f9a02
    bd80:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
    bd84:			; <UNDEFINED> instruction: 0xff70f006
    bd88:			; <UNDEFINED> instruction: 0xf7fb9802
    bd8c:	str	lr, [r2, r6, asr #17]
    bd90:			; <UNDEFINED> instruction: 0x46204913
    bd94:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    bd98:	cdp2	0, 14, cr15, cr10, cr6, {0}
    bd9c:	ldmdbmi	r1, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    bda0:	strbmi	r4, [r0], -r2, lsr #12
    bda4:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    bda8:	cdp2	0, 8, cr15, cr14, cr14, {0}
    bdac:			; <UNDEFINED> instruction: 0xf8dfe773
    bdb0:	ldrbtmi	sl, [sl], #56	; 0x38
    bdb4:	stmdbmi	sp, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    bdb8:			; <UNDEFINED> instruction: 0xf04f4620
    bdbc:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
    bdc0:			; <UNDEFINED> instruction: 0xff52f006
    bdc4:			; <UNDEFINED> instruction: 0xf7fbe767
    bdc8:	svclt	0x0000e914
    bdcc:	andeq	r6, r6, lr, lsr #30
    bdd0:	andeq	r0, r0, r8, ror r3
    bdd4:	strdeq	r6, [r6], -sl
    bdd8:	andeq	sp, r4, r0, asr r6
    bddc:	andeq	sp, r4, r2, lsr r6
    bde0:	andeq	sp, r4, lr, lsl r6
    bde4:			; <UNDEFINED> instruction: 0xfffffe8f
    bde8:	strdeq	r0, [r4], -r6
    bdec:	andeq	r0, r4, sl, asr #8
    bdf0:	blmi	111e704 <tcgetattr@plt+0x1116fa8>
    bdf4:	mvnsmi	lr, sp, lsr #18
    bdf8:	stmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
    bdfc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    be00:	cmncs	r4, sp, lsl #12
    be04:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    be08:			; <UNDEFINED> instruction: 0xf04f9305
    be0c:			; <UNDEFINED> instruction: 0xf7fc0300
    be10:	andcs	pc, r0, #468	; 0x1d4
    be14:	strtmi	r4, [r8], -r1, lsl #12
    be18:	blx	18c7e24 <tcgetattr@plt+0x18c06c8>
    be1c:	rsble	r2, r4, r0, lsl #16
    be20:	strtcc	pc, [r8], #2256	; 0x8d0
    be24:	andcs	r4, r0, r4, lsl #12
    be28:	bmi	df83bc <tcgetattr@plt+0xdf0c60>
    be2c:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    be30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    be34:	subsmi	r9, sl, r5, lsl #22
    be38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    be3c:	andlt	sp, r6, lr, asr r1
    be40:	ldrhhi	lr, [r0, #141]!	; 0x8d
    be44:	ldrtmi	r2, [r0], -r4, ror #2
    be48:	ldrvc	pc, [r0], #2260	; 0x8d4
    be4c:	mcr2	7, 0, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    be50:	stmdbmi	lr!, {r7, r8, r9, fp, ip, sp, pc}
    be54:	ldrdeq	pc, [r4], r7
    be58:			; <UNDEFINED> instruction: 0xf01e4479
    be5c:	strmi	pc, [r0], r5, asr #29
    be60:			; <UNDEFINED> instruction: 0xf03d2008
    be64:	ldmdavs	r3!, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}^
    be68:	blcs	1d68c <tcgetattr@plt+0x15f30>
    be6c:	ldmvs	r3!, {r6, ip, lr, pc}
    be70:			; <UNDEFINED> instruction: 0xf03d6818
    be74:	rsbsvs	pc, r8, r9, lsl sl	; <UNPREDICTABLE>
    be78:	ldrtmi	r2, [r0], -r2, ror #2
    be7c:	ldc2l	7, cr15, [r6, #1008]!	; 0x3f0
    be80:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    be84:	strbmi	r4, [r1], -r3, lsr #22
    be88:	ldrbtmi	r4, [ip], #2595	; 0xa23
    be8c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    be90:	strtmi	r2, [r0], -r0, lsl #16
    be94:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    be98:			; <UNDEFINED> instruction: 0xf8cd603d
    be9c:	strls	ip, [r1, -r0]
    bea0:			; <UNDEFINED> instruction: 0xffb4f024
    bea4:	cmncs	r2, r0, lsr r6
    bea8:	stc2l	7, cr15, [r0, #1008]!	; 0x3f0
    beac:			; <UNDEFINED> instruction: 0xf080fab0
    beb0:	ldr	r0, [sl, r0, asr #18]!
    beb4:			; <UNDEFINED> instruction: 0xf04fab04
    beb8:	strdcs	r3, [r0, -pc]
    bebc:	stmib	sp, {r9, sp}^
    bec0:	cmncs	r4, r0, lsl #2
    bec4:	ldrtmi	r9, [r0], -r2, lsl #6
    bec8:			; <UNDEFINED> instruction: 0xf7fc2300
    becc:	bls	14bbf0 <tcgetattr@plt+0x144494>
    bed0:	sbcle	r2, r4, r0, lsl #20
    bed4:			; <UNDEFINED> instruction: 0x46284911
    bed8:			; <UNDEFINED> instruction: 0xf0064479
    bedc:	stmdals	r4, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    bee0:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bee4:	rscscc	pc, pc, pc, asr #32
    bee8:			; <UNDEFINED> instruction: 0xf04fe79f
    beec:			; <UNDEFINED> instruction: 0xe79c30ff
    bef0:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    bef4:			; <UNDEFINED> instruction: 0xf9d8f03d
    bef8:			; <UNDEFINED> instruction: 0xe7bd6078
    befc:	ldmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf00:	muleq	r6, ip, sp
    bf04:	andeq	r0, r0, r8, ror r3
    bf08:	andeq	r6, r6, r6, ror #26
    bf0c:	andeq	r0, r4, r0, asr r4
    bf10:	muleq	r0, r7, r0
    bf14:	strheq	r0, [r0], -r5
    bf18:	andeq	r0, r0, r3, lsr #3
    bf1c:	andeq	r0, r4, r4, asr #7
    bf20:	andeq	r0, r4, sl, asr #7
    bf24:			; <UNDEFINED> instruction: 0xf8d0b510
    bf28:	stmdavs	r0!, {r2, r4, r5, r7, sl, lr}
    bf2c:			; <UNDEFINED> instruction: 0xf006b108
    bf30:	stmdavs	r0!, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}^
    bf34:	svc	0x00f0f7fa
    bf38:	pop	{r5, r9, sl, lr}
    bf3c:			; <UNDEFINED> instruction: 0xf7fa4010
    bf40:	svclt	0x0000bfe9
    bf44:	ldrblt	r6, [r0, #2059]!	; 0x80b
    bf48:	stmdavs	sl, {r2, r9, sl, lr}^
    bf4c:			; <UNDEFINED> instruction: 0x0630f1b3
    bf50:	addlt	r4, r5, r4, lsr r8
    bf54:			; <UNDEFINED> instruction: 0xf1424934
    bf58:	ldrbtmi	r3, [r8], #-2047	; 0xfffff801
    bf5c:	svclt	0x00082f00
    bf60:	stmdapl	r1, {r1, r3, r9, sl, fp, sp}^
    bf64:			; <UNDEFINED> instruction: 0xf04fbf28
    bf68:	stmdavs	r9, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    bf6c:			; <UNDEFINED> instruction: 0xf04f9103
    bf70:	movwle	r0, #45312	; 0xb100
    bf74:	blmi	b1e830 <tcgetattr@plt+0xb170d4>
    bf78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bf7c:	blls	e5fec <tcgetattr@plt+0xde890>
    bf80:			; <UNDEFINED> instruction: 0xf04f405a
    bf84:	mrsle	r0, (UNDEF: 122)
    bf88:	ldcllt	0, cr11, [r0, #20]!
    bf8c:	ldrcs	pc, [r0], #2260	; 0x8d4
    bf90:			; <UNDEFINED> instruction: 0xf8d44631
    bf94:	mrcvs	4, 6, r7, cr3, cr4, {5}
    bf98:			; <UNDEFINED> instruction: 0x4630689e
    bf9c:			; <UNDEFINED> instruction: 0xf818f03c
    bfa0:	andcs	r4, r1, r5, lsl #12
    bfa4:	rscle	r2, r5, r0, lsl #26
    bfa8:			; <UNDEFINED> instruction: 0xf03b4630
    bfac:	stmdbmi	r0!, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    bfb0:	stmdage	r2, {r1, r3, r5, fp, sp, lr}
    bfb4:			; <UNDEFINED> instruction: 0xf03d4479
    bfb8:	stmdbls	r2, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    bfbc:	ldmdavs	r8!, {r0, r9, sp}^
    bfc0:	cdp2	0, 2, cr15, cr14, cr11, {0}
    bfc4:	strmi	r2, [r6], -r0, lsl #2
    bfc8:	stc2l	0, cr15, [r0, #20]!
    bfcc:	strmi	r6, [r5], -r3, lsl #16
    bfd0:	andsle	r2, r8, r1, lsl #22
    bfd4:	andle	r2, r7, r2, lsl #22
    bfd8:			; <UNDEFINED> instruction: 0xf7fa4630
    bfdc:	stmdals	r2, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    bfe0:	svc	0x009af7fa
    bfe4:	strb	r2, [r5, r1]
    bfe8:	stmdavs	r0, {r8, r9, sp}^
    bfec:			; <UNDEFINED> instruction: 0x461a4619
    bff0:	blx	fec48010 <tcgetattr@plt+0xfec408b4>
    bff4:	stmdavs	r8!, {r0, ip, pc}^
    bff8:	ldc2	0, cr15, [ip, #-44]	; 0xffffffd4
    bffc:	strtmi	r9, [r0], -r1, lsl #18
    c000:	blx	848020 <tcgetattr@plt+0x8408c4>
    c004:	stmvs	r0, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c008:	blx	b4802a <tcgetattr@plt+0xb408ce>
    c00c:	stmiavs	r8!, {r0, ip, pc}
    c010:	svc	0x0082f7fa
    c014:	strtmi	r9, [r0], -r1, lsl #18
    c018:	blx	548038 <tcgetattr@plt+0x5408dc>
    c01c:			; <UNDEFINED> instruction: 0xf7fae7dc
    c020:	svclt	0x0000efe8
    c024:	andeq	r6, r6, sl, lsr ip
    c028:	andeq	r0, r0, r8, ror r3
    c02c:	andeq	r6, r6, ip, lsl ip
    c030:	strdeq	r3, [r4], -ip
    c034:	svcmi	0x00f0e92d
    c038:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    c03c:			; <UNDEFINED> instruction: 0xf8d08b02
    c040:	cfldrdmi	mvd3, [r0], #576	; 0x240
    c044:	ldmmi	r0!, {r1, fp, sp, lr}^
    c048:	ldrbtmi	fp, [ip], #-167	; 0xffffff59
    c04c:			; <UNDEFINED> instruction: 0xf8cd6edb
    c050:	stmdapl	r0!, {r3, sp, pc}
    c054:	stmdavs	r0, {r0, r2, r3, r5, r6, r7, sl, fp, lr}
    c058:			; <UNDEFINED> instruction: 0xf04f9025
    c05c:	stmibmi	ip!, {}^	; <UNPREDICTABLE>
    c060:	strls	r4, [r5], #-1148	; 0xfffffb84
    c064:	ldrbtmi	r6, [r9], #-2204	; 0xfffff764
    c068:	stmdavs	r3!, {r1, r3, r5, r6, r7, fp, lr}
    c06c:			; <UNDEFINED> instruction: 0xf01b4478
    c070:			; <UNDEFINED> instruction: 0xf8d4f8a5
    c074:			; <UNDEFINED> instruction: 0xf1bbb0e0
    c078:			; <UNDEFINED> instruction: 0xf0000f00
    c07c:	blmi	ff9ac5fc <tcgetattr@plt+0xff9a4ea0>
    c080:	movwls	r4, #46203	; 0xb47b
    c084:	ldrbtmi	r4, [fp], #-3045	; 0xfffff41b
    c088:	blmi	ff970cc4 <tcgetattr@plt+0xff969568>
    c08c:	movwls	r4, #58491	; 0xe47b
    c090:			; <UNDEFINED> instruction: 0xf8dbe005
    c094:			; <UNDEFINED> instruction: 0xf1bbb224
    c098:			; <UNDEFINED> instruction: 0xf0000f00
    c09c:	ldrbmi	r8, [r8], -lr, asr #2
    c0a0:	stc2l	0, cr15, [r0, #240]!	; 0xf0
    c0a4:	rscsle	r2, r4, r0, lsl #16
    c0a8:			; <UNDEFINED> instruction: 0xf8db9d02
    c0ac:			; <UNDEFINED> instruction: 0xf8db2028
    c0b0:	stmibvs	fp!, {r3, r4}
    c0b4:	addsmi	r1, r9, #1114112	; 0x110000
    c0b8:	stmdbvs	ip!, {r0, r1, r3, r5, r6, r7, r8, fp, ip, lr, pc}
    c0bc:	ldmdbne	ip, {r1, r2, sl, ip, pc}
    c0c0:	rscle	r4, r6, #536870922	; 0x2000000a
    c0c4:	ldrdvs	pc, [ip], -fp	; <UNPREDICTABLE>
    c0c8:			; <UNDEFINED> instruction: 0xc01cf8db
    c0cc:			; <UNDEFINED> instruction: 0x901cf8d5
    c0d0:	streq	lr, [ip, -r6, lsl #22]
    c0d4:	ldmible	ip, {r0, r1, r2, r3, r6, r8, sl, lr}^
    c0d8:	bl	266694 <tcgetattr@plt+0x25ef38>
    c0dc:	ldrbmi	r0, [r6, #-3589]!	; 0xfffff1fb
    c0e0:	sbcsle	r9, r6, #41943040	; 0x2800000
    c0e4:	svclt	0x008c42a1
    c0e8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c0ec:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c0f0:	svclt	0x0038429a
    c0f4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c0f8:	svceq	0x0000f1b8
    c0fc:	msrhi	CPSR_fs, r0, asr #32
    c100:	svclt	0x009442a1
    c104:	strcs	r2, [r1], #-1024	; 0xfffffc00
    c108:	svclt	0x0028429a
    c10c:	cfstrscs	mvf2, [r0], {-0}
    c110:	msrhi	SPSR_fsc, r0, asr #32
    c114:	svclt	0x0035429a
    c118:	stmiane	r0, {r0, r1, r2, r3, sl, ip, pc}^
    c11c:	bne	ff4d2c50 <tcgetattr@plt+0xff4cb4f4>
    c120:	movwls	fp, #28465	; 0x6f31
    c124:	bne	fe0f0d68 <tcgetattr@plt+0xfe0e960c>
    c128:	strbmi	r9, [lr, #-774]	; 0xfffffcfa
    c12c:	movwcs	fp, #3892	; 0xf34
    c130:	ldrbmi	r2, [r7, #-769]!	; 0xfffffcff
    c134:	movwcs	fp, #3976	; 0xf88
    c138:			; <UNDEFINED> instruction: 0xf0402b00
    c13c:	strbmi	r8, [lr, #-338]	; 0xfffffeae
    c140:	andcs	fp, r0, #44, 30	; 0xb0
    c144:	ldrbmi	r2, [r7, #-513]!	; 0xfffffdff
    c148:	andcs	fp, r0, #152, 30	; 0x260
    c14c:			; <UNDEFINED> instruction: 0xf0402a00
    c150:	strbmi	r8, [lr, #-337]	; 0xfffffeaf
    c154:	andls	fp, ip, #51, 30	; 0xcc
    c158:	bl	fe99d490 <tcgetattr@plt+0xfe995d34>
    c15c:	bl	fe9ccd88 <tcgetattr@plt+0xfe9c562c>
    c160:	svclt	0x00290309
    c164:	movwls	r9, #41740	; 0xa30c
    c168:	movweq	lr, #27564	; 0x6bac
    c16c:	bls	b0d9c <tcgetattr@plt+0xa9640>
    c170:			; <UNDEFINED> instruction: 0xb11b6893
    c174:	bls	3262c8 <tcgetattr@plt+0x31eb6c>
    c178:	andls	r4, ip, #436207616	; 0x1a000000
    c17c:	ldmdbge	r7, {r1, r8, r9, fp, ip, pc}
    c180:	ldmdavs	ip, {r3, r4, r6, r9, sl, lr}
    c184:	ldrdcc	pc, [r8], -fp
    c188:			; <UNDEFINED> instruction: 0xf8d49310
    c18c:			; <UNDEFINED> instruction: 0xf8d33490
    c190:			; <UNDEFINED> instruction: 0xf03b5084
    c194:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    c198:	teqhi	r0, r0, asr #32	; <UNPREDICTABLE>
    c19c:	bls	2f6e28 <tcgetattr@plt+0x2ef6cc>
    c1a0:			; <UNDEFINED> instruction: 0x46182110
    c1a4:	bcc	4479cc <tcgetattr@plt+0x440270>
    c1a8:			; <UNDEFINED> instruction: 0xf03d9b17
    c1ac:	svcls	0x0006f8ff
    c1b0:	strmi	r4, [r6], -r7, lsl #5
    c1b4:	svcge	0x006df4ff
    c1b8:	strtmi	r9, [r8], -sp, lsl #18
    c1bc:	ldc2	0, cr15, [r4, #-120]	; 0xffffff88
    c1c0:	strcc	r9, [r4], #2318	; 0x90e
    c1c4:	strtmi	r4, [r8], -r3, lsl #12
    c1c8:			; <UNDEFINED> instruction: 0xf01e9312
    c1cc:	movwcs	pc, #27917	; 0x6d0d	; <UNPREDICTABLE>
    c1d0:	blx	ce3be <tcgetattr@plt+0xc6c62>
    c1d4:	andsls	pc, r3, r6, lsl #6
    c1d8:	addsmi	r9, pc, #655360	; 0xa0000
    c1dc:	stmdacs	r4, {r3, r5, r8, r9, sl, fp, ip, sp, pc}
    c1e0:	subseq	lr, r0, #323584	; 0x4f000
    c1e4:	adcshi	pc, ip, r0, asr #4
    c1e8:			; <UNDEFINED> instruction: 0xf1a24b8e
    c1ec:	bls	14e1fc <tcgetattr@plt+0x146aa0>
    c1f0:	strbeq	lr, [r6], -r6, lsl #22
    c1f4:	blne	fe277e5c <tcgetattr@plt+0xfe270700>
    c1f8:	tstls	r4, r1, lsl r7
    c1fc:			; <UNDEFINED> instruction: 0xf10558d5
    c200:	ldrls	r0, [r4, #-3104]	; 0xfffff3e0
    c204:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
    c208:	stcne	8, cr15, [ip], {85}	; 0x55
    c20c:			; <UNDEFINED> instruction: 0xf855463e
    c210:	ldrcc	r2, [r0, -r8, lsl #24]
    c214:	stccc	8, cr15, [r4], {85}	; 0x55
    c218:	strgt	r4, [pc], -r5, ror #10
    c21c:	stmdavs	r8!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    c220:	ldmdbls	r1, {r1, r3, r4, r6, r9, sl, lr}
    c224:			; <UNDEFINED> instruction: 0x46206038
    c228:	ldmib	sp, {r4, r8, r9, fp, ip, pc}^
    c22c:			; <UNDEFINED> instruction: 0xf8d36712
    c230:			; <UNDEFINED> instruction: 0xf89d50d8
    c234:	ldrbmi	r3, [sp, #-119]	; 0xffffff89
    c238:	ldrtmi	fp, [lr], -r8, lsl #30
    c23c:			; <UNDEFINED> instruction: 0xf043961f
    c240:			; <UNDEFINED> instruction: 0xf88d0320
    c244:			; <UNDEFINED> instruction: 0xf0313077
    c248:			; <UNDEFINED> instruction: 0xf89dfbbb
    c24c:	blcs	18464 <tcgetattr@plt+0x10d08>
    c250:	bls	3403b4 <tcgetattr@plt+0x338c58>
    c254:	bhi	247890 <tcgetattr@plt+0x240134>
    c258:			; <UNDEFINED> instruction: 0xf8cd4442
    c25c:	andls	fp, r9, #84	; 0x54
    c260:	bls	24427c <tcgetattr@plt+0x23cb20>
    c264:	svccc	0x0001f812
    c268:	blcs	30a90 <tcgetattr@plt+0x29334>
    c26c:	blcc	c40390 <tcgetattr@plt+0xc38c34>
    c270:	bcs	278de0 <tcgetattr@plt+0x271684>
    c274:	tstls	r7, #16056320	; 0xf50000
    c278:	blls	115a80 <tcgetattr@plt+0x10e324>
    c27c:	andls	r1, r3, #5760	; 0x1680
    c280:	andls	r1, r7, #23040	; 0x5a00
    c284:	bl	b2ac8 <tcgetattr@plt+0xab36c>
    c288:	ldmib	sp, {r0, r1, r9, fp}^
    c28c:	addsmi	r3, r3, #805306368	; 0x30000000
    c290:	bls	28273c <tcgetattr@plt+0x27afe0>
    c294:	stmeq	r6, {r1, r2, r8, r9, fp, sp, lr, pc}
    c298:	strcs	r9, [r0, #-2311]	; 0xfffff6f9
    c29c:	bleq	1c6eac <tcgetattr@plt+0x1bf750>
    c2a0:	blmi	1872ab4 <tcgetattr@plt+0x186b358>
    c2a4:	svclt	0x0034428a
    c2a8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c2ac:	stmdbeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c2b0:	ldmpl	r7, {r0, r2, r9, fp, ip, pc}^
    c2b4:	strcc	lr, [r1, #-2]
    c2b8:	andsle	r4, r4, r9, lsr #11
    c2bc:	bl	29dc2c <tcgetattr@plt+0x2964d0>
    c2c0:	strtmi	r0, [r0], -r5, lsl #2
    c2c4:	stc2l	0, cr15, [ip, #-192]	; 0xffffff40
    c2c8:	andscs	r9, r9, #23552	; 0x5c00
    c2cc:	movwhi	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
    c2d0:	cfldrdpl	mvd4, [fp, #-236]	; 0xffffff14
    c2d4:	rscle	r2, lr, r0, lsl #22
    c2d8:			; <UNDEFINED> instruction: 0x21203501
    c2dc:			; <UNDEFINED> instruction: 0xf0304620
    c2e0:	strmi	pc, [r9, #2473]!	; 0x9a9
    c2e4:	strcc	sp, [r1], -sl, ror #3
    c2e8:	bicle	r2, lr, r5, lsl #28
    c2ec:	blls	132b14 <tcgetattr@plt+0x12b3b8>
    c2f0:	movwls	r3, #17158	; 0x4306
    c2f4:	svccc	0x0001f812
    c2f8:	blcs	30b20 <tcgetattr@plt+0x293c4>
    c2fc:			; <UNDEFINED> instruction: 0xf8ddd1b7
    c300:			; <UNDEFINED> instruction: 0xf8dbb054
    c304:	tstcs	r0, ip, lsl r0
    c308:			; <UNDEFINED> instruction: 0xf8db4a48
    c30c:	ldrbtmi	r3, [sl], #-24	; 0xffffffe8
    c310:	beq	447b78 <tcgetattr@plt+0x44041c>
    c314:			; <UNDEFINED> instruction: 0xf03d9500
    c318:	blls	1ca444 <tcgetattr@plt+0x1c2ce8>
    c31c:	addmi	r9, r3, #40960	; 0xa000
    c320:	bcs	17bfc8 <tcgetattr@plt+0x17486c>
    c324:	mrcge	6, 5, APSR_nzcv, cr5, cr15, {3}
    c328:	blls	1b2b6c <tcgetattr@plt+0x1ab410>
    c32c:	bls	31d380 <tcgetattr@plt+0x315c24>
    c330:			; <UNDEFINED> instruction: 0x46201a19
    c334:	ldc2	0, cr15, [r4, #-192]	; 0xffffff40
    c338:	bmi	f843c4 <tcgetattr@plt+0xf7cc68>
    c33c:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
    c340:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c344:	subsmi	r9, sl, r5, lsr #22
    c348:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c34c:	eorlt	sp, r7, r4, asr r1
    c350:	blhi	c764c <tcgetattr@plt+0xbfef0>
    c354:	svchi	0x00f0e8bd
    c358:	ldrdls	r1, [r6], -r3
    c35c:	strbt	r9, [r4], pc, lsl #6
    c360:	strtmi	r9, [r0], -pc, lsl #22
    c364:	blls	31d3d0 <tcgetattr@plt+0x315c74>
    c368:	cmpeq	r6, r1, lsr #23
    c36c:			; <UNDEFINED> instruction: 0xf030441a
    c370:	bge	64b754 <tcgetattr@plt+0x643ff8>
    c374:	andsls	r4, r1, #44032	; 0xac00
    c378:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    c37c:	ldcls	3, cr9, [r4, #-80]	; 0xffffffb0
    c380:			; <UNDEFINED> instruction: 0xf1059f11
    c384:	stmdavs	r8!, {r5, sl, fp}
    c388:			; <UNDEFINED> instruction: 0xf8553510
    c38c:	ldrtmi	r1, [lr], -ip, lsl #24
    c390:	stccs	8, cr15, [r8], {85}	; 0x55
    c394:			; <UNDEFINED> instruction: 0xf8553710
    c398:	strbmi	r3, [r5, #-3076]!	; 0xfffff3fc
    c39c:	mvnsle	ip, pc, lsl #12
    c3a0:	ldrbmi	r6, [sl], -r8, lsr #16
    c3a4:	eorsvs	r9, r8, r1, lsl r9
    c3a8:	blls	41dc30 <tcgetattr@plt+0x4164d4>
    c3ac:			; <UNDEFINED> instruction: 0x6712e9dd
    c3b0:	ldrsbpl	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    c3b4:			; <UNDEFINED> instruction: 0x3077f89d
    c3b8:	svclt	0x0008455d
    c3bc:			; <UNDEFINED> instruction: 0x961e463e
    c3c0:	nopeq	{67}	; 0x43
    c3c4:	rsbscc	pc, r7, sp, lsl #17
    c3c8:	blx	ffec8494 <tcgetattr@plt+0xffec0d38>
    c3cc:	bne	447c34 <tcgetattr@plt+0x4404d8>
    c3d0:			; <UNDEFINED> instruction: 0xf0304620
    c3d4:	andcs	pc, r0, #704512	; 0xac000
    c3d8:	ldrmi	r4, [r1], -r0, lsr #12
    c3dc:	stc2l	0, cr15, [r0], {48}	; 0x30
    c3e0:	bl	fe9c5d44 <tcgetattr@plt+0xfe9be5e8>
    c3e4:			; <UNDEFINED> instruction: 0xf8cd0309
    c3e8:	movwls	ip, #49192	; 0xc028
    c3ec:			; <UNDEFINED> instruction: 0xf8cde6bf
    c3f0:			; <UNDEFINED> instruction: 0xe69a803c
    c3f4:	ldrt	r9, [sl], ip, lsl #6
    c3f8:	ldcl	7, cr15, [sl, #1000]!	; 0x3e8
    c3fc:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    c400:			; <UNDEFINED> instruction: 0xff56f01a
    c404:	andeq	r6, r6, sl, asr #22
    c408:	andeq	r0, r0, r8, ror r3
    c40c:	andeq	r6, r6, r4, lsr fp
    c410:	andeq	r0, r4, r2, lsl r3
    c414:	andeq	r0, r4, r4, ror #4
    c418:	andeq	r4, r4, r0, lsl #23
    c41c:	andeq	r0, r4, r6, ror #4
    c420:	andeq	r0, r4, r8, ror r2
    c424:	andeq	r0, r0, r4, asr #6
    c428:	andeq	r0, r0, r0, ror r3
    c42c:	strdeq	lr, [r4], -r2
    c430:	andeq	r6, r6, r6, asr r8
    c434:	ldrdeq	pc, [r3], -lr
    c438:	push	{r1, r7, r9, fp, lr}
    c43c:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
    c440:	addlt	r6, r7, r4, asr #16
    c444:	strmi	r4, [lr], -r0, lsl #23
    c448:			; <UNDEFINED> instruction: 0xf8d62143
    c44c:			; <UNDEFINED> instruction: 0x46208058
    c450:	ldmpl	r3, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, lr}^
    c454:	ldrbtmi	r6, [pc], #-2210	; c45c <tcgetattr@plt+0x4d00>
    c458:	movwls	r6, #22555	; 0x581b
    c45c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c460:			; <UNDEFINED> instruction: 0xf8d22300
    c464:	movwls	fp, #16384	; 0x4000
    c468:	blx	4a462 <tcgetattr@plt+0x42d06>
    c46c:	strmi	r2, [r1], lr, asr #2
    c470:			; <UNDEFINED> instruction: 0xf7fc4620
    c474:	ldrshcs	pc, [r4, #-171]	; 0xffffff55	; <UNPREDICTABLE>
    c478:	strtmi	r4, [r0], -r2, lsl #13
    c47c:	blx	ffdca474 <tcgetattr@plt+0xffdc2d18>
    c480:	movweq	lr, #43593	; 0xaa49
    c484:	eorle	r4, fp, r3, lsl #6
    c488:			; <UNDEFINED> instruction: 0x46052172
    c48c:			; <UNDEFINED> instruction: 0xf7fc4620
    c490:			; <UNDEFINED> instruction: 0xf1b9faed
    c494:	svclt	0x00180300
    c498:			; <UNDEFINED> instruction: 0xf1ba2301
    c49c:	svclt	0x00180200
    c4a0:	b	d4cac <tcgetattr@plt+0xcd550>
    c4a4:	stmdacs	r0, {r1, r8}
    c4a8:	stmdbcs	r0, {r1, r5, r6, r8, ip, lr, pc}
    c4ac:	adcshi	pc, pc, r0, asr #32
    c4b0:	svclt	0x00183d00
    c4b4:	andsmi	r2, sp, #4194304	; 0x400000
    c4b8:	addhi	pc, r7, r0, asr #32
    c4bc:			; <UNDEFINED> instruction: 0xf0404215
    c4c0:			; <UNDEFINED> instruction: 0x465a8094
    c4c4:	svceq	0x0000f1b9
    c4c8:	adchi	pc, r3, r0, asr #32
    c4cc:	svceq	0x0000f1ba
    c4d0:	addshi	pc, r3, r0
    c4d4:	stmdage	r3, {r1, r2, r3, r4, r6, r8, fp, lr}
    c4d8:			; <UNDEFINED> instruction: 0xf03c4479
    c4dc:	and	pc, lr, pc, lsl pc	; <UNPREDICTABLE>
    c4e0:			; <UNDEFINED> instruction: 0x46202172
    c4e4:	blx	ff0ca4dc <tcgetattr@plt+0xff0c2d80>
    c4e8:	eorsle	r2, r7, r0, lsl #16
    c4ec:	stmdage	r3, {r0, r3, r4, r6, r8, fp, lr}
    c4f0:			; <UNDEFINED> instruction: 0x465a465b
    c4f4:			; <UNDEFINED> instruction: 0xf8cd4479
    c4f8:			; <UNDEFINED> instruction: 0xf03cb000
    c4fc:	ldmdami	r6, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
    c500:	bge	11490c <tcgetattr@plt+0x10d1b0>
    c504:			; <UNDEFINED> instruction: 0xf7fc4478
    c508:	cmpcs	sl, r9, lsr #23	; <UNPREDICTABLE>
    c50c:	strtmi	r4, [r0], -r3, lsl #12
    c510:			; <UNDEFINED> instruction: 0xf7fc461c
    c514:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    c518:	bls	100a44 <tcgetattr@plt+0xf92e8>
    c51c:	strtmi	r2, [r0], -r6, ror #2
    c520:	blx	fed4a518 <tcgetattr@plt+0xfed42dbc>
    c524:			; <UNDEFINED> instruction: 0xf106494d
    c528:	strtmi	r0, [r3], -r4, asr #4
    c52c:	ldmdapl	r9!, {r6, r9, sl, lr}^
    c530:			; <UNDEFINED> instruction: 0xf856f03c
    c534:			; <UNDEFINED> instruction: 0xf7fb4620
    c538:	stmdals	r3, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c53c:	stcl	7, cr15, [ip], #1000	; 0x3e8
    c540:	blmi	105ee64 <tcgetattr@plt+0x1057708>
    c544:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c548:	blls	1665b8 <tcgetattr@plt+0x15ee5c>
    c54c:			; <UNDEFINED> instruction: 0xf04f405a
    c550:	cmnle	sl, r0, lsl #6
    c554:	andlt	r2, r7, r0
    c558:	svchi	0x00f0e8bd
    c55c:	stmdage	r3, {r0, r6, r8, fp, lr}
    c560:			; <UNDEFINED> instruction: 0x465a465b
    c564:			; <UNDEFINED> instruction: 0xf8cd4479
    c568:			; <UNDEFINED> instruction: 0xf03cb000
    c56c:			; <UNDEFINED> instruction: 0xe7c6fed7
    c570:	stfcsd	f3, [r0, #-292]	; 0xfffffedc
    c574:	ldmdbmi	ip!, {r1, r3, r4, r5, r7, r8, ip, lr, pc}
    c578:	ldrbmi	sl, [fp], -r3, lsl #16
    c57c:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    c580:	mcr2	0, 6, pc, cr12, cr12, {1}	; <UNPREDICTABLE>
    c584:	stccc	7, cr14, [r0, #-748]	; 0xfffffd14
    c588:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    c58c:	tstle	r4, sp, lsl r2
    c590:			; <UNDEFINED> instruction: 0xd1224215
    c594:			; <UNDEFINED> instruction: 0xf1b9465a
    c598:	cmple	r0, r0, lsl #30
    c59c:	svceq	0x0000f1ba
    c5a0:	ldmdbmi	r2!, {r0, r4, r5, ip, lr, pc}
    c5a4:	ldrbtmi	sl, [r9], #-2051	; 0xfffff7fd
    c5a8:	mrc2	0, 5, pc, cr8, cr12, {1}
    c5ac:	andcs	lr, r0, #43778048	; 0x29c0000
    c5b0:			; <UNDEFINED> instruction: 0x4620215a
    c5b4:	blx	1aca5ac <tcgetattr@plt+0x1ac2e50>
    c5b8:	pushmi	{r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    c5bc:	ldrbmi	sl, [fp], -r3, lsl #16
    c5c0:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    c5c4:	mcr2	0, 5, pc, cr10, cr12, {1}	; <UNPREDICTABLE>
    c5c8:	stmdbmi	sl!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    c5cc:	ldrbmi	sl, [fp], -r3, lsl #16
    c5d0:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    c5d4:	mcr2	0, 5, pc, cr2, cr12, {1}	; <UNPREDICTABLE>
    c5d8:	stmdbmi	r7!, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    c5dc:	ldrbmi	sl, [fp], -r3, lsl #16
    c5e0:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    c5e4:	mrc2	0, 4, pc, cr10, cr12, {1}
    c5e8:	stmdbmi	r4!, {r0, r3, r7, r8, r9, sl, sp, lr, pc}
    c5ec:	ldrbmi	sl, [fp], -r3, lsl #16
    c5f0:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    c5f4:	mrc2	0, 4, pc, cr2, cr12, {1}
    c5f8:	stmdbmi	r1!, {r0, r7, r8, r9, sl, sp, lr, pc}
    c5fc:	ldrbtmi	sl, [r9], #-2051	; 0xfffff7fd
    c600:	mcr2	0, 4, pc, cr12, cr12, {1}	; <UNPREDICTABLE>
    c604:	ldmdbmi	pc, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    c608:	ldrbtmi	sl, [r9], #-2051	; 0xfffff7fd
    c60c:	mcr2	0, 4, pc, cr6, cr12, {1}	; <UNPREDICTABLE>
    c610:	ldmdbmi	sp, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    c614:	ldrbtmi	sl, [r9], #-2051	; 0xfffff7fd
    c618:	mcr2	0, 4, pc, cr0, cr12, {1}	; <UNPREDICTABLE>
    c61c:	ldmdbmi	fp, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    c620:	ldrbtmi	sl, [r9], #-2051	; 0xfffff7fd
    c624:	mrc2	0, 3, pc, cr10, cr12, {1}
    c628:			; <UNDEFINED> instruction: 0xf7fae769
    c62c:	stccs	12, cr14, [r0, #-904]	; 0xfffffc78
    c630:	ldmdbmi	r7, {r2, r4, r7, r8, ip, lr, pc}
    c634:	ldrbmi	sl, [fp], -r3, lsl #16
    c638:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
    c63c:	mcr2	0, 3, pc, cr14, cr12, {1}	; <UNPREDICTABLE>
    c640:	svclt	0x0000e75d
    c644:	andeq	r6, r6, r6, asr r7
    c648:	andeq	r0, r0, r8, ror r3
    c64c:	andeq	r6, r6, lr, lsr r7
    c650:	muleq	r3, r0, pc	; <UNPREDICTABLE>
    c654:	andeq	pc, r3, r8, lsr #31
    c658:	ldrdeq	pc, [r3], -r8
    c65c:	andeq	r0, r0, r0, lsl #8
    c660:	andeq	r6, r6, r0, asr r6
    c664:	andeq	pc, r3, ip, lsr #28
    c668:	andeq	pc, r3, r6, ror #30
    c66c:	ldrdeq	pc, [r3], -r6
    c670:	andeq	pc, r3, lr, asr #30
    c674:	andeq	pc, r3, lr, lsr #28
    c678:	andeq	pc, r3, r6, asr pc	; <UNPREDICTABLE>
    c67c:	andeq	pc, r3, r6, lsr lr	; <UNPREDICTABLE>
    c680:	andeq	pc, r3, r6, lsl #29
    c684:	andeq	pc, r3, lr, lsl #31
    c688:	andeq	pc, r3, sl, asr #28
    c68c:	andeq	pc, r3, lr, asr #30
    c690:	muleq	r3, lr, sp
    c694:			; <UNDEFINED> instruction: 0x460cb530
    c698:	addlt	r6, r5, r2, lsr #17
    c69c:	bcs	1dea8 <tcgetattr@plt+0x1674c>
    c6a0:	andls	sp, r3, r3, asr #32
    c6a4:	ldmdavs	r3, {r2, r5, fp, lr}^
    c6a8:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
    c6ac:	stc2	0, cr15, [r6, #104]	; 0x68
    c6b0:	stmiavs	r2!, {r0, r1, r8, fp, ip, pc}^
    c6b4:	eorsle	r2, r1, r0, lsl #20
    c6b8:	ldmvs	r3, {r5, r8, fp, sp, lr}
    c6bc:	stmdavs	r5, {r1, r4, fp, sp, lr}^
    c6c0:	blx	fecd2f34 <tcgetattr@plt+0xfeccb7d8>
    c6c4:	smlabbls	r3, r3, r3, pc	; <UNPREDICTABLE>
    c6c8:	ldmdbeq	fp, {r0, r8, sl, ip, pc}^
    c6cc:	ldmdami	fp, {r0, r2, fp, sp, lr}
    c6d0:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    c6d4:	ldc2l	0, cr15, [r2, #-104]!	; 0xffffff98
    c6d8:	stmdbvs	r3!, {r0, r1, r8, fp, ip, pc}^
    c6dc:	ldmdami	r8, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}
    c6e0:	ldrbtmi	r6, [r8], #-2074	; 0xfffff7e6
    c6e4:			; <UNDEFINED> instruction: 0xf01a9103
    c6e8:	stmdbls	r3, {r0, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    c6ec:	mrrcne	9, 10, r6, r3, cr2	; <UNPREDICTABLE>
    c6f0:	ldmdami	r4, {r1, r2, ip, lr, pc}
    c6f4:	andlt	r4, r5, r8, ror r4
    c6f8:	ldrhtmi	lr, [r0], -sp
    c6fc:	ldcllt	0, cr15, [lr, #-104]	; 0xffffff98
    c700:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    c704:	pop	{r0, r2, ip, sp, pc}
    c708:			; <UNDEFINED> instruction: 0xf01a4030
    c70c:	stmdami	pc, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    c710:	ldrbtmi	r9, [r8], #-259	; 0xfffffefd
    c714:	ldc2l	0, cr15, [r2, #-104]	; 0xffffff98
    c718:	strb	r9, [r7, r3, lsl #18]!
    c71c:	tstls	r3, ip, lsl #16
    c720:			; <UNDEFINED> instruction: 0xf01a4478
    c724:	stmdbls	r3, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    c728:	ldrdls	lr, [r3], -r7
    c72c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    c730:	stc2l	0, cr15, [r4, #-104]	; 0xffffff98
    c734:	ldr	r9, [ip, r3, lsl #18]!
    c738:	andeq	pc, r3, ip, asr #30
    c73c:	andeq	pc, r3, lr, lsr pc	; <UNPREDICTABLE>
    c740:	andeq	pc, r3, r2, asr pc	; <UNPREDICTABLE>
    c744:	andeq	pc, r3, r8, asr pc	; <UNPREDICTABLE>
    c748:	andeq	pc, r3, r6, asr pc	; <UNPREDICTABLE>
    c74c:	andeq	pc, r3, lr, lsr #30
    c750:	andeq	pc, r3, r8, lsl #30
    c754:	ldrdeq	pc, [r3], -r6
    c758:			; <UNDEFINED> instruction: 0x4604b510
    c75c:	ldmdbmi	r3, {r0, r1, r5, r8, fp, sp, lr}
    c760:	ldmdavs	sl, {r0, r1, r4, fp, lr}
    c764:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c768:	stc2	0, cr15, [r8, #-104]!	; 0xffffff98
    c76c:	cdpvs	8, 13, cr6, cr8, cr3, {5}
    c770:	stmvs	r1, {r3, r4, r8, ip, sp, pc}
    c774:	addsmi	r6, r1, #557056	; 0x88000
    c778:			; <UNDEFINED> instruction: 0xf103d00e
    c77c:			; <UNDEFINED> instruction: 0xf04f0078
    c780:			; <UNDEFINED> instruction: 0xf03a31ff
    c784:	ldmdblt	r8, {r0, r2, sl, fp, ip, sp, lr, pc}
    c788:			; <UNDEFINED> instruction: 0xf03ae00c
    c78c:	ldrdlt	pc, [r8, #-177]	; 0xffffff4f
    c790:	stmdbvs	r3!, {r1, r7, fp, sp, lr}
    c794:			; <UNDEFINED> instruction: 0xd1f8429a
    c798:	movwcs	r6, #2050	; 0x802
    c79c:	ldrmi	r6, [r8], -r0, ror #1
    c7a0:	ldflts	f6, [r0, #-648]	; 0xfffffd78
    c7a4:	mvnscc	pc, #79	; 0x4f
    c7a8:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    c7ac:			; <UNDEFINED> instruction: 0x000402b4
    c7b0:	andeq	pc, r3, r2, lsl #30
    c7b4:			; <UNDEFINED> instruction: 0x460db538
    c7b8:	cmplt	r1, r1, lsl #16
    c7bc:	and	r4, r2, r4, lsl #12
    c7c0:	svcne	0x0008f854
    c7c4:	strtmi	fp, [r8], -r9, lsr #2
    c7c8:	bl	b4a7b8 <tcgetattr@plt+0xb4305c>
    c7cc:	mvnsle	r2, r0, lsl #16
    c7d0:	strtmi	r6, [r8], -r5, ror #16
    c7d4:	svclt	0x0000bd38
    c7d8:	ldrblt	r4, [r0, #-2588]!	; 0xfffff5e4
    c7dc:			; <UNDEFINED> instruction: 0xb320447a
    c7e0:			; <UNDEFINED> instruction: 0x46064b1b
    c7e4:	mvnscc	pc, pc, asr #32
    c7e8:			; <UNDEFINED> instruction: 0xf03a58d0
    c7ec:	strmi	pc, [r4], -r1, lsl #30
    c7f0:	urdvsd	f3, f0
    c7f4:	strbeq	pc, [r8, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    c7f8:	strtmi	r3, [r8], -r1, lsl #6
    c7fc:			; <UNDEFINED> instruction: 0xf8d6d004
    c800:			; <UNDEFINED> instruction: 0xf7fa1080
    c804:			; <UNDEFINED> instruction: 0xb1a8eb10
    c808:			; <UNDEFINED> instruction: 0xf03a4620
    c80c:			; <UNDEFINED> instruction: 0x4604feb5
    c810:	mvnle	r2, r0, lsl #16
    c814:	vmovvs.f16	s9, #15	; 0x40780000  3.875	; <UNPREDICTABLE>
    c818:			; <UNDEFINED> instruction: 0xf00c4479
    c81c:	msrlt	LR_irq, r1
    c820:			; <UNDEFINED> instruction: 0xf03b6840
    c824:	strmi	pc, [r4], -sp, lsr #25
    c828:	strcs	fp, [r0], #-2320	; 0xfffff6f0
    c82c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    c830:	strbeq	pc, [r8, #-256]	; 0xffffff00	; <UNPREDICTABLE>
    c834:	strtmi	r4, [fp], -r8, lsl #18
    c838:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    c83c:			; <UNDEFINED> instruction: 0x31246822
    c840:			; <UNDEFINED> instruction: 0xf01a4478
    c844:			; <UNDEFINED> instruction: 0x4620fcbb
    c848:	svclt	0x0000bd70
    c84c:			; <UNDEFINED> instruction: 0x000663b8
    c850:	andeq	r0, r0, r8, asr #6
    c854:	andeq	pc, r3, ip, ror lr	; <UNPREDICTABLE>
    c858:	ldrdeq	r0, [r4], -lr
    c85c:	andeq	pc, r3, ip, lsr lr	; <UNPREDICTABLE>
    c860:	strmi	r4, [sl], -r7, lsr #23
    c864:	mvnsmi	lr, #737280	; 0xb4000
    c868:	cfstrsmi	mvf4, [r6], #492	; 0x1ec
    c86c:			; <UNDEFINED> instruction: 0xf103460e
    c870:	blmi	fe94cd68 <tcgetattr@plt+0xfe94560c>
    c874:			; <UNDEFINED> instruction: 0x4605447c
    c878:	addlt	r4, r9, r4, lsr #17
    c87c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    c880:	movwls	r6, #30747	; 0x781b
    c884:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c888:	ldc2	0, cr15, [r8], {26}
    c88c:	stmdavs	ip!, {r0, r3, r5, r7, fp, sp, lr}
    c890:	stmvs	r3, {r3, r6, r7, r9, sl, fp, sp, lr}
    c894:	movweq	lr, #14789	; 0x39c5
    c898:	mulgt	r0, r6, r8
    c89c:	svceq	0x0040f1bc
    c8a0:			; <UNDEFINED> instruction: 0xf004d067
    c8a4:			; <UNDEFINED> instruction: 0xf1ac0720
    c8a8:			; <UNDEFINED> instruction: 0xf003032b
    c8ac:	ldmiblt	r7!, {r0, r2, r3, r4, r5, r6, r7, r8, r9}^
    c8b0:	cmple	r9, r0, lsl #22
    c8b4:	andcs	r7, r1, #7536640	; 0x730000
    c8b8:			; <UNDEFINED> instruction: 0xf0402b00
    c8bc:			; <UNDEFINED> instruction: 0xf01480ea
    c8c0:	eorsle	r0, r9, r4, lsl #8
    c8c4:	svceq	0x002bf1bc
    c8c8:			; <UNDEFINED> instruction: 0xf0006803
    c8cc:	addsmi	r8, sl, #1073741825	; 0x40000001
    c8d0:	bne	fe6c3a40 <tcgetattr@plt+0xfe6bc2e4>
    c8d4:			; <UNDEFINED> instruction: 0x61aa2400
    c8d8:	blcs	944a40 <tcgetattr@plt+0x93d2e4>
    c8dc:	ldmdavc	r4!, {r0, r1, r8, ip, lr, pc}^
    c8e0:			; <UNDEFINED> instruction: 0xf0002c00
    c8e4:	ldmdavc	r3!, {r3, r5, r6, r7, pc}
    c8e8:			; <UNDEFINED> instruction: 0xf0033b2b
    c8ec:	blcs	d8e8 <tcgetattr@plt+0x618c>
    c8f0:	stmiavs	r8!, {r0, r1, r3, r4, r6, r8, ip, lr, pc}
    c8f4:			; <UNDEFINED> instruction: 0xf04f2300
    c8f8:	strdvs	r3, [fp], #31	; <UNPREDICTABLE>
    c8fc:			; <UNDEFINED> instruction: 0xf03a3078
    c900:	strmi	pc, [r4], -r7, asr #22
    c904:	stmiavs	r3!, {r3, r4, r5, r6, r8, ip, sp, pc}
    c908:	ldmdavs	r9, {r4, r5, r9, sl, lr}^
    c90c:	b	fe2ca8fc <tcgetattr@plt+0xfe2c31a0>
    c910:	stmiavs	fp!, {r3, r4, r8, fp, ip, sp, pc}^
    c914:	teqle	r7, r0, lsl #22
    c918:	strtmi	r6, [r0], -ip, ror #1
    c91c:	blx	248a0e <tcgetattr@plt+0x2412b2>
    c920:	stmdacs	r0, {r2, r9, sl, lr}
    c924:	stmiavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    c928:	rsbsle	r2, r2, r0, lsl #22
    c92c:	strcs	r6, [r0], #-2074	; 0xfffff7e6
    c930:			; <UNDEFINED> instruction: 0x61aa689b
    c934:	eor	r6, r9, fp, lsr #2
    c938:	svceq	0x002bf1bc
    c93c:	sbchi	pc, r5, r0
    c940:			; <UNDEFINED> instruction: 0xff0af03a
    c944:	ldmdblt	r8!, {r3, r5, r6, r7, sp, lr}^
    c948:	blcs	86aa1c <tcgetattr@plt+0x8632c0>
    c94c:	blcs	17c0aa4 <tcgetattr@plt+0x17b9348>
    c950:	ldmdavc	r4!, {r0, r1, r6, r7, r8, ip, lr, pc}^
    c954:	bicle	r2, r0, r0, lsl #24
    c958:			; <UNDEFINED> instruction: 0xf04f68a8
    c95c:	ldrshtcc	r3, [r8], #-31	; 0xffffffe1
    c960:	blx	5c8a52 <tcgetattr@plt+0x5c12f6>
    c964:	cmnlt	r8, r8, ror #1
    c968:	stmvs	r3, {r1, fp, sp, lr}
    c96c:			; <UNDEFINED> instruction: 0x612b61aa
    c970:	ldrtmi	lr, [r0], -ip
    c974:			; <UNDEFINED> instruction: 0xff2cf03a
    c978:			; <UNDEFINED> instruction: 0x61284601
    c97c:	stmiavs	r8!, {r5, r8, ip, sp, pc}
    c980:			; <UNDEFINED> instruction: 0xf87ef029
    c984:	teqle	r2, r0, lsl #16
    c988:	ldrbtcc	pc, [pc], #79	; c990 <tcgetattr@plt+0x5234>	; <UNPREDICTABLE>
    c98c:	blmi	179f314 <tcgetattr@plt+0x1797bb8>
    c990:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c994:	blls	1e6a04 <tcgetattr@plt+0x1df2a8>
    c998:			; <UNDEFINED> instruction: 0xf04f405a
    c99c:			; <UNDEFINED> instruction: 0xf0400300
    c9a0:	strtmi	r8, [r0], -sp, lsr #1
    c9a4:	pop	{r0, r3, ip, sp, pc}
    c9a8:	blge	1ad970 <tcgetattr@plt+0x1a6214>
    c9ac:	stmdami	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    c9b0:			; <UNDEFINED> instruction: 0xf04f9302
    c9b4:	movwcs	r0, #2304	; 0x900
    c9b8:	andcs	r4, r0, #48, 12	; 0x3000000
    c9bc:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    c9c0:			; <UNDEFINED> instruction: 0xf920f03d
    c9c4:	strmi	r9, [r4], -r6, lsl #22
    c9c8:	orrsle	r2, r2, r0, lsl #22
    c9cc:	strtmi	r6, [r1], -r8, lsr #17
    c9d0:	rsbscc	r9, r8, r5, lsl #6
    c9d4:	mrc2	0, 1, pc, cr10, cr10, {1}
    c9d8:	stmdacs	r0, {r3, r5, r6, r7, sp, lr}
    c9dc:	addhi	pc, r6, r0
    c9e0:	stmdavs	r2, {r0, r2, r8, r9, fp, ip, pc}
    c9e4:	stmvs	r3, {r2, r3, r4, r9, sl, lr}
    c9e8:			; <UNDEFINED> instruction: 0x612b61aa
    c9ec:	strtmi	lr, [r8], -lr, asr #15
    c9f0:	mrc2	7, 5, pc, cr2, cr15, {7}
    c9f4:	strb	r4, [r9, r4, lsl #12]
    c9f8:	stccs	8, cr7, [r0], {116}	; 0x74
    c9fc:	stmiavs	fp!, {r0, r1, r2, r5, r7, r8, ip, lr, pc}
    ca00:	rscvs	r6, fp, fp, lsl pc
    ca04:	adcsle	r2, pc, r0, lsl #22
    ca08:	ldmvs	fp, {r1, r3, r4, fp, sp, lr}
    ca0c:			; <UNDEFINED> instruction: 0x612b61aa
    ca10:	svccs	0x0000e7bc
    ca14:	stmiavs	r8!, {r3, r4, r5, r7, r8, ip, lr, pc}
    ca18:	mvnscc	pc, pc, asr #32
    ca1c:			; <UNDEFINED> instruction: 0xf03a3078
    ca20:			; <UNDEFINED> instruction: 0x4604fab7
    ca24:			; <UNDEFINED> instruction: 0x4630b198
    ca28:	stc	7, cr15, [ip], {250}	; 0xfa
    ca2c:	ldmdavs	r9, {r0, r1, r5, r7, fp, sp, lr}^
    ca30:	ldrtmi	r4, [r0], -r2, lsl #12
    ca34:	mcr	7, 2, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    ca38:	stmiavs	fp!, {r3, r4, r8, fp, ip, sp, pc}^
    ca3c:			; <UNDEFINED> instruction: 0xd1a32b00
    ca40:	strtmi	r6, [r0], -ip, ror #1
    ca44:	blx	1d48b34 <tcgetattr@plt+0x1d413d8>
    ca48:	stmdacs	r0, {r2, r9, sl, lr}
    ca4c:	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    ca50:			; <UNDEFINED> instruction: 0xf47f2b00
    ca54:	stmiavs	r8!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    ca58:	mvnscc	pc, pc, asr #32
    ca5c:			; <UNDEFINED> instruction: 0xf03a3078
    ca60:			; <UNDEFINED> instruction: 0x4604fa97
    ca64:	stmiavs	r3!, {r7, r8, ip, sp, pc}
    ca68:	ldrtmi	r2, [r0], -r0, lsl #4
    ca6c:			; <UNDEFINED> instruction: 0xf7fa6859
    ca70:	ldmdblt	r8, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    ca74:	blcs	26e28 <tcgetattr@plt+0x1f6cc>
    ca78:	rscvs	sp, ip, r6, lsl #3
    ca7c:			; <UNDEFINED> instruction: 0xf03a4620
    ca80:			; <UNDEFINED> instruction: 0x4604fa57
    ca84:	mvnle	r2, r0, lsl #16
    ca88:	blcs	26e3c <tcgetattr@plt+0x1f6e0>
    ca8c:	svcge	0x004ef47f
    ca90:			; <UNDEFINED> instruction: 0xf06fe77a
    ca94:	mrscs	r4, (UNDEF: 0)
    ca98:	stmib	sp, {r0, r9, sp}^
    ca9c:	movwcs	r0, #256	; 0x100
    caa0:	smlsdxls	r2, r0, ip, r1
    caa4:			; <UNDEFINED> instruction: 0xf8aef03d
    caa8:	stmdavs	ip!, {r0, r3, r5, r7, fp, sp, lr}
    caac:	mulgt	r0, r6, r8
    cab0:	cdpvs	6, 12, cr4, cr8, cr2, {0}
    cab4:	stmiavs	r8!, {r0, r1, r8, r9, sl, sp, lr, pc}
    cab8:	rsbscc	r2, r8, r1, lsl #2
    cabc:	blx	1a48bac <tcgetattr@plt+0x1a41450>
    cac0:	stmdacs	r0, {r3, r5, r6, r7, sp, lr}
    cac4:	svcge	0x0050f47f
    cac8:			; <UNDEFINED> instruction: 0xf03ae75e
    cacc:	rscvs	pc, r8, r1, lsr lr	; <UNPREDICTABLE>
    cad0:			; <UNDEFINED> instruction: 0xf47f2800
    cad4:	ldr	sl, [r7, -r9, asr #30]!
    cad8:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
    cadc:	addsmi	r1, r1, #823296	; 0xc9000
    cae0:	svcge	0x0052f6ff
    cae4:	strcs	r4, [r0], #-1050	; 0xfffffbe6
    cae8:	strb	r6, [pc, -sl, lsr #3]
    caec:	ldrbeq	r6, [fp, -fp, lsr #16]
    caf0:			; <UNDEFINED> instruction: 0x61acbf44
    caf4:			; <UNDEFINED> instruction: 0xf53f4604
    caf8:	ldrbt	sl, [sl], r9, asr #30
    cafc:	b	1e4aaec <tcgetattr@plt+0x1e43390>
    cb00:			; <UNDEFINED> instruction: 0x000401b0
    cb04:	andeq	r6, r6, r0, lsr #6
    cb08:	andeq	r0, r0, r8, ror r3
    cb0c:	ldrdeq	lr, [r3], -r6
    cb10:	andeq	r6, r6, r4, lsl #4
    cb14:			; <UNDEFINED> instruction: 0xf012b331
    cb18:	ldrlt	r0, [r0], #-513	; 0xfffffdff
    cb1c:			; <UNDEFINED> instruction: 0xf8d1d006
    cb20:			; <UNDEFINED> instruction: 0xf8d0308c
    cb24:	ldmiblt	r3!, {r2, r3, r7, lr}
    cb28:	ldmdblt	r4!, {r1, r3, r4, r9, sl, lr}
    cb2c:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
    cb30:	mulle	r6, sl, r2
    cb34:	andcs	fp, r1, #204, 30	; 0x330
    cb38:	ldrmi	r2, [r0], -r0, lsl #4
    cb3c:	blmi	14acb8 <tcgetattr@plt+0x14355c>
    cb40:	bvs	9e908 <tcgetattr@plt+0x971ac>
    cb44:			; <UNDEFINED> instruction: 0xf85d6a08
    cb48:	addmi	r4, r2, #4, 22	; 0x1000
    cb4c:	andcs	fp, r0, #212, 30	; 0x350
    cb50:	ldrmi	r2, [r0], -r1, lsl #4
    cb54:	stccs	7, cr4, [r0], {112}	; 0x70
    cb58:	stmibvs	r2, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}^
    cb5c:	addsmi	r6, sl, #3325952	; 0x32c000
    cb60:	strb	sp, [lr, r8, ror #3]!
    cb64:	ldrmi	r2, [r0], -r1, lsl #4
    cb68:	svclt	0x00004770
    cb6c:			; <UNDEFINED> instruction: 0xf04f4b10
    cb70:	ldrblt	r3, [r0, #-511]!	; 0xfffffe01
    cb74:	cfstrsmi	mvf4, [pc], {123}	; 0x7b
    cb78:	ldmdbpl	r8, {r1, r2, r9, sl, lr}
    cb7c:	ldc2	0, cr15, [r2, #-160]	; 0xffffff60
    cb80:	orrlt	r4, r8, r4, lsl #12
    cb84:	strtmi	r2, [r9], -r0, lsl #10
    cb88:			; <UNDEFINED> instruction: 0x46204632
    cb8c:			; <UNDEFINED> instruction: 0xffc2f7ff
    cb90:	strtmi	r4, [r0], -r3, lsl #12
    cb94:	svclt	0x00182b00
    cb98:			; <UNDEFINED> instruction: 0xf0284625
    cb9c:	strmi	pc, [r4], -r7, asr #25
    cba0:	mvnsle	r2, r0, lsl #16
    cba4:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    cba8:	strtmi	r4, [r8], -r5, lsl #12
    cbac:	svclt	0x0000bd70
    cbb0:	andeq	r6, r6, r0, lsr #32
    cbb4:	andeq	r0, r0, r8, ror #6
    cbb8:	ldrbmi	lr, [r0, sp, lsr #18]!
    cbbc:			; <UNDEFINED> instruction: 0xf8d94681
    cbc0:	stmdbmi	pc!, {r4, ip, sp}	; <UNPREDICTABLE>
    cbc4:	ldrbtmi	r4, [r9], #-2095	; 0xfffff7d1
    cbc8:	ldrbtmi	r6, [r8], #-2074	; 0xfffff7e6
    cbcc:	stfmis	f3, [lr], #-384	; 0xfffffe80
    cbd0:	blx	ffd48c40 <tcgetattr@plt+0xffd414e4>
    cbd4:			; <UNDEFINED> instruction: 0xf04f4b2d
    cbd8:	ldrbtmi	r3, [ip], #-511	; 0xfffffe01
    cbdc:			; <UNDEFINED> instruction: 0xf02858e0
    cbe0:	strmi	pc, [r4], -r1, ror #25
    cbe4:	suble	r2, r3, r0, lsl #16
    cbe8:	ldrtmi	r2, [r5], -r0, lsl #12
    cbec:			; <UNDEFINED> instruction: 0x1010f8d9
    cbf0:			; <UNDEFINED> instruction: 0xf0284620
    cbf4:	ldclne	15, cr15, [r7], #-276	; 0xfffffeec
    cbf8:	ldrtmi	r2, [r9], -r4, lsl #4
    cbfc:	strtmi	r4, [r8], -r3, lsl #12
    cc00:			; <UNDEFINED> instruction: 0xf03cb12b
    cc04:			; <UNDEFINED> instruction: 0xf840fb2d
    cc08:	strmi	r4, [r5], -r6, lsr #32
    cc0c:			; <UNDEFINED> instruction: 0x4620463e
    cc10:	stc2	0, cr15, [ip], {40}	; 0x28
    cc14:	stmdacs	r0, {r2, r9, sl, lr}
    cc18:	movtlt	sp, #25064	; 0x61e8
    cc1c:			; <UNDEFINED> instruction: 0x4632491c
    cc20:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    cc24:	ldrdge	pc, [r0], -r9
    cc28:	orrcc	r4, r4, r8, ror r4
    cc2c:	blx	ff1c8c9c <tcgetattr@plt+0xff1c1540>
    cc30:	bl	17934c <tcgetattr@plt+0x171bf0>
    cc34:	strtmi	r0, [pc], -r6, lsl #13
    cc38:	blhi	14ad9c <tcgetattr@plt+0x143640>
    cc3c:	ldrbmi	r4, [r2], -r1, lsr #12
    cc40:			; <UNDEFINED> instruction: 0xf7ff4640
    cc44:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    cc48:			; <UNDEFINED> instruction: 0x4644bf18
    cc4c:	ldrhle	r4, [r3, #39]!	; 0x27
    cc50:	andmi	pc, r8, r9, asr #17
    cc54:			; <UNDEFINED> instruction: 0x4628b15c
    cc58:	ldmdb	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc5c:	pop	{r3, r6, r9, sl, lr}
    cc60:	ldrb	r4, [r9, #-2032]!	; 0xfffff810
    cc64:			; <UNDEFINED> instruction: 0xf7ff4650
    cc68:	strmi	pc, [r4], -r1, lsl #31
    cc6c:			; <UNDEFINED> instruction: 0x462ce7f0
    cc70:			; <UNDEFINED> instruction: 0xf7fa4620
    cc74:			; <UNDEFINED> instruction: 0xf04fe952
    cc78:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    cc7c:	svclt	0x000087f0
    cc80:	andeq	pc, r3, r2, asr lr	; <UNPREDICTABLE>
    cc84:	muleq	r3, lr, sl
    cc88:			; <UNDEFINED> instruction: 0x00065fba
    cc8c:	andeq	r0, r0, r8, ror #6
    cc90:	strdeq	pc, [r3], -r6
    cc94:	andeq	pc, r3, r8, ror sl	; <UNPREDICTABLE>
    cc98:	push	{r0, r3, r5, r6, r8, r9, fp, lr}
    cc9c:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    cca0:	strmi	r4, [sp], -r8, ror #30
    cca4:	orrseq	pc, ip, r3, lsl #2
    cca8:	ldrbtmi	r4, [pc], #-2919	; ccb0 <tcgetattr@plt+0x5554>
    ccac:	stmdami	r7!, {r1, r2, r9, sl, lr}^
    ccb0:	ldmpl	fp!, {r0, r1, r2, r7, ip, sp, pc}^
    ccb4:	ldrbtmi	r4, [r8], #-1556	; 0xfffff9ec
    ccb8:	movwls	r6, #22555	; 0x581b
    ccbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ccc0:	blx	1f48d30 <tcgetattr@plt+0x1f415d4>
    ccc4:	svccs	0x00257827
    ccc8:	svccs	0x0021d049
    cccc:	stmdavc	r3!, {r0, r1, r2, r4, r8, ip, lr, pc}^
    ccd0:	ldmdavs	r3!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, pc}
    ccd4:	ldrsbcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    ccd8:			; <UNDEFINED> instruction: 0xf083fab3
    ccdc:	stmdbeq	r0, {r0, r1, r3, r5, sp, lr}^
    cce0:	bmi	16dd5e8 <tcgetattr@plt+0x16d5e8c>
    cce4:	ldrbtmi	r4, [sl], #-2904	; 0xfffff4a8
    cce8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ccec:	subsmi	r9, sl, r5, lsl #22
    ccf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ccf4:	adchi	pc, r2, r0, asr #32
    ccf8:	pop	{r0, r1, r2, ip, sp, pc}
    ccfc:	ldmdbmi	r5, {r4, r5, r6, r7, r8, r9, pc}^
    cd00:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    cd04:	stm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd08:	suble	r2, r0, r0, lsl #16
    cd0c:			; <UNDEFINED> instruction: 0x46204952
    cd10:			; <UNDEFINED> instruction: 0xf7fa4479
    cd14:	stmdacs	r0, {r3, r7, fp, sp, lr, pc}
    cd18:	ldmdbmi	r0, {r1, r2, r3, r5, ip, lr, pc}^
    cd1c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    cd20:	stm	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd24:	eorsle	r2, sp, r0, lsl #16
    cd28:	strtmi	r4, [r0], -sp, asr #18
    cd2c:			; <UNDEFINED> instruction: 0xf7fa4479
    cd30:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    cd34:			; <UNDEFINED> instruction: 0xf1a7d070
    cd38:			; <UNDEFINED> instruction: 0xf013032b
    cd3c:	teqle	ip, sp	; <illegal shifter operand>
    cd40:	bcs	2aed0 <tcgetattr@plt+0x23774>
    cd44:	andcs	sp, r1, #-2147483628	; 0x80000014
    cd48:	svccs	0x002b6830
    cd4c:	ldrsbne	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    cd50:			; <UNDEFINED> instruction: 0xf03bd06d
    cd54:	eorvs	pc, r8, r5, ror #18
    cd58:	andcs	fp, r0, r8, ror r3
    cd5c:	strtmi	lr, [r0], -r1, asr #15
    cd60:	blx	3c8e54 <tcgetattr@plt+0x3c16f8>
    cd64:	stmdacs	r0, {r3, r5, sp, lr}
    cd68:	stmvs	r3, {r0, r2, r5, r6, ip, lr, pc}
    cd6c:	bne	626e34 <tcgetattr@plt+0x61f6d8>
    cd70:			; <UNDEFINED> instruction: 0xf04fbf18
    cd74:			; <UNDEFINED> instruction: 0xe7b430ff
    cd78:			; <UNDEFINED> instruction: 0xf8d36833
    cd7c:			; <UNDEFINED> instruction: 0xf03c00d8
    cd80:	blx	fec4afdc <tcgetattr@plt+0xfec43880>
    cd84:	eorvs	pc, r8, r0, lsl #7
    cd88:	subsmi	r0, r8, #1490944	; 0x16c000
    cd8c:	ldmdavs	r3!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    cd90:	ldrsbeq	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    cd94:			; <UNDEFINED> instruction: 0xf81cf03c
    cd98:			; <UNDEFINED> instruction: 0xf380fab0
    cd9c:	ldmdbeq	fp, {r3, r5, sp, lr}^
    cda0:			; <UNDEFINED> instruction: 0xe79e4258
    cda4:			; <UNDEFINED> instruction: 0xf8d36833
    cda8:			; <UNDEFINED> instruction: 0xf03c00d8
    cdac:	blx	fec4b160 <tcgetattr@plt+0xfec43a04>
    cdb0:	eorvs	pc, r8, r0, lsl #7
    cdb4:	subsmi	r0, r8, #1490944	; 0x16c000
    cdb8:	blge	146c0c <tcgetattr@plt+0x13f4b0>
    cdbc:	stmdami	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    cdc0:			; <UNDEFINED> instruction: 0xf04f9302
    cdc4:	movwcs	r0, #2304	; 0x900
    cdc8:	andcs	r4, r0, #32, 12	; 0x2000000
    cdcc:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    cdd0:			; <UNDEFINED> instruction: 0xff18f03c
    cdd4:			; <UNDEFINED> instruction: 0xb1bb9b04
    cdd8:			; <UNDEFINED> instruction: 0x46216830
    cddc:	mrc2	0, 5, pc, cr4, cr10, {1}
    cde0:			; <UNDEFINED> instruction: 0xf380fab0
    cde4:	ldmdbeq	fp, {r3, r5, sp, lr}^
    cde8:			; <UNDEFINED> instruction: 0xe77a4258
    cdec:	andmi	pc, r0, #111	; 0x6f
    cdf0:	stclne	3, cr9, [r0], #-8
    cdf4:	stmib	sp, {r8, r9, sp}^
    cdf8:	andcs	r2, r1, #0, 6
    cdfc:			; <UNDEFINED> instruction: 0xf03c2300
    ce00:	stmdavc	r7!, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    ce04:	ldr	r4, [pc, r2, lsl #12]
    ce08:	ldmdavs	r0!, {r0, r9, sl, lr}
    ce0c:			; <UNDEFINED> instruction: 0xf8e0f03b
    ce10:	stmdacs	r0, {r3, r5, sp, lr}
    ce14:	ldrb	sp, [pc, r1, lsr #3]
    ce18:			; <UNDEFINED> instruction: 0xf8d36833
    ce1c:			; <UNDEFINED> instruction: 0xf03c00d8
    ce20:	blx	fec4b254 <tcgetattr@plt+0xfec43af8>
    ce24:	eorvs	pc, r8, r0, lsl #7
    ce28:	subsmi	r0, r8, #1490944	; 0x16c000
    ce2c:			; <UNDEFINED> instruction: 0xf03be759
    ce30:	eorvs	pc, r8, r9, ror #17
    ce34:			; <UNDEFINED> instruction: 0xf04fe790
    ce38:	smmlsr	r2, pc, r0, r3	; <UNPREDICTABLE>
    ce3c:	ldm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce40:	andeq	pc, r3, sl, ror sp	; <UNPREDICTABLE>
    ce44:	andeq	r5, r6, sl, ror #29
    ce48:	andeq	r0, r0, r8, ror r3
    ce4c:	muleq	r3, lr, sl
    ce50:	andeq	r5, r6, lr, lsr #29
    ce54:			; <UNDEFINED> instruction: 0x0003f9b6
    ce58:			; <UNDEFINED> instruction: 0x0003f9b0
    ce5c:	andeq	pc, r3, lr, lsr #19
    ce60:	andeq	pc, r3, ip, lsr #19
    ce64:	bmi	89faf0 <tcgetattr@plt+0x898394>
    ce68:			; <UNDEFINED> instruction: 0xf8d0447b
    ce6c:	ldmpl	fp, {r2, r3, r7, ip}
    ce70:	svclt	0x00082900
    ce74:	ldmdavs	fp, {sp}
    ce78:	eorsle	r2, r3, r0, lsl #22
    ce7c:			; <UNDEFINED> instruction: 0xf8d32100
    ce80:	teqlt	sl, #144, 8	; 0x90000000
    ce84:	svclt	0x00184282
    ce88:			; <UNDEFINED> instruction: 0xd1232800
    ce8c:	ldrlt	fp, [r0], #-777	; 0xfffffcf7
    ce90:			; <UNDEFINED> instruction: 0xf8d3e007
    ce94:			; <UNDEFINED> instruction: 0xb1a22490
    ce98:	svclt	0x00184282
    ce9c:	tstle	r0, r0, lsl #16
    cea0:	mcrvs	1, 2, fp, cr10, cr1, {7}
    cea4:	addsmi	r6, r4, #92, 28	; 0x5c0
    cea8:	andcs	fp, r1, #204, 30	; 0x330
    ceac:	mrsle	r2, SP_usr
    ceb0:	mcrvs	14, 4, r6, cr12, cr10, {4}
    ceb4:	svclt	0x00d442a2
    ceb8:	andcs	r2, r1, #0, 4
    cebc:	svclt	0x00182a00
    cec0:			; <UNDEFINED> instruction: 0xf8d34619
    cec4:	blcs	1a2ac <tcgetattr@plt+0x12b50>
    cec8:	strmi	sp, [r8], -r3, ror #3
    cecc:	blmi	14b048 <tcgetattr@plt+0x1438ec>
    ced0:			; <UNDEFINED> instruction: 0x46194770
    ced4:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
    ced8:	bicsle	r2, r0, r0, lsl #22
    cedc:	ldrbmi	r4, [r0, -r8, lsl #12]!
    cee0:			; <UNDEFINED> instruction: 0xe7ee4619
    cee4:			; <UNDEFINED> instruction: 0x46084619
    cee8:	svclt	0x00004770
    ceec:	andeq	r5, r6, ip, lsr #26
    cef0:	strdeq	r0, [r0], -ip
    cef4:			; <UNDEFINED> instruction: 0xf04f2300
    cef8:	strdvs	r3, [r1], -pc	; <UNPREDICTABLE>
    cefc:	subvs	r6, r3, r2, lsl #3
    cf00:	sbcvs	r6, r3, r3, lsl #1
    cf04:	cmpvs	r3, r3, lsl #2
    cf08:	svclt	0x00004770
    cf0c:	smlabblt	fp, r3, r8, r6
    cf10:	ldrbmi	r2, [r0, -r0]!
    cf14:	bcs	27224 <tcgetattr@plt+0x1fac8>
    cf18:	stmdbvs	r3, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    cf1c:	mvnsle	r2, r0, lsl #22
    cf20:	blx	fec27428 <tcgetattr@plt+0xfec1fccc>
    cf24:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    cf28:	svclt	0x00004770
    cf2c:			; <UNDEFINED> instruction: 0x4604b510
    cf30:	smlalbblt	r6, r0, r0, r8
    cf34:	teqlt	r3, r3, ror #17
    cf38:			; <UNDEFINED> instruction: 0xb1236923
    cf3c:	tstlt	r3, r3, ror #18
    cf40:	blx	fc8fea <tcgetattr@plt+0xfc188e>
    cf44:	andcs	fp, r0, r8, lsl #18
    cf48:	stmiavs	r0!, {r4, r8, sl, fp, ip, sp, pc}
    cf4c:	mvnscc	pc, pc, asr #32
    cf50:			; <UNDEFINED> instruction: 0xf03a3078
    cf54:			; <UNDEFINED> instruction: 0x4603f81d
    cf58:	ldrb	fp, [r4, r8, lsr #18]!
    cf5c:			; <UNDEFINED> instruction: 0xffe8f039
    cf60:	stmdacs	r0, {r0, r1, r9, sl, lr}
    cf64:	stmdbvs	r1!, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    cf68:	ldmvs	sl, {r3, r4, r9, sl, lr}
    cf6c:	mvnsle	r4, sl, lsl #5
    cf70:	addsmi	r6, r9, #14745600	; 0xe10000
    cf74:	stmdbvs	r1!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    cf78:	pop	{r4, r9, sl, lr}
    cf7c:			; <UNDEFINED> instruction: 0xf03a4010
    cf80:	svclt	0x0000bd79
    cf84:	andseq	pc, r0, #1073741824	; 0x40000000
    cf88:	bgt	73a150 <tcgetattr@plt+0x7329f4>
    cf8c:	strvs	lr, [r2, #-2513]	; 0xfffff62f
    cf90:	stmib	r0, {r2, r7, r8, sp, lr}^
    cf94:	stmib	r0, {r1, r8, sl, sp, lr}^
    cf98:	ldcllt	3, cr2, [r0], #-16
    cf9c:	svclt	0x00004770
    cfa0:	strmi	r4, [r8], -r3, lsl #12
    cfa4:	tstcs	r0, r0, ror r4
    cfa8:			; <UNDEFINED> instruction: 0xf04f60d9
    cfac:			; <UNDEFINED> instruction: 0x611936ff
    cfb0:	subsvs	r6, r9, r9, asr r1
    cfb4:	mcrvs	6, 6, r4, cr5, cr9, {0}
    cfb8:	stmdami	r7, {r3, r4, r7, sp, lr}
    cfbc:	andsvs	r6, sl, ip, lsr #17
    cfc0:	orrsvs	r4, lr, r8, ror r4
    cfc4:			; <UNDEFINED> instruction: 0xf8d430bc
    cfc8:	stmib	r3, {r3, r4, r6, r7, sp}^
    cfcc:	cfldrdlt	mvd5, [r0], #-12
    cfd0:			; <UNDEFINED> instruction: 0xf7ff615a
    cfd4:	svclt	0x0000bb5f
    cfd8:	andeq	pc, r3, r8, asr sl	; <UNPREDICTABLE>
    cfdc:			; <UNDEFINED> instruction: 0x4603b470
    cfe0:	andcs	r4, r0, ip, lsl #12
    cfe4:			; <UNDEFINED> instruction: 0xf04f6098
    cfe8:	ldrshvs	r3, [r8], #111	; 0x6f
    cfec:	tstvs	r8, r9, lsl r6
    cff0:	subsvs	r6, r8, r8, asr r1
    cff4:	streq	lr, [r1, #-2516]	; 0xfffff62c
    cff8:			; <UNDEFINED> instruction: 0xf8d5601a
    cffc:	ldrsbvs	r2, [r8], r8
    d000:	orrsvs	r4, lr, r4, lsl #16
    d004:	stmib	r3, {r3, r4, r5, r6, sl, lr}^
    d008:	sbcscc	r4, r4, r3, lsl #10
    d00c:	ldflte	f6, [r0], #-360	; 0xfffffe98
    d010:	bllt	104b014 <tcgetattr@plt+0x10438b8>
    d014:	andeq	pc, r3, r4, lsl sl	; <UNPREDICTABLE>
    d018:	mvnsmi	lr, #737280	; 0xb4000
    d01c:			; <UNDEFINED> instruction: 0xf04f2600
    d020:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    d024:	strmi	r6, [r4], -r3
    d028:	ldrmi	r6, [pc], -r2, lsl #2
    d02c:	sbcvs	r6, r6, r6, asr #32
    d030:			; <UNDEFINED> instruction: 0xf8c06146
    d034:			; <UNDEFINED> instruction: 0xf7ff8018
    d038:	stmdblt	r8!, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
    d03c:	strmi	r6, [r5], -r3, lsr #18
    d040:	strtmi	r4, [r1], -sl, lsl #16
    d044:	ldrsbcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    d048:	rsccc	r4, ip, r8, ror r4
    d04c:			; <UNDEFINED> instruction: 0xf7ff6163
    d050:	strtmi	pc, [r8], -r1, lsr #22
    d054:	mvnshi	lr, #12386304	; 0xbd0000
    d058:	rsbvs	r4, r6, r5, asr #12
    d05c:	rscvs	r6, r6, r6, lsr #1
    d060:	cmnvs	r6, r6, lsr #2
    d064:			; <UNDEFINED> instruction: 0xf8c46027
    d068:			; <UNDEFINED> instruction: 0xe7f28018
    d06c:	ldrdeq	pc, [r3], -r0
    d070:	ldrbmi	lr, [r0, sp, lsr #18]!
    d074:	strcs	fp, [r0, #-130]	; 0xffffff7e
    d078:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    d07c:			; <UNDEFINED> instruction: 0xf1006101
    d080:	subvs	r0, r5, r4, lsl #20
    d084:	addvs	r4, r5, r4, lsl #12
    d088:	smullvs	r4, r5, r0, r6
    d08c:	andvs	r6, r2, r5, asr #2
    d090:	andsls	pc, r8, r0, asr #17
    d094:			; <UNDEFINED> instruction: 0xf7ff9201
    d098:	stmiblt	r0!, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    d09c:	strtmi	r4, [r0], -r7, lsl #12
    d0a0:	blx	16cb0a6 <tcgetattr@plt+0x16c394a>
    d0a4:	ldmiblt	r8!, {r1, r2, r9, sl, lr}^
    d0a8:	strtmi	r6, [r1], -r3, lsr #18
    d0ac:			; <UNDEFINED> instruction: 0xf8d34817
    d0b0:	ldrbtmi	r3, [r8], #-216	; 0xffffff28
    d0b4:	addvc	pc, r6, r0, lsl #10
    d0b8:			; <UNDEFINED> instruction: 0xf7ff6163
    d0bc:	ldrtmi	pc, [r0], -fp, ror #21	; <UNPREDICTABLE>
    d0c0:	pop	{r1, ip, sp, pc}
    d0c4:	strdvs	r8, [r5], #-112	; 0xffffff90	; <UNPREDICTABLE>
    d0c8:			; <UNDEFINED> instruction: 0xf8ca464e
    d0cc:			; <UNDEFINED> instruction: 0xf8ca5004
    d0d0:			; <UNDEFINED> instruction: 0xf8ca5008
    d0d4:			; <UNDEFINED> instruction: 0xf8ca500c
    d0d8:			; <UNDEFINED> instruction: 0xf8ca5010
    d0dc:			; <UNDEFINED> instruction: 0xf8c45014
    d0e0:			; <UNDEFINED> instruction: 0xf8c48000
    d0e4:			; <UNDEFINED> instruction: 0xe7ea9018
    d0e8:	strbmi	r6, [lr], -r7, rrx
    d0ec:	andvc	pc, r4, sl, asr #17
    d0f0:	andvc	pc, r8, sl, asr #17
    d0f4:	andvc	pc, ip, sl, asr #17
    d0f8:	andsvc	pc, r0, sl, asr #17
    d0fc:	andsvc	pc, r4, sl, asr #17
    d100:	andhi	pc, r0, r4, asr #17
    d104:	andsls	pc, r8, r4, asr #17
    d108:	svclt	0x0000e7d9
    d10c:	andeq	pc, r3, r6, ror #18
    d110:			; <UNDEFINED> instruction: 0x4604b470
    d114:	strcs	r4, [r0, #-1544]	; 0xfffff9f8
    d118:	strtmi	r6, [r1], -r5, lsr #1
    d11c:			; <UNDEFINED> instruction: 0x612560e5
    d120:			; <UNDEFINED> instruction: 0x61a56165
    d124:	ldmib	r0, {r0, r2, r5, r6, sp, lr}^
    d128:	eorvs	r5, r3, r0, lsl #12
    d12c:	stmib	r4, {r0, r1, r7, fp, sp, lr}^
    d130:	stmdami	r5, {r1, sp, lr}
    d134:	ldrbtmi	r6, [r8], #-421	; 0xfffffe5b
    d138:	cmnvs	r2, r3, lsr #2
    d13c:	addsvc	pc, r2, r0, lsl #10
    d140:			; <UNDEFINED> instruction: 0xf7ffbc70
    d144:	svclt	0x0000baa7
    d148:	andeq	pc, r3, r2, ror #17
    d14c:			; <UNDEFINED> instruction: 0x460db570
    d150:	strmi	r6, [r6], -r9, lsl #17
    d154:			; <UNDEFINED> instruction: 0xff8cf7ff
    d158:			; <UNDEFINED> instruction: 0x4604b950
    d15c:	ldrtmi	r4, [r1], -r6, lsl #16
    d160:	ldrbtmi	r6, [r8], #-373	; 0xfffffe8b
    d164:	adcvc	pc, r0, r0, lsl #10
    d168:	blx	fe54b16c <tcgetattr@plt+0xfe543a10>
    d16c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    d170:	ldrbtcc	pc, [pc], #79	; d178 <tcgetattr@plt+0x5a1c>	; <UNPREDICTABLE>
    d174:	svclt	0x0000e7fa
    d178:			; <UNDEFINED> instruction: 0x0003f8b6
    d17c:	mvnsmi	lr, #737280	; 0xb4000
    d180:	svcmi	0x001b2500
    d184:	andvs	r4, r1, r4, lsl #12
    d188:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    d18c:	ldrbtmi	r6, [pc], #-69	; d194 <tcgetattr@plt+0x5a38>
    d190:	strmi	r6, [lr], -r5, lsl #1
    d194:			; <UNDEFINED> instruction: 0xf10760c5
    d198:	smlabbvs	r5, r4, r1, r0
    d19c:	cmpvs	r5, sl, lsr #12
    d1a0:	andsls	pc, r8, r0, asr #17
    d1a4:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    d1a8:			; <UNDEFINED> instruction: 0xf808f01a
    d1ac:			; <UNDEFINED> instruction: 0xf7ff4630
    d1b0:			; <UNDEFINED> instruction: 0x4603fcdd
    d1b4:	orrlt	r6, r0, r0, lsr #1
    d1b8:	strtmi	r6, [r1], -r3, asr #29
    d1bc:	adcvc	pc, sl, r7, lsl #10
    d1c0:	ldmdavs	lr, {r1, r3, r4, r7, fp, sp, lr}
    d1c4:			; <UNDEFINED> instruction: 0xf8d260e3
    d1c8:	ldrdvs	r3, [r6, r8]!
    d1cc:	movwcs	lr, #18884	; 0x49c4
    d1d0:	blx	184b1d4 <tcgetattr@plt+0x1843a78>
    d1d4:	pop	{r3, r5, r9, sl, lr}
    d1d8:	strdvs	r8, [r0], #-56	; 0xffffffc8	; <UNPREDICTABLE>
    d1dc:	adcvs	r4, r3, r8, asr #12
    d1e0:			; <UNDEFINED> instruction: 0x612360e3
    d1e4:	eorvs	r6, r6, r3, ror #2
    d1e8:	andsls	pc, r8, r4, asr #17
    d1ec:	svclt	0x0000e7f3
    d1f0:	andeq	pc, r3, sl, lsl #17
    d1f4:	strdeq	pc, [r3], -sl
    d1f8:	mvnsmi	lr, sp, lsr #18
    d1fc:	subvs	r2, r5, r0, lsl #10
    d200:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    d204:	strmi	r6, [r4], -r5, lsl #1
    d208:	smlabtvs	r5, r5, r0, r6
    d20c:	stmdavs	fp, {r0, r2, r6, r8, sp, lr}
    d210:			; <UNDEFINED> instruction: 0xf8c06002
    d214:			; <UNDEFINED> instruction: 0xb1bb8018
    d218:	ldrmi	r4, [r6], -r8, lsl #12
    d21c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    d220:	andeq	pc, ip, #4, 2
    d224:	stc2l	0, cr15, [r4], #40	; 0x28
    d228:	cmnvs	r0, r3, lsl #12
    d22c:	stmiavs	r3!, {r4, r5, r6, r8, ip, sp, pc}^
    d230:	stmdami	fp, {r0, r5, r9, sl, lr}
    d234:	ldrbtmi	r6, [r8], #-2203	; 0xfffff765
    d238:	adcsvc	pc, r6, r0, lsl #10
    d23c:			; <UNDEFINED> instruction: 0xf7ff6123
    d240:	strtmi	pc, [r8], -r9, lsr #20
    d244:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d248:	ldrb	r4, [fp, r0, asr #12]!
    d24c:	strbmi	r6, [r0], -r0, rrx
    d250:	rscvs	r6, r3, r3, lsr #1
    d254:	cmnvs	r3, r3, lsr #2
    d258:			; <UNDEFINED> instruction: 0xf8c46026
    d25c:			; <UNDEFINED> instruction: 0xe7f18018
    d260:	andeq	pc, r3, r2, ror #15
    d264:			; <UNDEFINED> instruction: 0x4615b538
    d268:			; <UNDEFINED> instruction: 0x460bb391
    d26c:	ldrne	pc, [r0], #2257	; 0x8d1
    d270:			; <UNDEFINED> instruction: 0xf7ffb119
    d274:	mulcs	r0, r5, lr
    d278:			; <UNDEFINED> instruction: 0x4604bd38
    d27c:	ldrmi	r6, [r8], -r1, asr #32
    d280:			; <UNDEFINED> instruction: 0xf04f60a1
    d284:	strdvs	r3, [r1], #63	; 0x3f	; <UNPREDICTABLE>
    d288:	cmnvs	r1, r1, lsr #2
    d28c:			; <UNDEFINED> instruction: 0x61a36022
    d290:	blx	fe8cb294 <tcgetattr@plt+0xfe8c3b38>
    d294:	stmvs	r3, {r3, r5, r8, ip, sp, pc}
    d298:			; <UNDEFINED> instruction: 0x61234620
    d29c:	stc2	7, cr15, [ip], {255}	; 0xff
    d2a0:	strtmi	fp, [r9], -r8, lsr #2
    d2a4:	pop	{r5, r9, sl, lr}
    d2a8:			; <UNDEFINED> instruction: 0xf7ff4038
    d2ac:	stmiavs	r3!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    d2b0:	stmdami	sl, {r0, r5, r9, sl, lr}
    d2b4:	ldrbtmi	r6, [r8], #-3802	; 0xfffff126
    d2b8:	sbcvc	pc, r0, r0, lsl #10
    d2bc:	smlalvs	r6, r2, r3, r8
    d2c0:	ldrsbcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    d2c4:	andcc	lr, r4, #196, 18	; 0x310000
    d2c8:			; <UNDEFINED> instruction: 0xf9e4f7ff
    d2cc:	ldclt	0, cr2, [r8, #-0]
    d2d0:	ldrhtmi	lr, [r8], -sp
    d2d4:			; <UNDEFINED> instruction: 0xf7ff4611
    d2d8:	svclt	0x0000bf51
    d2dc:	andeq	pc, r3, r2, ror #14
    d2e0:	ldrbmi	lr, [r0, sp, lsr #18]!
    d2e4:	bmi	165ed30 <tcgetattr@plt+0x16575d4>
    d2e8:	blmi	1679510 <tcgetattr@plt+0x1671db4>
    d2ec:	ldrbtmi	r4, [sl], #-1666	; 0xfffff97e
    d2f0:	ldmpl	r3, {r3, r4, r6, sl, fp, lr}^
    d2f4:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    d2f8:			; <UNDEFINED> instruction: 0xf04f9307
    d2fc:	stmdbcs	r0, {r8, r9}
    d300:			; <UNDEFINED> instruction: 0x4608d05a
    d304:			; <UNDEFINED> instruction: 0xf03b4688
    d308:	strmi	pc, [r6], -pc, asr #31
    d30c:	ldmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d310:	cmple	sl, r0, lsl #16
    d314:	stmiapl	r3!, {r4, r6, r8, r9, fp, lr}^
    d318:	movwlt	r6, #51228	; 0xc81c
    d31c:	ldrbtmi	r4, [pc], #-3919	; d324 <tcgetattr@plt+0x5bc8>
    d320:	ldrcc	pc, [r0], #2260	; 0x8d4
    d324:	stmdavs	r1!, {r0, r1, r6, r7, r8, ip, sp, pc}
    d328:			; <UNDEFINED> instruction: 0xf7f94630
    d32c:	movwlt	lr, #36220	; 0x8d7c
    d330:	ldrdpl	pc, [r0], r4
    d334:	cmnlt	fp, fp, lsr #16
    d338:	ldrtmi	r4, [r0], -r9, lsr #12
    d33c:	ldcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
    d340:	andcs	fp, r5, #192, 2	; 0x30
    d344:			; <UNDEFINED> instruction: 0x46284639
    d348:	stmib	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d34c:			; <UNDEFINED> instruction: 0x1d69b920
    d350:			; <UNDEFINED> instruction: 0xf7f94630
    d354:	cmnlt	r8, r8, ror #26
    d358:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
    d35c:	bicsle	r2, pc, r0, lsl #24
    d360:	svceq	0x0000f1b9
    d364:	ldmdbmi	lr!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
    d368:			; <UNDEFINED> instruction: 0x46324650
    d36c:	ldrbtmi	r4, [r9], #-1612	; 0xfffff9b4
    d370:	ldc2l	0, cr15, [sl], #-20	; 0xffffffec
    d374:			; <UNDEFINED> instruction: 0xf7f94630
    d378:	ldmdbmi	sl!, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    d37c:			; <UNDEFINED> instruction: 0x4642483a
    d380:			; <UNDEFINED> instruction: 0x46234479
    d384:	bicsvc	pc, r8, r1, lsl #10
    d388:			; <UNDEFINED> instruction: 0xf0194478
    d38c:	bmi	e0cff0 <tcgetattr@plt+0xe05894>
    d390:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    d394:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d398:	subsmi	r9, sl, r7, lsl #22
    d39c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d3a0:			; <UNDEFINED> instruction: 0x4620d151
    d3a4:	pop	{r3, ip, sp, pc}
    d3a8:	stmdacc	r1, {r4, r5, r6, r7, r8, r9, sl, pc}
    d3ac:	blcs	ea4480 <tcgetattr@plt+0xe9cd24>
    d3b0:	movwcs	fp, #3844	; 0xf04
    d3b4:			; <UNDEFINED> instruction: 0xe7ad5433
    d3b8:	tstlt	ip, r4, asr #17
    d3bc:	ldrcc	pc, [r0], #2260	; 0x8d4
    d3c0:	mvnle	r2, r0, lsl #22
    d3c4:			; <UNDEFINED> instruction: 0xf7ff4620
    d3c8:	strmi	pc, [r2], -r7, lsl #20
    d3cc:	tstcs	r0, r8, asr r3
    d3d0:	smlabtne	r3, sp, r9, lr
    d3d4:	strbtmi	r9, [r8], -r1, lsl #2
    d3d8:	strcs	r9, [r2], #-258	; 0xfffffefe
    d3dc:			; <UNDEFINED> instruction: 0xf04f9105
    d3e0:	ldmvs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    d3e4:	tstls	r6, r0, lsl #8
    d3e8:			; <UNDEFINED> instruction: 0xf7ff9304
    d3ec:	msrlt	(UNDEF: 120), r5
    d3f0:	b	15163f8 <tcgetattr@plt+0x150ec9c>
    d3f4:	andsle	r0, r0, r9, lsl #6
    d3f8:			; <UNDEFINED> instruction: 0x4622491d
    d3fc:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
    d400:			; <UNDEFINED> instruction: 0xf5014478
    d404:			; <UNDEFINED> instruction: 0xf01971cc
    d408:			; <UNDEFINED> instruction: 0xe7c0fed9
    d40c:			; <UNDEFINED> instruction: 0xf7ff9802
    d410:	strmi	pc, [r4], -r9, lsr #26
    d414:	strcs	lr, [r0], #-2029	; 0xfffff813
    d418:	ldmdbmi	r7, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    d41c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    d420:	stc2	0, cr15, [r2], #-20	; 0xffffffec
    d424:	ldmdbmi	r5, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d428:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    d42c:	orrcc	r4, r4, r8, ror r4
    d430:	mcr2	0, 6, pc, cr4, cr9, {0}	; <UNPREDICTABLE>
    d434:			; <UNDEFINED> instruction: 0xf7ff2002
    d438:	stmdacs	r0, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    d43c:			; <UNDEFINED> instruction: 0xf7ffd0d8
    d440:			; <UNDEFINED> instruction: 0x4604fd11
    d444:			; <UNDEFINED> instruction: 0xf7f9e7d5
    d448:	svclt	0x0000edd4
    d44c:	andeq	r5, r6, r6, lsr #17
    d450:	andeq	r0, r0, r8, ror r3
    d454:	andeq	r5, r6, r0, lsr #17
    d458:	strdeq	r0, [r0], -ip
    d45c:	strdeq	pc, [r3], -r6
    d460:	andeq	pc, r3, lr, lsr #7
    d464:	muleq	r3, r8, r6
    d468:	andeq	pc, r3, ip, lsr #7
    d46c:	andeq	r5, r6, r2, lsl #16
    d470:	andeq	pc, r3, sl, lsl r6	; <UNPREDICTABLE>
    d474:	strdeq	pc, [r3], -r8
    d478:	andeq	pc, r3, r6, asr #5
    d47c:	andeq	pc, r3, lr, ror #11
    d480:	andeq	pc, r3, r4, ror r2	; <UNPREDICTABLE>
    d484:	push	{r0, r2, r3, r4, r5, r8, r9, fp, lr}
    d488:			; <UNDEFINED> instruction: 0x460747f0
    d48c:	ldrbtmi	r4, [fp], #-2108	; 0xfffff7c4
    d490:			; <UNDEFINED> instruction: 0x460e4615
    d494:			; <UNDEFINED> instruction: 0xf5034478
    d498:			; <UNDEFINED> instruction: 0xf01971e0
    d49c:	stmdavc	fp!, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    d4a0:			; <UNDEFINED> instruction: 0x46284c38
    d4a4:	ldrbtmi	r2, [ip], #-2852	; 0xfffff4dc
    d4a8:			; <UNDEFINED> instruction: 0xf028d008
    d4ac:	strmi	pc, [r0], r5, lsr #17
    d4b0:	cmnlt	r8, r0, lsr r0
    d4b4:	ldrtmi	r2, [r8], -r0, lsl #14
    d4b8:			; <UNDEFINED> instruction: 0x87f0e8bd
    d4bc:			; <UNDEFINED> instruction: 0xf8eef028
    d4c0:			; <UNDEFINED> instruction: 0xf780fab0
    d4c4:	ldmdbeq	pc!, {r4, r5, sp, lr}^	; <UNPREDICTABLE>
    d4c8:			; <UNDEFINED> instruction: 0x4638427f
    d4cc:			; <UNDEFINED> instruction: 0x87f0e8bd
    d4d0:	strtmi	r2, [r9], -r1, lsl #4
    d4d4:			; <UNDEFINED> instruction: 0xff04f7ff
    d4d8:			; <UNDEFINED> instruction: 0xf8d0b128
    d4dc:			; <UNDEFINED> instruction: 0xb1133490
    d4e0:	eorsvs	r4, r3, r7, asr #12
    d4e4:	ldmdavs	pc!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    d4e8:	sdiveq	r0, r7, r0
    d4ec:	blmi	9c1984 <tcgetattr@plt+0x9ba228>
    d4f0:	mvnscc	pc, pc, asr #32
    d4f4:	andls	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    d4f8:			; <UNDEFINED> instruction: 0xf0284648
    d4fc:			; <UNDEFINED> instruction: 0x4604f853
    d500:	ldrtmi	fp, [sl], r8, ror #3
    d504:			; <UNDEFINED> instruction: 0xf7f94628
    d508:	stmdavs	r1!, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    d50c:	strtmi	r4, [r8], -r2, lsl #12
    d510:	ldm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d514:	strtmi	r4, [r0], -r3, lsl #12
    d518:			; <UNDEFINED> instruction: 0xf1bab91b
    d51c:	tstle	fp, r0, lsl #30
    d520:			; <UNDEFINED> instruction: 0xf02846a2
    d524:	strmi	pc, [r4], -r3, lsl #16
    d528:	mvnle	r2, r0, lsl #16
    d52c:	svceq	0x0000f1ba
    d530:			; <UNDEFINED> instruction: 0xf8c6d005
    d534:	ldr	sl, [lr, r0]!
    d538:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    d53c:			; <UNDEFINED> instruction: 0x4648e7bb
    d540:	mvnscc	pc, pc, asr #32
    d544:			; <UNDEFINED> instruction: 0xf82ef028
    d548:	stmdacs	r0, {r2, r9, sl, lr}
    d54c:	stmdavs	r1!, {r2, r4, r5, r6, r7, ip, lr, pc}^
    d550:	strtmi	r2, [r8], -r0, lsl #4
    d554:	mrc	7, 2, APSR_nzcv, cr2, cr9, {7}
    d558:	strtmi	r4, [r0], -r3, lsl #12
    d55c:			; <UNDEFINED> instruction: 0xf1b8b91b
    d560:	mvnle	r0, r0, lsl #30
    d564:			; <UNDEFINED> instruction: 0xf02746a0
    d568:	strmi	pc, [r4], -r1, ror #31
    d56c:	mvnle	r2, r0, lsl #16
    d570:	svceq	0x0000f1b8
    d574:			; <UNDEFINED> instruction: 0xf8c6d0e0
    d578:	ldr	r8, [ip, r0]
    d57c:	andeq	pc, r3, sl, lsl #11
    d580:	andeq	lr, r3, r0, asr #5
    d584:	andeq	r5, r6, lr, ror #13
    d588:	andeq	r0, r0, r8, ror #6
    d58c:	ldrblt	r4, [r0, #-2845]!	; 0xfffff4e3
    d590:	ldmdami	sp, {r2, r9, sl, lr}
    d594:			; <UNDEFINED> instruction: 0x460d447b
    d598:			; <UNDEFINED> instruction: 0xf5034616
    d59c:	ldrbtmi	r7, [r8], #-492	; 0xfffffe14
    d5a0:			; <UNDEFINED> instruction: 0xf019462a
    d5a4:	stmdavc	fp!, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
    d5a8:	andsle	r2, sp, r0, asr #22
    d5ac:	strtmi	r6, [r9], -r3, ror #16
    d5b0:	ldmvs	fp, {r5, r9, sl, lr}
    d5b4:			; <UNDEFINED> instruction: 0xf7ff60a3
    d5b8:	orrslt	pc, r8, r3, asr r9	; <UNPREDICTABLE>
    d5bc:			; <UNDEFINED> instruction: 0xf104b9f6
    d5c0:	strtmi	r0, [sl], -r8, lsl #2
    d5c4:			; <UNDEFINED> instruction: 0xf7ff4620
    d5c8:	ldmiblt	r8!, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    d5cc:	stmdavs	r0!, {r0, r1, r5, r7, fp, sp, lr}
    d5d0:			; <UNDEFINED> instruction: 0xf0106edb
    d5d4:	ldmvs	sl, {r2}
    d5d8:	andcc	lr, r3, #196, 18	; 0x310000
    d5dc:	ldmdavs	fp, {r1, r8, ip, lr, pc}
    d5e0:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
    d5e4:	ldcllt	0, cr2, [r0, #-0]
    d5e8:			; <UNDEFINED> instruction: 0xf03a4628
    d5ec:	strdvs	pc, [r0, -r1]!
    d5f0:	strtmi	fp, [r0], -r0, lsr #2
    d5f4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    d5f8:	blt	ff7cb5fc <tcgetattr@plt+0xff7c3ea0>
    d5fc:	rscscc	pc, pc, pc, asr #32
    d600:	svclt	0x0000bd70
    d604:	andeq	pc, r3, r4, lsl #9
    d608:			; <UNDEFINED> instruction: 0x0003e1b6
    d60c:	svcmi	0x00f0e92d
    d610:			; <UNDEFINED> instruction: 0xf8df4616
    d614:	ldrmi	r2, [r8], ip, asr #16
    d618:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    d61c:	ldrbtmi	fp, [sl], #-213	; 0xffffff2b
    d620:	ldclls	6, cr4, [lr, #-16]
    d624:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
    d628:	cmpls	r3, #1769472	; 0x1b0000
    d62c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d630:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    d634:	movwls	r4, #38011	; 0x947b
    d638:	movteq	pc, #21	; <UNPREDICTABLE>
    d63c:	svclt	0x00169307
    d640:	streq	pc, [r2, #-69]	; 0xffffffbb
    d644:	movweq	pc, #8197	; 0x2005	; <UNPREDICTABLE>
    d648:	movwls	r2, #25346	; 0x6302
    d64c:	svceq	0x0000f1b8
    d650:			; <UNDEFINED> instruction: 0xf1b8d068
    d654:			; <UNDEFINED> instruction: 0xf0000f01
    d658:			; <UNDEFINED> instruction: 0xf1b88183
    d65c:			; <UNDEFINED> instruction: 0xf0000f02
    d660:			; <UNDEFINED> instruction: 0xf8df823f
    d664:	svcge	0x0013b808
    d668:			; <UNDEFINED> instruction: 0xf04f07e9
    d66c:	ldrbtmi	r0, [fp], #768	; 0x300
    d670:	strble	r7, [r0, #-59]!	; 0xffffffc5
    d674:	ubfxne	pc, pc, #17, #25
    d678:	addvc	pc, r0, #1325400064	; 0x4f000000
    d67c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d680:	blx	1a49778 <tcgetattr@plt+0x1a4201c>
    d684:	blcs	342a4 <tcgetattr@plt+0x2cb48>
    d688:			; <UNDEFINED> instruction: 0xf8dfd058
    d68c:	vst1.64	{d17}, [pc :128], r8
    d690:	ldrtmi	r7, [r8], -r0, lsl #5
    d694:			; <UNDEFINED> instruction: 0xf03c4479
    d698:			; <UNDEFINED> instruction: 0xf015fa5d
    d69c:	movwls	r0, #33540	; 0x8304
    d6a0:			; <UNDEFINED> instruction: 0xf8dfd050
    d6a4:	vst1.64	{d17}, [pc :64], r4
    d6a8:	ldrtmi	r7, [r8], -r0, lsl #5
    d6ac:			; <UNDEFINED> instruction: 0xf03c4479
    d6b0:			; <UNDEFINED> instruction: 0xf015fa51
    d6b4:	suble	r0, r8, r8, lsl #20
    d6b8:			; <UNDEFINED> instruction: 0x17c0f8df
    d6bc:	addvc	pc, r0, #1325400064	; 0x4f000000
    d6c0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d6c4:	blx	11c97bc <tcgetattr@plt+0x11c2060>
    d6c8:	strble	r0, [r0, #-1770]	; 0xfffff916
    d6cc:	sbfxne	pc, pc, #17, #17
    d6d0:	addvc	pc, r0, #1325400064	; 0x4f000000
    d6d4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d6d8:	blx	f497d0 <tcgetattr@plt+0xf42074>
    d6dc:	ldrle	r0, [r8, #-1707]!	; 0xfffff955
    d6e0:	sbfxne	pc, pc, #17, #1
    d6e4:	addvc	pc, r0, #1325400064	; 0x4f000000
    d6e8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d6ec:	blx	cc97e4 <tcgetattr@plt+0xcc2088>
    d6f0:	orrlt	r9, fp, #7168	; 0x1c00
    d6f4:			; <UNDEFINED> instruction: 0x1790f8df
    d6f8:	addvc	pc, r0, #1325400064	; 0x4f000000
    d6fc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d700:	blx	a497f8 <tcgetattr@plt+0xa4209c>
    d704:	bllt	14eb7f8 <tcgetattr@plt+0x14e409c>
    d708:			; <UNDEFINED> instruction: 0x1780f8df
    d70c:	addvc	pc, r0, #1325400064	; 0x4f000000
    d710:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    d714:	blx	7c980c <tcgetattr@plt+0x7c20b0>
    d718:	bllt	159efe8 <tcgetattr@plt+0x159788c>
    d71c:			; <UNDEFINED> instruction: 0x2770f8df
    d720:	eor	r4, r6, sl, ror r4
    d724:			; <UNDEFINED> instruction: 0xb76cf8df
    d728:	svcge	0x001344fb
    d72c:			; <UNDEFINED> instruction: 0xf04f07e9
    d730:	eorsvc	r0, fp, r0, lsl #6
    d734:	blls	1c29b4 <tcgetattr@plt+0x1bb258>
    d738:			; <UNDEFINED> instruction: 0xd1a62b00
    d73c:	movweq	pc, #16405	; 0x4015	; <UNPREDICTABLE>
    d740:			; <UNDEFINED> instruction: 0xd1ae9308
    d744:	beq	2497a0 <tcgetattr@plt+0x242044>
    d748:			; <UNDEFINED> instruction: 0x06ead1b6
    d74c:			; <UNDEFINED> instruction: 0x06abd4be
    d750:	blls	202a70 <tcgetattr@plt+0x1fb314>
    d754:	bicle	r2, sp, r0, lsl #22
    d758:	blcs	2b84c <tcgetattr@plt+0x240f0>
    d75c:			; <UNDEFINED> instruction: 0x4638d0d4
    d760:	ldcl	7, cr15, [r0, #996]!	; 0x3e4
    d764:	ldrtmi	r2, [r2], -r0, lsl #6
    d768:			; <UNDEFINED> instruction: 0xf8004438
    d76c:	cdpcs	12, 0, cr3, cr0, cr1, {0}
    d770:			; <UNDEFINED> instruction: 0xf8dfd0d4
    d774:	ldrbmi	r1, [fp], -r4, lsr #14
    d778:	ldrbtmi	r9, [r9], #-1793	; 0xfffff8ff
    d77c:			; <UNDEFINED> instruction: 0x071cf8df
    d780:	ldrbvc	pc, [r6, r1, lsl #10]!	; <UNPREDICTABLE>
    d784:	andls	pc, r0, sp, asr #17
    d788:			; <UNDEFINED> instruction: 0x46394478
    d78c:	ldc2	0, cr15, [r6, #-100]	; 0xffffff9c
    d790:			; <UNDEFINED> instruction: 0xf04f2300
    d794:	strdvs	r3, [r5], -pc	; <UNPREDICTABLE>
    d798:	adcvs	r6, r3, r3, rrx
    d79c:			; <UNDEFINED> instruction: 0x612360e3
    d7a0:			; <UNDEFINED> instruction: 0x61a26163
    d7a4:			; <UNDEFINED> instruction: 0xfff0f026
    d7a8:	svclt	0x00182800
    d7ac:	svceq	0x0000f1ba
    d7b0:	sbchi	pc, r1, r0, asr #32
    d7b4:	ldrdeq	pc, [r4], -r9	; <UNPREDICTABLE>
    d7b8:			; <UNDEFINED> instruction: 0xf7ff3060
    d7bc:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    d7c0:			; <UNDEFINED> instruction: 0xf8d9d043
    d7c4:	ldrtmi	r3, [r9], -r4, lsr #32
    d7c8:			; <UNDEFINED> instruction: 0x06d4f8df
    d7cc:	rsbvs	r3, r3, r0, ror #6
    d7d0:			; <UNDEFINED> instruction: 0xf0194478
    d7d4:	stmdavs	r0!, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    d7d8:	blx	fea4b7de <tcgetattr@plt+0xfea44082>
    d7dc:			; <UNDEFINED> instruction: 0xf0002800
    d7e0:	cdpcs	3, 0, cr8, cr0, cr8, {1}
    d7e4:	ldmdavc	r3!, {r0, r1, r2, r4, r5, r6, ip, lr, pc}
    d7e8:			; <UNDEFINED> instruction: 0xf0002b00
    d7ec:	blcs	f6da7c <tcgetattr@plt+0xf66320>
    d7f0:	ldmdavc	r3!, {r0, r1, r2, r3, r6, r8, ip, lr, pc}^
    d7f4:	cmple	ip, r0, lsl #22
    d7f8:	ldrdeq	pc, [r4], -r9	; <UNPREDICTABLE>
    d7fc:	ldreq	pc, [r0, #-256]	; 0xffffff00
    d800:	svceq	0x0000f1b8
    d804:	cmnhi	r0, r0	; <UNPREDICTABLE>
    d808:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    d80c:	svceq	0x0001f1b8
    d810:			; <UNDEFINED> instruction: 0xf104bf98
    d814:	vrhadd.s8	d0, d0, d8
    d818:	strtmi	r8, [r8], -r1, ror #2
    d81c:			; <UNDEFINED> instruction: 0xf9c4f00a
    d820:	stmdacs	r0, {r5, r6, r7, sp, lr}
    d824:	cmphi	r3, r0	; <UNPREDICTABLE>
    d828:			; <UNDEFINED> instruction: 0xf8d36883
    d82c:	stmib	r4, {r3, r4, r6, r7, ip, lr}^
    d830:	strcs	r3, [r0], -r4, lsl #10
    d834:	cmple	lr, r0, lsl #26
    d838:	stmiblt	r3!, {r1, r2, r8, r9, fp, ip, pc}
    d83c:			; <UNDEFINED> instruction: 0x1664f8df
    d840:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    d844:	blx	449860 <tcgetattr@plt+0x442104>
    d848:			; <UNDEFINED> instruction: 0xf10de00e
    d84c:			; <UNDEFINED> instruction: 0xf8d90a30
    d850:	strtmi	r1, [sl], -ip
    d854:			; <UNDEFINED> instruction: 0xf7ff4650
    d858:	stmdacs	r0, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
    d85c:	blls	1c1a40 <tcgetattr@plt+0x1ba2e4>
    d860:			; <UNDEFINED> instruction: 0xf0002b00
    d864:	strcs	r8, [r0, #-339]	; 0xfffffead
    d868:			; <UNDEFINED> instruction: 0x163cf8df
    d86c:			; <UNDEFINED> instruction: 0xf8df2300
    d870:	ldrbtmi	r0, [r9], #-1596	; 0xfffff9c4
    d874:			; <UNDEFINED> instruction: 0xf5016063
    d878:	ldrbtmi	r7, [r8], #-502	; 0xfffffe0a
    d87c:	ldc2	0, cr15, [lr], {25}
    d880:			; <UNDEFINED> instruction: 0xf7f94628
    d884:	blls	2085b4 <tcgetattr@plt+0x200e58>
    d888:			; <UNDEFINED> instruction: 0xf083fab3
    d88c:	submi	r0, r0, #64, 18	; 0x100000
    d890:			; <UNDEFINED> instruction: 0xf8dfe03f
    d894:			; <UNDEFINED> instruction: 0x4630161c
    d898:			; <UNDEFINED> instruction: 0xf7f94479
    d89c:	stmdacs	r0, {r2, r6, r7, r9, fp, sp, lr, pc}
    d8a0:	ldmdavc	r3!, {r1, r3, r5, r7, ip, lr, pc}
    d8a4:	cmple	pc, lr, ror fp	; <UNPREDICTABLE>
    d8a8:	blcs	2ba7c <tcgetattr@plt+0x24320>
    d8ac:			; <UNDEFINED> instruction: 0xf026d15c
    d8b0:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    d8b4:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
    d8b8:	blcs	344d8 <tcgetattr@plt+0x2cd7c>
    d8bc:			; <UNDEFINED> instruction: 0xf8dfd1d3
    d8c0:			; <UNDEFINED> instruction: 0x464815f4
    d8c4:	ldrbtmi	r4, [r9], #-1565	; 0xfffff9e3
    d8c8:			; <UNDEFINED> instruction: 0xf9cef005
    d8cc:	blcs	47804 <tcgetattr@plt+0x400a8>
    d8d0:	adcshi	pc, r9, r0, asr #32
    d8d4:	stmdavs	r3!, {r1, r2, r3, r5, r9, sl, lr}^
    d8d8:	ldrdcs	lr, [r2], -r3
    d8dc:	umlalvs	r6, r2, r9, r9
    d8e0:	movwcs	lr, #18899	; 0x49d3
    d8e4:			; <UNDEFINED> instruction: 0x61a160e0
    d8e8:	movwcs	lr, #18884	; 0x49c4
    d8ec:	tstlt	r3, r8, lsl #22
    d8f0:	mvnscc	pc, #79	; 0x4f
    d8f4:			; <UNDEFINED> instruction: 0xf8df61a3
    d8f8:	strcs	r0, [r0, #-1472]	; 0xfffffa40
    d8fc:	rsbvs	r4, r5, r1, lsr #12
    d900:			; <UNDEFINED> instruction: 0xf5004478
    d904:			; <UNDEFINED> instruction: 0xf7fe70f6
    d908:	ldrtmi	pc, [r0], -r5, asr #29	; <UNPREDICTABLE>
    d90c:	bl	14b8f8 <tcgetattr@plt+0x14419c>
    d910:			; <UNDEFINED> instruction: 0xf8df4628
    d914:			; <UNDEFINED> instruction: 0xf8df25a8
    d918:	ldrbtmi	r3, [sl], #-1356	; 0xfffffab4
    d91c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d920:	subsmi	r9, sl, r3, asr fp
    d924:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d928:	rsbshi	pc, r5, #64	; 0x40
    d92c:	pop	{r0, r2, r4, r6, ip, sp, pc}
    d930:	ssub8mi	r8, lr, r0
    d934:	bls	287878 <tcgetattr@plt+0x28011c>
    d938:			; <UNDEFINED> instruction: 0xf8df4639
    d93c:			; <UNDEFINED> instruction: 0xf8df3584
    d940:	ldmpl	r3, {r2, r7, r8, sl}^
    d944:	rsbvs	r4, r3, r8, ror r4
    d948:	ldc2	0, cr15, [r8], #-100	; 0xffffff9c
    d94c:			; <UNDEFINED> instruction: 0xf8dfe743
    d950:			; <UNDEFINED> instruction: 0x46390578
    d954:	andge	pc, r4, r4, asr #17
    d958:			; <UNDEFINED> instruction: 0xf0194478
    d95c:	ldr	pc, [sl, -pc, lsr #24]!
    d960:	strblt	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    d964:			; <UNDEFINED> instruction: 0xe6e044fb
    d968:	strbne	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    d96c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d970:	b	164b95c <tcgetattr@plt+0x1644200>
    d974:	addsle	r2, sl, r0, lsl #16
    d978:			; <UNDEFINED> instruction: 0xf03b4630
    d97c:	teqcs	sl, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
    d980:			; <UNDEFINED> instruction: 0xf7f94605
    d984:	strmi	lr, [r2], r6, ror #25
    d988:			; <UNDEFINED> instruction: 0xf0002800
    d98c:			; <UNDEFINED> instruction: 0x46078154
    d990:	beq	49ad4 <tcgetattr@plt+0x42378>
    d994:			; <UNDEFINED> instruction: 0xf807212e
    d998:	ldrtmi	sl, [r8], -r1, lsl #22
    d99c:	ldcl	7, cr15, [r8], {249}	; 0xf9
    d9a0:	stmdacs	r0, {r7, r9, sl, lr}
    d9a4:			; <UNDEFINED> instruction: 0x81aaf000
    d9a8:			; <UNDEFINED> instruction: 0xf8082301
    d9ac:	movwls	sl, #43777	; 0xab01
    d9b0:	blcs	f6ba64 <tcgetattr@plt+0xf64308>
    d9b4:	msrhi	SPSR_fx, r0
    d9b8:	movwcs	r4, #5802	; 0x16aa
    d9bc:	ldmdavc	fp!, {r0, r1, r3, r8, r9, ip, pc}
    d9c0:			; <UNDEFINED> instruction: 0xf0002b3d
    d9c4:			; <UNDEFINED> instruction: 0xf89a814d
    d9c8:	blcs	199d0 <tcgetattr@plt+0x12274>
    d9cc:			; <UNDEFINED> instruction: 0xf04fbf08
    d9d0:	ldmdavc	fp!, {r9, fp}
    d9d4:	svclt	0x00082b00
    d9d8:			; <UNDEFINED> instruction: 0xf1b82700
    d9dc:	andle	r0, r5, r0, lsl #30
    d9e0:	mulcc	r0, r8, r8
    d9e4:	svclt	0x00082b00
    d9e8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d9ec:	svceq	0x0000f1ba
    d9f0:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
    d9f4:	ldrbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    d9f8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    d9fc:	mrc2	7, 6, pc, cr10, cr14, {7}
    da00:	svccs	0x00004682
    da04:	cmnhi	r7, r0	; <UNPREDICTABLE>
    da08:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    da0c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    da10:	mrc2	7, 6, pc, cr0, cr14, {7}
    da14:	bleq	4a0dc <tcgetattr@plt+0x42980>
    da18:	movweq	lr, #43584	; 0xaa40
    da1c:	svclt	0x00184607
    da20:	bleq	89b64 <tcgetattr@plt+0x82408>
    da24:	svceq	0x0000f1b8
    da28:	svcge	0x0051f43f
    da2c:	strteq	pc, [ip], #2271	; 0x8df
    da30:	movwls	r4, #38465	; 0x9641
    da34:	eorscc	r4, r0, r8, ror r4
    da38:	mrc2	7, 5, pc, cr12, cr14, {7}
    da3c:	strmi	r9, [r0], r9, lsl #22
    da40:			; <UNDEFINED> instruction: 0xf0002b00
    da44:			; <UNDEFINED> instruction: 0xf1ba80a2
    da48:			; <UNDEFINED> instruction: 0xf0000f00
    da4c:			; <UNDEFINED> instruction: 0xf8df8204
    da50:			; <UNDEFINED> instruction: 0x46d43490
    da54:	svccs	0x0000447b
    da58:	mvnshi	pc, r0
    da5c:	strne	pc, [r4], #2271	; 0x8df
    da60:	ldrbtmi	r4, [r9], #-1726	; 0xfffff942
    da64:	svceq	0x0000f1b8
    da68:	addshi	pc, sl, r0, asr #32
    da6c:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    da70:			; <UNDEFINED> instruction: 0xf8df4632
    da74:	ldrbtmi	r6, [r8], #-1144	; 0xfffffb88
    da78:	andeq	lr, r3, sp, asr #19
    da7c:	ldrbteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    da80:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    da84:			; <UNDEFINED> instruction: 0xf506c100
    da88:	ldrbtmi	r7, [r8], #-502	; 0xfffffe0a
    da8c:	and	pc, r8, sp, asr #17
    da90:	blx	fe549afe <tcgetattr@plt+0xfe5423a2>
    da94:	svceq	0x0000f1ba
    da98:			; <UNDEFINED> instruction: 0x81a8f000
    da9c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    daa0:			; <UNDEFINED> instruction: 0x46204652
    daa4:	stc2l	7, cr15, [lr], #1020	; 0x3fc
    daa8:			; <UNDEFINED> instruction: 0xf0402800
    daac:	svccs	0x0000813b
    dab0:			; <UNDEFINED> instruction: 0x81b3f040
    dab4:			; <UNDEFINED> instruction: 0xf04f68a2
    dab8:			; <UNDEFINED> instruction: 0x462e33ff
    dabc:	ldrdvs	r6, [r3, r2]!
    dac0:	smlalvs	r6, r2, r3, r8
    dac4:	ldrsbcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    dac8:	andcc	lr, r4, #196, 18	; 0x310000
    dacc:	stmiavs	r3!, {r0, r1, r4, r8, r9, sl, sp, lr, pc}
    dad0:	atnvsep	f3, f3
    dad4:	stmdacs	r0, {r5, r6, r7, sp, lr}
    dad8:	mcrge	4, 5, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    dadc:	strt	r6, [r8], r5, ror #18
    dae0:	ldrlt	pc, [r0], #-2271	; 0xfffff721
    dae4:			; <UNDEFINED> instruction: 0xe62044fb
    dae8:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    daec:	andeq	pc, ip, #4, 2
    daf0:	tstls	r8, r8, lsr #12
    daf4:			; <UNDEFINED> instruction: 0xf87cf00a
    daf8:	cmnvs	r0, r8, lsl #18
    dafc:			; <UNDEFINED> instruction: 0xf43f2800
    db00:	stmiavs	r3!, {r2, r3, r7, r9, sl, fp, sp, pc}^
    db04:	ldmvs	fp, {r1, r2, r6, r9, sl, lr}
    db08:	ldrbt	r6, [r4], r3, lsr #2
    db0c:			; <UNDEFINED> instruction: 0x464849fa
    db10:	ldrbtmi	r4, [r9], #-1565	; 0xfffff9e3
    db14:			; <UNDEFINED> instruction: 0xf8a8f005
    db18:	blmi	ffa875b8 <tcgetattr@plt+0xffa7fe5c>
    db1c:	bls	257324 <tcgetattr@plt+0x24fbc8>
    db20:	ldmib	r3, {r0, r1, r4, r6, r7, fp, ip, lr}^
    db24:	ldmibvs	r9, {r1, ip, lr}
    db28:	movwcs	lr, #18899	; 0x49d3
    db2c:	andpl	lr, r2, r4, asr #19
    db30:	stmib	r4, {r0, r5, r7, r8, sp, lr}^
    db34:	ldrb	r2, [lr], r4, lsl #6
    db38:	blcs	92bbec <tcgetattr@plt+0x924490>
    db3c:	teqhi	r4, r0	; <UNPREDICTABLE>
    db40:			; <UNDEFINED> instruction: 0xf0002b40
    db44:	blcs	96dda8 <tcgetattr@plt+0x96664c>
    db48:			; <UNDEFINED> instruction: 0xf1b8d00e
    db4c:			; <UNDEFINED> instruction: 0xf0000f01
    db50:			; <UNDEFINED> instruction: 0xf1b88174
    db54:			; <UNDEFINED> instruction: 0xf0000f02
    db58:			; <UNDEFINED> instruction: 0xf1b88174
    db5c:			; <UNDEFINED> instruction: 0xf47f0f00
    db60:	blcs	3964c <tcgetattr@plt+0x31ef0>
    db64:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {1}
    db68:	movwcs	r4, #1704	; 0x6a8
    db6c:	movwls	r9, #41739	; 0xa30b
    db70:	svceq	0x0000f1b8
    db74:	mcrge	4, 5, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    db78:	strbmi	r4, [r1], -r0, ror #17
    db7c:	beq	49cc0 <tcgetattr@plt+0x42564>
    db80:	eorscc	r4, r0, r8, ror r4
    db84:	mrc2	7, 0, pc, cr6, cr14, {7}
    db88:			; <UNDEFINED> instruction: 0xf1b84680
    db8c:			; <UNDEFINED> instruction: 0xf43f0f00
    db90:	ldmibmi	fp, {r0, r5, r7, r9, sl, fp, sp, pc}^
    db94:	bleq	49cd8 <tcgetattr@plt+0x4257c>
    db98:	sxtab16mi	r4, ip, r9, ror #8
    db9c:	strmi	r4, [lr], fp, lsl #12
    dba0:			; <UNDEFINED> instruction: 0x463248d8
    dba4:	ldrbtmi	r4, [r8], #-3800	; 0xfffff128
    dba8:	ldmmi	r8, {r0, r1, ip, pc}^
    dbac:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    dbb0:			; <UNDEFINED> instruction: 0xf506c100
    dbb4:	ldrbtmi	r7, [r8], #-502	; 0xfffffe0a
    dbb8:	andshi	pc, r0, sp, asr #17
    dbbc:	and	pc, r8, sp, asr #17
    dbc0:	blx	fff49c2c <tcgetattr@plt+0xfff424d0>
    dbc4:	blcs	347ec <tcgetattr@plt+0x2d090>
    dbc8:			; <UNDEFINED> instruction: 0xf1bad177
    dbcc:	rsbsle	r0, lr, r0, lsl #30
    dbd0:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    dbd4:			; <UNDEFINED> instruction: 0x46204652
    dbd8:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    dbdc:			; <UNDEFINED> instruction: 0xf0402800
    dbe0:	svccs	0x000080a1
    dbe4:	addhi	pc, sp, r0, asr #32
    dbe8:			; <UNDEFINED> instruction: 0xf50648c9
    dbec:			; <UNDEFINED> instruction: 0x464271fe
    dbf0:			; <UNDEFINED> instruction: 0xf0194478
    dbf4:			; <UNDEFINED> instruction: 0xf898fae3
    dbf8:	blcs	959c00 <tcgetattr@plt+0x9524a4>
    dbfc:	rschi	pc, r9, r0
    dc00:			; <UNDEFINED> instruction: 0xf10468a3
    dc04:	cps	#20
    dc08:			; <UNDEFINED> instruction: 0x46420010
    dc0c:	ldmdavs	r7!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr}
    dc10:	strhtvs	r6, [r6], #131	; 0x83
    dc14:			; <UNDEFINED> instruction: 0x612361a7
    dc18:			; <UNDEFINED> instruction: 0xf83ef7ff
    dc1c:	rsble	r2, r8, r0, lsl #16
    dc20:	blcs	34840 <tcgetattr@plt+0x2d0e4>
    dc24:	mcrge	4, 1, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    dc28:			; <UNDEFINED> instruction: 0x464249ba
    dc2c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    dc30:			; <UNDEFINED> instruction: 0xf81af005
    dc34:			; <UNDEFINED> instruction: 0x212ee618
    dc38:			; <UNDEFINED> instruction: 0xf7f94628
    dc3c:	strmi	lr, [r7], -sl, lsl #23
    dc40:			; <UNDEFINED> instruction: 0xf43f2800
    dc44:			; <UNDEFINED> instruction: 0x4680af79
    dc48:			; <UNDEFINED> instruction: 0xf8082301
    dc4c:	movwls	sl, #43777	; 0xab01
    dc50:	blcs	f6bd04 <tcgetattr@plt+0xf645a8>
    dc54:			; <UNDEFINED> instruction: 0xf04f462f
    dc58:	movwls	r0, #45824	; 0xb300
    dc5c:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {3}
    dc60:	strcc	r6, [r1, -r3, lsr #16]
    dc64:	nopeq	{67}	; 0x43
    dc68:			; <UNDEFINED> instruction: 0xf1ba6023
    dc6c:			; <UNDEFINED> instruction: 0xf47f0f00
    dc70:	strt	sl, [lr], sl, lsr #29
    dc74:			; <UNDEFINED> instruction: 0x462f46b8
    dc78:	eorge	pc, ip, sp, asr #17
    dc7c:	eorge	pc, r8, sp, asr #17
    dc80:	beq	49dc4 <tcgetattr@plt+0x42668>
    dc84:			; <UNDEFINED> instruction: 0xf47f2f00
    dc88:			; <UNDEFINED> instruction: 0xe771aebf
    dc8c:	movwls	r2, #45825	; 0xb301
    dc90:			; <UNDEFINED> instruction: 0xf1056823
    dc94:			; <UNDEFINED> instruction: 0xf0430a01
    dc98:	eorvs	r0, r3, r0, lsl r3
    dc9c:			; <UNDEFINED> instruction: 0xf47f2f00
    dca0:			; <UNDEFINED> instruction: 0xf89aae8e
    dca4:	blcs	19cac <tcgetattr@plt+0x12550>
    dca8:	ldrmi	sp, [sl], r7, asr #2
    dcac:			; <UNDEFINED> instruction: 0xf1b8461f
    dcb0:			; <UNDEFINED> instruction: 0xf47f0f00
    dcb4:			; <UNDEFINED> instruction: 0x462eae95
    dcb8:	blls	1c74f4 <tcgetattr@plt+0x1bfd98>
    dcbc:			; <UNDEFINED> instruction: 0xf47f2b00
    dcc0:	ldmibmi	r5, {r0, r1, r4, r6, r7, r8, sl, fp, sp, pc}
    dcc4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    dcc8:			; <UNDEFINED> instruction: 0xffcef004
    dccc:			; <UNDEFINED> instruction: 0xf1bbe5cc
    dcd0:	eorsle	r0, r9, r0, lsl #30
    dcd4:	ldrtmi	r9, [r9], -fp, lsl #20
    dcd8:			; <UNDEFINED> instruction: 0xf7ff4620
    dcdc:	ldmiblt	r0!, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    dce0:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
    dce4:	andseq	pc, r0, r4, lsl #2
    dce8:			; <UNDEFINED> instruction: 0xf7fe4642
    dcec:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    dcf0:			; <UNDEFINED> instruction: 0x462ed196
    dcf4:			; <UNDEFINED> instruction: 0x4603e5ff
    dcf8:			; <UNDEFINED> instruction: 0xe69346bb
    dcfc:	andls	r7, sl, fp, lsr #16
    dd00:			; <UNDEFINED> instruction: 0x4639e657
    dd04:			; <UNDEFINED> instruction: 0xf7fe4620
    dd08:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    dd0c:	blls	1c20b4 <tcgetattr@plt+0x1ba958>
    dd10:			; <UNDEFINED> instruction: 0xf47f2b00
    dd14:	stmibmi	r1, {r0, r3, r5, r7, r8, sl, fp, sp, pc}
    dd18:			; <UNDEFINED> instruction: 0x4648463a
    dd1c:			; <UNDEFINED> instruction: 0xf0044479
    dd20:	str	pc, [r1, #4003]!	; 0xfa3
    dd24:	blcs	34944 <tcgetattr@plt+0x2d1e8>
    dd28:	cfldrsge	mvf15, [lr, #508]	; 0x1fc
    dd2c:			; <UNDEFINED> instruction: 0x4652497c
    dd30:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    dd34:			; <UNDEFINED> instruction: 0xff98f004
    dd38:			; <UNDEFINED> instruction: 0x4647e596
    dd3c:	svceq	0x0000f1b8
    dd40:	mrcge	4, 2, APSR_nzcv, cr8, cr15, {1}
    dd44:	strb	r2, [fp], -r0, lsl #14
    dd48:	teqle	pc, r0, lsl #30
    dd4c:			; <UNDEFINED> instruction: 0xf5064875
    dd50:	strbmi	r7, [r2], -r7, lsl #2
    dd54:			; <UNDEFINED> instruction: 0xf0194478
    dd58:			; <UNDEFINED> instruction: 0xf898fa31
    dd5c:	blcs	959d64 <tcgetattr@plt+0x952608>
    dd60:	stmdavs	r3!, {r0, r1, r2, r5, ip, lr, pc}^
    dd64:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
    dd68:	andseq	pc, r0, r4, lsl #2
    dd6c:	ldmib	r3, {r1, r6, r9, sl, lr}^
    dd70:	ldmibvs	lr, {r1, r8, r9, sl, lr, pc}
    dd74:	stmib	r4, {r0, r1, r3, r4, r8, fp, sp, lr}^
    dd78:			; <UNDEFINED> instruction: 0x61a6c702
    dd7c:			; <UNDEFINED> instruction: 0xf7fe6123
    dd80:	stmdacs	r0, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    dd84:	bls	2c2060 <tcgetattr@plt+0x2ba904>
    dd88:			; <UNDEFINED> instruction: 0xf47f2a00
    dd8c:	strbmi	sl, [r1], -r9, asr #30
    dd90:			; <UNDEFINED> instruction: 0xf7ff4620
    dd94:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    dd98:	svcge	0x0042f47f
    dd9c:	strtmi	r6, [lr], -r3, lsr #18
    dda0:	ldrsbcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
    dda4:	str	r6, [r6, #355]!	; 0x163
    dda8:			; <UNDEFINED> instruction: 0x970a46d0
    ddac:	strls	r4, [fp, -sl, lsr #13]
    ddb0:			; <UNDEFINED> instruction: 0x4640e777
    ddb4:			; <UNDEFINED> instruction: 0xf9e4f03a
    ddb8:	stmdacs	r0, {r5, r6, r8, sp, lr}
    ddbc:	svcge	0x0030f43f
    ddc0:	strtmi	r6, [r0], -r3, lsl #17
    ddc4:			; <UNDEFINED> instruction: 0xf7fe6123
    ddc8:			; <UNDEFINED> instruction: 0xe727fef7
    ddcc:	strtmi	r6, [lr], -r3, ror #16
    ddd0:	strbmi	lr, [r0], -r7, lsr #13
    ddd4:			; <UNDEFINED> instruction: 0xf9d4f03a
    ddd8:	stmdacs	r0, {r5, r6, r8, sp, lr}
    dddc:	svcge	0x0020f43f
    dde0:	strtmi	r6, [r0], -r3, lsl #17
    dde4:			; <UNDEFINED> instruction: 0xf7fe6123
    dde8:			; <UNDEFINED> instruction: 0xe717fcb7
    ddec:	svceq	0x0000f1bb
    ddf0:	cfldrdge	mvd15, [r0, #-252]!	; 0xffffff04
    ddf4:	ldrtmi	r9, [r9], -fp, lsl #20
    ddf8:			; <UNDEFINED> instruction: 0xf7ff4620
    ddfc:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    de00:	stmiavs	r3!, {r0, r2, r7, r8, ip, lr, pc}^
    de04:			; <UNDEFINED> instruction: 0xf43f2b00
    de08:	ldmvs	fp, {r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    de0c:			; <UNDEFINED> instruction: 0xf8d3462e
    de10:	ldrdvs	r3, [r3, #-8]!
    de14:			; <UNDEFINED> instruction: 0xf7f9e56f
    de18:			; <UNDEFINED> instruction: 0xf1bbe8ec
    de1c:			; <UNDEFINED> instruction: 0xf43f0f00
    de20:	shsub16mi	sl, r9, r0
    de24:			; <UNDEFINED> instruction: 0xf7fe4620
    de28:	stmdacs	r0, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    de2c:	svcge	0x006ff47f
    de30:	ldmdami	sp!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    de34:			; <UNDEFINED> instruction: 0xf0194478
    de38:			; <UNDEFINED> instruction: 0x46d0fa3b
    de3c:	eorge	pc, r8, sp, asr #17
    de40:	blcs	f87a64 <tcgetattr@plt+0xf80308>
    de44:			; <UNDEFINED> instruction: 0x46b8d1b0
    de48:	strvc	lr, [sl, -sp, asr #19]
    de4c:	ldmdbmi	r7!, {r5, r8, r9, sl, sp, lr, pc}
    de50:	sxtab16mi	r4, lr, r9, ror #8
    de54:	blmi	dc7674 <tcgetattr@plt+0xdbff18>
    de58:			; <UNDEFINED> instruction: 0x469c447b
    de5c:	svclt	0x0000e5fb
    de60:	andeq	r5, r6, r6, ror r5
    de64:	andeq	r0, r0, r8, ror r3
    de68:	andeq	r5, r6, r0, ror #10
    de6c:	andeq	pc, r3, r2, ror #1
    de70:	andeq	pc, r3, lr, ror #1
    de74:	andeq	pc, r3, ip, ror #1
    de78:	ldrdeq	pc, [r3], -ip
    de7c:	ldrdeq	pc, [r3], -r6
    de80:	ldrdeq	pc, [r3], -r2
    de84:	andeq	pc, r3, lr, asr #1
    de88:	andeq	pc, r3, sl, asr #1
    de8c:	andeq	pc, r3, r2, asr #1
    de90:	muleq	r4, ip, fp
    de94:	muleq	r4, r0, r1
    de98:	muleq	r3, lr, r2
    de9c:	andeq	pc, r3, r4, asr r0	; <UNPREDICTABLE>
    dea0:	andeq	pc, r3, r4, asr r0	; <UNPREDICTABLE>
    dea4:	andeq	pc, r3, r2, asr r0	; <UNPREDICTABLE>
    dea8:	andeq	pc, r3, r6, lsr #3
    deac:	andeq	pc, r3, r2, rrx
    deb0:	strdeq	lr, [r3], -r4
    deb4:	andeq	lr, r3, sl, ror #31
    deb8:	andeq	pc, r3, r8, lsl r1	; <UNPREDICTABLE>
    debc:	andeq	r5, r6, sl, ror r2
    dec0:	andeq	r0, r0, r0, ror #6
    dec4:	andeq	lr, r3, r4, asr #29
    dec8:	andeq	lr, r3, r8, ror #29
    decc:	andeq	r1, r4, r4, lsr r0
    ded0:	andeq	lr, r3, r6, lsr pc
    ded4:	ldrdeq	r5, [r6], -lr
    ded8:	andeq	r5, r6, lr, ror #12
    dedc:	andeq	r5, r6, r8, asr #12
    dee0:	andeq	lr, r3, r4, lsl #26
    dee4:	andeq	lr, r3, r2, lsl #26
    dee8:	andeq	lr, r3, r6, rrx
    deec:	muleq	r3, r8, pc	; <UNPREDICTABLE>
    def0:	andeq	lr, r3, r2, lsr #29
    def4:	andeq	r1, r4, r8, asr #15
    def8:	andeq	lr, r3, sl, asr #26
    defc:	strdeq	r5, [r6], -ip
    df00:	andeq	sp, r3, r4, asr #30
    df04:	andeq	lr, r3, r6, lsr #27
    df08:	andeq	lr, r3, ip, ror #28
    df0c:	andeq	lr, r3, r6, ror sp
    df10:	andeq	sp, r3, r4, ror #22
    df14:	andeq	lr, r3, sl, ror #25
    df18:	strdeq	lr, [r3], -lr	; <UNPREDICTABLE>
    df1c:	andeq	lr, r3, r4, ror #23
    df20:			; <UNDEFINED> instruction: 0x0003ebb6
    df24:	andeq	sp, r3, r0, lsl #20
    df28:	andeq	lr, r3, ip, lsr sl
    df2c:	andeq	sp, r3, ip, lsl #25
    df30:	andeq	sp, r3, r4, lsl #25
    df34:			; <UNDEFINED> instruction: 0x4604b510
    df38:	smlabblt	r8, r0, fp, r6
    df3c:	blx	feac9fd4 <tcgetattr@plt+0xfeac2878>
    df40:			; <UNDEFINED> instruction: 0xf7f86b60
    df44:	blvs	849ef4 <tcgetattr@plt+0x842798>
    df48:	svc	0x00e6f7f8
    df4c:	tstlt	r8, r0, lsr #18
    df50:	blx	fe849fe8 <tcgetattr@plt+0xfe84288c>
    df54:			; <UNDEFINED> instruction: 0xf7f86860
    df58:	strtmi	lr, [r0], -r0, ror #31
    df5c:			; <UNDEFINED> instruction: 0x4010e8bd
    df60:	svclt	0x00d8f7f8
    df64:			; <UNDEFINED> instruction: 0x4605b5f8
    df68:			; <UNDEFINED> instruction: 0xffa0f015
    df6c:	strtmi	r4, [r8], -r4, lsl #12
    df70:			; <UNDEFINED> instruction: 0xf0156ba6
    df74:	blvs	188dde0 <tcgetattr@plt+0x1886684>
    df78:			; <UNDEFINED> instruction: 0xf3c06b22
    df7c:			; <UNDEFINED> instruction: 0xf0002507
    df80:			; <UNDEFINED> instruction: 0x432b037f
    df84:			; <UNDEFINED> instruction: 0x460abf18
    df88:	ldrmi	fp, [r0], -sl, asr #2
    df8c:			; <UNDEFINED> instruction: 0xf0034621
    df90:	stmdavs	r3, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    df94:	blcs	5f7b0 <tcgetattr@plt+0x58054>
    df98:	blcs	c2014 <tcgetattr@plt+0xba8b8>
    df9c:	blvs	ff841fb8 <tcgetattr@plt+0xff83a85c>
    dfa0:	pop	{r6, r7, r8, ip, sp, pc}
    dfa4:			; <UNDEFINED> instruction: 0xf00440f8
    dfa8:	movwcs	fp, #2767	; 0xacf
    dfac:			; <UNDEFINED> instruction: 0xf1046840
    dfb0:	ldrmi	r0, [r9], -r0, asr #4
    dfb4:	blx	ff3c9fcc <tcgetattr@plt+0xff3c2870>
    dfb8:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}^
    dfbc:	ldc2	0, cr15, [sl, #-36]!	; 0xffffffdc
    dfc0:	rscle	r2, ip, r0, lsl #30
    dfc4:	ldrtmi	r6, [r9], -r0, ror #23
    dfc8:			; <UNDEFINED> instruction: 0xf004b190
    dfcc:	blvs	ff84c9a8 <tcgetattr@plt+0xff84524c>
    dfd0:	mvnle	r2, r0, lsl #16
    dfd4:	blvs	ff8fd7bc <tcgetattr@plt+0xff8f6060>
    dfd8:	teqlt	r3, r0, lsl #17
    dfdc:	strmi	r4, [r2], -r6, lsl #18
    dfe0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    dfe4:	cdp2	0, 4, cr15, cr0, cr4, {0}
    dfe8:			; <UNDEFINED> instruction: 0xf7f868a8
    dfec:	bfi	lr, r6, (invalid: 31:22)
    dff0:			; <UNDEFINED> instruction: 0xf0044630
    dff4:	ldrb	pc, [r2, r7, lsr #20]	; <UNPREDICTABLE>
    dff8:	ldrdeq	fp, [r4], -r2
    dffc:	subgt	pc, r4, #14614528	; 0xdf0000
    e000:	push	{r0, r9, sp}
    e004:	ldrbtmi	r4, [ip], #4080	; 0xff0
    e008:	addslt	r4, r5, pc, lsl #27
    e00c:	strmi	r6, [ip], -fp, asr #20
    e010:	strmi	r6, [r6], -r7, asr #16
    e014:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    e018:	tstcs	r0, r8, lsl #12
    e01c:	stmdavs	sp!, {r4, r8, r9, ip, sp}
    e020:			; <UNDEFINED> instruction: 0xf04f9513
    e024:	movwls	r0, #17664	; 0x4500
    e028:			; <UNDEFINED> instruction: 0xf95af7ff
    e02c:			; <UNDEFINED> instruction: 0xf8d468bb
    e030:			; <UNDEFINED> instruction: 0xf104a04c
    e034:			; <UNDEFINED> instruction: 0x6da10b44
    e038:	ldrd	pc, [r0], -r3
    e03c:	ldrsbgt	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    e040:	tstls	r1, r3, asr r6
    e044:			; <UNDEFINED> instruction: 0xf8cd4671
    e048:	strmi	ip, [r2], -r0
    e04c:	strtmi	r4, [r0], -r5, lsl #12
    e050:	blx	ffcca096 <tcgetattr@plt+0xffcc293a>
    e054:	strmi	r2, [r0], r6, asr #2
    e058:			; <UNDEFINED> instruction: 0xf7fa4638
    e05c:	stmdacs	r0, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
    e060:			; <UNDEFINED> instruction: 0xf898d054
    e064:	ldmdacs	r0!, {}	; <UNPREDICTABLE>
    e068:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    e06c:			; <UNDEFINED> instruction: 0xf04fbf14
    e070:			; <UNDEFINED> instruction: 0xf04f0901
    e074:	eorsle	r0, r3, r0, lsl #18
    e078:	ldmdavs	pc, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^	; <UNPREDICTABLE>
    e07c:			; <UNDEFINED> instruction: 0xf7f84640
    e080:	svccs	0x0000ef4c
    e084:	sbcshi	pc, r9, r0
    e088:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    e08c:	tstcs	r0, r0, lsr r2
    e090:			; <UNDEFINED> instruction: 0xf7f94640
    e094:	ldmvs	r3!, {r1, r6, r7, r8, fp, sp, lr, pc}^
    e098:	movwls	fp, #33027	; 0x8103
    e09c:	stmdage	ip, {r0, r1, r4, r5, r8, fp, sp, lr}
    e0a0:	strls	r4, [fp, #-1625]	; 0xfffff9a7
    e0a4:	movwls	r9, #37898	; 0x940a
    e0a8:			; <UNDEFINED> instruction: 0xff6cf7fe
    e0ac:	ldrtmi	r4, [r8], -r1, asr #12
    e0b0:	stc2l	0, cr15, [ip, #-12]!
    e0b4:	strmi	r6, [r5], -r3, lsl #16
    e0b8:			; <UNDEFINED> instruction: 0xf0002b01
    e0bc:	blcs	ae328 <tcgetattr@plt+0xa6bcc>
    e0c0:	bls	1424f8 <tcgetattr@plt+0x13ad9c>
    e0c4:	movwcs	r4, #1625	; 0x659
    e0c8:			; <UNDEFINED> instruction: 0xf0046840
    e0cc:	strmi	pc, [r1], -r3, asr #20
    e0d0:			; <UNDEFINED> instruction: 0xf0044620
    e0d4:	stmdavs	r8!, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    e0d8:	stc2	0, cr15, [ip], #36	; 0x24
    e0dc:	and	r2, r7, r0
    e0e0:	blcs	e82d4 <tcgetattr@plt+0xe0b78>
    e0e4:	addshi	pc, r0, r0
    e0e8:			; <UNDEFINED> instruction: 0xf7f84640
    e0ec:			; <UNDEFINED> instruction: 0x4648ef16
    e0f0:	blmi	1560a50 <tcgetattr@plt+0x15592f4>
    e0f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e0f8:	blls	4e8168 <tcgetattr@plt+0x4e0a0c>
    e0fc:			; <UNDEFINED> instruction: 0xf04f405a
    e100:			; <UNDEFINED> instruction: 0xf0400300
    e104:	mulslt	r5, ip, r0
    e108:	svchi	0x00f0e8bd
    e10c:	mulls	r5, r0, r1
    e110:			; <UNDEFINED> instruction: 0xf03b2001
    e114:	ldmvs	sl!, {r0, r2, r7, fp, ip, sp, lr, pc}
    e118:	ldmdavs	r0, {r0, r7, r9, sl, lr}^
    e11c:			; <UNDEFINED> instruction: 0xf8c4f03b
    e120:	blls	168310 <tcgetattr@plt+0x160bb4>
    e124:	svclt	0x00182a03
    e128:	eorscc	pc, r4, r9, asr #17
    e12c:	eorseq	pc, r0, r9, asr #17
    e130:	stmdbls	r4, {r0, r2, r3, r5, r6, ip, lr, pc}
    e134:			; <UNDEFINED> instruction: 0xf1092250
    e138:			; <UNDEFINED> instruction: 0xf7f80040
    e13c:	cmncs	r2, ip, lsl #30
    e140:			; <UNDEFINED> instruction: 0xf7fa4638
    e144:			; <UNDEFINED> instruction: 0x462bfc93
    e148:	suble	r2, pc, r0, lsl #16
    e14c:	eorscc	pc, r8, r9, asr #17
    e150:			; <UNDEFINED> instruction: 0xf8d3b123
    e154:	andcc	r2, r1, #152, 8	; 0x98000000
    e158:	ldrcs	pc, [r8], #2243	; 0x8c3
    e15c:	ldrtmi	r2, [r8], -r2, ror #2
    e160:	stc2	7, cr15, [r4], {250}	; 0xfa
    e164:	tstcs	r0, r0, lsr r2
    e168:	strbmi	r2, [r8], -r0, lsl #16
    e16c:	strtmi	fp, [r3], -ip, lsl #30
    e170:			; <UNDEFINED> instruction: 0xf8c92300
    e174:	movwls	r3, #16444	; 0x403c
    e178:	stmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e17c:	blls	128544 <tcgetattr@plt+0x120de8>
    e180:			; <UNDEFINED> instruction: 0xf03bb128
    e184:			; <UNDEFINED> instruction: 0xf8d9f891
    e188:			; <UNDEFINED> instruction: 0xf8c9303c
    e18c:	ldmdbvs	r2!, {r2}
    e190:	strcc	lr, [r3, #-2505]	; 0xfffff637
    e194:	andcs	pc, r8, r9, asr #17
    e198:			; <UNDEFINED> instruction: 0xf8d5b125
    e19c:	movwcc	r3, #5272	; 0x1498
    e1a0:	ldrcc	pc, [r8], #2245	; 0x8c5
    e1a4:	andseq	pc, r4, r9, lsl #2
    e1a8:			; <UNDEFINED> instruction: 0xf7fe4659
    e1ac:	ldrbmi	pc, [r1], -fp, ror #29	; <UNPREDICTABLE>
    e1b0:			; <UNDEFINED> instruction: 0xf02568e0
    e1b4:	vnmulmi.f64	d15, d22, d19
    e1b8:	movwcs	r4, #3366	; 0xd26
    e1bc:			; <UNDEFINED> instruction: 0x4651447e
    e1c0:			; <UNDEFINED> instruction: 0xf8cd447d
    e1c4:	stmib	sp, {r3, ip, pc}^
    e1c8:	movwls	r5, #13824	; 0x3600
    e1cc:	strbmi	r4, [r0], -r2, lsl #12
    e1d0:	ldc2	0, cr15, [lr], {21}
    e1d4:			; <UNDEFINED> instruction: 0x4640b310
    e1d8:	mrc	7, 4, APSR_nzcv, cr14, cr8, {7}
    e1dc:	cmncs	r2, r8, lsr r6
    e1e0:	mcrr2	7, 15, pc, r4, cr10	; <UNPREDICTABLE>
    e1e4:			; <UNDEFINED> instruction: 0xf080fab0
    e1e8:	str	r0, [r1, r0, asr #18]
    e1ec:	str	r6, [sp, r3, ror #17]!
    e1f0:			; <UNDEFINED> instruction: 0x46204919
    e1f4:	ldrbtmi	r6, [r9], #-2218	; 0xfffff756
    e1f8:	ldc2	0, cr15, [r6, #-16]!
    e1fc:			; <UNDEFINED> instruction: 0xf7f868a8
    e200:			; <UNDEFINED> instruction: 0xf04fee8c
    e204:			; <UNDEFINED> instruction: 0xe77330ff
    e208:	ldmvs	pc, {r0, r1, r3, r4, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
    e20c:	ldmvs	fp!, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    e210:			; <UNDEFINED> instruction: 0xf03b6898
    e214:			; <UNDEFINED> instruction: 0xf8c9f849
    e218:			; <UNDEFINED> instruction: 0xe78a0034
    e21c:	strbmi	r4, [r2], -pc, lsl #18
    e220:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e224:	stc2	0, cr15, [r0, #-16]!
    e228:			; <UNDEFINED> instruction: 0xf7f84640
    e22c:			; <UNDEFINED> instruction: 0x4648ee76
    e230:	mrc	7, 3, APSR_nzcv, cr2, cr8, {7}
    e234:	rscscc	pc, pc, pc, asr #32
    e238:			; <UNDEFINED> instruction: 0x4638e75a
    e23c:			; <UNDEFINED> instruction: 0xf7f8e758
    e240:	svclt	0x0000eed8
    e244:	andeq	r4, r6, lr, lsl #23
    e248:	andeq	r0, r0, r8, ror r3
    e24c:	andeq	r4, r6, r0, lsr #21
    e250:			; <UNDEFINED> instruction: 0xfffffd75
    e254:			; <UNDEFINED> instruction: 0xfffffda1
    e258:			; <UNDEFINED> instruction: 0x0004b1be
    e25c:	andeq	lr, r3, r6, lsr #20
    e260:	svcmi	0x00f0e92d
    e264:	stcvs	6, cr4, [sl, #-52]	; 0xffffffcc
    e268:	ldmibmi	ip, {r0, r1, r3, r7, ip, sp, pc}
    e26c:	ldrbtmi	r4, [r9], #-2972	; 0xfffff464
    e270:	ldmdavs	r2, {r0, r1, r2, r4, r7, fp, sp, lr}
    e274:	stmdavs	r1, {r0, r1, r3, r6, r7, fp, ip, lr}
    e278:	movwls	r6, #38939	; 0x981b
    e27c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e280:	andls	r4, r7, #152, 22	; 0x26000
    e284:	bvs	1a9f478 <tcgetattr@plt+0x1a97d1c>
    e288:			; <UNDEFINED> instruction: 0xf8d04299
    e28c:			; <UNDEFINED> instruction: 0xf8d59004
    e290:	ldrtmi	fp, [r8], -ip, asr #32
    e294:	andls	r6, r6, #11136	; 0x2b80
    e298:	sbchi	pc, fp, r0
    e29c:			; <UNDEFINED> instruction: 0xff8ef025
    e2a0:	blvs	ffb29054 <tcgetattr@plt+0xffb218f8>
    e2a4:	ldrdhi	pc, [r8], -r3
    e2a8:			; <UNDEFINED> instruction: 0xf0254640
    e2ac:	adcmi	pc, r6, #540	; 0x21c
    e2b0:	rscshi	pc, r6, r0
    e2b4:	strbmi	r2, [r8], -r8, ror #2
    e2b8:	blx	ff64c2aa <tcgetattr@plt+0xff644b4e>
    e2bc:	strmi	r2, [r3], -ip, ror #2
    e2c0:	blx	fe04cd88 <tcgetattr@plt+0xfe04562c>
    e2c4:	movwls	r4, #22088	; 0x5648
    e2c8:	blx	ff44c2ba <tcgetattr@plt+0xff444b5e>
    e2cc:	bne	16c8c10 <tcgetattr@plt+0x16c14b4>
    e2d0:			; <UNDEFINED> instruction: 0xf0402800
    e2d4:	cmncs	r0, r6, lsl #1
    e2d8:			; <UNDEFINED> instruction: 0xf7fa4648
    e2dc:			; <UNDEFINED> instruction: 0xf04ffbc7
    e2e0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    e2e4:	adcshi	pc, pc, r0, asr #32
    e2e8:	strbmi	r2, [r8], -r2, ror #2
    e2ec:			; <UNDEFINED> instruction: 0xf7fa9205
    e2f0:			; <UNDEFINED> instruction: 0x4651fbbd
    e2f4:	vmlane.f32	s18, s6, s10
    e2f8:	svclt	0x00184630
    e2fc:			; <UNDEFINED> instruction: 0xf0182308
    e300:	strmi	pc, [r2], pc, lsr #24
    e304:			; <UNDEFINED> instruction: 0xf0002800
    e308:			; <UNDEFINED> instruction: 0x462080d3
    e30c:	ldc2l	0, cr15, [r8, #96]	; 0x60
    e310:	strbmi	r4, [r0], -r1, lsr #12
    e314:	mrc2	0, 0, pc, cr0, cr9, {1}
    e318:	addcc	lr, r9, #212, 18	; 0x350000
    e31c:			; <UNDEFINED> instruction: 0xf0002b00
    e320:			; <UNDEFINED> instruction: 0xf8c3809f
    e324:			; <UNDEFINED> instruction: 0xf8d42228
    e328:	andsvs	r2, r3, r8, lsr #4
    e32c:			; <UNDEFINED> instruction: 0x1110f8d7
    e330:	adcvs	r6, r7, r0, ror #17
    e334:	stc2	0, cr15, [r6, #108]	; 0x6c
    e338:	eorcs	pc, r4, #14024704	; 0xd60000
    e33c:			; <UNDEFINED> instruction: 0xf5046b23
    e340:	vst4.8	{d23,d25,d27,d29}, [r3], r9
    e344:			; <UNDEFINED> instruction: 0xf8c45380
    e348:			; <UNDEFINED> instruction: 0x63232224
    e34c:			; <UNDEFINED> instruction: 0xf0002a00
    e350:			; <UNDEFINED> instruction: 0xf8c28084
    e354:	strtmi	r1, [r1], -r8, lsr #4
    e358:			; <UNDEFINED> instruction: 0xf8c64650
    e35c:			; <UNDEFINED> instruction: 0xf5064224
    e360:			; <UNDEFINED> instruction: 0xf8c47609
    e364:			; <UNDEFINED> instruction: 0xf0186228
    e368:			; <UNDEFINED> instruction: 0xf01efbeb
    e36c:			; <UNDEFINED> instruction: 0x4640fbd3
    e370:	stc2	0, cr15, [r6], #148	; 0x94
    e374:			; <UNDEFINED> instruction: 0xf0254638
    e378:	strbmi	pc, [r8], -r3, lsr #25	; <UNPREDICTABLE>
    e37c:			; <UNDEFINED> instruction: 0xf7fa2164
    e380:			; <UNDEFINED> instruction: 0x4605fb75
    e384:	cmple	r0, r0, lsl #16
    e388:	strtmi	r2, [r1], -r1, lsl #4
    e38c:			; <UNDEFINED> instruction: 0xf0394638
    e390:	stmdbls	r7, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
    e394:			; <UNDEFINED> instruction: 0xf0274658
    e398:	stmdals	r6, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    e39c:	ldrbmi	r4, [r9], -sl, lsr #12
    e3a0:			; <UNDEFINED> instruction: 0xf7fe3060
    e3a4:			; <UNDEFINED> instruction: 0x4658fdfd
    e3a8:	blx	ff6ca446 <tcgetattr@plt+0xff6c2cea>
    e3ac:			; <UNDEFINED> instruction: 0xf0394640
    e3b0:	stmdacs	r0, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    e3b4:			; <UNDEFINED> instruction: 0x4640d133
    e3b8:			; <UNDEFINED> instruction: 0xff24f025
    e3bc:	ldrtmi	r4, [r9], -sl, asr #16
    e3c0:			; <UNDEFINED> instruction: 0xf01b4478
    e3c4:	mulcs	r0, r1, sl
    e3c8:	blmi	1160cf0 <tcgetattr@plt+0x1159594>
    e3cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e3d0:	blls	268440 <tcgetattr@plt+0x260ce4>
    e3d4:			; <UNDEFINED> instruction: 0xf04f405a
    e3d8:	cmnle	ip, r0, lsl #6
    e3dc:	pop	{r0, r1, r3, ip, sp, pc}
    e3e0:	blge	2323a8 <tcgetattr@plt+0x22ac4c>
    e3e4:	andmi	pc, r0, pc, rrx
    e3e8:	andcs	r2, r0, #0, 2
    e3ec:	smlabteq	r0, sp, r9, lr
    e3f0:	movwls	r2, #8556	; 0x216c
    e3f4:	movwcs	r4, #1608	; 0x648
    e3f8:	ldc2	7, cr15, [r0], #1000	; 0x3e8
    e3fc:	strmi	r9, [r2], -r8, lsl #22
    e400:			; <UNDEFINED> instruction: 0xf43f2b00
    e404:	ldmdbmi	sl!, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    e408:			; <UNDEFINED> instruction: 0x4628461a
    e40c:			; <UNDEFINED> instruction: 0xf0044479
    e410:	stmdals	r8, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
    e414:	stc	7, cr15, [r0, #992]	; 0x3e0
    e418:	rscscc	pc, pc, pc, asr #32
    e41c:	ldmdami	r5!, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    e420:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    e424:	blx	184a498 <tcgetattr@plt+0x1842d3c>
    e428:	ldrbmi	lr, [r8], -r8, asr #15
    e42c:	blx	ffd4a4ca <tcgetattr@plt+0xffd42d6e>
    e430:			; <UNDEFINED> instruction: 0xf025e7bc
    e434:	blvs	1b0df48 <tcgetattr@plt+0x1b067ec>
    e438:			; <UNDEFINED> instruction: 0xf8d36bec
    e43c:	strbmi	r8, [r0], -r8
    e440:	cdp2	0, 11, cr15, cr12, cr5, {1}
    e444:			; <UNDEFINED> instruction: 0xf47f45b8
    e448:	stmdbmi	fp!, {r0, r2, r4, r5, r8, r9, sl, fp, sp, pc}
    e44c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    e450:	stc2	0, cr15, [sl], {4}
    e454:	rscscc	pc, pc, pc, asr #32
    e458:			; <UNDEFINED> instruction: 0xf8c7e7b6
    e45c:	ldrb	r1, [sl, -r4, ror #1]!
    e460:	rsccs	pc, r4, r8, asr #17
    e464:	blge	2481f0 <tcgetattr@plt+0x240a94>
    e468:	tstcs	r0, r4, rrx
    e46c:	stmib	sp, {r9, sp}^
    e470:	cmncs	r0, r0, lsl #2
    e474:	strbmi	r9, [r8], -r2, lsl #6
    e478:			; <UNDEFINED> instruction: 0xf7fa2300
    e47c:	bls	24d640 <tcgetattr@plt+0x245ee4>
    e480:	blls	17cc50 <tcgetattr@plt+0x1754f4>
    e484:	ldmibvs	r3!, {r0, r1, r4, r6, r8, ip, sp, pc}
    e488:			; <UNDEFINED> instruction: 0xf000fb03
    e48c:	andspl	pc, pc, #72, 4	; 0x80000004
    e490:	rscne	pc, fp, #1342177292	; 0x5000000c
    e494:	andcc	pc, r0, #165888	; 0x28800
    e498:			; <UNDEFINED> instruction: 0xe7250952
    e49c:	udf	#13971	; 0x3693
    e4a0:			; <UNDEFINED> instruction: 0x46284916
    e4a4:			; <UNDEFINED> instruction: 0xf0044479
    e4a8:			; <UNDEFINED> instruction: 0xf04ffbdf
    e4ac:			; <UNDEFINED> instruction: 0xe78b30ff
    e4b0:			; <UNDEFINED> instruction: 0x46284913
    e4b4:			; <UNDEFINED> instruction: 0xf0044479
    e4b8:			; <UNDEFINED> instruction: 0xf04ffbd7
    e4bc:			; <UNDEFINED> instruction: 0xe78330ff
    e4c0:			; <UNDEFINED> instruction: 0x46284910
    e4c4:			; <UNDEFINED> instruction: 0xf0044479
    e4c8:	stmdals	r8, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    e4cc:	stc	7, cr15, [r4, #-992]!	; 0xfffffc20
    e4d0:	rscscc	pc, pc, pc, asr #32
    e4d4:			; <UNDEFINED> instruction: 0xf7f8e778
    e4d8:	svclt	0x0000ed8c
    e4dc:	andeq	r4, r6, r6, lsr #18
    e4e0:	andeq	r0, r0, r8, ror r3
    e4e4:			; <UNDEFINED> instruction: 0x0005dab8
    e4e8:	andeq	lr, r3, ip, ror r9
    e4ec:	andeq	r4, r6, r8, asr #15
    e4f0:	strdeq	lr, [r3], -r4
    e4f4:	andeq	lr, r3, sl, lsl r9
    e4f8:	andeq	lr, r3, r2, ror #16
    e4fc:	andeq	lr, r3, r0, lsr r8
    e500:	andeq	lr, r3, r4, ror #16
    e504:	andeq	lr, r3, r4, asr #16
    e508:			; <UNDEFINED> instruction: 0x460bb5f8
    e50c:	cmncs	r1, r0, asr #16
    e510:	ldcvs	13, cr6, [lr, #124]	; 0x7c
    e514:	blx	feacc504 <tcgetattr@plt+0xfeac4da8>
    e518:	ldrtmi	fp, [r0], -r0, lsr #18
    e51c:	cdp2	0, 13, cr15, cr8, cr5, {1}
    e520:	ldcllt	0, cr2, [r8]
    e524:			; <UNDEFINED> instruction: 0xf02568b8
    e528:	ldmvs	r8!, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    e52c:	ldrdmi	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
    e530:			; <UNDEFINED> instruction: 0x4625b174
    e534:			; <UNDEFINED> instruction: 0xf8d442ae
    e538:	strtmi	r4, [r8], -r4, lsr #4
    e53c:			; <UNDEFINED> instruction: 0xf018d005
    e540:	ldmvs	r8!, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    e544:			; <UNDEFINED> instruction: 0xf03a4629
    e548:			; <UNDEFINED> instruction: 0x2c00f9ab
    e54c:	ldmvs	r8!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    e550:	blx	fedca5ee <tcgetattr@plt+0xfedc2e92>
    e554:	ldcllt	0, cr2, [r8]
    e558:	blmi	1fb980 <tcgetattr@plt+0x1f4224>
    e55c:	ldrbtmi	r6, [fp], #-2050	; 0xfffff7fe
    e560:	mulle	r1, sl, r2
    e564:	stclt	0, cr2, [r8, #-0]
    e568:	mcr	7, 6, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    e56c:			; <UNDEFINED> instruction: 0xf7f8210f
    e570:			; <UNDEFINED> instruction: 0x2000eeb4
    e574:	svclt	0x0000bd08
    e578:	andeq	sp, r5, r6, lsl #17
    e57c:			; <UNDEFINED> instruction: 0x460bb5f8
    e580:	cmpcs	r3, r5, asr #16
    e584:	ldclvs	14, cr4, [ip], {39}	; 0x27
    e588:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
    e58c:	blx	1bcc57c <tcgetattr@plt+0x1bc4e20>
    e590:			; <UNDEFINED> instruction: 0xf104b1d0
    e594:			; <UNDEFINED> instruction: 0xf04f0078
    e598:			; <UNDEFINED> instruction: 0xf03831ff
    e59c:	ldrshlt	pc, [r0, #-201]!	; 0xffffff37	; <UNPREDICTABLE>
    e5a0:	movwne	lr, #10704	; 0x29d0
    e5a4:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    e5a8:	ldrdcs	pc, [r0, -r1]
    e5ac:	andeq	pc, r7, #34	; 0x22
    e5b0:	smlabtcs	r0, r1, r8, pc	; <UNPREDICTABLE>
    e5b4:			; <UNDEFINED> instruction: 0xf03860c3
    e5b8:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    e5bc:			; <UNDEFINED> instruction: 0x4620d1f0
    e5c0:	blx	ff3ca65c <tcgetattr@plt+0xff3c2f00>
    e5c4:	ldcllt	0, cr2, [r8]
    e5c8:	cmncs	r1, r8, lsr #12
    e5cc:	blx	13cc5bc <tcgetattr@plt+0x13c4e60>
    e5d0:	blmi	57ad78 <tcgetattr@plt+0x57361c>
    e5d4:	mvnscc	pc, pc, asr #32
    e5d8:			; <UNDEFINED> instruction: 0xf02658f0
    e5dc:	strmi	pc, [r5], -r3, ror #31
    e5e0:	rscle	r2, pc, r0, lsl #16
    e5e4:	ldrbtmi	r4, [pc], #-3857	; e5ec <tcgetattr@plt+0x6e90>
    e5e8:	strtmi	r4, [lr], -r8, lsr #12
    e5ec:			; <UNDEFINED> instruction: 0xff9ef026
    e5f0:			; <UNDEFINED> instruction: 0x460542b4
    e5f4:	andle	r4, r6, r0, lsr r6
    e5f8:	stc2	0, cr15, [r8], #148	; 0x94
    e5fc:			; <UNDEFINED> instruction: 0x4630463a
    e600:			; <UNDEFINED> instruction: 0xf0272101
    e604:	vstrcs	d15, [r0, #-860]	; 0xfffffca4
    e608:	andcs	sp, r0, lr, ror #3
    e60c:			; <UNDEFINED> instruction: 0x4620bdf8
    e610:	ldc2	0, cr15, [ip], {37}	; 0x25
    e614:	strtmi	r4, [r0], -r6, lsl #20
    e618:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    e61c:	blx	ff2ca6c2 <tcgetattr@plt+0xff2c2f66>
    e620:	ldcllt	0, cr2, [r8]
    e624:	andeq	r4, r6, sl, lsl #12
    e628:	andeq	r0, r0, r8, ror #6
    e62c:	andeq	lr, r3, sl, ror #16
    e630:	andeq	lr, r3, r6, lsr r8
    e634:	blmi	87be1c <tcgetattr@plt+0x8746c0>
    e638:	ldrdcs	lr, [r0], -r0
    e63c:	ldmib	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e640:	addsmi	r5, sl, #19922944	; 0x1300000
    e644:	cmncs	r1, r2, lsr #32
    e648:	blx	44c638 <tcgetattr@plt+0x444edc>
    e64c:			; <UNDEFINED> instruction: 0xf105b1b8
    e650:			; <UNDEFINED> instruction: 0xf04f0078
    e654:			; <UNDEFINED> instruction: 0xf03831ff
    e658:			; <UNDEFINED> instruction: 0x4604fc9b
    e65c:			; <UNDEFINED> instruction: 0x4620b190
    e660:			; <UNDEFINED> instruction: 0xf0384625
    e664:	adcmi	pc, lr, #25856	; 0x6500
    e668:	andle	r4, r2, r4, lsl #12
    e66c:			; <UNDEFINED> instruction: 0xf02568a8
    e670:	stccs	13, cr15, [r0], {201}	; 0xc9
    e674:			; <UNDEFINED> instruction: 0xf01ed1f3
    e678:	andcs	pc, r0, sp, asr #20
    e67c:	ldmvs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    e680:	stc2l	0, cr15, [r0, #148]	; 0x94
    e684:	blx	11ca704 <tcgetattr@plt+0x11c2fa8>
    e688:	ldcllt	0, cr2, [r8]
    e68c:	cmncs	fp, ip, lsl #12
    e690:			; <UNDEFINED> instruction: 0xf7fa68b7
    e694:	stmdblt	r0!, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    e698:			; <UNDEFINED> instruction: 0x46284639
    e69c:	stc2l	0, cr15, [r0, #156]	; 0x9c
    e6a0:	ldrtmi	fp, [r1], -r0, lsr #2
    e6a4:			; <UNDEFINED> instruction: 0xf0254628
    e6a8:			; <UNDEFINED> instruction: 0xe7ebfcf7
    e6ac:	strtmi	r4, [r0], -r4, lsl #18
    e6b0:			; <UNDEFINED> instruction: 0xf0044479
    e6b4:			; <UNDEFINED> instruction: 0xf04ffad9
    e6b8:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    e6bc:	andeq	sp, r5, r0, asr r8
    e6c0:			; <UNDEFINED> instruction: 0x0003e7b8
    e6c4:	mvnsmi	lr, #737280	; 0xb4000
    e6c8:	stmdavs	r0, {r0, r1, r2, r3, r9, sl, lr}^
    e6cc:			; <UNDEFINED> instruction: 0xf7fa2146
    e6d0:	pkhbtmi	pc, r0, r5, lsl #22	; <UNPREDICTABLE>
    e6d4:			; <UNDEFINED> instruction: 0xf8dfb330
    e6d8:	strcs	r9, [r0], #-84	; 0xffffffac
    e6dc:			; <UNDEFINED> instruction: 0xe01644f9
    e6e0:			; <UNDEFINED> instruction: 0xf00c68f8
    e6e4:	strtmi	pc, [r1], -fp, lsl #21
    e6e8:			; <UNDEFINED> instruction: 0xf00f4605
    e6ec:	strbmi	pc, [r1], -pc, asr #17	; <UNPREDICTABLE>
    e6f0:			; <UNDEFINED> instruction: 0xf00f4628
    e6f4:	strbmi	pc, [r9], -r3, ror #16	; <UNPREDICTABLE>
    e6f8:	strmi	r4, [r6], -r2, lsl #12
    e6fc:			; <UNDEFINED> instruction: 0xf0044638
    e700:			; <UNDEFINED> instruction: 0x4630fa37
    e704:	stc	7, cr15, [r8], {248}	; 0xf8
    e708:			; <UNDEFINED> instruction: 0xf00c4628
    e70c:	strtmi	pc, [r0], -sp, ror #16
    e710:			; <UNDEFINED> instruction: 0xf934f01d
    e714:	ldrtmi	r2, [r9], -r0, lsl #6
    e718:			; <UNDEFINED> instruction: 0x4604461a
    e71c:	bicsle	r2, pc, r0, lsl #16
    e720:	mvnshi	lr, #12386304	; 0xbd0000
    e724:	ldrdhi	pc, [r8], -pc	; <UNPREDICTABLE>
    e728:			; <UNDEFINED> instruction: 0xe7d444f8
    e72c:	ldrdeq	sl, [r4], -r8
    e730:			; <UNDEFINED> instruction: 0x0003e7b4
    e734:	svcmi	0x00f0e92d
    e738:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    e73c:	cmncs	r4, r2, lsl #22
    e740:	ldcmi	8, cr6, [r1], #-276	; 0xfffffeec
    e744:	strtmi	fp, [r8], -r3, lsl #1
    e748:			; <UNDEFINED> instruction: 0xf990f7fa
    e74c:			; <UNDEFINED> instruction: 0x4607447c
    e750:			; <UNDEFINED> instruction: 0xf8d8b108
    e754:	strtmi	r7, [r8], -ip, asr #32
    e758:			; <UNDEFINED> instruction: 0xf7fa2146
    e75c:	strmi	pc, [r2], pc, asr #21
    e760:	suble	r2, sp, r0, lsl #16
    e764:	stmiapl	r3!, {r0, r3, r5, r8, r9, fp, lr}^
    e768:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    e76c:	blmi	a4287c <tcgetattr@plt+0xa3b120>
    e770:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e774:			; <UNDEFINED> instruction: 0xb09cf8df
    e778:	ldrbtmi	r4, [fp], #1147	; 0x47b
    e77c:	bcc	449fa4 <tcgetattr@plt+0x442848>
    e780:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    e784:	bcc	fe449fac <tcgetattr@plt+0xfe442850>
    e788:	ldrcc	pc, [r0], #2261	; 0x8d5
    e78c:	blne	ff720098 <tcgetattr@plt+0xff71893c>
    e790:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    e794:	svclt	0x00082f00
    e798:	teqlt	fp, #0, 8
    e79c:	strtmi	r4, [r2], -r3, lsr #12
    e7a0:			; <UNDEFINED> instruction: 0xf8d8bb24
    e7a4:			; <UNDEFINED> instruction: 0xf00c000c
    e7a8:	strbmi	pc, [fp], -r9, lsr #20	; <UNPREDICTABLE>
    e7ac:	bne	44a014 <tcgetattr@plt+0x4428b8>
    e7b0:			; <UNDEFINED> instruction: 0xf109465a
    e7b4:	strmi	r0, [r6], -r1, lsl #18
    e7b8:			; <UNDEFINED> instruction: 0xf9d8f00c
    e7bc:	strtmi	r4, [r2], -r3, lsr #12
    e7c0:			; <UNDEFINED> instruction: 0x46294630
    e7c4:			; <UNDEFINED> instruction: 0xf00c9400
    e7c8:	ldrbmi	pc, [r1], -fp, asr #30	; <UNPREDICTABLE>
    e7cc:			; <UNDEFINED> instruction: 0xf00e4630
    e7d0:	mrc	15, 0, APSR_nzcv, cr8, cr5, {7}
    e7d4:			; <UNDEFINED> instruction: 0x46021a90
    e7d8:	strbmi	r4, [r0], -r4, lsl #12
    e7dc:			; <UNDEFINED> instruction: 0xf9c8f004
    e7e0:			; <UNDEFINED> instruction: 0xf7f84620
    e7e4:			; <UNDEFINED> instruction: 0x4630eb9a
    e7e8:			; <UNDEFINED> instruction: 0xfffef00b
    e7ec:	ldrbtpl	pc, [r8], #2261	; 0x8d5	; <UNPREDICTABLE>
    e7f0:	bicle	r2, r9, r0, lsl #26
    e7f4:	andlt	r2, r3, r0
    e7f8:	blhi	c9af4 <tcgetattr@plt+0xc2398>
    e7fc:	svchi	0x00f0e8bd
    e800:			; <UNDEFINED> instruction: 0xa018f8df
    e804:			; <UNDEFINED> instruction: 0xe7ad44fa
    e808:	andeq	r4, r6, r8, asr #8
    e80c:	strdeq	r0, [r0], -ip
    e810:	andeq	r5, r4, r0, asr r6
    e814:	andeq	r2, r4, r6, lsl #9
    e818:	andeq	sl, r4, r2, lsr ip
    e81c:	andeq	lr, r3, r8, lsr r7
    e820:	push	{r0, r1, r2, r3, r6, r7, r8, r9, fp, lr}
    e824:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    e828:	blhi	c9ce4 <tcgetattr@plt+0xc2588>
    e82c:	stclmi	8, cr6, [sp], {2}
    e830:	stmdavs	r0, {r1, r3, r4, r7, r9, lr}^
    e834:	addlt	r4, r9, ip, ror r4
    e838:	bne	44a060 <tcgetattr@plt+0x442904>
    e83c:	tsthi	r8, r0	; <UNPREDICTABLE>
    e840:			; <UNDEFINED> instruction: 0xf7fa2154
    e844:	andls	pc, r7, fp, asr sl	; <UNPREDICTABLE>
    e848:	tstcs	r0, r8, lsr #2
    e84c:	mcr2	0, 6, pc, cr4, cr5, {0}	; <UNPREDICTABLE>
    e850:			; <UNDEFINED> instruction: 0xf0002800
    e854:			; <UNDEFINED> instruction: 0xf015817a
    e858:	strmi	pc, [r5], -r5, asr #31
    e85c:			; <UNDEFINED> instruction: 0xf0002800
    e860:			; <UNDEFINED> instruction: 0xf8dd816d
    e864:			; <UNDEFINED> instruction: 0xf04f801c
    e868:	ldrbmi	r0, [r1], r0, lsl #20
    e86c:			; <UNDEFINED> instruction: 0xf1b84657
    e870:	andle	r0, r4, r0, lsl #30
    e874:	strbmi	r6, [r1], -r8, lsr #16
    e878:	b	ff54c860 <tcgetattr@plt+0xff545104>
    e87c:	strtmi	fp, [r8], -r0, asr #22
    e880:			; <UNDEFINED> instruction: 0xfff4f015
    e884:	tstlt	r8, #4, 12	; 0x400000
    e888:	ldrdeq	lr, [r0, -r4]
    e88c:	blx	94a8ee <tcgetattr@plt+0x943192>
    e890:			; <UNDEFINED> instruction: 0xff92f7f9
    e894:			; <UNDEFINED> instruction: 0xf01368e3
    e898:	svclt	0x00180301
    e89c:			; <UNDEFINED> instruction: 0x4606461f
    e8a0:			; <UNDEFINED> instruction: 0xf0316828
    e8a4:			; <UNDEFINED> instruction: 0x4603f937
    e8a8:			; <UNDEFINED> instruction: 0x46304599
    e8ac:			; <UNDEFINED> instruction: 0x4699bfb8
    e8b0:			; <UNDEFINED> instruction: 0xf930f031
    e8b4:	ldrmi	r4, [sl, #1539]	; 0x603
    e8b8:	svclt	0x00b84630
    e8bc:			; <UNDEFINED> instruction: 0xf7f8469a
    e8c0:	strtmi	lr, [r1], -ip, lsr #22
    e8c4:			; <UNDEFINED> instruction: 0xf0154628
    e8c8:			; <UNDEFINED> instruction: 0x4604ffdb
    e8cc:	bicsle	r2, fp, r0, lsl #16
    e8d0:			; <UNDEFINED> instruction: 0xf0154628
    e8d4:			; <UNDEFINED> instruction: 0x4605ff95
    e8d8:	bicle	r2, r8, r0, lsl #16
    e8dc:	vst1.8	{d25}, [pc], r2
    e8e0:			; <UNDEFINED> instruction: 0xf03a7080
    e8e4:	strmi	pc, [r5], -r3, lsl #25
    e8e8:			; <UNDEFINED> instruction: 0xff7cf015
    e8ec:			; <UNDEFINED> instruction: 0xf0002800
    e8f0:	bmi	fe76ebc8 <tcgetattr@plt+0xfe76746c>
    e8f4:	strvc	pc, [r0], #1103	; 0x44f
    e8f8:	andge	pc, ip, sp, asr #17
    e8fc:	ldrbtmi	r4, [sl], #-1666	; 0xfffff97e
    e900:	bmi	fe6b3118 <tcgetattr@plt+0xfe6ab9bc>
    e904:	andls	r4, r5, #2046820352	; 0x7a000000
    e908:	ldrbtmi	r4, [sl], #-2713	; 0xfffff567
    e90c:	bmi	fe67312c <tcgetattr@plt+0xfe66b9d0>
    e910:	mcr	4, 0, r4, cr8, cr10, {3}
    e914:	blls	1d935c <tcgetattr@plt+0x1d1c00>
    e918:			; <UNDEFINED> instruction: 0xf8dab13b
    e91c:	ldrmi	r0, [r9], -r0
    e920:	b	fe04c908 <tcgetattr@plt+0xfe0451ac>
    e924:			; <UNDEFINED> instruction: 0xf0402800
    e928:			; <UNDEFINED> instruction: 0x46508091
    e92c:			; <UNDEFINED> instruction: 0xff9ef015
    e930:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    e934:	addhi	pc, sl, r0
    e938:	ldrdeq	lr, [r0, -r7]
    e93c:	blx	ff34a99c <tcgetattr@plt+0xff343240>
    e940:			; <UNDEFINED> instruction: 0xff3af7f9
    e944:	strmi	r9, [r0], r2, lsl #22
    e948:			; <UNDEFINED> instruction: 0xf0002b00
    e94c:	ldmvs	fp!, {r0, r1, r2, r3, r7, pc}^
    e950:	svclt	0x005807db
    e954:	strle	r9, [r0, #-2822]	; 0xfffff4fa
    e958:	vnmls.f64	d9, d8, d5
    e95c:			; <UNDEFINED> instruction: 0x46212a90
    e960:			; <UNDEFINED> instruction: 0xf03a4628
    e964:	strbmi	pc, [r9], -r3, lsr #26	; <UNPREDICTABLE>
    e968:			; <UNDEFINED> instruction: 0xf8da4606
    e96c:			; <UNDEFINED> instruction: 0xf0310000
    e970:	strmi	pc, [r3], r5, lsr #18
    e974:	stcl	7, cr15, [r6], #992	; 0x3e0
    e978:	strmi	r3, [r6], #-2
    e97c:	movwle	r4, #29350	; 0x72a6
    e980:	rsbeq	r4, r4, r8, lsr #12
    e984:			; <UNDEFINED> instruction: 0xf03a4621
    e988:	adcsmi	pc, r4, #35584	; 0x8b00
    e98c:			; <UNDEFINED> instruction: 0x4605d9f9
    e990:			; <UNDEFINED> instruction: 0x46224659
    e994:			; <UNDEFINED> instruction: 0xf03b4628
    e998:	ldmdbmi	r7!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    e99c:	strtmi	r4, [r8], -r2, lsr #12
    e9a0:			; <UNDEFINED> instruction: 0xf03b4479
    e9a4:			; <UNDEFINED> instruction: 0x4606f8d7
    e9a8:			; <UNDEFINED> instruction: 0xf7f84658
    e9ac:	stmdbls	r3, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
    e9b0:			; <UNDEFINED> instruction: 0xf0314640
    e9b4:	strmi	pc, [r3], r3, lsl #18
    e9b8:	stcl	7, cr15, [r4], {248}	; 0xf8
    e9bc:	cfstrsne	mvf4, [r6], {48}	; 0x30
    e9c0:	movwle	r4, #29350	; 0x72a6
    e9c4:	rsbeq	r4, r4, r8, lsr #12
    e9c8:			; <UNDEFINED> instruction: 0xf03a4621
    e9cc:	adcsmi	pc, r4, #26880	; 0x6900
    e9d0:			; <UNDEFINED> instruction: 0x4605d9f9
    e9d4:			; <UNDEFINED> instruction: 0x46224659
    e9d8:			; <UNDEFINED> instruction: 0xf03b4628
    e9dc:	stmdbmi	r7!, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}^
    e9e0:	strtmi	r4, [r8], -r2, lsr #12
    e9e4:			; <UNDEFINED> instruction: 0xf03b4479
    e9e8:			; <UNDEFINED> instruction: 0x4606f8b5
    e9ec:			; <UNDEFINED> instruction: 0xf7f84658
    e9f0:			; <UNDEFINED> instruction: 0x2101ea94
    e9f4:			; <UNDEFINED> instruction: 0xf00968b8
    e9f8:			; <UNDEFINED> instruction: 0x4683f83f
    e9fc:	stc	7, cr15, [r2], #992	; 0x3e0
    ea00:	strcc	r4, [r1], -r6, lsl #8
    ea04:	movwle	r4, #29350	; 0x72a6
    ea08:	rsbeq	r4, r4, r8, lsr #12
    ea0c:			; <UNDEFINED> instruction: 0xf03a4621
    ea10:	adcsmi	pc, r4, #18176	; 0x4700
    ea14:			; <UNDEFINED> instruction: 0x4605d9f9
    ea18:	ldrbmi	r4, [r9], -r2, lsr #12
    ea1c:			; <UNDEFINED> instruction: 0xf03b4628
    ea20:			; <UNDEFINED> instruction: 0x4658f899
    ea24:	b	1e4ca0c <tcgetattr@plt+0x1e452b0>
    ea28:			; <UNDEFINED> instruction: 0x462a4955
    ea2c:	beq	44a294 <tcgetattr@plt+0x442b38>
    ea30:			; <UNDEFINED> instruction: 0xf0044479
    ea34:			; <UNDEFINED> instruction: 0x4640f89d
    ea38:	b	1bcca20 <tcgetattr@plt+0x1bc52c4>
    ea3c:			; <UNDEFINED> instruction: 0x46504639
    ea40:			; <UNDEFINED> instruction: 0xff1ef015
    ea44:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    ea48:	svcge	0x0076f47f
    ea4c:			; <UNDEFINED> instruction: 0xf0154650
    ea50:	pkhtbmi	pc, r2, r7, asr #29	; <UNPREDICTABLE>
    ea54:			; <UNDEFINED> instruction: 0xf47f2800
    ea58:	qsaxmi	sl, r8, lr
    ea5c:	b	174ca44 <tcgetattr@plt+0x17452e8>
    ea60:	andlt	r2, r9, r0
    ea64:	blhi	c9d60 <tcgetattr@plt+0xc2604>
    ea68:	svchi	0x00f0e8bd
    ea6c:	ldrb	r9, [r4, -r4, lsl #22]!
    ea70:			; <UNDEFINED> instruction: 0xf7fa2146
    ea74:	strmi	pc, [r7], -r3, asr #18
    ea78:	rsble	r2, r3, r0, lsl #16
    ea7c:	bne	44a2e4 <tcgetattr@plt+0x442b88>
    ea80:	ldrmi	r2, [sl], -r0, lsl #6
    ea84:			; <UNDEFINED> instruction: 0xf00c68c8
    ea88:	movwcs	pc, #2233	; 0x8b9	; <UNPREDICTABLE>
    ea8c:			; <UNDEFINED> instruction: 0x4619461a
    ea90:	strmi	r9, [r5], -r0, lsl #6
    ea94:	stc2l	0, cr15, [r4, #48]!	; 0x30
    ea98:	stmiapl	r6!, {r1, r3, r4, r5, r8, r9, fp, lr}^
    ea9c:	stccs	8, cr6, [r0], {52}	; 0x34
    eaa0:			; <UNDEFINED> instruction: 0xf8dfd040
    eaa4:			; <UNDEFINED> instruction: 0xf8dfa0e4
    eaa8:			; <UNDEFINED> instruction: 0xf8df90e4
    eaac:	ldrbtmi	fp, [sl], #228	; 0xe4
    eab0:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    eab4:	strtmi	lr, [r0], -r5
    eab8:	b	bccaa0 <tcgetattr@plt+0xbc5344>
    eabc:	svcmi	0x0004f856
    eac0:	stmdavs	r3!, {r2, r7, r8, r9, ip, sp, pc}
    eac4:			; <UNDEFINED> instruction: 0x46494652
    eac8:			; <UNDEFINED> instruction: 0xf00c4628
    eacc:	stmdavs	r3!, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}^
    ead0:			; <UNDEFINED> instruction: 0x46284a30
    ead4:	ldmdbmi	r0!, {r8, r9, fp, sp}
    ead8:			; <UNDEFINED> instruction: 0xf8df447a
    eadc:	ldrbtmi	r8, [r9], #-192	; 0xffffff40
    eae0:	ldrbmi	fp, [fp], -r8, lsl #30
    eae4:			; <UNDEFINED> instruction: 0xf842f00c
    eae8:	pushmi	{r0, r1, r5, r6, r8, fp, sp, lr}
    eaec:			; <UNDEFINED> instruction: 0x462844f8
    eaf0:			; <UNDEFINED> instruction: 0x46424479
    eaf4:			; <UNDEFINED> instruction: 0xf00cb1fb
    eaf8:			; <UNDEFINED> instruction: 0x4639f839
    eafc:			; <UNDEFINED> instruction: 0xf00e4628
    eb00:	stmdavc	r3, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    eb04:	blcs	2031c <tcgetattr@plt+0x18bc0>
    eb08:			; <UNDEFINED> instruction: 0x4602d0d5
    eb0c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx1
    eb10:			; <UNDEFINED> instruction: 0xf0040a10
    eb14:	strtmi	pc, [r0], -sp, lsr #16
    eb18:	ldmib	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eb1c:	svcmi	0x0004f856
    eb20:	bicle	r2, lr, r0, lsl #24
    eb24:			; <UNDEFINED> instruction: 0xf00b4628
    eb28:	andcs	pc, r0, pc, asr lr	; <UNPREDICTABLE>
    eb2c:	ldc	0, cr11, [sp], #36	; 0x24
    eb30:	pop	{r1, r8, r9, fp, pc}
    eb34:	blmi	6f2afc <tcgetattr@plt+0x6eb3a0>
    eb38:			; <UNDEFINED> instruction: 0xe7dc447b
    eb3c:	strmi	r4, [r1], r2, lsl #13
    eb40:	strb	r9, [ip], r2
    eb44:	ldrbtmi	r4, [pc], #-3864	; eb4c <tcgetattr@plt+0x73f0>
    eb48:	ldmdbmi	r8, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    eb4c:	beq	44a3b4 <tcgetattr@plt+0x442c58>
    eb50:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    eb54:			; <UNDEFINED> instruction: 0xf888f004
    eb58:	rscscc	pc, pc, pc, asr #32
    eb5c:	svclt	0x0000e781
    eb60:	andeq	sp, r5, r6, asr #14
    eb64:	andeq	r4, r6, r0, ror #6
    eb68:	ldrdeq	sp, [r3], -lr
    eb6c:	andeq	lr, r3, ip, asr r7
    eb70:	andeq	lr, r3, sl, asr r7
    eb74:	andeq	lr, r3, ip, lsr #15
    eb78:	andeq	r7, r4, r0, lsr #10
    eb7c:	ldrdeq	r7, [r4], -ip
    eb80:	muleq	r3, r4, r6
    eb84:	andeq	r0, r0, r0, asr #6
    eb88:	andeq	sl, r4, r6, lsl #18
    eb8c:			; <UNDEFINED> instruction: 0x0003e5b8
    eb90:	andeq	sp, r3, sl, lsr #32
    eb94:	ldrdeq	sl, [r4], -ip
    eb98:	muleq	r3, lr, r5
    eb9c:	andeq	sl, r4, r8, asr #17
    eba0:	andeq	lr, r3, r0, lsr #11
    eba4:	andeq	ip, r3, r4, lsr #31
    eba8:			; <UNDEFINED> instruction: 0x0003e4be
    ebac:	andeq	lr, r3, r2, asr r5
    ebb0:	svcmi	0x00f0e92d
    ebb4:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    ebb8:	cmpcs	r6, r2, lsl #22
    ebbc:			; <UNDEFINED> instruction: 0x461e4691
    ebc0:			; <UNDEFINED> instruction: 0xf7fab085
    ebc4:	pkhbtmi	pc, r0, fp, lsl #17	; <UNPREDICTABLE>
    ebc8:	eorsle	r2, ip, r0, lsl #16
    ebcc:	ldrdcc	pc, [r8], -r9
    ebd0:	ldrdpl	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    ebd4:	blmi	93ba30 <tcgetattr@plt+0x9342d4>
    ebd8:			; <UNDEFINED> instruction: 0xf8df2700
    ebdc:	ldrbtmi	fp, [fp], #-144	; 0xffffff70
    ebe0:	mcr	4, 0, r4, cr8, cr11, {7}
    ebe4:	movwcs	r3, #2576	; 0xa10
    ebe8:			; <UNDEFINED> instruction: 0x461a4631
    ebec:			; <UNDEFINED> instruction: 0xf00c68f0
    ebf0:	ldrtmi	pc, [fp], -r5, lsl #16	; <UNPREDICTABLE>
    ebf4:	bne	44a45c <tcgetattr@plt+0x442d00>
    ebf8:	smlsdcc	r1, sl, r6, r4
    ebfc:			; <UNDEFINED> instruction: 0xf00b4604
    ec00:			; <UNDEFINED> instruction: 0x464bffb5
    ec04:			; <UNDEFINED> instruction: 0x46204652
    ec08:	strls	r2, [r0, #-256]	; 0xffffff00
    ec0c:	stc2	0, cr15, [r8, #-48]!	; 0xffffffd0
    ec10:	strtmi	r4, [r0], -r1, asr #12
    ec14:	ldc2l	0, cr15, [r2, #56]	; 0x38
    ec18:	ldrbtmi	r4, [r9], #-2325	; 0xfffff6eb
    ec1c:	andls	r4, r3, r2, lsl #12
    ec20:			; <UNDEFINED> instruction: 0xf0034630
    ec24:	bls	10eac0 <tcgetattr@plt+0x107364>
    ec28:			; <UNDEFINED> instruction: 0xf7f84610
    ec2c:			; <UNDEFINED> instruction: 0x4620e976
    ec30:	ldc2l	0, cr15, [sl, #44]	; 0x2c
    ec34:	eorpl	pc, r4, #13959168	; 0xd50000
    ec38:	bicsle	r2, r4, r0, lsl #26
    ec3c:	ldc	0, cr11, [sp], #20
    ec40:	pop	{r1, r8, r9, fp, pc}
    ec44:	blls	432c0c <tcgetattr@plt+0x42b4b0>
    ec48:	andle	r2, r9, r1, lsl #22
    ec4c:	tstle	r3, r2, lsl #22
    ec50:	ldrdhi	pc, [r0], -pc	; <UNPREDICTABLE>
    ec54:			; <UNDEFINED> instruction: 0xe7b944f8
    ec58:			; <UNDEFINED> instruction: 0x801cf8df
    ec5c:			; <UNDEFINED> instruction: 0xe7b544f8
    ec60:			; <UNDEFINED> instruction: 0x8018f8df
    ec64:			; <UNDEFINED> instruction: 0xe7b144f8
    ec68:	andeq	r5, r4, sl, ror #3
    ec6c:	andeq	r2, r4, r0, lsr #32
    ec70:	muleq	r4, sl, r7
    ec74:	andeq	lr, r3, r8, lsr #9
    ec78:	andeq	lr, r3, r0, asr #9
    ec7c:	andeq	lr, r3, r8, lsr #9
    ec80:	mvnsmi	lr, sp, lsr #18
    ec84:	addlt	r4, r2, r0, lsl #13
    ec88:	rsbseq	pc, r8, r1, lsl #2
    ec8c:			; <UNDEFINED> instruction: 0xf04f460d
    ec90:			; <UNDEFINED> instruction: 0x461731ff
    ec94:			; <UNDEFINED> instruction: 0xf038461e
    ec98:	cmnlt	r0, fp, ror r9	; <UNPREDICTABLE>
    ec9c:	strtmi	r4, [r2], -r4, lsl #12
    eca0:			; <UNDEFINED> instruction: 0x4629463b
    eca4:			; <UNDEFINED> instruction: 0xf8d89600
    eca8:			; <UNDEFINED> instruction: 0xf7ff0004
    ecac:	strtmi	pc, [r0], -r1, lsl #31
    ecb0:			; <UNDEFINED> instruction: 0xf93ef038
    ecb4:	stmdacs	r0, {r2, r9, sl, lr}
    ecb8:	strdlt	sp, [r2], -r1
    ecbc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ecc0:	mvnsmi	lr, #737280	; 0xb4000
    ecc4:	stmdavs	r4, {r0, r2, r3, r9, sl, lr}^
    ecc8:	svcmi	0x001eb083
    eccc:	cmncs	r1, r6, lsl #12
    ecd0:	ldmdbhi	r3, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    ecd4:	ldrbtmi	r4, [pc], #-1568	; ecdc <tcgetattr@plt+0x7580>
    ecd8:	mcr2	7, 6, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    ecdc:	blmi	6bb3c4 <tcgetattr@plt+0x6b3c68>
    ece0:	mvnscc	pc, pc, asr #32
    ece4:			; <UNDEFINED> instruction: 0xf02658f8
    ece8:			; <UNDEFINED> instruction: 0x4604fc5d
    ecec:			; <UNDEFINED> instruction: 0x4621b158
    ecf0:	strtmi	r2, [sl], -r2, lsl #6
    ecf4:			; <UNDEFINED> instruction: 0xf7ff4630
    ecf8:	strtmi	pc, [r0], -r3, asr #31
    ecfc:	ldc2	0, cr15, [r6], {38}	; 0x26
    ed00:	stmdacs	r0, {r2, r9, sl, lr}
    ed04:	strdcs	sp, [r0], -r3
    ed08:	pop	{r0, r1, ip, sp, pc}
    ed0c:			; <UNDEFINED> instruction: 0x462083f0
    ed10:			; <UNDEFINED> instruction: 0xf7f92173
    ed14:	smlaltblt	pc, r8, fp, lr	; <UNPREDICTABLE>
    ed18:			; <UNDEFINED> instruction: 0x462a4630
    ed1c:	movwcs	r4, #5697	; 0x1641
    ed20:			; <UNDEFINED> instruction: 0xffaef7ff
    ed24:	andlt	r2, r3, r0
    ed28:	mvnshi	lr, #12386304	; 0xbd0000
    ed2c:	strtmi	r9, [fp], -r0
    ed30:			; <UNDEFINED> instruction: 0x464a6870
    ed34:			; <UNDEFINED> instruction: 0xf7ff4641
    ed38:	andcs	pc, r0, fp, lsr pc	; <UNPREDICTABLE>
    ed3c:	pop	{r0, r1, ip, sp, pc}
    ed40:	svclt	0x000083f0
    ed44:			; <UNDEFINED> instruction: 0x00063ebe
    ed48:	andeq	r0, r0, r8, ror #6
    ed4c:	svcmi	0x00f0e92d
    ed50:	stmdavs	r0, {r1, r2, r3, r9, sl, lr}^
    ed54:	smlalbbcs	fp, r6, r5, r0
    ed58:			; <UNDEFINED> instruction: 0xffd0f7f9
    ed5c:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    ed60:	stmdacs	r0, {r7, r9, sl, lr}
    ed64:	blmi	902e6c <tcgetattr@plt+0x8fb710>
    ed68:	mvnscc	pc, pc, asr #32
    ed6c:			; <UNDEFINED> instruction: 0xf02658d0
    ed70:			; <UNDEFINED> instruction: 0x4604fc19
    ed74:			; <UNDEFINED> instruction: 0xf8dfb3a0
    ed78:	strcs	fp, [r0, -r0, lsl #1]
    ed7c:	ldrsbtge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ed80:	ldrbtmi	r4, [fp], #1721	; 0x6b9
    ed84:	movwcs	r4, #1274	; 0x4fa
    ed88:			; <UNDEFINED> instruction: 0x461a4631
    ed8c:			; <UNDEFINED> instruction: 0xf00b68f0
    ed90:	shasxmi	pc, fp, r5	; <UNPREDICTABLE>
    ed94:			; <UNDEFINED> instruction: 0x4651465a
    ed98:	strmi	r3, [r5], -r1, lsl #14
    ed9c:	cdp2	0, 14, cr15, cr6, cr11, {0}
    eda0:	strtmi	r2, [r2], -r0, lsl #6
    eda4:			; <UNDEFINED> instruction: 0x46284619
    eda8:	andls	pc, r0, sp, asr #17
    edac:	mrrc2	0, 0, pc, r8, cr12	; <UNPREDICTABLE>
    edb0:	strtmi	r4, [r8], -r1, asr #12
    edb4:	stc2	0, cr15, [r2, #-56]	; 0xffffffc8
    edb8:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    edbc:	andls	r4, r3, r2, lsl #12
    edc0:			; <UNDEFINED> instruction: 0xf0034630
    edc4:	bls	10e920 <tcgetattr@plt+0x1071c4>
    edc8:			; <UNDEFINED> instruction: 0xf7f84610
    edcc:	strtmi	lr, [r8], -r6, lsr #17
    edd0:	stc2	0, cr15, [sl, #-44]	; 0xffffffd4
    edd4:			; <UNDEFINED> instruction: 0xf0264620
    edd8:	strmi	pc, [r4], -r9, lsr #23
    eddc:	bicsle	r2, r2, r0, lsl #16
    ede0:	andlt	r2, r5, r0
    ede4:	svchi	0x00f0e8bd
    ede8:			; <UNDEFINED> instruction: 0x8018f8df
    edec:			; <UNDEFINED> instruction: 0xe7ba44f8
    edf0:	andeq	r3, r6, r6, lsr lr
    edf4:	andeq	r0, r0, r8, ror #6
    edf8:	andeq	r1, r4, lr, ror lr
    edfc:	andeq	r5, r4, r4, asr #32
    ee00:	strdeq	sl, [r4], -sl	; <UNPREDICTABLE>
    ee04:	andeq	lr, r3, ip, lsl r4
    ee08:	svcmi	0x00f0e92d
    ee0c:	addlt	r4, r5, r9, lsl #13
    ee10:	ldrmi	r2, [r6], -r6, asr #2
    ee14:			; <UNDEFINED> instruction: 0xf7f9461c
    ee18:			; <UNDEFINED> instruction: 0x4680ff71
    ee1c:	eorsle	r2, lr, r0, lsl #16
    ee20:	rsbseq	pc, r8, r9, lsl #2
    ee24:	mvnscc	pc, pc, asr #32
    ee28:			; <UNDEFINED> instruction: 0xf8b2f038
    ee2c:	orrslt	r4, r8, #4, 12	; 0x400000
    ee30:	ldrdlt	pc, [r0], pc	; <UNPREDICTABLE>
    ee34:			; <UNDEFINED> instruction: 0xf8df2700
    ee38:	ldrbtmi	sl, [fp], #128	; 0x80
    ee3c:	movwcs	r4, #1274	; 0x4fa
    ee40:			; <UNDEFINED> instruction: 0x461a4631
    ee44:			; <UNDEFINED> instruction: 0xf00b68f0
    ee48:			; <UNDEFINED> instruction: 0x463bfed9
    ee4c:			; <UNDEFINED> instruction: 0x4651465a
    ee50:	strmi	r3, [r5], -r1, lsl #14
    ee54:	cdp2	0, 8, cr15, cr10, cr11, {0}
    ee58:	movwcs	r4, #1610	; 0x64a
    ee5c:	tstcs	r0, r8, lsr #12
    ee60:	strtmi	r9, [r3], -r0, lsl #6
    ee64:	blx	fff4ae9e <tcgetattr@plt+0xfff43742>
    ee68:	strtmi	r4, [r8], -r1, asr #12
    ee6c:	stc2	0, cr15, [r6], #56	; 0x38
    ee70:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
    ee74:	andls	r4, r3, r2, lsl #12
    ee78:			; <UNDEFINED> instruction: 0xf0034630
    ee7c:	bls	10e868 <tcgetattr@plt+0x10710c>
    ee80:			; <UNDEFINED> instruction: 0xf7f84610
    ee84:	strtmi	lr, [r8], -sl, asr #16
    ee88:	stc2	0, cr15, [lr], #44	; 0x2c
    ee8c:			; <UNDEFINED> instruction: 0xf0384620
    ee90:	strmi	pc, [r4], -pc, asr #16
    ee94:	bicsle	r2, r2, r0, lsl #16
    ee98:	pop	{r0, r2, ip, sp, pc}
    ee9c:	stccs	15, cr8, [r1], {240}	; 0xf0
    eea0:			; <UNDEFINED> instruction: 0xf8dfd103
    eea4:	ldrbtmi	r8, [r8], #28
    eea8:			; <UNDEFINED> instruction: 0xf8dfe7ba
    eeac:	ldrbtmi	r8, [r8], #24
    eeb0:	svclt	0x0000e7b6
    eeb4:	andeq	r1, r4, r6, asr #27
    eeb8:	andeq	r4, r4, ip, lsl #31
    eebc:	andeq	sl, r4, r2, asr #10
    eec0:	ldrdeq	lr, [r3], -r6
    eec4:	andeq	lr, r3, lr, lsl r4
    eec8:			; <UNDEFINED> instruction: 0x460eb570
    eecc:	cmncs	r1, r5, lsl #12
    eed0:			; <UNDEFINED> instruction: 0xf7f96840
    eed4:	blmi	44e608 <tcgetattr@plt+0x446eac>
    eed8:			; <UNDEFINED> instruction: 0xb1a8447b
    eedc:			; <UNDEFINED> instruction: 0xf04f4a0f
    eee0:	ldmpl	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    eee4:	blx	17caf86 <tcgetattr@plt+0x17c382a>
    eee8:	cmplt	r8, r4, lsl #12
    eeec:	stmdavs	r8!, {r0, r5, r9, sl, lr}^
    eef0:	ldrtmi	r2, [r2], -r1, lsl #6
    eef4:			; <UNDEFINED> instruction: 0xff88f7ff
    eef8:			; <UNDEFINED> instruction: 0xf0264620
    eefc:			; <UNDEFINED> instruction: 0x4604fb17
    ef00:	mvnsle	r2, r0, lsl #16
    ef04:	ldcllt	0, cr2, [r0, #-0]
    ef08:	ldclvs	6, cr4, [r1], #12
    ef0c:	ldrtmi	r6, [r2], -r8, ror #16
    ef10:			; <UNDEFINED> instruction: 0xff7af7ff
    ef14:	ldcllt	0, cr2, [r0, #-0]
    ef18:			; <UNDEFINED> instruction: 0x00063cbc
    ef1c:	andeq	r0, r0, r8, ror #6
    ef20:	ldrbmi	lr, [r0, sp, lsr #18]!
    ef24:	lfmmi	f2, 2, [sp, #-4]!
    ef28:	blmi	1f7b148 <tcgetattr@plt+0x1f739ec>
    ef2c:	ldrbtmi	r4, [sp], #-1551	; 0xfffff9f1
    ef30:	strmi	r6, [r8], -r4, asr #16
    ef34:	stmiapl	fp!, {r8, sp}^
    ef38:	movwls	r6, #22555	; 0x581b
    ef3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ef40:			; <UNDEFINED> instruction: 0xf9cef7fe
    ef44:	strdcs	r6, [r2, #-203]!	; 0xffffff35
    ef48:	ldcvs	13, cr6, [lr, #244]!	; 0xf4
    ef4c:	strmi	r9, [r2], -r2, lsl #6
    ef50:	andls	r4, r3, #32, 12	; 0x2000000
    ef54:	stc2	7, cr15, [sl, #996]	; 0x3e4
    ef58:	andcc	lr, r2, #3620864	; 0x374000
    ef5c:	cmnle	r9, r0, lsl #16
    ef60:	ldrtmi	r6, [r8], -r1, lsr #17
    ef64:	stmib	sp, {r0, r3, fp, sp, lr}^
    ef68:			; <UNDEFINED> instruction: 0xf00e5600
    ef6c:	stmdavc	r3, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    ef70:	blcs	b60788 <tcgetattr@plt+0xb5902c>
    ef74:			; <UNDEFINED> instruction: 0xf04fd048
    ef78:	strtmi	r0, [r1], -r0, lsl #18
    ef7c:			; <UNDEFINED> instruction: 0xf02468f8
    ef80:			; <UNDEFINED> instruction: 0x4680fd33
    ef84:			; <UNDEFINED> instruction: 0xf7f74620
    ef88:	stmdbmi	r6!, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    ef8c:	strcs	r4, [r0], #-1600	; 0xfffff9c0
    ef90:			; <UNDEFINED> instruction: 0x46254479
    ef94:	svc	0x006af7f7
    ef98:	ldmdblt	r8, {r1, r2, r9, sl, lr}^
    ef9c:	stcne	0, cr14, [r1], #648	; 0x288
    efa0:			; <UNDEFINED> instruction: 0xf7f84628
    efa4:	stmdacs	r0, {r4, r6, fp, sp, lr, pc}
    efa8:	adchi	pc, r9, r0
    efac:	andge	pc, r4, r0, lsl #16
    efb0:	strmi	r3, [r5], -r1, lsl #8
    efb4:			; <UNDEFINED> instruction: 0xf7f84630
    efb8:			; <UNDEFINED> instruction: 0xf1b0eb9a
    efbc:			; <UNDEFINED> instruction: 0x46823fff
    efc0:	ldrtmi	sp, [r0], -sp, ror #3
    efc4:	svc	0x00aef7f7
    efc8:	cmnle	sl, r0, lsl #16
    efcc:	strpl	fp, [r8, #-261]!	; 0xfffffefb
    efd0:			; <UNDEFINED> instruction: 0xf7f84630
    efd4:			; <UNDEFINED> instruction: 0x4640ea78
    efd8:	svc	0x009ef7f7
    efdc:	strbmi	sl, [sl], -r4, lsl #22
    efe0:	strtmi	r4, [r8], -r1, lsr #12
    efe4:			; <UNDEFINED> instruction: 0xfff8f01c
    efe8:	cmnle	ip, r0, lsl #16
    efec:	blmi	132192c <tcgetattr@plt+0x131a1d0>
    eff0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    eff4:	blls	169064 <tcgetattr@plt+0x161908>
    eff8:			; <UNDEFINED> instruction: 0xf04f405a
    effc:			; <UNDEFINED> instruction: 0xf0400300
    f000:	andlt	r8, r6, sl, lsl #1
    f004:			; <UNDEFINED> instruction: 0x87f0e8bd
    f008:	blcs	2d11c <tcgetattr@plt+0x259c0>
    f00c:			; <UNDEFINED> instruction: 0xf7f7d1b3
    f010:	smlabbcs	r8, r4, pc, lr	; <UNPREDICTABLE>
    f014:	ldmvs	sp!, {r0, sp}^
    f018:			; <UNDEFINED> instruction: 0xf902f03a
    f01c:	andvs	r4, r7, r4, lsl #12
    f020:	blge	121530 <tcgetattr@plt+0x119dd4>
    f024:	strtmi	r4, [r2], -r8, lsr #12
    f028:			; <UNDEFINED> instruction: 0xf0254479
    f02c:	bllt	124d218 <tcgetattr@plt+0x1245abc>
    f030:	ldrb	r2, [fp, r1]
    f034:	strtmi	r2, [r0], -r2, ror #2
    f038:	movwcs	lr, #10701	; 0x29cd
    f03c:	mrc2	7, 2, pc, cr14, cr9, {7}
    f040:	ldmib	sp, {r0, r5, r7, fp, sp, lr}^
    f044:	stmdavs	r9, {r1, r8, r9, sp}
    f048:	strpl	lr, [r0], -sp, asr #19
    f04c:	ldrtmi	r4, [r8], -r1, lsl #13
    f050:	blx	ffccb092 <tcgetattr@plt+0xffcc3936>
    f054:	strmi	r7, [r4], -r3, lsl #16
    f058:	orrle	r2, lr, sp, lsr #22
    f05c:	blcs	2d170 <tcgetattr@plt+0x25a14>
    f060:			; <UNDEFINED> instruction: 0xf7f7d18b
    f064:	tstcs	r8, sl, asr pc
    f068:	ldmvs	sp!, {r0, sp}^
    f06c:			; <UNDEFINED> instruction: 0xf8d8f03a
    f070:	andvs	r4, r7, r4, lsl #12
    f074:	svceq	0x0000f1b9
    f078:			; <UNDEFINED> instruction: 0x4648d0d2
    f07c:			; <UNDEFINED> instruction: 0xf914f03a
    f080:	strb	r6, [sp, r0, rrx]
    f084:	ldrtmi	r4, [r8], -sl, lsr #18
    f088:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
    f08c:	stc2l	0, cr15, [ip, #12]!
    f090:			; <UNDEFINED> instruction: 0xf7f79804
    f094:	strtmi	lr, [r0], -r2, asr #30
    f098:	svc	0x003ef7f7
    f09c:	rscscc	pc, pc, pc, asr #32
    f0a0:	stmdbmi	r4!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    f0a4:			; <UNDEFINED> instruction: 0x46424638
    f0a8:			; <UNDEFINED> instruction: 0xf0034479
    f0ac:			; <UNDEFINED> instruction: 0x4628fddd
    f0b0:	svc	0x0032f7f7
    f0b4:			; <UNDEFINED> instruction: 0xf7f84630
    f0b8:	strbmi	lr, [r0], -r6, lsl #20
    f0bc:	svc	0x002cf7f7
    f0c0:	rscscc	pc, pc, pc, asr #32
    f0c4:	ldmdbmi	ip, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
    f0c8:	bls	1209b0 <tcgetattr@plt+0x119254>
    f0cc:			; <UNDEFINED> instruction: 0xf0034479
    f0d0:	strtmi	pc, [r8], -fp, asr #27
    f0d4:	svc	0x0020f7f7
    f0d8:			; <UNDEFINED> instruction: 0xf7f79804
    f0dc:			; <UNDEFINED> instruction: 0xf04fef1e
    f0e0:			; <UNDEFINED> instruction: 0xe78330ff
    f0e4:	stmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f0e8:			; <UNDEFINED> instruction: 0xf7f86800
    f0ec:	ldmdbmi	r3, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
    f0f0:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    f0f4:	ldrtmi	r4, [r8], -r3, lsl #12
    f0f8:	ldc2	0, cr15, [r6, #12]!
    f0fc:			; <UNDEFINED> instruction: 0xf7f8e7dd
    f100:	stmdavs	r0, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    f104:	stmia	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f108:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    f10c:	ldrtmi	r4, [r8], -r2, lsl #12
    f110:	stc2	0, cr15, [sl, #12]!
    f114:			; <UNDEFINED> instruction: 0xf7f7e7cb
    f118:	svclt	0x0000ef6c
    f11c:	andeq	r3, r6, r6, ror #24
    f120:	andeq	r0, r0, r8, ror r3
    f124:	andeq	ip, r3, r0, asr #15
    f128:	andeq	r3, r6, r4, lsr #23
    f12c:	andeq	r0, r0, r9, lsl r1
    f130:			; <UNDEFINED> instruction: 0x0003e3b2
    f134:			; <UNDEFINED> instruction: 0x0003e3b0
    f138:	andeq	sl, r4, r8, ror #5
    f13c:	andeq	ip, r3, r2, ror #12
    f140:	andeq	lr, r3, sl, lsr r3
    f144:	mvnsmi	lr, sp, lsr #18
    f148:	bmi	10209a8 <tcgetattr@plt+0x101924c>
    f14c:	blmi	103b364 <tcgetattr@plt+0x1033c08>
    f150:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f154:	movwls	r6, #14363	; 0x381b
    f158:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f15c:	bmi	f7d6e8 <tcgetattr@plt+0xf75f8c>
    f160:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    f164:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f168:	subsmi	r9, sl, r3, lsl #22
    f16c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f170:	andlt	sp, r4, sl, ror #2
    f174:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f178:	strmi	r2, [r4], -r0, lsl #6
    f17c:	addscc	pc, ip, #192, 16	; 0xc00000
    f180:			; <UNDEFINED> instruction: 0xf988f023
    f184:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
    f188:	strvc	pc, [r0, #-1043]	; 0xfffffbed
    f18c:			; <UNDEFINED> instruction: 0xf8d4d105
    f190:			; <UNDEFINED> instruction: 0xf7f802a4
    f194:			; <UNDEFINED> instruction: 0x4607e99e
    f198:	ldmdavs	r0!, {r3, r5, r7, r8, fp, ip, sp, pc}
    f19c:			; <UNDEFINED> instruction: 0xf9d4f003
    f1a0:			; <UNDEFINED> instruction: 0xf7f76870
    f1a4:	bmi	b4ac94 <tcgetattr@plt+0xb43538>
    f1a8:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    f1ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f1b0:	subsmi	r9, sl, r3, lsl #22
    f1b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f1b8:	ldrtmi	sp, [r0], -r6, asr #2
    f1bc:	pop	{r2, ip, sp, pc}
    f1c0:			; <UNDEFINED> instruction: 0xf7f741f0
    f1c4:	andcc	fp, r1, r7, lsr #29
    f1c8:	stmda	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f1cc:	stmdacs	r0, {r7, r9, sl, lr}
    f1d0:			; <UNDEFINED> instruction: 0xf04fd0e3
    f1d4:			; <UNDEFINED> instruction: 0xf8d431ff
    f1d8:			; <UNDEFINED> instruction: 0xf7f702a4
    f1dc:	ldrtmi	lr, [sl], -sl, lsl #29
    f1e0:	strbmi	r4, [r0], -r1, lsl #12
    f1e4:	mrc	7, 5, APSR_nzcv, cr6, cr7, {7}
    f1e8:			; <UNDEFINED> instruction: 0xf8d44639
    f1ec:			; <UNDEFINED> instruction: 0xf80802a4
    f1f0:			; <UNDEFINED> instruction: 0xf7f85007
    f1f4:	ldmdavs	r2!, {r1, r3, r6, r9, fp, sp, lr, pc}^
    f1f8:	ldrtmi	sl, [r9], -r2, lsl #22
    f1fc:			; <UNDEFINED> instruction: 0xf01c4640
    f200:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    f204:			; <UNDEFINED> instruction: 0xf8d4d0c9
    f208:	bls	9c250 <tcgetattr@plt+0x94af4>
    f20c:	strle	r0, [pc, #-987]	; ee39 <tcgetattr@plt+0x76dd>
    f210:			; <UNDEFINED> instruction: 0xf8d44912
    f214:	ldrbtmi	r0, [r9], #-688	; 0xfffffd50
    f218:	svc	0x00d8f7f7
    f21c:			; <UNDEFINED> instruction: 0xf0244620
    f220:	strbmi	pc, [r0], -r1, lsl #21	; <UNPREDICTABLE>
    f224:	mrc	7, 3, APSR_nzcv, cr8, cr7, {7}
    f228:			; <UNDEFINED> instruction: 0xf7f79802
    f22c:			; <UNDEFINED> instruction: 0xe7b4ee76
    f230:	andls	r4, r1, #16, 12	; 0x1000000
    f234:	blx	c4b2fe <tcgetattr@plt+0xc43ba2>
    f238:	strmi	r9, [r3], -r1, lsl #20
    f23c:	movwls	r4, #9744	; 0x2610
    f240:	mcr	7, 3, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    f244:	strb	r9, [r3, r2, lsl #20]!
    f248:	mrc	7, 6, APSR_nzcv, cr2, cr7, {7}
    f24c:	andeq	r3, r6, r4, asr #20
    f250:	andeq	r0, r0, r8, ror r3
    f254:	andeq	r3, r6, r2, lsr sl
    f258:	andeq	r3, r6, sl, ror #19
    f25c:	muleq	r4, lr, r1
    f260:	stmdavs	r2, {r0, r4, r8, r9, fp, lr}
    f264:	addsmi	r4, sl, #2063597568	; 0x7b000000
    f268:	andsle	fp, r7, r0, lsl r5
    f26c:			; <UNDEFINED> instruction: 0x460c3338
    f270:	mulle	pc, sl, r2	; <UNPREDICTABLE>
    f274:	stmdavs	r0, {r2, r4, r5, r6, r8, sp}^
    f278:	stc2l	7, cr15, [r0, #-996]	; 0xfffffc1c
    f27c:	strmi	r2, [r1], -r0, lsl #4
    f280:			; <UNDEFINED> instruction: 0xf7fe4620
    f284:	msrlt	SPSR_, sp, lsr #16
    f288:	ldc2l	0, cr15, [r4, #144]	; 0x90
    f28c:	mcrr2	0, 1, pc, r2, cr13	; <UNPREDICTABLE>
    f290:	ldclt	0, cr2, [r0, #-0]
    f294:			; <UNDEFINED> instruction: 0xf0246cc8
    f298:	ldrb	pc, [r7, fp, lsr #27]!	; <UNPREDICTABLE>
    f29c:	stc2	0, cr15, [r8, #144]	; 0x90
    f2a0:			; <UNDEFINED> instruction: 0xf04fe7f4
    f2a4:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    f2a8:	andeq	ip, r5, r8, asr lr
    f2ac:	blmi	14e1bfc <tcgetattr@plt+0x14da4a0>
    f2b0:	svcmi	0x00f0e92d
    f2b4:	stmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
    f2b8:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    f2bc:	strmi	r4, [r5], -ip, lsl #12
    f2c0:			; <UNDEFINED> instruction: 0x46302174
    f2c4:	movwls	r6, #30747	; 0x781b
    f2c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f2cc:	ldc2	7, cr15, [r6, #-996]	; 0xfffffc1c
    f2d0:			; <UNDEFINED> instruction: 0x46022172
    f2d4:	andls	r4, r5, #48, 12	; 0x3000000
    f2d8:	blx	ff24d2c6 <tcgetattr@plt+0xff245b6a>
    f2dc:			; <UNDEFINED> instruction: 0xf1049a05
    f2e0:	mvnslt	r0, r4, asr #2
    f2e4:	strmi	r2, [r8], -r2, lsl #6
    f2e8:	strtmi	r9, [r1], -r0, lsl #6
    f2ec:			; <UNDEFINED> instruction: 0xf98ef7fe
    f2f0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    f2f4:	stfvsp	f5, [r0], #440	; 0x1b8
    f2f8:			; <UNDEFINED> instruction: 0xf99ef027
    f2fc:	stc2	0, cr15, [sl], {29}
    f300:			; <UNDEFINED> instruction: 0xf0246ce0
    f304:	bmi	fce530 <tcgetattr@plt+0xfc6dd4>
    f308:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
    f30c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f310:	subsmi	r9, sl, r7, lsl #22
    f314:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f318:	ldrtmi	sp, [r0], -fp, ror #2
    f31c:	pop	{r0, r3, ip, sp, pc}
    f320:			; <UNDEFINED> instruction: 0x46088ff0
    f324:	tstcs	r4, r1, lsl #6
    f328:	strtmi	r9, [r1], -r0, lsl #2
    f32c:			; <UNDEFINED> instruction: 0xf96ef7fe
    f330:	cmple	pc, r0, lsl #16
    f334:	cmncs	fp, r3, ror #27
    f338:			; <UNDEFINED> instruction: 0xf8d46868
    f33c:	movwls	r8, #20528	; 0x5030
    f340:	ldrdlt	pc, [ip], #-132	; 0xffffff7c
    f344:	ldrsbtls	pc, [r4], -r4	; <UNPREDICTABLE>
    f348:	blx	fe44d336 <tcgetattr@plt+0xfe445bda>
    f34c:	strmi	r2, [r2], r4, ror #2
    f350:			; <UNDEFINED> instruction: 0xf7f96868
    f354:	cmncs	r3, fp, lsl #23	; <UNPREDICTABLE>
    f358:	stmdavs	r8!, {r1, r2, r9, sl, lr}^
    f35c:	blx	fe1cd34a <tcgetattr@plt+0xfe1c5bee>
    f360:	strmi	r2, [r7], -r1, ror #2
    f364:			; <UNDEFINED> instruction: 0xf7f96868
    f368:	blls	18e174 <tcgetattr@plt+0x186a18>
    f36c:			; <UNDEFINED> instruction: 0xf8dbb138
    f370:	ldrbmi	r1, [r8], -ip, rrx
    f374:	mrc2	0, 6, pc, cr6, cr9, {1}
    f378:	strmi	r1, [r3], -r2, asr #24
    f37c:	blx	fedc342c <tcgetattr@plt+0xfedbbcd0>
    f380:	ldrbmi	pc, [sl], -r6, lsl #13	; <UNPREDICTABLE>
    f384:	strbmi	r4, [r0], -r9, asr #12
    f388:			; <UNDEFINED> instruction: 0xf8cd0976
    f38c:	strls	sl, [r1], -r0
    f390:	strls	sl, [r2], -r6, lsl #28
    f394:	ldc2l	0, cr15, [r6, #-144]	; 0xffffff70
    f398:	ldmiblt	r0!, {r1, r2, r9, sl, lr}^
    f39c:	stmdavs	sl!, {r0, r3, r4, r8, r9, fp, lr}
    f3a0:	addsmi	r4, sl, #2063597568	; 0x7b000000
    f3a4:	cmplt	r7, r3
    f3a8:	blx	fed4b426 <tcgetattr@plt+0xfed43cca>
    f3ac:	strbmi	lr, [r9], -fp, lsr #15
    f3b0:			; <UNDEFINED> instruction: 0xf0244640
    f3b4:	svccs	0x0000fe71
    f3b8:	ldmdbmi	r3, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    f3bc:	ldrdeq	pc, [r4], r8
    f3c0:			; <UNDEFINED> instruction: 0xf01b4479
    f3c4:	b	144e410 <tcgetattr@plt+0x1446cb4>
    f3c8:	rscle	r0, sp, r1, lsl #6
    f3cc:			; <UNDEFINED> instruction: 0xf0274640
    f3d0:			; <UNDEFINED> instruction: 0xe7e9f933
    f3d4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    f3d8:	stmdbmi	ip, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    f3dc:	bls	1a0c64 <tcgetattr@plt+0x199508>
    f3e0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    f3e4:			; <UNDEFINED> instruction: 0xf0034479
    f3e8:	stmdals	r6, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    f3ec:	ldc	7, cr15, [r4, #988]	; 0x3dc
    f3f0:			; <UNDEFINED> instruction: 0xf7f7e789
    f3f4:	svclt	0x0000edfe
    f3f8:	andeq	r3, r6, r0, ror #17
    f3fc:	andeq	r0, r0, r8, ror r3
    f400:	andeq	r3, r6, sl, lsl #17
    f404:	andeq	ip, r5, r4, asr #27
    f408:	andeq	lr, r3, r8, lsr #2
    f40c:	andeq	lr, r3, ip, ror #1
    f410:	svcmi	0x00f0e92d
    f414:			; <UNDEFINED> instruction: 0xf8df460e
    f418:	adcslt	r4, r7, r0, ror r6
    f41c:			; <UNDEFINED> instruction: 0x366cf8df
    f420:			; <UNDEFINED> instruction: 0x166cf8df
    f424:	stmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
    f428:			; <UNDEFINED> instruction: 0xf8df447b
    f42c:	stmdapl	r1!, {r3, r5, r6, r9, sl, ip, sp, pc}^
    f430:	ldrbtmi	r4, [fp], #666	; 0x29a
    f434:	teqls	r5, r9, lsl #16
    f438:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    f43c:	bichi	pc, r7, r0
    f440:	cmncs	r4, r4, asr #16
    f444:			; <UNDEFINED> instruction: 0x462068f5
    f448:	blx	44d436 <tcgetattr@plt+0x445cda>
    f44c:	stmdavs	r3!, {r4, r6, r8, ip, sp, pc}^
    f450:			; <UNDEFINED> instruction: 0xf0402b00
    f454:	cmncs	lr, ip, asr #5
    f458:			; <UNDEFINED> instruction: 0xf7f94620
    f45c:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}
    f460:	sbchi	pc, r5, #64	; 0x40
    f464:			; <UNDEFINED> instruction: 0x46202173
    f468:	blx	4d456 <tcgetattr@plt+0x45cfa>
    f46c:			; <UNDEFINED> instruction: 0xf0402800
    f470:	strmi	r8, [r7], -pc, asr #2
    f474:			; <UNDEFINED> instruction: 0x46202174
    f478:	mcrr2	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
    f47c:	stmdacs	r0, {r0, r2, ip, pc}
    f480:	addshi	pc, pc, #0
    f484:	movwls	r6, #27891	; 0x6cf3
    f488:			; <UNDEFINED> instruction: 0xf0002b00
    f48c:	stmdals	r6, {r2, r4, r5, r6, r9, pc}
    f490:	mrrc2	0, 2, pc, lr, cr6	; <UNPREDICTABLE>
    f494:	stmdacs	r0, {r2, ip, pc}
    f498:	addshi	pc, r8, #0
    f49c:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    f4a0:	cmncs	r4, r8, lsl #6
    f4a4:			; <UNDEFINED> instruction: 0xf7f94620
    f4a8:	strmi	pc, [r2], r1, ror #21
    f4ac:			; <UNDEFINED> instruction: 0xf0002d00
    f4b0:			; <UNDEFINED> instruction: 0xf8d5825c
    f4b4:			; <UNDEFINED> instruction: 0xf8d52490
    f4b8:	bcc	1c500 <tcgetattr@plt+0x14da4>
    f4bc:	movtcc	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    f4c0:	svclt	0x00189307
    f4c4:	b	1017cd0 <tcgetattr@plt+0x1010574>
    f4c8:	andls	r0, sp, #131072	; 0x20000
    f4cc:	strtmi	r2, [r0], -r3, ror #2
    f4d0:	ldc2	7, cr15, [r4], {249}	; 0xf9
    f4d4:	stmdacs	r0, {r0, r9, sl, lr}
    f4d8:	subhi	pc, r0, #0
    f4dc:	strtmi	r2, [sl], -r0, lsl #6
    f4e0:	stmib	sp, {r4, r5, r9, sl, lr}^
    f4e4:			; <UNDEFINED> instruction: 0xf00e3300
    f4e8:	strmi	pc, [r1], r7, lsr #19
    f4ec:	svceq	0x0000f1b8
    f4f0:	msrhi	SPSR_fsxc, r0, asr #32
    f4f4:	ldrdcc	pc, [r8], #133	; 0x85
    f4f8:			; <UNDEFINED> instruction: 0xf0403301
    f4fc:	ldmdbge	r0, {r0, r2, r6, r7, r8, pc}
    f500:			; <UNDEFINED> instruction: 0xf8cd4628
    f504:			; <UNDEFINED> instruction: 0xf0228024
    f508:	stmdacs	r0, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f50c:	adchi	pc, r0, #64	; 0x40
    f510:			; <UNDEFINED> instruction: 0x46202178
    f514:	blx	feacd500 <tcgetattr@plt+0xfeac5da4>
    f518:	cmncs	r8, r8, lsl #3
    f51c:			; <UNDEFINED> instruction: 0xf7f94620
    f520:	stmdavc	r3, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    f524:			; <UNDEFINED> instruction: 0xf0402b2d
    f528:	stmdavc	r3, {r1, r7, r8, pc}^
    f52c:			; <UNDEFINED> instruction: 0xf0402b00
    f530:	stfcsd	f0, [r0, #-504]	; 0xfffffe08
    f534:	rsbhi	pc, r3, #0
    f538:	ldrdcc	pc, [r8], r5
    f53c:	cmncs	r9, sl, lsl #6
    f540:			; <UNDEFINED> instruction: 0xf7f94620
    f544:	stmdacs	r0, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
    f548:			; <UNDEFINED> instruction: 0x81bdf040
    f54c:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    f550:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    f554:	movwls	r6, #47128	; 0xb818
    f558:	b	16b617c <tcgetattr@plt+0x16aea20>
    f55c:			; <UNDEFINED> instruction: 0xf0400303
    f560:	ldmib	r5, {r0, r1, r2, r3, r6, r7, r8, pc}^
    f564:	stmib	sp, {r1, r5, r8, r9, sp}^
    f568:	blcs	181b4 <tcgetattr@plt+0x10a58>
    f56c:	andshi	pc, r3, #64	; 0x40
    f570:			; <UNDEFINED> instruction: 0xf0002a00
    f574:	movwcs	r8, #4509	; 0x119d
    f578:			; <UNDEFINED> instruction: 0xf01a9312
    f57c:	cmncs	r8, r9, asr ip	; <UNPREDICTABLE>
    f580:	strtmi	r4, [r0], -r0, lsl #13
    f584:	blx	1ccd570 <tcgetattr@plt+0x1cc5e14>
    f588:			; <UNDEFINED> instruction: 0xf0402800
    f58c:	cmncs	r9, r5, lsl #2
    f590:			; <UNDEFINED> instruction: 0xf7f94620
    f594:	stmdacs	r0, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    f598:	rscshi	pc, lr, r0, asr #32
    f59c:	stc2	0, cr15, [sl], #-36	; 0xffffffdc
    f5a0:	cmplt	r5, r3, lsl #12
    f5a4:	cmpcs	r5, r7
    f5a8:			; <UNDEFINED> instruction: 0xf7f94620
    f5ac:	blls	20df30 <tcgetattr@plt+0x2067d4>
    f5b0:			; <UNDEFINED> instruction: 0xf0002800
    f5b4:	bls	26fbbc <tcgetattr@plt+0x268460>
    f5b8:	stmdals	r8, {r0, r3, r4, r5, r9, sl, lr}
    f5bc:	andhi	lr, r0, #3358720	; 0x334000
    f5c0:			; <UNDEFINED> instruction: 0xf026464a
    f5c4:	eorcs	pc, r8, #1589248	; 0x184000
    f5c8:	strmi	r2, [r0], r0, lsl #2
    f5cc:			; <UNDEFINED> instruction: 0xf7f7a81c
    f5d0:	cmncs	lr, r4, lsr #30
    f5d4:	stmib	sp, {r5, r9, sl, lr}^
    f5d8:			; <UNDEFINED> instruction: 0xf7f9681a
    f5dc:	ldmib	r4, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
    f5e0:	cmncs	r3, r1, lsl #6
    f5e4:			; <UNDEFINED> instruction: 0xf04f9320
    f5e8:	eorls	r3, r1, #-67108861	; 0xfc000003
    f5ec:	andsls	r9, pc, r3, lsr #6
    f5f0:			; <UNDEFINED> instruction: 0xf7f94620
    f5f4:	ldmdbge	r0, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
    f5f8:	ldmdage	sl, {r0, r1, r9, sl, lr}
    f5fc:	movwcs	r9, #804	; 0x324
    f600:			; <UNDEFINED> instruction: 0xf0279325
    f604:	stmdacs	r0, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
    f608:	eorhi	pc, ip, #0
    f60c:			; <UNDEFINED> instruction: 0xb1a39b05
    f610:	blcs	36228 <tcgetattr@plt+0x2eacc>
    f614:	bichi	pc, fp, r0
    f618:	stmdals	r4, {r0, r6, r9, sl, lr}
    f61c:			; <UNDEFINED> instruction: 0xff5cf026
    f620:			; <UNDEFINED> instruction: 0xf0264640
    f624:			; <UNDEFINED> instruction: 0xf04fff75
    f628:			; <UNDEFINED> instruction: 0xf10831ff
    f62c:			; <UNDEFINED> instruction: 0xf0370078
    f630:	stmdavs	r1, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    f634:			; <UNDEFINED> instruction: 0xf0264640
    f638:			; <UNDEFINED> instruction: 0xf8dffb5f
    f63c:	strbmi	r0, [r1], -r0, ror #8
    f640:			; <UNDEFINED> instruction: 0xf01a4478
    f644:			; <UNDEFINED> instruction: 0xf1baf8bd
    f648:			; <UNDEFINED> instruction: 0xd1280f00
    f64c:	blcs	36288 <tcgetattr@plt+0x2eb2c>
    f650:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    f654:	ldrcc	pc, [r0], #2261	; 0x8d5
    f658:			; <UNDEFINED> instruction: 0xf8c5b10b
    f65c:	bvs	1cdc8b4 <tcgetattr@plt+0x1cd5158>
    f660:	ldrhi	pc, [r0], #2245	; 0x8c5
    f664:			; <UNDEFINED> instruction: 0xf0116859
    f668:			; <UNDEFINED> instruction: 0xf0000101
    f66c:			; <UNDEFINED> instruction: 0x462881bc
    f670:			; <UNDEFINED> instruction: 0xf9b0f02d
    f674:			; <UNDEFINED> instruction: 0xf0274628
    f678:			; <UNDEFINED> instruction: 0xf8dfff43
    f67c:	strtmi	r0, [r9], -r4, lsr #8
    f680:			; <UNDEFINED> instruction: 0xf01a4478
    f684:	tstcs	r0, pc, ror #16	; <UNPREDICTABLE>
    f688:			; <UNDEFINED> instruction: 0xf0264640
    f68c:			; <UNDEFINED> instruction: 0xf108f88d
    f690:	tstcs	r0, r4, lsl r0
    f694:	ldc	7, cr15, [r4, #988]	; 0x3dc
    f698:			; <UNDEFINED> instruction: 0xf0244628
    f69c:			; <UNDEFINED> instruction: 0xf01dfa4f
    f6a0:			; <UNDEFINED> instruction: 0xf025fa39
    f6a4:	blmi	d898 <tcgetattr@plt+0x613c>
    f6a8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    f6ac:	blcs	29720 <tcgetattr@plt+0x21fc4>
    f6b0:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    f6b4:			; <UNDEFINED> instruction: 0x46202150
    f6b8:			; <UNDEFINED> instruction: 0xf9d8f7f9
    f6bc:			; <UNDEFINED> instruction: 0xf0402800
    f6c0:			; <UNDEFINED> instruction: 0xf1ba808b
    f6c4:			; <UNDEFINED> instruction: 0xf0000f00
    f6c8:	ldcge	0, cr8, [r3], {165}	; 0xa5
    f6cc:	strbmi	r2, [r1], -r0, lsl #4
    f6d0:			; <UNDEFINED> instruction: 0x46204615
    f6d4:	stc2l	7, cr15, [r4], #-1012	; 0xfffffc0c
    f6d8:			; <UNDEFINED> instruction: 0x46224bf3
    f6dc:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
    f6e0:			; <UNDEFINED> instruction: 0xf0034640
    f6e4:			; <UNDEFINED> instruction: 0x4648f811
    f6e8:	ldc	7, cr15, [r6], {247}	; 0xf7
    f6ec:			; <UNDEFINED> instruction: 0xf7f74638
    f6f0:	bmi	ffbca748 <tcgetattr@plt+0xffbc2fec>
    f6f4:	ldrbtmi	r4, [sl], #-3046	; 0xfffff41a
    f6f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f6fc:	subsmi	r9, sl, r5, lsr fp
    f700:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f704:			; <UNDEFINED> instruction: 0x81bef040
    f708:	eorslt	r4, r7, r8, lsr #12
    f70c:	svchi	0x00f0e8bd
    f710:			; <UNDEFINED> instruction: 0x46202173
    f714:	blx	ffccd700 <tcgetattr@plt+0xffcc5fa4>
    f718:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f71c:	strtmi	r4, [sl], -r3, asr #12
    f720:	andhi	pc, r4, sp, asr #17
    f724:	andhi	pc, r0, sp, asr #17
    f728:	ldrtmi	r4, [r0], -r1, lsl #12
    f72c:			; <UNDEFINED> instruction: 0xf884f00e
    f730:			; <UNDEFINED> instruction: 0xf0264607
    f734:	strmi	pc, [r1], r7, lsr #16
    f738:			; <UNDEFINED> instruction: 0xf0002800
    f73c:			; <UNDEFINED> instruction: 0x46388175
    f740:			; <UNDEFINED> instruction: 0xff5af025
    f744:			; <UNDEFINED> instruction: 0xf43f2800
    f748:			; <UNDEFINED> instruction: 0x2141ae95
    f74c:			; <UNDEFINED> instruction: 0xf7f94620
    f750:	strmi	pc, [r1], sp, lsl #19
    f754:			; <UNDEFINED> instruction: 0xf0002800
    f758:	cmpcs	r4, r0, ror #2
    f75c:			; <UNDEFINED> instruction: 0xf7f94620
    f760:	cmpcs	r8, r5, lsl #19	; <UNPREDICTABLE>
    f764:	strtmi	r4, [r0], -r2, lsl #12
    f768:			; <UNDEFINED> instruction: 0xf7f99205
    f76c:	hvccs	24479	; 0x5f9f
    f770:	strtmi	r9, [r0], -r4
    f774:			; <UNDEFINED> instruction: 0xf97af7f9
    f778:	andcc	lr, r4, #3620864	; 0x374000
    f77c:			; <UNDEFINED> instruction: 0xf8cd4639
    f780:			; <UNDEFINED> instruction: 0xf8cd8004
    f784:	andls	r8, r2, r0
    f788:			; <UNDEFINED> instruction: 0xf7fa4630
    f78c:			; <UNDEFINED> instruction: 0x4605ff3b
    f790:			; <UNDEFINED> instruction: 0xf7f74638
    f794:	str	lr, [ip, r2, asr #23]!
    f798:			; <UNDEFINED> instruction: 0x46202178
    f79c:			; <UNDEFINED> instruction: 0xf966f7f9
    f7a0:	blls	47dbc8 <tcgetattr@plt+0x47646c>
    f7a4:	cmncs	r9, sl, lsl #6
    f7a8:			; <UNDEFINED> instruction: 0xf7f94620
    f7ac:	stmdblt	r8, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    f7b0:	movwls	r9, #51986	; 0xcb12
    f7b4:	andcs	r9, r0, #12, 22	; 0x3000
    f7b8:			; <UNDEFINED> instruction: 0x464049bd
    f7bc:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    f7c0:	movwls	r9, #2826	; 0xb0a
    f7c4:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
    f7c8:	blx	114b83c <tcgetattr@plt+0x11440e0>
    f7cc:	strcs	lr, [r0, #-1766]	; 0xfffff91a
    f7d0:	movwcs	lr, #1935	; 0x78f
    f7d4:	ldr	r9, [fp], r9, lsl #6
    f7d8:	strtmi	r2, [r0], -r6, asr #2
    f7dc:	blx	fe3cd7c8 <tcgetattr@plt+0xfe3c606c>
    f7e0:	stmdacs	r0, {r0, r9, sl, lr}
    f7e4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    f7e8:	strbmi	r2, [r3], -r0, lsl #4
    f7ec:	andcs	lr, r0, #3358720	; 0x334000
    f7f0:			; <UNDEFINED> instruction: 0x462a4630
    f7f4:			; <UNDEFINED> instruction: 0xf820f00e
    f7f8:	ldrbtmi	r4, [r9], #-2479	; 0xfffff651
    f7fc:	strmi	r4, [r2], -r4, lsl #12
    f800:			; <UNDEFINED> instruction: 0xf0034630
    f804:			; <UNDEFINED> instruction: 0x4620f9b5
    f808:	bl	fe1cd7ec <tcgetattr@plt+0xfe1c6090>
    f80c:	svceq	0x0000f1ba
    f810:	svcge	0x005bf47f
    f814:	ldrcc	pc, [r0], #-2261	; 0xfffff72b
    f818:	bvs	1c21168 <tcgetattr@plt+0x1c19a0c>
    f81c:			; <UNDEFINED> instruction: 0xf0434641
    f820:			; <UNDEFINED> instruction: 0xf8c50380
    f824:	rsbcc	r3, r0, r0, lsl r4
    f828:	blx	feecd826 <tcgetattr@plt+0xfeec60ca>
    f82c:	blge	409568 <tcgetattr@plt+0x401e0c>
    f830:	rscsvc	pc, pc, #82837504	; 0x4f00000
    f834:	movwcs	r9, #770	; 0x302
    f838:	movwcs	lr, #2509	; 0x9cd
    f83c:	movwcs	r2, #513	; 0x201
    f840:			; <UNDEFINED> instruction: 0xf9e0f03a
    f844:	andls	r9, sl, pc, lsl #20
    f848:			; <UNDEFINED> instruction: 0xf43f2a00
    f84c:	ldmibmi	fp, {r3, r4, r5, r6, r9, sl, fp, sp, pc}
    f850:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    f854:	blx	24b868 <tcgetattr@plt+0x24410c>
    f858:			; <UNDEFINED> instruction: 0xf04f4648
    f85c:			; <UNDEFINED> instruction: 0xf7f735ff
    f860:			; <UNDEFINED> instruction: 0x4638eb5c
    f864:	bl	164d848 <tcgetattr@plt+0x16460ec>
    f868:			; <UNDEFINED> instruction: 0xf8d5e743
    f86c:	ldreq	r3, [fp], #1040	; 0x410
    f870:	mrcge	5, 7, APSR_nzcv, cr5, cr15, {1}
    f874:	ldrbmi	r6, [r3], -r8, ror #16
    f878:	rscscc	pc, pc, #79	; 0x4f
    f87c:			; <UNDEFINED> instruction: 0xf8cd21cf
    f880:			; <UNDEFINED> instruction: 0xf01ca000
    f884:	strbt	pc, [sl], r9, asr #24	; <UNPREDICTABLE>
    f888:			; <UNDEFINED> instruction: 0xf02168f0
    f88c:	stmdacs	r0, {r0, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    f890:	sbcshi	pc, r1, r0, asr #32
    f894:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    f898:	ldrdeq	pc, [r8], #133	; 0x85
    f89c:			; <UNDEFINED> instruction: 0xf7f74641
    f8a0:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    f8a4:	mcrge	4, 1, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    f8a8:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
    f8ac:	ldc2l	0, cr15, [r4], {23}
    f8b0:	tstls	r1, #67108864	; 0x4000000
    f8b4:	bls	309238 <tcgetattr@plt+0x301adc>
    f8b8:	ldmdavs	r0, {r0, r3, r5, r6, r7, r9, sl, fp, sp, lr}
    f8bc:			; <UNDEFINED> instruction: 0xf009461a
    f8c0:	blls	20e8e4 <tcgetattr@plt+0x207188>
    f8c4:	cmncs	r9, r7, ror r6
    f8c8:			; <UNDEFINED> instruction: 0xf7f94620
    f8cc:	stmdavc	r3, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
    f8d0:	rsbsle	r2, pc, sp, lsr #22
    f8d4:			; <UNDEFINED> instruction: 0xf64fab0f
    f8d8:	movwls	r7, #8959	; 0x22ff
    f8dc:	stmib	sp, {r8, r9, sp}^
    f8e0:	andcs	r2, r1, #0, 6
    f8e4:			; <UNDEFINED> instruction: 0xf03a2300
    f8e8:	bls	40df24 <tcgetattr@plt+0x4067c8>
    f8ec:	bcs	33924 <tcgetattr@plt+0x2c1c8>
    f8f0:	mcrge	4, 1, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    f8f4:			; <UNDEFINED> instruction: 0x46304973
    f8f8:			; <UNDEFINED> instruction: 0xf0034479
    f8fc:			; <UNDEFINED> instruction: 0xe7abf9b5
    f900:	ldrbtmi	r4, [r9], #-2417	; 0xfffff68f
    f904:			; <UNDEFINED> instruction: 0xf956f01b
    f908:	blge	4a1ed0 <tcgetattr@plt+0x49a774>
    f90c:	ldrbtmi	sl, [r9], #-2577	; 0xfffff5ef
    f910:	ldcl	7, cr15, [ip, #-988]	; 0xfffffc24
    f914:	stmdacs	r2, {r3, r4, r5, r6, r8, sp}
    f918:	svclt	0x001e4620
    f91c:	tstcs	r8, #80, 4
    f920:	tstcs	r1, #3358720	; 0x334000
    f924:			; <UNDEFINED> instruction: 0xf8a2f7f9
    f928:	blls	2bbd50 <tcgetattr@plt+0x2b45f4>
    f92c:	cmncs	r9, r1, lsl r3
    f930:			; <UNDEFINED> instruction: 0xf7f94620
    f934:	blls	4cdba8 <tcgetattr@plt+0x4c644c>
    f938:	bls	33bd80 <tcgetattr@plt+0x334624>
    f93c:	andsls	r4, r2, #19922944	; 0x1300000
    f940:	bls	475d74 <tcgetattr@plt+0x46e618>
    f944:	stmdblt	sl, {r3, fp, sp, lr}
    f948:	andsls	r2, r1, #268435456	; 0x10000000
    f94c:			; <UNDEFINED> instruction: 0xf47f2b00
    f950:			; <UNDEFINED> instruction: 0xe610ae14
    f954:			; <UNDEFINED> instruction: 0xf7f94640
    f958:	strt	pc, [fp], r7, lsr #27
    f95c:			; <UNDEFINED> instruction: 0xf0244628
    f960:			; <UNDEFINED> instruction: 0xf039f80d
    f964:	strmi	pc, [r1], r1, lsr #25
    f968:			; <UNDEFINED> instruction: 0xf04fe5c0
    f96c:	strls	r0, [r7, #-2049]	; 0xfffff7ff
    f970:	strls	r4, [sp, #-1730]	; 0xfffff93e
    f974:			; <UNDEFINED> instruction: 0xf025e5aa
    f978:	strmi	pc, [r1], r5, lsl #30
    f97c:	rsble	r2, r0, r0, lsl #16
    f980:			; <UNDEFINED> instruction: 0xf0269805
    f984:	andls	pc, r4, r7, ror #24
    f988:			; <UNDEFINED> instruction: 0xf47f2800
    f98c:	blls	17afb0 <tcgetattr@plt+0x173854>
    f990:	movwls	r9, #32774	; 0x8006
    f994:	stmdbmi	lr, {r0, r2, r7, r8, sl, sp, lr, pc}^
    f998:			; <UNDEFINED> instruction: 0xf01b4479
    f99c:	b	144de38 <tcgetattr@plt+0x14466dc>
    f9a0:	blls	4905ac <tcgetattr@plt+0x488e50>
    f9a4:			; <UNDEFINED> instruction: 0xf103bf1c
    f9a8:	tstls	r2, #-67108861	; 0xfc000003
    f9ac:	blls	1c98d4 <tcgetattr@plt+0x1c2178>
    f9b0:	ldmdavs	r8, {r0, r1, r4, r5, r6, r8, r9, ip, sp, pc}^
    f9b4:	ldc2l	0, cr15, [r6], #-152	; 0xffffff68
    f9b8:	andls	r9, r4, r6, lsl #18
    f9bc:	stc2	0, cr15, [ip, #152]	; 0x98
    f9c0:	blls	189270 <tcgetattr@plt+0x181b14>
    f9c4:	movwls	r9, #17160	; 0x4308
    f9c8:	strb	r9, [sl, #-774]!	; 0xfffffcfa
    f9cc:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}^
    f9d0:	strb	r9, [r6, #-776]!	; 0xfffffcf8
    f9d4:	blcs	2dae8 <tcgetattr@plt+0x2638c>
    f9d8:	svcge	0x007cf47f
    f9dc:			; <UNDEFINED> instruction: 0xf8d5b1ad
    f9e0:	movwls	r3, #49292	; 0xc08c
    f9e4:			; <UNDEFINED> instruction: 0x4628e5b2
    f9e8:	blx	feecba74 <tcgetattr@plt+0xfeec4318>
    f9ec:	ldmdbmi	r9!, {r0, r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}
    f9f0:			; <UNDEFINED> instruction: 0xf04f4630
    f9f4:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
    f9f8:			; <UNDEFINED> instruction: 0xf936f003
    f9fc:	cmpcs	r0, #126877696	; 0x7900000
    fa00:	ldr	r9, [ip, #778]	; 0x30a
    fa04:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
    fa08:	tstcs	r8, #249561088	; 0xee00000
    fa0c:	ldr	r9, [sp, #780]	; 0x30c
    fa10:			; <UNDEFINED> instruction: 0xf0269805
    fa14:	andls	pc, r4, r7, asr #24
    fa18:	ldmdbmi	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    fa1c:			; <UNDEFINED> instruction: 0x463a4630
    fa20:			; <UNDEFINED> instruction: 0xf0034479
    fa24:	ldr	pc, [r7, -r1, lsr #18]
    fa28:	ldrtmi	r4, [r0], -sp, lsr #18
    fa2c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    fa30:			; <UNDEFINED> instruction: 0xf91af003
    fa34:	stmdbmi	fp!, {r4, r8, r9, sl, sp, lr, pc}
    fa38:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    fa3c:			; <UNDEFINED> instruction: 0xf914f003
    fa40:	stmdbmi	r9!, {r1, r3, r8, r9, sl, sp, lr, pc}
    fa44:	bls	16130c <tcgetattr@plt+0x159bb0>
    fa48:			; <UNDEFINED> instruction: 0xf0034479
    fa4c:	str	pc, [r3, -sp, lsl #18]
    fa50:	ldrtmi	r4, [r0], -r6, lsr #18
    fa54:	ldrbtmi	r9, [r9], #-2576	; 0xfffff5f0
    fa58:			; <UNDEFINED> instruction: 0xf906f003
    fa5c:			; <UNDEFINED> instruction: 0xf7f79810
    fa60:	usat	lr, #25, ip, asr #20
    fa64:	strmi	r4, [r1], -r2, lsr #20
    fa68:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    fa6c:			; <UNDEFINED> instruction: 0xf9a2f026
    fa70:	ldrtmi	r4, [r0], -r0, lsr #18
    fa74:	ldrbtmi	r9, [r9], #-2576	; 0xfffff5f0
    fa78:			; <UNDEFINED> instruction: 0xf8f6f003
    fa7c:			; <UNDEFINED> instruction: 0xf7f79810
    fa80:	strbt	lr, [r9], ip, asr #20
    fa84:	b	fed4da68 <tcgetattr@plt+0xfed4630c>
    fa88:	andeq	r3, r6, r0, ror r7
    fa8c:	andeq	ip, r5, ip, lsr #27
    fa90:	andeq	r0, r0, r8, ror r3
    fa94:	andeq	r3, r6, r2, ror #14
    fa98:	ldrdeq	r0, [r0], -r8
    fa9c:	andeq	lr, r3, r4, lsr #32
    faa0:	andeq	ip, r3, r8, lsr r5
    faa4:	andeq	r0, r0, ip, asr #8
    faa8:	muleq	r3, r6, pc	; <UNPREDICTABLE>
    faac:	muleq	r6, lr, r4
    fab0:	andeq	sp, r3, sl, ror lr
    fab4:	andeq	fp, r4, sl, lsr r1
    fab8:			; <UNDEFINED> instruction: 0x00049bba
    fabc:	andeq	sp, r3, lr, asr #27
    fac0:	andeq	sp, r3, r2, ror #26
    fac4:	andeq	sp, r3, r4, lsr sp
    fac8:	andeq	sp, r3, r6, lsr sp
    facc:	strdeq	sl, [r4], -r2
    fad0:	andeq	pc, r3, ip, lsl #8
    fad4:	andeq	sp, r3, r6, lsr #23
    fad8:	andeq	sp, r3, r2, lsl #23
    fadc:	andeq	sp, r3, r0, asr #23
    fae0:	muleq	r3, sl, fp
    fae4:	andeq	ip, r3, lr, lsr r1
    fae8:			; <UNDEFINED> instruction: 0x0003dbb0
    faec:	andeq	ip, r3, sl, ror r1
    faf0:	ldrdeq	sp, [r3], -sl
    faf4:	ldrdeq	sp, [r3], -r2
    faf8:	ldrbmi	lr, [r0, sp, lsr #18]!
    fafc:	cdpmi	2, 6, cr2, cr15, cr1, {0}
    fb00:	blmi	1be133c <tcgetattr@plt+0x1bd9be0>
    fb04:	ldrbtmi	fp, [lr], #-152	; 0xffffff68
    fb08:	strmi	r6, [r8], -r4, asr #16
    fb0c:	ldmpl	r3!, {r8, sp}^
    fb10:	ldrdge	pc, [r4], -r5	; <UNPREDICTABLE>
    fb14:	tstls	r7, #1769472	; 0x1b0000
    fb18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fb1c:	blx	ff84db1a <tcgetattr@plt+0xff8463be>
    fb20:	movwcs	r2, #353	; 0x161
    fb24:	ldrdhi	pc, [ip], #-133	; 0xffffff7b
    fb28:	stclvs	13, cr6, [pc, #184]!	; fbe8 <tcgetattr@plt+0x848c>
    fb2c:	strmi	r9, [r1], r2, lsl #6
    fb30:			; <UNDEFINED> instruction: 0xf7f84620
    fb34:	teqlt	r8, fp	; <illegal shifter operand>	; <UNPREDICTABLE>
    fb38:			; <UNDEFINED> instruction: 0x46404631
    fb3c:	blx	ffccbc28 <tcgetattr@plt+0xffcc44cc>
    fb40:	strmi	r1, [r7], -r3, asr #24
    fb44:	adchi	pc, r5, r0
    fb48:	tstcs	r0, r8, lsr #4
    fb4c:	cdpge	8, 0, cr10, cr3, cr13, {0}
    fb50:	stcl	7, cr15, [r2], #-988	; 0xfffffc24
    fb54:	strtmi	r2, [r0], -lr, ror #2
    fb58:	stmdapl	fp, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    fb5c:			; <UNDEFINED> instruction: 0xf8cef7f9
    fb60:	movwcs	lr, #6612	; 0x19d4
    fb64:	andscc	lr, r1, #3358720	; 0x334000
    fb68:			; <UNDEFINED> instruction: 0xf0099010
    fb6c:	msrcs	SPSR_sc, r3, asr #18
    fb70:			; <UNDEFINED> instruction: 0x46034632
    fb74:	tstls	r3, #32, 12	; 0x2000000
    fb78:			; <UNDEFINED> instruction: 0xf8d2f7f9
    fb7c:	cmplt	r0, r1, lsl #12
    fb80:			; <UNDEFINED> instruction: 0xf0099813
    fb84:	ldrtmi	pc, [r0], -fp, asr #20	; <UNPREDICTABLE>
    fb88:			; <UNDEFINED> instruction: 0xf8def7f9
    fb8c:	stmdacs	r0, {r0, r9, sl, lr}
    fb90:	strdcs	sp, [r3, #-22]!	; 0xffffffea
    fb94:	ldrls	r4, [r4, -r0, lsr #12]
    fb98:			; <UNDEFINED> instruction: 0xf8b0f7f9
    fb9c:	strmi	r2, [r3], -r4, ror #2
    fba0:	tstls	r5, #32, 12	; 0x2000000
    fba4:	tstls	r6, #0, 6
    fba8:			; <UNDEFINED> instruction: 0xff60f7f8
    fbac:	blls	5bc014 <tcgetattr@plt+0x5b48b8>
    fbb0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    fbb4:	cmncs	fp, r6, lsl r3
    fbb8:			; <UNDEFINED> instruction: 0xf7f84620
    fbbc:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    fbc0:	stmdbge	r2, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    fbc4:			; <UNDEFINED> instruction: 0xf027a80b
    fbc8:			; <UNDEFINED> instruction: 0x4606f931
    fbcc:	rsble	r2, r6, r0, lsl #16
    fbd0:	strtmi	r2, [r0], -r4, ror #2
    fbd4:			; <UNDEFINED> instruction: 0xff4af7f8
    fbd8:			; <UNDEFINED> instruction: 0xf8d8b328
    fbdc:	adcsmi	r3, r3, #108	; 0x6c
    fbe0:	strbmi	sp, [r0], -r1, lsr #32
    fbe4:			; <UNDEFINED> instruction: 0xf832f024
    fbe8:			; <UNDEFINED> instruction: 0x46202150
    fbec:			; <UNDEFINED> instruction: 0xff3ef7f8
    fbf0:	cmpcs	r6, r0, asr #6
    fbf4:			; <UNDEFINED> instruction: 0xf7f94620
    fbf8:	strmi	pc, [r1], -r1, lsl #17
    fbfc:	suble	r2, r5, r0, lsl #16
    fc00:	strbmi	r4, [r3], -sl, asr #12
    fc04:	strls	r2, [r0], -r0
    fc08:	strtmi	r9, [r8], -r1
    fc0c:	cdp2	0, 1, cr15, cr4, cr13, {0}
    fc10:	ldrbtmi	r4, [r9], #-2348	; 0xfffff6d4
    fc14:	strmi	r4, [r2], -r4, lsl #12
    fc18:			; <UNDEFINED> instruction: 0xf0024628
    fc1c:	strtmi	pc, [r0], -r9, lsr #31
    fc20:	ldmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fc24:	ldrtmi	lr, [r1], -lr
    fc28:	rsbeq	pc, r0, sl, lsl #2
    fc2c:			; <UNDEFINED> instruction: 0xf7fd2200
    fc30:			; <UNDEFINED> instruction: 0x4640f9d5
    fc34:			; <UNDEFINED> instruction: 0xffb0f023
    fc38:			; <UNDEFINED> instruction: 0x46202150
    fc3c:			; <UNDEFINED> instruction: 0xff16f7f8
    fc40:	bicsle	r2, r6, r0, lsl #16
    fc44:	andcs	sl, r0, #4, 24	; 0x400
    fc48:			; <UNDEFINED> instruction: 0x46174631
    fc4c:			; <UNDEFINED> instruction: 0xf7fd4620
    fc50:	blmi	78e36c <tcgetattr@plt+0x786c10>
    fc54:	strtmi	r4, [r2], -r0, asr #12
    fc58:			; <UNDEFINED> instruction: 0x4629447b
    fc5c:	ldc2l	0, cr15, [r4, #-8]
    fc60:			; <UNDEFINED> instruction: 0xf0099813
    fc64:	bmi	68dfa8 <tcgetattr@plt+0x68684c>
    fc68:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    fc6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fc70:	subsmi	r9, sl, r7, lsl fp
    fc74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fc78:			; <UNDEFINED> instruction: 0x4638d11d
    fc7c:	pop	{r3, r4, ip, sp, pc}
    fc80:	blls	5b1c48 <tcgetattr@plt+0x5aa4ec>
    fc84:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    fc88:			; <UNDEFINED> instruction: 0xe79a9316
    fc8c:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
    fc90:	ldmdbmi	r0, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    fc94:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    fc98:			; <UNDEFINED> instruction: 0xffe6f002
    fc9c:	stmdbmi	lr, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fca0:	bls	a1548 <tcgetattr@plt+0x99dec>
    fca4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    fca8:			; <UNDEFINED> instruction: 0xf0024479
    fcac:	stmdals	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fcb0:	ldmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fcb4:			; <UNDEFINED> instruction: 0xf7f7e7d7
    fcb8:	svclt	0x0000e99c
    fcbc:	andeq	r3, r6, lr, lsl #1
    fcc0:	andeq	r0, r0, r8, ror r3
    fcc4:	andeq	r9, r4, r2, lsr #15
    fcc8:	andeq	sp, r3, r0, lsr #22
    fccc:	andeq	r2, r6, sl, lsr #30
    fcd0:	andeq	ip, r3, r6, lsr r0
    fcd4:	andeq	sp, r3, r6, asr #21
    fcd8:	andeq	sp, r3, r0, lsr #19
    fcdc:			; <UNDEFINED> instruction: 0x4604b510
    fce0:			; <UNDEFINED> instruction: 0xf7f76800
    fce4:	ldmib	r4, {r1, r3, r4, r8, fp, sp, lr, pc}^
    fce8:			; <UNDEFINED> instruction: 0xf0070102
    fcec:			; <UNDEFINED> instruction: 0x4620fd1b
    fcf0:			; <UNDEFINED> instruction: 0x4010e8bd
    fcf4:	stmdblt	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fcf8:			; <UNDEFINED> instruction: 0x4605b538
    fcfc:	orrslt	r6, fp, r3, lsl #16
    fd00:			; <UNDEFINED> instruction: 0x4618691c
    fd04:	cmplt	r4, sl, asr r9
    fd08:	ldmdbvs	fp, {r1, r5, r6, r8, sp, lr}^
    fd0c:			; <UNDEFINED> instruction: 0xf7ff601c
    fd10:	strtmi	pc, [r3], -r5, ror #31
    fd14:			; <UNDEFINED> instruction: 0x4618691c
    fd18:			; <UNDEFINED> instruction: 0x2c00695a
    fd1c:	strdvs	sp, [sl], #-20	; 0xffffffec	; <UNPREDICTABLE>
    fd20:	andsvs	r4, r4, r8, lsl r6
    fd24:			; <UNDEFINED> instruction: 0xffdaf7ff
    fd28:	pop	{r3, r5, r9, sl, lr}
    fd2c:			; <UNDEFINED> instruction: 0xf7f74038
    fd30:	svclt	0x0000b8f1
    fd34:	mvnsmi	lr, sp, lsr #18
    fd38:			; <UNDEFINED> instruction: 0xf64f460c
    fd3c:	stmdavs	r9, {r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp, lr}
    fd40:	ldrbtvc	pc, [pc], pc, asr #13	; <UNPREDICTABLE>
    fd44:	addmi	r1, lr, #1007616	; 0xf6000
    fd48:	tstcc	r1, r3, lsl r3
    fd4c:	ldrmi	r4, [r9], #-1543	; 0xfffff9f9
    fd50:	ldrmi	r6, [sp], -r0, lsl #16
    fd54:			; <UNDEFINED> instruction: 0xf0394690
    fd58:	stmdavs	r3!, {r0, r1, r5, r7, r9, fp, ip, sp, lr, pc}
    fd5c:	strtmi	r4, [sl], -r1, asr #12
    fd60:	ldrmi	r6, [r8], #-56	; 0xffffffc8
    fd64:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd68:	strtmi	r6, [fp], #-2083	; 0xfffff7dd
    fd6c:	pop	{r0, r1, r5, sp, lr}
    fd70:	stmdami	r2, {r4, r5, r6, r7, r8, pc}
    fd74:			; <UNDEFINED> instruction: 0xf0174478
    fd78:	svclt	0x0000fa9b
    fd7c:	andeq	sp, r3, r4, lsr #21
    fd80:	svcmi	0x00f8e92d
    fd84:	blmi	f6327c <tcgetattr@plt+0xf5bb20>
    fd88:			; <UNDEFINED> instruction: 0xf855447d
    fd8c:			; <UNDEFINED> instruction: 0xf8daa003
    fd90:	cmplt	ip, r0
    fd94:	movwvc	pc, #62018	; 0xf242	; <UNPREDICTABLE>
    fd98:	stmdale	r3!, {r2, r3, r4, r7, r9, lr}^
    fd9c:	vhadd.s8	q8, q1, q10
    fda0:	addsmi	r7, ip, #16, 6	; 0x40000000
    fda4:	ldrmi	fp, [ip], -r8, lsr #30
    fda8:	and	r0, r2, r1, rrx
    fdac:	bicvc	pc, r8, pc, asr #8
    fdb0:	bmi	cd90d8 <tcgetattr@plt+0xcd197c>
    fdb4:			; <UNDEFINED> instruction: 0xf8554b33
    fdb8:			; <UNDEFINED> instruction: 0xf8559002
    fdbc:			; <UNDEFINED> instruction: 0xf8d9b003
    fdc0:			; <UNDEFINED> instruction: 0xf8db0000
    fdc4:	bne	febdcc <tcgetattr@plt+0xfe4670>
    fdc8:	stmdaeq	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    fdcc:			; <UNDEFINED> instruction: 0xf7f7b338
    fdd0:			; <UNDEFINED> instruction: 0x4606e93a
    fdd4:	suble	r2, r8, r0, lsl #16
    fdd8:	ldrtmi	r4, [r7], #-2859	; 0xfffff4d5
    fddc:	andvs	pc, r0, r9, asr #17
    fde0:			; <UNDEFINED> instruction: 0xf8cb00e1
    fde4:	stmiapl	pc!, {ip, sp, lr}^	; <UNPREDICTABLE>
    fde8:	movwlt	r6, #34872	; 0x8838
    fdec:	stmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fdf0:	eorsle	r2, ip, r0, lsl #16
    fdf4:	ldrdvs	pc, [r0], -r9
    fdf8:	bl	22690 <tcgetattr@plt+0x1af34>
    fdfc:	eorsvs	r0, r8, r8, asr #3
    fe00:	andmi	pc, r0, r4, lsl #2
    fe04:	stmdacc	r1, {r1, r5, r8, r9, fp, lr}
    fe08:			; <UNDEFINED> instruction: 0xf8ca58aa
    fe0c:	bl	19fe14 <tcgetattr@plt+0x1986b8>
    fe10:	andcs	r0, r0, r0, asr #12
    fe14:	stmiapl	fp!, {r0, r4, sp, lr}^
    fe18:	pop	{r1, r2, r3, r4, sp, lr}
    fe1c:			; <UNDEFINED> instruction: 0x46088ff8
    fe20:	ldmib	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe24:	stmdacs	r0, {r1, r2, r9, sl, lr}
    fe28:	blmi	604588 <tcgetattr@plt+0x5fce2c>
    fe2c:	and	r5, r7, pc, ror #17
    fe30:			; <UNDEFINED> instruction: 0xf7f74608
    fe34:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    fe38:			; <UNDEFINED> instruction: 0x4630d1de
    fe3c:	stmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe40:	tstlt	r8, r8, lsr r8
    fe44:	stmda	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe48:	movwcs	r4, #2576	; 0xa10
    fe4c:	andcc	pc, r0, fp, asr #17
    fe50:	rscscc	pc, pc, pc, asr #32
    fe54:	andcc	pc, r0, r9, asr #17
    fe58:	eorsvs	r5, fp, sl, lsr #17
    fe5c:	andcc	pc, r0, sl, asr #17
    fe60:	bfi	r6, r3, #0, #27
    fe64:	rscscc	pc, pc, pc, asr #32
    fe68:	blmi	209dcc <tcgetattr@plt+0x202670>
    fe6c:			; <UNDEFINED> instruction: 0xf8d958ef
    fe70:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    fe74:	strb	sp, [r3, r1, ror #3]!
    fe78:	andeq	r2, r6, ip, lsl #28
    fe7c:	andeq	r0, r0, r0, ror #8
    fe80:	andeq	r0, r0, r8, asr r4
    fe84:	andeq	r0, r0, r4, lsr #8
    fe88:	andeq	r0, r0, ip, lsr #8
    fe8c:	andeq	r0, r0, ip, ror r3
    fe90:	andeq	r0, r0, r4, ror #6
    fe94:			; <UNDEFINED> instruction: 0x4604b510
    fe98:	b	94de7c <tcgetattr@plt+0x946720>
    fe9c:			; <UNDEFINED> instruction: 0xf8336803
    fea0:	vmov.i32	d16, #132	; 0x00000084
    fea4:	mrrccs	0, 12, r0, pc, cr0	; <UNPREDICTABLE>
    fea8:			; <UNDEFINED> instruction: 0xf040bf08
    feac:	ldclt	0, cr0, [r0, #-4]
    feb0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    feb4:	tstlt	r8, r8, lsl r8
    feb8:	ldclt	7, cr15, [r6], {247}	; 0xf7
    febc:	andne	lr, r2, #3457024	; 0x34c000
    fec0:	svclt	0x001f428a
    fec4:	sbcsvs	r1, r8, r0, asr ip
    fec8:	stcpl	8, cr6, [r8], {89}	; 0x59
    fecc:			; <UNDEFINED> instruction: 0xf04fbf08
    fed0:			; <UNDEFINED> instruction: 0x477030ff
    fed4:	andeq	r3, r6, lr, lsr #18
    fed8:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    fedc:	tstlt	r9, r1, lsl r8
    fee0:	blt	154dec4 <tcgetattr@plt+0x1546768>
    fee4:			; <UNDEFINED> instruction: 0xf1b068d1
    fee8:	svclt	0x00183fff
    feec:	svclt	0x001c2900
    fef0:	mvnscc	pc, r1, lsl #2
    fef4:			; <UNDEFINED> instruction: 0x477060d1
    fef8:	andeq	r3, r6, r6, lsl #18
    fefc:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
    ff00:	ldrbtmi	r4, [ip], #-3347	; 0xfffff2ed
    ff04:			; <UNDEFINED> instruction: 0xf7ff447d
    ff08:	ldmdacs	ip, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    ff0c:	stmdacs	sl, {r4, ip, lr, pc}
    ff10:	tstle	r1, r3, lsr #20
    ff14:	strle	r0, [r1], #-2010	; 0xfffff826
    ff18:			; <UNDEFINED> instruction: 0xbd38b973
    ff1c:	blcc	6a6a8 <tcgetattr@plt+0x62f4c>
    ff20:	andcc	r6, r1, #9043968	; 0x8a0000
    ff24:	eorvs	r6, r3, #138	; 0x8a
    ff28:			; <UNDEFINED> instruction: 0xffc2f7ff
    ff2c:	mvnle	r2, ip, asr r8
    ff30:	movwcc	r6, #6699	; 0x1a2b
    ff34:	strb	r6, [r6, fp, lsr #4]!
    ff38:			; <UNDEFINED> instruction: 0xffcef7ff
    ff3c:	subscs	r4, ip, r5, lsl #20
    ff40:	bvs	4e1130 <tcgetattr@plt+0x4d99d4>
    ff44:	andsvs	r3, r3, #1024	; 0x400
    ff48:	svclt	0x0000bd38
    ff4c:	ldrdeq	r3, [r6], -lr
    ff50:	ldrdeq	r3, [r6], -ip
    ff54:	andeq	r3, r6, r0, lsr #17
    ff58:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    ff5c:	ldmdbmi	r4, {r0, r1, r3, r9, sl, lr}
    ff60:	strlt	r4, [r0, #-1276]	; 0xfffffb04
    ff64:			; <UNDEFINED> instruction: 0xf85cb085
    ff68:	stmdavs	r9, {r0, ip}
    ff6c:			; <UNDEFINED> instruction: 0xf04f9103
    ff70:	lsllt	r0, r0, #2
    ff74:	andls	r4, r0, #245760	; 0x3c000
    ff78:	ldrbtmi	r4, [r9], #-1538	; 0xfffff9fe
    ff7c:			; <UNDEFINED> instruction: 0xf039a802
    ff80:	stmdals	r2, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    ff84:	blmi	2a27bc <tcgetattr@plt+0x29b060>
    ff88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ff8c:	blls	e9ffc <tcgetattr@plt+0xe28a0>
    ff90:			; <UNDEFINED> instruction: 0xf04f405a
    ff94:	mrsle	r0, LR_und
    ff98:			; <UNDEFINED> instruction: 0xf85db005
    ff9c:	ldrmi	pc, [r0], -r4, lsl #22
    ffa0:			; <UNDEFINED> instruction: 0xf982f039
    ffa4:			; <UNDEFINED> instruction: 0xf7f7e7ee
    ffa8:	svclt	0x0000e824
    ffac:	andeq	r2, r6, r4, lsr ip
    ffb0:	andeq	r0, r0, r8, ror r3
    ffb4:			; <UNDEFINED> instruction: 0x0003d8b2
    ffb8:	andeq	r2, r6, ip, lsl #24
    ffbc:	bmi	67d000 <tcgetattr@plt+0x6758a4>
    ffc0:	ldrlt	r4, [r0, #-2841]!	; 0xfffff4e7
    ffc4:	cfldrsmi	mvf4, [r9], {122}	; 0x7a
    ffc8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    ffcc:	stmdbls	r8, {r2, r3, r4, r5, r6, sl, lr}
    ffd0:	movwls	r6, #14363	; 0x381b
    ffd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ffd8:	cmnlt	fp, r3, ror #20
    ffdc:	blmi	4a2834 <tcgetattr@plt+0x49b0d8>
    ffe0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ffe4:	blls	ea054 <tcgetattr@plt+0xe28f8>
    ffe8:			; <UNDEFINED> instruction: 0xf04f405a
    ffec:	tstle	r6, r0, lsl #6
    fff0:	andlt	r2, r5, r0
    fff4:	ldrhtmi	lr, [r0], -sp
    fff8:	ldrbmi	fp, [r0, -r4]!
    fffc:	bge	26a798 <tcgetattr@plt+0x26303c>
   10000:	andls	sl, r1, #131072	; 0x20000
   10004:			; <UNDEFINED> instruction: 0xf974f039
   10008:	ldmib	r5, {r1, r9, fp, ip, pc}^
   1000c:			; <UNDEFINED> instruction: 0xf7ff0101
   10010:	strmi	pc, [r3], -r3, lsr #31
   10014:	rsbvs	r9, r3, #131072	; 0x20000
   10018:	svc	0x007ef7f6
   1001c:			; <UNDEFINED> instruction: 0xf7f6e7de
   10020:	svclt	0x0000efe8
   10024:	ldrdeq	r2, [r6], -r0
   10028:	andeq	r0, r0, r8, ror r3
   1002c:	andeq	r3, r6, r4, lsl r8
   10030:			; <UNDEFINED> instruction: 0x00062bb4
   10034:	blmi	10e2944 <tcgetattr@plt+0x10db1e8>
   10038:	push	{r1, r3, r4, r5, r6, sl, lr}
   1003c:			; <UNDEFINED> instruction: 0xf2ad4ff0
   10040:	ldmpl	r3, {r2, r3, r8, sl, fp, lr}^
   10044:	streq	pc, [r3], -sp, lsl #2
   10048:			; <UNDEFINED> instruction: 0x46814f3f
   1004c:	ldrsbthi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   10050:			; <UNDEFINED> instruction: 0xf8cd681b
   10054:			; <UNDEFINED> instruction: 0xf04f3404
   10058:			; <UNDEFINED> instruction: 0xf8df0300
   1005c:	ldrbtmi	fp, [pc], #-244	; 10064 <tcgetattr@plt+0x8908>
   10060:			; <UNDEFINED> instruction: 0x468a44f8
   10064:	strcs	r4, [r0, #-1275]	; 0xfffffb05
   10068:			; <UNDEFINED> instruction: 0xf7ffe010
   1006c:	mcrrne	15, 4, pc, r3, cr7	; <UNPREDICTABLE>
   10070:	andsle	r4, ip, r4, lsl #12
   10074:	strbmi	r4, [r0], -r1, lsl #12
   10078:	stmdb	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1007c:	vmul.i8	d27, d16, d24
   10080:	addsmi	r3, sp, #-134217725	; 0xf8000003
   10084:	strcc	sp, [r1, #-13]
   10088:	svcmi	0x0001f806
   1008c:	blcs	2a980 <tcgetattr@plt+0x23224>
   10090:	blcc	84444 <tcgetattr@plt+0x7cce8>
   10094:	vqsub.s8	d22, d0, d27
   10098:	addsmi	r3, sp, #-134217725	; 0xf8000003
   1009c:	ldrbeq	pc, [ip], #-79	; 0xffffffb1	; <UNPREDICTABLE>
   100a0:	stmdami	ip!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   100a4:			; <UNDEFINED> instruction: 0xf7ff4478
   100a8:	andcs	pc, r0, r9, lsl #31
   100ac:	cdpge	0, 0, cr14, cr1, cr1, {1}
   100b0:			; <UNDEFINED> instruction: 0xf7ff4620
   100b4:	movwcs	pc, #3857	; 0xf11	; <UNPREDICTABLE>
   100b8:	ldmdavc	r3!, {r0, r1, r4, r5, r6, r8, sl, ip, lr}
   100bc:	ldrtmi	fp, [r0], -r3, asr #6
   100c0:	mrc	7, 4, APSR_nzcv, cr12, cr6, {7}
   100c4:	eorsle	r2, r6, r0, lsl #16
   100c8:			; <UNDEFINED> instruction: 0x2c006944
   100cc:	stmdbmi	r2!, {r0, r1, r4, r5, ip, lr, pc}
   100d0:	stmdami	r2!, {r1, r4, r5, r9, sl, lr}
   100d4:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   100d8:			; <UNDEFINED> instruction: 0xf0174478
   100dc:	strtmi	pc, [r0], -pc, ror #16
   100e0:	ldmdb	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   100e4:	ldrbmi	r4, [r1], -r2, lsr #12
   100e8:	strbmi	r4, [r8], -r3, lsl #12
   100ec:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   100f0:	bmi	6d80fc <tcgetattr@plt+0x6d09a0>
   100f4:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   100f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   100fc:	strcc	pc, [r4], #-2269	; 0xfffff723
   10100:			; <UNDEFINED> instruction: 0xf04f405a
   10104:	tstle	r8, r0, lsl #6
   10108:	sfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   1010c:	svchi	0x00f0e8bd
   10110:	ldmdbmi	r5, {r2, r4, r8, r9, fp, lr}
   10114:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   10118:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1011c:	cdp2	0, 10, cr15, cr0, cr8, {0}
   10120:	stmdavs	r4, {r3, r4, r8, ip, sp, pc}^
   10124:	blcs	2e1b8 <tcgetattr@plt+0x26a5c>
   10128:			; <UNDEFINED> instruction: 0xf7f6d1d1
   1012c:			; <UNDEFINED> instruction: 0xf7f6eec6
   10130:	stmdacs	r0, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
   10134:	andcs	sp, r0, r8, asr #3
   10138:			; <UNDEFINED> instruction: 0xf7f6e7db
   1013c:	svclt	0x0000ef5a
   10140:	andeq	r2, r6, ip, asr fp
   10144:	andeq	r0, r0, r8, ror r3
   10148:	andeq	r3, r6, r2, lsl #15
   1014c:	ldrdeq	sp, [r3], -r8
   10150:	andeq	r2, r6, r0, lsr fp
   10154:	muleq	r3, ip, r7
   10158:			; <UNDEFINED> instruction: 0x0003d8ba
   1015c:	andeq	sp, r3, r8, lsl #15
   10160:	muleq	r6, lr, sl
   10164:	muleq	r0, ip, r3
   10168:	andeq	sp, r3, r0, asr #14
   1016c:	addlt	fp, r5, r0, lsr r5
   10170:	strmi	r4, [r5], -fp, lsl #12
   10174:	ldrmi	r2, [r0], -r0, lsl #2
   10178:			; <UNDEFINED> instruction: 0xf0079303
   1017c:	stmdavs	sl!, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
   10180:	strmi	r9, [r4], -r3, lsl #22
   10184:	stmdbmi	ip, {r1, r3, r4, r6, r8, ip, sp, pc}
   10188:	ldrbtmi	r9, [r9], #-0
   1018c:			; <UNDEFINED> instruction: 0xf00268e8
   10190:	strtmi	pc, [r0], -pc, ror #25
   10194:	pop	{r0, r2, ip, sp, pc}
   10198:			; <UNDEFINED> instruction: 0xf7f64030
   1019c:	stmdbmi	r7, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, pc}
   101a0:	stmiavs	r8!, {r1, r3, r4, r9, sl, lr}^
   101a4:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   101a8:	stc2l	0, cr15, [r2], #8
   101ac:	andlt	r4, r5, r0, lsr #12
   101b0:	ldrhtmi	lr, [r0], -sp
   101b4:	mcrlt	7, 5, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
   101b8:	andeq	sp, r3, r2, lsr #13
   101bc:	andeq	sp, r3, sl, asr #13
   101c0:	andle	r2, lr, sp, lsr r8
   101c4:			; <UNDEFINED> instruction: 0x4604b510
   101c8:	stm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   101cc:			; <UNDEFINED> instruction: 0xf8336803
   101d0:	ldreq	r3, [fp, #-20]	; 0xffffffec
   101d4:	strtmi	sp, [r0], -r3, lsl #8
   101d8:			; <UNDEFINED> instruction: 0x4010e8bd
   101dc:	andcs	lr, r0, sl, asr r6
   101e0:	andcs	fp, r0, r0, lsl sp
   101e4:	svclt	0x00004770
   101e8:	svcmi	0x00f0e92d
   101ec:	lfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
   101f0:	stmib	sp, {r0, r1, r2, r4, r6, r8, r9, fp, lr}^
   101f4:	ldmdbmi	r7, {r8}^
   101f8:	bmi	15e13ec <tcgetattr@plt+0x15d9c90>
   101fc:	bvs	7213e8 <tcgetattr@plt+0x719c8c>
   10200:	ldrsblt	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   10204:	ldrbtmi	r5, [fp], #2186	; 0x88a
   10208:			; <UNDEFINED> instruction: 0xf8cd6812
   1020c:			; <UNDEFINED> instruction: 0xf04f240c
   10210:	sfmcs	f0, 4, [r0], {-0}
   10214:			; <UNDEFINED> instruction: 0xf7ffd17c
   10218:	mcrrne	14, 7, pc, r3, cr1	; <UNPREDICTABLE>
   1021c:	rsbsle	r4, r3, r5, lsl #12
   10220:	svclt	0x0004287b
   10224:	beq	34c660 <tcgetattr@plt+0x344f04>
   10228:	cmple	sp, r1, lsl #14
   1022c:	bl	2a3b64 <tcgetattr@plt+0x29c408>
   10230:	ldrbtmi	r0, [lr], #-1284	; 0xfffffafc
   10234:	ldmiblt	r2!, {r1, r4, r5, r9, fp, sp, lr}^
   10238:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   1023c:	svclt	0x0014287d
   10240:			; <UNDEFINED> instruction: 0xf0072200
   10244:	strmi	r0, [r0], r1, lsl #4
   10248:			; <UNDEFINED> instruction: 0xf1b0bb02
   1024c:			; <UNDEFINED> instruction: 0xd0183fff
   10250:			; <UNDEFINED> instruction: 0xf980fa5f
   10254:	svceq	0x003df1b9
   10258:			; <UNDEFINED> instruction: 0x4648d013
   1025c:	mrc2	7, 0, pc, cr10, cr15, {7}
   10260:	vand	<illegal reg q13.5>, q0, q12
   10264:	addsmi	r3, ip, #-134217725	; 0xf8000003
   10268:	bvs	cc4414 <tcgetattr@plt+0xcbccb8>
   1026c:			; <UNDEFINED> instruction: 0xf8053401
   10270:	bcs	36e7c <tcgetattr@plt+0x2f720>
   10274:			; <UNDEFINED> instruction: 0xf04fd0e0
   10278:	bcc	523f0 <tcgetattr@plt+0x4ac94>
   1027c:	eorsvs	r4, r2, #202375168	; 0xc100000
   10280:	svccs	0x0000e7eb
   10284:			; <UNDEFINED> instruction: 0x4640d13c
   10288:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   1028c:	andcs	r4, r0, #54272	; 0xd400
   10290:	andcs	pc, r4, sl, lsl #16
   10294:			; <UNDEFINED> instruction: 0xf85b4651
   10298:	ldmdavs	r8, {r0, r1, ip, sp}
   1029c:	stc2l	0, cr15, [r0, #32]!
   102a0:	stmdavs	r4, {r5, r7, r8, r9, ip, sp, pc}^
   102a4:	ldmdbmi	r0!, {r1, r4, r6, r9, sl, lr}
   102a8:	ldrbtmi	r4, [r9], #-2096	; 0xfffff7d0
   102ac:	tstcc	r4, r3, lsr #12
   102b0:			; <UNDEFINED> instruction: 0xf0164478
   102b4:	strtmi	pc, [r0], -r3, lsl #31
   102b8:	stmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   102bc:	strmi	r4, [r3], -r2, lsr #12
   102c0:	ldrdeq	lr, [r0, -sp]
   102c4:	ldc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
   102c8:	bmi	a582d4 <tcgetattr@plt+0xa50b78>
   102cc:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   102d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   102d4:	strcc	pc, [ip], #-2269	; 0xfffff723
   102d8:			; <UNDEFINED> instruction: 0xf04f405a
   102dc:	teqle	r4, r0, lsl #6
   102e0:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
   102e4:	svchi	0x00f0e8bd
   102e8:	ldrtmi	fp, [r0], -r6, asr #5
   102ec:			; <UNDEFINED> instruction: 0xff68f7ff
   102f0:			; <UNDEFINED> instruction: 0xf10db1b8
   102f4:	strcs	r0, [r1], #-2572	; 0xfffff5f4
   102f8:			; <UNDEFINED> instruction: 0xf88a2700
   102fc:	ldr	r6, [r5, r0]
   10300:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   10304:	mrc2	7, 2, pc, cr10, cr15, {7}
   10308:	ldrb	r2, [lr, r0]
   1030c:	ldrb	r2, [ip, r1]
   10310:	stccc	6, cr2, [r1], {92}	; 0x5c
   10314:			; <UNDEFINED> instruction: 0x46354630
   10318:			; <UNDEFINED> instruction: 0xf7ff621c
   1031c:	stmdacs	r0, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   10320:			; <UNDEFINED> instruction: 0xf10dd1e7
   10324:	ldmib	sp, {r0, r1, r3, r9}^
   10328:	movwcs	r0, #4352	; 0x1100
   1032c:	andsvc	r2, r4, r4, lsr #8
   10330:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   10334:			; <UNDEFINED> instruction: 0xf7ff4628
   10338:	andcs	pc, r1, pc, asr #27
   1033c:	stmdami	lr, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   10340:			; <UNDEFINED> instruction: 0xf7ff4478
   10344:	andcs	pc, r0, fp, lsr lr	; <UNPREDICTABLE>
   10348:			; <UNDEFINED> instruction: 0xf7f6e7bf
   1034c:	svclt	0x0000ee52
   10350:	andeq	r3, r6, r8, ror #11
   10354:	muleq	r6, r8, r9
   10358:	andeq	r0, r0, r8, ror r3
   1035c:	andeq	r2, r6, lr, lsl #19
   10360:	andeq	r3, r6, lr, lsr #11
   10364:	muleq	r0, ip, r3
   10368:	andeq	sp, r3, r6, ror #13
   1036c:	andeq	sp, r3, ip, lsl #12
   10370:	andeq	r2, r6, r6, asr #17
   10374:	andeq	sp, r3, r6, ror r5
   10378:	andeq	sp, r3, r8, asr r5
   1037c:	svcmi	0x00f0e92d
   10380:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10384:	blhi	cb840 <tcgetattr@plt+0xc40e4>
   10388:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1038c:			; <UNDEFINED> instruction: 0xf8df4479
   10390:			; <UNDEFINED> instruction: 0xf8df3848
   10394:	stmpl	sl, {r3, r6, fp, ip, sp, pc}
   10398:	addslt	r4, r1, fp, ror r4
   1039c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   103a0:			; <UNDEFINED> instruction: 0xf04f920f
   103a4:	ldmdbvs	sl, {r9}^
   103a8:	ldmibvs	sl, {r1, r3, r4, r8, ip, sp, pc}^
   103ac:	movwcc	r6, #6291	; 0x1893
   103b0:			; <UNDEFINED> instruction: 0xf8df6093
   103b4:	andcs	r3, r0, #44, 16	; 0x2c0000
   103b8:	stmdavs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   103bc:	stmdahi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   103c0:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
   103c4:			; <UNDEFINED> instruction: 0x461f44f8
   103c8:			; <UNDEFINED> instruction: 0x9010f8d3
   103cc:	andcs	lr, r4, #3194880	; 0x30c000
   103d0:			; <UNDEFINED> instruction: 0x2c006a3c
   103d4:			; <UNDEFINED> instruction: 0xf7ffd158
   103d8:	mcrrne	13, 9, pc, r2, cr1	; <UNPREDICTABLE>
   103dc:	eorhi	pc, r3, #0
   103e0:	svclt	0x00182809
   103e4:	svclt	0x000c2820
   103e8:	movwcs	r2, #769	; 0x301
   103ec:	stmdacs	sl, {r4, r5, r6, r7, ip, lr, pc}
   103f0:	rsbhi	pc, ip, #0
   103f4:			; <UNDEFINED> instruction: 0xf000283b
   103f8:	stmdacs	r3!, {r0, r1, r4, r5, r9, pc}
   103fc:	cmphi	r8, #64	; 0x40	; <UNPREDICTABLE>
   10400:			; <UNDEFINED> instruction: 0x2c006a3c
   10404:			; <UNDEFINED> instruction: 0xf7ffd17c
   10408:			; <UNDEFINED> instruction: 0xf1a0fd79
   1040c:	blx	fecd1200 <tcgetattr@plt+0xfecc9aa4>
   10410:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   10414:	svceq	0x0000f1b9
   10418:	movwcs	fp, #3848	; 0xf08
   1041c:			; <UNDEFINED> instruction: 0xf0402b00
   10420:	stmdacs	sl, {r0, r3, r4, r6, r9, pc}
   10424:			; <UNDEFINED> instruction: 0xf1b0bf18
   10428:	svclt	0x00183fff
   1042c:	andle	r6, lr, ip, lsr sl
   10430:			; <UNDEFINED> instruction: 0xf7ffb94c
   10434:	stmdacs	sl, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   10438:			; <UNDEFINED> instruction: 0xf1b0bf18
   1043c:	strdle	r3, [r6], -pc	; <UNPREDICTABLE>
   10440:			; <UNDEFINED> instruction: 0x2c006a34
   10444:	stccc	0, cr13, [r1], {245}	; 0xf5
   10448:	eormi	pc, r0, r8, asr #17
   1044c:	stmdacs	sl, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10450:			; <UNDEFINED> instruction: 0xf8dfd1be
   10454:			; <UNDEFINED> instruction: 0x46053798
   10458:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1045c:	movwcc	r6, #6291	; 0x1893
   10460:			; <UNDEFINED> instruction: 0xf8df6093
   10464:			; <UNDEFINED> instruction: 0xf8df278c
   10468:	ldrbtmi	r3, [sl], #-1900	; 0xfffff894
   1046c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10470:	subsmi	r9, sl, pc, lsl #22
   10474:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10478:			; <UNDEFINED> instruction: 0x83a7f040
   1047c:	andslt	r4, r1, r8, lsr #12
   10480:	blhi	cb77c <tcgetattr@plt+0xc4020>
   10484:	svchi	0x00f0e8bd
   10488:	cfstr32cc	mvfx2, [r1], {92}	; 0x5c
   1048c:	movwcs	r6, #572	; 0x23c
   10490:	ldrmi	r2, [pc], -r1
   10494:			; <UNDEFINED> instruction: 0xf0389304
   10498:	strcs	pc, [r1], -r9, lsr #29
   1049c:	andlt	pc, r4, sp, asr #17
   104a0:	stccs	0, cr9, [r9, #-12]
   104a4:	stccs	15, cr11, [r0, #-96]!	; 0xffffffa0
   104a8:	movwcs	fp, #7948	; 0x1f0c
   104ac:	ldccs	3, cr2, [fp, #-0]
   104b0:			; <UNDEFINED> instruction: 0xf043bf08
   104b4:	tstlt	r3, r1, lsl #6
   104b8:			; <UNDEFINED> instruction: 0xf0002e01
   104bc:	cdpne	2, 15, cr8, cr3, cr6, {4}
   104c0:	movwcs	fp, #7960	; 0x1f18
   104c4:	svclt	0x00142d5c
   104c8:			; <UNDEFINED> instruction: 0xf0032200
   104cc:	ldmiblt	r2, {r0, r9}^
   104d0:	rsbseq	pc, lr, #1073741865	; 0x40000029
   104d4:	blx	feca0fd4 <tcgetattr@plt+0xfec99878>
   104d8:	b	140cee8 <tcgetattr@plt+0x140578c>
   104dc:	svclt	0x00081252
   104e0:	bcs	18ce8 <tcgetattr@plt+0x1158c>
   104e4:	mcrcs	0, 0, sp, cr3, cr3, {2}
   104e8:	teqhi	r0, r0, asr #32	; <UNPREDICTABLE>
   104ec:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
   104f0:	movwcs	sl, #6147	; 0x1803
   104f4:	andspl	pc, r4, sp, lsl #17
   104f8:			; <UNDEFINED> instruction: 0xf7ff4637
   104fc:	adc	pc, r9, fp, lsl ip	; <UNPREDICTABLE>
   10500:	eorsvs	r3, ip, #256	; 0x100
   10504:			; <UNDEFINED> instruction: 0xf8dfe794
   10508:	ldrbtmi	r5, [sp], #-1772	; 0xfffff914
   1050c:	svccs	0x00006a2f
   10510:	msrhi	CPSR_s, r0, asr #32
   10514:	ldc2l	7, cr15, [r2], #1020	; 0x3fc
   10518:	teqeq	r4, #160, 2	; 0x28	; <UNPREDICTABLE>
   1051c:	blcs	e1d34 <tcgetattr@plt+0xda5d8>
   10520:	cmnhi	r7, r0, asr #4	; <UNPREDICTABLE>
   10524:	ldmdaeq	r0!, {r5, r7, r8, ip, sp, lr, pc}
   10528:	svceq	0x0003f1b8
   1052c:	orrshi	pc, sl, r0, asr #4
   10530:			; <UNDEFINED> instruction: 0xf0001c60
   10534:			; <UNDEFINED> instruction: 0xf1a48172
   10538:	blcs	851294 <tcgetattr@plt+0x849b38>
   1053c:	subhi	pc, r3, #0, 4
   10540:	vqdmulh.s<illegal width 8>	d2, d0, d17
   10544:	ldm	pc, {r6, r9, pc}^	; <UNPREDICTABLE>
   10548:	sbcseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
   1054c:	eorseq	r0, lr, #-536870909	; 0xe0000003
   10550:	eorseq	r0, lr, #-536870909	; 0xe0000003
   10554:	eorseq	r0, lr, #-536870909	; 0xe0000003
   10558:	eorseq	r0, lr, #-536870909	; 0xe0000003
   1055c:	eorseq	r0, lr, #-536870909	; 0xe0000003
   10560:	sbceq	r0, lr, lr, lsr r2
   10564:	eorseq	r0, lr, #123	; 0x7b
   10568:	eorseq	r0, ip, #-536870909	; 0xe0000003
   1056c:	eorseq	r0, lr, #-1610612733	; 0xa0000003
   10570:	eorseq	r0, lr, #-536870909	; 0xe0000003
   10574:	eorseq	r0, lr, #-536870909	; 0xe0000003
   10578:	eorseq	r0, lr, #-536870909	; 0xe0000003
   1057c:	eorseq	r0, lr, #56, 4	; 0x80000003
   10580:	eorseq	r0, lr, #-536870909	; 0xe0000003
   10584:	eorseq	r0, r4, #1610612739	; 0x60000003
   10588:	rsbseq	r0, r2, r2, lsr r2
   1058c:	sfmcs	f0, 4, [r4, #-192]!	; 0xffffff40
   10590:	strcs	fp, [r0], #-3860	; 0xfffff0ec
   10594:	streq	pc, [r1], #-3
   10598:			; <UNDEFINED> instruction: 0xf0402c00
   1059c:			; <UNDEFINED> instruction: 0xf1a680a8
   105a0:	ldclcs	3, cr0, [fp, #-4]!
   105a4:	cdpcs	15, 0, cr11, cr1, cr8, {0}
   105a8:			; <UNDEFINED> instruction: 0xf383fab3
   105ac:	cmpne	r3, #323584	; 0x4f000
   105b0:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   105b4:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   105b8:	strmi	r1, [r6], -r2, asr #24
   105bc:	cmnhi	r2, r0	; <UNPREDICTABLE>
   105c0:			; <UNDEFINED> instruction: 0xf10d2301
   105c4:			; <UNDEFINED> instruction: 0xf10d0a14
   105c8:			; <UNDEFINED> instruction: 0xf10d0910
   105cc:	strtmi	r0, [r7], -ip, lsl #16
   105d0:	strtmi	r4, [r3], r5, lsr #12
   105d4:	ands	r9, r9, r0, lsl #6
   105d8:			; <UNDEFINED> instruction: 0xf0402d00
   105dc:	cdpcs	0, 5, cr8, cr12, cr11, {7}
   105e0:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
   105e4:			; <UNDEFINED> instruction: 0xf0402f00
   105e8:	cdpcs	0, 3, cr8, cr11, cr14, {7}
   105ec:	rscshi	pc, r8, r0, lsl #6
   105f0:	vacge.f32	d2, d0, d15
   105f4:			; <UNDEFINED> instruction: 0xf1b680b7
   105f8:	ldrtmi	r0, [sp], -r9, lsl #8
   105fc:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   10600:	mrrc2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
   10604:	strmi	r1, [r6], -r3, asr #24
   10608:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
   1060c:	ldrbmi	r2, [r2], -r1, lsl #6
   10610:	strbmi	r4, [r0], -r9, asr #12
   10614:	andsvs	pc, r4, sp, lsl #17
   10618:	blx	fe34e61e <tcgetattr@plt+0xfe346ec2>
   1061c:	bicsle	r2, fp, sl, lsl #28
   10620:	bleq	8ca54 <tcgetattr@plt+0x852f8>
   10624:			; <UNDEFINED> instruction: 0xf0002d00
   10628:	strcs	r8, [r0, #-233]	; 0xffffff17
   1062c:	strcs	lr, [r4, #-2024]	; 0xfffff818
   10630:			; <UNDEFINED> instruction: 0xf8dfab0c
   10634:	cfsh32	mvfx9, mvfx8, #-28
   10638:	ldrbtmi	r3, [r9], #2576	; 0xa10
   1063c:			; <UNDEFINED> instruction: 0xe0794698
   10640:	bge	159668 <tcgetattr@plt+0x151f0c>
   10644:	stmdage	r3, {r2, r8, fp, sp, pc}
   10648:			; <UNDEFINED> instruction: 0xf88d2301
   1064c:			; <UNDEFINED> instruction: 0xf7ff4014
   10650:			; <UNDEFINED> instruction: 0x4637fb71
   10654:	strcs	pc, [r4, #2271]!	; 0x8df
   10658:	bvs	4e1848 <tcgetattr@plt+0x4da0ec>
   1065c:			; <UNDEFINED> instruction: 0xf0402b00
   10660:			; <UNDEFINED> instruction: 0xf7ff80d0
   10664:	stmdacs	sl, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
   10668:			; <UNDEFINED> instruction: 0xf1b0bf18
   1066c:			; <UNDEFINED> instruction: 0x46053fff
   10670:	svcge	0x0017f47f
   10674:			; <UNDEFINED> instruction: 0xf8dd2e01
   10678:			; <UNDEFINED> instruction: 0xf040b004
   1067c:	strtmi	r8, [r8], -lr, asr #1
   10680:			; <UNDEFINED> instruction: 0xf7ff2400
   10684:	ldmib	sp, {r0, r3, r5, sl, fp, ip, sp, lr, pc}^
   10688:			; <UNDEFINED> instruction: 0xf8df2303
   1068c:			; <UNDEFINED> instruction: 0xf8df1574
   10690:	ldrbpl	r0, [r4], #1396	; 0x574
   10694:	bls	e1880 <tcgetattr@plt+0xda124>
   10698:	hvccc	50248	; 0xc448
   1069c:	stc2	0, cr15, [lr, #88]	; 0x58
   106a0:	stccs	12, cr9, [r0], {3}
   106a4:	bicshi	pc, r4, r0
   106a8:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   106ac:			; <UNDEFINED> instruction: 0x4620213d
   106b0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   106b4:			; <UNDEFINED> instruction: 0xf7f6601c
   106b8:	orrlt	lr, r8, ip, asr #28
   106bc:			; <UNDEFINED> instruction: 0xf7ff7820
   106c0:	smclt	36831	; 0x8fdf
   106c4:	strcc	r7, [r1], #-2144	; 0xfffff7a0
   106c8:	tstle	r5, sp, lsr r8
   106cc:			; <UNDEFINED> instruction: 0xf814e180
   106d0:	ldmdacs	sp!, {r0, r8, r9, sl, fp}
   106d4:	cmnhi	ip, r0	; <UNPREDICTABLE>
   106d8:	blx	ff74e6de <tcgetattr@plt+0xff746f82>
   106dc:	mvnsle	r2, r0, lsl #16
   106e0:	strne	pc, [r7, #-576]	; 0xfffffdc0
   106e4:	strcs	lr, [r7], #-1725	; 0xfffff943
   106e8:	strcs	lr, [r8, #-1963]	; 0xfffff855
   106ec:	stmdbge	r4, {r5, r7, r8, r9, sl, sp, lr, pc}
   106f0:			; <UNDEFINED> instruction: 0xf7ffa803
   106f4:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   106f8:	addhi	pc, pc, r0
   106fc:			; <UNDEFINED> instruction: 0xe7a94637
   10700:	blx	fff4e706 <tcgetattr@plt+0xfff46faa>
   10704:	svclt	0x0018280a
   10708:	svccc	0x00fff1b0
   1070c:	addhi	pc, r5, r0
   10710:	blx	fe04f094 <tcgetattr@plt+0xfe047938>
   10714:	bleq	12cb058 <tcgetattr@plt+0x12c38fc>
   10718:	stcl	7, cr15, [r4, #984]!	; 0x3d8
   1071c:			; <UNDEFINED> instruction: 0xf8336803
   10720:	ldrbeq	r3, [r9], #11
   10724:	cmnhi	r0, r0, asr #2	; <UNPREDICTABLE>
   10728:			; <UNDEFINED> instruction: 0xf8083701
   1072c:	adcmi	sl, pc, #1024	; 0x400
   10730:	cmphi	r1, r0	; <UNPREDICTABLE>
   10734:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
   10738:	rscle	r2, r1, r0, lsl #22
   1073c:			; <UNDEFINED> instruction: 0xf04f3b01
   10740:			; <UNDEFINED> instruction: 0xf04f0bb8
   10744:			; <UNDEFINED> instruction: 0xf8c90a5c
   10748:	strb	r3, [r5, r0, lsr #32]!
   1074c:	stmdage	r3, {r2, r8, fp, sp, pc}
   10750:	ldc2l	7, cr15, [r0], #-1020	; 0xfffffc04
   10754:	rsble	r2, r0, r0, lsl #16
   10758:			; <UNDEFINED> instruction: 0xe77b4637
   1075c:	ldrbcs	r3, [ip], #-3841	; 0xfffff0ff
   10760:	strb	r6, [lr, -pc, lsr #4]!
   10764:	msreq	CPSR_, #-2147483607	; 0x80000029
   10768:	ldmdale	r2, {r0, r1, r3, r4, r8, r9, fp, sp}
   1076c:			; <UNDEFINED> instruction: 0xf003e8df
   10770:	ldrne	r1, [r4], #-270	; 0xfffffef2
   10774:	ldrne	r1, [r1], #-273	; 0xfffffeef
   10778:	tstne	r1, r1, lsl r1
   1077c:	tstne	r1, r1, lsl r1
   10780:	tstne	r1, r1, lsl r1
   10784:	tstne	r1, r1, lsl r1
   10788:	mrceq	1, 0, r1, cr1, cr1, {0}
   1078c:	strtmi	r2, [r5], -r0, lsl #8
   10790:	strcs	lr, [r0, #-1846]	; 0xfffff8ca
   10794:	ldr	r2, [r3, -r1, lsl #8]!
   10798:	movweq	pc, #4228	; 0x1084	; <UNPREDICTABLE>
   1079c:			; <UNDEFINED> instruction: 0xf0032500
   107a0:	strcs	r0, [r1], #-769	; 0xfffffcff
   107a4:	svclt	0x00182e23
   107a8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   107ac:	svclt	0x001842ab
   107b0:			; <UNDEFINED> instruction: 0xe7254637
   107b4:	svclt	0x00182f00
   107b8:	svclt	0x000c2f22
   107bc:	movwcs	r2, #769	; 0x301
   107c0:	cdpcs	0, 5, cr13, cr12, cr3, {1}
   107c4:	blne	ffd849b0 <tcgetattr@plt+0xffd7d254>
   107c8:	blx	fed5c45c <tcgetattr@plt+0xfed54d00>
   107cc:	b	140dde8 <tcgetattr@plt+0x140668c>
   107d0:	svclt	0x00081555
   107d4:	cmnlt	sp, r0, lsl #10
   107d8:	strcs	r2, [r1], #-1792	; 0xfffff900
   107dc:	smladx	pc, sp, r6, r4	; <UNPREDICTABLE>
   107e0:	rsble	r2, sp, fp, ror lr
   107e4:	bicsle	r2, r4, sp, ror lr
   107e8:	blcc	773f0 <tcgetattr@plt+0x6fc94>
   107ec:			; <UNDEFINED> instruction: 0xf0009300
   107f0:			; <UNDEFINED> instruction: 0x463d8132
   107f4:	str	r2, [r3, -r1, lsl #8]
   107f8:	str	r2, [r1, -r1, lsl #10]
   107fc:	strtmi	r4, [pc], -ip, lsr #12
   10800:	blcc	8a400 <tcgetattr@plt+0x82ca4>
   10804:	andsvs	r2, r3, #92, 10	; 0x17000000
   10808:	strtmi	lr, [ip], -fp, asr #12
   1080c:	blcc	8a448 <tcgetattr@plt+0x82cec>
   10810:	ldmmi	lr!, {r0, r1, r3, r5, r9, sp, lr}^
   10814:			; <UNDEFINED> instruction: 0xf7ff4478
   10818:	stmdals	r3, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1081c:	strne	pc, [r1, #-576]	; 0xfffffdc0
   10820:	bl	1ece800 <tcgetattr@plt+0x1ec70a4>
   10824:	ldmibvs	fp!, {r0, r2, r3, r4, r9, sl, sp, lr, pc}
   10828:	blcs	220c4 <tcgetattr@plt+0x1a968>
   1082c:	mrcge	4, 0, APSR_nzcv, cr9, cr15, {3}
   10830:	strcs	r2, [sl, #-769]	; 0xfffffcff
   10834:			; <UNDEFINED> instruction: 0xe61461bb
   10838:	svclt	0x00142d7d
   1083c:			; <UNDEFINED> instruction: 0xf0032300
   10840:	blcs	1144c <tcgetattr@plt+0x9cf0>
   10844:	stfcsd	f5, [r7, #-932]!	; 0xfffffc5c
   10848:	adchi	pc, r3, r0, asr #32
   1084c:	svclt	0x00082e01
   10850:			; <UNDEFINED> instruction: 0xf43f2603
   10854:	mcrcs	14, 0, sl, cr3, cr15, {7}
   10858:	mcrge	4, 2, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   1085c:	ldrbt	r2, [r9], r1, lsl #12
   10860:	ldrb	r4, [lr, #1541]!	; 0x605
   10864:	blcs	2b118 <tcgetattr@plt+0x239bc>
   10868:			; <UNDEFINED> instruction: 0xf7ffd1d1
   1086c:			; <UNDEFINED> instruction: 0xf1a0fb47
   10870:	cfstrscs	mvf0, [r7], {48}	; 0x30
   10874:	bvs	b06bb0 <tcgetattr@plt+0xaff454>
   10878:	bicle	r2, r8, r0, lsl #22
   1087c:	blx	fce882 <tcgetattr@plt+0xfc7126>
   10880:	stmdacs	r7, {r4, r5, fp, ip, sp}
   10884:	bl	146ba0 <tcgetattr@plt+0x13f444>
   10888:	bge	151bb0 <tcgetattr@plt+0x14a454>
   1088c:	movwcs	sl, #6404	; 0x1904
   10890:	strbeq	lr, [r4], #2816	; 0xb00
   10894:			; <UNDEFINED> instruction: 0xf88da803
   10898:			; <UNDEFINED> instruction: 0x46374014
   1089c:	blx	12ce8a0 <tcgetattr@plt+0x12c7144>
   108a0:			; <UNDEFINED> instruction: 0x465ce6d8
   108a4:	ldrbtmi	r4, [r8], #-2266	; 0xfffff726
   108a8:	blx	fe24e8ae <tcgetattr@plt+0xfe247152>
   108ac:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
   108b0:	ldmvs	r3, {r1, r3, r4, r6, r7, r8, fp, sp, lr}
   108b4:	addsvs	r4, r4, ip, lsl r4
   108b8:	strtmi	lr, [ip], -pc, lsr #15
   108bc:			; <UNDEFINED> instruction: 0xe69f461d
   108c0:	ldrtmi	r9, [ip], -r0, lsl #22
   108c4:	movwcc	r4, #5693	; 0x163d
   108c8:	ldr	r9, [r9], r0, lsl #6
   108cc:	strmi	r2, [r5], -r1, lsl #6
   108d0:	strb	r6, [r6, #379]	; 0x17b
   108d4:	strls	r2, [r5], #-1
   108d8:	stc2	0, cr15, [r8], {56}	; 0x38
   108dc:	bmi	ff3bc4f8 <tcgetattr@plt+0xff3b4d9c>
   108e0:	stclmi	14, cr10, [lr, #16]
   108e4:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
   108e8:	ldrbtmi	r2, [sp], #-770	; 0xfffffcfe
   108ec:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   108f0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   108f4:	ldrtmi	r4, [r0], -r4, lsl #12
   108f8:			; <UNDEFINED> instruction: 0xf7ff9404
   108fc:	and	pc, lr, fp, lsl sl	; <UNPREDICTABLE>
   10900:	teqle	r5, sp, ror r8
   10904:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
   10908:			; <UNDEFINED> instruction: 0xf0004604
   1090c:	movwcs	r8, #4227	; 0x1083
   10910:	ldrtmi	r4, [r9], -r2, asr #12
   10914:			; <UNDEFINED> instruction: 0xf88d4630
   10918:			; <UNDEFINED> instruction: 0xf7ff400c
   1091c:	bvs	b0f150 <tcgetattr@plt+0xb079f4>
   10920:			; <UNDEFINED> instruction: 0xf7ffbb13
   10924:			; <UNDEFINED> instruction: 0xf1b0faeb
   10928:	svclt	0x00183fff
   1092c:	eorle	r2, r5, sl, lsl #16
   10930:	mvnle	r2, r3, lsr #16
   10934:	stmiblt	fp!, {r0, r1, r3, r5, r9, fp, sp, lr}^
   10938:	blx	ff84e93c <tcgetattr@plt+0xff8471e0>
   1093c:	svccc	0x00fff1b0
   10940:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   10944:	ldmdacs	fp!, {r1, r3, r4, ip, lr, pc}^
   10948:	svclt	0x0004b2c4
   1094c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   10950:	movwcs	r4, #5636	; 0x1604
   10954:	ldrtmi	r4, [r9], -r2, asr #12
   10958:			; <UNDEFINED> instruction: 0xf04f4630
   1095c:			; <UNDEFINED> instruction: 0xf88d0c23
   10960:			; <UNDEFINED> instruction: 0xf7ffc00c
   10964:	ldrb	pc, [r2, r7, ror #19]	; <UNPREDICTABLE>
   10968:	ldrbcs	r3, [ip], #-2817	; 0xfffff4ff
   1096c:	strb	r6, [lr, fp, lsr #4]
   10970:	strb	fp, [ip, r4, asr #5]
   10974:	ldrbcs	r3, [ip], #-2817	; 0xfffff4ff
   10978:	strb	r6, [sl, fp, lsr #4]!
   1097c:	vadd.i8	d25, d0, d4
   10980:			; <UNDEFINED> instruction: 0xf7f61501
   10984:	blmi	fe84b4b4 <tcgetattr@plt+0xfe843d58>
   10988:			; <UNDEFINED> instruction: 0xf85b2200
   1098c:	andsvs	r3, sl, r3
   10990:	cfstr32cs	mvfx14, [r2, #-412]!	; 0xfffffe64
   10994:	cfstrsge	mvf15, [sl, #508]!	; 0x1fc
   10998:	svclt	0x00082e01
   1099c:			; <UNDEFINED> instruction: 0xf43f2602
   109a0:	mcrcs	14, 0, sl, cr2, cr9, {2}
   109a4:	cfstrsge	mvf15, [r2, #508]!	; 0x1fc
   109a8:	strcs	lr, [fp], #-1880	; 0xfffff8a8
   109ac:	strcs	lr, [r9], #-1609	; 0xfffff9b7
   109b0:	strtcs	lr, [r0], #-1607	; 0xfffff9b9
   109b4:	strcs	lr, [sp], #-1605	; 0xfffff9bb
   109b8:	strcs	lr, [sl], #-1603	; 0xfffff9bd
   109bc:	strcs	lr, [ip], #-1601	; 0xfffff9bf
   109c0:	ldrcs	lr, [fp], #-1599	; 0xfffff9c1
   109c4:	rsclt	lr, r4, #63963136	; 0x3d00000
   109c8:			; <UNDEFINED> instruction: 0xf8dde63b
   109cc:	ldrb	fp, [r6], -r4
   109d0:	strvc	pc, [r4, #1103]	; 0x44f
   109d4:	blge	449ef0 <tcgetattr@plt+0x442794>
   109d8:	ldrtmi	r2, [fp], #-3844	; 0xfffff0fc
   109dc:	andeq	pc, r0, #79	; 0x4f
   109e0:	ldccs	8, cr15, [r0], {3}
   109e4:	svccs	0x0008d05a
   109e8:	bge	1c4b14 <tcgetattr@plt+0x1bd3b8>
   109ec:	andls	r9, r0, #327680	; 0x50000
   109f0:			; <UNDEFINED> instruction: 0xf02e4611
   109f4:	bls	50240 <tcgetattr@plt+0x48ae4>
   109f8:	eorsle	r2, r8, r1, lsl #16
   109fc:	strtmi	r4, [r1], -r8, lsl #17
   10a00:			; <UNDEFINED> instruction: 0xf7ff4478
   10a04:			; <UNDEFINED> instruction: 0xe708fadb
   10a08:	strtmi	r4, [r1], -r6, lsl #17
   10a0c:			; <UNDEFINED> instruction: 0xf7ff4478
   10a10:			; <UNDEFINED> instruction: 0xe702fad5
   10a14:	ldrtmi	sl, [r9], -r3, lsl #20
   10a18:	movwcs	r4, #5680	; 0x1630
   10a1c:	andmi	pc, ip, sp, lsl #17
   10a20:			; <UNDEFINED> instruction: 0xf988f7ff
   10a24:	movwcs	lr, #18909	; 0x49dd
   10a28:	strvc	pc, [r3, #1103]	; 0x44f
   10a2c:	ldmdami	pc!, {r1, r2, r3, r4, r5, r6, r8, fp, lr}^	; <UNPREDICTABLE>
   10a30:	andls	pc, r3, r2, lsl #16
   10a34:	bls	121c20 <tcgetattr@plt+0x11a4c4>
   10a38:			; <UNDEFINED> instruction: 0x312c4478
   10a3c:	blx	fefcca9e <tcgetattr@plt+0xfefc5342>
   10a40:	bls	12380c <tcgetattr@plt+0x11c0b0>
   10a44:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   10a48:	bcs	28ab8 <tcgetattr@plt+0x2135c>
   10a4c:	cfstrsge	mvf15, [r9, #-508]	; 0xfffffe04
   10a50:	strne	pc, [r1, #-576]	; 0xfffffdc0
   10a54:	bmi	1dc9e70 <tcgetattr@plt+0x1dc2714>
   10a58:	blls	11a664 <tcgetattr@plt+0x112f08>
   10a5c:	ldrbtmi	r4, [sl], #-1598	; 0xfffff9c2
   10a60:	movwls	r3, #19201	; 0x4b01
   10a64:	ldmvs	r3, {r1, r4, r6, r7, r8, fp, sp, lr}
   10a68:	addsvs	r4, r3, fp, asr r4
   10a6c:			; <UNDEFINED> instruction: 0xf89de5f2
   10a70:	stmdbge	r4, {r0, r1, r3, r5, ip, sp}
   10a74:	ldrtmi	sl, [r7], -r3, lsl #16
   10a78:			; <UNDEFINED> instruction: 0xf95cf7ff
   10a7c:	stmdbmi	sp!, {r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
   10a80:	vnmls.f32	s20, s16, s10
   10a84:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   10a88:	stc	7, cr15, [r0], #984	; 0x3d8
   10a8c:	adcle	r2, ip, r1, lsl #16
   10a90:	strtmi	r4, [r1], -r9, ror #16
   10a94:			; <UNDEFINED> instruction: 0xf7ff4478
   10a98:	ssat	pc, #31, r1, lsl #21	; <UNPREDICTABLE>
   10a9c:	bge	163040 <tcgetattr@plt+0x15b8e4>
   10aa0:	beq	44c308 <tcgetattr@plt+0x444bac>
   10aa4:			; <UNDEFINED> instruction: 0xf7f64479
   10aa8:	stmdacs	r1, {r1, r4, r7, sl, fp, sp, lr, pc}
   10aac:			; <UNDEFINED> instruction: 0xe7efd09d
   10ab0:	strmi	r2, [r5], -r5, lsr #16
   10ab4:	cfstrdge	mvd15, [fp], #508	; 0x1fc
   10ab8:	movwls	r2, #20481	; 0x5001
   10abc:	blx	fe5ccba6 <tcgetattr@plt+0xfe5c544a>
   10ac0:			; <UNDEFINED> instruction: 0xf8df4c5f
   10ac4:	svcge	0x00059180
   10ac8:	mcrge	4, 0, r4, cr4, cr12, {3}
   10acc:			; <UNDEFINED> instruction: 0xf10d44f9
   10ad0:	andls	r0, r4, ip, lsl #16
   10ad4:	strbmi	r2, [r2], -r1, lsl #6
   10ad8:			; <UNDEFINED> instruction: 0x46304639
   10adc:	andpl	pc, ip, sp, lsl #17
   10ae0:			; <UNDEFINED> instruction: 0xf928f7ff
   10ae4:	blcs	2b378 <tcgetattr@plt+0x23c1c>
   10ae8:			; <UNDEFINED> instruction: 0xf7ffd131
   10aec:	mcrrne	10, 0, pc, r3, cr7	; <UNPREDICTABLE>
   10af0:	andle	r4, r5, r5, lsl #12
   10af4:	strbmi	r4, [r8], -r1, lsl #12
   10af8:	stc	7, cr15, [sl], #-984	; 0xfffffc28
   10afc:	rscle	r2, r9, r0, lsl #16
   10b00:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   10b04:			; <UNDEFINED> instruction: 0xf9e8f7ff
   10b08:	movwcs	lr, #18909	; 0x49dd
   10b0c:	stmdami	pc, {r1, r2, r3, r6, r8, fp, lr}^	; <UNPREDICTABLE>
   10b10:	ldrbtmi	r5, [r9], #-1236	; 0xfffffb2c
   10b14:	ldrbtmi	r9, [r8], #-2564	; 0xfffff5fc
   10b18:			; <UNDEFINED> instruction: 0xf016313c
   10b1c:	blmi	ecf860 <tcgetattr@plt+0xec8104>
   10b20:			; <UNDEFINED> instruction: 0xf85b9e04
   10b24:	ldrtmi	r3, [r5], -r3
   10b28:	ldmdavc	r4!, {r1, r2, r3, r4, sp, lr}
   10b2c:			; <UNDEFINED> instruction: 0xf43f2c00
   10b30:	stccs	13, cr10, [r5], #-860	; 0xfffffca4
   10b34:			; <UNDEFINED> instruction: 0xf7f6d006
   10b38:	stmdavs	r3, {r1, r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   10b3c:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   10b40:	strle	r0, [r8, #-1308]	; 0xfffffae4
   10b44:	svcmi	0x0001f815
   10b48:	mvnsle	r2, r0, lsl #24
   10b4c:	blcc	8a274 <tcgetattr@plt+0x82b18>
   10b50:	eorvs	r2, r3, #92, 10	; 0x17000000
   10b54:	blmi	fcaa54 <tcgetattr@plt+0xfc32f8>
   10b58:	ldmdbmi	lr!, {r4, r5, r9, sl, lr}
   10b5c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   10b60:	tstvs	sl, r9, ror r4
   10b64:	ldmdb	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b68:	ldmdbmi	fp!, {r3, r6, r8, r9, ip, sp, pc}
   10b6c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   10b70:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b74:	ldmdbmi	r9!, {r3, r5, r6, r7, r8, ip, sp, pc}
   10b78:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   10b7c:	ldmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b80:	ldmdbmi	r7!, {r3, r7, r8, ip, sp, pc}
   10b84:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   10b88:	stmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b8c:	ldrtmi	fp, [r0], -r8, lsr #18
   10b90:	strne	pc, [r5, #-576]	; 0xfffffdc0
   10b94:	stmib	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b98:	ldrtmi	lr, [r0], -r3, ror #8
   10b9c:	strne	pc, [r1, #-576]	; 0xfffffdc0
   10ba0:	ldmib	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ba4:			; <UNDEFINED> instruction: 0x4630e45d
   10ba8:	strvc	pc, [r2, #1103]	; 0x44f
   10bac:	ldmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10bb0:			; <UNDEFINED> instruction: 0x4630e457
   10bb4:	strne	pc, [r3, #-576]	; 0xfffffdc0
   10bb8:	stmib	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10bbc:			; <UNDEFINED> instruction: 0x4630e451
   10bc0:	strvc	pc, [r1, #1103]	; 0x44f
   10bc4:	stmib	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10bc8:			; <UNDEFINED> instruction: 0xf7f6e44b
   10bcc:	svclt	0x0000ea12
   10bd0:	andeq	r2, r6, r8, lsl #16
   10bd4:	andeq	r0, r0, r8, ror r3
   10bd8:	andeq	r3, r6, r8, asr #8
   10bdc:	strdeq	r2, [r6], -r8
   10be0:	andeq	r3, r6, r0, lsr #8
   10be4:	andeq	r3, r6, lr, lsl r4
   10be8:	andeq	r3, r6, ip, lsl r4
   10bec:	andeq	r3, r6, r8, lsl #7
   10bf0:	andeq	r2, r6, sl, lsr #14
   10bf4:	ldrdeq	r3, [r6], -r6
   10bf8:	andeq	r3, r6, r6, lsr #3
   10bfc:	andeq	r3, r6, r8, lsl #3
   10c00:	strdeq	sp, [r3], -ip
   10c04:	strheq	fp, [r3], -ip
   10c08:	andeq	r0, r0, r8, lsr #8
   10c0c:	ldrdeq	sp, [r3], -r8
   10c10:	andeq	sp, r3, lr, ror r0
   10c14:	andeq	r2, r6, r2, lsr pc
   10c18:	andeq	ip, r3, r6, ror #31
   10c1c:	strdeq	r2, [r6], -r6
   10c20:	andeq	ip, r3, r4, lsl #30
   10c24:	strdeq	ip, [r3], -r8
   10c28:	andeq	ip, r3, ip, asr pc
   10c2c:	andeq	sl, r3, ip, lsl sp
   10c30:	andeq	r2, r6, r2, lsl #27
   10c34:	muleq	r3, sl, lr
   10c38:	andeq	ip, r3, r0, ror lr
   10c3c:	andeq	ip, r3, r8, ror lr
   10c40:	andeq	r2, r6, r8, lsl sp
   10c44:	andeq	ip, r3, r4, lsl #28
   10c48:	andeq	ip, r3, lr, ror lr
   10c4c:	andeq	sl, r3, lr, lsr ip
   10c50:	andeq	r2, r6, r2, lsl #25
   10c54:	andeq	ip, r3, r0, ror #27
   10c58:	andeq	ip, r3, r6, ror #26
   10c5c:	andeq	ip, r3, r2, ror #26
   10c60:	andeq	ip, r3, lr, asr sp
   10c64:	svcmi	0x00f0e92d
   10c68:	sfm	f2, 4, [sp, #-0]
   10c6c:			; <UNDEFINED> instruction: 0xf04f8b02
   10c70:			; <UNDEFINED> instruction: 0xf8df35ff
   10c74:			; <UNDEFINED> instruction: 0xf8df3abc
   10c78:	ldrbtmi	r6, [fp], #-2748	; 0xfffff544
   10c7c:	bne	fee4f000 <tcgetattr@plt+0xfee478a4>
   10c80:	addlt	r4, sp, lr, ror r4
   10c84:	addsvs	r4, sl, #28, 12	; 0x1c00000
   10c88:	svccs	0x0030f844
   10c8c:	cmpvs	ip, #7
   10c90:			; <UNDEFINED> instruction: 0xf8df5873
   10c94:	movwls	r1, #27304	; 0x6aa8
   10c98:			; <UNDEFINED> instruction: 0xf8df4618
   10c9c:	andvs	r3, r2, r4, lsr #21
   10ca0:			; <UNDEFINED> instruction: 0x461858f3
   10ca4:	andvs	r9, r2, r2, lsl #6
   10ca8:	bcc	fe64f02c <tcgetattr@plt+0xfe6478d0>
   10cac:	eorvs	r5, r5, r4, ror r8
   10cb0:	movwls	r5, #14579	; 0x38f3
   10cb4:	blcs	2ad28 <tcgetattr@plt+0x235cc>
   10cb8:	strhi	pc, [lr], #0
   10cbc:	bpl	fe24f040 <tcgetattr@plt+0xfe2478e4>
   10cc0:			; <UNDEFINED> instruction: 0xf8df2100
   10cc4:	strmi	r0, [r9], r8, lsl #21
   10cc8:	bvc	fe14f04c <tcgetattr@plt+0xfe1478f0>
   10ccc:			; <UNDEFINED> instruction: 0xf856468a
   10cd0:			; <UNDEFINED> instruction: 0xf8dfb005
   10cd4:	ldrbtmi	r2, [pc], #-2688	; 10cdc <tcgetattr@plt+0x9580>
   10cd8:			; <UNDEFINED> instruction: 0xf8cb9708
   10cdc:	ldmdapl	r0!, {ip, sp}
   10ce0:	ldmpl	r5!, {r0, r2, ip, pc}
   10ce4:	eorseq	pc, r0, #-1073741823	; 0xc0000001
   10ce8:	stmdavs	r2, {r0, r3, r9, ip, pc}
   10cec:	andshi	r6, r9, sl, lsr #32
   10cf0:	bcc	194f074 <tcgetattr@plt+0x1947918>
   10cf4:	movwls	r4, #17531	; 0x447b
   10cf8:			; <UNDEFINED> instruction: 0xf1b9464b
   10cfc:	teqle	r2, r0, lsl #30
   10d00:	blcs	2ad94 <tcgetattr@plt+0x23638>
   10d04:	sbcshi	pc, r4, r0, asr #5
   10d08:	bne	144f08c <tcgetattr@plt+0x1447930>
   10d0c:	movteq	lr, #43599	; 0xaa4f
   10d10:	stmiane	sl, {r0, r3, r4, r5, r6, sl, lr}^
   10d14:	ldrhcs	pc, [r8], #-146	; 0xffffff6e	; <UNPREDICTABLE>
   10d18:	stmdavs	r0!, {r1, r3, r5, r8, ip, sp, pc}
   10d1c:			; <UNDEFINED> instruction: 0xf5b24402
   10d20:			; <UNDEFINED> instruction: 0xf0c07f88
   10d24:			; <UNDEFINED> instruction: 0xf8df8127
   10d28:	ldrbtmi	r2, [sl], #-2616	; 0xfffff5c8
   10d2c:			; <UNDEFINED> instruction: 0xf9b34413
   10d30:			; <UNDEFINED> instruction: 0xb12b3598
   10d34:	strmi	r6, [fp], #-2081	; 0xfffff7df
   10d38:	svcvc	0x0088f5b3
   10d3c:	cmphi	r6, r0, asr #1	; <UNPREDICTABLE>
   10d40:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
   10d44:	subsle	r2, r0, r0, lsl #22
   10d48:	vldrle	d18, [ip, #-8]
   10d4c:	blcs	2ade0 <tcgetattr@plt+0x23684>
   10d50:	sbchi	pc, r6, r0
   10d54:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10d58:	mvnscc	pc, #79	; 0x4f
   10d5c:	strbmi	r6, [fp], -r3, lsr #32
   10d60:	svceq	0x0000f1b9
   10d64:	bls	14509c <tcgetattr@plt+0x13d940>
   10d68:	beq	110b6ac <tcgetattr@plt+0x1103f50>
   10d6c:			; <UNDEFINED> instruction: 0xf9b24452
   10d70:			; <UNDEFINED> instruction: 0xf1b88618
   10d74:			; <UNDEFINED> instruction: 0xf0000f00
   10d78:	stmdavs	r9!, {r0, r1, r2, r4, r5, r6, r7, pc}
   10d7c:	andeq	pc, r1, #200, 2	; 0x32
   10d80:	stmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10d84:	sbceq	lr, r2, #1024	; 0x400
   10d88:	ldm	r2, {r0, r1, r2, r4, r5, fp, ip, lr}
   10d8c:	stm	r7, {r0, r1}
   10d90:	blcc	90da4 <tcgetattr@plt+0x89648>
   10d94:	vqdmulh.s<illegal width 8>	d2, d0, d21
   10d98:	ldm	pc, {r1, r3, r7, r8, pc}^	; <UNPREDICTABLE>
   10d9c:	addseq	pc, pc, #19
   10da0:	rscseq	r0, r7, #-1073741774	; 0xc0000032
   10da4:			; <UNDEFINED> instruction: 0x03b603bf
   10da8:	teqeq	sp, r2, lsr r1
   10dac:	biceq	r0, r6, #1073741839	; 0x4000000f
   10db0:	mvnseq	r0, #136, 2	; 0x22
   10db4:	moveq	r0, #1207959552	; 0x48000000
   10db8:	orreq	r0, r8, #-1275068415	; 0xb4000001
   10dbc:	cmpeq	r0, #72, 6	; 0x20000001
   10dc0:	cmneq	r1, pc, asr r3
   10dc4:	mvnseq	r0, r9, asr r2
   10dc8:	biceq	r0, fp, r6, lsl #4
   10dcc:	eoreq	r0, r1, #1610612746	; 0x6000000a
   10dd0:	subeq	r0, sl, #1073741839	; 0x4000000f
   10dd4:	sbceq	r0, pc, #100, 4	; 0x40000006
   10dd8:	rsceq	r0, r3, #192, 4
   10ddc:	addeq	r0, sl, #-1879048185	; 0x90000007
   10de0:	ldreq	r0, [r2], #-571	; 0xfffffdc5
   10de4:	teqeq	sp, r7, lsr r3
   10de8:			; <UNDEFINED> instruction: 0xf8df013d
   10dec:	ldrbtmi	r0, [r8], #-2428	; 0xfffff684
   10df0:			; <UNDEFINED> instruction: 0xf8e4f7ff
   10df4:	stmdbls	r6, {r1, r8, r9, fp, ip, pc}
   10df8:	stmdavs	sl, {r0, r1, r3, r4, fp, sp, lr}
   10dfc:			; <UNDEFINED> instruction: 0xf1022b02
   10e00:	andvs	r0, sl, r1, lsl #4
   10e04:	blls	108094 <tcgetattr@plt+0x100938>
   10e08:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   10e0c:			; <UNDEFINED> instruction: 0xf8db9902
   10e10:			; <UNDEFINED> instruction: 0xf8df2000
   10e14:	ldmdavs	r8, {r3, r4, r6, r8, fp, lr, pc}
   10e18:	movwcs	r3, #12802	; 0x3202
   10e1c:	ldrbtmi	r6, [ip], #2095	; 0x82f
   10e20:	and	r6, r5, fp
   10e24:			; <UNDEFINED> instruction: 0xf1a74290
   10e28:			; <UNDEFINED> instruction: 0xf04f0708
   10e2c:	subsle	r0, r9, #1, 28
   10e30:	vstrcc.16	s30, [r2, #-100]	; 0xffffff9c	; <UNPREDICTABLE>
   10e34:	movteq	lr, #15116	; 0x3b0c
   10e38:	ldrhcc	pc, [r8], #-147	; 0xffffff6d	; <UNPREDICTABLE>
   10e3c:	orrvc	pc, r0, r3, lsl #10
   10e40:	rscle	r2, pc, r0, lsl #22
   10e44:	svcvc	0x0088f5b1
   10e48:	subeq	sp, r9, ip, ror #5
   10e4c:	movweq	lr, #6924	; 0x1b0c
   10e50:	ldrhcc	pc, [r8], #147	; 0x93	; <UNPREDICTABLE>
   10e54:	svcvc	0x0080f5b3
   10e58:	strmi	sp, [r8], r4, ror #3
   10e5c:	svceq	0x0000f1be
   10e60:			; <UNDEFINED> instruction: 0xf8cbd002
   10e64:	eorvs	r2, pc, r0
   10e68:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10e6c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   10e70:	stmdale	r2, {r0, r1, r4, r7, r9, lr}
   10e74:			; <UNDEFINED> instruction: 0xff84f7fe
   10e78:			; <UNDEFINED> instruction: 0xf8dfbb68
   10e7c:			; <UNDEFINED> instruction: 0xf8db38f8
   10e80:	ldrbtmi	r0, [fp], #-0
   10e84:	ldmne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10e88:	cfstrsne	mvf4, [r2], {152}	; 0x98
   10e8c:	andcs	pc, r0, fp, asr #17
   10e90:	rscsge	pc, r8, #184, 18	; 0x2e0000
   10e94:			; <UNDEFINED> instruction: 0xf8a0682a
   10e98:	andcc	sl, r8, #2
   10e9c:	bl	e8f4c <tcgetattr@plt+0xe17f0>
   10ea0:	ldmdapl	r1!, {r1, r3, r6, r8, r9}^
   10ea4:	ldrls	pc, [r8, #-2483]	; 0xfffff64d
   10ea8:	stm	r2, {r0, r1, r8, fp, lr, pc}
   10eac:	str	r0, [r3, -r3]!
   10eb0:	blx	194eeb4 <tcgetattr@plt+0x1947758>
   10eb4:	eoreq	lr, r0, r0, lsr sl
   10eb8:	strbmi	fp, [r8], -r8, lsr #30
   10ebc:	str	r6, [r3, -r0, lsr #32]!
   10ec0:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10ec4:	stmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10ec8:	stmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10ecc:			; <UNDEFINED> instruction: 0xf85658f3
   10ed0:	ldmpl	r5!, {r0, ip, sp, pc}
   10ed4:			; <UNDEFINED> instruction: 0xf8df9305
   10ed8:	ldrbtmi	r0, [r8], #-2212	; 0xfffff75c
   10edc:			; <UNDEFINED> instruction: 0xf86ef7ff
   10ee0:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
   10ee4:			; <UNDEFINED> instruction: 0xf7f6b108
   10ee8:	blls	18af50 <tcgetattr@plt+0x1837f4>
   10eec:	tstlt	r8, r8, lsl r8
   10ef0:	ldmda	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ef4:	andcs	r9, r0, #196608	; 0x30000
   10ef8:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10efc:	stmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10f00:	ldrbtmi	r6, [fp], #-2
   10f04:	eorvs	r9, sl, r5, lsl #16
   10f08:			; <UNDEFINED> instruction: 0xf8cb2501
   10f0c:	andvs	r2, r2, r0
   10f10:	ldmdapl	r1!, {r0, r1, r3, r4, r8, r9, fp, sp, lr}^
   10f14:	blcs	28f44 <tcgetattr@plt+0x217e8>
   10f18:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
   10f1c:			; <UNDEFINED> instruction: 0x4618685c
   10f20:			; <UNDEFINED> instruction: 0xb154689a
   10f24:	ldmvs	fp, {r1, r5, r7, sp, lr}
   10f28:			; <UNDEFINED> instruction: 0xf7f5601c
   10f2c:	qsub8mi	lr, r3, r6
   10f30:			; <UNDEFINED> instruction: 0x4618685c
   10f34:	stccs	8, cr6, [r0], {154}	; 0x9a
   10f38:			; <UNDEFINED> instruction: 0xf8dfd1f4
   10f3c:	ldrmi	r1, [r8], -ip, asr #16
   10f40:	movtvs	r4, #42105	; 0xa479
   10f44:			; <UNDEFINED> instruction: 0xf7f56014
   10f48:	stccs	15, cr14, [r0, #-928]	; 0xfffffc60
   10f4c:	rschi	pc, r6, r0, asr #32
   10f50:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10f54:	bvs	fe622148 <tcgetattr@plt+0xfe61a9ec>
   10f58:			; <UNDEFINED> instruction: 0xf0002800
   10f5c:	andlt	r8, sp, r1, asr r3
   10f60:	blhi	cc25c <tcgetattr@plt+0xc4b00>
   10f64:	svchi	0x00f0e8bd
   10f68:	ubfxcs	pc, pc, #17, #25
   10f6c:	stmib	r7, {r0, r1, r2, r4, r5, r7, fp, ip, lr}^
   10f70:	str	r8, [lr, -r0, lsl #16]
   10f74:	ldrtmi	r0, [r9], #-87	; 0xffffffa9
   10f78:	ldrhcs	pc, [r8], #145	; 0x91	; <UNPREDICTABLE>
   10f7c:			; <UNDEFINED> instruction: 0xf47f4290
   10f80:			; <UNDEFINED> instruction: 0xf8dfaed2
   10f84:			; <UNDEFINED> instruction: 0xf8db37ec
   10f88:	ldmpl	r3!, {ip}^
   10f8c:	addsmi	r6, r9, #1769472	; 0x1b0000
   10f90:			; <UNDEFINED> instruction: 0xf7fed305
   10f94:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   10f98:			; <UNDEFINED> instruction: 0xf8dbd19d
   10f9c:			; <UNDEFINED> instruction: 0xf8df1000
   10fa0:	stcne	7, cr3, [r8], {240}	; 0xf0
   10fa4:	andeq	pc, r0, fp, asr #17
   10fa8:	ldclcc	0, cr15, [pc], #316	; 110ec <tcgetattr@plt+0x9990>
   10fac:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, sl, lr}
   10fb0:			; <UNDEFINED> instruction: 0xf8df19da
   10fb4:			; <UNDEFINED> instruction: 0xf9b2e7c4
   10fb8:			; <UNDEFINED> instruction: 0xf100a2f8
   10fbc:	stmdals	r2, {r3, r9}
   10fc0:	movteq	lr, #43779	; 0xab03
   10fc4:			; <UNDEFINED> instruction: 0xf8a16807
   10fc8:	eorvs	sl, sl, r2
   10fcc:			; <UNDEFINED> instruction: 0xf8562f00
   10fd0:			; <UNDEFINED> instruction: 0xf9b3100e
   10fd4:			; <UNDEFINED> instruction: 0xf8c49518
   10fd8:	stmdbgt	r3, {lr, pc}
   10fdc:	andeq	lr, r3, r2, lsl #17
   10fe0:	mcrge	7, 4, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   10fe4:	strbtmi	r9, [r7], #-2050	; 0xfffff7fe
   10fe8:	str	r6, [r5], r7
   10fec:	movteq	lr, #15106	; 0x3b02
   10ff0:	ldrhcs	pc, [r8], #147	; 0x93	; <UNPREDICTABLE>
   10ff4:	svclt	0x00084291
   10ff8:	rscscc	pc, r8, #2932736	; 0x2cc000
   10ffc:	mcrge	4, 5, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   11000:			; <UNDEFINED> instruction: 0xf8dfe6b1
   11004:	ldrbtmi	r3, [fp], #-1936	; 0xfffff870
   11008:	ldrdlt	r6, [fp, -fp]!
   1100c:	ldrdls	pc, [r0], -r3
   11010:	svceq	0x0000f1b9
   11014:	movthi	pc, #8192	; 0x2000	; <UNPREDICTABLE>
   11018:	ldmdavs	sl, {r0, r1, r3, r5, fp, sp, lr}
   1101c:			; <UNDEFINED> instruction: 0xf8df603a
   11020:	bl	fe8d2e08 <tcgetattr@plt+0xfe8cb6ac>
   11024:			; <UNDEFINED> instruction: 0xf8db03c8
   11028:	ldrbtmi	r2, [r8], #-0
   1102c:	subeq	lr, r8, #165888	; 0x28800
   11030:	tsteq	sl, r0, lsl #22
   11034:	andcs	pc, r0, fp, asr #17
   11038:			; <UNDEFINED> instruction: 0xc000f9b2
   1103c:			; <UNDEFINED> instruction: 0x1668f9b1
   11040:	b	17290f4 <tcgetattr@plt+0x1721998>
   11044:	teqle	r4, r1, lsl #18
   11048:	muleq	r3, r7, r8
   1104c:	stmdavs	r7!, {r3, r8, r9, ip, sp}
   11050:	stfeqd	f7, [r2], {2}
   11054:	andgt	pc, r0, fp, asr #17
   11058:	stceq	0, cr15, [r3], {79}	; 0x4f
   1105c:			; <UNDEFINED> instruction: 0xf8a22f00
   11060:	eorvs	ip, fp, r2
   11064:	andeq	lr, r3, r3, lsl #17
   11068:	svccs	0x0000db04
   1106c:			; <UNDEFINED> instruction: 0xf04fd069
   11070:	strb	r0, [r1], -r3, lsl #20
   11074:			; <UNDEFINED> instruction: 0xf982f7ff
   11078:	blle	181889c <tcgetattr@plt+0x1811140>
   1107c:	ldrb	r6, [r4, r7, lsr #32]!
   11080:			; <UNDEFINED> instruction: 0xf853682b
   11084:	bcs	1c16c <tcgetattr@plt+0x14a10>
   11088:	tsthi	sl, #64	; 0x40	; <UNPREDICTABLE>
   1108c:	stccs	8, cr15, [r0], #-332	; 0xfffffeb4
   11090:			; <UNDEFINED> instruction: 0xf0002a00
   11094:			; <UNDEFINED> instruction: 0xf853832b
   11098:	eorsvs	r2, sl, ip, lsl ip
   1109c:	stceq	8, cr15, [r8], #-332	; 0xfffffeb4
   110a0:	mcr2	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   110a4:			; <UNDEFINED> instruction: 0xf853682b
   110a8:			; <UNDEFINED> instruction: 0xf7fe0c08
   110ac:	stmdavs	fp!, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
   110b0:	strheq	lr, [r9], #-117	; 0xffffff8b
   110b4:	vmlaeq.f64	d14, d1, d0
   110b8:			; <UNDEFINED> instruction: 0xe6b8f9be
   110bc:	svceq	0x0000f1be
   110c0:	strbtmi	sp, [r6], #4
   110c4:	svcvc	0x0088f5be
   110c8:	addhi	pc, pc, #192	; 0xc0
   110cc:			; <UNDEFINED> instruction: 0x06ccf8df
   110d0:	strmi	r4, [r1], #-1144	; 0xfffffb88
   110d4:			; <UNDEFINED> instruction: 0xa6dcf9b1
   110d8:			; <UNDEFINED> instruction: 0x1694f8df
   110dc:	stmdavs	r9, {r0, r4, r5, r6, fp, ip, lr}
   110e0:	movwle	r4, #29322	; 0x728a
   110e4:	mcr2	7, 2, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   110e8:			; <UNDEFINED> instruction: 0xf47f2800
   110ec:			; <UNDEFINED> instruction: 0xf8dbaef4
   110f0:	stmdavs	fp!, {sp}
   110f4:	ssatgt	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   110f8:	ldm	r7, {r3, r8, r9, ip, sp}
   110fc:	cps	#3
   11100:	ldrbtmi	r0, [ip], #3586	; 0xe02
   11104:	and	pc, r0, fp, asr #17
   11108:	strbeq	lr, [sl, -ip, lsl #22]
   1110c:	andge	pc, r2, r2, lsr #17
   11110:			; <UNDEFINED> instruction: 0xf9b7602b
   11114:	stm	r3, {r3, r4, r8, sl, ip, pc}
   11118:	strb	r0, [sp, #3]!
   1111c:	pkhtbcc	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   11120:	bls	1d9128 <tcgetattr@plt+0x1d19cc>
   11124:	bvs	16e2318 <tcgetattr@plt+0x16dabbc>
   11128:	andlt	r6, sp, r3, lsl r0
   1112c:	blhi	cc428 <tcgetattr@plt+0xc4ccc>
   11130:	svchi	0x00f0e8bd
   11134:			; <UNDEFINED> instruction: 0xf853682b
   11138:	eorsvs	r2, sl, r8, lsl #24
   1113c:			; <UNDEFINED> instruction: 0xf8c4e76f
   11140:	blls	f5148 <tcgetattr@plt+0xed9ec>
   11144:	tstlt	r8, r8, lsl r8
   11148:	mcr	7, 7, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
   1114c:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
   11150:			; <UNDEFINED> instruction: 0xf7f5b108
   11154:	stmdals	r3, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   11158:			; <UNDEFINED> instruction: 0xf8df2200
   1115c:			; <UNDEFINED> instruction: 0xf8df364c
   11160:	andvs	r1, r2, r4, lsr #12
   11164:	stmdals	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
   11168:	andcs	pc, r0, fp, asr #17
   1116c:	andvs	r6, r2, sl, lsr #32
   11170:	ldmdapl	r1!, {r0, r1, r3, r4, r8, r9, fp, sp, lr}^
   11174:	blcs	291a4 <tcgetattr@plt+0x21a48>
   11178:	mcrge	4, 7, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   1117c:			; <UNDEFINED> instruction: 0xe6cd4615
   11180:			; <UNDEFINED> instruction: 0xf853682b
   11184:	bcs	1c1ec <tcgetattr@plt+0x14a90>
   11188:			; <UNDEFINED> instruction: 0xf8d3d149
   1118c:			; <UNDEFINED> instruction: 0xf1b99000
   11190:			; <UNDEFINED> instruction: 0xf0000f00
   11194:	ldmdavs	sl, {r2, r3, r4, r5, r9, pc}^
   11198:	eorsvs	r2, r9, r1, lsl #2
   1119c:	stceq	8, cr15, [r8], {83}	; 0x53
   111a0:			; <UNDEFINED> instruction: 0xf7fe607a
   111a4:	stmdavs	fp!, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   111a8:	andcs	lr, r8, r9, lsr r7
   111ac:			; <UNDEFINED> instruction: 0xf81ef038
   111b0:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   111b4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   111b8:	ldrdvs	r6, [r2], -fp
   111bc:	eorsvs	r6, r8, r0, asr #32
   111c0:	ldmdavs	fp, {r0, r1, r3, r4, r8, ip, sp, pc}
   111c4:			; <UNDEFINED> instruction: 0xf0002b00
   111c8:	stmdavs	fp!, {r2, r3, r7, r9, pc}
   111cc:	ldmdavs	sl, {r8, sp}
   111d0:	andne	lr, r4, r2, asr #19
   111d4:	ldmdavs	r9!, {r1, sp, lr}
   111d8:	andscc	r6, r0, #1703936	; 0x1a0000
   111dc:	ldr	r6, [lr, -sl, asr #32]
   111e0:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   111e4:	bvs	ff6e23d8 <tcgetattr@plt+0xff6dac7c>
   111e8:			; <UNDEFINED> instruction: 0xf8d3b12b
   111ec:			; <UNDEFINED> instruction: 0xf1b99000
   111f0:			; <UNDEFINED> instruction: 0xf0000f00
   111f4:	stmdavs	fp!, {r0, r1, r3, r5, r6, r9, pc}
   111f8:			; <UNDEFINED> instruction: 0xf8532000
   111fc:	ldmdavs	r1, {r4, sl, fp, sp}^
   11200:	ldmdavs	sl, {r1, r3, r4, r5, sp, lr}
   11204:	smlabteq	r4, r2, r9, lr
   11208:	ldmdavs	r9!, {r1, r3, sp, lr}
   1120c:	andscc	r6, r0, #1703936	; 0x1a0000
   11210:	str	r6, [r4, -sl, asr #32]
   11214:			; <UNDEFINED> instruction: 0xf853682b
   11218:	bcs	1c260 <tcgetattr@plt+0x14b04>
   1121c:	andcs	sp, r1, #181	; 0xb5
   11220:			; <UNDEFINED> instruction: 0xf853603a
   11224:	rsbsvs	r2, sl, r8, lsl #24
   11228:			; <UNDEFINED> instruction: 0xf7fe6858
   1122c:	stmdavs	fp!, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   11230:			; <UNDEFINED> instruction: 0x2118e6f5
   11234:			; <UNDEFINED> instruction: 0xf0372001
   11238:			; <UNDEFINED> instruction: 0xf8dffff3
   1123c:	stmdavs	fp!, {r3, r4, r5, r6, r8, sl, sp}
   11240:	ldmibvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   11244:	mlasvs	r8, r2, r8, r6
   11248:	stmib	r0, {r0, r3, r4, fp, sp, lr}^
   1124c:	strbt	r1, [r6], r0, lsl #4
   11250:			; <UNDEFINED> instruction: 0xf853682b
   11254:			; <UNDEFINED> instruction: 0xf1b99c10
   11258:	eorsle	r0, r0, r0, lsl #30
   1125c:	eorsvs	r2, sl, r1, lsl #4
   11260:	rsbsvs	r6, sl, sl, lsl r8
   11264:			; <UNDEFINED> instruction: 0x2118e6db
   11268:			; <UNDEFINED> instruction: 0xf0372001
   1126c:			; <UNDEFINED> instruction: 0xf8dfffd9
   11270:	stmdavs	fp!, {r3, r6, r8, sl, sp}
   11274:	ldmibvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   11278:	ldrdgt	pc, [r8], -r2
   1127c:			; <UNDEFINED> instruction: 0xf8536038
   11280:	ldmdavs	r9, {r3, sl, fp, sp}
   11284:	ldmdavs	sl, {r1, sp, lr}^
   11288:	smlabtgt	r1, r0, r9, lr
   1128c:	strb	r6, [r6], r2, asr #1
   11290:			; <UNDEFINED> instruction: 0xf853682b
   11294:	bcs	1c33c <tcgetattr@plt+0x14be0>
   11298:	andhi	pc, ip, #64	; 0x40
   1129c:	ldccs	8, cr15, [r8], {83}	; 0x53
   112a0:			; <UNDEFINED> instruction: 0xf0002a00
   112a4:			; <UNDEFINED> instruction: 0xf8538231
   112a8:	eorsvs	r2, sl, r4, lsl ip
   112ac:	stceq	8, cr15, [r0], #-332	; 0xfffffeb4
   112b0:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   112b4:	stcls	8, cr15, [r8], {83}	; 0x53
   112b8:	svceq	0x0000f1b9
   112bc:	andcs	sp, r8, lr, asr #3
   112c0:	andls	pc, r0, r7, asr #17
   112c4:			; <UNDEFINED> instruction: 0xff92f037
   112c8:	strmi	r6, [r3], -sl, lsr #16
   112cc:	andls	lr, r0, r0, asr #19
   112d0:	rsbsvs	r6, fp, r0, lsl r8
   112d4:	ldc2	7, cr15, [r0, #-1016]	; 0xfffffc08
   112d8:	strt	r6, [r0], fp, lsr #16
   112dc:			; <UNDEFINED> instruction: 0xf8df682b
   112e0:	ldmdavs	r9, {r2, r3, r4, r6, r7, sl, sp}
   112e4:	addsvs	r4, r1, #2046820352	; 0x7a000000
   112e8:	stmdavs	fp!, {r0, r3, r4, r7, r9, sl, sp, lr, pc}
   112ec:	ldcne	8, cr15, [r0], {83}	; 0x53
   112f0:	ldmdavs	r8, {r0, r3, r4, r5, sp, lr}
   112f4:	cmnlt	r2, r2, lsl #16
   112f8:			; <UNDEFINED> instruction: 0xf04f6848
   112fc:	andvs	r0, r2, r0, lsl #28
   11300:	ldmdavs	fp!, {r3, r4, fp, sp, lr}
   11304:	andne	lr, r0, #208, 18	; 0x340000
   11308:	ldmdavs	r9, {r2, r3, r7, r9, sl, lr}^
   1130c:	andsne	pc, r4, ip, asr #17
   11310:	stmib	r0, {r1, r3, r4, r6, sp, lr}^
   11314:			; <UNDEFINED> instruction: 0xf7f5e000
   11318:	stmdavs	fp!, {r9, sl, fp, sp, lr, pc}
   1131c:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
   11320:	stccs	8, cr15, [r0], #-332	; 0xfffffeb4
   11324:			; <UNDEFINED> instruction: 0xf0002a00
   11328:			; <UNDEFINED> instruction: 0xf85381a7
   1132c:	eorsvs	r2, sl, r8, lsl ip
   11330:	stceq	8, cr15, [r8], {83}	; 0x53
   11334:	stc2l	7, cr15, [r0], #1016	; 0x3f8
   11338:	ldrbt	r6, [r0], -fp, lsr #16
   1133c:			; <UNDEFINED> instruction: 0xf853682b
   11340:			; <UNDEFINED> instruction: 0xf1b99c10
   11344:			; <UNDEFINED> instruction: 0xf47f0f00
   11348:	strdcs	sl, [r8], -r6
   1134c:			; <UNDEFINED> instruction: 0xff4ef037
   11350:	stmib	r0, {r0, r1, r3, r5, fp, sp, lr}^
   11354:	eorsvs	r9, r8, r0
   11358:	stceq	8, cr15, [r8], {83}	; 0x53
   1135c:	stc2l	7, cr15, [ip], {254}	; 0xfe
   11360:	ldrb	r6, [ip], -fp, lsr #16
   11364:			; <UNDEFINED> instruction: 0xf853682b
   11368:	bcs	1c3d0 <tcgetattr@plt+0x14c74>
   1136c:			; <UNDEFINED> instruction: 0xf853d17b
   11370:			; <UNDEFINED> instruction: 0xf1b99c08
   11374:			; <UNDEFINED> instruction: 0xf0000f00
   11378:			; <UNDEFINED> instruction: 0xf853815e
   1137c:	eorsvs	r2, sl, r4, lsl #24
   11380:	ldceq	8, cr15, [r0], {83}	; 0x53
   11384:	ldc2	7, cr15, [r8], #1016	; 0x3f8
   11388:	strb	r6, [r8], -fp, lsr #16
   1138c:			; <UNDEFINED> instruction: 0xf853682b
   11390:	eorsvs	r1, r9, r0, lsl ip
   11394:	stceq	8, cr15, [r8], {83}	; 0x53
   11398:	cmnlt	sl, r2, lsl #16
   1139c:			; <UNDEFINED> instruction: 0xf04f6848
   113a0:	andvs	r0, r2, r0, lsl #28
   113a4:	stceq	8, cr15, [r8], {83}	; 0x53
   113a8:	ldmib	r0, {r0, r1, r3, r4, r5, fp, sp, lr}^
   113ac:	strmi	r1, [ip], r0, lsl #4
   113b0:			; <UNDEFINED> instruction: 0xf8cc6859
   113b4:	subsvs	r1, sl, r4, lsl r0
   113b8:	and	lr, r0, r0, asr #19
   113bc:	stc	7, cr15, [ip, #980]!	; 0x3d4
   113c0:	andcs	lr, ip, r5, ror r6
   113c4:			; <UNDEFINED> instruction: 0xff12f037
   113c8:	strmi	r6, [r1], fp, lsr #16
   113cc:			; <UNDEFINED> instruction: 0xf0096818
   113d0:	stmdavs	fp!, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   113d4:	andeq	pc, r0, r9, asr #17
   113d8:	ldmdavs	r8, {r3, r4, r5, sp, lr}
   113dc:	ldc	7, cr15, [ip, #980]	; 0x3d4
   113e0:	ldrbtmi	r4, [sl], #-2807	; 0xfffff509
   113e4:	ldrsblt	r6, [fp, #-163]	; 0xffffff5d
   113e8:			; <UNDEFINED> instruction: 0x46196b10
   113ec:	svceq	0x0004f841
   113f0:			; <UNDEFINED> instruction: 0xf0002800
   113f4:	umullvs	r8, r1, r7, r1
   113f8:	tstvs	r3, #8, 20	; 0x8000
   113fc:	addsvs	r9, sl, r9, lsl #20
   11400:	stmdavs	fp!, {r4, r5, r6, r7, r9, fp, lr}
   11404:			; <UNDEFINED> instruction: 0xf8c2447a
   11408:	str	r9, [r8], -ip, lsr #32
   1140c:	stcne	8, cr6, [r1, #-160]	; 0xffffff60
   11410:	stccs	8, cr15, [r8], {80}	; 0x50
   11414:			; <UNDEFINED> instruction: 0xf8aef006
   11418:			; <UNDEFINED> instruction: 0xf853682b
   1141c:			; <UNDEFINED> instruction: 0xf7f50c08
   11420:	stmdavs	fp!, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   11424:	muleq	r3, r3, r8
   11428:	andeq	lr, r3, r7, lsl #17
   1142c:	stmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
   11430:	ldcls	8, cr15, [r8], {83}	; 0x53
   11434:	svceq	0x0000f1b9
   11438:	mrcge	4, 3, APSR_nzcv, cr13, cr15, {3}
   1143c:	stmdavs	fp!, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   11440:	ldccs	8, cr15, [r0], #-332	; 0xfffffeb4
   11444:			; <UNDEFINED> instruction: 0xf0002a00
   11448:			; <UNDEFINED> instruction: 0xf8538120
   1144c:	eorsvs	r2, sl, r0, lsr #24
   11450:	stceq	8, cr15, [r8], {83}	; 0x53
   11454:	mrrc2	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
   11458:	strb	r6, [r0, #2091]!	; 0x82b
   1145c:			; <UNDEFINED> instruction: 0xf853682b
   11460:	bcs	1c4e8 <tcgetattr@plt+0x14d8c>
   11464:			; <UNDEFINED> instruction: 0xf853d083
   11468:			; <UNDEFINED> instruction: 0xf8532c10
   1146c:	eorsvs	r0, sl, r4, lsl #24
   11470:	mcrr2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
   11474:	ldrb	r6, [r2, #2091]	; 0x82b
   11478:	ldrdcs	r4, [ip], -r3
   1147c:	andls	r4, sl, #2046820352	; 0x7a000000
   11480:	mrc2	0, 5, pc, cr4, cr7, {1}
   11484:	strmi	r6, [r1], fp, lsr #16
   11488:			; <UNDEFINED> instruction: 0xf0096818
   1148c:	stmdavs	fp!, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   11490:	andeq	pc, r0, r9, asr #17
   11494:	ldmdavs	r8, {r3, r4, r5, sp, lr}
   11498:	ldc	7, cr15, [lr, #-980]!	; 0xfffffc2c
   1149c:	bvs	ff437ccc <tcgetattr@plt+0xff430570>
   114a0:	ldc	7, cr15, [sl, #-980]!	; 0xfffffc2c
   114a4:			; <UNDEFINED> instruction: 0xf8c39b0a
   114a8:	stmdavs	fp!, {r2, r3, r5, ip, pc}
   114ac:			; <UNDEFINED> instruction: 0xf8dfe5b7
   114b0:	ldrbtmi	r9, [r9], #796	; 0x31c
   114b4:	ldrdeq	pc, [ip], -r9	; <UNPREDICTABLE>
   114b8:	stc	7, cr15, [lr, #-980]!	; 0xfffffc2c
   114bc:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
   114c0:	eorcc	pc, ip, r9, asr #17
   114c4:			; <UNDEFINED> instruction: 0xf43f2b00
   114c8:	ldmib	r3, {r1, r4, r5, r6, r7, r8, sl, fp, sp, pc}^
   114cc:	stmdbcs	r0, {r0, r9, ip}
   114d0:	msrhi	CPSR_fx, r0
   114d4:	ldmvs	sl, {r1, r3, r7, sp, lr}
   114d8:	andsvs	r6, r1, fp, lsr #16
   114dc:	mulcs	ip, pc, r5	; <UNPREDICTABLE>
   114e0:	rscls	pc, ip, #14614528	; 0xdf0000
   114e4:	mcr2	0, 4, pc, cr2, cr7, {1}	; <UNPREDICTABLE>
   114e8:			; <UNDEFINED> instruction: 0x460244f9
   114ec:	ldrdeq	pc, [ip], -r9	; <UNPREDICTABLE>
   114f0:	stmdavs	r3, {r1, r3, r9, ip, pc}
   114f4:			; <UNDEFINED> instruction: 0xf383fab3
   114f8:	andsvs	r0, r3, fp, asr r9
   114fc:	stc	7, cr15, [ip, #-980]	; 0xfffffc2c
   11500:	stmdavs	fp!, {r1, r3, r9, fp, ip, pc}
   11504:	eorcs	pc, ip, r9, asr #17
   11508:	andcs	lr, r8, r9, lsl #11
   1150c:	mcr2	0, 3, pc, cr14, cr7, {1}	; <UNPREDICTABLE>
   11510:	eorsvs	r2, r8, r0, lsl #6
   11514:	andcc	lr, r0, r0, asr #19
   11518:	str	r6, [r0, #2091]	; 0x82b
   1151c:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
   11520:	blcs	2c094 <tcgetattr@plt+0x24938>
   11524:	cfldrdge	mvd15, [r2, #-508]!	; 0xfffffe04
   11528:	blmi	feb0ab08 <tcgetattr@plt+0xfeb033ac>
   1152c:			; <UNDEFINED> instruction: 0xf8d3447b
   11530:			; <UNDEFINED> instruction: 0xf109901c
   11534:			; <UNDEFINED> instruction: 0xf8d90014
   11538:	movwls	r3, #40976	; 0xa010
   1153c:	ldc2l	7, cr15, [r6], #1004	; 0x3ec
   11540:	stmdacs	r0, {r1, r9, sl, lr}
   11544:	addhi	pc, r9, r0
   11548:			; <UNDEFINED> instruction: 0xf8d92200
   1154c:	movwcs	r1, #16396	; 0x400c
   11550:			; <UNDEFINED> instruction: 0xf0094610
   11554:			; <UNDEFINED> instruction: 0xf8d9fb53
   11558:			; <UNDEFINED> instruction: 0xf8d9c020
   1155c:			; <UNDEFINED> instruction: 0xf8d93028
   11560:	stmdbls	sl, {r2, r3, r4, sp}
   11564:	strbtmi	r9, [r3], -r0, lsl #6
   11568:	beq	44cd90 <tcgetattr@plt+0x445634>
   1156c:			; <UNDEFINED> instruction: 0xf878f00a
   11570:	cdp	8, 1, cr6, cr8, cr11, {1}
   11574:	ldmdavs	r9, {r4, r9, fp}
   11578:			; <UNDEFINED> instruction: 0xf920f00c
   1157c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
   11580:	eorsvs	r0, fp, r0, lsl sl
   11584:			; <UNDEFINED> instruction: 0xf930f009
   11588:	ldmdavs	r8, {r0, r1, r3, r5, fp, sp, lr}
   1158c:	stcl	7, cr15, [r4], {245}	; 0xf5
   11590:	strb	r6, [r4, #-2091]	; 0xfffff7d5
   11594:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
   11598:	ldmdavs	r2, {r1, r3, r4, r6, r7, r8, fp, sp, lr}
   1159c:	strle	r0, [sl], #-1938	; 0xfffff86e
   115a0:	ldrdlt	r6, [fp, -fp]
   115a4:	teqlt	r3, fp, lsl r8
   115a8:	stmdavs	sl!, {r0, r2, r3, r7, r8, r9, fp, lr}
   115ac:	ldmdavs	r1, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   115b0:			; <UNDEFINED> instruction: 0xf0076818
   115b4:	stmdavs	fp!, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   115b8:			; <UNDEFINED> instruction: 0xf7f56818
   115bc:	stmdavs	fp!, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
   115c0:	tstcs	r1, sp, lsr #10
   115c4:	andcs	r2, r0, r4, lsl #4
   115c8:			; <UNDEFINED> instruction: 0xf0376039
   115cc:	stmdavs	fp!, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   115d0:	rsbsvs	r6, r8, sl, lsl r8
   115d4:	str	r6, [r2, #-2]!
   115d8:	blx	ff4cf5da <tcgetattr@plt+0xff4c7e7e>
   115dc:			; <UNDEFINED> instruction: 0xf47f2800
   115e0:	blls	fc7a4 <tcgetattr@plt+0xf5048>
   115e4:			; <UNDEFINED> instruction: 0xf7ff681b
   115e8:	bl	40394 <tcgetattr@plt+0x38c38>
   115ec:			; <UNDEFINED> instruction: 0xf9b0004e
   115f0:	strbmi	lr, [r6, #216]!	; 0xd8
   115f4:			; <UNDEFINED> instruction: 0xf9b0bf08
   115f8:			; <UNDEFINED> instruction: 0xf47fa2f8
   115fc:	strb	sl, [fp, #-3431]!	; 0xfffff299
   11600:			; <UNDEFINED> instruction: 0xf0372008
   11604:	movwcs	pc, #3571	; 0xdf3	; <UNPREDICTABLE>
   11608:	andcc	lr, r0, r0, asr #19
   1160c:	andcs	lr, r8, r7, lsr #9
   11610:	andls	pc, r0, r7, asr #17
   11614:	stc2l	0, cr15, [sl, #220]!	; 0xdc
   11618:	strmi	r6, [r3], -sl, lsr #16
   1161c:	andls	lr, r0, r0, asr #19
   11620:	stceq	8, cr15, [r8], {82}	; 0x52
   11624:			; <UNDEFINED> instruction: 0xf7fe607b
   11628:	stmdavs	fp!, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1162c:			; <UNDEFINED> instruction: 0xf7fe6858
   11630:	stmdavs	fp!, {r0, r1, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   11634:	strdcs	lr, [r8], -r3
   11638:	ldc2l	0, cr15, [r8, #220]	; 0xdc
   1163c:	stmib	r0, {r0, r1, r3, r5, fp, sp, lr}^
   11640:	eorsvs	r9, r8, r0
   11644:	ldceq	8, cr15, [r0], {83}	; 0x53
   11648:	blx	15cf64a <tcgetattr@plt+0x15c7eee>
   1164c:			; <UNDEFINED> instruction: 0xf853682b
   11650:			; <UNDEFINED> instruction: 0xf7fe0c04
   11654:	stmdavs	fp!, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   11658:			; <UNDEFINED> instruction: 0xf8d9e4e1
   1165c:	movwcs	r1, #16396	; 0x400c
   11660:			; <UNDEFINED> instruction: 0xf009900b
   11664:	bls	310198 <tcgetattr@plt+0x308a3c>
   11668:	ldrmi	r9, [r3], -sl, lsl #18
   1166c:	cdp	2, 0, cr9, cr8, cr0, {0}
   11670:			; <UNDEFINED> instruction: 0xf0090a10
   11674:			; <UNDEFINED> instruction: 0xe77bfff5
   11678:	stccs	8, cr15, [r8], {83}	; 0x53
   1167c:			; <UNDEFINED> instruction: 0xf853603a
   11680:			; <UNDEFINED> instruction: 0xf7fe0c18
   11684:	stmdavs	fp!, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   11688:			; <UNDEFINED> instruction: 0xf853e4c9
   1168c:	eorsvs	r2, sl, r8, lsl #24
   11690:	stceq	8, cr15, [r0], #-332	; 0xfffffeb4
   11694:	blx	c4f696 <tcgetattr@plt+0xc47f3a>
   11698:	strb	r6, [r0], #2091	; 0x82b
   1169c:			; <UNDEFINED> instruction: 0xf0372008
   116a0:	stmdavs	fp!, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   116a4:	andls	lr, r0, r0, asr #19
   116a8:	ldmdavs	r8, {r3, r4, r5, sp, lr}
   116ac:	blx	94f6ae <tcgetattr@plt+0x947f52>
   116b0:	ldrt	r6, [r4], #2091	; 0x82b
   116b4:	stccs	8, cr15, [r0], #-332	; 0xfffffeb4
   116b8:	ldceq	8, cr15, [r4], {83}	; 0x53
   116bc:	strbt	r6, [pc], #58	; 116c4 <tcgetattr@plt+0x9f68>
   116c0:	stccs	8, cr15, [r8], #-332	; 0xfffffeb4
   116c4:	ldceq	8, cr15, [ip], {83}	; 0x53
   116c8:	strbt	r6, [r9], #58	; 0x3a
   116cc:			; <UNDEFINED> instruction: 0xf0372008
   116d0:	stmdavs	fp!, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   116d4:	andls	lr, r0, r0, asr #19
   116d8:			; <UNDEFINED> instruction: 0xf8536038
   116dc:			; <UNDEFINED> instruction: 0xf7fe0c10
   116e0:	stmdavs	fp!, {r0, r1, r3, r8, r9, fp, ip, sp, lr, pc}
   116e4:			; <UNDEFINED> instruction: 0xf7fe6818
   116e8:	strbt	pc, [r0], #2809	; 0xaf9	; <UNPREDICTABLE>
   116ec:	stccs	8, cr15, [r8], {83}	; 0x53
   116f0:			; <UNDEFINED> instruction: 0xf853603a
   116f4:			; <UNDEFINED> instruction: 0xf7fe0c28
   116f8:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   116fc:	ldceq	8, cr15, [ip], {83}	; 0x53
   11700:	blx	ffecf700 <tcgetattr@plt+0xffec7fa4>
   11704:	str	r6, [sl], #2091	; 0x82b
   11708:	stccs	8, cr15, [r8], {83}	; 0x53
   1170c:			; <UNDEFINED> instruction: 0xf853603a
   11710:			; <UNDEFINED> instruction: 0xf7fe0c20
   11714:	stmdavs	fp!, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   11718:	ldceq	8, cr15, [r4], {83}	; 0x53
   1171c:	blx	ffb4f71c <tcgetattr@plt+0xffb47fc0>
   11720:	ldrbt	r6, [ip], #-2091	; 0xfffff7d5
   11724:			; <UNDEFINED> instruction: 0xe6676351
   11728:	eorscs	pc, r4, r9, asr #17
   1172c:	svclt	0x0000e6d4
   11730:	andeq	r2, r6, r6, ror #22
   11734:	andeq	r1, r6, r4, lsl pc
   11738:	andeq	r0, r0, ip, asr #6
   1173c:	andeq	r0, r0, r0, asr #7
   11740:			; <UNDEFINED> instruction: 0x000003bc
   11744:	andeq	r0, r0, r8, asr r4
   11748:	andeq	r0, r0, r4, lsr #8
   1174c:	andeq	r0, r0, ip, lsr #8
   11750:	andeq	r2, r6, sl, lsl #22
   11754:	andeq	r0, r0, ip, ror r3
   11758:	muleq	r3, ip, ip
   1175c:	andeq	ip, r3, r0, lsl #25
   11760:	andeq	ip, r3, r6, ror #24
   11764:	ldrdeq	r0, [r0], -ip
   11768:	andeq	ip, r3, r6, asr fp
   1176c:	andeq	ip, r3, r2, ror fp
   11770:	andeq	r0, r0, r4, ror #6
   11774:	andeq	ip, r3, lr, lsl #22
   11778:	andeq	r0, r0, r8, lsr #8
   1177c:	andeq	ip, r3, sl, ror sl
   11780:	ldrdeq	r2, [r6], -lr
   11784:	andeq	r0, r0, r0, ror #8
   11788:	andeq	r2, r6, r0, lsr #17
   1178c:	andeq	r2, r6, ip, lsl #17
   11790:	andeq	ip, r3, r4, ror #19
   11794:	ldrdeq	r2, [r6], -sl
   11798:	andeq	ip, r3, r6, ror #18
   1179c:	andeq	ip, r3, r0, asr #17
   117a0:	andeq	ip, r3, lr, lsl #17
   117a4:			; <UNDEFINED> instruction: 0x000626bc
   117a8:	andeq	r2, r6, ip, ror r6
   117ac:	andeq	r2, r6, sl, lsr #12
   117b0:	strdeq	r2, [r6], -ip
   117b4:	andeq	r2, r6, r0, lsr #11
   117b8:	andeq	r2, r6, ip, ror #10
   117bc:	strdeq	r2, [r6], -ip
   117c0:	strdeq	r2, [r6], -lr
   117c4:	ldrdeq	r2, [r6], -ip
   117c8:	andeq	r2, r6, r4, ror #6
   117cc:	andeq	r2, r6, lr, lsr #6
   117d0:	strdeq	r2, [r6], -r8
   117d4:	andeq	r2, r6, r2, asr #5
   117d8:			; <UNDEFINED> instruction: 0x000622b4
   117dc:	andeq	r2, r6, sl, asr #4
   117e0:	muleq	r0, ip, r3
   117e4:	svcmi	0x00f0e92d
   117e8:	blhi	ccca4 <tcgetattr@plt+0xc5548>
   117ec:	blmi	fee242d0 <tcgetattr@plt+0xfee1cb74>
   117f0:	stmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}
   117f4:	andls	fp, r3, r7, lsl #1
   117f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   117fc:			; <UNDEFINED> instruction: 0xf04f9305
   11800:	cdpcs	3, 0, cr0, cr0, cr0, {0}
   11804:	cmphi	r3, r0	; <UNPREDICTABLE>
   11808:			; <UNDEFINED> instruction: 0x46894bb2
   1180c:			; <UNDEFINED> instruction: 0xf04f4ab2
   11810:	ldrbtmi	r3, [fp], #-2047	; 0xfffff801
   11814:	ldrbtmi	r4, [sl], #-1712	; 0xfffff950
   11818:	mvnvs	pc, #12582912	; 0xc00000
   1181c:	bcs	fe44d044 <tcgetattr@plt+0xfe4458e8>
   11820:	bcc	44d048 <tcgetattr@plt+0x4458ec>
   11824:			; <UNDEFINED> instruction: 0xf8d84645
   11828:	stmdavs	r8!, {r4, pc}
   1182c:			; <UNDEFINED> instruction: 0xffb6f005
   11830:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   11834:	stmdavs	pc!, {r2, r3, r4, r5, r6, ip, lr, pc}^	; <UNPREDICTABLE>
   11838:	cdp	8, 1, cr6, cr8, cr11, {1}
   1183c:			; <UNDEFINED> instruction: 0x463a1a10
   11840:	beq	fe44d0a8 <tcgetattr@plt+0xfe44594c>
   11844:	andlt	pc, r0, sp, asr #17
   11848:	ldc2	0, cr15, [r8], #84	; 0x54
   1184c:			; <UNDEFINED> instruction: 0xf8c94658
   11850:			; <UNDEFINED> instruction: 0xf7f57008
   11854:	stcmi	13, cr14, [r1], #480	; 0x1e0
   11858:	tstcs	r0, r8, lsr r2
   1185c:			; <UNDEFINED> instruction: 0x4606447c
   11860:			; <UNDEFINED> instruction: 0xf7f54620
   11864:	stmdage	r4, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   11868:			; <UNDEFINED> instruction: 0xf8c460a6
   1186c:			; <UNDEFINED> instruction: 0xf8c4901c
   11870:			; <UNDEFINED> instruction: 0xf7ffb004
   11874:			; <UNDEFINED> instruction: 0x4606f9f7
   11878:			; <UNDEFINED> instruction: 0xf7f54658
   1187c:	vmlscs.f64	d14, d0, d14
   11880:	sbchi	pc, r3, r0
   11884:	ldmdavs	fp, {r0, r1, r4, r5, r6, fp, sp, lr}^
   11888:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   1188c:	adchi	pc, r9, r0
   11890:	blcs	2bb44 <tcgetattr@plt+0x243e8>
   11894:			; <UNDEFINED> instruction: 0xf101bfc2
   11898:			; <UNDEFINED> instruction: 0xf1010a08
   1189c:	strcs	r0, [r0], #-2828	; 0xfffff4f4
   118a0:	stmiavs	fp!, {r1, r3, r8, sl, fp, ip, lr, pc}^
   118a4:			; <UNDEFINED> instruction: 0x46504659
   118a8:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   118ac:			; <UNDEFINED> instruction: 0xf0053401
   118b0:	stmiavs	fp!, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   118b4:	lfmle	f4, 2, [r4], #652	; 0x28c
   118b8:	cmnlt	r3, #3342336	; 0x330000
   118bc:	ldrd	pc, [ip], -sp
   118c0:	ldreq	pc, [r0], #-261	; 0xfffffefb
   118c4:	ands	r4, r0, ip, lsr #13
   118c8:	ldmdbvs	r9, {r0, r4, r6, r8, sp, lr}^
   118cc:	ldrmi	r6, [r9], -sl
   118d0:			; <UNDEFINED> instruction: 0x0010f8dc
   118d4:	svceq	0x0010f841
   118d8:	smlaltbvs	fp, r1, r8, r1
   118dc:	andscc	pc, r0, ip, asr #17
   118e0:			; <UNDEFINED> instruction: 0x615c469c
   118e4:			; <UNDEFINED> instruction: 0x460cb1ba
   118e8:	ldmdbvs	sl, {r0, r1, r4, r9, sl, lr}
   118ec:	subsvs	r6, pc, r9, asr r9	; <UNPREDICTABLE>
   118f0:	mvnle	r2, r0, lsl #20
   118f4:	andvs	r6, sl, r1, ror r0
   118f8:			; <UNDEFINED> instruction: 0xf8dc4619
   118fc:			; <UNDEFINED> instruction: 0xf8410010
   11900:	stmdacs	r0, {r4, r8, r9, sl, fp}
   11904:			; <UNDEFINED> instruction: 0xf8ced1e9
   11908:			; <UNDEFINED> instruction: 0xf8cc1004
   1190c:			; <UNDEFINED> instruction: 0x469c3010
   11910:	bcs	29e88 <tcgetattr@plt+0x2272c>
   11914:	ldrtmi	sp, [r0], -r7, ror #3
   11918:			; <UNDEFINED> instruction: 0xf9eef7fe
   1191c:	andcc	lr, r4, #3489792	; 0x354000
   11920:	rsble	r2, ip, r0, lsl #22
   11924:	stmdbvs	sl!, {r1, r3, r4, r6, r8, sp, lr}^
   11928:	andsvs	r4, r3, r8, lsr #12
   1192c:			; <UNDEFINED> instruction: 0xf9d6f7fe
   11930:	svceq	0x0000f1b8
   11934:	svcge	0x0076f47f
   11938:			; <UNDEFINED> instruction: 0xf82ef006
   1193c:	strbmi	r9, [r6], -r3, lsl #22
   11940:	pkhbtmi	r6, r2, ip, lsl #16
   11944:			; <UNDEFINED> instruction: 0xf0002c00
   11948:	stclmi	0, cr8, [r5, #-544]!	; 0xfffffde0
   1194c:	bleq	44dd88 <tcgetattr@plt+0x44662c>
   11950:			; <UNDEFINED> instruction: 0x8190f8df
   11954:	ldrbtmi	r4, [r8], #1149	; 0x47d
   11958:	strbvs	pc, [r0, #1285]!	; 0x505	; <UNPREDICTABLE>
   1195c:	ldrbmi	lr, [r0], -r3, lsr #32
   11960:			; <UNDEFINED> instruction: 0xf0064631
   11964:			; <UNDEFINED> instruction: 0x4630f83d
   11968:			; <UNDEFINED> instruction: 0xf864f006
   1196c:			; <UNDEFINED> instruction: 0xf814f006
   11970:	strmi	r6, [r6], -r7, ror #16
   11974:			; <UNDEFINED> instruction: 0xf1044621
   11978:			; <UNDEFINED> instruction: 0xf8510008
   1197c:			; <UNDEFINED> instruction: 0xf0052b0c
   11980:	ldmib	r4, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   11984:	ldrtmi	r0, [fp], -r2, lsl #2
   11988:	andlt	pc, r0, sp, asr #17
   1198c:	ldrdcs	pc, [r4], -r9
   11990:			; <UNDEFINED> instruction: 0xff44f005
   11994:	stmdacs	r0, {r0, r9, sl, lr}
   11998:			; <UNDEFINED> instruction: 0x4630d076
   1199c:			; <UNDEFINED> instruction: 0xf812f006
   119a0:			; <UNDEFINED> instruction: 0x2c006924
   119a4:	stmdavs	r2!, {r1, r3, r6, ip, lr, pc}^
   119a8:	strbmi	r4, [r0], -r9, lsr #12
   119ac:			; <UNDEFINED> instruction: 0xf0156823
   119b0:	ldmib	r4, {r0, r2, sl, fp, ip, sp, lr, pc}^
   119b4:	strtmi	r0, [sl], -r2, lsl #2
   119b8:	ldc2	0, cr15, [sl, #20]
   119bc:	sbcsle	r2, r5, r0, lsl #28
   119c0:	adcsmi	r6, fp, #6488064	; 0x630000
   119c4:			; <UNDEFINED> instruction: 0xf8d9d0d6
   119c8:	blcs	1da00 <tcgetattr@plt+0x162a4>
   119cc:			; <UNDEFINED> instruction: 0xf8d9d0c7
   119d0:	ldreq	r3, [sl, -r0]
   119d4:	ldrtmi	sp, [r9], -r3, asr #11
   119d8:			; <UNDEFINED> instruction: 0x46484632
   119dc:	blx	ff1cf9de <tcgetattr@plt+0xff1c8282>
   119e0:	ldmib	r5, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   119e4:	cmnlt	sl, r4, lsl #6
   119e8:	stmdbvs	fp!, {r0, r1, r4, r6, r8, sp, lr}^
   119ec:	andsvs	r4, sl, r8, lsr #12
   119f0:			; <UNDEFINED> instruction: 0xf974f7fe
   119f4:	svceq	0x0000f1b8
   119f8:	svcge	0x0014f47f
   119fc:	stmdbls	r3, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   11a00:	ldr	r6, [r1, sl, asr #32]
   11a04:	subvs	r9, fp, r3, lsl #18
   11a08:	blls	14b9d0 <tcgetattr@plt+0x144274>
   11a0c:			; <UNDEFINED> instruction: 0x63a22201
   11a10:	stmdals	r3, {r0, r1, r5, sl, sp, lr}
   11a14:			; <UNDEFINED> instruction: 0xf970f7fe
   11a18:	blmi	b642ec <tcgetattr@plt+0xb5cb90>
   11a1c:	ldmdami	r3!, {r1, r3, r4, r5, r6, sl, lr}
   11a20:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   11a24:	ldmdavs	sl, {r3, r4, r5, ip, sp}
   11a28:	subsmi	r9, sl, r5, lsl #22
   11a2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11a30:	andlt	sp, r7, r9, asr #2
   11a34:	blhi	ccd30 <tcgetattr@plt+0xc55d4>
   11a38:	svchi	0x00f0e8bd
   11a3c:			; <UNDEFINED> instruction: 0xf8d9b16e
   11a40:	tstlt	fp, ip
   11a44:	ldrdcc	pc, [r0], -r9
   11a48:	ldrtle	r0, [r6], #-1819	; 0xfffff8e5
   11a4c:			; <UNDEFINED> instruction: 0x46314650
   11a50:			; <UNDEFINED> instruction: 0xffc6f005
   11a54:			; <UNDEFINED> instruction: 0xf0054630
   11a58:	smlattcs	r0, sp, pc, pc	; <UNPREDICTABLE>
   11a5c:			; <UNDEFINED> instruction: 0xf0064650
   11a60:	stmdbmi	r3!, {r0, r1, r3, fp, ip, sp, lr, pc}
   11a64:			; <UNDEFINED> instruction: 0xf5014479
   11a68:	strmi	r6, [r2], -r0, ror #3
   11a6c:	stmdami	r1!, {r2, r9, sl, lr}
   11a70:			; <UNDEFINED> instruction: 0xf0154478
   11a74:	strtmi	pc, [r0], -r3, lsr #23
   11a78:	b	13cfa54 <tcgetattr@plt+0x13c82f8>
   11a7c:	andcs	r4, r2, #30720	; 0x7800
   11a80:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   11a84:	strb	r2, [r4, lr, lsl #20]
   11a88:			; <UNDEFINED> instruction: 0x46504c1c
   11a8c:			; <UNDEFINED> instruction: 0xffd2f005
   11a90:	ldrdeq	pc, [r4], -r9
   11a94:	bls	122c8c <tcgetattr@plt+0x11b530>
   11a98:	movwcs	r4, #5689	; 0x1639
   11a9c:			; <UNDEFINED> instruction: 0xf7fe63a3
   11aa0:			; <UNDEFINED> instruction: 0x4603fa5b
   11aa4:	strtvs	r9, [r3], #-2052	; 0xfffff7fc
   11aa8:	b	dcfa84 <tcgetattr@plt+0xdc8328>
   11aac:			; <UNDEFINED> instruction: 0xf7fee7b1
   11ab0:	blmi	50ff44 <tcgetattr@plt+0x5087e8>
   11ab4:	orrsvs	r4, lr, #2063597568	; 0x7b000000
   11ab8:	ldrtmi	lr, [r9], -lr, lsr #15
   11abc:	ldrtmi	r4, [r2], -r8, asr #12
   11ac0:	blx	154fac2 <tcgetattr@plt+0x1548366>
   11ac4:			; <UNDEFINED> instruction: 0xf7f5e7c2
   11ac8:	svclt	0x0000ea94
   11acc:	andeq	r1, r6, r4, lsr #7
   11ad0:	andeq	r0, r0, r8, ror r3
   11ad4:	andeq	ip, r3, lr, ror r1
   11ad8:	andeq	ip, r3, r2, asr r1
   11adc:	andeq	r1, r6, r4, lsl #31
   11ae0:	andeq	ip, r3, ip, lsr r0
   11ae4:	andeq	ip, r3, r2, lsr #32
   11ae8:	andeq	r1, r6, r8, ror r1
   11aec:			; <UNDEFINED> instruction: 0x00061dbe
   11af0:	andeq	fp, r3, ip, lsr #30
   11af4:	andeq	r9, r3, r4, ror #25
   11af8:	andeq	r1, r6, r0, ror #26
   11afc:	andeq	r1, r6, ip, asr #26
   11b00:	andeq	r1, r6, ip, lsr #26
   11b04:	blmi	7a4380 <tcgetattr@plt+0x79cc24>
   11b08:	ldrblt	r4, [r0, #1146]!	; 0x47a
   11b0c:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   11b10:	strmi	r4, [lr], -r7, lsl #12
   11b14:	movwls	r6, #55323	; 0xd81b
   11b18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11b1c:	ldcmi	3, cr11, [r9, #-196]	; 0xffffff3c
   11b20:	eorscs	r2, r4, #0, 2
   11b24:	cfstrsne	mvf4, [r8, #-500]!	; 0xfffffe0c
   11b28:	strbeq	pc, [r4], #-261	; 0xfffffefb	; <UNPREDICTABLE>
   11b2c:	tstne	r1, r5, asr #19
   11b30:			; <UNDEFINED> instruction: 0xf7f564e9
   11b34:			; <UNDEFINED> instruction: 0x4668ec72
   11b38:	mvnvs	r6, pc, lsr #32
   11b3c:			; <UNDEFINED> instruction: 0xf892f7ff
   11b40:			; <UNDEFINED> instruction: 0x4631b170
   11b44:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   11b48:	blmi	36438c <tcgetattr@plt+0x35cc30>
   11b4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11b50:	blls	36bbc0 <tcgetattr@plt+0x364464>
   11b54:			; <UNDEFINED> instruction: 0xf04f405a
   11b58:	mrsle	r0, SP_mon
   11b5c:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
   11b60:	andcs	r9, r1, #0, 22
   11b64:	strbtvs	r4, [sl], #-1568	; 0xfffff9e0
   11b68:	strb	r6, [sp, fp, ror #9]!
   11b6c:	eorscs	sl, r0, #65536	; 0x10000
   11b70:			; <UNDEFINED> instruction: 0xf7f54606
   11b74:			; <UNDEFINED> instruction: 0xe7d2ec52
   11b78:	b	ecfb54 <tcgetattr@plt+0xec83f8>
   11b7c:	andeq	r1, r6, ip, lsl #1
   11b80:	andeq	r0, r0, r8, ror r3
   11b84:			; <UNDEFINED> instruction: 0x00061cbc
   11b88:	andeq	r1, r6, r8, asr #32
   11b8c:	blmi	9e442c <tcgetattr@plt+0x9dccd0>
   11b90:	push	{r1, r3, r4, r5, r6, sl, lr}
   11b94:	strdlt	r4, [lr], r0
   11b98:			; <UNDEFINED> instruction: 0x460758d3
   11b9c:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   11ba0:			; <UNDEFINED> instruction: 0xf04f930d
   11ba4:	orrlt	r0, r9, #0, 6
   11ba8:			; <UNDEFINED> instruction: 0xf04f4d21
   11bac:	ldrbtmi	r0, [sp], #-2048	; 0xfffff800
   11bb0:	ldrbeq	pc, [r0], #-261	; 0xfffffefb	; <UNPREDICTABLE>
   11bb4:	subshi	pc, r0, r5, asr #17
   11bb8:	stmdahi	r1, {r2, r6, r7, r8, fp, sp, lr, pc}
   11bbc:	ldmdblt	fp!, {r0, r1, r3, r4, r5, fp, ip, sp, lr}^
   11bc0:	strbvs	r4, [fp, #-1568]!	; 0xfffff9e0
   11bc4:	bmi	6eb278 <tcgetattr@plt+0x6e3b1c>
   11bc8:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   11bcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11bd0:	subsmi	r9, sl, sp, lsl #22
   11bd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11bd8:	andlt	sp, lr, r4, lsr #2
   11bdc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11be0:			; <UNDEFINED> instruction: 0xf7f54638
   11be4:			; <UNDEFINED> instruction: 0x4641ebb0
   11be8:			; <UNDEFINED> instruction: 0x46032238
   11bec:	ldrmi	r4, [r8], r8, lsr #12
   11bf0:	ldc	7, cr15, [r2], {245}	; 0xf5
   11bf4:			; <UNDEFINED> instruction: 0xf8c54668
   11bf8:	mvnvs	r8, r8
   11bfc:			; <UNDEFINED> instruction: 0xf7ff606f
   11c00:	cmplt	r8, r1, lsr r8	; <UNPREDICTABLE>
   11c04:			; <UNDEFINED> instruction: 0xf7ff4631
   11c08:	ldrb	pc, [ip, sp, ror #27]	; <UNPREDICTABLE>
   11c0c:	eorscs	sl, r0, #65536	; 0x10000
   11c10:			; <UNDEFINED> instruction: 0xf7f54606
   11c14:	strb	lr, [r7, r2, lsl #24]
   11c18:	andcs	r9, r1, #0, 22
   11c1c:	strvs	r4, [sl, #-1568]!	; 0xfffff9e0
   11c20:	ldrb	r6, [r0, fp, lsr #11]
   11c24:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11c28:	andeq	r1, r6, r4
   11c2c:	andeq	r0, r0, r8, ror r3
   11c30:	andeq	r1, r6, r2, lsr ip
   11c34:	andeq	r0, r6, sl, asr #31
   11c38:	svcmi	0x00f0e92d
   11c3c:	stmdbmi	r8!, {r2, r3, r9, sl, lr}^
   11c40:	blmi	1a3de9c <tcgetattr@plt+0x1a36740>
   11c44:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
   11c48:	stmiapl	fp, {r0, r1, r4, r7, r9, sl, lr}^
   11c4c:	tstls	r3, #1769472	; 0x1b0000
   11c50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11c54:			; <UNDEFINED> instruction: 0xf0002a00
   11c58:	blmi	18f1f48 <tcgetattr@plt+0x18ea7ec>
   11c5c:	bmi	18e34e8 <tcgetattr@plt+0x18dbd8c>
   11c60:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
   11c64:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
   11c68:	tstvc	ip, #805306368	; 0x30000000	; <UNPREDICTABLE>
   11c6c:	mcrr2	0, 0, pc, r0, cr5	; <UNPREDICTABLE>
   11c70:			; <UNDEFINED> instruction: 0xf0372008
   11c74:			; <UNDEFINED> instruction: 0x4621fabb
   11c78:	subvs	r4, r0, r1, lsl #13
   11c7c:			; <UNDEFINED> instruction: 0xf8c94638
   11c80:			; <UNDEFINED> instruction: 0xf0055000
   11c84:	adcmi	pc, pc, #3264	; 0xcc0
   11c88:	stcle	6, cr4, [r5, #-520]!	; 0xfffffdf8
   11c8c:	svcne	0x00064b58
   11c90:			; <UNDEFINED> instruction: 0x462c4a58
   11c94:	sxtahmi	r4, r8, fp, ror #8
   11c98:	vqshl.s8	q2, q13, <illegal reg q1.5>
   11c9c:	andls	r7, r4, #28, 6	; 0x70000000
   11ca0:			; <UNDEFINED> instruction: 0xf8569303
   11ca4:	ldrtmi	r7, [r8], -r4, lsl #30
   11ca8:	bl	134fc84 <tcgetattr@plt+0x1348528>
   11cac:	strcc	r4, [r1], #-1570	; 0xfffff9de
   11cb0:	mcrne	1, 2, fp, cr3, cr8, {3}
   11cb4:	ldmdbcs	fp!, {r0, r3, r4, r5, r6, r7, sl, fp, ip, lr}
   11cb8:			; <UNDEFINED> instruction: 0xf04fd10b
   11cbc:			; <UNDEFINED> instruction: 0xf8070c00
   11cc0:	blcs	41cd4 <tcgetattr@plt+0x3a578>
   11cc4:	blne	16062a0 <tcgetattr@plt+0x15feb44>
   11cc8:	orreq	lr, r5, sl, lsl #22
   11ccc:	cmple	r7, r0, lsl #30
   11cd0:	strmi	r4, [r0, #1573]!	; 0x625
   11cd4:	strbmi	sp, [r7], -r5, ror #3
   11cd8:	eorle	r4, ip, pc, lsr #5
   11cdc:	bl	2a49fc <tcgetattr@plt+0x29d2a0>
   11ce0:	blne	1f93efc <tcgetattr@plt+0x1f8c7a0>
   11ce4:	ldrbtmi	r4, [fp], #-2629	; 0xfffff5bb
   11ce8:	ldrbtmi	r4, [sl], #-1601	; 0xfffff9bf
   11cec:	tstvc	ip, #805306368	; 0x30000000	; <UNPREDICTABLE>
   11cf0:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   11cf4:	blx	fff4dd12 <tcgetattr@plt+0xfff465b6>
   11cf8:	andcs	r2, r1, r8, lsl r1
   11cfc:			; <UNDEFINED> instruction: 0xf0373e01
   11d00:	strmi	pc, [r4], -pc, lsl #21
   11d04:	eoreq	pc, r5, sl, asr r8	; <UNPREDICTABLE>
   11d08:	blx	ff3cddec <tcgetattr@plt+0xff3c6690>
   11d0c:	ldrdcc	pc, [r8], -fp
   11d10:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
   11d14:	rsbvs	r6, r3, r6, lsr #1
   11d18:	ldrtmi	r6, [r0], -r0, lsr #32
   11d1c:	stc2l	0, cr15, [r6], #20
   11d20:	ldrdcc	pc, [r4], -r9
   11d24:	andseq	pc, r0, #4, 2
   11d28:	stmib	r4, {r8, sp}^
   11d2c:	rscvs	r1, r0, r4, lsl #6
   11d30:			; <UNDEFINED> instruction: 0xf8c9601c
   11d34:	ldrbmi	r2, [r1], -r4
   11d38:			; <UNDEFINED> instruction: 0xf0054638
   11d3c:			; <UNDEFINED> instruction: 0x4659fcf3
   11d40:			; <UNDEFINED> instruction: 0xf7ff4648
   11d44:	bmi	bd1288 <tcgetattr@plt+0xbc9b2c>
   11d48:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   11d4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11d50:	subsmi	r9, sl, r3, lsl fp
   11d54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11d58:	andslt	sp, r5, r0, asr #2
   11d5c:	svchi	0x00f0e8bd
   11d60:	andls	r4, r0, #56, 12	; 0x3800000
   11d64:	andcc	lr, r3, #3620864	; 0x374000
   11d68:			; <UNDEFINED> instruction: 0xf005460d
   11d6c:	tstcs	r8, r1, asr #23	; <UNPREDICTABLE>
   11d70:	svccc	0x00012001
   11d74:	blx	154de58 <tcgetattr@plt+0x15466fc>
   11d78:			; <UNDEFINED> instruction: 0xf8554603
   11d7c:	movwls	r0, #23300	; 0x5b04
   11d80:	blx	fe4cde64 <tcgetattr@plt+0xfe4c6708>
   11d84:	ldrdcs	pc, [r8], -fp
   11d88:	strtmi	r9, [r9], -r5, lsl #22
   11d8c:	subsvs	r2, sl, r0, lsl #10
   11d90:	mulsvs	r8, pc, r0	; <UNPREDICTABLE>
   11d94:			; <UNDEFINED> instruction: 0xf0054638
   11d98:			; <UNDEFINED> instruction: 0xf8d9fca9
   11d9c:	blls	159db4 <tcgetattr@plt+0x152658>
   11da0:	tsteq	r0, r3, lsl #2	; <UNPREDICTABLE>
   11da4:	andpl	lr, r4, #3194880	; 0x30c000
   11da8:	ldrsbvs	r6, [r3], -r8
   11dac:	andne	pc, r4, r9, asr #17
   11db0:	ldmdavs	r3!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   11db4:	ldcpl	8, cr3, [pc], {2}
   11db8:	svclt	0x00082f5c
   11dbc:	addle	r5, r8, r9, lsl r4
   11dc0:	bl	298b24 <tcgetattr@plt+0x2913c8>
   11dc4:	strcc	r0, [r1, -r5, lsl #3]
   11dc8:	addle	r2, r1, r0, lsl #30
   11dcc:	stmdage	r7, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   11dd0:	eorscs	r4, r0, #17825792	; 0x1100000
   11dd4:			; <UNDEFINED> instruction: 0xf7f54683
   11dd8:	ldr	lr, [lr, -r0, lsr #22]!
   11ddc:	stmdb	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11de0:	andeq	r0, r6, lr, asr #30
   11de4:	andeq	r0, r0, r8, ror r3
   11de8:	andeq	fp, r3, lr, lsr #26
   11dec:	andeq	r7, r4, lr, asr #14
   11df0:	strdeq	fp, [r3], -ip
   11df4:	andeq	fp, r3, ip, ror #25
   11df8:	andeq	fp, r3, sl, lsr #25
   11dfc:	muleq	r3, sl, ip
   11e00:	andeq	r0, r6, sl, asr #28
   11e04:	blmi	1624768 <tcgetattr@plt+0x161d00c>
   11e08:	svcmi	0x00f0e92d
   11e0c:	stmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
   11e10:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   11e14:	cmncs	r0, r8, lsl #13
   11e18:	ldrsbmi	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   11e1c:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   11e20:			; <UNDEFINED> instruction: 0xf04f9303
   11e24:			; <UNDEFINED> instruction: 0xf7f60300
   11e28:	msrcs	(UNDEF: 98), r1
   11e2c:	ldrtmi	r4, [r0], -r7, lsl #12
   11e30:	mrc2	7, 0, pc, cr12, cr6, {7}
   11e34:	cmncs	r2, r8, lsl #6
   11e38:			; <UNDEFINED> instruction: 0xf7f64630
   11e3c:	pkhtbmi	pc, r1, pc, asr #30	; <UNPREDICTABLE>
   11e40:			; <UNDEFINED> instruction: 0xf019b1d8
   11e44:			; <UNDEFINED> instruction: 0x4605fdd3
   11e48:	rsbsle	r2, r3, r0, lsl #16
   11e4c:	ldrbeq	r6, [r9], -r3, lsr #22
   11e50:			; <UNDEFINED> instruction: 0x4630d51c
   11e54:			; <UNDEFINED> instruction: 0xf7f62164
   11e58:	stmdacs	r0, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
   11e5c:	andcs	sp, r0, fp, asr r1
   11e60:	blmi	1064770 <tcgetattr@plt+0x105d014>
   11e64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11e68:	blls	ebed8 <tcgetattr@plt+0xe477c>
   11e6c:			; <UNDEFINED> instruction: 0xf04f405a
   11e70:	cmnle	r5, r0, lsl #6
   11e74:	pop	{r0, r2, ip, sp, pc}
   11e78:	strdcs	r8, [r0], -r0
   11e7c:	stc2	0, cr15, [r4, #100]!	; 0x64
   11e80:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11e84:	blvs	906238 <tcgetattr@plt+0x8feadc>
   11e88:	strbtle	r0, [r2], #1625	; 0x659
   11e8c:			; <UNDEFINED> instruction: 0x46302173
   11e90:			; <UNDEFINED> instruction: 0xff34f7f6
   11e94:	stmdacs	r0, {r0, r7, r9, sl, lr}
   11e98:			; <UNDEFINED> instruction: 0xf7f5d041
   11e9c:	pkhtbmi	lr, r2, r4, asr #20
   11ea0:			; <UNDEFINED> instruction: 0xf8d4b127
   11ea4:	bvs	16de39c <tcgetattr@plt+0x16d6c40>
   11ea8:	strble	r0, [ip], #-1370	; 0xfffffaa6
   11eac:	strtmi	sl, [r8], -r2, lsl #18
   11eb0:	ldc2l	0, cr15, [lr, #-100]	; 0xffffff9c
   11eb4:	strmi	r9, [r3], r2, lsl #22
   11eb8:	stmdaeq	r3, {r8, r9, fp, sp, lr, pc}
   11ebc:	bl	fe849ef4 <tcgetattr@plt+0xfe842798>
   11ec0:	ldrbmi	r0, [r9], -fp, lsl #4
   11ec4:			; <UNDEFINED> instruction: 0xf1036f20
   11ec8:			; <UNDEFINED> instruction: 0xf7f50b01
   11ecc:	svcvs	0x0020ebca
   11ed0:			; <UNDEFINED> instruction: 0x46494652
   11ed4:	bl	ff14feb0 <tcgetattr@plt+0xff148754>
   11ed8:	andeq	lr, fp, #168, 22	; 0x2a000
   11edc:	ldrbmi	r2, [r8], -sl, lsl #2
   11ee0:			; <UNDEFINED> instruction: 0xf7f59201
   11ee4:	bls	8ca44 <tcgetattr@plt+0x852e8>
   11ee8:	stmdacs	r0, {r0, r1, r9, sl, lr}
   11eec:	strbmi	sp, [r3, #487]	; 0x1e7
   11ef0:	svcvs	0x0020d003
   11ef4:			; <UNDEFINED> instruction: 0xf7f54659
   11ef8:	svccs	0x0000ebb4
   11efc:			; <UNDEFINED> instruction: 0xf8d4d0a9
   11f00:	bvs	16de3f8 <tcgetattr@plt+0x16d6c9c>
   11f04:	strle	r0, [r4, #1371]!	; 0x55b
   11f08:	andcs	r4, r6, #409600	; 0x64000
   11f0c:	ldrbtmi	r6, [r9], #-3872	; 0xfffff0e0
   11f10:	bl	fe9cfeec <tcgetattr@plt+0xfe9c8790>
   11f14:			; <UNDEFINED> instruction: 0x4628e79d
   11f18:	stc2l	0, cr15, [lr, #-100]!	; 0xffffff9c
   11f1c:			; <UNDEFINED> instruction: 0x2172e79f
   11f20:			; <UNDEFINED> instruction: 0xf7f64630
   11f24:	stmiblt	r8!, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   11f28:	ldrdls	pc, [r8], #-143	; 0xffffff71
   11f2c:	beq	8e070 <tcgetattr@plt+0x86914>
   11f30:			; <UNDEFINED> instruction: 0xe7b544f9
   11f34:			; <UNDEFINED> instruction: 0x46404910
   11f38:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   11f3c:	cdp2	0, 9, cr15, cr4, cr0, {0}
   11f40:	rscscc	pc, pc, pc, asr #32
   11f44:	stmdbmi	sp, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
   11f48:	svcvs	0x00202206
   11f4c:			; <UNDEFINED> instruction: 0xf7f54479
   11f50:	str	lr, [fp, r8, lsl #23]!
   11f54:	ldrdls	pc, [r8], -pc	; <UNPREDICTABLE>
   11f58:	beq	8e09c <tcgetattr@plt+0x86940>
   11f5c:			; <UNDEFINED> instruction: 0xe79f44f9
   11f60:	stmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11f64:	andeq	r0, r6, r8, lsl #27
   11f68:	andeq	r0, r0, r8, ror r3
   11f6c:	andeq	r0, r6, r0, lsr sp
   11f70:	ldrdeq	ip, [r3], -r6
   11f74:	muleq	r3, r8, r1
   11f78:	muleq	r3, r2, r1
   11f7c:	muleq	r3, r0, r1
   11f80:	andeq	r9, r3, r0, asr #18
   11f84:	ldrlt	r4, [r0, #-2062]	; 0xfffff7f2
   11f88:			; <UNDEFINED> instruction: 0x46144478
   11f8c:			; <UNDEFINED> instruction: 0xf0156811
   11f90:			; <UNDEFINED> instruction: 0xf8d4f915
   11f94:			; <UNDEFINED> instruction: 0xf7f50134
   11f98:			; <UNDEFINED> instruction: 0xf8d4ead2
   11f9c:			; <UNDEFINED> instruction: 0xf7f50130
   11fa0:			; <UNDEFINED> instruction: 0xf04febac
   11fa4:			; <UNDEFINED> instruction: 0x462033ff
   11fa8:	teqcc	r0, r4, asr #17	; <UNPREDICTABLE>
   11fac:	stc2l	0, cr15, [sl], {53}	; 0x35
   11fb0:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
   11fb4:	tstcs	r1, r0, lsr #12
   11fb8:			; <UNDEFINED> instruction: 0x4010e8bd
   11fbc:	stmiblt	r0, {r1, r5, ip, sp, lr, pc}^
   11fc0:	andeq	ip, r3, r0, asr #3
   11fc4:	ldrlt	r4, [r0, #-2056]	; 0xfffff7f8
   11fc8:			; <UNDEFINED> instruction: 0x460c4478
   11fcc:			; <UNDEFINED> instruction: 0xf0156809
   11fd0:			; <UNDEFINED> instruction: 0x4620f8f5
   11fd4:	ldc2	0, cr15, [r6], #212	; 0xd4
   11fd8:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
   11fdc:	tstcs	r1, r0, lsr #12
   11fe0:			; <UNDEFINED> instruction: 0x4010e8bd
   11fe4:	stmiblt	ip!, {r1, r5, ip, sp, lr, pc}
   11fe8:	muleq	r3, r0, r1
   11fec:			; <UNDEFINED> instruction: 0x460cb5f8
   11ff0:	teqcc	r4, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
   11ff4:	ldrdvs	pc, [r8], r3
   11ff8:			; <UNDEFINED> instruction: 0xf7f54630
   11ffc:	stmdavs	r1!, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
   12000:	strmi	r4, [r5], -r2, lsl #12
   12004:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   12008:			; <UNDEFINED> instruction: 0xf8d8f015
   1200c:	mvnscc	pc, pc, asr #32
   12010:	svcvs	0x00274630
   12014:	svc	0x006cf7f4
   12018:	strmi	r4, [r1], -sl, lsr #12
   1201c:			; <UNDEFINED> instruction: 0xf7f54638
   12020:	strtmi	lr, [r9], -r0, lsr #22
   12024:			; <UNDEFINED> instruction: 0xf7f54630
   12028:			; <UNDEFINED> instruction: 0x4620eb30
   1202c:	stc2	0, cr15, [sl], {53}	; 0x35
   12030:			; <UNDEFINED> instruction: 0xbdf8b900
   12034:	tstcs	r1, r0, lsr #12
   12038:	ldrhtmi	lr, [r8], #141	; 0x8d
   1203c:	stmiblt	r0, {r1, r5, ip, sp, lr, pc}
   12040:	andeq	ip, r3, r2, ror #2
   12044:	svcmi	0x00f0e92d
   12048:	lfmmi	f2, 4, [r3, #4]!
   1204c:	blmi	fece3884 <tcgetattr@plt+0xfecdc128>
   12050:	ldrbtmi	fp, [sp], #-203	; 0xffffff35
   12054:	strmi	r4, [r8], -r1, lsl #13
   12058:	stmiapl	fp!, {r8, sp}^
   1205c:	ldrdvc	pc, [r4], -r9
   12060:	movtls	r6, #38939	; 0x981b
   12064:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12068:			; <UNDEFINED> instruction: 0xf93af7fb
   1206c:	stclvs	13, cr6, [r3], #660	; 0x294
   12070:	adchi	pc, ip, #14614528	; 0xdf0000
   12074:	teqge	r0, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   12078:			; <UNDEFINED> instruction: 0xf8d444f8
   1207c:			; <UNDEFINED> instruction: 0xf1bab050
   12080:	movwls	r3, #12287	; 0x2fff
   12084:			; <UNDEFINED> instruction: 0xf0404606
   12088:	ldmdavs	sl!, {r1, r2, r4, r7, pc}^
   1208c:	ldmvs	sl!, {r1, r3, r4, r8, ip, sp, pc}
   12090:	ldmdavc	r2, {r1, r4, fp, sp, lr}
   12094:			; <UNDEFINED> instruction: 0xf04fb982
   12098:	bmi	fe8948a0 <tcgetattr@plt+0xfe88d144>
   1209c:	ldrbtmi	r4, [sl], #-2975	; 0xfffff461
   120a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   120a4:	subsmi	r9, sl, r9, asr #22
   120a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   120ac:	msrhi	CPSR_fsc, r0, asr #32
   120b0:	sublt	r4, fp, r0, asr r6
   120b4:	svchi	0x00f0e8bd
   120b8:	ldrdeq	pc, [r4], -r9
   120bc:			; <UNDEFINED> instruction: 0xf7f6216f
   120c0:			; <UNDEFINED> instruction: 0xf1bafcd5
   120c4:	svclt	0x00183fff
   120c8:	mvnle	r2, r0, lsl #16
   120cc:	ldrdeq	pc, [r4], -r9
   120d0:			; <UNDEFINED> instruction: 0xf7f62149
   120d4:	andls	pc, r3, fp, asr #25
   120d8:			; <UNDEFINED> instruction: 0xf0402800
   120dc:	movwcs	r8, #4318	; 0x10de
   120e0:	tstcs	r1, r5, lsl #6
   120e4:	strmi	sl, [r8], -r7, lsl #22
   120e8:	movwls	r2, #16896	; 0x4200
   120ec:	svc	0x00caf7f4
   120f0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   120f4:	rscshi	pc, fp, r0, asr #32
   120f8:	strmi	r4, [r2], -r3, lsl #12
   120fc:	stmiavs	r0!, {r0, r5, r9, sl, lr}^
   12100:	ldc2l	0, cr15, [ip, #-32]!	; 0xffffffe0
   12104:	ldrtmi	r9, [r1], -r2, lsl #20
   12108:	strls	r4, [r0, #-1627]	; 0xfffff9a5
   1210c:			; <UNDEFINED> instruction: 0xf0094606
   12110:	ldmvs	fp!, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   12114:	svcge	0x00294630
   12118:			; <UNDEFINED> instruction: 0xf00b6819
   1211c:	strmi	pc, [r3], -sp, asr #22
   12120:			; <UNDEFINED> instruction: 0x461e4630
   12124:	blx	184e14e <tcgetattr@plt+0x18469f2>
   12128:	tstls	r2, r9, lsl #18
   1212c:			; <UNDEFINED> instruction: 0xf7f54608
   12130:	stmdbls	r2, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
   12134:			; <UNDEFINED> instruction: 0x4648463a
   12138:	mcr	7, 6, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
   1213c:	stmib	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12140:	svccc	0x00fff1b0
   12144:			; <UNDEFINED> instruction: 0xf0004682
   12148:	stmdacs	r0, {r2, r4, r7, pc}
   1214c:	ldrtmi	sp, [r9], -ip, asr #32
   12150:	andcs	r4, r2, sl, asr #12
   12154:	mrc	7, 5, APSR_nzcv, cr6, cr4, {7}
   12158:	stmdavs	r0!, {r2, sl, fp, ip, pc}^
   1215c:	b	ff350138 <tcgetattr@plt+0xff3489dc>
   12160:	stmdavs	r0!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, lr}
   12164:	svclt	0x00083301
   12168:	teqls	r8, r5, asr #17	; <UNPREDICTABLE>
   1216c:	teqeq	r0, r5, asr #17	; <UNPREDICTABLE>
   12170:	adchi	pc, r3, r0, asr #32
   12174:			; <UNDEFINED> instruction: 0xf0282100
   12178:	blmi	1b102ac <tcgetattr@plt+0x1b08b50>
   1217c:	stmdbmi	ip!, {r0, r1, r3, r5, r6, r9, fp, lr}^
   12180:			; <UNDEFINED> instruction: 0xf8d5447b
   12184:	ldrbtmi	r0, [sl], #-304	; 0xfffffed0
   12188:	strls	r4, [r0, #-1145]	; 0xfffffb87
   1218c:	b	7d0168 <tcgetattr@plt+0x7c8a0c>
   12190:	teqeq	r4, r5, asr #17	; <UNPREDICTABLE>
   12194:			; <UNDEFINED> instruction: 0xf0002800
   12198:	blls	172488 <tcgetattr@plt+0x16ad2c>
   1219c:			; <UNDEFINED> instruction: 0xf0402b00
   121a0:	blls	f2418 <tcgetattr@plt+0xeacbc>
   121a4:			; <UNDEFINED> instruction: 0xf0402b00
   121a8:			; <UNDEFINED> instruction: 0x46308092
   121ac:	beq	4e2f0 <tcgetattr@plt+0x46b94>
   121b0:	mrc	7, 5, APSR_nzcv, cr2, cr4, {7}
   121b4:			; <UNDEFINED> instruction: 0xf8d5e771
   121b8:			; <UNDEFINED> instruction: 0xf7f50134
   121bc:			; <UNDEFINED> instruction: 0xf8d5e9c0
   121c0:			; <UNDEFINED> instruction: 0xf7f50130
   121c4:			; <UNDEFINED> instruction: 0xf04fea9a
   121c8:			; <UNDEFINED> instruction: 0x462832ff
   121cc:	teqcs	r0, r5, asr #17	; <UNPREDICTABLE>
   121d0:	blx	fee4e2ae <tcgetattr@plt+0xfee46b52>
   121d4:			; <UNDEFINED> instruction: 0xf43f2800
   121d8:	qsaxmi	sl, r8, r8
   121dc:			; <UNDEFINED> instruction: 0xf0222101
   121e0:			; <UNDEFINED> instruction: 0xf04ff8af
   121e4:	ldrb	r0, [r8, -r0, lsl #20]
   121e8:	tstcs	r1, r2, asr fp
   121ec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   121f0:			; <UNDEFINED> instruction: 0xf01a6818
   121f4:			; <UNDEFINED> instruction: 0x4652f991
   121f8:	andcs	r4, r2, r9, lsr r6
   121fc:	mcr	7, 3, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
   12200:	stmdavs	r8!, {r2, r8, sl, fp, ip, pc}
   12204:	b	1e501e0 <tcgetattr@plt+0x1e48a84>
   12208:	ldrbmi	r4, [r2], -fp, asr #16
   1220c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   12210:	ldmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12214:	strmi	r9, [r4], -r5, lsl #22
   12218:	cmple	r7, r0, lsl #22
   1221c:			; <UNDEFINED> instruction: 0xf7f49905
   12220:	andcc	lr, r1, ip, lsl #30
   12224:	blls	1062b4 <tcgetattr@plt+0xfeb58>
   12228:	blcs	1a634 <tcgetattr@plt+0x12ed8>
   1222c:	stcls	0, cr13, [r4, #-356]	; 0xfffffe9c
   12230:			; <UNDEFINED> instruction: 0xf7f46868
   12234:	andcc	lr, r1, r2, lsl #30
   12238:	stmdavs	r8!, {r3, r4, ip, lr, pc}^
   1223c:	andle	r2, r1, r1, lsl #16
   12240:	b	16d021c <tcgetattr@plt+0x16c8ac0>
   12244:	tstcs	r2, r0, lsr #12
   12248:	mrc	7, 7, APSR_nzcv, cr6, cr4, {7}
   1224c:	andle	r3, sp, r1
   12250:			; <UNDEFINED> instruction: 0xf0372003
   12254:	smlabbcs	r0, r1, sl, pc	; <UNPREDICTABLE>
   12258:			; <UNDEFINED> instruction: 0x46334a38
   1225c:	tstls	r0, r8, lsr r8
   12260:	ldmdbmi	r8!, {r1, r3, r4, r5, r6, sl, lr}
   12264:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   12268:	stmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1226c:			; <UNDEFINED> instruction: 0xf7f42001
   12270:	strbmi	lr, [sl], -r6, ror #28
   12274:	andcs	r4, r2, r9, lsr r6
   12278:	mcr	7, 1, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
   1227c:	ldm	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12280:			; <UNDEFINED> instruction: 0xf7f46800
   12284:	ldmdbmi	r0!, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12288:			; <UNDEFINED> instruction: 0x46024479
   1228c:			; <UNDEFINED> instruction: 0xf0004620
   12290:	ldrtmi	pc, [r0], -fp, ror #25	; <UNPREDICTABLE>
   12294:	mcr	7, 2, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   12298:			; <UNDEFINED> instruction: 0xf8d9e6ff
   1229c:	cmpcs	pc, r4
   122a0:	blx	ff950282 <tcgetattr@plt+0xff948b26>
   122a4:	movwls	r2, #13057	; 0x3301
   122a8:	ldr	r9, [sl, -r5]
   122ac:	ldrbmi	r6, [r1], -r8, ror #16
   122b0:	mcr	7, 6, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
   122b4:			; <UNDEFINED> instruction: 0xd1b63001
   122b8:	svcvs	0x002be7d8
   122bc:	ldrdeq	pc, [r8], r3
   122c0:	stmdb	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   122c4:	teqeq	r8, r5, asr #17	; <UNPREDICTABLE>
   122c8:	teqeq	r0, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   122cc:			; <UNDEFINED> instruction: 0xf8d5e752
   122d0:	tstcs	r2, r4, lsr r1
   122d4:	stmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   122d8:	tstcs	r4, r7, ror #14
   122dc:	stmib	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   122e0:			; <UNDEFINED> instruction: 0x4620e75f
   122e4:	mcr	7, 5, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   122e8:			; <UNDEFINED> instruction: 0xd1ab3001
   122ec:			; <UNDEFINED> instruction: 0xf7f5e7be
   122f0:			; <UNDEFINED> instruction: 0xf04fe862
   122f4:	stmdavs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
   122f8:	svc	0x00a6f7f4
   122fc:	ldrbtmi	r4, [r9], #-2323	; 0xfffff6ed
   12300:	strtmi	r4, [r0], -r2, lsl #12
   12304:	ldc2	0, cr15, [r0]
   12308:			; <UNDEFINED> instruction: 0xf7f4e6c7
   1230c:	ldmdami	r0, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   12310:			; <UNDEFINED> instruction: 0xf0144478
   12314:	svclt	0x0000ffcd
   12318:	andeq	r0, r6, r2, asr #22
   1231c:	andeq	r0, r0, r8, ror r3
   12320:	andeq	r0, r6, ip, lsl fp
   12324:	strdeq	r0, [r6], -r6
   12328:			; <UNDEFINED> instruction: 0xfffffe01
   1232c:			; <UNDEFINED> instruction: 0xfffffe3b
   12330:			; <UNDEFINED> instruction: 0xfffffe61
   12334:	andeq	r0, r0, r0, lsr #8
   12338:	muleq	r3, r6, pc	; <UNPREDICTABLE>
   1233c:	andeq	r9, r3, r8, ror #10
   12340:	andeq	fp, r3, r0, asr pc
   12344:	andeq	fp, r3, sl, asr #30
   12348:	andeq	fp, r3, ip, lsl #30
   1234c:	andeq	fp, r3, lr, ror lr
   12350:	andeq	fp, r3, ip, lsr #29
   12354:			; <UNDEFINED> instruction: 0x460fb5f0
   12358:	addlt	r7, r3, r4, lsl r8
   1235c:	sqtvsd	f3, #4.0
   12360:	strmi	r4, [r6], -r1, lsr #12
   12364:	ldmdavs	r8, {r0, r2, r4, r9, sl, lr}^
   12368:	stc2l	7, cr15, [r8], {246}	; 0xf6
   1236c:	stmdavs	fp!, {r2, r3, r5, r7, fp, sp, lr}^
   12370:	strls	r4, [r0], #-1585	; 0xfffff9cf
   12374:	ldrtmi	r4, [r8], -r2, lsl #12
   12378:			; <UNDEFINED> instruction: 0xf948f7fb
   1237c:	andlt	fp, r3, r0, asr #18
   12380:			; <UNDEFINED> instruction: 0x4608bdf0
   12384:			; <UNDEFINED> instruction: 0xf7fa4621
   12388:			; <UNDEFINED> instruction: 0x4620fdb5
   1238c:	ldcllt	0, cr11, [r0, #12]!
   12390:	tstcs	r0, r8, lsr r6
   12394:	stc2	7, cr15, [lr, #1000]!	; 0x3e8
   12398:	rscscc	pc, pc, pc, asr #32
   1239c:	svclt	0x0000e7ef
   123a0:			; <UNDEFINED> instruction: 0x4604b510
   123a4:	tstlt	r8, r0, asr #20
   123a8:	blcc	6c3bc <tcgetattr@plt+0x64c60>
   123ac:			; <UNDEFINED> instruction: 0xb1ab6003
   123b0:	smlattlt	r8, r0, r8, r6
   123b4:			; <UNDEFINED> instruction: 0xf86ef020
   123b8:	tstlt	r8, r0, lsr #28
   123bc:	blx	ece3da <tcgetattr@plt+0xec6c7e>
   123c0:	tstcs	ip, #212, 18	; 0x350000
   123c4:			; <UNDEFINED> instruction: 0x6753b19a
   123c8:	stmdavs	r0!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, lr}
   123cc:			; <UNDEFINED> instruction: 0xf7f4601a
   123d0:	strtmi	lr, [r0], -r4, lsr #27
   123d4:			; <UNDEFINED> instruction: 0x4010e8bd
   123d8:	ldclt	7, cr15, [ip, #976]	; 0x3d0
   123dc:	tstlt	fp, r3, lsl #17
   123e0:			; <UNDEFINED> instruction: 0xf0084618
   123e4:	bvs	1850bf0 <tcgetattr@plt+0x1849494>
   123e8:	ldc	7, cr15, [r6, #976]	; 0x3d0
   123ec:	stmdavs	r1!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   123f0:	strb	r6, [sl, fp, asr #32]!
   123f4:	stmdavs	r3, {r3, r6, r7, r8, ip, sp, pc}
   123f8:	cmplt	r3, r0, lsl r5
   123fc:	vst2.8	{d20-d21}, [pc], ip
   12400:	bmi	32ea08 <tcgetattr@plt+0x3272ac>
   12404:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
   12408:			; <UNDEFINED> instruction: 0xf0364604
   1240c:	strtmi	pc, [r0], -pc, asr #31
   12410:	stcmi	13, cr11, [r9], {16}
   12414:	bmi	263c28 <tcgetattr@plt+0x25c4cc>
   12418:	orrvc	pc, r0, pc, asr #8
   1241c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
   12420:			; <UNDEFINED> instruction: 0xf0364620
   12424:	strtmi	pc, [r0], -r3, asr #31
   12428:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
   1242c:			; <UNDEFINED> instruction: 0x47704478
   12430:	andeq	r1, r6, r8, lsr r4
   12434:	andeq	fp, r3, r2, lsl lr
   12438:	andeq	r1, r6, r0, lsr #8
   1243c:	andeq	fp, r3, r2, lsl #28
   12440:	andeq	fp, r3, r0, ror #27
   12444:	mvnsmi	lr, #737280	; 0xb4000
   12448:	streq	pc, [r8, -r0, lsl #2]
   1244c:	strmi	fp, [lr], -r3, lsl #1
   12450:	movtlt	r4, #1541	; 0x605
   12454:	ldrsbls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   12458:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1245c:	ldrbtmi	r4, [r9], #2836	; 0xb14
   12460:	movwls	r4, #5243	; 0x147b
   12464:			; <UNDEFINED> instruction: 0xf1064634
   12468:			; <UNDEFINED> instruction: 0x46280270
   1246c:			; <UNDEFINED> instruction: 0xf8c468b6
   12470:			; <UNDEFINED> instruction: 0xb1258008
   12474:	ldrcc	pc, [r8], #2261	; 0x8d5
   12478:			; <UNDEFINED> instruction: 0xf8c53301
   1247c:	ldmdavs	fp!, {r3, r4, r7, sl, ip, sp}^
   12480:	rsbvs	r6, r7, r5, ror #1
   12484:	tsthi	ip, #196, 18	; 0x310000
   12488:	rsbsvs	r6, sl, ip, lsl r0
   1248c:			; <UNDEFINED> instruction: 0xffb2f7ff
   12490:	stmdbls	r1, {r0, r1, r5, fp, sp, lr}
   12494:	strbmi	r4, [r8], -r2, lsl #12
   12498:	mrc2	0, 4, pc, cr0, cr4, {0}
   1249c:	mvnle	r2, r0, lsl #28
   124a0:	pop	{r0, r1, ip, sp, pc}
   124a4:	svcmi	0x000383f0
   124a8:			; <UNDEFINED> instruction: 0xe7d3447f
   124ac:	andeq	fp, r3, sl, asr #27
   124b0:	ldrdeq	fp, [r3], -r8
   124b4:	andeq	r0, r6, r4, lsl #25
   124b8:	svcmi	0x00f0e92d
   124bc:	rsbseq	pc, r0, #0, 2
   124c0:	ldrsbtls	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   124c4:			; <UNDEFINED> instruction: 0xf8dfb083
   124c8:			; <UNDEFINED> instruction: 0x4605b07c
   124cc:	stmiavs	r7, {r0, r3, r4, r5, r6, r7, sl, lr}^
   124d0:	ldrdge	pc, [r4], -r0
   124d4:	stmdbeq	ip, {r0, r3, r8, ip, sp, lr, pc}
   124d8:			; <UNDEFINED> instruction: 0x468844fb
   124dc:	smmlavs	lr, r4, r0, lr
   124e0:	ldrtmi	r6, [r8], -ip, lsr #14
   124e4:			; <UNDEFINED> instruction: 0xf7ff6762
   124e8:			; <UNDEFINED> instruction: 0xf8d5ff85
   124ec:	stmdavs	r3!, {lr, pc}
   124f0:	strtmi	r4, [r5], -r9, asr #12
   124f4:	andgt	pc, r0, sp, asr #17
   124f8:	ldrbmi	r4, [r8], -r2, lsl #12
   124fc:	mrc2	0, 2, pc, cr14, cr4, {0}
   12500:			; <UNDEFINED> instruction: 0xf1b84632
   12504:	andsle	r0, r7, r0, lsl #30
   12508:	strbmi	r6, [r4], -fp, lsr #17
   1250c:			; <UNDEFINED> instruction: 0xf8d84646
   12510:	adcvs	r8, r3, r8
   12514:			; <UNDEFINED> instruction: 0xb12760ac
   12518:	ldrcc	pc, [r8], #2263	; 0x8d7
   1251c:			; <UNDEFINED> instruction: 0xf8c73301
   12520:	svcvs	0x002b3498
   12524:			; <UNDEFINED> instruction: 0xf8c460e7
   12528:			; <UNDEFINED> instruction: 0xf846a004
   1252c:	blcs	222f4 <tcgetattr@plt+0x1ab98>
   12530:			; <UNDEFINED> instruction: 0xf8cad1d5
   12534:	ldrb	r6, [r3, r4]
   12538:	pop	{r0, r1, ip, sp, pc}
   1253c:	svclt	0x00008ff0
   12540:	andeq	fp, r3, ip, ror #28
   12544:	andeq	fp, r3, ip, asr sp
   12548:			; <UNDEFINED> instruction: 0xf0236a03
   1254c:	andvs	r0, r3, #134217728	; 0x8000000
   12550:	svclt	0x00004770
   12554:	svcmi	0x00f0e92d
   12558:	stmvs	r5, {r0, r2, r7, ip, sp, pc}
   1255c:	andne	lr, r2, #3358720	; 0x334000
   12560:	stccs	3, cr9, [r0, #-4]
   12564:			; <UNDEFINED> instruction: 0xf8dfd055
   12568:			; <UNDEFINED> instruction: 0xf04fb0b4
   1256c:	strmi	r0, [r7], -r0, lsl #20
   12570:	ldrbtmi	r4, [fp], #1622	; 0x656
   12574:			; <UNDEFINED> instruction: 0xf10b46d1
   12578:	ldrbmi	r0, [r0], r0, lsr #22
   1257c:	rsbcc	lr, r0, r9, lsr r0
   12580:	stc2	7, cr15, [r0, #-1000]	; 0xfffffc18
   12584:			; <UNDEFINED> instruction: 0xb12b9b03
   12588:	andseq	pc, r0, r6, lsl #2
   1258c:			; <UNDEFINED> instruction: 0x46192250
   12590:	stcl	7, cr15, [r0], #976	; 0x3d0
   12594:	ldrdge	pc, [r8], -r5
   12598:	andcs	r2, r1, r8, ror r1
   1259c:	mcr2	0, 2, pc, cr0, cr6, {1}	; <UNPREDICTABLE>
   125a0:	ldmdbmi	pc, {r1, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
   125a4:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   125a8:	strmi	r4, [r3], -r4, lsl #12
   125ac:	svceq	0x0000f1b8
   125b0:	strmi	fp, [r0], r8, lsl #30
   125b4:	mrc2	0, 5, pc, cr2, cr6, {1}
   125b8:	andcs	r6, r0, #11206656	; 0xab0000
   125bc:	ldrbmi	r6, [r9], -r2, lsr #2
   125c0:	ldmdami	r8, {r0, r9, fp, ip, pc}
   125c4:	eorvs	r6, r2, #-1073741800	; 0xc0000018
   125c8:	stmdavs	r2!, {r3, r4, r5, r6, sl, lr}
   125cc:	stmib	r4, {r1, r2, r5, r6, r9, sp, lr}^
   125d0:			; <UNDEFINED> instruction: 0xf0147518
   125d4:	ldmdavs	r2!, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   125d8:	andcc	r6, r1, #3866624	; 0x3b0000
   125dc:	movwcc	r6, #4146	; 0x1032
   125e0:			; <UNDEFINED> instruction: 0xf1b9603b
   125e4:	andle	r0, r1, r0, lsl #30
   125e8:	andmi	pc, r8, r9, asr #17
   125ec:	orrlt	r6, sp, sp, lsr #20
   125f0:	stmiavs	fp!, {r0, r5, r7, r9, sl, lr}
   125f4:	sbcle	r4, pc, r3, asr r5	; <UNPREDICTABLE>
   125f8:	andcs	r2, r1, r0, lsl #3
   125fc:	mrc2	0, 0, pc, cr0, cr6, {1}
   12600:	strmi	r9, [r6], -r2, lsl #18
   12604:			; <UNDEFINED> instruction: 0xd1ba2900
   12608:	rsbcc	r9, r0, r2, lsl #18
   1260c:	ldc2l	7, cr15, [r2], #-1000	; 0xfffffc18
   12610:			; <UNDEFINED> instruction: 0x46a8e7b8
   12614:	andlt	r4, r5, r0, asr #12
   12618:	svchi	0x00f0e8bd
   1261c:	andeq	fp, r3, r6, asr #27
   12620:	andeq	fp, r3, r2, lsr #25
   12624:	andeq	fp, r3, r8, lsl #25
   12628:	addlt	fp, r2, r0, ror r5
   1262c:	strmi	r4, [lr], -r3, lsl #12
   12630:	cmncs	r8, r1
   12634:	movwls	r4, #5653	; 0x1615
   12638:	ldc2l	0, cr15, [r2, #216]!	; 0xd8
   1263c:	bls	64a64 <tcgetattr@plt+0x5d308>
   12640:			; <UNDEFINED> instruction: 0x46034479
   12644:			; <UNDEFINED> instruction: 0xf0364604
   12648:	movwcs	pc, #3689	; 0xe69	; <UNPREDICTABLE>
   1264c:	strtmi	r2, [r0], -r1, lsl #4
   12650:	ldrvs	lr, [sl, #-2500]	; 0xfffff63c
   12654:	movwcs	lr, #18884	; 0x49c4
   12658:	andlt	r6, r2, r3, lsr #4
   1265c:	svclt	0x0000bd70
   12660:	andeq	fp, r3, r8, lsl #24
   12664:			; <UNDEFINED> instruction: 0xf036b508
   12668:	stmdbmi	r4, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   1266c:			; <UNDEFINED> instruction: 0x4008e8bd
   12670:			; <UNDEFINED> instruction: 0x46024479
   12674:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   12678:	svclt	0x00d6f7ff
   1267c:	andeq	r0, r0, r1, lsl #14
   12680:	andeq	fp, r3, sl, ror #23
   12684:			; <UNDEFINED> instruction: 0xf8dfb40c
   12688:	ldrlt	ip, [r0, #-112]!	; 0xffffff90
   1268c:	bge	23e8a8 <tcgetattr@plt+0x23714c>
   12690:	ldmdbmi	sl, {r2, r3, r9, sl, lr}
   12694:			; <UNDEFINED> instruction: 0xf85244fc
   12698:	bvs	11612b0 <tcgetattr@plt+0x1159b54>
   1269c:			; <UNDEFINED> instruction: 0xf85ca802
   126a0:	stmdavs	r9, {r0, ip}
   126a4:			; <UNDEFINED> instruction: 0xf04f9103
   126a8:	ldrmi	r0, [r9], -r0, lsl #2
   126ac:			; <UNDEFINED> instruction: 0xf0369201
   126b0:	stmiavs	r8!, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   126b4:	bmi	4bed9c <tcgetattr@plt+0x4b7640>
   126b8:	blls	a3f44 <tcgetattr@plt+0x9c7e8>
   126bc:			; <UNDEFINED> instruction: 0xf008447a
   126c0:	stmdals	r2, {r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}
   126c4:	stc	7, cr15, [r8], #-976	; 0xfffffc30
   126c8:	blmi	324f08 <tcgetattr@plt+0x31d7ac>
   126cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   126d0:	blls	ec740 <tcgetattr@plt+0xe4fe4>
   126d4:			; <UNDEFINED> instruction: 0xf04f405a
   126d8:	mrsle	r0, (UNDEF: 59)
   126dc:	pop	{r0, r2, ip, sp, pc}
   126e0:	andlt	r4, r2, r0, lsr r0
   126e4:			; <UNDEFINED> instruction: 0x46034770
   126e8:	strmi	r4, [r1], -r2, lsl #12
   126ec:	blx	fe1ce714 <tcgetattr@plt+0xfe1c6fb8>
   126f0:	strb	r6, [r0, r8, lsr #1]!
   126f4:	ldcl	7, cr15, [ip], #-976	; 0xfffffc30
   126f8:	andeq	r0, r6, r0, lsl #10
   126fc:	andeq	r0, r0, r8, ror r3
   12700:	strdeq	r6, [r4], -r8
   12704:	andeq	r0, r6, r8, asr #9
   12708:	push	{r3, sl, ip, sp, pc}
   1270c:			; <UNDEFINED> instruction: 0x461743f0
   12710:	addlt	r4, r4, r8, lsr sl
   12714:			; <UNDEFINED> instruction: 0x460e4b38
   12718:	bvs	323908 <tcgetattr@plt+0x31c1ac>
   1271c:	ldmpl	r3, {r0, r1, r3, r8, fp, ip, pc}^
   12720:	ldmdavs	fp, {r1, r5, r6, r8, r9, sl}
   12724:			; <UNDEFINED> instruction: 0xf04f9303
   12728:	blmi	d13330 <tcgetattr@plt+0xd0bbd4>
   1272c:	strble	r4, [fp], #-1147	; 0xfffffb85
   12730:	subsle	r2, r8, r0, lsl #16
   12734:	ldrdmi	pc, [r4], r0
   12738:	stmdage	r2, {r2, r3, r9, fp, sp, pc}
   1273c:			; <UNDEFINED> instruction: 0xf0369201
   12740:			; <UNDEFINED> instruction: 0x4620fdd7
   12744:			; <UNDEFINED> instruction: 0xf0179902
   12748:			; <UNDEFINED> instruction: 0x4604fbb1
   1274c:	eorsle	r2, r8, r0, lsl #16
   12750:	ldrtmi	r4, [r2], -fp, lsr #16
   12754:	ldrbtmi	r9, [r8], #-2306	; 0xfffff6fe
   12758:	ldc2	0, cr15, [r0, #-80]!	; 0xffffffb0
   1275c:			; <UNDEFINED> instruction: 0xf0184620
   12760:	strmi	pc, [r4], -r3, asr #17
   12764:			; <UNDEFINED> instruction: 0xf8dfb368
   12768:			; <UNDEFINED> instruction: 0xf8df909c
   1276c:	ldrbtmi	r8, [r9], #156	; 0x9c
   12770:	strd	r4, [r9], -r8
   12774:			; <UNDEFINED> instruction: 0x46294630
   12778:	mrc2	7, 4, pc, cr14, cr15, {7}
   1277c:	strtmi	r4, [r0], -lr, lsr #12
   12780:			; <UNDEFINED> instruction: 0xf8c2f018
   12784:	mvnlt	r4, r4, lsl #12
   12788:			; <UNDEFINED> instruction: 0xf0184620
   1278c:	stmdavs	r0, {r0, r6, r7, fp, ip, sp, lr, pc}
   12790:	rscsle	r2, r4, r0, lsl #16
   12794:	andcs	r2, r0, #4, 6	; 0x10000000
   12798:			; <UNDEFINED> instruction: 0xf7ff4639
   1279c:	blls	d2310 <tcgetattr@plt+0xcabb4>
   127a0:	strbmi	r4, [r1], -sl, asr #12
   127a4:			; <UNDEFINED> instruction: 0xf7ff4605
   127a8:	cdpcs	15, 0, cr15, cr0, cr13, {3}
   127ac:	strtmi	sp, [r9], -r2, ror #3
   127b0:			; <UNDEFINED> instruction: 0xf7ff4630
   127b4:	strtmi	pc, [r0], -r7, asr #28
   127b8:			; <UNDEFINED> instruction: 0xf8a6f018
   127bc:	stmdacs	r0, {r2, r9, sl, lr}
   127c0:	stmdals	r2, {r1, r5, r6, r7, r8, ip, lr, pc}
   127c4:	bl	fea5079c <tcgetattr@plt+0xfea49040>
   127c8:	blmi	2e5010 <tcgetattr@plt+0x2dd8b4>
   127cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   127d0:	blls	ec840 <tcgetattr@plt+0xe50e4>
   127d4:			; <UNDEFINED> instruction: 0xf04f405a
   127d8:	mrsle	r0, (UNDEF: 56)
   127dc:	pop	{r2, ip, sp, pc}
   127e0:	strdlt	r4, [r1], -r0
   127e4:	bmi	2a45ac <tcgetattr@plt+0x29ce50>
   127e8:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   127ec:			; <UNDEFINED> instruction: 0xf7f4e7a4
   127f0:	svclt	0x0000ec00
   127f4:	andeq	r0, r6, ip, ror r4
   127f8:	andeq	r0, r0, r8, ror r3
   127fc:	andeq	r0, r6, r8, ror #8
   12800:	andeq	fp, r3, lr, lsl fp
   12804:	andeq	r6, r4, r6, asr #24
   12808:	andeq	ip, r3, r0, asr #12
   1280c:	andeq	r0, r6, r8, asr #7
   12810:	ldrdeq	r0, [r0], -r8
   12814:	addlt	fp, r3, r0, lsr r5
   12818:	smlawtlt	r4, r4, r8, r6
   1281c:			; <UNDEFINED> instruction: 0xf8d44615
   12820:	ldreq	r2, [r3], #1040	; 0x410
   12824:	andlt	sp, r3, r1, lsl #8
   12828:			; <UNDEFINED> instruction: 0x4603bd30
   1282c:	ldmibvs	r9, {r1, r3, r9, sl, lr}
   12830:	adceq	pc, ip, #212, 16	; 0xd40000
   12834:	ldmibvs	fp, {r0, r8, sl, ip, pc}^
   12838:	stmdbmi	r5, {r8, ip, pc}
   1283c:			; <UNDEFINED> instruction: 0xf7f44479
   12840:	strtmi	lr, [r0], -r6, asr #25
   12844:	pop	{r0, r1, ip, sp, pc}
   12848:			; <UNDEFINED> instruction: 0xf0204030
   1284c:	svclt	0x0000bec5
   12850:	andeq	fp, r3, r4, asr sl
   12854:	svcmi	0x00f0e92d
   12858:	streq	pc, [r8, -r0, lsl #2]
   1285c:	blhi	cdd18 <tcgetattr@plt+0xc65bc>
   12860:	blmi	febe5320 <tcgetattr@plt+0xfebddbc4>
   12864:	addlt	r4, pc, sl, ror r4	; <UNPREDICTABLE>
   12868:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1286c:			; <UNDEFINED> instruction: 0xf04f930d
   12870:	stmdacs	r0, {r8, r9}
   12874:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   12878:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
   1287c:			; <UNDEFINED> instruction: 0x4605683b
   12880:			; <UNDEFINED> instruction: 0xf0002b00
   12884:	bvs	6f2cc8 <tcgetattr@plt+0x6eb56c>
   12888:	bleq	ce8dc <tcgetattr@plt+0xc7180>
   1288c:	sbcshi	pc, r3, r0, asr #32
   12890:	addshi	pc, r0, #14614528	; 0xdf0000
   12894:	stmiami	r4!, {r1, r9, sl, lr}
   12898:			; <UNDEFINED> instruction: 0xf10844f8
   1289c:	ldrbtmi	r0, [r8], #-2356	; 0xfffff6cc
   128a0:			; <UNDEFINED> instruction: 0xf0144649
   128a4:	ldmdavs	ip!, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
   128a8:			; <UNDEFINED> instruction: 0xf0002c00
   128ac:			; <UNDEFINED> instruction: 0xf8df8112
   128b0:			; <UNDEFINED> instruction: 0xf8cda27c
   128b4:			; <UNDEFINED> instruction: 0x46d88014
   128b8:			; <UNDEFINED> instruction: 0x46bb44fa
   128bc:	mcrvs	0, 5, lr, cr3, cr5, {0}
   128c0:	cdpvs	6, 14, cr4, cr1, cr0, {1}
   128c4:	bvs	8e472c <tcgetattr@plt+0x8dcfd0>
   128c8:	andeq	pc, r1, #67	; 0x43
   128cc:	strmi	r6, [r6], -r2, lsr #4
   128d0:			; <UNDEFINED> instruction: 0xf0002e01
   128d4:			; <UNDEFINED> instruction: 0xf108808f
   128d8:	strtmi	r0, [r0], -r1, lsl #16
   128dc:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   128e0:	ldrdmi	pc, [r0], -fp
   128e4:			; <UNDEFINED> instruction: 0xf0002c00
   128e8:	bvs	9b2c18 <tcgetattr@plt+0x9ab4bc>
   128ec:	stmdavs	r3!, {r0, r3, r6, r9, sl, lr}
   128f0:			; <UNDEFINED> instruction: 0x462a4650
   128f4:	stmdbvs	r6!, {r0, r9, sl, ip, pc}
   128f8:			; <UNDEFINED> instruction: 0xf0149600
   128fc:	bvs	851a80 <tcgetattr@plt+0x84a324>
   12900:			; <UNDEFINED> instruction: 0xf1000781
   12904:			; <UNDEFINED> instruction: 0xf01080b2
   12908:	mvnle	r0, r1
   1290c:	bl	ed08e4 <tcgetattr@plt+0xec9188>
   12910:	stmdbvs	r2!, {r0, r1, r2, r7, r8, fp, lr}
   12914:			; <UNDEFINED> instruction: 0xf8d14479
   12918:	movwcc	r3, #4352	; 0x1100
   1291c:	smlabtcc	r0, r1, r8, pc	; <UNPREDICTABLE>
   12920:	mvnvs	r6, r3, lsr #3
   12924:	bcs	7edf4 <tcgetattr@plt+0x77698>
   12928:	bvs	906c54 <tcgetattr@plt+0x8ff4f8>
   1292c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   12930:	ldrb	r6, [r0, r3, lsr #4]
   12934:	ldrmi	r6, [r8], -r3, ror #17
   12938:			; <UNDEFINED> instruction: 0xf7ff9303
   1293c:	mcrvs	13, 3, pc, cr6, cr11, {2}	; <UNPREDICTABLE>
   12940:	ldmdavs	r7!, {r0, r1, r5, r6, r9, fp, sp, lr}
   12944:	andls	r9, r4, r2, lsl #6
   12948:	blx	ff44e9a2 <tcgetattr@plt+0xff447246>
   1294c:	stcle	8, cr2, [pc, #-4]	; 12950 <tcgetattr@plt+0xb1f4>
   12950:			; <UNDEFINED> instruction: 0xf0044630
   12954:	stmdbvs	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   12958:	stmdbls	r5, {r2, r9, fp, ip, pc}
   1295c:	andls	r3, r4, r0, asr #2
   12960:	ldmdami	r4!, {ip, pc}^
   12964:			; <UNDEFINED> instruction: 0xf0144478
   12968:	stmdals	r4, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
   1296c:	b	ff550944 <tcgetattr@plt+0xff5491e8>
   12970:	strtmi	r9, [r0], -r2, lsl #22
   12974:	ldmdavs	fp, {r4, r5, r6, r8, fp, lr}^
   12978:	vmvn.i32	q10, #12124160	; 0x00b90000
   1297c:	ldrmi	r0, [sl], -r0, asr #6
   12980:	bcc	44e1a8 <tcgetattr@plt+0x446a4c>
   12984:			; <UNDEFINED> instruction: 0xff46f7ff
   12988:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
   1298c:	addhi	pc, r4, r0
   12990:	andseq	pc, r8, #-1073741823	; 0xc0000001
   12994:	msreq	CPSR_f, r4, lsl #2
   12998:			; <UNDEFINED> instruction: 0xf7ff4620
   1299c:	ldrdcc	pc, [r1], -fp
   129a0:	addshi	pc, r9, r0
   129a4:	movteq	pc, #16644	; 0x4104	; <UNPREDICTABLE>
   129a8:	eoreq	pc, r4, #-1073741823	; 0xc0000001
   129ac:	ldrmi	r4, [r9], -r0, lsr #12
   129b0:	bcc	fe44e1d8 <tcgetattr@plt+0xfe446a7c>
   129b4:	stc2l	7, cr15, [lr], {255}	; 0xff
   129b8:			; <UNDEFINED> instruction: 0xf0003001
   129bc:	ldrtmi	r8, [r0], -ip, lsl #1
   129c0:			; <UNDEFINED> instruction: 0x46216b7b
   129c4:	mcrrne	7, 9, r4, r2, cr8
   129c8:			; <UNDEFINED> instruction: 0xf0004606
   129cc:	blvs	ef2be4 <tcgetattr@plt+0xeeb488>
   129d0:	ldrle	r0, [r4], #-1883	; 0xfffff8a5
   129d4:	strtmi	r9, [r0], -r3, lsl #22
   129d8:			; <UNDEFINED> instruction: 0xee184958
   129dc:	rscvs	r2, r3, r0, lsl sl
   129e0:			; <UNDEFINED> instruction: 0xf7ff4479
   129e4:	bvs	912648 <tcgetattr@plt+0x90aeec>
   129e8:			; <UNDEFINED> instruction: 0xf0432e01
   129ec:	eorvs	r0, r2, #268435456	; 0x10000000
   129f0:	svcge	0x0071f47f
   129f4:	movweq	pc, #12355	; 0x3043	; <UNPREDICTABLE>
   129f8:	eorvs	r4, r3, #204472320	; 0xc300000
   129fc:	mrc	0, 0, lr, cr8, cr6, {1}
   12a00:			; <UNDEFINED> instruction: 0xf7fa0a90
   12a04:	stmdblt	r8, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}^
   12a08:	rsbcc	r6, r0, r0, ror #20
   12a0c:	blx	fe3d09fc <tcgetattr@plt+0xfe3c92a0>
   12a10:	subsle	r2, r1, r0, lsl #16
   12a14:	cmncc	r0, #405504	; 0x63000
   12a18:	bcc	fe44e240 <tcgetattr@plt+0xfe446ae4>
   12a1c:	bcc	fe44e284 <tcgetattr@plt+0xfe446b28>
   12a20:	ldmdavs	pc!, {r0, r5, r9, sl, lr}	; <UNPREDICTABLE>
   12a24:	bcs	fe44e28c <tcgetattr@plt+0xfe446b30>
   12a28:	blmi	116cc90 <tcgetattr@plt+0x1165534>
   12a2c:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
   12a30:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   12a34:	stmdbmi	r3, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   12a38:	stmdami	r3, {r1, r9, sl, lr}^
   12a3c:	bleq	4eb80 <tcgetattr@plt+0x47424>
   12a40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12a44:			; <UNDEFINED> instruction: 0xf0143134
   12a48:	bmi	1051934 <tcgetattr@plt+0x104a1d8>
   12a4c:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
   12a50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12a54:	subsmi	r9, sl, sp, lsl #22
   12a58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12a5c:			; <UNDEFINED> instruction: 0x4658d15c
   12a60:	ldc	0, cr11, [sp], #60	; 0x3c
   12a64:	pop	{r1, r8, r9, fp, pc}
   12a68:			; <UNDEFINED> instruction: 0x46c38ff0
   12a6c:			; <UNDEFINED> instruction: 0x462a4938
   12a70:	ldrbtmi	r4, [r9], #-2104	; 0xfffff7c8
   12a74:	teqcc	r4, r8, ror r4
   12a78:	blx	fe84ead2 <tcgetattr@plt+0xfe847376>
   12a7c:	strbmi	lr, [r3], r5, ror #15
   12a80:			; <UNDEFINED> instruction: 0x462a4935
   12a84:	ldrbtmi	r4, [r9], #-2101	; 0xfffff7cb
   12a88:	teqcc	r4, r8, ror r4
   12a8c:	blx	fe5ceae6 <tcgetattr@plt+0xfe5c738a>
   12a90:	svcmi	0x0033e7db
   12a94:	uxtb	r4, pc, ror #8	; <UNPREDICTABLE>
   12a98:	strtmi	r2, [r0], -r1, lsl #4
   12a9c:	stc2	7, cr15, [r0], #-1000	; 0xfffffc18
   12aa0:	ldrb	r6, [r5, -r0, ror #1]!
   12aa4:	strmi	r4, [r2], -pc, lsr #18
   12aa8:	ldrmi	r4, [fp], pc, lsr #16
   12aac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   12ab0:			; <UNDEFINED> instruction: 0xf0143134
   12ab4:	strb	pc, [r8, r3, lsl #23]	; <UNPREDICTABLE>
   12ab8:	strmi	sl, [r2], -r6, lsl #22
   12abc:	ldrmi	r6, [r8], -r1, ror #17
   12ac0:			; <UNDEFINED> instruction: 0xf7fa9302
   12ac4:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   12ac8:	blls	c70e0 <tcgetattr@plt+0xbf984>
   12acc:	bcc	fe44e2f4 <tcgetattr@plt+0xfe446b98>
   12ad0:	strtmi	lr, [r3], r4, lsr #15
   12ad4:	blls	10ca2c <tcgetattr@plt+0x1052d0>
   12ad8:	stmdbmi	r4!, {r5, r9, sl, lr}
   12adc:	bcs	44e344 <tcgetattr@plt+0x446be8>
   12ae0:	ldrbtmi	r6, [r9], #-227	; 0xffffff1d
   12ae4:	mrc2	7, 4, pc, cr6, cr15, {7}
   12ae8:	blcs	2d07c <tcgetattr@plt+0x25920>
   12aec:	svcge	0x001df43f
   12af0:	stmdacs	r0, {r5, r8, r9, sl, fp, sp, lr}
   12af4:	svcge	0x0019f43f
   12af8:	svcvs	0x00066942
   12afc:	mulle	r8, sl, r2
   12b00:			; <UNDEFINED> instruction: 0xf43f2e00
   12b04:	shadd16mi	sl, r0, r2
   12b08:	stmdbvs	r2, {r0, r1, r5, r6, r8, fp, sp, lr}^
   12b0c:	addsmi	r6, sl, #6, 30
   12b10:			; <UNDEFINED> instruction: 0xf7ffd1f6
   12b14:	ldrb	pc, [r3, r5, asr #24]!	; <UNPREDICTABLE>
   12b18:	b	1ad0af0 <tcgetattr@plt+0x1ac9394>
   12b1c:	andeq	r0, r6, r0, lsr r3
   12b20:	andeq	r0, r0, r8, ror r3
   12b24:	andeq	fp, r3, r0, lsr #21
   12b28:	andeq	fp, r3, r2, lsr #20
   12b2c:	andeq	fp, r3, r8, lsl sl
   12b30:	andeq	r0, r6, r8, lsr #30
   12b34:	andeq	fp, r3, r8, lsl #19
   12b38:	andeq	fp, r3, r4, lsl #19
   12b3c:	andeq	r1, r4, r4, lsr #31
   12b40:	ldrdeq	fp, [r3], -r6
   12b44:	strdeq	fp, [r3], -r8
   12b48:	andeq	fp, r3, lr, ror #16
   12b4c:	andeq	r0, r6, r6, asr #2
   12b50:	andeq	fp, r3, r6, asr #17
   12b54:			; <UNDEFINED> instruction: 0x0003b8b0
   12b58:			; <UNDEFINED> instruction: 0x0003b8b2
   12b5c:	andeq	fp, r3, r8, lsl #17
   12b60:	muleq	r6, r8, r6
   12b64:	andeq	fp, r3, ip, lsl #17
   12b68:	strdeq	fp, [r3], -r2
   12b6c:	strdeq	r9, [r3], -lr
   12b70:	ldmdbmi	r7!, {r1, r2, r3, sl, ip, sp, pc}
   12b74:	ldrlt	r4, [r0, #-2615]!	; 0xfffff5c9
   12b78:	addlt	r4, r4, r9, ror r4
   12b7c:	blge	1ece94 <tcgetattr@plt+0x1e5738>
   12b80:			; <UNDEFINED> instruction: 0xf853588a
   12b84:	ldmdavs	r2, {r2, r8, r9, fp, ip, lr}
   12b88:			; <UNDEFINED> instruction: 0xf04f9203
   12b8c:	bmi	c93394 <tcgetattr@plt+0xc8bc38>
   12b90:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   12b94:			; <UNDEFINED> instruction: 0xf8d4b1ec
   12b98:			; <UNDEFINED> instruction: 0xf8d43490
   12b9c:	teqlt	fp, #16, 8	; 0x10000000
   12ba0:	strtle	r0, [r5], #-1160	; 0xfffffb78
   12ba4:	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, lr}
   12ba8:	ldrsbmi	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   12bac:			; <UNDEFINED> instruction: 0xf8d44b2b
   12bb0:	stmdbcs	r0, {r2, r4, r6, r7, r8, ip}
   12bb4:	stmdavs	r8, {r0, r1, r2, r6, ip, lr, pc}^
   12bb8:	addmi	r5, r8, #13697024	; 0xd10000
   12bbc:	movwcs	sp, #4
   12bc0:	ldrmi	r4, [sl], -r0, lsr #12
   12bc4:	stc2	0, cr15, [ip, #-212]	; 0xffffff2c
   12bc8:	strtmi	r9, [r9], -r1, lsl #20
   12bcc:			; <UNDEFINED> instruction: 0xf0314620
   12bd0:	bmi	9121e4 <tcgetattr@plt+0x90aa88>
   12bd4:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   12bd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12bdc:	subsmi	r9, sl, r3, lsl #22
   12be0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12be4:	andlt	sp, r4, r1, lsr r1
   12be8:	ldrhtmi	lr, [r0], -sp
   12bec:	ldrbmi	fp, [r0, -r3]!
   12bf0:	svccc	0x0080f411
   12bf4:	strtmi	r9, [r9], -r1, lsl #20
   12bf8:	stmdage	r2, {r5, r8, ip, lr, pc}
   12bfc:	blx	1e4ecde <tcgetattr@plt+0x1e47582>
   12c00:			; <UNDEFINED> instruction: 0xf02c9802
   12c04:	strmi	pc, [r5], -r9, asr #28
   12c08:			; <UNDEFINED> instruction: 0xf7f49802
   12c0c:	strtmi	lr, [r8], -r6, lsl #19
   12c10:	bl	fe650be8 <tcgetattr@plt+0xfe64948c>
   12c14:	strmi	r4, [r2], -r9, lsr #12
   12c18:	adceq	pc, ip, #212, 16	; 0xd40000
   12c1c:	stc	7, cr15, [r2], {244}	; 0xf4
   12c20:			; <UNDEFINED> instruction: 0xf7f44628
   12c24:	stmdbmi	pc, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
   12c28:			; <UNDEFINED> instruction: 0xf8d42201
   12c2c:	ldrbtmi	r0, [r9], #-684	; 0xfffffd54
   12c30:	bl	ffe50c08 <tcgetattr@plt+0xffe494ac>
   12c34:			; <UNDEFINED> instruction: 0xf0204620
   12c38:	strb	pc, [sl, pc, asr #25]	; <UNPREDICTABLE>
   12c3c:	adceq	pc, ip, #212, 16	; 0xd40000
   12c40:	b	feb50c18 <tcgetattr@plt+0xfeb494bc>
   12c44:	ldmpl	r1, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   12c48:			; <UNDEFINED> instruction: 0xf7f4e7b9
   12c4c:	svclt	0x0000e9d2
   12c50:	andeq	r0, r6, ip, lsl r0
   12c54:	andeq	r0, r0, r8, ror r3
   12c58:	andeq	r0, r6, r2
   12c5c:	andeq	r0, r0, r0, lsr r4
   12c60:			; <UNDEFINED> instruction: 0x0005ffbe
   12c64:	andeq	r8, r3, lr, ror #24
   12c68:	strmi	fp, [r3], -lr, lsl #8
   12c6c:	addlt	fp, r5, r0, ror r5
   12c70:	bge	266158 <tcgetattr@plt+0x25e9fc>
   12c74:	stmdage	r2, {r3, r4, r5, sl, fp, lr}
   12c78:			; <UNDEFINED> instruction: 0xf852447d
   12c7c:	vnmlsvs.f64	d17, d14, d4
   12c80:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
   12c84:			; <UNDEFINED> instruction: 0xf04f9403
   12c88:	ldmvs	ip, {sl}^
   12c8c:			; <UNDEFINED> instruction: 0xf0369201
   12c90:	ldmdbmi	r2!, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   12c94:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   12c98:			; <UNDEFINED> instruction: 0x46053154
   12c9c:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   12ca0:	blx	fe34ecf8 <tcgetattr@plt+0xfe34759c>
   12ca4:	suble	r2, sl, r0, lsl #24
   12ca8:	ldrcs	pc, [r0], #2260	; 0x8d4
   12cac:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   12cb0:	tstlt	sl, r2, lsl #28
   12cb4:	ldrle	r0, [r4, #-1178]!	; 0xfffffb66
   12cb8:	svclt	0x004803db
   12cbc:	strle	r4, [r2, #-1578]!	; 0xfffff9d6
   12cc0:			; <UNDEFINED> instruction: 0xf8d44631
   12cc4:			; <UNDEFINED> instruction: 0xf7f402b0
   12cc8:	stmdbmi	r6!, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   12ccc:			; <UNDEFINED> instruction: 0xf8d42201
   12cd0:	ldrbtmi	r0, [r9], #-688	; 0xfffffd50
   12cd4:	bl	fe9d0cac <tcgetattr@plt+0xfe9c9550>
   12cd8:			; <UNDEFINED> instruction: 0xf0204620
   12cdc:	movwcs	pc, #7459	; 0x1d23	; <UNPREDICTABLE>
   12ce0:	stmdals	r2, {r0, r1, r5, r7, r8, sl, sp, lr}
   12ce4:	ldmdb	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12ce8:	blmi	6e556c <tcgetattr@plt+0x6dde10>
   12cec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12cf0:	blls	ecd60 <tcgetattr@plt+0xe5604>
   12cf4:			; <UNDEFINED> instruction: 0xf04f405a
   12cf8:			; <UNDEFINED> instruction: 0xd1280300
   12cfc:	pop	{r0, r2, ip, sp, pc}
   12d00:	andlt	r4, r3, r0, ror r0
   12d04:			; <UNDEFINED> instruction: 0x46304770
   12d08:	stc2l	0, cr15, [r6, #176]	; 0xb0
   12d0c:	ldrtmi	r4, [r0], -r3, lsl #12
   12d10:			; <UNDEFINED> instruction: 0xf7f49302
   12d14:	vmlals.f16	s28, s4, s4	; <UNPREDICTABLE>
   12d18:			; <UNDEFINED> instruction: 0xf7f44630
   12d1c:			; <UNDEFINED> instruction: 0x4602eb14
   12d20:			; <UNDEFINED> instruction: 0xf7f4e7ce
   12d24:	ldmdavc	r2!, {r1, r6, r7, r9, fp, sp, lr, pc}
   12d28:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   12d2c:	strtmi	r6, [r0], -r3, lsl #16
   12d30:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   12d34:	bls	aee08 <tcgetattr@plt+0xa76ac>
   12d38:	cdp2	0, 3, cr15, cr10, cr4, {1}
   12d3c:	stmdami	ip, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   12d40:	ldmib	r6, {r1, r8, r9, fp, ip, pc}^
   12d44:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   12d48:	blx	1150d28 <tcgetattr@plt+0x11495cc>
   12d4c:			; <UNDEFINED> instruction: 0xf7f4e7c9
   12d50:	svclt	0x0000e950
   12d54:	andeq	pc, r5, ip, lsl pc	; <UNPREDICTABLE>
   12d58:	andeq	r0, r0, r8, ror r3
   12d5c:	andeq	fp, r3, r2, lsr #13
   12d60:			; <UNDEFINED> instruction: 0x00038ab6
   12d64:	andeq	r8, r3, sl, asr #23
   12d68:	andeq	pc, r5, r8, lsr #29
   12d6c:	andeq	r6, r4, sl, lsl #13
   12d70:	andeq	sl, r3, r6, ror #21
   12d74:			; <UNDEFINED> instruction: 0x460cb510
   12d78:	strtmi	r4, [r2], -r4, lsl #18
   12d7c:			; <UNDEFINED> instruction: 0xf7ff4479
   12d80:	qsub16mi	pc, r0, r3	; <UNPREDICTABLE>
   12d84:	stmia	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12d88:	ldclt	0, cr2, [r0, #-0]
   12d8c:	andeq	r6, r4, r8, lsr r6
   12d90:	blmi	ff1e58b0 <tcgetattr@plt+0xff1de154>
   12d94:	mvnsmi	lr, #737280	; 0xb4000
   12d98:	stmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
   12d9c:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
   12da0:	cmncs	r4, pc, lsl #12
   12da4:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   12da8:			; <UNDEFINED> instruction: 0xf04f9309
   12dac:			; <UNDEFINED> instruction: 0xf7f50300
   12db0:	andcs	pc, r0, #660	; 0x294
   12db4:	ldrtmi	r4, [r8], -r1, lsl #12
   12db8:	blx	fe4d0da8 <tcgetattr@plt+0xfe4c964c>
   12dbc:			; <UNDEFINED> instruction: 0xf0002800
   12dc0:	strmi	r8, [r4], -fp, asr #1
   12dc4:	ldrtmi	r2, [r0], -r3, ror #2
   12dc8:	mrc2	7, 2, pc, cr0, cr5, {7}
   12dcc:	subsle	r2, r7, r0, lsl #16
   12dd0:	blcs	2cfa4 <tcgetattr@plt+0x25848>
   12dd4:	ldmvs	r3!, {r1, r4, r6, ip, lr, pc}
   12dd8:			; <UNDEFINED> instruction: 0xf06f2201
   12ddc:			; <UNDEFINED> instruction: 0xf04f4800
   12de0:	ldmdavs	r8, {r8, fp}
   12de4:	stmib	sp, {r3, r8, r9, fp, sp, pc}^
   12de8:	movwls	r8, #10496	; 0x2900
   12dec:			; <UNDEFINED> instruction: 0xf0362300
   12df0:	bls	252a1c <tcgetattr@plt+0x24b2c0>
   12df4:	bcs	24610 <tcgetattr@plt+0x1ceb4>
   12df8:	adchi	pc, r6, r0, asr #32
   12dfc:	ldrtmi	r2, [r0], -r3, ror #2
   12e00:	mrc2	7, 1, pc, cr4, cr5, {7}
   12e04:	teqle	r5, r0, lsl #16
   12e08:	ldrcs	pc, [r0], #2260	; 0x8d4
   12e0c:			; <UNDEFINED> instruction: 0xf8d4214c
   12e10:			; <UNDEFINED> instruction: 0x4630349c
   12e14:	ldmvs	r7, {r1, r4, r6, r7, r9, sl, fp, sp, lr}
   12e18:	svclt	0x001f42bb
   12e1c:	ldrvc	pc, [ip], #2244	; 0x8c4
   12e20:			; <UNDEFINED> instruction: 0x2329e9d4
   12e24:	strtcs	pc, [r0], #2244	; 0x8c4
   12e28:	strtcc	pc, [r4], #2244	; 0x8c4
   12e2c:	mrc2	7, 0, pc, cr14, cr5, {7}
   12e30:	subsle	r2, r2, r0, lsl #16
   12e34:	strteq	pc, [r0], #2260	; 0x8d4
   12e38:	svclt	0x008742a8
   12e3c:			; <UNDEFINED> instruction: 0xf8c41b40
   12e40:	movwcs	r0, #1184	; 0x4a0
   12e44:	strtcc	pc, [r0], #2244	; 0x8c4
   12e48:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   12e4c:	stc2l	0, cr15, [r2, #164]	; 0xa4
   12e50:			; <UNDEFINED> instruction: 0xf0204620
   12e54:	bmi	fe612828 <tcgetattr@plt+0xfe60b0cc>
   12e58:	ldrbtmi	r4, [sl], #-2965	; 0xfffff46b
   12e5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12e60:	subsmi	r9, sl, r9, lsl #22
   12e64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12e68:	rschi	pc, sp, r0, asr #32
   12e6c:	andlt	r4, fp, r8, lsr #12
   12e70:	mvnshi	lr, #12386304	; 0xbd0000
   12e74:			; <UNDEFINED> instruction: 0xf8c42300
   12e78:			; <UNDEFINED> instruction: 0xe7e5349c
   12e7c:	ldr	r2, [sp, r1, lsl #10]!
   12e80:	ldrtmi	r2, [r0], -ip, asr #2
   12e84:	ldc2l	7, cr15, [r2, #980]!	; 0x3d4
   12e88:			; <UNDEFINED> instruction: 0xd1a12800
   12e8c:			; <UNDEFINED> instruction: 0x46302152
   12e90:	stc2l	7, cr15, [ip, #980]!	; 0x3d4
   12e94:	orrsle	r2, fp, r0, lsl #16
   12e98:			; <UNDEFINED> instruction: 0x46302155
   12e9c:	stc2l	7, cr15, [r6, #980]!	; 0x3d4
   12ea0:	orrsle	r2, r5, r0, lsl #16
   12ea4:	ldrtmi	r2, [r0], -r4, asr #2
   12ea8:	stc2l	7, cr15, [r0, #980]!	; 0x3d4
   12eac:	stmdacs	r0, {r0, r2, r9, sl, lr}
   12eb0:	cmncs	ip, lr, lsl #3
   12eb4:			; <UNDEFINED> instruction: 0xf7f54630
   12eb8:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   12ebc:			; <UNDEFINED> instruction: 0xf8d4d04f
   12ec0:	blcs	20108 <tcgetattr@plt+0x189ac>
   12ec4:	blmi	1f471e8 <tcgetattr@plt+0x1f3fa8c>
   12ec8:	addeq	pc, r4, r4, lsl #2
   12ecc:			; <UNDEFINED> instruction: 0x21b44a7b
   12ed0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   12ed4:	blx	fe5cef82 <tcgetattr@plt+0xfe5c7826>
   12ed8:	ldrhcs	lr, [r2, #-125]	; 0xffffff83
   12edc:			; <UNDEFINED> instruction: 0xf7f54630
   12ee0:	strmi	pc, [r0], r5, asr #27
   12ee4:			; <UNDEFINED> instruction: 0xf8d7b168
   12ee8:			; <UNDEFINED> instruction: 0xf8d400f8
   12eec:			; <UNDEFINED> instruction: 0xf8d434a0
   12ef0:	ldrmi	r2, [sp], #-172	; 0xffffff54
   12ef4:	addmi	r1, r5, #128, 20	; 0x80000
   12ef8:	strmi	fp, [r5], -r8, lsr #30
   12efc:	strtpl	pc, [r0], #2244	; 0x8c4
   12f00:	cmpcs	r5, r2, lsr #15
   12f04:			; <UNDEFINED> instruction: 0xf7f54630
   12f08:	strhlt	pc, [r8, #-209]	; 0xffffff2f	; <UNPREDICTABLE>
   12f0c:	strtcc	pc, [r4], #2260	; 0x8d4
   12f10:	svclt	0x009242ab
   12f14:	strthi	pc, [r4], #2244	; 0x8c4
   12f18:			; <UNDEFINED> instruction: 0xf8c41b5d
   12f1c:	ldr	r5, [r3, r4, lsr #9]
   12f20:	cmpcs	r4, r0, lsr r6
   12f24:	stc2	7, cr15, [r2, #980]!	; 0x3d4
   12f28:	addle	r2, sp, r0, lsl #16
   12f2c:	ldrsbtcc	pc, [ip], #135	; 0x87	; <UNPREDICTABLE>
   12f30:	strtcs	pc, [r4], #2260	; 0x8d4
   12f34:	ldrsbtne	pc, [r0], r4	; <UNPREDICTABLE>
   12f38:	bne	16e3f94 <tcgetattr@plt+0x16dc838>
   12f3c:	svclt	0x0028429d
   12f40:			; <UNDEFINED> instruction: 0xf8c4461d
   12f44:	ldrb	r5, [pc, -r4, lsr #9]!
   12f48:			; <UNDEFINED> instruction: 0x4638495d
   12f4c:	ldrbcc	pc, [pc, #79]!	; 12fa3 <tcgetattr@plt+0xb847>	; <UNPREDICTABLE>
   12f50:			; <UNDEFINED> instruction: 0xf7ff4479
   12f54:	ldrb	pc, [lr, -r9, lsl #29]!	; <UNPREDICTABLE>
   12f58:	ldrbcc	pc, [pc, #79]!	; 12faf <tcgetattr@plt+0xb853>	; <UNPREDICTABLE>
   12f5c:	hvccs	15995	; 0x3e7b
   12f60:			; <UNDEFINED> instruction: 0xf7f54630
   12f64:	stmdblt	r8!, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
   12f68:	ldrtmi	r2, [r0], -r6, asr #2
   12f6c:	ldc2l	7, cr15, [lr, #-980]!	; 0xfffffc2c
   12f70:	rsble	r2, sl, r0, lsl #16
   12f74:	ldrtmi	r2, [r0], -r3, asr #2
   12f78:	ldc2l	7, cr15, [r8, #-980]!	; 0xfffffc2c
   12f7c:			; <UNDEFINED> instruction: 0xf8d4b398
   12f80:	ldreq	r3, [sl], #1040	; 0x410
   12f84:	hvccs	15705	; 0x3d59
   12f88:	blge	224850 <tcgetattr@plt+0x21d0f4>
   12f8c:	movwls	sl, #23047	; 0x5a07
   12f90:			; <UNDEFINED> instruction: 0xf7f59204
   12f94:	stmdbmi	fp, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   12f98:	movwcs	lr, #18909	; 0x49dd
   12f9c:	sxtab16mi	r4, r0, r9, ror #8
   12fa0:	b	550f78 <tcgetattr@plt+0x54981c>
   12fa4:	andle	r2, r8, r2, lsl #16
   12fa8:	strbmi	r4, [r0], -r7, asr #18
   12fac:	movwcs	lr, #18909	; 0x49dd
   12fb0:			; <UNDEFINED> instruction: 0xf7f44479
   12fb4:	stmdacs	r2, {r2, r3, r9, fp, sp, lr, pc}
   12fb8:	stmdbls	r7, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
   12fbc:	movwvc	pc, #62018	; 0xf242	; <UNPREDICTABLE>
   12fc0:	addsmi	r1, sl, #1184	; 0x4a0
   12fc4:	bls	249170 <tcgetattr@plt+0x241a14>
   12fc8:	addsmi	r1, r8, #80, 28	; 0x500
   12fcc:			; <UNDEFINED> instruction: 0xf104d865
   12fd0:			; <UNDEFINED> instruction: 0xf0290084
   12fd4:			; <UNDEFINED> instruction: 0xf8d4f947
   12fd8:	vst3.8	{d19-d21}, [r3 :64], r0
   12fdc:			; <UNDEFINED> instruction: 0xf8c40380
   12fe0:			; <UNDEFINED> instruction: 0xf0193410
   12fe4:			; <UNDEFINED> instruction: 0x2146fd97
   12fe8:			; <UNDEFINED> instruction: 0xf7f54630
   12fec:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   12ff0:	svcge	0x0031f43f
   12ff4:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   12ff8:	ldrle	r0, [lr, #-1179]!	; 0xfffffb65
   12ffc:	cmpcs	r6, r0, lsr r6
   13000:	mrc2	7, 3, pc, cr12, cr5, {7}
   13004:			; <UNDEFINED> instruction: 0xf0364e31
   13008:			; <UNDEFINED> instruction: 0xf8dff94f
   1300c:	svcge	0x000680c4
   13010:	ldrbtmi	r4, [r8], #1150	; 0x47e
   13014:	andls	r4, r6, r1, lsl #13
   13018:	strbmi	lr, [r1], -r3
   1301c:	svc	0x0002f7f3
   13020:			; <UNDEFINED> instruction: 0x4631b150
   13024:			; <UNDEFINED> instruction: 0xf7f44638
   13028:	strmi	lr, [r5], -r8, lsr #18
   1302c:	mvnsle	r2, r0, lsl #16
   13030:			; <UNDEFINED> instruction: 0xf7f34648
   13034:	smlsdx	lr, r2, pc, lr	; <UNPREDICTABLE>
   13038:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   1303c:	orrvs	pc, r0, #67	; 0x43
   13040:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   13044:			; <UNDEFINED> instruction: 0xf7f3e7ed
   13048:			; <UNDEFINED> instruction: 0x4630efd4
   1304c:			; <UNDEFINED> instruction: 0xf7f52153
   13050:			; <UNDEFINED> instruction: 0xf8d4fd0d
   13054:			; <UNDEFINED> instruction: 0x46053410
   13058:	teqlt	sp, r0, lsr #12
   1305c:	movwcs	pc, #1091	; 0x443	; <UNPREDICTABLE>
   13060:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   13064:			; <UNDEFINED> instruction: 0xf0202500
   13068:			; <UNDEFINED> instruction: 0xe6f4fd73
   1306c:	movwcs	pc, #1091	; 0x443	; <UNPREDICTABLE>
   13070:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   13074:	stc2l	0, cr15, [r2, #-128]!	; 0xffffff80
   13078:	ldmdbmi	r6, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   1307c:			; <UNDEFINED> instruction: 0xf04f4638
   13080:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
   13084:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   13088:	ldmdbmi	r3, {r0, r2, r5, r6, r7, r9, sl, sp, lr, pc}
   1308c:			; <UNDEFINED> instruction: 0xf04f4638
   13090:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
   13094:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
   13098:	ldmdbmi	r0, {r0, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   1309c:			; <UNDEFINED> instruction: 0xf04f4638
   130a0:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
   130a4:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
   130a8:	svclt	0x0000e6d5
   130ac:	strdeq	pc, [r5], -ip
   130b0:	andeq	r0, r0, r8, ror r3
   130b4:	andeq	pc, r5, sl, lsr sp	; <UNPREDICTABLE>
   130b8:	ldrdeq	fp, [r3], -r8
   130bc:	andeq	r8, r3, sl, lsl #24
   130c0:	andeq	fp, r3, r8, asr #8
   130c4:	andeq	r2, r4, r0, lsr #25
   130c8:	andeq	r7, r4, r0, asr r9
   130cc:			; <UNDEFINED> instruction: 0x000397b4
   130d0:	andeq	fp, r3, r2, ror #7
   130d4:	andeq	fp, r3, sl, lsr #6
   130d8:	andeq	fp, r3, r2, lsr r3
   130dc:	andeq	fp, r3, r6, lsr r3
   130e0:	mvnsmi	lr, sp, lsr #18
   130e4:	stmdavs	r4, {r0, r9, sp}^
   130e8:	strmi	fp, [lr], -r2, lsl #1
   130ec:	tstcs	r0, r8, lsl #12
   130f0:	ldrsbthi	pc, [r0], pc	; <UNPREDICTABLE>
   130f4:			; <UNDEFINED> instruction: 0xf8f4f7fa
   130f8:	ldclvs	8, cr6, [r5], #652	; 0x28c
   130fc:	ldrbtmi	r2, [r8], #1024	; 0x400
   13100:			; <UNDEFINED> instruction: 0x462b6819
   13104:	strmi	lr, [r0], #-2509	; 0xfffff633
   13108:	ldrtmi	r4, [r0], -r2, lsl #12
   1310c:	blx	fe54f13e <tcgetattr@plt+0xfe5479e2>
   13110:	strmi	r6, [r7], -r9, ror #16
   13114:	mcr	7, 4, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
   13118:			; <UNDEFINED> instruction: 0x4638b318
   1311c:	blx	ccf1ae <tcgetattr@plt+0xcc7a52>
   13120:			; <UNDEFINED> instruction: 0x4638b398
   13124:	blx	1a4f1b4 <tcgetattr@plt+0x1a47a58>
   13128:	bllt	424940 <tcgetattr@plt+0x41d1e4>
   1312c:			; <UNDEFINED> instruction: 0x46294b1e
   13130:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   13134:			; <UNDEFINED> instruction: 0xf0224630
   13138:	stmdavs	r8!, {r0, r5, r8, fp, ip, sp, lr, pc}^
   1313c:	mcr	7, 7, pc, cr12, cr3, {7}	; <UNPREDICTABLE>
   13140:	ldrtmi	r4, [r0], -r9, lsr #12
   13144:			; <UNDEFINED> instruction: 0xf022606f
   13148:	strtmi	pc, [r8], -sp, lsl #19
   1314c:	stc2l	0, cr15, [r4, #-128]!	; 0xffffff80
   13150:			; <UNDEFINED> instruction: 0x46294816
   13154:			; <UNDEFINED> instruction: 0xf0164478
   13158:			; <UNDEFINED> instruction: 0x4620fb33
   1315c:	pop	{r1, ip, sp, pc}
   13160:			; <UNDEFINED> instruction: 0x460481f0
   13164:			; <UNDEFINED> instruction: 0xf7f34638
   13168:			; <UNDEFINED> instruction: 0x4620eed8
   1316c:	pop	{r1, ip, sp, pc}
   13170:	stmdbmi	pc, {r4, r5, r6, r7, r8, pc}	; <UNPREDICTABLE>
   13174:			; <UNDEFINED> instruction: 0x463a4630
   13178:	ldrbtcc	pc, [pc], #79	; 13180 <tcgetattr@plt+0xba24>	; <UNPREDICTABLE>
   1317c:			; <UNDEFINED> instruction: 0xf7ff4479
   13180:			; <UNDEFINED> instruction: 0x4638fd73
   13184:	mcr	7, 6, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
   13188:	stmdbmi	sl, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1318c:			; <UNDEFINED> instruction: 0x463a4630
   13190:	ldrbtcc	pc, [pc], #79	; 13198 <tcgetattr@plt+0xba3c>	; <UNPREDICTABLE>
   13194:			; <UNDEFINED> instruction: 0xf7ff4479
   13198:	ldrtmi	pc, [r8], -r7, ror #26	; <UNPREDICTABLE>
   1319c:	mrc	7, 5, APSR_nzcv, cr12, cr3, {7}
   131a0:	svclt	0x0000e7db
   131a4:	muleq	r5, r6, sl
   131a8:	andeq	r0, r0, r8, ror #6
   131ac:	andeq	fp, r3, r4, lsl r3
   131b0:	andeq	sl, r3, r4, ror #8
   131b4:	andeq	sl, r3, r4, lsr r4
   131b8:	andcs	fp, r1, #112, 10	; 0x1c000000
   131bc:	strmi	fp, [ip], -r2, lsl #1
   131c0:	strmi	r6, [r8], -r5, asr #16
   131c4:	strmi	r2, [lr], -r0, lsl #2
   131c8:			; <UNDEFINED> instruction: 0xf88af7fa
   131cc:	stcvs	8, cr6, [r5, #-676]!	; 0xfffffd5c
   131d0:	stmdavs	r9, {r0, r1, r5, r6, r7, sl, fp, sp, lr}
   131d4:	strpl	lr, [r0], -sp, asr #19
   131d8:	strtmi	r4, [r0], -r2, lsl #12
   131dc:	blx	b4f20e <tcgetattr@plt+0xb47ab2>
   131e0:	stmiavs	r8!, {r2, r9, sl, lr}
   131e4:			; <UNDEFINED> instruction: 0xf0344621
   131e8:	stmiavs	r8!, {r0, r2, r4, sl, fp, ip, sp, lr, pc}
   131ec:	andcs	r4, r0, #8, 18	; 0x20000
   131f0:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   131f4:			; <UNDEFINED> instruction: 0x0110f8d0
   131f8:	stc2	0, cr15, [ip, #92]!	; 0x5c
   131fc:			; <UNDEFINED> instruction: 0xf02068a8
   13200:			; <UNDEFINED> instruction: 0x4620fd9b
   13204:	mcr	7, 4, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
   13208:	andlt	r4, r2, r0, lsr r6
   1320c:	svclt	0x0000bd70
   13210:	andeq	r8, r3, sl, lsr fp
   13214:	blmi	1825b98 <tcgetattr@plt+0x181e43c>
   13218:	push	{r1, r3, r4, r5, r6, sl, lr}
   1321c:			; <UNDEFINED> instruction: 0x460c4ff0
   13220:	ldrdlt	r5, [fp], r3
   13224:	tstcs	r0, r5, lsl #12
   13228:	ldmdavs	fp, {r5, r9, sl, lr}
   1322c:			; <UNDEFINED> instruction: 0xf04f9309
   13230:			; <UNDEFINED> instruction: 0xf0040300
   13234:	stmdacs	r0, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   13238:	adchi	pc, r7, r0
   1323c:	movwge	lr, #39380	; 0x99d4
   13240:	stmibvs	r2!, {r0, r2, r5, r6, r8, r9, fp, sp, lr}^
   13244:	bl	16dee4 <tcgetattr@plt+0x166788>
   13248:	ldrmi	r0, [sp], #-2050	; 0xfffff7fe
   1324c:	ldrbmi	r6, [r6], #-2339	; 0xfffff6dd
   13250:	blcs	2d8e0 <tcgetattr@plt+0x26184>
   13254:	andls	r6, r3, #8847360	; 0x870000
   13258:	stcle	0, cr13, [r7, #-164]	; 0xffffff5c
   1325c:	svclt	0x00984543
   13260:	ldmcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   13264:	svclt	0x009842ab
   13268:	ldrbcc	pc, [pc, #259]!	; 13373 <tcgetattr@plt+0xbc17>	; <UNPREDICTABLE>
   1326c:	ldrdlt	pc, [ip, -pc]!	; <UNPREDICTABLE>
   13270:	ldrmi	r2, [r1], -r0, lsl #4
   13274:	ldrbtmi	r4, [fp], #1556	; 0x614
   13278:	stmdbeq	r0!, {r0, r1, r3, r8, ip, sp, lr, pc}
   1327c:	ldrdeq	pc, [ip], #135	; 0x87	; <UNPREDICTABLE>
   13280:	ldrtmi	r4, [r1], #-1066	; 0xfffffbd6
   13284:			; <UNDEFINED> instruction: 0xf9daf013
   13288:	biclt	fp, ip, r0, asr r1
   1328c:	movwcs	sl, #2564	; 0xa04
   13290:	movwcc	lr, #4098	; 0x1002
   13294:	andsle	r4, r3, r3, lsr #5
   13298:	blne	1513e8 <tcgetattr@plt+0x149c8c>
   1329c:	mvnsle	r4, r1, lsl #5
   132a0:	andsle	r4, r6, fp, asr #11
   132a4:	andne	lr, r2, #3588096	; 0x36c000
   132a8:	bleq	24f6dc <tcgetattr@plt+0x247f80>
   132ac:	stmdbvs	r3!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   132b0:	svclt	0x00984543
   132b4:	stmdaeq	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   132b8:	svclt	0x009842ab
   132bc:	ldrb	r1, [r5, sp, ror #21]
   132c0:	strbmi	sl, [fp, #2826]	; 0xb0a
   132c4:	orreq	lr, r4, #3072	; 0xc00
   132c8:	streq	pc, [r1], #-260	; 0xfffffefc
   132cc:	ldceq	8, cr15, [r8], {67}	; 0x43
   132d0:	stfcsd	f5, [r0], {232}	; 0xe8
   132d4:	blls	1073ac <tcgetattr@plt+0xffc50>
   132d8:	bleq	24e1b4 <tcgetattr@plt+0x246a58>
   132dc:	bl	fea3eaf4 <tcgetattr@plt+0xfea37398>
   132e0:	bl	fe8d46fc <tcgetattr@plt+0xfe8ccfa0>
   132e4:	ldrbmi	r0, [r3], -sl, lsl #16
   132e8:	streq	lr, [r4], #2822	; 0xb06
   132ec:			; <UNDEFINED> instruction: 0xf04f46ba
   132f0:	svclt	0x00180900
   132f4:	bleq	8f438 <tcgetattr@plt+0x87cdc>
   132f8:	and	r4, r9, pc, lsl r6
   132fc:	blne	ff039310 <tcgetattr@plt+0xff031bb4>
   13300:	andcs	fp, r1, r8, lsl pc
   13304:	svclt	0x00182b00
   13308:	bllt	c1b310 <tcgetattr@plt+0xc13bb4>
   1330c:			; <UNDEFINED> instruction: 0xd01442b4
   13310:	blne	151470 <tcgetattr@plt+0x149d14>
   13314:	ldmdavs	fp, {r0, r1, r3, r6, fp, sp, lr}
   13318:	svclt	0x00142b01
   1331c:			; <UNDEFINED> instruction: 0xf00b2200
   13320:	bcs	13b2c <tcgetattr@plt+0xc3d0>
   13324:	movwcs	sp, #234	; 0xea
   13328:	movwls	r2, #513	; 0x201
   1332c:			; <UNDEFINED> instruction: 0x462b4650
   13330:			; <UNDEFINED> instruction: 0xf0134491
   13334:	adcsmi	pc, r4, #66560	; 0x10400
   13338:			; <UNDEFINED> instruction: 0xf1b9d1ea
   1333c:	tstle	r4, r0, lsl #30
   13340:	blmi	565ba4 <tcgetattr@plt+0x55e448>
   13344:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13348:	blls	26d3b8 <tcgetattr@plt+0x265c5c>
   1334c:			; <UNDEFINED> instruction: 0xf04f405a
   13350:	tstle	sp, r0, lsl #6
   13354:	pop	{r0, r1, r3, ip, sp, pc}
   13358:			; <UNDEFINED> instruction: 0x46438ff0
   1335c:	andls	r4, r0, #80, 12	; 0x5000000
   13360:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   13364:	blx	a4f3ba <tcgetattr@plt+0xa47c5e>
   13368:	bmi	3cd2b0 <tcgetattr@plt+0x3c5b54>
   1336c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   13370:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13374:	subsmi	r9, sl, r9, lsl #22
   13378:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1337c:	ldrbmi	sp, [r0], -r8, lsl #2
   13380:	pop	{r0, r1, r3, ip, sp, pc}
   13384:			; <UNDEFINED> instruction: 0xf0204ff0
   13388:			; <UNDEFINED> instruction: 0xf8c5bc9b
   1338c:	ldrb	r0, [r7, r4, asr #4]
   13390:	mcr	7, 1, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   13394:	andeq	pc, r5, ip, ror r9	; <UNPREDICTABLE>
   13398:	andeq	r0, r0, r8, ror r3
   1339c:	ldrdeq	fp, [r3], -r2
   133a0:	andeq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   133a4:	andeq	pc, r5, r6, lsr #16
   133a8:	svcmi	0x00f0e92d
   133ac:	stmdavs	r6, {r0, r2, r3, r9, sl, lr}^
   133b0:	stmmi	r3, {r0, r1, r3, r7, ip, sp, pc}
   133b4:	ldrbtmi	r4, [r8], #-2691	; 0xfffff57d
   133b8:	ldrsbls	pc, [r0], #-129	; 0xffffff7f	; <UNPREDICTABLE>
   133bc:	smlalttcs	r6, sp, fp, ip
   133c0:	ldrtmi	r5, [r0], -r2, lsl #17
   133c4:	ldmdavs	r2, {r0, r1, r2, r3, r5, r6, r9, fp, sp, lr}
   133c8:			; <UNDEFINED> instruction: 0xf04f9209
   133cc:			; <UNDEFINED> instruction: 0xf8d90200
   133d0:			; <UNDEFINED> instruction: 0xf8d5a008
   133d4:			; <UNDEFINED> instruction: 0xf8d5b058
   133d8:	movwls	r8, #24588	; 0x600c
   133dc:	blx	11d13ba <tcgetattr@plt+0x11c9c5e>
   133e0:	tstlt	r8, #5
   133e4:	stmdbge	r6, {r4, r8, r9, sl, ip, sp}
   133e8:			; <UNDEFINED> instruction: 0xf0044638
   133ec:	blx	fee52368 <tcgetattr@plt+0xfee4ac0c>
   133f0:	ldmdbeq	fp, {r3, r7, r8, r9, ip, sp, lr, pc}^
   133f4:	svclt	0x00142800
   133f8:	strcs	r4, [r1], #-1564	; 0xfffff9e4
   133fc:			; <UNDEFINED> instruction: 0xf0402c00
   13400:			; <UNDEFINED> instruction: 0xf8d88087
   13404:	blls	19c64c <tcgetattr@plt+0x194ef0>
   13408:			; <UNDEFINED> instruction: 0xf000429a
   1340c:	bmi	1bb36b0 <tcgetattr@plt+0x1babf54>
   13410:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
   13414:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13418:	subsmi	r9, sl, r9, lsl #22
   1341c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13420:	sbchi	pc, ip, r0, asr #32
   13424:	andlt	r4, fp, r0, lsr #12
   13428:	svchi	0x00f0e8bd
   1342c:	cmpcs	sl, r4, lsl #12
   13430:			; <UNDEFINED> instruction: 0xf7f54630
   13434:	msrlt	(UNDEF: 120), fp
   13438:	ldrdcc	pc, [r0, -sl]
   1343c:	strbtle	r0, [r9], #-1819	; 0xfffff8e5
   13440:			; <UNDEFINED> instruction: 0xf0344658
   13444:			; <UNDEFINED> instruction: 0x4650fbfb
   13448:	ldc2	0, cr15, [sl], #-128	; 0xffffff80
   1344c:			; <UNDEFINED> instruction: 0xf0204650
   13450:			; <UNDEFINED> instruction: 0xe7dcfc73
   13454:			; <UNDEFINED> instruction: 0xf0204650
   13458:	ldmdavs	r3!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   1345c:	subsle	r2, sp, r0, lsl #22
   13460:			; <UNDEFINED> instruction: 0xf06f68b3
   13464:	andcs	r4, r1, #0, 14
   13468:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1346c:	blge	1ed4d4 <tcgetattr@plt+0x1e5d78>
   13470:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   13474:	movwcs	r9, #770	; 0x302
   13478:	blx	ff14f55a <tcgetattr@plt+0xff147dfe>
   1347c:	strmi	r9, [r7], -r7, lsl #20
   13480:			; <UNDEFINED> instruction: 0xf0402a00
   13484:			; <UNDEFINED> instruction: 0x21788093
   13488:			; <UNDEFINED> instruction: 0xf7f54630
   1348c:	orrslt	pc, r8, pc, ror #21
   13490:			; <UNDEFINED> instruction: 0xf06fab08
   13494:	mrscs	r4, (UNDEF: 0)
   13498:	stmib	sp, {r0, r9, sp}^
   1349c:	cmncs	r8, r0, lsl #2
   134a0:	ldrtmi	r9, [r0], -r2, lsl #6
   134a4:			; <UNDEFINED> instruction: 0xf7f52300
   134a8:	stmdbls	r8, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   134ac:	stmdbcs	r0, {r1, r9, sl, lr}
   134b0:			; <UNDEFINED> instruction: 0x4658d170
   134b4:	blx	84f50a <tcgetattr@plt+0x847dae>
   134b8:			; <UNDEFINED> instruction: 0x46302179
   134bc:	blx	ff5d1498 <tcgetattr@plt+0xff5c9d3c>
   134c0:	blge	23fb48 <tcgetattr@plt+0x2383ec>
   134c4:	andmi	pc, r0, pc, rrx
   134c8:	andcs	r2, r1, #0, 2
   134cc:	smlabteq	r0, sp, r9, lr
   134d0:	movwls	r2, #8569	; 0x2179
   134d4:	movwcs	r4, #1584	; 0x630
   134d8:	mcrr2	7, 15, pc, r0, cr5	; <UNPREDICTABLE>
   134dc:	strmi	r9, [r2], -r8, lsl #22
   134e0:	cmple	fp, r0, lsl #22
   134e4:	ldrbmi	r2, [r8], -r1, lsl #2
   134e8:	blx	1cf53e <tcgetattr@plt+0x1c7de2>
   134ec:	ldrtmi	r2, [r0], -ip, asr #2
   134f0:	blx	fef514cc <tcgetattr@plt+0xfef49d70>
   134f4:	orrslt	r4, r8, r4, lsl #12
   134f8:			; <UNDEFINED> instruction: 0x4658427a
   134fc:	tstcs	r0, r1, lsl #6
   13500:	blx	ff6cf554 <tcgetattr@plt+0xff6c7df8>
   13504:	ldrdeq	pc, [r8], -r9
   13508:			; <UNDEFINED> instruction: 0xf0202400
   1350c:			; <UNDEFINED> instruction: 0xe77efbd9
   13510:	ldrb	r2, [ip, -r0, lsl #8]!
   13514:			; <UNDEFINED> instruction: 0xf0344650
   13518:			; <UNDEFINED> instruction: 0xe794fbd9
   1351c:	ldr	r2, [r2, r1, lsl #14]!
   13520:			; <UNDEFINED> instruction: 0x46302152
   13524:	blx	fe8d1500 <tcgetattr@plt+0xfe8c9da4>
   13528:			; <UNDEFINED> instruction: 0x463ab130
   1352c:	ldrbmi	r4, [r8], -r1, lsr #12
   13530:			; <UNDEFINED> instruction: 0xf0132301
   13534:	strb	pc, [r5, r1, asr #21]!	; <UNPREDICTABLE>
   13538:			; <UNDEFINED> instruction: 0x46302155
   1353c:	blx	fe5d1518 <tcgetattr@plt+0xfe5c9dbc>
   13540:	ldrtmi	fp, [r0], -r8, lsr #19
   13544:			; <UNDEFINED> instruction: 0xf7f52144
   13548:	stmdacs	r0, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
   1354c:	movwcs	sp, #4314	; 0x10da
   13550:			; <UNDEFINED> instruction: 0x4658463a
   13554:			; <UNDEFINED> instruction: 0xf0134619
   13558:	ldrb	pc, [r3, pc, lsr #21]	; <UNPREDICTABLE>
   1355c:			; <UNDEFINED> instruction: 0x46394b1b
   13560:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
   13564:	subcc	pc, r4, #200, 16	; 0xc80000
   13568:	mrc2	7, 2, pc, cr4, cr15, {7}
   1356c:	movwcs	lr, #5967	; 0x174f
   13570:			; <UNDEFINED> instruction: 0x4658427a
   13574:			; <UNDEFINED> instruction: 0xf0134619
   13578:	bfc	pc, (invalid: 21:3)	; <UNPREDICTABLE>
   1357c:			; <UNDEFINED> instruction: 0x46284914
   13580:			; <UNDEFINED> instruction: 0xf04f461a
   13584:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   13588:	blx	1bd158e <tcgetattr@plt+0x1bc9e32>
   1358c:			; <UNDEFINED> instruction: 0xf7f39808
   13590:	ldr	lr, [ip, -r4, asr #25]!
   13594:	stmdbmi	pc, {r1, r3, r9, sl, lr}	; <UNPREDICTABLE>
   13598:			; <UNDEFINED> instruction: 0xf04f4628
   1359c:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   135a0:	blx	18d15a6 <tcgetattr@plt+0x18c9e4a>
   135a4:			; <UNDEFINED> instruction: 0xf7f39808
   135a8:			; <UNDEFINED> instruction: 0xe730ecb8
   135ac:	strtmi	r4, [r8], -sl, lsl #18
   135b0:	ldrbtcc	pc, [pc], #79	; 135b8 <tcgetattr@plt+0xbe5c>	; <UNPREDICTABLE>
   135b4:			; <UNDEFINED> instruction: 0xf7ff4479
   135b8:			; <UNDEFINED> instruction: 0xe728fb57
   135bc:	ldc	7, cr15, [r8, #-972]	; 0xfffffc34
   135c0:	ldrdeq	pc, [r5], -lr
   135c4:	andeq	r0, r0, r8, ror r3
   135c8:	andeq	pc, r5, r2, lsl #15
   135cc:			; <UNDEFINED> instruction: 0xfffffcaf
   135d0:	andeq	sl, r3, r6, lsr #1
   135d4:	andeq	sl, r3, r2, lsl #1
   135d8:	andeq	sl, r3, r4, ror #27
   135dc:			; <UNDEFINED> instruction: 0x4df0e92d
   135e0:	stcvs	6, cr4, [sl, #-56]	; 0xffffffc8
   135e4:	stmdbmi	r9!, {r1, r3, r7, ip, sp, pc}^
   135e8:	ldrbtmi	r4, [r9], #-2921	; 0xfffff497
   135ec:			; <UNDEFINED> instruction: 0xf8d66844
   135f0:	stmiapl	fp, {r2, r3, r6, pc}^
   135f4:	ldmdavs	fp, {r0, r2, r4, r7, fp, sp, lr}
   135f8:			; <UNDEFINED> instruction: 0xf04f9309
   135fc:	stmdavs	r3!, {r8, r9}^
   13600:	rsble	r2, r6, r0, lsl #22
   13604:	andcs	r6, r1, #10682368	; 0xa30000
   13608:	bmi	4f7cc <tcgetattr@plt+0x48070>
   1360c:	bleq	4f750 <tcgetattr@plt+0x47ff4>
   13610:	blge	16d678 <tcgetattr@plt+0x165f1c>
   13614:	blge	4dd50 <tcgetattr@plt+0x465f4>
   13618:	movwcs	r9, #770	; 0x302
   1361c:	blx	ffccf6fc <tcgetattr@plt+0xffcc7fa0>
   13620:	strmi	r9, [r7], -r5, lsl #20
   13624:			; <UNDEFINED> instruction: 0xf0402a00
   13628:			; <UNDEFINED> instruction: 0xf8d58092
   1362c:	ldrshcs	r2, [r8, #-8]!
   13630:	ldrsbtcc	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   13634:	stmib	sp, {r5, r9, sl, lr}^
   13638:			; <UNDEFINED> instruction: 0xf7f52307
   1363c:	orrlt	pc, r0, r7, lsl sl	; <UNPREDICTABLE>
   13640:	vqdmulh.s<illegal width 8>	d26, d2, d6
   13644:	tstcs	r0, r0, lsl r0
   13648:	stmib	sp, {r0, r9, sp}^
   1364c:	cmncs	r8, r0, lsl #2
   13650:	strtmi	r9, [r0], -r2, lsl #6
   13654:			; <UNDEFINED> instruction: 0xf7f52300
   13658:	bls	1d2464 <tcgetattr@plt+0x1cad08>
   1365c:	bcs	37680 <tcgetattr@plt+0x2ff24>
   13660:	cmncs	r9, sp, ror r1
   13664:			; <UNDEFINED> instruction: 0xf7f54620
   13668:	stmdacs	r0, {r0, r9, fp, ip, sp, lr, pc}
   1366c:	cmpcs	ip, r3, lsr r1
   13670:			; <UNDEFINED> instruction: 0xf7f54620
   13674:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   13678:	stmdals	r7, {r1, r4, r6, ip, lr, pc}
   1367c:	svclt	0x002442b8
   13680:	andls	r1, r7, r0, asr #23
   13684:	strtmi	r2, [r0], -r1, asr #2
   13688:			; <UNDEFINED> instruction: 0xf9f0f7f5
   1368c:	teqle	lr, r0, lsl #16
   13690:	cmncs	r1, r0, lsr #12
   13694:			; <UNDEFINED> instruction: 0xf9eaf7f5
   13698:	cmple	sl, r0, lsl #16
   1369c:	andcs	r4, r2, #999424	; 0xf4000
   136a0:			; <UNDEFINED> instruction: 0xf8d52300
   136a4:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
   136a8:	blx	154f70e <tcgetattr@plt+0x1547fb2>
   136ac:	ldmib	sp, {r3, r5, r9, sl, lr}^
   136b0:			; <UNDEFINED> instruction: 0xf0191207
   136b4:	ldrdcs	pc, [r0], -r9
   136b8:	blmi	d65f9c <tcgetattr@plt+0xd5e840>
   136bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   136c0:	blls	26d730 <tcgetattr@plt+0x265fd4>
   136c4:			; <UNDEFINED> instruction: 0xf04f405a
   136c8:	cmple	sp, r0, lsl #6
   136cc:	pop	{r1, r3, ip, sp, pc}
   136d0:			; <UNDEFINED> instruction: 0x27018df0
   136d4:	blge	1cd580 <tcgetattr@plt+0x1c5e24>
   136d8:	andsvc	pc, r0, r2, asr #4
   136dc:	andcs	r2, r1, #0, 2
   136e0:	smlabteq	r0, sp, r9, lr
   136e4:	movwls	r2, #8569	; 0x2179
   136e8:	movwcs	r4, #1568	; 0x620
   136ec:	blx	dd16ca <tcgetattr@plt+0xdc9f6e>
   136f0:	andls	r9, r8, r6, lsl #20
   136f4:	adcsle	r2, sl, r0, lsl #20
   136f8:	ldrtmi	r4, [r0], -r8, lsr #18
   136fc:			; <UNDEFINED> instruction: 0xf7ff4479
   13700:	stmdals	r6, {r0, r1, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   13704:	stc	7, cr15, [r8], {243}	; 0xf3
   13708:	rscscc	pc, pc, pc, asr #32
   1370c:			; <UNDEFINED> instruction: 0x4640e7d4
   13710:	andls	r2, r0, #0, 4
   13714:	bge	1fe33c <tcgetattr@plt+0x1f6be0>
   13718:			; <UNDEFINED> instruction: 0xf0194629
   1371c:	ldr	pc, [sp, r1, lsr #18]!
   13720:			; <UNDEFINED> instruction: 0x46202152
   13724:			; <UNDEFINED> instruction: 0xf9a2f7f5
   13728:	stmdals	r7, {r4, r5, r8, ip, sp, pc}
   1372c:	andls	r4, r7, r8, lsr r4
   13730:	strbmi	lr, [r0], -r8, lsr #15
   13734:	strb	r2, [ip, r1, lsl #4]!
   13738:			; <UNDEFINED> instruction: 0x46202155
   1373c:			; <UNDEFINED> instruction: 0xf996f7f5
   13740:	blls	23fe48 <tcgetattr@plt+0x2386ec>
   13744:	svclt	0x002442bb
   13748:			; <UNDEFINED> instruction: 0x97081bdf
   1374c:	ldmdbmi	r4, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   13750:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   13754:	blx	fe251758 <tcgetattr@plt+0xfe249ffc>
   13758:	rscscc	pc, pc, pc, asr #32
   1375c:	ldmdbmi	r1, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   13760:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   13764:	blx	fe051768 <tcgetattr@plt+0xfe04a00c>
   13768:			; <UNDEFINED> instruction: 0xf7f39806
   1376c:			; <UNDEFINED> instruction: 0xf04febd6
   13770:			; <UNDEFINED> instruction: 0xe7a130ff
   13774:	strtmi	r2, [r0], -r4, asr #2
   13778:			; <UNDEFINED> instruction: 0xf978f7f5
   1377c:	addle	r2, r1, r0, lsl #16
   13780:	ldrmi	r9, [pc], #-2824	; 13788 <tcgetattr@plt+0xc02c>
   13784:	ldrb	r9, [sp, -r8, lsl #14]!
   13788:	ldc	7, cr15, [r2], #-972	; 0xfffffc34
   1378c:	andeq	pc, r5, sl, lsr #11
   13790:	andeq	r0, r0, r8, ror r3
   13794:	andeq	sl, r3, sl, asr #29
   13798:	ldrdeq	pc, [r5], -r8
   1379c:	andeq	r9, r3, r0, lsr pc
   137a0:	andeq	sl, r3, r6, asr #24
   137a4:			; <UNDEFINED> instruction: 0x00039ebe
   137a8:			; <UNDEFINED> instruction: 0x460db5f0
   137ac:	addslt	r6, r1, r6, asr #16
   137b0:	movwcs	r6, #3272	; 0xcc8
   137b4:			; <UNDEFINED> instruction: 0xac024936
   137b8:	ldrbtmi	r4, [r9], #-2614	; 0xfffff5ca
   137bc:	stmpl	sl, {r0, r1, r2, r3, r5, r7, r8, sl, fp, sp, lr}
   137c0:	andls	r6, pc, #1179648	; 0x120000
   137c4:	andeq	pc, r0, #79	; 0x4f
   137c8:	movwcc	lr, #39373	; 0x99cd
   137cc:	movwcc	lr, #47565	; 0xb9cd
   137d0:	movwcc	lr, #55757	; 0xd9cd
   137d4:	andne	lr, r1, #3506176	; 0x358000
   137d8:	andpl	lr, r3, sp, asr #19
   137dc:	stmib	sp, {r3, r5, r8, sl, fp, sp, lr}^
   137e0:	movwls	r2, #4361	; 0x1109
   137e4:	movwcc	lr, #31181	; 0x79cd
   137e8:	streq	lr, [r5, -sp, asr #19]
   137ec:	blx	cf80a <tcgetattr@plt+0xc80ae>
   137f0:	cmncs	r5, r2, lsr #12
   137f4:	ldrtmi	r4, [r0], -r3, lsl #12
   137f8:			; <UNDEFINED> instruction: 0xf7f5930b
   137fc:			; <UNDEFINED> instruction: 0xb148fa91
   13800:	stmdals	fp, {r0, r9, sl, lr}
   13804:	stc2	0, cr15, [sl], {5}
   13808:			; <UNDEFINED> instruction: 0xf7f54620
   1380c:			; <UNDEFINED> instruction: 0x4601fa9d
   13810:	mvnsle	r2, r0, lsl #16
   13814:	ldrtmi	r2, [r0], -r3, ror #2
   13818:	mvnscc	pc, #79	; 0x4f
   1381c:			; <UNDEFINED> instruction: 0xf7f5930c
   13820:	msrcs	(UNDEF: 107), sp
   13824:	ldrtmi	r4, [r0], -r3, lsl #12
   13828:	movwcs	r9, #17165	; 0x430d
   1382c:			; <UNDEFINED> instruction: 0xf7f5930e
   13830:	tstlt	r8, sp, lsl r9	; <UNPREDICTABLE>
   13834:			; <UNDEFINED> instruction: 0xf0439b0e
   13838:	movwls	r0, #58113	; 0xe301
   1383c:	stmdage	r3, {r0, r8, fp, sp, pc}
   13840:			; <UNDEFINED> instruction: 0xf804f023
   13844:	blvs	efff0c <tcgetattr@plt+0xef87b0>
   13848:			; <UNDEFINED> instruction: 0xf04368b8
   1384c:	teqvs	fp, #67108864	; 0x4000000
   13850:	blx	1ccf8d8 <tcgetattr@plt+0x1cc817c>
   13854:			; <UNDEFINED> instruction: 0xf005980b
   13858:	ldrdcs	pc, [r0], -r5
   1385c:	blmi	36609c <tcgetattr@plt+0x35e940>
   13860:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13864:	blls	3ed8d4 <tcgetattr@plt+0x3e6178>
   13868:			; <UNDEFINED> instruction: 0xf04f405a
   1386c:	mrsle	r0, SP_mon
   13870:	ldcllt	0, cr11, [r0, #68]!	; 0x44
   13874:	strtmi	r4, [r8], -r9, lsl #18
   13878:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   1387c:			; <UNDEFINED> instruction: 0xf9f4f7ff
   13880:			; <UNDEFINED> instruction: 0xf7f39801
   13884:			; <UNDEFINED> instruction: 0xf04feb4a
   13888:			; <UNDEFINED> instruction: 0xe7e730ff
   1388c:	bl	fec51860 <tcgetattr@plt+0xfec4a104>
   13890:	ldrdeq	pc, [r5], -sl
   13894:	andeq	r0, r0, r8, ror r3
   13898:	andeq	pc, r5, r4, lsr r3	; <UNPREDICTABLE>
   1389c:	andeq	sl, r3, lr, ror #26
   138a0:	mvnsmi	lr, sp, lsr #18
   138a4:	svcmi	0x00352300
   138a8:	ldcmi	0, cr11, [r5], #-576	; 0xfffffdc0
   138ac:	ldrbtmi	r4, [pc], #-1549	; 138b4 <tcgetattr@plt+0xc158>
   138b0:	ldrmi	r6, [r9], -r6, asr #16
   138b4:	ldmdbpl	ip!, {r2, r5, r9, sp}
   138b8:	ldmib	r5, {r1, r2, fp, sp, pc}^
   138bc:	stmdavs	r4!, {r0, r1, r4, r8, r9, sl, pc}
   138c0:			; <UNDEFINED> instruction: 0xf04f940f
   138c4:	movwls	r0, #5120	; 0x1400
   138c8:	stc	7, cr15, [r6, #972]!	; 0x3cc
   138cc:	ldmvs	r3!, {r1, r4, r5, r6, fp, sp, lr}
   138d0:	stmib	sp, {r1, sl, fp, sp, pc}^
   138d4:	strls	r8, [r3, #-1796]	; 0xfffff8fc
   138d8:	andcc	lr, r9, #3358720	; 0x334000
   138dc:	blx	fe2cf8f8 <tcgetattr@plt+0xfe2c819c>
   138e0:	cmncs	r5, r2, lsr #12
   138e4:	ldrtmi	r4, [r0], -r3, lsl #12
   138e8:			; <UNDEFINED> instruction: 0xf7f5930b
   138ec:	cmplt	r8, r9, lsl sl	; <UNPREDICTABLE>
   138f0:	stmdals	fp, {r0, r9, sl, lr}
   138f4:	blx	fe4cf912 <tcgetattr@plt+0xfe4c81b6>
   138f8:			; <UNDEFINED> instruction: 0xf7f54620
   138fc:	strmi	pc, [r1], -r5, lsr #20
   13900:	mvnsle	r2, r0, lsl #16
   13904:	ldrtmi	r2, [r0], -r3, ror #2
   13908:	mvnscc	pc, #79	; 0x4f
   1390c:			; <UNDEFINED> instruction: 0xf7f5930c
   13910:	strdcs	pc, [fp, #-149]!	; 0xffffff6b
   13914:	ldrtmi	r4, [r0], -r3, lsl #12
   13918:	movwcs	r9, #17165	; 0x430d
   1391c:			; <UNDEFINED> instruction: 0xf7f5930e
   13920:	tstlt	r8, r5, lsr #17	; <UNPREDICTABLE>
   13924:			; <UNDEFINED> instruction: 0xf0439b0e
   13928:	movwls	r0, #58113	; 0xe301
   1392c:	stmdage	r3, {r0, r8, fp, sp, pc}
   13930:	blx	1f4f9c4 <tcgetattr@plt+0x1f48268>
   13934:	ldmvs	r8!, {r3, r4, r7, r8, ip, sp, pc}
   13938:			; <UNDEFINED> instruction: 0xf9c2f020
   1393c:			; <UNDEFINED> instruction: 0xf005980b
   13940:	andcs	pc, r0, r1, ror #20
   13944:	blmi	3a6188 <tcgetattr@plt+0x39ea2c>
   13948:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1394c:	blls	3ed9bc <tcgetattr@plt+0x3e6260>
   13950:			; <UNDEFINED> instruction: 0xf04f405a
   13954:	mrsle	r0, ELR_hyp
   13958:	pop	{r4, ip, sp, pc}
   1395c:	stmdbmi	sl, {r4, r5, r6, r7, r8, pc}
   13960:	bls	65208 <tcgetattr@plt+0x5daac>
   13964:			; <UNDEFINED> instruction: 0xf7ff4479
   13968:	stmdals	r1, {r0, r1, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   1396c:	b	ff551940 <tcgetattr@plt+0xff54a1e4>
   13970:	rscscc	pc, pc, pc, asr #32
   13974:			; <UNDEFINED> instruction: 0xf7f3e7e6
   13978:	svclt	0x0000eb3c
   1397c:	andeq	pc, r5, r6, ror #5
   13980:	andeq	r0, r0, r8, ror r3
   13984:	andeq	pc, r5, ip, asr #4
   13988:	andeq	sl, r3, r8, lsl #26
   1398c:	svcmi	0x00f0e92d
   13990:	stcvs	6, cr4, [lr, #-28]	; 0xffffffe4
   13994:	bvs	137fba8 <tcgetattr@plt+0x137844c>
   13998:	strbcc	r6, [r0, #-2228]!	; 0xfffff74c
   1399c:			; <UNDEFINED> instruction: 0xf0204620
   139a0:	ldmdavs	r8!, {r0, r2, r3, sl, fp, ip, sp, lr, pc}^
   139a4:			; <UNDEFINED> instruction: 0xf7f52144
   139a8:	stmdacs	r0, {r0, r5, r6, fp, ip, sp, lr, pc}
   139ac:			; <UNDEFINED> instruction: 0xf8d4d058
   139b0:	ldmdavs	fp, {r2, r5, r6, r7, ip, sp}^
   139b4:	ldmib	r7, {r0, r1, r2, r3, r4, fp, sp, lr}^
   139b8:	blcs	203e4 <tcgetattr@plt+0x18c88>
   139bc:	adcshi	pc, r0, r0
   139c0:	eorcs	pc, r8, #12779520	; 0xc30000
   139c4:	eorcs	pc, r8, #14090240	; 0xd70000
   139c8:			; <UNDEFINED> instruction: 0xf5076013
   139cc:			; <UNDEFINED> instruction: 0xf8d47209
   139d0:			; <UNDEFINED> instruction: 0xf8c730e0
   139d4:	blcs	2026c <tcgetattr@plt+0x18b10>
   139d8:	adchi	pc, r8, r0
   139dc:	eorcs	pc, r8, #12779520	; 0xc30000
   139e0:	ldrdlt	lr, [sl, -r7]
   139e4:			; <UNDEFINED> instruction: 0xf8d74622
   139e8:	ldmib	r7, {r4, ip, pc}^
   139ec:	tstls	r1, r6, lsl #20
   139f0:	svcvc	0x00e0f842
   139f4:	eorcs	pc, r8, #13041664	; 0xc70000
   139f8:	ldmdbvs	sl, {r0, r1, r3, r5, r7, r8, ip, sp, pc}
   139fc:	tstlt	r2, sl, lsr r1
   13a00:	bvs	fe6ac064 <tcgetattr@plt+0xfe6a4908>
   13a04:	bvs	ff6652ec <tcgetattr@plt+0xff65db90>
   13a08:	smlabtcs	sl, r7, r9, lr
   13a0c:	andne	lr, r6, #3457024	; 0x34c000
   13a10:	ldc2	0, cr15, [sl], #-208	; 0xffffff30
   13a14:	eorvc	pc, r4, #14090240	; 0xd70000
   13a18:			; <UNDEFINED> instruction: 0xf0002f00
   13a1c:			; <UNDEFINED> instruction: 0xf8d7808a
   13a20:	blcs	202b8 <tcgetattr@plt+0x18b5c>
   13a24:			; <UNDEFINED> instruction: 0xf8c7d1e9
   13a28:			; <UNDEFINED> instruction: 0xf1b99010
   13a2c:	andle	r0, r1, r0, lsl #30
   13a30:	andsvc	pc, r8, r9, asr #17
   13a34:	ldrtmi	r9, [r8], -r1, lsl #22
   13a38:	eorlt	pc, r8, r7, asr #17
   13a3c:			; <UNDEFINED> instruction: 0x46414652
   13a40:			; <UNDEFINED> instruction: 0xf03462fb
   13a44:			; <UNDEFINED> instruction: 0xf8d4fc21
   13a48:			; <UNDEFINED> instruction: 0xf8d330d8
   13a4c:	ldmdavs	fp, {r3, r5, r9, ip, sp}^
   13a50:	svccs	0x0000681f
   13a54:			; <UNDEFINED> instruction: 0xf8d4d152
   13a58:	ldmdavs	fp, {r2, r5, r6, r7, ip, sp}^
   13a5c:	sub	r6, sp, pc, lsl r8
   13a60:	ldrdcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   13a64:	ldrdcs	lr, [r9, r3]
   13a68:			; <UNDEFINED> instruction: 0xb12a4608
   13a6c:	eorne	pc, r8, #12713984	; 0xc20000
   13a70:	ldrdeq	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   13a74:	eorne	pc, r8, #13828096	; 0xd30000
   13a78:			; <UNDEFINED> instruction: 0xf503600a
   13a7c:			; <UNDEFINED> instruction: 0xf8c37209
   13a80:	tstcs	r0, r8, lsr #4
   13a84:	eorne	pc, r4, #12779520	; 0xc30000
   13a88:			; <UNDEFINED> instruction: 0xf8c46003
   13a8c:			; <UNDEFINED> instruction: 0xf8d320e4
   13a90:	ldmdbvs	r9, {r3, r5, r9, sp}
   13a94:	ldrdlt	pc, [r8], -r3	; <UNPREDICTABLE>
   13a98:			; <UNDEFINED> instruction: 0xf8d36817
   13a9c:	ldmib	r3, {r2, r3, r5, ip, pc}^
   13aa0:	tstls	r1, r6, lsl #20
   13aa4:	umaal	fp, r7, r7, r9
   13aa8:	teqvs	sl, sl, lsl r9
   13aac:	orrsvs	fp, r7, r2, lsl #2
   13ab0:			; <UNDEFINED> instruction: 0x46386a9a
   13ab4:	stmib	r7, {r0, r3, r4, r6, r7, r9, fp, sp, lr}^
   13ab8:	ldmib	r3, {r1, r3, r8, sp}^
   13abc:			; <UNDEFINED> instruction: 0xf0341206
   13ac0:			; <UNDEFINED> instruction: 0xf8d7fbe3
   13ac4:	ldmdavs	fp, {r3, r5, r9, ip, sp}^
   13ac8:			; <UNDEFINED> instruction: 0xb3af681f
   13acc:	eorcc	pc, r8, #14090240	; 0xd70000
   13ad0:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
   13ad4:	mvnle	r2, r0, lsl #22
   13ad8:	teqvs	fp, r1, lsl #22
   13adc:	orrsvs	fp, pc, r3, lsl #2
   13ae0:			; <UNDEFINED> instruction: 0xf8c74638
   13ae4:			; <UNDEFINED> instruction: 0xf8c7b028
   13ae8:	ldrbmi	r9, [r2], -ip, lsr #32
   13aec:			; <UNDEFINED> instruction: 0xf0344641
   13af0:			; <UNDEFINED> instruction: 0xf8d4fbcb
   13af4:			; <UNDEFINED> instruction: 0xf8d330d8
   13af8:			; <UNDEFINED> instruction: 0xb1a77224
   13afc:	andcs	r4, r1, #59768832	; 0x3900000
   13b00:			; <UNDEFINED> instruction: 0xf0334620
   13b04:	ldrtmi	pc, [sl], -r7, asr #31	; <UNPREDICTABLE>
   13b08:			; <UNDEFINED> instruction: 0x46284631
   13b0c:			; <UNDEFINED> instruction: 0xf7f92300
   13b10:			; <UNDEFINED> instruction: 0x4620faff
   13b14:			; <UNDEFINED> instruction: 0xf8d4f020
   13b18:	andlt	r2, r3, r0
   13b1c:	svchi	0x00f0e8bd
   13b20:	rsccs	pc, r4, r4, asr #17
   13b24:			; <UNDEFINED> instruction: 0xf8d4e750
   13b28:	strb	r7, [r7, r0, ror #1]!
   13b2c:	rsccs	pc, r4, r4, asr #17
   13b30:			; <UNDEFINED> instruction: 0xf8c7e756
   13b34:	mrcle	0, 7, r9, cr15, cr0, {0}
   13b38:	movwcs	r9, #2561	; 0xa01
   13b3c:	mrcle	1, 7, r6, cr15, cr10, {0}
   13b40:	mvnsmi	lr, #737280	; 0xb4000
   13b44:	addlt	r2, r7, r1, lsl #4
   13b48:	strmi	r6, [ip], -r6, asr #16
   13b4c:	tstcs	r0, r8, lsl #12
   13b50:	blx	ff1d1b3e <tcgetattr@plt+0xff1ca3e2>
   13b54:	stfvss	f2, [r7, #48]!	; 0x30
   13b58:	ldmdbhi	r3, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
   13b5c:	andcs	r4, r1, r2, lsl #12
   13b60:			; <UNDEFINED> instruction: 0xf0359205
   13b64:	ldmvs	r1!, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   13b68:	bls	16547c <tcgetattr@plt+0x15dd20>
   13b6c:	stmib	sp, {r0, r3, fp, sp, lr}^
   13b70:	strmi	r9, [r5], -r0, lsl #14
   13b74:			; <UNDEFINED> instruction: 0xf0094620
   13b78:	cmncs	r4, pc, asr lr	; <UNPREDICTABLE>
   13b7c:	ldrtmi	r6, [r0], -r8, lsr #32
   13b80:			; <UNDEFINED> instruction: 0xff74f7f4
   13b84:	stmdacs	r0, {r1, r5, r6, r8, sp}
   13b88:	svccs	0x0000bf18
   13b8c:	svclt	0x00144630
   13b90:			; <UNDEFINED> instruction: 0xf04f683b
   13b94:	strdvs	r3, [fp], pc	; <UNPREDICTABLE>
   13b98:			; <UNDEFINED> instruction: 0xff68f7f4
   13b9c:	rsbvs	fp, ip, r0, lsl #18
   13ba0:	stmiavs	r0!, {r0, r6, r9, sl, lr}^
   13ba4:	ldrdls	pc, [r0], -r5
   13ba8:	mcr2	0, 7, pc, cr8, cr15, {0}	; <UNPREDICTABLE>
   13bac:			; <UNDEFINED> instruction: 0x46414f13
   13bb0:	ldrbtmi	r4, [pc], #-2835	; 13bb8 <tcgetattr@plt+0xc45c>
   13bb4:	ldrbtmi	r9, [fp], #-1282	; 0xfffffafe
   13bb8:	movwls	r9, #5888	; 0x1700
   13bbc:	movwls	r2, #13056	; 0x3300
   13bc0:	strbmi	r4, [r8], -r2, lsl #12
   13bc4:			; <UNDEFINED> instruction: 0xffa4f00f
   13bc8:	ldrtmi	fp, [r0], -r8, asr #2
   13bcc:			; <UNDEFINED> instruction: 0xf7f42162
   13bd0:	blx	fec5390c <tcgetattr@plt+0xfec4c1b0>
   13bd4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   13bd8:	pop	{r0, r1, r2, ip, sp, pc}
   13bdc:	stmdbmi	r9, {r4, r5, r6, r7, r8, r9, pc}
   13be0:	stmdavs	sl!, {r5, r9, sl, lr}
   13be4:			; <UNDEFINED> instruction: 0xf7ff4479
   13be8:			; <UNDEFINED> instruction: 0x4628f83f
   13bec:	ldmib	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13bf0:	rscscc	pc, pc, pc, asr #32
   13bf4:	pop	{r0, r1, r2, ip, sp, pc}
   13bf8:	svclt	0x000083f0
   13bfc:	andeq	r0, r0, fp, lsl r1
   13c00:	andeq	r0, r0, pc, asr #32
   13c04:	andeq	r9, r3, r4, rrx
   13c08:			; <UNDEFINED> instruction: 0x4604b510
   13c0c:			; <UNDEFINED> instruction: 0xf7f36800
   13c10:	strtmi	lr, [r0], -r4, lsl #19
   13c14:			; <UNDEFINED> instruction: 0x4010e8bd
   13c18:	ldmdblt	ip!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13c1c:	blmi	9a64b8 <tcgetattr@plt+0x99ed5c>
   13c20:	ldrblt	r4, [r0, #1146]!	; 0x47a
   13c24:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   13c28:	svcmi	0x0024460e
   13c2c:	movwls	r6, #30747	; 0x781b
   13c30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13c34:			; <UNDEFINED> instruction: 0xf93af010
   13c38:			; <UNDEFINED> instruction: 0x4604447f
   13c3c:	mcrrne	8, 8, r6, r3, cr0
   13c40:	stmdavs	r0!, {r0, r1, r3, r4, r8, ip, lr, pc}^
   13c44:	ldmdbmi	lr, {r7, r8, ip, sp, pc}
   13c48:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   13c4c:			; <UNDEFINED> instruction: 0xff90f7fe
   13c50:	blmi	6664c8 <tcgetattr@plt+0x65ed6c>
   13c54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13c58:	blls	1edcc8 <tcgetattr@plt+0x1e656c>
   13c5c:			; <UNDEFINED> instruction: 0xf04f405a
   13c60:			; <UNDEFINED> instruction: 0xd1250300
   13c64:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   13c68:	strbtmi	r4, [r8], -r1, lsl #12
   13c6c:	blx	fe1d1c58 <tcgetattr@plt+0xfe1ca4fc>
   13c70:	mvnle	r2, r0, lsl #16
   13c74:	pushlt	{r0, r2, r8, sl, fp, ip, pc}
   13c78:			; <UNDEFINED> instruction: 0xf034e7ea
   13c7c:	strmi	pc, [r5], -r9, asr #21
   13c80:	sbcsle	r2, lr, r0, lsl #16
   13c84:	ldrsbcs	pc, [r4, #133]	; 0x85	; <UNPREDICTABLE>
   13c88:	cmnlt	sl, pc, lsl #22
   13c8c:	ldmpl	r9!, {r1, r4, r6, fp, sp, lr}^
   13c90:	andle	r4, r4, sl, lsl #5
   13c94:	strtmi	r2, [r8], -r0, lsl #6
   13c98:			; <UNDEFINED> instruction: 0xf034461a
   13c9c:	stmdbmi	fp, {r0, r5, r7, sl, fp, ip, sp, lr, pc}
   13ca0:			; <UNDEFINED> instruction: 0x46284632
   13ca4:			; <UNDEFINED> instruction: 0xf0304479
   13ca8:	ldrb	pc, [r1, r9, lsr #27]	; <UNPREDICTABLE>
   13cac:	udf	#5513	; 0x1589
   13cb0:	ldmib	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13cb4:	andeq	lr, r5, r4, ror pc
   13cb8:	andeq	r0, r0, r8, ror r3
   13cbc:	andeq	lr, r5, ip, asr pc
   13cc0:	andeq	r5, r4, sl, ror #14
   13cc4:	andeq	lr, r5, r0, asr #30
   13cc8:	andeq	r0, r0, r0, lsr r4
   13ccc:	andeq	r5, r4, r0, lsl r7
   13cd0:	blmi	10e65e0 <tcgetattr@plt+0x10dee84>
   13cd4:	push	{r1, r3, r4, r5, r6, sl, lr}
   13cd8:	strdlt	r4, [r2], r0
   13cdc:			; <UNDEFINED> instruction: 0x460658d3
   13ce0:	movwls	r6, #6171	; 0x181b
   13ce4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13ce8:			; <UNDEFINED> instruction: 0xf8e0f010
   13cec:	ldrtmi	r4, [r0], -r7, lsl #12
   13cf0:			; <UNDEFINED> instruction: 0xf8def010
   13cf4:	ldrdhi	pc, [r0], -r7
   13cf8:	movwls	r2, #768	; 0x300
   13cfc:			; <UNDEFINED> instruction: 0xf8d54605
   13d00:			; <UNDEFINED> instruction: 0xf7f30088
   13d04:	strmi	lr, [r4], -lr, lsl #19
   13d08:	strmi	fp, [r1], -r8, ror #2
   13d0c:			; <UNDEFINED> instruction: 0xf7ff4630
   13d10:	strtmi	pc, [r0], -r5, lsl #31
   13d14:	stmdb	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13d18:	ldrdeq	pc, [r8], r5
   13d1c:	stmib	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13d20:	stmdacs	r0, {r2, r9, sl, lr}
   13d24:			; <UNDEFINED> instruction: 0xf8d5d1f1
   13d28:			; <UNDEFINED> instruction: 0xf7f30088
   13d2c:	pkhtbmi	lr, r1, r2, asr #23
   13d30:	ldrtmi	fp, [r0], -r0, lsl #23
   13d34:			; <UNDEFINED> instruction: 0xf8b8f010
   13d38:	cmneq	pc, #16	; <UNPREDICTABLE>
   13d3c:			; <UNDEFINED> instruction: 0xf410d11e
   13d40:			; <UNDEFINED> instruction: 0xf3c04f7f
   13d44:	teqle	pc, r7, lsl #6
   13d48:			; <UNDEFINED> instruction: 0xb1209800
   13d4c:	ldrtmi	r4, [r0], -r1, lsl #12
   13d50:			; <UNDEFINED> instruction: 0xff64f7ff
   13d54:			; <UNDEFINED> instruction: 0xf7f39800
   13d58:	ldmdavs	r8!, {r5, r6, r7, fp, sp, lr, pc}^
   13d5c:			; <UNDEFINED> instruction: 0xf7feb108
   13d60:	bmi	852d34 <tcgetattr@plt+0x84b5d8>
   13d64:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   13d68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13d6c:	subsmi	r9, sl, r1, lsl #22
   13d70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13d74:	andlt	sp, r2, pc, lsr #2
   13d78:			; <UNDEFINED> instruction: 0x87f0e8bd
   13d7c:	vqrdmlsh.s<illegal width 8>	<illegal reg q8.5>, q1, q5
   13d80:	bcs	146a0 <tcgetattr@plt+0xcf44>
   13d84:	ldmdbmi	r8, {r5, r6, r7, r8, sl, fp, ip, lr, pc}
   13d88:	strbtmi	r4, [r8], -r2, asr #12
   13d8c:			; <UNDEFINED> instruction: 0xf0354479
   13d90:	ldrb	pc, [r9, r5, asr #21]	; <UNPREDICTABLE>
   13d94:	andeq	pc, r1, r9, lsl #2
   13d98:	blx	a4fe74 <tcgetattr@plt+0xa48718>
   13d9c:	mvnscc	pc, pc, asr #32
   13da0:			; <UNDEFINED> instruction: 0xf8d54682
   13da4:			; <UNDEFINED> instruction: 0xf7f30088
   13da8:	strbmi	lr, [sl], -r4, lsr #17
   13dac:	ldrbmi	r4, [r0], -r1, lsl #12
   13db0:	ldm	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13db4:			; <UNDEFINED> instruction: 0x46514630
   13db8:	andmi	pc, r9, sl, lsl #16
   13dbc:			; <UNDEFINED> instruction: 0xff2ef7ff
   13dc0:			; <UNDEFINED> instruction: 0xf7f34650
   13dc4:	ldr	lr, [r4, sl, lsr #17]!
   13dc8:	strbmi	r4, [r2], -r8, lsl #18
   13dcc:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
   13dd0:	blx	fe94feac <tcgetattr@plt+0xfe948750>
   13dd4:			; <UNDEFINED> instruction: 0xf7f3e7b8
   13dd8:	svclt	0x0000e90c
   13ddc:	andeq	lr, r5, r0, asr #29
   13de0:	andeq	r0, r0, r8, ror r3
   13de4:	andeq	lr, r5, lr, lsr #28
   13de8:			; <UNDEFINED> instruction: 0x0003a9b0
   13dec:	andeq	sl, r3, sl, asr r9
   13df0:	svcmi	0x00f0e92d
   13df4:	sfmmi	f2, 4, [fp], {1}
   13df8:	blmi	fe300014 <tcgetattr@plt+0xfe2f88b8>
   13dfc:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
   13e00:	strmi	r6, [r5], -r7, asr #16
   13e04:	stmiapl	r3!, {r3, r9, sl, lr}^
   13e08:	ldmdavs	fp, {r8, sp}
   13e0c:			; <UNDEFINED> instruction: 0xf04f9303
   13e10:			; <UNDEFINED> instruction: 0xf7f90300
   13e14:	msrcs	(UNDEF: 98), r5
   13e18:	ldmdalt	r3, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   13e1c:	ldrsbge	pc, [r8], #-134	; 0xffffff7a	; <UNPREDICTABLE>
   13e20:	ldrtmi	r4, [r8], -r4, lsl #12
   13e24:	mcr2	7, 1, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
   13e28:			; <UNDEFINED> instruction: 0xf0402800
   13e2c:			; <UNDEFINED> instruction: 0xf017809b
   13e30:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   13e34:	adcshi	pc, fp, r0
   13e38:			; <UNDEFINED> instruction: 0xf017a902
   13e3c:	blmi	1f134a8 <tcgetattr@plt+0x1f0bd4c>
   13e40:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
   13e44:	pkhbtmi	r4, r1, sl, lsl #5
   13e48:	addshi	pc, pc, r0
   13e4c:			; <UNDEFINED> instruction: 0x462268b9
   13e50:			; <UNDEFINED> instruction: 0x4630465b
   13e54:	stmib	sp, {r0, r3, fp, sp, lr}^
   13e58:			; <UNDEFINED> instruction: 0xf0098a00
   13e5c:	strmi	pc, [r4], -sp, ror #25
   13e60:	blcs	b71ef4 <tcgetattr@plt+0xb6a798>
   13e64:	stmdavs	r8!, {r3, r4, r5, ip, lr, pc}^
   13e68:			; <UNDEFINED> instruction: 0xf7f42161
   13e6c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   13e70:	addshi	pc, sl, r0
   13e74:	ldrbtmi	r4, [pc], #-3950	; 13e7c <tcgetattr@plt+0xc720>
   13e78:	ldmvs	r0!, {r0, r5, r9, sl, lr}^
   13e7c:	ldc2	0, cr15, [r4, #124]!	; 0x7c
   13e80:	strtmi	r4, [r0], -r5, lsl #12
   13e84:	stmda	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13e88:			; <UNDEFINED> instruction: 0x46284639
   13e8c:	svc	0x00eef7f2
   13e90:	stmdacs	r0, {r2, r9, sl, lr}
   13e94:	adchi	pc, r2, r0
   13e98:	bls	a572c <tcgetattr@plt+0x9dfd0>
   13e9c:	tstcs	r1, r8, asr #12
   13ea0:	stmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13ea4:	addsmi	r9, r8, #2048	; 0x800
   13ea8:	addhi	pc, r9, r0, asr #32
   13eac:	strcs	r4, [r0, -r0, lsr #12]
   13eb0:	bl	251e84 <tcgetattr@plt+0x24a728>
   13eb4:			; <UNDEFINED> instruction: 0xf7f34628
   13eb8:	bmi	17cdf80 <tcgetattr@plt+0x17c6824>
   13ebc:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   13ec0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13ec4:	subsmi	r9, sl, r3, lsl #22
   13ec8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13ecc:	adchi	pc, r8, r0, asr #32
   13ed0:	andlt	r4, r5, r8, lsr r6
   13ed4:	svchi	0x00f0e8bd
   13ed8:	svccs	0x00007867
   13edc:	strtmi	sp, [r0], -r3, asr #3
   13ee0:	ldmda	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13ee4:	stccs	8, cr6, [r0], {244}	; 0xf4
   13ee8:	addshi	pc, r2, r0
   13eec:	ldrcc	pc, [r0], #2260	; 0x8d4
   13ef0:	blcs	3a700 <tcgetattr@plt+0x32fa4>
   13ef4:			; <UNDEFINED> instruction: 0xf8d4d04f
   13ef8:			; <UNDEFINED> instruction: 0xf4155410
   13efc:	cmple	sl, r0, lsl #10
   13f00:	msrmi	SPSR_, #111	; 0x6f
   13f04:	rsbsle	r4, fp, #-1610612727	; 0xa0000009
   13f08:	teqlt	r2, #144, 12	; 0x9000000
   13f0c:	ldrdge	pc, [r8, -pc]!	; <UNPREDICTABLE>
   13f10:	ldrbtmi	r4, [sl], #1704	; 0x6a8
   13f14:	bl	25ac6c <tcgetattr@plt+0x253510>
   13f18:	tstcs	sl, r5, lsl #22
   13f1c:	ldrbmi	r4, [r8], -r2, lsr #12
   13f20:	b	fedd1ef4 <tcgetattr@plt+0xfedca798>
   13f24:	tstlt	r8, r7, lsl #12
   13f28:	streq	lr, [fp], #-2976	; 0xfffff460
   13f2c:	strbmi	r0, [r0], -r1, lsr #1
   13f30:			; <UNDEFINED> instruction: 0xf0353101
   13f34:			; <UNDEFINED> instruction: 0x4622f9b5
   13f38:	movwcs	r4, #38489	; 0x9659
   13f3c:	svclt	0x00182f00
   13f40:	strtmi	r3, [r5], #-1025	; 0xfffffbff
   13f44:			; <UNDEFINED> instruction: 0xf0364680
   13f48:	strbmi	pc, [r2], -r1, ror #27	; <UNPREDICTABLE>
   13f4c:			; <UNDEFINED> instruction: 0x46304651
   13f50:	mcr2	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   13f54:	adcmi	r9, sl, #8192	; 0x2000
   13f58:			; <UNDEFINED> instruction: 0x4640d1dc
   13f5c:			; <UNDEFINED> instruction: 0xf7f22700
   13f60:	sbfx	lr, ip, #31, #11
   13f64:	ldrtmi	r2, [r8], -r2, ror #2
   13f68:	mcr2	7, 6, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   13f6c:			; <UNDEFINED> instruction: 0xf0174681
   13f70:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   13f74:	svcge	0x0060f47f
   13f78:			; <UNDEFINED> instruction: 0x464a4930
   13f7c:			; <UNDEFINED> instruction: 0xf04f4630
   13f80:	ldrbtmi	r3, [r9], #-2047	; 0xfffff801
   13f84:	mrc2	7, 3, pc, cr0, cr14, {7}
   13f88:	stmdami	sp!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
   13f8c:			; <UNDEFINED> instruction: 0xf0354478
   13f90:	strmi	pc, [r4], -fp, lsl #19
   13f94:			; <UNDEFINED> instruction: 0xf8d4e764
   13f98:	strbmi	r0, [r9], -ip, lsr #5
   13f9c:	b	10d1f70 <tcgetattr@plt+0x10ca814>
   13fa0:			; <UNDEFINED> instruction: 0xf01f4620
   13fa4:	usad8	r8, r9, fp
   13fa8:	ldrbtmi	r4, [pc], #-3878	; 13fb0 <tcgetattr@plt+0xc854>
   13fac:	stmdbmi	r6!, {r2, r5, r6, r8, r9, sl, sp, lr, pc}
   13fb0:			; <UNDEFINED> instruction: 0xf04f4630
   13fb4:	ldrbtmi	r3, [r9], #-2047	; 0xfffff801
   13fb8:	mrc2	7, 2, pc, cr6, cr14, {7}
   13fbc:	stmdbmi	r3!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   13fc0:			; <UNDEFINED> instruction: 0x462a4630
   13fc4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   13fc8:			; <UNDEFINED> instruction: 0xf7fe4479
   13fcc:	strtmi	pc, [r0], -sp, asr #28
   13fd0:	b	1e51fa4 <tcgetattr@plt+0x1e4a848>
   13fd4:			; <UNDEFINED> instruction: 0xf7f24628
   13fd8:	strb	lr, [lr, -r0, lsr #31]!
   13fdc:	stmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13fe0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   13fe4:			; <UNDEFINED> instruction: 0xf7f36800
   13fe8:	ldmdbmi	r9, {r4, r5, r8, fp, sp, lr, pc}
   13fec:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   13ff0:	ldrtmi	r4, [r0], -r3, lsl #12
   13ff4:	mrc2	7, 1, pc, cr8, cr14, {7}
   13ff8:			; <UNDEFINED> instruction: 0xf7f24628
   13ffc:	ldrb	lr, [ip, -lr, lsl #31]
   14000:			; <UNDEFINED> instruction: 0x46304914
   14004:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   14008:			; <UNDEFINED> instruction: 0xf7fe4479
   1400c:	ldrb	pc, [r4, -sp, lsr #28]	; <UNPREDICTABLE>
   14010:			; <UNDEFINED> instruction: 0x46304911
   14014:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   14018:			; <UNDEFINED> instruction: 0xf7fe4479
   1401c:	strb	pc, [ip, -r5, lsr #28]	; <UNPREDICTABLE>
   14020:	svc	0x00e6f7f2
   14024:	muleq	r5, r6, sp
   14028:	andeq	r0, r0, r8, ror r3
   1402c:	andeq	r8, r5, r2, lsr #13
   14030:	andeq	sl, r3, r2, lsr #18
   14034:	ldrdeq	lr, [r5], -r6
   14038:	andeq	r5, r4, r2, lsr #9
   1403c:	andeq	sl, r3, sl, asr #2
   14040:	andeq	r7, r3, r4, lsl r6
   14044:	andeq	sl, r3, sl, ror #15
   14048:	andeq	sl, r3, r6, ror #15
   1404c:	andeq	sl, r3, r0, ror #15
   14050:	andeq	r7, r3, r6, ror #14
   14054:			; <UNDEFINED> instruction: 0x0003a7b0
   14058:			; <UNDEFINED> instruction: 0x00037db4
   1405c:	svcmi	0x00f8e92d
   14060:	stcvs	6, cr4, [fp, #-20]	; 0xffffffec
   14064:	stmdavs	r7, {r1, r2, r3, r9, sl, lr}^
   14068:	ldrsbhi	pc, [r8], #-129	; 0xffffff7f	; <UNPREDICTABLE>
   1406c:			; <UNDEFINED> instruction: 0x4620689c
   14070:			; <UNDEFINED> instruction: 0xf8a4f020
   14074:	cmncs	lr, r8, lsr r6
   14078:	ldrdls	pc, [r0], -r5
   1407c:	ldc2l	7, cr15, [r6], #976	; 0x3d0
   14080:	cmple	r2, r0, lsl #16
   14084:	cmncs	r0, pc, asr #22
   14088:	ldrdlt	pc, [r0], -r5
   1408c:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
   14090:	eorseq	pc, r8, #-1073741824	; 0xc0000000
   14094:	streq	lr, [r3, #-2985]	; 0xfffff457
   14098:	bleq	cef4c <tcgetattr@plt+0xc77f0>
   1409c:			; <UNDEFINED> instruction: 0xf585fab5
   140a0:	blx	fe312b96 <tcgetattr@plt+0xfe30b43a>
   140a4:	b	13d6660 <tcgetattr@plt+0x13cef04>
   140a8:			; <UNDEFINED> instruction: 0xf7f41b5b
   140ac:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   140b0:			; <UNDEFINED> instruction: 0xf8d4d177
   140b4:			; <UNDEFINED> instruction: 0xf8d400ec
   140b8:			; <UNDEFINED> instruction: 0xf011a0f4
   140bc:	b	1592c80 <tcgetattr@plt+0x158b524>
   140c0:			; <UNDEFINED> instruction: 0xf8c4030b
   140c4:	ldrshle	r0, [r4, #-4]!
   140c8:	ldrtmi	r2, [r8], -r5, asr #2
   140cc:	stc2l	7, cr15, [lr], {244}	; 0xf4
   140d0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   140d4:	cmncs	pc, sp, asr r1	; <UNPREDICTABLE>
   140d8:			; <UNDEFINED> instruction: 0xf7f44638
   140dc:	stmdacs	r0, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   140e0:	ldmdavs	fp!, {r1, r3, r6, r8, ip, lr, pc}^
   140e4:	cmple	r0, r0, lsl #22
   140e8:	ldrdne	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   140ec:	cmple	r4, r8, asr #24
   140f0:	cmncs	pc, r8, lsr r6	; <UNPREDICTABLE>
   140f4:	ldc2	7, cr15, [sl], #976	; 0x3d0
   140f8:	suble	r2, r4, r0, lsl #16
   140fc:	svccs	0x00004657
   14100:	ldrtmi	sp, [r9], -r1, asr #32
   14104:			; <UNDEFINED> instruction: 0xf0114620
   14108:	vmovne	d7, pc, r3
   1410c:	tstle	fp, r5, lsl #12
   14110:	ldrtmi	r4, [sl], -sp, lsr #18
   14114:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   14118:	stc2	7, cr15, [r6, #1016]!	; 0x3f8
   1411c:	ldrsbteq	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   14120:	mrc	7, 7, APSR_nzcv, cr10, cr2, {7}
   14124:	rscsge	pc, r4, r4, asr #17
   14128:	cmncs	r0, ip, lsl r0
   1412c:			; <UNDEFINED> instruction: 0xf7f44638
   14130:			; <UNDEFINED> instruction: 0xf8d4fc9d
   14134:			; <UNDEFINED> instruction: 0xf8d400ec
   14138:			; <UNDEFINED> instruction: 0xf011a0f4
   1413c:			; <UNDEFINED> instruction: 0xf8c4faaf
   14140:			; <UNDEFINED> instruction: 0x462000f4
   14144:			; <UNDEFINED> instruction: 0xffd8f011
   14148:	strcs	r4, [r0, #-1616]	; 0xfffff9b0
   1414c:	mcr	7, 7, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   14150:	stc2l	0, cr15, [r0], #96	; 0x60
   14154:			; <UNDEFINED> instruction: 0xf01f4620
   14158:	ldmdami	ip, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1415c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   14160:	blx	ff0d01be <tcgetattr@plt+0xff0c8a62>
   14164:	pop	{r3, r5, r9, sl, lr}
   14168:	ldmvs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1416c:			; <UNDEFINED> instruction: 0xf0116818
   14170:	mcrrne	15, 8, pc, r2, cr1	; <UNPREDICTABLE>
   14174:	tstle	r0, r1, lsl #12
   14178:	blcs	2e36c <tcgetattr@plt+0x26c10>
   1417c:	ldmvs	fp!, {r3, r4, r5, r7, ip, lr, pc}
   14180:	svccs	0x0000681f
   14184:			; <UNDEFINED> instruction: 0x4650d1bd
   14188:	mcr	7, 6, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   1418c:	pop	{r3, r5, r9, sl, lr}
   14190:			; <UNDEFINED> instruction: 0x46408ff8
   14194:			; <UNDEFINED> instruction: 0xff30f012
   14198:			; <UNDEFINED> instruction: 0x4620e7d6
   1419c:			; <UNDEFINED> instruction: 0xff98f011
   141a0:			; <UNDEFINED> instruction: 0xf8d4e7d2
   141a4:			; <UNDEFINED> instruction: 0xf8d400ec
   141a8:			; <UNDEFINED> instruction: 0xf011a0f4
   141ac:			; <UNDEFINED> instruction: 0xf8c4fa77
   141b0:	blmi	1d4588 <tcgetattr@plt+0x1cce2c>
   141b4:	ldrmi	r4, [r9, #1147]	; 0x47b
   141b8:	strtmi	sp, [r0], -r3, asr #1
   141bc:			; <UNDEFINED> instruction: 0xffcaf011
   141c0:	svclt	0x0000e7c2
   141c4:	andeq	r8, r5, r6, asr #9
   141c8:	andeq	sl, r3, lr, lsl #14
   141cc:	ldrdeq	r8, [r3], -lr
   141d0:	andeq	r8, r5, r0, lsr #7
   141d4:	blmi	7016bc <tcgetattr@plt+0x6f9f60>
   141d8:	ldrbtmi	r4, [fp], #-2587	; 0xfffff5e5
   141dc:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   141e0:	strmi	fp, [r5], -ip, asr #3
   141e4:	ldreq	pc, [r0], #2260	; 0x8d4
   141e8:			; <UNDEFINED> instruction: 0xf8d4b188
   141ec:	ldreq	r3, [fp], #1040	; 0x410
   141f0:	cdpvs	4, 12, cr13, cr3, cr13, {0}
   141f4:	adcmi	r6, fp, #10158080	; 0x9b0000
   141f8:	strtmi	sp, [r9], -lr
   141fc:	mcrr2	0, 2, pc, r0, cr1	; <UNPREDICTABLE>
   14200:			; <UNDEFINED> instruction: 0xf8d4b128
   14204:			; <UNDEFINED> instruction: 0xf0433410
   14208:			; <UNDEFINED> instruction: 0xf8c40310
   1420c:			; <UNDEFINED> instruction: 0xf8d43410
   14210:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   14214:	ldfltd	f5, [r8, #-920]!	; 0xfffffc68
   14218:	addeq	pc, r4, r4, lsl #2
   1421c:	blx	fecd02c6 <tcgetattr@plt+0xfecc8b6a>
   14220:			; <UNDEFINED> instruction: 0xf8d4b960
   14224:	mcrvs	4, 6, r0, cr3, cr0, {4}
   14228:	adcmi	r6, fp, #10158080	; 0x9b0000
   1422c:			; <UNDEFINED> instruction: 0xf8d4bf02
   14230:	vst3.8	{d19-d21}, [r3 :64], r0
   14234:			; <UNDEFINED> instruction: 0xf8c46380
   14238:	bfi	r3, r0, #8, #23
   1423c:			; <UNDEFINED> instruction: 0xf01f4620
   14240:			; <UNDEFINED> instruction: 0xe7e4fc7d
   14244:			; <UNDEFINED> instruction: 0x0005e9ba
   14248:	strdeq	r0, [r0], -ip
   1424c:	svcmi	0x00f0e92d
   14250:	bvs	13dca5c <tcgetattr@plt+0x13d5300>
   14254:	addlt	r4, r7, r6, lsl #12
   14258:	strmi	r4, [r8], -sp, lsl #12
   1425c:			; <UNDEFINED> instruction: 0xf8d62100
   14260:			; <UNDEFINED> instruction: 0xf7f9b004
   14264:	blmi	ff3d2360 <tcgetattr@plt+0xff3cac04>
   14268:	ldmdavs	r2!, {r5, r6, r8, r9, sl, ip, sp}
   1426c:	ldrsbge	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
   14270:			; <UNDEFINED> instruction: 0xf8df447b
   14274:	addsmi	r9, sl, #48, 6	; 0xc0000000
   14278:			; <UNDEFINED> instruction: 0xf8da44f9
   1427c:	andls	r8, r3, r8
   14280:	stclvs	0, cr13, [fp], #36	; 0x24
   14284:	ldrbmi	r2, [r8], -ip, ror #2
   14288:	stcvs	3, cr9, [fp, #20]!
   1428c:			; <UNDEFINED> instruction: 0xf7f49304
   14290:	strmi	pc, [r4], -sp, ror #23
   14294:			; <UNDEFINED> instruction: 0xf8d8b328
   14298:			; <UNDEFINED> instruction: 0xf1b990dc
   1429c:	rsble	r0, r1, r0, lsl #30
   142a0:	smccs	22144	; 0x5680
   142a4:	blx	ff8d227e <tcgetattr@plt+0xff8cab22>
   142a8:	cmplt	r0, r4, lsl #12
   142ac:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
   142b0:			; <UNDEFINED> instruction: 0xf0232400
   142b4:			; <UNDEFINED> instruction: 0xf8c90340
   142b8:			; <UNDEFINED> instruction: 0x46203030
   142bc:	pop	{r0, r1, r2, ip, sp, pc}
   142c0:	ldmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   142c4:			; <UNDEFINED> instruction: 0xf7f42164
   142c8:	stmdacs	r0, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   142cc:			; <UNDEFINED> instruction: 0xf8d9d038
   142d0:			; <UNDEFINED> instruction: 0x46203030
   142d4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   142d8:	eorscc	pc, r0, r9, asr #17
   142dc:	pop	{r0, r1, r2, ip, sp, pc}
   142e0:	strdcs	r8, [sp, #-240]!	; 0xffffff10
   142e4:			; <UNDEFINED> instruction: 0xf7f44658
   142e8:	stmdblt	r8!, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   142ec:	ldrbmi	r2, [r8], -sp, asr #2
   142f0:	blx	fef522ca <tcgetattr@plt+0xfef4ab6e>
   142f4:	rsble	r2, sl, r0, lsl #16
   142f8:	ldrbmi	r2, [r8], -sp, ror #2
   142fc:	blx	fedd22d6 <tcgetattr@plt+0xfedcab7a>
   14300:	stmdals	r4, {r3, r4, r8, ip, sp, pc}
   14304:	stc2	0, cr15, [lr], #208	; 0xd0
   14308:	blmi	fea00ff0 <tcgetattr@plt+0xfe9f9894>
   1430c:	cmpcs	sp, r8, asr r6
   14310:	andpl	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   14314:			; <UNDEFINED> instruction: 0xf7f4696e
   14318:	orrlt	pc, r0, #173056	; 0x2a400
   1431c:	blx	d03a4 <tcgetattr@plt+0xc8c48>
   14320:			; <UNDEFINED> instruction: 0xb12e696d
   14324:			; <UNDEFINED> instruction: 0xf01f68b0
   14328:	ldmvs	r0!, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1432c:	stc2	0, cr15, [r4, #-124]	; 0xffffff84
   14330:	stmiavs	r8!, {r0, r2, r3, r4, r7, r8, ip, sp, pc}
   14334:	stc2l	0, cr15, [r4], #124	; 0x7c
   14338:			; <UNDEFINED> instruction: 0xf01f68a8
   1433c:			; <UNDEFINED> instruction: 0xe7bcfcfd
   14340:			; <UNDEFINED> instruction: 0xf01f4640
   14344:			; <UNDEFINED> instruction: 0x4649ff3b
   14348:			; <UNDEFINED> instruction: 0xf0344640
   1434c:	strbmi	pc, [r9], -sp, lsl #18	; <UNPREDICTABLE>
   14350:	strbmi	r2, [r0], -r1, lsl #4
   14354:	blx	fe7d042a <tcgetattr@plt+0xfe7c8cce>
   14358:	strcs	fp, [r0], #-2944	; 0xfffff480
   1435c:	andlt	r4, r7, r0, lsr #12
   14360:	svchi	0x00f0e8bd
   14364:			; <UNDEFINED> instruction: 0xf0334640
   14368:	stmdacs	r2, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   1436c:	stmibmi	pc, {r2, r4, ip, lr, pc}	; <UNPREDICTABLE>
   14370:			; <UNDEFINED> instruction: 0xf04f4628
   14374:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   14378:	ldc2l	7, cr15, [r6], #-1016	; 0xfffffc08
   1437c:	bls	14e1f8 <tcgetattr@plt+0x146a9c>
   14380:	stmdals	r5, {r0, r4, r6, r9, sl, lr}
   14384:			; <UNDEFINED> instruction: 0xf9daf020
   14388:	bicle	r2, r7, r0, lsl #16
   1438c:	ldrbmi	r9, [r1], -r4, lsl #20
   14390:			; <UNDEFINED> instruction: 0xf0209805
   14394:			; <UNDEFINED> instruction: 0xe7c3f9b1
   14398:	ldrsbcc	pc, [r8], #136	; 0x88	; <UNPREDICTABLE>
   1439c:	eorcs	pc, r8, #13828096	; 0xd30000
   143a0:			; <UNDEFINED> instruction: 0xf8d26852
   143a4:			; <UNDEFINED> instruction: 0xf1b99000
   143a8:			; <UNDEFINED> instruction: 0xf47f0f00
   143ac:			; <UNDEFINED> instruction: 0xf8d3af79
   143b0:			; <UNDEFINED> instruction: 0xf1b99224
   143b4:			; <UNDEFINED> instruction: 0xf47f0f00
   143b8:			; <UNDEFINED> instruction: 0xe7d8af73
   143bc:			; <UNDEFINED> instruction: 0x46514638
   143c0:			; <UNDEFINED> instruction: 0xf7f84622
   143c4:	strbmi	pc, [r0], -fp, lsl #28	; <UNPREDICTABLE>
   143c8:			; <UNDEFINED> instruction: 0xff04f7ff
   143cc:	ldmdavs	r0!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   143d0:			; <UNDEFINED> instruction: 0xf7f42150
   143d4:	ldmdblt	r0!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   143d8:	smccs	30336	; 0x7680
   143dc:	blx	11d23b6 <tcgetattr@plt+0x11cac5a>
   143e0:	stmdacs	r0, {r2, r9, sl, lr}
   143e4:			; <UNDEFINED> instruction: 0x4658d034
   143e8:			; <UNDEFINED> instruction: 0xf7f42150
   143ec:	strmi	pc, [r4], -r7, lsl #25
   143f0:	strmi	fp, [r3], -r0, asr #3
   143f4:	stmdbmi	lr!, {r2, fp, ip, pc}^
   143f8:	stmiavs	r0, {r9, sp}^
   143fc:			; <UNDEFINED> instruction: 0xf0164479
   14400:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   14404:	adchi	pc, r8, r0
   14408:	stcls	6, cr4, [r4], {35}	; 0x23
   1440c:	andcs	r4, r0, #1720320	; 0x1a4000
   14410:	ldrbtmi	r6, [r9], #-2272	; 0xfffff720
   14414:	stc2l	0, cr15, [ip], #88	; 0x58
   14418:			; <UNDEFINED> instruction: 0xf4436b23
   1441c:			; <UNDEFINED> instruction: 0xf0435380
   14420:			; <UNDEFINED> instruction: 0x63230301
   14424:	smccs	30336	; 0x7680
   14428:	blx	852402 <tcgetattr@plt+0x84aca6>
   1442c:	addsle	r2, r4, r0, lsl #16
   14430:	strcs	r9, [r0], #-2820	; 0xfffff4fc
   14434:	ldmvs	r8, {r5, r6, r8, fp, lr}^
   14438:			; <UNDEFINED> instruction: 0xf0164479
   1443c:			; <UNDEFINED> instruction: 0xf025fbf1
   14440:	ldmdbmi	lr, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   14444:			; <UNDEFINED> instruction: 0x46024479
   14448:			; <UNDEFINED> instruction: 0xf7fe4628
   1444c:			; <UNDEFINED> instruction: 0xe734fb91
   14450:	hvccs	50816	; 0xc680
   14454:	blx	2d242e <tcgetattr@plt+0x2cacd2>
   14458:	blls	140b40 <tcgetattr@plt+0x1393e4>
   1445c:			; <UNDEFINED> instruction: 0xf01f6898
   14460:	stmdals	r4, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   14464:	stc2	0, cr15, [lr, #208]	; 0xd0
   14468:	bls	138480 <tcgetattr@plt+0x130d24>
   1446c:			; <UNDEFINED> instruction: 0xf43f2a00
   14470:	ldmdavs	r0!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   14474:			; <UNDEFINED> instruction: 0xf7f42165
   14478:			; <UNDEFINED> instruction: 0x4683faf9
   1447c:	bls	140ae4 <tcgetattr@plt+0x139388>
   14480:			; <UNDEFINED> instruction: 0xf0236b13
   14484:	tstvs	r3, #64, 6
   14488:	ldmdavs	r0!, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}^
   1448c:			; <UNDEFINED> instruction: 0xf7f42152
   14490:			; <UNDEFINED> instruction: 0xb1a8faed
   14494:	ldmvs	r8, {r2, r8, r9, fp, ip, pc}
   14498:	mrc2	0, 4, pc, cr0, cr15, {0}
   1449c:			; <UNDEFINED> instruction: 0xf0349804
   144a0:	andls	pc, r4, fp, asr #27
   144a4:	ldmdavs	r0!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   144a8:			; <UNDEFINED> instruction: 0xf7f42164
   144ac:	pkhtbmi	pc, r1, pc, asr #21	; <UNPREDICTABLE>
   144b0:	bls	140b58 <tcgetattr@plt+0x1393fc>
   144b4:	blvs	4e5e2c <tcgetattr@plt+0x4de6d0>
   144b8:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   144bc:	usat	r6, #28, r3, lsl #6
   144c0:	cmpcs	r5, r0, ror r8
   144c4:	blx	ff4d249c <tcgetattr@plt+0xff4cad40>
   144c8:	eorsle	r2, r6, r0, lsl #16
   144cc:	ldmvs	r8, {r2, r8, r9, fp, ip, pc}
   144d0:	mrc2	0, 3, pc, cr4, cr15, {0}
   144d4:			; <UNDEFINED> instruction: 0xf0349804
   144d8:	andls	pc, r4, fp, ror ip	; <UNPREDICTABLE>
   144dc:	ldmdavs	r0!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   144e0:			; <UNDEFINED> instruction: 0xf7f42154
   144e4:	strmi	pc, [r4], -r3, asr #21
   144e8:	teqle	lr, r0, lsl #16
   144ec:			; <UNDEFINED> instruction: 0xf8d89a04
   144f0:	addsmi	r3, r3, #216	; 0xd8
   144f4:			; <UNDEFINED> instruction: 0xf43f4616
   144f8:	ldmvs	r0, {r4, r5, r8, r9, sl, fp, sp, pc}
   144fc:	mrc2	0, 2, pc, cr14, cr15, {0}
   14500:			; <UNDEFINED> instruction: 0x46404631
   14504:			; <UNDEFINED> instruction: 0xf830f034
   14508:	ldrtmi	r2, [r1], -r1, lsl #4
   1450c:			; <UNDEFINED> instruction: 0xf0334640
   14510:	stmdacs	r0, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
   14514:	svcge	0x0021f43f
   14518:	ldrbmi	r9, [r1], -r4, lsl #20
   1451c:	ldrtmi	r4, [r8], -r3, lsr #12
   14520:	ldc2l	7, cr15, [r6, #992]!	; 0x3e0
   14524:	stmdals	r5, {r1, r2, r5, r8, r9, fp, lr}
   14528:	ldrbtmi	r4, [fp], #-1594	; 0xfffff9c6
   1452c:			; <UNDEFINED> instruction: 0xf7fe4629
   14530:	strbmi	pc, [r0], -fp, ror #17	; <UNPREDICTABLE>
   14534:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   14538:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
   1453c:			; <UNDEFINED> instruction: 0xf7f42144
   14540:	stmdacs	r0, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}
   14544:	blls	148790 <tcgetattr@plt+0x141034>
   14548:			; <UNDEFINED> instruction: 0xf01f6898
   1454c:	stmdals	r4, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   14550:	stc2	0, cr15, [ip], #208	; 0xd0
   14554:	str	r9, [r8, r4]
   14558:			; <UNDEFINED> instruction: 0x4622491a
   1455c:			; <UNDEFINED> instruction: 0xf04f4628
   14560:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   14564:	blx	fe052566 <tcgetattr@plt+0xfe04ae0a>
   14568:	ldmdavs	r0!, {r0, r1, r2, r5, r7, r9, sl, sp, lr, pc}^
   1456c:			; <UNDEFINED> instruction: 0xf7f42154
   14570:	vmlsls.f64	d15, d20, d5
   14574:	strbmi	r9, [ip], -r5, lsl #22
   14578:	stmib	sp, {r0, r1, r9, fp, ip, pc}^
   1457c:	strmi	sl, [r1], -r0, lsl #12
   14580:			; <UNDEFINED> instruction: 0xf0094628
   14584:			; <UNDEFINED> instruction: 0x4605f959
   14588:	adcvc	pc, r0, r6, lsl #10
   1458c:			; <UNDEFINED> instruction: 0xf01c4629
   14590:	ldmvs	r0!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
   14594:	blx	ff45061a <tcgetattr@plt+0xff448ebe>
   14598:			; <UNDEFINED> instruction: 0xf7f24628
   1459c:			; <UNDEFINED> instruction: 0xe68cecbe
   145a0:	andeq	r8, r5, ip, lsl #7
   145a4:	andeq	lr, r5, ip, lsl r9
   145a8:	andeq	r0, r0, r0, ror #6
   145ac:	andeq	sl, r3, sl, lsr r5
   145b0:	andeq	sl, r3, r4, asr #9
   145b4:	andeq	sl, r3, lr, asr #9
   145b8:	andeq	sl, r3, r8, lsl #9
   145bc:	andeq	r4, r4, r0, ror pc
   145c0:	andeq	sl, r3, sl, asr #7
   145c4:	andeq	sl, r3, lr, ror #6
   145c8:	svcmi	0x00f0e92d
   145cc:	bvs	13e5e04 <tcgetattr@plt+0x13de6a8>
   145d0:	cmncs	lr, r2, lsl #13
   145d4:	addlt	r6, r3, r0, asr #16
   145d8:	ldrsbls	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   145dc:			; <UNDEFINED> instruction: 0xf1076ce5
   145e0:			; <UNDEFINED> instruction: 0xf8da0660
   145e4:			; <UNDEFINED> instruction: 0xf7f48000
   145e8:	cmncs	r0, r1, asr #20	; <UNPREDICTABLE>
   145ec:			; <UNDEFINED> instruction: 0xf8dabb88
   145f0:			; <UNDEFINED> instruction: 0xf8da3000
   145f4:			; <UNDEFINED> instruction: 0xf8df0004
   145f8:	movwls	fp, #372	; 0x174
   145fc:	blx	dd25d4 <tcgetattr@plt+0xdcae78>
   14600:	bl	fea259f4 <tcgetattr@plt+0xfea1e298>
   14604:	blx	fec94e38 <tcgetattr@plt+0xfec8d6dc>
   14608:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   1460c:	cmncs	ip, r8, asr #6
   14610:	ldrdeq	pc, [r4], -sl
   14614:	blx	ad25ec <tcgetattr@plt+0xacae90>
   14618:			; <UNDEFINED> instruction: 0xf8da2161
   1461c:			; <UNDEFINED> instruction: 0xf7f40004
   14620:	ldrbmi	pc, [r8, #2597]	; 0xa25	; <UNPREDICTABLE>
   14624:	rsble	r4, r3, r1, lsl #12
   14628:			; <UNDEFINED> instruction: 0xf0214628
   1462c:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   14630:			; <UNDEFINED> instruction: 0x4629d17b
   14634:	ldrtmi	r2, [r0], -r0, lsl #4
   14638:	ldc2	7, cr15, [r2], #992	; 0x3e0
   1463c:			; <UNDEFINED> instruction: 0xf01f4628
   14640:	blmi	1313084 <tcgetattr@plt+0x130b928>
   14644:			; <UNDEFINED> instruction: 0x46214632
   14648:			; <UNDEFINED> instruction: 0x4628447b
   1464c:			; <UNDEFINED> instruction: 0xf85cf7fe
   14650:	ldmib	sl, {r0, r2, r3, r4, r5, sp, lr, pc}^
   14654:	movwls	r3, #0
   14658:	blx	252630 <tcgetattr@plt+0x24aed4>
   1465c:	stmdacs	r0, {r0, r9, sp}
   14660:			; <UNDEFINED> instruction: 0xf8dfd13b
   14664:	cmncs	ip, r0, lsl r1
   14668:	ldrdeq	pc, [r0], -sl
   1466c:	andls	r4, r1, #248, 8	; 0xf8000000
   14670:	bleq	e50a98 <tcgetattr@plt+0xe4933c>
   14674:	ldmdaeq	r0!, {r3, r8, ip, sp, lr, pc}^
   14678:	bleq	30f500 <tcgetattr@plt+0x307da4>
   1467c:	ldrdeq	pc, [r4], -sl
   14680:			; <UNDEFINED> instruction: 0xf9f4f7f4
   14684:	blx	fe31317a <tcgetattr@plt+0xfe30ba1e>
   14688:	bls	7b290 <tcgetattr@plt+0x73b34>
   1468c:	blne	170efd0 <tcgetattr@plt+0x1707874>
   14690:	svclt	0x00084543
   14694:	bleq	907c8 <tcgetattr@plt+0x8906c>
   14698:	bleq	cefcc <tcgetattr@plt+0xc7870>
   1469c:	movweq	lr, #2651	; 0xa5b
   146a0:	ldrdeq	pc, [r4], -sl
   146a4:	cmpcs	r4, r9, asr #2
   146a8:			; <UNDEFINED> instruction: 0xf9e0f7f4
   146ac:	mcrvs	1, 7, fp, cr11, cr0, {0}
   146b0:	eorle	r4, sl, fp, asr #10
   146b4:	ldrdne	pc, [r0], -r9
   146b8:			; <UNDEFINED> instruction: 0xf0214628
   146bc:	cmplt	r8, #29696	; 0x7400	; <UNPREDICTABLE>
   146c0:	ldrtmi	r4, [r2], -sp, lsr #22
   146c4:	strtmi	r4, [r8], -r1, lsr #12
   146c8:			; <UNDEFINED> instruction: 0xf7fe447b
   146cc:			; <UNDEFINED> instruction: 0xf018f81d
   146d0:	andcs	pc, r0, r1, lsr #20
   146d4:	pop	{r0, r1, ip, sp, pc}
   146d8:	strdcs	r8, [ip, #-240]!	; 0xffffff10
   146dc:	ldrdeq	pc, [r4], -sl
   146e0:			; <UNDEFINED> instruction: 0xf9c4f7f4
   146e4:			; <UNDEFINED> instruction: 0xf8da2161
   146e8:			; <UNDEFINED> instruction: 0xf7f40004
   146ec:			; <UNDEFINED> instruction: 0x4601f9bf
   146f0:			; <UNDEFINED> instruction: 0xf0214628
   146f4:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   146f8:	stmdbmi	r0!, {r0, r1, r3, r4, r7, ip, lr, pc}
   146fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14700:	blx	fecd2700 <tcgetattr@plt+0xfeccafa4>
   14704:	rscscc	pc, pc, pc, asr #32
   14708:	strtmi	lr, [r8], -r4, ror #15
   1470c:	blx	25079a <tcgetattr@plt+0x24903e>
   14710:			; <UNDEFINED> instruction: 0x6ebbbb20
   14714:	smlatble	r4, fp, r2, r4
   14718:	strtmi	r4, [r9], -r2, lsl #12
   1471c:			; <UNDEFINED> instruction: 0xf7f84630
   14720:			; <UNDEFINED> instruction: 0x4628fc3f
   14724:	blx	7507a8 <tcgetattr@plt+0x74904c>
   14728:	ldmdbmi	r5, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1472c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14730:	blx	fe6d2730 <tcgetattr@plt+0xfe6cafd4>
   14734:	rscscc	pc, pc, pc, asr #32
   14738:	cmncs	r1, ip, asr #15
   1473c:			; <UNDEFINED> instruction: 0xf996f7f4
   14740:	strmi	r9, [r1], -r1, lsl #20
   14744:	bicsle	r2, r3, r0, lsl #20
   14748:	strbmi	r9, [r3, #-2816]	; 0xfffff500
   1474c:	svcge	0x006cf43f
   14750:			; <UNDEFINED> instruction: 0xf0214628
   14754:	stmdacs	r0, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   14758:	svcge	0x006bf43f
   1475c:	strtmi	r4, [r0], -r9, lsl #18
   14760:			; <UNDEFINED> instruction: 0xf7fe4479
   14764:			; <UNDEFINED> instruction: 0xf04ffa81
   14768:			; <UNDEFINED> instruction: 0xe7b330ff
   1476c:	andeq	r8, r5, ip, rrx
   14770:	andeq	sl, r3, r8, ror #6
   14774:	andeq	r8, r5, r0
   14778:	andeq	sl, r3, r8, ror #5
   1477c:	andeq	sl, r3, lr, ror r2
   14780:	andeq	sl, r3, lr, asr r2
   14784:	andeq	sl, r3, r0, asr #4
   14788:	push	{r0, r1, r3, r6, r8, fp, sp, lr}
   1478c:			; <UNDEFINED> instruction: 0x460643f0
   14790:	ldrsbeq	pc, [r4, #131]	; 0x83	; <UNPREDICTABLE>
   14794:	strmi	fp, [ip], -r5, lsl #1
   14798:	ldmib	sp, {r0, r2, r4, r9, sl, lr}^
   1479c:			; <UNDEFINED> instruction: 0xb328980c
   147a0:	ldmibvs	r7, {r1, r6, fp, sp, lr}
   147a4:			; <UNDEFINED> instruction: 0x47b8b317
   147a8:			; <UNDEFINED> instruction: 0xf00f2101
   147ac:			; <UNDEFINED> instruction: 0xf428ff15
   147b0:	strbmi	r3, [sl], -r0, lsl #7
   147b4:			; <UNDEFINED> instruction: 0xf0104604
   147b8:	orrslt	pc, r0, r1, asr #16
   147bc:	ldrtmi	r6, [r2], -r3, lsr #17
   147c0:			; <UNDEFINED> instruction: 0xf1054629
   147c4:	movwcc	r0, #5700	; 0x1644
   147c8:	movwcs	r6, #163	; 0xa3
   147cc:			; <UNDEFINED> instruction: 0xf0109600
   147d0:			; <UNDEFINED> instruction: 0x4606f9d9
   147d4:			; <UNDEFINED> instruction: 0xf0104620
   147d8:	ldrtmi	pc, [r0], -fp, lsr #16	; <UNPREDICTABLE>
   147dc:	pop	{r0, r2, ip, sp, pc}
   147e0:			; <UNDEFINED> instruction: 0x462e83f0
   147e4:	andlt	r4, r5, r0, lsr r6
   147e8:	mvnshi	lr, #12386304	; 0xbd0000
   147ec:			; <UNDEFINED> instruction: 0x462e689b
   147f0:			; <UNDEFINED> instruction: 0xf8d3490d
   147f4:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
   147f8:			; <UNDEFINED> instruction: 0xf9f6f016
   147fc:	andls	pc, r0, sp, asr #17
   14800:	movweq	lr, #6736	; 0x1a50
   14804:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14808:			; <UNDEFINED> instruction: 0xf448bf18
   1480c:	movwls	r3, #10368	; 0x2880
   14810:	andhi	pc, r4, sp, asr #17
   14814:	ldmib	r4, {r5, r6, r8, fp, sp, lr}^
   14818:	stmiavs	r9!, {r1, r8, r9, sp}^
   1481c:			; <UNDEFINED> instruction: 0xf998f034
   14820:	andlt	r4, r5, r0, lsr r6
   14824:	mvnshi	lr, #12386304	; 0xbd0000
   14828:	andeq	sl, r3, sl, asr r2
   1482c:	svcmi	0x00f0e92d
   14830:	sfm	f2, 4, [sp, #-4]!
   14834:	strmi	r8, [ip], -r2, lsl #22
   14838:			; <UNDEFINED> instruction: 0x46824ebe
   1483c:	ldrbtmi	r4, [lr], #-3006	; 0xfffff442
   14840:	addlt	r6, pc, r5, asr #16
   14844:	ldmpl	r3!, {r3, r9, sl, lr}^
   14848:	ldmdavs	fp, {r8, sp}
   1484c:			; <UNDEFINED> instruction: 0xf04f930d
   14850:			; <UNDEFINED> instruction: 0xf7f80300
   14854:	stcvs	13, cr15, [r2, #276]!	; 0x114
   14858:	stfvse	f2, [r3], #312	; 0x138
   1485c:	ldrdls	pc, [r4], -r4	; <UNPREDICTABLE>
   14860:	ldrsbvc	pc, [r4, #130]	; 0x82	; <UNPREDICTABLE>
   14864:	movwcs	r9, #778	; 0x30a
   14868:	ldrsblt	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   1486c:	ldmdaeq	r0, {r0, r3, r8, ip, sp, lr, pc}
   14870:	movwls	r9, #45577	; 0xb209
   14874:	strtmi	r4, [r8], -r6, lsl #12
   14878:			; <UNDEFINED> instruction: 0xf8f8f7f4
   1487c:	blge	301564 <tcgetattr@plt+0x2f9e08>
   14880:	rscscc	pc, pc, pc, asr #32
   14884:	andcs	r2, r1, #0, 2
   14888:	smlabteq	r0, sp, r9, lr
   1488c:	movwls	r2, #8526	; 0x214e
   14890:	movwcs	r4, #1576	; 0x628
   14894:	blx	18d286c <tcgetattr@plt+0x18cb110>
   14898:	andls	r9, r7, fp, lsl #20
   1489c:			; <UNDEFINED> instruction: 0xf0402a00
   148a0:	cmpcs	r8, r2, lsr #2
   148a4:	svccs	0x00004628
   148a8:			; <UNDEFINED> instruction: 0xf7f4d042
   148ac:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   148b0:	sbchi	pc, r8, r0
   148b4:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, fp, sp, lr}^
   148b8:			; <UNDEFINED> instruction: 0xf0002b00
   148bc:	blls	1f4d60 <tcgetattr@plt+0x1ed604>
   148c0:	cmpcs	r8, fp, lsr r1
   148c4:			; <UNDEFINED> instruction: 0xf7f44628
   148c8:	ldmdblt	r0, {r0, r4, r6, r7, fp, ip, sp, lr, pc}^
   148cc:	cmpcs	r8, r5, lsr r0
   148d0:			; <UNDEFINED> instruction: 0xf7f44628
   148d4:	stmdacs	r0, {r0, r1, r3, r6, r7, fp, ip, sp, lr, pc}
   148d8:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
   148dc:			; <UNDEFINED> instruction: 0xf0002f00
   148e0:	ldmdavs	fp!, {r0, r2, r4, r8, pc}^
   148e4:			; <UNDEFINED> instruction: 0xa01cf8d3
   148e8:	svceq	0x0000f1ba
   148ec:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   148f0:			; <UNDEFINED> instruction: 0x2010f8d9
   148f4:	ldrbmi	r2, [fp], -r0, lsl #8
   148f8:	bcs	261c4 <tcgetattr@plt+0x1ea68>
   148fc:	bls	2a61e4 <tcgetattr@plt+0x29ea88>
   14900:	strtmi	fp, [r0], r8, lsl #30
   14904:			; <UNDEFINED> instruction: 0xf8cd9500
   14908:	strls	r8, [r8], #-4
   1490c:	bmi	fe2e6854 <tcgetattr@plt+0xfe2df0f8>
   14910:	ldrbtmi	r4, [sl], #-2953	; 0xfffff477
   14914:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14918:	subsmi	r9, sl, sp, lsl #22
   1491c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14920:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   14924:	andlt	r9, pc, r8, lsl #16
   14928:	blhi	cfc24 <tcgetattr@plt+0xc84c8>
   1492c:	svchi	0x00f0e8bd
   14930:			; <UNDEFINED> instruction: 0xf89cf7f4
   14934:			; <UNDEFINED> instruction: 0xf0402800
   14938:	smlalttcs	r8, sp, r9, r0
   1493c:			; <UNDEFINED> instruction: 0xf7f44628
   14940:	mulls	r8, r5, r8
   14944:			; <UNDEFINED> instruction: 0xf0402800
   14948:	blmi	1f74bb4 <tcgetattr@plt+0x1f6d458>
   1494c:	bleq	1150d64 <tcgetattr@plt+0x1149608>
   14950:	ldrdcs	pc, [r0], -sl
   14954:	addsmi	r4, sl, #2063597568	; 0x7b000000
   14958:	adchi	pc, lr, r0
   1495c:			; <UNDEFINED> instruction: 0x46282152
   14960:			; <UNDEFINED> instruction: 0xf884f7f4
   14964:			; <UNDEFINED> instruction: 0xf0402800
   14968:	blls	1f4be8 <tcgetattr@plt+0x1ed48c>
   1496c:	sbcle	r2, lr, r0, lsl #22
   14970:	ldrtmi	r6, [r1], fp, ror #16
   14974:	svclt	0x00c42b00
   14978:	bls	4501a0 <tcgetattr@plt+0x448a44>
   1497c:	ldcle	7, cr2, [r1], {-0}
   14980:	stmdbge	ip, {r0, r1, r3, r4, r6, sp, lr, pc}
   14984:			; <UNDEFINED> instruction: 0x46302210
   14988:	b	1652958 <tcgetattr@plt+0x164b1fc>
   1498c:			; <UNDEFINED> instruction: 0xb12b7833
   14990:	stmdale	r3, {r0, r1, r2, r3, r4, r5, r6, r7, fp, sp}
   14994:	ldmdavc	fp, {r2, r3, r8, r9, fp, ip, pc}
   14998:	subsle	r2, r8, r0, lsl #22
   1499c:	strcc	r6, [r1, -fp, ror #16]
   149a0:	sfmle	f4, 2, [r8, #-748]	; 0xfffffd14
   149a4:	smlaltbcs	r6, r8, fp, r8
   149a8:			; <UNDEFINED> instruction: 0xf8534628
   149ac:			; <UNDEFINED> instruction: 0xf7f46027
   149b0:	stmdacs	r0, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   149b4:	cmncs	ip, r5, ror #3
   149b8:			; <UNDEFINED> instruction: 0xf7f44628
   149bc:	stmiblt	r0, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
   149c0:			; <UNDEFINED> instruction: 0xf64f4630
   149c4:			; <UNDEFINED> instruction: 0xf01079fe
   149c8:			; <UNDEFINED> instruction: 0xf04ff921
   149cc:			; <UNDEFINED> instruction: 0xf0210800
   149d0:	andls	r0, r4, r1, lsl #6
   149d4:	ldmib	sp, {r0, r2, r8, r9, ip, pc}^
   149d8:	strbmi	r2, [fp, #-772]	; 0xfffffcfc
   149dc:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
   149e0:	ldrtmi	sp, [r0], -r2, asr #2
   149e4:			; <UNDEFINED> instruction: 0xf80ef02b
   149e8:	strmi	r7, [r6], -r3, asr #25
   149ec:	mnf<illegal precision>z	f3, f3
   149f0:			; <UNDEFINED> instruction: 0xf10d9a10
   149f4:			; <UNDEFINED> instruction: 0x46820830
   149f8:	ldrbmi	r4, [r0], -r1, asr #12
   149fc:	ldc2l	0, cr15, [r0, #-168]!	; 0xffffff58
   14a00:	tstle	r9, r1, lsl #16
   14a04:	strtmi	r9, [r2], -ip, lsl #22
   14a08:	strbmi	r2, [r8], -r0, lsl #2
   14a0c:	ldrbmi	r9, [r9], -r1, lsl #2
   14a10:			; <UNDEFINED> instruction: 0xf7ff9300
   14a14:			; <UNDEFINED> instruction: 0x4604feb9
   14a18:	mlacc	r8, sl, r8, pc	; <UNPREDICTABLE>
   14a1c:	beq	590e4c <tcgetattr@plt+0x5896f0>
   14a20:	mvnle	r2, r0, lsl #22
   14a24:	bls	45024c <tcgetattr@plt+0x448af0>
   14a28:	smladxcc	r1, r0, r6, r4
   14a2c:	b	1d529fc <tcgetattr@plt+0x1d4b2a0>
   14a30:	adcsmi	r6, fp, #7012352	; 0x6b0000
   14a34:	mrc	12, 0, sp, cr8, cr6, {5}
   14a38:	bls	1fb280 <tcgetattr@plt+0x1f3b24>
   14a3c:	andls	r3, r7, #4096	; 0x1000
   14a40:			; <UNDEFINED> instruction: 0xe764d198
   14a44:	blcs	2ebf8 <tcgetattr@plt+0x2749c>
   14a48:	svcge	0x003bf47f
   14a4c:			; <UNDEFINED> instruction: 0x17c3e732
   14a50:	vst1.8	{d20-d22}, [r3 :128], r2
   14a54:	andls	r3, r0, r0, lsl #6
   14a58:	mrc	6, 0, r4, cr8, cr9, {2}
   14a5c:	movwls	r0, #6672	; 0x1a10
   14a60:	mrc2	7, 4, pc, cr2, cr15, {7}
   14a64:	ldr	r4, [r9, r4, lsl #12]
   14a68:	andls	r4, r0, r2, lsr #12
   14a6c:	ldrbmi	r9, [r9], -r1, lsl #2
   14a70:	beq	4502d8 <tcgetattr@plt+0x448b7c>
   14a74:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   14a78:	str	r4, [pc, r4, lsl #12]
   14a7c:	andcs	sl, r0, #163840	; 0x28000
   14a80:			; <UNDEFINED> instruction: 0xf0034640
   14a84:	stmdacs	r0, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
   14a88:	stmiavs	r1!, {r0, r3, r6, ip, lr, pc}^
   14a8c:			; <UNDEFINED> instruction: 0xf8cd2200
   14a90:	ldrbmi	r8, [fp], -r8
   14a94:	strmi	lr, [r6, #-2521]	; 0xfffff627
   14a98:	bls	2b92c0 <tcgetattr@plt+0x2b1b64>
   14a9c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   14aa0:			; <UNDEFINED> instruction: 0xf856f034
   14aa4:	svcls	0x0009e733
   14aa8:			; <UNDEFINED> instruction: 0xf0334638
   14aac:	ldrtmi	pc, [r8], -r9, lsr #26	; <UNPREDICTABLE>
   14ab0:			; <UNDEFINED> instruction: 0xf00e2101
   14ab4:			; <UNDEFINED> instruction: 0xe758feb3
   14ab8:	teqcs	r2, r8, lsr #12
   14abc:			; <UNDEFINED> instruction: 0xffd6f7f3
   14ac0:	mvnlt	r9, sl, lsl #22
   14ac4:			; <UNDEFINED> instruction: 0xf8d3491f
   14ac8:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   14acc:			; <UNDEFINED> instruction: 0xf88cf016
   14ad0:	strtmi	r9, [r2], -r0
   14ad4:	ldrtmi	r9, [r0], -r1, lsl #2
   14ad8:			; <UNDEFINED> instruction: 0xf7ff4659
   14adc:			; <UNDEFINED> instruction: 0xe716fe55
   14ae0:	movwls	r2, #29441	; 0x7301
   14ae4:	ldmdbmi	r8, {r0, r3, r5, r8, r9, sl, sp, lr, pc}
   14ae8:			; <UNDEFINED> instruction: 0xf04f4620
   14aec:	movwls	r3, #33791	; 0x83ff
   14af0:			; <UNDEFINED> instruction: 0xf7fe4479
   14af4:	stmdals	fp, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   14af8:	b	3d2ac8 <tcgetattr@plt+0x3cb36c>
   14afc:	ldmdbmi	r3, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
   14b00:	ldrdeq	pc, [r4], r3
   14b04:			; <UNDEFINED> instruction: 0xf0164479
   14b08:	strb	pc, [r1, pc, ror #16]!	; <UNPREDICTABLE>
   14b0c:			; <UNDEFINED> instruction: 0x46204910
   14b10:			; <UNDEFINED> instruction: 0xf7fe4479
   14b14:			; <UNDEFINED> instruction: 0xf04ff8a9
   14b18:	movwls	r3, #33791	; 0x83ff
   14b1c:	stmdbmi	sp, {r0, r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   14b20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   14b24:			; <UNDEFINED> instruction: 0xf8a0f7fe
   14b28:	mvnscc	pc, #79	; 0x4f
   14b2c:	strbt	r9, [lr], r8, lsl #6
   14b30:	b	17d2b00 <tcgetattr@plt+0x17cb3a4>
   14b34:	andeq	lr, r5, r6, asr r3
   14b38:	andeq	r0, r0, r8, ror r3
   14b3c:	andeq	lr, r5, r2, lsl #5
   14b40:	strdeq	r7, [r5], -r8
   14b44:			; <UNDEFINED> instruction: 0x00039fb2
   14b48:	andeq	r9, r3, ip, ror #30
   14b4c:	andeq	r7, r3, r8, asr r1
   14b50:	andeq	r9, r3, ip, asr pc
   14b54:	andeq	r7, r3, r2, ror sp
   14b58:	blmi	19274ec <tcgetattr@plt+0x191fd90>
   14b5c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   14b60:	addlt	r6, r7, r6, asr #16
   14b64:			; <UNDEFINED> instruction: 0x460f58d3
   14b68:	cmncs	r2, r5, lsl #12
   14b6c:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   14b70:			; <UNDEFINED> instruction: 0xf04f9305
   14b74:			; <UNDEFINED> instruction: 0xf7f40300
   14b78:	andls	pc, r3, r1, asr #17
   14b7c:			; <UNDEFINED> instruction: 0xf016b380
   14b80:	blmi	171485c <tcgetattr@plt+0x170d100>
   14b84:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
   14b88:			; <UNDEFINED> instruction: 0x4604429a
   14b8c:	cmncs	lr, r1, lsr #32
   14b90:			; <UNDEFINED> instruction: 0xf7f34630
   14b94:	cmnlt	r8, #428	; 0x1ac	; <UNPREDICTABLE>
   14b98:	rsbsle	r2, sl, r0, lsl #24
   14b9c:	ldrtmi	r2, [r0], -lr, ror #2
   14ba0:			; <UNDEFINED> instruction: 0xf7f49c03
   14ba4:	bge	d2e58 <tcgetattr@plt+0xcb6fc>
   14ba8:	strtmi	r4, [r0], -r1, lsl #12
   14bac:			; <UNDEFINED> instruction: 0xf9a6f017
   14bb0:			; <UNDEFINED> instruction: 0xf0402800
   14bb4:	andcs	r8, r0, fp, lsl #1
   14bb8:	blmi	13274f8 <tcgetattr@plt+0x131fd9c>
   14bbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14bc0:	blls	16ec30 <tcgetattr@plt+0x1674d4>
   14bc4:			; <UNDEFINED> instruction: 0xf04f405a
   14bc8:			; <UNDEFINED> instruction: 0xf0400300
   14bcc:	andlt	r8, r7, fp, lsl #1
   14bd0:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   14bd4:	strtmi	sp, [r0], -pc, asr #32
   14bd8:			; <UNDEFINED> instruction: 0xff0ef016
   14bdc:	strb	r2, [fp, r0]!
   14be0:	stmdavs	sl!, {r0, r2, r6, r8, r9, fp, lr}
   14be4:	addsmi	r4, sl, #2063597568	; 0x7b000000
   14be8:	strmi	sp, [r4], -r5, asr #32
   14bec:	ldrtmi	r2, [r0], -lr, ror #2
   14bf0:			; <UNDEFINED> instruction: 0xff3cf7f3
   14bf4:	cmple	ip, r0, lsl #16
   14bf8:	blcs	6edcc <tcgetattr@plt+0x67670>
   14bfc:	ldmvs	r3!, {r1, r2, r3, r4, r6, r8, ip, lr, pc}
   14c00:			; <UNDEFINED> instruction: 0xf7f26818
   14c04:	strmi	lr, [r5], -r0, lsr #23
   14c08:	sbcsle	r2, r4, r0, lsl #16
   14c0c:	ldrtmi	r2, [r0], -r1, ror #2
   14c10:	movwls	r2, #17152	; 0x4300
   14c14:			; <UNDEFINED> instruction: 0xff2af7f3
   14c18:	svclt	0x00183800
   14c1c:	stccs	0, cr2, [r0], {1}
   14c20:	andcs	fp, r0, r8, lsl #30
   14c24:	teqle	fp, r0, lsl #16
   14c28:	stmdbls	r4, {r2, r9, sl, lr}
   14c2c:	strtmi	r4, [r9], #-1568	; 0xfffff9e0
   14c30:	blx	dd0d0a <tcgetattr@plt+0xdc95ae>
   14c34:			; <UNDEFINED> instruction: 0x462a68b3
   14c38:			; <UNDEFINED> instruction: 0x46046819
   14c3c:	strtmi	r9, [r0], #-2052	; 0xfffff7fc
   14c40:	stmib	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14c44:	bls	fb05c <tcgetattr@plt+0xf3900>
   14c48:	strtmi	sl, [r9], #-2818	; 0xfffff4fe
   14c4c:	tstls	r4, r0, lsr #12
   14c50:			; <UNDEFINED> instruction: 0xf9c2f017
   14c54:	adcle	r2, lr, r0, lsl #16
   14c58:	ldrtmi	r4, [r8], -r8, lsr #18
   14c5c:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   14c60:			; <UNDEFINED> instruction: 0xf802f7fe
   14c64:			; <UNDEFINED> instruction: 0xf7f24620
   14c68:	stmdals	r2, {r3, r4, r6, r8, fp, sp, lr, pc}
   14c6c:	ldmdb	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14c70:	rscscc	pc, pc, pc, asr #32
   14c74:	stmdage	r3, {r5, r7, r8, r9, sl, sp, lr, pc}
   14c78:	mcr2	0, 5, pc, cr6, cr6, {0}	; <UNPREDICTABLE>
   14c7c:	stmdacs	r0, {r2, r9, sl, lr}
   14c80:	ldmdbmi	pc, {r0, r3, r5, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   14c84:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   14c88:			; <UNDEFINED> instruction: 0xffeef7fd
   14c8c:	rscscc	pc, pc, pc, asr #32
   14c90:	stmdage	r3, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
   14c94:	mrc2	0, 4, pc, cr8, cr6, {0}
   14c98:			; <UNDEFINED> instruction: 0xf47f2800
   14c9c:			; <UNDEFINED> instruction: 0xe7f0af7f
   14ca0:	strtmi	sl, [r0], -r4, lsl #18
   14ca4:	mcr2	0, 3, pc, cr4, cr6, {0}	; <UNPREDICTABLE>
   14ca8:	stmdals	r4, {r0, ip, pc}
   14cac:	blx	fe7d0d84 <tcgetattr@plt+0xfe7c9628>
   14cb0:	bls	13b0bc <tcgetattr@plt+0x133960>
   14cb4:			; <UNDEFINED> instruction: 0xf7f24604
   14cb8:	ldr	lr, [r6, lr, asr #18]!
   14cbc:			; <UNDEFINED> instruction: 0x46384911
   14cc0:			; <UNDEFINED> instruction: 0xf7fd4479
   14cc4:			; <UNDEFINED> instruction: 0xf04fffd1
   14cc8:			; <UNDEFINED> instruction: 0xe77530ff
   14ccc:	ldrtmi	r4, [r8], -lr, lsl #18
   14cd0:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   14cd4:			; <UNDEFINED> instruction: 0xffc8f7fd
   14cd8:			; <UNDEFINED> instruction: 0xf7f29802
   14cdc:			; <UNDEFINED> instruction: 0xf04fe91e
   14ce0:			; <UNDEFINED> instruction: 0xe76930ff
   14ce4:	stmib	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14ce8:	andeq	lr, r5, r6, lsr r0
   14cec:	andeq	r0, r0, r8, ror r3
   14cf0:	andeq	r7, r5, r6, lsr ip
   14cf4:	ldrdeq	sp, [r5], -r8
   14cf8:	ldrdeq	r7, [r5], -r8
   14cfc:	andeq	r4, r4, r6, asr r7
   14d00:	andeq	r9, r3, sl, ror lr
   14d04:	andeq	r9, r3, ip, asr #28
   14d08:	andeq	r4, r4, r2, ror #13
   14d0c:	ldrbmi	lr, [r0, sp, lsr #18]!
   14d10:	stmdavs	r6, {r3, r7, r9, sl, lr}^
   14d14:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
   14d18:	ldrdls	pc, [r8], -r6
   14d1c:			; <UNDEFINED> instruction: 0xf8d944fa
   14d20:	ldmdavc	fp!, {ip, sp, lr}
   14d24:	subsle	r2, r9, r0, lsl #22
   14d28:	teqcs	sp, r5, lsl #12
   14d2c:			; <UNDEFINED> instruction: 0xf7f24638
   14d30:			; <UNDEFINED> instruction: 0x4604eb10
   14d34:	cmple	r9, r0, lsl #16
   14d38:	smccs	30339	; 0x7683
   14d3c:	blcs	66604 <tcgetattr@plt+0x5eea8>
   14d40:			; <UNDEFINED> instruction: 0xf8d9bfc8
   14d44:			; <UNDEFINED> instruction: 0xf7f34004
   14d48:	ldmiblt	r8, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   14d4c:	ldrdcc	pc, [ip], #-136	; 0xffffff78
   14d50:	subsle	r2, r3, r0, lsl #22
   14d54:	cmncs	r5, r8, ror #16
   14d58:			; <UNDEFINED> instruction: 0x6094f8d3
   14d5c:	mcr2	7, 4, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
   14d60:	bllt	17413a8 <tcgetattr@plt+0x1739c4c>
   14d64:			; <UNDEFINED> instruction: 0x46304639
   14d68:			; <UNDEFINED> instruction: 0xf97ef004
   14d6c:	strtmi	r4, [r8], -r5, lsr #12
   14d70:			; <UNDEFINED> instruction: 0x87f0e8bd
   14d74:	cmncs	r5, r1, lsr fp
   14d78:			; <UNDEFINED> instruction: 0xf85a6868
   14d7c:	ldmdavs	lr, {r0, r1, ip, sp}
   14d80:	mrc2	7, 3, pc, cr4, cr3, {7}
   14d84:	mvnle	r2, r0, lsl #16
   14d88:	cmncs	r2, r8, ror #16
   14d8c:	mcr2	7, 3, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   14d90:	cmplt	r0, r5, lsl #12
   14d94:			; <UNDEFINED> instruction: 0x4630bb54
   14d98:			; <UNDEFINED> instruction: 0x46254639
   14d9c:			; <UNDEFINED> instruction: 0xf8d2f004
   14da0:	pop	{r3, r5, r9, sl, lr}
   14da4:			; <UNDEFINED> instruction: 0xb3bc87f0
   14da8:	ldrtmi	r4, [r0], -r5, lsr #20
   14dac:	ldrtmi	r4, [r9], -r3, lsr #12
   14db0:			; <UNDEFINED> instruction: 0xf004447a
   14db4:			; <UNDEFINED> instruction: 0x4628f87b
   14db8:			; <UNDEFINED> instruction: 0x87f0e8bd
   14dbc:	strbmi	r4, [r0], -r1, lsr #18
   14dc0:	ldrbcc	pc, [pc, #79]!	; 14e17 <tcgetattr@plt+0xd6bb>	; <UNPREDICTABLE>
   14dc4:			; <UNDEFINED> instruction: 0xf7fd4479
   14dc8:	ldrb	pc, [r0, pc, asr #30]	; <UNPREDICTABLE>
   14dcc:			; <UNDEFINED> instruction: 0x4640491e
   14dd0:	ldrbcc	pc, [pc, #79]!	; 14e27 <tcgetattr@plt+0xd6cb>	; <UNPREDICTABLE>
   14dd4:			; <UNDEFINED> instruction: 0xf7fd4479
   14dd8:	strb	pc, [r8, r7, asr #30]	; <UNPREDICTABLE>
   14ddc:	ldmdbmi	fp, {r3, r9, sl, lr}
   14de0:	ldrbcc	pc, [pc, #79]!	; 14e37 <tcgetattr@plt+0xd6db>	; <UNPREDICTABLE>
   14de4:			; <UNDEFINED> instruction: 0xf7fd4479
   14de8:			; <UNDEFINED> instruction: 0xe7c0ff3f
   14dec:			; <UNDEFINED> instruction: 0x46404918
   14df0:	ldrbcc	pc, [pc, #79]!	; 14e47 <tcgetattr@plt+0xd6eb>	; <UNPREDICTABLE>
   14df4:			; <UNDEFINED> instruction: 0xf7fd4479
   14df8:			; <UNDEFINED> instruction: 0xe7b8ff37
   14dfc:	cmncs	r4, r0, lsr r6
   14e00:			; <UNDEFINED> instruction: 0xff7cf7f3
   14e04:	strbmi	r4, [r0], -r2, lsl #12
   14e08:	ldmdbmi	r2, {r1, r4, r5, r6, r8, ip, sp, pc}
   14e0c:	ldrbcc	pc, [pc, #79]!	; 14e63 <tcgetattr@plt+0xd707>	; <UNPREDICTABLE>
   14e10:			; <UNDEFINED> instruction: 0xf7fd4479
   14e14:	str	pc, [sl, r9, lsr #30]!
   14e18:	strbmi	r4, [r0], -pc, lsl #18
   14e1c:	ldrbcc	pc, [pc, #79]!	; 14e73 <tcgetattr@plt+0xd717>	; <UNPREDICTABLE>
   14e20:			; <UNDEFINED> instruction: 0xf7fd4479
   14e24:	str	pc, [r2, r1, lsr #30]!
   14e28:			; <UNDEFINED> instruction: 0xf04f490c
   14e2c:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
   14e30:			; <UNDEFINED> instruction: 0xff1af7fd
   14e34:	svclt	0x0000e79b
   14e38:	andeq	sp, r5, r8, ror lr
   14e3c:	muleq	r0, ip, r3
   14e40:	andeq	r4, r4, r4, lsl #12
   14e44:	andeq	r9, r3, r8, lsl lr
   14e48:	andeq	r9, r3, r4, asr #27
   14e4c:	andeq	r9, r3, r0, lsr #27
   14e50:	andeq	r9, r3, r8, lsl #28
   14e54:	andeq	r9, r3, r4, lsr #27
   14e58:	strdeq	r9, [r3], -ip
   14e5c:	muleq	r3, sl, sp
   14e60:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e64:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e68:	svcmi	0x00f0e92d
   14e6c:	stmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
   14e70:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   14e74:	strmi	r4, [r7], -sp, lsl #12
   14e78:	ldrtmi	r2, [r0], -r1, ror #2
   14e7c:	movwls	r6, #55323	; 0xd81b
   14e80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14e84:	ldc2l	7, cr15, [r2, #972]!	; 0x3cc
   14e88:	stmdami	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   14e8c:	andcs	r6, r1, #3866624	; 0x3b0000
   14e90:	tstcs	r0, ip, ror r4
   14e94:			; <UNDEFINED> instruction: 0xf1051b1b
   14e98:	blx	fecd7bb0 <tcgetattr@plt+0xfecd0454>
   14e9c:	strtmi	pc, [r0], r3, lsl #7
   14ea0:	movwls	r0, #22875	; 0x595b
   14ea4:	tstge	r3, #3489792	; 0x354000
   14ea8:	movwls	r4, #30236	; 0x761c
   14eac:	strtmi	r4, [r8], -r4, lsl #13
   14eb0:	andsgt	pc, r8, sp, asr #17
   14eb4:	blx	552e9c <tcgetattr@plt+0x54b740>
   14eb8:			; <UNDEFINED> instruction: 0x465368b1
   14ebc:	strls	r6, [r0], #-2057	; 0xfffff7f7
   14ec0:	strls	r2, [r1], #-1024	; 0xfffffc00
   14ec4:	ldrteq	pc, [r8], #-264	; 0xfffffef8	; <UNPREDICTABLE>
   14ec8:	strmi	r4, [r1], r2, lsl #12
   14ecc:			; <UNDEFINED> instruction: 0xf0084628
   14ed0:	ldmdavs	fp!, {r0, r1, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   14ed4:	ubfxcs	pc, pc, #17, #29
   14ed8:	ldrbtmi	r4, [sl], #-675	; 0xfffffd5d
   14edc:	strmi	r9, [r0], r4, lsl #4
   14ee0:	sbchi	pc, r8, r0
   14ee4:	stmdbge	sl, {r0, r1, r3, r9, fp, sp, pc}
   14ee8:			; <UNDEFINED> instruction: 0xf0154640
   14eec:	strmi	pc, [r4], -sp, asr #27
   14ef0:			; <UNDEFINED> instruction: 0xf0002800
   14ef4:	ldmdavs	r3!, {r0, r1, r6, r7, r8, pc}^
   14ef8:	svclt	0x00d82b01
   14efc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14f00:	stmdage	r8, {r1, r2, r4, r5, r6, sl, fp, ip, lr, pc}
   14f04:	andls	r4, r0, fp, asr r6
   14f08:	bleq	951344 <tcgetattr@plt+0x949be8>
   14f0c:	strtmi	r9, [r2], -r5, lsl #18
   14f10:			; <UNDEFINED> instruction: 0xf8cd4630
   14f14:			; <UNDEFINED> instruction: 0xf016b004
   14f18:	bllt	531b4 <tcgetattr@plt+0x4ba58>
   14f1c:	cmncs	r1, r0, lsr r6
   14f20:	stc2	7, cr15, [r4, #972]!	; 0x3cc
   14f24:			; <UNDEFINED> instruction: 0xf0002800
   14f28:	strbmi	r8, [r0], -r2, ror #6
   14f2c:	svc	0x00f4f7f1
   14f30:			; <UNDEFINED> instruction: 0xf7f14648
   14f34:	qsub8mi	lr, r0, r2
   14f38:	svc	0x00eef7f1
   14f3c:			; <UNDEFINED> instruction: 0xf8df2000
   14f40:			; <UNDEFINED> instruction: 0xf8df2798
   14f44:	ldrbtmi	r3, [sl], #-1928	; 0xfffff878
   14f48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14f4c:	subsmi	r9, sl, sp, lsl #22
   14f50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14f54:	orrhi	pc, r3, #64	; 0x40
   14f58:	pop	{r0, r1, r2, r3, ip, sp, pc}
   14f5c:	qsub8mi	r8, r1, r0
   14f60:			; <UNDEFINED> instruction: 0xf0149808
   14f64:	qsub16mi	pc, r1, sp	; <UNPREDICTABLE>
   14f68:	stmdals	r8, {r1, r7, r9, sl, lr}
   14f6c:			; <UNDEFINED> instruction: 0xff9ef014
   14f70:	movwcc	r9, #6922	; 0x1b0a
   14f74:	andle	r9, r8, r5
   14f78:	blcs	103300c <tcgetattr@plt+0x102b8b0>
   14f7c:	teqhi	r0, #0	; <UNPREDICTABLE>
   14f80:	stc2l	0, cr15, [r8], {21}
   14f84:			; <UNDEFINED> instruction: 0xf0002800
   14f88:	cmncs	r5, fp, lsr #6
   14f8c:			; <UNDEFINED> instruction: 0xf7f34630
   14f90:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   14f94:	cmncs	pc, r2, asr #2
   14f98:			; <UNDEFINED> instruction: 0xf7f34630
   14f9c:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   14fa0:	stmdbls	sl, {r2, r3, r4, r5, ip, lr, pc}
   14fa4:			; <UNDEFINED> instruction: 0xf0001c4b
   14fa8:			; <UNDEFINED> instruction: 0xf1ba830c
   14fac:	rsbsle	r0, r1, r0, lsl #30
   14fb0:			; <UNDEFINED> instruction: 0xf0154650
   14fb4:	stmdacc	r0, {r0, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   14fb8:	andcs	fp, r1, r8, lsl pc
   14fbc:			; <UNDEFINED> instruction: 0x4630b370
   14fc0:			; <UNDEFINED> instruction: 0xf7f32171
   14fc4:	stmdacs	r0, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   14fc8:			; <UNDEFINED> instruction: 0xf8dfd1af
   14fcc:			; <UNDEFINED> instruction: 0x46281710
   14fd0:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
   14fd4:	mcr2	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   14fd8:			; <UNDEFINED> instruction: 0xf7f14640
   14fdc:			; <UNDEFINED> instruction: 0x4648ef9e
   14fe0:	svc	0x009af7f1
   14fe4:			; <UNDEFINED> instruction: 0xf7f14620
   14fe8:			; <UNDEFINED> instruction: 0xf04fef98
   14fec:			; <UNDEFINED> instruction: 0xe7a630ff
   14ff0:	ldrtmi	r2, [r0], -r6, asr #2
   14ff4:	ldc2	7, cr15, [sl, #-972]!	; 0xfffffc34
   14ff8:			; <UNDEFINED> instruction: 0xf0002800
   14ffc:	ldmvs	r1!, {r0, r3, r4, r5, r8, pc}
   15000:	stmdals	r7, {r1, r3, r6, r9, sl, lr}
   15004:	stceq	0, cr15, [r0], {79}	; 0x4f
   15008:	stmdavs	r9, {r0, r1, r4, r6, r9, sl, lr}^
   1500c:	strtmi	r9, [r8], -r0
   15010:	andgt	pc, r4, sp, asr #17
   15014:	ldc2	0, cr15, [r0], {8}
   15018:	ldrb	r4, [r2, -r1, lsl #13]!
   1501c:	cmncs	r5, r0, lsr r6
   15020:	stc2	7, cr15, [r4, #-972]!	; 0xfffffc34
   15024:	eorsle	r2, ip, r0, lsl #16
   15028:	svceq	0x0000f1ba
   1502c:	svcge	0x007df43f
   15030:	mcrrne	9, 0, r9, lr, cr10	; <UNPREDICTABLE>
   15034:	orrhi	pc, sl, r0, asr #32
   15038:	blcs	10330cc <tcgetattr@plt+0x102b970>
   1503c:			; <UNDEFINED> instruction: 0xf8dfd016
   15040:	bls	122ac8 <tcgetattr@plt+0x11b36c>
   15044:	ldmpl	r3, {r3, r8, sl, fp, ip, pc}^
   15048:	addsmi	r6, sp, #1769472	; 0x1b0000
   1504c:	bicshi	pc, sl, r0
   15050:			; <UNDEFINED> instruction: 0x3690f8df
   15054:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   15058:			; <UNDEFINED> instruction: 0xf000429d
   1505c:			; <UNDEFINED> instruction: 0xf8df81d3
   15060:	ldmpl	r3, {r3, r7, r9, sl, ip, sp}^
   15064:	addsmi	r6, sp, #1769472	; 0x1b0000
   15068:	bichi	pc, ip, r0
   1506c:			; <UNDEFINED> instruction: 0xf0144650
   15070:	eors	pc, r6, r5, ror #30
   15074:			; <UNDEFINED> instruction: 0x46302152
   15078:	ldc2l	7, cr15, [r8], #972	; 0x3cc
   1507c:			; <UNDEFINED> instruction: 0xf43f2800
   15080:	qasxmi	sl, r8, r1
   15084:			; <UNDEFINED> instruction: 0xf0144641
   15088:			; <UNDEFINED> instruction: 0x4640fb11
   1508c:	svc	0x0044f7f1
   15090:	ldrb	r2, [r4, -r0]
   15094:	cmncs	r5, r0, lsr r6
   15098:	stc2l	7, cr15, [r8], #972	; 0x3cc
   1509c:			; <UNDEFINED> instruction: 0xf47f2800
   150a0:	stmdavc	r3!, {r2, r6, r8, r9, sl, fp, sp, pc}
   150a4:			; <UNDEFINED> instruction: 0xf0002b40
   150a8:	mvflsez	f0, f5
   150ac:			; <UNDEFINED> instruction: 0xf0001c70
   150b0:			; <UNDEFINED> instruction: 0xf1b98183
   150b4:			; <UNDEFINED> instruction: 0xf0000f00
   150b8:			; <UNDEFINED> instruction: 0xf1ba82be
   150bc:			; <UNDEFINED> instruction: 0xf0000f00
   150c0:	stmdbls	sl, {r0, r2, r7, r9, pc}
   150c4:			; <UNDEFINED> instruction: 0xf0401c4a
   150c8:	blls	1b565c <tcgetattr@plt+0x1adf00>
   150cc:			; <UNDEFINED> instruction: 0xf0002b00
   150d0:			; <UNDEFINED> instruction: 0x465a8195
   150d4:			; <UNDEFINED> instruction: 0x46494650
   150d8:	blx	fd1136 <tcgetattr@plt+0xfc99da>
   150dc:			; <UNDEFINED> instruction: 0xf0402800
   150e0:			; <UNDEFINED> instruction: 0xf8df82b4
   150e4:	strtmi	r1, [r0], -r8, lsl #12
   150e8:			; <UNDEFINED> instruction: 0xf7f14479
   150ec:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   150f0:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   150f4:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   150f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   150fc:	mrc	7, 4, APSR_nzcv, cr2, cr1, {7}
   15100:	ldrbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   15104:	ldmpl	r6, {r2, r9, fp, ip, pc}^
   15108:	ldmdavs	r5!, {r3, r6, r8, fp, ip, sp, pc}
   1510c:	strtmi	fp, [r8], -r5, lsl #6
   15110:			; <UNDEFINED> instruction: 0xf01b2100
   15114:			; <UNDEFINED> instruction: 0xf8d5ff25
   15118:	cfstrscs	mvf5, [r0, #-992]	; 0xfffffc20
   1511c:			; <UNDEFINED> instruction: 0xf8dfd1f7
   15120:			; <UNDEFINED> instruction: 0x462015d8
   15124:			; <UNDEFINED> instruction: 0xf7f14479
   15128:	stmiblt	r8, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1512c:	ldmdblt	sp, {r0, r2, r4, r5, fp, sp, lr}
   15130:			; <UNDEFINED> instruction: 0xf8d5e00e
   15134:	ldrshlt	r5, [sp, #-72]	; 0xffffffb8
   15138:	eorcc	pc, r0, #13959168	; 0xd50000
   1513c:	ldrble	r0, [r8, #1691]!	; 0x69b
   15140:	addeq	pc, r4, r5, lsl #2
   15144:	blx	fec511e0 <tcgetattr@plt+0xfec49a84>
   15148:	ldrbtpl	pc, [r8], #2261	; 0x8d5	; <UNPREDICTABLE>
   1514c:	mvnsle	r2, r0, lsl #26
   15150:	strne	pc, [r8, #2271]!	; 0x8df
   15154:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15158:	mcr	7, 3, pc, cr4, cr1, {7}	; <UNPREDICTABLE>
   1515c:			; <UNDEFINED> instruction: 0xf8dfb130
   15160:	strtmi	r1, [r0], -r0, lsr #11
   15164:			; <UNDEFINED> instruction: 0xf7f14479
   15168:	stmiblt	r0!, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   1516c:	ldrne	pc, [r4, #2271]	; 0x8df
   15170:	ldrbtmi	r9, [r9], #-2056	; 0xfffff7f8
   15174:	ldc2l	0, cr15, [r4, #-84]	; 0xffffffac
   15178:	strne	pc, [ip, #2271]	; 0x8df
   1517c:			; <UNDEFINED> instruction: 0x46054479
   15180:			; <UNDEFINED> instruction: 0xf0159808
   15184:			; <UNDEFINED> instruction: 0xf8dffd31
   15188:	ldrbtmi	r1, [r9], #-1412	; 0xfffffa7c
   1518c:	stmdals	r8, {r3, r5, r7, r8, sp, lr}
   15190:	stc2	0, cr15, [sl, #-84]!	; 0xffffffac
   15194:			; <UNDEFINED> instruction: 0xf8df61e8
   15198:			; <UNDEFINED> instruction: 0x46201578
   1519c:	tstls	r5, r9, ror r4
   151a0:	mcr	7, 2, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   151a4:	stmdacs	r0, {r0, r2, r8, fp, ip, pc}
   151a8:			; <UNDEFINED> instruction: 0xf8dfd07f
   151ac:	strtmi	r1, [r0], -r8, ror #10
   151b0:			; <UNDEFINED> instruction: 0xf7f14479
   151b4:	teqlt	r0, r8, lsr lr
   151b8:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   151bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   151c0:	mrc	7, 1, APSR_nzcv, cr0, cr1, {7}
   151c4:			; <UNDEFINED> instruction: 0xf022b908
   151c8:			; <UNDEFINED> instruction: 0xf8dff9cb
   151cc:			; <UNDEFINED> instruction: 0x46201550
   151d0:			; <UNDEFINED> instruction: 0xf7f14479
   151d4:	stmdacs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
   151d8:			; <UNDEFINED> instruction: 0xf8dfd064
   151dc:	strtmi	r1, [r0], -r4, asr #10
   151e0:			; <UNDEFINED> instruction: 0xf7f14479
   151e4:	teqlt	r0, r0, lsr #28
   151e8:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
   151ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   151f0:	mrc	7, 0, APSR_nzcv, cr8, cr1, {7}
   151f4:			; <UNDEFINED> instruction: 0xf8dfb980
   151f8:			; <UNDEFINED> instruction: 0xf04f3530
   151fc:	bls	121a00 <tcgetattr@plt+0x11a2a4>
   15200:			; <UNDEFINED> instruction: 0xf03258d0
   15204:	teqlt	r8, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   15208:			; <UNDEFINED> instruction: 0xf4436b03
   1520c:	movwvs	r5, #13184	; 0x3380
   15210:			; <UNDEFINED> instruction: 0xf9b2f032
   15214:	mvnsle	r2, r0, lsl #16
   15218:	ldrne	pc, [r0, #-2271]	; 0xfffff721
   1521c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15220:	mcr	7, 0, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   15224:	subsle	r2, r5, r0, lsl #16
   15228:	strcc	pc, [r4, #-2271]	; 0xfffff721
   1522c:	mvnscc	pc, pc, asr #32
   15230:	ldmpl	r0, {r2, r9, fp, ip, pc}^
   15234:			; <UNDEFINED> instruction: 0xf9b6f020
   15238:	cmplt	r0, r5, lsl #12
   1523c:			; <UNDEFINED> instruction: 0xf0224628
   15240:	strtmi	pc, [r8], -r3, lsr #19
   15244:			; <UNDEFINED> instruction: 0xf972f020
   15248:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1524c:			; <UNDEFINED> instruction: 0xf017d1f6
   15250:	ldmdavs	r5!, {r0, r5, r6, sl, fp, ip, sp, lr, pc}
   15254:			; <UNDEFINED> instruction: 0xf43f2d00
   15258:			; <UNDEFINED> instruction: 0xf8d5ae68
   1525c:			; <UNDEFINED> instruction: 0xb1133490
   15260:			; <UNDEFINED> instruction: 0xf01e4628
   15264:			; <UNDEFINED> instruction: 0xf8d5fc6b
   15268:	cfstrscs	mvf5, [r0, #-992]	; 0xfffffc20
   1526c:			; <UNDEFINED> instruction: 0xe65cd1f5
   15270:	ldmdavs	r8, {r0, r1, r4, r5, r7, fp, sp, lr}^
   15274:			; <UNDEFINED> instruction: 0xf818f034
   15278:	strb	r4, [r2], -r1, lsl #13
   1527c:	cmncs	r1, r0, lsr r6
   15280:	blx	ffd53256 <tcgetattr@plt+0xffd4bafa>
   15284:	stmdacs	r0, {r0, r5, r7, r9, sl, lr}
   15288:	mcrge	4, 2, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1528c:	strtmi	r9, [r8], -fp, lsl #22
   15290:	blcs	26ba0 <tcgetattr@plt+0x1f444>
   15294:			; <UNDEFINED> instruction: 0x81bff000
   15298:	ldrne	pc, [r8], #2271	; 0x8df
   1529c:			; <UNDEFINED> instruction: 0xf7fd4479
   152a0:	ldr	pc, [r9], r3, ror #25
   152a4:			; <UNDEFINED> instruction: 0xf814f7f3
   152a8:	stmdals	r8, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
   152ac:	ldc2	0, cr15, [r8], #84	; 0x54
   152b0:	strne	pc, [r4], #2271	; 0x8df
   152b4:	stmibvs	r2, {r0, r3, r4, r5, r6, sl, lr}
   152b8:	stmdals	r8, {r0, r2, r9, sl, lr}
   152bc:			; <UNDEFINED> instruction: 0xf01517d3
   152c0:	stmibvs	sl!, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
   152c4:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   152c8:	ldrbtmi	r9, [r9], #-2056	; 0xfffff7f8
   152cc:			; <UNDEFINED> instruction: 0xf01517d3
   152d0:	strb	pc, [sl, -r1, asr #26]!	; <UNPREDICTABLE>
   152d4:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   152d8:	mvnscc	pc, pc, asr #32
   152dc:	ldmpl	r0, {r2, r9, fp, ip, pc}^
   152e0:	stc2	0, cr15, [r0], {49}	; 0x31
   152e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   152e8:			; <UNDEFINED> instruction: 0x4628d09e
   152ec:	blx	3d1338 <tcgetattr@plt+0x3c9bdc>
   152f0:			; <UNDEFINED> instruction: 0xf0314628
   152f4:			; <UNDEFINED> instruction: 0x4605fbbb
   152f8:	mvnsle	r2, r0, lsl #16
   152fc:			; <UNDEFINED> instruction: 0xf8dfe794
   15300:			; <UNDEFINED> instruction: 0xf04f3440
   15304:	bls	121b08 <tcgetattr@plt+0x11a3ac>
   15308:			; <UNDEFINED> instruction: 0xf03158d0
   1530c:	strmi	pc, [r5], -fp, ror #23
   15310:			; <UNDEFINED> instruction: 0xf43f2800
   15314:			; <UNDEFINED> instruction: 0xf8dfaeef
   15318:	ldrbtmi	r6, [lr], #-1068	; 0xfffffbd4
   1531c:	ldrsbcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   15320:			; <UNDEFINED> instruction: 0xf8d5b16b
   15324:			; <UNDEFINED> instruction: 0x46310110
   15328:	mrrc2	0, 1, pc, lr, cr5	; <UNPREDICTABLE>
   1532c:	movweq	lr, #6736	; 0x1a50
   15330:			; <UNDEFINED> instruction: 0xf8d5bf1f
   15334:	blvs	4dd69c <tcgetattr@plt+0x4d5f40>
   15338:	orreq	pc, r0, #67	; 0x43
   1533c:			; <UNDEFINED> instruction: 0x46286313
   15340:	blx	fe55140e <tcgetattr@plt+0xfe549cb2>
   15344:	stmdacs	r0, {r0, r2, r9, sl, lr}
   15348:	ldrb	sp, [r3], r8, ror #3
   1534c:	ldrbmi	r2, [r0], -r0, lsl #6
   15350:			; <UNDEFINED> instruction: 0xf8cd461a
   15354:			; <UNDEFINED> instruction: 0xf015b000
   15358:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   1535c:	mcrge	4, 6, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   15360:			; <UNDEFINED> instruction: 0x462849f9
   15364:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
   15368:	ldc2l	7, cr15, [lr], #-1012	; 0xfffffc0c
   1536c:			; <UNDEFINED> instruction: 0xf7f19809
   15370:			; <UNDEFINED> instruction: 0xe631edd4
   15374:	svceq	0x0000f1b9
   15378:	cmphi	sp, r0	; <UNPREDICTABLE>
   1537c:			; <UNDEFINED> instruction: 0x46214bf3
   15380:	stmdals	r8, {r1, r2, r9, fp, ip, pc}
   15384:			; <UNDEFINED> instruction: 0xf8cd447b
   15388:			; <UNDEFINED> instruction: 0xf0159000
   1538c:	strt	pc, [r8], r3, ror #24
   15390:	ldrbmi	r9, [r0], -r6, lsl #22
   15394:			; <UNDEFINED> instruction: 0xf8cd464a
   15398:			; <UNDEFINED> instruction: 0xf015b000
   1539c:	stmdacs	r0, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
   153a0:	mrcge	4, 4, APSR_nzcv, cr15, cr15, {1}
   153a4:	strtmi	r4, [r8], -sl, ror #19
   153a8:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
   153ac:	mrrc2	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
   153b0:			; <UNDEFINED> instruction: 0xf7f19809
   153b4:			; <UNDEFINED> instruction: 0xe60fedb2
   153b8:			; <UNDEFINED> instruction: 0xf0159805
   153bc:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   153c0:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
   153c4:	andls	r2, r6, r1, ror #2
   153c8:	svcls	0x00086878
   153cc:	blx	13d33a2 <tcgetattr@plt+0x13cbc46>
   153d0:	stmdals	r5, {r1, r9, sl, lr}
   153d4:			; <UNDEFINED> instruction: 0xf0159205
   153d8:	ldmib	sp, {r0, r3, r4, fp, ip, sp, lr, pc}^
   153dc:	stmdavs	r1, {r0, r2, r8, r9, sp}^
   153e0:			; <UNDEFINED> instruction: 0xf1b94682
   153e4:			; <UNDEFINED> instruction: 0xf0000f00
   153e8:	stmdbcs	r6, {r2, r3, r8, pc}
   153ec:	ldclge	6, cr15, [r4, #252]!	; 0xfc
   153f0:			; <UNDEFINED> instruction: 0xf001e8df
   153f4:	stmdale	r0!, {r2, r3, r7, sl, ip, sp}
   153f8:	andseq	fp, r0, sp, asr #10
   153fc:			; <UNDEFINED> instruction: 0xf0154650
   15400:	strbt	pc, [r6], -r7, lsl #16	; <UNPREDICTABLE>
   15404:			; <UNDEFINED> instruction: 0xf0154650
   15408:	strmi	pc, [r1], -r1, lsl #16
   1540c:			; <UNDEFINED> instruction: 0xf0154628
   15410:			; <UNDEFINED> instruction: 0xe666fa1d
   15414:	ldrdne	pc, [r0], -sl
   15418:			; <UNDEFINED> instruction: 0x464b4638
   1541c:	stc2l	0, cr15, [r8], #84	; 0x54
   15420:			; <UNDEFINED> instruction: 0xf47f2800
   15424:	stmibmi	fp, {r1, r2, r3, r4, r6, r9, sl, fp, sp, pc}^
   15428:	strbmi	r4, [sl], -r8, lsr #12
   1542c:			; <UNDEFINED> instruction: 0xf7fd4479
   15430:	ldrb	pc, [r1, #3099]	; 0xc1b	; <UNPREDICTABLE>
   15434:			; <UNDEFINED> instruction: 0xf04f4648
   15438:			; <UNDEFINED> instruction: 0xf00f0b00
   1543c:			; <UNDEFINED> instruction: 0xf64ffbe7
   15440:	strbmi	r7, [r1, #-3326]!	; 0xfffff302
   15444:	svclt	0x00084602
   15448:			; <UNDEFINED> instruction: 0x460b4558
   1544c:	tsthi	r5, r0	; <UNPREDICTABLE>
   15450:	ldrdne	pc, [r0], -sl
   15454:			; <UNDEFINED> instruction: 0xf0154638
   15458:			; <UNDEFINED> instruction: 0xe642fc7d
   1545c:			; <UNDEFINED> instruction: 0x2010f8da
   15460:	movwls	sl, #11020	; 0x2b0c
   15464:			; <UNDEFINED> instruction: 0xf8da4648
   15468:	movwcs	r1, #20
   1546c:	tstls	r0, r1, lsl #6
   15470:	blx	ff25154a <tcgetattr@plt+0xff249dee>
   15474:	strmi	r9, [r2], -ip, lsl #28
   15478:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx11
   1547c:	ldmibmi	r6!, {r3, r5, r6, r7, ip, lr, pc}
   15480:			; <UNDEFINED> instruction: 0x46284632
   15484:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
   15488:	blx	ffbd3486 <tcgetattr@plt+0xffbcbd2a>
   1548c:			; <UNDEFINED> instruction: 0xf1b9e5a4
   15490:			; <UNDEFINED> instruction: 0xf0000f00
   15494:			; <UNDEFINED> instruction: 0xf89980c5
   15498:	blcs	214a0 <tcgetattr@plt+0x19d44>
   1549c:	sbchi	pc, r0, r0
   154a0:	strbmi	r4, [r8], -lr, lsr #19
   154a4:			; <UNDEFINED> instruction: 0xf7f14479
   154a8:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   154ac:	sbchi	pc, fp, r0
   154b0:	strbmi	r4, [r8], -fp, lsr #19
   154b4:			; <UNDEFINED> instruction: 0xf7f14479
   154b8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   154bc:	sbchi	pc, r3, r0
   154c0:	strbmi	r4, [r8], -r8, lsr #19
   154c4:			; <UNDEFINED> instruction: 0xf7f14479
   154c8:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   154cc:	adcshi	pc, fp, r0
   154d0:	strbmi	r4, [r8], -r5, lsr #19
   154d4:			; <UNDEFINED> instruction: 0xf7f14479
   154d8:	strmi	lr, [r2], -r6, lsr #25
   154dc:	stmibmi	r3!, {r3, r4, r5, r6, r8, ip, sp, pc}
   154e0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   154e4:	stcl	7, cr15, [r6, #964]!	; 0x3c4
   154e8:	cmplt	r0, r2, lsl #12
   154ec:	strbmi	r4, [r8], -r0, lsr #19
   154f0:			; <UNDEFINED> instruction: 0xf7f14479
   154f4:	strmi	lr, [r2], -r0, ror #27
   154f8:			; <UNDEFINED> instruction: 0xf0402800
   154fc:			; <UNDEFINED> instruction: 0xf8da80de
   15500:	ldrbne	r1, [r3, r0]
   15504:			; <UNDEFINED> instruction: 0xf0154638
   15508:	strb	pc, [sl, #3109]!	; 0xc25	; <UNPREDICTABLE>
   1550c:	ldrdne	pc, [r0], -sl
   15510:	andls	r4, r5, #56, 12	; 0x3800000
   15514:	blx	13d1572 <tcgetattr@plt+0x13c9e16>
   15518:	mcr2	0, 6, pc, cr6, cr3, {1}	; <UNPREDICTABLE>
   1551c:	subslt	pc, r4, #14614528	; 0xdf0000
   15520:	ldrbtmi	r9, [fp], #2565	; 0xa05
   15524:	andls	pc, r0, sp, asr #17
   15528:	ldrdne	pc, [r0], -sl
   1552c:			; <UNDEFINED> instruction: 0x4606465b
   15530:			; <UNDEFINED> instruction: 0xf0154638
   15534:			; <UNDEFINED> instruction: 0xf8dafb8f
   15538:	ldrtmi	r1, [r8], -r0
   1553c:	blx	ed159a <tcgetattr@plt+0xec9e3e>
   15540:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
   15544:	teqlt	r3, r1, lsl #12
   15548:	andcs	r4, r0, #24, 12	; 0x1800000
   1554c:	mrc	7, 2, APSR_nzcv, cr6, cr1, {7}
   15550:			; <UNDEFINED> instruction: 0xf0402800
   15554:	ldrtmi	r8, [r0], -r0, lsr #1
   15558:	ldcl	7, cr15, [lr], {241}	; 0xf1
   1555c:			; <UNDEFINED> instruction: 0xf1b9e5c1
   15560:	rsbsle	r0, lr, r0, lsl #30
   15564:			; <UNDEFINED> instruction: 0xb018f8da
   15568:	ldrdcs	pc, [r0], -fp
   1556c:			; <UNDEFINED> instruction: 0xf0002a00
   15570:	strls	r8, [r5, #-139]	; 0xffffff75
   15574:			; <UNDEFINED> instruction: 0x4610461d
   15578:			; <UNDEFINED> instruction: 0xf7f14649
   1557c:			; <UNDEFINED> instruction: 0xf85bec54
   15580:	stmdacs	r0, {r2, r8, r9, sl, fp, sp}
   15584:	strtmi	fp, [lr], -r8, lsl #30
   15588:	bcs	22994 <tcgetattr@plt+0x1b238>
   1558c:	ldfnep	f5, [r1], #-972	; 0xfffffc34
   15590:	rsbsle	r9, r9, r5, lsl #26
   15594:	ldrdne	pc, [r0], -sl
   15598:			; <UNDEFINED> instruction: 0x463817f3
   1559c:			; <UNDEFINED> instruction: 0xf0154632
   155a0:	ldr	pc, [lr, #3033]	; 0xbd9
   155a4:			; <UNDEFINED> instruction: 0xf0024648
   155a8:	bfine	pc, r5, (invalid: 27:3)	; <UNPREDICTABLE>
   155ac:	andcc	r4, r1, r2, lsl #12
   155b0:	svcge	0x004ef47f
   155b4:			; <UNDEFINED> instruction: 0x46284970
   155b8:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   155bc:	blx	15535ba <tcgetattr@plt+0x154be5e>
   155c0:			; <UNDEFINED> instruction: 0xf1bae50a
   155c4:	svclt	0x00180000
   155c8:	ldrbt	r2, [r7], #1
   155cc:	cdpls	8, 0, cr9, cr8, cr5, {0}
   155d0:			; <UNDEFINED> instruction: 0xff1cf014
   155d4:	ldrtmi	r4, [r0], -r1, lsl #12
   155d8:			; <UNDEFINED> instruction: 0xff08f014
   155dc:	ldrb	r4, [r0, #-1666]!	; 0xfffff97e
   155e0:	strtmi	r4, [r8], -r6, ror #18
   155e4:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
   155e8:	blx	fd35e6 <tcgetattr@plt+0xfcbe8a>
   155ec:	stmdbmi	r4!, {r2, r4, r5, r6, r7, sl, sp, lr, pc}^
   155f0:	bls	266e98 <tcgetattr@plt+0x25f73c>
   155f4:			; <UNDEFINED> instruction: 0xf7fd4479
   155f8:	stmdals	r9, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   155fc:	stc	7, cr15, [ip], {241}	; 0xf1
   15600:	svcne	0x0008e4ea
   15604:			; <UNDEFINED> instruction: 0xf67f2801
   15608:	ldmdbmi	lr, {r4, r5, r6, r7, r9, sl, fp, sp, pc}^
   1560c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   15610:	blx	ad360e <tcgetattr@plt+0xacbeb2>
   15614:	ldmdbmi	ip, {r5, r6, r7, sl, sp, lr, pc}^
   15618:			; <UNDEFINED> instruction: 0xf7fd4479
   1561c:	ldrb	pc, [fp], #2853	; 0xb25	; <UNPREDICTABLE>
   15620:	ldrdne	pc, [r0], -sl
   15624:			; <UNDEFINED> instruction: 0xf0154638
   15628:	b	14541ac <tcgetattr@plt+0x144ca50>
   1562c:	svclt	0x000c0301
   15630:	andcs	r2, r0, #268435456	; 0x10000000
   15634:	ldmdbmi	r5, {r0, r1, r5, r6, r8, r9, sl, sp, lr, pc}^
   15638:			; <UNDEFINED> instruction: 0xf04f4628
   1563c:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
   15640:	blx	4d363e <tcgetattr@plt+0x4cbee2>
   15644:	andcs	lr, r1, #200, 8	; 0xc8000000
   15648:	ldmdbmi	r1, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   1564c:	bls	266ef4 <tcgetattr@plt+0x25f798>
   15650:			; <UNDEFINED> instruction: 0xf7fd4479
   15654:	stmdals	r9, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   15658:	mrrc	7, 15, pc, lr, cr1	; <UNPREDICTABLE>
   1565c:			; <UNDEFINED> instruction: 0xf7f1e4bc
   15660:			; <UNDEFINED> instruction: 0xf8daecc8
   15664:	ldrtmi	r1, [r8], -r0
   15668:	blx	fefd16c4 <tcgetattr@plt+0xfefc9f68>
   1566c:	strmi	r2, [r6], -r1, lsl #16
   15670:	blx	fec4c8b8 <tcgetattr@plt+0xfec4515c>
   15674:	ldmdbeq	r6!, {r7, r9, sl, ip, sp, lr, pc}^
   15678:	stmdbmi	r6, {r2, r3, r7, r8, r9, sl, sp, lr, pc}^
   1567c:	strbmi	r4, [sl], -r8, lsr #12
   15680:			; <UNDEFINED> instruction: 0xf7fd4479
   15684:	strt	pc, [r7], #2801	; 0xaf1
   15688:	strtmi	r4, [r8], -r3, asr #18
   1568c:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   15690:	blx	ffad368c <tcgetattr@plt+0xffacbf30>
   15694:	ldrbmi	lr, [fp], -r0, lsr #9
   15698:	strls	r2, [r0], -r0, lsl #4
   1569c:			; <UNDEFINED> instruction: 0xf8da4638
   156a0:			; <UNDEFINED> instruction: 0xf0151000
   156a4:			; <UNDEFINED> instruction: 0x4630fad7
   156a8:	ldc	7, cr15, [r6], #-964	; 0xfffffc3c
   156ac:			; <UNDEFINED> instruction: 0x464a493b
   156b0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   156b4:	blx	ff6536b0 <tcgetattr@plt+0xff64bf54>
   156b8:	ldmdbmi	r9!, {r1, r2, r3, r7, sl, sp, lr, pc}
   156bc:	strbmi	r4, [sl], -r8, lsr #12
   156c0:			; <UNDEFINED> instruction: 0xf7fd4479
   156c4:	str	pc, [r7], #2769	; 0xad1
   156c8:	andeq	sp, r5, r8, lsr #26
   156cc:	andeq	r0, r0, r8, ror r3
   156d0:	ldrdeq	r7, [r5], -r4
   156d4:			; <UNDEFINED> instruction: 0x0005dcba
   156d8:	andeq	sp, r5, lr, asr #24
   156dc:	andeq	r9, r3, r6, ror #25
   156e0:	andeq	r0, r0, r8, ror #7
   156e4:	ldrdeq	r0, [r0], -r8
   156e8:	andeq	r0, r0, r8, lsr r4
   156ec:	andeq	r6, r3, r4, asr #24
   156f0:	andeq	r9, r3, lr, asr #24
   156f4:	strdeq	r0, [r0], -ip
   156f8:	andeq	r9, r3, r0, lsr ip
   156fc:	andeq	r9, r3, sl, lsl #24
   15700:	andeq	r9, r3, r8, lsl #24
   15704:	andeq	r9, r3, r6, lsl #24
   15708:	andeq	r9, r3, r4, ror #23
   1570c:	andeq	r9, r3, r2, ror #23
   15710:	ldrdeq	r9, [r3], -ip
   15714:	strdeq	r9, [r3], -r4
   15718:	andeq	r9, r3, sl, asr #23
   1571c:	andeq	r6, r3, r4, asr #5
   15720:	andeq	r9, r3, r0, ror #13
   15724:	strdeq	r9, [r3], -r2
   15728:	andeq	r0, r0, r8, asr #6
   1572c:	andeq	r9, r3, sl, ror fp
   15730:	andeq	r0, r0, r8, ror #6
   15734:	ldrdeq	r9, [r3], -ip
   15738:	andeq	r9, r3, ip, lsr #21
   1573c:	andeq	r9, r3, r2, lsr #21
   15740:			; <UNDEFINED> instruction: 0x000003b8
   15744:	andeq	r6, r3, r2, lsl sl
   15748:	andeq	r4, r4, lr, asr #32
   1574c:	andeq	r4, r4, r0, lsr r0
   15750:	andeq	r4, r4, sl
   15754:	andeq	r9, r3, r4, lsr #9
   15758:	andeq	r9, r3, r6, ror #16
   1575c:	andeq	sl, r3, ip, lsr #18
   15760:	andeq	fp, r3, r8, lsl r2
   15764:	andeq	r9, r3, r4, asr r8
   15768:	strdeq	sl, [r3], -r4
   1576c:	andeq	r9, r3, sl, lsr r8
   15770:	andeq	r9, r3, r0, lsr r8
   15774:	muleq	r4, r2, lr
   15778:	andeq	r9, r3, lr, asr #14
   1577c:			; <UNDEFINED> instruction: 0x000396be
   15780:	andeq	r3, r4, r0, asr #27
   15784:			; <UNDEFINED> instruction: 0x000396ba
   15788:	andeq	r9, r3, r8, ror r6
   1578c:	andeq	r9, r3, sl, lsl #13
   15790:	andeq	r3, r4, r4, ror #26
   15794:	andeq	r9, r3, ip, ror r6
   15798:	andeq	r9, r3, r6, lsr #13
   1579c:	andeq	r9, r3, r2, lsr #12
   157a0:	andeq	r9, r3, r4, ror #12
   157a4:	mvnsmi	lr, #737280	; 0xb4000
   157a8:	addlt	r4, r3, pc, lsl #12
   157ac:			; <UNDEFINED> instruction: 0x46902173
   157b0:			; <UNDEFINED> instruction: 0xf7f3461c
   157b4:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   157b8:	stmdavs	r6!, {r6, ip, lr, pc}
   157bc:	suble	r2, r9, r0, lsl #28
   157c0:			; <UNDEFINED> instruction: 0xf7f14630
   157c4:	subeq	lr, r0, r0, asr #27
   157c8:			; <UNDEFINED> instruction: 0xf0333001
   157cc:			; <UNDEFINED> instruction: 0xf816fd0f
   157d0:	strmi	r4, [r1], r1, lsl #22
   157d4:	movwlt	r4, #17925	; 0x4605
   157d8:	and	r2, r5, ip, asr r0
   157dc:	ldrmi	r4, [sp], -sl, lsr #12
   157e0:			; <UNDEFINED> instruction: 0xf8167014
   157e4:	biclt	r4, r4, r1, lsl #22
   157e8:	eoreq	pc, r2, #164, 2	; 0x29
   157ec:	cmpeq	ip, #164, 2	; 0x29	; <UNPREDICTABLE>
   157f0:	svceq	0x00fdf012
   157f4:	andeq	pc, r1, #1073741825	; 0x40000001
   157f8:	tstcs	r1, ip, lsl #30
   157fc:			; <UNDEFINED> instruction: 0xf0132100
   15800:	ssub8mi	r0, r3, fp
   15804:	tstcs	r1, r8, lsl #30
   15808:	rscle	r2, r7, r0, lsl #18
   1580c:	bleq	d3828 <tcgetattr@plt+0xcc0cc>
   15810:			; <UNDEFINED> instruction: 0xf8167014
   15814:			; <UNDEFINED> instruction: 0x2c004b01
   15818:	movwcs	sp, #486	; 0x1e6
   1581c:			; <UNDEFINED> instruction: 0xf8d8702b
   15820:	ldrtmi	r2, [r8], -r0
   15824:			; <UNDEFINED> instruction: 0x464b4914
   15828:	andls	r4, r0, #2030043136	; 0x79000000
   1582c:			; <UNDEFINED> instruction: 0xf9a0f7fd
   15830:	andlt	r4, r3, r8, asr #12
   15834:	mvnsmi	lr, #12386304	; 0xbd0000
   15838:	bllt	1b53804 <tcgetattr@plt+0x1b4c0a8>
   1583c:	ldrtmi	r6, [r8], -r3, lsr #16
   15840:	ldrdcs	pc, [r0], -r8
   15844:	stmdbmi	sp, {r0, r1, r7, r8, ip, sp, pc}
   15848:	andlt	r4, r3, r9, ror r4
   1584c:	mvnsmi	lr, #12386304	; 0xbd0000
   15850:	stmiblt	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15854:	ldrtmi	r4, [r8], -sl, lsl #18
   15858:	ldrdcs	pc, [r0], -r8
   1585c:	andlt	r4, r3, r9, ror r4
   15860:	mvnsmi	lr, #12386304	; 0xbd0000
   15864:	stmiblt	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15868:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   1586c:	pop	{r0, r1, ip, sp, pc}
   15870:			; <UNDEFINED> instruction: 0xf7fd43f0
   15874:	svclt	0x0000b97d
   15878:	andeq	r9, r3, r0, ror #12
   1587c:	andeq	r6, r3, r8, asr r9
   15880:	andeq	r9, r3, r0, asr #12
   15884:	andeq	r5, r3, r2, asr pc
   15888:			; <UNDEFINED> instruction: 0x460eb5f8
   1588c:	strmi	r6, [r5], -r4, asr #16
   15890:	cmncs	r4, r2, lsr pc
   15894:	ldrbtmi	r4, [pc], #-1568	; 1589c <tcgetattr@plt+0xe140>
   15898:	blx	c5386c <tcgetattr@plt+0xc4c110>
   1589c:	ldfvsp	f3, [r3], #64	; 0x40
   158a0:	eorsle	r2, ip, r0, lsl #22
   158a4:	cmncs	r7, r8, ror #16
   158a8:			; <UNDEFINED> instruction: 0xf8e0f7f3
   158ac:			; <UNDEFINED> instruction: 0x6cf3b9a0
   158b0:	eorsle	r2, sp, r0, lsl #22
   158b4:			; <UNDEFINED> instruction: 0xf8d36867
   158b8:			; <UNDEFINED> instruction: 0xb19f0094
   158bc:	ldmdavs	r9, {r0, r1, r5, r7, fp, sp, lr}
   158c0:	blx	ff3d18d4 <tcgetattr@plt+0xff3ca178>
   158c4:	movwlt	r4, #1538	; 0x602
   158c8:	ldcne	8, cr6, [r3, #-416]	; 0xfffffe60
   158cc:	smladxcs	r0, r1, r6, r4
   158d0:			; <UNDEFINED> instruction: 0xff68f7ff
   158d4:	ldcllt	6, cr4, [r8, #224]!	; 0xe0
   158d8:	ldmpl	fp!, {r0, r5, r8, r9, fp, lr}^
   158dc:	ldmdavs	r8, {r0, r1, r2, r5, r6, fp, sp, lr}
   158e0:	mvnle	r2, r0, lsl #30
   158e4:	blx	fec518f8 <tcgetattr@plt+0xfec4a19c>
   158e8:	stmdacs	r0, {r2, r9, sl, lr}
   158ec:	stcne	0, cr13, [r3, #-968]!	; 0xfffffc38
   158f0:	stmdavs	r8!, {r1, r5, r9, sl, lr}^
   158f4:			; <UNDEFINED> instruction: 0xf7ff4631
   158f8:	qsaxmi	pc, r0, r5	; <UNPREDICTABLE>
   158fc:	blx	febd1910 <tcgetattr@plt+0xfebca1b4>
   15900:	stmdacs	r0, {r2, r9, sl, lr}
   15904:			; <UNDEFINED> instruction: 0x4638d1f3
   15908:	stmiavs	r3!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1590c:	ldmdbmi	r5, {r4, r5, r9, sl, lr}
   15910:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   15914:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
   15918:			; <UNDEFINED> instruction: 0xf9a6f7fd
   1591c:	ldmdbmi	r2, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   15920:	ldrtmi	r4, [r0], -r2, lsl #12
   15924:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   15928:			; <UNDEFINED> instruction: 0xf7fd4479
   1592c:	bfi	pc, sp, (invalid: 19:17)	; <UNPREDICTABLE>
   15930:	cmncs	r4, r0, lsr #12
   15934:			; <UNDEFINED> instruction: 0xf9e2f7f3
   15938:	ldrtmi	r4, [r0], -r2, lsl #12
   1593c:	stmdbmi	fp, {r1, r4, r5, r8, ip, sp, pc}
   15940:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   15944:			; <UNDEFINED> instruction: 0xf7fd4479
   15948:	strb	pc, [r3, pc, lsl #19]	; <UNPREDICTABLE>
   1594c:			; <UNDEFINED> instruction: 0xf04f4908
   15950:	ldrbtmi	r3, [r9], #-2047	; 0xfffff801
   15954:			; <UNDEFINED> instruction: 0xf988f7fd
   15958:	svclt	0x0000e7bc
   1595c:	strdeq	sp, [r5], -lr
   15960:	muleq	r0, ip, r3
   15964:	muleq	r3, r2, r5
   15968:	andeq	r9, r3, ip, lsl #5
   1596c:	andeq	r9, r3, r0, ror r2
   15970:	andeq	r9, r3, r6, ror r2
   15974:	svcmi	0x00f0e92d
   15978:			; <UNDEFINED> instruction: 0xf8d0460e
   1597c:	addlt	r9, r5, r4
   15980:	ldfmis	f2, [fp, #-464]!	; 0xfffffe30
   15984:	ldrbtmi	r4, [sp], #-1608	; 0xfffff9b8
   15988:			; <UNDEFINED> instruction: 0xf9b8f7f3
   1598c:	strmi	r2, [r1], -r0, lsl #4
   15990:			; <UNDEFINED> instruction: 0xf7f74630
   15994:	stmdacs	r0, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
   15998:	strmi	sp, [r7], -r6, rrx
   1599c:			; <UNDEFINED> instruction: 0x46482154
   159a0:			; <UNDEFINED> instruction: 0xf864f7f3
   159a4:	bllt	2271bc <tcgetattr@plt+0x21fa60>
   159a8:	cmpcs	sl, r8, asr #12
   159ac:			; <UNDEFINED> instruction: 0xf85ef7f3
   159b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   159b4:			; <UNDEFINED> instruction: 0xf8d7d153
   159b8:	orrslt	r4, ip, r0, ror #8
   159bc:	ldrbtmi	r4, [pc], #-3885	; 159c4 <tcgetattr@plt+0xe268>
   159c0:	andeq	pc, r8, r4, lsl #2
   159c4:	bl	253990 <tcgetattr@plt+0x24c234>
   159c8:	andls	r2, r3, sl, lsl #2
   159cc:	stcl	7, cr15, [r0], {241}	; 0xf1
   159d0:	ldrtmi	r9, [r9], -r3, lsl #20
   159d4:	ldrtmi	r7, [r0], -r5
   159d8:			; <UNDEFINED> instruction: 0xf7fd6823
   159dc:	stmiavs	r4!, {r0, r3, r6, r7, fp, ip, sp, lr, pc}^
   159e0:	mvnle	r2, r0, lsl #24
   159e4:	andlt	r2, r5, r0
   159e8:	svchi	0x00f0e8bd
   159ec:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
   159f0:	cmnlt	r4, #28, 16	; 0x1c0000
   159f4:	ldrdlt	pc, [r4], pc	; <UNPREDICTABLE>
   159f8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   159fc:	ldrdge	pc, [r0], pc	; <UNPREDICTABLE>
   15a00:	ldrbtmi	r4, [sl], #1275	; 0x4fb
   15a04:	andpl	pc, ip, #212, 16	; 0xd40000
   15a08:	stmdavs	r3!, {r1, r6, r9, sl, lr}
   15a0c:			; <UNDEFINED> instruction: 0x46304659
   15a10:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   15a14:	strcs	r9, [r0, #-1281]	; 0xfffffaff
   15a18:	strls	r6, [r0, -r7, ror #16]
   15a1c:			; <UNDEFINED> instruction: 0xf8a8f7fd
   15a20:			; <UNDEFINED> instruction: 0xf025e006
   15a24:	ldrbmi	pc, [r1], -r5, lsr #23	; <UNPREDICTABLE>
   15a28:	ldrtmi	r4, [r0], -r2, lsl #12
   15a2c:			; <UNDEFINED> instruction: 0xf8a0f7fd
   15a30:	blx	ff251acc <tcgetattr@plt+0xff24a370>
   15a34:	strmi	r4, [r3], -r9, lsr #12
   15a38:			; <UNDEFINED> instruction: 0x4620429d
   15a3c:	streq	pc, [r1, #-261]	; 0xfffffefb
   15a40:			; <UNDEFINED> instruction: 0xf8d4d3ef
   15a44:	sfmcs	f4, 4, [r0], {16}
   15a48:			; <UNDEFINED> instruction: 0xf1b8d1dc
   15a4c:	svclt	0x00180400
   15a50:	strbmi	r2, [r8], -r1, lsl #8
   15a54:			; <UNDEFINED> instruction: 0xf7f3214a
   15a58:	stmdacs	r0, {r0, r3, fp, ip, sp, lr, pc}
   15a5c:	strtmi	sp, [r1], -r2, asr #1
   15a60:			; <UNDEFINED> instruction: 0xf00e4630
   15a64:	ldr	pc, [sp, fp, asr #20]!
   15a68:	rscscc	pc, pc, pc, asr #32
   15a6c:	svclt	0x0000e7bb
   15a70:	andeq	sp, r5, lr, lsl #4
   15a74:	andeq	r9, r3, sl, ror r5
   15a78:	andeq	r0, r0, r0, lsr #7
   15a7c:	andeq	r9, r3, r8, lsl #10
   15a80:			; <UNDEFINED> instruction: 0x000439b2
   15a84:	mvnsmi	lr, sp, lsr #18
   15a88:	ldrmi	r4, [r4], -r7, lsl #12
   15a8c:	bmi	12a72d4 <tcgetattr@plt+0x129fb78>
   15a90:	blmi	12a730c <tcgetattr@plt+0x129fbb0>
   15a94:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
   15a98:	ldmpl	r3, {r3, r7, r9, sl, lr}^
   15a9c:	movwls	r6, #14363	; 0x381b
   15aa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15aa4:	ldc2	0, cr15, [r0], #80	; 0x50
   15aa8:	movwls	r2, #8960	; 0x2300
   15aac:	strmi	r1, [r6], -fp, ror #24
   15ab0:	stmdbmi	r3, {r0, r3, r4, r5, ip, lr, pc}^
   15ab4:	strtmi	r4, [fp], -r2, lsl #12
   15ab8:	ldrbtmi	sl, [r9], #-2050	; 0xfffff7fe
   15abc:	stc2	0, cr15, [lr], #-204	; 0xffffff34
   15ac0:	strtmi	r9, [r9], -r2, lsl #28
   15ac4:	strtmi	r2, [r0], -r0, lsl #4
   15ac8:			; <UNDEFINED> instruction: 0xff34f014
   15acc:			; <UNDEFINED> instruction: 0x46052176
   15ad0:			; <UNDEFINED> instruction: 0xf7f26878
   15ad4:	biclt	pc, r0, fp, asr #31
   15ad8:			; <UNDEFINED> instruction: 0x4640493a
   15adc:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   15ae0:			; <UNDEFINED> instruction: 0xf846f7fd
   15ae4:			; <UNDEFINED> instruction: 0xf7f14628
   15ae8:	stmdals	r2, {r3, r4, r9, fp, sp, lr, pc}
   15aec:	b	553ab8 <tcgetattr@plt+0x54c35c>
   15af0:	blmi	ca83cc <tcgetattr@plt+0xca0c70>
   15af4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15af8:	blls	efb68 <tcgetattr@plt+0xe840c>
   15afc:			; <UNDEFINED> instruction: 0xf04f405a
   15b00:	cmple	r6, r0, lsl #6
   15b04:	pop	{r2, ip, sp, pc}
   15b08:			; <UNDEFINED> instruction: 0x462081f0
   15b0c:			; <UNDEFINED> instruction: 0xff08f014
   15b10:	blls	2c4878 <tcgetattr@plt+0x2bd11c>
   15b14:			; <UNDEFINED> instruction: 0x46404632
   15b18:	stmdbmi	ip!, {r0, r1, r3, r8, r9, ip, sp, pc}
   15b1c:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   15b20:			; <UNDEFINED> instruction: 0xf826f7fd
   15b24:			; <UNDEFINED> instruction: 0x4620e7de
   15b28:	mrc2	0, 7, pc, cr4, cr4, {0}
   15b2c:	sbcle	r2, r8, r0, lsl #16
   15b30:			; <UNDEFINED> instruction: 0xf0144620
   15b34:			; <UNDEFINED> instruction: 0x4605fed9
   15b38:			; <UNDEFINED> instruction: 0x4628b370
   15b3c:	mcr2	0, 7, pc, cr6, cr4, {0}	; <UNPREDICTABLE>
   15b40:	strbmi	r9, [r1], -sl, lsl #20
   15b44:	strtmi	r9, [r2], -r0, lsl #4
   15b48:	ldrtmi	r4, [r8], -r3, lsl #12
   15b4c:			; <UNDEFINED> instruction: 0xff9af7ff
   15b50:			; <UNDEFINED> instruction: 0xf0144628
   15b54:			; <UNDEFINED> instruction: 0x4605fed9
   15b58:	mvnle	r2, r0, lsl #16
   15b5c:	ldmdbmi	ip, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   15b60:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   15b64:			; <UNDEFINED> instruction: 0xf804f7fd
   15b68:			; <UNDEFINED> instruction: 0x4628e7bc
   15b6c:	mcr2	7, 1, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   15b70:	ldrtmi	r9, [r2], -sl, lsl #22
   15b74:	strbmi	r4, [r0], -r4, lsl #12
   15b78:	ldmdbmi	r6, {r0, r1, r6, r8, ip, sp, pc}
   15b7c:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   15b80:			; <UNDEFINED> instruction: 0xfff6f7fc
   15b84:			; <UNDEFINED> instruction: 0xf7f14620
   15b88:	str	lr, [fp, r8, asr #19]!
   15b8c:			; <UNDEFINED> instruction: 0x46234912
   15b90:			; <UNDEFINED> instruction: 0xf7fc4479
   15b94:	ldrb	pc, [r5, sp, ror #31]!	; <UNPREDICTABLE>
   15b98:	cmncs	r6, r8, ror r8
   15b9c:			; <UNDEFINED> instruction: 0xff66f7f2
   15ba0:			; <UNDEFINED> instruction: 0xd1a52800
   15ba4:	ldrtmi	r4, [r2], -sp, lsl #18
   15ba8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   15bac:			; <UNDEFINED> instruction: 0xffe0f7fc
   15bb0:			; <UNDEFINED> instruction: 0xf7f1e79e
   15bb4:	svclt	0x0000ea1e
   15bb8:	strdeq	sp, [r5], -lr
   15bbc:	andeq	r0, r0, r8, ror r3
   15bc0:	andeq	r9, r3, r6, asr #9
   15bc4:	ldrdeq	r3, [r4], -r6
   15bc8:	andeq	sp, r5, r0, lsr #1
   15bcc:	andeq	r9, r3, sl, ror #8
   15bd0:	ldrdeq	r9, [r3], -r6
   15bd4:	andeq	r9, r3, sl, lsl #8
   15bd8:	andeq	r9, r3, r8, lsr #7
   15bdc:	andeq	r3, r4, sl, lsl #16
   15be0:	svcmi	0x00f0e92d
   15be4:	svcmi	0x00bb2201
   15be8:	blmi	fef01e2c <tcgetattr@plt+0xfeefa6d0>
   15bec:	ldrbtmi	r4, [pc], #-1540	; 15bf4 <tcgetattr@plt+0xe498>
   15bf0:	strmi	r6, [sp], -r6, asr #16
   15bf4:	ldmpl	fp!, {r3, r9, sl, lr}^
   15bf8:	svcmi	0x00b82100
   15bfc:	stmdbeq	r4, {r0, r2, r8, ip, sp, lr, pc}^
   15c00:	movwls	r6, #55323	; 0xd81b
   15c04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15c08:	blx	1ad3bee <tcgetattr@plt+0x1acc492>
   15c0c:	ldrbtmi	r6, [pc], #-2083	; 15c14 <tcgetattr@plt+0xe4b8>
   15c10:	sbchi	pc, ip, #14614528	; 0xdf0000
   15c14:			; <UNDEFINED> instruction: 0xf8d61bdf
   15c18:	blx	fedfdc30 <tcgetattr@plt+0xfedf64d4>
   15c1c:	ldrbtmi	pc, [r8], #1927	; 0x787	; <UNPREDICTABLE>
   15c20:			; <UNDEFINED> instruction: 0xf1ba097f
   15c24:	tstle	ip, r0, lsl #30
   15c28:	strbmi	sl, [sl], -sl, lsl #16
   15c2c:	blge	279c34 <tcgetattr@plt+0x2724d8>
   15c30:			; <UNDEFINED> instruction: 0x46304639
   15c34:			; <UNDEFINED> instruction: 0xf96ef015
   15c38:	stmdacs	r0, {r0, r7, r9, sl, lr}
   15c3c:	ldrtmi	sp, [r0], -r9, ror #2
   15c40:			; <UNDEFINED> instruction: 0xf7f22171
   15c44:	stmdacs	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   15c48:	stmibmi	r6!, {r0, r1, r3, r6, r8, ip, lr, pc}
   15c4c:	bls	2a74f4 <tcgetattr@plt+0x29fd98>
   15c50:	bcc	11d94 <tcgetattr@plt+0xa638>
   15c54:			; <UNDEFINED> instruction: 0xf7fd4479
   15c58:	stmdals	sl, {r0, r1, r2, fp, ip, sp, lr, pc}
   15c5c:	ldmdb	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15c60:	ldmvs	r1!, {r0, r1, r2, r3, r4, r5, sp, lr, pc}
   15c64:	stclvs	6, cr4, [fp], #8
   15c68:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15c6c:			; <UNDEFINED> instruction: 0xf8d14628
   15c70:	stcvs	0, cr12, [r9, #-0]
   15c74:	stmdane	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   15c78:			; <UNDEFINED> instruction: 0xf0074661
   15c7c:	bge	3553f8 <tcgetattr@plt+0x34dc9c>
   15c80:	strmi	sl, [r3], fp, lsl #18
   15c84:			; <UNDEFINED> instruction: 0xff00f014
   15c88:	stmdacs	r0, {r1, r7, r9, sl, lr}
   15c8c:	rschi	pc, pc, r0
   15c90:	strbmi	sl, [fp], -sl, lsl #20
   15c94:	ldrtmi	r9, [r9], -r1, lsl #4
   15c98:	stmdage	r9, {r1, r9, sl, lr}
   15c9c:	ldrtmi	r9, [r0], -r0
   15ca0:			; <UNDEFINED> instruction: 0xf9e0f015
   15ca4:			; <UNDEFINED> instruction: 0xf0002800
   15ca8:			; <UNDEFINED> instruction: 0x465180fd
   15cac:			; <UNDEFINED> instruction: 0xf0149809
   15cb0:	ldrdcs	pc, [r1, #-135]	; 0xffffff79
   15cb4:	ldrtmi	r4, [r0], -r2, lsl #12
   15cb8:			; <UNDEFINED> instruction: 0xf7f24616
   15cbc:	msrlt	CPSR_f, #3440	; 0xd70
   15cc0:	mvnlt	r4, r0, asr #12
   15cc4:	ldrtmi	r9, [r2], -r0
   15cc8:	strtmi	r9, [r9], -fp, lsl #22
   15ccc:			; <UNDEFINED> instruction: 0xf7ff4620
   15cd0:			; <UNDEFINED> instruction: 0x4650fed9
   15cd4:	beq	51e18 <tcgetattr@plt+0x4a6bc>
   15cd8:	ldmdb	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15cdc:			; <UNDEFINED> instruction: 0xf7f14658
   15ce0:	bmi	fe090158 <tcgetattr@plt+0xfe0889fc>
   15ce4:	ldrbtmi	r4, [sl], #-2940	; 0xfffff484
   15ce8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15cec:	subsmi	r9, sl, sp, lsl #22
   15cf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15cf4:	rschi	pc, fp, r0, asr #32
   15cf8:	andlt	r4, pc, r0, asr r6	; <UNPREDICTABLE>
   15cfc:	svchi	0x00f0e8bd
   15d00:	ldrbmi	r9, [r1], -r9, lsl #16
   15d04:			; <UNDEFINED> instruction: 0xf8d2f014
   15d08:	andcs	r4, r1, r6, lsl #12
   15d0c:	rscle	r2, r0, r0, lsl #28
   15d10:	blls	28fc78 <tcgetattr@plt+0x28851c>
   15d14:			; <UNDEFINED> instruction: 0x461f4618
   15d18:			; <UNDEFINED> instruction: 0xf896f014
   15d1c:	stmdblt	r8!, {r1, r2, r9, sl, lr}
   15d20:			; <UNDEFINED> instruction: 0x4630e017
   15d24:			; <UNDEFINED> instruction: 0xf89af014
   15d28:	orrslt	r4, r0, r6, lsl #12
   15d2c:			; <UNDEFINED> instruction: 0xf0144630
   15d30:	stmdacs	r0, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   15d34:			; <UNDEFINED> instruction: 0x4632d1f5
   15d38:	mvnscc	pc, #79	; 0x4f
   15d3c:	andls	r4, r0, r9, lsr #12
   15d40:			; <UNDEFINED> instruction: 0xf7ff4620
   15d44:			; <UNDEFINED> instruction: 0x4630fe9f
   15d48:			; <UNDEFINED> instruction: 0xf888f014
   15d4c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   15d50:	blmi	19ca508 <tcgetattr@plt+0x19c2dac>
   15d54:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15d58:	bcs	2fdc8 <tcgetattr@plt+0x2866c>
   15d5c:	bmi	194a068 <tcgetattr@plt+0x194290c>
   15d60:	blmi	19277c8 <tcgetattr@plt+0x192006c>
   15d64:	ldrbtmi	r4, [sl], #-1723	; 0xfffff945
   15d68:	eorscc	r4, r8, #1622016	; 0x18c000
   15d6c:	bmi	18fa580 <tcgetattr@plt+0x18f2e24>
   15d70:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   15d74:	ldrbtmi	r3, [sl], #-824	; 0xfffffcc8
   15d78:	andls	r9, r7, #-2147483647	; 0x80000001
   15d7c:			; <UNDEFINED> instruction: 0xf8cd9304
   15d80:	eor	sl, r3, r4, lsl r0
   15d84:	cmpcs	r8, r0, ror #16
   15d88:	mrc2	7, 3, pc, cr0, cr2, {7}
   15d8c:			; <UNDEFINED> instruction: 0xf8d8b918
   15d90:	ldreq	r3, [fp, ip]
   15d94:	stmdavs	r3!, {r1, r2, r4, sl, ip, lr, pc}
   15d98:	addsmi	r9, r3, #4, 20	; 0x4000
   15d9c:			; <UNDEFINED> instruction: 0xf8d8d01f
   15da0:	ldrbmi	r1, [r8], -r0
   15da4:			; <UNDEFINED> instruction: 0xf85cf014
   15da8:			; <UNDEFINED> instruction: 0xb3204682
   15dac:			; <UNDEFINED> instruction: 0xf0144650
   15db0:	bllt	fe05547c <tcgetattr@plt+0xfe04dd20>
   15db4:			; <UNDEFINED> instruction: 0xf04f4652
   15db8:			; <UNDEFINED> instruction: 0x462933ff
   15dbc:	strls	r4, [r0, -r0, lsr #12]
   15dc0:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   15dc4:	svccc	0x0038f858
   15dc8:	eorsle	r2, sp, r0, lsl #22
   15dcc:	ldrdvc	pc, [r8], -r8
   15dd0:	smladxeq	r7, r9, sl, lr
   15dd4:	stmdavs	r3!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   15dd8:	addsmi	r9, r3, #12288	; 0x3000
   15ddc:			; <UNDEFINED> instruction: 0xf8d8d1d2
   15de0:	ldreq	r3, [sl, ip]
   15de4:			; <UNDEFINED> instruction: 0xf8d8d5ee
   15de8:	ldrbmi	r1, [r8], -r0
   15dec:			; <UNDEFINED> instruction: 0xf838f014
   15df0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   15df4:	stmdavs	r0!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
   15df8:			; <UNDEFINED> instruction: 0xf7f22141
   15dfc:	stmdacs	r0, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   15e00:			; <UNDEFINED> instruction: 0xf8d8d0e0
   15e04:	ldrbmi	r1, [r8], -r0
   15e08:			; <UNDEFINED> instruction: 0xf850f014
   15e0c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   15e10:			; <UNDEFINED> instruction: 0x2701d0d8
   15e14:	ldrbmi	lr, [r0], -sl, asr #15
   15e18:	stc2l	0, cr15, [r6, #-80]!	; 0xffffffb0
   15e1c:	lslslt	r4, r6, #12
   15e20:			; <UNDEFINED> instruction: 0xf0144630
   15e24:			; <UNDEFINED> instruction: 0x4652fd73
   15e28:	strls	r4, [r0, -r9, lsr #12]
   15e2c:	strtmi	r4, [r0], -r3, lsl #12
   15e30:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   15e34:			; <UNDEFINED> instruction: 0xf0144630
   15e38:	strmi	pc, [r6], -r7, ror #26
   15e3c:	mvnle	r2, r0, lsl #16
   15e40:	svccc	0x0038f858
   15e44:	bicle	r2, r1, r0, lsl #22
   15e48:			; <UNDEFINED> instruction: 0xa014f8dd
   15e4c:	stmdavs	r0!, {r0, r3, r6, r8, r9, sl, sp, lr, pc}^
   15e50:			; <UNDEFINED> instruction: 0xf7f22176
   15e54:	stmdacs	r0, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
   15e58:			; <UNDEFINED> instruction: 0x4650d1b4
   15e5c:	blx	ff551eb4 <tcgetattr@plt+0xff54a758>
   15e60:	bicslt	r4, r7, r2, lsl #12
   15e64:	strtmi	r9, [r8], -r7, lsl #18
   15e68:	mcr2	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
   15e6c:	ldrtmi	lr, [r0], -sl, lsr #15
   15e70:			; <UNDEFINED> instruction: 0xf7f22171
   15e74:	ldmdblt	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   15e78:	strtmi	r9, [r8], -ip, lsl #22
   15e7c:	movwlt	r4, #46682	; 0xb65a
   15e80:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
   15e84:	mrc2	7, 7, pc, cr0, cr12, {7}
   15e88:			; <UNDEFINED> instruction: 0xf04f4650
   15e8c:			; <UNDEFINED> instruction: 0xf7f13aff
   15e90:	ldrbmi	lr, [r8], -r4, asr #16
   15e94:	stmda	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15e98:	stmdbls	r6, {r0, r1, r5, r8, r9, sl, sp, lr, pc}
   15e9c:			; <UNDEFINED> instruction: 0xf7fc4628
   15ea0:	str	pc, [pc, r7, ror #28]
   15ea4:	cmncs	r1, r0, lsr r6
   15ea8:	stc2l	7, cr15, [r0, #968]!	; 0x3c8
   15eac:	mvnle	r2, r0, lsl #16
   15eb0:			; <UNDEFINED> instruction: 0x46284914
   15eb4:	ldrbtmi	r9, [r9], #-2570	; 0xfffff5f6
   15eb8:	mrc2	7, 6, pc, cr6, cr12, {7}
   15ebc:			; <UNDEFINED> instruction: 0xf7f1980a
   15ec0:	strb	lr, [r1, ip, lsr #16]!
   15ec4:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   15ec8:	mcr2	7, 6, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
   15ecc:			; <UNDEFINED> instruction: 0xf7f1e7dc
   15ed0:	svclt	0x0000e890
   15ed4:	andeq	ip, r5, r6, lsr #31
   15ed8:	andeq	r0, r0, r8, ror r3
   15edc:	andeq	r6, r5, lr, ror #26
   15ee0:	andeq	ip, r5, r6, ror pc
   15ee4:	andeq	r3, r4, r0, ror #14
   15ee8:	andeq	ip, r5, lr, lsr #29
   15eec:	andeq	r0, r0, ip, lsl #7
   15ef0:	andeq	r6, r5, r6, lsl ip
   15ef4:	andeq	r6, r5, ip, lsl #24
   15ef8:	andeq	r3, r4, r2, asr #12
   15efc:	andeq	r9, r3, sl, lsl r2
   15f00:	strdeq	r8, [r3], -r6
   15f04:	strdeq	r3, [r4], -lr
   15f08:	andeq	r8, r3, sl, asr #27
   15f0c:	svcmi	0x00f0e92d
   15f10:	stc	6, cr4, [sp, #-44]!	; 0xffffffd4
   15f14:			; <UNDEFINED> instruction: 0xf8d08b04
   15f18:	ldmdami	r4!, {r2, ip, pc}^
   15f1c:	addslt	r4, r5, r4, ror sl
   15f20:	cfldrdmi	mvd4, [r4], #-480	; 0xfffffe20
   15f24:	cmncs	r1, r4, lsl #2
   15f28:	strbmi	r5, [r8], -r2, lsl #17
   15f2c:			; <UNDEFINED> instruction: 0xf8d3447c
   15f30:	ldmdavs	r2, {r2, r3, pc}
   15f34:			; <UNDEFINED> instruction: 0xf04f9213
   15f38:	strls	r0, [r5], #-512	; 0xfffffe00
   15f3c:	ldc2	7, cr15, [r6, #968]	; 0x3c8
   15f40:	strmi	r2, [r5], -lr, ror #2
   15f44:	strbmi	r3, [r8], -r0, lsl #26
   15f48:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   15f4c:	stc2	7, cr15, [lr, #968]	; 0x3c8
   15f50:			; <UNDEFINED> instruction: 0xf045b108
   15f54:	cmncs	r6, r2, lsl #10
   15f58:			; <UNDEFINED> instruction: 0xf7f24648
   15f5c:	smlabblt	r8, r7, sp, pc	; <UNPREDICTABLE>
   15f60:	streq	pc, [r8, #-69]	; 0xffffffbb
   15f64:	strbmi	r2, [r0], -r0, lsl #2
   15f68:	stc2	0, cr15, [r8, #-116]	; 0xffffff8c
   15f6c:	addvc	pc, r0, #1325400064	; 0x4f000000
   15f70:	stmdage	r9, {r0, r9, sl, lr}
   15f74:	stc2	0, cr15, [r6], #-164	; 0xffffff5c
   15f78:	ldrdcc	pc, [r4], -r9
   15f7c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   15f80:	blmi	1776230 <tcgetattr@plt+0x176ead4>
   15f84:			; <UNDEFINED> instruction: 0xf10d2600
   15f88:	strls	r0, [r3], -r8, lsr #22
   15f8c:	mcr	4, 0, r4, cr9, cr11, {3}
   15f90:	blmi	16a47d8 <tcgetattr@plt+0x169d07c>
   15f94:	mcr	4, 0, r4, cr8, cr11, {3}
   15f98:	blmi	16647e0 <tcgetattr@plt+0x165d084>
   15f9c:	mcr	4, 0, r4, cr8, cr11, {3}
   15fa0:	muls	ip, r0, sl
   15fa4:	b	1d3f70 <tcgetattr@plt+0x1cc814>
   15fa8:	stmdavs	r0, {r2, r9, sl, lr}
   15fac:	stmdb	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15fb0:	bcs	b0040 <tcgetattr@plt+0xa88e4>
   15fb4:	tstle	r1, r3, lsl #12
   15fb8:	strle	r0, [r8], #-2026	; 0xfffff816
   15fbc:			; <UNDEFINED> instruction: 0x463a4951
   15fc0:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
   15fc4:	mrc2	7, 2, pc, cr0, cr12, {7}
   15fc8:	mvnscc	pc, #79	; 0x4f
   15fcc:	stmdals	r8, {r0, r1, r8, r9, ip, pc}
   15fd0:			; <UNDEFINED> instruction: 0xf7f03601
   15fd4:			; <UNDEFINED> instruction: 0xf8d9efa2
   15fd8:	adcsmi	r3, r3, #4
   15fdc:			; <UNDEFINED> instruction: 0xf8d9dd44
   15fe0:			; <UNDEFINED> instruction: 0xf8533008
   15fe4:	ldmdavc	fp!, {r1, r2, r5, ip, sp, lr}
   15fe8:	rsble	r2, r6, pc, lsr #22
   15fec:	stmdage	r8, {r0, r3, r9, fp, ip, pc}
   15ff0:	bne	45185c <tcgetattr@plt+0x44a100>
   15ff4:			; <UNDEFINED> instruction: 0xf033463b
   15ff8:	bls	254644 <tcgetattr@plt+0x24cee8>
   15ffc:	bne	451864 <tcgetattr@plt+0x44a108>
   16000:	beq	fe451868 <tcgetattr@plt+0xfe44a10c>
   16004:			; <UNDEFINED> instruction: 0xf8daf011
   16008:	stmdals	r8, {r9, sp}
   1600c:			; <UNDEFINED> instruction: 0x4611465b
   16010:	bl	253fdc <tcgetattr@plt+0x24c880>
   16014:	stmdacs	r0, {r2, r9, sl, lr}
   16018:	stmdals	r8, {r2, r6, r7, r8, ip, lr, pc}
   1601c:	svc	0x007cf7f0
   16020:	biclt	r9, fp, sl, lsl #22
   16024:			; <UNDEFINED> instruction: 0xa010f8dd
   16028:	stmdals	fp, {r0, r1, r2, r8, r9, sl, fp, sp, pc}
   1602c:	ldrbmi	r4, [r2], -fp, lsr #12
   16030:			; <UNDEFINED> instruction: 0xf8504641
   16034:	strls	r0, [r0, -r4, lsr #32]
   16038:			; <UNDEFINED> instruction: 0xf90af7f3
   1603c:	svclt	0x00bc2800
   16040:	mvnscc	pc, #79	; 0x4f
   16044:	blle	fac58 <tcgetattr@plt+0xf34fc>
   16048:	blcs	3cc6c <tcgetattr@plt+0x35510>
   1604c:			; <UNDEFINED> instruction: 0x469abf18
   16050:	strcc	r9, [r1], #-2826	; 0xfffff4f6
   16054:	stmiale	r8!, {r0, r1, r5, r7, r9, lr}^
   16058:			; <UNDEFINED> instruction: 0x36014658
   1605c:	bl	16d4028 <tcgetattr@plt+0x16cc8cc>
   16060:	ldrdcc	pc, [r4], -r9
   16064:	lfmle	f4, 4, [sl], #716	; 0x2cc
   16068:	bls	168d0c <tcgetattr@plt+0x1615b0>
   1606c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16070:	blls	102684 <tcgetattr@plt+0xfaf28>
   16074:	eorle	r3, r6, r1, lsl #6
   16078:	movwls	r2, #13056	; 0x3300
   1607c:	andcs	r4, r0, #573440	; 0x8c000
   16080:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
   16084:			; <UNDEFINED> instruction: 0xf7fc4478
   16088:	strmi	pc, [r1], -pc, asr #21
   1608c:	tstls	r7, r4, lsl #16
   16090:	blx	4d4088 <tcgetattr@plt+0x4cc92c>
   16094:			; <UNDEFINED> instruction: 0xf7f09809
   16098:	bmi	7d1da0 <tcgetattr@plt+0x7ca644>
   1609c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   160a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   160a4:	subsmi	r9, sl, r3, lsl fp
   160a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   160ac:	stmdals	r3, {r0, r1, r3, r4, r8, ip, lr, pc}
   160b0:	ldc	0, cr11, [sp], #84	; 0x54
   160b4:	pop	{r2, r8, r9, fp, pc}
   160b8:	shsub8mi	r8, r8, r0
   160bc:			; <UNDEFINED> instruction: 0xf8f4f033
   160c0:	andls	r4, r8, r2, lsl #12
   160c4:			; <UNDEFINED> instruction: 0xf8d8e79a
   160c8:	blcs	23310 <tcgetattr@plt+0x1bbb4>
   160cc:	movwcs	sp, #4566	; 0x11d6
   160d0:	subscc	pc, r8, r8, asr #17
   160d4:	blmi	350024 <tcgetattr@plt+0x3488c8>
   160d8:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   160dc:	movwls	r6, #14363	; 0x381b
   160e0:	bicle	r2, r9, r0, lsl #22
   160e4:			; <UNDEFINED> instruction: 0xf7f0e7d6
   160e8:	svclt	0x0000ef84
   160ec:	andeq	ip, r5, r4, ror ip
   160f0:	andeq	r0, r0, r8, ror r3
   160f4:	andeq	ip, r5, r8, ror #24
   160f8:	andeq	r9, r3, r8, asr #1
   160fc:	andeq	r9, r3, r8, lsl #2
   16100:			; <UNDEFINED> instruction: 0x000357b8
   16104:	muleq	r3, r2, r7
   16108:	andeq	r0, r0, ip, asr #8
   1610c:	muleq	r0, r3, r0
   16110:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   16114:	strdeq	ip, [r5], -r6
   16118:			; <UNDEFINED> instruction: 0xf7f3b508
   1611c:	mulcs	r0, r9, r9
   16120:	svclt	0x0000bd08
   16124:	svcmi	0x00f0e92d
   16128:	cdpmi	6, 12, cr4, cr1, cr13, {0}
   1612c:	blmi	ff0823b0 <tcgetattr@plt+0xff07ac54>
   16130:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
   16134:	strmi	r6, [r8], -r4, asr #16
   16138:	ldmpl	r3!, {r8, sp}^
   1613c:	tstls	sp, #1769472	; 0x1b0000
   16140:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16144:	movwls	r6, #27243	; 0x6a6b
   16148:			; <UNDEFINED> instruction: 0xf8caf7f7
   1614c:	ldmib	r5, {r3, r5, r6, r8, sp}^
   16150:			; <UNDEFINED> instruction: 0xf8d5ab13
   16154:			; <UNDEFINED> instruction: 0x46039058
   16158:	movwls	r4, #30240	; 0x7620
   1615c:	stc2	7, cr15, [r6], {242}	; 0xf2
   16160:	strmi	r2, [r6], -ip, ror #2
   16164:			; <UNDEFINED> instruction: 0xf7f24620
   16168:	blx	fedd5374 <tcgetattr@plt+0xfedcdc18>
   1616c:	b	141438c <tcgetattr@plt+0x140cc30>
   16170:	stmdacs	r0, {r3, r4, r6, fp, ip}
   16174:	adcshi	pc, pc, r0
   16178:			; <UNDEFINED> instruction: 0xf06fab08
   1617c:	mrscs	r4, (UNDEF: 0)
   16180:	stmib	sp, {r9, sp}^
   16184:	cmncs	ip, r0, lsl #2
   16188:	strtmi	r9, [r0], -r2, lsl #6
   1618c:			; <UNDEFINED> instruction: 0xf7f22300
   16190:	bls	25592c <tcgetattr@plt+0x24e1d0>
   16194:			; <UNDEFINED> instruction: 0xf0402a00
   16198:	strmi	r8, [r2], -r0, ror #1
   1619c:	ldrdeq	pc, [r8], -r9
   161a0:			; <UNDEFINED> instruction: 0xf01e9205
   161a4:	cmpcs	r9, fp, lsl #16	; <UNPREDICTABLE>
   161a8:			; <UNDEFINED> instruction: 0xf7f24620
   161ac:	bls	195330 <tcgetattr@plt+0x18dbd4>
   161b0:	tstlt	r8, r6, lsl #12
   161b4:	blx	fedb0354 <tcgetattr@plt+0xfeda8bf8>
   161b8:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
   161bc:	strtmi	r2, [r0], -r2, ror #2
   161c0:			; <UNDEFINED> instruction: 0xf7f29205
   161c4:	msrcs	SPSR_sx, r3, asr ip
   161c8:	strtmi	r1, [r0], -r7, lsl #28
   161cc:	smladcs	r8, r8, pc, fp	; <UNPREDICTABLE>
   161d0:	mcrr2	7, 15, pc, ip, cr2	; <UNPREDICTABLE>
   161d4:	tstlt	r8, r5, lsl #20
   161d8:	streq	pc, [r0, -r7, asr #32]!
   161dc:			; <UNDEFINED> instruction: 0xf0002e00
   161e0:			; <UNDEFINED> instruction: 0xf04780b1
   161e4:	strbmi	r0, [r1], -r0, asr #14
   161e8:			; <UNDEFINED> instruction: 0x4648463b
   161ec:	ldc2	0, cr15, [r8], #64	; 0x40
   161f0:			; <UNDEFINED> instruction: 0xf0002800
   161f4:	movwcs	r8, #223	; 0xdf
   161f8:	stmib	sp, {r0, r1, r2, r4, r8, r9, ip, pc}^
   161fc:			; <UNDEFINED> instruction: 0xf10d3318
   16200:	stmib	sp, {r2, r5, fp}^
   16204:	tstls	ip, #1744830464	; 0x68000000
   16208:	andne	lr, r1, #212, 18	; 0x350000
   1620c:	tsteq	r5, #3358720	; 0x334000
   16210:	bpl	49094c <tcgetattr@plt+0x4891f0>
   16214:	tstcs	r7, sp, asr #19
   16218:	ldmdblt	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1621c:	stc2l	0, cr15, [sl, #8]!
   16220:	strbmi	r2, [r2], -r5, ror #2
   16224:	strtmi	r4, [r0], -r3, lsl #12
   16228:			; <UNDEFINED> instruction: 0xf7f29319
   1622c:			; <UNDEFINED> instruction: 0x4601fd79
   16230:	ldmdals	r9, {r6, r8, ip, sp, pc}
   16234:	cdp2	0, 15, cr15, cr2, cr2, {0}
   16238:			; <UNDEFINED> instruction: 0xf7f24640
   1623c:	strmi	pc, [r1], -r5, lsl #27
   16240:	mvnsle	r2, r0, lsl #16
   16244:	strtmi	r2, [r0], -r3, ror #2
   16248:	mvnscc	pc, #79	; 0x4f
   1624c:			; <UNDEFINED> instruction: 0xf7f2931a
   16250:	msrcs	SPSR_s, r5, asr sp
   16254:	strtmi	r4, [r0], -r3, lsl #12
   16258:	ldrcc	lr, [fp, -sp, asr #19]
   1625c:	stc2	7, cr15, [r6], {242}	; 0xf2
   16260:	blls	7426c8 <tcgetattr@plt+0x73af6c>
   16264:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   16268:			; <UNDEFINED> instruction: 0xf10d931c
   1626c:	ldmdage	r1, {r5, fp}
   16270:			; <UNDEFINED> instruction: 0xf0204641
   16274:	strmi	pc, [r7], -fp, ror #21
   16278:			; <UNDEFINED> instruction: 0xf0002800
   1627c:	teqlt	r6, lr, lsr #1
   16280:	strtmi	r4, [r9], -r2, asr #12
   16284:			; <UNDEFINED> instruction: 0xff8cf032
   16288:			; <UNDEFINED> instruction: 0xf0402800
   1628c:	strhcs	r8, [r4, #-4]!
   16290:			; <UNDEFINED> instruction: 0xf7f24620
   16294:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   16298:	addhi	pc, r4, r0
   1629c:	ldrdeq	pc, [r8], -r9
   162a0:	stc2	0, cr15, [lr, #-116]	; 0xffffff8c
   162a4:			; <UNDEFINED> instruction: 0xf01d4650
   162a8:	ldrhcs	pc, [r0, #-199]	; 0xffffff39	; <UNPREDICTABLE>
   162ac:			; <UNDEFINED> instruction: 0xf7f24620
   162b0:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   162b4:	stfged	f5, [sl], {92}	; 0x5c
   162b8:			; <UNDEFINED> instruction: 0x4659463a
   162bc:	strtmi	r2, [r0], -r0, lsl #6
   162c0:			; <UNDEFINED> instruction: 0xff26f7f6
   162c4:			; <UNDEFINED> instruction: 0x46504b5c
   162c8:	ldrbtmi	r4, [fp], #-1570	; 0xfffff9de
   162cc:			; <UNDEFINED> instruction: 0xf7fc4629
   162d0:	ldmdals	r9, {r0, r1, r3, r4, r9, fp, ip, sp, lr, pc}
   162d4:	ldc2	0, cr15, [r6, #8]
   162d8:	blmi	15a8c40 <tcgetattr@plt+0x15a14e4>
   162dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   162e0:	blls	770350 <tcgetattr@plt+0x768bf4>
   162e4:			; <UNDEFINED> instruction: 0xf04f405a
   162e8:			; <UNDEFINED> instruction: 0xf0400300
   162ec:			; <UNDEFINED> instruction: 0x4630809e
   162f0:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   162f4:	ldrshcs	r8, [r0, #-240]!	; 0xffffff10
   162f8:			; <UNDEFINED> instruction: 0xf7f24620
   162fc:			; <UNDEFINED> instruction: 0xf04ffbb7
   16300:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   16304:	svcge	0x004af43f
   16308:			; <UNDEFINED> instruction: 0xf06fab08
   1630c:	mrscs	r4, (UNDEF: 0)
   16310:	stmib	sp, {r9, sp}^
   16314:	cmncs	r0, r0, lsl #2
   16318:	strtmi	r9, [r0], -r2, lsl #6
   1631c:			; <UNDEFINED> instruction: 0xf7f22300
   16320:	bls	25579c <tcgetattr@plt+0x24e040>
   16324:	cmple	sp, r0, lsl #20
   16328:	rsbsle	r2, fp, r0, lsl #28
   1632c:			; <UNDEFINED> instruction: 0x3018f8d9
   16330:	vqdmulh.s<illegal width 8>	d15, d0, d3
   16334:	tstpl	pc, r8, asr #4	; <UNPREDICTABLE>
   16338:	mvnne	pc, r5, asr #5
   1633c:	andcc	pc, r2, #164864	; 0x28400
   16340:			; <UNDEFINED> instruction: 0xe72b0952
   16344:	blcs	704d8 <tcgetattr@plt+0x68d7c>
   16348:	svcge	0x004df47f
   1634c:	ldmdavs	fp, {r0, r1, r5, r7, fp, sp, lr}
   16350:	blcs	343c4 <tcgetattr@plt+0x2cc68>
   16354:	svcge	0x0047f47f
   16358:	ldmdbmi	r9!, {r0, r1, r6, r8, r9, sl, sp, lr, pc}
   1635c:			; <UNDEFINED> instruction: 0xf04f4628
   16360:	ldrbtmi	r3, [r9], #-1791	; 0xfffff901
   16364:	stc2	7, cr15, [r0], {252}	; 0xfc
   16368:			; <UNDEFINED> instruction: 0xf7f09808
   1636c:	sbfx	lr, r6, #27, #20
   16370:	strtmi	r2, [r0], -r6, asr #2
   16374:	stc2l	7, cr15, [r2], {242}	; 0xf2
   16378:	stmdacs	r0, {r0, r9, sl, lr}
   1637c:	bls	20a4c0 <tcgetattr@plt+0x202d64>
   16380:			; <UNDEFINED> instruction: 0x46284653
   16384:			; <UNDEFINED> instruction: 0xf8cd9701
   16388:			; <UNDEFINED> instruction: 0xf007b000
   1638c:	pushmi	{r0, r2, r4, r6, r9, fp, ip, sp, lr, pc}
   16390:			; <UNDEFINED> instruction: 0x46044479
   16394:	strtmi	r4, [r8], -r2, lsl #12
   16398:	blx	ffad4392 <tcgetattr@plt+0xffaccc36>
   1639c:			; <UNDEFINED> instruction: 0xf7f04620
   163a0:			; <UNDEFINED> instruction: 0xe788edbc
   163a4:	stmdals	r6, {r0, r1, r9, sl, lr}
   163a8:			; <UNDEFINED> instruction: 0x4659463a
   163ac:			; <UNDEFINED> instruction: 0xf7f63060
   163b0:	ldrb	pc, [r3, -pc, lsr #29]!	; <UNPREDICTABLE>
   163b4:	strtmi	r4, [r8], -r4, lsr #18
   163b8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   163bc:			; <UNDEFINED> instruction: 0xf7fc4479
   163c0:			; <UNDEFINED> instruction: 0xe789fc53
   163c4:	strtmi	r4, [r8], -r1, lsr #18
   163c8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   163cc:			; <UNDEFINED> instruction: 0xf7fc4479
   163d0:	stmdals	r8, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
   163d4:	stc	7, cr15, [r0, #960]!	; 0x3c0
   163d8:			; <UNDEFINED> instruction: 0xf010e77e
   163dc:	ldmdbmi	ip, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   163e0:	bls	227c88 <tcgetattr@plt+0x22052c>
   163e4:			; <UNDEFINED> instruction: 0xf04f4479
   163e8:			; <UNDEFINED> instruction: 0xf7fc36ff
   163ec:	stmdals	r8, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   163f0:	ldc	7, cr15, [r2, #960]	; 0x3c0
   163f4:			; <UNDEFINED> instruction: 0x4638e770
   163f8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   163fc:	stc2l	0, cr15, [r0, #-64]!	; 0xffffffc0
   16400:	ldrdeq	pc, [r8], -r9
   16404:			; <UNDEFINED> instruction: 0xf0324639
   16408:	ldmdbmi	r2, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}
   1640c:	bls	227cb4 <tcgetattr@plt+0x220558>
   16410:			; <UNDEFINED> instruction: 0xf7fc4479
   16414:	stmdals	r8, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
   16418:	ldcl	7, cr15, [lr, #-960]!	; 0xfffffc40
   1641c:	stmdbmi	lr, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   16420:			; <UNDEFINED> instruction: 0xe7ac4479
   16424:			; <UNDEFINED> instruction: 0x301cf8d9
   16428:			; <UNDEFINED> instruction: 0xf7f0e782
   1642c:	svclt	0x0000ede2
   16430:	andeq	ip, r5, r2, ror #20
   16434:	andeq	r0, r0, r8, ror r3
   16438:	andeq	r8, r3, r2, asr lr
   1643c:			; <UNDEFINED> instruction: 0x0005c8b8
   16440:	andeq	r8, r3, r2, asr sp
   16444:	andeq	r3, r4, r4, lsr #32
   16448:	andeq	r8, r3, r0, lsr sp
   1644c:	andeq	r8, r3, r4, lsl #26
   16450:	andeq	r8, r3, r0, lsr #26
   16454:	andeq	r2, r4, r4, lsr #31
   16458:	andeq	r5, r3, r4, lsr #17
   1645c:	push	{r1, r3, r8, sl, fp, sp, lr}
   16460:			; <UNDEFINED> instruction: 0x46804ff0
   16464:	umulllt	r6, r3, r6, r8
   16468:	vstrvs	d6, [sp, #300]	; 0x12c
   1646c:	blvs	ff327d34 <tcgetattr@plt+0xff3205d8>
   16470:			; <UNDEFINED> instruction: 0xf01d689f
   16474:			; <UNDEFINED> instruction: 0xf8d8fea3
   16478:	cmpcs	r4, r4
   1647c:	blx	ffdd444c <tcgetattr@plt+0xffdcccf0>
   16480:			; <UNDEFINED> instruction: 0xf0002800
   16484:			; <UNDEFINED> instruction: 0xf8d580b5
   16488:	sfmcs	f4, 4, [r0], {36}	; 0x24
   1648c:	adchi	pc, r1, r0
   16490:			; <UNDEFINED> instruction: 0x46384637
   16494:	mrc2	0, 4, pc, cr2, cr13, {0}
   16498:			; <UNDEFINED> instruction: 0xf00042ac
   1649c:	ldmib	r5, {r3, r7, pc}^
   164a0:	ldmdavs	r3, {r0, r3, r7, r9, ip}^
   164a4:	stmdbcs	r0, {r0, r1, r3, r4, fp, sp, lr}
   164a8:	adcshi	pc, r7, r0
   164ac:	eorcs	pc, r8, #12648448	; 0xc10000
   164b0:	eorcs	pc, r8, #13959168	; 0xd50000
   164b4:			; <UNDEFINED> instruction: 0xf5056011
   164b8:			; <UNDEFINED> instruction: 0xf8d47109
   164bc:			; <UNDEFINED> instruction: 0xf8c52224
   164c0:	bcs	1ed58 <tcgetattr@plt+0x175fc>
   164c4:	adcshi	pc, r5, r0
   164c8:	eorne	pc, r8, #12713984	; 0xc20000
   164cc:	eorcs	pc, r8, #212, 16	; 0xd40000
   164d0:			; <UNDEFINED> instruction: 0xf504429c
   164d4:			; <UNDEFINED> instruction: 0xf8c57009
   164d8:	andsvs	r2, r5, r8, lsr #4
   164dc:	adchi	pc, r0, r0
   164e0:	tstvc	r9, r3, lsl #10	; <UNPREDICTABLE>
   164e4:	rsble	r2, r6, r0, lsl #22
   164e8:	eorcs	pc, r4, #13828096	; 0xd30000
   164ec:	eorcs	pc, r4, #196, 16	; 0xc40000
   164f0:			; <UNDEFINED> instruction: 0xf0002a00
   164f4:			; <UNDEFINED> instruction: 0xf8c280a1
   164f8:			; <UNDEFINED> instruction: 0xf8c30228
   164fc:			; <UNDEFINED> instruction: 0xf8c44224
   16500:	stmdbvs	r2!, {r3, r5, r9, ip}
   16504:			; <UNDEFINED> instruction: 0xf8d6692b
   16508:	stmiavs	r0!, {r4, r8, ip}^
   1650c:			; <UNDEFINED> instruction: 0x612a6195
   16510:			; <UNDEFINED> instruction: 0x6123619c
   16514:			; <UNDEFINED> instruction: 0xf01360a6
   16518:	blvs	915774 <tcgetattr@plt+0x90e018>
   1651c:			; <UNDEFINED> instruction: 0x1110f8d7
   16520:	vst2.<illegal width 64>	{d22-d23}, [r3 :128], r8
   16524:			; <UNDEFINED> instruction: 0x63235380
   16528:			; <UNDEFINED> instruction: 0xf01360af
   1652c:	blvs	b15760 <tcgetattr@plt+0xb0e004>
   16530:	strtmi	r6, [r0], -sl, ror #21
   16534:	orrpl	pc, r0, r3, asr #8
   16538:	movwls	lr, #27092	; 0x69d4
   1653c:	blt	2d0c94 <tcgetattr@plt+0x2c9538>
   16540:	movwls	r6, #4905	; 0x1329
   16544:	stmib	r4, {r0, r1, r3, r5, r7, r9, fp, sp, lr}^
   16548:	ldmib	r5, {r1, r3, r9, ip, sp}^
   1654c:			; <UNDEFINED> instruction: 0xf0311206
   16550:	blls	95fc4 <tcgetattr@plt+0x8e868>
   16554:	strtmi	r4, [r8], -r9, asr #12
   16558:	blt	2d0c74 <tcgetattr@plt+0x2c9518>
   1655c:			; <UNDEFINED> instruction: 0xf031461a
   16560:			; <UNDEFINED> instruction: 0xf8d8fe93
   16564:	cmncs	r4, r4
   16568:	blx	fe054538 <tcgetattr@plt+0xfe04cddc>
   1656c:	adcsmi	fp, r7, #168, 22	; 0x2a000
   16570:	andcs	sp, r1, #104	; 0x68
   16574:	ldrtmi	r4, [r8], -r9, lsr #12
   16578:	blx	fe352644 <tcgetattr@plt+0xfe34aee8>
   1657c:	strtmi	r2, [r1], -r1, lsl #4
   16580:			; <UNDEFINED> instruction: 0xf0314630
   16584:			; <UNDEFINED> instruction: 0xf8d7fa87
   16588:	adcmi	r3, r3, #220	; 0xdc
   1658c:	movwcs	fp, #3844	; 0xf04
   16590:	sbcscc	pc, ip, r7, asr #17
   16594:	ldrsbcc	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
   16598:	svclt	0x000442ab
   1659c:			; <UNDEFINED> instruction: 0xf8c62300
   165a0:			; <UNDEFINED> instruction: 0x463830dc
   165a4:	blx	fe352622 <tcgetattr@plt+0xfe34aec6>
   165a8:			; <UNDEFINED> instruction: 0xf01d4630
   165ac:	andcs	pc, r0, r9, lsl #23
   165b0:	pop	{r0, r1, ip, sp, pc}
   165b4:			; <UNDEFINED> instruction: 0xf8d68ff0
   165b8:			; <UNDEFINED> instruction: 0xf8c430e0
   165bc:	blcs	22e54 <tcgetattr@plt+0x1b6f8>
   165c0:			; <UNDEFINED> instruction: 0xf8c3d03d
   165c4:	ldrtmi	r0, [r3], -r8, lsr #4
   165c8:	svcmi	0x00e0f843
   165cc:	eorcc	pc, r8, #196, 16	; 0xc40000
   165d0:			; <UNDEFINED> instruction: 0xf8d6e797
   165d4:	ldrtmi	r4, [r7], -r0, ror #1
   165d8:			; <UNDEFINED> instruction: 0xf8d7e75b
   165dc:	adcmi	r3, r3, #216	; 0xd8
   165e0:			; <UNDEFINED> instruction: 0xf8d6d03c
   165e4:	adcmi	r3, fp, #216	; 0xd8
   165e8:	adcsmi	sp, r7, #50	; 0x32
   165ec:	ldrb	sp, [r8, fp, asr #3]
   165f0:	ldrdeq	pc, [r4], -r8
   165f4:			; <UNDEFINED> instruction: 0xf7f22155
   165f8:	stmdacs	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   165fc:	svcge	0x0049f43f
   16600:	eorcc	pc, r8, #13959168	; 0xd50000
   16604:	ldmdavs	ip, {r0, r1, r3, r4, r6, fp, sp, lr}
   16608:			; <UNDEFINED> instruction: 0xf47f2c00
   1660c:			; <UNDEFINED> instruction: 0xf8d6af41
   16610:	ldrtmi	r3, [r7], -r4, ror #1
   16614:	ldmdavs	ip, {r0, r1, r3, r4, r6, fp, sp, lr}
   16618:			; <UNDEFINED> instruction: 0xf8c6e73b
   1661c:	strb	r2, [r9, -r4, ror #1]
   16620:			; <UNDEFINED> instruction: 0xf8d3462b
   16624:			; <UNDEFINED> instruction: 0xf8c42224
   16628:	bcs	1eec0 <tcgetattr@plt+0x17764>
   1662c:	svcge	0x0063f47f
   16630:			; <UNDEFINED> instruction: 0xf8c7e002
   16634:	strb	r1, [r9, -r4, ror #1]
   16638:	rsceq	pc, r4, r6, asr #17
   1663c:			; <UNDEFINED> instruction: 0xf8c6e75d
   16640:	strb	r0, [r0, r4, ror #1]
   16644:	andcs	r4, r1, #42991616	; 0x2900000
   16648:			; <UNDEFINED> instruction: 0xf0314638
   1664c:	str	pc, [r8, r3, lsr #20]!
   16650:	strtmi	r2, [r1], -r1, lsl #4
   16654:			; <UNDEFINED> instruction: 0xf0314630
   16658:	bfi	pc, sp, (invalid: 20:6)	; <UNPREDICTABLE>
   1665c:	strtmi	r2, [r9], -r1, lsl #4
   16660:			; <UNDEFINED> instruction: 0xf0314638
   16664:			; <UNDEFINED> instruction: 0xe7bcfa17
   16668:	ldrbmi	lr, [r0, sp, lsr #18]!
   1666c:	ldmib	r1, {r7, r9, sl, lr}^
   16670:	strmi	r9, [lr], -ip, lsl #10
   16674:			; <UNDEFINED> instruction: 0xf01f4648
   16678:			; <UNDEFINED> instruction: 0xf8d6fb6b
   1667c:	ldcvs	0, cr10, [r4, #-304]!	; 0xfffffed0
   16680:	ldrbmi	r4, [r0], -r7, lsl #12
   16684:	blx	195270a <tcgetattr@plt+0x194afae>
   16688:	svclt	0x001845d1
   1668c:	andle	r2, r8, r0, lsl #30
   16690:	blx	fecdcf84 <tcgetattr@plt+0xfecd5828>
   16694:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   16698:	svclt	0x00082800
   1669c:	blcs	1f2a4 <tcgetattr@plt+0x17b48>
   166a0:	stmiavs	r3!, {r2, r5, r6, r8, ip, lr, pc}
   166a4:	addsmi	r6, r3, #11141120	; 0xaa0000
   166a8:	andcs	fp, r0, r8, lsl #30
   166ac:	ldmib	r4, {r0, r1, r3, r4, r5, ip, lr, pc}^
   166b0:	stmdbcs	r0, {r3, ip}
   166b4:	subvs	sp, r8, #80	; 0x50
   166b8:	andvs	r6, r1, r0, ror #20
   166bc:	ldrdne	lr, [r8], -r5
   166c0:	tstlt	r9, r4, lsl #13
   166c4:			; <UNDEFINED> instruction: 0xf8d26248
   166c8:	bvs	1a46b40 <tcgetattr@plt+0x1a3f3e4>
   166cc:	strcs	r6, [r0, -r1]
   166d0:			; <UNDEFINED> instruction: 0xf10460a2
   166d4:			; <UNDEFINED> instruction: 0xf8c40020
   166d8:			; <UNDEFINED> instruction: 0xf105c024
   166dc:	eorvs	r0, r7, #32, 12	; 0x2000000
   166e0:			; <UNDEFINED> instruction: 0xf8cc2164
   166e4:			; <UNDEFINED> instruction: 0xf8c24000
   166e8:			; <UNDEFINED> instruction: 0xf8d3011c
   166ec:			; <UNDEFINED> instruction: 0xf8d8211c
   166f0:	eorvs	r0, pc, #4
   166f4:	rsbvs	r6, sl, #171	; 0xab
   166f8:			; <UNDEFINED> instruction: 0xf8c36015
   166fc:			; <UNDEFINED> instruction: 0xf7f2611c
   16700:	ldmiblt	r0, {r0, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   16704:			; <UNDEFINED> instruction: 0xf01f4648
   16708:			; <UNDEFINED> instruction: 0x4648ff1b
   1670c:	blx	1152788 <tcgetattr@plt+0x114b02c>
   16710:	ldrdle	r4, [r5], -r1
   16714:			; <UNDEFINED> instruction: 0xf01f4650
   16718:	uadd16mi	pc, r0, r3	; <UNPREDICTABLE>
   1671c:	blx	f52798 <tcgetattr@plt+0xf4b03c>
   16720:			; <UNDEFINED> instruction: 0xf9f8f016
   16724:	ldmfd	sp!, {sp}
   16728:	stmdavs	r1!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1672c:			; <UNDEFINED> instruction: 0xf01f4650
   16730:	ldrbmi	pc, [r1, #2787]	; 0xae3	; <UNPREDICTABLE>
   16734:	stmdavs	r9!, {r0, r1, r4, ip, lr, pc}
   16738:			; <UNDEFINED> instruction: 0xf01f4648
   1673c:			; <UNDEFINED> instruction: 0x4648fadd
   16740:	mrc2	0, 7, pc, cr14, cr15, {0}
   16744:			; <UNDEFINED> instruction: 0xf01d4648
   16748:	ldrbmi	pc, [r0], -r7, lsr #20	; <UNPREDICTABLE>
   1674c:	mrc2	0, 7, pc, cr8, cr15, {0}
   16750:			; <UNDEFINED> instruction: 0xf01d4650
   16754:	strb	pc, [r3, r1, lsr #20]!	; <UNPREDICTABLE>
   16758:	tsteq	ip, r3, asr #17	; <UNPREDICTABLE>
   1675c:	strbmi	lr, [r8], -sp, lsr #15
   16760:	mcr2	0, 7, pc, cr14, cr15, {0}	; <UNPREDICTABLE>
   16764:			; <UNDEFINED> instruction: 0xf01d4648
   16768:	bfi	pc, r7, #20, #6	; <UNPREDICTABLE>
   1676c:	ldrtmi	r4, [r0], -r3, lsl #18
   16770:			; <UNDEFINED> instruction: 0xf7fc4479
   16774:			; <UNDEFINED> instruction: 0xf04ffa79
   16778:			; <UNDEFINED> instruction: 0xe7d430ff
   1677c:	andeq	r8, r3, r0, lsr #21
   16780:	svcmi	0x00f0e92d
   16784:	stmdavs	r7, {r2, r3, r9, sl, lr}^
   16788:	cmncs	r4, r3, lsl #1
   1678c:			; <UNDEFINED> instruction: 0xf7f24638
   16790:	strhcs	pc, [r3, #-165]!	; 0xffffff5b	; <UNPREDICTABLE>
   16794:	ldrtmi	r4, [r8], -r6, lsl #12
   16798:	blx	fec54768 <tcgetattr@plt+0xfec4d00c>
   1679c:	strmi	r2, [r1], -r0, lsl #4
   167a0:			; <UNDEFINED> instruction: 0xf7f64620
   167a4:	stmdacs	r0, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   167a8:	sbchi	pc, ip, r0
   167ac:	cmplt	r6, r5, lsl #12
   167b0:	ldrtmi	r4, [r0], -r0, lsl #19
   167b4:			; <UNDEFINED> instruction: 0xf7f04479
   167b8:			; <UNDEFINED> instruction: 0x5c33eb54
   167bc:			; <UNDEFINED> instruction: 0xf0402b00
   167c0:	andcs	r8, r1, #142	; 0x8e
   167c4:	andls	r2, r0, #134217728	; 0x8000000
   167c8:	subeq	pc, r4, r4, lsl #2
   167cc:			; <UNDEFINED> instruction: 0x46214632
   167d0:			; <UNDEFINED> instruction: 0xff1cf7f6
   167d4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   167d8:	adcshi	pc, r4, r0, asr #32
   167dc:			; <UNDEFINED> instruction: 0x46382172
   167e0:	bls	510f38 <tcgetattr@plt+0x5097dc>
   167e4:	ldrsblt	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   167e8:			; <UNDEFINED> instruction: 0xf940f7f2
   167ec:	cmpcs	r4, r8, asr #19
   167f0:			; <UNDEFINED> instruction: 0xf7f24638
   167f4:	strmi	pc, [r0], r3, lsl #21
   167f8:	mrscs	fp, LR_irq
   167fc:	cdp2	0, 14, cr15, cr12, cr13, {0}
   16800:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   16804:	sbchi	pc, r5, r0
   16808:			; <UNDEFINED> instruction: 0xf8d56883
   1680c:	movwcc	r0, #5140	; 0x1414
   16810:			; <UNDEFINED> instruction: 0xf00e60bb
   16814:			; <UNDEFINED> instruction: 0xf8c5f80d
   16818:			; <UNDEFINED> instruction: 0x46307414
   1681c:	pop	{r0, r1, ip, sp, pc}
   16820:			; <UNDEFINED> instruction: 0xf8d58ff0
   16824:	cmpcs	r4, r0, lsl r4
   16828:	vst3.16			; <UNDEFINED> instruction: 0xf4834638
   1682c:			; <UNDEFINED> instruction: 0xf8c56300
   16830:			; <UNDEFINED> instruction: 0xf7f23410
   16834:	strmi	pc, [r0], r3, ror #20
   16838:	bicsle	r2, lr, r0, lsl #16
   1683c:	ldrtmi	r2, [r8], -lr, ror #2
   16840:			; <UNDEFINED> instruction: 0xf914f7f2
   16844:	cmple	sp, r0, lsl #16
   16848:			; <UNDEFINED> instruction: 0x46382170
   1684c:			; <UNDEFINED> instruction: 0xf90ef7f2
   16850:	rsble	r2, r2, r0, lsl #16
   16854:	ldreq	pc, [r0], #2261	; 0x8d5
   16858:			; <UNDEFINED> instruction: 0xf8eef01f
   1685c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   16860:	adchi	pc, r0, r0
   16864:	cmpcs	r5, r8, lsr r6
   16868:			; <UNDEFINED> instruction: 0xf900f7f2
   1686c:	suble	r2, ip, r0, lsl #16
   16870:	ldrcc	pc, [r0], #2261	; 0x8d5
   16874:	svclt	0x0018454b
   16878:	svclt	0x00182b00
   1687c:	ldrcc	pc, [r4], #2245	; 0x8c5
   16880:			; <UNDEFINED> instruction: 0xf8c56a63
   16884:	ldmdavs	r9, {r4, r7, sl, ip, pc}^
   16888:	tsteq	r1, r1, lsl r0	; <UNPREDICTABLE>
   1688c:			; <UNDEFINED> instruction: 0x4628d039
   16890:			; <UNDEFINED> instruction: 0xf8a0f026
   16894:			; <UNDEFINED> instruction: 0xf0204628
   16898:	stmdami	r7, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   1689c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   168a0:			; <UNDEFINED> instruction: 0xff60f012
   168a4:	tstcs	r0, r8, asr #12
   168a8:			; <UNDEFINED> instruction: 0xff7ef01e
   168ac:			; <UNDEFINED> instruction: 0xf1092100
   168b0:			; <UNDEFINED> instruction: 0xf7f00014
   168b4:			; <UNDEFINED> instruction: 0xf016ec86
   168b8:			; <UNDEFINED> instruction: 0xf01df92d
   168bc:			; <UNDEFINED> instruction: 0x4628fbfb
   168c0:			; <UNDEFINED> instruction: 0xf93cf01d
   168c4:	ldrdcs	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
   168c8:	ldmvs	r3, {r3, r6, r9, sl, lr}^
   168cc:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   168d0:			; <UNDEFINED> instruction: 0xf7f160d3
   168d4:	ldrtmi	pc, [r0], -fp, ror #25	; <UNPREDICTABLE>
   168d8:	pop	{r0, r1, ip, sp, pc}
   168dc:	andcs	r8, r0, #240, 30	; 0x3c0
   168e0:			; <UNDEFINED> instruction: 0xe7704613
   168e4:	ldreq	pc, [r0], #2261	; 0x8d5
   168e8:			; <UNDEFINED> instruction: 0xf882f01f
   168ec:	stmdacs	r0, {r0, r7, r9, sl, lr}
   168f0:	ldmdbmi	r2!, {r3, r4, r5, r7, r8, ip, lr, pc}
   168f4:			; <UNDEFINED> instruction: 0xf04f4620
   168f8:	ldrbtmi	r3, [r9], #-1791	; 0xfffff901
   168fc:			; <UNDEFINED> instruction: 0xf9b4f7fc
   16900:	strtmi	lr, [r8], -fp, lsl #15
   16904:	blx	b52976 <tcgetattr@plt+0xb4b21a>
   16908:			; <UNDEFINED> instruction: 0xf8d9e7c1
   1690c:	mcrvs	0, 7, r2, cr9, cr4, {4}
   16910:	ldrdeq	pc, [r4], r9
   16914:	blx	ff752926 <tcgetattr@plt+0xff74b1ca>
   16918:	cmncs	ip, sl, lsr #15
   1691c:			; <UNDEFINED> instruction: 0xf7f24638
   16920:	orrslt	pc, r0, r5, lsr #17
   16924:	ldreq	pc, [r4], #2261	; 0x8d5
   16928:			; <UNDEFINED> instruction: 0xf01eb138
   1692c:	msrlt	R8_usr, r9
   16930:	ldrls	pc, [r4], #2261	; 0x8d5
   16934:	svceq	0x0000f1b9
   16938:	stmdbmi	r1!, {r2, r4, r7, r8, ip, lr, pc}
   1693c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   16940:			; <UNDEFINED> instruction: 0xf992f7fc
   16944:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   16948:	stmiavs	r3!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
   1694c:			; <UNDEFINED> instruction: 0xf1bab1fb
   16950:	addle	r0, r7, r0, lsl #30
   16954:	ldrdeq	pc, [r8], -sl
   16958:	ldc2	0, cr15, [r0], #-116	; 0xffffff8c
   1695c:	svceq	0x0000f1bb
   16960:			; <UNDEFINED> instruction: 0xf8dbd00a
   16964:	ldrbmi	r0, [r9], -r8
   16968:	ldc2l	0, cr15, [lr, #196]!	; 0xc4
   1696c:	ldrdeq	pc, [r8], -fp
   16970:	ldrbmi	r2, [r9], -r1, lsl #4
   16974:			; <UNDEFINED> instruction: 0xf88ef031
   16978:			; <UNDEFINED> instruction: 0x46484651
   1697c:			; <UNDEFINED> instruction: 0xf9dcf01f
   16980:	andcs	r6, r0, #96, 20	; 0x60000
   16984:	rsbcc	r4, r0, r9, asr #12
   16988:	blx	2d496a <tcgetattr@plt+0x2cd20e>
   1698c:	ldrmi	lr, [lr], -sl, ror #14
   16990:	stmdbmi	ip, {r0, r1, r6, r8, r9, sl, sp, lr, pc}
   16994:	strtmi	r4, [r0], -r2, asr #12
   16998:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1699c:			; <UNDEFINED> instruction: 0xf7fc4479
   169a0:	ldr	pc, [sl, -r3, ror #18]!
   169a4:	strtmi	r4, [r0], -r8, lsl #18
   169a8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   169ac:			; <UNDEFINED> instruction: 0xf7fc4479
   169b0:			; <UNDEFINED> instruction: 0xe732f95b
   169b4:	andeq	r8, r3, r8, asr #21
   169b8:	andeq	r5, r3, sl, lsl r3
   169bc:	andeq	r8, r3, r6, lsl #19
   169c0:	andeq	r8, r3, r6, ror r9
   169c4:	andeq	r6, r3, r8, lsl #14
   169c8:	andeq	r8, r3, ip, ror #17
   169cc:	svcmi	0x00f0e92d
   169d0:	stmdavs	r5, {r1, r2, r3, r9, sl, lr}^
   169d4:	cmncs	r1, r3, lsl #1
   169d8:			; <UNDEFINED> instruction: 0xf7f24628
   169dc:	bllt	1654b00 <tcgetattr@plt+0x164d3a4>
   169e0:	blcs	70b94 <tcgetattr@plt+0x69438>
   169e4:	stmiavs	fp!, {r5, r6, r8, ip, lr, pc}
   169e8:			; <UNDEFINED> instruction: 0xf64f4604
   169ec:			; <UNDEFINED> instruction: 0xf04f7bfe
   169f0:	ldmdavs	r8, {r9, fp}
   169f4:			; <UNDEFINED> instruction: 0xf90af00e
   169f8:	stmdbeq	r1, {r0, r5, ip, sp, lr, pc}
   169fc:	ldrbmi	r4, [r9, #1551]	; 0x60f
   16a00:	ldrbmi	fp, [r0, #-3848]	; 0xfffff0f8
   16a04:	andls	sp, r1, r9, rrx
   16a08:			; <UNDEFINED> instruction: 0x46282154
   16a0c:			; <UNDEFINED> instruction: 0xf82ef7f2
   16a10:	bllt	c3d21c <tcgetattr@plt+0xc35ac0>
   16a14:	cmncs	lr, r8, lsr #12
   16a18:			; <UNDEFINED> instruction: 0xf7f29201
   16a1c:	bls	94ac0 <tcgetattr@plt+0x8d364>
   16a20:	teqle	lr, r0, lsl #16
   16a24:	ldrbtmi	r4, [sp], #-3378	; 0xfffff2ce
   16a28:	ldrtmi	r4, [fp], -r8, lsr #12
   16a2c:			; <UNDEFINED> instruction: 0xf81cf00e
   16a30:	andlt	r4, r3, r0, lsr #12
   16a34:	svchi	0x00f0e8bd
   16a38:	stccs	8, cr6, [r0], {108}	; 0x6c
   16a3c:			; <UNDEFINED> instruction: 0x4628d13c
   16a40:			; <UNDEFINED> instruction: 0xf7f22154
   16a44:			; <UNDEFINED> instruction: 0x4605f95b
   16a48:			; <UNDEFINED> instruction: 0x4621b1f8
   16a4c:	stc2l	0, cr15, [r4, #52]	; 0x34
   16a50:	eorsle	r2, r9, r0, lsl #16
   16a54:			; <UNDEFINED> instruction: 0xf00e4628
   16a58:			; <UNDEFINED> instruction: 0x4620f83d
   16a5c:	pop	{r0, r1, ip, sp, pc}
   16a60:	qsub8mi	r8, r8, r0
   16a64:			; <UNDEFINED> instruction: 0xf7f22154
   16a68:	strtmi	pc, [r1], -r9, asr #18
   16a6c:			; <UNDEFINED> instruction: 0xf00d4605
   16a70:	bls	96144 <tcgetattr@plt+0x8e9e8>
   16a74:	bicsle	r2, r7, r0, lsl #16
   16a78:			; <UNDEFINED> instruction: 0x462a491e
   16a7c:			; <UNDEFINED> instruction: 0xf04f4630
   16a80:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   16a84:			; <UNDEFINED> instruction: 0xf8f0f7fc
   16a88:	ldmdami	fp, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   16a8c:			; <UNDEFINED> instruction: 0xf00e4478
   16a90:	ldmdami	sl, {r0, r5, fp, ip, sp, lr, pc}
   16a94:			; <UNDEFINED> instruction: 0xf00e4478
   16a98:			; <UNDEFINED> instruction: 0x4620f81d
   16a9c:	pop	{r0, r1, ip, sp, pc}
   16aa0:	ldcmi	15, cr8, [r7, #-960]	; 0xfffffc40
   16aa4:			; <UNDEFINED> instruction: 0xe7bf447d
   16aa8:			; <UNDEFINED> instruction: 0x46304916
   16aac:	ldrbtcc	pc, [pc], #79	; 16ab4 <tcgetattr@plt+0xf358>	; <UNPREDICTABLE>
   16ab0:			; <UNDEFINED> instruction: 0xf7fc4479
   16ab4:			; <UNDEFINED> instruction: 0xe7d0f8d9
   16ab8:			; <UNDEFINED> instruction: 0x46304913
   16abc:	ldrbtcc	pc, [pc], #79	; 16ac4 <tcgetattr@plt+0xf368>	; <UNPREDICTABLE>
   16ac0:			; <UNDEFINED> instruction: 0xf7fc4479
   16ac4:			; <UNDEFINED> instruction: 0xe7c8f8d1
   16ac8:			; <UNDEFINED> instruction: 0x462a4910
   16acc:			; <UNDEFINED> instruction: 0xf04f4630
   16ad0:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
   16ad4:			; <UNDEFINED> instruction: 0xf8c8f7fc
   16ad8:	stmiavs	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   16adc:	stmdbmi	ip, {r4, r5, r9, sl, lr}
   16ae0:	ldrbtcc	pc, [pc], #79	; 16ae8 <tcgetattr@plt+0xf38c>	; <UNPREDICTABLE>
   16ae4:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
   16ae8:			; <UNDEFINED> instruction: 0xf8bef7fc
   16aec:	svclt	0x0000e7b5
   16af0:	andeq	r5, r3, r6, lsr r2
   16af4:	andeq	r6, r3, r2, lsr #12
   16af8:	andeq	r5, r3, r8, asr #3
   16afc:	andeq	r5, r3, r8, asr #3
   16b00:			; <UNDEFINED> instruction: 0x000351b0
   16b04:	andeq	r8, r3, r0, lsl #17
   16b08:	andeq	r8, r3, ip, ror r8
   16b0c:	ldrdeq	r6, [r3], -r2
   16b10:	andeq	r5, r3, lr, ror r1
   16b14:	ldrbmi	lr, [r0, sp, lsr #18]!
   16b18:	eorcs	r4, ip, r4, lsl #12
   16b1c:	blx	19d2bee <tcgetattr@plt+0x19cb492>
   16b20:	strtmi	r4, [r0], -r5, lsl #12
   16b24:	blx	ff052bf6 <tcgetattr@plt+0xff04b49a>
   16b28:			; <UNDEFINED> instruction: 0x46294c78
   16b2c:	ldrbtmi	r4, [ip], #-1578	; 0xfffff9d6
   16b30:	adcvs	r2, fp, r0, lsl #6
   16b34:	strmi	r6, [r6], -r7, lsr #16
   16b38:	movweq	lr, #2501	; 0x9c5
   16b3c:	svccc	0x000cf841
   16b40:			; <UNDEFINED> instruction: 0xf8426129
   16b44:			; <UNDEFINED> instruction: 0x61aa3f14
   16b48:			; <UNDEFINED> instruction: 0xf0002f00
   16b4c:			; <UNDEFINED> instruction: 0x463c80d2
   16b50:	ldrtmi	r6, [r0], -r1, lsr #16
   16b54:	stmdb	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16b58:	svclt	0x00b82800
   16b5c:	blle	712f0 <tcgetattr@plt+0x69b94>
   16b60:	bvs	90ab9c <tcgetattr@plt+0x903440>
   16b64:			; <UNDEFINED> instruction: 0x461cb19b
   16b68:			; <UNDEFINED> instruction: 0xf1bce7f2
   16b6c:	andle	r0, r4, r0, lsl #30
   16b70:	ldrbtmi	r4, [r7], -r7, ror #22
   16b74:			; <UNDEFINED> instruction: 0xf8c3447b
   16b78:	movwcs	lr, #0
   16b7c:	stmdami	r5!, {r0, r1, r3, r4, r5, r7, r9, sp, lr}^
   16b80:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   16b84:	blx	6d2bce <tcgetattr@plt+0x6cb472>
   16b88:	pop	{r3, r5, r9, sl, lr}
   16b8c:			; <UNDEFINED> instruction: 0xf04f87f0
   16b90:	stmdacs	r0, {sl, fp}
   16b94:	andeq	pc, r1, #79	; 0x4f
   16b98:	adcvs	r6, sl, #108, 4	; 0xc0000006
   16b9c:	stmib	r5, {r1, r2, r3, r4, r5, r7, r9, sl, lr}^
   16ba0:	strbtmi	r3, [r2], r7, lsl #6
   16ba4:			; <UNDEFINED> instruction: 0xf04f462a
   16ba8:	svclt	0x00b40801
   16bac:	eorvs	r6, r5, #1073741881	; 0x40000039
   16bb0:			; <UNDEFINED> instruction: 0xb120e025
   16bb4:	ldrdls	pc, [r8], -r0	; <UNPREDICTABLE>
   16bb8:	svceq	0x0001f1b9
   16bbc:	stmibvs	r0!, {r1, r2, r3, r5, r6, ip, lr, pc}^
   16bc0:			; <UNDEFINED> instruction: 0xd0544290
   16bc4:	ldrdls	pc, [r0], -r3	; <UNPREDICTABLE>
   16bc8:	eorge	pc, r8, r4, asr #17
   16bcc:	eorhi	pc, r8, r3, asr #17
   16bd0:			; <UNDEFINED> instruction: 0x001cf8d9
   16bd4:	tstlt	r0, r8, lsl r2
   16bd8:	bvs	172f4ec <tcgetattr@plt+0x1727d90>
   16bdc:	eormi	pc, r4, r9, asr #17
   16be0:	subsle	r2, r7, r0, lsl #24
   16be4:	addmi	r6, r3, #224, 18	; 0x380000
   16be8:			; <UNDEFINED> instruction: 0xf8c4bf0c
   16bec:			; <UNDEFINED> instruction: 0xf8c4901c
   16bf0:			; <UNDEFINED> instruction: 0xf8c99020
   16bf4:			; <UNDEFINED> instruction: 0xf8c3301c
   16bf8:	bvs	153ac90 <tcgetattr@plt+0x1533534>
   16bfc:	bvs	fe9039d4 <tcgetattr@plt+0xfe8fc278>
   16c00:			; <UNDEFINED> instruction: 0xd1b22b01
   16c04:	ldmibvs	r8, {r0, r1, r5, r6, r9, fp, sp, lr}^
   16c08:	bicsle	r4, r2, r0, lsr #5
   16c0c:			; <UNDEFINED> instruction: 0xb1206a18
   16c10:	ldrdls	pc, [r8], -r0	; <UNPREDICTABLE>
   16c14:	svceq	0x0001f1b9
   16c18:	bvs	84ad20 <tcgetattr@plt+0x8435c4>
   16c1c:	svclt	0x00184290
   16c20:	suble	r4, fp, r1, lsr #13
   16c24:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
   16c28:	eorge	pc, r8, r4, asr #17
   16c2c:	eorhi	pc, r8, r3, asr #17
   16c30:	ldrdlt	r6, [r0, -r8]
   16c34:	bvs	172f548 <tcgetattr@plt+0x1727dec>
   16c38:	eormi	pc, r4, r9, asr #17
   16c3c:	eorsle	r2, r9, r0, lsl #24
   16c40:	addmi	r6, r3, #224, 18	; 0x380000
   16c44:			; <UNDEFINED> instruction: 0xf8c4bf0c
   16c48:			; <UNDEFINED> instruction: 0xf8c4901c
   16c4c:			; <UNDEFINED> instruction: 0xf8c99020
   16c50:			; <UNDEFINED> instruction: 0xf8c33020
   16c54:	bvs	153acec <tcgetattr@plt+0x1533590>
   16c58:	bicsle	r2, r0, r0, lsl #24
   16c5c:	svceq	0x0000f1bc
   16c60:	blmi	b8ae94 <tcgetattr@plt+0xb83738>
   16c64:	ldrbtmi	r4, [fp], #-1655	; 0xfffff989
   16c68:	and	pc, r0, r3, asr #17
   16c6c:	bvs	450a88 <tcgetattr@plt+0x44932c>
   16c70:	stmdacs	r0, {r5, r6, r7, r8, sp, lr}
   16c74:	subvs	sp, r4, #54	; 0x36
   16c78:	subsvs	r6, r0, #96, 20	; 0x60000
   16c7c:	stmibvs	r1, {r4, r5, r7, r8, ip, sp, pc}^
   16c80:	svclt	0x000c42a1
   16c84:	andvs	r6, r2, #-2147483600	; 0x80000030
   16c88:	andsvs	r4, r4, #16, 12	; 0x1000000
   16c8c:	strtmi	r6, [r2], -r2, ror #4
   16c90:	ldr	r4, [r7, r4, lsl #12]
   16c94:			; <UNDEFINED> instruction: 0xf04f46ce
   16c98:	str	r0, [sl, r1, lsl #24]!
   16c9c:	eorge	pc, r8, r0, asr #17
   16ca0:			; <UNDEFINED> instruction: 0xf8c4461a
   16ca4:			; <UNDEFINED> instruction: 0xf8c3a028
   16ca8:	str	r9, [r6, r8, lsr #32]!
   16cac:			; <UNDEFINED> instruction: 0xf04f4696
   16cb0:	strb	r0, [r9, r1, lsl #24]!
   16cb4:			; <UNDEFINED> instruction: 0xf04f46ce
   16cb8:	strb	r0, [r8, r1, lsl #24]
   16cbc:	eorvs	r6, r0, #208, 18	; 0x340000
   16cc0:	subvs	fp, r4, #248, 2	; 0x3e
   16cc4:	subsvs	r6, r0, #96, 20	; 0x60000
   16cc8:	stmibvs	r1, {r3, r4, r5, r6, r8, ip, sp, pc}^
   16ccc:	svclt	0x001842a1
   16cd0:	andsle	r6, r8, r2, lsl #4
   16cd4:	bicsvs	r4, r4, r0, lsl r6
   16cd8:	strtmi	r6, [r2], -r2, ror #4
   16cdc:			; <UNDEFINED> instruction: 0x901cf8d3
   16ce0:	ldr	r4, [pc, r4, lsl #12]
   16ce4:	subsvs	r4, r3, #24, 12	; 0x1800000
   16ce8:	ldrmi	lr, [r6], r9, asr #15
   16cec:	stceq	0, cr15, [r1], {79}	; 0x4f
   16cf0:	movwcs	lr, #6128	; 0x17f0
   16cf4:	stmib	r5, {r0, r1, r2, r3, r5, r6, r9, sp, lr}^
   16cf8:	strtmi	r7, [pc], -r7, lsl #14
   16cfc:	adcvs	r6, fp, #37	; 0x25
   16d00:			; <UNDEFINED> instruction: 0x4618e73b
   16d04:	bicvs	r6, r2, r3, asr r2
   16d08:	svclt	0x0000e7e4
   16d0c:	andeq	ip, r5, r2, lsl lr
   16d10:	andeq	ip, r5, ip, asr #27
   16d14:	andeq	r8, r3, r6, lsl #16
   16d18:	ldrdeq	ip, [r5], -sl
   16d1c:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   16d20:	stmiavs	r3, {r0, r1, r4, r8, fp, ip, sp, pc}^
   16d24:	tstlt	r3, r4, lsl #12
   16d28:	stmvs	r3, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   16d2c:	rscsle	r2, fp, r0, lsl #22
   16d30:	stmiami	r6, {r0, fp, sp, lr}^
   16d34:			; <UNDEFINED> instruction: 0xf0104478
   16d38:	stmibvs	r6!, {r0, r6, r9, fp, ip, sp, lr, pc}^
   16d3c:			; <UNDEFINED> instruction: 0xf0002e00
   16d40:	bvs	8f709c <tcgetattr@plt+0x8ef940>
   16d44:			; <UNDEFINED> instruction: 0xf0002b00
   16d48:	ldrmi	r8, [pc], -r7, asr #1
   16d4c:	blcs	314c0 <tcgetattr@plt+0x29d64>
   16d50:	ldmib	r7, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   16d54:			; <UNDEFINED> instruction: 0xf8d76508
   16d58:	strtmi	ip, [sl], -r8, lsr #32
   16d5c:	rsbsvs	fp, r5, #-2147483645	; 0x80000003
   16d60:	vstrcs	s12, [r0, #-488]	; 0xfffffe18
   16d64:	stmibvs	fp!, {r2, r3, r5, ip, lr, pc}^
   16d68:	svclt	0x000c429f
   16d6c:	eorvs	r6, lr, #-2147483589	; 0x8000003b
   16d70:	tsteq	ip, #4, 2	; <UNPREDICTABLE>
   16d74:	svclt	0x00084294
   16d78:			; <UNDEFINED> instruction: 0xf107463d
   16d7c:	blgt	3da5f4 <tcgetattr@plt+0x3d2e98>
   16d80:	andeq	lr, pc, lr, lsl #17
   16d84:	blcs	31718 <tcgetattr@plt+0x29fbc>
   16d88:	sbchi	pc, r0, r0
   16d8c:	addsmi	r6, r4, #3571712	; 0x368000
   16d90:	bicsvs	fp, pc, ip, lsl #30
   16d94:	ldmib	r4, {r0, r1, r2, r3, r4, r9, sp, lr}^
   16d98:	subsvs	r2, r7, #469762048	; 0x1c000000
   16d9c:	subsvs	fp, pc, #-1073741824	; 0xc0000000
   16da0:			; <UNDEFINED> instruction: 0x462bb11d
   16da4:	blcs	31718 <tcgetattr@plt+0x29fbc>
   16da8:			; <UNDEFINED> instruction: 0xf1bcd1fc
   16dac:	andle	r0, fp, r0, lsl #30
   16db0:			; <UNDEFINED> instruction: 0xf7f06820
   16db4:			; <UNDEFINED> instruction: 0x4620e8b2
   16db8:	ldrhtmi	lr, [r8], #141	; 0x8d
   16dbc:	stmialt	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16dc0:	ldrbtmi	r4, [fp], #-2979	; 0xfffff45d
   16dc4:	bfi	r6, lr, #0, #20
   16dc8:	strbtmi	r4, [r6], r2, lsr #23
   16dcc:	ldrbtmi	r2, [fp], #-1793	; 0xfffff8ff
   16dd0:	tstlt	lr, r8, lsl r8
   16dd4:	blcs	318a8 <tcgetattr@plt+0x2a14c>
   16dd8:	adchi	pc, r3, r0, asr #32
   16ddc:			; <UNDEFINED> instruction: 0xf0004286
   16de0:	stmibvs	fp!, {r0, r3, r4, r7, pc}^
   16de4:			; <UNDEFINED> instruction: 0xd01342b3
   16de8:	bcs	71858 <tcgetattr@plt+0x6a0fc>
   16dec:	ldmibvs	sl, {r0, r1, r3, r4, r6, ip, lr, pc}^
   16df0:	bvs	fe483260 <tcgetattr@plt+0xfe47bb04>
   16df4:			; <UNDEFINED> instruction: 0xf0402900
   16df8:	bvs	677070 <tcgetattr@plt+0x66f914>
   16dfc:	bvs	fe3c3268 <tcgetattr@plt+0xfe3bbb0c>
   16e00:			; <UNDEFINED> instruction: 0xf0402e00
   16e04:	addsvs	r8, pc, #182	; 0xb6
   16e08:	bvs	1ae86c8 <tcgetattr@plt+0x1ae0f6c>
   16e0c:			; <UNDEFINED> instruction: 0xe7e0461d
   16e10:	bvs	fe6b16c4 <tcgetattr@plt+0xfe6a9f68>
   16e14:	bcs	71580 <tcgetattr@plt+0x69e24>
   16e18:	tstlt	r9, pc, lsr #32
   16e1c:	bcs	3184c <tcgetattr@plt+0x2a0f0>
   16e20:	sbcshi	pc, r0, r0, asr #32
   16e24:			; <UNDEFINED> instruction: 0x2e006a1e
   16e28:	bvs	feccb1e4 <tcgetattr@plt+0xfecc3a88>
   16e2c:	rscle	r2, sl, r0, lsl #20
   16e30:	svceq	0x0000f1bc
   16e34:	bmi	fe24ae44 <tcgetattr@plt+0xfe2436e8>
   16e38:	andsvs	r4, r0, sl, ror r4
   16e3c:	smlatbcs	r0, r8, sl, r6
   16e40:	addsvs	r6, r8, #172032	; 0x2a000
   16e44:	movwcs	r6, #681	; 0x2a9
   16e48:	ldmibvs	r3, {r0, r1, r4, r5, r7, r9, sp, lr}^
   16e4c:	tstlt	r3, fp, lsr #4
   16e50:	bvs	1aef7cc <tcgetattr@plt+0x1ae8070>
   16e54:	blcs	2f7a8 <tcgetattr@plt+0x2804c>
   16e58:	rschi	pc, sl, r0
   16e5c:	addmi	r6, sp, #3555328	; 0x364000
   16e60:	rschi	pc, fp, r0
   16e64:	andsvs	r4, sl, #2048000	; 0x1f4000
   16e68:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   16e6c:	rsbvs	r6, sl, #1073741877	; 0x40000035
   16e70:	addsle	r2, sp, r0, lsl #16
   16e74:	addvs	r2, r3, #0, 6
   16e78:			; <UNDEFINED> instruction: 0xf8c3e79a
   16e7c:	adcvs	lr, sl, #40	; 0x28
   16e80:	tstlt	r1, r9, lsr #4
   16e84:	bvs	1baf7c0 <tcgetattr@plt+0x1ba8064>
   16e88:	mcrcs	2, 0, r6, cr0, cr14, {2}
   16e8c:	ldmibvs	r2!, {r0, r3, r4, r5, ip, lr, pc}^
   16e90:	svclt	0x00154295
   16e94:	mvnsvs	r6, r3, lsr r2
   16e98:	strmi	r6, [sl], -sl, lsr #20
   16e9c:	ldmibvs	r1, {r0, r2, r3, r4, r6, r7, r8, sp, lr}^
   16ea0:	ldrmi	r6, [r3], -fp, ror #4
   16ea4:	bvs	690d90 <tcgetattr@plt+0x689634>
   16ea8:	eor	pc, r8, r3, asr #17
   16eac:	mvnvs	r6, sl, lsr #5
   16eb0:	subvs	fp, sp, #1073741824	; 0x40000000
   16eb4:	subsvs	r6, lr, #450560	; 0x6e000
   16eb8:	bvs	1ac3418 <tcgetattr@plt+0x1abbcbc>
   16ebc:	addsmi	r6, r5, #3440640	; 0x348000
   16ec0:	mvnsvs	fp, sl, lsl #30
   16ec4:	stmibvs	r9!, {r0, r1, r4, r5, r9, sp, lr}^
   16ec8:	rsbvs	r6, fp, #-805306367	; 0xd0000001
   16ecc:	str	r4, [lr, fp, lsl #12]
   16ed0:			; <UNDEFINED> instruction: 0xf04f4618
   16ed4:	ldrb	r0, [r7, r1, lsl #24]!
   16ed8:			; <UNDEFINED> instruction: 0x5c09e9d4
   16edc:	smclt	22053	; 0x5625
   16ee0:	addsmi	r6, ip, #3850240	; 0x3ac000
   16ee4:	mvnvs	fp, ip, lsl #30
   16ee8:	ldrb	r6, [lr, -lr, lsr #4]
   16eec:	strvs	lr, [r8, #-2516]	; 0xfffff62c
   16ef0:	ldrdgt	pc, [r8], -r4	; <UNPREDICTABLE>
   16ef4:	rscsle	r2, r2, r0, lsl #28
   16ef8:	blmi	1690ec0 <tcgetattr@plt+0x1689764>
   16efc:	andsvs	r4, lr, fp, ror r4
   16f00:			; <UNDEFINED> instruction: 0x460ae753
   16f04:			; <UNDEFINED> instruction: 0xf04f4618
   16f08:	strb	r0, [r7, r1, lsl #24]
   16f0c:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
   16f10:	smlald	r6, r0, pc, r0	; <UNPREDICTABLE>
   16f14:	svceq	0x0000f1bc
   16f18:	blmi	150b1c8 <tcgetattr@plt+0x1503a6c>
   16f1c:	andsvs	r4, r8, fp, ror r4
   16f20:			; <UNDEFINED> instruction: 0xf1bce7a6
   16f24:	andle	r0, r2, r0, lsl #30
   16f28:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
   16f2c:			; <UNDEFINED> instruction: 0x46306018
   16f30:			; <UNDEFINED> instruction: 0xf1bce7a0
   16f34:	andle	r0, r2, r0, lsl #30
   16f38:	ldrbtmi	r4, [r9], #-2381	; 0xfffff6b3
   16f3c:	bvs	fea2ef64 <tcgetattr@plt+0xfea27808>
   16f40:	stmibvs	lr!, {r8, sp}^
   16f44:	adcvs	r6, r9, #152, 4	; 0x80000009
   16f48:	addsvs	r2, r3, #0, 6
   16f4c:	mvnvs	r6, r3, lsr sl
   16f50:	subsvs	fp, sp, #-1073741824	; 0xc0000000
   16f54:	rsbsvs	r6, r3, #438272	; 0x6b000
   16f58:	eorle	r2, lr, r0, lsl #22
   16f5c:	ldmibvs	r2, {r1, r3, r5, r6, r9, fp, sp, lr}^
   16f60:			; <UNDEFINED> instruction: 0xd0584295
   16f64:	andsvs	r4, lr, #274432	; 0x43000
   16f68:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   16f6c:	rsbvs	r6, lr, #1342177283	; 0x50000003
   16f70:			; <UNDEFINED> instruction: 0xf1bce77e
   16f74:	andle	r0, r2, r0, lsl #30
   16f78:	ldrbtmi	r4, [lr], #-3647	; 0xfffff1c1
   16f7c:	bcs	2f044 <tcgetattr@plt+0x278e8>
   16f80:	stmibvs	sl, {r1, r2, r3, r6, r8, ip, lr, pc}^
   16f84:	addvs	r2, r8, #0
   16f88:	addsvs	r2, r8, #1
   16f8c:	tstlt	r2, sl, lsl r2
   16f90:	bvs	16af8e4 <tcgetattr@plt+0x16a8188>
   16f94:	bcs	2f8c4 <tcgetattr@plt+0x28168>
   16f98:	ldmibvs	r0, {r1, r2, r6, ip, lr, pc}^
   16f9c:	svclt	0x000c4283
   16fa0:	andsvs	r6, r1, #1073741876	; 0x40000034
   16fa4:	andcs	r6, r0, fp, asr #3
   16fa8:	bvs	febf1768 <tcgetattr@plt+0xfebea00c>
   16fac:	ldmibvs	r2!, {r0, r3, r4, r6, r9, sp, lr}^
   16fb0:	adcvs	r6, r8, #1879048203	; 0x7000000b
   16fb4:	sbcle	r2, r9, r0, lsl #20
   16fb8:	blmi	c50ed8 <tcgetattr@plt+0xc4977c>
   16fbc:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   16fc0:	bfi	r6, lr, #0, #20
   16fc4:	svceq	0x0000f1bc
   16fc8:	bmi	b8afd8 <tcgetattr@plt+0xb8387c>
   16fcc:	andsvs	r4, r0, sl, ror r4
   16fd0:	tstlt	lr, lr, lsl sl
   16fd4:	bcs	31aa4 <tcgetattr@plt+0x2a348>
   16fd8:	svcge	0x0030f47f
   16fdc:	andcs	r6, r0, sl, lsl #20
   16fe0:	andcs	r6, r1, r8, lsl #5
   16fe4:			; <UNDEFINED> instruction: 0x61da6298
   16fe8:	subsvs	fp, r3, #-2147483648	; 0x80000000
   16fec:	subvs	r6, sl, #368640	; 0x5a000
   16ff0:	eorle	r2, r7, r0, lsl #20
   16ff4:	addmi	r6, r3, #208, 18	; 0x340000
   16ff8:	bicsvs	fp, r1, ip, lsl #30
   16ffc:	andvs	r6, fp, #268435457	; 0x10000001
   17000:	bvs	a9f008 <tcgetattr@plt+0xa978ac>
   17004:	subsvs	r6, r9, #716800	; 0xaf000
   17008:	addsvs	r6, r7, #90112	; 0x16000
   1700c:	cdpcs	2, 0, cr6, cr0, cr8, {5}
   17010:	svcge	0x001bf43f
   17014:	bmi	710c78 <tcgetattr@plt+0x70951c>
   17018:	ldrbtmi	r6, [sl], #-478	; 0xfffffe22
   1701c:			; <UNDEFINED> instruction: 0xe7a56810
   17020:	stmdacs	r0, {r4, r7, r9, fp, sp, lr}
   17024:	str	sp, [sl, sp, lsr #1]
   17028:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
   1702c:			; <UNDEFINED> instruction: 0xe7b96011
   17030:			; <UNDEFINED> instruction: 0x46104b16
   17034:	andsvs	r4, sl, fp, ror r4
   17038:	ldmdbmi	r5, {r3, r4, r8, r9, sl, sp, lr, pc}
   1703c:	ldrbtmi	r6, [r9], #-474	; 0xfffffe26
   17040:	ldr	r6, [r3, -r8, lsl #16]
   17044:	ldrbtmi	r4, [sl], #-2579	; 0xfffff5ed
   17048:	bfi	r6, r1, #0, #25
   1704c:	andeq	r8, r3, r8, ror #12
   17050:	andeq	ip, r5, lr, ror fp
   17054:	andeq	ip, r5, r2, ror fp
   17058:	andeq	ip, r5, r8, lsl #22
   1705c:	ldrdeq	ip, [r5], -r8
   17060:	andeq	ip, r5, r4, asr #20
   17064:	andeq	ip, r5, r2, lsr sl
   17068:	andeq	ip, r5, r4, lsr #20
   1706c:	andeq	ip, r5, r6, lsl sl
   17070:	andeq	ip, r5, r6, lsl #20
   17074:	ldrdeq	ip, [r5], -r8
   17078:	andeq	ip, r5, r6, asr #19
   1707c:	andeq	ip, r5, r2, lsl #19
   17080:	andeq	ip, r5, r4, ror r9
   17084:	andeq	ip, r5, r6, lsr #18
   17088:	andeq	ip, r5, r6, lsl r9
   1708c:	andeq	ip, r5, ip, lsl #18
   17090:	andeq	ip, r5, r2, lsl #18
   17094:	strdeq	ip, [r5], -sl
   17098:	push	{r0, r3, r4, r5, r6, r8, r9, fp, lr}
   1709c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   170a0:	addlt	r6, r2, r6, asr #16
   170a4:			; <UNDEFINED> instruction: 0x460f681c
   170a8:			; <UNDEFINED> instruction: 0xf8d368b3
   170ac:	cmplt	ip, r0
   170b0:	strbmi	r6, [r0], -r1, lsr #16
   170b4:	cdp	7, 11, cr15, cr6, cr15, {7}
   170b8:	svclt	0x00b82800
   170bc:	blle	ffdb1854 <tcgetattr@plt+0xffdaa0f8>
   170c0:	bvs	94b1d8 <tcgetattr@plt+0x943a7c>
   170c4:	mvnsle	r2, r0, lsl #24
   170c8:			; <UNDEFINED> instruction: 0x46302153
   170cc:	stc2l	7, cr15, [lr], {241}	; 0xf1
   170d0:			; <UNDEFINED> instruction: 0xf0402800
   170d4:			; <UNDEFINED> instruction: 0x46048095
   170d8:	ldrtmi	r2, [r0], -ip, asr #2
   170dc:	stc2l	7, cr15, [r6], {241}	; 0xf1
   170e0:	bllt	8288fc <tcgetattr@plt+0x8211a0>
   170e4:	cmpcs	r5, r0, lsr r6
   170e8:	stc2l	7, cr15, [r0], {241}	; 0xf1
   170ec:	cmnle	r0, r0, lsl #16
   170f0:	bcs	314e0 <tcgetattr@plt+0x29d84>
   170f4:	adchi	pc, sl, r0
   170f8:			; <UNDEFINED> instruction: 0xf0002c00
   170fc:	stmiavs	r6!, {r0, r3, r4, r7, pc}
   17100:	cdpcs	8, 0, cr6, cr0, cr1, {1}
   17104:	ldmdami	pc, {r2, r3, r4, r6, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   17108:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
   1710c:			; <UNDEFINED> instruction: 0xf856f010
   17110:	strtmi	r2, [r8], -ip, lsl #2
   17114:			; <UNDEFINED> instruction: 0xf884f032
   17118:	vstrne.16	s12, [r2, #-70]	; 0xffffffba	; <UNPREDICTABLE>
   1711c:	stmib	r0, {r0, r1, r2, sp, lr}^
   17120:	andsvs	r6, r8, r1, lsl #6
   17124:			; <UNDEFINED> instruction: 0x61224628
   17128:	pop	{r1, ip, sp, pc}
   1712c:	ldmvs	fp!, {r4, r5, r6, r7, r8, pc}^
   17130:			; <UNDEFINED> instruction: 0xf0002b00
   17134:	stccs	0, cr8, [r0], {147}	; 0x93
   17138:	stmdavs	r5!, {r0, r2, r4, r5, r6, ip, lr, pc}^
   1713c:	cmnle	r4, r0, lsl #26
   17140:	strtmi	r2, [r8], -r1, lsl #6
   17144:	andlt	r6, r2, r3, rrx
   17148:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1714c:			; <UNDEFINED> instruction: 0x46302153
   17150:	stc2	7, cr15, [ip], {241}	; 0xf1
   17154:	adcsle	r2, pc, r0, lsl #16
   17158:	stmdavs	r1!, {r0, r1, r5, r6, r7, fp, sp, lr}
   1715c:	stmdami	sl, {r0, r1, r4, r5, r8, r9, ip, sp, pc}^
   17160:			; <UNDEFINED> instruction: 0xf0104478
   17164:	stmiavs	r6!, {r0, r1, r3, r5, fp, ip, sp, lr, pc}^
   17168:	ands	fp, r7, r6, asr #18
   1716c:	strtmi	r6, [r8], -sl, lsr #17
   17170:	stmiavs	sl!, {r1, r3, r4, r7, sp, lr}
   17174:			; <UNDEFINED> instruction: 0xf7ef6013
   17178:	ldrsblt	lr, [lr, #-224]!	; 0xffffff20
   1717c:	ldmdavs	r6!, {r0, r2, r4, r5, r9, sl, lr}^
   17180:			; <UNDEFINED> instruction: 0xf7fb6828
   17184:	stmdavs	fp!, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   17188:	mvnle	r2, r0, lsl #22
   1718c:	strtmi	r6, [r8], -sl, lsr #17
   17190:	andsvs	r6, r3, r2, lsr #2
   17194:	cdp	7, 12, cr15, cr0, cr15, {7}
   17198:	mvnle	r2, r0, lsl #28
   1719c:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   171a0:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
   171a4:	andlt	r4, r2, r8, lsr #12
   171a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   171ac:	stccs	8, cr6, [r0, #-660]	; 0xfffffd6c
   171b0:	ldmdami	r6!, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   171b4:			; <UNDEFINED> instruction: 0xf0104478
   171b8:	movwcs	pc, #6145	; 0x1801	; <UNPREDICTABLE>
   171bc:	ldrb	r6, [r1, r3, lsr #1]!
   171c0:	strcs	r4, [r0, #-2099]	; 0xfffff7cd
   171c4:			; <UNDEFINED> instruction: 0xf00f4478
   171c8:	qsub8mi	pc, r0, r9	; <UNPREDICTABLE>
   171cc:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
   171d0:	stccs	7, cr14, [r0], {232}	; 0xe8
   171d4:	stmdavs	r3!, {r1, r3, r6, ip, lr, pc}^
   171d8:	suble	r2, r7, r0, lsl #22
   171dc:	cmnlt	r6, #1671168	; 0x198000
   171e0:			; <UNDEFINED> instruction: 0xf7fb6830
   171e4:	ldmib	r6, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   171e8:	cmnlt	fp, #268435456	; 0x10000000
   171ec:	ldmvs	r2!, {r1, r3, r4, r7, sp, lr}
   171f0:	andsvs	r4, r3, r0, lsr r6
   171f4:	cdp	7, 9, cr15, cr0, cr15, {7}
   171f8:	andlt	r4, r2, r8, lsr #12
   171fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17200:			; <UNDEFINED> instruction: 0xf7ff4640
   17204:	strmi	pc, [r4], -r7, lsl #25
   17208:	smlatbcs	ip, r6, r7, lr
   1720c:			; <UNDEFINED> instruction: 0xf0322001
   17210:	stmibvs	r3!, {r0, r1, r2, fp, ip, sp, lr, pc}
   17214:	strcs	r2, [r1, #-256]	; 0xffffff00
   17218:	stcne	0, cr6, [r2, #-28]	; 0xffffffe4
   1721c:	movwne	lr, #6592	; 0x19c0
   17220:			; <UNDEFINED> instruction: 0x61a26018
   17224:			; <UNDEFINED> instruction: 0x4640e7be
   17228:	ldc2l	7, cr15, [r4], #-1020	; 0xfffffc04
   1722c:	str	r4, [r4, r4, lsl #12]
   17230:	andls	r4, r1, #64, 12	; 0x4000000
   17234:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
   17238:	strmi	r9, [r4], -r1, lsl #20
   1723c:			; <UNDEFINED> instruction: 0x4620e75f
   17240:			; <UNDEFINED> instruction: 0xf7ff6065
   17244:	str	pc, [sp, fp, ror #26]!
   17248:	ldrb	r6, [r1, r2, lsr #3]
   1724c:			; <UNDEFINED> instruction: 0x46384911
   17250:	ldrbcc	pc, [pc, #79]!	; 172a7 <tcgetattr@plt+0xfb4b>	; <UNPREDICTABLE>
   17254:			; <UNDEFINED> instruction: 0xf7fb4479
   17258:	str	pc, [r3, r7, lsl #26]!
   1725c:	ldrtmi	r4, [r8], -lr, lsl #18
   17260:	ldrbcc	pc, [pc, #79]!	; 172b7 <tcgetattr@plt+0xfb5b>	; <UNPREDICTABLE>
   17264:			; <UNDEFINED> instruction: 0xf7fb4479
   17268:			; <UNDEFINED> instruction: 0xe79bfcff
   1726c:	strbmi	r4, [r2], -fp, lsl #18
   17270:			; <UNDEFINED> instruction: 0xf04f4638
   17274:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
   17278:	ldc2l	7, cr15, [r6], #1004	; 0x3ec
   1727c:	svclt	0x0000e792
   17280:	andeq	ip, r5, r2, lsr #17
   17284:	andeq	r8, r3, sl, asr r3
   17288:	andeq	r8, r3, r8, ror r2
   1728c:	andeq	r8, r3, r0, lsl #4
   17290:	andeq	r8, r3, ip, ror r2
   17294:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   17298:	muleq	r3, ip, r1
   1729c:	muleq	r3, lr, r1
   172a0:	mvnsmi	lr, #737280	; 0xb4000
   172a4:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
   172a8:	blcs	3131c <tcgetattr@plt+0x29bc0>
   172ac:	ldrmi	sp, [pc], -r0, rrx
   172b0:	blcs	31a24 <tcgetattr@plt+0x2a2c8>
   172b4:			; <UNDEFINED> instruction: 0x4698d1fb
   172b8:			; <UNDEFINED> instruction: 0xf04f6a3b
   172bc:	blcs	196c8 <tcgetattr@plt+0x11f6c>
   172c0:	ldrmi	sp, [lr], -r5, asr #32
   172c4:	blcs	31a38 <tcgetattr@plt+0x2a2dc>
   172c8:	ldmvs	sp!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   172cc:	ands	fp, r7, r5, asr #18
   172d0:	strtmi	r6, [r0], -r2, lsr #17
   172d4:	stmiavs	r2!, {r1, r3, r4, r7, sp, lr}
   172d8:			; <UNDEFINED> instruction: 0xf7ef6013
   172dc:	cmnlt	sp, lr, lsl lr
   172e0:	stmdavs	sp!, {r2, r3, r5, r9, sl, lr}^
   172e4:			; <UNDEFINED> instruction: 0xf7fb6820
   172e8:	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}^
   172ec:	mvnle	r2, r0, lsl #22
   172f0:	strtmi	r6, [r0], -r2, lsr #17
   172f4:	andsvs	r6, r3, sl, lsr r1
   172f8:	cdp	7, 0, cr15, cr14, cr15, {7}
   172fc:	mvnle	r2, r0, lsl #26
   17300:			; <UNDEFINED> instruction: 0xf8c7697d
   17304:	stmdblt	r5, {r3, ip, pc}^
   17308:	stmiavs	r2!, {r0, r1, r2, r4, sp, lr, pc}
   1730c:	addsvs	r4, sl, r0, lsr #12
   17310:	andsvs	r6, r3, r2, lsr #17
   17314:	cdp	7, 0, cr15, cr0, cr15, {7}
   17318:			; <UNDEFINED> instruction: 0x462cb17d
   1731c:	stmdavs	r0!, {r0, r2, r3, r5, r6, fp, sp, lr}
   17320:			; <UNDEFINED> instruction: 0xf912f7fb
   17324:	blcs	314b8 <tcgetattr@plt+0x29d5c>
   17328:	stmiavs	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1732c:			; <UNDEFINED> instruction: 0x61ba4620
   17330:			; <UNDEFINED> instruction: 0xf7ef6013
   17334:	stccs	13, cr14, [r0, #-968]	; 0xfffffc38
   17338:	ldrtmi	sp, [r8], -pc, ror #3
   1733c:	andhi	pc, r4, r7, asr #17
   17340:	stc2l	7, cr15, [ip], #1020	; 0x3fc
   17344:	ldrtmi	fp, [r7], -r6, lsr #3
   17348:	blcs	31c3c <tcgetattr@plt+0x2a4e0>
   1734c:	bvs	1fcba38 <tcgetattr@plt+0x1fc42dc>
   17350:	adcsle	r2, sl, r0, lsl #28
   17354:	adcsmi	r6, fp, #3981312	; 0x3cc000
   17358:			; <UNDEFINED> instruction: 0x463ad0b7
   1735c:	bvs	1d0f370 <tcgetattr@plt+0x1d07c14>
   17360:	blcs	28be0 <tcgetattr@plt+0x21484>
   17364:	bvs	d0b630 <tcgetattr@plt+0xd03ed4>
   17368:			; <UNDEFINED> instruction: 0x4632429a
   1736c:			; <UNDEFINED> instruction: 0xe7acd0f7
   17370:	mvnshi	lr, #12386304	; 0xbd0000
   17374:	muleq	r5, sl, r6
   17378:	svcmi	0x00f0e92d
   1737c:	cdpmi	6, 4, cr4, cr11, cr10, {4}
   17380:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   17384:	addlt	r4, r3, sl, asr #18
   17388:	ldrbtmi	r4, [lr], #-2634	; 0xfffff5b6
   1738c:			; <UNDEFINED> instruction: 0xf50d4479
   17390:			; <UNDEFINED> instruction: 0xf8d65300
   17394:	movwcc	r9, #16384	; 0x4000
   17398:	strmi	r5, [r5], -sl, lsl #17
   1739c:	andsvs	r6, sl, r2, lsl r8
   173a0:	andeq	pc, r0, #79	; 0x4f
   173a4:	svceq	0x0000f1b9
   173a8:	smlsdxcs	r0, r5, r0, sp
   173ac:	ldrtmi	r4, [r8], ip, asr #12
   173b0:	tstlt	r8, r0, ror #16
   173b4:			; <UNDEFINED> instruction: 0xf7ef4629
   173b8:	mvnlt	lr, r6, lsr sp
   173bc:			; <UNDEFINED> instruction: 0xf8d44628
   173c0:			; <UNDEFINED> instruction: 0xf7efb000
   173c4:	strtmi	lr, [r9], -r0, asr #31
   173c8:	ldrbmi	r4, [r8], -r2, lsl #12
   173cc:	stmib	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   173d0:			; <UNDEFINED> instruction: 0xf1b8b948
   173d4:	ldrbmi	r0, [r8], -r0, lsl #30
   173d8:	svclt	0x00184629
   173dc:			; <UNDEFINED> instruction: 0xf7ef2701
   173e0:	mvnlt	lr, r2, lsr #26
   173e4:			; <UNDEFINED> instruction: 0xf85646a0
   173e8:	stccs	15, cr4, [r0], {4}
   173ec:	stmiblt	r7, {r5, r6, r7, r8, ip, lr, pc}^
   173f0:			; <UNDEFINED> instruction: 0xf1b84644
   173f4:	suble	r0, lr, r0, lsl #30
   173f8:			; <UNDEFINED> instruction: 0xf50d492f
   173fc:	bmi	b6c004 <tcgetattr@plt+0xb648a8>
   17400:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   17404:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   17408:	subsmi	r6, r1, sl, lsl r8
   1740c:	andeq	pc, r0, #79	; 0x4f
   17410:	strtmi	sp, [r0], -r9, asr #2
   17414:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   17418:	pop	{r0, r1, ip, sp, pc}
   1741c:	svccs	0x00008ff0
   17420:	cdpmi	0, 2, cr13, cr6, cr10, {7}
   17424:			; <UNDEFINED> instruction: 0xf8dfaf01
   17428:	andcs	r8, r0, #152	; 0x98
   1742c:			; <UNDEFINED> instruction: 0xf88d447e
   17430:	ldrbtmi	r2, [r8], #4
   17434:			; <UNDEFINED> instruction: 0xf8d94628
   17438:			; <UNDEFINED> instruction: 0xf7ef4000
   1743c:	strtmi	lr, [r9], -r4, lsl #31
   17440:	strtmi	r4, [r0], -r2, lsl #12
   17444:	stmdb	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17448:	strtmi	fp, [r1], -r8, lsl #19
   1744c:	andpl	pc, r0, #1325400064	; 0x4f000000
   17450:			; <UNDEFINED> instruction: 0xf0324638
   17454:			; <UNDEFINED> instruction: 0xf5b0fb7f
   17458:	andle	r5, sp, #0, 30
   1745c:	andpl	pc, r0, #1325400064	; 0x4f000000
   17460:	ldrtmi	r4, [r8], -r1, asr #12
   17464:	blx	1dd3536 <tcgetattr@plt+0x1dcbdda>
   17468:	svcpl	0x0000f5b0
   1746c:			; <UNDEFINED> instruction: 0xf856d204
   17470:			; <UNDEFINED> instruction: 0xf1b99f04
   17474:	bicsle	r0, sp, r0, lsl #30
   17478:	strcs	r4, [r0], #-1592	; 0xfffff9c8
   1747c:	svc	0x0062f7ef
   17480:			; <UNDEFINED> instruction: 0x463b4910
   17484:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   17488:			; <UNDEFINED> instruction: 0x4650183e
   1748c:	stcmi	8, cr15, [r2], {6}
   17490:			; <UNDEFINED> instruction: 0xff44f031
   17494:	stmdbmi	ip, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   17498:	ldrbmi	r4, [r0], -sl, lsr #12
   1749c:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
   174a0:			; <UNDEFINED> instruction: 0xff3cf031
   174a4:			; <UNDEFINED> instruction: 0xf7efe7a8
   174a8:	svclt	0x0000eda4
   174ac:	andeq	fp, r5, lr, lsr #27
   174b0:	andeq	fp, r5, r8, lsl #16
   174b4:	andeq	r0, r0, r8, ror r3
   174b8:	muleq	r5, r2, r7
   174bc:	andeq	fp, r5, ip, lsl #26
   174c0:	andeq	r8, r3, lr, lsr #1
   174c4:	andeq	r8, r3, r6, lsr r0
   174c8:	andeq	r8, r3, sl
   174cc:	ldrblt	r2, [r0, #-2048]!	; 0xfffff800
   174d0:	stcle	6, cr4, [r8, #-56]	; 0xffffffc8
   174d4:	streq	lr, [r0, #2817]	; 0xb01
   174d8:			; <UNDEFINED> instruction: 0xf854460c
   174dc:			; <UNDEFINED> instruction: 0xf7ef0b04
   174e0:	adcmi	lr, ip, #28, 26	; 0x700
   174e4:			; <UNDEFINED> instruction: 0x4630d1f9
   174e8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   174ec:	ldclt	7, cr15, [r2, #-956]	; 0xfffffc44
   174f0:	ldrblt	fp, [r0, #1036]!	; 0x40c
   174f4:	ldcmi	0, cr11, [fp], {133}	; 0x85
   174f8:	strmi	sl, [sp], -sl, lsl #20
   174fc:	ldrbtmi	r4, [ip], #-2330	; 0xfffff6e6
   17500:	blcc	155650 <tcgetattr@plt+0x14def4>
   17504:	stmdage	r1, {r1, r2, r9, sl, lr}
   17508:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   1750c:			; <UNDEFINED> instruction: 0xf04f9103
   17510:	ldrmi	r0, [r9], -r0, lsl #2
   17514:			; <UNDEFINED> instruction: 0xf0319202
   17518:	cdpcs	14, 0, cr15, cr0, cr11, {7}
   1751c:	svcmi	0x0013dd0d
   17520:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   17524:			; <UNDEFINED> instruction: 0x4622447f
   17528:	svccc	0x0004f855
   1752c:	strcc	r9, [r1], #-2305	; 0xfffff6ff
   17530:			; <UNDEFINED> instruction: 0xf00f4638
   17534:	adcmi	pc, r6, #1072	; 0x430
   17538:	stmdals	r1, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1753c:	stcl	7, cr15, [ip], #956	; 0x3bc
   17540:	blmi	269d74 <tcgetattr@plt+0x262618>
   17544:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17548:	blls	f15b8 <tcgetattr@plt+0xe9e5c>
   1754c:			; <UNDEFINED> instruction: 0xf04f405a
   17550:	mrsle	r0, LR_abt
   17554:	pop	{r0, r2, ip, sp, pc}
   17558:	strdlt	r4, [r2], -r0
   1755c:			; <UNDEFINED> instruction: 0xf7ef4770
   17560:	svclt	0x0000ed48
   17564:	muleq	r5, r6, r6
   17568:	andeq	r0, r0, r8, ror r3
   1756c:	andeq	r7, r3, r0, asr #31
   17570:	andeq	fp, r5, r0, asr r6
   17574:	push	{r0, r1, fp, sp, lr}
   17578:			; <UNDEFINED> instruction: 0x460641f0
   1757c:	pkhbtmi	r4, r8, r4, lsl #12
   17580:	lfmne	f2, 2, [r9], {4}
   17584:			; <UNDEFINED> instruction: 0xf0312000
   17588:	strmi	pc, [r7], -fp, ror #28
   1758c:			; <UNDEFINED> instruction: 0xf0314620
   17590:	ldmdavs	r5!, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   17594:	eorsvs	r2, r8, r0, lsl #26
   17598:	ldrdeq	pc, [r0], -r8
   1759c:	bl	20e9c8 <tcgetattr@plt+0x20726c>
   175a0:	svcne	0x00020585
   175a4:			; <UNDEFINED> instruction: 0xf852463b
   175a8:			; <UNDEFINED> instruction: 0xf8434f04
   175ac:	adcmi	r4, fp, #4, 30
   175b0:			; <UNDEFINED> instruction: 0xf7efd1f9
   175b4:	ldmdavs	r3!, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
   175b8:	andvc	pc, r0, r8, asr #17
   175bc:	eorsvs	r3, r3, r1, lsl #6
   175c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   175c4:	mvnsmi	lr, sp, lsr #18
   175c8:	stmdavs	r1, {r1, r2, r3, r9, sl, lr}
   175cc:	ldrmi	r4, [r7], -r4, lsl #12
   175d0:	tstcc	r1, r0, lsr r8
   175d4:			; <UNDEFINED> instruction: 0xf0312204
   175d8:			; <UNDEFINED> instruction: 0xf8d4fe43
   175dc:			; <UNDEFINED> instruction: 0xf1088000
   175e0:	strmi	r0, [r5], -r1, lsl #6
   175e4:	eorsvs	r4, r5, r8, lsr r6
   175e8:			; <UNDEFINED> instruction: 0xf0316023
   175ec:			; <UNDEFINED> instruction: 0xf845fe5d
   175f0:	pop	{r3, r5}
   175f4:	svclt	0x000081f0
   175f8:	andcs	fp, r0, r8, lsl #18
   175fc:	push	{r4, r5, r6, r8, r9, sl, lr}
   17600:			; <UNDEFINED> instruction: 0x461641f0
   17604:	bmi	528e7c <tcgetattr@plt+0x521720>
   17608:	pkhbtmi	r4, r0, r4, lsl #22
   1760c:	smlsdxcs	r0, sl, r4, r4
   17610:			; <UNDEFINED> instruction: 0x460d447b
   17614:			; <UNDEFINED> instruction: 0xff6cf7ff
   17618:	ldrhtvc	r4, [r7], -r8
   1761c:	stccc	13, cr13, [r4, #-96]	; 0xffffffa0
   17620:	stmdavs	r8!, {r0, r3, sp, lr, pc}
   17624:	cdp	7, 8, cr15, cr14, cr15, {7}
   17628:			; <UNDEFINED> instruction: 0xf10045b8
   1762c:	strmi	r0, [r6], #-1
   17630:	streq	lr, [r0], #-2980	; 0xfffff45c
   17634:			; <UNDEFINED> instruction: 0xf855d00c
   17638:	strtmi	r1, [r2], -r4, lsl #30
   1763c:	smladxcc	r1, r0, r6, r4
   17640:	blx	fedd3710 <tcgetattr@plt+0xfedcbfb4>
   17644:	mvnle	r4, #160, 4
   17648:	rscscc	pc, pc, pc, asr #32
   1764c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17650:	ldmfd	sp!, {sp}
   17654:	svclt	0x000081f0
   17658:	andeq	r1, r4, r8, lsr #27
   1765c:	andeq	r7, r3, r0, asr #30
   17660:	ldrbmi	lr, [r0, sp, lsr #18]!
   17664:	ldmdblt	r2, {r4, r7, r9, sl, lr}
   17668:	pop	{r6, r9, sl, lr}
   1766c:			; <UNDEFINED> instruction: 0x460587f0
   17670:	ldrmi	r4, [r0], -pc, lsl #12
   17674:	ldrmi	r2, [r9], r4, lsl #2
   17678:	ldc2l	0, cr15, [r2, #196]	; 0xc4
   1767c:	stmibne	fp!, {r9, sl, sp}^
   17680:			; <UNDEFINED> instruction: 0xf8c945b0
   17684:			; <UNDEFINED> instruction: 0xf8030000
   17688:	ldcle	12, cr6, [r1, #-4]
   1768c:			; <UNDEFINED> instruction: 0x4628b1ff
   17690:	cdp	7, 5, cr15, cr8, cr15, {7}
   17694:	ldrdge	pc, [r0], -r9
   17698:	strtmi	r4, [r8], -r4, lsl #12
   1769c:	mcr2	0, 0, pc, cr4, cr1, {1}	; <UNPREDICTABLE>
   176a0:	blne	fe46ac <tcgetattr@plt+0xfdcf50>
   176a4:			; <UNDEFINED> instruction: 0xf84a4425
   176a8:	strcc	r0, [r1], -r6, lsr #32
   176ac:	strhle	r4, [sp, #80]!	; 0x50
   176b0:	strbmi	r4, [r0], -ip, lsl #22
   176b4:			; <UNDEFINED> instruction: 0xf04f4a0c
   176b8:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
   176bc:	ldrdne	pc, [r0], -r9
   176c0:	ldrbtmi	r3, [sl], #-784	; 0xfffffcf0
   176c4:			; <UNDEFINED> instruction: 0xff14f7ff
   176c8:	pop	{r6, r9, sl, lr}
   176cc:			; <UNDEFINED> instruction: 0x464087f0
   176d0:	ldrdne	pc, [r0], -r9
   176d4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   176d8:	mrc2	7, 7, pc, cr8, cr15, {7}
   176dc:	pop	{r6, r9, sl, lr}
   176e0:	svclt	0x000087f0
   176e4:	muleq	r3, r6, lr
   176e8:	strdeq	r1, [r4], -r2
   176ec:			; <UNDEFINED> instruction: 0x4606b5f8
   176f0:	lsllt	r4, r7, #12
   176f4:	strmi	r3, [sp], -r1
   176f8:			; <UNDEFINED> instruction: 0xf0312104
   176fc:	mcrcs	13, 0, pc, cr0, cr1, {4}	; <UNPREDICTABLE>
   17700:	stcle	6, cr4, [ip, #-28]	; 0xffffffe4
   17704:	bl	26b1c <tcgetattr@plt+0x1f3c0>
   17708:	strmi	r0, [r4], -r6, lsl #13
   1770c:	svceq	0x0004f855
   17710:			; <UNDEFINED> instruction: 0xf031b110
   17714:	eorvs	pc, r0, r9, asr #27
   17718:	adcsmi	r3, r4, #4, 8	; 0x4000000
   1771c:			; <UNDEFINED> instruction: 0x4638d1f6
   17720:	svclt	0x0000bdf8
   17724:	ldrb	fp, [r1], r0, lsl #2
   17728:	svclt	0x00004770
   1772c:	mvnsmi	lr, #737280	; 0xb4000
   17730:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   17734:	svclt	0x00d8d028
   17738:	cfstrsle	mvf2, [r2, #-0]
   1773c:	ldrsbls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   17740:	svcne	0x000f2500
   17744:	ldrbtmi	r4, [r9], #1582	; 0x62e
   17748:	and	r4, r8, ip, lsr #12
   1774c:	ldmdavs	r9!, {r1, r2, ip, sp, lr}
   17750:	strtmi	r3, [sl], -r1, lsl #12
   17754:			; <UNDEFINED> instruction: 0xf0324620
   17758:	ldrmi	pc, [r0, #2557]!	; 0x9fd
   1775c:			; <UNDEFINED> instruction: 0xf857d011
   17760:			; <UNDEFINED> instruction: 0xf7ef0f04
   17764:	mcrrne	13, 15, lr, r3, cr0
   17768:	ldrmi	r4, [sp], #-1568	; 0xfffff9e0
   1776c:			; <UNDEFINED> instruction: 0xf0314629
   17770:			; <UNDEFINED> instruction: 0x462afd97
   17774:	strmi	r4, [r4], -r9, asr #12
   17778:	rscle	r2, r7, r0, lsl #28
   1777c:			; <UNDEFINED> instruction: 0xf9eaf032
   17780:	strtmi	lr, [r0], -r5, ror #15
   17784:	mvnshi	lr, #12386304	; 0xbd0000
   17788:	pop	{r0, r1, fp, lr}
   1778c:	ldrbtmi	r4, [r8], #-1016	; 0xfffffc08
   17790:	stclt	0, cr15, [sl, #196]	; 0xc4
   17794:	andeq	lr, r3, sl, ror r7
   17798:	andeq	r4, r3, lr, asr #6
   1779c:	bmi	76a414 <tcgetattr@plt+0x762cb8>
   177a0:	ldmdbmi	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   177a4:	mvnsmi	lr, sp, lsr #18
   177a8:	ldmpl	fp, {r0, r3, r4, r5, r6, sl, lr}
   177ac:	ldmdavs	r8, {r7, r9, sl, lr}
   177b0:	blx	15d3802 <tcgetattr@plt+0x15cc0a6>
   177b4:	strmi	fp, [r4], -r8, asr #6
   177b8:			; <UNDEFINED> instruction: 0xf7ef4640
   177bc:	strmi	lr, [r7], -r4, asr #27
   177c0:			; <UNDEFINED> instruction: 0xf0134620
   177c4:			; <UNDEFINED> instruction: 0x4604f891
   177c8:	ands	fp, lr, r8, lsr #18
   177cc:			; <UNDEFINED> instruction: 0xf0134620
   177d0:			; <UNDEFINED> instruction: 0x4604f89b
   177d4:	strtmi	fp, [r0], -r8, asr #3
   177d8:			; <UNDEFINED> instruction: 0xf89af013
   177dc:	stmdavs	r6, {r0, r2, r3, r4, r5, r8, sp}
   177e0:			; <UNDEFINED> instruction: 0xf7ef4630
   177e4:	blne	fe112ec4 <tcgetattr@plt+0xfe10b768>
   177e8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   177ec:	addsmi	sp, pc, #238	; 0xee
   177f0:	ldrtmi	sp, [r1], -ip, ror #3
   177f4:			; <UNDEFINED> instruction: 0x4640463a
   177f8:	svc	0x006af7ef
   177fc:	mvnle	r2, r0, lsl #16
   17800:	pop	{r3, r5, r6, sl, fp, ip}
   17804:			; <UNDEFINED> instruction: 0xf03141f0
   17808:	andcs	fp, r0, pc, asr #26
   1780c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17810:	strdeq	fp, [r5], -r4
   17814:	andeq	r0, r0, r8, ror #7
   17818:	andeq	r7, r3, ip, asr #26
   1781c:	ldrbmi	lr, [r0, sp, lsr #18]!
   17820:	addlt	r4, r2, r5, lsl #12
   17824:	subsle	r2, r4, r0, lsl #16
   17828:	stmdbls	sl, {r0, r1, r2, r3, r9, sl, lr}
   1782c:			; <UNDEFINED> instruction: 0x46916838
   17830:			; <UNDEFINED> instruction: 0xf7ff469a
   17834:	strmi	pc, [r4], -r1, lsr #27
   17838:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1783c:	stmdavs	r6, {r1, r2, r4, r5, ip, lr, pc}
   17840:	blmi	a6912c <tcgetattr@plt+0xa619d0>
   17844:	bmi	a690ec <tcgetattr@plt+0xa61990>
   17848:			; <UNDEFINED> instruction: 0x9600447b
   1784c:			; <UNDEFINED> instruction: 0x3320447a
   17850:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   17854:	ldrtmi	r6, [sl], -r0, lsr #17
   17858:			; <UNDEFINED> instruction: 0xf7f14629
   1785c:			; <UNDEFINED> instruction: 0x4680f9ff
   17860:	stmiavs	r3!, {r3, r4, r6, r8, r9, ip, sp, pc}^
   17864:	andle	r1, r2, r9, asr ip
   17868:	addsmi	r6, r3, #4325376	; 0x420000
   1786c:	stmdbvs	r3!, {r1, r5, sl, fp, ip, lr, pc}
   17870:	andle	r1, r3, sl, asr ip
   17874:	ldrdcs	pc, [r4], -r8
   17878:	blle	6e82cc <tcgetattr@plt+0x6e0b70>
   1787c:	andcs	r2, r1, r8, lsr #2
   17880:	stc2l	0, cr15, [lr], {49}	; 0x31
   17884:	stmib	r0, {r1, r2, r9, sl, lr}^
   17888:			; <UNDEFINED> instruction: 0xf1b94800
   1788c:	andle	r0, r3, r0, lsl #30
   17890:			; <UNDEFINED> instruction: 0xf0314648
   17894:	rscsvs	pc, r0, r9, lsl #26
   17898:	ldrtmi	r2, [r9], -r0, lsl #6
   1789c:			; <UNDEFINED> instruction: 0xf8c64628
   178a0:			; <UNDEFINED> instruction: 0x61b5a010
   178a4:			; <UNDEFINED> instruction: 0xf7ff6173
   178a8:	mvnsvs	pc, r1, lsr #30
   178ac:	andlt	r4, r2, r0, lsr r6
   178b0:			; <UNDEFINED> instruction: 0x87f0e8bd
   178b4:			; <UNDEFINED> instruction: 0xf7f04640
   178b8:	stmdbmi	sp, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
   178bc:	stmdbvs	r3!, {r9, sl, sp}^
   178c0:	ldrbtmi	r9, [r9], #-2058	; 0xfffff7f6
   178c4:			; <UNDEFINED> instruction: 0xf0316822
   178c8:	ldrtmi	pc, [r0], -r9, lsr #26	; <UNPREDICTABLE>
   178cc:	pop	{r1, ip, sp, pc}
   178d0:	stmdbmi	r8, {r4, r5, r6, r7, r8, r9, sl, pc}
   178d4:	stmdals	sl, {r1, r2, r3, r5, r9, sl, lr}
   178d8:			; <UNDEFINED> instruction: 0xf0314479
   178dc:			; <UNDEFINED> instruction: 0x4630fd1f
   178e0:	pop	{r1, ip, sp, pc}
   178e4:	svclt	0x000087f0
   178e8:	andeq	r7, r3, r8, lsl #26
   178ec:	andeq	r3, r3, r8, lsl #30
   178f0:	andeq	r7, r3, lr, asr #24
   178f4:	andeq	r7, r3, ip, lsr #24
   178f8:			; <UNDEFINED> instruction: 0x4604b510
   178fc:			; <UNDEFINED> instruction: 0xf7ef6940
   17900:	stmibvs	r0!, {r2, r3, r8, r9, fp, sp, lr, pc}
   17904:	stmibvs	r1!, {r4, r8, ip, sp, pc}^
   17908:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
   1790c:			; <UNDEFINED> instruction: 0xf7ef68e0
   17910:	stmdavs	r0!, {r2, r8, r9, fp, sp, lr, pc}^
   17914:	ldc2l	7, cr15, [r6, #960]	; 0x3c0
   17918:	pop	{r5, r9, sl, lr}
   1791c:			; <UNDEFINED> instruction: 0xf7ef4010
   17920:	svclt	0x0000baf9
   17924:	blmi	66a18c <tcgetattr@plt+0x662a30>
   17928:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   1792c:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   17930:	stmdavs	r0, {r0, r1, r7, ip, sp, pc}^
   17934:	movwls	r6, #6171	; 0x181b
   17938:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1793c:			; <UNDEFINED> instruction: 0xffbcf7f0
   17940:	strmi	r7, [r4], -r3, lsl #16
   17944:	stmdavs	sl!, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}
   17948:	ldmdbmi	r1, {r0, r1, r9, sl, lr}
   1794c:	ldmdavs	r2, {r3, r5, r6, r9, sl, lr}
   17950:			; <UNDEFINED> instruction: 0xf0314479
   17954:	strtmi	pc, [r0], -r3, ror #25
   17958:	b	ff7d591c <tcgetattr@plt+0xff7ce1c0>
   1795c:	blmi	2ea198 <tcgetattr@plt+0x2e2a3c>
   17960:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   17964:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17968:	subsmi	r9, sl, r1, lsl #22
   1796c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17970:	andlt	sp, r3, r7, lsl #2
   17974:	stmdavs	fp!, {r4, r5, r8, sl, fp, ip, sp, pc}
   17978:			; <UNDEFINED> instruction: 0xf0316818
   1797c:	mulls	r0, r5, ip
   17980:			; <UNDEFINED> instruction: 0xf7efe7e9
   17984:	svclt	0x0000eb36
   17988:	andeq	fp, r5, ip, ror #4
   1798c:	andeq	r0, r0, r8, ror r3
   17990:	andeq	r7, r3, r8, ror #11
   17994:	andeq	fp, r5, r4, lsr r2
   17998:	tstcs	r0, r0, ror r5
   1799c:	stcmi	0, cr2, [r8], {1}
   179a0:	ldc2	0, cr15, [lr], #-196	; 0xffffff3c
   179a4:	ldrbtmi	r2, [ip], #-257	; 0xfffffeff
   179a8:	andvs	r2, r1, r0, lsl #10
   179ac:	stmdavs	r1!, {r1, r9, sl, lr}
   179b0:	eorvs	r1, r6, lr, asr #24
   179b4:			; <UNDEFINED> instruction: 0xf8426041
   179b8:	sbcvs	r5, r2, r8, lsl #30
   179bc:	svclt	0x0000bd70
   179c0:	andeq	fp, r5, lr, lsl #15
   179c4:			; <UNDEFINED> instruction: 0xf10168c3
   179c8:	ldrtlt	r0, [r0], #-544	; 0xfffffde0
   179cc:	stmdavs	r4, {r8, sl, sp}^
   179d0:	subvs	r6, fp, #-805306368	; 0xd0000000
   179d4:	andsvs	r6, r9, ip, lsl #1
   179d8:	sbcvs	fp, r2, r0, lsr ip
   179dc:	svclt	0x00004770
   179e0:	ldrbtlt	r6, [r0], #2187	; 0x88b
   179e4:	bvs	6c4158 <tcgetattr@plt+0x6bc9fc>
   179e8:	streq	pc, [r0, #-259]!	; 0xfffffefd
   179ec:	smlsdcs	r0, ip, sl, r6
   179f0:	subsvs	fp, r4, #-2147483620	; 0x8000001c
   179f4:	bvs	17b1d0c <tcgetattr@plt+0x17aa5b0>
   179f8:	stmib	r3, {r1, r4, r5, sp, lr}^
   179fc:	eorvs	r7, r3, r8, lsl #8
   17a00:	bvs	6a9254 <tcgetattr@plt+0x6a1af8>
   17a04:			; <UNDEFINED> instruction: 0xf10360c5
   17a08:	bvs	1718e90 <tcgetattr@plt+0x1711734>
   17a0c:	mvnsle	r2, r0, lsl #20
   17a10:	stmiavs	r1, {r2, r3, r6, r7, sp, lr}^
   17a14:	stmib	r3, {r1, r5, sp, lr}^
   17a18:	andvs	r2, fp, r8, lsl #2
   17a1c:	bmi	12fd38 <tcgetattr@plt+0x1285dc>
   17a20:	ldrbtmi	fp, [sl], #-3312	; 0xfffff310
   17a24:	mrrcne	8, 1, r6, r9, cr3
   17a28:	subvs	r6, r3, r1, lsl r0
   17a2c:	svclt	0x00004770
   17a30:	andeq	fp, r5, r2, lsl r7
   17a34:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   17a38:	andvs	r3, r3, r1, lsl #22
   17a3c:	stmvs	r3, {r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, pc}
   17a40:	orrslt	r4, fp, r5, lsl #12
   17a44:			; <UNDEFINED> instruction: 0x46186a1c
   17a48:	cmplt	r4, sl, asr sl
   17a4c:	bvs	16f03dc <tcgetattr@plt+0x16e8c80>
   17a50:			; <UNDEFINED> instruction: 0xf7ff601c
   17a54:	qsaxmi	pc, r3, r1	; <UNPREDICTABLE>
   17a58:			; <UNDEFINED> instruction: 0x46186a1c
   17a5c:			; <UNDEFINED> instruction: 0x2c006a5a
   17a60:	strdvs	sp, [sl], #20	; <UNPREDICTABLE>
   17a64:	andsvs	r4, r4, r8, lsl r6
   17a68:			; <UNDEFINED> instruction: 0xff46f7ff
   17a6c:	pop	{r3, r5, r9, sl, lr}
   17a70:			; <UNDEFINED> instruction: 0xf7ef4038
   17a74:	vldmdblt	r8!, {s22-s100}
   17a78:	ldrbmi	lr, [r0, sp, lsr #18]!
   17a7c:	smlabbcs	r1, r8, r6, r4
   17a80:	strmi	r4, [r8], -r5, lsl #12
   17a84:	blx	ff353b52 <tcgetattr@plt+0xff34c3f6>
   17a88:	strmi	r6, [r4], -sp, lsr #17
   17a8c:			; <UNDEFINED> instruction: 0xf8dfb38d
   17a90:	strcs	r9, [r1], -r8, rrx
   17a94:	ldrdge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   17a98:	ldrbtmi	r4, [sl], #1273	; 0x4f9
   17a9c:	ldrbmi	lr, [r1], -r7
   17aa0:			; <UNDEFINED> instruction: 0xf858f032
   17aa4:			; <UNDEFINED> instruction: 0xf7ef4638
   17aa8:	bvs	b92390 <tcgetattr@plt+0xb8ac34>
   17aac:	strtmi	fp, [r8], -sp, lsl #6
   17ab0:			; <UNDEFINED> instruction: 0xff38f7ff
   17ab4:			; <UNDEFINED> instruction: 0xf7ef4607
   17ab8:	andcc	lr, r4, r6, asr #24
   17abc:	strtmi	r4, [r0], -r6, lsl #8
   17ac0:			; <UNDEFINED> instruction: 0xf0314631
   17ac4:	ldrtmi	pc, [r2], -sp, ror #23	; <UNPREDICTABLE>
   17ac8:			; <UNDEFINED> instruction: 0x46044639
   17acc:			; <UNDEFINED> instruction: 0xf842f032
   17ad0:	blcs	32384 <tcgetattr@plt+0x2ac28>
   17ad4:	ldrtmi	sp, [r2], -r6, ror #1
   17ad8:	strtmi	r4, [r0], -r9, asr #12
   17adc:	svceq	0x0000f1b8
   17ae0:			; <UNDEFINED> instruction: 0xf032d1dd
   17ae4:			; <UNDEFINED> instruction: 0x4638f837
   17ae8:	b	5d5aac <tcgetattr@plt+0x5ce350>
   17aec:	vstrcs	s12, [r0, #-180]	; 0xffffff4c
   17af0:			; <UNDEFINED> instruction: 0x4620d1dd
   17af4:			; <UNDEFINED> instruction: 0x87f0e8bd
   17af8:	muleq	r3, r0, sl
   17afc:	andeq	r7, r3, r6, lsl #21
   17b00:	mvnsmi	lr, #737280	; 0xb4000
   17b04:	ldrmi	fp, [r8], r3, lsl #1
   17b08:	strvs	lr, [ip], #-2513	; 0xfffff62f
   17b0c:	strmi	r9, [sp], -sl, lsl #22
   17b10:	ldrmi	r4, [r1], r7, lsl #12
   17b14:	eorsle	r2, r5, r0, lsl #22
   17b18:	movwcs	lr, #39377	; 0x99d1
   17b1c:	bmi	7a8b7c <tcgetattr@plt+0x7a1420>
   17b20:	ldrbtmi	r4, [sl], #-1052	; 0xfffffbe4
   17b24:			; <UNDEFINED> instruction: 0x4623491d
   17b28:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
   17b2c:			; <UNDEFINED> instruction: 0x312c9200
   17b30:			; <UNDEFINED> instruction: 0x46324478
   17b34:	blx	10d3b7a <tcgetattr@plt+0x10cc41e>
   17b38:	ldmdblt	fp, {r0, r1, r3, r5, r8, fp, sp, lr}
   17b3c:	adcmi	r6, r3, #1753088	; 0x1ac000
   17b40:	bne	ff9479a8 <tcgetattr@plt+0xff94024c>
   17b44:	adcsmi	r6, r2, #761856	; 0xba000
   17b48:	ldmibvs	fp!, {r0, r1, r5, fp, ip, lr, pc}
   17b4c:	adcsmi	r4, r3, #318767104	; 0x13000000
   17b50:	bvs	fff0dfd4 <tcgetattr@plt+0xfff06878>
   17b54:	ldmdale	ip, {r0, r1, r5, r7, r9, lr}
   17b58:	strmi	r6, [fp], #-2553	; 0xfffff607
   17b5c:	ldmdble	r8, {r0, r1, r5, r7, r9, lr}
   17b60:	svceq	0x0000f1b9
   17b64:	bne	fedcbb74 <tcgetattr@plt+0xfedc4418>
   17b68:	andvs	pc, r0, r9, asr #17
   17b6c:			; <UNDEFINED> instruction: 0xf1b84640
   17b70:	andle	r0, r4, r0, lsl #30
   17b74:	strdcs	r6, [r0], -fp
   17b78:			; <UNDEFINED> instruction: 0xf8c81ae4
   17b7c:	andlt	r4, r3, r0
   17b80:	mvnshi	lr, #12386304	; 0xbd0000
   17b84:	movwcs	lr, #27089	; 0x69d1
   17b88:	bmi	1a8be8 <tcgetattr@plt+0x1a148c>
   17b8c:	ldrbtmi	r4, [sl], #-1052	; 0xfffffbe4
   17b90:			; <UNDEFINED> instruction: 0xf04fe7c8
   17b94:	udf	#8975	; 0x230f
   17b98:	andeq	r7, r3, sl, lsl #20
   17b9c:	andeq	r7, r3, r6, lsr #20
   17ba0:	andeq	r7, r3, r4, lsl #20
   17ba4:	andeq	r3, r3, lr, asr #30
   17ba8:	mvnslt	r6, r3, lsl #16
   17bac:			; <UNDEFINED> instruction: 0x4604b570
   17bb0:	mcrrne	11, 8, r6, r2, cr0
   17bb4:			; <UNDEFINED> instruction: 0x460ed017
   17bb8:	stc2l	0, cr15, [ip, #-116]	; 0xffffff8c
   17bbc:	orrslt	r4, r0, r5, lsl #12
   17bc0:	mcrrne	11, 14, r6, r3, cr0
   17bc4:	cdpvs	15, 14, cr11, cr8, cr8, {0}
   17bc8:	tstlt	r6, r2, lsl #2
   17bcc:	ldcllt	0, cr6, [r0, #-212]!	; 0xffffff2c
   17bd0:	cdp2	0, 4, cr15, cr6, cr15, {1}
   17bd4:	teqlt	r0, r1, lsl #12
   17bd8:	rsbseq	pc, r8, r5, lsl #2
   17bdc:	stc2	0, cr15, [r2, #-188]!	; 0xffffff44
   17be0:	mvnsle	r2, r0, lsl #28
   17be4:	strdcs	lr, [r0], -r3
   17be8:	andcs	fp, r0, r0, ror sp
   17bec:	svclt	0x00004770
   17bf0:			; <UNDEFINED> instruction: 0x4616b570
   17bf4:			; <UNDEFINED> instruction: 0xf7ff4604
   17bf8:	ldrsblt	pc, [r0, #-247]!	; 0xffffff09	; <UNPREDICTABLE>
   17bfc:	stcvs	6, cr4, [r0], #-20	; 0xffffffec
   17c00:	blx	1d3cca <tcgetattr@plt+0x1cc56e>
   17c04:	cmplt	r0, r4, lsl #12
   17c08:	stmiavs	r8!, {r0, r9, sl, lr}
   17c0c:			; <UNDEFINED> instruction: 0xff32f02f
   17c10:	tstlt	r6, r8, lsl r1
   17c14:			; <UNDEFINED> instruction: 0x46206035
   17c18:	strcs	fp, [r0], #-3440	; 0xfffff290
   17c1c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   17c20:	svcmi	0x00f0e92d
   17c24:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
   17c28:	strmi	r8, [r6], -r2, lsl #22
   17c2c:	bmi	17ea9ac <tcgetattr@plt+0x17e3250>
   17c30:	addlt	r4, r9, fp, ror r4
   17c34:	tstls	r1, sl, ror r4
   17c38:	muleq	r3, r3, r8
   17c3c:	ldmpl	r3, {r2, r3, r4, r6, r8, r9, fp, lr}^
   17c40:	movwls	r6, #30747	; 0x781b
   17c44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17c48:			; <UNDEFINED> instruction: 0xf88d9005
   17c4c:			; <UNDEFINED> instruction: 0x46301018
   17c50:			; <UNDEFINED> instruction: 0xf7ef2125
   17c54:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   17c58:	addhi	pc, pc, r0
   17c5c:	strcs	r2, [r0, #-1]
   17c60:	blx	ff153d2c <tcgetattr@plt+0xff14c5d0>
   17c64:	strmi	r7, [r4], -r5
   17c68:	svccs	0x00007837
   17c6c:	blge	18be48 <tcgetattr@plt+0x1846ec>
   17c70:	strls	r4, [r0, #-1705]	; 0xfffff957
   17c74:	bcc	45349c <tcgetattr@plt+0x44bd40>
   17c78:	blcc	c4fcc0 <tcgetattr@plt+0xc48564>
   17c7c:	andsle	r4, pc, fp, asr r5	; <UNPREDICTABLE>
   17c80:	strtmi	r1, [r0], -r9, lsr #25
   17c84:	blx	353d52 <tcgetattr@plt+0x34c5f6>
   17c88:	strbmi	r1, [r6], -fp, ror #24
   17c8c:	strmi	r5, [r4], -r7, asr #10
   17c90:	andls	pc, r3, r0, lsl #16
   17c94:	ldmdavc	r7!, {r0, r2, r3, r4, r9, sl, lr}
   17c98:	subsle	r2, lr, r0, lsl #30
   17c9c:			; <UNDEFINED> instruction: 0xf1062f25
   17ca0:	mvnle	r0, r1, lsl #16
   17ca4:			; <UNDEFINED> instruction: 0xf1a37873
   17ca8:	bcs	218574 <tcgetattr@plt+0x210e18>
   17cac:	bls	4e448 <tcgetattr@plt+0x46cec>
   17cb0:	svclt	0x00182b25
   17cb4:	andeq	pc, r1, #66	; 0x42
   17cb8:	mvnle	r2, r0, lsl #20
   17cbc:	movwls	r2, #769	; 0x301
   17cc0:			; <UNDEFINED> instruction: 0xf1059f01
   17cc4:	ldmvc	r2!, {r0, fp}
   17cc8:	bcs	9695b0 <tcgetattr@plt+0x961e54>
   17ccc:			; <UNDEFINED> instruction: 0x3602bf14
   17cd0:	andls	r3, r2, #3145728	; 0x300000
   17cd4:	bl	dd5c98 <tcgetattr@plt+0xdce53c>
   17cd8:	cmpeq	r0, r0, lsl #22
   17cdc:	strbmi	r4, [r1], #-1568	; 0xfffff9e0
   17ce0:	blx	ff7d3dac <tcgetattr@plt+0xff7cc650>
   17ce4:			; <UNDEFINED> instruction: 0x46047839
   17ce8:	subsle	r2, r8, r0, lsl #18
   17cec:	bl	13e4fc <tcgetattr@plt+0x136da0>
   17cf0:	strls	r0, [r3], -r5, lsl #20
   17cf4:	andlt	pc, r8, sp, asr #17
   17cf8:	bleq	252910 <tcgetattr@plt+0x24b1b4>
   17cfc:	mcrcs	6, 1, r4, cr5, cr6, {0}
   17d00:	ldmdavc	r9!, {r1, r2, r3, ip, lr, pc}
   17d04:			; <UNDEFINED> instruction: 0xf88a4645
   17d08:			; <UNDEFINED> instruction: 0xf8171000
   17d0c:	mvnlt	r1, r1, lsl #30
   17d10:			; <UNDEFINED> instruction: 0xf1052e25
   17d14:	bl	119d20 <tcgetattr@plt+0x1125c4>
   17d18:	bl	11a534 <tcgetattr@plt+0x112dd8>
   17d1c:	mvnsle	r0, r8, lsl #22
   17d20:	beq	453588 <tcgetattr@plt+0x44be2c>
   17d24:	bl	555ce8 <tcgetattr@plt+0x54e58c>
   17d28:	rscle	r2, sl, r0, lsl #16
   17d2c:	cmpeq	ip, #79	; 0x4f	; <UNPREDICTABLE>
   17d30:	andcc	pc, r0, sl, lsl #17
   17d34:			; <UNDEFINED> instruction: 0x46da7839
   17d38:	bl	125148 <tcgetattr@plt+0x11d9ec>
   17d3c:			; <UNDEFINED> instruction: 0xf88a0b05
   17d40:			; <UNDEFINED> instruction: 0xf8171000
   17d44:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   17d48:	ldrbmi	sp, [fp], -r2, ror #3
   17d4c:			; <UNDEFINED> instruction: 0xb602e9dd
   17d50:	andls	pc, r0, r3, lsl #17
   17d54:	svccs	0x00007837
   17d58:	bmi	5cc3e0 <tcgetattr@plt+0x5c4c84>
   17d5c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   17d60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17d64:	subsmi	r9, sl, r7, lsl #22
   17d68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17d6c:			; <UNDEFINED> instruction: 0x4620d119
   17d70:	ldc	0, cr11, [sp], #36	; 0x24
   17d74:	pop	{r1, r8, r9, fp, pc}
   17d78:	bmi	3fbd40 <tcgetattr@plt+0x3f45e4>
   17d7c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   17d80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17d84:	subsmi	r9, sl, r7, lsl #22
   17d88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17d8c:	ldrtmi	sp, [r0], -r9, lsl #2
   17d90:	ldc	0, cr11, [sp], #36	; 0x24
   17d94:	pop	{r1, r8, r9, fp, pc}
   17d98:			; <UNDEFINED> instruction: 0xf0314ff0
   17d9c:	stmdbne	r3, {r0, r2, r7, r9, fp, ip, sp, pc}^
   17da0:			; <UNDEFINED> instruction: 0xf7efe7d6
   17da4:	svclt	0x0000e926
   17da8:	andeq	r7, r3, r8, lsl r9
   17dac:	andeq	sl, r5, r0, ror #30
   17db0:	andeq	r0, r0, r8, ror r3
   17db4:	andeq	sl, r5, r6, lsr lr
   17db8:	andeq	sl, r5, r6, lsl lr
   17dbc:	push	{r0, r1, r2, r3, r5, fp, sp}
   17dc0:	vaba.u8	q10, q8, q8
   17dc4:	ldmdacs	r1!, {r1, r4, r7, pc}^
   17dc8:	addhi	pc, r1, r0, asr #6
   17dcc:	abseqdp	f7, f0
   17dd0:	strbmi	pc, [sp], #1612	; 0x64c	; <UNPREDICTABLE>
   17dd4:	strbmi	pc, [ip], #1740	; 0x6cc	; <UNPREDICTABLE>
   17dd8:	blx	fe92ab22 <tcgetattr@plt+0xfe9233c6>
   17ddc:	ldrbtmi	r4, [fp], #-3598	; 0xfffff1f2
   17de0:	vnmlane.f32	s29, s28, s30
   17de4:	eorhi	pc, lr, r3, asr r8	; <UNPREDICTABLE>
   17de8:			; <UNDEFINED> instruction: 0xdd76292f
   17dec:	vmul.p8	q9, q0, <illegal reg q8.5>
   17df0:			; <UNDEFINED> instruction: 0xf1a18084
   17df4:			; <UNDEFINED> instruction: 0xf64c0623
   17df8:			; <UNDEFINED> instruction: 0xf6cc45cd
   17dfc:	blmi	1229534 <tcgetattr@plt+0x1221dd8>
   17e00:	strmi	pc, [r6], -r5, lsr #23
   17e04:	ldmdbeq	r6!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   17e08:	eorls	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   17e0c:	vstmdble	r9!, {s5-s51}
   17e10:	vstmdble	lr!, {s5-s117}
   17e14:	stfeqd	f7, [r3], #-648	; 0xfffffd78
   17e18:	strbmi	pc, [sp, #1612]	; 0x64c	; <UNPREDICTABLE>
   17e1c:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
   17e20:	blx	fe96ab2a <tcgetattr@plt+0xfe9633ce>
   17e24:	ldrbtmi	r4, [fp], #-3084	; 0xfffff3f4
   17e28:	mrrcne	10, 4, lr, ip, cr15
   17e2c:	eorvc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
   17e30:	svclt	0x00084540
   17e34:	svclt	0x000c4549
   17e38:	movwcs	r2, #769	; 0x301
   17e3c:	svclt	0x001442ba
   17e40:			; <UNDEFINED> instruction: 0xf0032300
   17e44:	blcs	18a50 <tcgetattr@plt+0x112f4>
   17e48:	stmdane	r4, {r0, r1, r3, r4, r6, r8, ip, lr, pc}^
   17e4c:			; <UNDEFINED> instruction: 0xf5b44414
   17e50:	svclt	0x00c47f33
   17e54:	ldrcs	r2, [r7, #-1006]	; 0xfffffc12
   17e58:			; <UNDEFINED> instruction: 0xf64adc14
   17e5c:			; <UNDEFINED> instruction: 0xf6ca23ab
   17e60:	vcgt.s8	d18, d22, d26
   17e64:	vmls.f<illegal width 8>	d22, d6, d3[5]
   17e68:	blx	fe8f140a <tcgetattr@plt+0xfe8e9cae>
   17e6c:	strcs	r4, [sl], #-772	; 0xfffffcfc
   17e70:	blcc	d9fe4 <tcgetattr@plt+0xd2888>
   17e74:	strge	pc, [r3, #-2949]	; 0xfffff47b
   17e78:	bl	ff0dddec <tcgetattr@plt+0xff0d6690>
   17e7c:	blx	11951a <tcgetattr@plt+0x111dbe>
   17e80:	movwcc	pc, #33541	; 0x8305	; <UNPREDICTABLE>
   17e84:	stmdbeq	r1, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   17e88:	bl	fea1e7f4 <tcgetattr@plt+0xfea17098>
   17e8c:	bne	619e94 <tcgetattr@plt+0x612738>
   17e90:			; <UNDEFINED> instruction: 0xf909fb09
   17e94:	blx	5e99a <tcgetattr@plt+0x5723e>
   17e98:	bne	fe7142a4 <tcgetattr@plt+0xfe70cb48>
   17e9c:	andne	pc, r0, r0, lsl #22
   17ea0:	stmdals	r8, {r3, r8, r9, fp, ip, sp, lr, pc}
   17ea4:	movweq	pc, #15107	; 0x3b03	; <UNPREDICTABLE>
   17ea8:	strhi	pc, [r7, -r7, lsl #22]
   17eac:	svclt	0x00b142bb
   17eb0:	rsceq	pc, r8, r5, lsl #2
   17eb4:	strcs	r2, [r6, #-36]	; 0xffffffdc
   17eb8:			; <UNDEFINED> instruction: 0xf00efb00
   17ebc:	andscc	fp, r0, r2, lsr #31
   17ec0:	andeq	pc, r6, r5, lsl #22
   17ec4:			; <UNDEFINED> instruction: 0xf0404460
   17ec8:	pop	{r7, ip, sp, lr}
   17ecc:	stmdbcs	pc!, {r4, r5, r6, r7, r8, r9, sl, pc}	; <UNPREDICTABLE>
   17ed0:	ldmdaeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   17ed4:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   17ed8:	bcs	c0f100 <tcgetattr@plt+0xc079a4>
   17edc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   17ee0:	ldcle	6, cr4, [r5], {78}	; 0x4e
   17ee4:	ldrtmi	r2, [ip], r0, lsl #14
   17ee8:			; <UNDEFINED> instruction: 0xf04fe7a2
   17eec:	strbmi	r0, [r6], r0, lsl #16
   17ef0:			; <UNDEFINED> instruction: 0x275fe77a
   17ef4:	stceq	0, cr15, [r1], {79}	; 0x4f
   17ef8:			; <UNDEFINED> instruction: 0xf04fe79a
   17efc:			; <UNDEFINED> instruction: 0x2601095f
   17f00:			; <UNDEFINED> instruction: 0x2324e784
   17f04:	blx	dff26 <tcgetattr@plt+0xd87ca>
   17f08:			; <UNDEFINED> instruction: 0xf10efe0e
   17f0c:	blx	1b756 <tcgetattr@plt+0x13ffa>
   17f10:	strmi	lr, [r4], #6
   17f14:	addvc	pc, r0, ip, asr #32
   17f18:	svclt	0x0000e7d7
   17f1c:	andeq	r7, r3, lr, lsl #17
   17f20:	andeq	r7, r3, r8, ror #16
   17f24:	andeq	r7, r3, r6, asr #16
   17f28:	andmi	lr, r0, r2, asr #20
   17f2c:	andcs	lr, r1, r0, asr #20
   17f30:	andvc	pc, r0, r0, asr #32
   17f34:	svclt	0x00004770
   17f38:	strne	fp, [r4], #-1040	; 0xfffffbf0
   17f3c:	andne	r7, r1, #12
   17f40:	blmi	1560bc <tcgetattr@plt+0x14e960>
   17f44:	andsvc	r7, r8, r1, lsl r0
   17f48:	svclt	0x00004770
   17f4c:	ldrlt	r0, [r0, #-386]	; 0xfffffe7e
   17f50:	ldrtle	fp, [pc], #-130	; 17f58 <tcgetattr@plt+0x107fc>
   17f54:	strble	r0, [pc], #-451	; 17f5c <tcgetattr@plt+0x10800>
   17f58:	vadd.i8	q1, q0, <illegal reg q8.5>
   17f5c:	ldm	pc, {r0, r3, r7, pc}^	; <UNPREDICTABLE>
   17f60:	teqcc	r5, r0	; <UNPREDICTABLE>
   17f64:	blvc	1fb857c <tcgetattr@plt+0x1fb0e20>
   17f68:	svcvs	0x00727578
   17f6c:	strhi	r8, [r7, r7, lsl #15]
   17f70:	strhi	r8, [r7, r7, lsl #15]
   17f74:	strhi	r8, [r7, r7, lsl #15]
   17f78:	strhi	r8, [r7, r7, lsl #15]
   17f7c:	strhi	r8, [r7, r7, lsl #15]
   17f80:	strhi	r8, [r7, r7, lsl #15]
   17f84:	strhi	r8, [r7, r7, lsl #15]
   17f88:	strhi	r8, [r7, r7, lsl #15]
   17f8c:	strhi	r8, [r7, r7, lsl #15]
   17f90:	strhi	r8, [r7, r7, lsl #15]
   17f94:	strhi	r8, [r7, r7, lsl #15]
   17f98:	strhi	r8, [r7, r7, lsl #15]
   17f9c:	strhi	r8, [r7, r7, lsl #15]
   17fa0:	strhi	r8, [r7, r7, lsl #15]
   17fa4:	strhi	r8, [r7, r7, lsl #15]
   17fa8:	strhi	r8, [r7, r7, lsl #15]
   17fac:	strhi	r8, [r7, r7, lsl #15]
   17fb0:	strhi	r8, [r7, r7, lsl #15]
   17fb4:	strhi	r8, [r7, r7, lsl #15]
   17fb8:	strhi	r8, [r7, r7, lsl #15]
   17fbc:	cmnvs	r6, #108, 18	; 0x1b0000
   17fc0:	ldrbpl	r5, [sl, -r0, ror #26]
   17fc4:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   17fc8:	ldclt	0, cr11, [r0, #-8]
   17fcc:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   17fd0:	ldclt	0, cr11, [r0, #-8]
   17fd4:	sbclt	r4, r2, #10752	; 0x2a00
   17fd8:	movwcs	pc, #29632	; 0x73c0	; <UNPREDICTABLE>
   17fdc:	andcc	lr, r0, #3358720	; 0x334000
   17fe0:	bmi	a291d8 <tcgetattr@plt+0xa21a7c>
   17fe4:	movwmi	pc, #29632	; 0x73c0	; <UNPREDICTABLE>
   17fe8:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
   17fec:			; <UNDEFINED> instruction: 0xf0314620
   17ff0:			; <UNDEFINED> instruction: 0x4620f9dd
   17ff4:	ldclt	0, cr11, [r0, #-8]
   17ff8:	sbclt	r4, r3, #8960	; 0x2300
   17ffc:			; <UNDEFINED> instruction: 0x21204a23
   18000:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
   18004:			; <UNDEFINED> instruction: 0xf0314620
   18008:			; <UNDEFINED> instruction: 0x4620f9d1
   1800c:	ldclt	0, cr11, [r0, #-8]
   18010:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   18014:	ldmdami	pc, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   18018:			; <UNDEFINED> instruction: 0xe7d54478
   1801c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   18020:	ldmdami	lr, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   18024:			; <UNDEFINED> instruction: 0xe7cf4478
   18028:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   1802c:	ldmdami	sp, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   18030:			; <UNDEFINED> instruction: 0xe7c94478
   18034:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   18038:	ldmdami	ip, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   1803c:			; <UNDEFINED> instruction: 0xe7c34478
   18040:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   18044:	ldmdami	fp, {r6, r7, r8, r9, sl, sp, lr, pc}
   18048:			; <UNDEFINED> instruction: 0xe7bd4478
   1804c:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   18050:	ldmdami	sl, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   18054:			; <UNDEFINED> instruction: 0xe7b74478
   18058:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   1805c:	ldmdami	r9, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   18060:			; <UNDEFINED> instruction: 0xe7b14478
   18064:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   18068:	ldmdami	r8, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1806c:			; <UNDEFINED> instruction: 0xe7ab4478
   18070:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   18074:	svclt	0x0000e7a8
   18078:	andeq	r1, r4, r6, asr lr
   1807c:	andeq	lr, r3, sl, asr #10
   18080:	andeq	fp, r5, r4, ror #18
   18084:	andeq	r7, r3, sl, lsr r6
   18088:	andeq	fp, r5, r4, asr #18
   1808c:	andeq	r7, r3, r2, lsr r6
   18090:	andeq	r7, r3, r6, lsl #12
   18094:	strdeq	r7, [r3], -r4
   18098:	ldrdeq	r7, [r3], -lr
   1809c:	andeq	r7, r3, ip, asr #11
   180a0:			; <UNDEFINED> instruction: 0x000375b6
   180a4:	andeq	r7, r3, r4, lsr #11
   180a8:	muleq	r3, r2, r5
   180ac:	andeq	r7, r3, r0, lsl #11
   180b0:	andeq	r7, r3, r6, ror sp
   180b4:	strdeq	r3, [r3], -r4
   180b8:	andeq	r7, r3, r6, ror #10
   180bc:	andeq	r7, r3, r8, asr r5
   180c0:	andeq	r7, r3, sl, asr #10
   180c4:	andeq	r7, r3, ip, lsr r5
   180c8:	andeq	lr, r3, r2, lsl r3
   180cc:	andeq	r7, r3, r8, lsr #10
   180d0:	andeq	r7, r3, sl, lsl r5
   180d4:	blmi	fea2ab78 <tcgetattr@plt+0xfea2341c>
   180d8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   180dc:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   180e0:	ldmdavs	fp, {r2, r9, sl, lr}
   180e4:			; <UNDEFINED> instruction: 0xf04f9307
   180e8:	stmdavc	r3, {r8, r9}
   180ec:	eorsle	r2, r7, r3, lsr #22
   180f0:	andcs	r4, r6, #2654208	; 0x288000
   180f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   180f8:	stmdb	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   180fc:	subsle	r2, r8, r0, lsl #16
   18100:			; <UNDEFINED> instruction: 0x4620499f
   18104:			; <UNDEFINED> instruction: 0xf7ee4479
   18108:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1810c:	ldmibmi	sp, {r0, r5, r6, ip, lr, pc}
   18110:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18114:	svc	0x00cef7ee
   18118:	rsbsle	r2, r4, r0, lsl #16
   1811c:			; <UNDEFINED> instruction: 0x4620499a
   18120:			; <UNDEFINED> instruction: 0xf7ee4479
   18124:	cmnlt	r0, r8, asr #31
   18128:	ldccs	8, cr7, [r0, #-148]!	; 0xffffff6c
   1812c:	ldmibmi	r7, {r0, r1, r4, r6, ip, lr, pc}
   18130:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18134:	svc	0x00bef7ee
   18138:	ldfcsd	f3, [r1, #-128]!	; 0xffffff80
   1813c:	stmdavc	r3!, {r0, r1, r2, r3, r6, r8, ip, lr, pc}^
   18140:	cmple	ip, r0, lsl #22
   18144:	bmi	fe4a0150 <tcgetattr@plt+0xfe4989f4>
   18148:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   1814c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18150:	subsmi	r9, sl, r7, lsl #22
   18154:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18158:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
   1815c:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   18160:	ldm	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18164:	bicle	r2, r3, r7, lsl #16
   18168:	ldm	ip!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1816c:	stclne	8, cr6, [r0], #-4
   18170:	svccc	0x0001f814
   18174:	andscs	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
   18178:	ldrbtle	r0, [r9], #1234	; 0x4d2
   1817c:	cmple	r5, r0, lsl #22
   18180:	bge	1aa798 <tcgetattr@plt+0x1a303c>
   18184:	tsteq	r7, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   18188:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
   1818c:	andseq	pc, r6, #1073741827	; 0x40000003
   18190:	ldmdb	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18194:	cmple	r9, r3, lsl #16
   18198:	mulseq	r7, sp, r8
   1819c:	mulscs	r6, sp, r8
   181a0:	mulscc	r8, sp, r8
   181a4:	b	10189ac <tcgetattr@plt+0x1011250>
   181a8:	tstmi	r8, #2
   181ac:	andvc	pc, r0, r0, asr #32
   181b0:	stcne	7, cr14, [r0, #804]!	; 0x324
   181b4:	ldrbtcs	sl, [pc], #2822	; 181bc <tcgetattr@plt+0x10a60>
   181b8:	strcs	r9, [r0, #-770]	; 0xfffffcfe
   181bc:	andcs	r2, r0, #0, 6
   181c0:	strmi	lr, [r0, #-2509]	; 0xfffff633
   181c4:	ldc2	0, cr15, [lr, #-196]	; 0xffffff3c
   181c8:	bllt	1efede8 <tcgetattr@plt+0x1ef768c>
   181cc:	addvc	pc, r0, r0, asr #32
   181d0:			; <UNDEFINED> instruction: 0x2008e7b9
   181d4:	stmdavc	r0!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   181d8:	adcsle	r2, r4, r0, lsl #16
   181dc:	stmdbmi	lr!, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   181e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   181e4:	svc	0x0066f7ee
   181e8:	ldfcsd	f3, [r2, #-576]!	; 0xfffffdc0
   181ec:	stmdbmi	fp!, {r0, r2, r3, ip, lr, pc}^
   181f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   181f4:	svc	0x005ef7ee
   181f8:	ldfcsd	f3, [r3, #-96]!	; 0xffffffa0
   181fc:	stmdavc	r3!, {r1, r3, r8, ip, lr, pc}^
   18200:	andcs	fp, r3, r3, asr #18
   18204:	mulcs	r9, pc, r7	; <UNPREDICTABLE>
   18208:	stmdavc	r3!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   1820c:	mvnle	r2, r0, lsl #22
   18210:	ldr	r2, [r8, r2]
   18214:	strtmi	r4, [r0], -r2, ror #18
   18218:			; <UNDEFINED> instruction: 0xf7ee4479
   1821c:	tstlt	r8, ip, asr #30
   18220:	tstle	r6, r4, lsr sp
   18224:	stmdblt	r3!, {r0, r1, r5, r6, fp, ip, sp, lr}
   18228:	str	r2, [ip, r4]
   1822c:	rscscc	pc, pc, pc, asr #32
   18230:	ldmdbmi	ip, {r0, r3, r7, r8, r9, sl, sp, lr, pc}^
   18234:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18238:	svc	0x003cf7ee
   1823c:	ldfcsd	f3, [r5, #-96]!	; 0xffffffa0
   18240:	stmdavc	r3!, {r0, r1, r8, ip, lr, pc}^
   18244:	andcs	fp, r5, fp, lsl #18
   18248:	ldmdbmi	r7, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   1824c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18250:	svc	0x0030f7ee
   18254:	ldfcsd	f3, [r6, #-96]!	; 0xffffffa0
   18258:	stmdavc	r3!, {r0, r1, r8, ip, lr, pc}^
   1825c:	andcs	fp, r6, fp, lsl #18
   18260:	ldmdbmi	r2, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   18264:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18268:	svc	0x0024f7ee
   1826c:	ldfcsd	f3, [r7, #-96]!	; 0xffffffa0
   18270:	stmdavc	r3!, {r0, r1, r8, ip, lr, pc}^
   18274:	andcs	fp, r7, fp, lsl #18
   18278:	stmdbmi	sp, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
   1827c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18280:	svc	0x0018f7ee
   18284:	stmdavc	r5!, {r3, r4, r5, r8, ip, sp, pc}
   18288:	tstle	r6, r9, lsr sp
   1828c:	blcs	c36420 <tcgetattr@plt+0xc2ecc4>
   18290:	stmiavc	r3!, {r0, r1, r8, ip, lr, pc}
   18294:	subscs	fp, sl, fp, lsl #18
   18298:	stmdbmi	r6, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   1829c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   182a0:	svc	0x0008f7ee
   182a4:	ldfcsd	f3, [r9, #-192]!	; 0xffffff40
   182a8:	stmdavc	r3!, {r1, r2, r8, ip, lr, pc}^
   182ac:	tstle	r3, r1, lsr fp
   182b0:	stmdblt	fp, {r0, r1, r5, r7, fp, ip, sp, lr}
   182b4:	smlsld	r2, r6, fp, r0
   182b8:			; <UNDEFINED> instruction: 0x4620493f
   182bc:			; <UNDEFINED> instruction: 0xf7ee4479
   182c0:	teqlt	r0, sl	; <illegal shifter operand>
   182c4:	tstle	r6, r9, lsr sp
   182c8:	blcs	cb645c <tcgetattr@plt+0xcaed00>
   182cc:	stmiavc	r3!, {r0, r1, r8, ip, lr, pc}
   182d0:	subscs	fp, ip, fp, lsl #18
   182d4:	ldmdbmi	r9!, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
   182d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   182dc:	cdp	7, 14, cr15, cr10, cr14, {7}
   182e0:	eorsle	r2, sp, r0, lsl #16
   182e4:			; <UNDEFINED> instruction: 0x46204936
   182e8:			; <UNDEFINED> instruction: 0xf7ee4479
   182ec:	stmdacs	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   182f0:	ldmdbmi	r4!, {r1, r2, r4, r5, ip, lr, pc}
   182f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   182f8:	cdp	7, 13, cr15, cr12, cr14, {7}
   182fc:	ldmdbmi	r2!, {r4, r7, r8, r9, ip, sp, pc}
   18300:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18304:	stc	7, cr15, [lr, #952]	; 0x3b8
   18308:	ldmdbmi	r0!, {r5, r6, r8, r9, ip, sp, pc}
   1830c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18310:	cdp	7, 13, cr15, cr0, cr14, {7}
   18314:	stmdbmi	lr!, {r4, r6, r8, r9, ip, sp, pc}
   18318:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1831c:	stc	7, cr15, [r2, #952]	; 0x3b8
   18320:	stmdbmi	ip!, {r5, r8, r9, ip, sp, pc}
   18324:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18328:	cdp	7, 12, cr15, cr4, cr14, {7}
   1832c:	stmdbmi	sl!, {r5, r6, r7, r8, ip, sp, pc}
   18330:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18334:	ldcl	7, cr15, [r6, #-952]!	; 0xfffffc48
   18338:	stmdbmi	r8!, {r4, r5, r7, r8, ip, sp, pc}
   1833c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18340:	cdp	7, 11, cr15, cr8, cr14, {7}
   18344:	stmdbmi	r6!, {r5, r7, r8, ip, sp, pc}
   18348:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1834c:	stcl	7, cr15, [sl, #-952]!	; 0xfffffc48
   18350:	svclt	0x000c2800
   18354:			; <UNDEFINED> instruction: 0xf04f2061
   18358:			; <UNDEFINED> instruction: 0xe6f430ff
   1835c:	cdp	7, 4, cr15, cr8, cr14, {7}
   18360:	usat	r2, #16, sp, asr #0
   18364:	usat	r2, #14, lr, asr #0
   18368:	strbt	r2, [ip], r0, rrx
   1836c:	usat	r2, #10, pc, asr #0	; <UNPREDICTABLE>
   18370:	strbt	r2, [r8], r1, rrx
   18374:			; <UNDEFINED> instruction: 0x0005aabc
   18378:	andeq	r0, r0, r8, ror r3
   1837c:	andeq	r7, r3, sl, asr r5
   18380:	andeq	r3, r3, r8, lsr r6
   18384:	andeq	r7, r3, r6, lsr #25
   18388:	strdeq	lr, [r3], -r8
   1838c:	andeq	r1, r4, sl, ror #25
   18390:	andeq	sl, r5, sl, asr #20
   18394:			; <UNDEFINED> instruction: 0x000374b6
   18398:			; <UNDEFINED> instruction: 0x000373b2
   1839c:	andeq	lr, r3, r6, lsl #3
   183a0:	andeq	r7, r3, r4, lsl #7
   183a4:	andeq	r7, r3, lr, ror #6
   183a8:	andeq	r7, r3, lr, asr r3
   183ac:	andeq	r7, r3, lr, asr #6
   183b0:	andeq	r7, r3, lr, lsr r3
   183b4:	andeq	r7, r3, sl, lsr #6
   183b8:	andeq	r7, r3, r8, lsl r3
   183bc:	andeq	r7, r3, r6, lsl #6
   183c0:	andeq	r7, r3, r0, ror r3
   183c4:	strdeq	r7, [r3], -sl
   183c8:	andeq	r7, r3, sl, asr r3
   183cc:	andeq	r7, r3, lr, ror #5
   183d0:	andeq	r7, r3, r6, asr #6
   183d4:	andeq	r7, r3, r6, ror #5
   183d8:	andeq	r7, r3, r2, lsr r3
   183dc:	ldrdeq	r7, [r3], -sl
   183e0:	andeq	r7, r3, lr, lsl r3
   183e4:	sbclt	r4, r0, #4, 22	; 0x1000
   183e8:	bl	e95dc <tcgetattr@plt+0xe1e80>
   183ec:	ldmibvs	r8, {r7, r8, r9}
   183f0:	andvc	pc, r0, r0, asr #32
   183f4:	svclt	0x00004770
   183f8:	andeq	r7, r3, r4, lsl #5
   183fc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   18400:			; <UNDEFINED> instruction: 0xf080fa53
   18404:	ldreq	pc, [r8], #-2192	; 0xfffff770
   18408:	svclt	0x00004770
   1840c:	andeq	r7, r3, lr, ror #4
   18410:	mvnsmi	lr, #737280	; 0xb4000
   18414:			; <UNDEFINED> instruction: 0xf8d04606
   18418:			; <UNDEFINED> instruction: 0xb1200490
   1841c:			; <UNDEFINED> instruction: 0xf8d6461d
   18420:	cmpeq	fp, r0, lsl r4
   18424:	pop	{r0, r8, sl, ip, lr, pc}
   18428:			; <UNDEFINED> instruction: 0x468883f8
   1842c:	stmvs	r9, {r3, r4, r5, r6, ip, sp}
   18430:			; <UNDEFINED> instruction: 0xf02f4614
   18434:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   18438:			; <UNDEFINED> instruction: 0xf7efd0f5
   1843c:			; <UNDEFINED> instruction: 0x4607e892
   18440:	ldmdbmi	r5, {r3, r5, r8, r9, ip, sp, pc}
   18444:	ldrdcs	pc, [r0], -r8
   18448:			; <UNDEFINED> instruction: 0xf7ee4479
   1844c:			; <UNDEFINED> instruction: 0xb1adeec0
   18450:	ldrdls	pc, [r8], #-143	; 0xffffff71
   18454:			; <UNDEFINED> instruction: 0xf8df4425
   18458:	stccc	0, cr8, [r1, #-288]	; 0xfffffee0
   1845c:	cfstrscc	mvf4, [r1], {249}	; 0xf9
   18460:			; <UNDEFINED> instruction: 0xf81444f8
   18464:	ldrtmi	r2, [r8], -r1, lsl #30
   18468:	svclt	0x00182a5c
   1846c:	svclt	0x00942a1f
   18470:	strbmi	r4, [r9], -r1, asr #12
   18474:	cdp	7, 10, cr15, cr10, cr14, {7}
   18478:	mvnsle	r4, r5, lsr #5
   1847c:			; <UNDEFINED> instruction: 0x46394630
   18480:	blx	c54488 <tcgetattr@plt+0xc4cd2c>
   18484:	pop	{r3, r4, r5, r9, sl, lr}
   18488:			; <UNDEFINED> instruction: 0xf7ee43f8
   1848c:	stmdami	r5, {r0, r4, r5, r9, sl, fp, ip, sp, pc}
   18490:			; <UNDEFINED> instruction: 0xf00e4478
   18494:	svclt	0x0000ff0d
   18498:	andeq	r7, r3, ip, lsr r7
   1849c:	andeq	r3, r3, r8, asr #2
   184a0:	andeq	r7, r3, r4, lsr r7
   184a4:	andeq	r5, r3, ip, lsr #26
   184a8:	bmi	32b0dc <tcgetattr@plt+0x323980>
   184ac:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   184b0:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   184b4:	mcrmi	1, 0, fp, cr10, cr12, {3}
   184b8:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   184bc:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   184c0:	strtmi	r4, [sl], -r0, lsr #12
   184c4:	ldreq	r4, [fp], #1585	; 0x631
   184c8:			; <UNDEFINED> instruction: 0xf000d501
   184cc:			; <UNDEFINED> instruction: 0xf8d4f9b1
   184d0:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   184d4:	ldfltp	f5, [r0, #-968]!	; 0xfffffc38
   184d8:	andeq	sl, r5, r8, ror #13
   184dc:	strdeq	r0, [r0], -ip
   184e0:	andeq	r7, r3, r2, ror #13
   184e4:	bmi	86b16c <tcgetattr@plt+0x863a10>
   184e8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   184ec:	strdlt	r4, [r3], r0
   184f0:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   184f4:	svcmi	0x001eb3a4
   184f8:			; <UNDEFINED> instruction: 0xf8df4605
   184fc:			; <UNDEFINED> instruction: 0xf04f8078
   18500:	ldrbtmi	r0, [pc], #-2304	; 18508 <tcgetattr@plt+0x10dac>
   18504:			; <UNDEFINED> instruction: 0xf8d444f8
   18508:	ldreq	r3, [fp], #1040	; 0x410
   1850c:			; <UNDEFINED> instruction: 0xf8d4d524
   18510:			; <UNDEFINED> instruction: 0xf1033490
   18514:	mvnslt	r0, r8, ror r6
   18518:	ldrtmi	r6, [r0], -r9, lsr #16
   1851c:			; <UNDEFINED> instruction: 0xf8aef02f
   18520:	strmi	r4, [r3], -r9, lsr #12
   18524:			; <UNDEFINED> instruction: 0xb1bb4630
   18528:	ldrdcc	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   1852c:			; <UNDEFINED> instruction: 0xf02fb1a3
   18530:	movwcs	pc, #2169	; 0x879	; <UNPREDICTABLE>
   18534:	ldrtmi	r4, [r9], -r2, lsr #12
   18538:	ldrmi	r4, [r8], -r6, lsl #12
   1853c:	stmib	sp, {r1, r2, r5, r6, r8, ip, sp, pc}^
   18540:			; <UNDEFINED> instruction: 0xf0056900
   18544:			; <UNDEFINED> instruction: 0x4641f979
   18548:	strmi	r4, [r2], -r6, lsl #12
   1854c:			; <UNDEFINED> instruction: 0xf0004620
   18550:	ldrtmi	pc, [r0], -pc, ror #18	; <UNPREDICTABLE>
   18554:	stcl	7, cr15, [r0], #952	; 0x3b8
   18558:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   1855c:	bicsle	r2, r2, r0, lsl #24
   18560:	pop	{r0, r1, ip, sp, pc}
   18564:	svclt	0x000083f0
   18568:	andeq	sl, r5, ip, lsr #13
   1856c:	strdeq	r0, [r0], -ip
   18570:			; <UNDEFINED> instruction: 0x000376b6
   18574:			; <UNDEFINED> instruction: 0x00040eb0
   18578:	bmi	3ab1b4 <tcgetattr@plt+0x3a3a58>
   1857c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   18580:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   18584:	mcrmi	1, 0, fp, cr12, cr4, {4}
   18588:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   1858c:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   18590:	ldrtmi	r4, [r1], -r0, lsr #12
   18594:	strle	r0, [r5, #-1179]	; 0xfffffb65
   18598:	ldrsbcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   1859c:	ldmdavs	fp, {r1, r3, r5, fp, sp, lr}
   185a0:			; <UNDEFINED> instruction: 0xf946f000
   185a4:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   185a8:	mvnle	r2, r0, lsl #24
   185ac:	svclt	0x0000bd70
   185b0:	andeq	sl, r5, r8, lsl r6
   185b4:	strdeq	r0, [r0], -ip
   185b8:	andeq	r7, r3, r6, lsl #13
   185bc:	blmi	505da4 <tcgetattr@plt+0x4fe648>
   185c0:	ldrbtmi	r4, [fp], #-2579	; 0xfffff5ed
   185c4:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   185c8:	svcmi	0x0012b1fc
   185cc:	cfmsub32mi	mvax0, mvfx4, mvfx2, mvfx13
   185d0:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   185d4:			; <UNDEFINED> instruction: 0xf000e004
   185d8:			; <UNDEFINED> instruction: 0xf8d4f92b
   185dc:	strdlt	r4, [r4, r8]!
   185e0:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   185e4:	ldrble	r0, [r8, #1179]!	; 0x49b
   185e8:	ldrcc	pc, [r0], #2260	; 0x8d4
   185ec:	rsbseq	pc, r8, r3, lsl #2
   185f0:	rscsle	r2, r2, r0, lsl #22
   185f4:			; <UNDEFINED> instruction: 0xf02f6829
   185f8:	stmdavs	sl!, {r0, r6, fp, ip, sp, lr, pc}
   185fc:			; <UNDEFINED> instruction: 0x46034631
   18600:	blcs	29e88 <tcgetattr@plt+0x2272c>
   18604:	ldrtmi	sp, [r9], -r7, ror #3
   18608:	ldcllt	7, cr14, [r8, #916]!	; 0x394
   1860c:	ldrdeq	sl, [r5], -r2
   18610:	strdeq	r0, [r0], -ip
   18614:	andeq	r7, r3, r4, ror r6
   18618:	andeq	r7, r3, lr, asr r6
   1861c:	blmi	505e04 <tcgetattr@plt+0x4fe6a8>
   18620:	ldrbtmi	r4, [fp], #-2579	; 0xfffff5ed
   18624:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   18628:	svcmi	0x0012b1fc
   1862c:	cfmsub32mi	mvax0, mvfx4, mvfx2, mvfx13
   18630:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   18634:			; <UNDEFINED> instruction: 0xf000e004
   18638:			; <UNDEFINED> instruction: 0xf8d4f8fb
   1863c:	strdlt	r4, [r4, r8]!
   18640:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   18644:	ldrble	r0, [r8, #1179]!	; 0x49b
   18648:	ldrcc	pc, [r0], #2260	; 0x8d4
   1864c:	rsbseq	pc, r8, r3, lsl #2
   18650:	rscsle	r2, r2, r0, lsl #22
   18654:			; <UNDEFINED> instruction: 0xf02f6829
   18658:	stmdavs	sl!, {r0, r4, fp, ip, sp, lr, pc}
   1865c:			; <UNDEFINED> instruction: 0x46034631
   18660:	blcs	29ee8 <tcgetattr@plt+0x2278c>
   18664:	ldrtmi	sp, [r9], -r7, ror #3
   18668:	ldcllt	7, cr14, [r8, #916]!	; 0x394
   1866c:	andeq	sl, r5, r2, ror r5
   18670:	strdeq	r0, [r0], -ip
   18674:	andeq	r7, r3, r4, asr #12
   18678:	andeq	r7, r3, lr, lsr #12
   1867c:	bmi	6ab2e8 <tcgetattr@plt+0x6a3b8c>
   18680:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
   18684:	andls	fp, r1, r3, lsl #1
   18688:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   1868c:	svcmi	0x0017b33c
   18690:	cfmsub32mi	mvax0, mvfx4, mvfx7, mvfx5
   18694:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   18698:	ldmib	r5, {r1, r2, sp, lr, pc}^
   1869c:			; <UNDEFINED> instruction: 0xf0002300
   186a0:			; <UNDEFINED> instruction: 0xf8d4f8c7
   186a4:	ldrshlt	r4, [r4, #72]	; 0x48
   186a8:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   186ac:	ldrble	r0, [r8, #1179]!	; 0x49b
   186b0:	ldrcc	pc, [r0], #2260	; 0x8d4
   186b4:	rsbseq	pc, r8, r3, lsl #2
   186b8:	rscsle	r2, r2, r0, lsl #22
   186bc:			; <UNDEFINED> instruction: 0xf02e6829
   186c0:			; <UNDEFINED> instruction: 0x4631ffdd
   186c4:	strtmi	r4, [r0], -r3, lsl #12
   186c8:	mvnle	r2, r0, lsl #22
   186cc:	ldrtmi	r6, [r9], -fp, ror #16
   186d0:			; <UNDEFINED> instruction: 0xf000682a
   186d4:			; <UNDEFINED> instruction: 0xf8d4f8ad
   186d8:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   186dc:	andlt	sp, r3, r4, ror #3
   186e0:	svclt	0x0000bdf0
   186e4:	andeq	sl, r5, r2, lsl r5
   186e8:	strdeq	r0, [r0], -ip
   186ec:	andeq	r7, r3, r4, lsl r6
   186f0:	strdeq	r7, [r3], -sl
   186f4:	mvnsmi	lr, sp, lsr #18
   186f8:			; <UNDEFINED> instruction: 0xf8d0b082
   186fc:	blmi	631944 <tcgetattr@plt+0x62a1e8>
   18700:	cmplt	r6, #2063597568	; 0x7b000000
   18704:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
   18708:	teqlt	r4, #28, 16	; 0x1c0000
   1870c:			; <UNDEFINED> instruction: 0x46054f16
   18710:	ldrsbhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   18714:	ldrbtmi	r4, [r8], #1151	; 0x47f
   18718:			; <UNDEFINED> instruction: 0xf8cde007
   1871c:	stmdavs	sl!, {lr, pc}
   18720:			; <UNDEFINED> instruction: 0xf886f000
   18724:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   18728:			; <UNDEFINED> instruction: 0xf8d4b1bc
   1872c:	ldreq	r3, [fp], #1040	; 0x410
   18730:			; <UNDEFINED> instruction: 0xf8d4d5f8
   18734:			; <UNDEFINED> instruction: 0x46203490
   18738:	blcs	2a024 <tcgetattr@plt+0x228c8>
   1873c:	ldmib	r6, {r1, r4, r5, r6, r7, ip, lr, pc}^
   18740:	adcmi	r2, r5, #0, 24
   18744:	mvnle	r4, r3, lsl r6
   18748:	strbmi	r4, [r1], -r3, ror #12
   1874c:			; <UNDEFINED> instruction: 0xf0004628
   18750:			; <UNDEFINED> instruction: 0xf8d4f86f
   18754:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   18758:	andlt	sp, r2, r7, ror #3
   1875c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18760:	muleq	r5, r4, r4
   18764:	strdeq	r0, [r0], -ip
   18768:	ldrdeq	r7, [r3], -r4
   1876c:			; <UNDEFINED> instruction: 0x000375b6
   18770:	bmi	36b3a8 <tcgetattr@plt+0x363c4c>
   18774:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   18778:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   1877c:	mvfmi<illegal precision>	f3, f4
   18780:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   18784:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   18788:	ldrtmi	r4, [r1], -r0, lsr #12
   1878c:	strle	r0, [r3, #-1179]	; 0xfffffb65
   18790:	movwcs	lr, #2517	; 0x9d5
   18794:			; <UNDEFINED> instruction: 0xf84cf000
   18798:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   1879c:	mvnsle	r2, r0, lsl #24
   187a0:	svclt	0x0000bd70
   187a4:	andeq	sl, r5, r0, lsr #8
   187a8:	strdeq	r0, [r0], -ip
   187ac:	andeq	r7, r3, sl, lsl #11
   187b0:	blmi	2c5c98 <tcgetattr@plt+0x2be53c>
   187b4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
   187b8:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   187bc:	stfmid	f3, [r9, #-432]	; 0xfffffe50
   187c0:			; <UNDEFINED> instruction: 0xf8d4447d
   187c4:			; <UNDEFINED> instruction: 0x46203410
   187c8:	ldreq	r4, [fp], #1577	; 0x629
   187cc:			; <UNDEFINED> instruction: 0xf000d501
   187d0:			; <UNDEFINED> instruction: 0xf8d4f82f
   187d4:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   187d8:	ldfltd	f5, [r8, #-972]!	; 0xfffffc34
   187dc:	ldrdeq	sl, [r5], -lr
   187e0:	strdeq	r0, [r0], -ip
   187e4:	andeq	r7, r3, r8, ror #10
   187e8:	svclt	0x00e2f7ff
   187ec:	bmi	3ab428 <tcgetattr@plt+0x3a3ccc>
   187f0:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   187f4:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   187f8:	mcrmi	1, 0, fp, cr12, cr4, {4}
   187fc:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   18800:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   18804:	ldrtmi	r4, [r1], -r0, lsr #12
   18808:	strle	r0, [r5, #-1179]	; 0xfffffb65
   1880c:	stmdavs	sl!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, lr}
   18810:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
   18814:			; <UNDEFINED> instruction: 0xf80cf000
   18818:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   1881c:	mvnle	r2, r0, lsl #24
   18820:	svclt	0x0000bd70
   18824:	andeq	sl, r5, r4, lsr #7
   18828:	strdeq	r0, [r0], -ip
   1882c:	andeq	r7, r3, lr, lsr r5
   18830:			; <UNDEFINED> instruction: 0xf8dfb40e
   18834:	ldrlt	ip, [r0, #-96]	; 0xffffffa0
   18838:	bge	184a4c <tcgetattr@plt+0x17d2f0>
   1883c:	ldrbtmi	r4, [ip], #2838	; 0xb16
   18840:			; <UNDEFINED> instruction: 0xf8524604
   18844:			; <UNDEFINED> instruction: 0xf85c1b04
   18848:			; <UNDEFINED> instruction: 0xf8d03003
   1884c:	ldmdavs	fp, {r2, r3, r5, r7, r9}
   18850:			; <UNDEFINED> instruction: 0xf04f9301
   18854:	andls	r0, r0, #0, 6
   18858:	stc	7, cr15, [r0], #952	; 0x3b8
   1885c:	andcs	r4, r1, #245760	; 0x3c000
   18860:	adceq	pc, ip, #212, 16	; 0xd40000
   18864:			; <UNDEFINED> instruction: 0xf7ee4479
   18868:			; <UNDEFINED> instruction: 0x4620edde
   1886c:	mrc2	0, 5, pc, cr4, cr10, {0}
   18870:	blmi	26b0a4 <tcgetattr@plt+0x263948>
   18874:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18878:	blls	728e8 <tcgetattr@plt+0x6b18c>
   1887c:			; <UNDEFINED> instruction: 0xf04f405a
   18880:	mrsle	r0, LR_abt
   18884:	pop	{r0, r1, ip, sp, pc}
   18888:	andlt	r4, r3, r0, lsl r0
   1888c:			; <UNDEFINED> instruction: 0xf7ee4770
   18890:	svclt	0x0000ebb0
   18894:	andeq	sl, r5, r6, asr r3
   18898:	andeq	r0, r0, r8, ror r3
   1889c:	andeq	r3, r3, r8, lsr r0
   188a0:	andeq	sl, r5, r0, lsr #6
   188a4:			; <UNDEFINED> instruction: 0x460cb570
   188a8:	andcs	r4, r1, #180224	; 0x2c000
   188ac:	strmi	r6, [r5], -r6, asr #17
   188b0:			; <UNDEFINED> instruction: 0xf7f94479
   188b4:	stmdbmi	r9, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   188b8:	ldrtmi	r4, [r0], -r2, lsr #12
   188bc:			; <UNDEFINED> instruction: 0xf7ff4479
   188c0:	stmdbmi	r7, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   188c4:	andcs	r4, r1, #40, 12	; 0x2800000
   188c8:			; <UNDEFINED> instruction: 0xf7f94479
   188cc:	strtmi	pc, [r0], -r3, lsr #31
   188d0:	bl	8d6890 <tcgetattr@plt+0x8cf134>
   188d4:	ldcllt	0, cr2, [r0, #-0]
   188d8:	andeq	r5, r3, ip, asr #20
   188dc:	andeq	r7, r3, r4, lsr #9
   188e0:	andeq	r4, r3, r8, lsl r0
   188e4:			; <UNDEFINED> instruction: 0x4604b510
   188e8:	adceq	pc, ip, #208, 16	; 0xd00000
   188ec:	bl	ff4568ac <tcgetattr@plt+0xff44f150>
   188f0:			; <UNDEFINED> instruction: 0xf8d44905
   188f4:	andcs	r0, r1, #172, 4	; 0xc000000a
   188f8:			; <UNDEFINED> instruction: 0xf7ee4479
   188fc:			; <UNDEFINED> instruction: 0x4620ed94
   18900:			; <UNDEFINED> instruction: 0x4010e8bd
   18904:	mcrlt	0, 3, pc, cr8, cr10, {0}	; <UNPREDICTABLE>
   18908:	andeq	r2, r3, r4, lsr #31
   1890c:	mvnsmi	lr, sp, lsr #18
   18910:			; <UNDEFINED> instruction: 0xb1294606
   18914:	ldrcc	pc, [r0], #-2256	; 0xfffff730
   18918:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   1891c:	ldrcc	pc, [r0], #-2240	; 0xfffff740
   18920:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
   18924:	ldrbtmi	r4, [r8], #3873	; 0xf21
   18928:	ands	r4, r7, pc, ror r4
   1892c:			; <UNDEFINED> instruction: 0xf04f2a02
   18930:	ldrmi	r0, [r9], -r0, lsl #6
   18934:	tstle	lr, sl, lsl r6
   18938:			; <UNDEFINED> instruction: 0xf7f96840
   1893c:	strmi	pc, [r1], -fp, lsl #28
   18940:	bvs	12aa208 <tcgetattr@plt+0x12a2aac>
   18944:			; <UNDEFINED> instruction: 0xf0436853
   18948:	subsvs	r0, r3, r2, lsl #6
   1894c:	ldc2l	7, cr15, [sl, #-996]!	; 0xfffffc1c
   18950:			; <UNDEFINED> instruction: 0xf7ff6868
   18954:	strtmi	pc, [r0], -pc, ror #16
   18958:	b	ff7d6918 <tcgetattr@plt+0xff7cf1bc>
   1895c:			; <UNDEFINED> instruction: 0xf8d62100
   18960:	andcs	r0, r3, #164, 4	; 0x4000000a
   18964:	cdp	7, 9, cr15, cr6, cr14, {7}
   18968:	strmi	r2, [r4], -r0, lsl #2
   1896c:	stmdavc	r3, {r3, r6, r7, r8, ip, sp, pc}
   18970:			; <UNDEFINED> instruction: 0xf7f9b17b
   18974:	stmdavs	r2, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
   18978:	bcs	6a194 <tcgetattr@plt+0x62a38>
   1897c:	stmvs	r2, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
   18980:	ldrtmi	r4, [r8], -r1, asr #12
   18984:	mrc2	7, 2, pc, cr0, cr9, {7}
   18988:	ldrtmi	r4, [r0], -r1, lsl #12
   1898c:	ldc2l	7, cr15, [sl, #-996]	; 0xfffffc1c
   18990:			; <UNDEFINED> instruction: 0xf7eee7e1
   18994:			; <UNDEFINED> instruction: 0xf8d6eac2
   18998:			; <UNDEFINED> instruction: 0xf0433410
   1899c:			; <UNDEFINED> instruction: 0xf8c60304
   189a0:	pop	{r4, sl, ip, sp}
   189a4:	svclt	0x000081f0
   189a8:			; <UNDEFINED> instruction: 0xffffff7b
   189ac:	andeq	r7, r3, r8, asr #8
   189b0:			; <UNDEFINED> instruction: 0x4606b5f8
   189b4:	strmi	r6, [sp], -r4, lsl #16
   189b8:			; <UNDEFINED> instruction: 0xf0002c00
   189bc:	stmdavs	pc, {r1, r2, r4, r7, pc}	; <UNPREDICTABLE>
   189c0:	ldrtmi	r6, [r8], -r1, lsr #16
   189c4:	b	bd6984 <tcgetattr@plt+0xbcf228>
   189c8:	svclt	0x00b81e03
   189cc:	blle	72c5c <tcgetattr@plt+0x6b500>
   189d0:	stmiavs	r2!, {r1, r2, ip, lr, pc}^
   189d4:			; <UNDEFINED> instruction: 0x4614b132
   189d8:	ldmdavs	r5!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   189dc:	cmnvs	ip, r0, lsl #8
   189e0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   189e4:			; <UNDEFINED> instruction: 0x612c2b00
   189e8:	andcs	lr, r2, #3227648	; 0x314000
   189ec:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   189f0:	andeq	pc, r0, pc, asr #32
   189f4:			; <UNDEFINED> instruction: 0xf04f6169
   189f8:	svclt	0x00b40701
   189fc:	rscvs	r6, r5, r5, lsr #1
   18a00:	tstlt	r2, fp, lsl r0
   18a04:	stmdbcs	r1, {r0, r4, r6, r8, fp, sp, lr}
   18a08:	stmiavs	r2!, {r1, r2, r3, r6, ip, lr, pc}
   18a0c:	eorsle	r4, r6, sl, lsr #5
   18a10:	ldrdvs	r6, [r0, #-138]!	; 0xffffff76
   18a14:	ldmvs	r1, {r0, r1, r2, r3, r4, r6, r8, sp, lr}
   18a18:	ldrdlt	r6, [r1, -r9]
   18a1c:	ldmdbvs	r9, {r0, r1, r3, r8, sp, lr}
   18a20:	stmdbcs	r0, {r0, r4, r8, sp, lr}
   18a24:	stmvs	ip, {r1, r2, r3, r4, r5, ip, lr, pc}
   18a28:	svclt	0x000c42a3
   18a2c:	sbcvs	r6, sl, sl, lsl #1
   18a30:			; <UNDEFINED> instruction: 0x611a6093
   18a34:			; <UNDEFINED> instruction: 0x2c00692c
   18a38:	stmdbvs	r3!, {r0, r1, r2, r3, r6, r7, ip, lr, pc}^
   18a3c:	bicle	r2, ip, r1, lsl #22
   18a40:	ldmvs	sl, {r0, r1, r5, r8, fp, sp, lr}
   18a44:	bicsle	r4, ip, r2, lsr #5
   18a48:			; <UNDEFINED> instruction: 0xb11268da
   18a4c:	stmdbcs	r1, {r0, r4, r6, r8, fp, sp, lr}
   18a50:	stmiavs	r2!, {r1, r3, r5, ip, lr, pc}^
   18a54:	svclt	0x001842aa
   18a58:	eorle	r4, lr, r2, lsr #12
   18a5c:	ldrdvs	r6, [r0, #-129]!	; 0xffffff7f
   18a60:	addsvs	r6, r9, pc, asr r1
   18a64:	tstvs	fp, r1, lsl #2
   18a68:	tstvs	r1, r9, lsl r9
   18a6c:	stmvs	ip, {r0, r3, r4, r8, r9, ip, sp, pc}
   18a70:	svclt	0x000c42a3
   18a74:	sbcvs	r6, sl, sl, lsl #1
   18a78:	ldrsbvs	r6, [sl, -r3]
   18a7c:	stmiavs	sl!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   18a80:	bcs	30d10 <tcgetattr@plt+0x295b4>
   18a84:	tstvs	r4, ip, lsr #32
   18a88:			; <UNDEFINED> instruction: 0x612a6922
   18a8c:	ldmvs	r1, {r1, r3, r7, r8, ip, sp, pc}
   18a90:	svclt	0x000c42a1
   18a94:	smullsvs	r6, r5, r5, r0
   18a98:	rscvs	r4, ip, sl, lsr #12
   18a9c:	strtmi	r6, [r5], -r5, lsr #2
   18aa0:			; <UNDEFINED> instruction: 0xe7b54614
   18aa4:			; <UNDEFINED> instruction: 0xe7c36032
   18aa8:			; <UNDEFINED> instruction: 0x461d6150
   18aac:	cmpvs	r9, r0, ror #2
   18ab0:	eorsvs	lr, r5, r0, asr #15
   18ab4:	ldrshtvs	lr, [r2], -r0
   18ab8:	stmiavs	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   18abc:	bicslt	r6, sl, r2, ror #1
   18ac0:	stmdbvs	r2!, {r2, r4, r8, sp, lr}
   18ac4:	cmnlt	r2, sl, lsr #2
   18ac8:	addmi	r6, ip, #9502720	; 0x910000
   18acc:	sbcsvs	fp, r5, r8, lsl pc
   18ad0:			; <UNDEFINED> instruction: 0x4629d014
   18ad4:			; <UNDEFINED> instruction: 0x612560ac
   18ad8:	ldmvs	sl, {r0, r2, r5, r9, sl, lr}
   18adc:	ldr	r4, [sp, ip, lsl #12]!
   18ae0:			; <UNDEFINED> instruction: 0x612b461a
   18ae4:	ldrsbtvs	lr, [r5], -r3
   18ae8:	movwcs	lr, #6131	; 0x17f3
   18aec:	stmib	r1, {r2, r3, r8, sp, lr}^
   18af0:	cmpvs	fp, r2, lsl #8
   18af4:			; <UNDEFINED> instruction: 0xe7716031
   18af8:			; <UNDEFINED> instruction: 0x612b461a
   18afc:			; <UNDEFINED> instruction: 0xe7e86095
   18b00:	mvnsmi	lr, sp, lsr #18
   18b04:	ldmib	r1, {r1, r2, r3, r9, sl, lr}^
   18b08:	strmi	r3, [r7], -r2, lsl #10
   18b0c:			; <UNDEFINED> instruction: 0xf0002b00
   18b10:	stccs	0, cr8, [r0, #-812]	; 0xfffffcd4
   18b14:	ssatmi	sp, #13, r9, asr #0
   18b18:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
   18b1c:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   18b20:			; <UNDEFINED> instruction: 0xf8dc5403
   18b24:			; <UNDEFINED> instruction: 0x46228014
   18b28:			; <UNDEFINED> instruction: 0x612cb115
   18b2c:			; <UNDEFINED> instruction: 0x2010f8dc
   18b30:			; <UNDEFINED> instruction: 0xf0002c00
   18b34:	stmiavs	r3!, {r0, r1, r2, r6, r7, pc}
   18b38:	svclt	0x000c4563
   18b3c:	rscvs	r6, r5, r5, lsr #1
   18b40:	movweq	pc, #33030	; 0x8106	; <UNPREDICTABLE>
   18b44:	svclt	0x00084296
   18b48:			; <UNDEFINED> instruction: 0xf10c4664
   18b4c:	blgt	3dc374 <tcgetattr@plt+0x3d4c18>
   18b50:	andeq	lr, pc, lr, lsl #17
   18b54:	blcs	33028 <tcgetattr@plt+0x2b8cc>
   18b58:	adcshi	pc, r1, r0
   18b5c:	adcsmi	r6, r2, #10092544	; 0x9a0000
   18b60:			; <UNDEFINED> instruction: 0xf8c3bf0c
   18b64:			; <UNDEFINED> instruction: 0xf8c3c008
   18b68:	ldmib	r6, {r2, r3, lr, pc}^
   18b6c:			; <UNDEFINED> instruction: 0xf8c22302
   18b70:	tstlt	fp, r0, lsl r0
   18b74:	andsgt	pc, r0, r3, asr #17
   18b78:	eorsle	r2, r1, r0, lsl #24
   18b7c:	ldmdbvs	fp, {r0, r1, r5, r9, sl, lr}
   18b80:	mvnsle	r2, r0, lsl #22
   18b84:			; <UNDEFINED> instruction: 0xf1b82001
   18b88:			; <UNDEFINED> instruction: 0xd12d0f00
   18b8c:	stmdbvs	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}^
   18b90:			; <UNDEFINED> instruction: 0xf0402b00
   18b94:	ldmdavs	fp!, {r0, r3, r4, r7, pc}
   18b98:			; <UNDEFINED> instruction: 0xd050429d
   18b9c:	adcmi	r6, fp, #10682368	; 0xa30000
   18ba0:	ldmdbvs	sl, {r0, r2, r5, ip, lr, pc}^
   18ba4:	rsble	r2, r7, r1, lsl #20
   18ba8:			; <UNDEFINED> instruction: 0xb1196899
   18bac:	bcs	330dc <tcgetattr@plt+0x2b980>
   18bb0:	addhi	pc, pc, r0, asr #32
   18bb4:			; <UNDEFINED> instruction: 0xb11a68da
   18bb8:	vstrcs.16	s12, [r0, #-170]	; 0xffffff56	; <UNPREDICTABLE>
   18bbc:	addhi	pc, r6, r0, asr #32
   18bc0:			; <UNDEFINED> instruction: 0x46256158
   18bc4:	ldrmi	r6, [ip], -r3, lsr #18
   18bc8:	ldmib	r1, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   18bcc:	ldrmi	r4, [sp], -r4, lsl #16
   18bd0:	stfcss	f6, [r0], {44}	; 0x2c
   18bd4:	stmiavs	r3!, {r1, r2, r3, r5, r6, ip, lr, pc}
   18bd8:	svclt	0x000c42b3
   18bdc:	rscvs	r6, r5, r5, lsr #1
   18be0:			; <UNDEFINED> instruction: 0xf1b82001
   18be4:	sbcsle	r0, r1, r0, lsl #30
   18be8:	pop	{r4, r5, r9, sl, lr}
   18bec:	stmiavs	r3!, {r4, r5, r6, r7, r8, pc}^
   18bf0:	ldmvs	sl, {r0, r3, r4, r6, r8, fp, sp, lr}
   18bf4:	eorle	r2, r9, r1, lsl #18
   18bf8:	ldmdbvs	r1, {r1, r3, r4, r8, ip, sp, pc}^
   18bfc:			; <UNDEFINED> instruction: 0xf0402900
   18c00:	ldmvs	r9, {r2, r5, r7, pc}^
   18c04:	sbcsle	r2, fp, r0, lsl #18
   18c08:	bcs	33138 <tcgetattr@plt+0x2b9dc>
   18c0c:	stmdbvs	r5!, {r3, r4, r6, r7, ip, lr, pc}^
   18c10:	stmiavs	r0!, {r9, sp}^
   18c14:	cmnvs	r2, sp, asr r1
   18c18:	mrsvs	r2, (UNDEF: 123)
   18c1c:	rscvs	r6, r3, r3, lsl #17
   18c20:	tstvs	ip, r3, lsl #2
   18c24:	tstvs	r3, r3, lsr #18
   18c28:			; <UNDEFINED> instruction: 0xf0002b00
   18c2c:	ldmvs	sl, {r1, r4, r5, r7, pc}
   18c30:	svclt	0x000c4294
   18c34:	smullsvs	r6, r8, r8, r0
   18c38:	smlawbvs	r0, r4, r0, r6
   18c3c:	blcs	32d30 <tcgetattr@plt+0x2b5d4>
   18c40:	andcs	sp, r0, #210	; 0xd2
   18c44:	cmpvs	sl, r0, lsr r6
   18c48:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18c4c:	andshi	pc, r4, r3, asr #17
   18c50:	rscvs	r6, r2, r1, ror #2
   18c54:	tstvs	r4, r2, lsl #2
   18c58:	tstvs	sp, r5, lsr #18
   18c5c:	eorle	r2, fp, r0, lsl #26
   18c60:	addmi	r6, ip, #11075584	; 0xa90000
   18c64:	rscvs	fp, fp, r5, lsl pc
   18c68:	stmiavs	r1!, {r0, r1, r3, r5, r7, sp, lr}^
   18c6c:	addsvs	r4, ip, r1, lsl r6
   18c70:	smlawbvs	r3, sl, r8, r6
   18c74:	ldr	r4, [pc, fp, lsl #12]!
   18c78:			; <UNDEFINED> instruction: 0xf8c368d9
   18c7c:	cmnvs	r2, r4, lsl r0
   18c80:	smlatblt	r1, r1, r0, r6
   18c84:	stmdbvs	r5!, {r2, r3, r8, sp, lr}
   18c88:	cmplt	r5, sp, lsl r1
   18c8c:	ldmvs	r2, {r1, r5, r8, fp, sp, lr}
   18c90:	svclt	0x000a4294
   18c94:	rscvs	r6, fp, fp, lsr #1
   18c98:	sbcsvs	r6, ip, r1, lsr #17
   18c9c:	strmi	r6, [fp], -r3, lsr #2
   18ca0:	eorsvs	lr, fp, r2, lsl #15
   18ca4:	ldrb	r6, [r8, r1, lsr #17]!
   18ca8:	stmdami	r4, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   18cac:	orrle	r2, pc, r0, lsl #26
   18cb0:	orrsle	r2, r0, r0, lsl #24
   18cb4:			; <UNDEFINED> instruction: 0xe793603d
   18cb8:	stmiavs	r1!, {r0, r1, r3, r4, r5, sp, lr}^
   18cbc:			; <UNDEFINED> instruction: 0xf8c7e7d7
   18cc0:	ldrb	ip, [r2, -r0]
   18cc4:			; <UNDEFINED> instruction: 0xe73b603d
   18cc8:	ldr	r4, [sl, fp, lsr #12]!
   18ccc:	stmdbvs	r8, {r0, r5, r6, r7, r8, ip, sp, pc}^
   18cd0:	stmdbvs	r5!, {r4, r6, r7, r8, ip, sp, pc}^
   18cd4:	stmiavs	r0!, {r9, sp}
   18cd8:	cmnvs	r2, sp, asr r1
   18cdc:	mrsvs	r2, (UNDEF: 123)
   18ce0:	adcvs	r6, r3, r3, asr #17
   18ce4:	tstvs	ip, r3, lsl #2
   18ce8:	tstvs	r3, r3, lsr #18
   18cec:	eorle	r2, sl, r0, lsl #22
   18cf0:	ldmvs	r2, {r1, r5, r8, fp, sp, lr}
   18cf4:	svclt	0x000c4294
   18cf8:	smullsvs	r6, r8, r8, r0
   18cfc:	smlawtvs	r0, r4, r0, r6
   18d00:	blcs	32df4 <tcgetattr@plt+0x2b698>
   18d04:			; <UNDEFINED> instruction: 0xe76fd19d
   18d08:	mulcs	r0, r1, r8
   18d0c:	andcs	r6, r1, r0, asr r1
   18d10:	sbcsvs	r6, r9, r8, asr r1
   18d14:	tstvs	fp, r1, lsl #2
   18d18:	tstvs	r1, r9, lsl r9
   18d1c:	stmvs	r8, {r0, r3, r7, r8, ip, sp, pc}
   18d20:	svclt	0x000c4283
   18d24:	sbcvs	r6, sl, sl, lsl #1
   18d28:	strcs	r6, [r0, #-147]	; 0xffffff6d
   18d2c:			; <UNDEFINED> instruction: 0xf8d468a0
   18d30:	tstvs	sl, r4, lsl r0
   18d34:			; <UNDEFINED> instruction: 0xf8c06881
   18d38:	cmnvs	r5, r4, lsl r0
   18d3c:	sbcle	r2, pc, r0, lsl #18
   18d40:	eorsvs	lr, sl, ip, asr #15
   18d44:	ldrshtvs	lr, [r8], -r0
   18d48:	ldmvs	r9, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   18d4c:	stmdbvs	r8, {r0, r3, r4, r8, ip, sp, pc}^
   18d50:			; <UNDEFINED> instruction: 0xf47f2800
   18d54:	ldmvs	r1, {r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   18d58:	cmpvs	r0, r0
   18d5c:	cmpvs	r8, r1
   18d60:	swplt	r6, r9, [r1]
   18d64:	ldmdbvs	r9, {r0, r1, r3, r8, sp, lr}
   18d68:			; <UNDEFINED> instruction: 0xb1a16111
   18d6c:	addmi	r6, r3, #136, 16	; 0x880000
   18d70:	addvs	fp, sl, ip, lsl #30
   18d74:	sbcsvs	r6, r3, sl, asr #1
   18d78:	stmiavs	r0!, {r8, sl, sp}^
   18d7c:			; <UNDEFINED> instruction: 0xc014f8d4
   18d80:	stmiavs	r1, {r1, r3, r4, r8, sp, lr}^
   18d84:	andsgt	pc, r4, r0, asr #17
   18d88:	stmdbcs	r0, {r0, r2, r5, r6, r8, sp, lr}
   18d8c:	svcge	0x0046f43f
   18d90:	eorsvs	lr, r8, r2, asr #14
   18d94:	eorsvs	lr, sl, r0, asr r7
   18d98:	svclt	0x0000e7ed
   18d9c:	strmi	r6, [r2], -r3, asr #17
   18da0:	ldrmi	fp, [r8], -r3, lsr #2
   18da4:	blcs	33018 <tcgetattr@plt+0x2b8bc>
   18da8:			; <UNDEFINED> instruction: 0x4770d1fb
   18dac:	tstlt	r0, r0, lsl #18
   18db0:	addsmi	r6, r3, #8585216	; 0x830000
   18db4:	ldrbmi	sp, [r0, -r4, lsl #2]!
   18db8:	ldrmi	r6, [r8], -r3, lsl #18
   18dbc:	rscsle	r2, sl, r0, lsl #22
   18dc0:	addsmi	r6, sl, #12779520	; 0xc30000
   18dc4:	rscsle	r4, r7, r2, lsl #12
   18dc8:	svclt	0x00004770
   18dcc:	cmnlt	r8, r8, lsr r5
   18dd0:	strmi	r6, [r4], -sp, lsl #16
   18dd4:	strtmi	r6, [r8], -r1, lsr #16
   18dd8:	stmda	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18ddc:	svclt	0x00b82800
   18de0:	blle	73078 <tcgetattr@plt+0x6b91c>
   18de4:	stmiavs	r4!, {r1, ip, lr, pc}^
   18de8:	mvnsle	r2, r0, lsl #24
   18dec:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   18df0:	ldrb	r4, [fp, r4, lsl #12]!
   18df4:	andcs	r2, r1, r4, lsl #2
   18df8:			; <UNDEFINED> instruction: 0xf030b508
   18dfc:	andcs	pc, r0, #69632	; 0x11000
   18e00:	stclt	0, cr6, [r8, #-8]
   18e04:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   18e08:			; <UNDEFINED> instruction: 0xb1bb4606
   18e0c:	ldmvs	fp, {r2, r3, r4, r9, sl, lr}
   18e10:	mvnsle	r2, r0, lsl #22
   18e14:	strtmi	r4, [r5], -r0, lsr #12
   18e18:			; <UNDEFINED> instruction: 0xffc0f7ff
   18e1c:	strmi	r4, [r4], -r9, lsr #12
   18e20:			; <UNDEFINED> instruction: 0xf7ff4630
   18e24:	stmdavs	r8!, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   18e28:	ldmda	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18e2c:			; <UNDEFINED> instruction: 0xf7ee6868
   18e30:			; <UNDEFINED> instruction: 0x4628e874
   18e34:	ldmda	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18e38:	mvnle	r2, r0, lsl #24
   18e3c:	pop	{r4, r5, r9, sl, lr}
   18e40:			; <UNDEFINED> instruction: 0xf7ee4070
   18e44:	svclt	0x0000b867
   18e48:			; <UNDEFINED> instruction: 0xb1236803
   18e4c:	ldmvs	fp, {r3, r4, r9, sl, lr}
   18e50:	mvnsle	r2, r0, lsl #22
   18e54:			; <UNDEFINED> instruction: 0x46184770
   18e58:	svclt	0x00004770
   18e5c:	svclt	0x0000e79e
   18e60:	addlt	fp, r9, r0, lsl #10
   18e64:	strmi	r4, [fp], -lr, lsl #20
   18e68:	stmdbge	r1, {r0, r8, r9, ip, pc}
   18e6c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   18e70:	ldmpl	r3, {fp, sp, lr}^
   18e74:	movwls	r6, #30747	; 0x781b
   18e78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18e7c:			; <UNDEFINED> instruction: 0xffa6f7ff
   18e80:	blmi	22b6ac <tcgetattr@plt+0x223f50>
   18e84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18e88:	blls	1f2ef8 <tcgetattr@plt+0x1eb79c>
   18e8c:			; <UNDEFINED> instruction: 0xf04f405a
   18e90:	mrsle	r0, LR_svc
   18e94:			; <UNDEFINED> instruction: 0xf85db009
   18e98:			; <UNDEFINED> instruction: 0xf7eefb04
   18e9c:	svclt	0x0000e8aa
   18ea0:	andeq	r9, r5, r6, lsr #26
   18ea4:	andeq	r0, r0, r8, ror r3
   18ea8:	andeq	r9, r5, r0, lsl sp
   18eac:	ldrblt	fp, [r0, #1036]!	; 0x40c
   18eb0:	stcmi	0, cr11, [r1], #-548	; 0xfffffddc
   18eb4:	bmi	883af4 <tcgetattr@plt+0x87c398>
   18eb8:	ldrbtmi	r4, [ip], #-1550	; 0xfffff9f2
   18ebc:	blvc	157010 <tcgetattr@plt+0x14f8b4>
   18ec0:	stmdbge	r1, {r0, r2, r9, sl, lr}
   18ec4:	stmdavs	r0, {r1, r5, r7, fp, ip, lr}
   18ec8:	andls	r6, r7, #1179648	; 0x120000
   18ecc:	andeq	pc, r0, #79	; 0x4f
   18ed0:	strcc	lr, [r0], -sp, asr #19
   18ed4:			; <UNDEFINED> instruction: 0xff7af7ff
   18ed8:	strmi	fp, [r4], -r0, asr #3
   18edc:	svceq	0x0004f854
   18ee0:	ldmda	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18ee4:	ldrtmi	r9, [r9], -r0, lsl #20
   18ee8:			; <UNDEFINED> instruction: 0xf0304620
   18eec:	bmi	5576f8 <tcgetattr@plt+0x54ff9c>
   18ef0:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   18ef4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18ef8:	subsmi	r9, sl, r7, lsl #22
   18efc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18f00:	andlt	sp, r9, r8, lsl r1
   18f04:	ldrhtmi	lr, [r0], #141	; 0x8d
   18f08:	ldrbmi	fp, [r0, -r2]!
   18f0c:			; <UNDEFINED> instruction: 0xf0302018
   18f10:	strmi	pc, [r4], -sp, ror #18
   18f14:			; <UNDEFINED> instruction: 0xf0304630
   18f18:	strtmi	pc, [r3], -r7, asr #19
   18f1c:	bls	2a808 <tcgetattr@plt+0x230ac>
   18f20:	bleq	157034 <tcgetattr@plt+0x14f8d8>
   18f24:			; <UNDEFINED> instruction: 0xf0304618
   18f28:	strtmi	pc, [r1], -r3, ror #19
   18f2c:			; <UNDEFINED> instruction: 0xf7ff4628
   18f30:			; <UNDEFINED> instruction: 0xe7dcfd3f
   18f34:	ldmda	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18f38:	ldrdeq	r9, [r5], -sl
   18f3c:	andeq	r0, r0, r8, ror r3
   18f40:	andeq	r9, r5, r2, lsr #25
   18f44:	blmi	82b7c8 <tcgetattr@plt+0x82406c>
   18f48:	ldrblt	r4, [r0, #1146]!	; 0x47a
   18f4c:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   18f50:	strmi	r4, [r6], -sp, lsl #12
   18f54:	stmdavs	r0, {r0, r8, fp, sp, pc}
   18f58:	movwls	r6, #30747	; 0x781b
   18f5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18f60:			; <UNDEFINED> instruction: 0xf7ff9501
   18f64:			; <UNDEFINED> instruction: 0x4604ff33
   18f68:	stmdavs	r0, {r7, r8, ip, sp, pc}^
   18f6c:	svc	0x00d4f7ed
   18f70:	movwcs	r4, #2582	; 0xa16
   18f74:	blmi	531108 <tcgetattr@plt+0x5299ac>
   18f78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18f7c:	blls	1f2fec <tcgetattr@plt+0x1eb890>
   18f80:			; <UNDEFINED> instruction: 0xf04f405a
   18f84:	tstle	sl, r0, lsl #6
   18f88:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   18f8c:			; <UNDEFINED> instruction: 0xf0302018
   18f90:	strmi	pc, [r7], -sp, lsr #18
   18f94:			; <UNDEFINED> instruction: 0xf0304628
   18f98:	bmi	3975bc <tcgetattr@plt+0x38fe60>
   18f9c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   18fa0:	streq	lr, [r0], #-2503	; 0xfffff639
   18fa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18fa8:	subsmi	r9, sl, r7, lsl #22
   18fac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18fb0:	ldrtmi	sp, [r9], -r5, lsl #2
   18fb4:	andlt	r4, r9, r0, lsr r6
   18fb8:	ldrhtmi	lr, [r0], #141	; 0x8d
   18fbc:			; <UNDEFINED> instruction: 0xf7eee4f8
   18fc0:	svclt	0x0000e818
   18fc4:	andeq	r9, r5, ip, asr #24
   18fc8:	andeq	r0, r0, r8, ror r3
   18fcc:	andeq	r9, r5, ip, lsl ip
   18fd0:	strdeq	r9, [r5], -r6
   18fd4:	mvnslt	r6, r3, lsl #16
   18fd8:			; <UNDEFINED> instruction: 0x460db570
   18fdc:	ldmvs	fp, {r2, r3, r4, r9, sl, lr}
   18fe0:	mvnsle	r2, r0, lsl #22
   18fe4:	ldrbtmi	r4, [lr], #-3596	; 0xfffff1f4
   18fe8:			; <UNDEFINED> instruction: 0xf7ffe006
   18fec:	qsaxmi	pc, r0, pc	; <UNPREDICTABLE>
   18ff0:	mrc2	7, 6, pc, cr4, cr15, {7}
   18ff4:	cmnlt	r8, r4, lsl #12
   18ff8:	movwne	lr, #2516	; 0x9d4
   18ffc:			; <UNDEFINED> instruction: 0x46284632
   19000:	mvnsle	r2, r0, lsl #22
   19004:			; <UNDEFINED> instruction: 0xff9ef7ff
   19008:			; <UNDEFINED> instruction: 0xf7ff4620
   1900c:	strmi	pc, [r4], -r7, asr #29
   19010:	mvnsle	r2, r0, lsl #16
   19014:			; <UNDEFINED> instruction: 0x4770bd70
   19018:	andeq	r0, r4, lr, asr #7
   1901c:			; <UNDEFINED> instruction: 0x460db570
   19020:	teqcs	sp, r6, lsl #12
   19024:			; <UNDEFINED> instruction: 0xf7ee4628
   19028:			; <UNDEFINED> instruction: 0xb1b8e994
   1902c:	strtmi	r4, [r8], -r4, lsl #12
   19030:			; <UNDEFINED> instruction: 0xf93af030
   19034:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
   19038:			; <UNDEFINED> instruction: 0xf7ed4605
   1903c:	tstcs	r0, r2, lsl pc
   19040:	strmi	r1, [r2], -r3, ror #24
   19044:	strtpl	r4, [r9], #1584	; 0x630
   19048:	bmi	1aa8f4 <tcgetattr@plt+0x1a3198>
   1904c:			; <UNDEFINED> instruction: 0xf7ff447a
   19050:	strtmi	pc, [r8], -sp, lsr #30
   19054:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   19058:	svclt	0x005cf7ed
   1905c:	svclt	0x0000bd70
   19060:	ldrdeq	pc, [r3], -lr
   19064:	andeq	r0, r4, r8, ror #6
   19068:	addlt	fp, r9, r0, lsr r5
   1906c:			; <UNDEFINED> instruction: 0x460b4c15
   19070:			; <UNDEFINED> instruction: 0x46054a15
   19074:	stmdavs	r0, {r2, r3, r4, r5, r6, sl, lr}
   19078:	stmiapl	r2!, {r0, r8, fp, sp, pc}
   1907c:	andls	r6, r7, #1179648	; 0x120000
   19080:	andeq	pc, r0, #79	; 0x4f
   19084:			; <UNDEFINED> instruction: 0xf7ff9301
   19088:	msrlt	(UNDEF: 104), r1
   1908c:	strtmi	r4, [r8], -r4, lsl #12
   19090:			; <UNDEFINED> instruction: 0xf7ff4621
   19094:	stmdavs	r0!, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   19098:	svc	0x003ef7ed
   1909c:			; <UNDEFINED> instruction: 0xf7ed6860
   190a0:	qasxmi	lr, r0, ip
   190a4:	svc	0x0038f7ed
   190a8:	blmi	1eb8d0 <tcgetattr@plt+0x1e4174>
   190ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   190b0:	blls	1f3120 <tcgetattr@plt+0x1eb9c4>
   190b4:			; <UNDEFINED> instruction: 0xf04f405a
   190b8:	mrsle	r0, SP_irq
   190bc:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   190c0:	svc	0x0096f7ed
   190c4:	andeq	r9, r5, r0, lsr #22
   190c8:	andeq	r0, r0, r8, ror r3
   190cc:	andeq	r9, r5, r8, ror #21
   190d0:	mvnsmi	lr, #737280	; 0xb4000
   190d4:	bmi	92a938 <tcgetattr@plt+0x9231dc>
   190d8:	blmi	92a918 <tcgetattr@plt+0x9231bc>
   190dc:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   190e0:	ldmpl	r3, {r0, r1, r5, r8, fp, lr}^
   190e4:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   190e8:			; <UNDEFINED> instruction: 0xf04f9307
   190ec:			; <UNDEFINED> instruction: 0xf0100300
   190f0:	movtlt	pc, #36573	; 0x8edd	; <UNPREDICTABLE>
   190f4:	blx	ffe55142 <tcgetattr@plt+0xffe4d9e6>
   190f8:			; <UNDEFINED> instruction: 0xb3284604
   190fc:	ldrsbtls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   19100:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   19104:	strd	r4, [sl], -r9
   19108:	strbmi	r6, [sl], -r3, asr #16
   1910c:	ldrtmi	r6, [r8], -r1, lsl #16
   19110:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   19114:			; <UNDEFINED> instruction: 0xf0114620
   19118:			; <UNDEFINED> instruction: 0x4604fbf7
   1911c:	strtmi	fp, [r0], -r0, lsr #3
   19120:	blx	ffdd516e <tcgetattr@plt+0xffdcda12>
   19124:	stmdavs	r5, {r0, r6, r9, sl, lr}
   19128:	strls	r6, [r1, #-2096]	; 0xfffff7d0
   1912c:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   19130:	mvnle	r2, r0, lsl #16
   19134:	ldrtmi	r4, [r8], -r9, lsr #12
   19138:			; <UNDEFINED> instruction: 0xff04f7ff
   1913c:			; <UNDEFINED> instruction: 0xf0114620
   19140:	strmi	pc, [r4], -r3, ror #23
   19144:	mvnle	r2, r0, lsl #16
   19148:	blmi	22b97c <tcgetattr@plt+0x224220>
   1914c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19150:	blls	1f31c0 <tcgetattr@plt+0x1eba64>
   19154:			; <UNDEFINED> instruction: 0xf04f405a
   19158:	mrsle	r0, LR_svc
   1915c:	pop	{r0, r3, ip, sp, pc}
   19160:			; <UNDEFINED> instruction: 0xf7ed83f0
   19164:	svclt	0x0000ef46
   19168:			; <UNDEFINED> instruction: 0x00059ab6
   1916c:	andeq	r0, r0, r8, ror r3
   19170:	muleq	r3, ip, ip
   19174:			; <UNDEFINED> instruction: 0x000402b0
   19178:	andeq	r9, r5, r8, asr #20
   1917c:	tstcs	r4, r8, lsr r5
   19180:	andcs	r4, r1, r5, lsl #12
   19184:			; <UNDEFINED> instruction: 0xf84cf030
   19188:	ldmdbmi	r2, {r0, r4, sl, fp, lr}
   1918c:	stmdavs	fp!, {r2, r3, r4, r5, r6, sl, lr}
   19190:	stmdapl	r2!, {r1, r5, r9, sl, lr}^
   19194:	bicslt	r6, r3, r0, lsl r0
   19198:	ldmvs	fp, {r2, r3, r4, r9, sl, lr}
   1919c:	mvnsle	r2, r0, lsl #22
   191a0:	ldmdblt	r9!, {r0, r5, r6, fp, sp, lr}
   191a4:			; <UNDEFINED> instruction: 0xf7ff4620
   191a8:			; <UNDEFINED> instruction: 0x4604fdf9
   191ac:	stmdavs	r1!, {r3, r4, r5, r6, r8, ip, sp, pc}^
   191b0:	rscsle	r2, r7, r0, lsl #18
   191b4:	stmdavc	r3, {r5, fp, sp, lr}
   191b8:	rscsle	r2, r3, r0, lsl #22
   191bc:			; <UNDEFINED> instruction: 0xf7ee2201
   191c0:	strtmi	lr, [r0], -lr, asr #17
   191c4:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
   191c8:	stmdacs	r0, {r2, r9, sl, lr}
   191cc:	ldfltd	f5, [r8, #-956]!	; 0xfffffc44
   191d0:	andeq	r9, r5, r8, lsl #20
   191d4:	andeq	r0, r0, r0, asr #8
   191d8:	tstcs	r1, lr, lsl #8
   191dc:	addlt	fp, r6, r0, lsr r5
   191e0:			; <UNDEFINED> instruction: 0xc094f8df
   191e4:	fstmdbxmi	r5!, {d10-d13}	;@ Deprecated
   191e8:	ldrbtmi	r4, [ip], #1540	; 0x604
   191ec:	blcs	157340 <tcgetattr@plt+0x14fbe4>
   191f0:			; <UNDEFINED> instruction: 0xf85ca804
   191f4:	stmdavs	sp!, {r0, r2, ip, lr}
   191f8:			; <UNDEFINED> instruction: 0xf04f9505
   191fc:	movwls	r0, #13568	; 0x3500
   19200:	stmia	sl!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19204:	blcs	33298 <tcgetattr@plt+0x2bb3c>
   19208:			; <UNDEFINED> instruction: 0x461cd031
   1920c:	blcs	33480 <tcgetattr@plt+0x2bd24>
   19210:	ldfmid	f5, [fp, #-1004]	; 0xfffffc14
   19214:	ldrbtmi	r9, [sp], #-2308	; 0xfffff6fc
   19218:	strtmi	lr, [r0], -r5
   1921c:	ldc2	7, cr15, [lr, #1020]!	; 0x3fc
   19220:	andls	r4, r1, r4, lsl #12
   19224:	stmdavs	r3!, {r3, r7, r8, ip, sp, pc}^
   19228:	rscsle	r2, r6, r0, lsl #22
   1922c:	ldmdavc	r0, {r1, r5, fp, sp, lr}
   19230:	rscsle	r2, r2, r0, lsl #16
   19234:			; <UNDEFINED> instruction: 0xf00d4628
   19238:	strtmi	pc, [r0], -r1, asr #31
   1923c:			; <UNDEFINED> instruction: 0xf7ff9904
   19240:	strmi	pc, [r4], -sp, lsr #27
   19244:	stmdacs	r0, {r0, ip, pc}
   19248:	strmi	sp, [r8], -sp, ror #3
   1924c:	cdp	7, 6, cr15, cr4, cr13, {7}
   19250:	blmi	2aba88 <tcgetattr@plt+0x2a432c>
   19254:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19258:	blls	1732c8 <tcgetattr@plt+0x16bb6c>
   1925c:			; <UNDEFINED> instruction: 0xf04f405a
   19260:	mrsle	r0, LR_und
   19264:	pop	{r1, r2, ip, sp, pc}
   19268:	andlt	r4, r3, r0, lsr r0
   1926c:	stmdbls	r4, {r4, r5, r6, r8, r9, sl, lr}
   19270:			; <UNDEFINED> instruction: 0xf7ede7eb
   19274:	svclt	0x0000eebe
   19278:	andeq	r9, r5, sl, lsr #19
   1927c:	andeq	r0, r0, r8, ror r3
   19280:	andeq	r6, r3, lr, ror fp
   19284:	andeq	r9, r5, r0, asr #18
   19288:			; <UNDEFINED> instruction: 0x4605b5f0
   1928c:	strmi	fp, [pc], -r5, lsl #1
   19290:	tstcs	r4, r1
   19294:			; <UNDEFINED> instruction: 0xffc4f02f
   19298:	blmi	9acb34 <tcgetattr@plt+0x9a53d8>
   1929c:	ldrbtmi	r2, [lr], #-512	; 0xfffffe00
   192a0:	strmi	r6, [r4], -r2
   192a4:			; <UNDEFINED> instruction: 0x460158f3
   192a8:			; <UNDEFINED> instruction: 0xf7ff6818
   192ac:	stlexblt	pc, r3, [sp]
   192b0:			; <UNDEFINED> instruction: 0x0094f8d5
   192b4:			; <UNDEFINED> instruction: 0xf7ff4621
   192b8:	movtlt	pc, #65165	; 0xfe8d	; <UNPREDICTABLE>
   192bc:	blmi	7b3378 <tcgetattr@plt+0x7abc1c>
   192c0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   192c4:			; <UNDEFINED> instruction: 0xf7ee9303
   192c8:	bmi	753338 <tcgetattr@plt+0x74bbdc>
   192cc:	blls	eb744 <tcgetattr@plt+0xe3fe8>
   192d0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   192d4:	streq	lr, [r0, #-2509]	; 0xfffff633
   192d8:			; <UNDEFINED> instruction: 0xf7ff4620
   192dc:	strtmi	pc, [r0], -r7, ror #27
   192e0:	ldcllt	0, cr11, [r0, #20]!
   192e4:	ldrbcc	pc, [pc, #79]!	; 1933b <tcgetattr@plt+0x11bdf>	; <UNPREDICTABLE>
   192e8:	mvnle	r2, r0, lsl #30
   192ec:			; <UNDEFINED> instruction: 0xf04f4b15
   192f0:	ldmdbmi	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
   192f4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   192f8:			; <UNDEFINED> instruction: 0xf0116818
   192fc:	bmi	518470 <tcgetattr@plt+0x510d14>
   19300:	ldrbtmi	r4, [sl], #-2323	; 0xfffff6ed
   19304:			; <UNDEFINED> instruction: 0x46034479
   19308:			; <UNDEFINED> instruction: 0xf7ff4620
   1930c:	ldrb	pc, [r6, pc, asr #27]	; <UNPREDICTABLE>
   19310:	ldmdbmi	r0, {r2, r3, r8, r9, fp, lr}
   19314:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   19318:			; <UNDEFINED> instruction: 0xf0116818
   1931c:	bmi	3d8450 <tcgetattr@plt+0x3d0cf4>
   19320:	ldrbtmi	r4, [sl], #-2318	; 0xfffff6f2
   19324:			; <UNDEFINED> instruction: 0x46034479
   19328:			; <UNDEFINED> instruction: 0xf7ff4620
   1932c:			; <UNDEFINED> instruction: 0xe7c5fdbf
   19330:	strdeq	r9, [r5], -r6
   19334:	muleq	r0, ip, r3
   19338:	andeq	r0, r0, r0, lsl #7
   1933c:	andeq	r6, r3, ip, asr #21
   19340:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   19344:	andeq	r0, r0, r8, ror #7
   19348:			; <UNDEFINED> instruction: 0x00036aba
   1934c:	strheq	r0, [r4], -r2
   19350:	strdeq	r2, [r3], -r4
   19354:	muleq	r3, sl, sl
   19358:	muleq	r4, r2, r0
   1935c:	ldrdeq	r2, [r3], -r4
   19360:			; <UNDEFINED> instruction: 0x460cb510
   19364:	svc	0x00caf7ed
   19368:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
   1936c:	stcne	6, cr4, [r0, #-8]!
   19370:			; <UNDEFINED> instruction: 0x4010e8bd
   19374:	svclt	0x00d2f02f
   19378:	andeq	r8, r3, sl, lsl r1
   1937c:	cmnlt	r3, r3, lsl #18
   19380:	ldrsbcc	pc, [r4, #131]	; 0x83	; <UNPREDICTABLE>
   19384:	andcs	fp, r0, #-1073741804	; 0xc0000014
   19388:	andcc	r6, r1, #1490944	; 0x16c000
   1938c:	mvnsle	r2, r0, lsl #22
   19390:	stmdbmi	r3, {r3, r8, sl, fp, ip}
   19394:			; <UNDEFINED> instruction: 0xf02f4479
   19398:	ldrbmi	fp, [r0, -r1, asr #31]!
   1939c:			; <UNDEFINED> instruction: 0xe7f7461a
   193a0:	andeq	r7, r3, ip, ror #16
   193a4:	ldrbmi	lr, [r0, sp, lsr #18]!
   193a8:	stmdavs	r9, {r3, r7, r9, sl, lr}
   193ac:	ldrmi	r4, [r2], r1, lsl #13
   193b0:	tstcc	r1, r0, lsl #16
   193b4:			; <UNDEFINED> instruction: 0x461f2210
   193b8:	strvs	lr, [r8, #-2525]	; 0xfffff623
   193bc:			; <UNDEFINED> instruction: 0xff50f02f
   193c0:			; <UNDEFINED> instruction: 0x463a4651
   193c4:			; <UNDEFINED> instruction: 0xf8d84604
   193c8:			; <UNDEFINED> instruction: 0xf8c90000
   193cc:	marne	acc0, r4, r3
   193d0:	andcc	pc, r0, r8, asr #17
   193d4:	strne	lr, [r0], #-2820	; 0xfffff4fc
   193d8:			; <UNDEFINED> instruction: 0xf7ed4620
   193dc:	movwcs	lr, #3516	; 0xdbc
   193e0:	stmib	r4, {r0, r1, r5, r6, r7, r8, sl, ip, lr}^
   193e4:	rscvs	r7, r5, r1, lsl #12
   193e8:			; <UNDEFINED> instruction: 0x87f0e8bd
   193ec:	svcmi	0x00f0e92d
   193f0:	ldmdbmi	sp!, {r0, r1, r2, r3, r9, sl, lr}
   193f4:	bmi	f85638 <tcgetattr@plt+0xf7dedc>
   193f8:	blvs	ea5e4 <tcgetattr@plt+0xe2e88>
   193fc:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   19400:			; <UNDEFINED> instruction: 0xf04f920d
   19404:	stmdblt	r3!, {r9}^
   19408:	blmi	e2bcf4 <tcgetattr@plt+0xe24598>
   1940c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19410:	blls	373480 <tcgetattr@plt+0x36bd24>
   19414:			; <UNDEFINED> instruction: 0xf04f405a
   19418:	cmnle	r3, r0, lsl #6
   1941c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   19420:			; <UNDEFINED> instruction: 0xf1008ff0
   19424:	andcs	r0, r0, #48, 8	; 0x30000000
   19428:			; <UNDEFINED> instruction: 0x46204611
   1942c:	blx	ff85742e <tcgetattr@plt+0xff84fcd2>
   19430:	stmdacs	r0, {r1, r2, r9, sl, lr}
   19434:			; <UNDEFINED> instruction: 0xf8d0d0e8
   19438:	stfcss	f5, [r0, #-848]	; 0xfffffcb0
   1943c:	blge	10dbd4 <tcgetattr@plt+0x106478>
   19440:	strtmi	sl, [r1], -r2, lsl #20
   19444:			; <UNDEFINED> instruction: 0xf7fe9500
   19448:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   1944c:			; <UNDEFINED> instruction: 0xf8d6d1dc
   19450:			; <UNDEFINED> instruction: 0xf10d9148
   19454:	blls	dbc9c <tcgetattr@plt+0xd4540>
   19458:			; <UNDEFINED> instruction: 0xf04f46a8
   1945c:	strls	r0, [r2, #-2837]	; 0xfffff4eb
   19460:			; <UNDEFINED> instruction: 0x1010f8d9
   19464:	tstls	r3, r9, lsl r4
   19468:	ldrbmi	lr, [r3], -r4, lsr #32
   1946c:	strbmi	r9, [r8], -r3, lsl #20
   19470:			; <UNDEFINED> instruction: 0xf972f006
   19474:	mlacc	r7, sp, r8, pc	; <UNPREDICTABLE>
   19478:	strtle	r0, [r1], #-1883	; 0xfffff8a5
   1947c:	tsteq	r2, r8, lsl #2	; <UNPREDICTABLE>
   19480:	andscs	r4, r5, #40, 12	; 0x2800000
   19484:			; <UNDEFINED> instruction: 0xf02f4654
   19488:	blx	31903e <tcgetattr@plt+0x3118e2>
   1948c:			; <UNDEFINED> instruction: 0xf108fc08
   19490:	strmi	r0, [r5], -r1, lsl #16
   19494:	streq	lr, [ip], -r5, lsl #22
   19498:			; <UNDEFINED> instruction: 0xf845cc0f
   1949c:	rsbsvs	r0, r1, ip
   194a0:	ldrshtvs	r6, [r2], r3
   194a4:	ldmib	sp, {r5, fp, sp, lr}^
   194a8:	teqvs	r0, r2, lsl #2
   194ac:	stmdbvc	r2!, {r0, r8, r9, ip, sp}
   194b0:	ldrvc	r9, [r2, #-770]!	; 0xfffffcfe
   194b4:			; <UNDEFINED> instruction: 0xf0074648
   194b8:	stmdbls	r2, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   194bc:	ldmle	r4, {r3, r7, r9, lr}^
   194c0:	svceq	0x0000f1b8
   194c4:	andscs	sp, r5, #160	; 0xa0
   194c8:	blx	a20d2 <tcgetattr@plt+0x9a976>
   194cc:	strtmi	r5, [r8], -r8, lsl #16
   194d0:	andscc	pc, r3, r8, lsl #17
   194d4:	blx	ffed5574 <tcgetattr@plt+0xffecde18>
   194d8:	strtmi	r4, [r8], -r3, lsl #12
   194dc:			; <UNDEFINED> instruction: 0xf7ed607b
   194e0:			; <UNDEFINED> instruction: 0xe791ed1c
   194e4:	stc	7, cr15, [r4, #948]	; 0x3b4
   194e8:	muleq	r5, ip, r7
   194ec:	andeq	r0, r0, r8, ror r3
   194f0:	andeq	r9, r5, r8, lsl #15
   194f4:	svcmi	0x00f0e92d
   194f8:	ldmdbmi	r3!, {r3, r7, r9, sl, lr}^
   194fc:	bmi	1d05740 <tcgetattr@plt+0x1cfdfe4>
   19500:	blvs	ea6ec <tcgetattr@plt+0xe2f90>
   19504:	ldrdls	pc, [r8, #143]	; 0x8f
   19508:	ldrbtmi	r5, [r9], #2186	; 0x88a
   1950c:	andls	r6, sp, #1179648	; 0x120000
   19510:	andeq	pc, r0, #79	; 0x4f
   19514:	bmi	1c07ac8 <tcgetattr@plt+0x1c0036c>
   19518:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
   1951c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19520:	subsmi	r9, sl, sp, lsl #22
   19524:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19528:	sbchi	pc, ip, r0, asr #32
   1952c:	pop	{r0, r1, r2, r3, ip, sp, pc}
   19530:			; <UNDEFINED> instruction: 0xf1008ff0
   19534:	andcs	r0, r0, #48, 8	; 0x30000000
   19538:			; <UNDEFINED> instruction: 0x46204611
   1953c:	blx	165753e <tcgetattr@plt+0x164fde2>
   19540:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   19544:			; <UNDEFINED> instruction: 0xf8d0d0e7
   19548:	stfcss	f5, [r0, #-848]	; 0xfffffcb0
   1954c:	blge	10dce0 <tcgetattr@plt+0x106584>
   19550:	strtmi	sl, [r1], -r2, lsl #20
   19554:			; <UNDEFINED> instruction: 0xf7fe9500
   19558:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   1955c:	blmi	17cdcd0 <tcgetattr@plt+0x17c6574>
   19560:	ldmdbmi	lr, {r2, r9, sl, fp, sp, pc}^
   19564:			; <UNDEFINED> instruction: 0xf8d72418
   19568:			; <UNDEFINED> instruction: 0xf8597148
   1956c:	ldrbtmi	r3, [r9], #-3
   19570:			; <UNDEFINED> instruction: 0xf0116818
   19574:	blls	1181f8 <tcgetattr@plt+0x110a9c>
   19578:	stmdbls	r2, {r1, r3, r4, r5, r8, fp, sp, lr}
   1957c:	andls	r4, r3, #436207616	; 0x1a000000
   19580:	ands	r4, ip, r1, lsl #13
   19584:			; <UNDEFINED> instruction: 0x46484631
   19588:	blx	125562a <tcgetattr@plt+0x124dece>
   1958c:	cmnle	sl, r0, lsl #16
   19590:	andeq	lr, r2, #3620864	; 0x374000
   19594:	bcs	47bbc <tcgetattr@plt+0x40460>
   19598:	addshi	pc, r2, r0
   1959c:	blx	133c8a <tcgetattr@plt+0x12c52e>
   195a0:			; <UNDEFINED> instruction: 0xf8511102
   195a4:	strbeq	r1, [fp, r4, lsl #24]
   195a8:	mrcne	5, 2, sp, cr1, cr4, {0}
   195ac:	tstls	r3, r8, lsr r6
   195b0:	blx	ff0555d4 <tcgetattr@plt+0xff04de78>
   195b4:	andls	r9, r2, r3, lsl #20
   195b8:	sqtnesz	f3, f0
   195bc:	ldrtmi	r9, [r3], -r2, lsl #2
   195c0:			; <UNDEFINED> instruction: 0xf0064638
   195c4:			; <UNDEFINED> instruction: 0xf89df8c9
   195c8:			; <UNDEFINED> instruction: 0xf01aa027
   195cc:	sbcsle	r0, r9, r4, lsl #20
   195d0:	andeq	lr, r2, #3620864	; 0x374000
   195d4:	ldrtmi	r4, [r3], -r1, lsl #12
   195d8:			; <UNDEFINED> instruction: 0xf0064638
   195dc:			; <UNDEFINED> instruction: 0xf89df8bd
   195e0:	ldrbeq	r3, [fp, -r7, lsr #32]
   195e4:			; <UNDEFINED> instruction: 0x4631d497
   195e8:			; <UNDEFINED> instruction: 0xf0264648
   195ec:	stmdacs	r0, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   195f0:	pkhbtmi	sp, r3, r1, lsl #3
   195f4:	beq	95738 <tcgetattr@plt+0x8dfdc>
   195f8:	ands	r2, sp, r2, lsl #2
   195fc:	stmdacc	r1, {r1, r8, fp, ip, pc}
   19600:	addmi	r9, r8, #12288	; 0x3000
   19604:	tstcc	r1, ip, lsl pc
   19608:	eorsle	r9, r3, r2, lsl #2
   1960c:			; <UNDEFINED> instruction: 0x46384633
   19610:			; <UNDEFINED> instruction: 0xf8a2f006
   19614:	mlacc	r7, sp, r8, pc	; <UNPREDICTABLE>
   19618:	ldrtle	r0, [sp], #-1882	; 0xfffff8a6
   1961c:			; <UNDEFINED> instruction: 0x46484631
   19620:	blx	fff556c0 <tcgetattr@plt+0xfff4df64>
   19624:	teqle	r7, r0, lsl #16
   19628:	bleq	59576c <tcgetattr@plt+0x58e010>
   1962c:	tsteq	r2, sl, lsl #2	; <UNPREDICTABLE>
   19630:	blx	2d8266 <tcgetattr@plt+0x2d0b0a>
   19634:	beq	95a64 <tcgetattr@plt+0x8e308>
   19638:	andscs	r4, r5, #40, 12	; 0x2800000
   1963c:	cdp2	0, 1, cr15, cr0, cr15, {1}
   19640:			; <UNDEFINED> instruction: 0x46054634
   19644:			; <UNDEFINED> instruction: 0x0c0beb05
   19648:			; <UNDEFINED> instruction: 0xf845cc0f
   1964c:			; <UNDEFINED> instruction: 0xf8cc000b
   19650:			; <UNDEFINED> instruction: 0xf8cc1004
   19654:			; <UNDEFINED> instruction: 0xf8cc2008
   19658:	stmdavs	r0!, {r2, r3, ip, sp}
   1965c:	andseq	pc, r0, ip, asr #17
   19660:			; <UNDEFINED> instruction: 0xf88c7923
   19664:	stmdbls	r3, {r2, r4, ip, sp}
   19668:			; <UNDEFINED> instruction: 0xf0074638
   1966c:	bls	118000 <tcgetattr@plt+0x1108a4>
   19670:	bicle	r2, r3, r0, lsl #16
   19674:	ldmvs	r9!, {r0, r1, r3, r4, r5, r8, fp, sp, lr}
   19678:	blcc	6a6ac <tcgetattr@plt+0x62f50>
   1967c:	mulle	fp, sl, r2
   19680:	tstcs	r8, #3031040	; 0x2e4000
   19684:	movwne	pc, #11011	; 0x2b03	; <UNPREDICTABLE>
   19688:			; <UNDEFINED> instruction: 0x07d9695b
   1968c:	andcc	sp, r1, #4, 10	; 0x1000000
   19690:	stmib	sp, {r8, sp}^
   19694:	ldr	r1, [r9, r2, lsl #4]!
   19698:	svceq	0x0000f1ba
   1969c:	svcge	0x003bf43f
   196a0:	andcs	r2, r0, #1409286144	; 0x54000000
   196a4:	bpl	2d82b8 <tcgetattr@plt+0x2d0b5c>
   196a8:			; <UNDEFINED> instruction: 0xf88a4628
   196ac:			; <UNDEFINED> instruction: 0xf0262013
   196b0:	strmi	pc, [r3], -sp, lsl #20
   196b4:			; <UNDEFINED> instruction: 0xf8c84628
   196b8:			; <UNDEFINED> instruction: 0xf7ed3004
   196bc:	str	lr, [sl, -lr, lsr #24]!
   196c0:	usada8	r7, r0, r6, r4
   196c4:	ldc	7, cr15, [r4], {237}	; 0xed
   196c8:	muleq	r5, r4, r6
   196cc:	andeq	r0, r0, r8, ror r3
   196d0:	andeq	r9, r5, sl, lsl #13
   196d4:	andeq	r9, r5, sl, ror r6
   196d8:	ldrdeq	r0, [r0], -r8
   196dc:	andeq	r6, r3, lr, lsl #17
   196e0:	strdlt	fp, [r3], r0
   196e4:			; <UNDEFINED> instruction: 0xf00a4605
   196e8:	strmi	pc, [r4], -r1, ror #23
   196ec:			; <UNDEFINED> instruction: 0xf00a4628
   196f0:	movwcs	pc, #3039	; 0xbdf	; <UNPREDICTABLE>
   196f4:	ldrdvs	pc, [r8], r0
   196f8:	ldrtmi	r6, [r0], -r3, ror #3
   196fc:	ldc	7, cr15, [r0], {237}	; 0xed
   19700:	mvnslt	r4, r5, lsl #12
   19704:			; <UNDEFINED> instruction: 0x4622491a
   19708:	stmiavs	r3!, {r1, r3, r4, fp, lr}
   1970c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   19710:			; <UNDEFINED> instruction: 0xf00d9500
   19714:	stmdavc	fp!, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   19718:	stmibvs	r3!, {r0, r1, r3, r8, fp, ip, sp, pc}
   1971c:	stmdbvs	r0!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}^
   19720:	bl	ffed76dc <tcgetattr@plt+0xffecff80>
   19724:	bvs	8f1cc0 <tcgetattr@plt+0x8ea564>
   19728:	stmdavs	r0!, {r0, r1, r3, r5, r8, ip, sp, pc}
   1972c:			; <UNDEFINED> instruction: 0xf01ab108
   19730:	movwcs	pc, #2575	; 0xa0f	; <UNPREDICTABLE>
   19734:	andlt	r6, r3, r3, lsr #4
   19738:			; <UNDEFINED> instruction: 0x4628bdf0
   1973c:	bl	ffb576f8 <tcgetattr@plt+0xffb4ff9c>
   19740:			; <UNDEFINED> instruction: 0x4630e7f1
   19744:	cdp	7, 12, cr15, cr4, cr13, {7}
   19748:	andcc	r4, r1, r7, lsl #12
   1974c:	stc2l	0, cr15, [lr, #-188]	; 0xffffff44
   19750:	ldmdblt	r7, {r0, r2, r9, sl, lr}
   19754:	strbpl	r2, [fp, #768]!	; 0x300
   19758:			; <UNDEFINED> instruction: 0x4630e7d4
   1975c:	mvnscc	pc, pc, asr #32
   19760:	bl	ff1d771c <tcgetattr@plt+0xff1cffc0>
   19764:			; <UNDEFINED> instruction: 0x4601463a
   19768:			; <UNDEFINED> instruction: 0xf7ed4628
   1976c:	udf	#7860	; 0x1eb4
   19770:	andeq	r7, r3, r8, lsl #6
   19774:	strdeq	r6, [r3], -lr
   19778:	strdlt	fp, [r3], r0
   1977c:			; <UNDEFINED> instruction: 0xf00a4604
   19780:	strcs	pc, [r0, #-2965]	; 0xfffff46b
   19784:	strtmi	r4, [r0], -r7, lsl #12
   19788:	blx	fe4d57ba <tcgetattr@plt+0xfe4ce05e>
   1978c:	ldrdvs	pc, [r8], r0
   19790:			; <UNDEFINED> instruction: 0xf7ede002
   19794:	strtmi	lr, [r5], -r2, asr #23
   19798:			; <UNDEFINED> instruction: 0xf7ed4630
   1979c:	strmi	lr, [r4], -r2, asr #24
   197a0:	stccs	6, cr4, [r0], {40}	; 0x28
   197a4:	strdlt	sp, [sp, #21]!
   197a8:	ldmdbvs	r8!, {r0, r8, r9, sp}^
   197ac:			; <UNDEFINED> instruction: 0xf7ed61bb
   197b0:	stmdbmi	sp, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   197b4:	ldrtmi	r4, [sl], -sp, lsl #16
   197b8:	ldmvs	fp!, {r0, r3, r4, r5, r6, sl, lr}
   197bc:	ldrbtmi	r3, [r8], #-276	; 0xfffffeec
   197c0:	strls	r6, [r0, #-381]	; 0xfffffe83
   197c4:	ldc2l	0, cr15, [sl], #52	; 0x34
   197c8:			; <UNDEFINED> instruction: 0xf7ed4620
   197cc:	bvs	f14744 <tcgetattr@plt+0xf0cfe8>
   197d0:	teqlt	fp, r4, lsl #12
   197d4:	addmi	r6, r3, #966656	; 0xec000
   197d8:	ldmdavs	r8!, {r2, ip, lr, pc}
   197dc:			; <UNDEFINED> instruction: 0xf01ab108
   197e0:	teqvs	ip, r7	; <illegal shifter operand>	; <UNPREDICTABLE>
   197e4:	ldcllt	0, cr11, [r0, #12]!
   197e8:	andeq	r7, r3, ip, asr r2
   197ec:	andeq	r6, r3, lr, asr #12
   197f0:	blmi	a2c094 <tcgetattr@plt+0xa24938>
   197f4:	push	{r1, r3, r4, r5, r6, sl, lr}
   197f8:	vrsra.s64	q2, q8, #19
   197fc:	stmdavs	r4, {r2, r3, r4, r8, sl, fp, lr}^
   19800:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19804:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   19808:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1980c:	svcmi	0x0022b37c
   19810:	cdpvs	13, 14, cr10, cr3, cr5, {0}
   19814:	ldrbtmi	r4, [pc], #-1672	; 1981c <tcgetattr@plt+0x120c0>
   19818:	orrvs	pc, r0, pc, asr #8
   1981c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   19820:			; <UNDEFINED> instruction: 0xf02f463a
   19824:	svcvs	0x0024fdc3
   19828:			; <UNDEFINED> instruction: 0xf8dfb1e4
   1982c:	mcrge	0, 0, r9, cr1, cr0, {3}
   19830:	strd	r4, [r7], -r9
   19834:	addvs	pc, r0, #1325400064	; 0x4f000000
   19838:			; <UNDEFINED> instruction: 0x46284631
   1983c:			; <UNDEFINED> instruction: 0xf98af030
   19840:	cmnlt	ip, r4, lsr #21
   19844:	ldrtmi	r6, [sl], -r3, lsr #16
   19848:			; <UNDEFINED> instruction: 0x46302110
   1984c:	stc2	0, cr15, [lr, #188]!	; 0xbc
   19850:	blcs	37904 <tcgetattr@plt+0x301a8>
   19854:	vst4.<illegal width 64>	{d29-d32}, [pc :128], lr
   19858:	strbmi	r6, [r9], -r0, lsl #5
   1985c:			; <UNDEFINED> instruction: 0xf0304628
   19860:			; <UNDEFINED> instruction: 0xe7e7f979
   19864:			; <UNDEFINED> instruction: 0xf02f4628
   19868:			; <UNDEFINED> instruction: 0xf8c8fd1f
   1986c:	bmi	319884 <tcgetattr@plt+0x312128>
   19870:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   19874:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19878:	ldrcc	pc, [r4], #-2269	; 0xfffff723
   1987c:			; <UNDEFINED> instruction: 0xf04f405a
   19880:	mrsle	r0, SP_svc
   19884:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
   19888:	mvnshi	lr, #12386304	; 0xbd0000
   1988c:	bl	fec57848 <tcgetattr@plt+0xfec500ec>
   19890:	andeq	r9, r5, r0, lsr #7
   19894:	andeq	r0, r0, r8, ror r3
   19898:	andeq	r7, r3, sl, ror #7
   1989c:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   198a0:	andeq	r9, r5, r2, lsr #6
   198a4:	blmi	f6c19c <tcgetattr@plt+0xf64a40>
   198a8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}^
   198ac:	ldrbmi	lr, [r0, sp, lsr #18]!
   198b0:	cfstr32vs	mvfx15, [r3, #692]	; 0x2b4
   198b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   198b8:	ldrcc	pc, [r4], #-2253	; 0xfffff733
   198bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   198c0:	eorsle	r2, pc, r0, lsl #16
   198c4:	rsbscc	sl, r8, r5, lsl #26
   198c8:			; <UNDEFINED> instruction: 0xf04f460e
   198cc:	movwcs	r3, #511	; 0x1ff
   198d0:			; <UNDEFINED> instruction: 0xf02d702b
   198d4:			; <UNDEFINED> instruction: 0x4604fb5d
   198d8:	svcmi	0x0031b380
   198dc:	ldrdls	pc, [r4], #143	; 0x8f
   198e0:	ldrdhi	pc, [r4], #143	; 0x8f
   198e4:	ldrbtmi	r4, [r9], #1151	; 0x47f
   198e8:			; <UNDEFINED> instruction: 0xe01144f8
   198ec:	vst1.16	{d20-d22}, [pc :64], r1
   198f0:	strtmi	r6, [r8], -r0, lsl #5
   198f4:			; <UNDEFINED> instruction: 0xf92ef030
   198f8:	ldreq	r6, [r9, r3, ror #17]
   198fc:			; <UNDEFINED> instruction: 0x07dad438
   19900:	ldrbeq	sp, [fp, -r0, asr #8]
   19904:	strtmi	sp, [r0], -sp, lsr #8
   19908:	blx	4d59c6 <tcgetattr@plt+0x4ce26a>
   1990c:			; <UNDEFINED> instruction: 0xb1a84604
   19910:	ldrbeq	r6, [r8, -r3, ror #17]
   19914:			; <UNDEFINED> instruction: 0xf10dd0f7
   19918:	stmdavs	r3!, {r2, r9, fp}
   1991c:	tstcs	r0, sl, lsr r6
   19920:			; <UNDEFINED> instruction: 0xf02f4650
   19924:	stmdavc	fp!, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}
   19928:	sbcsle	r2, pc, r0, lsl #22
   1992c:	vst2.8	{d20,d22}, [pc :64]
   19930:	strtmi	r6, [r8], -r0, lsl #5
   19934:			; <UNDEFINED> instruction: 0xf0304479
   19938:	ldrb	pc, [r7, sp, lsl #18]	; <UNPREDICTABLE>
   1993c:			; <UNDEFINED> instruction: 0xf02f4628
   19940:	ldrhtvs	pc, [r0], #-195	; 0xffffff3d	; <UNPREDICTABLE>
   19944:	blmi	56c1b4 <tcgetattr@plt+0x564a58>
   19948:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1994c:			; <UNDEFINED> instruction: 0xf8dd681a
   19950:	subsmi	r3, sl, r4, lsl r4
   19954:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19958:			; <UNDEFINED> instruction: 0xf50dd11c
   1995c:	pop	{r0, r1, r7, r8, sl, fp, sp, lr}
   19960:	vst1.64	{d24}, [pc :256], r0
   19964:	strbmi	r6, [r9], -r0, lsl #5
   19968:			; <UNDEFINED> instruction: 0xf0304628
   1996c:			; <UNDEFINED> instruction: 0xe7caf8f3
   19970:	vst2.8	{d20,d22}, [pc :64], r0
   19974:	strtmi	r6, [r8], -r0, lsl #5
   19978:			; <UNDEFINED> instruction: 0xf0304479
   1997c:	stmiavs	r3!, {r0, r1, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
   19980:	ldrle	r0, [lr, #2010]!	; 0x7da
   19984:	addvs	pc, r0, #1325400064	; 0x4f000000
   19988:	strtmi	r4, [r8], -r1, asr #12
   1998c:			; <UNDEFINED> instruction: 0xf8e2f030
   19990:	ldr	r6, [r6, r3, ror #17]!
   19994:	bl	b57950 <tcgetattr@plt+0xb501f4>
   19998:	andeq	r9, r5, ip, ror #5
   1999c:	andeq	r0, r0, r8, ror r3
   199a0:	andeq	r7, r3, ip, lsl r3
   199a4:	andeq	r7, r3, r2, asr #10
   199a8:	andeq	r3, r3, r4, ror r0
   199ac:	muleq	r3, r0, lr
   199b0:	andeq	r9, r5, ip, asr #4
   199b4:	andeq	r6, r3, r4, lsr #9
   199b8:			; <UNDEFINED> instruction: 0x4606b570
   199bc:	bl	45ee8 <tcgetattr@plt+0x3e78c>
   199c0:	strmi	r1, [r4], -r1, lsl #10
   199c4:	ldrdne	lr, [r2], -r4
   199c8:			; <UNDEFINED> instruction: 0xf7fd3410
   199cc:	adcmi	pc, ip, #2736	; 0xab0
   199d0:			; <UNDEFINED> instruction: 0x4630d1f8
   199d4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   199d8:	blt	fe757994 <tcgetattr@plt+0xfe750238>
   199dc:	orrlt	r6, r8, #64, 16	; 0x400000
   199e0:	mvnsmi	lr, sp, lsr #18
   199e4:			; <UNDEFINED> instruction: 0xf01c460f
   199e8:			; <UNDEFINED> instruction: 0x4604f9b3
   199ec:			; <UNDEFINED> instruction: 0xf7edb1f0
   199f0:			; <UNDEFINED> instruction: 0x4605edb8
   199f4:	stmdavs	r4!, {r6, r7, r8, r9, ip, sp, pc}^
   199f8:			; <UNDEFINED> instruction: 0xf8dfb1d4
   199fc:	mrcmi	0, 0, r8, cr13, cr4, {3}
   19a00:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
   19a04:	stmdavs	r2!, {r0, r1, r2, sp, lr, pc}^
   19a08:			; <UNDEFINED> instruction: 0x46284631
   19a0c:	bl	ff7d79c8 <tcgetattr@plt+0xff7d026c>
   19a10:			; <UNDEFINED> instruction: 0x409cf8d4
   19a14:	strtmi	fp, [r8], -r4, ror #2
   19a18:	ldcl	7, cr15, [sl, #-948]	; 0xfffffc4c
   19a1c:	rscsle	r2, r2, r0, lsl #16
   19a20:	strbmi	r2, [r1], -r1, lsl #4
   19a24:			; <UNDEFINED> instruction: 0xf7ed4628
   19a28:			; <UNDEFINED> instruction: 0xe7ececfe
   19a2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   19a30:			; <UNDEFINED> instruction: 0xf7ed4628
   19a34:	strmi	lr, [r4], -lr, asr #26
   19a38:	strtmi	fp, [r8], -r8, lsr #18
   19a3c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   19a40:	bllt	15d79fc <tcgetattr@plt+0x15d02a0>
   19a44:			; <UNDEFINED> instruction: 0xf04f4770
   19a48:			; <UNDEFINED> instruction: 0x462831ff
   19a4c:	b	1457a08 <tcgetattr@plt+0x14502ac>
   19a50:	strtmi	r4, [r2], -r9, lsl #18
   19a54:			; <UNDEFINED> instruction: 0x46034479
   19a58:			; <UNDEFINED> instruction: 0xf02f1d38
   19a5c:			; <UNDEFINED> instruction: 0x4628fc5f
   19a60:	ldrhmi	lr, [r0, #141]!	; 0x8d
   19a64:	bllt	1157a20 <tcgetattr@plt+0x11502c4>
   19a68:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   19a6c:	stc2	0, cr15, [r0], #-52	; 0xffffffcc
   19a70:	andeq	r2, r3, r4, asr #27
   19a74:			; <UNDEFINED> instruction: 0x0003f9b2
   19a78:	andeq	r1, r3, r8, asr #26
   19a7c:	andeq	r4, r3, r2, asr r7
   19a80:	mvnsmi	lr, #737280	; 0xb4000
   19a84:			; <UNDEFINED> instruction: 0x9010f8d0
   19a88:	svceq	0x0000f1b9
   19a8c:	strmi	sp, [pc], -fp, asr #32
   19a90:	stcl	7, cr15, [r6, #-948]!	; 0xfffffc4c
   19a94:	stmdacs	r0, {r0, r2, r9, sl, lr}
   19a98:			; <UNDEFINED> instruction: 0xf8d9d047
   19a9c:	stmdavs	r3, {r3, r6, r8}^
   19aa0:	mcrmi	3, 1, fp, cr4, cr3, {1}
   19aa4:			; <UNDEFINED> instruction: 0xf8df2400
   19aa8:	ldrbtmi	r8, [lr], #-144	; 0xffffff70
   19aac:	strd	r4, [sl], -r8
   19ab0:	ldrtmi	r4, [r1], -r2, lsr #12
   19ab4:			; <UNDEFINED> instruction: 0xf7ed4628
   19ab8:			; <UNDEFINED> instruction: 0xf8d9eb8a
   19abc:	stmdavs	r3, {r3, r6, r8}^
   19ac0:	adcmi	r3, r3, #16777216	; 0x1000000
   19ac4:			; <UNDEFINED> instruction: 0xf8d9d914
   19ac8:	stmiaeq	r2!, {r3, r5, r6, r8, ip}^
   19acc:	movweq	pc, #28676	; 0x7004	; <UNPREDICTABLE>
   19ad0:	blx	10b0d00 <tcgetattr@plt+0x10a95a4>
   19ad4:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
   19ad8:			; <UNDEFINED> instruction: 0x4628d5f1
   19adc:	ldcl	7, cr15, [r8], #948	; 0x3b4
   19ae0:	rscle	r2, r5, r0, lsl #16
   19ae4:	strbmi	r2, [r1], -r1, lsl #4
   19ae8:			; <UNDEFINED> instruction: 0xf7ed4628
   19aec:	bfi	lr, ip, #25, #7
   19af0:			; <UNDEFINED> instruction: 0xf7ed4628
   19af4:	strmi	lr, [r4], -lr, ror #25
   19af8:	strtmi	fp, [r8], -r0, lsr #18
   19afc:	mvnsmi	lr, #12386304	; 0xbd0000
   19b00:	blt	ffdd7abc <tcgetattr@plt+0xffdd0360>
   19b04:	mvnscc	pc, pc, asr #32
   19b08:			; <UNDEFINED> instruction: 0xf7ed4628
   19b0c:	stmdbmi	fp, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   19b10:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   19b14:	ldcne	6, cr4, [r8, #-12]!
   19b18:	stc2	0, cr15, [r0], {47}	; 0x2f
   19b1c:	pop	{r3, r5, r9, sl, lr}
   19b20:			; <UNDEFINED> instruction: 0xf7ed43f8
   19b24:	pop	{r0, r2, r5, r6, r7, r9, fp, ip, sp, pc}
   19b28:	stmdami	r5, {r3, r4, r5, r6, r7, r8, r9, pc}
   19b2c:			; <UNDEFINED> instruction: 0xf00d4478
   19b30:	svclt	0x0000fbbf
   19b34:	andeq	r7, r3, r6, asr r1
   19b38:	andeq	r2, r3, r8, lsl sp
   19b3c:	andeq	r1, r3, sl, lsl #25
   19b40:	muleq	r3, r0, r6
   19b44:	teqlt	fp, r3, asr #17
   19b48:			; <UNDEFINED> instruction: 0x460cb510
   19b4c:	ldrdeq	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   19b50:	stc2	0, cr15, [r4, #44]!	; 0x2c
   19b54:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
   19b58:	svclt	0x00004770
   19b5c:	cmnlt	r3, r3, asr #17
   19b60:	ldrsbteq	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   19b64:			; <UNDEFINED> instruction: 0x460cb510
   19b68:			; <UNDEFINED> instruction: 0xf00bb118
   19b6c:	mlsvs	r0, r7, sp, pc	; <UNPREDICTABLE>
   19b70:			; <UNDEFINED> instruction: 0xf8d3bd10
   19b74:			; <UNDEFINED> instruction: 0xf00b00ec
   19b78:	mlsvs	r0, r1, sp, pc	; <UNPREDICTABLE>
   19b7c:			; <UNDEFINED> instruction: 0x4770bd10
   19b80:	blmi	66c3e8 <tcgetattr@plt+0x664c8c>
   19b84:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   19b88:	stmdbvs	r4, {r0, r2, r3, r7, ip, sp, pc}
   19b8c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19b90:			; <UNDEFINED> instruction: 0xf04f930b
   19b94:	cmnlt	r4, r0, lsl #6
   19b98:			; <UNDEFINED> instruction: 0xf8d4ab02
   19b9c:	strmi	r0, [sp], -r8, asr #2
   19ba0:	subsne	lr, r3, #212, 18	; 0x350000
   19ba4:			; <UNDEFINED> instruction: 0xf0059301
   19ba8:			; <UNDEFINED> instruction: 0xf89df841
   19bac:	blls	61c30 <tcgetattr@plt+0x5a4d4>
   19bb0:	svceq	0x0004f012
   19bb4:	bmi	38dbe8 <tcgetattr@plt+0x38648c>
   19bb8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   19bbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19bc0:	subsmi	r9, sl, fp, lsl #22
   19bc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19bc8:	andlt	sp, sp, r9, lsl #2
   19bcc:	stmdbmi	r8, {r4, r5, r8, sl, fp, ip, sp, pc}
   19bd0:			; <UNDEFINED> instruction: 0xf89d1d28
   19bd4:	ldrbtmi	r2, [r9], #-27	; 0xffffffe5
   19bd8:	blx	fe855c9e <tcgetattr@plt+0xfe84e542>
   19bdc:			; <UNDEFINED> instruction: 0xf7ede7eb
   19be0:	svclt	0x0000ea08
   19be4:	andeq	r9, r5, r0, lsl r0
   19be8:	andeq	r0, r0, r8, ror r3
   19bec:	ldrdeq	r8, [r5], -sl
   19bf0:	andeq	r1, r3, r6, asr #23
   19bf4:	cmplt	fp, r3, lsl #18
   19bf8:			; <UNDEFINED> instruction: 0x460cb510
   19bfc:			; <UNDEFINED> instruction: 0xf02f6ed8
   19c00:	tstlt	r0, pc, lsr #26	; <UNPREDICTABLE>
   19c04:	blx	1455cca <tcgetattr@plt+0x144e56e>
   19c08:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
   19c0c:	svclt	0x00004770
   19c10:	teqlt	fp, r3, lsl #18
   19c14:			; <UNDEFINED> instruction: 0x460cb510
   19c18:	ldrdeq	lr, [sp, -r3]
   19c1c:	stc2	7, cr15, [r6, #1012]	; 0x3f4
   19c20:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
   19c24:	svclt	0x00004770
   19c28:	stmdbvs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   19c2c:	cdpvs	3, 14, cr11, cr8, cr13, {1}
   19c30:			; <UNDEFINED> instruction: 0xf105460e
   19c34:			; <UNDEFINED> instruction: 0xf02f0148
   19c38:			; <UNDEFINED> instruction: 0x4604fcbd
   19c3c:	stmdavc	r3, {r3, r8, ip, sp, pc}
   19c40:	strtmi	fp, [r0], -fp, lsl #19
   19c44:	stmdb	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19c48:	ldrdeq	lr, [sp, -r5]
   19c4c:	stc2l	7, cr15, [lr, #-1012]!	; 0xfffffc0c
   19c50:	tstlt	r8, r4, lsl #12
   19c54:	ldmdblt	r3!, {r0, r1, fp, ip, sp, lr}
   19c58:			; <UNDEFINED> instruction: 0xf7ed4620
   19c5c:	blvs	ffa541dc <tcgetattr@plt+0xffa4ca80>
   19c60:	blx	8d5d26 <tcgetattr@plt+0x8ce5ca>
   19c64:	strtmi	r4, [r0], -r4, lsl #12
   19c68:	blx	feb55cac <tcgetattr@plt+0xfeb4e550>
   19c6c:	strtmi	r4, [r0], -r3, lsl #12
   19c70:	pop	{r0, r1, r4, r5, r6, sp, lr}
   19c74:			; <UNDEFINED> instruction: 0xf7ed4070
   19c78:			; <UNDEFINED> instruction: 0xbd70b94d
   19c7c:	orrlt	r6, r3, #49152	; 0xc000
   19c80:	ldrbmi	lr, [r0, sp, lsr #18]!
   19c84:			; <UNDEFINED> instruction: 0xf8d3460f
   19c88:			; <UNDEFINED> instruction: 0xf8d99148
   19c8c:	movtlt	r3, #45072	; 0xb010
   19c90:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   19c94:			; <UNDEFINED> instruction: 0xf04f2600
   19c98:	ldrtmi	r0, [r1], -r4, lsr #16
   19c9c:			; <UNDEFINED> instruction: 0xf0054648
   19ca0:			; <UNDEFINED> instruction: 0xf8d9fbc7
   19ca4:			; <UNDEFINED> instruction: 0x3601c010
   19ca8:	stmdavs	r3, {r1, r6, r7, fp, sp, lr}^
   19cac:	vqdmulh.s<illegal width 8>	d15, d2, d8
   19cb0:	orreq	lr, r3, r3, lsl #22
   19cb4:	ldmdane	r2, {r8, r9, sp}^
   19cb8:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   19cbc:	bl	10dff54 <tcgetattr@plt+0x10d87f8>
   19cc0:	ldrmi	r0, [r4, #1285]!	; 0x505
   19cc4:	tstcs	r8, #15269888	; 0xe90000
   19cc8:	stc2	11, cr15, [ip], {3}	; <UNPREDICTABLE>
   19ccc:	andeq	lr, ip, #20, 22	; 0x5000
   19cd0:	movweq	pc, #325	; 0x145	; <UNPREDICTABLE>
   19cd4:			; <UNDEFINED> instruction: 0x1d384905
   19cd8:			; <UNDEFINED> instruction: 0x47f0e8bd
   19cdc:			; <UNDEFINED> instruction: 0xf02f4479
   19ce0:			; <UNDEFINED> instruction: 0x4770bb1d
   19ce4:	movwcs	r2, #512	; 0x200
   19ce8:	svclt	0x0000e7f4
   19cec:	andeq	r6, r3, r4, asr #2
   19cf0:	svcmi	0x00f0e92d
   19cf4:	strmi	fp, [r0], r3, lsl #1
   19cf8:	mrsls	r2, (UNDEF: 1)
   19cfc:	stmdb	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19d00:	ldrdcc	pc, [r0], -r8
   19d04:			; <UNDEFINED> instruction: 0xf0002b00
   19d08:			; <UNDEFINED> instruction: 0x4683813d
   19d0c:	bvs	16eb590 <tcgetattr@plt+0x16e3e34>
   19d10:	mvnsle	r2, r0, lsl #22
   19d14:	orrsls	pc, r4, #14614528	; 0xdf0000
   19d18:			; <UNDEFINED> instruction: 0xf8df6abc
   19d1c:	ldrbtmi	sl, [r9], #916	; 0x394
   19d20:	stmdbeq	r8!, {r0, r3, r8, ip, sp, lr, pc}
   19d24:	cfstrscs	mvf4, [r0], {250}	; 0xfa
   19d28:			; <UNDEFINED> instruction: 0x4623d072
   19d2c:	bvs	16eb5ac <tcgetattr@plt+0x16e3e50>
   19d30:	mvnsle	r2, r0, lsl #22
   19d34:	ldmdblt	fp!, {r0, r8, r9, fp, ip, pc}
   19d38:	ldrbmi	r6, [fp, #-2363]	; 0xfffff6c5
   19d3c:	bl	feb10ec8 <tcgetattr@plt+0xfeb0976c>
   19d40:			; <UNDEFINED> instruction: 0xf5b30303
   19d44:	blle	1735ad0 <tcgetattr@plt+0x172e374>
   19d48:	blcs	3473c <tcgetattr@plt+0x2cfe0>
   19d4c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   19d50:			; <UNDEFINED> instruction: 0xf0002c00
   19d54:			; <UNDEFINED> instruction: 0x46a480fb
   19d58:			; <UNDEFINED> instruction: 0x2c006a64
   19d5c:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   19d60:			; <UNDEFINED> instruction: 0xf8dc430a
   19d64:	movwls	lr, #48	; 0x30
   19d68:			; <UNDEFINED> instruction: 0xf0002c00
   19d6c:	rscvs	r8, r3, #-2147483644	; 0x80000004
   19d70:			; <UNDEFINED> instruction: 0xf8dc9b00
   19d74:	blcs	21e2c <tcgetattr@plt+0x1a6d0>
   19d78:	tsthi	r0, r0	; <UNPREDICTABLE>
   19d7c:	ldrmi	r6, [ip, #2651]	; 0xa5b
   19d80:	svclt	0x000c9b00
   19d84:	addsvs	r6, ip, #92, 4	; 0xc0000005
   19d88:			; <UNDEFINED> instruction: 0xf1079900
   19d8c:			; <UNDEFINED> instruction: 0xf10c0324
   19d90:	addsmi	r0, r7, #36, 10	; 0x9000000
   19d94:	strbtmi	fp, [r1], -r8, lsl #30
   19d98:	blgt	3fe1a0 <tcgetattr@plt+0x3f6a44>
   19d9c:	andeq	lr, pc, r5, lsl #17
   19da0:	blcs	34994 <tcgetattr@plt+0x2d238>
   19da4:	rscshi	pc, sp, r0
   19da8:	adcsmi	r6, sl, #368640	; 0x5a000
   19dac:			; <UNDEFINED> instruction: 0xf8c3bf0c
   19db0:			; <UNDEFINED> instruction: 0xf8c3c024
   19db4:	ldmib	r7, {r3, r5, lr, pc}^
   19db8:			; <UNDEFINED> instruction: 0xf8c22309
   19dbc:	tstlt	fp, ip, lsr #32
   19dc0:	eorgt	pc, ip, r3, asr #17
   19dc4:	strtmi	r9, [fp], -r0, lsl #26
   19dc8:	bvs	ff706244 <tcgetattr@plt+0xff6feae8>
   19dcc:	mvnsle	r2, r0, lsl #22
   19dd0:			; <UNDEFINED> instruction: 0xf1be9500
   19dd4:	eorle	r0, ip, r0, lsl #30
   19dd8:	ldmvs	sl!, {r4, r6, r9, sl, lr}
   19ddc:			; <UNDEFINED> instruction: 0xf00d4649
   19de0:	ldmibvs	r8!, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   19de4:			; <UNDEFINED> instruction: 0xf009b108
   19de8:	ldmvs	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   19dec:	ldm	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19df0:			; <UNDEFINED> instruction: 0xf7ed68b8
   19df4:	ldmdbvs	r8!, {r1, r4, r7, fp, sp, lr, pc}^
   19df8:	stm	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19dfc:			; <UNDEFINED> instruction: 0xf7ed4638
   19e00:	cdpcs	8, 0, cr14, cr0, cr12, {4}
   19e04:	adcshi	pc, lr, r0
   19e08:	bvs	fef2b6ec <tcgetattr@plt+0xfef23f90>
   19e0c:	orrle	r2, ip, r0, lsl #24
   19e10:			; <UNDEFINED> instruction: 0x2e006afe
   19e14:	bvs	1d0e054 <tcgetattr@plt+0x1d068f8>
   19e18:			; <UNDEFINED> instruction: 0xd08b42bb
   19e1c:	and	r4, r3, sl, lsr r6
   19e20:			; <UNDEFINED> instruction: 0x461e6af3
   19e24:	addle	r2, r5, r0, lsl #22
   19e28:	addsmi	r6, r3, #733184	; 0xb3000
   19e2c:	rscsle	r4, r7, r2, lsr r6
   19e30:	stcls	7, cr14, [r0, #-512]	; 0xfffffe00
   19e34:	andcs	r4, r1, #118489088	; 0x7100000
   19e38:			; <UNDEFINED> instruction: 0xb11c46b6
   19e3c:	blcs	34ad0 <tcgetattr@plt+0x2d374>
   19e40:	adcshi	pc, r4, r0, asr #32
   19e44:	ldrdcc	pc, [r0], -r8
   19e48:			; <UNDEFINED> instruction: 0xf000429c
   19e4c:	bvs	1afa108 <tcgetattr@plt+0x1af29ac>
   19e50:	andsle	r4, r3, r3, lsr #5
   19e54:	stmdacs	r1, {r3, r4, r8, r9, fp, sp, lr}
   19e58:	bvs	174dfc8 <tcgetattr@plt+0x174686c>
   19e5c:	blvs	8462d4 <tcgetattr@plt+0x83eb78>
   19e60:			; <UNDEFINED> instruction: 0xf0402800
   19e64:	bvs	fe63a104 <tcgetattr@plt+0xfe6329a8>
   19e68:	blvs	1c62d0 <tcgetattr@plt+0x1beb74>
   19e6c:			; <UNDEFINED> instruction: 0xf0402e00
   19e70:	tstvs	sl, #192	; 0xc0
   19e74:	bvs	ffaeb72c <tcgetattr@plt+0xffae3fd0>
   19e78:	bfi	r4, sp, #12, #19
   19e7c:	blvs	634930 <tcgetattr@plt+0x62d1d4>
   19e80:	stmdacs	r1, {r2, r3, r4, r6, r9, fp, sp, lr}
   19e84:	tstlt	ip, pc, lsr #32
   19e88:	stmdacs	r0, {r5, r8, r9, fp, sp, lr}
   19e8c:	sbcshi	pc, ip, r0, asr #32
   19e90:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr}
   19e94:	blvs	14e250 <tcgetattr@plt+0x146af4>
   19e98:	rscle	r2, sl, r0, lsl #24
   19e9c:	ldrbtmi	r6, [r6], -sl, lsr #21
   19ea0:	cfstr32ls	mvfx9, [r0, #-0]
   19ea4:	blvs	a62eac <tcgetattr@plt+0xa5b750>
   19ea8:			; <UNDEFINED> instruction: 0x632c6319
   19eac:	movwvs	r2, #13056	; 0x3300
   19eb0:	stmdbls	r0, {r0, r1, r4, r6, r9, fp, sp, lr}
   19eb4:	smlabblt	r3, fp, r2, r6
   19eb8:	stmdals	r0, {r0, r3, r4, r6, r7, r9, sp, lr}
   19ebc:	sbcsvs	r6, r3, #798720	; 0xc3000
   19ec0:			; <UNDEFINED> instruction: 0xf0002b00
   19ec4:	bvs	167a270 <tcgetattr@plt+0x1672b14>
   19ec8:	svclt	0x000c4288
   19ecc:	addsvs	r6, sl, #-1610612731	; 0xa0000005
   19ed0:	subsvs	r9, r3, #0, 22
   19ed4:			; <UNDEFINED> instruction: 0xf8d862da
   19ed8:	blcs	25ee0 <tcgetattr@plt+0x1e784>
   19edc:	svcge	0x007cf43f
   19ee0:	tstvs	sl, #0, 4
   19ee4:	tstvs	r9, #120, 14	; 0x1e00000
   19ee8:	adcvs	r6, ip, #40, 6	; 0xa0000000
   19eec:	rscvs	fp, r5, #4, 2
   19ef0:	sbcsvs	r6, r8, #232, 20	; 0xe8000
   19ef4:	suble	r2, r8, r0, lsl #16
   19ef8:	adcsmi	r6, r5, #286720	; 0x46000
   19efc:	addvs	fp, r3, #21, 30	; 0x54
   19f00:	bvs	fea32814 <tcgetattr@plt+0xfea2b0b8>
   19f04:	subsvs	r4, sp, #32, 12	; 0x2000000
   19f08:	rscvs	r6, fp, #68, 20	; 0x44000
   19f0c:	ldr	r4, [sl, r3, lsl #12]!
   19f10:	tstvs	r9, #156, 20	; 0x9c000
   19f14:	rsbvs	r6, ip, #40, 6	; 0xa0000000
   19f18:	rscvs	fp, r5, #4, 2
   19f1c:	ldrdgt	pc, [ip], -r5	; <UNPREDICTABLE>
   19f20:	eorgt	pc, ip, r3, asr #17
   19f24:	svceq	0x0000f1bc
   19f28:	bvs	ffa4df60 <tcgetattr@plt+0xffa46804>
   19f2c:	addmi	r6, r5, #64, 20	; 0x40000
   19f30:			; <UNDEFINED> instruction: 0xf8ccbf0a
   19f34:			; <UNDEFINED> instruction: 0xf8cc3024
   19f38:	bvs	1b25fe0 <tcgetattr@plt+0x1b1e884>
   19f3c:	rscvs	r6, fp, #-805306359	; 0xd0000009
   19f40:	str	r4, [sl, r3, lsr #12]
   19f44:	andcc	pc, r0, r8, asr #17
   19f48:	ldrb	r6, [r7, ip, ror #20]!
   19f4c:			; <UNDEFINED> instruction: 0xf8d7461c
   19f50:	bvs	fff12018 <tcgetattr@plt+0xfff0a8bc>
   19f54:	blls	3eb5c <tcgetattr@plt+0x37400>
   19f58:	blls	32aec <tcgetattr@plt+0x2b390>
   19f5c:	bvs	1706550 <tcgetattr@plt+0x16fedf4>
   19f60:	blls	2aa54 <tcgetattr@plt+0x232f8>
   19f64:	subsvs	fp, ip, #12, 30	; 0x30
   19f68:			; <UNDEFINED> instruction: 0xe732629c
   19f6c:			; <UNDEFINED> instruction: 0xf8d76afb
   19f70:	movwls	lr, #48	; 0x30
   19f74:	mvnle	r2, r0, lsl #24
   19f78:	blcs	40b80 <tcgetattr@plt+0x39424>
   19f7c:			; <UNDEFINED> instruction: 0xf8c8d1ef
   19f80:	str	r4, [r6, -r0]!
   19f84:	pop	{r0, r1, ip, sp, pc}
   19f88:			; <UNDEFINED> instruction: 0xf8c88ff0
   19f8c:	bvs	fea25f94 <tcgetattr@plt+0xfea1e838>
   19f90:	blls	53e7c <tcgetattr@plt+0x4c720>
   19f94:	blcs	4079c <tcgetattr@plt+0x39040>
   19f98:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
   19f9c:	andmi	pc, r0, r8, asr #17
   19fa0:			; <UNDEFINED> instruction: 0xf8c8e6f2
   19fa4:	str	ip, [r6, -r0]
   19fa8:			; <UNDEFINED> instruction: 0xe7964676
   19fac:			; <UNDEFINED> instruction: 0x46234676
   19fb0:	bvs	1ad3e10 <tcgetattr@plt+0x1acc6b4>
   19fb4:	strls	r4, [r0, #-1654]	; 0xfffff98a
   19fb8:	andcs	r9, r0, r0, lsl #26
   19fbc:	tstvs	r9, #41984	; 0xa400
   19fc0:	movwcs	r6, #808	; 0x328
   19fc4:	bvs	fe4f2c58 <tcgetattr@plt+0xfe4eb4fc>
   19fc8:	subvs	r9, fp, #0, 18
   19fcc:	sbcsvs	fp, r9, #-1073741824	; 0xc0000000
   19fd0:	bvs	ff0fffd8 <tcgetattr@plt+0xff0f887c>
   19fd4:	blcs	32b28 <tcgetattr@plt+0x2b3cc>
   19fd8:	bvs	ff08e0ac <tcgetattr@plt+0xff086950>
   19fdc:	addmi	r6, r8, #299008	; 0x49000
   19fe0:	subsvs	fp, sl, #12, 30	; 0x30
   19fe4:	blls	32a54 <tcgetattr@plt+0x2b2f8>
   19fe8:	sbcsvs	r6, sl, #805306377	; 0x30000009
   19fec:	ldrdcc	pc, [r0], -r8
   19ff0:			; <UNDEFINED> instruction: 0x4676e773
   19ff4:	ldmiblt	r4!, {r8, sl, ip, pc}^
   19ff8:	tstcs	r0, r2, asr #20
   19ffc:	tstcs	r1, r1, lsl #6
   1a000:	addsvs	r6, sl, #1677721600	; 0x64000000
   1a004:	sbcsvs	fp, r3, #-2147483648	; 0x80000000
   1a008:	sbcvs	r6, r2, #892928	; 0xda000
   1a00c:	suble	r2, r0, r0, lsl #20
   1a010:	addmi	r6, fp, #331776	; 0x51000
   1a014:	subsvs	fp, r0, #12, 30	; 0x30
   1a018:	sfmls	f6, 4, [r0, #-576]	; 0xfffffdc0
   1a01c:	subvs	r2, r3, #0, 2
   1a020:			; <UNDEFINED> instruction: 0xf8d56a6a
   1a024:	sbcsvs	ip, r8, #48	; 0x30
   1a028:			; <UNDEFINED> instruction: 0xf8c26a54
   1a02c:			; <UNDEFINED> instruction: 0x6329c030
   1a030:	sbcle	r2, r8, r0, lsl #24
   1a034:	blvs	8d3f50 <tcgetattr@plt+0x8cc7f4>
   1a038:	sbcsle	r2, sp, r0, lsl #20
   1a03c:	bvs	14c0844 <tcgetattr@plt+0x14b90e8>
   1a040:			; <UNDEFINED> instruction: 0xf8c8e7ba
   1a044:	strb	r2, [lr, r0]
   1a048:			; <UNDEFINED> instruction: 0x46766a98
   1a04c:	tstlt	r8, r0, lsl #10
   1a050:	bllt	8b4c60 <tcgetattr@plt+0x8ad504>
   1a054:	smlatbcs	r0, r2, sl, r6
   1a058:	tstcs	r1, r1, lsr #6
   1a05c:	subsvs	r6, sl, #1677721600	; 0x64000000
   1a060:	sbcsvs	fp, r3, #-2147483648	; 0x80000000
   1a064:	rscvs	r6, r2, #892928	; 0xda000
   1a068:	bvs	14867f8 <tcgetattr@plt+0x147f09c>
   1a06c:	svclt	0x000c428b
   1a070:	addsvs	r6, r4, #84, 4	; 0x40000005
   1a074:	tstcs	r0, r0, lsl #26
   1a078:	bvs	feab2b0c <tcgetattr@plt+0xfeaab3b0>
   1a07c:	ldrsbtgt	pc, [r0], -r5	; <UNPREDICTABLE>
   1a080:	bvs	fe432bf8 <tcgetattr@plt+0xfe42b49c>
   1a084:	eorsgt	pc, r0, r2, asr #17
   1a088:	stmdacs	r0, {r0, r3, r5, r8, r9, sp, lr}
   1a08c:	svcge	0x0010f43f
   1a090:			; <UNDEFINED> instruction: 0xf8c8e70c
   1a094:	strb	r0, [r0, r0]
   1a098:	andcs	pc, r0, r8, asr #17
   1a09c:	bls	53d04 <tcgetattr@plt+0x4c5a8>
   1a0a0:	usat	r6, #30, r2, lsl #21
   1a0a4:	andmi	pc, r0, r8, asr #17
   1a0a8:	svclt	0x0000e7e4
   1a0ac:	strdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   1a0b0:	andeq	r1, r3, r0, lsr sl
   1a0b4:	tstcs	r0, ip, lsl sl
   1a0b8:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   1a0bc:	ldrlt	r4, [r0, #-2076]	; 0xfffff7e4
   1a0c0:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   1a0c4:	cfldrsmi	mvf4, [fp], {120}	; 0x78
   1a0c8:	movwls	r6, #14363	; 0x381b
   1a0cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a0d0:	tstls	r2, ip, lsr r3
   1a0d4:	movwls	r4, #5244	; 0x147c
   1a0d8:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   1a0dc:	stmiapl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
   1a0e0:	cmplt	r4, ip, lsl r8
   1a0e4:	tstlt	r0, r0, lsr #30
   1a0e8:			; <UNDEFINED> instruction: 0xf7ff2100
   1a0ec:			; <UNDEFINED> instruction: 0xf8d4fe01
   1a0f0:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   1a0f4:	ldfmid	f5, [r1], {246}	; 0xf6
   1a0f8:	strcc	r4, [r4], #-1148	; 0xfffffb84
   1a0fc:			; <UNDEFINED> instruction: 0xf7ec4620
   1a100:	stmdbge	r1, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1a104:			; <UNDEFINED> instruction: 0xf7ed4620
   1a108:	bmi	394360 <tcgetattr@plt+0x38cc04>
   1a10c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1a110:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a114:	subsmi	r9, sl, r3, lsl #22
   1a118:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a11c:	andlt	sp, r4, r1, lsl #2
   1a120:			; <UNDEFINED> instruction: 0xf7ecbd10
   1a124:	svclt	0x0000ef66
   1a128:	ldrdeq	r8, [r5], -sl
   1a12c:	andeq	r0, r0, r8, ror r3
   1a130:	andeq	r9, r5, r0, lsr #17
   1a134:	andeq	r8, r5, r0, asr #21
   1a138:	strdeq	r0, [r0], -ip
   1a13c:	andeq	r9, r5, ip, ror #16
   1a140:	andeq	r8, r5, r6, lsl #21
   1a144:			; <UNDEFINED> instruction: 0x4606b5f8
   1a148:	strmi	r6, [sp], -r4, lsl #16
   1a14c:			; <UNDEFINED> instruction: 0xf0002c00
   1a150:	stmdavs	pc, {r1, r2, r4, r7, pc}	; <UNPREDICTABLE>
   1a154:	ldrtmi	r6, [r8], -r1, lsr #16
   1a158:	cdp	7, 6, cr15, cr4, cr12, {7}
   1a15c:	svclt	0x00b81e03
   1a160:	blle	745f0 <tcgetattr@plt+0x6ce94>
   1a164:	stmdbvs	r2!, {r1, r2, ip, lr, pc}^
   1a168:			; <UNDEFINED> instruction: 0x4614b132
   1a16c:	ldmdavs	r5!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a170:	mvnvs	r2, r0, lsl #8
   1a174:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1a178:			; <UNDEFINED> instruction: 0x61ac2b00
   1a17c:	andcs	lr, r4, #3227648	; 0x314000
   1a180:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   1a184:	andeq	pc, r0, pc, asr #32
   1a188:			; <UNDEFINED> instruction: 0xf04f61e9
   1a18c:	svclt	0x00b40701
   1a190:	cmnvs	r5, r5, lsr #2
   1a194:	tstlt	r2, fp, lsl r0
   1a198:	stmdbcs	r1, {r0, r4, r6, r7, r8, fp, sp, lr}
   1a19c:	stmdbvs	r2!, {r1, r2, r3, r6, ip, lr, pc}
   1a1a0:	eorsle	r4, r6, sl, lsr #5
   1a1a4:	mvnvs	r6, sl, asr r9
   1a1a8:	ldmdbvs	r1, {r0, r1, r2, r3, r4, r6, r7, r8, sp, lr}
   1a1ac:	tstlt	r1, r9, asr r1
   1a1b0:	ldmibvs	r9, {r0, r1, r3, r7, r8, sp, lr}
   1a1b4:	stmdbcs	r0, {r0, r4, r7, r8, sp, lr}
   1a1b8:	stmdbvs	ip, {r1, r2, r3, r4, r5, ip, lr, pc}
   1a1bc:	svclt	0x000c42a3
   1a1c0:	cmpvs	sl, sl, lsl #2
   1a1c4:	orrsvs	r6, sl, r3, lsl r1
   1a1c8:			; <UNDEFINED> instruction: 0x2c0069ac
   1a1cc:	stmibvs	r3!, {r0, r1, r2, r3, r6, r7, ip, lr, pc}^
   1a1d0:	bicle	r2, ip, r1, lsl #22
   1a1d4:	ldmdbvs	sl, {r0, r1, r5, r7, r8, fp, sp, lr}
   1a1d8:	bicsle	r4, ip, r2, lsr #5
   1a1dc:	tstlt	r2, sl, asr r9
   1a1e0:	stmdbcs	r1, {r0, r4, r6, r7, r8, fp, sp, lr}
   1a1e4:	stmdbvs	r2!, {r1, r3, r5, ip, lr, pc}^
   1a1e8:	svclt	0x001842aa
   1a1ec:	eorle	r4, lr, r2, lsr #12
   1a1f0:	mvnvs	r6, r1, asr r9
   1a1f4:			; <UNDEFINED> instruction: 0x611961df
   1a1f8:	orrvs	fp, fp, r1, lsl #2
   1a1fc:			; <UNDEFINED> instruction: 0x61916999
   1a200:	stmdbvs	ip, {r0, r3, r4, r8, r9, ip, sp, pc}
   1a204:	svclt	0x000c42a3
   1a208:	cmpvs	sl, sl, lsl #2
   1a20c:	orrsvs	r6, sl, r3, asr r1
   1a210:	stmdbvs	sl!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1a214:	bcs	326a4 <tcgetattr@plt+0x2af48>
   1a218:	orrsvs	sp, r4, ip, lsr #32
   1a21c:			; <UNDEFINED> instruction: 0x61aa69a2
   1a220:	ldmdbvs	r1, {r1, r3, r7, r8, ip, sp, pc}
   1a224:	svclt	0x000c42a1
   1a228:	cmpvs	r5, r5, lsl r1
   1a22c:	cmnvs	ip, sl, lsr #12
   1a230:	strtmi	r6, [r5], -r5, lsr #3
   1a234:			; <UNDEFINED> instruction: 0xe7b54614
   1a238:			; <UNDEFINED> instruction: 0xe7c36032
   1a23c:			; <UNDEFINED> instruction: 0x461d61d0
   1a240:	bicsvs	r6, r9, r0, ror #3
   1a244:	eorsvs	lr, r5, r0, asr #15
   1a248:	ldrshtvs	lr, [r2], -r0
   1a24c:	stmdbvs	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1a250:	bicslt	r6, sl, r2, ror #2
   1a254:	stmibvs	r2!, {r2, r4, r7, r8, sp, lr}
   1a258:	cmnlt	r2, sl, lsr #3
   1a25c:	addmi	r6, ip, #278528	; 0x44000
   1a260:	cmpvs	r5, r8, lsl pc
   1a264:			; <UNDEFINED> instruction: 0x4629d014
   1a268:			; <UNDEFINED> instruction: 0x61a5612c
   1a26c:	ldmdbvs	sl, {r0, r2, r5, r9, sl, lr}
   1a270:	ldr	r4, [sp, ip, lsl #12]!
   1a274:			; <UNDEFINED> instruction: 0x61ab461a
   1a278:	ldrsbtvs	lr, [r5], -r3
   1a27c:	movwcs	lr, #6131	; 0x17f3
   1a280:	stmib	r1, {r2, r3, r7, r8, sp, lr}^
   1a284:	bicvs	r4, fp, r4, lsl #8
   1a288:			; <UNDEFINED> instruction: 0xe7716031
   1a28c:			; <UNDEFINED> instruction: 0x61ab461a
   1a290:			; <UNDEFINED> instruction: 0xe7e86115
   1a294:			; <UNDEFINED> instruction: 0x4605b5f8
   1a298:	strmi	r2, [pc], -r0, lsr #32
   1a29c:			; <UNDEFINED> instruction: 0xf02e4616
   1a2a0:	strmi	pc, [r4], -r5, lsr #31
   1a2a4:			; <UNDEFINED> instruction: 0xf02e4638
   1a2a8:	qsub8mi	pc, r1, pc	; <UNPREDICTABLE>
   1a2ac:			; <UNDEFINED> instruction: 0xf1056020
   1a2b0:			; <UNDEFINED> instruction: 0xf7ff0080
   1a2b4:	cmplt	r0, r7, asr #30	; <UNPREDICTABLE>
   1a2b8:	stmdavs	r0!, {r0, r2, r9, sl, lr}
   1a2bc:	cdp	7, 2, cr15, cr12, cr12, {7}
   1a2c0:			; <UNDEFINED> instruction: 0xf7ec4620
   1a2c4:	stmdavs	r8!, {r1, r3, r5, r9, sl, fp, sp, lr, pc}^
   1a2c8:	cdp	7, 2, cr15, cr6, cr12, {7}
   1a2cc:	movwcs	r4, #1580	; 0x62c
   1a2d0:	stmib	r4, {r1, r2, r5, r6, r7, sp, lr}^
   1a2d4:	ldcllt	3, cr3, [r8, #4]!
   1a2d8:	strmi	r6, [r2], -r3, asr #18
   1a2dc:	ldrmi	fp, [r8], -r3, lsr #2
   1a2e0:	blcs	34754 <tcgetattr@plt+0x2cff8>
   1a2e4:			; <UNDEFINED> instruction: 0x4770d1fb
   1a2e8:	tstlt	r0, r0, lsl #19
   1a2ec:	addsmi	r6, r3, #49152	; 0xc000
   1a2f0:	ldrbmi	sp, [r0, -r4, lsl #2]!
   1a2f4:	ldrmi	r6, [r8], -r3, lsl #19
   1a2f8:	rscsle	r2, sl, r0, lsl #22
   1a2fc:	addsmi	r6, sl, #1097728	; 0x10c000
   1a300:	rscsle	r4, r7, r2, lsl #12
   1a304:	svclt	0x00004770
   1a308:	blmi	62cb6c <tcgetattr@plt+0x625410>
   1a30c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1a310:			; <UNDEFINED> instruction: 0x460db092
   1a314:	ldrdcs	r5, [r1, #-131]	; 0xffffff7d
   1a318:	ldrtmi	r4, [r0], -lr, ror #12
   1a31c:	tstls	r1, #1769472	; 0x1b0000
   1a320:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a324:	svc	0x005ef7ec
   1a328:			; <UNDEFINED> instruction: 0x4604b9b0
   1a32c:	ldrtmi	r2, [r0], -lr, lsr #2
   1a330:	stmda	lr, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a334:	andvc	fp, r4, r0, lsl #2
   1a338:			; <UNDEFINED> instruction: 0xf02e4630
   1a33c:	strhtvs	pc, [r8], #-245	; 0xffffff0b	; <UNPREDICTABLE>
   1a340:	blmi	2acb74 <tcgetattr@plt+0x2a5418>
   1a344:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a348:	blls	4743b8 <tcgetattr@plt+0x46cc5c>
   1a34c:			; <UNDEFINED> instruction: 0xf04f405a
   1a350:	mrsle	r0, SP_und
   1a354:	ldcllt	0, cr11, [r0, #-72]!	; 0xffffffb8
   1a358:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   1a35c:			; <UNDEFINED> instruction: 0xffa4f02e
   1a360:	strb	r6, [sp, r8, rrx]!
   1a364:	cdp	7, 4, cr15, cr4, cr12, {7}
   1a368:	andeq	r8, r5, r6, lsl #17
   1a36c:	andeq	r0, r0, r8, ror r3
   1a370:	andeq	r8, r5, r0, asr r8
   1a374:	andeq	r1, r3, r2, lsl #15
   1a378:			; <UNDEFINED> instruction: 0x460db538
   1a37c:	stmdavs	r3!, {r2, r7, fp, sp, lr}^
   1a380:	cmplt	r3, fp, lsl pc
   1a384:			; <UNDEFINED> instruction: 0xf04f429c
   1a388:	tstle	r2, r1, lsl #4
   1a38c:	addsmi	lr, ip, #11
   1a390:	bvs	fe70e3bc <tcgetattr@plt+0xfe706c60>
   1a394:	blcs	26ba0 <tcgetattr@plt+0x1f444>
   1a398:	stmdami	r6, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1a39c:			; <UNDEFINED> instruction: 0xf02e4478
   1a3a0:	rsbvs	pc, r8, r3, lsl #31
   1a3a4:	stmdbmi	r4, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1a3a8:	pop	{r3, r5, r8, sl, fp, ip}
   1a3ac:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
   1a3b0:	svclt	0x00b4f02e
   1a3b4:	andeq	r5, r3, ip, lsr #20
   1a3b8:	andeq	r6, r3, r2, asr r8
   1a3bc:			; <UNDEFINED> instruction: 0x4605b5f8
   1a3c0:	strmi	r2, [pc], -r0, lsr #32
   1a3c4:			; <UNDEFINED> instruction: 0xf02e4616
   1a3c8:			; <UNDEFINED> instruction: 0x4604ff11
   1a3cc:			; <UNDEFINED> instruction: 0xf02e4638
   1a3d0:	strtmi	pc, [r1], -fp, ror #30
   1a3d4:			; <UNDEFINED> instruction: 0xf1056020
   1a3d8:			; <UNDEFINED> instruction: 0xf7ff0080
   1a3dc:	ldrhlt	pc, [r0, #-227]	; 0xffffff1d	; <UNPREDICTABLE>
   1a3e0:	stmdavs	r0!, {r0, r2, r9, sl, lr}
   1a3e4:	ldc	7, cr15, [r8, #944]	; 0x3b0
   1a3e8:			; <UNDEFINED> instruction: 0xf7ec4620
   1a3ec:	stmdavs	r8!, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}^
   1a3f0:	ldc	7, cr15, [r2, #944]	; 0x3b0
   1a3f4:	ldmdavs	r2!, {r2, r3, r5, r9, sl, lr}
   1a3f8:	rscvs	r2, r3, r0, lsl #6
   1a3fc:	andcc	lr, r1, #196, 18	; 0x310000
   1a400:	svclt	0x0000bdf8
   1a404:	ldrbmi	lr, [r0, sp, lsr #18]!
   1a408:	bmi	fe82bc64 <tcgetattr@plt+0xfe824508>
   1a40c:	stmdbeq	r1, {r0, r2, r4, ip, sp, lr, pc}
   1a410:	umulllt	r4, r6, pc, fp	; <UNPREDICTABLE>
   1a414:			; <UNDEFINED> instruction: 0xf8df447a
   1a418:			; <UNDEFINED> instruction: 0x4607827c
   1a41c:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
   1a420:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   1a424:			; <UNDEFINED> instruction: 0xf04f9305
   1a428:	cmple	r1, r0, lsl #6
   1a42c:	bge	ec69c <tcgetattr@plt+0xe4f40>
   1a430:	strbmi	r9, [fp], -r1, lsl #4
   1a434:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   1a438:			; <UNDEFINED> instruction: 0xf0106800
   1a43c:	bls	98ff0 <tcgetattr@plt+0x91894>
   1a440:			; <UNDEFINED> instruction: 0xf0002800
   1a444:	stmdbls	r3, {r0, r5, r7, pc}
   1a448:			; <UNDEFINED> instruction: 0xf0102201
   1a44c:			; <UNDEFINED> instruction: 0x4604fa73
   1a450:	stccs	0, cr9, [r0], {4}
   1a454:	streq	sp, [r9, r0, rrx]!
   1a458:	rschi	pc, lr, r0, lsl #2
   1a45c:			; <UNDEFINED> instruction: 0xf100076a
   1a460:			; <UNDEFINED> instruction: 0x072b80df
   1a464:			; <UNDEFINED> instruction: 0x4620d559
   1a468:	svc	0x006cf7ec
   1a46c:	andcc	r0, r1, r0, asr #32
   1a470:	cdp2	0, 11, cr15, cr12, cr14, {1}
   1a474:	strmi	r7, [r1], r1, lsr #16
   1a478:			; <UNDEFINED> instruction: 0xf0002900
   1a47c:			; <UNDEFINED> instruction: 0xf8df8102
   1a480:			; <UNDEFINED> instruction: 0x4626821c
   1a484:	ldrbcs	r4, [ip, -r5, lsl #12]
   1a488:	strd	r4, [r6], -r8
   1a48c:	blvc	d84a8 <tcgetattr@plt+0xd0d4c>
   1a490:	andsvc	r7, sl, r2, lsr r8
   1a494:	svcne	0x0001f816
   1a498:			; <UNDEFINED> instruction: 0x4640b171
   1a49c:	svc	0x0058f7ec
   1a4a0:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip}
   1a4a4:			; <UNDEFINED> instruction: 0x461ad1f2
   1a4a8:	ldrmi	r4, [r5], -fp, lsr #12
   1a4ac:	andsvc	r7, sl, r2, lsr r8
   1a4b0:	svcne	0x0001f816
   1a4b4:	mvnsle	r2, r0, lsl #18
   1a4b8:	strbmi	r2, [r8], -r0, lsl #6
   1a4bc:			; <UNDEFINED> instruction: 0xf02e702b
   1a4c0:			; <UNDEFINED> instruction: 0x4603fef3
   1a4c4:	movwls	r4, #17952	; 0x4620
   1a4c8:	stc	7, cr15, [r6, #-944]!	; 0xfffffc50
   1a4cc:	eor	r9, r4, r4, lsl #24
   1a4d0:	ldrdmi	pc, [r0], r0
   1a4d4:	movwls	r2, #17152	; 0x4300
   1a4d8:	stmdavs	r1!, {r2, r4, r5, r6, r7, r8, ip, sp, pc}
   1a4dc:			; <UNDEFINED> instruction: 0xf7ec4630
   1a4e0:			; <UNDEFINED> instruction: 0xf1b0eca2
   1a4e4:	svclt	0x00b80a00
   1a4e8:	blle	74980 <tcgetattr@plt+0x6d224>
   1a4ec:	stmdbvs	r4!, {r2, r5, ip, lr, pc}^
   1a4f0:	mvnsle	r2, r0, lsl #24
   1a4f4:	svceq	0x0000f1b9
   1a4f8:	ldmdavs	fp!, {r1, r2, r3, r8, ip, lr, pc}^
   1a4fc:			; <UNDEFINED> instruction: 0xf0002b00
   1a500:			; <UNDEFINED> instruction: 0xf8d380a7
   1a504:			; <UNDEFINED> instruction: 0x46310094
   1a508:	stc2	7, cr15, [sl], #1016	; 0x3f8
   1a50c:			; <UNDEFINED> instruction: 0xf0002800
   1a510:	stmdavs	r0, {r0, r1, r2, r3, r4, r7, pc}^
   1a514:	teqle	r2, r0, lsl #16
   1a518:	bmi	1863520 <tcgetattr@plt+0x185bdc4>
   1a51c:	ldrbtmi	r4, [sl], #-2908	; 0xfffff4a4
   1a520:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a524:	subsmi	r9, sl, r5, lsl #22
   1a528:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a52c:	adchi	pc, fp, r0, asr #32
   1a530:	andlt	r4, r6, r0, lsr #12
   1a534:			; <UNDEFINED> instruction: 0x87f0e8bd
   1a538:			; <UNDEFINED> instruction: 0xf1b968a2
   1a53c:	andsle	r0, r9, r0, lsl #30
   1a540:	rscle	r2, r9, r0, lsl #20
   1a544:			; <UNDEFINED> instruction: 0xf1044b57
   1a548:	ldrbtmi	r0, [fp], #-8
   1a54c:	strbeq	pc, [r4], -r3, lsl #2	; <UNPREDICTABLE>
   1a550:			; <UNDEFINED> instruction: 0x4631461c
   1a554:	svc	0x00fef7ec
   1a558:			; <UNDEFINED> instruction: 0x46304953
   1a55c:			; <UNDEFINED> instruction: 0xf7ec4479
   1a560:	strmi	lr, [r4], #-3200	; 0xfffff380
   1a564:			; <UNDEFINED> instruction: 0xf8844630
   1a568:			; <UNDEFINED> instruction: 0xf02ea044
   1a56c:			; <UNDEFINED> instruction: 0x4604fe9d
   1a570:	strb	r9, [lr, -r4]!
   1a574:	cmple	fp, r0, lsl #20
   1a578:	stmdacs	r0, {r5, r6, fp, sp, lr}
   1a57c:			; <UNDEFINED> instruction: 0xf02ed073
   1a580:			; <UNDEFINED> instruction: 0x4604fe93
   1a584:	strb	r9, [r4, -r4]!
   1a588:	cmplt	r1, r9, lsr r9
   1a58c:	stmiavs	r8, {r0, r1, r9, sl, lr}^
   1a590:			; <UNDEFINED> instruction: 0xf0104631
   1a594:	bls	98e98 <tcgetattr@plt+0x9173c>
   1a598:			; <UNDEFINED> instruction: 0xf47f2800
   1a59c:	ldmvs	fp!, {r2, r4, r6, r8, r9, sl, fp, sp, pc}^
   1a5a0:			; <UNDEFINED> instruction: 0xf8d3b153
   1a5a4:			; <UNDEFINED> instruction: 0x46310110
   1a5a8:	andls	r2, r1, #0, 6
   1a5ac:	blx	cd65f4 <tcgetattr@plt+0xccee98>
   1a5b0:	stmdacs	r0, {r0, r9, fp, ip, pc}
   1a5b4:	svcge	0x0047f47f
   1a5b8:	movwcs	r4, #2108	; 0x83c
   1a5bc:	ldrtmi	r9, [r1], -r1, lsl #4
   1a5c0:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
   1a5c4:			; <UNDEFINED> instruction: 0xf0106800
   1a5c8:	bls	98e64 <tcgetattr@plt+0x91708>
   1a5cc:			; <UNDEFINED> instruction: 0xf47f2800
   1a5d0:	ldmdavs	r9!, {r1, r3, r4, r5, r8, r9, sl, fp, sp, pc}^
   1a5d4:			; <UNDEFINED> instruction: 0x4603b151
   1a5d8:	ldrdeq	pc, [r4], r1
   1a5dc:	andls	r4, r1, #51380224	; 0x3100000
   1a5e0:	blx	656628 <tcgetattr@plt+0x64eecc>
   1a5e4:	stmdacs	r0, {r0, r9, fp, ip, pc}
   1a5e8:	svcge	0x002df47f
   1a5ec:	movwcs	r4, #2096	; 0x830
   1a5f0:			; <UNDEFINED> instruction: 0xf8584631
   1a5f4:	stmdavs	r0, {}	; <UNPREDICTABLE>
   1a5f8:	blx	356640 <tcgetattr@plt+0x34eee4>
   1a5fc:			; <UNDEFINED> instruction: 0xf47f2800
   1a600:			; <UNDEFINED> instruction: 0xf8d7af22
   1a604:	andls	r4, r4, r0, lsl #1
   1a608:			; <UNDEFINED> instruction: 0xf47f2c00
   1a60c:	ldrb	sl, [r4, -r6, ror #30]!
   1a610:	ldrbne	r4, [r3, r8, lsr #18]
   1a614:	ldrbtmi	sl, [r9], #-2052	; 0xfffff7fc
   1a618:	cdp2	0, 8, cr15, cr0, cr14, {1}
   1a61c:	ldr	r9, [r8, -r4, lsl #24]
   1a620:			; <UNDEFINED> instruction: 0xf7ec4620
   1a624:			; <UNDEFINED> instruction: 0xf02eee3c
   1a628:			; <UNDEFINED> instruction: 0x4603fe3f
   1a62c:	movwls	r4, #17952	; 0x4620
   1a630:	ldcl	7, cr15, [r2], #-944	; 0xfffffc50
   1a634:	ldr	r9, [r4, -r4, lsl #24]
   1a638:			; <UNDEFINED> instruction: 0xf7ec4620
   1a63c:			; <UNDEFINED> instruction: 0xf02eef00
   1a640:			; <UNDEFINED> instruction: 0x4603fe33
   1a644:	movwls	r4, #17952	; 0x4620
   1a648:	stcl	7, cr15, [r6], #-944	; 0xfffffc50
   1a64c:	str	r9, [r5, -r4, lsl #24]
   1a650:			; <UNDEFINED> instruction: 0x46314b19
   1a654:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1a658:			; <UNDEFINED> instruction: 0xf7fe6818
   1a65c:	stmdacs	r0, {r0, sl, fp, ip, sp, lr, pc}
   1a660:	svcge	0x0057f47f
   1a664:	stmiavs	r3!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   1a668:	ldrtmi	fp, [r8], -fp, lsr #2
   1a66c:	ldrmi	r4, [r8, r1, lsr #12]
   1a670:	stmdacs	r0, {r5, r6, fp, sp, lr}
   1a674:	ldmdami	r1, {r0, r1, r7, r8, ip, lr, pc}
   1a678:			; <UNDEFINED> instruction: 0xf02e4478
   1a67c:	rsbvs	pc, r0, r5, lsl lr	; <UNPREDICTABLE>
   1a680:			; <UNDEFINED> instruction: 0x4605e77d
   1a684:			; <UNDEFINED> instruction: 0xf7ece718
   1a688:	svclt	0x0000ecb4
   1a68c:	andeq	r8, r5, r0, lsl #15
   1a690:	andeq	r0, r0, r8, ror r3
   1a694:	andeq	r8, r5, r4, ror r7
   1a698:	andeq	r0, r0, r8, ror #7
   1a69c:	andeq	r5, r3, r8, lsr #19
   1a6a0:	andeq	r8, r5, r6, ror r6
   1a6a4:	andeq	r9, r5, sl, lsl r4
   1a6a8:	andeq	r1, r3, r0, asr #6
   1a6ac:	andeq	r0, r0, r8, lsr r4
   1a6b0:	ldrdeq	r0, [r0], -r8
   1a6b4:	andeq	r5, r3, r2, lsl r8
   1a6b8:	muleq	r0, ip, r3
   1a6bc:	andeq	r1, r3, r4, ror #8
   1a6c0:	bmi	9476f8 <tcgetattr@plt+0x93ff9c>
   1a6c4:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   1a6c8:	addlt	fp, r6, r0, ror r5
   1a6cc:			; <UNDEFINED> instruction: 0x460458d3
   1a6d0:	strmi	r9, [sp], -sl, lsl #28
   1a6d4:	movwls	r6, #22555	; 0x581b
   1a6d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a6dc:	stc2	0, cr15, [r6, #-48]	; 0xffffffd0
   1a6e0:	bvs	908b28 <tcgetattr@plt+0x9013cc>
   1a6e4:	ldrle	r0, [r5, #-1818]	; 0xfffff8e6
   1a6e8:	ldrtmi	sl, [r2], -fp, lsl #22
   1a6ec:	stmdage	r4, {r0, r8, sp}
   1a6f0:			; <UNDEFINED> instruction: 0xf7ec9303
   1a6f4:	ldmdami	r9, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1a6f8:	bls	12bfa4 <tcgetattr@plt+0x124848>
   1a6fc:			; <UNDEFINED> instruction: 0xf00c4478
   1a700:	stmdbvs	r0!, {r0, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   1a704:	bvs	906ecc <tcgetattr@plt+0x8ff770>
   1a708:	ldreq	r9, [fp, -r4, lsl #20]
   1a70c:			; <UNDEFINED> instruction: 0x4610d411
   1a710:	stc	7, cr15, [r2], {236}	; 0xec
   1a714:	blmi	42cf64 <tcgetattr@plt+0x425808>
   1a718:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a71c:	blls	17478c <tcgetattr@plt+0x16d030>
   1a720:			; <UNDEFINED> instruction: 0xf04f405a
   1a724:	tstle	r2, r0, lsl #6
   1a728:	pop	{r1, r2, ip, sp, pc}
   1a72c:	andlt	r4, r2, r0, ror r0
   1a730:	blmi	32c4f8 <tcgetattr@plt+0x324d9c>
   1a734:	ldrbtmi	r4, [fp], #-2316	; 0xfffff6f4
   1a738:	teqcc	r8, #0, 4
   1a73c:	ldrbtmi	r6, [r9], #-2722	; 0xfffff55e
   1a740:	blx	5d8728 <tcgetattr@plt+0x5d0fcc>
   1a744:	ldrmi	r9, [r0], -r4, lsl #20
   1a748:	bl	ff9d8700 <tcgetattr@plt+0xff9d0fa4>
   1a74c:			; <UNDEFINED> instruction: 0xf7ece7e2
   1a750:	svclt	0x0000ec50
   1a754:	andeq	r8, r5, lr, asr #9
   1a758:	andeq	r0, r0, r8, ror r3
   1a75c:	andeq	r1, r3, r8, asr r0
   1a760:	andeq	r8, r5, ip, ror r4
   1a764:	ldrdeq	r6, [r3], -lr
   1a768:	andeq	r5, r3, r6, lsl #14
   1a76c:	blmi	56cfc4 <tcgetattr@plt+0x565868>
   1a770:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   1a774:			; <UNDEFINED> instruction: 0x460cb093
   1a778:	ldrdcs	r5, [r1, #-131]	; 0xffffff7d
   1a77c:	strtmi	r4, [r8], -sp, ror #12
   1a780:	tstls	r1, #1769472	; 0x1b0000
   1a784:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a788:	stc	7, cr15, [ip, #-944]!	; 0xfffffc50
   1a78c:	stmdami	lr, {r7, r8, ip, sp, pc}
   1a790:			; <UNDEFINED> instruction: 0xf02e4478
   1a794:	rsbvs	pc, r0, r9, lsl #27
   1a798:	blmi	2acfd0 <tcgetattr@plt+0x2a5874>
   1a79c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a7a0:	blls	474810 <tcgetattr@plt+0x46d0b4>
   1a7a4:			; <UNDEFINED> instruction: 0xf04f405a
   1a7a8:	mrsle	r0, LR_und
   1a7ac:	ldclt	0, cr11, [r0, #-76]!	; 0xffffffb4
   1a7b0:			; <UNDEFINED> instruction: 0xf02e4628
   1a7b4:	rsbvs	pc, r0, r9, ror sp	; <UNPREDICTABLE>
   1a7b8:			; <UNDEFINED> instruction: 0xf7ece7ee
   1a7bc:	svclt	0x0000ec1a
   1a7c0:	andeq	r8, r5, r2, lsr #8
   1a7c4:	andeq	r0, r0, r8, ror r3
   1a7c8:	andeq	r1, r3, ip, asr #6
   1a7cc:	strdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   1a7d0:			; <UNDEFINED> instruction: 0x4604b510
   1a7d4:	tstlt	r8, r0, lsl #30
   1a7d8:			; <UNDEFINED> instruction: 0xf7ff2101
   1a7dc:	svcvs	0x0020fa89
   1a7e0:			; <UNDEFINED> instruction: 0x4010e8bd
   1a7e4:	bllt	fe5d879c <tcgetattr@plt+0xfe5d1040>
   1a7e8:	svcmi	0x00f8e92d
   1a7ec:			; <UNDEFINED> instruction: 0xf8d04681
   1a7f0:	blcs	269f8 <tcgetattr@plt+0x1f29c>
   1a7f4:			; <UNDEFINED> instruction: 0x461fd057
   1a7f8:	blcs	34c6c <tcgetattr@plt+0x2d510>
   1a7fc:			; <UNDEFINED> instruction: 0x4698d1fb
   1a800:	beq	96944 <tcgetattr@plt+0x8f1e8>
   1a804:			; <UNDEFINED> instruction: 0x463e4638
   1a808:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   1a80c:			; <UNDEFINED> instruction: 0x4607693d
   1a810:			; <UNDEFINED> instruction: 0xf0002d00
   1a814:	ldmdbvs	r3!, {r1, r3, r4, r6, r7, pc}^
   1a818:			; <UNDEFINED> instruction: 0xf0002b00
   1a81c:	ldrmi	r8, [ip], ip, asr #1
   1a820:	blcs	34c94 <tcgetattr@plt+0x2d538>
   1a824:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   1a828:			; <UNDEFINED> instruction: 0xf8dc5405
   1a82c:			; <UNDEFINED> instruction: 0x4622e01c
   1a830:			; <UNDEFINED> instruction: 0x61acb115
   1a834:			; <UNDEFINED> instruction: 0x2018f8dc
   1a838:			; <UNDEFINED> instruction: 0xf0002c00
   1a83c:	stmdbvs	r3!, {r3, r4, r6, r7, pc}
   1a840:	svclt	0x000c459c
   1a844:	cmnvs	r5, r5, lsr #2
   1a848:	tsteq	r0, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
   1a84c:	svclt	0x00084296
   1a850:			; <UNDEFINED> instruction: 0xf10c4664
   1a854:	blgt	3dd49c <tcgetattr@plt+0x3d5d40>
   1a858:	andeq	lr, pc, fp, lsl #17
   1a85c:	blcs	34f30 <tcgetattr@plt+0x2d7d4>
   1a860:	sbchi	pc, r2, r0
   1a864:	adcsmi	r6, r2, #425984	; 0x68000
   1a868:			; <UNDEFINED> instruction: 0xf8c3bf0c
   1a86c:			; <UNDEFINED> instruction: 0xf8c3c010
   1a870:	ldmib	r6, {r2, r4, lr, pc}^
   1a874:			; <UNDEFINED> instruction: 0xf8c22304
   1a878:	tstlt	fp, r8, lsl r0
   1a87c:	andsgt	pc, r8, r3, asr #17
   1a880:			; <UNDEFINED> instruction: 0x4623b11c
   1a884:	blcs	34ef8 <tcgetattr@plt+0x2d79c>
   1a888:			; <UNDEFINED> instruction: 0xf1bed1fc
   1a88c:	andsle	r0, r4, r0, lsl #30
   1a890:			; <UNDEFINED> instruction: 0xf7ec6870
   1a894:	ldmdavs	r0!, {r1, r6, r8, r9, fp, sp, lr, pc}
   1a898:	bl	fd8850 <tcgetattr@plt+0xfd10f4>
   1a89c:			; <UNDEFINED> instruction: 0xf7ec4630
   1a8a0:	svccs	0x0000eb3c
   1a8a4:			; <UNDEFINED> instruction: 0xf8d9d1ae
   1a8a8:	tstlt	r8, r8, lsl r0
   1a8ac:	ldc2l	0, cr15, [r2, #92]!	; 0x5c
   1a8b0:	pop	{r3, r6, r9, sl, lr}
   1a8b4:			; <UNDEFINED> instruction: 0xf7ec4ff8
   1a8b8:	tstlt	sp, sp, lsr #22
   1a8bc:	blcs	35070 <tcgetattr@plt+0x2d914>
   1a8c0:	addshi	pc, r8, r0, asr #32
   1a8c4:	ldrdcc	pc, [r0], r9
   1a8c8:			; <UNDEFINED> instruction: 0xd056429d
   1a8cc:	adcmi	r6, fp, #573440	; 0x8c000
   1a8d0:	ldmibvs	r9, {r1, r3, r5, ip, lr, pc}^
   1a8d4:	andsle	r2, r1, r1, lsl #18
   1a8d8:	tstlt	r9, r9, lsl r9
   1a8dc:	bcs	3500c <tcgetattr@plt+0x2d8b0>
   1a8e0:	addhi	pc, ip, r0, asr #32
   1a8e4:	tstlt	sl, sl, asr r9
   1a8e8:	stmdacs	r0, {r4, r6, r7, r8, fp, sp, lr}
   1a8ec:	adchi	pc, r0, r0, asr #32
   1a8f0:	andsge	pc, ip, r3, asr #17
   1a8f4:	stmibvs	r3!, {r0, r2, r5, r9, sl, lr}
   1a8f8:	bfi	r4, ip, #12, #19
   1a8fc:			; <UNDEFINED> instruction: 0xf8c3695a
   1a900:	mvnvs	r8, ip, lsl r0
   1a904:	tstlt	r2, r2, lsr #2
   1a908:	stmibvs	r1!, {r2, r4, r7, r8, sp, lr}
   1a90c:	stmdbcs	r0, {r0, r3, r4, r7, r8, sp, lr}
   1a910:	stmibvs	r0!, {r0, r2, r3, r6, ip, lr, pc}
   1a914:	addmi	r6, r4, #0, 18
   1a918:	tstvs	fp, sl, lsl #30
   1a91c:	stmdbvs	r2!, {r0, r1, r3, r6, r8, sp, lr}
   1a920:			; <UNDEFINED> instruction: 0x61a3615c
   1a924:	bfi	r4, r3, #12, #12
   1a928:	ldmibvs	r9, {r0, r1, r5, r6, r8, fp, sp, lr}^
   1a92c:	stmdbcs	r1, {r1, r3, r4, r8, fp, sp, lr}
   1a930:	tstlt	sl, r8, lsr #32
   1a934:	stmdbcs	r0, {r0, r4, r6, r7, r8, fp, sp, lr}
   1a938:	addshi	pc, fp, r0, asr #32
   1a93c:	stmdbcs	r0, {r0, r3, r4, r6, r8, fp, sp, lr}
   1a940:	stmibvs	sl, {r1, r2, r4, r6, r7, ip, lr, pc}^
   1a944:	sbcsle	r2, r3, r0, lsl #20
   1a948:	stmdbvs	r0!, {r1, r5, r6, r7, r8, fp, sp, lr}^
   1a94c:			; <UNDEFINED> instruction: 0xf8c461da
   1a950:			; <UNDEFINED> instruction: 0xf8c1801c
   1a954:	stmdbvs	r3, {r2, r3, r4, pc}
   1a958:	tstlt	r3, r3, ror #2
   1a95c:	stmibvs	r3!, {r2, r3, r4, r7, r8, sp, lr}
   1a960:	blcs	32f74 <tcgetattr@plt+0x2b818>
   1a964:	adchi	pc, sl, r0
   1a968:	addsmi	r6, r4, #425984	; 0x68000
   1a96c:	tstvs	r8, ip, lsl #30
   1a970:	tstvs	r4, r8, asr r1
   1a974:			; <UNDEFINED> instruction: 0xf8d961a0
   1a978:	blcs	26b80 <tcgetattr@plt+0x1f424>
   1a97c:			; <UNDEFINED> instruction: 0xf8c3d088
   1a980:	usada8	r5, ip, r0, r8
   1a984:	andshi	pc, ip, r3, asr #17
   1a988:	cmnvs	r2, r1, ror #3
   1a98c:	orrsvs	fp, r4, r2, lsl #2
   1a990:	orrsvs	r6, r9, r1, lsr #19
   1a994:	stmdbvs	r8, {r0, r5, r8, r9, ip, sp, pc}
   1a998:	svclt	0x00154284
   1a99c:	tstvs	fp, fp, asr #2
   1a9a0:	ldrmi	r6, [r1], -r1, ror #18
   1a9a4:	stmdbvs	sl, {r2, r3, r4, r8, sp, lr}
   1a9a8:	strmi	r6, [fp], -r3, lsr #3
   1a9ac:			; <UNDEFINED> instruction: 0xf8c9e7c1
   1a9b0:	stmdbvs	r2!, {r7, ip, sp}
   1a9b4:	ldmib	r6, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   1a9b8:			; <UNDEFINED> instruction: 0x61ac4e06
   1a9bc:	stmdbvs	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}
   1a9c0:	svclt	0x000c42b3
   1a9c4:	cmnvs	r5, r5, lsr #2
   1a9c8:	ldmib	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   1a9cc:			; <UNDEFINED> instruction: 0xf8d65405
   1a9d0:	stccs	0, cr14, [r0, #-112]	; 0xffffff90
   1a9d4:	stfcsd	f5, [r0], {241}	; 0xf1
   1a9d8:			; <UNDEFINED> instruction: 0xf8c9d1f1
   1a9dc:	ldrb	r5, [r4, -r0, lsl #1]
   1a9e0:	addcc	pc, r0, r9, asr #17
   1a9e4:	ldrb	r6, [sp, r1, ror #18]
   1a9e8:	addgt	pc, r0, r9, asr #17
   1a9ec:			; <UNDEFINED> instruction: 0xf8c9e741
   1a9f0:	str	r5, [r9, -r0, lsl #1]!
   1a9f4:	strb	r4, [r2, fp, lsr #12]
   1a9f8:	bicslt	r6, r8, r8, asr #19
   1a9fc:	stmdbvs	r0!, {r1, r5, r6, r7, r8, fp, sp, lr}
   1aa00:			; <UNDEFINED> instruction: 0xf8c461da
   1aa04:			; <UNDEFINED> instruction: 0xf8c1801c
   1aa08:	stmdbvs	r3, {r2, r3, r4, pc}^
   1aa0c:	tstlt	r3, r3, lsr #2
   1aa10:	stmibvs	r3!, {r2, r3, r4, r7, r8, sp, lr}
   1aa14:	blcs	33028 <tcgetattr@plt+0x2b8cc>
   1aa18:	stmibvs	r2!, {r3, r5, ip, lr, pc}
   1aa1c:	addsmi	r6, r4, #294912	; 0x48000
   1aa20:	tstvs	r8, ip, lsl #30
   1aa24:	cmpvs	r4, r8, asr r1
   1aa28:			; <UNDEFINED> instruction: 0xf8d961a0
   1aa2c:	str	r3, [r4, r0, lsl #1]!
   1aa30:	mvnle	r2, r0, lsl #18
   1aa34:			; <UNDEFINED> instruction: 0xf8c26911
   1aa38:			; <UNDEFINED> instruction: 0xf8c3801c
   1aa3c:	cmpvs	r9, ip, lsl r0
   1aa40:	orrvs	fp, fp, r1, lsl #2
   1aa44:			; <UNDEFINED> instruction: 0x61916999
   1aa48:	eorsle	r2, r4, r0, lsl #18
   1aa4c:	addmi	r6, r3, #8, 18	; 0x20000
   1aa50:	tstvs	sl, ip, lsl #30
   1aa54:	tstvs	r3, sl, asr #2
   1aa58:	stmibvs	r5!, {r5, r8, fp, sp, lr}^
   1aa5c:	stmdbvs	r1, {r1, r3, r4, r7, r8, sp, lr}
   1aa60:			; <UNDEFINED> instruction: 0xf8c461c5
   1aa64:	stmdbcs	r0, {r2, r3, r4, pc}
   1aa68:	strb	sp, [ip, pc, asr #1]
   1aa6c:	addeq	pc, r0, r9, asr #17
   1aa70:	ldmdbvs	r9, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1aa74:	stmibvs	r8, {r0, r3, r4, r8, ip, sp, pc}^
   1aa78:			; <UNDEFINED> instruction: 0xf47f2800
   1aa7c:	ldmdbvs	r1, {r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}^
   1aa80:	andshi	pc, ip, r2, asr #17
   1aa84:	andsge	pc, ip, r3, asr #17
   1aa88:	tstlt	r1, r9, lsl r1
   1aa8c:	ldmibvs	r9, {r0, r1, r3, r7, r8, sp, lr}
   1aa90:			; <UNDEFINED> instruction: 0xb1b16191
   1aa94:	addmi	r6, r3, #8, 18	; 0x20000
   1aa98:	tstvs	sl, ip, lsl #30
   1aa9c:	cmpvs	r3, sl, asr #2
   1aaa0:	stmibvs	r5!, {r5, r6, r8, fp, sp, lr}^
   1aaa4:	stmdbvs	r1, {r1, r3, r4, r7, r8, sp, lr}^
   1aaa8:			; <UNDEFINED> instruction: 0xf8c461c5
   1aaac:	stmdbcs	r0, {r2, r3, r4, pc}
   1aab0:	svcge	0x0051f43f
   1aab4:			; <UNDEFINED> instruction: 0xf8c9e74d
   1aab8:	strb	r2, [ip, r0, lsl #1]
   1aabc:	addeq	pc, r0, r9, asr #17
   1aac0:			; <UNDEFINED> instruction: 0xf8c9e757
   1aac4:	strb	r2, [sl, r0, lsl #1]!
   1aac8:	ldrdcc	pc, [r0], r0
   1aacc:	suble	r2, r5, r0, lsl #22
   1aad0:	svcmi	0x00f0e92d
   1aad4:	strmi	fp, [r2], r3, lsl #1
   1aad8:	ldrmi	r4, [r1], sp, lsl #12
   1aadc:	ldmdbvs	fp, {r2, r3, r4, r9, sl, lr}
   1aae0:	mvnsle	r2, r0, lsl #22
   1aae4:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1aae8:	ldrsbtlt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1aaec:	ldrbtmi	r4, [fp], #1272	; 0x4f8
   1aaf0:	stmeq	r4, {r3, r8, ip, sp, lr, pc}
   1aaf4:	stmdavs	r3!, {r1, r3, sp, lr, pc}^
   1aaf8:	stmdavs	r0!, {r0, r1, r3, r8, r9, ip, sp, pc}
   1aafc:			; <UNDEFINED> instruction: 0x464a4619
   1ab00:	strtmi	r4, [r0], -r8, lsr #15
   1ab04:	blx	ffa58b0a <tcgetattr@plt+0xffa513ae>
   1ab08:			; <UNDEFINED> instruction: 0xb1a84604
   1ab0c:	cdpcs	8, 0, cr6, cr0, cr6, {5}
   1ab10:	bmi	58eedc <tcgetattr@plt+0x587780>
   1ab14:	ldrbne	r2, [r7, r0, asr #2]!
   1ab18:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
   1ab1c:	strvs	lr, [r0, -sp, asr #19]
   1ab20:	mcrr2	0, 2, pc, r4, cr14	; <UNPREDICTABLE>
   1ab24:	ldrdeq	lr, [r0, -r4]
   1ab28:	strmi	r4, [r8, r2, asr #12]!
   1ab2c:			; <UNDEFINED> instruction: 0xf7ff4620
   1ab30:			; <UNDEFINED> instruction: 0x4604fbd3
   1ab34:	mvnle	r2, r0, lsl #16
   1ab38:	pop	{r0, r1, ip, sp, pc}
   1ab3c:	stmiavs	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1ab40:	ldrbmi	r4, [r0], -r1, lsr #12
   1ab44:	sbcsle	r2, r8, r0, lsl #20
   1ab48:	stmdavs	r3!, {r4, r7, r8, r9, sl, lr}^
   1ab4c:	bicsle	r2, r4, r0, lsl #22
   1ab50:			; <UNDEFINED> instruction: 0xf02e4658
   1ab54:	strmi	pc, [r3], -r9, lsr #23
   1ab58:	strb	r6, [lr, r0, rrx]
   1ab5c:	svclt	0x00004770
   1ab60:	andeq	r8, r5, r8, ror lr
   1ab64:	andeq	r0, r3, lr, ror #31
   1ab68:	andeq	r5, r3, lr, lsl #6
   1ab6c:	bmi	847ba4 <tcgetattr@plt+0x840448>
   1ab70:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   1ab74:	strdlt	fp, [r3], r0
   1ab78:			; <UNDEFINED> instruction: 0x460558d3
   1ab7c:	strmi	r2, [lr], -r0, lsr #32
   1ab80:	movwls	r6, #6171	; 0x181b
   1ab84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ab88:			; <UNDEFINED> instruction: 0xf02e9f08
   1ab8c:	strmi	pc, [r4], -pc, lsr #22
   1ab90:			; <UNDEFINED> instruction: 0xf02e4630
   1ab94:	strtmi	pc, [r1], -r9, lsl #23
   1ab98:			; <UNDEFINED> instruction: 0xf1056020
   1ab9c:			; <UNDEFINED> instruction: 0xf7ff0080
   1aba0:	ldrsblt	pc, [r0, #-161]	; 0xffffff5f	; <UNPREDICTABLE>
   1aba4:	stmdavs	r0!, {r0, r2, r9, sl, lr}
   1aba8:	ldmib	r6!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1abac:			; <UNDEFINED> instruction: 0xf7ec4620
   1abb0:	stmdavs	r8!, {r2, r4, r5, r7, r8, fp, sp, lr, pc}^
   1abb4:	ldmib	r0!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1abb8:	bge	26c470 <tcgetattr@plt+0x264d14>
   1abbc:	stcne	3, cr2, [r0, #-0]
   1abc0:	movwcc	lr, #10692	; 0x29c4
   1abc4:	andls	r4, r0, #59768832	; 0x3900000
   1abc8:	blx	fe4d6c8a <tcgetattr@plt+0xfe4cf52e>
   1abcc:	blmi	26d3fc <tcgetattr@plt+0x265ca0>
   1abd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1abd4:	blls	74c44 <tcgetattr@plt+0x6d4e8>
   1abd8:			; <UNDEFINED> instruction: 0xf04f405a
   1abdc:	mrsle	r0, LR_abt
   1abe0:	pop	{r0, r1, ip, sp, pc}
   1abe4:	strdlt	r4, [r2], -r0
   1abe8:			; <UNDEFINED> instruction: 0xf7ec4770
   1abec:	svclt	0x0000ea02
   1abf0:	andeq	r8, r5, r2, lsr #32
   1abf4:	andeq	r0, r0, r8, ror r3
   1abf8:	andeq	r7, r5, r4, asr #31
   1abfc:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ac00:	stcmi	6, cr4, [sl], {146}	; 0x92
   1ac04:	bmi	fe2ac670 <tcgetattr@plt+0xfe2a4f14>
   1ac08:	blmi	fe2c6e70 <tcgetattr@plt+0xfe2bf714>
   1ac0c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
   1ac10:	strmi	r3, [r5], -r4, lsl #8
   1ac14:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
   1ac18:			; <UNDEFINED> instruction: 0xf8df4620
   1ac1c:	ldmdavs	fp, {r2, r3, r4, r9, pc}
   1ac20:			; <UNDEFINED> instruction: 0xf04f9317
   1ac24:			; <UNDEFINED> instruction: 0xf7ec0300
   1ac28:	ldrbtmi	lr, [r8], #2544	; 0x9f0
   1ac2c:			; <UNDEFINED> instruction: 0xf0002800
   1ac30:	strhcs	r8, [r8, r0]
   1ac34:			; <UNDEFINED> instruction: 0xf02e2001
   1ac38:	movwcs	pc, #2803	; 0xaf3	; <UNPREDICTABLE>
   1ac3c:			; <UNDEFINED> instruction: 0xf8c04606
   1ac40:	smlawblt	sp, r0, r0, r3
   1ac44:	ldrcc	pc, [r8], #2261	; 0x8d5
   1ac48:	movwcc	r6, #4485	; 0x1185
   1ac4c:	ldrcc	pc, [r8], #2245	; 0x8c5
   1ac50:	cmnvs	r7, r0
   1ac54:	stmdbge	r7, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
   1ac58:	ldmib	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ac5c:	blmi	1e2de40 <tcgetattr@plt+0x1e266e4>
   1ac60:	ldmdbmi	r8!, {r2, r3, r4, r5, r6, sl, lr}^
   1ac64:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1ac68:	rsbsvs	r4, r0, #35651584	; 0x2200000
   1ac6c:			; <UNDEFINED> instruction: 0xf7ff4630
   1ac70:	bmi	1d9aa6c <tcgetattr@plt+0x1d93310>
   1ac74:			; <UNDEFINED> instruction: 0x46304975
   1ac78:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ac7c:	blx	2d8c82 <tcgetattr@plt+0x2d1526>
   1ac80:	ldmdbmi	r4!, {r0, r1, r4, r5, r6, r9, fp, lr}^
   1ac84:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1ac88:			; <UNDEFINED> instruction: 0xf7ff4479
   1ac8c:	bmi	1cd98a0 <tcgetattr@plt+0x1cd2144>
   1ac90:			; <UNDEFINED> instruction: 0x46304972
   1ac94:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ac98:	blx	fff58c9c <tcgetattr@plt+0xfff51540>
   1ac9c:	ldmdbmi	r1!, {r4, r5, r6, r8, r9, fp, lr}^
   1aca0:	ldrtmi	r4, [r0], -r2, lsr #12
   1aca4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1aca8:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   1acac:			; <UNDEFINED> instruction: 0xff5ef7ff
   1acb0:	stmdbmi	lr!, {r0, r2, r3, r5, r6, r8, r9, fp, lr}^
   1acb4:			; <UNDEFINED> instruction: 0xf8584630
   1acb8:	ldrbtmi	r2, [r9], #-3
   1acbc:	blx	1fd8cc2 <tcgetattr@plt+0x1fd1566>
   1acc0:			; <UNDEFINED> instruction: 0xf8584b6b
   1acc4:	stmdavs	fp!, {r0, r1, ip, lr}
   1acc8:			; <UNDEFINED> instruction: 0xf8dfb32b
   1accc:			; <UNDEFINED> instruction: 0xf8dfa1a8
   1acd0:			; <UNDEFINED> instruction: 0xf8df91a8
   1acd4:	ldrbtmi	r8, [sl], #424	; 0x1a8
   1acd8:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   1acdc:			; <UNDEFINED> instruction: 0xb1b2685a
   1ace0:	ldmdavs	fp, {r0, r1, r2, sl, fp, sp, pc}
   1ace4:	cmpcs	r0, r2, asr r6
   1ace8:			; <UNDEFINED> instruction: 0xf02e4620
   1acec:			; <UNDEFINED> instruction: 0x4649fb5f
   1acf0:			; <UNDEFINED> instruction: 0xf7ec4620
   1acf4:	bge	654fd4 <tcgetattr@plt+0x64d878>
   1acf8:	strtmi	r6, [r1], -fp, lsr #16
   1acfc:	ldrmi	r2, [r0], #-1119	; 0xfffffba1
   1ad00:			; <UNDEFINED> instruction: 0xf8004642
   1ad04:	ldrtmi	r4, [r0], -r4, asr #24
   1ad08:			; <UNDEFINED> instruction: 0xf7ff685b
   1ad0c:			; <UNDEFINED> instruction: 0xf855ff2f
   1ad10:	blcs	2a928 <tcgetattr@plt+0x231cc>
   1ad14:	cmnlt	r7, #-2147483592	; 0x80000038
   1ad18:	hvclt	14059	; 0x36eb
   1ad1c:			; <UNDEFINED> instruction: 0x4630681b
   1ad20:	ldmdbmi	r8, {r0, r1, r2, r4, r6, r9, fp, lr}^
   1ad24:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   1ad28:			; <UNDEFINED> instruction: 0xf7ff4479
   1ad2c:	bvs	1f5a9b0 <tcgetattr@plt+0x1f53254>
   1ad30:	stmiavs	r3!, {r2, r3, r8, r9, ip, sp, pc}
   1ad34:			; <UNDEFINED> instruction: 0xf8d3b1b3
   1ad38:	orrslt	r3, fp, r0, lsl #1
   1ad3c:	ldmdbvs	fp, {r2, r3, r4, r9, sl, lr}
   1ad40:	mvnsle	r2, r0, lsl #22
   1ad44:	ldrbtmi	r4, [sp], #-3408	; 0xfffff2b0
   1ad48:			; <UNDEFINED> instruction: 0xb1236863
   1ad4c:	strtmi	r6, [sl], -r1, lsr #16
   1ad50:			; <UNDEFINED> instruction: 0xf7ff4630
   1ad54:	strtmi	pc, [r0], -fp, lsl #30
   1ad58:	blx	fefd8d5c <tcgetattr@plt+0xfefd1600>
   1ad5c:	stmdacs	r0, {r2, r9, sl, lr}
   1ad60:	bvs	1f4f530 <tcgetattr@plt+0x1f47dd4>
   1ad64:	ldrcc	r6, [r0], #-2339	; 0xfffff6dd
   1ad68:			; <UNDEFINED> instruction: 0xf106bb23
   1ad6c:			; <UNDEFINED> instruction: 0x46210030
   1ad70:			; <UNDEFINED> instruction: 0xf7ec2250
   1ad74:	bmi	119513c <tcgetattr@plt+0x118d9e0>
   1ad78:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   1ad7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ad80:	subsmi	r9, sl, r7, lsl fp
   1ad84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ad88:	ldrtmi	sp, [r0], -sp, asr #2
   1ad8c:	pop	{r3, r4, ip, sp, pc}
   1ad90:	blmi	ffcd58 <tcgetattr@plt+0xff55fc>
   1ad94:	ldrtmi	r4, [r2], -r6, lsl #12
   1ad98:	ldrbtmi	r9, [fp], #-0
   1ad9c:			; <UNDEFINED> instruction: 0xf04f4620
   1ada0:			; <UNDEFINED> instruction: 0xf7ec31ff
   1ada4:			; <UNDEFINED> instruction: 0x4632ebb4
   1ada8:			; <UNDEFINED> instruction: 0xf04f4631
   1adac:			; <UNDEFINED> instruction: 0xf7ff30ff
   1adb0:	ldr	pc, [lr, -r1, lsl #19]!
   1adb4:	strtmi	r2, [r0], -r0, lsl #4
   1adb8:			; <UNDEFINED> instruction: 0xf7fc4611
   1adbc:			; <UNDEFINED> instruction: 0x4605ff19
   1adc0:	sbcsle	r2, r2, r0, lsl #16
   1adc4:	ldmdbmi	r4!, {r0, r1, r4, r5, r9, fp, lr}
   1adc8:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   1adcc:			; <UNDEFINED> instruction: 0x46304479
   1add0:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1add4:	blge	1a35dc <tcgetattr@plt+0x19be80>
   1add8:	strtmi	r9, [r8], -r0, lsl #4
   1addc:	strtmi	sl, [r1], -r5, lsl #20
   1ade0:	mcr2	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
   1ade4:	bicle	r2, r0, r0, lsl #16
   1ade8:	ldrtmi	r4, [r0], -ip, lsr #20
   1adec:	blls	16d2a4 <tcgetattr@plt+0x165b48>
   1adf0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1adf4:			; <UNDEFINED> instruction: 0xf7ff9203
   1adf8:	stmdbmi	sl!, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1adfc:	ldrtmi	r9, [r0], -r3, lsl #20
   1ae00:	ldrbtmi	r9, [r9], #-2822	; 0xfffff4fa
   1ae04:	mrc2	7, 5, pc, cr2, cr15, {7}
   1ae08:	stmdbmi	r8!, {r0, r1, r2, r5, r9, fp, lr}
   1ae0c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   1ae10:			; <UNDEFINED> instruction: 0xf7ff4479
   1ae14:	bmi	9d9718 <tcgetattr@plt+0x9d1fbc>
   1ae18:	ldrtmi	r4, [r0], -r6, lsr #18
   1ae1c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ae20:	blx	e58e24 <tcgetattr@plt+0xe516c8>
   1ae24:			; <UNDEFINED> instruction: 0xf7ece7a1
   1ae28:	svclt	0x0000e8e4
   1ae2c:	andeq	r8, r5, r8, asr sp
   1ae30:	andeq	r7, r5, r6, lsl #31
   1ae34:	andeq	r0, r0, r8, ror r3
   1ae38:	andeq	r7, r5, sl, ror #30
   1ae3c:	andeq	lr, r3, r4, asr r7
   1ae40:	andeq	r5, r3, r8, ror #3
   1ae44:	andeq	r5, r3, lr, ror #3
   1ae48:			; <UNDEFINED> instruction: 0xfffffaf1
   1ae4c:	andeq	r5, r3, r2, ror #3
   1ae50:			; <UNDEFINED> instruction: 0xfffff67f
   1ae54:	ldrdeq	r5, [r3], -ip
   1ae58:			; <UNDEFINED> instruction: 0xffffe6c9
   1ae5c:	ldrdeq	r5, [r3], -sl
   1ae60:	andeq	r0, r0, r0, lsl #7
   1ae64:	andeq	r5, r3, ip, asr #3
   1ae68:	ldrdeq	r0, [r0], -r4
   1ae6c:	andeq	r5, r3, r6, asr #3
   1ae70:	muleq	r0, r4, r3
   1ae74:			; <UNDEFINED> instruction: 0x000351b6
   1ae78:	andeq	r0, r3, r8, asr #17
   1ae7c:	ldrdeq	lr, [r3], -sl
   1ae80:	andeq	lr, r3, lr, lsl #13
   1ae84:	andeq	r3, r3, r4, ror #20
   1ae88:	andeq	lr, r3, lr, ror #12
   1ae8c:	andeq	r7, r5, sl, lsl lr
   1ae90:			; <UNDEFINED> instruction: 0xfffff317
   1ae94:	andeq	r4, r3, r6, ror #27
   1ae98:	andeq	r5, r3, ip, asr #1
   1ae9c:	andeq	r5, r3, r0, lsl lr
   1aea0:	strheq	r5, [r3], -r2
   1aea4:	andeq	r5, r3, sl, lsr #1
   1aea8:			; <UNDEFINED> instruction: 0xffffe6e3
   1aeac:	andeq	r5, r3, r4, lsr #1
   1aeb0:			; <UNDEFINED> instruction: 0xffffe5cd
   1aeb4:	andeq	r5, r3, r2, lsr #1
   1aeb8:	mvnsmi	lr, sp, lsr #18
   1aebc:	cmnlt	r4, #4, 16	; 0x40000
   1aec0:	pkhbtmi	r4, r0, r7, lsl #30
   1aec4:	strcs	r4, [r0, #-1550]	; 0xfffff9f2
   1aec8:	ands	r4, r2, pc, ror r4
   1aecc:	tstle	r0, sp, ror ip
   1aed0:	strtmi	r3, [r1], -r1, lsl #26
   1aed4:			; <UNDEFINED> instruction: 0xf7ec4630
   1aed8:			; <UNDEFINED> instruction: 0x1e03ea3c
   1aedc:	svclt	0x00184640
   1aee0:	stccs	3, cr2, [r0, #-4]
   1aee4:	movwcs	fp, #3864	; 0xf18
   1aee8:	stmdavc	r4, {r0, r1, r6, r7, r8, fp, ip, sp, pc}^
   1aeec:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   1aef0:	stfcsd	f3, [r3], #-624	; 0xfffffd90
   1aef4:			; <UNDEFINED> instruction: 0xf898d1ea
   1aef8:	ldrtmi	r1, [r8], -r1
   1aefc:	svclt	0x0008297b
   1af00:			; <UNDEFINED> instruction: 0xf7ec3501
   1af04:	stmdacs	r0, {r1, r2, r5, r9, fp, sp, lr, pc}
   1af08:			; <UNDEFINED> instruction: 0xf898d0e3
   1af0c:			; <UNDEFINED> instruction: 0xf1084002
   1af10:	cps	#1
   1af14:	stccs	8, cr0, [r0], {1}
   1af18:	strtmi	sp, [r0], -fp, ror #3
   1af1c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1af20:	andeq	r5, r3, r4
   1af24:	stmdavc	r3, {r5, r8, ip, sp, pc}
   1af28:	blcs	c4739c <tcgetattr@plt+0xc3fc40>
   1af2c:	andcs	sp, r1, r3
   1af30:			; <UNDEFINED> instruction: 0x46184770
   1af34:	stmdavc	r0, {r4, r5, r6, r8, r9, sl, lr}^
   1af38:	svclt	0x00183800
   1af3c:	ldrbmi	r2, [r0, -r1]!
   1af40:			; <UNDEFINED> instruction: 0x460db570
   1af44:			; <UNDEFINED> instruction: 0xf1054927
   1af48:	ldrdvs	r0, [r5], #32
   1af4c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   1af50:			; <UNDEFINED> instruction: 0xf7ff4e25
   1af54:	bmi	999828 <tcgetattr@plt+0x9920cc>
   1af58:	strtmi	r4, [r0], -r5, lsr #18
   1af5c:	ldrbtmi	r6, [sl], #-2091	; 0xfffff7d5
   1af60:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
   1af64:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1af68:	stmdbmi	r3!, {r1, r5, r9, fp, lr}
   1af6c:	stmdavs	fp!, {r5, r9, sl, lr}^
   1af70:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1af74:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
   1af78:			; <UNDEFINED> instruction: 0xf8d54920
   1af7c:			; <UNDEFINED> instruction: 0x462030f8
   1af80:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   1af84:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
   1af88:			; <UNDEFINED> instruction: 0xf8d5491d
   1af8c:			; <UNDEFINED> instruction: 0x462030fc
   1af90:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   1af94:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
   1af98:	ldmdbmi	fp, {r1, r3, r4, r9, fp, lr}
   1af9c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1afa0:			; <UNDEFINED> instruction: 0xf7ff4479
   1afa4:	bmi	699588 <tcgetattr@plt+0x691e2c>
   1afa8:			; <UNDEFINED> instruction: 0x46204919
   1afac:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1afb0:			; <UNDEFINED> instruction: 0xf970f7ff
   1afb4:			; <UNDEFINED> instruction: 0xf02d4628
   1afb8:	ldmdbmi	r6, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   1afbc:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   1afc0:	strtmi	r4, [r0], -r3, lsl #12
   1afc4:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
   1afc8:	ldrdcc	pc, [r0, -r5]
   1afcc:			; <UNDEFINED> instruction: 0x46204a12
   1afd0:	vorr.i16	d20, #178	; 0x00b2
   1afd4:	pop	{r6, r7, r8, r9}
   1afd8:	ldrbtmi	r4, [sl], #-112	; 0xffffff90
   1afdc:			; <UNDEFINED> instruction: 0xf7ff4479
   1afe0:	svclt	0x0000bdc5
   1afe4:	andeq	r4, r3, r6, lsl #31
   1afe8:	muleq	r3, lr, ip
   1afec:	strdeq	r4, [r3], -lr
   1aff0:	andeq	r4, r3, r4, lsl #31
   1aff4:	andeq	lr, r3, r4, asr #8
   1aff8:	andeq	r4, r3, lr, ror pc
   1affc:	andeq	r4, r3, sl, ror pc
   1b000:	andeq	r4, r3, sl, ror pc
   1b004:			; <UNDEFINED> instruction: 0xffffebbb
   1b008:	andeq	r4, r3, ip, ror pc
   1b00c:			; <UNDEFINED> instruction: 0xffffeb95
   1b010:	andeq	r4, r3, lr, ror pc
   1b014:	andeq	r4, r3, r6, lsl #31
   1b018:	andeq	lr, r3, r2, ror r3
   1b01c:	andeq	r4, r3, r8, ror pc
   1b020:	ldrbmi	lr, [r0, sp, lsr #18]!
   1b024:			; <UNDEFINED> instruction: 0xf8df460d
   1b028:	addlt	r1, r4, r0, ror #9
   1b02c:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1b030:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   1b034:			; <UNDEFINED> instruction: 0xf8df68c3
   1b038:	stmpl	sl, {r3, r4, r6, r7, sl, ip, pc}
   1b03c:	ldrdhi	pc, [r8], -r5
   1b040:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
   1b044:			; <UNDEFINED> instruction: 0xf04f9203
   1b048:			; <UNDEFINED> instruction: 0xf8d50200
   1b04c:			; <UNDEFINED> instruction: 0xf8d57148
   1b050:	blcs	431f8 <tcgetattr@plt+0x3ba9c>
   1b054:	eorshi	pc, r9, #0
   1b058:	ldrtvs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1b05c:			; <UNDEFINED> instruction: 0xf8df4620
   1b060:	ldrbtmi	r1, [lr], #-1208	; 0xfffffb48
   1b064:	ldrbtmi	r6, [r9], #-2363	; 0xfffff6c5
   1b068:	ldrtmi	r6, [r2], -r5, lsr #2
   1b06c:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   1b070:	strtne	pc, [r8], #2271	; 0x8df
   1b074:			; <UNDEFINED> instruction: 0x4632697b
   1b078:			; <UNDEFINED> instruction: 0x46204479
   1b07c:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   1b080:	ldrcs	pc, [ip], #2271	; 0x8df
   1b084:	ldrne	pc, [ip], #2271	; 0x8df
   1b088:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b08c:			; <UNDEFINED> instruction: 0xf7ff4479
   1b090:	stmdbge	r2, {r0, r8, fp, ip, sp, lr, pc}
   1b094:			; <UNDEFINED> instruction: 0xf02c4628
   1b098:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1b09c:	eorhi	pc, pc, #64	; 0x40
   1b0a0:	strne	pc, [r4], #2271	; 0x8df
   1b0a4:	blls	ac974 <tcgetattr@plt+0xa5218>
   1b0a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b0ac:	ldrbtvc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b0b0:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   1b0b4:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b0b8:	ldrtmi	r6, [r2], -fp, lsr #19
   1b0bc:			; <UNDEFINED> instruction: 0x46204479
   1b0c0:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
   1b0c4:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b0c8:	ldrtmi	r6, [r2], -fp, ror #19
   1b0cc:			; <UNDEFINED> instruction: 0x46204479
   1b0d0:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   1b0d4:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b0d8:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b0dc:			; <UNDEFINED> instruction: 0xf8d54620
   1b0e0:	ldrbtmi	r3, [sl], #-320	; 0xfffffec0
   1b0e4:	ldrbtmi	r4, [pc], #-1145	; 1b0ec <tcgetattr@plt+0x13990>
   1b0e8:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   1b0ec:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b0f0:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b0f4:	stmdavs	fp!, {r5, r9, sl, lr}
   1b0f8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b0fc:	ldc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
   1b100:	ldrsbcc	pc, [r8], #136	; 0x88	; <UNPREDICTABLE>
   1b104:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b108:	blne	16ec9f8 <tcgetattr@plt+0x16e529c>
   1b10c:	blx	fecec994 <tcgetattr@plt+0xfece5238>
   1b110:	ldrbtmi	pc, [r9], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
   1b114:			; <UNDEFINED> instruction: 0xf7ff095b
   1b118:	blvs	b1a5c4 <tcgetattr@plt+0xb12e68>
   1b11c:	strtne	pc, [ip], #-2271	; 0xfffff721
   1b120:	vmvn.i32	d20, #-1174405120	; 0xba000000
   1b124:	strtmi	r1, [r0], -r0, lsl #7
   1b128:			; <UNDEFINED> instruction: 0xf7ff4479
   1b12c:			; <UNDEFINED> instruction: 0xf8d5fd1f
   1b130:			; <UNDEFINED> instruction: 0xf8df3130
   1b134:			; <UNDEFINED> instruction: 0x463a141c
   1b138:	strtmi	r3, [r0], -r1, lsl #6
   1b13c:	svclt	0x00184479
   1b140:			; <UNDEFINED> instruction: 0xf7ff2301
   1b144:	blvs	b1a598 <tcgetattr@plt+0xb12e3c>
   1b148:	strle	r0, [r3, #-1434]	; 0xfffffa66
   1b14c:	svceq	0x007ff01a
   1b150:			; <UNDEFINED> instruction: 0x81bef000
   1b154:			; <UNDEFINED> instruction: 0xf140051b
   1b158:	bmi	fffbb808 <tcgetattr@plt+0xfffb40ac>
   1b15c:	ldmibmi	lr!, {r5, r9, sl, lr}^
   1b160:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b164:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   1b168:	blx	3d71d6 <tcgetattr@plt+0x3cfa7a>
   1b16c:	blmi	fff07634 <tcgetattr@plt+0xffeffed8>
   1b170:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1b174:	adcmi	r6, fp, #1490944	; 0x16c000
   1b178:			; <UNDEFINED> instruction: 0x81b7f000
   1b17c:			; <UNDEFINED> instruction: 0x46204af8
   1b180:	ldrbtmi	r4, [sl], #-2552	; 0xfffff608
   1b184:			; <UNDEFINED> instruction: 0xf7ff4479
   1b188:			; <UNDEFINED> instruction: 0xf019fcf1
   1b18c:	mrcmi	10, 7, APSR_nzcv, cr6, cr13, {7}
   1b190:	ldrbtmi	r4, [lr], #-2550	; 0xfffff60a
   1b194:	ldrbtmi	r4, [r9], #-4086	; 0xfffff00a
   1b198:	ldrbtmi	r4, [pc], #-1586	; 1b1a0 <tcgetattr@plt+0x13a44>
   1b19c:	strtmi	r4, [r0], -r3, lsl #12
   1b1a0:	stc2l	7, cr15, [r4], #1020	; 0x3fc
   1b1a4:			; <UNDEFINED> instruction: 0x463a49f3
   1b1a8:	ldrbtmi	r6, [r9], #-2731	; 0xfffff555
   1b1ac:	strls	r4, [r1, -r0, lsr #12]
   1b1b0:	ldc2l	7, cr15, [ip], {255}	; 0xff
   1b1b4:			; <UNDEFINED> instruction: 0x462049f0
   1b1b8:	bvs	ffb019c4 <tcgetattr@plt+0xffafa268>
   1b1bc:			; <UNDEFINED> instruction: 0xf7ff4479
   1b1c0:	stmibvs	pc!, {r0, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1b1c4:	strtmi	r6, [r0], -fp, lsr #21
   1b1c8:	ldrtmi	r4, [fp], #-2540	; 0xfffff614
   1b1cc:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   1b1d0:			; <UNDEFINED> instruction: 0xf7ff3b01
   1b1d4:	stmibvs	pc!, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1b1d8:	strtmi	r6, [r0], -fp, ror #21
   1b1dc:	ldrtmi	r4, [fp], #-2536	; 0xfffff618
   1b1e0:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   1b1e4:			; <UNDEFINED> instruction: 0xf7ff3b01
   1b1e8:	bvs	feb1a4f4 <tcgetattr@plt+0xfeb12d98>
   1b1ec:	ldrtmi	r4, [r2], -r5, ror #19
   1b1f0:			; <UNDEFINED> instruction: 0xf383fab3
   1b1f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b1f8:			; <UNDEFINED> instruction: 0xf7ff095b
   1b1fc:	bvs	ffb1a4e0 <tcgetattr@plt+0xffb12d84>
   1b200:	ldrtmi	r4, [r2], -r1, ror #19
   1b204:			; <UNDEFINED> instruction: 0xf383fab3
   1b208:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b20c:			; <UNDEFINED> instruction: 0xf7ff095b
   1b210:	bvs	fea9a4cc <tcgetattr@plt+0xfea92d70>
   1b214:	ldrtmi	r6, [r2], -fp, lsr #19
   1b218:	ldrsbtvc	pc, [r8], #136	; 0x88	; <UNPREDICTABLE>
   1b21c:	strmi	r4, [fp], #-1568	; 0xfffff9e0
   1b220:	blne	ff6ed990 <tcgetattr@plt+0xff6e6234>
   1b224:			; <UNDEFINED> instruction: 0xf383fab3
   1b228:	ldmdbeq	fp, {r0, r3, r4, r5, r6, sl, lr}^
   1b22c:	ldc2	7, cr15, [lr], {255}	; 0xff
   1b230:	stmibvs	fp!, {r0, r3, r5, r6, r7, r9, fp, sp, lr}^
   1b234:			; <UNDEFINED> instruction: 0xf8d84632
   1b238:			; <UNDEFINED> instruction: 0x462060fc
   1b23c:	ldmibmi	r4, {r0, r1, r3, sl, lr}^
   1b240:	blx	fece20b4 <tcgetattr@plt+0xfecda958>
   1b244:	ldrbtmi	pc, [r9], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
   1b248:			; <UNDEFINED> instruction: 0xf7ff095b
   1b24c:			; <UNDEFINED> instruction: 0xf8d5fc8f
   1b250:	ldrsblt	r6, [r6, #-20]!	; 0xffffffec
   1b254:			; <UNDEFINED> instruction: 0x46206873
   1b258:	stmibmi	pc, {r1, r2, r3, r6, r7, r9, fp, lr}^	; <UNPREDICTABLE>
   1b25c:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   1b260:			; <UNDEFINED> instruction: 0xf7ff4479
   1b264:	ldmdavs	r3!, {r0, r1, r7, sl, fp, ip, sp, lr, pc}^
   1b268:	tstlt	r3, fp, lsl sl
   1b26c:			; <UNDEFINED> instruction: 0x46214630
   1b270:	bmi	ff2ad0d8 <tcgetattr@plt+0xff2a597c>
   1b274:	stmibmi	sl, {r5, r9, sl, lr}^
   1b278:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b27c:			; <UNDEFINED> instruction: 0xf80af7ff
   1b280:			; <UNDEFINED> instruction: 0xf8d849c8
   1b284:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
   1b288:	stc2	0, cr15, [lr], #60	; 0x3c
   1b28c:	ldrbtmi	r4, [sl], #-2758	; 0xfffff53a
   1b290:	movweq	lr, #6736	; 0x1a50
   1b294:	strtmi	r4, [r0], -r5, asr #19
   1b298:	movwcs	fp, #7956	; 0x1f14
   1b29c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   1b2a0:	stc2l	7, cr15, [r4], #-1020	; 0xfffffc04
   1b2a4:	eorcc	pc, r0, #13959168	; 0xd50000
   1b2a8:	bmi	ff08777c <tcgetattr@plt+0xff080020>
   1b2ac:	stmibmi	r1, {r5, r9, sl, lr}^
   1b2b0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b2b4:	mrrc2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
   1b2b8:			; <UNDEFINED> instruction: 0xf1054abf
   1b2bc:	ldmibmi	pc!, {r3, r6, r8, r9}	; <UNPREDICTABLE>
   1b2c0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b2c4:	ldrbtmi	r4, [r9], #-4030	; 0xfffff042
   1b2c8:			; <UNDEFINED> instruction: 0xf7ff4ebe
   1b2cc:	bmi	fefda410 <tcgetattr@plt+0xfefd2cb4>
   1b2d0:			; <UNDEFINED> instruction: 0x462049be
   1b2d4:	ldrbtmi	r6, [sl], #-3179	; 0xfffff395
   1b2d8:	ldrbtmi	r4, [pc], #-1145	; 1b2e0 <tcgetattr@plt+0x13b84>
   1b2dc:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
   1b2e0:	ldmibmi	ip!, {r0, r1, r3, r4, r5, r7, r9, fp, lr}
   1b2e4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b2e8:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   1b2ec:			; <UNDEFINED> instruction: 0xffd2f7fe
   1b2f0:	ldmibmi	sl!, {r0, r3, r4, r5, r7, r9, fp, lr}
   1b2f4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b2f8:			; <UNDEFINED> instruction: 0xf7fe4479
   1b2fc:	bmi	fee5b230 <tcgetattr@plt+0xfee53ad4>
   1b300:			; <UNDEFINED> instruction: 0x462049b8
   1b304:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b308:			; <UNDEFINED> instruction: 0xffc4f7fe
   1b30c:			; <UNDEFINED> instruction: 0xf8d549b6
   1b310:	ldrtmi	r3, [sl], -ip, asr #2
   1b314:			; <UNDEFINED> instruction: 0x46204479
   1b318:	stc2	7, cr15, [r8], #-1020	; 0xfffffc04
   1b31c:			; <UNDEFINED> instruction: 0xf8d549b3
   1b320:			; <UNDEFINED> instruction: 0x463a3150
   1b324:			; <UNDEFINED> instruction: 0x46204479
   1b328:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
   1b32c:	ldmibmi	r1!, {r4, r5, r7, r9, fp, lr}
   1b330:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b334:			; <UNDEFINED> instruction: 0xf7fe4479
   1b338:	stmibmi	pc!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1b33c:	ldrsbcc	pc, [ip, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
   1b340:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   1b344:			; <UNDEFINED> instruction: 0xf7ff4620
   1b348:	stmibmi	ip!, {r0, r4, sl, fp, ip, sp, lr, pc}
   1b34c:	ldrdcc	pc, [r0, #-133]!	; 0xffffff7b
   1b350:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   1b354:			; <UNDEFINED> instruction: 0xf7ff4620
   1b358:			; <UNDEFINED> instruction: 0xf8d5fc09
   1b35c:	stmibmi	r8!, {r2, r3, r5, r7, r8, ip, sp}
   1b360:	blcc	2cc30 <tcgetattr@plt+0x254d4>
   1b364:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b368:	movwcs	fp, #7960	; 0x1f18
   1b36c:	blx	fffd9372 <tcgetattr@plt+0xfffd1c16>
   1b370:			; <UNDEFINED> instruction: 0xf8d549a4
   1b374:	ldrtmi	r3, [sl], -r4, lsr #3
   1b378:			; <UNDEFINED> instruction: 0x46204479
   1b37c:	blx	ffdd9382 <tcgetattr@plt+0xffdd1c26>
   1b380:			; <UNDEFINED> instruction: 0xf8d549a1
   1b384:	ldrtmi	r3, [sl], -r8, lsr #3
   1b388:			; <UNDEFINED> instruction: 0x46204479
   1b38c:	blx	ffbd9392 <tcgetattr@plt+0xffbd1c36>
   1b390:	ldrdcc	pc, [r4, #-133]!	; 0xffffff7b
   1b394:			; <UNDEFINED> instruction: 0x4632499d
   1b398:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1b39c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b3a0:	blx	ff9593a6 <tcgetattr@plt+0xff951c4a>
   1b3a4:	ldrdcc	pc, [r4, #-133]!	; 0xffffff7b
   1b3a8:			; <UNDEFINED> instruction: 0x46324999
   1b3ac:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   1b3b0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b3b4:	blx	ff6d93ba <tcgetattr@plt+0xff6d1c5e>
   1b3b8:	ldrdcc	pc, [r4, #-133]!	; 0xffffff7b
   1b3bc:			; <UNDEFINED> instruction: 0x46324995
   1b3c0:	orreq	pc, r0, #201326595	; 0xc000003
   1b3c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b3c8:	blx	ff4593ce <tcgetattr@plt+0xff451c72>
   1b3cc:	ldrdcc	pc, [r4, #-133]!	; 0xffffff7b
   1b3d0:			; <UNDEFINED> instruction: 0x46324991
   1b3d4:	biceq	pc, r0, #201326595	; 0xc000003
   1b3d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b3dc:	blx	ff1d93e2 <tcgetattr@plt+0xff1d1c86>
   1b3e0:	ldrdcc	pc, [r4, #-133]!	; 0xffffff7b
   1b3e4:	ldrtmi	r4, [r2], -sp, lsl #19
   1b3e8:	movwne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   1b3ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b3f0:	blx	fef593f6 <tcgetattr@plt+0xfef51c9a>
   1b3f4:	ldrdcc	pc, [r4, #-133]!	; 0xffffff7b
   1b3f8:	ldrtmi	r4, [r2], -r9, lsl #19
   1b3fc:	movtcc	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   1b400:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b404:	blx	fecd940a <tcgetattr@plt+0xfecd1cae>
   1b408:	ldrdcc	pc, [r4, #-133]!	; 0xffffff7b
   1b40c:	ldrtmi	r4, [r2], -r5, lsl #19
   1b410:	svcpl	0x0083f413
   1b414:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b418:	movwcs	fp, #7956	; 0x1f14
   1b41c:			; <UNDEFINED> instruction: 0xf7ff2300
   1b420:			; <UNDEFINED> instruction: 0xf8d5fba5
   1b424:	stmibmi	r0, {r2, r5, r6, r8, ip, sp}
   1b428:	vmvn.i32	d20, #-1308622848	; 0xb2000000
   1b42c:	strtmi	r1, [r0], -r0, asr #6
   1b430:			; <UNDEFINED> instruction: 0xf7ff4479
   1b434:			; <UNDEFINED> instruction: 0xf8d5fb9b
   1b438:	ldmdbmi	ip!, {r2, r5, r6, r8, ip, sp}^
   1b43c:	vmvn.i32	d20, #-1308622848	; 0xb2000000
   1b440:	strtmi	r1, [r0], -r0, lsl #7
   1b444:			; <UNDEFINED> instruction: 0xf7ff4479
   1b448:			; <UNDEFINED> instruction: 0xf8d5fb91
   1b44c:	ldmdbmi	r8!, {r2, r5, r6, r8, ip, sp}^
   1b450:	vmvn.i32	d20, #-1308622848	; 0xb2000000
   1b454:	strtmi	r3, [r0], -r0, lsl #6
   1b458:			; <UNDEFINED> instruction: 0xf7ff4479
   1b45c:			; <UNDEFINED> instruction: 0xf8d5fb87
   1b460:	ldmdbmi	r4!, {r2, r5, r6, r8, ip, sp}^
   1b464:	vmvn.i32	d20, #-1308622848	; 0xb2000000
   1b468:	strtmi	r2, [r0], -r0, lsl #6
   1b46c:			; <UNDEFINED> instruction: 0xf7ff4479
   1b470:			; <UNDEFINED> instruction: 0xf8d5fb7d
   1b474:	ldmdbmi	r0!, {r2, r5, r6, r8, ip, sp}^
   1b478:	vmvn.i32	d20, #-1308622848	; 0xb2000000
   1b47c:	strtmi	r2, [r0], -r0, asr #6
   1b480:			; <UNDEFINED> instruction: 0xf7ff4479
   1b484:	bmi	1b9a258 <tcgetattr@plt+0x1b92afc>
   1b488:	strtmi	r4, [r0], -sp, ror #18
   1b48c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b490:			; <UNDEFINED> instruction: 0xff00f7fe
   1b494:	blmi	76de48 <tcgetattr@plt+0x7666ec>
   1b498:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b49c:	blls	f550c <tcgetattr@plt+0xeddb0>
   1b4a0:			; <UNDEFINED> instruction: 0xf04f405a
   1b4a4:			; <UNDEFINED> instruction: 0xd1280300
   1b4a8:	pop	{r2, ip, sp, pc}
   1b4ac:	mcrvs	7, 7, r8, cr11, cr0, {7}
   1b4b0:	bmi	196cd38 <tcgetattr@plt+0x19655dc>
   1b4b4:	mvnscc	pc, #-1073741784	; 0xc0000028
   1b4b8:	blx	feceda50 <tcgetattr@plt+0xfece62f4>
   1b4bc:	ldrbtmi	pc, [sl], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
   1b4c0:	ldmdbeq	fp, {r0, r3, r4, r5, r6, sl, lr}^
   1b4c4:	blx	14d94ca <tcgetattr@plt+0x14d1d6e>
   1b4c8:			; <UNDEFINED> instruction: 0xf8c0e64e
   1b4cc:	strb	r8, [r3, #12]
   1b4d0:	vqrshrn.u16	d20, <illegal reg q7.5>, #6
   1b4d4:	ldrtmi	r2, [sl], -r7, lsl #6
   1b4d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b4dc:	blx	11d94e2 <tcgetattr@plt+0x11d1d86>
   1b4e0:	ldreq	r6, [fp, #-2859]	; 0xfffff4d5
   1b4e4:	mrcge	5, 1, APSR_nzcv, cr9, cr15, {1}
   1b4e8:	bmi	16d5474 <tcgetattr@plt+0x16cdd18>
   1b4ec:	ldmdbmi	sl, {r5, r9, sl, lr}^
   1b4f0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b4f4:	blx	ed94fa <tcgetattr@plt+0xed1d9e>
   1b4f8:			; <UNDEFINED> instruction: 0xf7ebe647
   1b4fc:	ldmdami	r7, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
   1b500:			; <UNDEFINED> instruction: 0xf00b4478
   1b504:	svclt	0x0000fed5
   1b508:	andeq	r7, r5, r2, ror #22
   1b50c:	andeq	r0, r0, r8, ror r3
   1b510:	andeq	r7, r5, r4, asr fp
   1b514:	muleq	r3, lr, fp
   1b518:	andeq	r4, r3, r2, lsl #30
   1b51c:	andeq	r4, r3, r0, lsl #30
   1b520:			; <UNDEFINED> instruction: 0xffffebef
   1b524:	strdeq	r4, [r3], -ip
   1b528:	andeq	r4, r3, lr, ror #29
   1b52c:	andeq	lr, r3, r6, ror #4
   1b530:	andeq	r4, r3, r8, ror #29
   1b534:	andeq	r4, r3, r4, ror #29
   1b538:	ldrdeq	lr, [r3], -r2
   1b53c:	ldrdeq	r4, [r3], -r8
   1b540:			; <UNDEFINED> instruction: 0x00034ab8
   1b544:	andeq	r4, r3, lr, asr #29
   1b548:			; <UNDEFINED> instruction: 0x00034ebe
   1b54c:			; <UNDEFINED> instruction: 0x00034eb4
   1b550:			; <UNDEFINED> instruction: 0x00034eb0
   1b554:	andeq	r4, r3, r8, ror #24
   1b558:	andeq	r4, r3, sl, lsr #29
   1b55c:	andeq	r0, r0, r0, ror #6
   1b560:	andeq	r4, r3, r6, asr #24
   1b564:	muleq	r3, r4, lr
   1b568:			; <UNDEFINED> instruction: 0x0003e1ba
   1b56c:	andeq	r4, r3, lr, lsl #29
   1b570:	andeq	r5, r3, r6, ror #20
   1b574:	andeq	r4, r3, sl, lsl #29
   1b578:	andeq	r4, r3, r4, lsl #29
   1b57c:	andeq	r4, r3, lr, ror lr
   1b580:	andeq	r4, r3, r6, ror lr
   1b584:	andeq	r4, r3, lr, ror #28
   1b588:	andeq	r4, r3, sl, ror #28
   1b58c:	andeq	r4, r3, r8, asr lr
   1b590:	andeq	r4, r3, sl, asr #28
   1b594:	andeq	lr, r3, r6, asr r1
   1b598:	andeq	r4, r3, r0, asr #28
   1b59c:			; <UNDEFINED> instruction: 0xffffe101
   1b5a0:	andeq	r4, r3, r2, lsr lr
   1b5a4:	andeq	r4, r3, r6, lsr lr
   1b5a8:	strheq	lr, [r3], -lr	; <UNPREDICTABLE>
   1b5ac:	andeq	r4, r3, r2, lsr lr
   1b5b0:	andeq	lr, r3, r4, lsl #2
   1b5b4:	andeq	r4, r3, r2, lsr lr
   1b5b8:	strdeq	lr, [r3], -r2
   1b5bc:	andeq	r4, r3, r2, lsr lr
   1b5c0:	andeq	r5, r3, r6, lsr #18
   1b5c4:	andeq	lr, r3, r4, rrx
   1b5c8:	andeq	r6, r3, lr, lsr #3
   1b5cc:	andeq	r4, r3, ip, lsr #28
   1b5d0:			; <UNDEFINED> instruction: 0xffffe927
   1b5d4:	andeq	r4, r3, r6, lsr #28
   1b5d8:			; <UNDEFINED> instruction: 0xffffe92f
   1b5dc:	andeq	r4, r3, ip, lsr #28
   1b5e0:			; <UNDEFINED> instruction: 0xffffe8ed
   1b5e4:	andeq	r4, r3, r6, lsr lr
   1b5e8:	andeq	r4, r3, ip, lsr lr
   1b5ec:	andeq	r4, r3, r8, lsr lr
   1b5f0:			; <UNDEFINED> instruction: 0xffffe84b
   1b5f4:	andeq	r4, r3, r4, lsr lr
   1b5f8:	andeq	r4, r3, sl, lsr lr
   1b5fc:	andeq	r4, r3, lr, lsr lr
   1b600:	andeq	r4, r3, lr, lsr lr
   1b604:	andeq	r4, r3, ip, lsr lr
   1b608:	andeq	r4, r3, r0, asr #28
   1b60c:	andeq	r4, r3, lr, lsr lr
   1b610:	andeq	r4, r3, r6, lsr lr
   1b614:	andeq	r4, r3, lr, lsr #28
   1b618:	andeq	r4, r3, lr, lsr #28
   1b61c:	andeq	r4, r3, r6, lsr #28
   1b620:	andeq	r4, r3, lr, lsl lr
   1b624:	andeq	r4, r3, r6, lsl lr
   1b628:	andeq	r4, r3, ip, lsl #28
   1b62c:	andeq	r4, r3, ip, lsl #28
   1b630:	andeq	r4, r3, ip, lsl #28
   1b634:	andeq	r4, r3, r8, lsl #28
   1b638:	andeq	r4, r3, r4, lsl #28
   1b63c:			; <UNDEFINED> instruction: 0xffffe5f1
   1b640:	andeq	r4, r3, r6, lsl #28
   1b644:	strdeq	r7, [r5], -ip
   1b648:	andeq	sp, r3, lr, lsl #29
   1b64c:	andeq	r4, r3, ip, asr #22
   1b650:	andeq	r4, r3, lr, lsl fp
   1b654:	andeq	r4, r3, r0, ror #17
   1b658:	andeq	r4, r3, r6, lsr #22
   1b65c:	ldrdeq	r0, [r3], -ip
   1b660:	svcmi	0x00f0e92d
   1b664:	stc	6, cr4, [sp, #-16]!
   1b668:	strmi	r8, [sp], -r2, lsl #22
   1b66c:	stmib	sp, {r0, r4, r7, ip, sp, pc}^
   1b670:			; <UNDEFINED> instruction: 0xf8df2302
   1b674:			; <UNDEFINED> instruction: 0xf8df26c4
   1b678:	ldrbtmi	r3, [sl], #-1732	; 0xfffff93c
   1b67c:			; <UNDEFINED> instruction: 0x8602e9dd
   1b680:	ldrsbtls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1b684:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b688:			; <UNDEFINED> instruction: 0xf04f930f
   1b68c:	stmdbcs	r0, {r8, r9}
   1b690:	sbchi	pc, r0, #0
   1b694:	bcs	356c4 <tcgetattr@plt+0x2df68>
   1b698:	adcshi	pc, ip, #0
   1b69c:	ssatne	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   1b6a0:	ssateq	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   1b6a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b6a8:			; <UNDEFINED> instruction: 0xf00b3144
   1b6ac:			; <UNDEFINED> instruction: 0xf1b8fd87
   1b6b0:			; <UNDEFINED> instruction: 0xf0000f00
   1b6b4:			; <UNDEFINED> instruction: 0xf8df82ba
   1b6b8:			; <UNDEFINED> instruction: 0xf8df1690
   1b6bc:	ldrbtmi	r0, [r9], #-1680	; 0xfffff970
   1b6c0:	ldrdcs	pc, [r0], -r8
   1b6c4:	ldrbtmi	r3, [r8], #-324	; 0xfffffebc
   1b6c8:	ldc2l	0, cr15, [r8, #-44]!	; 0xffffffd4
   1b6cc:			; <UNDEFINED> instruction: 0xf0002e00
   1b6d0:	ldmvs	r3!, {r1, r2, r4, r5, r7, r9, pc}
   1b6d4:			; <UNDEFINED> instruction: 0x1678f8df
   1b6d8:			; <UNDEFINED> instruction: 0x0678f8df
   1b6dc:	ldmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}
   1b6e0:	cmpcc	r4, fp, lsl r8
   1b6e4:			; <UNDEFINED> instruction: 0xf00b4478
   1b6e8:			; <UNDEFINED> instruction: 0xf1b9fd69
   1b6ec:			; <UNDEFINED> instruction: 0xf0000f00
   1b6f0:			; <UNDEFINED> instruction: 0xf8df82b1
   1b6f4:			; <UNDEFINED> instruction: 0xf8df1664
   1b6f8:	ldrbtmi	r0, [r9], #-1636	; 0xfffff99c
   1b6fc:	ldrdcs	pc, [r0], -r9
   1b700:	ldrbtmi	r3, [r8], #-324	; 0xfffffebc
   1b704:	ldc2l	0, cr15, [sl, #-44]	; 0xffffffd4
   1b708:	svclt	0x00181e2f
   1b70c:			; <UNDEFINED> instruction: 0xf1b82701
   1b710:	svclt	0x00180a00
   1b714:	beq	97858 <tcgetattr@plt+0x900fc>
   1b718:	bleq	57df8 <tcgetattr@plt+0x5069c>
   1b71c:			; <UNDEFINED> instruction: 0xf04fbf18
   1b720:			; <UNDEFINED> instruction: 0xf1b90b01
   1b724:	svclt	0x00180300
   1b728:	cdp	3, 0, cr2, cr8, cr1, {0}
   1b72c:	b	5e9f74 <tcgetattr@plt+0x5e2818>
   1b730:	movwls	r0, #8970	; 0x230a
   1b734:	addshi	pc, r6, #0
   1b738:	ldrcc	pc, [r0], #2261	; 0x8d5
   1b73c:	andle	r4, r8, r3, asr #10
   1b740:			; <UNDEFINED> instruction: 0x161cf8df
   1b744:			; <UNDEFINED> instruction: 0x061cf8df
   1b748:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b74c:			; <UNDEFINED> instruction: 0xf00b3144
   1b750:			; <UNDEFINED> instruction: 0xf8dffd35
   1b754:	movwcs	r2, #5652	; 0x1614
   1b758:			; <UNDEFINED> instruction: 0x1610f8df
   1b75c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b760:	ldrbtmi	r9, [r9], #-515	; 0xfffffdfd
   1b764:	blx	d9768 <tcgetattr@plt+0xd200c>
   1b768:			; <UNDEFINED> instruction: 0x1604f8df
   1b76c:	ldrbmi	r9, [fp], -r3, lsl #20
   1b770:			; <UNDEFINED> instruction: 0x46204479
   1b774:			; <UNDEFINED> instruction: 0xf9faf7ff
   1b778:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1b77c:	bcc	456fe4 <tcgetattr@plt+0x44f888>
   1b780:	bls	ed008 <tcgetattr@plt+0xe58ac>
   1b784:			; <UNDEFINED> instruction: 0xf7ff4479
   1b788:	blls	d9f54 <tcgetattr@plt+0xd27f8>
   1b78c:	svclt	0x00182e00
   1b790:	teqlt	r3, r0, lsl #6
   1b794:	ldrdvs	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   1b798:	bleq	57e78 <tcgetattr@plt+0x5071c>
   1b79c:			; <UNDEFINED> instruction: 0xf04fbf18
   1b7a0:			; <UNDEFINED> instruction: 0xf1b90b01
   1b7a4:	svclt	0x000c0f00
   1b7a8:	movwcs	r4, #1627	; 0x65b
   1b7ac:	ldmvs	r3!, {r0, r1, r4, r8, ip, sp, pc}
   1b7b0:	ldrsbls	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   1b7b4:			; <UNDEFINED> instruction: 0xf0002d00
   1b7b8:			; <UNDEFINED> instruction: 0xf8df80ee
   1b7bc:			; <UNDEFINED> instruction: 0xf10de5bc
   1b7c0:	stmdavs	r7!, {r5, sl, fp}^
   1b7c4:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, sl, lr}
   1b7c8:	stmia	ip!, {r0, r1, r2, r3}
   1b7cc:	ldm	lr, {r0, r1, r2, r3}
   1b7d0:	stm	ip, {r0, r1, r2}
   1b7d4:	svccs	0x00000007
   1b7d8:	addhi	pc, fp, #0
   1b7dc:	ldrge	pc, [ip, #2271]	; 0x8df
   1b7e0:			; <UNDEFINED> instruction: 0xf8df4620
   1b7e4:	ldrbtmi	r1, [sl], #1436	; 0x59c
   1b7e8:	ldrbtmi	r6, [r9], #-2091	; 0xfffff7d5
   1b7ec:	ldrbmi	r6, [r2], -r5, lsr #32
   1b7f0:	ldrvc	pc, [r0, #2271]	; 0x8df
   1b7f4:			; <UNDEFINED> instruction: 0xf9baf7ff
   1b7f8:	strcs	pc, [ip, #2271]	; 0x8df
   1b7fc:	strne	pc, [ip, #2271]	; 0x8df
   1b800:	stmdbvs	fp!, {r5, r9, sl, lr}
   1b804:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b808:			; <UNDEFINED> instruction: 0xf7ff447f
   1b80c:			; <UNDEFINED> instruction: 0xf8dff9af
   1b810:			; <UNDEFINED> instruction: 0xf8d51580
   1b814:	ldrtmi	r3, [sl], -ip, lsl #1
   1b818:			; <UNDEFINED> instruction: 0x46204479
   1b81c:			; <UNDEFINED> instruction: 0xf7ff9702
   1b820:			; <UNDEFINED> instruction: 0xf8dff9a5
   1b824:			; <UNDEFINED> instruction: 0x46201570
   1b828:			; <UNDEFINED> instruction: 0xf8d59a02
   1b82c:	ldrbtmi	r3, [r9], #-136	; 0xffffff78
   1b830:			; <UNDEFINED> instruction: 0xf99cf7ff
   1b834:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1b838:	ldrdcc	pc, [r0], r5
   1b83c:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
   1b840:			; <UNDEFINED> instruction: 0xf7ff4620
   1b844:			; <UNDEFINED> instruction: 0xf8d5f993
   1b848:			; <UNDEFINED> instruction: 0xf8df3410
   1b84c:			; <UNDEFINED> instruction: 0x46202550
   1b850:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1b854:	movtcc	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   1b858:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b85c:			; <UNDEFINED> instruction: 0xf986f7ff
   1b860:	eorcc	pc, r8, #13959168	; 0xd50000
   1b864:			; <UNDEFINED> instruction: 0xf8dfb1bb
   1b868:			; <UNDEFINED> instruction: 0x4652153c
   1b86c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1b870:			; <UNDEFINED> instruction: 0xf97cf7ff
   1b874:	eorcc	pc, r8, #13959168	; 0xd50000
   1b878:			; <UNDEFINED> instruction: 0xf8d5b16b
   1b87c:	svcge	0x00103230
   1b880:	strne	pc, [r4, #-2271]!	; 0xfffff721
   1b884:			; <UNDEFINED> instruction: 0x46204652
   1b888:	orreq	lr, r3, #7168	; 0x1c00
   1b88c:			; <UNDEFINED> instruction: 0xf8534479
   1b890:			; <UNDEFINED> instruction: 0xf7ff3c20
   1b894:			; <UNDEFINED> instruction: 0xf8dff96b
   1b898:			; <UNDEFINED> instruction: 0xf1051514
   1b89c:			; <UNDEFINED> instruction: 0x4620025c
   1b8a0:	strvc	pc, [ip, #-2271]	; 0xfffff721
   1b8a4:			; <UNDEFINED> instruction: 0xf7fe4479
   1b8a8:			; <UNDEFINED> instruction: 0xf8dffd89
   1b8ac:			; <UNDEFINED> instruction: 0xf1051508
   1b8b0:	strtmi	r0, [r0], -r4, ror #4
   1b8b4:	ldrbtmi	r4, [pc], #-1145	; 1b8bc <tcgetattr@plt+0x14160>
   1b8b8:	stc2	7, cr15, [r0, #1016]	; 0x3f8
   1b8bc:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1b8c0:	addscc	pc, r0, #13959168	; 0xd50000
   1b8c4:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   1b8c8:	strls	r4, [r2, -r0, lsr #12]
   1b8cc:			; <UNDEFINED> instruction: 0xf94ef7ff
   1b8d0:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1b8d4:	bls	ad15c <tcgetattr@plt+0xa5a00>
   1b8d8:	addscc	pc, r4, #13959168	; 0xd50000
   1b8dc:			; <UNDEFINED> instruction: 0xf7ff4479
   1b8e0:	strtmi	pc, [r8], -r5, asr #18
   1b8e4:	blx	a57942 <tcgetattr@plt+0xa501e6>
   1b8e8:	ldrcc	pc, [r4], #-2261	; 0xfffff72b
   1b8ec:	ldmdavs	r8, {r0, r9, sl, lr}
   1b8f0:	b	fe6598a4 <tcgetattr@plt+0xfe652148>
   1b8f4:	andls	r4, r2, r3, lsl #12
   1b8f8:			; <UNDEFINED> instruction: 0xf0002800
   1b8fc:			; <UNDEFINED> instruction: 0xf8df81d9
   1b900:	movwcs	r2, #5312	; 0x14c0
   1b904:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1b908:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b90c:			; <UNDEFINED> instruction: 0xf7ff4479
   1b910:			; <UNDEFINED> instruction: 0xf8d5f92d
   1b914:			; <UNDEFINED> instruction: 0x46203414
   1b918:	strtcs	pc, [ip], #2271	; 0x8df
   1b91c:	strtne	pc, [ip], #2271	; 0x8df
   1b920:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
   1b924:			; <UNDEFINED> instruction: 0xf7ff4479
   1b928:			; <UNDEFINED> instruction: 0xf8d5f921
   1b92c:			; <UNDEFINED> instruction: 0xf0133220
   1b930:			; <UNDEFINED> instruction: 0xf0000308
   1b934:			; <UNDEFINED> instruction: 0xf8df81cd
   1b938:	movwcs	r2, #5272	; 0x1498
   1b93c:	ldrne	pc, [r4], #2271	; 0x8df
   1b940:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b944:			; <UNDEFINED> instruction: 0xf7ff4479
   1b948:			; <UNDEFINED> instruction: 0xf8d5f911
   1b94c:			; <UNDEFINED> instruction: 0xf4133410
   1b950:			; <UNDEFINED> instruction: 0xf0006300
   1b954:			; <UNDEFINED> instruction: 0xf8df81b5
   1b958:	movwcs	r2, #5248	; 0x1480
   1b95c:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b960:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1b964:			; <UNDEFINED> instruction: 0xf7ff4479
   1b968:			; <UNDEFINED> instruction: 0xf8d5f901
   1b96c:			; <UNDEFINED> instruction: 0xb14b3490
   1b970:	strbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b974:			; <UNDEFINED> instruction: 0xf8df4620
   1b978:	ldmdavs	fp, {r2, r3, r5, r6, sl, ip}^
   1b97c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1b980:			; <UNDEFINED> instruction: 0xf8f4f7ff
   1b984:	ldrpl	pc, [r4], #2261	; 0x8d5
   1b988:	strtmi	fp, [r8], -sp, lsr #2
   1b98c:	mrc2	0, 0, pc, cr8, cr9, {0}
   1b990:			; <UNDEFINED> instruction: 0xf0402800
   1b994:			; <UNDEFINED> instruction: 0xf1b881b2
   1b998:			; <UNDEFINED> instruction: 0xf0000f00
   1b99c:			; <UNDEFINED> instruction: 0xf8df808a
   1b9a0:	strtmi	sl, [r0], -r8, asr #8
   1b9a4:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b9a8:			; <UNDEFINED> instruction: 0xf8d844fa
   1b9ac:	ldrbtmi	r3, [r9], #-4
   1b9b0:	andhi	pc, r4, r4, asr #17
   1b9b4:			; <UNDEFINED> instruction: 0xf8df4652
   1b9b8:			; <UNDEFINED> instruction: 0xf7ff7438
   1b9bc:			; <UNDEFINED> instruction: 0xf108f8d7
   1b9c0:			; <UNDEFINED> instruction: 0xf02b0078
   1b9c4:	ldrbtmi	pc, [pc], #-3697	; 1b9cc <tcgetattr@plt+0x14270>	; <UNPREDICTABLE>
   1b9c8:	strtne	pc, [r8], #-2271	; 0xfffff721
   1b9cc:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   1b9d0:	strtmi	r4, [r0], -r3, lsl #12
   1b9d4:			; <UNDEFINED> instruction: 0xf8caf7ff
   1b9d8:	ldrcs	pc, [ip], #-2271	; 0xfffff721
   1b9dc:	ldrne	pc, [ip], #-2271	; 0xfffff721
   1b9e0:			; <UNDEFINED> instruction: 0xf8d84620
   1b9e4:	ldrbtmi	r3, [sl], #-0
   1b9e8:			; <UNDEFINED> instruction: 0xf7ff4479
   1b9ec:			; <UNDEFINED> instruction: 0x4640f8bf
   1b9f0:			; <UNDEFINED> instruction: 0xf9aef01a
   1b9f4:	strcs	pc, [r8], #-2271	; 0xfffff721
   1b9f8:	strne	pc, [r8], #-2271	; 0xfffff721
   1b9fc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ba00:	strmi	r1, [r5], -r3, lsl #28
   1ba04:	svclt	0x00184620
   1ba08:			; <UNDEFINED> instruction: 0xf7ff2301
   1ba0c:			; <UNDEFINED> instruction: 0xb1bdf8af
   1ba10:			; <UNDEFINED> instruction: 0x465249fd
   1ba14:	strtmi	r6, [r0], -fp, lsr #16
   1ba18:			; <UNDEFINED> instruction: 0xf7ff4479
   1ba1c:	strtmi	pc, [r8], -r7, lsr #17
   1ba20:	stc2l	0, cr15, [sl, #-104]!	; 0xffffff98
   1ba24:			; <UNDEFINED> instruction: 0x463a49f9
   1ba28:			; <UNDEFINED> instruction: 0x46034479
   1ba2c:			; <UNDEFINED> instruction: 0xf7ff4620
   1ba30:	bmi	ffe19cac <tcgetattr@plt+0xffe12550>
   1ba34:			; <UNDEFINED> instruction: 0x462049f7
   1ba38:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ba3c:	stc2	7, cr15, [sl], #-1016	; 0xfffffc08
   1ba40:			; <UNDEFINED> instruction: 0xf10849f5
   1ba44:	strtmi	r0, [r0], -ip, lsl #4
   1ba48:			; <UNDEFINED> instruction: 0xf7fe4479
   1ba4c:	ldmibmi	r3!, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
   1ba50:	andseq	pc, r4, #8, 2
   1ba54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1ba58:	ldc2	7, cr15, [r0], #1016	; 0x3f8
   1ba5c:			; <UNDEFINED> instruction: 0xf10849f0
   1ba60:			; <UNDEFINED> instruction: 0x4620021c
   1ba64:			; <UNDEFINED> instruction: 0xf7fe4479
   1ba68:	bmi	ffbdad14 <tcgetattr@plt+0xffbd35b8>
   1ba6c:	strtmi	r4, [r0], -lr, ror #19
   1ba70:	ldrdcc	pc, [ip], r8
   1ba74:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ba78:			; <UNDEFINED> instruction: 0xf878f7ff
   1ba7c:	ldrdcc	pc, [ip], r8
   1ba80:	strtmi	r4, [r0], -sl, ror #21
   1ba84:	stmibmi	sl!, {r0, r8, r9, fp, sp}^
   1ba88:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ba8c:	movwcs	fp, #3988	; 0xf94
   1ba90:			; <UNDEFINED> instruction: 0xf7ff2301
   1ba94:	bmi	ffa19c48 <tcgetattr@plt+0xffa124ec>
   1ba98:	strtmi	r4, [r0], -r7, ror #19
   1ba9c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1baa0:	blx	ffe59aa2 <tcgetattr@plt+0xffe52346>
   1baa4:	stmibmi	r6!, {r0, r2, r5, r6, r7, r9, fp, lr}^
   1baa8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1baac:			; <UNDEFINED> instruction: 0xf7fe4479
   1bab0:	vmovcs.16	d16[1], pc
   1bab4:	addshi	pc, r7, r0
   1bab8:	stmdavs	r5!, {r0, r1, r5, r6, r7, fp, sp, lr}
   1babc:	ldrdvc	lr, [r1, -r6]
   1bac0:			; <UNDEFINED> instruction: 0xf0002b00
   1bac4:	strtmi	r8, [r0], -sp, lsl #2
   1bac8:			; <UNDEFINED> instruction: 0xf7ff60a6
   1bacc:			; <UNDEFINED> instruction: 0xb1a5fa39
   1bad0:	addeq	pc, r4, r5, lsl #2
   1bad4:	bge	2066f4 <tcgetattr@plt+0x1fef98>
   1bad8:	andls	sl, r0, #4, 18	; 0x10000
   1badc:			; <UNDEFINED> instruction: 0xf020aa05
   1bae0:	bmi	ff65b894 <tcgetattr@plt+0xff654138>
   1bae4:	ldrbtmi	r4, [sl], #-2520	; 0xfffff628
   1bae8:			; <UNDEFINED> instruction: 0x46054479
   1baec:	strtmi	r4, [r0], -r3, lsl #12
   1baf0:			; <UNDEFINED> instruction: 0xf83cf7ff
   1baf4:			; <UNDEFINED> instruction: 0xf0402d00
   1baf8:	ldfmip	f0, [r4, #36]	; 0x24
   1bafc:	ldmibmi	r4, {r5, r9, sl, lr}^
   1bb00:	ldmdaeq	r8!, {r0, r1, r2, r8, ip, sp, lr, pc}^
   1bb04:	ldmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1bb08:			; <UNDEFINED> instruction: 0x462a4479
   1bb0c:			; <UNDEFINED> instruction: 0xf82ef7ff
   1bb10:	ldmibmi	r1, {r4, r6, r7, r9, fp, lr}^
   1bb14:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1bb18:			; <UNDEFINED> instruction: 0xf7fe4479
   1bb1c:			; <UNDEFINED> instruction: 0x4630fbbb
   1bb20:	blx	ff1d7bd8 <tcgetattr@plt+0xff1d047c>
   1bb24:	stmibmi	lr, {r0, r2, r3, r6, r7, r9, fp, lr}^
   1bb28:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1bb2c:	strtmi	r4, [r0], -r3, lsl #12
   1bb30:			; <UNDEFINED> instruction: 0xf81cf7ff
   1bb34:	stmibmi	fp, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr}^
   1bb38:	blne	fe6ed3e8 <tcgetattr@plt+0xfe6e5c8c>
   1bb3c:	blx	feced3c4 <tcgetattr@plt+0xfece5c68>
   1bb40:	ldrbtmi	pc, [r9], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
   1bb44:			; <UNDEFINED> instruction: 0xf7ff095b
   1bb48:			; <UNDEFINED> instruction: 0xf04ff811
   1bb4c:			; <UNDEFINED> instruction: 0x464031ff
   1bb50:	blx	7d7c04 <tcgetattr@plt+0x7d04a8>
   1bb54:	strtmi	r4, [sl], -r4, asr #19
   1bb58:	bne	cecd44 <tcgetattr@plt+0xce55e8>
   1bb5c:	blx	feced3e4 <tcgetattr@plt+0xfece5c88>
   1bb60:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1bb64:			; <UNDEFINED> instruction: 0xf802f7ff
   1bb68:	strbmi	r2, [r0], -r1, lsl #2
   1bb6c:	blx	457c20 <tcgetattr@plt+0x4504c4>
   1bb70:			; <UNDEFINED> instruction: 0x462a49be
   1bb74:	bne	cecd60 <tcgetattr@plt+0xce5604>
   1bb78:	blx	feced400 <tcgetattr@plt+0xfece5ca4>
   1bb7c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1bb80:			; <UNDEFINED> instruction: 0xfff4f7fe
   1bb84:	ldmibmi	sl!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}
   1bb88:			; <UNDEFINED> instruction: 0xf003462a
   1bb8c:	strtmi	r0, [r0], -r1, lsl #6
   1bb90:			; <UNDEFINED> instruction: 0xf7fe4479
   1bb94:	ldmvs	r3!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1bb98:			; <UNDEFINED> instruction: 0x462a49b6
   1bb9c:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   1bba0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1bba4:			; <UNDEFINED> instruction: 0xffe2f7fe
   1bba8:	ldmibmi	r3!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}
   1bbac:	vrsubhn.i16	d20, <illegal reg q1.5>, q13
   1bbb0:	strtmi	r0, [r0], -r0, lsl #7
   1bbb4:			; <UNDEFINED> instruction: 0xf7fe4479
   1bbb8:	svcvs	0x003bffd9
   1bbbc:	strtmi	r4, [sl], -pc, lsr #19
   1bbc0:			; <UNDEFINED> instruction: 0x46201b9b
   1bbc4:			; <UNDEFINED> instruction: 0xf383fab3
   1bbc8:	ldmdbeq	fp, {r0, r3, r4, r5, r6, sl, lr}^
   1bbcc:			; <UNDEFINED> instruction: 0xffcef7fe
   1bbd0:			; <UNDEFINED> instruction: 0x463868b1
   1bbd4:	blx	957c46 <tcgetattr@plt+0x9504ea>
   1bbd8:	strtmi	r4, [sl], -r9, lsr #19
   1bbdc:			; <UNDEFINED> instruction: 0x46034479
   1bbe0:			; <UNDEFINED> instruction: 0xf7fe4620
   1bbe4:			; <UNDEFINED> instruction: 0xf1b9ffc3
   1bbe8:	andle	r0, r3, r0, lsl #30
   1bbec:	strtmi	r4, [r0], -r9, asr #12
   1bbf0:	blx	5d9bf4 <tcgetattr@plt+0x5d2498>
   1bbf4:	blmi	146e688 <tcgetattr@plt+0x1466f2c>
   1bbf8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1bbfc:	blls	3f5c6c <tcgetattr@plt+0x3ee510>
   1bc00:			; <UNDEFINED> instruction: 0xf04f405a
   1bc04:			; <UNDEFINED> instruction: 0xf0400300
   1bc08:	mulslt	r1, r2, r0
   1bc0c:	blhi	d6f08 <tcgetattr@plt+0xcf7ac>
   1bc10:	svchi	0x00f0e8bd
   1bc14:	ldmmi	sp, {r2, r3, r4, r7, r8, fp, lr}
   1bc18:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1bc1c:			; <UNDEFINED> instruction: 0xf00b3144
   1bc20:			; <UNDEFINED> instruction: 0xf1b8facd
   1bc24:			; <UNDEFINED> instruction: 0xf47f0f00
   1bc28:	ldmibmi	r9, {r1, r2, r6, r8, sl, fp, sp, pc}
   1bc2c:	ldrbtmi	r4, [r9], #-2201	; 0xfffff767
   1bc30:	hvccc	17480	; 0x4448
   1bc34:	blx	ff0d7c68 <tcgetattr@plt+0xff0d050c>
   1bc38:			; <UNDEFINED> instruction: 0xf47f2e00
   1bc3c:	ldmibmi	r6, {r1, r3, r6, r8, sl, fp, sp, pc}
   1bc40:	ldrbtmi	r4, [r9], #-2198	; 0xfffff76a
   1bc44:	hvccc	17480	; 0x4448
   1bc48:	blx	fee57c7c <tcgetattr@plt+0xfee50520>
   1bc4c:	svceq	0x0000f1b9
   1bc50:	cfstrdge	mvd15, [pc, #-508]	; 1ba5c <tcgetattr@plt+0x14300>
   1bc54:	ldmmi	r3, {r1, r4, r7, r8, fp, lr}
   1bc58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1bc5c:			; <UNDEFINED> instruction: 0xf00b3144
   1bc60:	ldrb	pc, [r1, #-2733]	; 0xfffff553	; <UNPREDICTABLE>
   1bc64:			; <UNDEFINED> instruction: 0x46534a90
   1bc68:			; <UNDEFINED> instruction: 0x46204990
   1bc6c:	andls	r4, r2, #2046820352	; 0x7a000000
   1bc70:			; <UNDEFINED> instruction: 0xf1b84479
   1bc74:	svclt	0x00180f00
   1bc78:			; <UNDEFINED> instruction: 0xf7fe2700
   1bc7c:	stmibmi	ip, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1bc80:	ldrbmi	r9, [fp], -r2, lsl #20
   1bc84:			; <UNDEFINED> instruction: 0x46204479
   1bc88:			; <UNDEFINED> instruction: 0xff70f7fe
   1bc8c:	vnmls.f16	s8, s17, s18
   1bc90:			; <UNDEFINED> instruction: 0x46203a10
   1bc94:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   1bc98:			; <UNDEFINED> instruction: 0xff68f7fe
   1bc9c:	suble	r2, r8, r0, lsl #30
   1bca0:	ldrhi	pc, [r0], #2261	; 0x8d5
   1bca4:	movweq	pc, #440	; 0x1b8	; <UNPREDICTABLE>
   1bca8:	movwcs	fp, #7960	; 0x1f18
   1bcac:	strb	r9, [ip, #-770]!	; 0xfffffcfe
   1bcb0:	strtmi	r4, [r0], -r1, lsl #21
   1bcb4:	ldrbtmi	r4, [sl], #-2433	; 0xfffff67f
   1bcb8:			; <UNDEFINED> instruction: 0xf7fe4479
   1bcbc:	qsax	pc, r8, r7	; <UNPREDICTABLE>
   1bcc0:			; <UNDEFINED> instruction: 0x46204a7f
   1bcc4:	ldrbtmi	r4, [sl], #-2431	; 0xfffff681
   1bcc8:			; <UNDEFINED> instruction: 0xf7fe4479
   1bccc:	strb	pc, [ip], -pc, asr #30	; <UNPREDICTABLE>
   1bcd0:			; <UNDEFINED> instruction: 0x46204a7d
   1bcd4:	ldrbtmi	r4, [sl], #-2429	; 0xfffff683
   1bcd8:			; <UNDEFINED> instruction: 0xf7fe4479
   1bcdc:	ldrt	pc, [r4], -r7, asr #30	; <UNPREDICTABLE>
   1bce0:	rscvs	r4, r1, r0, lsr #12
   1bce4:			; <UNDEFINED> instruction: 0xf7ff60a6
   1bce8:	vstrcs.16	s30, [r0, #-86]	; 0xffffffaa	; <UNPREDICTABLE>
   1bcec:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
   1bcf0:			; <UNDEFINED> instruction: 0xf8d5e703
   1bcf4:	mlsvs	r3, r0, r4, r3
   1bcf8:	bmi	1d952c0 <tcgetattr@plt+0x1d8db64>
   1bcfc:	ldmdbmi	r5!, {r5, r9, sl, lr}^
   1bd00:	ldrbtmi	r6, [sl], #-2155	; 0xfffff795
   1bd04:			; <UNDEFINED> instruction: 0xf7fe4479
   1bd08:			; <UNDEFINED> instruction: 0xe644ff31
   1bd0c:			; <UNDEFINED> instruction: 0x46204a72
   1bd10:	blls	12e2e0 <tcgetattr@plt+0x126b84>
   1bd14:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1bd18:			; <UNDEFINED> instruction: 0xf7fe9202
   1bd1c:	ldmdbmi	r0!, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   1bd20:	strtmi	r9, [r0], -r2, lsl #20
   1bd24:	ldrbtmi	r9, [r9], #-2821	; 0xfffff4fb
   1bd28:			; <UNDEFINED> instruction: 0xff20f7fe
   1bd2c:			; <UNDEFINED> instruction: 0xf7ebe6e5
   1bd30:			; <UNDEFINED> instruction: 0xf8cde960
   1bd34:	str	sl, [r8, #-8]!
   1bd38:	andeq	r7, r5, sl, lsl r5
   1bd3c:	andeq	r0, r0, r8, ror r3
   1bd40:	andeq	r5, r3, r0, ror r3
   1bd44:	strdeq	r4, [r3], -sl
   1bd48:	andeq	r5, r3, r6, asr r3
   1bd4c:	strdeq	r4, [r3], -r2
   1bd50:	andeq	r5, r3, r8, lsr r3
   1bd54:	andeq	r4, r3, r0, ror #23
   1bd58:	andeq	r5, r3, sl, lsl r3
   1bd5c:	andeq	r0, r3, r2, lsr pc
   1bd60:	andeq	r5, r3, ip, asr #5
   1bd64:	andeq	r4, r3, sl, lsl #23
   1bd68:	andeq	sp, r3, lr, ror #23
   1bd6c:	andeq	r4, r3, lr, lsl #23
   1bd70:	muleq	r3, r0, fp
   1bd74:	andeq	r4, r3, ip, lsl #23
   1bd78:	andeq	r7, r5, ip, asr #21
   1bd7c:	andeq	sp, r3, lr, asr #23
   1bd80:	andeq	r4, r3, r2, lsr fp
   1bd84:	strdeq	r5, [r3], -r8
   1bd88:	andeq	r5, r3, r0, lsl #25
   1bd8c:	andeq	r4, r3, r2, lsr #22
   1bd90:	andeq	r4, r3, ip, lsl fp
   1bd94:	andeq	r4, r3, r6, lsl fp
   1bd98:	andeq	r4, r3, r6, lsl fp
   1bd9c:	strdeq	sp, [r3], -r4
   1bda0:	andeq	r4, r3, r6, lsl #22
   1bda4:	andeq	r4, r3, r6, lsl #22
   1bda8:	strdeq	r4, [r3], -r8
   1bdac:	strdeq	r4, [r3], -r0
   1bdb0:	strdeq	r4, [r3], -lr
   1bdb4:	strdeq	r4, [r3], -r0
   1bdb8:	strdeq	r4, [r3], -r2
   1bdbc:	andeq	r4, r3, ip, ror #21
   1bdc0:	andeq	sp, r3, r2, asr #20
   1bdc4:	ldrdeq	r4, [r3], -r0
   1bdc8:	muleq	r3, r2, sl
   1bdcc:	andeq	r4, r3, r8, asr #21
   1bdd0:	andeq	sp, r3, sl, lsl #20
   1bdd4:			; <UNDEFINED> instruction: 0x00034abc
   1bdd8:	andeq	sp, r3, sl, ror #19
   1bddc:	andeq	r4, r3, r8, lsr #21
   1bde0:	andeq	sp, r3, r8, lsr sl
   1bde4:	muleq	r3, lr, sl
   1bde8:	andeq	sp, r3, ip, lsl #20
   1bdec:	muleq	r3, r2, sl
   1bdf0:	andeq	r5, r3, sl, lsr r2
   1bdf4:	andeq	r4, r3, r2, lsl #21
   1bdf8:	andeq	r4, r3, sl, ror sl
   1bdfc:	andeq	r4, r3, ip, ror sl
   1be00:	andeq	sp, r3, r0, asr r9
   1be04:	andeq	r4, r3, r2, ror sl
   1be08:	andeq	r4, r3, r8, ror #20
   1be0c:	andeq	r4, r3, r8, ror #20
   1be10:			; <UNDEFINED> instruction: 0xffffdfa1
   1be14:	andeq	r4, r3, sl, ror #20
   1be18:	andeq	r4, r3, r0, ror sl
   1be1c:	andeq	r4, r3, r2, ror sl
   1be20:	andeq	r4, r3, ip, ror sl
   1be24:	andeq	r5, r3, ip, lsl #3
   1be28:	andeq	r4, r3, lr, ror sl
   1be2c:	andeq	sp, r3, r4, asr #17
   1be30:	andeq	r4, r3, lr, ror sl
   1be34:			; <UNDEFINED> instruction: 0xffffde05
   1be38:	andeq	r4, r3, r2, lsl #21
   1be3c:			; <UNDEFINED> instruction: 0xffffdd43
   1be40:	andeq	r4, r3, r4, lsl #21
   1be44:	andeq	sp, r3, r6, ror #16
   1be48:	andeq	r4, r3, r8, asr sl
   1be4c:	andeq	sp, r3, r8, asr #16
   1be50:	andeq	r4, r3, r8, ror #20
   1be54:			; <UNDEFINED> instruction: 0xffffe85f
   1be58:	andeq	r4, r3, r8, ror #20
   1be5c:	andeq	sp, r3, ip, lsl #17
   1be60:	andeq	r4, r3, sl, ror #20
   1be64:	andeq	r4, r3, r2, ror #20
   1be68:	andeq	r4, r3, ip, asr sl
   1be6c:	andeq	r4, r3, r4, asr sl
   1be70:	andeq	r4, r3, r8, asr #20
   1be74:	andeq	r4, r3, sl, asr #20
   1be78:	andeq	r4, r3, r0, asr sl
   1be7c:	andeq	r4, r3, r0, asr sl
   1be80:	andeq	r4, r3, r0, asr sl
   1be84:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   1be88:	strdeq	r4, [r3], -ip
   1be8c:	muleq	r3, r2, r6
   1be90:	andeq	r4, r3, r6, ror #27
   1be94:	ldrdeq	r0, [r3], -r4
   1be98:	ldrdeq	r4, [r3], -r2
   1be9c:	andeq	r0, r3, r4, ror #19
   1bea0:			; <UNDEFINED> instruction: 0x00034dbc
   1bea4:	andeq	r0, r3, r6, ror #19
   1bea8:	andeq	sp, r3, r0, ror #13
   1beac:	andeq	r4, r3, r0, lsl #13
   1beb0:	andeq	r4, r3, ip, ror r6
   1beb4:	andeq	r4, r3, sl, ror r6
   1beb8:	muleq	r3, r6, r6
   1bebc:	andeq	r4, r3, r4, lsr #14
   1bec0:	andeq	sp, r3, r6, lsl #13
   1bec4:	andeq	r4, r3, r4, asr #14
   1bec8:	andeq	sp, r3, r6, ror r6
   1becc:	andeq	r4, r3, r8, lsr #14
   1bed0:			; <UNDEFINED> instruction: 0x0003d6b2
   1bed4:	andeq	r4, r3, r8, lsr #14
   1bed8:	andeq	r4, r3, ip, ror #29
   1bedc:	andeq	r4, r3, sl, lsr r8
   1bee0:	andeq	r4, r3, sl, lsr r8
   1bee4:	svcmi	0x00f0e92d
   1bee8:	stc	6, cr4, [sp, #-16]!
   1beec:	strmi	r8, [r8], -r4, lsl #22
   1bef0:	stcpl	8, cr15, [r8], {223}	; 0xdf
   1bef4:			; <UNDEFINED> instruction: 0xf8df4611
   1bef8:	ldrbtmi	r2, [sp], #-3080	; 0xfffff3f8
   1befc:	stmiapl	sl!, {r0, r5, r7, ip, sp, pc}
   1bf00:	andsls	r6, pc, #1179648	; 0x120000
   1bf04:	andeq	pc, r0, #79	; 0x4f
   1bf08:	stmdbvs	r3!, {r0, r3, r8, r9, ip, pc}
   1bf0c:	blls	bc0b58 <tcgetattr@plt+0xbb93fc>
   1bf10:	blls	c00b40 <tcgetattr@plt+0xbf93e4>
   1bf14:			; <UNDEFINED> instruction: 0xf02d9306
   1bf18:	movwcs	pc, #2521	; 0x9d9	; <UNPREDICTABLE>
   1bf1c:	subscc	pc, r8, #70254592	; 0x4300000
   1bf20:	vorr.i32	d25, #1536	; 0x00000600
   1bf24:	tstls	r4, #-1610612733	; 0xa0000003
   1bf28:			; <UNDEFINED> instruction: 0xf8df921e
   1bf2c:	ldrbtmi	r3, [fp], #-3032	; 0xfffff428
   1bf30:	stmdavc	r6, {r4, r8, r9, ip, pc}
   1bf34:	cdpcs	0, 3, cr9, cr10, cr13, {0}
   1bf38:	mcrcs	15, 0, fp, cr0, cr8, {0}
   1bf3c:	movwcs	fp, #7956	; 0x1f14
   1bf40:			; <UNDEFINED> instruction: 0xf0002300
   1bf44:			; <UNDEFINED> instruction: 0xf8df858a
   1bf48:	strmi	r3, [r5], -r0, asr #23
   1bf4c:	blge	fef5a2d0 <tcgetattr@plt+0xfef52b74>
   1bf50:	ldrbtmi	r4, [sl], #1147	; 0x47b
   1bf54:	bcc	45777c <tcgetattr@plt+0x450020>
   1bf58:	blcc	fed5a2dc <tcgetattr@plt+0xfed52b80>
   1bf5c:	mcr	4, 0, r4, cr8, cr11, {3}
   1bf60:			; <UNDEFINED> instruction: 0x2e3b3a90
   1bf64:	svclt	0x00084650
   1bf68:	stmdavc	lr!, {r0, r8, sl, ip, sp}
   1bf6c:			; <UNDEFINED> instruction: 0xf7eb4631
   1bf70:	teqlt	r0, r0	; <illegal shifter operand>
   1bf74:	blcc	eba128 <tcgetattr@plt+0xeb29cc>
   1bf78:	svclt	0x009c2b01
   1bf7c:	movwcs	r2, #4352	; 0x1100
   1bf80:	stmdavc	fp!, {r0, r3, r4, r8, fp, ip, lr, pc}
   1bf84:			; <UNDEFINED> instruction: 0xf0002b7c
   1bf88:	blcs	9bc1c8 <tcgetattr@plt+0x9b4a6c>
   1bf8c:			; <UNDEFINED> instruction: 0x83b7f000
   1bf90:	andle	r2, r6, r1, lsr #22
   1bf94:	andle	r2, r4, sp, lsr fp
   1bf98:	andle	r2, r2, ip, lsr fp
   1bf9c:			; <UNDEFINED> instruction: 0xf0402b3e
   1bfa0:	stmdavc	fp!, {r1, r2, r7, pc}^
   1bfa4:			; <UNDEFINED> instruction: 0xf0402b3d
   1bfa8:	stmiavc	fp!, {r1, r7, pc}
   1bfac:	blcs	6ac9c <tcgetattr@plt+0x63540>
   1bfb0:	tstcs	r0, sp, ror r8
   1bfb4:	strtmi	r2, [sl], -r2, lsl #6
   1bfb8:	tstls	r0, r1, lsl #2
   1bfbc:	ldmdbge	r4, {r1, r2, r4, fp, sp, pc}
   1bfc0:			; <UNDEFINED> instruction: 0xf7fd441d
   1bfc4:	stmdavc	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1bfc8:	svclt	0x00182e00
   1bfcc:	bicle	r2, r8, sl, lsr lr
   1bfd0:	vmovcs.32	r9, d10[1]
   1bfd4:	movwls	r9, #35092	; 0x8914
   1bfd8:	addshi	pc, fp, r0
   1bfdc:			; <UNDEFINED> instruction: 0xf7fd9808
   1bfe0:	movwcs	pc, #3307	; 0xceb	; <UNPREDICTABLE>
   1bfe4:	tstls	r4, #939524096	; 0x38000000
   1bfe8:	movwls	r9, #45832	; 0xb308
   1bfec:	movwls	r9, #49927	; 0xc307
   1bff0:	movwls	r9, #21263	; 0x530f
   1bff4:	vmla.f64	d9, d8, d13
   1bff8:	blls	16aa40 <tcgetattr@plt+0x1632e4>
   1bffc:	strvc	pc, [r0, #-1043]	; 0xfffffbed
   1c000:	strthi	pc, [r6], #64	; 0x40
   1c004:	blcs	42c48 <tcgetattr@plt+0x3b4ec>
   1c008:	bichi	pc, r4, #0
   1c00c:	bne	fe457874 <tcgetattr@plt+0xfe450118>
   1c010:			; <UNDEFINED> instruction: 0xf0014620
   1c014:	blls	49af68 <tcgetattr@plt+0x49380c>
   1c018:	blcs	2d838 <tcgetattr@plt+0x260dc>
   1c01c:	strthi	pc, [r8], -r0
   1c020:			; <UNDEFINED> instruction: 0xf8df9b11
   1c024:			; <UNDEFINED> instruction: 0xf8df1af0
   1c028:	ldmdavs	pc, {r4, r5, r6, r7, r9, fp, sp}	; <UNPREDICTABLE>
   1c02c:			; <UNDEFINED> instruction: 0x46034479
   1c030:	cmpcc	r4, sl, ror r4
   1c034:	strls	r4, [r0, -r0, lsr #12]
   1c038:	blx	10da03a <tcgetattr@plt+0x10d28de>
   1c03c:	ldmvs	r3, {r2, r9, fp, ip, pc}^
   1c040:	svclt	0x00dc2b00
   1c044:	ldrmi	r4, [r7], -sl, lsr #12
   1c048:	ldmvs	r3, {r4, r8, sl, fp, ip, lr, pc}
   1c04c:	ldmdavs	sp, {r0, r3, r5, r6, r8, sp}
   1c050:			; <UNDEFINED> instruction: 0xf7eb4628
   1c054:	cmncs	r2, lr, ror r9
   1c058:	svccc	0x00004607
   1c05c:	svclt	0x00184628
   1c060:			; <UNDEFINED> instruction: 0xf7eb2701
   1c064:			; <UNDEFINED> instruction: 0x1e02e976
   1c068:	andcs	fp, r1, #24, 30	; 0x60
   1c06c:	ldmdals	r1, {r0, r4, r5, r9, sl, lr}
   1c070:			; <UNDEFINED> instruction: 0xf02c463b
   1c074:			; <UNDEFINED> instruction: 0xf8dffe05
   1c078:	ldrbtmi	r1, [r9], #-2724	; 0xfffff55c
   1c07c:	ldmdage	r6, {r1, r9, sl, lr}
   1c080:			; <UNDEFINED> instruction: 0xf94cf02d
   1c084:			; <UNDEFINED> instruction: 0xf7ea4630
   1c088:	blls	197db0 <tcgetattr@plt+0x190654>
   1c08c:			; <UNDEFINED> instruction: 0xf140069a
   1c090:	ldmdbls	r6, {r0, r1, r3, r5, r9, pc}
   1c094:			; <UNDEFINED> instruction: 0xf0014620
   1c098:			; <UNDEFINED> instruction: 0x4605fb91
   1c09c:			; <UNDEFINED> instruction: 0xf7ea9816
   1c0a0:	ldrls	lr, [r6, #-3900]	; 0xfffff0c4
   1c0a4:	stmdavc	fp!, {r2, r5, r9, sp, lr, pc}^
   1c0a8:			; <UNDEFINED> instruction: 0xf43f2b7c
   1c0ac:	mrc	15, 0, sl, cr8, cr14, {3}
   1c0b0:			; <UNDEFINED> instruction: 0x46310a10
   1c0b4:	stmdb	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c0b8:	addle	r2, r9, r0, lsl #16
   1c0bc:			; <UNDEFINED> instruction: 0xf88d46a8
   1c0c0:			; <UNDEFINED> instruction: 0xf8186054
   1c0c4:			; <UNDEFINED> instruction: 0xf1abbf01
   1c0c8:	bcs	5c9b8 <tcgetattr@plt+0x5525c>
   1c0cc:	movthi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   1c0d0:	stmdb	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c0d4:			; <UNDEFINED> instruction: 0xf8326802
   1c0d8:			; <UNDEFINED> instruction: 0xf086601b
   1c0dc:	vrsubhn.i16	d16, q3, q2
   1c0e0:			; <UNDEFINED> instruction: 0xf1bb0680
   1c0e4:	svclt	0x00080f2d
   1c0e8:	streq	pc, [r1], -r6, asr #32
   1c0ec:			; <UNDEFINED> instruction: 0xf0002e00
   1c0f0:	cdp	2, 1, cr8, cr8, cr0, {5}
   1c0f4:			; <UNDEFINED> instruction: 0x46401a90
   1c0f8:	mrc2	7, 6, pc, cr14, cr14, {7}
   1c0fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1c100:	sbcshi	pc, lr, #64	; 0x40
   1c104:	blls	5ba1c4 <tcgetattr@plt+0x5b2a68>
   1c108:	ldmdbls	r4, {r1, r3, r4, r5, r9, sl, fp, sp}
   1c10c:			; <UNDEFINED> instruction: 0xf47f9308
   1c110:	stclne	15, cr10, [fp], #-404	; 0xfffffe6c
   1c114:	bcc	fe45793c <tcgetattr@plt+0xfe4501e0>
   1c118:			; <UNDEFINED> instruction: 0xf0002900
   1c11c:			; <UNDEFINED> instruction: 0xf8df84a6
   1c120:	strcs	sl, [r0, -r0, lsl #20]
   1c124:	ldmibhi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c128:	ldmiblt	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c12c:			; <UNDEFINED> instruction: 0xf8df44fa
   1c130:	ldrbtmi	r9, [r8], #2556	; 0x9fc
   1c134:	ldrbtmi	r9, [fp], #3592	; 0xe08
   1c138:	beq	1558568 <tcgetattr@plt+0x1550e0c>
   1c13c:			; <UNDEFINED> instruction: 0xf10844f9
   1c140:	smlsdls	ip, r4, r8, r0
   1c144:	strls	r9, [r7, -pc, lsl #14]
   1c148:	strls	r9, [r5, -fp, lsl #14]
   1c14c:			; <UNDEFINED> instruction: 0xf00a970e
   1c150:	strls	pc, [r4], -sp, asr #31
   1c154:	bvs	90a59c <tcgetattr@plt+0x902e40>
   1c158:	ldrle	r0, [pc, #-1816]	; 1ba48 <tcgetattr@plt+0x142ec>
   1c15c:			; <UNDEFINED> instruction: 0x465a463b
   1c160:			; <UNDEFINED> instruction: 0x46204651
   1c164:			; <UNDEFINED> instruction: 0xf7fe9600
   1c168:	ldmvs	r3!, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}^
   1c16c:	vldrle	d2, [r5, #-0]
   1c170:	bmi	457998 <tcgetattr@plt+0x45023c>
   1c174:			; <UNDEFINED> instruction: 0xf8d62500
   1c178:	ldrtmi	ip, [fp], -r8
   1c17c:	beq	4579e4 <tcgetattr@plt+0x450288>
   1c180:	strbmi	r4, [r1], -sl, asr #12
   1c184:	eormi	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   1c188:	strpl	lr, [r0], #-2509	; 0xfffff633
   1c18c:			; <UNDEFINED> instruction: 0xf7fe3501
   1c190:	ldmvs	r3!, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}^
   1c194:	sfmle	f4, 2, [lr], #684	; 0x2ac
   1c198:	bmi	457a00 <tcgetattr@plt+0x4502a4>
   1c19c:	blcs	76370 <tcgetattr@plt+0x6ec14>
   1c1a0:	addshi	pc, r1, r0
   1c1a4:			; <UNDEFINED> instruction: 0xf0002b02
   1c1a8:	blls	53c5dc <tcgetattr@plt+0x534e80>
   1c1ac:	ldrcc	r3, [r0], -r1, lsl #14
   1c1b0:	stmiale	ip, {r0, r1, r3, r4, r5, r7, r9, lr}^
   1c1b4:			; <UNDEFINED> instruction: 0xf0139b05
   1c1b8:			; <UNDEFINED> instruction: 0xf0400610
   1c1bc:			; <UNDEFINED> instruction: 0xf01382df
   1c1c0:			; <UNDEFINED> instruction: 0xf0400580
   1c1c4:	blls	17c684 <tcgetattr@plt+0x174f28>
   1c1c8:			; <UNDEFINED> instruction: 0xf57f05d9
   1c1cc:	stmibvs	r3!, {r1, r2, r4, r8, r9, sl, fp, sp, pc}
   1c1d0:			; <UNDEFINED> instruction: 0xf8d46866
   1c1d4:	mcr	0, 0, fp, cr8, cr4, {0}
   1c1d8:	vmovcs	s0, r3
   1c1dc:	ldrbhi	pc, [fp, #-0]!	; <UNPREDICTABLE>
   1c1e0:	bne	fe457a48 <tcgetattr@plt+0xfe4502ec>
   1c1e4:	bge	586e44 <tcgetattr@plt+0x57f6e8>
   1c1e8:	strls	r4, [r0, #-1568]	; 0xfffff9e0
   1c1ec:	blx	ffa581f8 <tcgetattr@plt+0xffa50a9c>
   1c1f0:			; <UNDEFINED> instruction: 0xf0402800
   1c1f4:	tstcs	r1, sl, lsr #8
   1c1f8:			; <UNDEFINED> instruction: 0xf02d4608
   1c1fc:	stmdavs	r3!, {r0, r4, fp, ip, sp, lr, pc}^
   1c200:	mvnscc	pc, pc, asr #32
   1c204:			; <UNDEFINED> instruction: 0xf1034607
   1c208:			; <UNDEFINED> instruction: 0xf02a0078
   1c20c:	strmi	pc, [r5], -r1, asr #29
   1c210:	subsle	r2, r1, r0, lsl #16
   1c214:	ldmdbge	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c218:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c21c:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c220:			; <UNDEFINED> instruction: 0x970444fa
   1c224:	beq	1f58654 <tcgetattr@plt+0x1f50ef8>
   1c228:	movwls	r4, #29819	; 0x747b
   1c22c:	ldrbmi	r6, [r1], -lr, lsr #17
   1c230:	strtmi	r6, [r0], -fp, lsr #16
   1c234:	ldmdavs	r7!, {r0, r1, r2, r9, fp, ip, pc}
   1c238:			; <UNDEFINED> instruction: 0xf7fe9700
   1c23c:			; <UNDEFINED> instruction: 0xf8ddfa41
   1c240:			; <UNDEFINED> instruction: 0xf1b99058
   1c244:	andle	r0, r3, r0, lsl #30
   1c248:	cdpvs	8, 13, cr6, cr11, cr3, {3}
   1c24c:	andle	r4, r1, fp, lsr #5
   1c250:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1c254:			; <UNDEFINED> instruction: 0x46596832
   1c258:			; <UNDEFINED> instruction: 0xf0426a23
   1c25c:	cdp	2, 1, cr4, cr8, cr0, {4}
   1c260:			; <UNDEFINED> instruction: 0xf7fe0a10
   1c264:	bvs	fea1b598 <tcgetattr@plt+0xfea13e3c>
   1c268:	andne	lr, r0, #212, 18	; 0x350000
   1c26c:	addvs	r4, r7, #45088768	; 0x2b00000
   1c270:	strcs	r4, [r0, -r6, lsl #12]
   1c274:			; <UNDEFINED> instruction: 0xf7ff9700
   1c278:			; <UNDEFINED> instruction: 0x4649f9f3
   1c27c:			; <UNDEFINED> instruction: 0xf0014630
   1c280:	pkhbtmi	pc, r1, sp, lsl #21	; <UNPREDICTABLE>
   1c284:			; <UNDEFINED> instruction: 0xf7fe4630
   1c288:	strbmi	pc, [r8], -pc, lsr #21	; <UNPREDICTABLE>
   1c28c:	ldmda	sl, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c290:	stmdals	r4, {r7, sl, lr}
   1c294:			; <UNDEFINED> instruction: 0xf02d4641
   1c298:	strbmi	pc, [r2], -r3, lsl #16	; <UNPREDICTABLE>
   1c29c:	andls	r4, r4, r9, asr #12
   1c2a0:	mrrc2	0, 2, pc, r8, cr13	; <UNPREDICTABLE>
   1c2a4:			; <UNDEFINED> instruction: 0xf7ea4648
   1c2a8:			; <UNDEFINED> instruction: 0x4628ee38
   1c2ac:	cdp2	0, 4, cr15, cr0, cr10, {1}
   1c2b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1c2b4:	svcls	0x0004d1ba
   1c2b8:			; <UNDEFINED> instruction: 0xf7ea9816
   1c2bc:	ldmdals	r5, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
   1c2c0:	cdp	7, 2, cr15, cr10, cr10, {7}
   1c2c4:	ldmdavc	r3!, {r3, r8, sp, lr, pc}
   1c2c8:	blcs	e2afc0 <tcgetattr@plt+0xe23864>
   1c2cc:	svcge	0x006df63f
   1c2d0:			; <UNDEFINED> instruction: 0xf852a202
   1c2d4:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   1c2d8:	svclt	0x00004710
   1c2dc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1c2e0:	muleq	r0, sp, r5
   1c2e4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1c2e8:			; <UNDEFINED> instruction: 0xfffffecf
   1c2ec:			; <UNDEFINED> instruction: 0xfffffecf
   1c2f0:			; <UNDEFINED> instruction: 0xfffffecf
   1c2f4:			; <UNDEFINED> instruction: 0xfffffecf
   1c2f8:	andeq	r0, r0, r3, lsr r6
   1c2fc:			; <UNDEFINED> instruction: 0xfffffecf
   1c300:	andeq	r0, r0, r7, lsl #12
   1c304:			; <UNDEFINED> instruction: 0xfffffecf
   1c308:			; <UNDEFINED> instruction: 0xfffffecf
   1c30c:			; <UNDEFINED> instruction: 0xfffffecf
   1c310:			; <UNDEFINED> instruction: 0xfffffecf
   1c314:			; <UNDEFINED> instruction: 0xfffffecf
   1c318:			; <UNDEFINED> instruction: 0xfffffecf
   1c31c:			; <UNDEFINED> instruction: 0xfffffecf
   1c320:			; <UNDEFINED> instruction: 0xfffffecf
   1c324:			; <UNDEFINED> instruction: 0xfffffecf
   1c328:			; <UNDEFINED> instruction: 0xfffffecf
   1c32c:	andeq	r0, r0, r9, lsr #12
   1c330:			; <UNDEFINED> instruction: 0xfffffecf
   1c334:			; <UNDEFINED> instruction: 0xfffffecf
   1c338:	andeq	r0, r0, r5, ror r5
   1c33c:	strdeq	r0, [r0], -sp
   1c340:			; <UNDEFINED> instruction: 0xfffffecf
   1c344:			; <UNDEFINED> instruction: 0xfffffecf
   1c348:	andeq	r0, r0, r9, ror #11
   1c34c:			; <UNDEFINED> instruction: 0xfffffecf
   1c350:			; <UNDEFINED> instruction: 0xfffffecf
   1c354:			; <UNDEFINED> instruction: 0xfffffecf
   1c358:			; <UNDEFINED> instruction: 0xfffffecf
   1c35c:			; <UNDEFINED> instruction: 0xfffffecf
   1c360:			; <UNDEFINED> instruction: 0xfffffecf
   1c364:			; <UNDEFINED> instruction: 0xfffffecf
   1c368:			; <UNDEFINED> instruction: 0xfffffecf
   1c36c:			; <UNDEFINED> instruction: 0xfffffecf
   1c370:			; <UNDEFINED> instruction: 0xfffffecf
   1c374:	strdeq	r0, [r0], -r3
   1c378:			; <UNDEFINED> instruction: 0xfffffecf
   1c37c:	andeq	r0, r0, pc, ror r5
   1c380:			; <UNDEFINED> instruction: 0xfffffecf
   1c384:			; <UNDEFINED> instruction: 0xfffffecf
   1c388:			; <UNDEFINED> instruction: 0xfffffecf
   1c38c:			; <UNDEFINED> instruction: 0xfffffecf
   1c390:			; <UNDEFINED> instruction: 0xfffffecf
   1c394:			; <UNDEFINED> instruction: 0xfffffecf
   1c398:			; <UNDEFINED> instruction: 0xfffffecf
   1c39c:	andeq	r0, r0, r9, lsl #11
   1c3a0:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1c3a4:			; <UNDEFINED> instruction: 0xfffffecf
   1c3a8:			; <UNDEFINED> instruction: 0xfffffecf
   1c3ac:			; <UNDEFINED> instruction: 0xfffffecf
   1c3b0:	muleq	r0, r3, r5
   1c3b4:			; <UNDEFINED> instruction: 0xfffffecf
   1c3b8:	andeq	r0, r0, r1, lsl r6
   1c3bc:	andeq	r0, r0, pc, lsl r6
   1c3c0:	blcs	1f3a494 <tcgetattr@plt+0x1f32d38>
   1c3c4:	ldmdavc	r2!, {r1, r8, ip, lr, pc}^
   1c3c8:	eorle	r2, r5, ip, ror sl
   1c3cc:	tstle	r6, r6, lsr #22
   1c3d0:	bcs	9ba5a0 <tcgetattr@plt+0x9b2e44>
   1c3d4:	ldmvc	r2!, {r0, r1, r8, ip, lr, pc}
   1c3d8:	strls	fp, [r7], -sl, lsl #18
   1c3dc:	blcs	f95f78 <tcgetattr@plt+0xf8e81c>
   1c3e0:	ldmdavc	r2!, {r0, r1, r8, ip, lr, pc}^
   1c3e4:			; <UNDEFINED> instruction: 0xf0002a3d
   1c3e8:	blcs	87cb2c <tcgetattr@plt+0x8753d0>
   1c3ec:	eorhi	pc, r7, #0
   1c3f0:	tstle	r3, lr, lsr fp
   1c3f4:	bcs	f7a5c4 <tcgetattr@plt+0xf72e68>
   1c3f8:	cmphi	lr, #0	; <UNPREDICTABLE>
   1c3fc:			; <UNDEFINED> instruction: 0xf47f2b3c
   1c400:	ldmdavc	r3!, {r2, r4, r6, r7, r9, sl, fp, sp, pc}^
   1c404:			; <UNDEFINED> instruction: 0xf47f2b3d
   1c408:	bls	207f50 <tcgetattr@plt+0x2007f4>
   1c40c:	blcs	3a6e0 <tcgetattr@plt+0x32f84>
   1c410:	ldrtmi	fp, [r2], -r8, lsl #30
   1c414:	strb	r9, [r8], r7, lsl #4
   1c418:	bcs	3a6e8 <tcgetattr@plt+0x32f8c>
   1c41c:			; <UNDEFINED> instruction: 0x9607d1d6
   1c420:	stmibvs	r3!, {r0, r1, r6, r7, r9, sl, sp, lr, pc}
   1c424:	strmi	r2, [r8], -r1, lsl #2
   1c428:	bcc	457c50 <tcgetattr@plt+0x4504f4>
   1c42c:	vmls.f16	s12, s18, s7
   1c430:			; <UNDEFINED> instruction: 0xf02c3a10
   1c434:			; <UNDEFINED> instruction: 0xf8dffef5
   1c438:			; <UNDEFINED> instruction: 0xf04f3700
   1c43c:	bls	428c40 <tcgetattr@plt+0x4214e4>
   1c440:	ldmpl	r0, {r0, r1, r2, r9, sl, lr}^
   1c444:			; <UNDEFINED> instruction: 0xf8aef019
   1c448:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1c44c:			; <UNDEFINED> instruction: 0xf8dfd044
   1c450:			; <UNDEFINED> instruction: 0xf04f96ec
   1c454:			; <UNDEFINED> instruction: 0xf8df0801
   1c458:	ldrbtmi	sl, [r9], #1768	; 0x6e8
   1c45c:	ldrbtmi	r9, [sl], #1543	; 0x607
   1c460:	stmdbeq	r4!, {r0, r3, r8, ip, sp, lr, pc}^
   1c464:	stmdavs	fp!, {r2, r8, r9, sl, ip, pc}
   1c468:			; <UNDEFINED> instruction: 0x46494652
   1c46c:			; <UNDEFINED> instruction: 0xf7fe4620
   1c470:	vnmls.f16	s30, s18, s15
   1c474:	bvs	8e2cbc <tcgetattr@plt+0x8db560>
   1c478:	cdp	2, 1, cr2, cr8, cr0, {0}
   1c47c:			; <UNDEFINED> instruction: 0xf7fe0a10
   1c480:	bvs	fea1b37c <tcgetattr@plt+0xfea13c20>
   1c484:	movwcs	r6, #2081	; 0x821
   1c488:	addvs	r4, r7, #44040192	; 0x2a00000
   1c48c:	svcls	0x00074606
   1c490:			; <UNDEFINED> instruction: 0xf7ff9700
   1c494:	andcs	pc, r0, #15007744	; 0xe50000
   1c498:	bne	fe457d00 <tcgetattr@plt+0xfe4505a4>
   1c49c:			; <UNDEFINED> instruction: 0xf0014630
   1c4a0:	strmi	pc, [r3], r1, lsl #19
   1c4a4:			; <UNDEFINED> instruction: 0xf7fe4630
   1c4a8:			; <UNDEFINED> instruction: 0x4658f99f
   1c4ac:	svc	0x004af7ea
   1c4b0:	stmdals	r4, {r7, sl, lr}
   1c4b4:			; <UNDEFINED> instruction: 0xf02c4641
   1c4b8:			; <UNDEFINED> instruction: 0x4642fef3
   1c4bc:	andls	r4, r4, r9, asr r6
   1c4c0:	blx	125857e <tcgetattr@plt+0x1250e22>
   1c4c4:			; <UNDEFINED> instruction: 0xf7ea4658
   1c4c8:	strtmi	lr, [r8], -r8, lsr #26
   1c4cc:			; <UNDEFINED> instruction: 0xf82ef019
   1c4d0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1c4d4:	svcls	0x0004d1c7
   1c4d8:	svccs	0x00009716
   1c4dc:	strhi	pc, [r4], #-0
   1c4e0:	ldreq	r9, [sl], r5, lsl #22
   1c4e4:	cfldr64ge	mvdx15, [r5, #252]	; 0xfc
   1c4e8:	ldrbeq	r9, [fp], -r5, lsl #22
   1c4ec:	teqhi	ip, r0, lsl #2	; <UNPREDICTABLE>
   1c4f0:	stccs	13, cr9, [r0, #-48]	; 0xffffffd0
   1c4f4:	stmiavs	fp!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
   1c4f8:	ldmdavs	r9, {r5, r9, sl, lr}
   1c4fc:			; <UNDEFINED> instruction: 0xf95ef001
   1c500:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, sp, lr}^
   1c504:	strtmi	r4, [r0], -r2, lsl #12
   1c508:			; <UNDEFINED> instruction: 0xf0019213
   1c50c:	stmiavs	fp!, {r0, r1, r2, r4, r6, r8, fp, ip, sp, lr, pc}^
   1c510:	cfmsub32ls	mvax1, mvfx4, mvfx6, mvfx10
   1c514:	svcls	0x00132b02
   1c518:	movwcs	fp, #8152	; 0x1fd8
   1c51c:	andsls	r4, r5, r5, lsl #12
   1c520:	ldmvs	r3, {r3, r8, sl, fp, ip, lr, pc}
   1c524:	ldmvs	r8, {r0, r3, r5, r6, r8, sp}
   1c528:	svc	0x0012f7ea
   1c52c:	svclt	0x000c2800
   1c530:	movwcs	r2, #13057	; 0x3301
   1c534:	ldrtmi	r4, [r8], -r9, lsr #12
   1c538:			; <UNDEFINED> instruction: 0xf0104632
   1c53c:	strmi	pc, [r5], -r1, ror #17
   1c540:			; <UNDEFINED> instruction: 0xf0002800
   1c544:	blls	57d01c <tcgetattr@plt+0x5758c0>
   1c548:			; <UNDEFINED> instruction: 0xf8df4620
   1c54c:			; <UNDEFINED> instruction: 0xf8df15f8
   1c550:	ldrbtmi	r2, [r9], #-1528	; 0xfffffa08
   1c554:	strcc	lr, [r0, #-2509]	; 0xfffff633
   1c558:	blls	4e8ab0 <tcgetattr@plt+0x4e1354>
   1c55c:			; <UNDEFINED> instruction: 0xf7fe447a
   1c560:	ldmdals	r6, {r0, r1, r2, r3, r5, r7, fp, ip, sp, lr, pc}
   1c564:	ldcl	7, cr15, [r8], {234}	; 0xea
   1c568:	ldrls	r9, [r6, #-2069]	; 0xfffff7eb
   1c56c:	ldcl	7, cr15, [r4], {234}	; 0xea
   1c570:			; <UNDEFINED> instruction: 0xf7ea9813
   1c574:	blls	3178c4 <tcgetattr@plt+0x310168>
   1c578:	blcs	429d8 <tcgetattr@plt+0x3b27c>
   1c57c:	sbchi	pc, r9, r0, lsl #6
   1c580:	bichi	pc, r7, r0, asr #32
   1c584:	tstls	r4, r8, lsl #12
   1c588:	cdp	7, 13, cr15, cr12, cr10, {7}
   1c58c:	stmdbls	r6, {r1, r3, r8, r9, fp, ip, pc}
   1c590:	stmdavs	pc, {r1, r3, r4, fp, sp, lr}	; <UNPREDICTABLE>
   1c594:	blne	ff5029ac <tcgetattr@plt+0xff4fb250>
   1c598:	strmi	r1, [r6], -r5, asr #24
   1c59c:	adcmi	r9, fp, #589824	; 0x90000
   1c5a0:	andsle	r6, r3, #0, 16
   1c5a4:	stmdals	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1c5a8:			; <UNDEFINED> instruction: 0xa018f8dd
   1c5ac:			; <UNDEFINED> instruction: 0xf02c2102
   1c5b0:			; <UNDEFINED> instruction: 0xf8d8fe57
   1c5b4:	subseq	r2, r2, r0
   1c5b8:	andeq	pc, r0, r9, asr #17
   1c5bc:	andcs	pc, r0, r8, asr #17
   1c5c0:	ldrdvc	pc, [r0], -sl
   1c5c4:	adcmi	r1, fp, #216064	; 0x34c00
   1c5c8:	ldmdbls	r6, {r4, r5, r6, r7, r8, r9, ip, lr, pc}
   1c5cc:	ldrtmi	r4, [r8], #-1586	; 0xfffff9ce
   1c5d0:	stcl	7, cr15, [r0], {234}	; 0xea
   1c5d4:	strtmi	r9, [r0], -r6, lsl #30
   1c5d8:	stcls	13, cr9, [sp], {22}
   1c5dc:			; <UNDEFINED> instruction: 0xf8df683a
   1c5e0:	ldrmi	r1, [r6], #-1388	; 0xfffffa94
   1c5e4:	strbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1c5e8:			; <UNDEFINED> instruction: 0x46234479
   1c5ec:	cmpcc	r4, sl, ror r4
   1c5f0:	eorsvs	r9, lr, r0, lsl #10
   1c5f4:			; <UNDEFINED> instruction: 0xf864f7fe
   1c5f8:			; <UNDEFINED> instruction: 0xf7ea9816
   1c5fc:	stmdals	r8, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
   1c600:			; <UNDEFINED> instruction: 0xf7fd9914
   1c604:			; <UNDEFINED> instruction: 0x4620f9d9
   1c608:	stc	7, cr15, [r6], {234}	; 0xea
   1c60c:			; <UNDEFINED> instruction: 0xf8df2000
   1c610:			; <UNDEFINED> instruction: 0xf8df2544
   1c614:	ldrbtmi	r3, [sl], #-1260	; 0xfffffb14
   1c618:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c61c:	subsmi	r9, sl, pc, lsl fp
   1c620:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c624:	strhi	pc, [r1], #-64	; 0xffffffc0
   1c628:	ldc	0, cr11, [sp], #132	; 0x84
   1c62c:	pop	{r2, r8, r9, fp, pc}
   1c630:			; <UNDEFINED> instruction: 0xf10d8ff0
   1c634:			; <UNDEFINED> instruction: 0x46370978
   1c638:			; <UNDEFINED> instruction: 0xf88d465a
   1c63c:	eor	fp, r4, r8, ror r0
   1c640:	andcs	r3, r4, #1048576	; 0x100000
   1c644:			; <UNDEFINED> instruction: 0x46314638
   1c648:	cdp2	0, 0, cr15, cr10, cr12, {1}
   1c64c:	smlatbeq	fp, r5, fp, lr
   1c650:	ldrbmi	r4, [r8], -r7, lsl #12
   1c654:	cdp2	0, 3, cr15, cr10, cr12, {1}
   1c658:	b	13e4e60 <tcgetattr@plt+0x13dd704>
   1c65c:			; <UNDEFINED> instruction: 0xf1ab0b86
   1c660:	strmi	r0, [r1], -r4, lsl #22
   1c664:	strtmi	r4, [r0], -r0, lsl #13
   1c668:			; <UNDEFINED> instruction: 0xf89cf001
   1c66c:	strbmi	r4, [r0], -r3, lsl #12
   1c670:	andcc	pc, fp, r7, asr #16
   1c674:	mrrc	7, 14, pc, r0, cr10	; <UNPREDICTABLE>
   1c678:	mullt	r0, r5, r8
   1c67c:	teqeq	sl, #-1073741782	; 0xc000002a	; <UNPREDICTABLE>
   1c680:	ldmdble	r4, {r0, r8, r9, fp, sp}
   1c684:			; <UNDEFINED> instruction: 0x2078f89d
   1c688:	ldrmi	r4, [r3, #1704]	; 0x6a8
   1c68c:			; <UNDEFINED> instruction: 0xf898d105
   1c690:	blcc	ea869c <tcgetattr@plt+0xea0f40>
   1c694:	vqdmulh.s<illegal width 8>	d18, d0, d1
   1c698:			; <UNDEFINED> instruction: 0xf10881d5
   1c69c:	strbmi	r0, [r9], -r1, lsl #22
   1c6a0:			; <UNDEFINED> instruction: 0xf7fe4658
   1c6a4:	strmi	pc, [r5], -r9, lsl #24
   1c6a8:	bicle	r2, r9, r0, lsl #16
   1c6ac:	bge	56dfc8 <tcgetattr@plt+0x56686c>
   1c6b0:	ldmdage	r6, {r2, r4, r8, fp, sp, pc}
   1c6b4:	strls	r2, [r1], -r1, lsl #6
   1c6b8:			; <UNDEFINED> instruction: 0xf7fc9700
   1c6bc:	str	pc, [r2], #3699	; 0xe73
   1c6c0:	andcs	r2, r1, r4, lsl #2
   1c6c4:	stc2	0, cr15, [ip, #176]!	; 0xb0
   1c6c8:	smlatbeq	r8, r6, fp, lr
   1c6cc:			; <UNDEFINED> instruction: 0x46074635
   1c6d0:			; <UNDEFINED> instruction: 0xf02c4640
   1c6d4:	andcs	pc, r0, #16064	; 0x3ec0
   1c6d8:	strtmi	r4, [r0], -r0, lsl #13
   1c6dc:			; <UNDEFINED> instruction: 0xf0014641
   1c6e0:	strmi	pc, [r3], -r1, ror #16
   1c6e4:	eorsvs	r4, fp, r0, asr #12
   1c6e8:	ldc	7, cr15, [r6], {234}	; 0xea
   1c6ec:	bge	5652f8 <tcgetattr@plt+0x55db9c>
   1c6f0:	ldmdage	r6, {r2, r4, r8, fp, sp, pc}
   1c6f4:	movwvc	lr, #2509	; 0x9cd
   1c6f8:	mrc2	7, 2, pc, cr4, cr12, {7}
   1c6fc:	stmdavc	fp!, {r0, r1, r5, r6, sl, sp, lr, pc}^
   1c700:			; <UNDEFINED> instruction: 0xf47f2b26
   1c704:	stmiavc	fp!, {r2, r4, r6, r7, sl, fp, sp, pc}
   1c708:	blcs	6b3f8 <tcgetattr@plt+0x63c9c>
   1c70c:	stclge	6, cr15, [pc], {63}	; 0x3f
   1c710:	strmi	lr, [r8], -pc, asr #8
   1c714:			; <UNDEFINED> instruction: 0xf0024619
   1c718:	blls	3dac74 <tcgetattr@plt+0x3d3518>
   1c71c:			; <UNDEFINED> instruction: 0x46059e16
   1c720:	ldrtmi	fp, [r1], -fp, lsr #2
   1c724:	bl	1fda6d4 <tcgetattr@plt+0x1fd2f78>
   1c728:			; <UNDEFINED> instruction: 0xf0402800
   1c72c:			; <UNDEFINED> instruction: 0x4630817f
   1c730:	bl	ffcda6e0 <tcgetattr@plt+0xffcd2f84>
   1c734:			; <UNDEFINED> instruction: 0xf8df9516
   1c738:	strtmi	r1, [r0], -r0, lsr #8
   1c73c:	ldrcs	pc, [ip], #-2271	; 0xfffff721
   1c740:	blls	2ed92c <tcgetattr@plt+0x2e61d0>
   1c744:	ldrbtmi	r3, [sl], #-340	; 0xfffffeac
   1c748:			; <UNDEFINED> instruction: 0xf7fd9500
   1c74c:	ldmdbls	r6, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1c750:			; <UNDEFINED> instruction: 0x462ae718
   1c754:	ldmdage	r6, {r8, sp}
   1c758:	smlabtne	r0, sp, r9, lr
   1c75c:	ldmdbge	r4, {r0, r8, r9, sp}
   1c760:			; <UNDEFINED> instruction: 0xf7fc4645
   1c764:	strt	pc, [lr], #-3615	; 0xfffff1e1
   1c768:			; <UNDEFINED> instruction: 0x46209916
   1c76c:			; <UNDEFINED> instruction: 0xf824f001
   1c770:	ldmdals	r6, {r0, r2, r9, sl, lr}
   1c774:	bl	ff45a724 <tcgetattr@plt+0xff452fc8>
   1c778:	ssat	r9, #26, r6, lsl #10
   1c77c:	beq	fe457fe4 <tcgetattr@plt+0xfe450888>
   1c780:	ldc2	0, cr15, [r2, #176]	; 0xb0
   1c784:	ssat	r9, #12, r6
   1c788:	bcs	3aa58 <tcgetattr@plt+0x332fc>
   1c78c:	mcrge	4, 1, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   1c790:	str	r9, [sl, #-1543]	; 0xfffff9f9
   1c794:	blcs	433b8 <tcgetattr@plt+0x3bc5c>
   1c798:	msrhi	SPSR_fsc, r0
   1c79c:	cdp	2, 1, cr2, cr8, cr1, {0}
   1c7a0:	andls	r1, r0, #144, 20	; 0x90000
   1c7a4:	bge	507400 <tcgetattr@plt+0x4ffca4>
   1c7a8:			; <UNDEFINED> instruction: 0xf0014620
   1c7ac:	stmdacs	r0, {r0, r3, fp, ip, sp, lr, pc}
   1c7b0:	msrhi	CPSR_fsxc, #64	; 0x40
   1c7b4:	strtmi	r9, [r0], -r7, lsl #28
   1c7b8:	stmibmi	r9!, {r0, r1, r4, r8, sl, fp, ip, pc}^
   1c7bc:	ldrtmi	r4, [r3], -r9, ror #21
   1c7c0:	strls	r4, [r0, #-1145]	; 0xfffffb87
   1c7c4:	ldrbtmi	r3, [sl], #-340	; 0xfffffeac
   1c7c8:			; <UNDEFINED> instruction: 0xf7fd9104
   1c7cc:	ldcls	15, cr15, [r5, #-484]	; 0xfffffe1c
   1c7d0:	bmi	ff96e0a4 <tcgetattr@plt+0xff966948>
   1c7d4:	stmdbls	r4, {r5, r9, sl, lr}
   1c7d8:	strls	r4, [r0, #-1146]	; 0xfffffb86
   1c7dc:			; <UNDEFINED> instruction: 0xff70f7fd
   1c7e0:	bcs	1f3a8b0 <tcgetattr@plt+0x1f33154>
   1c7e4:	msrhi	SPSR_fsc, r0, asr #32
   1c7e8:	blcs	1f3a9bc <tcgetattr@plt+0x1f33260>
   1c7ec:	msrhi	SPSR_fc, r0, asr #32
   1c7f0:	blcs	3aac4 <tcgetattr@plt+0x33368>
   1c7f4:	msrhi	SPSR_sc, r0, asr #32
   1c7f8:	cmplt	r3, r3, lsl fp
   1c7fc:	teqlt	r2, sl, lsl r8
   1c800:			; <UNDEFINED> instruction: 0xf0402a30
   1c804:	ldmdavc	fp, {r4, r6, r9, pc}^
   1c808:			; <UNDEFINED> instruction: 0xf0402b00
   1c80c:	blls	57d144 <tcgetattr@plt+0x5759e8>
   1c810:	ldmdavc	sl, {r0, r1, r6, r8, ip, sp, pc}
   1c814:	bcs	c48ce4 <tcgetattr@plt+0xc41588>
   1c818:	subhi	pc, r5, #64	; 0x40
   1c81c:	blcs	3a990 <tcgetattr@plt+0x33234>
   1c820:	subhi	pc, r1, #64	; 0x40
   1c824:	ldrbtmi	r4, [r8], #-2257	; 0xfffff72f
   1c828:	ldc2	0, cr15, [lr, #-176]!	; 0xffffff50
   1c82c:	andsls	r9, r6, r5, lsl sp
   1c830:			; <UNDEFINED> instruction: 0xf7ea4628
   1c834:	ldmdals	r3, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   1c838:	bl	1bda7e8 <tcgetattr@plt+0x1bd308c>
   1c83c:	ldmdavc	r2!, {r4, r6, r9, sl, sp, lr, pc}^
   1c840:			; <UNDEFINED> instruction: 0xf47f2a3d
   1c844:	ldmvc	r2!, {r0, r2, r4, r6, r7, r8, sl, fp, sp, pc}
   1c848:			; <UNDEFINED> instruction: 0xf43f2a00
   1c84c:	strb	sl, [pc, #3526]	; 1d61a <tcgetattr@plt+0x15ebe>
   1c850:			; <UNDEFINED> instruction: 0xf0439b05
   1c854:	movwls	r0, #21376	; 0x5380
   1c858:	blls	195afc <tcgetattr@plt+0x18e3a0>
   1c85c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   1c860:	strt	r9, [r2], #773	; 0x305
   1c864:			; <UNDEFINED> instruction: 0xf0439b05
   1c868:	movwls	r0, #21264	; 0x5310
   1c86c:	blls	195ae8 <tcgetattr@plt+0x18e38c>
   1c870:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   1c874:	ldr	r9, [r8], #773	; 0x305
   1c878:	blcs	36c4c <tcgetattr@plt+0x2f4f0>
   1c87c:	ldcge	7, cr15, [r5], {127}	; 0x7f
   1c880:			; <UNDEFINED> instruction: 0xf04f68b3
   1c884:			; <UNDEFINED> instruction: 0xf06f4200
   1c888:	mrscs	r4, (UNDEF: 0)
   1c88c:	blge	4b6908 <tcgetattr@plt+0x4af1ac>
   1c890:	smlabteq	r0, sp, r9, lr
   1c894:			; <UNDEFINED> instruction: 0xf04f9302
   1c898:			; <UNDEFINED> instruction: 0x462833ff
   1c89c:			; <UNDEFINED> instruction: 0xf9b2f02d
   1c8a0:	ldmvs	r3!, {r1, r4, r9, fp, ip, pc}^
   1c8a4:	svclt	0x00142a00
   1c8a8:	strmi	r2, [r2], -r0, lsl #4
   1c8ac:	andls	r2, fp, #1024	; 0x400
   1c8b0:	ldclge	7, cr15, [fp], #-508	; 0xfffffe04
   1c8b4:	bls	3b6b88 <tcgetattr@plt+0x3af42c>
   1c8b8:	blcs	36a2c <tcgetattr@plt+0x2f2d0>
   1c8bc:	sadd16mi	fp, sl, r8
   1c8c0:	ldrbt	r9, [r2], #-526	; 0xfffffdf2
   1c8c4:			; <UNDEFINED> instruction: 0xf4439b05
   1c8c8:	movwls	r7, #21376	; 0x5380
   1c8cc:	blls	195a88 <tcgetattr@plt+0x18e32c>
   1c8d0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1c8d4:	strbt	r9, [r8], #-773	; 0xfffffcfb
   1c8d8:			; <UNDEFINED> instruction: 0xf0439b05
   1c8dc:	movwls	r0, #21312	; 0x5340
   1c8e0:	blls	195a74 <tcgetattr@plt+0x18e318>
   1c8e4:	nopeq	{67}	; 0x43
   1c8e8:	ldrb	r9, [lr], #-773	; 0xfffffcfb
   1c8ec:	ldmvs	r3!, {r2, r3, r9, fp, ip, pc}^
   1c8f0:	svclt	0x00c82b01
   1c8f4:	andls	r4, ip, #52428800	; 0x3200000
   1c8f8:	blls	195a5c <tcgetattr@plt+0x18e300>
   1c8fc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1c900:	ldrb	r9, [r2], #-773	; 0xfffffcfb
   1c904:			; <UNDEFINED> instruction: 0xf4439b05
   1c908:	movwls	r7, #21248	; 0x5300
   1c90c:	strls	lr, [pc], -sp, asr #8
   1c910:	blls	315a44 <tcgetattr@plt+0x30e2e8>
   1c914:	subsmi	r4, r9, #8, 12	; 0x800000
   1c918:			; <UNDEFINED> instruction: 0xf8e6f002
   1c91c:	vnmlsls.f64	d9, d6, d14
   1c920:			; <UNDEFINED> instruction: 0xb12b4605
   1c924:			; <UNDEFINED> instruction: 0xf7ea4631
   1c928:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   1c92c:	orrhi	pc, sp, r0, asr #32
   1c930:			; <UNDEFINED> instruction: 0xf7ea4630
   1c934:	ldrls	lr, [r6, #-2802]	; 0xfffff50e
   1c938:	strtmi	r4, [r0], -sp, lsl #19
   1c93c:	ldrbtmi	r4, [r9], #-2701	; 0xfffff573
   1c940:	cmpcc	r4, fp, lsl #22
   1c944:	strls	r4, [r0, #-1146]	; 0xfffffb86
   1c948:	mrc2	7, 5, pc, cr10, cr13, {7}
   1c94c:			; <UNDEFINED> instruction: 0xe6199916
   1c950:	stmiavs	r5!, {r0, r1, r5, r7, r8, fp, sp, lr}^
   1c954:	bcc	45817c <tcgetattr@plt+0x450a20>
   1c958:	vmls.f16	s12, s18, s7
   1c95c:	vstrcs	s6, [r0, #-64]	; 0xffffffc0
   1c960:	bicshi	pc, r6, r0
   1c964:	cfmul32	mvfx2, mvfx8, mvfx0
   1c968:	blge	5a33b0 <tcgetattr@plt+0x59bc54>
   1c96c:			; <UNDEFINED> instruction: 0x4620aa15
   1c970:			; <UNDEFINED> instruction: 0xf0009500
   1c974:	stmdacs	r0, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1c978:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
   1c97c:	strmi	r2, [r8], -r1, lsl #2
   1c980:	mcrr2	0, 2, pc, lr, cr12	; <UNPREDICTABLE>
   1c984:			; <UNDEFINED> instruction: 0xf8d368e3
   1c988:	strmi	r5, [r7], -r0, ror #1
   1c98c:			; <UNDEFINED> instruction: 0xf43f2d00
   1c990:			; <UNDEFINED> instruction: 0xf8dfac93
   1c994:			; <UNDEFINED> instruction: 0xf04fb1e4
   1c998:			; <UNDEFINED> instruction: 0xf8df0801
   1c99c:	ldrbtmi	sl, [fp], #480	; 0x1e0
   1c9a0:			; <UNDEFINED> instruction: 0xf10b44fa
   1c9a4:	stmdavs	fp!, {r4, r7, r8, r9, fp}
   1c9a8:			; <UNDEFINED> instruction: 0x46594652
   1c9ac:			; <UNDEFINED> instruction: 0xf7fd4620
   1c9b0:			; <UNDEFINED> instruction: 0xf8ddfe87
   1c9b4:			; <UNDEFINED> instruction: 0xf1b99058
   1c9b8:	andle	r0, r4, r0, lsl #30
   1c9bc:			; <UNDEFINED> instruction: 0xf8d368e3
   1c9c0:	adcmi	r3, fp, #216	; 0xd8
   1c9c4:			; <UNDEFINED> instruction: 0xf8ddd001
   1c9c8:	stmdavs	sl!, {r2, r4, r6, ip, pc}
   1c9cc:	bne	458238 <tcgetattr@plt+0x450adc>
   1c9d0:			; <UNDEFINED> instruction: 0xf0426a23
   1c9d4:	cdp	2, 1, cr4, cr8, cr0, {0}
   1c9d8:			; <UNDEFINED> instruction: 0xf7fe0a10
   1c9dc:	bvs	fe89ae20 <tcgetattr@plt+0xfe8936c4>
   1c9e0:	movwcs	lr, #6612	; 0x19d4
   1c9e4:	addvs	r4, r1, #6291456	; 0x600000
   1c9e8:	strls	r6, [r0, #-2081]	; 0xfffff7df
   1c9ec:	mrc2	7, 1, pc, cr8, cr14, {7}
   1c9f0:	andcs	r4, r0, #76546048	; 0x4900000
   1c9f4:			; <UNDEFINED> instruction: 0xf0004630
   1c9f8:	pkhtbmi	pc, r1, r5, asr #29	; <UNPREDICTABLE>
   1c9fc:			; <UNDEFINED> instruction: 0xf7fd4630
   1ca00:			; <UNDEFINED> instruction: 0x4648fef3
   1ca04:	ldc	7, cr15, [lr], {234}	; 0xea
   1ca08:	ldrtmi	r4, [r8], -r0, lsl #9
   1ca0c:			; <UNDEFINED> instruction: 0xf02c4641
   1ca10:	strbmi	pc, [r2], -r7, asr #24	; <UNPREDICTABLE>
   1ca14:	strmi	r4, [r7], -r9, asr #12
   1ca18:			; <UNDEFINED> instruction: 0xf89cf02d
   1ca1c:			; <UNDEFINED> instruction: 0xf7ea4648
   1ca20:			; <UNDEFINED> instruction: 0xf8d5ea7c
   1ca24:	sfmcs	f5, 4, [r0, #-144]	; 0xffffff70
   1ca28:	strb	sp, [r5], #-445	; 0xfffffe43
   1ca2c:			; <UNDEFINED> instruction: 0xf7ea4630
   1ca30:	ldmdbmi	r3, {r2, r4, r5, r6, r9, fp, sp, lr, pc}^
   1ca34:	blls	3ae2e4 <tcgetattr@plt+0x3a6b88>
   1ca38:	ldmdage	r6, {r0, r3, r4, r5, r6, sl, lr}
   1ca3c:	stc2l	0, cr15, [lr], #-176	; 0xffffff50
   1ca40:			; <UNDEFINED> instruction: 0xe6789d16
   1ca44:	streq	pc, [r1, #-264]	; 0xfffffef8
   1ca48:	mrc	6, 0, lr, cr8, cr1, {1}
   1ca4c:			; <UNDEFINED> instruction: 0xf02c0a90
   1ca50:	stmib	sp, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}^
   1ca54:			; <UNDEFINED> instruction: 0xf7ff0515
   1ca58:	vsubcs.f64	d11, d26, d14
   1ca5c:	orrhi	pc, r2, r0, asr #32
   1ca60:	blls	381688 <tcgetattr@plt+0x379f2c>
   1ca64:	cdp	3, 0, cr3, cr8, cr1, {0}
   1ca68:	movwcs	r3, #2704	; 0xa90
   1ca6c:	movwcc	lr, #59853	; 0xe9cd
   1ca70:	stmib	sp, {r0, r2, r8, r9, ip, pc}^
   1ca74:	cdp	3, 1, cr3, cr8, cr11, {0}
   1ca78:	ldmdavc	fp, {r4, r7, r9, fp, ip, sp}
   1ca7c:			; <UNDEFINED> instruction: 0xf0002b3f
   1ca80:	cdp	0, 1, cr8, cr8, cr5, {4}
   1ca84:			; <UNDEFINED> instruction: 0x46201a90
   1ca88:			; <UNDEFINED> instruction: 0xf7fd9a05
   1ca8c:			; <UNDEFINED> instruction: 0x9016fcbb
   1ca90:			; <UNDEFINED> instruction: 0xf0002800
   1ca94:	ldmdbmi	fp!, {r1, r2, r4, r6, r8, pc}
   1ca98:	ldrbtmi	r4, [r9], #-2619	; 0xfffff5c5
   1ca9c:	cdp	0, 1, cr9, cr8, cr0, {0}
   1caa0:			; <UNDEFINED> instruction: 0x31543a90
   1caa4:			; <UNDEFINED> instruction: 0x4620447a
   1caa8:	mcr2	7, 0, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
   1caac:			; <UNDEFINED> instruction: 0x4630e518
   1cab0:	blx	ffed8b6a <tcgetattr@plt+0xffed140e>
   1cab4:	strb	r4, [r6, #-1541]	; 0xfffff9fb
   1cab8:	bcs	3ad88 <tcgetattr@plt+0x3362c>
   1cabc:	cfstrsge	mvf15, [sp], {63}	; 0x3f
   1cac0:	bcs	9d5d38 <tcgetattr@plt+0x9ce5dc>
   1cac4:	rscshi	pc, r6, r0, asr #32
   1cac8:	stmdavc	fp, {r0, r1, r2, r8, fp, ip, pc}^
   1cacc:			; <UNDEFINED> instruction: 0xf0402b26
   1cad0:	stmvc	fp, {r0, r4, r5, r6, r7, pc}
   1cad4:			; <UNDEFINED> instruction: 0xf0402b00
   1cad8:	blls	4fce94 <tcgetattr@plt+0x4f5738>
   1cadc:			; <UNDEFINED> instruction: 0xf43f2b00
   1cae0:	ldmdavc	sl, {r0, r5, r7, r9, sl, fp, sp, pc}
   1cae4:			; <UNDEFINED> instruction: 0xf43f2a00
   1cae8:	bcs	c48564 <tcgetattr@plt+0xc40e08>
   1caec:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   1caf0:	blcs	3ac64 <tcgetattr@plt+0x33508>
   1caf4:	mrcge	4, 4, APSR_nzcv, cr6, cr15, {1}
   1caf8:	svclt	0x0000e689
   1cafc:	muleq	r5, sl, ip
   1cb00:	andeq	r0, r0, r8, ror r3
   1cb04:	andeq	r6, r5, r6, ror #24
   1cb08:	andeq	r4, r3, r4, lsl r7
   1cb0c:	andeq	r4, r3, sl, ror #13
   1cb10:	andeq	r4, r3, r0, lsl r7
   1cb14:	andeq	r4, r3, r8, ror #19
   1cb18:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   1cb1c:	andeq	r4, r3, r6, lsl #23
   1cb20:	andeq	r4, r3, r8, ror #17
   1cb24:	andeq	r4, r3, r2, ror #17
   1cb28:	andeq	r4, r3, sl, lsr r5
   1cb2c:	andeq	r4, r3, r8, asr #10
   1cb30:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   1cb34:	andeq	r4, r3, r8, lsr #9
   1cb38:	andeq	r0, r0, r8, ror #6
   1cb3c:			; <UNDEFINED> instruction: 0x000345ba
   1cb40:	andeq	r4, r3, r2, asr #4
   1cb44:	andeq	r4, r3, r2, asr #9
   1cb48:	andeq	r4, r3, r4, asr #6
   1cb4c:	andeq	r4, r3, ip, lsr #8
   1cb50:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   1cb54:	andeq	r6, r5, lr, ror r5
   1cb58:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   1cb5c:	andeq	r4, r3, lr, ror r1
   1cb60:	andeq	r4, r3, r4, asr r2
   1cb64:	muleq	r3, r2, pc	; <UNPREDICTABLE>
   1cb68:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   1cb6c:	andeq	r3, r3, r2, lsr #11
   1cb70:	ldrdeq	r4, [r3], -r6
   1cb74:	andeq	r3, r3, r0, lsl #31
   1cb78:	andeq	r4, r3, r6, ror r0
   1cb7c:	andeq	r3, r3, ip, asr sp
   1cb80:	andeq	r3, r3, r4, lsl #29
   1cb84:	andeq	r3, r3, sl, ror pc
   1cb88:	andeq	r3, r3, r4, ror #27
   1cb8c:	bcc	fe4583f4 <tcgetattr@plt+0xfe450c98>
   1cb90:	ldrbtmi	r4, [r9], #-2539	; 0xfffff615
   1cb94:	movwls	r3, #17153	; 0x4301
   1cb98:			; <UNDEFINED> instruction: 0xf7fe4618
   1cb9c:	blls	15b1d8 <tcgetattr@plt+0x153a7c>
   1cba0:	stmdacs	r0, {r7, r9, sl, lr}
   1cba4:	cmphi	r2, r0	; <UNPREDICTABLE>
   1cba8:	ldrmi	r1, [r8], -r1, asr #21
   1cbac:	blx	fe3d8c66 <tcgetattr@plt+0xfe3d150a>
   1cbb0:	bmi	ff96f348 <tcgetattr@plt+0xff967bec>
   1cbb4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1cbb8:			; <UNDEFINED> instruction: 0xf1014479
   1cbbc:	ldrbtmi	r0, [sl], #-1620	; 0xfffff9ac
   1cbc0:			; <UNDEFINED> instruction: 0x46034631
   1cbc4:	strtmi	r4, [r0], -r5, lsl #12
   1cbc8:	ldc2l	7, cr15, [sl, #-1012]!	; 0xfffffc0c
   1cbcc:	strtmi	r9, [r9], -r5, lsl #20
   1cbd0:			; <UNDEFINED> instruction: 0xf7fd4620
   1cbd4:			; <UNDEFINED> instruction: 0x4607fc17
   1cbd8:			; <UNDEFINED> instruction: 0xf0002800
   1cbdc:	bmi	ff6fcf58 <tcgetattr@plt+0xff6f57fc>
   1cbe0:			; <UNDEFINED> instruction: 0x462b4631
   1cbe4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1cbe8:	stc2l	7, cr15, [sl, #-1012]!	; 0xfffffc0c
   1cbec:	blge	5653f4 <tcgetattr@plt+0x55dc98>
   1cbf0:	strbmi	r9, [r1], -r0, lsl #4
   1cbf4:			; <UNDEFINED> instruction: 0x4620aa13
   1cbf8:	stc2l	0, cr15, [r2]
   1cbfc:			; <UNDEFINED> instruction: 0xf0402800
   1cc00:	ldmdavc	fp!, {r1, r2, r4, r8, pc}
   1cc04:	blcs	c490d8 <tcgetattr@plt+0xc4197c>
   1cc08:	rschi	pc, ip, r0, asr #32
   1cc0c:	blcs	3ae00 <tcgetattr@plt+0x336a4>
   1cc10:	rschi	pc, r8, r0, asr #32
   1cc14:	strtmi	r4, [fp], -lr, asr #19
   1cc18:	strtmi	r4, [r0], -lr, asr #21
   1cc1c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1cc20:			; <UNDEFINED> instruction: 0xf7fd3154
   1cc24:	ldmdbls	r5, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   1cc28:			; <UNDEFINED> instruction: 0xf0004620
   1cc2c:	andsls	pc, r6, r7, asr #27
   1cc30:			; <UNDEFINED> instruction: 0xf7ea9815
   1cc34:	ldmdals	r3, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
   1cc38:	stmdb	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cc3c:			; <UNDEFINED> instruction: 0xf7ea4628
   1cc40:	ldrtmi	lr, [r8], -ip, ror #18
   1cc44:	stmdb	r8!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cc48:	ldrtmi	lr, [r0], -sl, asr #8
   1cc4c:	stmdb	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cc50:	strtmi	r4, [fp], -r1, asr #19
   1cc54:	ldrbtmi	r9, [r9], #-2574	; 0xfffff5f2
   1cc58:			; <UNDEFINED> instruction: 0xf02ca816
   1cc5c:	vldrls	d15, [r6, #-380]	; 0xfffffe84
   1cc60:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx10
   1cc64:			; <UNDEFINED> instruction: 0xf02c0a90
   1cc68:	stmib	sp, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   1cc6c:	pkhbt	r0, r5, r5, lsl #10
   1cc70:			; <UNDEFINED> instruction: 0x460349ba
   1cc74:			; <UNDEFINED> instruction: 0x46204aba
   1cc78:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1cc7c:			; <UNDEFINED> instruction: 0xf7fd3154
   1cc80:	ldmmi	r8!, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   1cc84:			; <UNDEFINED> instruction: 0xf02c4478
   1cc88:	andsls	pc, r6, pc, lsl #22
   1cc8c:	ldmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cc90:	ldmdavc	fp, {r0, r1, r2, r8, r9, fp, ip, pc}^
   1cc94:	cmnle	r0, r0, lsl #22
   1cc98:			; <UNDEFINED> instruction: 0x46299813
   1cc9c:	stmia	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cca0:			; <UNDEFINED> instruction: 0xf77f2800
   1cca4:	ldmmi	r0!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, pc}
   1cca8:			; <UNDEFINED> instruction: 0xf02c4478
   1ccac:	vldrls	s30, [r5, #-1012]	; 0xfffffc0c
   1ccb0:	ldr	r9, [sp, #22]!
   1ccb4:	teqeq	sp, #-2147483604	; 0x8000002c	; <UNPREDICTABLE>
   1ccb8:	stmdbls	r7, {r2, r8, ip, lr, pc}
   1ccbc:	blcc	f7adf0 <tcgetattr@plt+0xf73694>
   1ccc0:	stmvc	fp, {r3, r8, r9, sl, fp, ip, sp, pc}
   1ccc4:	bllt	1b04120 <tcgetattr@plt+0x1afc9c4>
   1ccc8:			; <UNDEFINED> instruction: 0x46299813
   1cccc:	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ccd0:	rscle	r2, r8, r0, lsl #16
   1ccd4:	stmibmi	r5!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}
   1ccd8:	bmi	fe96e560 <tcgetattr@plt+0xfe966e04>
   1ccdc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1cce0:			; <UNDEFINED> instruction: 0xf7fd317c
   1cce4:	ldrls	pc, [r6], -sp, ror #25
   1cce8:	stmibmi	r2!, {r5, r9, sl, lr}
   1ccec:	bmi	fe8c3d28 <tcgetattr@plt+0xfe8bc5cc>
   1ccf0:	cmpcc	r4, r9, ror r4
   1ccf4:			; <UNDEFINED> instruction: 0x4623447a
   1ccf8:	stc2l	7, cr15, [r2], #1012	; 0x3f4
   1ccfc:	ldmdbls	r4, {r3, fp, ip, pc}
   1cd00:	mrc2	7, 2, pc, cr10, cr12, {7}
   1cd04:			; <UNDEFINED> instruction: 0xf7ea4620
   1cd08:			; <UNDEFINED> instruction: 0xf04fe908
   1cd0c:	ldrbt	r3, [lr], #-255	; 0xffffff01
   1cd10:			; <UNDEFINED> instruction: 0x4620499a
   1cd14:	ldrbtmi	r4, [r9], #-2714	; 0xfffff566
   1cd18:	orrscc	r4, r0, sl, ror r4
   1cd1c:	ldc2l	7, cr15, [r0], {253}	; 0xfd
   1cd20:			; <UNDEFINED> instruction: 0xe7e19516
   1cd24:			; <UNDEFINED> instruction: 0xd1212a21
   1cd28:	ldmdavc	r3, {r0, r1, r2, r9, fp, ip, pc}^
   1cd2c:	tstle	sp, sp, lsr fp
   1cd30:	ldmiblt	fp, {r0, r1, r4, r7, fp, ip, sp, lr}^
   1cd34:			; <UNDEFINED> instruction: 0x46299813
   1cd38:	ldmda	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cd3c:			; <UNDEFINED> instruction: 0xd1b22800
   1cd40:	ldmibmi	r0, {r4, r5, r6, r8, sl, sp, lr, pc}
   1cd44:	bmi	fe42e5cc <tcgetattr@plt+0xfe426e70>
   1cd48:	mrc	4, 0, r4, cr8, cr9, {3}
   1cd4c:	ldrbtmi	r3, [sl], #-2704	; 0xfffff570
   1cd50:			; <UNDEFINED> instruction: 0xf7fd3154
   1cd54:	stmmi	sp, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   1cd58:			; <UNDEFINED> instruction: 0xf02c4478
   1cd5c:	andsls	pc, r6, r5, lsr #21
   1cd60:	bllt	fefdad64 <tcgetattr@plt+0xfefd3608>
   1cd64:	movwls	r4, #34329	; 0x8619
   1cd68:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cd6c:	ldmdavc	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
   1cd70:			; <UNDEFINED> instruction: 0xf0002b3c
   1cd74:	blcs	fbcf84 <tcgetattr@plt+0xfb5828>
   1cd78:	stmibmi	r5, {r1, r3, r7, ip, lr, pc}
   1cd7c:	ldrbtmi	r9, [r9], #-2055	; 0xfffff7f9
   1cd80:	ldmda	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cd84:	cmnle	sl, r0, lsl #16
   1cd88:			; <UNDEFINED> instruction: 0x46299813
   1cd8c:	stmda	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cd90:			; <UNDEFINED> instruction: 0xf73f2800
   1cd94:	str	sl, [r6, r7, asr #26]
   1cd98:	strtmi	r4, [r0], -r9, lsr #12
   1cd9c:	stc2	0, cr15, [lr, #-0]
   1cda0:	strmi	r4, [r7], -r9, lsr #12
   1cda4:	ldmda	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cda8:			; <UNDEFINED> instruction: 0x4638bb58
   1cdac:	ldm	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cdb0:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
   1cdb4:	blx	1e58e6c <tcgetattr@plt+0x1e51710>
   1cdb8:			; <UNDEFINED> instruction: 0x46314a77
   1cdbc:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
   1cdc0:	strmi	r9, [r7], -r0
   1cdc4:			; <UNDEFINED> instruction: 0xf7fd4620
   1cdc8:	blls	41bfbc <tcgetattr@plt+0x414860>
   1cdcc:			; <UNDEFINED> instruction: 0x4641aa13
   1cdd0:	movwls	r4, #1568	; 0x620
   1cdd4:			; <UNDEFINED> instruction: 0xf000ab15
   1cdd8:	bllt	105c1ac <tcgetattr@plt+0x1054a50>
   1cddc:			; <UNDEFINED> instruction: 0xf43f2f00
   1cde0:	smlad	lr, r9, pc, sl	; <UNPREDICTABLE>
   1cde4:	strtmi	r4, [fp], -sp, ror #18
   1cde8:	strtmi	r4, [r0], -sp, ror #20
   1cdec:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1cdf0:			; <UNDEFINED> instruction: 0xf7fd3154
   1cdf4:	ldmdbls	r3, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   1cdf8:			; <UNDEFINED> instruction: 0xf0004620
   1cdfc:			; <UNDEFINED> instruction: 0x9016fcdf
   1ce00:	bmi	1a56a60 <tcgetattr@plt+0x1a4f304>
   1ce04:			; <UNDEFINED> instruction: 0x462b4631
   1ce08:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1ce0c:	mrrc2	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
   1ce10:	stmdbmi	r5!, {r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
   1ce14:	bmi	196e69c <tcgetattr@plt+0x1966f40>
   1ce18:	cfstrd	mvd4, [sp, #484]	; 0x1e4
   1ce1c:	blls	1ff624 <tcgetattr@plt+0x1f7ec8>
   1ce20:	ldrbtmi	r3, [sl], #-340	; 0xfffffeac
   1ce24:	mcrr2	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
   1ce28:			; <UNDEFINED> instruction: 0xf7eae75e
   1ce2c:	stmdbmi	r0!, {r1, r5, r6, r7, fp, sp, lr, pc}^
   1ce30:	bmi	182e6b8 <tcgetattr@plt+0x1826f5c>
   1ce34:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
   1ce38:	andhi	pc, r0, sp, asr #17
   1ce3c:	ldrbtmi	r3, [sl], #-340	; 0xfffffeac
   1ce40:	ldc2	7, cr15, [lr], #-1012	; 0xfffffc0c
   1ce44:			; <UNDEFINED> instruction: 0xf7ea4638
   1ce48:	strb	lr, [sp, -r8, ror #16]
   1ce4c:			; <UNDEFINED> instruction: 0x4620495a
   1ce50:	ldrbtmi	r4, [r9], #-2650	; 0xfffff5a6
   1ce54:	cmpcc	r4, sl, ror r4
   1ce58:	ldc2	7, cr15, [r2], #-1012	; 0xfffffc0c
   1ce5c:	ldmdbmi	r8, {r2, r6, r8, r9, sl, sp, lr, pc}^
   1ce60:	ldrbtmi	r9, [r9], #-2055	; 0xfffff7f9
   1ce64:	svc	0x00def7e9
   1ce68:	ldmdals	r3, {r5, r7, r8, fp, ip, sp, pc}
   1ce6c:			; <UNDEFINED> instruction: 0xf7e94629
   1ce70:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1ce74:	svcge	0x0017f6bf
   1ce78:	blls	2161d0 <tcgetattr@plt+0x20ea74>
   1ce7c:	blcs	3aff0 <tcgetattr@plt+0x33894>
   1ce80:	svcge	0x007bf47f
   1ce84:			; <UNDEFINED> instruction: 0x46299813
   1ce88:	svc	0x00ccf7e9
   1ce8c:			; <UNDEFINED> instruction: 0xf6bf2800
   1ce90:	str	sl, [r8, -r9, asr #25]
   1ce94:	stmdals	r7, {r0, r1, r3, r6, r8, fp, lr}
   1ce98:			; <UNDEFINED> instruction: 0xf7e94479
   1ce9c:	strmi	lr, [r6], -r4, asr #31
   1cea0:			; <UNDEFINED> instruction: 0xf47f2800
   1cea4:	bls	2081c0 <tcgetattr@plt+0x200a64>
   1cea8:	ldmvs	r3, {r0, r1, r4, r8, r9, sl, fp, ip, pc}^
   1ceac:	vpushle	{d2-d1}
   1ceb0:			; <UNDEFINED> instruction: 0x21726893
   1ceb4:	ldrdls	pc, [r0], -r3
   1ceb8:			; <UNDEFINED> instruction: 0xf7ea4648
   1cebc:	cmncs	r9, sl, asr #20
   1cec0:	strbmi	r4, [r8], -r0, lsl #13
   1cec4:	b	115ae74 <tcgetattr@plt+0x1153718>
   1cec8:	svceq	0x0000f1b8
   1cecc:	stmdacs	r0, {r0, r1, r3, r4, ip, lr, pc}
   1ced0:			; <UNDEFINED> instruction: 0x4639ae16
   1ced4:	andcs	fp, r9, #12, 30	; 0x30
   1ced8:	ldrtmi	r2, [r0], -fp, lsl #4
   1cedc:	bl	1f5ae8c <tcgetattr@plt+0x1f53730>
   1cee0:	bllt	e2e6f4 <tcgetattr@plt+0xe26f98>
   1cee4:	andls	r4, r0, r2, lsl #12
   1cee8:	ldrtmi	r4, [r0], -r9, lsr #12
   1ceec:	ldm	r6, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cef0:	ldrtmi	fp, [r0], -r0, asr #19
   1cef4:	stmdb	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cef8:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   1cefc:			; <UNDEFINED> instruction: 0xf9d4f02c
   1cf00:	andsls	r9, r6, r5, lsl sp
   1cf04:	stmdacs	r0, {r2, r4, r7, sl, sp, lr, pc}
   1cf08:	sadd16cs	fp, r0, r8
   1cf0c:			; <UNDEFINED> instruction: 0x46294632
   1cf10:			; <UNDEFINED> instruction: 0xf7ea4638
   1cf14:	stmdacs	r0, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
   1cf18:	stmdami	ip!, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   1cf1c:			; <UNDEFINED> instruction: 0xf02c4478
   1cf20:	strb	pc, [sp, r3, asr #19]!	; <UNPREDICTABLE>
   1cf24:			; <UNDEFINED> instruction: 0xf7ea4630
   1cf28:	stmdami	r9!, {r1, r2, r4, r8, fp, sp, lr, pc}
   1cf2c:			; <UNDEFINED> instruction: 0xf02c4478
   1cf30:			; <UNDEFINED> instruction: 0xe7e5f9bb
   1cf34:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   1cf38:			; <UNDEFINED> instruction: 0xf9b6f02c
   1cf3c:	svclt	0x0000e7e0
   1cf40:	andeq	pc, r2, r2, lsr ip	; <UNPREDICTABLE>
   1cf44:	andeq	r3, r3, ip, asr lr
   1cf48:	andeq	r3, r3, lr, ror #23
   1cf4c:	andeq	r3, r3, r2, lsr #24
   1cf50:	strdeq	r3, [r3], -r8
   1cf54:	andeq	r3, r3, sl, lsr ip
   1cf58:	andeq	r3, r3, r6, ror #24
   1cf5c:	muleq	r3, ip, sp
   1cf60:	muleq	r3, r2, sl
   1cf64:	andeq	r3, r3, r4, asr #2
   1cf68:	andeq	r3, r3, r8, lsr #2
   1cf6c:	andeq	r3, r3, r8, lsr sp
   1cf70:	ldrdeq	r3, [r3], -r6
   1cf74:	andeq	r3, r3, r4, lsr #26
   1cf78:	andeq	r3, r3, r4, lsl #24
   1cf7c:	strdeq	r3, [r3], -lr
   1cf80:	andeq	r3, r3, ip, asr #19
   1cf84:	andeq	r3, r3, ip, asr #25
   1cf88:	andeq	r3, r3, r2, lsr #22
   1cf8c:	andeq	lr, r2, r4, lsl #27
   1cf90:	ldrdeq	r3, [r3], -lr
   1cf94:	andeq	lr, r2, sl, lsr #26
   1cf98:	andeq	r3, r3, r2, lsl #20
   1cf9c:	andeq	r3, r3, r8, lsr #24
   1cfa0:	andeq	r3, r3, r2, asr sl
   1cfa4:	ldrdeq	r3, [r3], -r2
   1cfa8:	strdeq	r3, [r3], -ip
   1cfac:	andeq	r3, r3, sl, lsl r9
   1cfb0:	ldrdeq	r3, [r3], -lr
   1cfb4:	andeq	r3, r3, r2, ror #19
   1cfb8:	andeq	r3, r3, r2, asr #23
   1cfbc:	andeq	r3, r3, ip, lsr r9
   1cfc0:	strdeq	r3, [r3], -lr
   1cfc4:	andeq	r4, r3, r4, asr fp
   1cfc8:	ldrdeq	r2, [r3], -r6
   1cfcc:	andeq	r2, r3, ip, lsr #29
   1cfd0:	muleq	r3, ip, lr
   1cfd4:	muleq	r3, r2, lr
   1cfd8:	svcmi	0x00f0e92d
   1cfdc:			; <UNDEFINED> instruction: 0xf8df460c
   1cfe0:			; <UNDEFINED> instruction: 0xf5ad6744
   1cfe4:			; <UNDEFINED> instruction: 0xf8df5d00
   1cfe8:	addlt	r1, pc, r0, asr #14
   1cfec:	bvs	fe0ee1ec <tcgetattr@plt+0xfe0e6a90>
   1cff0:			; <UNDEFINED> instruction: 0xf50d4615
   1cff4:	ldmdapl	r1!, {r9, ip, lr}^
   1cff8:			; <UNDEFINED> instruction: 0xf1022b0a
   1cffc:	stmdavs	r9, {r2, r4, r5, r9}
   1d000:			; <UNDEFINED> instruction: 0xf04f6011
   1d004:			; <UNDEFINED> instruction: 0xf0000100
   1d008:			; <UNDEFINED> instruction: 0xf8df8121
   1d00c:	mrrcne	7, 2, r6, r9, cr0
   1d010:			; <UNDEFINED> instruction: 0x271cf8df
   1d014:	ldrbtmi	r4, [lr], #-1571	; 0xfffff9dd
   1d018:	strtcc	r6, [r4], r1, lsl #5
   1d01c:	sxtab16mi	r4, r3, sl, ror #8
   1d020:			; <UNDEFINED> instruction: 0xf7fd4631
   1d024:	vstrcs	d15, [r0, #-308]	; 0xfffffecc
   1d028:	stfged	f5, [lr, #-456]	; 0xfffffe38
   1d02c:			; <UNDEFINED> instruction: 0xf8452040
   1d030:			; <UNDEFINED> instruction: 0xf02c0c08
   1d034:	stmdavc	r2!, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1d038:	strmi	r2, [r3], -r0, lsl #2
   1d03c:	tsteq	r4, r5, asr #18
   1d040:	eorsle	r2, fp, r0, lsl #20
   1d044:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   1d048:			; <UNDEFINED> instruction: 0xf8df46a0
   1d04c:	ldrbtmi	r3, [r9], #-1772	; 0xfffff914
   1d050:	usateq	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   1d054:	smlatbls	r5, r4, r1, r3
   1d058:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   1d05c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   1d060:	ldrbtmi	r3, [r9], #-932	; 0xfffffc5c
   1d064:	tstls	r6, r4
   1d068:	bcs	901c8c <tcgetattr@plt+0x8fa530>
   1d06c:	sbchi	pc, ip, r0, asr #32
   1d070:	mulls	r1, r8, r8
   1d074:	streq	pc, [r2], #-264	; 0xfffffef8
   1d078:	svceq	0x002cf1b9
   1d07c:	addshi	pc, r6, r0
   1d080:			; <UNDEFINED> instruction: 0xf1b9d864
   1d084:			; <UNDEFINED> instruction: 0xf0000f23
   1d088:			; <UNDEFINED> instruction: 0xf1b98091
   1d08c:			; <UNDEFINED> instruction: 0xf0400f28
   1d090:			; <UNDEFINED> instruction: 0xf898811f
   1d094:	cmnlt	r3, r2
   1d098:	strcs	r4, [r1], -r2, lsr #12
   1d09c:	svclt	0x00082b28
   1d0a0:	andle	r3, r4, r1, lsl #12
   1d0a4:	tstle	r2, r9, lsr #22
   1d0a8:			; <UNDEFINED> instruction: 0xf0003e01
   1d0ac:			; <UNDEFINED> instruction: 0xf8128153
   1d0b0:	blcs	2ccbc <tcgetattr@plt+0x25560>
   1d0b4:	ldmdb	r5, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   1d0b8:	strmi	r3, [r3], #-4
   1d0bc:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   1d0c0:			; <UNDEFINED> instruction: 0xf8df4658
   1d0c4:	strcs	r2, [r0], #-1668	; 0xfffff97c
   1d0c8:	andsvc	r4, ip, r9, ror r4
   1d0cc:			; <UNDEFINED> instruction: 0xf855447a
   1d0d0:			; <UNDEFINED> instruction: 0x31a43c10
   1d0d4:	blx	ffd5b0d0 <tcgetattr@plt+0xffd53974>
   1d0d8:	ldceq	8, cr15, [r0], {85}	; 0x55
   1d0dc:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
   1d0e0:			; <UNDEFINED> instruction: 0xf8cb3b01
   1d0e4:			; <UNDEFINED> instruction: 0xf8df3028
   1d0e8:			; <UNDEFINED> instruction: 0xf50d1664
   1d0ec:			; <UNDEFINED> instruction: 0xf8df5300
   1d0f0:	teqcc	r4, #56, 12	; 0x3800000
   1d0f4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   1d0f8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1d0fc:			; <UNDEFINED> instruction: 0xf04f4051
   1d100:			; <UNDEFINED> instruction: 0xf0400200
   1d104:			; <UNDEFINED> instruction: 0xf50d8306
   1d108:	andlt	r5, pc, r0, lsl #26
   1d10c:	svchi	0x00f0e8bd
   1d110:	eoreq	pc, r4, fp, lsl #2
   1d114:			; <UNDEFINED> instruction: 0xf7eaad0e
   1d118:	svcne	0x002fe8aa
   1d11c:	vst1.8	{d20-d22}, [pc :128], r2
   1d120:	strmi	r5, [r3], -r0, lsl #2
   1d124:			; <UNDEFINED> instruction: 0xf7ea4638
   1d128:	stmdacs	r0, {r2, r3, r4, r7, fp, sp, lr, pc}
   1d12c:	sbcshi	pc, fp, r0
   1d130:			; <UNDEFINED> instruction: 0xffdcf009
   1d134:			; <UNDEFINED> instruction: 0xf0002800
   1d138:	strtmi	r8, [r1], -pc, lsl #1
   1d13c:			; <UNDEFINED> instruction: 0xf7e94638
   1d140:	stmdacs	r0, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1d144:	addhi	pc, lr, r0, asr #32
   1d148:			; <UNDEFINED> instruction: 0xe76f463c
   1d14c:	svceq	0x007bf1b9
   1d150:			; <UNDEFINED> instruction: 0xf8dfd129
   1d154:			; <UNDEFINED> instruction: 0x464015fc
   1d158:			; <UNDEFINED> instruction: 0xf7fd4479
   1d15c:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1d160:			; <UNDEFINED> instruction: 0xf8dfd0a9
   1d164:	bl	fe82292c <tcgetattr@plt+0xfe81b1d0>
   1d168:			; <UNDEFINED> instruction: 0xf8df0804
   1d16c:			; <UNDEFINED> instruction: 0xf1a525ec
   1d170:	ldrbtmi	r0, [r9], #-1808	; 0xfffff8f0
   1d174:			; <UNDEFINED> instruction: 0x31a44643
   1d178:			; <UNDEFINED> instruction: 0x4658447a
   1d17c:			; <UNDEFINED> instruction: 0xf7fd9400
   1d180:			; <UNDEFINED> instruction: 0xf1a5fa9f
   1d184:			; <UNDEFINED> instruction: 0xf1a5060c
   1d188:	strbmi	r0, [r2], -r8
   1d18c:	ldrtmi	r9, [fp], -r0
   1d190:	ldrbmi	r4, [r8], -r1, lsr #12
   1d194:			; <UNDEFINED> instruction: 0xf7fe9601
   1d198:	stmdacs	r0, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   1d19c:			; <UNDEFINED> instruction: 0xf108d18b
   1d1a0:	strtmi	r0, [r0], #2049	; 0x801
   1d1a4:			; <UNDEFINED> instruction: 0xf1b9e027
   1d1a8:	smcle	33021	; 0x80fd
   1d1ac:	ldrdcs	lr, [r4, -sp]
   1d1b0:			; <UNDEFINED> instruction: 0x464b4658
   1d1b4:	beq	259850 <tcgetattr@plt+0x2520f4>
   1d1b8:	blx	fe0db1b4 <tcgetattr@plt+0xfe0d3a58>
   1d1bc:	andne	lr, r3, #1392640	; 0x154000
   1d1c0:	streq	pc, [ip], -r5, lsr #3
   1d1c4:	stmdacs	r1, {r4, r6, r9, fp, ip}
   1d1c8:	ldceq	8, cr15, [r0], {85}	; 0x55
   1d1cc:			; <UNDEFINED> instruction: 0xf1a5d80e
   1d1d0:	tstcs	r2, r0, lsl r7
   1d1d4:			; <UNDEFINED> instruction: 0xf844f02c
   1d1d8:	ldrdcs	pc, [r0], -sl
   1d1dc:	subseq	r6, r2, r1, lsr r8
   1d1e0:	andcs	pc, r0, sl, asr #17
   1d1e4:	blcs	63b38 <tcgetattr@plt+0x5c3dc>
   1d1e8:	ldmible	r2!, {r3, r4, r5, sp, lr}^
   1d1ec:	mcrrne	6, 10, r4, fp, cr0
   1d1f0:			; <UNDEFINED> instruction: 0xf8006033
   1d1f4:			; <UNDEFINED> instruction: 0xf8989001
   1d1f8:	bcs	25200 <tcgetattr@plt+0x1daa4>
   1d1fc:	svcge	0x0035f47f
   1d200:	andcc	lr, r4, #1392640	; 0x154000
   1d204:	smmla	r9, r3, r4, r4
   1d208:	stccs	8, cr15, [r8], {85}	; 0x55
   1d20c:	beq	2598a8 <tcgetattr@plt+0x25214c>
   1d210:	stcmi	8, cr15, [ip], {85}	; 0x55
   1d214:	streq	pc, [ip], -r5, lsr #3
   1d218:	ldceq	8, cr15, [r0], {85}	; 0x55
   1d21c:	ldreq	pc, [r0, -r5, lsr #3]
   1d220:	stmdbcs	r1, {r0, r4, r8, r9, fp, ip}
   1d224:	tstcs	r2, ip, lsl #16
   1d228:			; <UNDEFINED> instruction: 0xf81af02c
   1d22c:	ldrdcs	pc, [r0], -sl
   1d230:	subseq	r6, r2, r4, lsr r8
   1d234:	andcs	pc, r0, sl, asr #17
   1d238:	blcs	63e8c <tcgetattr@plt+0x5c730>
   1d23c:	ldmible	r2!, {r3, r4, r5, sp, lr}^
   1d240:	blcc	9b2a8 <tcgetattr@plt+0x93b4c>
   1d244:	eorsvs	r1, r2, r2, ror #24
   1d248:	ldrb	r5, [r4, r3, lsl #10]
   1d24c:	streq	pc, [ip, #-2271]	; 0xfffff721
   1d250:			; <UNDEFINED> instruction: 0xf02c4478
   1d254:	strb	pc, [r6, -r9, lsr #16]	; <UNPREDICTABLE>
   1d258:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
   1d25c:			; <UNDEFINED> instruction: 0xf57f071a
   1d260:			; <UNDEFINED> instruction: 0xe76aaf73
   1d264:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1d268:			; <UNDEFINED> instruction: 0xf8df463b
   1d26c:			; <UNDEFINED> instruction: 0x465824f8
   1d270:			; <UNDEFINED> instruction: 0x463c4479
   1d274:			; <UNDEFINED> instruction: 0x31a4447a
   1d278:	blx	8db274 <tcgetattr@plt+0x8d3b18>
   1d27c:			; <UNDEFINED> instruction: 0xf1a9e6d6
   1d280:	blcs	65df8c <tcgetattr@plt+0x656830>
   1d284:			; <UNDEFINED> instruction: 0xf8dfd824
   1d288:	ldrbtmi	r2, [sl], #-1248	; 0xfffffb20
   1d28c:	eorvs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1d290:			; <UNDEFINED> instruction: 0x4630b3b6
   1d294:	ldreq	pc, [r0, -r5, lsr #3]
   1d298:	ldmda	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d29c:	ldrdcs	lr, [r6, -sp]
   1d2a0:	strls	r4, [r0], -fp, asr #12
   1d2a4:	stmdbeq	ip, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
   1d2a8:	ldrbmi	r4, [r8], -r0, lsl #13
   1d2ac:	blx	25b2a8 <tcgetattr@plt+0x253b4c>
   1d2b0:	andeq	pc, r8, r5, lsr #3
   1d2b4:	andls	r4, r0, r2, asr #12
   1d2b8:			; <UNDEFINED> instruction: 0x463b4631
   1d2bc:			; <UNDEFINED> instruction: 0xf8cd4658
   1d2c0:			; <UNDEFINED> instruction: 0xf7fe9004
   1d2c4:	stmdacs	r0, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
   1d2c8:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
   1d2cc:	ldr	r4, [r2, r0, lsr #13]
   1d2d0:	rsbeq	pc, r1, #1073741866	; 0x4000002a
   1d2d4:	ldmdale	r3, {r0, r3, r4, r9, fp, sp}
   1d2d8:	ldrcc	pc, [r0], #2271	; 0x8df
   1d2dc:	bl	ee4d0 <tcgetattr@plt+0xe6d74>
   1d2e0:	cdpvs	3, 9, cr0, cr14, cr2, {4}
   1d2e4:			; <UNDEFINED> instruction: 0xf8dfe7d4
   1d2e8:	ldrbmi	r2, [r8], -r8, lsl #9
   1d2ec:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   1d2f0:			; <UNDEFINED> instruction: 0xf9e6f7fd
   1d2f4:	ldrbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1d2f8:			; <UNDEFINED> instruction: 0xf02b4478
   1d2fc:	usat	pc, #18, r5, asr #31	; <UNPREDICTABLE>
   1d300:	stccs	8, cr15, [r8], {85}	; 0x55
   1d304:	beq	2599a0 <tcgetattr@plt+0x252244>
   1d308:	stcne	8, cr15, [ip], {85}	; 0x55
   1d30c:	streq	pc, [ip], -r5, lsr #3
   1d310:	ldceq	8, cr15, [r0], {85}	; 0x55
   1d314:	ldreq	pc, [r0, -r5, lsr #3]
   1d318:			; <UNDEFINED> instruction: 0x0c01eba2
   1d31c:	svceq	0x0002f1bc
   1d320:	tstcs	r2, ip, lsl #16
   1d324:			; <UNDEFINED> instruction: 0xff9cf02b
   1d328:	ldrdcs	pc, [r0], -sl
   1d32c:	subseq	r6, r2, r1, lsr r8
   1d330:	andcs	pc, r0, sl, asr #17
   1d334:	blcs	a3c88 <tcgetattr@plt+0x9c52c>
   1d338:	ldmible	r2!, {r3, r4, r5, sp, lr}^
   1d33c:	eorsvs	r1, r3, fp, asr #24
   1d340:	strbpl	r2, [r3], #-803	; 0xfffffcdd
   1d344:			; <UNDEFINED> instruction: 0x46a0683a
   1d348:	mrrcne	8, 3, r6, r9, cr3
   1d34c:			; <UNDEFINED> instruction: 0xf8026031
   1d350:	ldrb	r9, [r0, -r3]
   1d354:			; <UNDEFINED> instruction: 0x46201b13
   1d358:	ldrmi	r9, [r9], -r8, lsl #6
   1d35c:			; <UNDEFINED> instruction: 0xffb6f02b
   1d360:	ldrne	pc, [r4], #-2271	; 0xfffff721
   1d364:	ldrcs	pc, [r4], #-2271	; 0xfffff721
   1d368:			; <UNDEFINED> instruction: 0x31a44479
   1d36c:	tstls	r9, sl, ror r4
   1d370:	strmi	r4, [r7], -r3, lsl #12
   1d374:			; <UNDEFINED> instruction: 0xf7fd4658
   1d378:			; <UNDEFINED> instruction: 0xf8dbf9a3
   1d37c:	stmdbls	r9, {r5, ip, sp}
   1d380:	svceq	0x0004f013
   1d384:	ldmmi	lr!, {r0, r6, ip, lr, pc}^
   1d388:	ldrbtmi	r9, [r8], #-265	; 0xfffffef7
   1d38c:			; <UNDEFINED> instruction: 0xff8cf02b
   1d390:	stmdbls	r9, {r2, r3, r4, r5, r6, r7, r9, fp, lr}
   1d394:	sxtab16mi	r4, r1, sl, ror #8
   1d398:			; <UNDEFINED> instruction: 0xf7fd4658
   1d39c:			; <UNDEFINED> instruction: 0x4638f991
   1d3a0:	beq	259a3c <tcgetattr@plt+0x2522e0>
   1d3a4:	ldc	7, cr15, [r8, #932]!	; 0x3a4
   1d3a8:			; <UNDEFINED> instruction: 0xf7e94648
   1d3ac:			; <UNDEFINED> instruction: 0xf855efcc
   1d3b0:			; <UNDEFINED> instruction: 0xf8552c08
   1d3b4:			; <UNDEFINED> instruction: 0xf1a51c0c
   1d3b8:			; <UNDEFINED> instruction: 0xf100060c
   1d3bc:	andls	r0, r9, r1, lsl #16
   1d3c0:	strmi	r1, [r0, #2640]	; 0xa50
   1d3c4:	ldceq	8, cr15, [r0], {85}	; 0x55
   1d3c8:			; <UNDEFINED> instruction: 0xf1a5d90e
   1d3cc:	tstcs	r2, r0, lsl r7
   1d3d0:			; <UNDEFINED> instruction: 0xff46f02b
   1d3d4:	ldrdcs	pc, [r0], -sl
   1d3d8:	subseq	r6, r2, r1, lsr r8
   1d3dc:	andcs	pc, r0, sl, asr #17
   1d3e0:	strbmi	r1, [r3, #-2643]	; 0xfffff5ad
   1d3e4:	mvnsle	r6, #56	; 0x38
   1d3e8:	strmi	r9, [r8], #-3849	; 0xfffff0f7
   1d3ec:	ldrtmi	r4, [sl], -r9, asr #12
   1d3f0:	ldc	7, cr15, [r0, #932]!	; 0x3a4
   1d3f4:			; <UNDEFINED> instruction: 0x46486833
   1d3f8:	eorsvs	r4, r3, fp, lsr r4
   1d3fc:	stc	7, cr15, [ip, #932]	; 0x3a4
   1d400:			; <UNDEFINED> instruction: 0xf1039b08
   1d404:	strtmi	r0, [r0], #2049	; 0x801
   1d408:			; <UNDEFINED> instruction: 0xf8dbe6f5
   1d40c:	blcs	29474 <tcgetattr@plt+0x21d18>
   1d410:	addhi	pc, r4, r0
   1d414:	ldrsbthi	pc, [r0], #-131	; 0xffffff7d	; <UNPREDICTABLE>
   1d418:	svceq	0x0000f1b8
   1d41c:	addhi	pc, r8, r0
   1d420:	ldrdvs	pc, [r0], -r8
   1d424:			; <UNDEFINED> instruction: 0x901cf8db
   1d428:			; <UNDEFINED> instruction: 0xf0002e00
   1d42c:	ldmdavs	r3!, {r0, r3, r7, pc}^
   1d430:	movwle	r4, #38297	; 0x9599
   1d434:	ldmvs	r1!, {r1, r2, fp, ip, lr, pc}
   1d438:			; <UNDEFINED> instruction: 0xf7e94638
   1d43c:	stmdacs	r0, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1d440:	andle	sp, r9, r2, lsl #22
   1d444:			; <UNDEFINED> instruction: 0xe7ef6ab6
   1d448:			; <UNDEFINED> instruction: 0xe7ed6a76
   1d44c:			; <UNDEFINED> instruction: 0x46554674
   1d450:	ldrdcc	pc, [r0], -r8
   1d454:	tstvs	sl, #0, 4
   1d458:	ldrtmi	r2, [r9], -r0, lsl #4
   1d45c:			; <UNDEFINED> instruction: 0xf0004658
   1d460:			; <UNDEFINED> instruction: 0xf8d6f9a1
   1d464:	strmi	r9, [r0], ip
   1d468:	svceq	0x0000f1b9
   1d46c:	strbmi	sp, [r9], -r9, lsr #32
   1d470:	ldcl	7, cr15, [r8], {233}	; 0xe9
   1d474:			; <UNDEFINED> instruction: 0xf8dbbb28
   1d478:			; <UNDEFINED> instruction: 0xf0033020
   1d47c:			; <UNDEFINED> instruction: 0xf7e90a02
   1d480:	strmi	lr, [r1], r2, lsl #27
   1d484:	svceq	0x0000f1ba
   1d488:	ldmibvs	r3!, {r1, r2, r5, r8, ip, lr, pc}^
   1d48c:	suble	r2, fp, r0, lsl #22
   1d490:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
   1d494:	ldrbeq	r4, [fp, r0, asr #12]
   1d498:	movwcs	fp, #8004	; 0x1f44
   1d49c:			; <UNDEFINED> instruction: 0xf7e96233
   1d4a0:	ldmdbvs	r1!, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
   1d4a4:	ldrbmi	r2, [r8], -r0, lsl #4
   1d4a8:			; <UNDEFINED> instruction: 0xf97cf000
   1d4ac:	bmi	fedefb8c <tcgetattr@plt+0xfede8430>
   1d4b0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1d4b4:	strmi	r3, [r1], r4, lsr #3
   1d4b8:	ldrbmi	r4, [r8], -r3, lsl #12
   1d4bc:			; <UNDEFINED> instruction: 0xf900f7fd
   1d4c0:	strbmi	lr, [r8], -sp, ror #14
   1d4c4:	stc	7, cr15, [r8, #-932]!	; 0xfffffc5c
   1d4c8:			; <UNDEFINED> instruction: 0xf02b4640
   1d4cc:	rscsvs	pc, r0, sp, ror #29
   1d4d0:			; <UNDEFINED> instruction: 0xf7e92000
   1d4d4:	pkhtbmi	lr, r1, r8, asr #26
   1d4d8:	strdlt	r6, [r8, -r0]
   1d4dc:	ldc2l	0, cr15, [r0], #-24	; 0xffffffe8
   1d4e0:			; <UNDEFINED> instruction: 0xf8db2100
   1d4e4:			; <UNDEFINED> instruction: 0xf0160018
   1d4e8:	blmi	fea9be14 <tcgetattr@plt+0xfea946b8>
   1d4ec:			; <UNDEFINED> instruction: 0xf04f2100
   1d4f0:	ldrbtmi	r0, [fp], #-3073	; 0xfffff3ff
   1d4f4:	blmi	fea020fc <tcgetattr@plt+0xfe9fa9a0>
   1d4f8:	strne	lr, [r1], -sp, asr #19
   1d4fc:			; <UNDEFINED> instruction: 0xf8cd447b
   1d500:	strmi	ip, [r2], -ip
   1d504:			; <UNDEFINED> instruction: 0xf0064640
   1d508:	mvnsvs	pc, r3, lsl #22
   1d50c:			; <UNDEFINED> instruction: 0xf0002800
   1d510:	movwcs	r8, #208	; 0xd0
   1d514:	andsls	pc, r0, r6, asr #17
   1d518:			; <UNDEFINED> instruction: 0xe7b961b3
   1d51c:	rsbshi	pc, r8, #14614528	; 0xdf0000
   1d520:			; <UNDEFINED> instruction: 0xf8d844f8
   1d524:	ldrb	r6, [sp, -r0]!
   1d528:	ldrmi	r6, [r9, #2355]	; 0x933
   1d52c:	sbfx	sp, r8, #3, #16
   1d530:	movwls	r2, #36868	; 0x9004
   1d534:	cdp2	0, 5, cr15, cr10, cr11, {1}
   1d538:	strmi	r9, [r0], r9, lsl #22
   1d53c:	andvs	r6, r6, r8, lsl r7
   1d540:	andcs	r2, r1, r4, lsr r1
   1d544:	cdp2	0, 6, cr15, cr12, cr11, {1}
   1d548:			; <UNDEFINED> instruction: 0x2018f8db
   1d54c:			; <UNDEFINED> instruction: 0x301cf8db
   1d550:	ldrtmi	r4, [r8], -r6, lsl #12
   1d554:	movwcs	lr, #2502	; 0x9c6
   1d558:	cdp2	0, 10, cr15, cr6, cr11, {1}
   1d55c:	movwcs	r4, #2447	; 0x98f
   1d560:			; <UNDEFINED> instruction: 0x46024479
   1d564:	movweq	lr, #10694	; 0x29c6
   1d568:	andseq	pc, r4, r6, lsl #2
   1d56c:	cdp2	0, 13, cr15, cr6, cr11, {1}
   1d570:	ldrdge	pc, [r0], -r8
   1d574:	svceq	0x0000f1ba
   1d578:	sbchi	pc, r2, r0
   1d57c:	ldrdls	pc, [r4], -r6
   1d580:	ldrdcc	pc, [r4], -sl
   1d584:	tstle	r0, #641728512	; 0x26400000
   1d588:			; <UNDEFINED> instruction: 0xf8dad80d
   1d58c:	ldmvs	r0!, {r3, ip}
   1d590:	mcrr	7, 14, pc, r8, cr9	; <UNPREDICTABLE>
   1d594:	blle	2a759c <tcgetattr@plt+0x29fe40>
   1d598:	svcge	0x005ef43f
   1d59c:	ldrdcc	pc, [r8], -sl	; <UNPREDICTABLE>
   1d5a0:	ldrmi	fp, [sl], r3, asr #2
   1d5a4:	andcs	lr, r1, ip, ror #15
   1d5a8:			; <UNDEFINED> instruction: 0xf04fe7f8
   1d5ac:			; <UNDEFINED> instruction: 0xf8da30ff
   1d5b0:	ldrb	r3, [r5, r4, lsr #32]!
   1d5b4:			; <UNDEFINED> instruction: 0xf8c62800
   1d5b8:	stmib	r6, {r2, r3, r5, sp, pc}^
   1d5bc:			; <UNDEFINED> instruction: 0xf04f3309
   1d5c0:	ldrbmi	r0, [r3], -r1, lsl #4
   1d5c4:			; <UNDEFINED> instruction: 0xf04f6332
   1d5c8:	svclt	0x00b40000
   1d5cc:	eorvs	pc, r4, sl, asr #17
   1d5d0:	eorvs	pc, r8, sl, asr #17
   1d5d4:			; <UNDEFINED> instruction: 0xf04f4632
   1d5d8:	strtmi	r0, [r6], r1, lsl #24
   1d5dc:	ands	r4, pc, sl, lsr #13
   1d5e0:			; <UNDEFINED> instruction: 0xf8d4b124
   1d5e4:			; <UNDEFINED> instruction: 0xf1b99030
   1d5e8:	subsle	r0, ip, r1, lsl #30
   1d5ec:	addsmi	r6, r4, #92, 20	; 0x5c000
   1d5f0:	bvs	fe351700 <tcgetattr@plt+0xfe349fa4>
   1d5f4:			; <UNDEFINED> instruction: 0xf8c16318
   1d5f8:	bvs	190d6c0 <tcgetattr@plt+0x1905f64>
   1d5fc:	smlabblt	r3, fp, r2, r6
   1d600:	bvs	ff2f616c <tcgetattr@plt+0xff2eea10>
   1d604:	blcs	36198 <tcgetattr@plt+0x2ea3c>
   1d608:	bvs	1791738 <tcgetattr@plt+0x1789fdc>
   1d60c:	svclt	0x000c42a9
   1d610:	addsvs	r6, ip, #92, 4	; 0xc0000005
   1d614:	sbcvs	r6, ip, #268435462	; 0x10000006
   1d618:	blcs	3816c <tcgetattr@plt+0x30a10>
   1d61c:	svcge	0x0016f43f
   1d620:	stmdbcs	r1, {r0, r3, r4, r8, r9, fp, sp, lr}
   1d624:	svcge	0x0012f47f
   1d628:	bvs	1338194 <tcgetattr@plt+0x1330a38>
   1d62c:			; <UNDEFINED> instruction: 0xd1d7429c
   1d630:	smlawblt	r4, ip, sl, r6
   1d634:	ldrsbtls	pc, [r0], -r4	; <UNPREDICTABLE>
   1d638:	svceq	0x0001f1b9
   1d63c:	bvs	fe751710 <tcgetattr@plt+0xfe749fb4>
   1d640:	svclt	0x00184294
   1d644:	eorsle	r4, pc, ip, lsl r6	; <UNPREDICTABLE>
   1d648:	ldrdls	pc, [r8], -r4	; <UNPREDICTABLE>
   1d64c:			; <UNDEFINED> instruction: 0xf8c16318
   1d650:			; <UNDEFINED> instruction: 0xf8c1c030
   1d654:			; <UNDEFINED> instruction: 0xf1b99024
   1d658:	andle	r0, r1, r0, lsl #30
   1d65c:	eorne	pc, ip, r9, asr #17
   1d660:	rscvs	r6, r3, #831488	; 0xcb000
   1d664:	suble	r2, r2, r0, lsl #22
   1d668:	adcmi	r6, r9, #380928	; 0x5d000
   1d66c:	subsvs	fp, ip, #12, 30	; 0x30
   1d670:	adcvs	r6, r1, #156, 4	; 0xc0000009
   1d674:	strb	r6, [pc, ip, asr #5]
   1d678:	subsvs	r6, ip, #148, 20	; 0x94000
   1d67c:	eorsle	r2, ip, r0, lsl #24
   1d680:	bvs	ff736214 <tcgetattr@plt+0xff72eab8>
   1d684:	sfmcs	f6, 4, [r0], {212}	; 0xd4
   1d688:	bvs	1991760 <tcgetattr@plt+0x198a004>
   1d68c:	svclt	0x000c429d
   1d690:	adcvs	r6, r2, #536870918	; 0x20000006
   1d694:	addsvs	r4, r3, #20, 12	; 0x1400000
   1d698:			; <UNDEFINED> instruction: 0x461a62da
   1d69c:	str	r4, [r8, r3, lsr #12]!
   1d6a0:	andmi	pc, r0, r8, asr #17
   1d6a4:			; <UNDEFINED> instruction: 0x6320e7b6
   1d6a8:	tstvs	r8, #10485760	; 0xa00000
   1d6ac:	eorsls	pc, r0, r1, asr #17
   1d6b0:	ldmdbvs	r0!, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   1d6b4:	ldc	7, cr15, [r0], #-932	; 0xfffffc5c
   1d6b8:	ldmvs	r2!, {r0, r3, r4, r5, r8, fp, lr}
   1d6bc:	andseq	pc, r4, r6, lsl #2
   1d6c0:			; <UNDEFINED> instruction: 0xf02b4479
   1d6c4:	str	pc, [r4, -fp, lsr #28]!
   1d6c8:	addsvs	r6, ip, #84, 20	; 0x54000
   1d6cc:	rscvs	fp, r3, #28, 6	; 0x70000000
   1d6d0:	sbcsvs	r6, r4, #220, 20	; 0xdc000
   1d6d4:	bvs	198a34c <tcgetattr@plt+0x1982bf0>
   1d6d8:	svclt	0x0018429d
   1d6dc:	andsle	r6, ip, r2, lsr #5
   1d6e0:	subsvs	r4, r3, #152043520	; 0x9100000
   1d6e4:			; <UNDEFINED> instruction: 0x461a62da
   1d6e8:	strbmi	r6, [fp], -ip, asr #20
   1d6ec:			; <UNDEFINED> instruction: 0xf8c8e7ac
   1d6f0:	ldr	r4, [lr, r0]!
   1d6f4:	andcs	pc, r0, r8, asr #17
   1d6f8:	strmi	lr, [ip], -ip, asr #15
   1d6fc:			; <UNDEFINED> instruction: 0xe7c462d1
   1d700:			; <UNDEFINED> instruction: 0xf8c62301
   1d704:	stmib	r6, {r2, r3, r5, sp, pc}^
   1d708:	teqvs	r3, #36864	; 0x9000
   1d70c:	andvs	pc, r0, r8, asr #17
   1d710:			; <UNDEFINED> instruction: 0xf7e9e69e
   1d714:	strmi	lr, [ip], -lr, ror #24
   1d718:	rsbvs	r6, r2, #268435469	; 0x1000000d
   1d71c:			; <UNDEFINED> instruction: 0xf8c8e7e0
   1d720:	ldrb	r2, [sp, r0]
   1d724:	andeq	r5, r5, r8, lsr #23
   1d728:	andeq	r0, r0, r8, ror r3
   1d72c:	strdeq	r3, [r3], -lr
   1d730:	andeq	r3, r3, r8, ror #17
   1d734:	andeq	r3, r3, r6, asr #19
   1d738:			; <UNDEFINED> instruction: 0x000339b8
   1d73c:	andeq	r3, r3, lr, lsr #18
   1d740:	andeq	r3, r3, r6, lsr r9
   1d744:	andeq	r3, r3, ip, asr #18
   1d748:	ldrdeq	r3, [r3], -ip
   1d74c:	andeq	r5, r5, r0, lsr #21
   1d750:	andeq	r9, r3, r0, asr #30
   1d754:	andeq	r3, r3, r2, lsr #17
   1d758:	andeq	r3, r3, r4, lsl #16
   1d75c:	andeq	lr, r2, ip, lsl #17
   1d760:	andeq	r3, r3, r4, lsr #15
   1d764:			; <UNDEFINED> instruction: 0x000336bc
   1d768:	andeq	pc, r4, r2, lsr #18
   1d76c:	ldrdeq	pc, [r4], -r0
   1d770:	andeq	r3, r3, lr, lsr #12
   1d774:	andeq	lr, r2, r4, ror #15
   1d778:	andeq	r3, r3, ip, lsr #13
   1d77c:	andeq	r3, r3, r0, ror #12
   1d780:	andeq	lr, r2, r2, asr r7
   1d784:			; <UNDEFINED> instruction: 0x000335b4
   1d788:	andeq	r3, r3, r4, ror #10
   1d78c:			; <UNDEFINED> instruction: 0x000334ba
   1d790:			; <UNDEFINED> instruction: 0xffffc1eb
   1d794:			; <UNDEFINED> instruction: 0xffffc279
   1d798:	andeq	r6, r5, r4, asr #8
   1d79c:	andeq	r3, r3, r8, asr r4
   1d7a0:	muleq	r3, r8, r2
   1d7a4:	stmdavc	fp, {r0, r4, r8, ip, sp, pc}
   1d7a8:	ldr	fp, [r5], #-259	; 0xfffffefd
   1d7ac:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1d7b0:	ldcllt	0, cr15, [sl, #-172]!	; 0xffffff54
   1d7b4:	andeq	lr, r2, lr, lsr #6
   1d7b8:	ldrb	r2, [r3, r1, lsl #4]!
   1d7bc:	ldrb	r2, [r1, r0, lsl #4]!
   1d7c0:	mvnsmi	lr, #737280	; 0xb4000
   1d7c4:	strmi	r4, [sp], -r1, lsl #13
   1d7c8:	ldmdbmi	sl, {r3, r9, sl, lr}
   1d7cc:			; <UNDEFINED> instruction: 0x461f4690
   1d7d0:			; <UNDEFINED> instruction: 0xf7fd4479
   1d7d4:	vmovls.16	d8[1], pc
   1d7d8:	blne	108a4e0 <tcgetattr@plt+0x1082d84>
   1d7dc:	strtmi	r4, [r8], -r4, lsl #12
   1d7e0:	ldc2l	0, cr15, [r4, #-172]!	; 0xffffff54
   1d7e4:	stclne	6, cr4, [r0], #-20	; 0xffffffec
   1d7e8:	ldc2l	0, cr15, [lr, #-172]	; 0xffffff54
   1d7ec:	stmdblt	lr!, {r2, r9, sl, lr}
   1d7f0:			; <UNDEFINED> instruction: 0xf8c84630
   1d7f4:	eorsvs	r5, ip, r0
   1d7f8:	mvnshi	lr, #12386304	; 0xbd0000
   1d7fc:	andcs	r4, r0, #42991616	; 0x2900000
   1d800:			; <UNDEFINED> instruction: 0xf7ff4648
   1d804:	strmi	pc, [r3], -pc, asr #31
   1d808:			; <UNDEFINED> instruction: 0xf8c84628
   1d80c:			; <UNDEFINED> instruction: 0xf7e93000
   1d810:	andcs	lr, r0, #132, 22	; 0x21000
   1d814:	strbmi	r4, [r8], -r1, lsr #12
   1d818:			; <UNDEFINED> instruction: 0xffc4f7ff
   1d81c:	strtmi	r4, [r0], -r3, lsl #12
   1d820:			; <UNDEFINED> instruction: 0xf7e9603b
   1d824:	andcs	lr, r0, sl, ror fp
   1d828:	mvnshi	lr, #12386304	; 0xbd0000
   1d82c:	rscscc	pc, pc, pc, asr #32
   1d830:	svclt	0x0000e7e2
   1d834:	strdeq	lr, [r2], -r4
   1d838:	mvnsmi	lr, sp, lsr #18
   1d83c:	strmi	fp, [lr], -r2, lsl #1
   1d840:	stcls	6, cr4, [r9, #-92]	; 0xffffffa4
   1d844:			; <UNDEFINED> instruction: 0x46014698
   1d848:	movwcs	fp, #456	; 0x1c8
   1d84c:	ldrmi	r6, [sl], -r0, asr #17
   1d850:			; <UNDEFINED> instruction: 0xf9d4f7fd
   1d854:	blls	22f06c <tcgetattr@plt+0x227910>
   1d858:	ldrtmi	r4, [r9], -r2, asr #12
   1d85c:	strls	r4, [r0, #-1568]	; 0xfffff9e0
   1d860:	mrc2	7, 7, pc, cr14, cr13, {7}
   1d864:	andcs	r4, r0, #51380224	; 0x3100000
   1d868:			; <UNDEFINED> instruction: 0xf7ff4620
   1d86c:			; <UNDEFINED> instruction: 0x4605ff9b
   1d870:			; <UNDEFINED> instruction: 0xf7fc4620
   1d874:			; <UNDEFINED> instruction: 0x4628ffb9
   1d878:	pop	{r1, ip, sp, pc}
   1d87c:			; <UNDEFINED> instruction: 0x460381f0
   1d880:			; <UNDEFINED> instruction: 0xf7fd4602
   1d884:			; <UNDEFINED> instruction: 0x4604f9bb
   1d888:	svclt	0x0000e7e5
   1d88c:	blmi	9f012c <tcgetattr@plt+0x9e89d0>
   1d890:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1d894:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   1d898:	strmi	r4, [r8], -r4, lsl #12
   1d89c:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   1d8a0:			; <UNDEFINED> instruction: 0xf04f9303
   1d8a4:	movwcs	r0, #768	; 0x300
   1d8a8:	movwcc	lr, #6605	; 0x19cd
   1d8ac:			; <UNDEFINED> instruction: 0xf85ef00e
   1d8b0:	cfmsub32mi	mvax3, mvfx4, mvfx15, mvfx9
   1d8b4:			; <UNDEFINED> instruction: 0x4603447e
   1d8b8:	movwls	r4, #5672	; 0x1628
   1d8bc:			; <UNDEFINED> instruction: 0xf858f00e
   1d8c0:			; <UNDEFINED> instruction: 0x46204a1c
   1d8c4:	blls	2fd3c <tcgetattr@plt+0x285e0>
   1d8c8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1d8cc:			; <UNDEFINED> instruction: 0xf94ef7fd
   1d8d0:			; <UNDEFINED> instruction: 0xf00e4628
   1d8d4:	ldmdbmi	r9, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
   1d8d8:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   1d8dc:	strtmi	r4, [r0], -r3, lsl #12
   1d8e0:			; <UNDEFINED> instruction: 0xf944f7fd
   1d8e4:	bge	6fd44 <tcgetattr@plt+0x685e8>
   1d8e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1d8ec:	stc2l	7, cr15, [r6, #-1008]!	; 0xfffffc10
   1d8f0:			; <UNDEFINED> instruction: 0xf00e4628
   1d8f4:	ldmdbmi	r3, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1d8f8:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   1d8fc:	strtmi	r4, [r0], -r5, lsl #12
   1d900:			; <UNDEFINED> instruction: 0xf7fd462b
   1d904:			; <UNDEFINED> instruction: 0x4628f933
   1d908:	bl	1db8b4 <tcgetattr@plt+0x1d4158>
   1d90c:	blmi	1f014c <tcgetattr@plt+0x1e89f0>
   1d910:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d914:	blls	f7984 <tcgetattr@plt+0xf0228>
   1d918:			; <UNDEFINED> instruction: 0xf04f405a
   1d91c:	mrsle	r0, SP_irq
   1d920:	ldcllt	0, cr11, [r0, #-16]!
   1d924:	bl	195b8d0 <tcgetattr@plt+0x1954174>
   1d928:	andeq	r5, r5, r4, lsl #6
   1d92c:	andeq	r0, r0, r8, ror r3
   1d930:	andeq	fp, r3, r0, lsl #22
   1d934:	andeq	r2, r3, ip, ror #21
   1d938:	andeq	r3, r3, r2, lsl r1
   1d93c:	andeq	r3, r3, lr, lsl #2
   1d940:	andeq	r3, r3, sl, lsl #2
   1d944:	andeq	r3, r3, sl, lsl #2
   1d948:	andeq	r5, r5, r4, lsl #5
   1d94c:	mvnsmi	lr, #737280	; 0xb4000
   1d950:	strmi	fp, [r4], -r3, lsl #1
   1d954:	ldmib	sp, {r1, r2, r3, r4, r9, sl, lr}^
   1d958:	movwcs	r9, #1291	; 0x50b
   1d95c:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
   1d960:	strbmi	r9, [r9], #-3850	; 0xfffff0f6
   1d964:			; <UNDEFINED> instruction: 0xf870f011
   1d968:	ldrtmi	r4, [r1], -r0, lsr #12
   1d96c:	strtmi	r2, [sl], -r1, lsl #8
   1d970:	movwcs	r9, #1025	; 0x401
   1d974:	andhi	pc, r0, sp, asr #17
   1d978:	blx	17d99c2 <tcgetattr@plt+0x17d2266>
   1d97c:	cmplt	ip, ip, lsr r8
   1d980:	bl	fea6ec28 <tcgetattr@plt+0xfea674cc>
   1d984:	strtmi	r0, [r0], -r5, lsl #18
   1d988:	stmdavs	r3, {r2, r5, r7, r8, fp, sp, lr}^
   1d98c:	mulle	r4, lr, r2
   1d990:	mvnsle	r2, r0, lsl #24
   1d994:	pop	{r0, r1, ip, sp, pc}
   1d998:	stmiavs	r2, {r4, r5, r6, r7, r8, r9, pc}^
   1d99c:	andsle	r4, r4, #1342177289	; 0x50000009
   1d9a0:	strbmi	r6, [r1, #-2177]	; 0xfffff77f
   1d9a4:	addmi	sp, sp, #268435457	; 0x10000001
   1d9a8:	strbmi	sp, [r2, #-2329]	; 0xfffff6e7
   1d9ac:	addvs	r4, r5, r9, lsr #12
   1d9b0:	strbmi	sp, [r2], -r4, lsl #18
   1d9b4:	andhi	pc, ip, r0, asr #17
   1d9b8:	mulle	r6, r1, r2
   1d9bc:	strbmi	r4, [sl], #-1097	; 0xfffffbb7
   1d9c0:	andne	lr, r2, #192, 18	; 0x300000
   1d9c4:	bicsle	r2, lr, r0, lsl #24
   1d9c8:	stmibvs	r3, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1d9cc:	mvnvs	fp, r4, asr r1
   1d9d0:	andsvs	r6, ip, r3, asr #19
   1d9d4:	b	fe85b980 <tcgetattr@plt+0xfe854224>
   1d9d8:	bicsle	r2, r4, r0, lsl #24
   1d9dc:	strbmi	lr, [r2, #-2010]	; 0xfffff826
   1d9e0:	strb	sp, [r6, sl, ror #19]!
   1d9e4:			; <UNDEFINED> instruction: 0xe7f3607b
   1d9e8:	svcmi	0x00f0e92d
   1d9ec:	strmi	fp, [lr], -r9, lsl #1
   1d9f0:	ldmib	sp, {r0, r4, r9, sl, lr}^
   1d9f4:			; <UNDEFINED> instruction: 0x461a9b13
   1d9f8:	ldrdgt	pc, [r8], #-141	; 0xffffff73
   1d9fc:	ldrsbge	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1da00:	ldrdmi	pc, [ip], -r9
   1da04:	ldrdpl	pc, [ip], -fp
   1da08:	ldrdvc	pc, [ip], -ip
   1da0c:	vmlaeq.f64	d14, d5, d4
   1da10:	ldrbmi	r4, [r6, #-1214]!	; 0xfffffb42
   1da14:	sfmcs	f5, 1, [r0], {6}
   1da18:	stccc	0, cr13, [r1], {59}	; 0x3b
   1da1c:	ldrtmi	r1, [fp], #-2347	; 0xfffff6d5
   1da20:	mvnsle	r4, #-536870903	; 0xe0000009
   1da24:	b	13e4804 <tcgetattr@plt+0x13dd0a8>
   1da28:	bl	fe9dfb80 <tcgetattr@plt+0xfe9d8424>
   1da2c:	movwls	r0, #29448	; 0x7308
   1da30:	strls	r4, [r3, -r3, ror #12]
   1da34:	stceq	0, cr15, [r0], {79}	; 0x4f
   1da38:	andge	pc, r0, sp, asr #17
   1da3c:			; <UNDEFINED> instruction: 0xcc01e9cd
   1da40:	stmib	sp, {r1, r2, r9, ip, pc}^
   1da44:			; <UNDEFINED> instruction: 0xf7ff0104
   1da48:			; <UNDEFINED> instruction: 0xf8dbff81
   1da4c:	ldrbmi	ip, [fp], -ip
   1da50:	ldrdeq	lr, [r4, -sp]
   1da54:	strls	r9, [r3, #-2566]	; 0xfffff5fa
   1da58:	streq	lr, [r5, #-2988]	; 0xfffff454
   1da5c:	blne	ffdc3268 <tcgetattr@plt+0xffdbbb0c>
   1da60:	andge	pc, r0, sp, asr #17
   1da64:			; <UNDEFINED> instruction: 0xf7ff9502
   1da68:			; <UNDEFINED> instruction: 0xf8d9ff71
   1da6c:	ldmib	sp, {r2, r3, ip, sp}^
   1da70:	ldrls	r2, [r5], #-262	; 0xfffffefa
   1da74:	ldrbeq	lr, [r6], -r1, lsl #22
   1da78:	ldrbeq	lr, [r3], #-3016	; 0xfffff438
   1da7c:	strbmi	r9, [fp], -r5, lsl #18
   1da80:			; <UNDEFINED> instruction: 0xf8cd9804
   1da84:	ldrls	sl, [r3], -r8, asr #32
   1da88:	andlt	r9, r9, r4, lsl r4
   1da8c:	svcmi	0x00f0e8bd
   1da90:	cmplt	sp, ip, asr r7
   1da94:	ldmdbne	fp!, {r0, r8, sl, fp, ip, sp}^
   1da98:	mvnsle	r4, #-536870903	; 0xe0000009
   1da9c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1daa0:			; <UNDEFINED> instruction: 0x46441b76
   1daa4:	strb	r9, [r3, r7, lsl #14]
   1daa8:	mrcne	12, 3, r1, cr11, cr4, {3}
   1daac:	strtmi	r1, [r8], r7, ror #23
   1dab0:	svclt	0x0088429e
   1dab4:	strtmi	r2, [ip], -r0, lsl #14
   1dab8:	smladls	r7, pc, r4, r4	; <UNPREDICTABLE>
   1dabc:	svclt	0x0000e7b8
   1dac0:	svcmi	0x00f0e92d
   1dac4:	ldrmi	fp, [lr], -r5, lsl #1
   1dac8:	bpl	3d8244 <tcgetattr@plt+0x3d0ae8>
   1dacc:	tstlt	r0, #3620864	; 0x374000
   1dad0:			; <UNDEFINED> instruction: 0x4e12e9dd
   1dad4:	ldrdgt	pc, [ip], -sl
   1dad8:	blls	5426ec <tcgetattr@plt+0x53af90>
   1dadc:	movwls	r4, #9644	; 0x25ac
   1dae0:	bl	febd3f9c <tcgetattr@plt+0xfebcc840>
   1dae4:	ldrmi	r0, [r1], r4, lsl #6
   1dae8:	stmdaeq	sl!, {r0, r1, r2, r9, sl, lr}^
   1daec:	bicsvc	lr, r3, #3072	; 0xc00
   1daf0:	bl	12f518 <tcgetattr@plt+0x127dbc>
   1daf4:	bl	fecde888 <tcgetattr@plt+0xfecd712c>
   1daf8:	andsle	r0, r1, #340	; 0x154
   1dafc:	blls	e6b04 <tcgetattr@plt+0xdf3a8>
   1db00:	adcmi	r6, fp, #14352384	; 0xdb0000
   1db04:	stmdals	r2, {r2, r3, r5, r8, r9, ip, lr, pc}
   1db08:			; <UNDEFINED> instruction: 0x464a4653
   1db0c:	ldrls	r4, [r1, #-1601]	; 0xfffff9bf
   1db10:	ldrtmi	r9, [r8], -lr
   1db14:			; <UNDEFINED> instruction: 0x960f9410
   1db18:	pop	{r0, r2, ip, sp, pc}
   1db1c:			; <UNDEFINED> instruction: 0xe7154ff0
   1db20:	stmdbne	fp!, {r2, r3, r4, r7, r9, fp, ip}
   1db24:	svclt	0x0038459c
   1db28:	streq	lr, [r5], #-2988	; 0xfffff454
   1db2c:			; <UNDEFINED> instruction: 0xf8dbd212
   1db30:	adcmi	r3, fp, #12
   1db34:	stmdbne	fp!, {r1, r2, r3, r5, r8, r9, ip, lr, pc}
   1db38:	rscle	r4, r4, #415236096	; 0x18c00000
   1db3c:	ldrls	lr, [r1, #-2015]	; 0xfffff821
   1db40:	cfstrsls	mvf2, [r2, #-0]
   1db44:			; <UNDEFINED> instruction: 0x960f4653
   1db48:	strls	r9, [lr, #-1040]	; 0xfffffbf0
   1db4c:	pop	{r0, r2, ip, sp, pc}
   1db50:			; <UNDEFINED> instruction: 0xe6fb4ff0
   1db54:	mvnle	r2, r0, lsl #24
   1db58:	ldmvs	fp, {r0, r1, r8, r9, fp, ip, pc}^
   1db5c:	sbcsle	r4, r2, #-1342177270	; 0xb000000a
   1db60:	mvnscc	pc, r8, lsl #2
   1db64:	ldrtmi	r2, [r1], #-768	; 0xfffffd00
   1db68:	strtmi	r4, [r9], #-1610	; 0xfffff9b6
   1db6c:			; <UNDEFINED> instruction: 0xf0104638
   1db70:	blls	11d924 <tcgetattr@plt+0x1161c8>
   1db74:	ldrdlt	pc, [ip], -sp
   1db78:	ldmvs	r9, {r0, sp}^
   1db7c:	ldrmi	r2, [sl], -r0, lsl #6
   1db80:	andne	lr, r0, sp, asr #19
   1db84:			; <UNDEFINED> instruction: 0x46384659
   1db88:	blx	15d9bd0 <tcgetattr@plt+0x15d2474>
   1db8c:	ldrdcc	pc, [ip], -fp
   1db90:	ldr	r1, [r8, sp, ror #21]!
   1db94:	tsteq	r8, r6, lsl #22
   1db98:	strbmi	r2, [sl], -r0, lsl #6
   1db9c:			; <UNDEFINED> instruction: 0xf0104638
   1dba0:			; <UNDEFINED> instruction: 0xf8dbff53
   1dba4:	movwcs	r1, #12
   1dba8:	ldrmi	r2, [sl], -r1
   1dbac:	andne	lr, r0, sp, asr #19
   1dbb0:			; <UNDEFINED> instruction: 0x46384659
   1dbb4:	blx	1059bfc <tcgetattr@plt+0x10524a0>
   1dbb8:	ldrdcc	pc, [ip], -fp
   1dbbc:	ldrdgt	pc, [ip], -sl
   1dbc0:	ldrmi	r4, [ip], #-1054	; 0xfffffbe2
   1dbc4:	ldr	r1, [r6, sp, ror #21]!
   1dbc8:	svcmi	0x00f0e92d
   1dbcc:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
   1dbd0:	strmi	r8, [lr], r6, lsl #22
   1dbd4:	blgt	ff15bf58 <tcgetattr@plt+0xff1547fc>
   1dbd8:			; <UNDEFINED> instruction: 0xf8df4680
   1dbdc:	ldrmi	r9, [r5], -r4, asr #23
   1dbe0:			; <UNDEFINED> instruction: 0xf8df44fc
   1dbe4:			; <UNDEFINED> instruction: 0xf5ad7bc0
   1dbe8:	ldrbtmi	r7, [r9], #3427	; 0xd63
   1dbec:	strbmi	sl, [r2], r9, lsr #22
   1dbf0:			; <UNDEFINED> instruction: 0xf10d930f
   1dbf4:	ldrmi	r0, [lr], -r0, asr #23
   1dbf8:	andvc	pc, r7, r9, asr r8	; <UNPREDICTABLE>
   1dbfc:			; <UNDEFINED> instruction: 0x000fe8bc
   1dc00:			; <UNDEFINED> instruction: 0x97e1683f
   1dc04:	streq	pc, [r0, -pc, asr #32]
   1dc08:	cfstr32ge	mvfx9, [r5, #-64]!	; 0xffffffc0
   1dc0c:	mcr	5, 0, r9, cr9, cr2, {0}
   1dc10:			; <UNDEFINED> instruction: 0x9df28a90
   1dc14:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1dc18:	blge	104f45c <tcgetattr@plt+0x1047d00>
   1dc1c:	muleq	r7, ip, r8
   1dc20:	cfstr32vc	mvfx15, [sp], {13}
   1dc24:	bcc	45944c <tcgetattr@plt+0x451cf0>
   1dc28:	eors	pc, r0, sp, asr #17
   1dc2c:	ldrls	sl, [r1, #-2842]	; 0xfffff4e6
   1dc30:	strbtmi	r9, [r5], -r8, lsl #6
   1dc34:	andeq	lr, r7, r6, lsl #17
   1dc38:			; <UNDEFINED> instruction: 0xf8cd4620
   1dc3c:			; <UNDEFINED> instruction: 0xf50dc02c
   1dc40:			; <UNDEFINED> instruction: 0xf8cd7c9c
   1dc44:			; <UNDEFINED> instruction: 0xf50dc024
   1dc48:			; <UNDEFINED> instruction: 0xf8cd7c61
   1dc4c:			; <UNDEFINED> instruction: 0xf7e9c028
   1dc50:			; <UNDEFINED> instruction: 0xf8dfeb7a
   1dc54:			; <UNDEFINED> instruction: 0x462e7b54
   1dc58:	ldrdgt	pc, [r4], -sl
   1dc5c:	cfldrsls	mvf4, [r2, #-508]	; 0xfffffe04
   1dc60:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   1dc64:	ldm	r7, {r0, r7, r9, sl, lr}
   1dc68:	stm	r5, {r0, r1, r2, r3}
   1dc6c:			; <UNDEFINED> instruction: 0xf8dc000f
   1dc70:	stcls	0, cr2, [ip, #-48]	; 0xffffffd0
   1dc74:	beq	4594dc <tcgetattr@plt+0x451d80>
   1dc78:	bcs	4594a8 <tcgetattr@plt+0x451d4c>
   1dc7c:			; <UNDEFINED> instruction: 0x2010f8dc
   1dc80:	cfmadd32	mvax1, mvfx4, mvfx9, mvfx9
   1dc84:			; <UNDEFINED> instruction: 0xf01c2a10
   1dc88:			; <UNDEFINED> instruction: 0xf107f947
   1dc8c:			; <UNDEFINED> instruction: 0xf8df0110
   1dc90:	ldmib	sp, {r2, r3, r4, r8, r9, fp}^
   1dc94:	strtmi	r3, [r2], -r8, lsl #14
   1dc98:	stmib	r3, {r3, r4, r5, r6, sl, lr}^
   1dc9c:			; <UNDEFINED> instruction: 0xf0098300
   1dca0:	ldrbmi	pc, [r8], sp, lsl #21	; <UNPREDICTABLE>
   1dca4:	subslt	pc, r0, sp, asr #17
   1dca8:	eorsge	pc, r4, sp, asr #17
   1dcac:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
   1dcb0:	eorlt	pc, r8, sp, asr #17
   1dcb4:	strtmi	r4, [ip], -r3, lsr #13
   1dcb8:	bpl	459520 <tcgetattr@plt+0x451dc4>
   1dcbc:	bcc	ffc5c040 <tcgetattr@plt+0xffc548e4>
   1dcc0:	tstls	r8, #2063597568	; 0x7b000000
   1dcc4:	ldrtmi	r2, [r0], -r0, lsl #6
   1dcc8:	strbmi	r2, [r9], -r1, lsl #4
   1dccc:	ldc2	0, cr15, [sl], {18}
   1dcd0:			; <UNDEFINED> instruction: 0x46384632
   1dcd4:			; <UNDEFINED> instruction: 0xf0102100
   1dcd8:			; <UNDEFINED> instruction: 0x3630f8d7
   1dcdc:	stmibvs	r1!, {r3, r4, r5, r9, sl, lr}^
   1dce0:	stc2l	0, cr15, [r0, #64]!	; 0x40
   1dce4:			; <UNDEFINED> instruction: 0xf04f4556
   1dce8:			; <UNDEFINED> instruction: 0xf1070300
   1dcec:			; <UNDEFINED> instruction: 0xf8480724
   1dcf0:	mvnle	r3, r4, lsl #22
   1dcf4:			; <UNDEFINED> instruction: 0xf8dd465c
   1dcf8:	stmdavc	r1!, {r2, r4, r5, sp, pc}
   1dcfc:	bpl	459524 <tcgetattr@plt+0x451dc8>
   1dd00:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
   1dd04:			; <UNDEFINED> instruction: 0xf0002900
   1dd08:			; <UNDEFINED> instruction: 0xf8df85d1
   1dd0c:	ldrmi	r2, [r9], r8, lsr #21
   1dd10:	bpl	fe95c094 <tcgetattr@plt+0xfe954938>
   1dd14:	rscscc	pc, pc, pc, asr #32
   1dd18:			; <UNDEFINED> instruction: 0xf8df447a
   1dd1c:	andscc	r3, r0, #160, 20	; 0xa0000
   1dd20:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
   1dd24:	mcr	5, 0, r9, cr8, cr6, {0}
   1dd28:			; <UNDEFINED> instruction: 0xf8df2a90
   1dd2c:	tstcc	r0, #148, 20	; 0x94000
   1dd30:	bpl	459598 <tcgetattr@plt+0x451e3c>
   1dd34:	svcls	0x0009447a
   1dd38:	ldrsbhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1dd3c:	cfmadd32	mvax2, mvfx4, mvfx10, mvfx14
   1dd40:	mulls	sl, r0, sl
   1dd44:			; <UNDEFINED> instruction: 0xf8cd9319
   1dd48:	andsls	r9, r5, ip, asr #32
   1dd4c:	andeq	lr, sp, sp, asr #19
   1dd50:	subsge	pc, ip, sp, asr #17
   1dd54:	stmdavc	r1!, {r0, sp, lr, pc}
   1dd58:	stmdbcs	r3!, {r0, r3, r5, r8, r9, ip, sp, pc}
   1dd5c:	stmdavc	r3!, {r0, r1, r8, ip, lr, pc}^
   1dd60:			; <UNDEFINED> instruction: 0xf0002b5b
   1dd64:			; <UNDEFINED> instruction: 0x462880b3
   1dd68:	ldc2	0, cr15, [r0], #-132	; 0xffffff7c
   1dd6c:			; <UNDEFINED> instruction: 0xf0002800
   1dd70:	stmdacs	r1, {r0, r1, r2, r4, r7, pc}
   1dd74:			; <UNDEFINED> instruction: 0xf814d008
   1dd78:			; <UNDEFINED> instruction: 0xf1a11b01
   1dd7c:	blcs	179ea04 <tcgetattr@plt+0x17972a8>
   1dd80:	strtmi	sp, [r8], -r9, ror #17
   1dd84:	blx	1fd9e12 <tcgetattr@plt+0x1fd26b6>
   1dd88:	strtmi	r2, [r9], -r4, lsr #32
   1dd8c:	andvc	pc, r6, r0, lsl #22
   1dd90:	blx	1bd9ddc <tcgetattr@plt+0x1bd2680>
   1dd94:			; <UNDEFINED> instruction: 0xf85b7821
   1dd98:	stcvc	0, cr3, [sl, #-152]!	; 0xffffff68
   1dd9c:			; <UNDEFINED> instruction: 0xf84b4413
   1dda0:	stmdbcs	r0, {r1, r2, r5, ip, sp}
   1dda4:	ldmib	sp, {r0, r3, r4, r6, r7, r8, ip, lr, pc}^
   1dda8:			; <UNDEFINED> instruction: 0xf8dd230d
   1ddac:			; <UNDEFINED> instruction: 0xf1b3a05c
   1ddb0:	svclt	0x00183fff
   1ddb4:	svccc	0x00fff1b2
   1ddb8:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   1ddbc:	strbmi	r2, [r8], -r0, lsl #8
   1ddc0:	bvc	5c144 <tcgetattr@plt+0x549e8>
   1ddc4:	stmia	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ddc8:	ldmibhi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1ddcc:	ldrbtmi	r9, [pc], #-3337	; 1ddd4 <tcgetattr@plt+0x16678>
   1ddd0:	ldrbtmi	r9, [r8], #3599	; 0xe0f
   1ddd4:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1ddd8:			; <UNDEFINED> instruction: 0x371035fc
   1dddc:			; <UNDEFINED> instruction: 0xf10a4650
   1dde0:			; <UNDEFINED> instruction: 0xf0110a24
   1dde4:			; <UNDEFINED> instruction: 0xf859fa23
   1dde8:			; <UNDEFINED> instruction: 0xf8563b04
   1ddec:	ldrtmi	r2, [r9], -r4, lsl #22
   1ddf0:			; <UNDEFINED> instruction: 0xf0094640
   1ddf4:	ldrbmi	pc, [r5, #-2531]	; 0xfffff61d	; <UNPREDICTABLE>
   1ddf8:	stfcsd	f5, [r0], {240}	; 0xf0
   1ddfc:	msrhi	CPSR_c, r0, asr #32
   1de00:	ldmdavs	ip, {r3, r8, r9, fp, ip, pc}
   1de04:			; <UNDEFINED> instruction: 0xf8dfb1cc
   1de08:			; <UNDEFINED> instruction: 0xf8df79c4
   1de0c:	ldrbtmi	r6, [pc], #-2500	; 1de14 <tcgetattr@plt+0x166b8>
   1de10:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
   1de14:			; <UNDEFINED> instruction: 0x3710447e
   1de18:	ldrtmi	r6, [r9], -r5, ror #17
   1de1c:	ldrtmi	r6, [r0], -r3, ror #18
   1de20:	strls	r6, [r2, #-2338]	; 0xfffff6de
   1de24:	strls	r6, [r1, #-2213]	; 0xfffff75b
   1de28:			; <UNDEFINED> instruction: 0xf8586825
   1de2c:	strls	r5, [r0, #-37]	; 0xffffffdb
   1de30:			; <UNDEFINED> instruction: 0xf9c4f009
   1de34:			; <UNDEFINED> instruction: 0x2c0069a4
   1de38:	blls	2d25f8 <tcgetattr@plt+0x2cae9c>
   1de3c:	eorle	r3, r5, r1, lsl #6
   1de40:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1de44:	bls	649728 <tcgetattr@plt+0x641fcc>
   1de48:	ldmpl	r4, {r0, r1, r2, r4, r5, r9, sl, lr}^
   1de4c:	stfeqd	f7, [r0], #-16
   1de50:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
   1de54:	stcne	8, cr15, [ip], {84}	; 0x54
   1de58:			; <UNDEFINED> instruction: 0xf854463d
   1de5c:	ldrcc	r2, [r0, -r8, lsl #24]
   1de60:	stccc	8, cr15, [r4], {84}	; 0x54
   1de64:	strgt	r4, [pc, #-1380]	; 1d908 <tcgetattr@plt+0x161ac>
   1de68:	stmdavs	r0!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1de6c:	blls	2b5f54 <tcgetattr@plt+0x2ae7f8>
   1de70:	mvnsvs	r9, r0, lsl pc
   1de74:	mrc	1, 0, fp, cr9, cr7, {2}
   1de78:	strcs	r5, [r0], #-2704	; 0xfffff570
   1de7c:	eorcs	r3, r0, #16777216	; 0x1000000
   1de80:			; <UNDEFINED> instruction: 0x46284631
   1de84:	stc2l	0, cr15, [sl, #-68]	; 0xffffffbc
   1de88:	mvnsle	r4, r7, lsr #5
   1de8c:	blcs	104ae0 <tcgetattr@plt+0xfd384>
   1de90:	ldrhi	pc, [sp, #-512]	; 0xfffffe00
   1de94:			; <UNDEFINED> instruction: 0xf013e8df
   1de98:	ldrsbeq	r0, [r3, #-14]!
   1de9c:	adceq	r0, lr, #-1879048191	; 0x90000001
   1dea0:	strcc	r7, [r1], #-2145	; 0xfffff79f
   1dea4:			; <UNDEFINED> instruction: 0x4628b179
   1dea8:	blx	f59f36 <tcgetattr@plt+0xf527da>
   1deac:	svcne	0x0001f814
   1deb0:			; <UNDEFINED> instruction: 0xf380fab0
   1deb4:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
   1deb8:	movwcs	fp, #3848	; 0xf08
   1debc:	mvnsle	r2, r0, lsl #22
   1dec0:			; <UNDEFINED> instruction: 0xf43f2801
   1dec4:	stcvc	15, cr10, [fp], #388	; 0x184
   1dec8:	ldrb	r1, [r4, -r4, ror #21]
   1decc:	beq	da2e4 <tcgetattr@plt+0xd2b88>
   1ded0:	ldrbmi	r4, [r0], -r1, asr #12
   1ded4:			; <UNDEFINED> instruction: 0xfff0f7fc
   1ded8:	stmdacs	r0, {r2, r9, sl, lr}
   1dedc:	mvnshi	pc, #0
   1dee0:	smlatbeq	sl, r0, fp, lr
   1dee4:			; <UNDEFINED> instruction: 0xf02b4650
   1dee8:	stmdbls	ip, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1deec:	strmi	r3, [r2], -r1, lsl #8
   1def0:	strtmi	r4, [r8], -r2, lsl #13
   1def4:	ldc2	0, cr15, [r6], #-108	; 0xffffff94
   1def8:			; <UNDEFINED> instruction: 0xf0402800
   1defc:	strtmi	r8, [r8], -sl, lsl #1
   1df00:	mcr2	0, 4, pc, cr8, cr11, {0}	; <UNPREDICTABLE>
   1df04:	bne	fe45976c <tcgetattr@plt+0xfe452010>
   1df08:			; <UNDEFINED> instruction: 0x46034652
   1df0c:	beq	fe45977c <tcgetattr@plt+0xfe452020>
   1df10:			; <UNDEFINED> instruction: 0xf954f009
   1df14:			; <UNDEFINED> instruction: 0xf7e94650
   1df18:	stmdbls	sl, {fp, sp, lr, pc}
   1df1c:	bvs	ffaf88cc <tcgetattr@plt+0xffaf1170>
   1df20:	svclt	0x00182a08
   1df24:	tstls	sl, r1, lsl r6
   1df28:	ldmdale	r2!, {r2, r8, r9, fp, sp}
   1df2c:			; <UNDEFINED> instruction: 0xf013e8df
   1df30:	andeq	r0, r5, r7, asr r3
   1df34:	movweq	r0, #33610	; 0x834a
   1df38:	blls	55ebe4 <tcgetattr@plt+0x557488>
   1df3c:			; <UNDEFINED> instruction: 0xf1b9b14b
   1df40:	andle	r0, r2, r0, lsl #30
   1df44:			; <UNDEFINED> instruction: 0xf7e84648
   1df48:	bvs	feb19ef0 <tcgetattr@plt+0xfeb12794>
   1df4c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1df50:	ldmib	sp, {r0, r1, r4, r8, r9, ip, pc}^
   1df54:	movwcc	r3, #4621	; 0x120d
   1df58:	movwcs	fp, #7960	; 0x1f18
   1df5c:	svclt	0x00183201
   1df60:	blcs	26b68 <tcgetattr@plt+0x1f40c>
   1df64:	mvnhi	pc, #0
   1df68:	andcs	r9, r3, fp, lsl #22
   1df6c:			; <UNDEFINED> instruction: 0x309cf8d3
   1df70:	movwcs	r9, #782	; 0x30e
   1df74:	adcsmi	r9, r0, #1409286144	; 0x54000000
   1df78:	blls	411fac <tcgetattr@plt+0x40a850>
   1df7c:			; <UNDEFINED> instruction: 0xf8539919
   1df80:	strmi	r2, [r6], -r6, lsr #32
   1df84:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   1df88:	stmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1df8c:			; <UNDEFINED> instruction: 0xf0094478
   1df90:	blls	49c3ec <tcgetattr@plt+0x494c90>
   1df94:			; <UNDEFINED> instruction: 0xf43f2b00
   1df98:	blvs	b09b18 <tcgetattr@plt+0xb023bc>
   1df9c:	svceq	0x0000f1b9
   1dfa0:			; <UNDEFINED> instruction: 0xf8d9d01c
   1dfa4:	addsmi	r2, r3, #16
   1dfa8:	stmdals	fp, {r0, r6, ip, lr, pc}
   1dfac:			; <UNDEFINED> instruction: 0xf8d92230
   1dfb0:	blx	a1fda <tcgetattr@plt+0x9a87e>
   1dfb4:	ldmvs	r2, {r1, r2, r9}^
   1dfb8:			; <UNDEFINED> instruction: 0xf000428a
   1dfbc:	stmdals	r8, {r1, r2, r3, r4, r5, r7, r8, r9, pc}
   1dfc0:			; <UNDEFINED> instruction: 0xf8c93201
   1dfc4:	andcs	r2, r0, #12
   1dfc8:	andscs	pc, r8, r9, asr #17
   1dfcc:	andseq	pc, r8, #1073741826	; 0x40000002
   1dfd0:			; <UNDEFINED> instruction: 0xf8c96841
   1dfd4:			; <UNDEFINED> instruction: 0xf8c1101c
   1dfd8:	subvs	r9, r2, r0
   1dfdc:	blcs	2fa48 <tcgetattr@plt+0x282ec>
   1dfe0:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
   1dfe4:	andcs	r2, r1, r0, lsr #2
   1dfe8:			; <UNDEFINED> instruction: 0xf91af02b
   1dfec:	teqcs	r0, #45056	; 0xb000
   1dff0:	movwcs	pc, #27395	; 0x6b03	; <UNPREDICTABLE>
   1dff4:	pkhtbmi	r6, r1, r9, asr #17
   1dff8:	andeq	lr, ip, #3489792	; 0x354000
   1dffc:	andvs	pc, r0, r9, asr #17
   1e000:	andcc	pc, r4, r9, asr #17
   1e004:	andseq	pc, r0, r9, asr #17
   1e008:	andne	pc, r8, r9, asr #17
   1e00c:	andscs	pc, r4, r9, asr #17
   1e010:			; <UNDEFINED> instruction: 0xf8dfe6a1
   1e014:	ldrbmi	r1, [r2], -r8, asr #15
   1e018:			; <UNDEFINED> instruction: 0x07c4f8df
   1e01c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e020:			; <UNDEFINED> instruction: 0xf0093110
   1e024:	ldrbmi	pc, [r0], -fp, asr #17	; <UNPREDICTABLE>
   1e028:	svc	0x0076f7e8
   1e02c:	blcs	117a80 <tcgetattr@plt+0x110324>
   1e030:	mrcge	4, 4, APSR_nzcv, cr1, cr15, {3}
   1e034:			; <UNDEFINED> instruction: 0x1014f8d9
   1e038:	addsmi	r6, r1, #108544	; 0x1a800
   1e03c:	mcrge	4, 4, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   1e040:			; <UNDEFINED> instruction: 0xf8dfe7b3
   1e044:	ldrtmi	r0, [r9], -r0, lsr #15
   1e048:	movwcs	lr, #55773	; 0xd9dd
   1e04c:			; <UNDEFINED> instruction: 0xf0094478
   1e050:			; <UNDEFINED> instruction: 0xe6d5f8b5
   1e054:	bge	fe684c7c <tcgetattr@plt+0xfe67d520>
   1e058:	beq	fe4598c4 <tcgetattr@plt+0xfe452168>
   1e05c:	ldmdbvc	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
   1e060:	movwls	r9, #12809	; 0x3209
   1e064:	ldmdbls	r0, {r0, r1, r3, r8, r9, fp, ip, pc}
   1e068:	blge	fe982c70 <tcgetattr@plt+0xfe97b514>
   1e06c:	movwcs	lr, #6605	; 0x19cd
   1e070:	bcc	fe4598a0 <tcgetattr@plt+0xfe452144>
   1e074:	bcs	4598e4 <tcgetattr@plt+0x452188>
   1e078:	bcc	4598e4 <tcgetattr@plt+0x452188>
   1e07c:	ldc2	7, cr15, [r4], #1020	; 0x3fc
   1e080:	bvc	c9b4bc <tcgetattr@plt+0xc93d60>
   1e084:	movwls	sl, #52169	; 0xcbc9
   1e088:	movwls	sl, #43965	; 0xabbd
   1e08c:	ldmdavs	sp, {r3, r8, r9, fp, ip, pc}
   1e090:	suble	r2, r2, r0, lsl #26
   1e094:	smmlsvc	r0, pc, r8, pc	; <UNPREDICTABLE>
   1e098:	bls	4598c0 <tcgetattr@plt+0x452164>
   1e09c:			; <UNDEFINED> instruction: 0x874cf8df
   1e0a0:			; <UNDEFINED> instruction: 0xf8dd447f
   1e0a4:	ldrbtmi	fp, [r8], #68	; 0x44
   1e0a8:	and	r3, r6, r0, lsl r7
   1e0ac:			; <UNDEFINED> instruction: 0x462061da
   1e0b0:	andsvs	r6, r3, r2, ror #19
   1e0b4:	svc	0x0030f7e8
   1e0b8:	tstcs	r8, sp, ror #6
   1e0bc:	strtmi	r2, [ip], -r1
   1e0c0:			; <UNDEFINED> instruction: 0xf02b69ad
   1e0c4:	ldmib	r4, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}^
   1e0c8:	stmiavs	r6!, {r2, r8, r9, sp}
   1e0cc:			; <UNDEFINED> instruction: 0xf8d42100
   1e0d0:			; <UNDEFINED> instruction: 0xf8dbc00c
   1e0d4:			; <UNDEFINED> instruction: 0xf1009004
   1e0d8:	stmib	r0, {r4, r9, sl, fp}^
   1e0dc:	mrsvs	r2, SP_irq
   1e0e0:	stmib	r0, {r0, r3, r4, r5, r9, sl, lr}^
   1e0e4:			; <UNDEFINED> instruction: 0xf8c06c02
   1e0e8:			; <UNDEFINED> instruction: 0xf8c99014
   1e0ec:	strbmi	r0, [r0], -r0
   1e0f0:	andgt	pc, r4, sp, asr #17
   1e0f4:	and	pc, r4, fp, asr #17
   1e0f8:			; <UNDEFINED> instruction: 0xf0099600
   1e0fc:	ldmib	r4, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
   1e100:	blcs	2a920 <tcgetattr@plt+0x231c4>
   1e104:	stmdbls	r8, {r1, r4, r6, r7, r8, ip, lr, pc}
   1e108:	subvs	r4, sl, r0, lsr #12
   1e10c:			; <UNDEFINED> instruction: 0xf7e86013
   1e110:	stccs	15, cr14, [r0, #-16]
   1e114:	mrc	1, 0, sp, cr8, cr1, {6}
   1e118:	stmdals	fp, {r4, r9, fp, ip, pc}
   1e11c:	blx	55a16c <tcgetattr@plt+0x552a10>
   1e120:			; <UNDEFINED> instruction: 0xf0129809
   1e124:	mrc	10, 0, APSR_nzcv, cr10, cr1, {0}
   1e128:			; <UNDEFINED> instruction: 0xf0120a90
   1e12c:	ldrbmi	pc, [r0], -sp, lsl #20	; <UNPREDICTABLE>
   1e130:	blx	2da180 <tcgetattr@plt+0x2d2a24>
   1e134:			; <UNDEFINED> instruction: 0xf012980a
   1e138:	stmdals	ip, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
   1e13c:	blx	15a18c <tcgetattr@plt+0x152a30>
   1e140:			; <UNDEFINED> instruction: 0xf0124648
   1e144:	vnmls.f32	s30, s18, s2
   1e148:	movwcs	r2, #2576	; 0xa10
   1e14c:	bne	4599bc <tcgetattr@plt+0x452260>
   1e150:	beq	fe4599bc <tcgetattr@plt+0xfe452260>
   1e154:	ldc2l	0, cr15, [r8], #-64	; 0xffffffc0
   1e158:			; <UNDEFINED> instruction: 0x2694f8df
   1e15c:			; <UNDEFINED> instruction: 0x3644f8df
   1e160:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e164:	blls	ff8781d4 <tcgetattr@plt+0xff870a78>
   1e168:			; <UNDEFINED> instruction: 0xf04f405a
   1e16c:			; <UNDEFINED> instruction: 0xf0400300
   1e170:			; <UNDEFINED> instruction: 0xf50d83ac
   1e174:	ldc	13, cr7, [sp], #396	; 0x18c
   1e178:	pop	{r1, r2, r8, r9, fp, pc}
   1e17c:	bls	302144 <tcgetattr@plt+0x2fa9e8>
   1e180:	ldrdhi	pc, [ip], -r2
   1e184:	vmovvs.u8	r6, d23[2]
   1e188:			; <UNDEFINED> instruction: 0x509cf8d2
   1e18c:	movweq	lr, #19208	; 0x4b08
   1e190:	ldrdvs	pc, [ip, -r2]!
   1e194:	bls	42f288 <tcgetattr@plt+0x427b2c>
   1e198:	ldrtmi	r4, [r3], #-1067	; 0xfffffbd5
   1e19c:			; <UNDEFINED> instruction: 0x960a429a
   1e1a0:	sfmcs	f5, 1, [r0], {10}
   1e1a4:	subhi	pc, r6, #0
   1e1a8:			; <UNDEFINED> instruction: 0x3c0119ab
   1e1ac:	strbmi	r4, [r3], #-1083	; 0xfffffbc5
   1e1b0:	addsmi	r4, r3, #587202560	; 0x23000000
   1e1b4:			; <UNDEFINED> instruction: 0x960ad8f5
   1e1b8:			; <UNDEFINED> instruction: 0xf0002d00
   1e1bc:			; <UNDEFINED> instruction: 0xf8dd831f
   1e1c0:			; <UNDEFINED> instruction: 0xf04f902c
   1e1c4:	blls	2209cc <tcgetattr@plt+0x219270>
   1e1c8:	cdp	14, 1, cr10, cr9, cr5, {5}
   1e1cc:	vmov	r2, s20
   1e1d0:	vmov	r1, s18
   1e1d4:	movwls	r0, #2704	; 0xa90
   1e1d8:			; <UNDEFINED> instruction: 0xf8cd464b
   1e1dc:	cdp	0, 0, cr8, cr10, cr12, {0}
   1e1e0:			; <UNDEFINED> instruction: 0xf8cd6a90
   1e1e4:			; <UNDEFINED> instruction: 0xf8cda008
   1e1e8:			; <UNDEFINED> instruction: 0xf7ffa004
   1e1ec:			; <UNDEFINED> instruction: 0xf8d9fbaf
   1e1f0:	ldmdals	r0, {r2, r3, r5, r6, ip, sp}
   1e1f4:	bl	fe843e08 <tcgetattr@plt+0xfe83c6ac>
   1e1f8:	blne	ff7e0e1c <tcgetattr@plt+0xff7d96c0>
   1e1fc:	mcrls	6, 0, r4, cr8, cr3, {1}
   1e200:	bcs	459a6c <tcgetattr@plt+0x452310>
   1e204:	bne	459a74 <tcgetattr@plt+0x452318>
   1e208:	beq	fe459a74 <tcgetattr@plt+0xfe452318>
   1e20c:	strls	r9, [r2, -r0, lsl #12]
   1e210:	streq	lr, [r8, -r5, lsl #22]
   1e214:	andlt	pc, r4, sp, asr #17
   1e218:	eorls	pc, ip, sp, asr #17
   1e21c:	blx	fe5dc222 <tcgetattr@plt+0xfe5d4ac6>
   1e220:			; <UNDEFINED> instruction: 0xf50d9a0a
   1e224:			; <UNDEFINED> instruction: 0xee1a7955
   1e228:	vmov	r1, s18
   1e22c:			; <UNDEFINED> instruction: 0x464b0a90
   1e230:	strls	r9, [r0], -r3, lsl #4
   1e234:	bcs	459aa0 <tcgetattr@plt+0x452344>
   1e238:			; <UNDEFINED> instruction: 0xf8cd9701
   1e23c:	strls	sl, [r8], -r8
   1e240:			; <UNDEFINED> instruction: 0x9609ae99
   1e244:	blx	fe0dc24a <tcgetattr@plt+0xfe0d4aee>
   1e248:	stmdaeq	r1!, {r1, r3, r9, fp, ip, pc}^
   1e24c:	beq	fe459ab8 <tcgetattr@plt+0xfe45235c>
   1e250:	svcls	0x000b443a
   1e254:	bl	feaefab4 <tcgetattr@plt+0xfeae8358>
   1e258:	blvs	ffe9ee78 <tcgetattr@plt+0xffe9771c>
   1e25c:	strls	r1, [r3], #-2678	; 0xfffff58a
   1e260:	cmpeq	r3, #6144	; 0x1800
   1e264:	bl	ff08528c <tcgetattr@plt+0xff07db30>
   1e268:	movwls	r0, #4690	; 0x1252
   1e26c:	bne	459adc <tcgetattr@plt+0x452380>
   1e270:	andls	r9, r2, #9216	; 0x2400
   1e274:	cfmuls	mvf9, mvf9, mvf0
   1e278:			; <UNDEFINED> instruction: 0xf7ff2a10
   1e27c:	ldmib	sp, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   1e280:	strls	r3, [r0, #-525]	; 0xfffffdf3
   1e284:	svccc	0x00fff1b2
   1e288:			; <UNDEFINED> instruction: 0xf1b3bf18
   1e28c:	svclt	0x00043fff
   1e290:	stmib	sp, {r0, r1, r4, r6, r9, sl, lr}^
   1e294:	blls	22aed0 <tcgetattr@plt+0x223774>
   1e298:	stmdbls	sp, {r1, r2, r3, r9, fp, ip, pc}
   1e29c:	strbmi	r9, [r3], -r6, lsl #6
   1e2a0:	bge	ff282abc <tcgetattr@plt+0xff27b360>
   1e2a4:	ldmibge	sp!, {r2, r8, ip, pc}
   1e2a8:	tstls	sl, ip, lsl #4
   1e2ac:	bvc	c9b6e8 <tcgetattr@plt+0xc93f8c>
   1e2b0:	tstls	r2, r3, lsl #4
   1e2b4:	bcs	459b20 <tcgetattr@plt+0x4523c4>
   1e2b8:	bne	459b28 <tcgetattr@plt+0x4523cc>
   1e2bc:	beq	fe459b28 <tcgetattr@plt+0xfe4523cc>
   1e2c0:	andge	pc, r4, sp, asr #17
   1e2c4:	blx	fff5c2ca <tcgetattr@plt+0xfff54b6e>
   1e2c8:	bls	317e50 <tcgetattr@plt+0x3106f4>
   1e2cc:	ldrdhi	pc, [ip], -r2
   1e2d0:	vmovvs.u8	r6, d22[2]
   1e2d4:			; <UNDEFINED> instruction: 0x409cf8d2
   1e2d8:	movweq	lr, #31496	; 0x7b08
   1e2dc:	ldrdpl	pc, [ip, -r2]!
   1e2e0:	bls	42f3b4 <tcgetattr@plt+0x427c58>
   1e2e4:	strtmi	r4, [fp], #-1059	; 0xfffffbdd
   1e2e8:	strls	r4, [sl, #-666]	; 0xfffffd66
   1e2ec:	sfmcs	f5, 1, [r0], {10}
   1e2f0:			; <UNDEFINED> instruction: 0x81adf000
   1e2f4:			; <UNDEFINED> instruction: 0x3c0119eb
   1e2f8:	strbmi	r4, [r3], #-1075	; 0xfffffbcd
   1e2fc:	addsmi	r4, sl, #587202560	; 0x23000000
   1e300:	strls	sp, [sl, #-1013]	; 0xfffffc0b
   1e304:			; <UNDEFINED> instruction: 0xf0002c00
   1e308:			; <UNDEFINED> instruction: 0xf8dd82a9
   1e30c:			; <UNDEFINED> instruction: 0xf04f902c
   1e310:	blls	220b18 <tcgetattr@plt+0x2193bc>
   1e314:	cdp	13, 1, cr10, cr9, cr5, {5}
   1e318:	vmov	r2, s20
   1e31c:	vmov	r1, s18
   1e320:	movwls	r0, #2704	; 0xa90
   1e324:			; <UNDEFINED> instruction: 0xf8cd464b
   1e328:	cdp	0, 0, cr8, cr10, cr12, {0}
   1e32c:			; <UNDEFINED> instruction: 0xf8cd5a90
   1e330:			; <UNDEFINED> instruction: 0xf8cda008
   1e334:			; <UNDEFINED> instruction: 0xf7ffa004
   1e338:			; <UNDEFINED> instruction: 0xf8d9fb09
   1e33c:	ldmdbls	r0, {r2, r3, r5, r6, ip, sp}
   1e340:	bl	fe883b54 <tcgetattr@plt+0xfe87c3f8>
   1e344:	blne	fe7a0f64 <tcgetattr@plt+0xfe799808>
   1e348:	vnmls.f64	d9, d9, d8
   1e34c:	vmov	r2, s20
   1e350:	vmov	r1, s18
   1e354:	movwls	r0, #2704	; 0xa90
   1e358:	strls	r4, [r2], -fp, lsr #12
   1e35c:	ldrbeq	lr, [r4], -r8, lsr #23
   1e360:	andlt	pc, r4, sp, asr #17
   1e364:			; <UNDEFINED> instruction: 0xf8cdad99
   1e368:			; <UNDEFINED> instruction: 0xf7ff902c
   1e36c:	bl	feb1cf30 <tcgetattr@plt+0xfeb157d4>
   1e370:	strls	r0, [r3, -r8, lsl #6]
   1e374:	bne	459be4 <tcgetattr@plt+0x452488>
   1e378:	ldmdbvc	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
   1e37c:	ldrbeq	lr, [r3], -r6, lsl #22
   1e380:	beq	fe459bec <tcgetattr@plt+0xfe452490>
   1e384:	svcls	0x00081bf2
   1e388:	andls	r4, r1, #45088768	; 0x2b00000
   1e38c:	andge	pc, r8, sp, asr #17
   1e390:	bcs	459bfc <tcgetattr@plt+0x4524a0>
   1e394:	strls	r9, [r9, #-1792]	; 0xfffff900
   1e398:	blx	ff65c39c <tcgetattr@plt+0xff654c40>
   1e39c:	ldmdbne	r2!, {r1, r3, r8, r9, fp, ip, pc}
   1e3a0:	bne	459c10 <tcgetattr@plt+0x4524b4>
   1e3a4:	movwls	r9, #12801	; 0x3201
   1e3a8:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx11
   1e3ac:	vmov	r2, s18
   1e3b0:			; <UNDEFINED> instruction: 0xf8cd0a90
   1e3b4:	strls	sl, [r0, -r8]
   1e3b8:	blx	ff25c3bc <tcgetattr@plt+0xff254c60>
   1e3bc:	ldrdcc	lr, [sp, -sp]
   1e3c0:	svccc	0x00fff1b1
   1e3c4:			; <UNDEFINED> instruction: 0xf1b3bf18
   1e3c8:	svclt	0x00043fff
   1e3cc:			; <UNDEFINED> instruction: 0xf8d29a0b
   1e3d0:	strls	r3, [r0], #-156	; 0xffffff64
   1e3d4:	ldmdaeq	fp, {r2, r8, r9, sl, fp, ip, sp, pc}^
   1e3d8:	movwcc	lr, #55757	; 0xd9cd
   1e3dc:	bls	3c5004 <tcgetattr@plt+0x3bd8a8>
   1e3e0:	movwls	r9, #26893	; 0x690d
   1e3e4:	andls	r4, r5, #53477376	; 0x3300000
   1e3e8:	smlabtls	r4, r9, sl, sl
   1e3ec:	andls	sl, ip, #3096576	; 0x2f4000
   1e3f0:	ldrb	r9, [fp, -sl, lsl #2]
   1e3f4:			; <UNDEFINED> instruction: 0xf8d29a0b
   1e3f8:	blvs	ff53e430 <tcgetattr@plt+0xff536cd4>
   1e3fc:			; <UNDEFINED> instruction: 0xf8d26ed7
   1e400:	bl	232678 <tcgetattr@plt+0x22af1c>
   1e404:			; <UNDEFINED> instruction: 0xf8d20304
   1e408:	ldrtmi	r6, [fp], #-300	; 0xfffffed4
   1e40c:	strtmi	r9, [fp], #-2576	; 0xfffff5f0
   1e410:	strls	r4, [sl, #-1075]	; 0xfffffbcd
   1e414:	stmdble	sl, {r0, r1, r4, r7, r9, lr}
   1e418:			; <UNDEFINED> instruction: 0xf0002c00
   1e41c:	stmibne	fp!, {r0, r4, r8, pc}
   1e420:	strbmi	r3, [r3], #-3073	; 0xfffff3ff
   1e424:	strtmi	r4, [r3], #-1083	; 0xfffffbc5
   1e428:	mvnsle	r4, #-1610612727	; 0xa0000009
   1e42c:	blls	2c385c <tcgetattr@plt+0x2bc100>
   1e430:			; <UNDEFINED> instruction: 0xf0002b00
   1e434:	stflsd	f0, [fp, #-540]	; 0xfffffde4
   1e438:	beq	5a57c <tcgetattr@plt+0x52e20>
   1e43c:			; <UNDEFINED> instruction: 0xf50d9b08
   1e440:			; <UNDEFINED> instruction: 0xee197955
   1e444:	vmov	r2, s20
   1e448:	vmov	r1, s18
   1e44c:	movwls	r0, #2704	; 0xa90
   1e450:			; <UNDEFINED> instruction: 0xf8cd462b
   1e454:			; <UNDEFINED> instruction: 0xf8cda008
   1e458:			; <UNDEFINED> instruction: 0xf8cda004
   1e45c:			; <UNDEFINED> instruction: 0xf7ff800c
   1e460:	stmdbls	r8, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   1e464:	ldrdcs	pc, [ip, -r5]!
   1e468:	strls	r4, [fp, #-1611]	; 0xfffff9b5
   1e46c:	blne	fe4c58b4 <tcgetattr@plt+0xfe4be158>
   1e470:	beq	fe459cdc <tcgetattr@plt+0xfe452580>
   1e474:	blne	fea8287c <tcgetattr@plt+0xfea7b120>
   1e478:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
   1e47c:	cdp	2, 1, cr1, cr9, cr1, {0}
   1e480:	vmov	r2, s20
   1e484:			; <UNDEFINED> instruction: 0xf7ff1a10
   1e488:	blge	fe99ce14 <tcgetattr@plt+0xfe9956b8>
   1e48c:	ldrmi	r9, [r9], -r3, lsl #14
   1e490:	bcc	fe459cc0 <tcgetattr@plt+0xfe452564>
   1e494:	vnmls.f64	d9, d9, d10
   1e498:	ldmne	fp!, {r4, r9, fp, sp}^
   1e49c:	beq	fe459d08 <tcgetattr@plt+0xfe4525ac>
   1e4a0:			; <UNDEFINED> instruction: 0xf8cd1aeb
   1e4a4:	blne	fe8064cc <tcgetattr@plt+0xfe7fed70>
   1e4a8:	vldrge	d9, [r9, #32]
   1e4ac:	stmib	sp, {r0, r3, r8, sl, ip, pc}^
   1e4b0:	strmi	r3, [fp], -r0, lsl #14
   1e4b4:	bne	459d24 <tcgetattr@plt+0x4525c8>
   1e4b8:	streq	lr, [r8, -r7, lsr #23]
   1e4bc:	blx	11dc4c0 <tcgetattr@plt+0x11d4d64>
   1e4c0:	vnmls.f32	s18, s18, s22
   1e4c4:	blvs	ff460f0c <tcgetattr@plt+0xff4597b0>
   1e4c8:	strls	r0, [r3], #-2146	; 0xfffff79e
   1e4cc:	movweq	lr, #11176	; 0x2ba8
   1e4d0:	bl	1054f8 <tcgetattr@plt+0xfdd9c>
   1e4d4:	bl	ff09f238 <tcgetattr@plt+0xff097adc>
   1e4d8:	mrc	2, 0, r0, cr10, cr1, {2}
   1e4dc:	andls	r1, r2, #16, 20	; 0x10000
   1e4e0:	movwmi	lr, #2509	; 0x9cd
   1e4e4:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx11
   1e4e8:			; <UNDEFINED> instruction: 0xf7ff2a10
   1e4ec:	ldmib	sp, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}^
   1e4f0:	stmdbls	sl, {r0, r2, r3, r9, ip, sp}
   1e4f4:	svccc	0x00fff1b2
   1e4f8:			; <UNDEFINED> instruction: 0xf1b3bf18
   1e4fc:	bls	22e500 <tcgetattr@plt+0x226da4>
   1e500:	beq	fe459d6c <tcgetattr@plt+0xfe452610>
   1e504:	ldrbmi	fp, [r3], -r4, lsl #30
   1e508:	movwcc	lr, #55757	; 0xd9cd
   1e50c:	ldmdane	r3!, {r1, r2, r9, ip, pc}^
   1e510:			; <UNDEFINED> instruction: 0xf50d9a10
   1e514:	tstls	r0, r1, lsr sl
   1e518:	bne	ff508c14 <tcgetattr@plt+0xff5014b8>
   1e51c:	tstls	sl, lr, lsl #20
   1e520:	andls	r9, r5, #-2147483648	; 0x80000000
   1e524:	vnmls.f32	s18, s20, s26
   1e528:			; <UNDEFINED> instruction: 0xf8cd1a10
   1e52c:	andls	sl, r4, #4
   1e530:	andls	sl, ip, #823296	; 0xc9000
   1e534:	cdp	2, 1, cr9, cr9, cr3, {0}
   1e538:			; <UNDEFINED> instruction: 0xf7ff2a10
   1e53c:	str	pc, [r5, #2753]!	; 0xac1
   1e540:	blcs	4519c <tcgetattr@plt+0x3da40>
   1e544:	cfstrsge	mvf15, [r5, #-508]!	; 0xfffffe04
   1e548:			; <UNDEFINED> instruction: 0xf8d39b0b
   1e54c:	blcs	2a884 <tcgetattr@plt+0x23128>
   1e550:	cfldrsge	mvf15, [pc, #-508]	; 1e35c <tcgetattr@plt+0x16c00>
   1e554:	svceq	0x0000f1b9
   1e558:	strbmi	sp, [r8], -r2
   1e55c:	ldcl	7, cr15, [ip], {232}	; 0xe8
   1e560:			; <UNDEFINED> instruction: 0xf04f9a0d
   1e564:	stmdbls	lr, {r8, fp}
   1e568:	mrrcne	0, 0, r2, r3, cr4
   1e56c:	movwcs	fp, #7960	; 0x1f18
   1e570:	svclt	0x00183101
   1e574:	strbmi	r2, [fp, #-768]	; 0xfffffd00
   1e578:			; <UNDEFINED> instruction: 0xf04fbf18
   1e57c:	andls	r3, sp, #-268435441	; 0xf000000f
   1e580:	blls	59796c <tcgetattr@plt+0x590210>
   1e584:			; <UNDEFINED> instruction: 0xf47f2b00
   1e588:	blls	3099a0 <tcgetattr@plt+0x302244>
   1e58c:	ldrsbtcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   1e590:			; <UNDEFINED> instruction: 0xf47f2b00
   1e594:			; <UNDEFINED> instruction: 0xf1b9acfe
   1e598:	andle	r0, r2, r0, lsl #30
   1e59c:			; <UNDEFINED> instruction: 0xf7e84648
   1e5a0:	bls	399898 <tcgetattr@plt+0x39213c>
   1e5a4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e5a8:	andcs	r9, r5, lr, lsl #18
   1e5ac:	svclt	0x00181c53
   1e5b0:	tstcc	r1, r1, lsl #6
   1e5b4:	movwcs	fp, #3864	; 0xf18
   1e5b8:	svclt	0x0018454b
   1e5bc:	rscscc	pc, pc, #79	; 0x4f
   1e5c0:	ldrb	r9, [r8], #525	; 0x20d
   1e5c4:	blcs	45220 <tcgetattr@plt+0x3dac4>
   1e5c8:	cfstrdge	mvd15, [r3], #508	; 0x1fc
   1e5cc:	movwcc	r9, #6925	; 0x1b0d
   1e5d0:	cfldrdge	mvd15, [pc], {127}	; 0x7f
   1e5d4:			; <UNDEFINED> instruction: 0xf8d39b0b
   1e5d8:	movwls	r3, #53404	; 0xd09c
   1e5dc:	blls	597948 <tcgetattr@plt+0x5901ec>
   1e5e0:			; <UNDEFINED> instruction: 0xf1b9bb1b
   1e5e4:	andle	r0, r2, r0, lsl #30
   1e5e8:			; <UNDEFINED> instruction: 0xf7e84648
   1e5ec:	ldmib	sp, {r1, r2, r4, r7, sl, fp, sp, lr, pc}^
   1e5f0:	movwcc	r3, #4621	; 0x120d
   1e5f4:	movwcs	fp, #7960	; 0x1f18
   1e5f8:	svclt	0x00183201
   1e5fc:	blcs	27204 <tcgetattr@plt+0x1faa8>
   1e600:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
   1e604:	movwcs	r9, #27154	; 0x6a12
   1e608:	bls	4efe50 <tcgetattr@plt+0x4e86f4>
   1e60c:			; <UNDEFINED> instruction: 0xf8402a01
   1e610:	ldrmi	r3, [r1], -r2, lsr #32
   1e614:			; <UNDEFINED> instruction: 0xf04fbf07
   1e618:	strmi	r0, [r2], -r0, lsl #18
   1e61c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e620:	svclt	0x00042301
   1e624:			; <UNDEFINED> instruction: 0x460b6013
   1e628:	bvs	feb03284 <tcgetattr@plt+0xfeafbb28>
   1e62c:			; <UNDEFINED> instruction: 0xf8529a12
   1e630:	strt	r0, [r0], #35	; 0x23
   1e634:	ldmibne	r3!, {r0, r2, r3, r7, r8, ip, sp, pc}^
   1e638:	strbmi	r3, [r3], #-3329	; 0xfffff2ff
   1e63c:	ldr	r4, [r8, #1067]!	; 0x42b
   1e640:	bl	1cac9c <tcgetattr@plt+0x1c3540>
   1e644:	stccc	3, cr0, [r1, #-32]	; 0xffffffe0
   1e648:	strtmi	r4, [fp], #-1083	; 0xfffffbc5
   1e64c:	orrslt	lr, r5, ip, ror #13
   1e650:	vstrcc.16	s2, [r1, #-374]	; 0xfffffe8a	; <UNPREDICTABLE>
   1e654:	strtmi	r4, [fp], #-1091	; 0xfffffbbd
   1e658:	orrslt	lr, pc, r1, asr r6	; <UNPREDICTABLE>
   1e65c:	bl	1ae268 <tcgetattr@plt+0x1a6b0c>
   1e660:	ldrtmi	r0, [fp], #-776	; 0xfffffcf8
   1e664:	str	r4, [r4, #1580]!	; 0x62c
   1e668:	svccc	0x0001b19f
   1e66c:	movweq	lr, #35590	; 0x8b06
   1e670:			; <UNDEFINED> instruction: 0x462c443b
   1e674:			; <UNDEFINED> instruction: 0xb19fe6d8
   1e678:	bl	1ae284 <tcgetattr@plt+0x1a6b28>
   1e67c:	ldrtmi	r0, [fp], #-776	; 0xfffffcf8
   1e680:	ldrt	r4, [ip], -ip, lsr #12
   1e684:	mcrcc	1, 0, fp, cr1, cr14, {4}
   1e688:	bl	1aff84 <tcgetattr@plt+0x1a8828>
   1e68c:	ldrtmi	r0, [ip], -r8, lsl #6
   1e690:	orrslt	lr, lr, pc, lsl #11
   1e694:	ldrtmi	r3, [sp], -r1, lsl #28
   1e698:	movweq	lr, #35590	; 0x8b06
   1e69c:			; <UNDEFINED> instruction: 0xe6c3463c
   1e6a0:	mcrcc	1, 0, fp, cr1, cr14, {4}
   1e6a4:	bl	1affa0 <tcgetattr@plt+0x1a8844>
   1e6a8:	ldrtmi	r0, [ip], -r8, lsl #6
   1e6ac:			; <UNDEFINED> instruction: 0xf108e627
   1e6b0:			; <UNDEFINED> instruction: 0x463538ff
   1e6b4:			; <UNDEFINED> instruction: 0x46344637
   1e6b8:	ldrb	r4, [sl, #-1603]!	; 0xfffff9bd
   1e6bc:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1e6c0:			; <UNDEFINED> instruction: 0x46374635
   1e6c4:			; <UNDEFINED> instruction: 0x46434634
   1e6c8:			; <UNDEFINED> instruction: 0xf108e6ae
   1e6cc:			; <UNDEFINED> instruction: 0x463538ff
   1e6d0:			; <UNDEFINED> instruction: 0x46374634
   1e6d4:	ldr	r4, [r2], -r3, asr #12
   1e6d8:	ldrbmi	r4, [r2], -r6, asr #18
   1e6dc:	ldrbtmi	r4, [r9], #-2118	; 0xfffff7ba
   1e6e0:	tstcc	r0, r8, ror r4
   1e6e4:	stc2l	0, cr15, [sl, #-32]!	; 0xffffffe0
   1e6e8:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
   1e6ec:	vmla.f64	d10, d26, d21
   1e6f0:	lsllt	r3, r0	; <illegal shifter operand>
   1e6f4:	movwmi	lr, #27088	; 0x69d0
   1e6f8:	mvnvs	fp, ip, asr #2
   1e6fc:	andsvs	r6, ip, r3, asr #19
   1e700:	stc	7, cr15, [sl], {232}	; 0xe8
   1e704:	ldmib	r0, {r5, r9, sl, lr}^
   1e708:	stccs	3, cr4, [r0], {6}
   1e70c:	bls	252ee8 <tcgetattr@plt+0x24b78c>
   1e710:	andsvs	r6, ip, r3, asr r0
   1e714:	vmla.f64	d10, d26, d21
   1e718:			; <UNDEFINED> instruction: 0xf7e83a90
   1e71c:	blge	fe69971c <tcgetattr@plt+0xfe691fc0>
   1e720:	ldmdbvc	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
   1e724:			; <UNDEFINED> instruction: 0xf50d9309
   1e728:	blge	ff27cff4 <tcgetattr@plt+0xff275898>
   1e72c:	blge	fef83364 <tcgetattr@plt+0xfef7bc08>
   1e730:	ldrbt	r9, [r2], #778	; 0x30a
   1e734:	tstls	r5, #3
   1e738:			; <UNDEFINED> instruction: 0x4648e41d
   1e73c:	bl	ffb5c6e4 <tcgetattr@plt+0xffb54f88>
   1e740:	strb	r6, [fp], #-2859	; 0xfffff4d5
   1e744:	blge	fe985b74 <tcgetattr@plt+0xfe97e418>
   1e748:	ldmdbvc	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
   1e74c:			; <UNDEFINED> instruction: 0x461aa81c
   1e750:			; <UNDEFINED> instruction: 0x4629461c
   1e754:	bcc	fe459f84 <tcgetattr@plt+0xfe452828>
   1e758:			; <UNDEFINED> instruction: 0xf00f9009
   1e75c:			; <UNDEFINED> instruction: 0x4649fb95
   1e760:	stmdals	r9, {r1, r3, r5, r9, sl, lr}
   1e764:	strls	r2, [r0], -r1, lsl #6
   1e768:	strtmi	r9, [fp], -r1, lsl #6
   1e76c:	stc2l	0, cr15, [r4], #-60	; 0xffffffc4
   1e770:			; <UNDEFINED> instruction: 0xf0109809
   1e774:	blls	25dce8 <tcgetattr@plt+0x25658c>
   1e778:	ldmge	r9, {r0, r1, r3, r9, fp, ip, pc}
   1e77c:	movwls	r9, #14608	; 0x3910
   1e780:	cdp	2, 1, cr9, cr9, cr0, {0}
   1e784:	vmov	r3, s20
   1e788:	andls	r2, r9, r0, lsl sl
   1e78c:	andls	r9, r1, r2, lsl #8
   1e790:	beq	fe459ffc <tcgetattr@plt+0xfe4528a0>
   1e794:			; <UNDEFINED> instruction: 0xf928f7ff
   1e798:	svclt	0x0000e472
   1e79c:	andeq	r5, r5, ip, asr #13
   1e7a0:	andeq	r4, r5, sl, lsr #31
   1e7a4:	andeq	r0, r0, r8, ror r3
   1e7a8:	andeq	r2, r3, r4, ror #30
   1e7ac:			; <UNDEFINED> instruction: 0x0002dabc
   1e7b0:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   1e7b4:	andeq	r2, r3, r8, lsr #29
   1e7b8:	andeq	r0, r3, r8, ror #9
   1e7bc:	muleq	r3, lr, lr
   1e7c0:	andeq	r2, r3, r4, lsl #28
   1e7c4:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   1e7c8:	muleq	r3, r2, sp
   1e7cc:			; <UNDEFINED> instruction: 0x00032db2
   1e7d0:	andeq	r2, r3, r4, ror sp
   1e7d4:	andeq	r0, r0, r4, asr #6
   1e7d8:	andeq	r2, r3, r4, asr #23
   1e7dc:	andeq	r2, r3, r4, lsr #23
   1e7e0:	andeq	r2, r3, r2, lsl #22
   1e7e4:	andeq	r2, r3, ip, lsr #22
   1e7e8:	andeq	r2, r3, r0, lsr #22
   1e7ec:	strdeq	r2, [r3], -lr
   1e7f0:	andeq	r4, r5, r4, lsr sl
   1e7f4:	andeq	r2, r3, r2, ror #9
   1e7f8:	andeq	r2, r3, r0, lsr #8
   1e7fc:	ldmdage	ip, {r0, r1, r3, sl, fp, ip, pc}
   1e800:	andls	r4, r9, r9, lsr #12
   1e804:	ldmdbvc	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
   1e808:	bvc	c9bc44 <tcgetattr@plt+0xc944e8>
   1e80c:			; <UNDEFINED> instruction: 0xf00f4622
   1e810:	blls	2dd504 <tcgetattr@plt+0x2d5da8>
   1e814:	strtmi	r4, [sl], -r9, asr #12
   1e818:	movwls	r9, #2057	; 0x809
   1e81c:	movwls	r2, #4865	; 0x1301
   1e820:			; <UNDEFINED> instruction: 0xf00f462b
   1e824:	stmdals	r9, {r0, r3, sl, fp, ip, sp, lr, pc}
   1e828:	stc2	0, cr15, [r0, #-64]	; 0xffffffc0
   1e82c:	blge	fe984c54 <tcgetattr@plt+0xfe97d4f8>
   1e830:	strls	sl, [r0], #-2713	; 0xfffff567
   1e834:	smlabtls	r3, r9, ip, sl
   1e838:	bcc	fe45a068 <tcgetattr@plt+0xfe45290c>
   1e83c:	movwls	r9, #8713	; 0x2209
   1e840:	cdp	2, 1, cr9, cr9, cr1, {0}
   1e844:	vmov	r3, s20
   1e848:	vmov	r2, s18
   1e84c:	ldmdbls	r0, {r4, r7, r9, fp}
   1e850:			; <UNDEFINED> instruction: 0xf7ff940c
   1e854:	blge	fef9cb80 <tcgetattr@plt+0xfef95424>
   1e858:	ldr	r9, [r7], #-778	; 0xfffffcf6
   1e85c:	ldmdage	ip, {r0, r3, r4, r7, r8, r9, fp, sp, pc}
   1e860:	movwls	r4, #38433	; 0x9621
   1e864:			; <UNDEFINED> instruction: 0x461d461a
   1e868:			; <UNDEFINED> instruction: 0xf00f900c
   1e86c:	blls	2dd4a8 <tcgetattr@plt+0x2d5d4c>
   1e870:	ldmdbvc	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
   1e874:	strtmi	r9, [r2], -ip, lsl #16
   1e878:	movwls	r4, #1609	; 0x649
   1e87c:	movwls	r2, #4865	; 0x1301
   1e880:	andls	r4, sl, r3, lsr #12
   1e884:	blx	ff65a8ca <tcgetattr@plt+0xff65316e>
   1e888:			; <UNDEFINED> instruction: 0xf010980a
   1e88c:	blls	25dbd0 <tcgetattr@plt+0x256474>
   1e890:	stmiage	r5!, {r0, r1, r3, r9, fp, ip, pc}
   1e894:	movwls	r9, #14608	; 0x3910
   1e898:	beq	fe45a0c8 <tcgetattr@plt+0xfe45296c>
   1e89c:	cdp	2, 1, cr9, cr9, cr0, {0}
   1e8a0:	vmov	r3, s20
   1e8a4:	strls	r2, [r1, #-2576]	; 0xfffff5f0
   1e8a8:	ldrb	r9, [r1, -r2]!
   1e8ac:	mvnscc	pc, #79	; 0x4f
   1e8b0:	strmi	r4, [r9], ip, lsl #12
   1e8b4:	tstls	r3, sl, lsl #6
   1e8b8:	movwcc	lr, #55757	; 0xd9cd
   1e8bc:	blt	201c8c0 <tcgetattr@plt+0x2015164>
   1e8c0:			; <UNDEFINED> instruction: 0xf8d39b0b
   1e8c4:	movwls	r3, #57500	; 0xe09c
   1e8c8:			; <UNDEFINED> instruction: 0xf7e8e69c
   1e8cc:	blge	fe99971c <tcgetattr@plt+0xfe991fc0>
   1e8d0:	ldmdbvc	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
   1e8d4:	bcc	fe45a104 <tcgetattr@plt+0xfe4529a8>
   1e8d8:	movwls	sl, #39833	; 0x9b99
   1e8dc:	bllt	ff45c8e0 <tcgetattr@plt+0xff455184>
   1e8e0:	blmi	d711b8 <tcgetattr@plt+0xd69a5c>
   1e8e4:	push	{r1, r3, r4, r5, r6, sl, lr}
   1e8e8:	strdlt	r4, [r8], r0
   1e8ec:	ldmpl	r3, {r0, fp, ip, sp, lr}^
   1e8f0:	movwls	r6, #30747	; 0x781b
   1e8f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e8f8:	subsle	r2, r7, r0, lsl #18
   1e8fc:	stcge	14, cr4, [r1], {47}	; 0x2f
   1e900:	strcs	r4, [r0, #-1664]	; 0xfffff980
   1e904:	stmdbcs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   1e908:			; <UNDEFINED> instruction: 0xf898d103
   1e90c:	blcs	16ea918 <tcgetattr@plt+0x16e31bc>
   1e910:			; <UNDEFINED> instruction: 0x4620d039
   1e914:	streq	pc, [r1, -r8, lsl #2]
   1e918:	cdp2	0, 5, cr15, cr8, cr0, {1}
   1e91c:			; <UNDEFINED> instruction: 0xf898b1c0
   1e920:			; <UNDEFINED> instruction: 0xf8983000
   1e924:	ldrtmi	r1, [r8], r1
   1e928:	blcs	17ad5b0 <tcgetattr@plt+0x17a5e54>
   1e92c:	strcc	fp, [r1, #-3992]	; 0xfffff068
   1e930:	mvnle	r2, r0, lsl #18
   1e934:	blmi	8311c4 <tcgetattr@plt+0x829a68>
   1e938:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e93c:	blls	1f89ac <tcgetattr@plt+0x1f1250>
   1e940:			; <UNDEFINED> instruction: 0xf04f405a
   1e944:	teqle	r3, r0, lsl #6
   1e948:	andlt	r4, r8, r8, lsr #12
   1e94c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1e950:	mulne	r1, r8, r8
   1e954:			; <UNDEFINED> instruction: 0x4620b171
   1e958:	stc2l	0, cr15, [r4, #128]!	; 0x80
   1e95c:	svcne	0x0001f817
   1e960:			; <UNDEFINED> instruction: 0xf380fab0
   1e964:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, fp}
   1e968:	movwcs	fp, #3848	; 0xf08
   1e96c:	mvnsle	r2, r0, lsl #22
   1e970:	andsle	r2, r4, r1, lsl #16
   1e974:	mulshi	r6, sp, r8
   1e978:	stmdaeq	r8, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   1e97c:	mulne	r0, r8, r8
   1e980:	bicle	r2, r0, r0, lsl #18
   1e984:			; <UNDEFINED> instruction: 0xf108e7d6
   1e988:	ldrtmi	r0, [r1], -r2
   1e98c:	blx	fe55c984 <tcgetattr@plt+0xfe555228>
   1e990:	stmdavc	r1, {r5, r6, r8, ip, sp, pc}^
   1e994:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   1e998:			; <UNDEFINED> instruction: 0xd1b42900
   1e99c:			; <UNDEFINED> instruction: 0xf89de7ca
   1e9a0:	ssatmi	r3, #25, r8
   1e9a4:	stmdbcs	r0, {r0, r2, r3, r4, sl, lr}
   1e9a8:	strb	sp, [r3, sp, lsr #3]
   1e9ac:	strb	r2, [r1, r0, lsl #10]
   1e9b0:	bl	7dc958 <tcgetattr@plt+0x7d51fc>
   1e9b4:			; <UNDEFINED> instruction: 0x000542b0
   1e9b8:	andeq	r0, r0, r8, ror r3
   1e9bc:	andeq	pc, r2, r4, lsl #18
   1e9c0:	andeq	r4, r5, ip, asr r2
   1e9c4:	blmi	11712dc <tcgetattr@plt+0x1169b80>
   1e9c8:	push	{r1, r3, r4, r5, r6, sl, lr}
   1e9cc:	strdlt	r4, [r9], r0
   1e9d0:			; <UNDEFINED> instruction: 0x460f58d3
   1e9d4:	ldmdavs	fp, {r0, r1, r7, r9, sl, lr}
   1e9d8:			; <UNDEFINED> instruction: 0xf04f9307
   1e9dc:			; <UNDEFINED> instruction: 0xf7e80300
   1e9e0:			; <UNDEFINED> instruction: 0x3001ecb2
   1e9e4:	stc2	0, cr15, [r2], {42}	; 0x2a
   1e9e8:	mulne	r0, fp, r8
   1e9ec:	stmdbcs	r0, {r7, r9, sl, lr}
   1e9f0:			; <UNDEFINED> instruction: 0xf8dfd06e
   1e9f4:	stcge	0, cr9, [r1], {236}	; 0xec
   1e9f8:	strcs	r4, [r0], -r5, lsl #12
   1e9fc:	stmdbcs	r3!, {r0, r3, r4, r5, r6, r7, sl, lr}
   1ea00:			; <UNDEFINED> instruction: 0xf89bd103
   1ea04:	blcs	16eaa10 <tcgetattr@plt+0x16e32b4>
   1ea08:			; <UNDEFINED> instruction: 0x4620d03c
   1ea0c:	beq	9ae40 <tcgetattr@plt+0x936e4>
   1ea10:	ldc2l	0, cr15, [ip, #128]	; 0x80
   1ea14:			; <UNDEFINED> instruction: 0xf89bb1f8
   1ea18:			; <UNDEFINED> instruction: 0xf1a33000
   1ea1c:	bcs	179f2a4 <tcgetattr@plt+0x1797b48>
   1ea20:	strcc	sp, [r1], -r4, lsl #16
   1ea24:	svclt	0x009842be
   1ea28:	blcc	9ca44 <tcgetattr@plt+0x952e8>
   1ea2c:			; <UNDEFINED> instruction: 0xf89b46d3
   1ea30:	stmdbcs	r0, {ip}
   1ea34:	bmi	b131c8 <tcgetattr@plt+0xb0ba6c>
   1ea38:	eorvc	r2, fp, r0, lsl #6
   1ea3c:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   1ea40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ea44:	subsmi	r9, sl, r7, lsl #22
   1ea48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ea4c:	strbmi	sp, [r0], -r2, asr #2
   1ea50:	pop	{r0, r3, ip, sp, pc}
   1ea54:			; <UNDEFINED> instruction: 0xf89b8ff0
   1ea58:	cmnlt	r1, r1
   1ea5c:			; <UNDEFINED> instruction: 0xf0204620
   1ea60:			; <UNDEFINED> instruction: 0xf81afd61
   1ea64:	cdpne	15, 0, cr1, cr11, cr1, {0}
   1ea68:	movwcs	fp, #7960	; 0x1f18
   1ea6c:	svclt	0x00182800
   1ea70:	blcs	27678 <tcgetattr@plt+0x1ff1c>
   1ea74:	stmdacs	r1, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1ea78:			; <UNDEFINED> instruction: 0xf89dd015
   1ea7c:	bl	feacaadc <tcgetattr@plt+0xfeac3380>
   1ea80:	ldrb	r0, [r4, fp, lsl #22]
   1ea84:	andeq	pc, r2, fp, lsl #2
   1ea88:			; <UNDEFINED> instruction: 0xf7fc4649
   1ea8c:	stmdacs	r0, {r0, r2, r4, r9, fp, ip, sp, lr, pc}
   1ea90:	mcrrne	0, 13, sp, r3, cr1
   1ea94:	bl	fe8f0400 <tcgetattr@plt+0xfe8e8ca4>
   1ea98:	strtmi	r0, [r8], -fp, lsl #4
   1ea9c:	ldrmi	r4, [r5], #-1691	; 0xfffff965
   1eaa0:	b	165ca48 <tcgetattr@plt+0x16552ec>
   1eaa4:			; <UNDEFINED> instruction: 0xf89de7c3
   1eaa8:	ldrtmi	r3, [r3], #-24	; 0xffffffe8
   1eaac:	stmdble	r2, {r0, r1, r3, r4, r5, r7, r9, lr}
   1eab0:			; <UNDEFINED> instruction: 0x46d3461e
   1eab4:			; <UNDEFINED> instruction: 0xf89de7bb
   1eab8:			; <UNDEFINED> instruction: 0x46282017
   1eabc:			; <UNDEFINED> instruction: 0xf7e84621
   1eac0:			; <UNDEFINED> instruction: 0xf89dea4a
   1eac4:			; <UNDEFINED> instruction: 0xf89d2017
   1eac8:	ldrmi	r3, [r5], #-24	; 0xffffffe8
   1eacc:			; <UNDEFINED> instruction: 0xe7ef4433
   1ead0:	ldr	r4, [r0, r5, lsl #12]!
   1ead4:	b	fe35ca7c <tcgetattr@plt+0xfe355320>
   1ead8:	andeq	r4, r5, ip, asr #3
   1eadc:	andeq	r0, r0, r8, ror r3
   1eae0:	andeq	pc, r2, ip, lsl #16
   1eae4:	andeq	r4, r5, r6, asr r1
   1eae8:	blmi	1371420 <tcgetattr@plt+0x1369cc4>
   1eaec:	push	{r1, r3, r4, r5, r6, sl, lr}
   1eaf0:	strdlt	r4, [r9], r0
   1eaf4:			; <UNDEFINED> instruction: 0x460c58d3
   1eaf8:	ldmdavs	fp, {r0, r1, r7, r9, sl, lr}
   1eafc:			; <UNDEFINED> instruction: 0xf04f9307
   1eb00:			; <UNDEFINED> instruction: 0xf7ff0300
   1eb04:	adcmi	pc, r0, #3792	; 0xed0
   1eb08:			; <UNDEFINED> instruction: 0x4607d974
   1eb0c:			; <UNDEFINED> instruction: 0xf7e84658
   1eb10:	blne	1019b80 <tcgetattr@plt+0x1012424>
   1eb14:			; <UNDEFINED> instruction: 0xf02a3001
   1eb18:			; <UNDEFINED> instruction: 0xf89bfb69
   1eb1c:	strmi	r1, [r0], r0
   1eb20:	rsbsle	r2, r6, r0, lsl #18
   1eb24:	ldrsbtls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   1eb28:	strmi	sl, [r5], -r1, lsl #24
   1eb2c:	ldrbtmi	r2, [r9], #1536	; 0x600
   1eb30:			; <UNDEFINED> instruction: 0xf89be011
   1eb34:			; <UNDEFINED> instruction: 0xf1a33000
   1eb38:	bcs	179f3c0 <tcgetattr@plt+0x1797c64>
   1eb3c:	ldrbmi	fp, [r3], r8, lsl #31
   1eb40:	adcsmi	sp, r7, #393216	; 0x60000
   1eb44:	streq	pc, [r1], -r6, lsl #2
   1eb48:	svclt	0x009846d3
   1eb4c:	blcc	9cb68 <tcgetattr@plt+0x9540c>
   1eb50:	mulne	r0, fp, r8
   1eb54:	stmdbcs	r3!, {r0, r4, r5, r8, r9, ip, sp, pc}
   1eb58:			; <UNDEFINED> instruction: 0xf89bd103
   1eb5c:	blcs	16eab68 <tcgetattr@plt+0x16e340c>
   1eb60:			; <UNDEFINED> instruction: 0x4620d030
   1eb64:	beq	9af98 <tcgetattr@plt+0x9383c>
   1eb68:	ldc2	0, cr15, [r0, #-128]!	; 0xffffff80
   1eb6c:	mvnle	r2, r0, lsl #16
   1eb70:	mulne	r1, fp, r8
   1eb74:			; <UNDEFINED> instruction: 0x4620b171
   1eb78:	ldc2l	0, cr15, [r4], {32}
   1eb7c:	svcne	0x0001f81a
   1eb80:	svclt	0x00181e0b
   1eb84:	stmdacs	r0, {r0, r8, r9, sp}
   1eb88:	movwcs	fp, #3864	; 0xf18
   1eb8c:	mvnsle	r2, r0, lsl #22
   1eb90:	eorle	r2, r8, r1, lsl #16
   1eb94:	mulslt	r6, sp, r8
   1eb98:	bleq	319a48 <tcgetattr@plt+0x3122ec>
   1eb9c:	mulne	r0, fp, r8
   1eba0:	bicsle	r2, r8, r0, lsl #18
   1eba4:	eorvc	r2, fp, r0, lsl #6
   1eba8:	blmi	77142c <tcgetattr@plt+0x769cd0>
   1ebac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ebb0:	blls	1f8c20 <tcgetattr@plt+0x1f14c4>
   1ebb4:			; <UNDEFINED> instruction: 0xf04f405a
   1ebb8:			; <UNDEFINED> instruction: 0xd12c0300
   1ebbc:	andlt	r4, r9, r0, asr #12
   1ebc0:	svchi	0x00f0e8bd
   1ebc4:	andeq	pc, r2, fp, lsl #2
   1ebc8:			; <UNDEFINED> instruction: 0xf7fc4649
   1ebcc:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   1ebd0:	mcrrne	0, 14, sp, r3, cr8
   1ebd4:	bl	fe8f0540 <tcgetattr@plt+0xfe8e8de4>
   1ebd8:	strtmi	r0, [r8], -fp, lsl #4
   1ebdc:	ldrmi	r4, [r5], #-1691	; 0xfffff965
   1ebe0:	ldmib	r8!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ebe4:	adcsmi	lr, r7, #180, 14	; 0x2d00000
   1ebe8:			; <UNDEFINED> instruction: 0xf89dd909
   1ebec:			; <UNDEFINED> instruction: 0x46d33018
   1ebf0:			; <UNDEFINED> instruction: 0xe7ad441e
   1ebf4:			; <UNDEFINED> instruction: 0xf02a4658
   1ebf8:	pkhtbmi	pc, r0, r7, asr #22	; <UNPREDICTABLE>
   1ebfc:			; <UNDEFINED> instruction: 0x4628e7d4
   1ec00:	mulscs	r7, sp, r8
   1ec04:			; <UNDEFINED> instruction: 0xf7e84621
   1ec08:			; <UNDEFINED> instruction: 0xf89de9a6
   1ec0c:	ldrmi	r3, [sp], #-23	; 0xffffffe9
   1ec10:	strmi	lr, [r5], -fp, ror #15
   1ec14:			; <UNDEFINED> instruction: 0xf7e8e7c6
   1ec18:	svclt	0x0000e9ec
   1ec1c:	andeq	r4, r5, r8, lsr #1
   1ec20:	andeq	r0, r0, r8, ror r3
   1ec24:	ldrdeq	pc, [r2], -sl
   1ec28:	andeq	r3, r5, r8, ror #31
   1ec2c:	stmdbvs	r4, {r4, sl, ip, sp, pc}
   1ec30:			; <UNDEFINED> instruction: 0xf85d4422
   1ec34:			; <UNDEFINED> instruction: 0xf0004b04
   1ec38:	svclt	0x0000bd8f
   1ec3c:	stmdbvs	r4, {r4, sl, ip, sp, pc}
   1ec40:			; <UNDEFINED> instruction: 0xf85d4422
   1ec44:			; <UNDEFINED> instruction: 0xf0004b04
   1ec48:	svclt	0x0000be23
   1ec4c:	stmdbvs	r4, {r4, sl, ip, sp, pc}
   1ec50:			; <UNDEFINED> instruction: 0xf85d4422
   1ec54:			; <UNDEFINED> instruction: 0xf0004b04
   1ec58:	svclt	0x0000be71
   1ec5c:	ldrblt	r6, [r0, #2179]!	; 0x883
   1ec60:	addlt	r4, r3, r4, lsl #12
   1ec64:	cmplt	fp, #15728640	; 0xf00000
   1ec68:	ldrtmi	r2, [r5], -r0, lsl #12
   1ec6c:	strtmi	r6, [r0], -r1, lsr #18
   1ec70:	strcc	r4, [r1, #-1065]	; 0xfffffbd7
   1ec74:	blx	ff75ac7e <tcgetattr@plt+0xff753522>
   1ec78:	stmdavs	r2, {r0, r1, r5, r7, fp, sp, lr}
   1ec7c:	svclt	0x00182a00
   1ec80:	adcmi	r4, fp, #48234496	; 0x2e00000
   1ec84:	strcs	sp, [r0, #-2290]	; 0xfffff70e
   1ec88:			; <UNDEFINED> instruction: 0x4620b1d6
   1ec8c:			; <UNDEFINED> instruction: 0xf0003501
   1ec90:			; <UNDEFINED> instruction: 0x4639fc37
   1ec94:			; <UNDEFINED> instruction: 0xf0004620
   1ec98:	adcmi	pc, lr, #21760	; 0x5500
   1ec9c:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1eca0:	stmdale	r3, {r0, r1, r4, r5, r7, r9, lr}
   1eca4:	rscvs	r2, r3, r0, lsl #6
   1eca8:	ldcllt	0, cr11, [r0, #12]!
   1ecac:			; <UNDEFINED> instruction: 0x21001b9e
   1ecb0:	strvs	lr, [r0, -sp, asr #19]
   1ecb4:	stmdavs	r3!, {r5, r9, sl, lr}^
   1ecb8:			; <UNDEFINED> instruction: 0xf0006922
   1ecbc:	ldrb	pc, [r1, sp, ror #29]!	; <UNPREDICTABLE>
   1ecc0:	strtmi	r9, [r0], -r1, lsl #14
   1ecc4:	mrscs	r9, LR_irq
   1ecc8:	stmdbvs	r2!, {r0, r1, r5, r6, fp, sp, lr}
   1eccc:	cdp2	0, 14, cr15, cr4, cr0, {0}
   1ecd0:	ldcllt	0, cr11, [r0, #12]!
   1ecd4:	stmdbvs	r4, {r4, sl, ip, sp, pc}
   1ecd8:			; <UNDEFINED> instruction: 0xf85d4422
   1ecdc:			; <UNDEFINED> instruction: 0xf0004b04
   1ece0:	svclt	0x0000bedb
   1ece4:	mvnsmi	lr, sp, lsr #18
   1ece8:	stmdavs	r7, {r1, r2, r3, r4, r9, sl, lr}
   1ecec:	strmi	fp, [r0], r2, lsl #1
   1ecf0:	ldrbeq	r4, [fp, ip, lsl #12]!
   1ecf4:	ldrle	r4, [r2, #-1557]	; 0xfffff9eb
   1ecf8:	stc2	0, cr15, [r2], {-0}
   1ecfc:			; <UNDEFINED> instruction: 0xf8d8b924
   1ed00:	blcc	6ad28 <tcgetattr@plt+0x635cc>
   1ed04:	andsle	r4, r4, fp, lsr #5
   1ed08:			; <UNDEFINED> instruction: 0x1010f8d8
   1ed0c:			; <UNDEFINED> instruction: 0x46404633
   1ed10:	strtmi	r1, [r1], #-2378	; 0xfffff6b6
   1ed14:	pop	{r1, ip, sp, pc}
   1ed18:			; <UNDEFINED> instruction: 0xf00041f0
   1ed1c:	stmdbvs	r1, {r0, r2, r4, r5, r7, sl, fp, ip, sp, pc}
   1ed20:			; <UNDEFINED> instruction: 0x96001b13
   1ed24:	cfstrdne	mvd4, [sl], {33}	; 0x21
   1ed28:			; <UNDEFINED> instruction: 0xff2af000
   1ed2c:	pop	{r1, ip, sp, pc}
   1ed30:			; <UNDEFINED> instruction: 0x463181f0
   1ed34:	andlt	r4, r2, r0, asr #12
   1ed38:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1ed3c:	stclt	0, cr15, [r2], {-0}
   1ed40:	addlt	fp, r3, r0, lsr r5
   1ed44:	ldrmi	r6, [sp], -r4, lsl #18
   1ed48:	strls	r1, [r0, #-2643]	; 0xfffff5ad
   1ed4c:	cfstrdne	mvd4, [r1], #-48	; 0xffffffd0
   1ed50:			; <UNDEFINED> instruction: 0xf0004622
   1ed54:	andlt	pc, r3, r5, lsl pc	; <UNPREDICTABLE>
   1ed58:	svclt	0x0000bd30
   1ed5c:	addlt	fp, r2, r0, ror r5
   1ed60:	ldrmi	r6, [r5], -r4, lsl #18
   1ed64:	stmdbne	sl, {r1, r2, r7, fp, sp, lr}
   1ed68:	movwls	r1, #2380	; 0x94c
   1ed6c:	blne	ce52b8 <tcgetattr@plt+0xcddb5c>
   1ed70:			; <UNDEFINED> instruction: 0xff06f000
   1ed74:	ldcllt	0, cr11, [r0, #-8]!
   1ed78:	mvnsmi	lr, #737280	; 0xb4000
   1ed7c:	stmdbvs	r7, {r0, r1, r7, ip, sp, pc}
   1ed80:	streq	pc, [r1], -r3, asr #3
   1ed84:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   1ed88:	tstcc	r1, lr, lsl #8
   1ed8c:	stmdbeq	r6, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
   1ed90:			; <UNDEFINED> instruction: 0x46054439
   1ed94:	ldrmi	r4, [ip], -r9, asr #8
   1ed98:	andhi	pc, r0, sp, asr #17
   1ed9c:	ldrtmi	r1, [sl], #-2739	; 0xfffff54d
   1eda0:			; <UNDEFINED> instruction: 0xf000444c
   1eda4:	stmib	sp, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1eda8:	ldmibne	sl!, {fp, lr}
   1edac:	strtmi	r6, [r8], -fp, ror #16
   1edb0:			; <UNDEFINED> instruction: 0xf0002100
   1edb4:	andlt	pc, r3, r1, ror lr	; <UNPREDICTABLE>
   1edb8:	mvnshi	lr, #12386304	; 0xbd0000
   1edbc:	mvnsmi	lr, #737280	; 0xb4000
   1edc0:			; <UNDEFINED> instruction: 0xf8d04616
   1edc4:	addlt	r8, r3, r0, lsl r0
   1edc8:	ldrdgt	pc, [r8], -r0
   1edcc:	bl	225410 <tcgetattr@plt+0x21dcb4>
   1edd0:	strmi	r0, [r4], -r1, lsl #4
   1edd4:	strbtmi	r1, [r0], #2453	; 0x995
   1edd8:			; <UNDEFINED> instruction: 0x46114699
   1eddc:	strtmi	r9, [sl], -r0, lsl #6
   1ede0:	movweq	lr, #31660	; 0x7bac
   1ede4:	streq	lr, [r8, #-2981]	; 0xfffff45b
   1ede8:	cdp2	0, 12, cr15, cr10, cr0, {0}
   1edec:			; <UNDEFINED> instruction: 0xf8cd4435
   1edf0:	bl	fea42e08 <tcgetattr@plt+0xfea3b6ac>
   1edf4:	strls	r0, [r0, #-518]	; 0xfffffdfa
   1edf8:	stmdavs	r3!, {r5, r9, sl, lr}^
   1edfc:			; <UNDEFINED> instruction: 0xf0002100
   1ee00:	andlt	pc, r3, fp, asr #28
   1ee04:	mvnshi	lr, #12386304	; 0xbd0000
   1ee08:	mvnsmi	lr, #737280	; 0xb4000
   1ee0c:	stmdbvs	r6, {r0, r1, r7, ip, sp, pc}
   1ee10:	streq	pc, [r1, -r3, asr #3]
   1ee14:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   1ee18:	bl	1afe5c <tcgetattr@plt+0x1a8700>
   1ee1c:	strmi	r0, [r5], -r2, lsl #24
   1ee20:			; <UNDEFINED> instruction: 0x46144698
   1ee24:			; <UNDEFINED> instruction: 0x46611abb
   1ee28:	andeq	lr, r8, #12, 22	; 0x3000
   1ee2c:			; <UNDEFINED> instruction: 0xf8cd4444
   1ee30:	blne	ff942e38 <tcgetattr@plt+0xff93b6dc>
   1ee34:	cdp2	0, 10, cr15, cr4, cr0, {0}
   1ee38:	andls	pc, r4, sp, asr #17
   1ee3c:	ldmibne	r2!, {sl, ip, pc}^
   1ee40:	strtmi	r6, [r8], -fp, ror #16
   1ee44:			; <UNDEFINED> instruction: 0xf0002100
   1ee48:	andlt	pc, r3, r7, lsr #28
   1ee4c:	mvnshi	lr, #12386304	; 0xbd0000
   1ee50:			; <UNDEFINED> instruction: 0x461eb5f0
   1ee54:	addlt	r6, r3, r5, asr #16
   1ee58:			; <UNDEFINED> instruction: 0xf1056903
   1ee5c:	svcls	0x00083cff
   1ee60:	ldrmi	r4, [sl], #-1420	; 0xfffffa74
   1ee64:	movwcs	sp, #6150	; 0x1806
   1ee68:	strcc	lr, [r0, -sp, asr #19]
   1ee6c:	cdp2	0, 1, cr15, cr4, cr0, {0}
   1ee70:	ldcllt	0, cr11, [r0, #12]!
   1ee74:	blne	feb706ac <tcgetattr@plt+0xfeb68f50>
   1ee78:	ldrmi	r1, [r3], -sp, ror #20
   1ee7c:			; <UNDEFINED> instruction: 0x46224431
   1ee80:	strls	r9, [r0, #-1793]	; 0xfffff8ff
   1ee84:			; <UNDEFINED> instruction: 0xff02f000
   1ee88:	ldcllt	0, cr11, [r0, #12]!
   1ee8c:	svcmi	0x00f0e92d
   1ee90:	ldrmi	fp, [ip], -r3, lsl #1
   1ee94:			; <UNDEFINED> instruction: 0xf8d06903
   1ee98:	bl	86eb0 <tcgetattr@plt+0x7f754>
   1ee9c:	svcls	0x000c0804
   1eea0:	bleq	119ab0 <tcgetattr@plt+0x112354>
   1eea4:	stmdbeq	r4, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   1eea8:	bl	fea707b8 <tcgetattr@plt+0xfea6905c>
   1eeac:	ldrbmi	r0, [fp], -r1, lsl #10
   1eeb0:	strpl	lr, [r0, -sp, asr #19]
   1eeb4:			; <UNDEFINED> instruction: 0xf0004606
   1eeb8:	bl	fe95ea64 <tcgetattr@plt+0xfe957308>
   1eebc:	strbmi	r0, [r3], #-778	; 0xfffffcf6
   1eec0:			; <UNDEFINED> instruction: 0x4649465a
   1eec4:	strcs	r4, [r1], #-1584	; 0xfffff9d0
   1eec8:	strls	r9, [r0], #-1793	; 0xfffff8ff
   1eecc:	stc2l	0, cr15, [r4]
   1eed0:	pop	{r0, r1, ip, sp, pc}
   1eed4:	svclt	0x00008ff0
   1eed8:	addlt	fp, r5, r0, lsr r5
   1eedc:	strcs	r6, [r0], #-2309	; 0xfffff6fb
   1eee0:	strtmi	r9, [sl], #-1027	; 0xfffffbfd
   1eee4:	strmi	lr, [r1], #-2509	; 0xfffff633
   1eee8:			; <UNDEFINED> instruction: 0xf0019400
   1eeec:	andlt	pc, r5, sp, asr #16
   1eef0:	svclt	0x0000bd30
   1eef4:	bl	8c2bc <tcgetattr@plt+0x84b60>
   1eef8:	stmvs	r4, {r0, r7, r8}
   1eefc:	stclpl	8, cr1, [r1], #-396	; 0xfffffe74
   1ef00:	ldrle	r0, [pc], #-1805	; 1ef08 <tcgetattr@plt+0x177ac>
   1ef04:	andeq	pc, r3, r1, lsr #32
   1ef08:	ldmdavc	ip, {r4, r6, r7, r8, sl, ip, sp, lr}^
   1ef0c:			; <UNDEFINED> instruction: 0xf8a27898
   1ef10:	bfieq	r4, r5, #0, #13
   1ef14:			; <UNDEFINED> instruction: 0xf040bf48
   1ef18:	orrsvs	r7, r0, r0, lsl #1
   1ef1c:			; <UNDEFINED> instruction: 0x078978d8
   1ef20:	svclt	0x0048bcf0
   1ef24:	addvc	pc, r0, r0, asr #32
   1ef28:	movwcs	r7, #2329	; 0x919
   1ef2c:			; <UNDEFINED> instruction: 0x461061d0
   1ef30:	eorcc	pc, r0, r2, lsl #17
   1ef34:	eorcc	pc, r1, r2, lsl #17
   1ef38:	eorcc	pc, r2, r2, lsl #17
   1ef3c:	eorcc	pc, r3, r2, lsl #17
   1ef40:	blt	fe85afc8 <tcgetattr@plt+0xfe85386c>
   1ef44:	ldrdcc	pc, [r1], -r3
   1ef48:	addmi	r6, fp, #12648448	; 0xc10000
   1ef4c:	mrcmi	3, 0, sp, cr10, cr6, {0}
   1ef50:	ldrbtmi	r4, [lr], #-1557	; 0xfffff9eb
   1ef54:	streq	pc, [r0, -r6, lsl #2]!
   1ef58:	ldrcc	r4, [r0, #-1588]	; 0xfffff9cc
   1ef5c:	ldrcc	ip, [r0], -pc, lsl #24
   1ef60:			; <UNDEFINED> instruction: 0xf84542bc
   1ef64:			; <UNDEFINED> instruction: 0xf8450c10
   1ef68:			; <UNDEFINED> instruction: 0xf8451c0c
   1ef6c:			; <UNDEFINED> instruction: 0xf8452c08
   1ef70:	mvnsle	r3, r4, lsl #24
   1ef74:	eorvs	r6, r8, r0, lsr r8
   1ef78:			; <UNDEFINED> instruction: 0x4770bcf0
   1ef7c:	eorcs	r6, r4, r1, lsl #18
   1ef80:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   1ef84:	strteq	pc, [r0], -r3, lsl #2
   1ef88:	tstcc	r0, #1900544	; 0x1d0000
   1ef8c:	stcmi	8, cr15, [ip], {83}	; 0x53
   1ef90:			; <UNDEFINED> instruction: 0xf8533210
   1ef94:			; <UNDEFINED> instruction: 0xf8530c08
   1ef98:	adcsmi	r1, r3, #4, 24	; 0x400
   1ef9c:	ldcpl	8, cr15, [r0], {66}	; 0x42
   1efa0:	stcmi	8, cr15, [ip], {66}	; 0x42
   1efa4:	stceq	8, cr15, [r8], {66}	; 0x42
   1efa8:	stcne	8, cr15, [r4], {66}	; 0x42
   1efac:	ldmdavs	fp, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1efb0:	ldcllt	0, cr6, [r0], #76	; 0x4c
   1efb4:	svclt	0x00004770
   1efb8:	andeq	r1, r3, r6, ror #25
   1efbc:	mvnsmi	lr, #737280	; 0xb4000
   1efc0:	stmdavc	fp, {r2, r4, r9, sl, lr}
   1efc4:	ldclvc	6, cr4, [r7, #56]	; 0x38
   1efc8:	ldreq	r4, [fp, -r5, lsl #12]
   1efcc:	ldrdhi	pc, [ip], -r0
   1efd0:	strbeq	pc, [r0, -r7, lsr #32]	; <UNPREDICTABLE>
   1efd4:			; <UNDEFINED> instruction: 0xf8d1d528
   1efd8:	strbmi	r3, [r3, #-1]
   1efdc:	stmdbvs	r0, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
   1efe0:			; <UNDEFINED> instruction: 0x2124d233
   1efe4:	stfeqd	f7, [r0], #-16
   1efe8:	andeq	pc, r3, r1, lsl #22
   1efec:	strtmi	r6, [r2], -fp, ror #18
   1eff0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1eff4:	strmi	r6, [r3], -fp, ror #2
   1eff8:	andscc	r6, r0, #1441792	; 0x160000
   1effc:	stcpl	8, cr15, [ip], {82}	; 0x52
   1f000:			; <UNDEFINED> instruction: 0xf8523310
   1f004:			; <UNDEFINED> instruction: 0xf8524c08
   1f008:	strbmi	r1, [r2, #-3076]!	; 0xfffff3fc
   1f00c:	ldcvs	8, cr15, [r0], {67}	; 0x43
   1f010:	stcpl	8, cr15, [ip], {67}	; 0x43
   1f014:	stcmi	8, cr15, [r8], {67}	; 0x43
   1f018:	stcne	8, cr15, [r4], {67}	; 0x43
   1f01c:	ldmdavs	r2, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1f020:	strbvc	r6, [r7, #26]
   1f024:	mvnshi	lr, #12386304	; 0xbd0000
   1f028:	stmdbeq	r1, {r3, r8, ip, sp, lr, pc}
   1f02c:	stmdbvs	r0, {r2, r5, r9, sp}
   1f030:			; <UNDEFINED> instruction: 0xf02a4649
   1f034:			; <UNDEFINED> instruction: 0xf8c5f915
   1f038:			; <UNDEFINED> instruction: 0xf047900c
   1f03c:	strbmi	r0, [r3], -r8, lsl #4
   1f040:			; <UNDEFINED> instruction: 0xf8c66128
   1f044:	eorsvc	r8, r2, r1
   1f048:	stmdami	r2, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1f04c:			; <UNDEFINED> instruction: 0xf0084478
   1f050:	svclt	0x0000f92f
   1f054:	muleq	r3, r0, fp
   1f058:	ldrle	r0, [r4], #-1795	; 0xfffff8fd
   1f05c:			; <UNDEFINED> instruction: 0x3015f8b1
   1f060:	ldmdale	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
   1f064:	stmdacs	r1, {r3, r6, r7, sl, fp, ip, sp, lr}
   1f068:	stfvcd	f5, [fp, #-52]	; 0xffffffcc
   1f06c:	tstle	sp, r1, lsl #22
   1f070:	orrseq	r6, r0, sl, lsl #19
   1f074:	stmibvs	sl, {r0, r3, sl, ip, lr, pc}^
   1f078:	strle	r0, [r6], #-402	; 0xfffffe6e
   1f07c:	stmdacc	r0, {r3, r9, fp, sp, lr}
   1f080:	andcs	fp, r1, r8, lsl pc
   1f084:	andcs	r4, r1, r0, ror r7
   1f088:			; <UNDEFINED> instruction: 0x46184770
   1f08c:	svclt	0x00004770
   1f090:	svcmi	0x00f0e92d
   1f094:	blx	1a88fe <tcgetattr@plt+0x1a11a2>
   1f098:	stcmi	6, cr0, [r9, #-8]!
   1f09c:	streq	lr, [r1], #2817	; 0xb01
   1f0a0:	ldrbtmi	fp, [sp], #-131	; 0xffffff7d
   1f0a4:			; <UNDEFINED> instruction: 0xf895461f
   1f0a8:			; <UNDEFINED> instruction: 0xf8d62028
   1f0ac:	bvs	1a3f0d4 <tcgetattr@plt+0x1a37978>
   1f0b0:	beq	159cd8 <tcgetattr@plt+0x15257c>
   1f0b4:	andeq	pc, r4, r8, asr #16
   1f0b8:	andcs	pc, r4, sl, lsl #17
   1f0bc:	strle	r0, [r9], #-410	; 0xfffffe66
   1f0c0:	svclt	0x004401fb
   1f0c4:			; <UNDEFINED> instruction: 0xf8082342
   1f0c8:			; <UNDEFINED> instruction: 0xf88a3004
   1f0cc:	andlt	r7, r3, r3
   1f0d0:	svchi	0x00f0e8bd
   1f0d4:	ldrdlt	pc, [ip], -r6
   1f0d8:	ldmdbvs	r0!, {r2, r5, r9, sp}
   1f0dc:	stmdbeq	r4!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f0e0:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
   1f0e4:			; <UNDEFINED> instruction: 0xf02a9101
   1f0e8:	stmdbls	r1, {r0, r1, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   1f0ec:			; <UNDEFINED> instruction: 0xf1052348
   1f0f0:			; <UNDEFINED> instruction: 0xf1050e2c
   1f0f4:	rscsvs	r0, r1, ip, asr #24
   1f0f8:	stmdbeq	fp, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   1f0fc:			; <UNDEFINED> instruction: 0xf8ca6130
   1f100:			; <UNDEFINED> instruction: 0xf808b001
   1f104:	ldmdbvs	r3!, {r2, ip, sp}^
   1f108:			; <UNDEFINED> instruction: 0xf043464d
   1f10c:	cmnvs	r3, r2, lsl #6
   1f110:	ldrcc	r4, [r0, #-1652]	; 0xfffff98c
   1f114:			; <UNDEFINED> instruction: 0xf10ecc0f
   1f118:	strbmi	r0, [r4, #-3600]!	; 0xfffff1f0
   1f11c:	ldceq	8, cr15, [r0], {69}	; 0x45
   1f120:	stcne	8, cr15, [ip], {69}	; 0x45
   1f124:	stccs	8, cr15, [r8], {69}	; 0x45
   1f128:	stccc	8, cr15, [r4], {69}	; 0x45
   1f12c:			; <UNDEFINED> instruction: 0xf8ded1f0
   1f130:	eorvs	r0, r8, r0
   1f134:	andsvc	pc, ip, r9, asr #17
   1f138:	pop	{r0, r1, ip, sp, pc}
   1f13c:	svclt	0x00008ff0
   1f140:	muleq	r3, r6, fp
   1f144:	mvnsmi	lr, #737280	; 0xb4000
   1f148:	stmibvs	r1, {r1, r2, r3, r9, sl, lr}
   1f14c:	ldmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f150:	blx	270bba <tcgetattr@plt+0x26945e>
   1f154:			; <UNDEFINED> instruction: 0xf8d91906
   1f158:	addsmi	r3, r3, #4
   1f15c:	stmdavs	r3, {r0, r2, r3, r4, r9, ip, lr, pc}^
   1f160:	bl	fecb097c <tcgetattr@plt+0xfeca9220>
   1f164:	b	13e2fb8 <tcgetattr@plt+0x13db85c>
   1f168:	andsle	r0, r8, #38535168	; 0x24c0000
   1f16c:	ldrdeq	pc, [r8], -r9
   1f170:	ldrtmi	r2, [r9], -r5, lsl #4
   1f174:			; <UNDEFINED> instruction: 0xf874f02a
   1f178:	ldrdmi	pc, [r4], -r9
   1f17c:			; <UNDEFINED> instruction: 0xf8c942a7
   1f180:	stmdble	r8, {r3}
   1f184:	stmibvs	r8!, {r0, r5, r9, sl, lr}
   1f188:	strbmi	r3, [r3], -r1, lsl #8
   1f18c:			; <UNDEFINED> instruction: 0xf7ff4632
   1f190:	adcmi	pc, r7, #508	; 0x1fc
   1f194:			; <UNDEFINED> instruction: 0xf8c9d1f6
   1f198:	pop	{r2, ip, sp, lr}
   1f19c:	ldmdaeq	pc, {r3, r4, r5, r6, r7, r8, r9, pc}^	; <UNPREDICTABLE>
   1f1a0:	svclt	0x00984297
   1f1a4:			; <UNDEFINED> instruction: 0xe7e1461f
   1f1a8:	ldrcs	fp, [r8], #-1264	; 0xfffffb10
   1f1ac:			; <UNDEFINED> instruction: 0xf601fb04
   1f1b0:			; <UNDEFINED> instruction: 0xf1a26983
   1f1b4:	strcs	r0, [r0], #-3080	; 0xfffff3f8
   1f1b8:	svceq	0x0001f1bc
   1f1bc:	streq	lr, [r6, #-2819]	; 0xfffff4fd
   1f1c0:	mlsvs	ip, ip, r1, r5
   1f1c4:	rscvs	r6, ip, ip, lsr #1
   1f1c8:	cmnvs	ip, ip, lsr #2
   1f1cc:	ldcllt	8, cr13, [r0], #4
   1f1d0:			; <UNDEFINED> instruction: 0x46134770
   1f1d4:	ldcllt	8, cr6, [r0], #264	; 0x108
   1f1d8:	svclt	0x0000e7b4
   1f1dc:	mvnsmi	lr, sp, lsr #18
   1f1e0:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
   1f1e4:	strmi	r4, [r8], r4, lsl #12
   1f1e8:	ldrtmi	r6, [lr], #-2056	; 0xfffff7f8
   1f1ec:			; <UNDEFINED> instruction: 0x46312218
   1f1f0:			; <UNDEFINED> instruction: 0xf836f02a
   1f1f4:	tstcs	r8, #2424832	; 0x250000
   1f1f8:	blx	e7602 <tcgetattr@plt+0xdfea6>
   1f1fc:	blx	11ba22 <tcgetattr@plt+0x1142c6>
   1f200:			; <UNDEFINED> instruction: 0xf8c80305
   1f204:	ldrmi	r0, [r8], -r0
   1f208:	stmdb	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f20c:	pop	{r1, r2, r5, sp, lr}
   1f210:	svclt	0x000081f0
   1f214:	andcs	fp, r1, #248, 10	; 0x3e000000
   1f218:			; <UNDEFINED> instruction: 0xf100460c
   1f21c:	andcc	r0, r8, r8, lsl r1
   1f220:			; <UNDEFINED> instruction: 0xf7ff2604
   1f224:	stmdavs	r5!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f228:	movwcs	r6, #2145	; 0x861
   1f22c:	ldrdgt	pc, [r8], -r4
   1f230:	andvs	r6, r5, r7, ror #17
   1f234:			; <UNDEFINED> instruction: 0xf8c06041
   1f238:	sbcvs	ip, r7, r8
   1f23c:	stmdbvs	r5!, {r0, r5, r6, r8, fp, sp, lr}
   1f240:	tstvs	r5, r1, asr #2
   1f244:	eorvs	r7, r3, r6, lsr #10
   1f248:	adcvs	r6, r3, r3, rrx
   1f24c:			; <UNDEFINED> instruction: 0x612360e3
   1f250:	strvc	r7, [r3, #1379]!	; 0x563
   1f254:	cfldr64lt	mvdx7, [r8, #908]!	; 0x38c
   1f258:	ldrblt	r2, [r0, #-792]!	; 0xfffffce8
   1f25c:	blx	f0a7e <tcgetattr@plt+0xe9322>
   1f260:	stmdavs	r3, {r0, r8, sl, ip, sp, lr, pc}
   1f264:	strtmi	r2, [fp], #-1024	; 0xfffffc00
   1f268:			; <UNDEFINED> instruction: 0xf7e76898
   1f26c:	ldmdavs	r3!, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
   1f270:	ldmdbvs	r8, {r0, r1, r3, r5, sl, lr}
   1f274:	subsvc	r7, ip, #28, 4	; 0xc0000001
   1f278:	sbcsvc	r7, ip, #156, 4	; 0xc0000009
   1f27c:	cdp	7, 4, cr15, cr12, cr7, {7}
   1f280:	strtmi	r6, [r9], #-2097	; 0xfffff7cf
   1f284:	strbvc	r7, [ip], #-1036	; 0xfffffbf4
   1f288:	strbvc	r7, [ip], #1164	; 0x48c
   1f28c:	svclt	0x0000bd70
   1f290:			; <UNDEFINED> instruction: 0xf100b5f8
   1f294:			; <UNDEFINED> instruction: 0x46070618
   1f298:	strcs	r4, [r0], #-1549	; 0xfffff9f3
   1f29c:			; <UNDEFINED> instruction: 0x4621b131
   1f2a0:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   1f2a4:			; <UNDEFINED> instruction: 0xffd8f7ff
   1f2a8:	mvnsle	r4, r5, lsr #5
   1f2ac:	andscs	r6, r8, #12124160	; 0xb90000
   1f2b0:	ldmibvs	r8!, {r0, r1, r3, r4, r5, r8, fp, sp, lr}
   1f2b4:	blne	16f02e8 <tcgetattr@plt+0x16e8b8c>
   1f2b8:	tsteq	r5, r2, lsl #22	; <UNPREDICTABLE>
   1f2bc:	vqdmulh.s<illegal width 8>	d15, d3, d2
   1f2c0:	ldrhtmi	lr, [r8], #141	; 0x8d
   1f2c4:	cdplt	7, 0, cr15, cr4, cr7, {7}
   1f2c8:			; <UNDEFINED> instruction: 0x460cb510
   1f2cc:	addlt	r4, r2, r8, lsr #18
   1f2d0:	ldrbtmi	r4, [r9], #-2600	; 0xfffff5d8
   1f2d4:	stmpl	sl, {r0, r1, r7, r8, fp, sp, lr}
   1f2d8:	andls	r6, r1, #1179648	; 0x120000
   1f2dc:	andeq	pc, r0, #79	; 0x4f
   1f2e0:	ldrle	r0, [lr], #-474	; 0xfffffe26
   1f2e4:	andvc	pc, r0, #19
   1f2e8:	blcs	253790 <tcgetattr@plt+0x24c034>
   1f2ec:	ldcle	0, cr13, [r2, #-136]	; 0xffffff78
   1f2f0:	cmpeq	sl, r3, lsr #3	; <UNPREDICTABLE>
   1f2f4:	svclt	0x009c2907
   1f2f8:	andcs	r6, r1, #35	; 0x23
   1f2fc:	blmi	77177c <tcgetattr@plt+0x76a020>
   1f300:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   1f304:	blls	79370 <tcgetattr@plt+0x71c14>
   1f308:			; <UNDEFINED> instruction: 0xf04f4059
   1f30c:			; <UNDEFINED> instruction: 0xd12c0300
   1f310:	andlt	r4, r2, r0, lsl r6
   1f314:	blcs	20e75c <tcgetattr@plt+0x207000>
   1f318:	tstcc	lr, #632	; 0x278
   1f31c:	andcs	r6, r1, #35	; 0x23
   1f320:	eorcs	lr, r6, #236, 14	; 0x3b00000
   1f324:	eorvs	r2, r2, r5, lsl #6
   1f328:	rsbvs	r2, r3, r3, lsl #4
   1f32c:	sbcslt	r6, fp, #2146304	; 0x20c000
   1f330:	strb	r6, [r3, r3, lsr #1]!
   1f334:	andcs	r2, r1, #-1677721600	; 0x9c000000
   1f338:	ldrb	r6, [pc, r3, lsr #32]
   1f33c:	tsteq	r1, sp, lsl #2	; <UNPREDICTABLE>
   1f340:	andcs	r2, r2, #-1744830464	; 0x98000000
   1f344:	rsbvs	r6, r2, r3, lsr #32
   1f348:	movweq	pc, #12557	; 0x310d	; <UNPREDICTABLE>
   1f34c:	strbtmi	r6, [sl], #-2432	; 0xfffff680
   1f350:	ldc2l	7, cr15, [r2, #992]!	; 0x3e0
   1f354:	muleq	r1, sp, r8
   1f358:	mulne	r2, sp, r8
   1f35c:			; <UNDEFINED> instruction: 0xf89d2205
   1f360:	stmib	r4, {r0, r1, ip, sp}^
   1f364:			; <UNDEFINED> instruction: 0x61230102
   1f368:			; <UNDEFINED> instruction: 0xf7e7e7c8
   1f36c:	svclt	0x0000ee42
   1f370:	andeq	r3, r5, r2, asr #17
   1f374:	andeq	r0, r0, r8, ror r3
   1f378:	muleq	r5, r4, r8
   1f37c:			; <UNDEFINED> instruction: 0x460cb510
   1f380:	addlt	r4, r2, r8, lsr #18
   1f384:	ldrbtmi	r4, [r9], #-2600	; 0xfffff5d8
   1f388:	stmpl	sl, {r0, r1, r6, r7, r8, fp, sp, lr}
   1f38c:	andls	r6, r1, #1179648	; 0x120000
   1f390:	andeq	pc, r0, #79	; 0x4f
   1f394:	ldrle	r0, [pc], #-474	; 1f39c <tcgetattr@plt+0x17c40>
   1f398:	andvc	pc, r0, #19
   1f39c:	blcs	253848 <tcgetattr@plt+0x24c0ec>
   1f3a0:	ldcle	0, cr13, [r3, #-140]	; 0xffffff74
   1f3a4:	msreq	SPSR_s, r3, lsr #3
   1f3a8:	svclt	0x009e2907
   1f3ac:	eorvs	r3, r3, sl, lsl #22
   1f3b0:	ldmdbmi	lr, {r0, r9, sp}
   1f3b4:	ldrbtmi	r4, [r9], #-2844	; 0xfffff4e4
   1f3b8:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
   1f3bc:	subsmi	r9, r9, r1, lsl #22
   1f3c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f3c4:	ldrmi	sp, [r0], -ip, lsr #2
   1f3c8:	ldclt	0, cr11, [r0, #-8]
   1f3cc:	svclt	0x009e2b07
   1f3d0:	eorvs	r3, r3, r8, lsr #6
   1f3d4:	strb	r2, [ip, r1, lsl #4]!
   1f3d8:	movwcs	r2, #21040	; 0x5230
   1f3dc:	andcs	r6, r3, #34	; 0x22
   1f3e0:	stmibvs	r3, {r0, r1, r5, r6, sp, lr}^
   1f3e4:	ldrdvs	fp, [r3], fp	; <UNPREDICTABLE>
   1f3e8:	teqcs	r1, #59506688	; 0x38c0000
   1f3ec:	eorvs	r2, r3, r1, lsl #4
   1f3f0:			; <UNDEFINED> instruction: 0xf10de7df
   1f3f4:	teqcs	r0, #1073741824	; 0x40000000
   1f3f8:	eorvs	r2, r3, r2, lsl #4
   1f3fc:			; <UNDEFINED> instruction: 0xf10d6062
   1f400:	stmibvs	r0, {r0, r1, r8, r9}^
   1f404:			; <UNDEFINED> instruction: 0xf7f8446a
   1f408:			; <UNDEFINED> instruction: 0xf89dfd97
   1f40c:			; <UNDEFINED> instruction: 0xf89d0001
   1f410:	andcs	r1, r5, #2
   1f414:	mulcc	r3, sp, r8
   1f418:	smlabteq	r2, r4, r9, lr
   1f41c:	strb	r6, [r8, r3, lsr #2]
   1f420:	stcl	7, cr15, [r6, #924]!	; 0x39c
   1f424:	andeq	r3, r5, lr, lsl #16
   1f428:	andeq	r0, r0, r8, ror r3
   1f42c:	ldrdeq	r3, [r5], -lr
   1f430:	andscs	r6, r8, r3, lsl #19
   1f434:	andcc	pc, r1, r0, lsl #22
   1f438:	svclt	0x00004770
   1f43c:	andscs	fp, r8, #16, 10	; 0x4000000
   1f440:	stmibvs	r0, {r2, r9, sl, lr}
   1f444:			; <UNDEFINED> instruction: 0xff0cf029
   1f448:	ldflts	f6, [r0, #-640]	; 0xfffffd80
   1f44c:	ldrlt	r6, [r8, #-2442]!	; 0xfffff676
   1f450:	addsmi	r6, r4, #132, 18	; 0x210000
   1f454:	stmibvs	r4, {r0, r1, r8, ip, lr, pc}^
   1f458:	addsmi	r6, r4, #3309568	; 0x328000
   1f45c:	andcs	sp, r0, r1
   1f460:			; <UNDEFINED> instruction: 0xf8b0bd38
   1f464:			; <UNDEFINED> instruction: 0xf8b14015
   1f468:	addsmi	r2, r4, #21
   1f46c:	stfvcp	f5, [r4, #988]	; 0x3dc
   1f470:	addsmi	r7, r4, #12928	; 0x3280
   1f474:	stfvcd	f5, [r4, #-972]	; 0xfffffc34
   1f478:	addsmi	r7, r4, #640	; 0x280
   1f47c:	stfvcp	f5, [r4], {239}	; 0xef
   1f480:	adcmi	r7, r2, #51712	; 0xca00
   1f484:			; <UNDEFINED> instruction: 0xf7e7d1eb
   1f488:	blx	fec5aae8 <tcgetattr@plt+0xfec5338c>
   1f48c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1f490:	svclt	0x0000bd38
   1f494:			; <UNDEFINED> instruction: 0x4607b5f8
   1f498:			; <UNDEFINED> instruction: 0x4616201c
   1f49c:			; <UNDEFINED> instruction: 0xf029460d
   1f4a0:	andcs	pc, r1, #2640	; 0xa50
   1f4a4:	strmi	r2, [r4], -r0, lsl #6
   1f4a8:	strvc	lr, [r1, #-2496]	; 0xfffff640
   1f4ac:	andvs	r6, r2, r6, asr #2
   1f4b0:	movwcc	lr, #14784	; 0x39c0
   1f4b4:	orrvs	fp, r5, r5, lsl r9
   1f4b8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1f4bc:	tstcs	r8, r8, lsr #12
   1f4c0:	cdp2	0, 10, cr15, cr14, cr9, {1}
   1f4c4:	strtmi	r6, [r0], -r0, lsr #3
   1f4c8:	svclt	0x0000bdf8
   1f4cc:			; <UNDEFINED> instruction: 0x4607b5f8
   1f4d0:	stmvs	r3, {r0, r2, r8, fp, sp, lr}
   1f4d4:	svclt	0x001c18ed
   1f4d8:	ldreq	pc, [r8], -r0, lsl #2
   1f4dc:	andle	r2, r6, r0, lsl #8
   1f4e0:	ldrtmi	r4, [r0], -r1, lsr #12
   1f4e4:			; <UNDEFINED> instruction: 0xf7ff3401
   1f4e8:	adcmi	pc, r5, #2928	; 0xb70
   1f4ec:	ldmibvs	r8!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1f4f0:	ldc	7, cr15, [r2, #-924]	; 0xfffffc64
   1f4f4:	pop	{r3, r4, r5, r9, sl, lr}
   1f4f8:			; <UNDEFINED> instruction: 0xf7e740f8
   1f4fc:	svclt	0x0000bd0b
   1f500:	mvnlt	r6, r1, lsl #18
   1f504:			; <UNDEFINED> instruction: 0x4604b538
   1f508:	adcmi	r6, r9, #1130496	; 0x114000
   1f50c:	stccs	3, cr13, [r9, #-92]	; 0xffffffa4
   1f510:			; <UNDEFINED> instruction: 0xf64cbf85
   1f514:			; <UNDEFINED> instruction: 0xf6cc43cd
   1f518:	strcs	r4, [r1, #-972]	; 0xfffffc34
   1f51c:	strcc	pc, [r5, #-2979]	; 0xfffff45d
   1f520:	stmiaeq	sp!, {r3, r7, r8, r9, sl, fp, ip, sp, pc}^
   1f524:	svclt	0x0028428d
   1f528:	strtmi	r4, [r9], -sp, lsl #12
   1f52c:	mrc2	7, 5, pc, cr0, cr15, {7}
   1f530:	ldrdcc	lr, [r3, -r4]
   1f534:			; <UNDEFINED> instruction: 0x61211b49
   1f538:	svclt	0x00384299
   1f53c:	ldclt	0, cr6, [r8, #-900]!	; 0xfffffc7c
   1f540:	svclt	0x00004770
   1f544:	svcmi	0x00f0e92d
   1f548:	stmvs	r3, {r3, r4, r9, sp}
   1f54c:	stmdbvs	r5, {r2, r9, sl, lr}
   1f550:	strmi	fp, [lr], -r3, lsl #1
   1f554:	ldrmi	r6, [sp], #-2432	; 0xfffff680
   1f558:			; <UNDEFINED> instruction: 0xf0291c69
   1f55c:	strtmi	pc, [r9], -r1, lsl #29
   1f560:	ldrcs	r4, [r8, #-1586]	; 0xfffff9ce
   1f564:	strtmi	r6, [r0], -r0, lsr #3
   1f568:	mrc2	7, 0, pc, cr14, cr15, {7}
   1f56c:	stmibvs	r1!, {r0, r1, r5, r8, fp, sp, lr}
   1f570:	blx	179902 <tcgetattr@plt+0x1721a6>
   1f574:	andcc	r1, r1, #12582912	; 0xc00000
   1f578:	stmiavs	sl!, {r1, r5, r6, r7, sp, lr}^
   1f57c:	subsle	r2, ip, r0, lsl #20
   1f580:	blcs	39734 <tcgetattr@plt+0x31fd8>
   1f584:	stmiavs	sl!, {r1, r2, r3, r4, r6, ip, lr, pc}
   1f588:	orreq	lr, r3, #3072	; 0xc00
   1f58c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f590:	ldmdavc	r1, {r0, r1, r4, sl, lr}
   1f594:	streq	r3, [r8, -r5, lsl #4]
   1f598:			; <UNDEFINED> instruction: 0xf108bf48
   1f59c:	addsmi	r0, r3, #65536	; 0x10000
   1f5a0:			; <UNDEFINED> instruction: 0xf1b8d1f7
   1f5a4:	suble	r0, sp, r0, lsl #30
   1f5a8:	strbmi	r2, [r1], -r4, lsr #4
   1f5ac:			; <UNDEFINED> instruction: 0xf0292000
   1f5b0:	stmdavs	fp!, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   1f5b4:	stmdbvs	r8!, {r0, ip, pc}
   1f5b8:	strcs	fp, [r0, -r3, asr #7]
   1f5bc:	stceq	0, cr15, [r4], #-316	; 0xfffffec4
   1f5c0:	and	r4, r2, lr, lsr r6
   1f5c4:	addsmi	r3, lr, #1048576	; 0x100000
   1f5c8:			; <UNDEFINED> instruction: 0xf8d5d230
   1f5cc:	bl	1d75f4 <tcgetattr@plt+0x1cfe98>
   1f5d0:	bl	39fbf0 <tcgetattr@plt+0x398494>
   1f5d4:			; <UNDEFINED> instruction: 0xf81e0201
   1f5d8:	streq	r1, [r9, -r1]
   1f5dc:			; <UNDEFINED> instruction: 0xf8d2d5f2
   1f5e0:	blls	635ec <tcgetattr@plt+0x5be90>
   1f5e4:	andeq	pc, r1, ip, lsl #22
   1f5e8:	movwcc	pc, #31500	; 0x7b0c	; <UNPREDICTABLE>
   1f5ec:	msreq	CPSR_, r0, lsl #2
   1f5f0:	ldrdlt	pc, [r0], -r0
   1f5f4:			; <UNDEFINED> instruction: 0xf8503010
   1f5f8:	tstcc	r0, #12, 24	; 0xc00
   1f5fc:	stcls	8, cr15, [r8], {80}	; 0x50
   1f600:	stc	8, cr15, [r4], {80}	; 0x50
   1f604:			; <UNDEFINED> instruction: 0xf8434288
   1f608:			; <UNDEFINED> instruction: 0xf843bc10
   1f60c:			; <UNDEFINED> instruction: 0xf843ac0c
   1f610:			; <UNDEFINED> instruction: 0xf8439c08
   1f614:	mvnle	lr, r4, lsl #24
   1f618:	strcc	r6, [r1], -r1, lsl #16
   1f61c:			; <UNDEFINED> instruction: 0xf8c26019
   1f620:	strcc	r7, [r1, -r1]
   1f624:	stmdbvs	r8!, {r0, r1, r3, r5, r6, fp, sp, lr}
   1f628:	bicle	r4, lr, #-536870903	; 0xe0000009
   1f62c:	ldcl	7, cr15, [r4], #-924	; 0xfffffc64
   1f630:	stmdbvs	r3!, {r0, r9, fp, ip, pc}
   1f634:	andhi	pc, ip, r5, asr #17
   1f638:	movwcc	r6, #4394	; 0x112a
   1f63c:	andlt	r6, r3, r3, lsr #2
   1f640:	svchi	0x00f0e8bd
   1f644:			; <UNDEFINED> instruction: 0xf7e76928
   1f648:	stmdbvs	r3!, {r3, r5, r6, sl, fp, sp, lr, pc}
   1f64c:	strtvc	r2, [sl], #-512	; 0xfffffe00
   1f650:	strbtvc	r3, [sl], #-769	; 0xfffffcff
   1f654:	strbtvc	r7, [sl], #1194	; 0x4aa
   1f658:	cmnvc	sl, #-1476395008	; 0xa8000000
   1f65c:	mvnvc	r7, #-1476395006	; 0xa8000002
   1f660:	andlt	r6, r3, r3, lsr #2
   1f664:	svchi	0x00f0e8bd
   1f668:	ldrlt	r6, [r0, #-2305]	; 0xfffff6ff
   1f66c:			; <UNDEFINED> instruction: 0xf7ff4604
   1f670:	movwcs	pc, #3599	; 0xe0f	; <UNPREDICTABLE>
   1f674:	stmibvs	r0!, {r0, r5, r7, fp, sp, lr}
   1f678:	stmib	r4, {r3, r4, r9, sp}^
   1f67c:			; <UNDEFINED> instruction: 0xf0293303
   1f680:	rorvs	pc, pc, #27	; <UNPREDICTABLE>
   1f684:	svclt	0x0000bd10
   1f688:	svcmi	0x00f8e92d
   1f68c:	stmdbvs	r5, {r1, r2, r3, r9, sl, lr}
   1f690:	stmvs	r7, {r2, r9, sl, lr}
   1f694:	stmibvs	r0, {r0, r4, r7, r9, sl, lr}
   1f698:	stmibne	r9!, {r3, r4, r9, sp}^
   1f69c:			; <UNDEFINED> instruction: 0x3101469b
   1f6a0:	ldmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f6a4:	ldc2l	0, cr15, [ip, #164]	; 0xa4
   1f6a8:	stmiavs	r2!, {r0, r1, r5, r8, fp, sp, lr}
   1f6ac:	blx	11e2d4 <tcgetattr@plt+0x116b78>
   1f6b0:	vqdmulh.s<illegal width 8>	d15, d2, d8
   1f6b4:	streq	lr, [sl, #-2816]	; 0xfffff500
   1f6b8:	lslvs	r4, r7, #12
   1f6bc:	andeq	lr, r8, r5, lsl #22
   1f6c0:			; <UNDEFINED> instruction: 0xf7e74629
   1f6c4:	blx	1da6ee <tcgetattr@plt+0x1d2f92>
   1f6c8:	stmibvs	r1!, {r3, r8, r9, pc}
   1f6cc:	andeq	lr, r6, #173056	; 0x2a400
   1f6d0:	blx	2259fa <tcgetattr@plt+0x21e29e>
   1f6d4:			; <UNDEFINED> instruction: 0xf851f202
   1f6d8:			; <UNDEFINED> instruction: 0xf8d0c003
   1f6dc:	bl	57714 <tcgetattr@plt+0x4ffb8>
   1f6e0:	stmdavs	r3, {r3, r8}^
   1f6e4:	ldrdhi	pc, [r8], -r0
   1f6e8:	andgt	pc, sl, r7, asr #16
   1f6ec:	and	pc, ip, r5, asr #17
   1f6f0:			; <UNDEFINED> instruction: 0xf8c5606b
   1f6f4:	stmdbvs	r3, {r3, pc}^
   1f6f8:			; <UNDEFINED> instruction: 0xc010f8d0
   1f6fc:			; <UNDEFINED> instruction: 0xf8c5616b
   1f700:			; <UNDEFINED> instruction: 0xf7e7c010
   1f704:	ldrbmi	lr, [sl], -r8, ror #23
   1f708:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
   1f70c:			; <UNDEFINED> instruction: 0xf7ff4620
   1f710:	ldmib	r4, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
   1f714:	andcc	r2, r1, #201326592	; 0xc000000
   1f718:	rscvs	r3, r2, r1, lsl #6
   1f71c:	pop	{r0, r1, r5, r8, sp, lr}
   1f720:	svclt	0x00008ff8
   1f724:	strlt	r6, [r8, #-2306]	; 0xfffff6fe
   1f728:	ldrmi	r6, [r3], #-2179	; 0xfffff77d
   1f72c:	andle	r4, r4, #-1879048183	; 0x90000009
   1f730:	andscs	r6, r8, #128, 18	; 0x200000
   1f734:	andeq	pc, r1, r2, lsl #22
   1f738:	blmi	18eb60 <tcgetattr@plt+0x187404>
   1f73c:	stmdami	r5, {r1, r3, r9, sl, lr}
   1f740:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   1f744:	cmpeq	r0, r3, lsl #2	; <UNPREDICTABLE>
   1f748:	ldc2	0, cr15, [r8, #-28]!	; 0xffffffe4
   1f74c:	stclt	0, cr2, [r8, #-0]
   1f750:	strdeq	r1, [r3], -r8
   1f754:	andeq	r1, r3, sl, lsr #9
   1f758:	strdlt	fp, [r3], r0
   1f75c:	stmdbvs	r5, {r1, r2, r7, fp, sp, lr}
   1f760:	adcsmi	r4, r2, #771751936	; 0x2e000000
   1f764:	stmibvs	r0, {r2, r5, r9, ip, lr, pc}
   1f768:	andscs	r4, r8, #20, 12	; 0x1400000
   1f76c:	andeq	pc, r4, r2, lsl #22
   1f770:	addmi	r6, sl, #4325376	; 0x420000
   1f774:	mrcmi	8, 0, sp, cr3, cr6, {0}
   1f778:	ldrbtmi	r4, [lr], #-1565	; 0xfffff9e3
   1f77c:	streq	pc, [r0, -r6, lsl #2]!
   1f780:	ldrcc	r4, [r0, #-1588]	; 0xfffff9cc
   1f784:	ldrcc	ip, [r0], -pc, lsl #24
   1f788:			; <UNDEFINED> instruction: 0xf84542bc
   1f78c:			; <UNDEFINED> instruction: 0xf8450c10
   1f790:			; <UNDEFINED> instruction: 0xf8451c0c
   1f794:			; <UNDEFINED> instruction: 0xf8452c08
   1f798:	mvnsle	r3, r4, lsl #24
   1f79c:	eorvs	r6, r8, r0, lsr r8
   1f7a0:	ldcllt	0, cr11, [r0, #12]!
   1f7a4:	andlt	r4, r3, sl, lsl r6
   1f7a8:	ldrhtmi	lr, [r0], #141	; 0x8d
   1f7ac:	bllt	fe8dd7b0 <tcgetattr@plt+0xfe8d6054>
   1f7b0:	stmdami	r6, {r0, r2, r8, fp, lr}
   1f7b4:	movwls	r4, #5241	; 0x1479
   1f7b8:	smccc	1096	; 0x448
   1f7bc:	ldc2l	0, cr15, [lr], #28
   1f7c0:	ldrb	r9, [r8, r1, lsl #22]
   1f7c4:			; <UNDEFINED> instruction: 0x000314be
   1f7c8:	andeq	r1, r3, r4, lsl #9
   1f7cc:	andeq	r1, r3, r4, lsr r4
   1f7d0:	ldrbmi	lr, [r0, sp, lsr #18]!
   1f7d4:	stmdbmi	fp!, {r1, r2, r3, r9, sl, lr}
   1f7d8:	blmi	b0ba38 <tcgetattr@plt+0xb042dc>
   1f7dc:	stmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}^
   1f7e0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1f7e4:			; <UNDEFINED> instruction: 0xf04f9315
   1f7e8:	ldmdavs	r3!, {r8, r9}^
   1f7ec:	teqle	r1, sl	; <illegal shifter operand>
   1f7f0:	strmi	r6, [r5], -r2, lsl #17
   1f7f4:	addsmi	r6, sl, #11730944	; 0xb30000
   1f7f8:	bcs	53cb0 <tcgetattr@plt+0x4c554>
   1f7fc:			; <UNDEFINED> instruction: 0xf04fd03e
   1f800:			; <UNDEFINED> instruction: 0xf10d0a00
   1f804:			; <UNDEFINED> instruction: 0x46570830
   1f808:	movwls	sl, #6915	; 0x1b03
   1f80c:	ldmibvs	r3!, {r0, r3, r5, r7, r8, fp, sp, lr}
   1f810:	stmdbeq	sl, {r0, r8, r9, fp, sp, lr, pc}
   1f814:			; <UNDEFINED> instruction: 0xf8d94453
   1f818:	ldmdavs	fp, {r2, ip}^
   1f81c:			; <UNDEFINED> instruction: 0xd1194299
   1f820:	strcs	fp, [r0], #-825	; 0xfffffcc7
   1f824:			; <UNDEFINED> instruction: 0xf8d9e004
   1f828:	strcc	r3, [r1], #-4
   1f82c:	ldmdble	pc, {r0, r1, r5, r7, r9, lr}	; <UNPREDICTABLE>
   1f830:	ldrtmi	r9, [sl], -r1, lsl #22
   1f834:	strtmi	r4, [r8], -r1, lsr #12
   1f838:			; <UNDEFINED> instruction: 0xff8ef7ff
   1f83c:	ldrtmi	r4, [r0], -r1, lsr #12
   1f840:	ldrtmi	r4, [sl], -r3, asr #12
   1f844:			; <UNDEFINED> instruction: 0xff88f7ff
   1f848:	strbmi	r9, [r1], -r1, lsl #16
   1f84c:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
   1f850:	mvnle	r2, r0, lsl #16
   1f854:	bmi	367860 <tcgetattr@plt+0x360104>
   1f858:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1f85c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f860:	subsmi	r9, sl, r5, lsl fp
   1f864:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f868:	andslt	sp, r6, sl, lsl #2
   1f86c:			; <UNDEFINED> instruction: 0x87f0e8bd
   1f870:	strcc	r6, [r1, -sl, lsr #17]
   1f874:	beq	65bca4 <tcgetattr@plt+0x654548>
   1f878:	stmiale	r7, {r1, r3, r4, r5, r7, r9, lr}^
   1f87c:	strb	r2, [sl, r0]!
   1f880:	bl	feddd824 <tcgetattr@plt+0xfedd60c8>
   1f884:			; <UNDEFINED> instruction: 0x000533b8
   1f888:	andeq	r0, r0, r8, ror r3
   1f88c:	andeq	r3, r5, sl, lsr r3
   1f890:	mvnsmi	lr, #737280	; 0xb4000
   1f894:	ldrmi	r4, [sp], -ip, lsl #12
   1f898:	stmvs	r3, {r0, r8, fp, sp, lr}
   1f89c:	addsmi	r4, sl, #184549376	; 0xb000000
   1f8a0:			; <UNDEFINED> instruction: 0xf104d23f
   1f8a4:	ldrmi	r0, [r1], -r1, lsl #16
   1f8a8:	movwcs	r4, #34327	; 0x8617
   1f8ac:	strmi	r4, [r6], -r2, asr #12
   1f8b0:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
   1f8b4:	blx	67d1e <tcgetattr@plt+0x605c2>
   1f8b8:	ldmibvs	r3!, {r0, r1, r2, r8, r9, sl, ip, sp, lr, pc}
   1f8bc:	stmdbeq	r7, {r0, r1, r8, r9, fp, sp, lr, pc}
   1f8c0:	ldrmi	r5, [r0, #2522]	; 0x9da
   1f8c4:			; <UNDEFINED> instruction: 0xf8d9d823
   1f8c8:	bl	1378f0 <tcgetattr@plt+0x130194>
   1f8cc:	strtmi	r0, [r9], -r4, lsl #9
   1f8d0:			; <UNDEFINED> instruction: 0x5d301937
   1f8d4:	blx	ff05d8da <tcgetattr@plt+0xff05617e>
   1f8d8:			; <UNDEFINED> instruction: 0x7debb9e0
   1f8dc:			; <UNDEFINED> instruction: 0xf0037829
   1f8e0:	ldrpl	r0, [r3, #-959]!	; 0xfffffc41
   1f8e4:	adcsvc	r6, sl, sl, lsr #19
   1f8e8:	svclt	0x004401d2
   1f8ec:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1f8f0:	stmibvs	fp!, {r0, r1, r4, r5, r8, sl, ip, lr}^
   1f8f4:	ldrsheq	r7, [fp, #11]
   1f8f8:	ldcpl	15, cr11, [r3, #-264]!	; 0xfffffef8
   1f8fc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1f900:			; <UNDEFINED> instruction: 0xf8b55533
   1f904:	teqvc	r9, r5, lsl r0
   1f908:	pop	{r0, r1, r3, r4, r5, r6, ip, sp, lr}
   1f90c:			; <UNDEFINED> instruction: 0xf84383f8
   1f910:	ldrb	r8, [r8, r7]
   1f914:	ldrtmi	r4, [r9], -sl, lsr #12
   1f918:	pop	{r3, r6, r9, sl, lr}
   1f91c:			; <UNDEFINED> instruction: 0xf7ff43f8
   1f920:	stmdbmi	r4, {r0, r2, r3, r6, r8, r9, fp, ip, sp, pc}
   1f924:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
   1f928:	mvnsmi	lr, #12386304	; 0xbd0000
   1f92c:	cmncc	r0, r8, ror r4
   1f930:	mcrrlt	0, 0, pc, r4, cr7	; <UNPREDICTABLE>
   1f934:	andeq	r1, r3, r2, lsl r3
   1f938:	andeq	r1, r3, r0, asr #5
   1f93c:	ldrbmi	lr, [r0, sp, lsr #18]!
   1f940:	stmvs	r6, {r0, r1, r2, r3, r4, r9, sl, lr}
   1f944:	ldmne	r3!, {r0, r1, r8, fp, sp, lr}^
   1f948:	stmdavs	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1f94c:	subsle	r4, r5, #-1610612727	; 0xa0000009
   1f950:	beq	25a55c <tcgetattr@plt+0x252e00>
   1f954:	movwcs	r4, #34449	; 0x8691
   1f958:	ldrmi	r4, [r1], -ip, lsl #12
   1f95c:			; <UNDEFINED> instruction: 0x46054652
   1f960:	blx	ffc5d966 <tcgetattr@plt+0xffc5620a>
   1f964:	stmibvs	fp!, {r3, r4, r8, sp}
   1f968:			; <UNDEFINED> instruction: 0xf109fb01
   1f96c:	stmdbeq	r1, {r0, r1, r8, r9, fp, sp, lr, pc}
   1f970:	ldrmi	r5, [r2, #2138]	; 0x85a
   1f974:			; <UNDEFINED> instruction: 0xf1b8d83f
   1f978:	eorsle	r0, sl, r0, lsl #30
   1f97c:	streq	lr, [r4], #2820	; 0xb04
   1f980:			; <UNDEFINED> instruction: 0xe01d44b0
   1f984:			; <UNDEFINED> instruction: 0x36017dfb
   1f988:	stcne	8, cr15, [r1], {22}
   1f98c:			; <UNDEFINED> instruction: 0x03bff003
   1f990:	andcc	pc, r4, sl, lsl #16
   1f994:			; <UNDEFINED> instruction: 0xf04369ba
   1f998:	strcc	r0, [r5], #-769	; 0xfffffcff
   1f99c:	bicseq	r7, r2, sl, lsr #1
   1f9a0:	eorvc	fp, fp, r8, asr #30
   1f9a4:	strdvc	r6, [fp], #155	; 0x9b	; <UNPREDICTABLE>
   1f9a8:	svclt	0x004201db
   1f9ac:			; <UNDEFINED> instruction: 0xf043782b
   1f9b0:	eorvc	r0, fp, r2, lsl #6
   1f9b4:			; <UNDEFINED> instruction: 0xf8b745b0
   1f9b8:			; <UNDEFINED> instruction: 0x71293015
   1f9bc:	andsle	r7, r8, fp, rrx
   1f9c0:	ldrdge	pc, [r8], -r9
   1f9c4:	bl	2b12b0 <tcgetattr@plt+0x2a9b54>
   1f9c8:			; <UNDEFINED> instruction: 0xf81a0504
   1f9cc:			; <UNDEFINED> instruction: 0xf7ff0004
   1f9d0:	stmdacs	r0, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}
   1f9d4:			; <UNDEFINED> instruction: 0x4629d0d6
   1f9d8:			; <UNDEFINED> instruction: 0x4648463a
   1f9dc:			; <UNDEFINED> instruction: 0xf7ff3601
   1f9e0:			; <UNDEFINED> instruction: 0xf816faed
   1f9e4:			; <UNDEFINED> instruction: 0xf01f1c01
   1f9e8:	ldrmi	pc, [r0, #3405]!	; 0xd4d
   1f9ec:	streq	pc, [r5], #-260	; 0xfffffefc
   1f9f0:	pop	{r1, r2, r5, r6, r7, r8, ip, lr, pc}
   1f9f4:			; <UNDEFINED> instruction: 0xf84387f0
   1f9f8:	ldr	sl, [ip, r1]!
   1f9fc:	stmdami	r5, {r2, r8, fp, lr}
   1fa00:	pop	{r0, r3, r4, r5, r6, sl, lr}
   1fa04:	ldrbtmi	r4, [r8], #-2032	; 0xfffff810
   1fa08:			; <UNDEFINED> instruction: 0xf0073180
   1fa0c:	svclt	0x0000bbd7
   1fa10:	andeq	r1, r3, r8, lsr r2
   1fa14:	andeq	r1, r3, r6, ror #3
   1fa18:	push	{r1, r8, r9, ip, sp, pc}
   1fa1c:			; <UNDEFINED> instruction: 0x460c41f0
   1fa20:	stmdbvs	r1, {r0, r1, r2, r3, r4, r9, sl, lr}
   1fa24:	strmi	r6, [r6], -r3, lsl #17
   1fa28:	addsmi	r4, ip, #184549376	; 0xb000000
   1fa2c:	ldmdbne	r5, {r0, r5, r9, ip, lr, pc}
   1fa30:	addsmi	r1, sl, #1696	; 0x6a0
   1fa34:	adcmi	sp, r5, #805306369	; 0x30000001
   1fa38:			; <UNDEFINED> instruction: 0xf100bf88
   1fa3c:	stmdble	fp, {r3, r4, fp}
   1fa40:	strbmi	r4, [r0], -r1, lsr #12
   1fa44:	stc2	7, cr15, [r8], {255}	; 0xff
   1fa48:	ldrtmi	r4, [sl], -r1, lsr #12
   1fa4c:	ldrtmi	r3, [r0], -r1, lsl #8
   1fa50:	blx	feadda56 <tcgetattr@plt+0xfead62fa>
   1fa54:	mvnsle	r4, r5, lsr #5
   1fa58:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1fa5c:	blmi	2b1824 <tcgetattr@plt+0x2aa0c8>
   1fa60:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   1fa64:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1fa68:			; <UNDEFINED> instruction: 0xf1034478
   1fa6c:			; <UNDEFINED> instruction: 0xf0070190
   1fa70:	stmdbmi	r7, {r0, r2, r5, r7, r8, r9, fp, ip, sp, pc}
   1fa74:	stmdami	r7, {r1, r5, r9, sl, lr}
   1fa78:	pop	{r0, r3, r4, r5, r6, sl, lr}
   1fa7c:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   1fa80:			; <UNDEFINED> instruction: 0xf0073190
   1fa84:	svclt	0x0000bb9b
   1fa88:	ldrdeq	r1, [r3], -r6
   1fa8c:	andeq	r1, r3, r4, lsl #3
   1fa90:	andeq	r1, r3, r0, asr #3
   1fa94:	andeq	r1, r3, lr, ror #2
   1fa98:	svcmi	0x00f0e92d
   1fa9c:	ldmib	sp, {r0, r1, r7, ip, sp, pc}^
   1faa0:	stccs	8, cr4, [r0], {12}
   1faa4:	blcs	4f70c <tcgetattr@plt+0x47fb0>
   1faa8:	strmi	sp, [r9], r1, asr #32
   1faac:			; <UNDEFINED> instruction: 0x46074616
   1fab0:	eorsle	r2, pc, r0, lsl #18
   1fab4:	ldmdbvs	sl!, {r0, r3, r4, r5, r7, fp, sp, lr}
   1fab8:	addmi	r4, lr, #285212672	; 0x11000000
   1fabc:	bl	154404 <tcgetattr@plt+0x14cca8>
   1fac0:			; <UNDEFINED> instruction: 0xf10a0a06
   1fac4:	addmi	r3, sl, #-268435441	; 0xf000000f
   1fac8:	ldrmi	sp, [r2, #575]!	; 0x23f
   1facc:	strbmi	fp, [fp], #-3970	; 0xfffff07e
   1fad0:	bleq	25c178 <tcgetattr@plt+0x254a1c>
   1fad4:	stmdale	r3, {r0, r8, r9, ip, pc}
   1fad8:	strcc	lr, [r1], -r9, lsr #32
   1fadc:	strhtle	r4, [r6], -r2
   1fae0:			; <UNDEFINED> instruction: 0x211869bb
   1fae4:	blx	79cd6 <tcgetattr@plt+0x7257a>
   1fae8:	ldmdavs	sp, {r1, r2, r8, r9, ip, sp}^
   1faec:	svclt	0x00284295
   1faf0:			; <UNDEFINED> instruction: 0xf1bb4615
   1faf4:	stmdale	r4, {r0, r8, r9, sl, fp}
   1faf8:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
   1fafc:	adcmi	r9, fp, #1024	; 0x400
   1fb00:	stcls	8, cr13, [r1, #-0]
   1fb04:	strtmi	r2, [sl], -r8, lsl #6
   1fb08:			; <UNDEFINED> instruction: 0x46384631
   1fb0c:	blx	6ddb12 <tcgetattr@plt+0x6d63b6>
   1fb10:	rscle	r4, r2, #708837376	; 0x2a400000
   1fb14:	strtmi	r4, [r1], -ip, asr #12
   1fb18:	strcc	r6, [r1], #-2488	; 0xfffff648
   1fb1c:	ldrtmi	r4, [r2], -r3, asr #12
   1fb20:	blx	fedddb24 <tcgetattr@plt+0xfedd63c8>
   1fb24:	mvnsle	r4, ip, lsr #5
   1fb28:	ldrmi	r3, [r2, #1537]!	; 0x601
   1fb2c:	ldrdlt	sp, [r3], -r8
   1fb30:	svchi	0x00f0e8bd
   1fb34:	addsmi	r6, sl, #4325376	; 0x420000
   1fb38:			; <UNDEFINED> instruction: 0x4643d1bc
   1fb3c:	ldrtmi	r4, [r1], -r2, lsr #12
   1fb40:	pop	{r0, r1, ip, sp, pc}
   1fb44:			; <UNDEFINED> instruction: 0xf7ff4ff0
   1fb48:	blmi	28f8ec <tcgetattr@plt+0x288190>
   1fb4c:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
   1fb50:			; <UNDEFINED> instruction: 0xf1034478
   1fb54:	andlt	r0, r3, r4, lsr #3
   1fb58:	svcmi	0x00f0e8bd
   1fb5c:	bllt	bdbb80 <tcgetattr@plt+0xbd4424>
   1fb60:	ldrtmi	r4, [r2], -r5, lsl #18
   1fb64:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
   1fb68:			; <UNDEFINED> instruction: 0x31a44478
   1fb6c:	svclt	0x0000e7f3
   1fb70:	andeq	r1, r3, sl, ror #1
   1fb74:	muleq	r3, ip, r0
   1fb78:	ldrdeq	r1, [r3], -r2
   1fb7c:	andeq	r1, r3, r4, lsl #1
   1fb80:	svcmi	0x00f0e92d
   1fb84:	svclt	0x0018428a
   1fb88:	addlt	r2, r3, r0, lsl #22
   1fb8c:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
   1fb90:	suble	r9, fp, r1, lsl #6
   1fb94:	strmi	r4, [r8], r1, lsl #13
   1fb98:			; <UNDEFINED> instruction: 0xf8d94618
   1fb9c:			; <UNDEFINED> instruction: 0xf8d91010
   1fba0:	ldrmi	r3, [r4], -r8
   1fba4:	addsmi	r4, sl, #184549376	; 0xb000000
   1fba8:	stmne	r6, {r0, r1, r6, r9, ip, lr, pc}
   1fbac:	addsmi	r1, sl, #1824	; 0x720
   1fbb0:	ldrmi	sp, [r8, #599]	; 0x257
   1fbb4:	bls	944f4 <tcgetattr@plt+0x8cd98>
   1fbb8:	streq	lr, [r8, -r2, lsl #22]
   1fbbc:	addsmi	r1, sl, #1952	; 0x7a0
   1fbc0:	strbmi	sp, [r7, #-577]	; 0xfffffdbf
   1fbc4:			; <UNDEFINED> instruction: 0xf109bf84
   1fbc8:			; <UNDEFINED> instruction: 0x46450b18
   1fbcc:	adcmi	sp, lr, #245760	; 0x3c000
   1fbd0:	ldrbmi	r4, [r8], -r9, lsr #12
   1fbd4:	movwcs	fp, #8076	; 0x1f8c
   1fbd8:	adcmi	r2, ip, #0, 6
   1fbdc:	streq	pc, [r1, #-261]	; 0xfffffefb
   1fbe0:	movwcs	fp, #3976	; 0xf88
   1fbe4:			; <UNDEFINED> instruction: 0xf7ffb90b
   1fbe8:	adcmi	pc, pc, #56320	; 0xdc00
   1fbec:			; <UNDEFINED> instruction: 0xf8d9d1ef
   1fbf0:	tstcs	r8, #24
   1fbf4:	blx	106402 <tcgetattr@plt+0xfeca6>
   1fbf8:	blx	e0012 <tcgetattr@plt+0xd88b6>
   1fbfc:	blx	11c40e <tcgetattr@plt+0x114cb2>
   1fc00:			; <UNDEFINED> instruction: 0xf7e70008
   1fc04:	adcmi	lr, r6, #104, 18	; 0x1a0000
   1fc08:	strmi	sp, [r0, #2320]!	; 0x910
   1fc0c:	ldrbmi	r4, [r2], -r1, lsr #12
   1fc10:	svclt	0x00944648
   1fc14:	movwcs	r2, #4864	; 0x1300
   1fc18:	svclt	0x009842a7
   1fc1c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1fc20:	tstlt	fp, r1, lsl #8
   1fc24:	blx	ff05dc28 <tcgetattr@plt+0xff0564cc>
   1fc28:	mvnle	r4, r6, lsr #5
   1fc2c:	pop	{r0, r1, ip, sp, pc}
   1fc30:	stmdbmi	lr, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fc34:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   1fc38:	rorscc	r4, r8, r4
   1fc3c:	pop	{r0, r1, ip, sp, pc}
   1fc40:			; <UNDEFINED> instruction: 0xf0074ff0
   1fc44:	blmi	30e738 <tcgetattr@plt+0x306fdc>
   1fc48:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   1fc4c:			; <UNDEFINED> instruction: 0xf1034478
   1fc50:			; <UNDEFINED> instruction: 0xe7f301b0
   1fc54:	strbmi	r4, [r2], -r9, lsl #18
   1fc58:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
   1fc5c:	rorscc	r4, r8, r4
   1fc60:	blmi	259c18 <tcgetattr@plt+0x2524bc>
   1fc64:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   1fc68:			; <UNDEFINED> instruction: 0xe7f04478
   1fc6c:	andeq	r1, r3, r2
   1fc70:			; <UNDEFINED> instruction: 0x00030fb4
   1fc74:	andeq	r0, r3, lr, ror #31
   1fc78:	andeq	r0, r3, r0, lsr #31
   1fc7c:	ldrdeq	r0, [r3], -lr
   1fc80:	muleq	r3, r0, pc	; <UNPREDICTABLE>
   1fc84:	ldrdeq	r0, [r3], -r2
   1fc88:	andeq	r0, r3, r4, lsl #31
   1fc8c:	svcmi	0x00f0e92d
   1fc90:			; <UNDEFINED> instruction: 0xf8ddb085
   1fc94:			; <UNDEFINED> instruction: 0xf8ddb038
   1fc98:	addmi	sl, sl, #60	; 0x3c
   1fc9c:			; <UNDEFINED> instruction: 0xf1bbbf18
   1fca0:	stmib	sp, {r8, r9, sl, fp}^
   1fca4:	suble	r0, r3, r1, lsl #2
   1fca8:			; <UNDEFINED> instruction: 0x4614461e
   1fcac:	stmdbvs	r2, {r0, r1, r7, fp, sp, lr}
   1fcb0:	addsmi	r4, lr, #318767104	; 0x13000000
   1fcb4:	tstcs	r8, #-268435453	; 0xf0000003
   1fcb8:	stmdbeq	r4, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   1fcbc:			; <UNDEFINED> instruction: 0xf506fb03
   1fcc0:	stmdaeq	r1, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   1fcc4:	strbmi	r6, [sl], -r7, lsl #19
   1fcc8:	ldrtmi	r2, [r1], -r8, lsl #6
   1fccc:			; <UNDEFINED> instruction: 0xf7ff9503
   1fcd0:	stmdals	r1, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   1fcd4:	movwcs	r4, #34370	; 0x8642
   1fcd8:			; <UNDEFINED> instruction: 0xf7ff4631
   1fcdc:	ldmdbne	sp!, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}^
   1fce0:	bl	1464f0 <tcgetattr@plt+0x13ed94>
   1fce4:	stmiavs	fp!, {r2, r7, r8}
   1fce8:	addeq	lr, r2, r2, lsl #22
   1fcec:	ldrmi	r4, [r8], #-1049	; 0xfffffbe7
   1fcf0:	addeq	lr, fp, #11264	; 0x2c00
   1fcf4:	stmia	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fcf8:	ldrmi	r6, [r8, #2091]	; 0x82b
   1fcfc:	stcls	15, cr11, [r3, #-528]	; 0xfffffdf0
   1fd00:	andhi	pc, r5, r7, asr #16
   1fd04:	andsle	r4, r3, #76, 10	; 0x13000000
   1fd08:	strvc	lr, [r1, #-2525]	; 0xfffff623
   1fd0c:	strtmi	r4, [r1], -r5, lsr #5
   1fd10:			; <UNDEFINED> instruction: 0x46324653
   1fd14:	mulcs	r1, r4, pc	; <UNPREDICTABLE>
   1fd18:	strmi	r2, [r0, #0]!
   1fd1c:	streq	pc, [r1], #-260	; 0xfffffefc
   1fd20:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   1fd24:	ldmibvs	r8!, {r4, r8, fp, ip, sp, pc}
   1fd28:			; <UNDEFINED> instruction: 0xf9b2f7ff
   1fd2c:	mvnle	r4, r1, lsr #11
   1fd30:	pop	{r0, r2, ip, sp, pc}
   1fd34:	stmdbmi	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fd38:	stmdami	r5, {r1, r4, r5, r9, sl, lr}
   1fd3c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1fd40:	andlt	r3, r5, r0, asr #3
   1fd44:	svcmi	0x00f0e8bd
   1fd48:	blt	e5bd6c <tcgetattr@plt+0xe54610>
   1fd4c:	strdeq	r0, [r3], -ip
   1fd50:	andeq	r0, r3, lr, lsr #29
   1fd54:	svcmi	0x00f0e92d
   1fd58:			; <UNDEFINED> instruction: 0xf8d0b095
   1fd5c:	strmi	r8, [r6], -r8
   1fd60:	strmi	r9, [sp], -r5, lsl #4
   1fd64:	movwls	r4, #14981	; 0x3a85
   1fd68:	ldrbtmi	r4, [sl], #-2949	; 0xfffff47b
   1fd6c:	ldmpl	r3, {r0, r1, r2, r3, r4, sl, fp, ip, pc}^
   1fd70:	tstls	r3, #1769472	; 0x1b0000
   1fd74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fd78:	stmibvs	r0, {r2, r3, r4, r6, r7, r8, ip, sp, pc}
   1fd7c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1fd80:	blx	e89ea <tcgetattr@plt+0xe128e>
   1fd84:	movwls	r0, #17160	; 0x4308
   1fd88:	stmdbvs	sl!, {r0, r1, r8, r9, fp, ip, pc}
   1fd8c:	mrrcne	8, 10, r6, ip, cr9
   1fd90:	adcmi	r1, r3, #5439488	; 0x530000
   1fd94:	bmi	1f141f4 <tcgetattr@plt+0x1f0ca98>
   1fd98:	ldrbtmi	r4, [sl], #-2937	; 0xfffff487
   1fd9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1fda0:	subsmi	r9, sl, r3, lsl fp
   1fda4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fda8:	rschi	pc, r6, r0, asr #32
   1fdac:	pop	{r0, r2, r4, ip, sp, pc}
   1fdb0:	stmibvs	fp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fdb4:	bls	e821c <tcgetattr@plt+0xe0ac0>
   1fdb8:	tstcc	r2, r1, lsl #22	; <UNPREDICTABLE>
   1fdbc:	blx	adddc0 <tcgetattr@plt+0xad6664>
   1fdc0:	strb	r9, [r1, r4]!
   1fdc4:	movwcs	r9, #2052	; 0x804
   1fdc8:			; <UNDEFINED> instruction: 0x469b469a
   1fdcc:	blge	2c49dc <tcgetattr@plt+0x2bd280>
   1fdd0:	ldrmi	r6, [r9], r0, lsl #16
   1fdd4:	strls	r9, [r8], #-1030	; 0xfffffbfa
   1fdd8:	blls	1b15fc <tcgetattr@plt+0x1a9ea0>
   1fddc:	blx	27e46 <tcgetattr@plt+0x206ea>
   1fde0:	stmibvs	r8!, {r0, r1, r8, r9, ip, sp, lr, pc}
   1fde4:	movwls	r4, #37912	; 0x9418
   1fde8:	stmdavs	r3, {r2, r6, r8, fp, sp, lr}
   1fdec:	streq	pc, [r1], #-20	; 0xffffffec
   1fdf0:	subsle	r9, r1, r7, lsl #8
   1fdf4:	cmnle	r9, r0, lsl #22
   1fdf8:	movwcc	r9, #6914	; 0x1b02
   1fdfc:	ldmdane	r0, {r1, r2, sl, fp, ip, pc}^
   1fe00:	strcc	r9, [r1], #-770	; 0xfffffcfe
   1fe04:	adcmi	r9, r0, #100663296	; 0x6000000
   1fe08:	stflsd	f5, [r8], {231}	; 0xe7
   1fe0c:	movwls	r2, #29441	; 0x7301
   1fe10:	blcs	46a20 <tcgetattr@plt+0x3f2c4>
   1fe14:			; <UNDEFINED> instruction: 0xf8dbd0bf
   1fe18:	bl	fedb7e20 <tcgetattr@plt+0xfedb06c4>
   1fe1c:	cmple	r3, sl, lsl #12
   1fe20:	stmdblt	r3!, {r0, r1, r2, r8, r9, fp, ip, pc}
   1fe24:	ldmdbvs	r3, {r2, r9, fp, ip, pc}^
   1fe28:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   1fe2c:	blls	b8380 <tcgetattr@plt+0xb0c24>
   1fe30:	adcmi	r1, r6, #491520	; 0x78000
   1fe34:			; <UNDEFINED> instruction: 0xf04fd927
   1fe38:			; <UNDEFINED> instruction: 0xf04f0a18
   1fe3c:	strcs	r0, [r4, -r0, lsl #22]
   1fe40:			; <UNDEFINED> instruction: 0xf904fb0a
   1fe44:	strcc	r6, [r1], #-2475	; 0xfffff655
   1fe48:	ldmvs	r8, {r0, r1, r3, r6, sl, lr}
   1fe4c:	stmda	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fe50:	strbmi	r6, [fp], #-2475	; 0xfffff655
   1fe54:			; <UNDEFINED> instruction: 0xf7e76918
   1fe58:	stmibvs	sl!, {r5, r6, fp, sp, lr, pc}
   1fe5c:	bl	b0934 <tcgetattr@plt+0xa91d8>
   1fe60:			; <UNDEFINED> instruction: 0xf8420309
   1fe64:			; <UNDEFINED> instruction: 0xf8c3b009
   1fe68:			; <UNDEFINED> instruction: 0xf8c3b004
   1fe6c:			; <UNDEFINED> instruction: 0xf8c3b008
   1fe70:			; <UNDEFINED> instruction: 0xf8c3b00c
   1fe74:	ldrvc	fp, [pc, #-16]	; 1fe6c <tcgetattr@plt+0x18710>
   1fe78:	andslt	pc, r5, r3, lsl #17
   1fe7c:	andslt	pc, r6, r3, lsl #17
   1fe80:	andslt	pc, r7, r3, lsl #17
   1fe84:	bls	d45fc <tcgetattr@plt+0xccea0>
   1fe88:	strbmi	r6, [r2], #-2283	; 0xfffff715
   1fe8c:	stmdble	r6, {r0, r1, r4, r7, r9, lr}
   1fe90:	bne	fe7066a0 <tcgetattr@plt+0xfe6fef44>
   1fe94:	ldrb	r6, [lr, -fp, ror #1]!
   1fe98:			; <UNDEFINED> instruction: 0x9c08b9c3
   1fe9c:	strbmi	lr, [r3, #-1976]	; 0xfffff848
   1fea0:			; <UNDEFINED> instruction: 0xf8c5bf88
   1fea4:	ldrb	r8, [r6, -ip]!
   1fea8:	movwvc	lr, #10717	; 0x29dd
   1feac:	ldrbmi	r2, [r2], -r8
   1feb0:	ldrtmi	r9, [fp], #-1
   1feb4:	strtmi	r2, [r8], -r0, lsl #2
   1feb8:	svccc	0x00019600
   1febc:			; <UNDEFINED> instruction: 0xf7ff9702
   1fec0:			; <UNDEFINED> instruction: 0xf8cbfee5
   1fec4:			; <UNDEFINED> instruction: 0xf8cb6000
   1fec8:	ldr	r6, [r0, r4]!
   1fecc:	tstcs	r0, sl, asr #12
   1fed0:			; <UNDEFINED> instruction: 0xf810f7ff
   1fed4:			; <UNDEFINED> instruction: 0xf89d9b1e
   1fed8:	ldrmi	r4, [ip], #-60	; 0xffffffc4
   1fedc:	addsmi	r9, ip, #5120	; 0x1400
   1fee0:			; <UNDEFINED> instruction: 0x4639d8db
   1fee4:	strbmi	r4, [fp], -r2, asr #12
   1fee8:			; <UNDEFINED> instruction: 0xf7ff4630
   1feec:	stmibvs	sl!, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   1fef0:	strcc	r9, [r1, -r9, lsl #18]
   1fef4:	bleq	9ab04 <tcgetattr@plt+0x933a8>
   1fef8:	bcs	76048 <tcgetattr@plt+0x6e8ec>
   1fefc:	strls	sp, [r9, #-2360]	; 0xfffff6c8
   1ff00:	beq	9c044 <tcgetattr@plt+0x948e8>
   1ff04:	and	r9, ip, r5, lsl #26
   1ff08:	ldrtmi	r4, [r9], -fp, asr #12
   1ff0c:	ldrtmi	r4, [r0], -r2, asr #12
   1ff10:	ldc2	7, cr15, [lr], #1020	; 0x3fc
   1ff14:	ldrdcc	pc, [r0], -fp
   1ff18:	beq	9c348 <tcgetattr@plt+0x94bec>
   1ff1c:	ldrbmi	r3, [r3, #-1793]	; 0xfffff8ff
   1ff20:	strbmi	sp, [sl], -r0, lsr #18
   1ff24:			; <UNDEFINED> instruction: 0x46584651
   1ff28:			; <UNDEFINED> instruction: 0xf7fe941e
   1ff2c:			; <UNDEFINED> instruction: 0xf89dffe3
   1ff30:	blls	7b0028 <tcgetattr@plt+0x7a88cc>
   1ff34:	adcmi	r4, ip, #28, 8	; 0x1c000000
   1ff38:	vstrls.16	s26, [r9, #-460]	; 0xfffffe34	; <UNPREDICTABLE>
   1ff3c:	blls	c6760 <tcgetattr@plt+0xbf004>
   1ff40:	orrslt	r3, r2, r1, lsl #6
   1ff44:	ldmdals	lr, {r0, r2, r9, fp, ip, pc}
   1ff48:	ldrdne	pc, [r0], -fp
   1ff4c:	blx	feca679c <tcgetattr@plt+0xfec9f040>
   1ff50:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   1ff54:	svclt	0x00184551
   1ff58:	andeq	pc, r1, #66	; 0x42
   1ff5c:	stmdbvs	sl!, {r1, r3, r5, r8, fp, ip, sp, pc}
   1ff60:	strb	r6, [fp, -r9, lsr #17]
   1ff64:	ldrls	r9, [lr], #-3337	; 0xfffff2f7
   1ff68:	stcls	7, cr14, [r8], {232}	; 0xe8
   1ff6c:	strb	r9, [pc, -r2, lsl #6]
   1ff70:	beq	9c0b4 <tcgetattr@plt+0x94958>
   1ff74:			; <UNDEFINED> instruction: 0xe7e1941e
   1ff78:	ldmda	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ff7c:	andeq	r2, r5, sl, lsr #28
   1ff80:	andeq	r0, r0, r8, ror r3
   1ff84:	strdeq	r2, [r5], -sl
   1ff88:	svcmi	0x00f0e92d
   1ff8c:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
   1ff90:	strmi	r8, [r9], r8, lsl #22
   1ff94:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1ff98:	bcs	45b7c0 <tcgetattr@plt+0x454064>
   1ff9c:	strbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1ffa0:	lfmpl	f7, 1, [r4, #692]	; 0x2b4
   1ffa4:	beq	fe45b7cc <tcgetattr@plt+0xfe454070>
   1ffa8:			; <UNDEFINED> instruction: 0xf8dd447a
   1ffac:	strls	r5, [r9, #-1496]	; 0xfffffa28
   1ffb0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ffb4:	strcc	pc, [ip, #2253]	; 0x8cd
   1ffb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ffbc:	stmdavs	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}
   1ffc0:			; <UNDEFINED> instruction: 0xf0002b00
   1ffc4:	addcs	r8, r0, r8, lsr #4
   1ffc8:			; <UNDEFINED> instruction: 0xf910f029
   1ffcc:	bne	fe45b834 <tcgetattr@plt+0xfe4540d8>
   1ffd0:	stmvs	fp, {r1, r3, r8, fp, sp, lr}
   1ffd4:	cfmvrdl	r4, mvd8
   1ffd8:	pkhbtmi	r2, r3, r0, lsl #20
   1ffdc:	beq	45b844 <tcgetattr@plt+0x4540e8>
   1ffe0:			; <UNDEFINED> instruction: 0xf0804298
   1ffe4:	stmibvs	sl, {r1, r7, r9, pc}
   1ffe8:	bl	268450 <tcgetattr@plt+0x260cf4>
   1ffec:	movwls	r0, #21252	; 0x5304
   1fff0:	blx	7165e <tcgetattr@plt+0x69f02>
   1fff4:	svclt	0x00342200
   1fff8:	movwcs	r2, #4864	; 0x1300
   1fffc:	svclt	0x00082a00
   20000:	andls	r2, r4, #67108864	; 0x4000000
   20004:			; <UNDEFINED> instruction: 0xf0402b00
   20008:			; <UNDEFINED> instruction: 0xf8df826d
   2000c:			; <UNDEFINED> instruction: 0xf04f2500
   20010:	movwls	r0, #14976	; 0x3a80
   20014:			; <UNDEFINED> instruction: 0xf8df46c8
   20018:	ldrbtmi	r3, [sl], #-1272	; 0xfffffb08
   2001c:	movwls	r4, #46203	; 0xb47b
   20020:	bicscc	r4, r0, #19922944	; 0x1300000
   20024:	bcc	fe45b854 <tcgetattr@plt+0xfe4540f8>
   20028:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2002c:	movwls	r4, #62587	; 0xf47b
   20030:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   20034:	mcr	4, 0, r4, cr11, cr11, {3}
   20038:	and	r3, r4, r0, lsl sl
   2003c:			; <UNDEFINED> instruction: 0xf1089b05
   20040:	ldrmi	r0, [r8, #2049]	; 0x801
   20044:	blls	15498c <tcgetattr@plt+0x14d230>
   20048:	strbmi	r6, [r3, #-2139]	; 0xfffff7a5
   2004c:			; <UNDEFINED> instruction: 0xf10dd94c
   20050:	vnmla.f16	s0, s16, s0
   20054:	vmov	r2, s16
   20058:			; <UNDEFINED> instruction: 0x46410a90
   2005c:			; <UNDEFINED> instruction: 0xf7ff464b
   20060:			; <UNDEFINED> instruction: 0xf899fb7b
   20064:	smmlaeq	fp, r7, r0, r3
   20068:			; <UNDEFINED> instruction: 0xf8ddd4e8
   2006c:			; <UNDEFINED> instruction: 0xf8dd35dc
   20070:	blcs	357e8 <tcgetattr@plt+0x2e08c>
   20074:			; <UNDEFINED> instruction: 0xf899d14c
   20078:			; <UNDEFINED> instruction: 0xf8dd6013
   2007c:			; <UNDEFINED> instruction: 0xf1a625e0
   20080:	blx	fece0c8c <tcgetattr@plt+0xfecd9530>
   20084:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   20088:	svclt	0x00082a00
   2008c:	mrslt	r2, (UNDEF: 115)
   20090:	mulcc	r0, r9, r8
   20094:	svclt	0x00042b5c
   20098:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   2009c:	andle	r2, r0, r2, lsl #12
   200a0:	blls	e98ac <tcgetattr@plt+0xe2150>
   200a4:	strtmi	r1, [ip], #-3164	; 0xfffff3a4
   200a8:	ldrbmi	r4, [r4, #-1076]	; 0xfffffbcc
   200ac:	ldrbmi	fp, [r8], -r8, lsl #31
   200b0:	ldrbmi	sp, [r2], -r8, lsl #18
   200b4:	b	13e84c4 <tcgetattr@plt+0x13e0d68>
   200b8:			; <UNDEFINED> instruction: 0xf0290a4a
   200bc:	ldrbmi	pc, [r4, #-2257]	; 0xfffff72f	; <UNPREDICTABLE>
   200c0:			; <UNDEFINED> instruction: 0x4683d8f7
   200c4:	bl	306cd8 <tcgetattr@plt+0x2ff57c>
   200c8:	stccs	0, cr0, [r0, #-12]
   200cc:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   200d0:	strbmi	r9, [r9], -r3, lsl #22
   200d4:			; <UNDEFINED> instruction: 0xf1084632
   200d8:	ldrtmi	r0, [r3], #-2049	; 0xfffff7ff
   200dc:			; <UNDEFINED> instruction: 0xf7e69303
   200e0:	blls	19bdd0 <tcgetattr@plt+0x194674>
   200e4:			; <UNDEFINED> instruction: 0xd3ae4598
   200e8:	strbcc	pc, [r4, #2269]!	; 0x8dd	; <UNPREDICTABLE>
   200ec:			; <UNDEFINED> instruction: 0xf0002b00
   200f0:	bls	1006a0 <tcgetattr@plt+0xf8f44>
   200f4:	movweq	lr, #11019	; 0x2b0b
   200f8:			; <UNDEFINED> instruction: 0xf813b142
   200fc:	cdpne	13, 5, cr1, cr0, cr1, {0}
   20100:			; <UNDEFINED> instruction: 0xf0402920
   20104:	strmi	r8, [r2], -r1, ror #3
   20108:	mvnsle	r2, r0, lsl #20
   2010c:	cmp	ip, fp, asr r6
   20110:	rsbcs	r9, r8, #9216	; 0x2400
   20114:			; <UNDEFINED> instruction: 0x6015f8b9
   20118:	bne	fe45b988 <tcgetattr@plt+0xfe45422c>
   2011c:	blge	67a194 <tcgetattr@plt+0x672a38>
   20120:	ldrmi	r9, [r8], -r8, lsl #12
   20124:	bmi	45b950 <tcgetattr@plt+0x4541f4>
   20128:			; <UNDEFINED> instruction: 0x4015f8b4
   2012c:	svc	0x0012f7e6
   20130:	strmi	r2, [r3], -r1, lsl #4
   20134:	bl	f19bc <tcgetattr@plt+0xea260>
   20138:			; <UNDEFINED> instruction: 0xf85101c2
   2013c:	b	5a7164 <tcgetattr@plt+0x59fa08>
   20140:	tstle	r2, r1, lsl #10
   20144:			; <UNDEFINED> instruction: 0xf040420c
   20148:	andcc	r8, r1, #184, 2	; 0x2e
   2014c:	mvnsle	r2, lr, lsl #20
   20150:	orreq	pc, r0, #4
   20154:	movwcs	r9, #778	; 0x30a
   20158:	stcls	3, cr9, [r8, #-24]	; 0xffffffe8
   2015c:	vmovls.32	d6[0], sl
   20160:			; <UNDEFINED> instruction: 0xacb3a934
   20164:	stccs	8, cr15, [r4], {83}	; 0x53
   20168:	andle	r4, r5, r5, lsl r2
   2016c:	svclt	0x00024202
   20170:			; <UNDEFINED> instruction: 0xf844681a
   20174:	strcc	r2, [r1], -r6, lsr #32
   20178:	addsmi	r3, r9, #8, 6	; 0x20000000
   2017c:	movwcs	sp, #498	; 0x1f2
   20180:	strpl	pc, [ip, #-525]	; 0xfffffdf3
   20184:			; <UNDEFINED> instruction: 0xf88d9606
   20188:	cfsh32cs	mvfx3, mvfx0, #12
   2018c:			; <UNDEFINED> instruction: 0xf8ddd03f
   20190:	vrshl.s8	<illegal reg q1.5>, q8, <illegal reg q14.5>
   20194:	addcs	r5, r0, #12, 10	; 0x3000000
   20198:			; <UNDEFINED> instruction: 0xf0402b00
   2019c:	ldmibmi	pc, {r1, r2, r4, r5, r8, pc}^	; <UNPREDICTABLE>
   201a0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   201a4:	ldc2l	0, cr15, [r6], {41}	; 0x29
   201a8:	vpmax.s8	d25, d6, d6
   201ac:	ldmibmi	ip, {r0, r1, r2, r5, r6, r8, r9, sp, lr}^
   201b0:	msrvs	SPSR_sx, #1610612748	; 0x6000000c
   201b4:	svcge	0x00b29307
   201b8:	bl	1f3128 <tcgetattr@plt+0x1eb9cc>
   201bc:	ldrbtmi	r0, [r9], #-642	; 0xfffffd7e
   201c0:	strbmi	pc, [ip], #525	; 0x20d	; <UNPREDICTABLE>
   201c4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   201c8:			; <UNDEFINED> instruction: 0xf8cda80c
   201cc:			; <UNDEFINED> instruction: 0x46909038
   201d0:	pkhbtmi	r4, sl, r9, lsl #13
   201d4:	svcvs	0x0004f857
   201d8:	vcge.f32	d2, d0, d9
   201dc:	ldrtmi	r8, [r3], -sl, lsr #2
   201e0:	cmpcs	r0, r2, asr r6
   201e4:			; <UNDEFINED> instruction: 0xf0294620
   201e8:	addcs	pc, r0, #14745600	; 0xe10000
   201ec:	strtmi	r4, [r8], -r1, lsr #12
   201f0:	ldc2	0, cr15, [r0], #164	; 0xa4
   201f4:			; <UNDEFINED> instruction: 0xf04045b8
   201f8:	stmibmi	fp, {r2, r4, r5, r8, pc}^
   201fc:	strtmi	r2, [r8], -r0, lsl #5
   20200:	stmdage	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   20204:			; <UNDEFINED> instruction: 0xf8dd4479
   20208:			; <UNDEFINED> instruction: 0xf0299038
   2020c:	blge	1d1f4a0 <tcgetattr@plt+0x1d17d44>
   20210:	ldcge	6, cr4, [r3], #-288	; 0xfffffee0
   20214:	mcr	6, 0, r4, cr10, cr9, {0}
   20218:			; <UNDEFINED> instruction: 0xf7ff3a10
   2021c:			; <UNDEFINED> instruction: 0x4621f855
   20220:	bmi	fe45ba4c <tcgetattr@plt+0xfe4542f0>
   20224:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx7
   20228:			; <UNDEFINED> instruction: 0xf7ff0a10
   2022c:	addmi	pc, r7, #5046272	; 0x4d0000
   20230:	teqhi	r1, r0	; <UNPREDICTABLE>
   20234:	strbcc	pc, [r0, #2269]!	; 0x8dd	; <UNPREDICTABLE>
   20238:	blcs	28c40 <tcgetattr@plt+0x214e4>
   2023c:	adcshi	pc, sp, r0
   20240:			; <UNDEFINED> instruction: 0x462849ba
   20244:			; <UNDEFINED> instruction: 0xf0294479
   20248:	movtlt	pc, #31877	; 0x7c85	; <UNPREDICTABLE>
   2024c:	vmovge.s8	r4, d18[5]
   20250:	streq	lr, [r7, r6, lsl #22]
   20254:	andshi	pc, ip, sp, asr #17
   20258:	vqshl.s8	q2, <illegal reg q13.5>, <illegal reg q6.5>
   2025c:	ldrmi	r4, [r8], ip, asr #9
   20260:	svccc	0x0004f856
   20264:			; <UNDEFINED> instruction: 0xd00d42be
   20268:	cmpcs	r0, r2, asr #12
   2026c:			; <UNDEFINED> instruction: 0xf0294620
   20270:	addcs	pc, r0, #10289152	; 0x9d0000
   20274:	strtmi	r4, [r8], -r1, lsr #12
   20278:	stc2l	0, cr15, [ip], #-164	; 0xffffff5c
   2027c:	svccc	0x0004f856
   20280:	ldrhle	r4, [r1, #46]!	; 0x2e
   20284:	smlaltbcs	r4, r0, fp, sl
   20288:			; <UNDEFINED> instruction: 0xf8dd4620
   2028c:	ldrbtmi	r8, [sl], #-28	; 0xffffffe4
   20290:			; <UNDEFINED> instruction: 0xf88cf029
   20294:	addcs	r4, r0, #34603008	; 0x2100000
   20298:			; <UNDEFINED> instruction: 0xf0294628
   2029c:	stmibmi	r6!, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   202a0:	strtmi	r2, [r8], -r0, lsl #5
   202a4:			; <UNDEFINED> instruction: 0xf0294479
   202a8:	mrc	12, 0, APSR_nzcv, cr10, cr5, {2}
   202ac:			; <UNDEFINED> instruction: 0x46481a10
   202b0:			; <UNDEFINED> instruction: 0xf864f7ff
   202b4:	bne	fe45bb20 <tcgetattr@plt+0xfe4543c4>
   202b8:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx6
   202bc:			; <UNDEFINED> instruction: 0xf7ff0a10
   202c0:	addmi	pc, r6, #6094848	; 0x5d0000
   202c4:	sbcshi	pc, r4, r0
   202c8:	strbcc	pc, [r0, #2269]!	; 0x8dd	; <UNPREDICTABLE>
   202cc:	blcs	28cd4 <tcgetattr@plt+0x21578>
   202d0:	ldmibmi	sl, {r0, r2, r3, r5, r6, ip, lr, pc}
   202d4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   202d8:	ldc2	0, cr15, [ip], #-164	; 0xffffff5c
   202dc:	svcge	0x0072b33e
   202e0:	andshi	pc, r8, sp, asr #17
   202e4:	streq	lr, [r6], r7, lsl #22
   202e8:	bhi	45bb5c <tcgetattr@plt+0x454400>
   202ec:	svccc	0x0004f857
   202f0:	strbmi	pc, [ip], #525	; 0x20d	; <UNPREDICTABLE>
   202f4:			; <UNDEFINED> instruction: 0xd00d42be
   202f8:	cmpcs	r0, r2, asr #12
   202fc:			; <UNDEFINED> instruction: 0xf0294620
   20300:	addcs	pc, r0, #5570560	; 0x550000
   20304:	strtmi	r4, [r8], -r1, lsr #12
   20308:	stc2	0, cr15, [r4], #-164	; 0xffffff5c
   2030c:	svccc	0x0004f857
   20310:	ldrhle	r4, [r1, #46]!	; 0x2e
   20314:	smlalbbcs	r4, r0, sl, sl
   20318:			; <UNDEFINED> instruction: 0xf8dd4620
   2031c:	ldrbtmi	r8, [sl], #-24	; 0xffffffe8
   20320:			; <UNDEFINED> instruction: 0xf844f029
   20324:	addcs	r4, r0, #34603008	; 0x2100000
   20328:			; <UNDEFINED> instruction: 0xf0294628
   2032c:	stmibmi	r5, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
   20330:	strtmi	r2, [r8], -r0, lsl #5
   20334:			; <UNDEFINED> instruction: 0xf0294479
   20338:	blls	25f374 <tcgetattr@plt+0x257c18>
   2033c:	svceq	0x0080f013
   20340:	eorle	r9, r6, sl, lsl #22
   20344:	subsle	r2, r5, r0, lsl #22
   20348:	strbmi	r4, [pc], -r8, lsr #12
   2034c:	svc	0x00faf7e6
   20350:			; <UNDEFINED> instruction: 0xf10d9b09
   20354:	ldmdavs	lr, {r5, r6, sl, fp}
   20358:	ldrtmi	r4, [ip], -r5, lsl #12
   2035c:	stcgt	6, cr3, [pc], {16}
   20360:	strbmi	r3, [r4, #-1808]!	; 0xfffff8f0
   20364:	ldceq	8, cr15, [r0], {70}	; 0x46
   20368:	stcne	8, cr15, [ip], {70}	; 0x46
   2036c:	stccs	8, cr15, [r8], {70}	; 0x46
   20370:	stccc	8, cr15, [r4], {70}	; 0x46
   20374:	ldmdavs	r8!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   20378:			; <UNDEFINED> instruction: 0xe67c6030
   2037c:	vshl.s8	d4, d27, d13
   20380:	strtmi	r5, [sl], -ip, lsl #2
   20384:	ldrmi	r9, [ip], -r3, lsl #6
   20388:	stcl	7, cr15, [r4, #920]!	; 0x398
   2038c:	andeq	lr, r4, fp, lsl #22
   20390:	blcs	59e10 <tcgetattr@plt+0x526b4>
   20394:			; <UNDEFINED> instruction: 0xf8ddd0d8
   20398:	addcs	r3, r0, #224, 10	; 0x38000000
   2039c:			; <UNDEFINED> instruction: 0xf0002b00
   203a0:	stmdbmi	r9!, {r2, r3, r4, r7, pc}^
   203a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   203a8:	blx	ff55c456 <tcgetattr@plt+0xff554cfa>
   203ac:	stmdbmi	r7!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   203b0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   203b4:	blx	ff3dc462 <tcgetattr@plt+0xff3d4d06>
   203b8:	stmdbmi	r5!, {r4, r7, r8, r9, sl, sp, lr, pc}^
   203bc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   203c0:	blx	ff25c46e <tcgetattr@plt+0xff254d12>
   203c4:	blls	11a0d0 <tcgetattr@plt+0x112974>
   203c8:	andcs	r4, r0, #1526726656	; 0x5b000000
   203cc:	bmi	187c43c <tcgetattr@plt+0x1874ce0>
   203d0:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
   203d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   203d8:	strcc	pc, [ip, #2269]	; 0x8dd
   203dc:			; <UNDEFINED> instruction: 0xf04f405a
   203e0:			; <UNDEFINED> instruction: 0xf0400300
   203e4:	ldrbmi	r8, [r8], -ip, lsl #1
   203e8:	lfmpl	f7, 1, [r4, #52]	; 0x34
   203ec:	blhi	25b6e8 <tcgetattr@plt+0x253f8c>
   203f0:	svchi	0x00f0e8bd
   203f4:	strbcc	pc, [r0, #2269]!	; 0x8dd	; <UNPREDICTABLE>
   203f8:	blcs	28e00 <tcgetattr@plt+0x216a4>
   203fc:	ldmdbmi	r6, {r0, r1, r2, r5, r6, ip, lr, pc}^
   20400:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   20404:	blx	fe9dc4b2 <tcgetattr@plt+0xfe9d4d56>
   20408:	ldmdbmi	r4, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   2040c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   20410:	blx	fe85c4be <tcgetattr@plt+0xfe854d62>
   20414:	cdpmi	6, 5, cr14, cr2, cr8, {6}
   20418:	ldrbtmi	r4, [lr], #-3922	; 0xfffff0ae
   2041c:	mcrgt	4, 0, r4, cr15, cr15, {3}
   20420:	strgt	r4, [pc, #-1597]	; 1fdeb <tcgetattr@plt+0x1868f>
   20424:	strgt	ip, [pc, #-3599]	; 1f61d <tcgetattr@plt+0x17ec1>
   20428:	blls	27a508 <tcgetattr@plt+0x272dac>
   2042c:	andsvs	r6, pc, lr, lsr #32
   20430:	blls	219b5c <tcgetattr@plt+0x212400>
   20434:	stceq	0, cr15, [sl], {79}	; 0x4f
   20438:	cmpcs	r0, sl, asr #12
   2043c:	blx	fe0f1cc6 <tcgetattr@plt+0xfe0ea56a>
   20440:	ldrbne	r3, [r3, r6, lsl #28]!
   20444:			; <UNDEFINED> instruction: 0x03aeebc3
   20448:	ldrvs	pc, [r3], -ip, lsl #22
   2044c:			; <UNDEFINED> instruction: 0xf0289600
   20450:	addcs	pc, r0, #692	; 0x2b4
   20454:	strtmi	r4, [r8], -r1, lsr #12
   20458:	blx	1f5c506 <tcgetattr@plt+0x1f54daa>
   2045c:			; <UNDEFINED> instruction: 0xf43f45b8
   20460:	stmdbmi	r1, {r2, r3, r6, r7, r9, sl, fp, sp, pc}^
   20464:	strtmi	r2, [r8], -r0, lsl #5
   20468:			; <UNDEFINED> instruction: 0xf0294479
   2046c:			; <UNDEFINED> instruction: 0xe6b1fb73
   20470:	bne	fe45bcdc <tcgetattr@plt+0xfe454580>
   20474:	mrc	0, 0, r0, cr10, cr2, {5}
   20478:			; <UNDEFINED> instruction: 0xf7e60a10
   2047c:	stmdacs	r0, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   20480:	svcge	0x0022f47f
   20484:	blcs	470a4 <tcgetattr@plt+0x3f948>
   20488:	svcge	0x0057f43f
   2048c:	blcs	47360 <tcgetattr@plt+0x3fc04>
   20490:	svcge	0x0053f47f
   20494:	mrc	7, 0, lr, cr10, cr8, {0}
   20498:	adcseq	r0, sl, r0, lsl sl
   2049c:			; <UNDEFINED> instruction: 0xf7e64621
   204a0:	stmdacs	r0, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
   204a4:	mcrge	4, 6, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   204a8:	blcs	470c8 <tcgetattr@plt+0x3f96c>
   204ac:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {1}
   204b0:	blcs	47384 <tcgetattr@plt+0x3fc28>
   204b4:	mrcge	4, 7, APSR_nzcv, cr9, cr15, {3}
   204b8:			; <UNDEFINED> instruction: 0xf004e6bc
   204bc:	movwcs	r0, #4224	; 0x1080
   204c0:	movwls	r9, #24586	; 0x600a
   204c4:			; <UNDEFINED> instruction: 0xe64895b3
   204c8:	ldrbmi	r4, [fp], #-1555	; 0xfffff9ed
   204cc:	stmdbmi	r7!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   204d0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   204d4:	blx	fdc582 <tcgetattr@plt+0xfd4e26>
   204d8:	stmdbls	pc, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   204dc:			; <UNDEFINED> instruction: 0xf0294628
   204e0:			; <UNDEFINED> instruction: 0xe731fb39
   204e4:	movwls	r2, #13056	; 0x3300
   204e8:	stmdbmi	r1!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
   204ec:	stmdami	r1!, {r8, r9, sp}
   204f0:	movwls	r4, #13433	; 0x3479
   204f4:	cmpcc	r0, r8, ror r4
   204f8:	cdp2	0, 6, cr15, cr0, cr6, {0}
   204fc:			; <UNDEFINED> instruction: 0xf7e6e5f4
   20500:	svclt	0x0000ed78
   20504:	andeq	r0, r0, r8, ror r3
   20508:	andeq	r2, r5, ip, ror #23
   2050c:	andeq	r0, r3, lr, lsl ip
   20510:	andeq	r0, r3, r8, ror #23
   20514:	andeq	r0, r3, r8, lsl #24
   20518:	andeq	r0, r3, r8, ror #23
   2051c:	andeq	r0, r3, lr, ror #20
   20520:	andeq	r9, r3, lr, lsl #3
   20524:	andeq	r0, r3, r0, asr sl
   20528:	andeq	r1, r3, r8, ror #15
   2052c:	andeq	r0, r3, r4, asr #19
   20530:	andeq	r0, r3, r4, asr #19
   20534:	strheq	r9, [r3], -lr
   20538:	andeq	r1, r3, r8, asr #14
   2053c:	andeq	r0, r3, r2, lsr r9
   20540:	andeq	r9, r3, lr, lsr #32
   20544:			; <UNDEFINED> instruction: 0x000316b8
   20548:	andeq	r0, r3, r6, lsl #17
   2054c:	andeq	r0, r3, lr, asr r8
   20550:	andeq	r0, r3, r2, asr r8
   20554:	andeq	r2, r5, r2, asr #15
   20558:	andeq	r0, r3, lr, lsl r8
   2055c:	strdeq	r0, [r3], -sl
   20560:	andeq	r0, r3, lr, lsl r8
   20564:	andeq	r3, r5, ip, lsl #12
   20568:	andeq	lr, r2, ip, lsr sl
   2056c:	andeq	r0, r3, r6, asr r7
   20570:	andeq	r0, r3, r8, asr #14
   20574:	strdeq	r0, [r3], -r8
   20578:	svcmi	0x00f8e92d
   2057c:	strmi	r4, [lr], -r0, lsl #13
   20580:	stmdbvs	r0, {r1, r3, r8, r9, sl, fp, ip, pc}
   20584:			; <UNDEFINED> instruction: 0xf8d84691
   20588:	ldmibne	r4!, {r3, ip}^
   2058c:	ldmdbvs	r3, {r0, r1, r3, r4, r7, r9, sl, lr}
   20590:	addmi	r4, ip, #16777216	; 0x1000000
   20594:	blne	fe4103bc <tcgetattr@plt+0xfe408c60>
   20598:	ldrdne	pc, [r8], -r9
   2059c:	andeq	lr, fp, #7168	; 0x1c00
   205a0:	addsmi	r4, sl, #184549376	; 0xb000000
   205a4:	bl	fe9103cc <tcgetattr@plt+0xfe908c70>
   205a8:	ldmibne	sp!, {r0, r1, r3, r8, r9, sl}
   205ac:	svclt	0x003c42ae
   205b0:	beq	65c9d8 <tcgetattr@plt+0x65527c>
   205b4:	andle	r4, r6, #52, 12	; 0x3400000
   205b8:	ldrbmi	r4, [r0], -r1, lsr #12
   205bc:			; <UNDEFINED> instruction: 0xf7fe3401
   205c0:	adcmi	pc, ip, #1200	; 0x4b0
   205c4:	svccs	0x0000d1f8
   205c8:			; <UNDEFINED> instruction: 0xf04fd048
   205cc:	ldrbmi	r0, [pc], #-2584	; 205d4 <tcgetattr@plt+0x18e78>
   205d0:			; <UNDEFINED> instruction: 0xf606fb0a
   205d4:	eorvc	lr, r9, #10
   205d8:	bleq	9ca0c <tcgetattr@plt+0x952b0>
   205dc:	ldrcc	r7, [r8], -r9, ror #4
   205e0:	rscvc	r7, r9, #-1879048182	; 0x9000000a
   205e4:	bllt	147a970 <tcgetattr@plt+0x1473214>
   205e8:	ldrhtle	r4, [r7], -fp
   205ec:			; <UNDEFINED> instruction: 0x4018f8d9
   205f0:			; <UNDEFINED> instruction: 0x1018f8d8
   205f4:	strmi	pc, [fp], #-2826	; 0xfffff4f6
   205f8:	stmdavs	r2!, {r0, r2, r3, r7, r8, fp, ip}
   205fc:			; <UNDEFINED> instruction: 0xf8d46863
   20600:	stmiavs	r0!, {r3, lr, pc}^
   20604:	rsbvs	r5, fp, sl, lsl #3
   20608:	andgt	pc, r8, r5, asr #17
   2060c:	stmdbvs	r2!, {r3, r5, r6, r7, sp, lr}
   20610:			; <UNDEFINED> instruction: 0x612a6963
   20614:	stmdavs	r1!, {r0, r1, r3, r5, r6, r8, sp, lr}^
   20618:	sbcsle	r2, ip, r0, lsl #18
   2061c:	andcs	r2, r0, r5, lsl #4
   20620:	cdp2	0, 1, cr15, cr14, cr8, {1}
   20624:	bleq	9ca58 <tcgetattr@plt+0x952fc>
   20628:	adcvs	r3, r8, r8, lsl r6
   2062c:	stmiavs	r1!, {r1, r5, r6, fp, sp, lr}
   20630:	addeq	lr, r2, #2048	; 0x800
   20634:	stc	7, cr15, [lr], {230}	; 0xe6
   20638:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
   2063c:	eorcs	sp, r4, #212	; 0xd4
   20640:	andcs	r6, r0, r9, ror #1
   20644:	cdp2	0, 0, cr15, cr12, cr8, {1}
   20648:	eorcs	r6, r4, #15400960	; 0xeb0000
   2064c:	vqdmulh.s<illegal width 8>	d15, d3, d2
   20650:	stmdbvs	r1!, {r3, r5, r8, sp, lr}
   20654:	ldcl	7, cr15, [lr], #-920	; 0xfffffc68
   20658:	strhle	r4, [r7, #91]	; 0x5b
   2065c:	svchi	0x00f8e8bd
   20660:	svcmi	0x00f0e92d
   20664:	lfmmi	f2, 2, [r8]
   20668:	blmi	ffe32074 <tcgetattr@plt+0xffe2a918>
   2066c:	ldrbtmi	fp, [ip], #-163	; 0xffffff5d
   20670:	strmi	r6, [sp], -r0, asr #16
   20674:	stmiapl	r3!, {r0, r4, r9, sl, lr}^
   20678:			; <UNDEFINED> instruction: 0x9321681b
   2067c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20680:			; <UNDEFINED> instruction: 0xff08f7fe
   20684:	ldrdcs	pc, [r8], -r9
   20688:			; <UNDEFINED> instruction: 0x1010f8d9
   2068c:	strmi	r4, [r3], sl, asr #5
   20690:	movwcs	sp, #75	; 0x4b
   20694:	andls	pc, ip, sp, asr #17
   20698:	ldrmi	r9, [r9], r5
   2069c:	movwcs	lr, #17
   206a0:	strbmi	r9, [fp], -r1, lsl #6
   206a4:	andhi	pc, r0, sp, asr #17
   206a8:	strtmi	r9, [sl], -r3, lsl #24
   206ac:	strtmi	r9, [r1], -r5, lsl #16
   206b0:	blx	145e6b6 <tcgetattr@plt+0x1456f5a>
   206b4:	stmdbvs	r1!, {r1, r5, r7, fp, sp, lr}
   206b8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   206bc:	strbmi	r1, [fp, #-2131]	; 0xfffff7ad
   206c0:	stmdals	r3, {r0, r1, r2, r3, r5, r8, fp, ip, lr, pc}
   206c4:	blx	e932e <tcgetattr@plt+0xe1bd2>
   206c8:	stmibvs	r7, {r0, r3, r8, r9, ip, sp, lr, pc}
   206cc:	movwls	r4, #17439	; 0x441f
   206d0:			; <UNDEFINED> instruction: 0xf013697b
   206d4:	mvnle	r0, r4, lsl #8
   206d8:			; <UNDEFINED> instruction: 0xf8d7079a
   206dc:	strble	r8, [fp], #-0
   206e0:	strtmi	r4, [lr], -r5, asr #10
   206e4:	streq	pc, [r1], #-79	; 0xffffffb1
   206e8:	strbmi	fp, [r6], -r8, lsr #30
   206ec:	svclt	0x009442ac
   206f0:	strcs	r2, [r1], #-1024	; 0xfffffc00
   206f4:	svclt	0x000845a8
   206f8:	streq	pc, [r1], #-68	; 0xffffffbc
   206fc:	strmi	fp, [r8, #2348]!	; 0x92c
   20700:	ldmdbvs	fp!, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
   20704:			; <UNDEFINED> instruction: 0x07dbd857
   20708:	stmdals	r5, {r0, r3, r6, r7, sl, ip, lr, pc}
   2070c:			; <UNDEFINED> instruction: 0xf7fe4639
   20710:	blls	11fd1c <tcgetattr@plt+0x1185c0>
   20714:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   20718:	ldmdbvs	r9, {r1, r3, r4, r7, fp, sp, lr}
   2071c:	strbmi	r1, [fp, #-2131]	; 0xfffff7ad
   20720:			; <UNDEFINED> instruction: 0xf8ddd8cf
   20724:			; <UNDEFINED> instruction: 0xf8ddb014
   20728:			; <UNDEFINED> instruction: 0xf8db900c
   2072c:	addsmi	r3, r3, #8
   20730:	msrhi	SPSR_fc, r0, asr #1
   20734:	ldrdne	pc, [ip], -r9
   20738:			; <UNDEFINED> instruction: 0xf8d91a9a
   2073c:	addmi	r0, sl, #24
   20740:	andscs	pc, r0, r9, asr #17
   20744:			; <UNDEFINED> instruction: 0xf8c9bf38
   20748:			; <UNDEFINED> instruction: 0xf7e6200c
   2074c:			; <UNDEFINED> instruction: 0xf8dbebe6
   20750:			; <UNDEFINED> instruction: 0x46583018
   20754:	andscc	pc, r8, r9, asr #17
   20758:	bl	ff7de6f8 <tcgetattr@plt+0xff7d6f9c>
   2075c:	blmi	feef3254 <tcgetattr@plt+0xfeeebaf8>
   20760:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20764:	blls	87a7d4 <tcgetattr@plt+0x873078>
   20768:			; <UNDEFINED> instruction: 0xf04f405a
   2076c:			; <UNDEFINED> instruction: 0xf0400300
   20770:	eorlt	r8, r3, r9, ror #2
   20774:	svchi	0x00f0e8bd
   20778:	svceq	0x0000f1b8
   2077c:	mrshi	pc, SPSR	; <UNPREDICTABLE>
   20780:	beq	f5cbbc <tcgetattr@plt+0xf55460>
   20784:	strtmi	r4, [r3], r6, lsr #12
   20788:	ldrbmi	r4, [r2], -r0, lsr #13
   2078c:	ldrtmi	r4, [r8], -r1, lsr #12
   20790:	blx	fec5e792 <tcgetattr@plt+0xfec57036>
   20794:			; <UNDEFINED> instruction: 0x3050f89d
   20798:			; <UNDEFINED> instruction: 0xf89db914
   2079c:			; <UNDEFINED> instruction: 0x465bb050
   207a0:	ldmdblt	r6, {r3, r4, r7, sl, lr}
   207a4:	svclt	0x00384545
   207a8:	ldmdavs	fp!, {r1, r2, r5, r9, sl, lr}
   207ac:	adcmi	r3, r3, #16777216	; 0x1000000
   207b0:	ldrbmi	sp, [ip], -fp, ror #17
   207b4:	bls	19a624 <tcgetattr@plt+0x192ec8>
   207b8:			; <UNDEFINED> instruction: 0xf1029b03
   207bc:			; <UNDEFINED> instruction: 0x46110718
   207c0:	ldmibvs	fp, {r3, r8, ip, sp}
   207c4:	stmdbls	r4, {r0, r1, r2, r8, ip, pc}
   207c8:	bl	1053f0 <tcgetattr@plt+0xfdc94>
   207cc:	ldmdapl	sl, {r0, fp}^
   207d0:			; <UNDEFINED> instruction: 0xf8d89206
   207d4:			; <UNDEFINED> instruction: 0xf0133014
   207d8:	movwls	r0, #39426	; 0x9a02
   207dc:	adchi	pc, r8, r0, asr #32
   207e0:	strtmi	r9, [r9], -r6, lsl #24
   207e4:			; <UNDEFINED> instruction: 0xf02a1e60
   207e8:	blls	19fa3c <tcgetattr@plt+0x1982e0>
   207ec:	ldmvs	fp, {r0, r3, r4, r5, r9, sl, lr}
   207f0:	mcrrne	3, 0, r3, r2, cr1
   207f4:	andls	r9, fp, #458752	; 0x70000
   207f8:			; <UNDEFINED> instruction: 0xf7fe9307
   207fc:	adcmi	pc, r6, #61184	; 0xef00
   20800:			; <UNDEFINED> instruction: 0xf080900a
   20804:			; <UNDEFINED> instruction: 0xf10d8110
   20808:	stmib	sp, {r5, r6, r9, fp}^
   2080c:	ldrtmi	r6, [r7], -ip, lsl #18
   20810:			; <UNDEFINED> instruction: 0x9014f8dd
   20814:	mcrls	6, 0, r4, cr7, cr3, {2}
   20818:	bleq	5c95c <tcgetattr@plt+0x55200>
   2081c:	ldrbmi	r4, [ip], -sl, lsr #13
   20820:			; <UNDEFINED> instruction: 0x462a461d
   20824:			; <UNDEFINED> instruction: 0x46404639
   20828:	blx	195e82a <tcgetattr@plt+0x19570ce>
   2082c:			; <UNDEFINED> instruction: 0x2074f89d
   20830:	strmi	r4, [r2, #1044]!	; 0x414
   20834:	ldrbmi	fp, [r9], -r4, lsr #30
   20838:	bleq	9cc6c <tcgetattr@plt+0x95510>
   2083c:			; <UNDEFINED> instruction: 0xf8d9d20d
   20840:	tstcs	r8, #24
   20844:			; <UNDEFINED> instruction: 0xf04f4614
   20848:	tstcs	r0, r1, lsl #22
   2084c:	andeq	pc, r6, #3072	; 0xc00
   20850:	ldmdbvs	r0, {r1, r2, r3, r4, r6, sl, lr}^
   20854:	andeq	lr, fp, r0, asr #20
   20858:			; <UNDEFINED> instruction: 0x462b6150
   2085c:			; <UNDEFINED> instruction: 0x46484632
   20860:			; <UNDEFINED> instruction: 0xf7ff3701
   20864:	blls	1de8c0 <tcgetattr@plt+0x1d7164>
   20868:	ldmle	sl, {r0, r1, r3, r4, r5, r7, r9, lr}^
   2086c:	ldrbmi	r9, [r5], -r7, lsl #12
   20870:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
   20874:	blls	2880ac <tcgetattr@plt+0x280950>
   20878:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   2087c:	addhi	pc, r8, r0
   20880:	andscs	r9, r8, r5, lsl #20
   20884:			; <UNDEFINED> instruction: 0xf04f9907
   20888:	ldmibvs	r2, {r2, sl, fp}
   2088c:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
   20890:			; <UNDEFINED> instruction: 0xf042694a
   20894:	cmpvs	sl, r1, lsl #4
   20898:	stmdbls	r4, {r3, r9, fp, ip, pc}
   2089c:			; <UNDEFINED> instruction: 0xf8d85056
   208a0:			; <UNDEFINED> instruction: 0xf8c80014
   208a4:			; <UNDEFINED> instruction: 0xf8d86004
   208a8:			; <UNDEFINED> instruction: 0xf0402000
   208ac:			; <UNDEFINED> instruction: 0xf8d80001
   208b0:			; <UNDEFINED> instruction: 0xf8c81004
   208b4:			; <UNDEFINED> instruction: 0xf8d80014
   208b8:			; <UNDEFINED> instruction: 0xf8d87008
   208bc:	stmdals	sl, {r2, r3, sp, lr, pc}
   208c0:	subvs	r6, r1, r2
   208c4:			; <UNDEFINED> instruction: 0xf8c06087
   208c8:			; <UNDEFINED> instruction: 0xf8d8e00c
   208cc:			; <UNDEFINED> instruction: 0xf8d82010
   208d0:	tstvs	r2, r4, lsl r0
   208d4:	cmpvs	r1, r8, lsl #20
   208d8:	ldrmi	r9, [r0], -r4, lsl #18
   208dc:	subpl	r2, r2, r0, lsl #4
   208e0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   208e4:	andcs	pc, r4, r8, asr #17
   208e8:	andcs	pc, r8, r8, asr #17
   208ec:	andcs	pc, ip, r8, asr #17
   208f0:	andscs	pc, r0, r8, asr #17
   208f4:	ldmvs	r2, {r0, r1, r9, fp, ip, pc}^
   208f8:	andsne	pc, r5, r8, lsl #17
   208fc:			; <UNDEFINED> instruction: 0xf888454a
   20900:			; <UNDEFINED> instruction: 0xf8881016
   20904:			; <UNDEFINED> instruction: 0xf8881017
   20908:	movwle	ip, #16404	; 0x4014
   2090c:	vmlane.f16	s19, s16, s22	; <UNPREDICTABLE>
   20910:	strmi	r9, [r2], #-2307	; 0xfffff6fd
   20914:	adcmi	r6, r5, #202	; 0xca
   20918:	movwcs	fp, #3988	; 0xf94
   2091c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   20920:			; <UNDEFINED> instruction: 0xf43f2b00
   20924:	andcs	sl, r1, #3936	; 0xf60
   20928:	strls	r4, [r0], #-1611	; 0xfffff9b5
   2092c:	ldrt	r9, [fp], r1, lsl #4
   20930:	rsbsle	r4, sl, #1610612745	; 0x60000009
   20934:	beq	185cd70 <tcgetattr@plt+0x1855614>
   20938:	strls	r2, [ip, -r2, lsl #6]
   2093c:	stcls	6, cr4, [r6, #-188]	; 0xffffff44
   20940:			; <UNDEFINED> instruction: 0x960a46b3
   20944:			; <UNDEFINED> instruction: 0x4653461e
   20948:	ldrmi	r4, [r8], r2, asr #13
   2094c:			; <UNDEFINED> instruction: 0x46424659
   20950:			; <UNDEFINED> instruction: 0xf10b4650
   20954:			; <UNDEFINED> instruction: 0xf7fe0b01
   20958:			; <UNDEFINED> instruction: 0xf89dfacd
   2095c:	ldrmi	r3, [ip], #-116	; 0xffffff8c
   20960:	svclt	0x003c42a7
   20964:	ldrmi	r3, [ip], -r1, lsl #12
   20968:	mvnle	r4, sp, asr r5
   2096c:	ldrbmi	r4, [r0], r3, asr #12
   20970:	blls	1723e0 <tcgetattr@plt+0x16ac84>
   20974:	svcls	0x000c463d
   20978:	ldmvs	ip, {r0, r1, r3, r9, sl, ip, pc}
   2097c:	ldrtmi	r9, [r9], -r7, lsl #16
   20980:			; <UNDEFINED> instruction: 0x1c639a0b
   20984:	movwls	r9, #32266	; 0x7e0a
   20988:	stc2	7, cr15, [r8], #-1016	; 0xfffffc08
   2098c:	ldr	r9, [ip, -sl]!
   20990:			; <UNDEFINED> instruction: 0xf04f9a08
   20994:	stmdbls	r4, {r2, sl, fp}
   20998:			; <UNDEFINED> instruction: 0xf8d85056
   2099c:			; <UNDEFINED> instruction: 0xf8c80014
   209a0:			; <UNDEFINED> instruction: 0xf8d86004
   209a4:			; <UNDEFINED> instruction: 0xf0402000
   209a8:			; <UNDEFINED> instruction: 0xf8d80001
   209ac:			; <UNDEFINED> instruction: 0xf8c81004
   209b0:			; <UNDEFINED> instruction: 0xf8d80014
   209b4:			; <UNDEFINED> instruction: 0xf8d87008
   209b8:	stmdals	sl, {r2, r3, sp, lr, pc}
   209bc:	subvs	r6, r1, r2
   209c0:			; <UNDEFINED> instruction: 0xf8c06087
   209c4:			; <UNDEFINED> instruction: 0xf8d8e00c
   209c8:			; <UNDEFINED> instruction: 0xf8d81014
   209cc:	cmpvs	r1, r0, lsl r0
   209d0:	stmdbls	r4, {r1, r8, sp, lr}
   209d4:	subspl	r9, r3, r8, lsl #20
   209d8:			; <UNDEFINED> instruction: 0xf8c89903
   209dc:			; <UNDEFINED> instruction: 0xf8c83004
   209e0:			; <UNDEFINED> instruction: 0xf8c83008
   209e4:			; <UNDEFINED> instruction: 0xf8c8300c
   209e8:	stmiavs	sl, {r4, ip, sp}^
   209ec:	andscc	pc, r5, r8, lsl #17
   209f0:			; <UNDEFINED> instruction: 0xf888454a
   209f4:			; <UNDEFINED> instruction: 0xf8883016
   209f8:			; <UNDEFINED> instruction: 0xf8883017
   209fc:	addle	ip, r5, #20
   20a00:	stmdbvs	r9, {r1, r3, r7, fp, sp, lr}
   20a04:	bne	ff4da36c <tcgetattr@plt+0xff4d2c10>
   20a08:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
   20a0c:	andeq	pc, r8, fp, lsl #2
   20a10:	blx	ff95ea12 <tcgetattr@plt+0xff9572b6>
   20a14:	ldrdcc	pc, [r8], -fp
   20a18:	ldrdcs	pc, [r8], -r9
   20a1c:	stccs	6, cr14, [r0, #-552]	; 0xfffffdd8
   20a20:	mrcge	4, 3, APSR_nzcv, cr1, cr15, {3}
   20a24:			; <UNDEFINED> instruction: 0x4654e671
   20a28:	blls	19a6c4 <tcgetattr@plt+0x192f68>
   20a2c:	stmdals	r7, {r0, r3, r4, r5, r9, sl, lr}
   20a30:	ldmvs	fp, {r1, r9, sp}
   20a34:	movwls	r3, #29441	; 0x7301
   20a38:	blx	ff45ea3a <tcgetattr@plt+0xff4572de>
   20a3c:	movwls	r2, #45826	; 0xb302
   20a40:	ldr	r9, [r8, -sl]
   20a44:	b	ff55e9e4 <tcgetattr@plt+0xff557288>
   20a48:	andeq	r2, r5, r6, lsr #10
   20a4c:	andeq	r0, r0, r8, ror r3
   20a50:	andeq	r2, r5, r4, lsr r4
   20a54:	stmibvs	r0, {r4, r5, r6, r7, sl, ip, sp, pc}
   20a58:	bicslt	r9, sl, r4, lsl #28
   20a5c:	blx	169ec6 <tcgetattr@plt+0x16276a>
   20a60:	andcs	r0, r0, #8388608	; 0x800000
   20a64:	stmdbvs	r4, {r0, r1, r2, r4, r9, sl, lr}^
   20a68:			; <UNDEFINED> instruction: 0xf0143018
   20a6c:	svclt	0x000b0401
   20a70:			; <UNDEFINED> instruction: 0xf8503701
   20a74:			; <UNDEFINED> instruction: 0x46224c18
   20a78:	addmi	r1, r5, #294912	; 0x48000
   20a7c:			; <UNDEFINED> instruction: 0x4628d1f3
   20a80:	addmi	r6, r8, #0, 16
   20a84:	ldmdane	r2, {r2, r3, r7, r8, r9, sl, fp, ip, sp, pc}^
   20a88:	rscscc	pc, pc, #79	; 0x4f
   20a8c:	eorsvs	r6, r7, sl, lsl r0
   20a90:			; <UNDEFINED> instruction: 0x4770bcf0
   20a94:			; <UNDEFINED> instruction: 0xe7f34617
   20a98:	stmvs	r5, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   20a9c:			; <UNDEFINED> instruction: 0xf8dd6904
   20aa0:	bl	150af8 <tcgetattr@plt+0x14939c>
   20aa4:	stmibvs	r6, {r0, r2, r9, sl, fp}
   20aa8:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
   20aac:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
   20ab0:			; <UNDEFINED> instruction: 0xf1bc2500
   20ab4:	svclt	0x00080f00
   20ab8:	ldrtmi	r2, [r4], -r1, lsl #10
   20abc:	teqle	r7, r0, lsl #26
   20ac0:	stmdbvs	r7!, {r3, r5, r9, sl, lr}^
   20ac4:	ldrcc	r3, [r8], #-1
   20ac8:	svclt	0x005807ff
   20acc:	strbmi	r3, [r5, #-1281]!	; 0xfffffaff
   20ad0:	ldrbmi	fp, [r0, #-3864]!	; 0xfffff0e8
   20ad4:	ldrcs	sp, [r8], #-1013	; 0xfffffc0b
   20ad8:	strvs	pc, [r0], #-2820	; 0xfffff4fc
   20adc:	mrrcne	9, 6, r6, pc, cr5	; <UNPREDICTABLE>
   20ae0:	streq	pc, [r1, #-5]
   20ae4:	cmnlt	r5, r2, lsl r0
   20ae8:	blx	29f52 <tcgetattr@plt+0x227f6>
   20aec:	ldrtmi	r5, [r5], #-1285	; 0xfffffafb
   20af0:	stmdbvs	r7!, {r2, sp, lr, pc}^
   20af4:	mulcc	r1, fp, fp
   20af8:	strle	r0, [r4, #-2046]	; 0xfffff802
   20afc:	strtmi	r6, [ip], -r6, lsr #16
   20b00:	addsmi	r3, lr, #24, 10	; 0x6000000
   20b04:	strdvs	sp, [fp], -r5
   20b08:	ldcllt	0, cr6, [r0, #64]!	; 0x40
   20b0c:	ldrcs	fp, [r8, #-357]	; 0xfffffe9b
   20b10:	blx	27c26 <tcgetattr@plt+0x204ca>
   20b14:	ldrtmi	r5, [r5], #-1285	; 0xfffffafb
   20b18:	strtmi	r6, [ip], -lr, ror #18
   20b1c:	ldrcc	r4, [r8, #-1560]	; 0xfffff9e8
   20b20:			; <UNDEFINED> instruction: 0xf10307f7
   20b24:	ldrbtle	r0, [r7], #769	; 0x301
   20b28:	andvs	r6, fp, r3, lsr #16
   20b2c:	ldcllt	0, cr6, [r0, #64]!	; 0x40
   20b30:	ldrb	r2, [r3, r0]
   20b34:	mvnsmi	lr, #737280	; 0xb4000
   20b38:	stmibvs	r1, {r3, r7, r9, sl, lr}
   20b3c:	ldmdami	sl, {r0, r1, r2, r9, sl, lr}
   20b40:	bmi	6a97a8 <tcgetattr@plt+0x6a204c>
   20b44:	ldrbtmi	fp, [r8], #-139	; 0xffffff75
   20b48:	movwne	pc, #35587	; 0x8b03	; <UNPREDICTABLE>
   20b4c:	strbtmi	r5, [r9], r2, lsl #17
   20b50:	andls	r6, r9, #1179648	; 0x120000
   20b54:	andeq	pc, r0, #79	; 0x4f
   20b58:	ldmdavs	ip, {r1, r3, r4, r5, r6, fp, sp, lr}^
   20b5c:	svclt	0x00284294
   20b60:	orrlt	r4, ip, r4, lsl r6
   20b64:	strbmi	r1, [fp], -r5, ror #28
   20b68:	ldrtmi	r4, [r8], -r2, asr #12
   20b6c:			; <UNDEFINED> instruction: 0xf7fe4629
   20b70:			; <UNDEFINED> instruction: 0xf89dfdf3
   20b74:	mcrcs	0, 0, r6, cr1, cr3, {0}
   20b78:			; <UNDEFINED> instruction: 0xf89dd106
   20b7c:	cdpcs	0, 2, cr6, cr0, cr0, {0}
   20b80:	strtmi	sp, [ip], -r2, lsl #2
   20b84:	mvnle	r2, r0, lsl #24
   20b88:	blmi	2333b4 <tcgetattr@plt+0x22bc58>
   20b8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20b90:	blls	27ac00 <tcgetattr@plt+0x2734a4>
   20b94:			; <UNDEFINED> instruction: 0xf04f405a
   20b98:	mrsle	r0, SP_svc
   20b9c:	andlt	r4, fp, r0, lsr #12
   20ba0:	mvnshi	lr, #12386304	; 0xbd0000
   20ba4:	b	95eb44 <tcgetattr@plt+0x9573e8>
   20ba8:	andeq	r2, r5, lr, asr #32
   20bac:	andeq	r0, r0, r8, ror r3
   20bb0:	andeq	r2, r5, r8
   20bb4:	svcmi	0x00f0e92d
   20bb8:			; <UNDEFINED> instruction: 0x46054692
   20bbc:			; <UNDEFINED> instruction: 0xf8df4610
   20bc0:			; <UNDEFINED> instruction: 0x461c2414
   20bc4:			; <UNDEFINED> instruction: 0xf8df4619
   20bc8:	ldrbtmi	r3, [sl], #-1040	; 0xfffffbf0
   20bcc:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   20bd0:			; <UNDEFINED> instruction: 0xb098f8dd
   20bd4:	tstls	fp, #1769472	; 0x1b0000
   20bd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20bdc:			; <UNDEFINED> instruction: 0xf97cf004
   20be0:	ldrbmi	r6, [r2], -r9, lsr #16
   20be4:	tstls	r1, r3, lsr #12
   20be8:	ldmmi	ip!, {ip, pc}^
   20bec:			; <UNDEFINED> instruction: 0xf0064478
   20bf0:			; <UNDEFINED> instruction: 0xf64ffae5
   20bf4:			; <UNDEFINED> instruction: 0xf6ce72fb
   20bf8:	vld1.64	{d7-d10}, [r4 :256]
   20bfc:	bl	6ad1e4 <tcgetattr@plt+0x6a5a88>
   20c00:			; <UNDEFINED> instruction: 0xf04f0802
   20c04:	bl	106dc08 <tcgetattr@plt+0x10664ac>
   20c08:			; <UNDEFINED> instruction: 0xf1b90903
   20c0c:	svclt	0x00080f00
   20c10:	svceq	0x0080f1b8
   20c14:	addhi	pc, sl, r0, asr #1
   20c18:	movwcc	pc, #1028	; 0x404	; <UNPREDICTABLE>
   20c1c:	bleq	5cd60 <tcgetattr@plt+0x55604>
   20c20:	tstmi	r3, #94371840	; 0x5a00000
   20c24:	msrhi	CPSR_c, r0, asr #32
   20c28:	ldmibcc	r0, {r2, r5, sl, ip, sp, lr, pc}
   20c2c:			; <UNDEFINED> instruction: 0xf1b946d0
   20c30:	svclt	0x00080f00
   20c34:	svceq	0x0080f1ba
   20c38:	rscshi	pc, r5, r0, asr #1
   20c3c:	orreq	pc, r0, #-2147483602	; 0x8000002e
   20c40:			; <UNDEFINED> instruction: 0xf1499304
   20c44:	strdls	r3, [r5, -pc]
   20c48:	ldrdeq	lr, [r4, -sp]
   20c4c:	rsbsvc	pc, pc, #82837504	; 0x4f00000
   20c50:			; <UNDEFINED> instruction: 0xf6c02300
   20c54:	addmi	r7, fp, #-268435441	; 0xf000000f
   20c58:	addmi	fp, r2, #8, 30
   20c5c:	rschi	pc, pc, r0, lsl #1
   20c60:	ldmibmi	pc, {r0, r1, r3, r5, r7, fp, sp, lr}^	; <UNPREDICTABLE>
   20c64:			; <UNDEFINED> instruction: 0x0110f8d3
   20c68:			; <UNDEFINED> instruction: 0xf0094479
   20c6c:	b	1460b68 <tcgetattr@plt+0x145940c>
   20c70:			; <UNDEFINED> instruction: 0xf0400301
   20c74:	ldmibmi	fp, {r0, r3, r8, pc}^
   20c78:	vld1.8	{d2-d5}, [r4], r0
   20c7c:	ldrbmi	r3, [r0], r0, lsl #19
   20c80:			; <UNDEFINED> instruction: 0x46104479
   20c84:			; <UNDEFINED> instruction: 0x4694311c
   20c88:	andcc	lr, r1, r6
   20c8c:	stmdacs	lr, {r4, r8, ip, sp}^
   20c90:	msrhi	CPSR_fx, r0
   20c94:	ldccs	8, cr15, [r0], {81}	; 0x51
   20c98:	strle	r0, [r4, #-2007]	; 0xfffff829
   20c9c:	teqcc	ip, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   20ca0:			; <UNDEFINED> instruction: 0x071e6a5b
   20ca4:			; <UNDEFINED> instruction: 0x0792d5f1
   20ca8:			; <UNDEFINED> instruction: 0xf8d5d504
   20cac:	bvs	16ed1a4 <tcgetattr@plt+0x16e5a48>
   20cb0:	strble	r0, [sl, #1883]!	; 0x75b
   20cb4:	strpl	pc, [r0, -r4, lsl #8]
   20cb8:	b	15b2658 <tcgetattr@plt+0x15aaefc>
   20cbc:	ldmdb	r1, {r0, r1, r2, r9, sl, fp}^
   20cc0:	andle	r2, r7, r7, lsl #6
   20cc4:	blpl	5ddd8 <tcgetattr@plt+0x5667c>
   20cc8:	strbmi	r4, [fp, #1682]	; 0x692
   20ccc:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
   20cd0:	rscshi	pc, r3, r0
   20cd4:	svclt	0x00084599
   20cd8:			; <UNDEFINED> instruction: 0xd1d64590
   20cdc:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
   20ce0:	andne	lr, r0, r3, lsl #22
   20ce4:	strtmi	r6, [r0], -r4, lsl #17
   20ce8:	bl	b5ec88 <tcgetattr@plt+0xb5752c>
   20cec:	strbmi	r4, [fp], -r2, asr #12
   20cf0:	strmi	r9, [r1], -r0, lsl #8
   20cf4:			; <UNDEFINED> instruction: 0x468848bd
   20cf8:			; <UNDEFINED> instruction: 0xf0064478
   20cfc:	b	15df680 <tcgetattr@plt+0x15d7f24>
   20d00:			; <UNDEFINED> instruction: 0xf0400307
   20d04:	svcvs	0x002880ea
   20d08:	strtmi	r4, [r1], -r2, asr #12
   20d0c:	stc	7, cr15, [r8], #920	; 0x398
   20d10:	blmi	fec737f4 <tcgetattr@plt+0xfec6c098>
   20d14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20d18:	blls	6fad88 <tcgetattr@plt+0x6f362c>
   20d1c:			; <UNDEFINED> instruction: 0xf04f405a
   20d20:			; <UNDEFINED> instruction: 0xf0400300
   20d24:	andslt	r8, sp, r8, lsr #2
   20d28:	svchi	0x00f0e8bd
   20d2c:	svceq	0x0000f1bb
   20d30:			; <UNDEFINED> instruction: 0xf8dbd0ee
   20d34:	mrrcne	0, 4, r3, sl, cr0
   20d38:	stmdavs	sl!, {r1, r3, r5, r6, r7, ip, lr, pc}
   20d3c:			; <UNDEFINED> instruction: 0xd1e74293
   20d40:	teqmi	ip, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   20d44:			; <UNDEFINED> instruction: 0xf4166a66
   20d48:	rscle	r5, r1, r3, lsl #31
   20d4c:	blge	2a9554 <tcgetattr@plt+0x2a1df8>
   20d50:	ldrbmi	r9, [r9], -r0, lsl #4
   20d54:	strtmi	sl, [r8], -r9, lsl #20
   20d58:	mrc2	7, 6, pc, cr2, cr6, {7}
   20d5c:	bicsle	r2, r7, r0, lsl #16
   20d60:			; <UNDEFINED> instruction: 0xf0274628
   20d64:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   20d68:			; <UNDEFINED> instruction: 0xf8dbd0d2
   20d6c:	streq	r1, [fp], r0, lsr #32
   20d70:			; <UNDEFINED> instruction: 0xf416d502
   20d74:	sbcle	r5, fp, r2, lsl #31
   20d78:	ldrdeq	pc, [r4], #-139	; 0xffffff75
   20d7c:			; <UNDEFINED> instruction: 0xf0002820
   20d80:			; <UNDEFINED> instruction: 0xf8db80d6
   20d84:			; <UNDEFINED> instruction: 0xf0033048
   20d88:	bcs	8e161c <tcgetattr@plt+0x8d9ec0>
   20d8c:	rschi	pc, r5, r0
   20d90:	ldreq	r6, [r4, #2658]	; 0xa62
   20d94:	sbcshi	pc, r1, r0, lsl #2
   20d98:			; <UNDEFINED> instruction: 0xf14005d3
   20d9c:			; <UNDEFINED> instruction: 0xf5b180ac
   20da0:	adcsle	r6, r5, #252, 30	; 0x3f0
   20da4:	vpmax.s8	d25, d0, d9
   20da8:	addsmi	r7, sl, #2013265923	; 0x78000003
   20dac:	bls	2d7074 <tcgetattr@plt+0x2cf918>
   20db0:	stmiale	sp!, {r1, r3, r4, r7, r9, lr}
   20db4:	vnmlsge.f32	s8, s3, s30
   20db8:	ldrbtmi	r2, [sl], #-296	; 0xfffffed8
   20dbc:			; <UNDEFINED> instruction: 0xf0284630
   20dc0:			; <UNDEFINED> instruction: 0xf8dbfaf5
   20dc4:			; <UNDEFINED> instruction: 0x33203020
   20dc8:			; <UNDEFINED> instruction: 0x46042b7f
   20dcc:	rscshi	pc, r3, r0, lsl #4
   20dd0:	tstcs	r1, ip, lsl sl
   20dd4:			; <UNDEFINED> instruction: 0xf8024402
   20dd8:	blls	26fe90 <tcgetattr@plt+0x268734>
   20ddc:			; <UNDEFINED> instruction: 0x3321440c
   20de0:	sbcslt	r2, sl, #130048	; 0x1fc00
   20de4:	sbcshi	pc, r8, r0, lsl #4
   20de8:	tstcs	r1, ip, lsl fp
   20dec:			; <UNDEFINED> instruction: 0xf8034423
   20df0:	blls	2abea8 <tcgetattr@plt+0x2a474c>
   20df4:			; <UNDEFINED> instruction: 0x3321440c
   20df8:	sbcslt	r2, sl, #130048	; 0x1fc00
   20dfc:	adcshi	pc, sp, r0, lsl #4
   20e00:	tstcs	r1, ip, lsl fp
   20e04:			; <UNDEFINED> instruction: 0xf8034423
   20e08:	strmi	r2, [ip], #-3116	; 0xfffff3d4
   20e0c:			; <UNDEFINED> instruction: 0x4632487a
   20e10:	stmdavs	fp!, {r0, r5, r9, sl, lr}
   20e14:			; <UNDEFINED> instruction: 0xf0064478
   20e18:	svcvs	0x0028f9d1
   20e1c:	ldrtmi	r4, [r1], -r2, lsr #12
   20e20:	ldc	7, cr15, [lr], {230}	; 0xe6
   20e24:	vst1.16	{d14}, [r4 :256], r4
   20e28:	svcvs	0x00285300
   20e2c:			; <UNDEFINED> instruction: 0xd1244313
   20e30:	andcs	sl, r1, #180224	; 0x2c000
   20e34:	eorhi	pc, ip, sp, lsl #17
   20e38:	ldc	7, cr15, [r2], {230}	; 0xe6
   20e3c:	cdpge	7, 0, cr14, cr11, cr8, {3}
   20e40:			; <UNDEFINED> instruction: 0x46314650
   20e44:	blx	ffa5cec6 <tcgetattr@plt+0xffa5576a>
   20e48:	strmi	r2, [r2], -r1, lsl #16
   20e4c:	svcge	0x0060f47f
   20e50:	stmdbpl	r0, {r2, sl, ip, sp, lr, pc}
   20e54:	b	16329bc <tcgetattr@plt+0x162b260>
   20e58:	svcvs	0x00280309
   20e5c:			; <UNDEFINED> instruction: 0xf89dd127
   20e60:			; <UNDEFINED> instruction: 0x4631203f
   20e64:	bl	fff5ee04 <tcgetattr@plt+0xfff576a8>
   20e68:	svcvs	0x0028e752
   20e6c:	andcs	sl, r1, #180224	; 0x2c000
   20e70:	eorge	pc, ip, sp, lsl #17
   20e74:	bl	ffd5ee14 <tcgetattr@plt+0xffd576b8>
   20e78:	stmdbmi	r0!, {r1, r3, r6, r8, r9, sl, sp, lr, pc}^
   20e7c:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
   20e80:	bl	ffbdee20 <tcgetattr@plt+0xffbd76c4>
   20e84:	ldrb	r6, [r3, r8, lsr #30]
   20e88:			; <UNDEFINED> instruction: 0x46214650
   20e8c:	blx	bdcf36 <tcgetattr@plt+0xbd57da>
   20e90:	stmdacs	r0, {r7, r9, sl, lr}
   20e94:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   20e98:	b	155ee38 <tcgetattr@plt+0x15576dc>
   20e9c:	strmi	r4, [r2], -r1, asr #12
   20ea0:			; <UNDEFINED> instruction: 0xf7e66f28
   20ea4:			; <UNDEFINED> instruction: 0x4640ebde
   20ea8:	ldmda	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20eac:	ldmdbmi	r4, {r4, r5, r8, r9, sl, sp, lr, pc}^
   20eb0:			; <UNDEFINED> instruction: 0xf7e64479
   20eb4:	svcvs	0x0028ebd6
   20eb8:	blmi	14dae04 <tcgetattr@plt+0x14d36a8>
   20ebc:	bl	f20b0 <tcgetattr@plt+0xea954>
   20ec0:	stmvs	r4, {ip}
   20ec4:			; <UNDEFINED> instruction: 0xf7e64620
   20ec8:			; <UNDEFINED> instruction: 0x4652ea3e
   20ecc:	strls	r4, [r0], #-1627	; 0xfffff9a5
   20ed0:	stmdami	sp, {r7, r9, sl, lr}^
   20ed4:			; <UNDEFINED> instruction: 0xf0064478
   20ed8:	stmdbmi	ip, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
   20edc:	svcvs	0x00282201
   20ee0:			; <UNDEFINED> instruction: 0xf7e64479
   20ee4:			; <UNDEFINED> instruction: 0xe70eebbe
   20ee8:	strbmi	r4, [r2], -r9, asr #16
   20eec:	ldrbtmi	r4, [r8], #-1611	; 0xfffff9b5
   20ef0:			; <UNDEFINED> instruction: 0xf964f006
   20ef4:	ldmibcs	pc, {r2, r3, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   20ef8:	svcge	0x000af63f
   20efc:	vnmlage.f32	s8, s2, s10
   20f00:	ldrbtmi	r2, [sl], #-296	; 0xfffffed8
   20f04:			; <UNDEFINED> instruction: 0xf0284630
   20f08:			; <UNDEFINED> instruction: 0xf8dbfa51
   20f0c:	blge	728f94 <tcgetattr@plt+0x721838>
   20f10:			; <UNDEFINED> instruction: 0x31219909
   20f14:	cfstrdne	mvd4, [r4], {3}
   20f18:	eoreq	pc, r0, r2, lsl #2
   20f1c:			; <UNDEFINED> instruction: 0xf8039a0a
   20f20:	eorcc	r0, r1, #44, 24	; 0x2c00
   20f24:	stcne	8, cr15, [fp], #-12
   20f28:	stccs	8, cr15, [sl], #-12
   20f2c:			; <UNDEFINED> instruction: 0xf001e76e
   20f30:	blcs	8e1bc4 <tcgetattr@plt+0x8da468>
   20f34:	bvs	18d4f90 <tcgetattr@plt+0x18cd834>
   20f38:	stmdbls	sl, {r1, r2, r3, r5, r8, r9, sl, sp, lr, pc}
   20f3c:	bls	28c788 <tcgetattr@plt+0x28502c>
   20f40:	andls	r3, r2, r1, lsl #2
   20f44:	stmib	sp, {r0, r9, ip, sp}^
   20f48:	bmi	ce9350 <tcgetattr@plt+0xce1bf4>
   20f4c:			; <UNDEFINED> instruction: 0x21284630
   20f50:			; <UNDEFINED> instruction: 0xf028447a
   20f54:	strmi	pc, [r4], -fp, lsr #20
   20f58:	ldrbteq	lr, [r7], #1880	; 0x758
   20f5c:	svcge	0x0018f53f
   20f60:			; <UNDEFINED> instruction: 0xf8dbe6d6
   20f64:			; <UNDEFINED> instruction: 0xf003302c
   20f68:	blcs	e1b7c <tcgetattr@plt+0xda420>
   20f6c:	ldrbteq	sp, [r6], #483	; 0x1e3
   20f70:	mcrge	5, 6, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   20f74:			; <UNDEFINED> instruction: 0xf7e6e7df
   20f78:	ldmdbge	ip, {r2, r3, r4, r5, fp, sp, lr, pc}
   20f7c:	strtmi	r0, [r1], #-2459	; 0xfffff665
   20f80:	eorseq	pc, pc, #2
   20f84:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
   20f88:	rsbseq	pc, pc, #98	; 0x62
   20f8c:	stccc	8, cr15, [ip], #-4
   20f90:	stccs	8, cr15, [fp], #-4
   20f94:	ldr	r2, [r8, -r2, lsl #2]!
   20f98:	ldmibeq	fp, {r2, r3, r4, r8, fp, sp, pc}
   20f9c:			; <UNDEFINED> instruction: 0xf0024421
   20fa0:			; <UNDEFINED> instruction: 0xf063023f
   20fa4:			; <UNDEFINED> instruction: 0xf062033f
   20fa8:			; <UNDEFINED> instruction: 0xf801027f
   20fac:			; <UNDEFINED> instruction: 0xf8013c2c
   20fb0:	tstcs	r2, fp, lsr #24
   20fb4:	bge	75ac30 <tcgetattr@plt+0x7534d4>
   20fb8:	strmi	r0, [r2], #-2457	; 0xfffff667
   20fbc:	teqeq	pc, #3	; <UNPREDICTABLE>
   20fc0:	teqeq	pc, r1, rrx	; <UNPREDICTABLE>
   20fc4:	cmneq	pc, #99	; 0x63	; <UNPREDICTABLE>
   20fc8:	stcne	8, cr15, [ip], #-8
   20fcc:			; <UNDEFINED> instruction: 0xf8022102
   20fd0:	str	r3, [r2, -fp, lsr #24]
   20fd4:	andeq	r1, r5, sl, asr #31
   20fd8:	andeq	r0, r0, r8, ror r3
   20fdc:	andeq	r0, r3, r4, lsl #3
   20fe0:	andeq	sp, r2, r8, ror #27
   20fe4:	strdeq	fp, [r4], -ip
   20fe8:	muleq	r4, lr, pc	; <UNPREDICTABLE>
   20fec:	andeq	r0, r3, r0, ror #1
   20ff0:	andeq	r1, r5, r0, lsl #29
   20ff4:	andeq	pc, r2, r6, ror #31
   20ff8:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   20ffc:	andeq	pc, r2, r2, asr #30
   21000:	andeq	pc, r2, r0, lsl pc	; <UNPREDICTABLE>
   21004:	andeq	fp, r4, r0, asr #27
   21008:	andeq	pc, r2, r4, lsl #30
   2100c:	andeq	pc, r2, r0, ror #29
   21010:	ldrdeq	pc, [r2], -r6
   21014:	muleq	r2, lr, lr
   21018:	andeq	pc, r2, r0, asr #28
   2101c:			; <UNDEFINED> instruction: 0x3098f8d0
   21020:	andsle	r2, r0, r3, lsl #22
   21024:	cfldrdne	mvd11, [sl], {16}
   21028:	ldrsbmi	pc, [r0, #128]	; 0x80	; <UNPREDICTABLE>
   2102c:	strmi	r1, [r3], #-2177	; 0xfffff77f
   21030:	addscs	pc, r8, r0, asr #17
   21034:	andcs	r2, r0, r0, lsl #4
   21038:	addsmi	pc, r4, r3, lsl #17
   2103c:	addscs	pc, r4, r1, lsl #17
   21040:	blmi	15f1bc <tcgetattr@plt+0x157a60>
   21044:			; <UNDEFINED> instruction: 0xf8d04770
   21048:			; <UNDEFINED> instruction: 0xf04331d8
   2104c:			; <UNDEFINED> instruction: 0xf8c00301
   21050:	ldrdcs	r3, [r0], -r8
   21054:	svclt	0x00004770
   21058:	ldrsbcc	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   2105c:	andsle	r2, r0, pc, lsr fp
   21060:	cfldrdne	mvd11, [sl], {16}
   21064:	ldrsbmi	pc, [r0, #128]	; 0x80	; <UNPREDICTABLE>
   21068:	strmi	r1, [r3], #-2177	; 0xfffff77f
   2106c:	sbcscs	pc, ip, r0, asr #17
   21070:	andcs	r2, r0, r0, lsl #4
   21074:	addsmi	pc, ip, r3, lsl #17
   21078:	addscs	pc, ip, r1, lsl #17
   2107c:	blmi	15f1f8 <tcgetattr@plt+0x157a9c>
   21080:			; <UNDEFINED> instruction: 0xf8d04770
   21084:			; <UNDEFINED> instruction: 0xf04331d8
   21088:			; <UNDEFINED> instruction: 0xf8c00301
   2108c:	ldrdcs	r3, [r0], -r8
   21090:	svclt	0x00004770
   21094:			; <UNDEFINED> instruction: 0x4604b510
   21098:	stmdami	r6, {r0, r2, r8, fp, lr}
   2109c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   210a0:			; <UNDEFINED> instruction: 0xf88cf006
   210a4:	andcs	r2, r0, r1, lsl #6
   210a8:	rsccc	pc, ip, r4, asr #17
   210ac:	svclt	0x0000bd10
   210b0:	andeq	r0, r3, r8, lsr #3
   210b4:	andeq	r8, r3, r6, lsl r3
   210b8:			; <UNDEFINED> instruction: 0x4604b510
   210bc:	rscsvc	pc, r0, r0, lsl #10
   210c0:	svc	0x00d4f7e5
   210c4:	ldrdcs	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   210c8:			; <UNDEFINED> instruction: 0xf8842300
   210cc:			; <UNDEFINED> instruction: 0xf8c43094
   210d0:			; <UNDEFINED> instruction: 0xf8843098
   210d4:			; <UNDEFINED> instruction: 0xf8c4309c
   210d8:	ldrsbvc	r3, [r3], -ip
   210dc:	ldrsbcs	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
   210e0:	rsccc	pc, r4, r4, asr #17
   210e4:	andeq	pc, r1, #34	; 0x22
   210e8:	rsccc	pc, ip, r4, asr #17
   210ec:	bicscs	pc, r8, r4, asr #17
   210f0:	svclt	0x0000bd10
   210f4:	ldrdcc	pc, [ip, #128]	; 0x80
   210f8:	rscscc	pc, pc, #79	; 0x4f
   210fc:			; <UNDEFINED> instruction: 0xf500b5f0
   21100:			; <UNDEFINED> instruction: 0xf89075da
   21104:			; <UNDEFINED> instruction: 0x460411d0
   21108:	bicscs	pc, r4, r0, asr #17
   2110c:	strtmi	fp, [r8], -r3, lsl #1
   21110:			; <UNDEFINED> instruction: 0xf01eb92b
   21114:	cmplt	r0, #372736	; 0x5b000	; <UNPREDICTABLE>
   21118:	andlt	r2, r3, r0
   2111c:			; <UNDEFINED> instruction: 0xf01ebdf0
   21120:	stmdacs	r0, {r0, r9, fp, ip, sp, lr, pc}
   21124:	stmdacs	r2, {r3, r4, r5, r6, r7, ip, lr, pc}
   21128:	movwcs	fp, #3844	; 0xf04
   2112c:	biccc	pc, ip, r4, asr #17
   21130:			; <UNDEFINED> instruction: 0xf894d0f2
   21134:	andcs	r7, r0, r8, asr #3
   21138:			; <UNDEFINED> instruction: 0x31c7f894
   2113c:	strteq	pc, [r8], -r4, lsl #2
   21140:	strls	r4, [r0, #-2318]	; 0xfffff6f2
   21144:	ldrbtmi	r9, [r9], #-1793	; 0xfffff8ff
   21148:	biceq	pc, ip, r4, asr #17
   2114c:	stmdami	ip, {r1, r3, r4, r9, sl, lr}
   21150:	ldrbtmi	r3, [r8], #-272	; 0xfffffef0
   21154:			; <UNDEFINED> instruction: 0xf832f006
   21158:	ldrtmi	r4, [r0], -r9, lsr #12
   2115c:			; <UNDEFINED> instruction: 0xf9a6f01e
   21160:	ldrtmi	r1, [r1], -r0, lsr #26
   21164:			; <UNDEFINED> instruction: 0xf8c8f00f
   21168:	andlt	r2, r3, r0
   2116c:	movwcs	fp, #7664	; 0x1df0
   21170:			; <UNDEFINED> instruction: 0xf8c42000
   21174:	andlt	r3, r3, ip, asr #3
   21178:	svclt	0x0000bdf0
   2117c:	strdeq	r0, [r3], -lr
   21180:	andeq	pc, r2, lr, asr #27
   21184:	tstcs	r4, #208, 18	; 0x340000
   21188:	ldrblt	r6, [r0, #-3265]!	; 0xfffff33f
   2118c:	adcmi	r2, r9, #0, 10
   21190:	sadd16mi	fp, sl, r8
   21194:	ldrhtcc	pc, [sp], -r0	; <UNPREDICTABLE>
   21198:			; <UNDEFINED> instruction: 0xf8c02a01
   2119c:	svclt	0x001851cc
   211a0:	orreq	pc, r0, #35	; 0x23
   211a4:	streq	pc, [r8, #-256]!	; 0xffffff00
   211a8:	streq	pc, [r4], -r0, lsl #2
   211ac:	svclt	0x000c4604
   211b0:	orreq	pc, r0, #67	; 0x43
   211b4:			; <UNDEFINED> instruction: 0xf890b29b
   211b8:			; <UNDEFINED> instruction: 0xf8a011d0
   211bc:			; <UNDEFINED> instruction: 0x4628303d
   211c0:			; <UNDEFINED> instruction: 0xf960f01e
   211c4:			; <UNDEFINED> instruction: 0x46294630
   211c8:			; <UNDEFINED> instruction: 0xf896f00f
   211cc:	ldrsbcs	pc, [r0, #132]	; 0x84	; <UNPREDICTABLE>
   211d0:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   211d4:			; <UNDEFINED> instruction: 0xf0232000
   211d8:			; <UNDEFINED> instruction: 0xf8c40380
   211dc:			; <UNDEFINED> instruction: 0xf8a421d4
   211e0:	ldcllt	0, cr3, [r0, #-244]!	; 0xffffff0c
   211e4:			; <UNDEFINED> instruction: 0x4605b538
   211e8:	ldrtcc	lr, [r9], #-2512	; 0xfffff630
   211ec:	addsmi	r1, r4, #23040	; 0x5a00
   211f0:			; <UNDEFINED> instruction: 0xf8d0bf88
   211f4:	ldmdale	r8, {r5, r6, r7}
   211f8:			; <UNDEFINED> instruction: 0xf5b40064
   211fc:	svclt	0x00981f80
   21200:	ldrdeq	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   21204:	ands	sp, fp, r3, lsl #18
   21208:	svcne	0x0080f5b4
   2120c:			; <UNDEFINED> instruction: 0x4621d818
   21210:			; <UNDEFINED> instruction: 0xf846f028
   21214:	ldrdcc	pc, [r4], #133	; 0x85	; <UNPREDICTABLE>
   21218:	rscmi	pc, r8, r5, asr #17
   2121c:	adcmi	r1, r2, #23040	; 0x5a00
   21220:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
   21224:	rsceq	pc, r0, r5, asr #17
   21228:			; <UNDEFINED> instruction: 0xf8d5d2ee
   2122c:	ldrdcs	r4, [r0, -r0]
   21230:	rsccs	pc, r4, r5, asr #17
   21234:	andcs	r5, r0, r4, asr #9
   21238:	teqcs	r8, #3489792	; 0x354000
   2123c:	cfldrslt	mvf5, [r8, #-836]!	; 0xfffffcbc
   21240:	ldrsbcc	pc, [r8, #133]	; 0x85	; <UNPREDICTABLE>
   21244:			; <UNDEFINED> instruction: 0xf0432000
   21248:			; <UNDEFINED> instruction: 0xf8c50301
   2124c:	ldflts	f3, [r8, #-864]!	; 0xfffffca0
   21250:	blmi	533aa4 <tcgetattr@plt+0x52c348>
   21254:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   21258:	ldrbtvc	pc, [r0], #1280	; 0x500	; <UNPREDICTABLE>
   2125c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   21260:	andcs	r4, r0, #32, 12	; 0x2000000
   21264:	movwls	r6, #14363	; 0x381b
   21268:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2126c:	movvs	pc, #72, 4	; 0x80000004
   21270:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   21274:	movwcs	lr, #6605	; 0x19cd
   21278:	cdp	7, 15, cr15, cr8, cr5, {7}
   2127c:	strtmi	sl, [r0], -r1, lsl #18
   21280:	svc	0x00d6f7e5
   21284:	blmi	1f3aac <tcgetattr@plt+0x1ec350>
   21288:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2128c:	blls	fb2fc <tcgetattr@plt+0xf3ba0>
   21290:			; <UNDEFINED> instruction: 0xf04f405a
   21294:	mrsle	r0, SP_irq
   21298:	ldclt	0, cr11, [r0, #-16]
   2129c:	cdp	7, 10, cr15, cr8, cr5, {7}
   212a0:	andeq	r1, r5, r0, asr #18
   212a4:	andeq	r0, r0, r8, ror r3
   212a8:	andeq	r1, r5, ip, lsl #18
   212ac:	ldrlt	r4, [r0, #-2325]	; 0xfffff6eb
   212b0:	ldmdami	r5, {r2, r9, sl, lr}
   212b4:			; <UNDEFINED> instruction: 0x31244479
   212b8:			; <UNDEFINED> instruction: 0xf0054478
   212bc:			; <UNDEFINED> instruction: 0xf504ff7f
   212c0:			; <UNDEFINED> instruction: 0xf7e570f0
   212c4:			; <UNDEFINED> instruction: 0xf8d4eed4
   212c8:	movwcs	r2, #224	; 0xe0
   212cc:	addscc	pc, r4, r4, lsl #17
   212d0:	addscc	pc, r8, r4, asr #17
   212d4:			; <UNDEFINED> instruction: 0xf8844620
   212d8:			; <UNDEFINED> instruction: 0xf8c4309c
   212dc:	ldrsbvc	r3, [r3], -ip
   212e0:	ldrsbcs	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
   212e4:	rsccc	pc, r4, r4, asr #17
   212e8:	andeq	pc, r1, #34	; 0x22
   212ec:	rsccc	pc, ip, r4, asr #17
   212f0:	bicscs	pc, r8, r4, asr #17
   212f4:			; <UNDEFINED> instruction: 0xffacf7ff
   212f8:	mvnscc	pc, #79	; 0x4f
   212fc:	bicscc	pc, r4, r4, asr #17
   21300:	svclt	0x0000bd10
   21304:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   21308:	strdeq	r8, [r3], -ip
   2130c:	ldrlt	r4, [r0, #-2325]	; 0xfffff6eb
   21310:	ldmdami	r5, {r2, r9, sl, lr}
   21314:	teqcc	r8, r9, ror r4
   21318:			; <UNDEFINED> instruction: 0xf0054478
   2131c:			; <UNDEFINED> instruction: 0xf504ff4f
   21320:			; <UNDEFINED> instruction: 0xf7e570f0
   21324:			; <UNDEFINED> instruction: 0xf8d4eea4
   21328:	movwcs	r2, #224	; 0xe0
   2132c:	addscc	pc, r4, r4, lsl #17
   21330:	addscc	pc, r8, r4, asr #17
   21334:			; <UNDEFINED> instruction: 0xf8844620
   21338:			; <UNDEFINED> instruction: 0xf8c4309c
   2133c:	ldrsbvc	r3, [r3], -ip
   21340:	ldrsbcs	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
   21344:	rsccc	pc, r4, r4, asr #17
   21348:	andeq	pc, r1, #34	; 0x22
   2134c:	rsccc	pc, ip, r4, asr #17
   21350:	bicscs	pc, r8, r4, asr #17
   21354:			; <UNDEFINED> instruction: 0xff7cf7ff
   21358:	mvnscc	pc, #79	; 0x4f
   2135c:	bicscc	pc, r4, r4, asr #17
   21360:	svclt	0x0000bd10
   21364:	andeq	pc, r2, r0, lsr pc	; <UNPREDICTABLE>
   21368:	muleq	r3, ip, r0
   2136c:	ldrlt	r4, [r0, #-2325]	; 0xfffff6eb
   21370:	ldmdami	r5, {r2, r9, sl, lr}
   21374:	hvccc	33865	; 0x8449
   21378:			; <UNDEFINED> instruction: 0xf0054478
   2137c:			; <UNDEFINED> instruction: 0xf504ff1f
   21380:			; <UNDEFINED> instruction: 0xf7e570f0
   21384:			; <UNDEFINED> instruction: 0xf8d4ee74
   21388:	movwcs	r2, #224	; 0xe0
   2138c:	addscc	pc, r4, r4, lsl #17
   21390:	addscc	pc, r8, r4, asr #17
   21394:			; <UNDEFINED> instruction: 0xf8844620
   21398:			; <UNDEFINED> instruction: 0xf8c4309c
   2139c:	ldrsbvc	r3, [r3], -ip
   213a0:	ldrsbcs	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
   213a4:	rsccc	pc, r4, r4, asr #17
   213a8:	andeq	pc, r1, #34	; 0x22
   213ac:	rsccc	pc, ip, r4, asr #17
   213b0:	bicscs	pc, r8, r4, asr #17
   213b4:			; <UNDEFINED> instruction: 0xff4cf7ff
   213b8:	mvnscc	pc, #79	; 0x4f
   213bc:	bicscc	pc, r4, r4, asr #17
   213c0:	svclt	0x0000bd10
   213c4:	ldrdeq	pc, [r2], -r0
   213c8:	andeq	r8, r3, ip, lsr r0
   213cc:	ldrlt	r4, [r0, #-2325]	; 0xfffff6eb
   213d0:	ldmdami	r5, {r2, r9, sl, lr}
   213d4:	cmpcc	r8, r9, ror r4
   213d8:			; <UNDEFINED> instruction: 0xf0054478
   213dc:			; <UNDEFINED> instruction: 0xf504feef
   213e0:			; <UNDEFINED> instruction: 0xf7e570f0
   213e4:			; <UNDEFINED> instruction: 0xf8d4ee44
   213e8:	movwcs	r2, #224	; 0xe0
   213ec:	addscc	pc, r4, r4, lsl #17
   213f0:	addscc	pc, r8, r4, asr #17
   213f4:			; <UNDEFINED> instruction: 0xf8844620
   213f8:			; <UNDEFINED> instruction: 0xf8c4309c
   213fc:	ldrsbvc	r3, [r3], -ip
   21400:	ldrsbcs	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
   21404:	rsccc	pc, r4, r4, asr #17
   21408:	andeq	pc, r1, #34	; 0x22
   2140c:	rsccc	pc, ip, r4, asr #17
   21410:	bicscs	pc, r8, r4, asr #17
   21414:			; <UNDEFINED> instruction: 0xff1cf7ff
   21418:	mvnscc	pc, #79	; 0x4f
   2141c:	bicscc	pc, r4, r4, asr #17
   21420:	svclt	0x0000bd10
   21424:	andeq	pc, r2, r0, ror lr	; <UNPREDICTABLE>
   21428:	ldrdeq	r7, [r3], -ip
   2142c:			; <UNDEFINED> instruction: 0xf8dfb40e
   21430:	ldrlt	ip, [r0, #-100]	; 0xffffff9c
   21434:	bge	28d658 <tcgetattr@plt+0x285efc>
   21438:	ldrbtmi	r4, [ip], #2839	; 0xb17
   2143c:			; <UNDEFINED> instruction: 0xf8524604
   21440:	stmdage	r4, {r2, r8, r9, fp, ip}
   21444:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   21448:	movwls	r6, #22555	; 0x581b
   2144c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21450:			; <UNDEFINED> instruction: 0xf0279203
   21454:	stmdbls	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   21458:	tstls	r1, r8, lsl #12
   2145c:	svc	0x0072f7e5
   21460:	stmdbls	r1, {r0, r1, r5, fp, sp, lr}
   21464:	svcvs	0x00184602
   21468:	ldm	sl!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2146c:			; <UNDEFINED> instruction: 0xf7e59804
   21470:	bmi	2dc9c8 <tcgetattr@plt+0x2d526c>
   21474:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   21478:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2147c:	subsmi	r9, sl, r5, lsl #22
   21480:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21484:	andlt	sp, r7, r4, lsl #2
   21488:			; <UNDEFINED> instruction: 0x4010e8bd
   2148c:	ldrbmi	fp, [r0, -r3]!
   21490:	stc	7, cr15, [lr, #916]!	; 0x394
   21494:	andeq	r1, r5, sl, asr r7
   21498:	andeq	r0, r0, r8, ror r3
   2149c:	andeq	r1, r5, lr, lsl r7
   214a0:			; <UNDEFINED> instruction: 0xf1004a1e
   214a4:	ldmdbmi	lr, {r3, r5, r8, r9}
   214a8:	ldrbtlt	r4, [r0], #1146	; 0x47a
   214ac:			; <UNDEFINED> instruction: 0x46195852
   214b0:	strteq	pc, [r0], #-258	; 0xfffffefe
   214b4:	andscc	r6, r0, #1376256	; 0x150000
   214b8:	stcvc	8, cr15, [ip], {82}	; 0x52
   214bc:			; <UNDEFINED> instruction: 0xf8523110
   214c0:			; <UNDEFINED> instruction: 0xf8416c08
   214c4:			; <UNDEFINED> instruction: 0xf8525c10
   214c8:	adcmi	r5, r2, #4, 24	; 0x400
   214cc:	stcvc	8, cr15, [ip], {65}	; 0x41
   214d0:	stcvs	8, cr15, [r8], {65}	; 0x41
   214d4:	stcpl	8, cr15, [r4], {65}	; 0x41
   214d8:	ldmdavs	r6, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   214dc:	ldrbeq	pc, [r8, #-256]	; 0xffffff00	; <UNPREDICTABLE>
   214e0:	strtmi	r2, [sl], -r0, lsl #8
   214e4:	strbvs	r6, [r4], #14
   214e8:	ldrmi	lr, [r4], #-2496	; 0xfffff640
   214ec:	tstcc	r0, #2031616	; 0x1f0000
   214f0:	stcvs	8, cr15, [ip], {83}	; 0x53
   214f4:			; <UNDEFINED> instruction: 0xf8533210
   214f8:			; <UNDEFINED> instruction: 0xf8534c08
   214fc:	adcmi	r1, fp, #4, 24	; 0x400
   21500:	ldcvc	8, cr15, [r0], {66}	; 0x42
   21504:	stcvs	8, cr15, [ip], {66}	; 0x42
   21508:	stcmi	8, cr15, [r8], {66}	; 0x42
   2150c:	stcne	8, cr15, [r4], {66}	; 0x42
   21510:	movwcs	sp, #492	; 0x1ec
   21514:			; <UNDEFINED> instruction: 0x3322e9c0
   21518:			; <UNDEFINED> instruction: 0x4770bcf0
   2151c:	andeq	r1, r5, ip, ror #13
   21520:	andeq	r0, r0, r4, asr #6
   21524:	cmpeq	r8, #0, 2	; <UNPREDICTABLE>
   21528:			; <UNDEFINED> instruction: 0xf1006881
   2152c:	ldrbtlt	r0, [r0], #552	; 0x228
   21530:			; <UNDEFINED> instruction: 0xf8d2461c
   21534:	andscc	ip, r0, #0
   21538:	stcvc	8, cr15, [ip], {82}	; 0x52
   2153c:			; <UNDEFINED> instruction: 0xf8523310
   21540:			; <UNDEFINED> instruction: 0xf8526c08
   21544:	adcmi	r5, r2, #4, 24	; 0x400
   21548:	ldcgt	8, cr15, [r0], {67}	; 0x43
   2154c:	stcvc	8, cr15, [ip], {67}	; 0x43
   21550:	stcvs	8, cr15, [r8], {67}	; 0x43
   21554:	stcpl	8, cr15, [r4], {67}	; 0x43
   21558:	ldmib	r1, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   2155c:	bvs	12f1d70 <tcgetattr@plt+0x12ea614>
   21560:	eormi	lr, r2, #192, 18	; 0x300000
   21564:	addscc	pc, r0, r0, asr #17
   21568:			; <UNDEFINED> instruction: 0x4770bcf0
   2156c:			; <UNDEFINED> instruction: 0x4604b5f0
   21570:	andcc	fp, r4, r3, lsl #1
   21574:	cmpeq	r8, #4, 2	; <UNPREDICTABLE>
   21578:	eoreq	pc, r8, #4, 2
   2157c:	orreq	pc, r8, r4, lsl #2
   21580:	ldrdgt	pc, [r0], -r3
   21584:			; <UNDEFINED> instruction: 0xf8533310
   21588:	andscc	r7, r0, #12, 24	; 0xc00
   2158c:	stcvs	8, cr15, [r8], {83}	; 0x53
   21590:	stcpl	8, cr15, [r4], {83}	; 0x53
   21594:			; <UNDEFINED> instruction: 0xf842428b
   21598:			; <UNDEFINED> instruction: 0xf842cc10
   2159c:			; <UNDEFINED> instruction: 0xf8427c0c
   215a0:			; <UNDEFINED> instruction: 0xf8426c08
   215a4:	mvnle	r5, r4, lsl #24
   215a8:			; <UNDEFINED> instruction: 0x3090f8d4
   215ac:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   215b0:	ldreq	r9, [fp], #1
   215b4:			; <UNDEFINED> instruction: 0xf00cd50a
   215b8:	stmdals	r1, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   215bc:	eorne	lr, r2, #212, 18	; 0x350000
   215c0:	andlt	r2, r3, r0, lsl #6
   215c4:	ldrhtmi	lr, [r0], #141	; 0x8d
   215c8:	blt	fdd604 <tcgetattr@plt+0xfd5ea8>
   215cc:	ldc2	0, cr15, [r2, #48]!	; 0x30
   215d0:	ldrb	r9, [r3, r1, lsl #16]!
   215d4:	bmi	7f3a54 <tcgetattr@plt+0x7ec2f8>
   215d8:	blmi	7f27c4 <tcgetattr@plt+0x7eb068>
   215dc:	addlt	fp, r4, r0, ror r5
   215e0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   215e4:	ldmdavs	r2, {r2, r9, sl, lr}
   215e8:			; <UNDEFINED> instruction: 0xf04f9203
   215ec:			; <UNDEFINED> instruction: 0xf8d00200
   215f0:	ldm	r3, {r3, r4, r6, r7, r8, sp}
   215f4:	ldrbeq	r0, [r3, r3]
   215f8:			; <UNDEFINED> instruction: 0x5638e9d4
   215fc:			; <UNDEFINED> instruction: 0xf8ad9001
   21600:	strle	r1, [ip, #-8]
   21604:	blmi	4f3e60 <tcgetattr@plt+0x4ec704>
   21608:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2160c:	blls	fb67c <tcgetattr@plt+0xf3f20>
   21610:			; <UNDEFINED> instruction: 0xf04f405a
   21614:	tstle	r9, r0, lsl #6
   21618:	andlt	r2, r4, r0
   2161c:	ldmdbmi	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   21620:	ldmdami	r0, {r1, r3, r5, r9, sl, lr}
   21624:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   21628:			; <UNDEFINED> instruction: 0xf0053168
   2162c:	cdpcs	13, 0, cr15, cr4, cr7, {6}
   21630:	stmdbge	r1, {r3, r5, r6, r7, r8, fp, ip, lr, pc}
   21634:	strtmi	r2, [r8], -r5, lsl #4
   21638:	stmda	sl, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2163c:	mvnle	r2, r0, lsl #16
   21640:	stclne	15, cr1, [r9, #-456]!	; 0xfffffe38
   21644:			; <UNDEFINED> instruction: 0xf00e1d20
   21648:	bfc	pc, (invalid: 30:27)	; <UNPREDICTABLE>
   2164c:	ldcl	7, cr15, [r0], {229}	; 0xe5
   21650:			; <UNDEFINED> instruction: 0x000515bc
   21654:	andeq	r0, r0, r8, ror r3
   21658:	andeq	pc, r2, r6, ror #18
   2165c:	andeq	r1, r5, ip, lsl #11
   21660:	andeq	pc, r2, r0, lsr #24
   21664:	andeq	pc, r2, r6, lsl r9	; <UNPREDICTABLE>
   21668:			; <UNDEFINED> instruction: 0x4605b5f8
   2166c:			; <UNDEFINED> instruction: 0x4604493b
   21670:	ldrsbcs	pc, [r0, #128]	; 0x80	; <UNPREDICTABLE>
   21674:			; <UNDEFINED> instruction: 0xf8552300
   21678:	ldrbtmi	r7, [r9], #-2820	; 0xfffff4fc
   2167c:	biccc	pc, ip, r0, asr #17
   21680:	ldmdami	r7!, {r2, r3, r4, r5, r6, r8, ip, sp}
   21684:	ldrbtmi	r6, [r8], #-2214	; 0xfffff75a
   21688:	ldc2	0, cr15, [r8, #20]
   2168c:	ldrsbcs	pc, [r0, #132]	; 0x84	; <UNPREDICTABLE>
   21690:	stmdale	r4!, {r0, r1, r2, r3, r9, fp, sp}
   21694:			; <UNDEFINED> instruction: 0xf002e8df
   21698:			; <UNDEFINED> instruction: 0x2323230c
   2169c:	stmdaeq	r3!, {r0, r1, r5, r8, r9, sp}
   216a0:	andsne	r3, r2, #5308416	; 0x510000
   216a4:	subscc	r1, sl, r2, lsl sl
   216a8:			; <UNDEFINED> instruction: 0x210168b8
   216ac:	cdp2	7, 2, cr15, cr10, cr6, {7}
   216b0:	mvnscc	pc, #79	; 0x4f
   216b4:			; <UNDEFINED> instruction: 0xf8c42000
   216b8:	ldflte	f3, [r8, #848]!	; 0x350
   216bc:	tstcs	r0, r2, ror #24
   216c0:			; <UNDEFINED> instruction: 0xf00d4628
   216c4:	bvs	1d20060 <tcgetattr@plt+0x1d18904>
   216c8:	ldrble	r0, [r1, #1115]!	; 0x45b
   216cc:			; <UNDEFINED> instruction: 0xf00d4628
   216d0:			; <UNDEFINED> instruction: 0xf04ffb5b
   216d4:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   216d8:	bicscc	pc, r4, r4, asr #17
   216dc:	stmdbmi	r1!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   216e0:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
   216e4:	cmncc	ip, r8, ror r4
   216e8:	stc2l	0, cr15, [r8, #-20]!	; 0xffffffec
   216ec:	mvnscc	pc, #79	; 0x4f
   216f0:			; <UNDEFINED> instruction: 0xf8c42000
   216f4:	ldflte	f3, [r8, #848]!	; 0x350
   216f8:	andcs	r2, r0, r0, lsl #6
   216fc:			; <UNDEFINED> instruction: 0xf04f64e3
   21700:			; <UNDEFINED> instruction: 0xf8c433ff
   21704:	ldflte	f3, [r8, #848]!	; 0x350
   21708:	movwcs	lr, #10710	; 0x29d6
   2170c:	stccc	8, cr6, [r1, #-340]	; 0xfffffeac
   21710:	sbcle	r4, sp, #-1342177270	; 0xb000000a
   21714:	movwcc	r6, #6839	; 0x1ab7
   21718:	ldrsbtvs	r0, [r3], #137	; 0x89
   2171c:			; <UNDEFINED> instruction: 0xf003429d
   21720:	lfmpl	f0, 2, [r9], #-28	; 0xffffffe4
   21724:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   21728:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
   2172c:	blx	1069738 <tcgetattr@plt+0x1061fdc>
   21730:	b	c5df40 <tcgetattr@plt+0xc567e4>
   21734:	mvnle	r0, r2, lsl #4
   21738:			; <UNDEFINED> instruction: 0x4628e7ba
   2173c:	stc2l	0, cr15, [r6, #-48]!	; 0xffffffd0
   21740:	mvnscc	pc, #79	; 0x4f
   21744:			; <UNDEFINED> instruction: 0xf8c42000
   21748:	ldflte	f3, [r8, #848]!	; 0x350
   2174c:	andcs	r2, r0, r1, lsl #6
   21750:			; <UNDEFINED> instruction: 0xf04f64e3
   21754:			; <UNDEFINED> instruction: 0xf8c433ff
   21758:	ldflte	f3, [r8, #848]!	; 0x350
   2175c:	andeq	pc, r2, sl, asr #23
   21760:	andeq	pc, r2, sl, asr #17
   21764:	andeq	pc, r2, r2, ror #22
   21768:	andeq	pc, r2, r8, ror r8	; <UNPREDICTABLE>
   2176c:	svclt	0x00d42aff
   21770:	movwcs	r2, #4864	; 0x1300
   21774:	svccc	0x00fff1b2
   21778:			; <UNDEFINED> instruction: 0xf043bf08
   2177c:	cmnlt	fp, r1, lsl #6
   21780:	andsle	r2, sp, r6, lsr #18
   21784:	tstle	r4, r0, lsr r9
   21788:	andcs	r2, r8, #0, 6
   2178c:	subcc	pc, r5, r0, lsl #17
   21790:	subcc	pc, r6, r0, lsl #17
   21794:	subcc	pc, r7, r0, lsl #17
   21798:	subcs	pc, r4, r0, lsl #17
   2179c:	ldrbmi	r2, [r0, -r1]!
   217a0:	andle	r2, r8, r6, lsr #18
   217a4:	andsle	r2, r7, r0, lsr r9
   217a8:	svclt	0x0004293a
   217ac:	addvc	pc, r0, #66	; 0x42
   217b0:	andcs	r6, r1, r2, lsl #9
   217b4:			; <UNDEFINED> instruction: 0xf0424770
   217b8:	strvs	r7, [r2], #-640	; 0xfffffd80
   217bc:	ldrbmi	r2, [r0, -r1]!
   217c0:	andcs	r2, r8, #0, 6
   217c4:	subcc	pc, r1, r0, lsl #17
   217c8:	subcc	pc, r2, r0, lsl #17
   217cc:	subcc	pc, r3, r0, lsl #17
   217d0:	subcs	pc, r0, r0, lsl #17
   217d4:	ldrbmi	r2, [r0, -r1]!
   217d8:	addvc	pc, r0, #66	; 0x42
   217dc:	andcs	r6, r1, r2, asr #8
   217e0:	svclt	0x00004770
   217e4:	ldrsbcc	pc, [r8, #128]	; 0x80	; <UNPREDICTABLE>
   217e8:	strle	r0, [r0, #-2011]	; 0xfffff825
   217ec:	stmdavs	r3, {r4, r5, r6, r8, r9, sl, lr}
   217f0:	ldrlt	r4, [r0, #-2327]	; 0xfffff6e9
   217f4:			; <UNDEFINED> instruction: 0x46044479
   217f8:			; <UNDEFINED> instruction: 0xf00968d8
   217fc:	b	145ffd8 <tcgetattr@plt+0x145887c>
   21800:	andle	r0, sp, r1, lsl #6
   21804:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   21808:			; <UNDEFINED> instruction: 0xf8d44479
   2180c:	ldrbtmi	r2, [r8], #-224	; 0xffffff20
   21810:			; <UNDEFINED> instruction: 0xf0053190
   21814:			; <UNDEFINED> instruction: 0xf8d4fcd3
   21818:			; <UNDEFINED> instruction: 0xf01d00e0
   2181c:	stmdblt	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   21820:	stmdavs	r3!, {r4, r8, sl, fp, ip, sp, pc}
   21824:	ldrdne	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   21828:			; <UNDEFINED> instruction: 0xf0266898
   2182c:	stmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   21830:	movwcs	r4, #2314	; 0x90a
   21834:	stmvs	r0, {r9, sp}
   21838:			; <UNDEFINED> instruction: 0xf8d04479
   2183c:			; <UNDEFINED> instruction: 0xf0090110
   21840:	stmdavs	r3!, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
   21844:			; <UNDEFINED> instruction: 0x4010e8bd
   21848:			; <UNDEFINED> instruction: 0xf0126898
   2184c:	svclt	0x0000ba75
   21850:	andeq	pc, r2, ip, ror r7	; <UNPREDICTABLE>
   21854:	andeq	pc, r2, ip, lsr sl	; <UNPREDICTABLE>
   21858:	andeq	pc, r2, lr, lsr #14
   2185c:	strdeq	sl, [r2], -r4
   21860:	ldrsbcc	pc, [r8, #128]	; 0x80	; <UNPREDICTABLE>
   21864:	strle	r0, [r0, #-2011]	; 0xfffff825
   21868:	stmdbmi	lr, {r4, r5, r6, r8, r9, sl, lr}
   2186c:			; <UNDEFINED> instruction: 0x4604b510
   21870:	ldrdcs	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
   21874:	stmdami	ip, {r0, r3, r4, r5, r6, sl, lr}
   21878:	ldrbtmi	r3, [r8], #-420	; 0xfffffe5c
   2187c:	ldc2	0, cr15, [lr], {5}
   21880:	ldrdeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   21884:			; <UNDEFINED> instruction: 0xffc0f01d
   21888:	stmiavs	r0!, {r4, r6, r8, ip, sp, pc}
   2188c:	ldrdne	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   21890:	cdp2	0, 14, cr15, cr10, cr14, {0}
   21894:	pop	{r0, r1, r5, fp, sp, lr}
   21898:	ldmvs	r8, {r4, lr}
   2189c:	blt	135d8ec <tcgetattr@plt+0x1356190>
   218a0:	svclt	0x0000bd10
   218a4:	ldrdeq	pc, [r2], -r0
   218a8:	andeq	pc, r2, r2, asr #13
   218ac:	ldrblt	r2, [r0, #-2815]!	; 0xfffff501
   218b0:	strcs	fp, [r0], #-4052	; 0xfffff02c
   218b4:			; <UNDEFINED> instruction: 0xf1b22401
   218b8:	svclt	0x00083fff
   218bc:	streq	pc, [r1], #-68	; 0xffffffbc
   218c0:	blcs	100b8 <tcgetattr@plt+0x895c>
   218c4:	svclt	0x00d44605
   218c8:	andcs	r2, r1, r0
   218cc:	svccc	0x00fff1b3
   218d0:			; <UNDEFINED> instruction: 0xf040bf08
   218d4:	stmiblt	r0!, {r0}
   218d8:	cdpls	12, 0, cr9, cr4, cr4, {0}
   218dc:	svclt	0x00d42cff
   218e0:	strcs	r2, [r1], #-1024	; 0xfffffc00
   218e4:	svccc	0x00fff1b6
   218e8:			; <UNDEFINED> instruction: 0xf044bf08
   218ec:	ldmdblt	ip!, {r0, sl}
   218f0:	andle	r2, r8, r6, lsr #18
   218f4:	andle	r2, pc, r0, lsr r9	; <UNPREDICTABLE>
   218f8:	svclt	0x0018293a
   218fc:	andsle	r2, r5, r1
   21900:	andcs	fp, r0, r0, ror sp
   21904:	sbcslt	fp, r9, #112, 26	; 0x1c00
   21908:	rscslt	fp, r2, #208, 4
   2190c:	blx	35f8ee <tcgetattr@plt+0x358192>
   21910:	andcs	r4, r1, r3, lsl #12
   21914:	cfldrdlt	mvd6, [r0, #-172]!	; 0xffffff54
   21918:	blls	14e484 <tcgetattr@plt+0x146d28>
   2191c:	sbcslt	fp, sl, #208, 4
   21920:	blx	df902 <tcgetattr@plt+0xd81a6>
   21924:	andcs	r4, r1, r3, lsl #12
   21928:	cfldrdlt	mvd6, [r0, #-428]!	; 0xfffffe54
   2192c:	blls	14e498 <tcgetattr@plt+0x146d3c>
   21930:	sbcslt	fp, sl, #208, 4
   21934:	blx	ffe5f914 <tcgetattr@plt+0xffe581b8>
   21938:	andcs	r4, r1, r3, lsl #12
   2193c:	cfldrdlt	mvd6, [r0, #-684]!	; 0xfffffd54
   21940:	strcs	pc, [r8], #2271	; 0x8df
   21944:	strcc	pc, [r8], #2271	; 0x8df
   21948:	push	{r1, r3, r4, r5, r6, sl, lr}
   2194c:			; <UNDEFINED> instruction: 0xb09647f0
   21950:			; <UNDEFINED> instruction: 0xf8df58d3
   21954:	ldmdavs	fp, {r7, sl, sp, lr}
   21958:			; <UNDEFINED> instruction: 0xf04f9315
   2195c:			; <UNDEFINED> instruction: 0xf8d00300
   21960:	ldrbtmi	r3, [lr], #-472	; 0xfffffe28
   21964:	strle	r0, [r9], #-2009	; 0xfffff827
   21968:	ldrdcc	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
   2196c:			; <UNDEFINED> instruction: 0xb12b4605
   21970:	ldrdmi	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
   21974:	blcc	c3fa08 <tcgetattr@plt+0xc382ac>
   21978:	stmdble	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
   2197c:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   21980:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   21984:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21988:	blls	57b9f8 <tcgetattr@plt+0x57429c>
   2198c:			; <UNDEFINED> instruction: 0xf04f405a
   21990:			; <UNDEFINED> instruction: 0xf0400300
   21994:	andslt	r8, r6, sp, lsl #4
   21998:			; <UNDEFINED> instruction: 0x87f0e8bd
   2199c:	ldrdcc	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   219a0:	rsble	r2, ip, r0, lsl #22
   219a4:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   219a8:			; <UNDEFINED> instruction: 0xf8df447b
   219ac:			; <UNDEFINED> instruction: 0x46221434
   219b0:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   219b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   219b8:			; <UNDEFINED> instruction: 0xf00531b4
   219bc:	stmdavc	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   219c0:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   219c4:	vpmax.s8	d2, d0, d9
   219c8:	andcs	r8, r0, #248	; 0xf8
   219cc:	blx	299fe <tcgetattr@plt+0x222a2>
   219d0:	strtmi	r3, [r7], -r2, lsl #4
   219d4:	svccc	0x0001f814
   219d8:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
   219dc:	stmdbcs	r9, {r4, r5, r9, fp, ip, sp}
   219e0:	blcs	f181bc <tcgetattr@plt+0xf10a60>
   219e4:	ldcne	15, cr11, [ip], #32
   219e8:	ldmdale	r9!, {r2, r4, r5, r9, fp, sp}
   219ec:	vpmin.s8	d2, d0, d20
   219f0:	ldm	pc, {r0, r3, r4, r5, r8, pc}^	; <UNPREDICTABLE>
   219f4:	rsceq	pc, r5, r2, lsl r0	; <UNPREDICTABLE>
   219f8:	rsceq	r0, r5, r7, lsr r1
   219fc:	rscseq	r0, r4, r7, lsr r1
   21a00:	teqeq	r7, r7, lsr r1
   21a04:	teqeq	r7, r7, lsr r1
   21a08:	sbceq	r0, pc, r7, lsr r1	; <UNPREDICTABLE>
   21a0c:	strhteq	r0, [sp], ip
   21a10:	teqeq	r7, r7, lsr r1
   21a14:	teqeq	r7, r7, lsr r1
   21a18:	teqeq	r7, r7, lsr r1
   21a1c:	teqeq	r7, r7, lsr r1
   21a20:	teqeq	r7, r7, lsr r1
   21a24:	teqeq	r7, r7, lsr r1
   21a28:	teqeq	r7, r7, lsr r1
   21a2c:	teqeq	r7, r7, lsr r1
   21a30:	teqeq	r7, r7, lsr r1
   21a34:	teqeq	r7, r7, lsr r1
   21a38:	teqeq	r7, r7, lsr r1
   21a3c:	teqeq	r7, r7, lsr r1
   21a40:	teqeq	r7, r7, lsr r1
   21a44:	teqeq	r7, r7, lsr r1
   21a48:	teqeq	r7, r7, lsr r1
   21a4c:	teqeq	r7, r7, lsr r1
   21a50:	teqeq	r7, r7, lsr r1
   21a54:	teqeq	r7, r7, lsr r1
   21a58:	teqeq	r7, r7, lsr r1
   21a5c:	subeq	r0, r7, r7, lsr r1
   21a60:			; <UNDEFINED> instruction: 0xf0002a68
   21a64:	bcs	1c41e88 <tcgetattr@plt+0x1c3a72c>
   21a68:	rscshi	pc, ip, r0, asr #32
   21a6c:	blcs	3fb00 <tcgetattr@plt+0x383a4>
   21a70:	ldmibmi	sp, {r2, r7, r8, ip, lr, pc}^
   21a74:	ldrbtmi	r6, [r9], #-2216	; 0xfffff758
   21a78:	stc2l	0, cr15, [sl, #56]!	; 0x38
   21a7c:	blmi	ff71b87c <tcgetattr@plt+0xff714120>
   21a80:			; <UNDEFINED> instruction: 0xe792447b
   21a84:	ldmibmi	fp, {r1, r3, r4, r6, r7, r8, r9, fp, lr}^
   21a88:	ldmpl	r3!, {r0, r1, r2, r3, r5, fp, sp, lr}^
   21a8c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   21a90:			; <UNDEFINED> instruction: 0xf8aaf009
   21a94:			; <UNDEFINED> instruction: 0xf47f2802
   21a98:	qsub16mi	sl, r0, r1
   21a9c:			; <UNDEFINED> instruction: 0xf7e5213b
   21aa0:			; <UNDEFINED> instruction: 0x4604ec58
   21aa4:			; <UNDEFINED> instruction: 0xf43f2800
   21aa8:	stmdavc	r3, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   21aac:			; <UNDEFINED> instruction: 0xf43f2b00
   21ab0:	ldmibmi	r1, {r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}^
   21ab4:	ldmmi	r1, {r1, r2, r6, sl, fp, ip}^
   21ab8:			; <UNDEFINED> instruction: 0x46324479
   21abc:	biccc	r4, r4, r8, ror r4
   21ac0:	blx	1f5dade <tcgetattr@plt+0x1f56382>
   21ac4:	blcs	fffc58 <tcgetattr@plt+0xff84fc>
   21ac8:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
   21acc:	stmdacs	r0, {r4, r5, r6, fp, ip, sp, lr}
   21ad0:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
   21ad4:			; <UNDEFINED> instruction: 0xff78f009
   21ad8:	stmdacs	r0, {r2, r9, sl, lr}
   21adc:	msrhi	SPSR_fsxc, r0
   21ae0:			; <UNDEFINED> instruction: 0xf009a907
   21ae4:	blls	221800 <tcgetattr@plt+0x21a0a4>
   21ae8:	adccs	pc, fp, #77594624	; 0x4a00000
   21aec:	adccs	pc, sl, #211812352	; 0xca00000
   21af0:	blx	fe8ae702 <tcgetattr@plt+0xfe8a6fa6>
   21af4:	ldmdaeq	fp, {r0, r1, r8, r9, sp}^
   21af8:	movwcc	r0, #4251	; 0x109b
   21afc:	strmi	r9, [r6], -r3, lsl #6
   21b00:			; <UNDEFINED> instruction: 0xf0274618
   21b04:	blls	1208d8 <tcgetattr@plt+0x11917c>
   21b08:	strmi	r9, [r4], -r7, lsl #18
   21b0c:			; <UNDEFINED> instruction: 0x46224630
   21b10:	ldmib	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21b14:	strmi	r1, [r6], -r2, asr #24
   21b18:	ldmibmi	r9!, {r1, r2, r4, ip, lr, pc}
   21b1c:	svcvs	0x00382206
   21b20:			; <UNDEFINED> instruction: 0xf7e54479
   21b24:			; <UNDEFINED> instruction: 0xb126ed9e
   21b28:	shasxmi	r6, r2, r8
   21b2c:			; <UNDEFINED> instruction: 0xf7e54621
   21b30:			; <UNDEFINED> instruction: 0xf8d5ed98
   21b34:	svcvs	0x003820ec
   21b38:			; <UNDEFINED> instruction: 0xf0002a01
   21b3c:	ldmibmi	r1!, {r0, r1, r3, r4, r5, r8, pc}
   21b40:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
   21b44:	stc	7, cr15, [ip, #916]	; 0x394
   21b48:			; <UNDEFINED> instruction: 0xf7e54620
   21b4c:	ldr	lr, [r5, -r6, ror #19]
   21b50:			; <UNDEFINED> instruction: 0xf01d4620
   21b54:	stmdacs	r0, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   21b58:	svcge	0x0010f43f
   21b5c:	blcs	fffbf0 <tcgetattr@plt+0xff8494>
   21b60:	svcge	0x000cf43f
   21b64:	strtmi	r6, [r1], -r8, lsr #17
   21b68:	ldc2l	0, cr15, [r2, #-56]!	; 0xffffffc8
   21b6c:	stmibmi	r6!, {r1, r2, r8, r9, sl, sp, lr, pc}
   21b70:	blge	20c398 <tcgetattr@plt+0x204c3c>
   21b74:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
   21b78:	strtmi	sl, [r0], -r6, lsl #20
   21b7c:			; <UNDEFINED> instruction: 0xf7e5682d
   21b80:	stmdacs	r3, {r1, r2, r5, sl, fp, sp, lr, pc}
   21b84:	sbchi	pc, r3, r0
   21b88:	strtmi	r4, [r1], -r0, lsr #17
   21b8c:			; <UNDEFINED> instruction: 0xf0054478
   21b90:	usat	pc, #19, r5, lsl #22	; <UNPREDICTABLE>
   21b94:	bge	234214 <tcgetattr@plt+0x22cab8>
   21b98:	andls	sl, r0, #7168	; 0x1c00
   21b9c:	bge	1b2d88 <tcgetattr@plt+0x1ab62c>
   21ba0:	stmdavs	sp!, {r5, r9, sl, lr}
   21ba4:	ldc	7, cr15, [r2], {229}	; 0xe5
   21ba8:			; <UNDEFINED> instruction: 0xf0002803
   21bac:	ldmmi	r9, {r0, r1, r2, r3, r7, pc}
   21bb0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   21bb4:	blx	ddbd2 <tcgetattr@plt+0xd6476>
   21bb8:	blcs	f1b740 <tcgetattr@plt+0xf13fe4>
   21bbc:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   21bc0:			; <UNDEFINED> instruction: 0xf01d4620
   21bc4:	stmdacs	r0, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
   21bc8:	mrcge	4, 6, APSR_nzcv, cr8, cr15, {1}
   21bcc:	strtmi	r6, [r1], -r8, lsr #17
   21bd0:	stc2l	0, cr15, [sl, #-56]	; 0xffffffc8
   21bd4:	ldmvs	r8, {r0, r1, r3, r5, fp, sp, lr}
   21bd8:			; <UNDEFINED> instruction: 0xf8aef012
   21bdc:	strtmi	lr, [r0], -lr, asr #13
   21be0:			; <UNDEFINED> instruction: 0xf8d52300
   21be4:	movwls	sl, #20480	; 0x5000
   21be8:	blx	17ddc8e <tcgetattr@plt+0x17d6532>
   21bec:	stmdacs	r0, {r0, r7, r9, sl, lr}
   21bf0:			; <UNDEFINED> instruction: 0xf8dfd034
   21bf4:	cdpge	2, 0, cr8, cr5, cr4, {1}
   21bf8:	ldrbtmi	r4, [r8], #3976	; 0xf88
   21bfc:	eor	r4, sl, pc, ror r4
   21c00:	ldrtmi	r2, [r1], -sl, lsl #4
   21c04:	ldmdb	sl, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21c08:	mrrcne	11, 0, r9, sl, cr5
   21c0c:	ldmdavc	fp, {r0, r2, r9, ip, pc}
   21c10:			; <UNDEFINED> instruction: 0x46052b3b
   21c14:	addshi	pc, r3, r0, asr #32
   21c18:	vtst.8	q1, q8, <illegal reg q15.5>
   21c1c:			; <UNDEFINED> instruction: 0x46418090
   21c20:			; <UNDEFINED> instruction: 0xf7e54630
   21c24:	bge	25c8d4 <tcgetattr@plt+0x255178>
   21c28:	andls	sl, r0, #7168	; 0x1c00
   21c2c:	bge	1b3518 <tcgetattr@plt+0x1abdbc>
   21c30:	bl	ff35fbcc <tcgetattr@plt+0xff358470>
   21c34:	tstle	ip, r3, lsl #16
   21c38:	mlacs	r0, sp, r8, pc	; <UNPREDICTABLE>
   21c3c:	mulsne	ip, sp, r8
   21c40:	mulseq	r8, sp, r8
   21c44:			; <UNDEFINED> instruction: 0xf970f7f6
   21c48:	strmi	r4, [r2], -r9, lsr #12
   21c4c:			; <UNDEFINED> instruction: 0xf0264650
   21c50:	stmdals	r5, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   21c54:	stmdavc	r3, {r4, r8, ip, sp, pc}
   21c58:	bicsle	r2, r1, r0, lsl #22
   21c5c:			; <UNDEFINED> instruction: 0xf7e54648
   21c60:	pkhtb	lr, fp, ip, asr #18
   21c64:	stmdami	pc!, {r1, r2, r3, r5, r6, r8, fp, lr}^	; <UNPREDICTABLE>
   21c68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   21c6c:			; <UNDEFINED> instruction: 0xf00531b4
   21c70:	str	pc, [r3], r5, lsr #21
   21c74:	stmdavs	sp!, {r0, r1, r5, fp, ip, sp, lr}
   21c78:	rsble	r2, r6, r0, lsl #22
   21c7c:	cfmadd32ge	mvax1, mvfx4, mvfx8, mvfx0
   21c80:	blx	4ddd26 <tcgetattr@plt+0x4d65ca>
   21c84:	andls	r4, r8, r7, lsl #12
   21c88:	bicslt	r7, fp, r3, lsl #16
   21c8c:	andcs	r4, sl, #51380224	; 0x3100000
   21c90:	ldm	r4, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21c94:	ldmdavc	fp, {r3, r8, r9, fp, ip, pc}
   21c98:	svclt	0x00182b00
   21c9c:			; <UNDEFINED> instruction: 0x46012b3b
   21ca0:	ldmcs	pc!, {r0, r1, r3, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   21ca4:	strtmi	sp, [r8], -r9, lsl #16
   21ca8:	ldc2	0, cr15, [ip], {38}	; 0x26
   21cac:	stmdavc	r3, {r3, fp, ip, pc}
   21cb0:	mvnle	r2, fp, lsr fp
   21cb4:	andls	r3, r8, r1
   21cb8:	ldmdami	fp, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   21cbc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   21cc0:	blx	1f5dcdc <tcgetattr@plt+0x1f56580>
   21cc4:			; <UNDEFINED> instruction: 0xf7e54638
   21cc8:	ldrb	lr, [r7], -r8, lsr #18
   21ccc:			; <UNDEFINED> instruction: 0x2607e9dd
   21cd0:	blls	1ccd1c <tcgetattr@plt+0x1c55c0>
   21cd4:			; <UNDEFINED> instruction: 0x46202110
   21cd8:	strcs	lr, [r0], -sp, asr #19
   21cdc:	ldrbtmi	r4, [sl], #-2643	; 0xfffff5ad
   21ce0:	blx	195dd86 <tcgetattr@plt+0x195662a>
   21ce4:			; <UNDEFINED> instruction: 0x46234952
   21ce8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
   21cec:			; <UNDEFINED> instruction: 0xf00968e8
   21cf0:	ldmdbmi	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}^
   21cf4:	andcs	r4, r1, #36700160	; 0x2300000
   21cf8:	stmiavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   21cfc:			; <UNDEFINED> instruction: 0xf878f009
   21d00:			; <UNDEFINED> instruction: 0xf4436b2b
   21d04:			; <UNDEFINED> instruction: 0xf0435380
   21d08:			; <UNDEFINED> instruction: 0x632b0301
   21d0c:	ldmib	sp, {r1, r2, r4, r5, r9, sl, sp, lr, pc}^
   21d10:	ldcge	6, cr2, [r1], {7}
   21d14:	tstcs	r0, r6, lsl #22
   21d18:	stmib	sp, {r5, r9, sl, lr}^
   21d1c:	bmi	11ab524 <tcgetattr@plt+0x11a3dc8>
   21d20:			; <UNDEFINED> instruction: 0xf027447a
   21d24:	stmdbmi	r5, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}^
   21d28:	andcs	r4, r1, #36700160	; 0x2300000
   21d2c:	stmiavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   21d30:			; <UNDEFINED> instruction: 0xf85ef009
   21d34:	strtmi	r4, [r3], -r2, asr #18
   21d38:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
   21d3c:	stmdami	r1, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   21d40:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   21d44:	blx	eddd60 <tcgetattr@plt+0xed6604>
   21d48:	strtmi	lr, [r8], -r8, lsl #15
   21d4c:	blx	ff65ddee <tcgetattr@plt+0xff656692>
   21d50:			; <UNDEFINED> instruction: 0x4630e614
   21d54:	b	ffddfcf0 <tcgetattr@plt+0xffdd8594>
   21d58:	bl	23f60 <tcgetattr@plt+0x1c804>
   21d5c:	andls	r0, r7, r0, asr #32
   21d60:			; <UNDEFINED> instruction: 0xf43f2800
   21d64:			; <UNDEFINED> instruction: 0xf027ae0b
   21d68:	bls	220674 <tcgetattr@plt+0x218f18>
   21d6c:	ldrtmi	r4, [r0], -r4, lsl #12
   21d70:			; <UNDEFINED> instruction: 0xf7e54621
   21d74:	mcrrne	11, 8, lr, r3, cr2
   21d78:			; <UNDEFINED> instruction: 0xf43f4605
   21d7c:	stmdage	r8, {r0, r2, r5, r6, r7, r9, sl, fp, sp, pc}
   21d80:	andcs	r4, r0, #59768832	; 0x3900000
   21d84:			; <UNDEFINED> instruction: 0xf00c9003
   21d88:			; <UNDEFINED> instruction: 0x462af87f
   21d8c:	stmdals	r3, {r0, r5, r9, sl, lr}
   21d90:	blx	e5ddd2 <tcgetattr@plt+0xe56676>
   21d94:			; <UNDEFINED> instruction: 0xf00d9803
   21d98:	stmdami	fp!, {r0, r3, r6, r9, fp, ip, sp, lr, pc}
   21d9c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   21da0:	ldc2l	0, cr15, [r0, #28]
   21da4:	strtmi	r4, [r1], -sl, lsr #12
   21da8:			; <UNDEFINED> instruction: 0xf0092000
   21dac:	strb	pc, [r5, #4089]!	; 0xff9	; <UNPREDICTABLE>
   21db0:	ldmdb	lr, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21db4:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
   21db8:	mrrc	7, 14, pc, r2, cr5	; <UNPREDICTABLE>
   21dbc:	stmdbmi	r4!, {r2, r6, r7, r9, sl, sp, lr, pc}
   21dc0:	svcvs	0x00382206
   21dc4:			; <UNDEFINED> instruction: 0xf7e54479
   21dc8:	ldrt	lr, [r2], ip, asr #24
   21dcc:	andeq	r1, r5, ip, asr #4
   21dd0:	andeq	r0, r0, r8, ror r3
   21dd4:	andeq	r1, r5, r2, lsr r2
   21dd8:	andeq	r1, r5, r0, lsl r2
   21ddc:	ldrdeq	pc, [r2], -ip
   21de0:	muleq	r2, r0, r8
   21de4:	ldrdeq	pc, [r2], -r2
   21de8:	andeq	sl, r2, r6, rrx
   21dec:	andeq	pc, r2, r0, lsl #10
   21df0:	andeq	r0, r0, r8, ror #7
   21df4:	andeq	pc, r2, r8, ror r5	; <UNPREDICTABLE>
   21df8:	andeq	pc, r2, ip, lsl #15
   21dfc:	muleq	r2, r8, ip
   21e00:	strdeq	pc, [r2], -r4
   21e04:	andeq	sl, r2, r2, lsl r0
   21e08:	andeq	pc, r2, r6, lsr #8
   21e0c:	andeq	pc, r2, r4, asr r4	; <UNPREDICTABLE>
   21e10:	andeq	pc, r2, r0, lsl #8
   21e14:	andeq	pc, r2, sl, lsl #8
   21e18:	andeq	sp, r2, sl, lsr #5
   21e1c:	andeq	pc, r2, r0, lsr #7
   21e20:	ldrdeq	pc, [r2], -ip
   21e24:	ldrdeq	pc, [r2], -sl
   21e28:	andeq	pc, r2, r6, ror r3	; <UNPREDICTABLE>
   21e2c:	andeq	pc, r2, lr, ror #5
   21e30:	ldrdeq	ip, [r2], -r6
   21e34:	andeq	ip, r2, r8, ror #23
   21e38:	ldrdeq	pc, [r2], -r0
   21e3c:	muleq	r2, r4, fp
   21e40:	andeq	ip, r2, r6, lsr #23
   21e44:	andeq	pc, r2, sl, ror #4
   21e48:	andeq	pc, r2, r2, lsl #5
   21e4c:	andeq	pc, r2, r6, ror #4
   21e50:	andeq	pc, r2, r0, asr r2	; <UNPREDICTABLE>
   21e54:			; <UNDEFINED> instruction: 0x4604b538
   21e58:	rscsvc	pc, r0, r0, lsl #10
   21e5c:	stmdb	r6, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21e60:	eorpl	pc, r0, #212, 16	; 0xd40000
   21e64:			; <UNDEFINED> instruction: 0xf7e54628
   21e68:			; <UNDEFINED> instruction: 0x4601eb34
   21e6c:			; <UNDEFINED> instruction: 0xf7e54628
   21e70:			; <UNDEFINED> instruction: 0xf8d4ec0c
   21e74:	blcs	82e21c <tcgetattr@plt+0x826ac0>
   21e78:	ldclt	8, cr13, [r8, #-0]
   21e7c:			; <UNDEFINED> instruction: 0xf8d42120
   21e80:			; <UNDEFINED> instruction: 0xf8c400e0
   21e84:			; <UNDEFINED> instruction: 0xf02710e8
   21e88:			; <UNDEFINED> instruction: 0xf8c4fa0b
   21e8c:	ldclt	0, cr0, [r8, #-896]!	; 0xfffffc80
   21e90:	svcmi	0x00f0e92d
   21e94:	blcs	ffc60218 <tcgetattr@plt+0xffc58abc>
   21e98:	blhi	dd354 <tcgetattr@plt+0xd5bf8>
   21e9c:	blcc	ffb60220 <tcgetattr@plt+0xffb58ac4>
   21ea0:			; <UNDEFINED> instruction: 0xf8d0447a
   21ea4:	ldmpl	r3, {r3, r4, r6, r7, r8, ip, lr}^
   21ea8:			; <UNDEFINED> instruction: 0xf015b095
   21eac:	ldmdavs	fp, {r0, r8, sl}
   21eb0:			; <UNDEFINED> instruction: 0xf04f9313
   21eb4:			; <UNDEFINED> instruction: 0xf8df0300
   21eb8:	ldrbtmi	r3, [fp], #-3032	; 0xfffff428
   21ebc:	andsle	r9, r2, r5, lsl #6
   21ec0:	blcs	ff460244 <tcgetattr@plt+0xff458ae8>
   21ec4:	blcc	ff160248 <tcgetattr@plt+0xff158aec>
   21ec8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21ecc:	blls	4fbf3c <tcgetattr@plt+0x4f47e0>
   21ed0:			; <UNDEFINED> instruction: 0xf04f405a
   21ed4:			; <UNDEFINED> instruction: 0xf0410300
   21ed8:	andcs	r8, r0, pc, lsl #6
   21edc:	ldc	0, cr11, [sp], #84	; 0x54
   21ee0:	pop	{r1, r8, r9, fp, pc}
   21ee4:			; <UNDEFINED> instruction: 0x46048ff0
   21ee8:	ldrsbcs	pc, [r0, #128]	; 0x80	; <UNPREDICTABLE>
   21eec:	ldreq	pc, [ip, r0, lsl #2]
   21ef0:	stmiavs	r6!, {r8, r9, sl, ip, pc}
   21ef4:	beq	fe55e2fc <tcgetattr@plt+0xfe556ba0>
   21ef8:	blne	fe76027c <tcgetattr@plt+0xfe758b20>
   21efc:	ldmeq	r4!, {r2, r8, ip, sp, lr, pc}^
   21f00:	bleq	fe660284 <tcgetattr@plt+0xfe658b28>
   21f04:			; <UNDEFINED> instruction: 0x96074653
   21f08:	cfstrdvs	mvd4, [r6], #-484	; 0xfffffe1c
   21f0c:	bicscc	r4, r4, r8, ror r4
   21f10:			; <UNDEFINED> instruction: 0xf0059606
   21f14:			; <UNDEFINED> instruction: 0xf8d4f953
   21f18:			; <UNDEFINED> instruction: 0xf10401b0
   21f1c:	ldmdblt	r8, {r4, r5, r6, r7, r9, sl}
   21f20:	strcc	lr, [r1, #-15]
   21f24:	andle	r4, ip, #1342177288	; 0x50000008
   21f28:	eorscc	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   21f2c:	mvnsle	r2, r2, lsl #22
   21f30:	eorseq	pc, r5, r8, asr r8	; <UNPREDICTABLE>
   21f34:			; <UNDEFINED> instruction: 0xf7e43501
   21f38:			; <UNDEFINED> instruction: 0xf8d4eff0
   21f3c:	addmi	r0, r5, #176, 2	; 0x2c
   21f40:			; <UNDEFINED> instruction: 0xf8d4d3f2
   21f44:	andcs	r3, r0, #220	; 0xdc
   21f48:	asrscs	pc, r4, #17	; <UNPREDICTABLE>
   21f4c:	eorsle	r2, pc, r0, lsl #22
   21f50:	ldrbteq	pc, [r0], r4, lsl #2	; <UNPREDICTABLE>
   21f54:			; <UNDEFINED> instruction: 0xf8df970a
   21f58:			; <UNDEFINED> instruction: 0xf10d7b48
   21f5c:	ldrtmi	r0, [r5], -r8, lsr #16
   21f60:	and	r4, fp, pc, ror r4
   21f64:			; <UNDEFINED> instruction: 0xf8d4602b
   21f68:			; <UNDEFINED> instruction: 0xf10331b0
   21f6c:	movwcc	r0, #5407	; 0x151f
   21f70:			; <UNDEFINED> instruction: 0xf8c42b18
   21f74:	bl	12e63c <tcgetattr@plt+0x126ee0>
   21f78:	adcle	r0, r1, r5, asr #11
   21f7c:			; <UNDEFINED> instruction: 0x46404639
   21f80:	ldmdb	sl!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21f84:	stmdacs	r0, {r0, r7, r9, sl, lr}
   21f88:	adchi	pc, r7, r0
   21f8c:	mulcc	r0, r9, r8
   21f90:	rscle	r2, r7, r0, lsl #22
   21f94:			; <UNDEFINED> instruction: 0xf7e5213a
   21f98:	teqlt	r0, ip	; <illegal shifter operand>
   21f9c:	strbmi	r2, [r8], -r2, lsl #6
   21fa0:			; <UNDEFINED> instruction: 0xf027602b
   21fa4:	rsbvs	pc, r8, r1, lsl #19
   21fa8:	stmdbge	r9, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   21fac:	andmi	pc, r0, #111	; 0x6f
   21fb0:	strbmi	r2, [r8], -r0, lsl #6
   21fb4:	movwcs	lr, #2509	; 0x9cd
   21fb8:	andcs	r2, r0, #67108864	; 0x4000000
   21fbc:	movwcs	r6, #43	; 0x2b
   21fc0:			; <UNDEFINED> instruction: 0xf0279102
   21fc4:	blls	2a1848 <tcgetattr@plt+0x29a0ec>
   21fc8:	blcs	3a170 <tcgetattr@plt+0x32a14>
   21fcc:	ldrb	sp, [r7, -fp, asr #1]!
   21fd0:	bhi	ff460354 <tcgetattr@plt+0xff458bf8>
   21fd4:			; <UNDEFINED> instruction: 0xf8d42724
   21fd8:			; <UNDEFINED> instruction: 0x260091d0
   21fdc:	andcs	r4, ip, #248, 8	; 0xf8000000
   21fe0:	andsle	r4, r8, #-536870901	; 0xe000000b
   21fe4:	stmdaeq	sp!, {r0, r2, r4, r5, r6, r7, r8, fp, ip}^
   21fe8:	vqrdmulh.s<illegal width 8>	d15, d5, d2
   21fec:	bleq	11cc14 <tcgetattr@plt+0x1154b8>
   21ff0:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   21ff4:	svclt	0x00184548
   21ff8:	andeq	lr, r0, r9, lsr #23
   21ffc:			; <UNDEFINED> instruction: 0xf8dbd105
   22000:	ldrbmi	r1, [r0], -r4
   22004:	svc	0x000ef7e4
   22008:	stmdacs	r0, {r2, r3, r9, sp}
   2200c:	andle	sp, pc, lr, lsl #22
   22010:	adcsmi	r1, lr, #28160	; 0x6e00
   22014:			; <UNDEFINED> instruction: 0xf8dfd3e6
   22018:			; <UNDEFINED> instruction: 0x464a1a90
   2201c:	beq	fe3603a0 <tcgetattr@plt+0xfe358c44>
   22020:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   22024:			; <UNDEFINED> instruction: 0xf00531d4
   22028:	strb	pc, [r9, -r9, asr #17]	; <UNPREDICTABLE>
   2202c:	ldrb	r4, [r7, pc, lsr #12]
   22030:			; <UNDEFINED> instruction: 0xf8db4601
   22034:	stcne	0, cr0, [r5, #-32]!	; 0xffffffe0
   22038:	stmdale	r9, {r0, r5, fp, sp}^
   2203c:			; <UNDEFINED> instruction: 0xf010e8df
   22040:	adcseq	r0, r2, r6, lsl #1
   22044:	streq	r0, [r8], #203	; 0xcb
   22048:			; <UNDEFINED> instruction: 0x06050475
   2204c:	bicseq	r0, r2, #34	; 0x22
   22050:	ldrteq	r0, [ip], #1183	; 0x49f
   22054:	ldrsheq	r0, [r2, -fp]
   22058:			; <UNDEFINED> instruction: 0x066404f1
   2205c:	ldrbteq	r0, [ip], -r6, lsl #8
   22060:			; <UNDEFINED> instruction: 0x0699061c
   22064:	strbeq	r0, [r8, #229]!	; 0xe5
   22068:			; <UNDEFINED> instruction: 0x060004d9
   2206c:	ldrteq	r0, [r4], -r5, ror #7
   22070:			; <UNDEFINED> instruction: 0x06940558
   22074:	teqeq	sl, r3, lsr #2
   22078:	movweq	r0, #8914	; 0x22d2
   2207c:			; <UNDEFINED> instruction: 0x03a80391
   22080:	ldrteq	r0, [sp], #-1062	; 0xfffffbda
   22084:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22088:			; <UNDEFINED> instruction: 0xf0012b00
   2208c:			; <UNDEFINED> instruction: 0xf8d481c4
   22090:	bcs	2a458 <tcgetattr@plt+0x22cfc>
   22094:	bicshi	pc, r1, r1
   22098:	andsle	r2, r9, r2, lsl #20
   2209c:	ldrsbtcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   220a0:	svclt	0x00b82a01
   220a4:	blcs	6a8b0 <tcgetattr@plt+0x63154>
   220a8:	subshi	pc, r2, #268435460	; 0x10000004
   220ac:	ldrsbtcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   220b0:			; <UNDEFINED> instruction: 0xf0012b00
   220b4:	blcs	c29f0 <tcgetattr@plt+0xbb294>
   220b8:			; <UNDEFINED> instruction: 0xf8d4d00a
   220bc:	bcc	6e4b4 <tcgetattr@plt+0x66d58>
   220c0:	svclt	0x00b82b01
   220c4:	cdpne	3, 5, cr2, cr9, cr1, {0}
   220c8:	movwcs	r4, #5672	; 0x1628
   220cc:	ldc2	0, cr15, [ip], #48	; 0x30
   220d0:	mvnscc	pc, #79	; 0x4f
   220d4:	bicscc	pc, r4, r4, asr #17
   220d8:			; <UNDEFINED> instruction: 0xf8d4e6f2
   220dc:	stmdacs	r0, {r4, r5, r7, r8}
   220e0:	svcge	0x0076f43f
   220e4:	stmibhi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   220e8:	stmibvc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   220ec:	stmibpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   220f0:	ldrbtmi	r4, [pc], #-1272	; 220f8 <tcgetattr@plt+0x1a99c>
   220f4:	and	r4, r8, sp, ror r4
   220f8:	andsle	r2, r1, r2, lsl #22
   220fc:	andsle	r2, sl, r1, lsl #22
   22100:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   22104:			; <UNDEFINED> instruction: 0xf4bf4581
   22108:			; <UNDEFINED> instruction: 0xf856af63
   2210c:	blcs	2e1f8 <tcgetattr@plt+0x26a9c>
   22110:			; <UNDEFINED> instruction: 0x4628d1f2
   22114:			; <UNDEFINED> instruction: 0xf0054649
   22118:			; <UNDEFINED> instruction: 0xf8d4f851
   2211c:			; <UNDEFINED> instruction: 0xe7ef01b0
   22120:	mvnseq	pc, #4, 2
   22124:			; <UNDEFINED> instruction: 0x46494638
   22128:	eorscs	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   2212c:			; <UNDEFINED> instruction: 0xf846f005
   22130:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22134:			; <UNDEFINED> instruction: 0xf104e7e4
   22138:			; <UNDEFINED> instruction: 0x464003f4
   2213c:			; <UNDEFINED> instruction: 0xf8534649
   22140:			; <UNDEFINED> instruction: 0xf0052039
   22144:			; <UNDEFINED> instruction: 0xf8d4f83b
   22148:			; <UNDEFINED> instruction: 0xe7d901b0
   2214c:			; <UNDEFINED> instruction: 0xf8d49907
   22150:	stmvs	fp, {r4, r5, r7, r8, sp}
   22154:	ldmdavs	fp, {r0, r3, r6, r7, fp, sp, lr}^
   22158:	addmi	r3, fp, #1024	; 0x400
   2215c:	strmi	fp, [fp], -r8, lsr #30
   22160:			; <UNDEFINED> instruction: 0xf0012a00
   22164:			; <UNDEFINED> instruction: 0xf8d480e3
   22168:	bcs	2a530 <tcgetattr@plt+0x22dd4>
   2216c:	sbcshi	pc, lr, r1
   22170:	adcle	r2, sp, r2, lsl #20
   22174:	ldrsbtcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22178:	svclt	0x00b82a01
   2217c:	cmnlt	r3, r1, lsl #4
   22180:	cdpne	14, 5, cr9, cr0, cr7, {0}
   22184:	bvs	fed9a1b0 <tcgetattr@plt+0xfed92a54>
   22188:			; <UNDEFINED> instruction: 0xf00308d9
   2218c:	sfmpl	f0, 2, [r9], #-28	; 0xffffffe4
   22190:	vpmax.s8	<illegal reg q7.5>, q1, <illegal reg q0.5>
   22194:			; <UNDEFINED> instruction: 0xf10007d5
   22198:	blcc	8415c <tcgetattr@plt+0x7ca00>
   2219c:	bls	216970 <tcgetattr@plt+0x20f214>
   221a0:			; <UNDEFINED> instruction: 0xe79560d3
   221a4:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   221a8:			; <UNDEFINED> instruction: 0xf0012b00
   221ac:			; <UNDEFINED> instruction: 0xf8d480d4
   221b0:	blcs	2e578 <tcgetattr@plt+0x26e1c>
   221b4:	sbchi	pc, pc, r1
   221b8:	addle	r2, r9, r2, lsl #22
   221bc:	ldrsbtvs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   221c0:	svclt	0x00b82e01
   221c4:	strtmi	r2, [r8], -r1, lsl #12
   221c8:	ldc2l	0, cr15, [lr, #48]	; 0x30
   221cc:			; <UNDEFINED> instruction: 0x46284631
   221d0:			; <UNDEFINED> instruction: 0xffd4f00b
   221d4:			; <UNDEFINED> instruction: 0xf8d4e77c
   221d8:	blcs	2e8a0 <tcgetattr@plt+0x27144>
   221dc:	adchi	pc, pc, r1
   221e0:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   221e4:			; <UNDEFINED> instruction: 0xf0012b00
   221e8:	blcs	c2498 <tcgetattr@plt+0xbad3c>
   221ec:	svcge	0x0070f43f
   221f0:	ldrsbtvs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   221f4:	svclt	0x00b82e01
   221f8:	strtmi	r2, [r8], -r1, lsl #12
   221fc:	stc2l	0, cr15, [r4, #48]	; 0x30
   22200:			; <UNDEFINED> instruction: 0x46284631
   22204:			; <UNDEFINED> instruction: 0xff9cf00b
   22208:			; <UNDEFINED> instruction: 0xf8d4e762
   2220c:	ldrhlt	r3, [fp, #-16]
   22210:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22214:	blcs	ce728 <tcgetattr@plt+0xc6fcc>
   22218:	svcge	0x005af43f
   2221c:	ldrsbtcc	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22220:	svclt	0x00b82b01
   22224:	cdpne	3, 5, cr2, cr9, cr1, {0}
   22228:	movwcs	r4, #5672	; 0x1628
   2222c:	rscscc	pc, pc, #79	; 0x4f
   22230:	stc2	0, cr15, [sl], {12}
   22234:			; <UNDEFINED> instruction: 0xf8d4e74c
   22238:	blcs	2e900 <tcgetattr@plt+0x271a4>
   2223c:	adchi	pc, r1, r1
   22240:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22244:			; <UNDEFINED> instruction: 0xf0012b00
   22248:	blcs	c24c0 <tcgetattr@plt+0xbad64>
   2224c:	svcge	0x0040f43f
   22250:	ldrsbtne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22254:	svclt	0x00b82901
   22258:	bls	1aa664 <tcgetattr@plt+0x1a2f08>
   2225c:			; <UNDEFINED> instruction: 0xf00c4628
   22260:	ldr	pc, [r5, -r7, ror #17]!
   22264:	asrsne	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22268:			; <UNDEFINED> instruction: 0xf8d4b149
   2226c:	ldrshlt	r1, [r1, -r0]!
   22270:			; <UNDEFINED> instruction: 0xf43f2902
   22274:			; <UNDEFINED> instruction: 0xf8d4af2d
   22278:	b	866650 <tcgetattr@plt+0x85eef4>
   2227c:	stmdals	r7, {r0, r5, r6, r7, r8, ip, sp, lr}
   22280:			; <UNDEFINED> instruction: 0xf9e2f00e
   22284:			; <UNDEFINED> instruction: 0xf8d4e724
   22288:	blcs	2e950 <tcgetattr@plt+0x271f4>
   2228c:	subshi	pc, r4, r1
   22290:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22294:			; <UNDEFINED> instruction: 0xf0012b00
   22298:	blcs	c23dc <tcgetattr@plt+0xbac80>
   2229c:	svcge	0x0018f43f
   222a0:	ldrsbtne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   222a4:	svclt	0x00b82901
   222a8:	bls	1aa6b4 <tcgetattr@plt+0x1a2f58>
   222ac:			; <UNDEFINED> instruction: 0xf00c4628
   222b0:	str	pc, [sp, -r9, lsl #26]
   222b4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   222b8:			; <UNDEFINED> instruction: 0xf0012800
   222bc:			; <UNDEFINED> instruction: 0xf8df80c4
   222c0:	strcs	fp, [r0, #-2044]	; 0xfffff804
   222c4:			; <UNDEFINED> instruction: 0xf50b44fb
   222c8:	bl	141148 <tcgetattr@plt+0x1399ec>
   222cc:	stclne	6, cr0, [pc], #-788	; 21fc0 <tcgetattr@plt+0x1a864>
   222d0:	ldrsbthi	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
   222d4:	svceq	0x0002f1b8
   222d8:	strbhi	pc, [pc, r0]	; <UNPREDICTABLE>
   222dc:	svceq	0x0000f1b8
   222e0:	adcshi	pc, r6, r0
   222e4:	ldrsbtcc	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
   222e8:	svclt	0x00182b30
   222ec:	b	8ecf8c <tcgetattr@plt+0x8e5830>
   222f0:			; <UNDEFINED> instruction: 0xf00071e3
   222f4:	blcs	ec4084 <tcgetattr@plt+0xebc928>
   222f8:	ldrbhi	pc, [lr, -r0]	; <UNPREDICTABLE>
   222fc:	vmla.i8	q1, q0, <illegal reg q13.5>
   22300:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
   22304:	adceq	pc, r5, r1, lsl r0	; <UNPREDICTABLE>
   22308:	cmneq	r1, r8, ror #2
   2230c:	cmpeq	lr, sl, asr r1
   22310:	adceq	r0, r0, r7, asr #2
   22314:	teqeq	r9, r0, asr #2
   22318:	adceq	r0, r0, r2, lsr r1
   2231c:	adceq	r0, r0, r0, lsr #1
   22320:	adceq	r0, r0, r0, lsr #1
   22324:	adceq	r0, r0, r0, lsr #1
   22328:	adceq	r0, r0, r0, lsr #1
   2232c:	adceq	r0, r0, r0, lsr #1
   22330:	smulwbeq	fp, r0, r0
   22334:	tsteq	sl, r4, lsr #2
   22338:	adceq	r0, r0, r3, lsl r1
   2233c:	tsteq	r5, ip, lsl #2
   22340:	ldrshteq	r0, [fp], #14
   22344:	ldrshteq	r0, [fp], #11
   22348:	ldrshteq	r0, [fp], #11
   2234c:	ldrshteq	r0, [fp], #11
   22350:	strdeq	r0, [r0], fp	; <UNPREDICTABLE>
   22354:	ldrsbeq	r0, [sl], #13
   22358:	ldrsbeq	r0, [sl], #10
   2235c:	ldrsbeq	r0, [sl], #10
   22360:	ldrsbeq	r0, [sl], #10
   22364:	ldrdeq	r0, [r0], sl	; <UNPREDICTABLE>
   22368:	adceq	r0, r0, pc, asr #1
   2236c:	adceq	r0, r0, r0, lsr #1
   22370:	adceq	r0, r0, r8, asr #1
   22374:	strdeq	r0, [r0], r2	; <UNPREDICTABLE>
   22378:	adceq	r0, r0, r0, lsr #1
   2237c:	adceq	r0, r0, r8, ror #1
   22380:	adceq	r0, r0, r0, lsr #1
   22384:	adceq	r0, r0, r0, lsr #1
   22388:	adceq	r0, r0, r0, lsr #1
   2238c:	adceq	r0, r0, r0, lsr #1
   22390:	adceq	r0, r0, r0, lsr #1
   22394:	adceq	r0, r0, r0, lsr #1
   22398:	adceq	r0, r0, r0, lsr #1
   2239c:	adceq	r0, r0, r0, lsr #1
   223a0:	adceq	r0, r0, r0, lsr #1
   223a4:	adceq	r0, r0, r0, lsr #1
   223a8:	adceq	r0, r0, r0, lsr #1
   223ac:	adceq	r0, r0, r0, lsr #1
   223b0:	adceq	r0, r0, r0, lsr #1
   223b4:	adceq	r0, r0, r0, lsr #1
   223b8:	rscseq	r0, r9, r0, lsr #1
   223bc:	ldrshteq	r0, [r9], #9
   223c0:	ldrshteq	r0, [r9], #9
   223c4:	ldrshteq	r0, [r9], #9
   223c8:	strdeq	r0, [r0], r9	; <UNPREDICTABLE>
   223cc:	sbceq	r0, r5, r0, lsr #1
   223d0:	sbceq	r0, r5, r5, asr #1
   223d4:	sbceq	r0, r5, r5, asr #1
   223d8:	sbceq	r0, r5, r5, asr #1
   223dc:	adcsmi	r0, r8, #197	; 0xc5
   223e0:	eorhi	pc, r4, r1, asr #4
   223e4:	ldrdcc	pc, [r0, -r6]
   223e8:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
   223ec:	andshi	pc, lr, r1
   223f0:	ldrdcs	pc, [r4, -r6]
   223f4:	rscvc	lr, r2, #139264	; 0x22000
   223f8:	addsmi	r1, r8, #60160	; 0xeb00
   223fc:	andshi	pc, r2, r1, asr #4
   22400:	ldrdcc	pc, [r8, -r6]
   22404:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
   22408:	andhi	pc, ip, r1
   2240c:	ldrdcc	pc, [ip, -r6]
   22410:	mvnvc	lr, #143360	; 0x23000
   22414:	stfeqd	f7, [r4], {5}
   22418:	vrshl.s8	q10, q8, q0
   2241c:			; <UNDEFINED> instruction: 0xf8d687ff
   22420:			; <UNDEFINED> instruction: 0xf0300110
   22424:			; <UNDEFINED> instruction: 0xf0000002
   22428:			; <UNDEFINED> instruction: 0xf8d687f9
   2242c:	b	822884 <tcgetattr@plt+0x81b128>
   22430:	andls	r7, r0, r0, ror #1
   22434:			; <UNDEFINED> instruction: 0xf7ff4620
   22438:	stmdacs	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   2243c:	ldrhi	pc, [r9, -r0]
   22440:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22444:	adcsmi	r1, r8, #7104	; 0x1bc0
   22448:	mcrge	6, 2, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   2244c:			; <UNDEFINED> instruction: 0xe73c463d
   22450:			; <UNDEFINED> instruction: 0xf1049905
   22454:			; <UNDEFINED> instruction: 0xf8df0228
   22458:	stmiapl	fp, {r3, r5, r6, r9, sl, ip, sp}^
   2245c:	msreq	CPSR_, r3, lsl #2
   22460:	tstcc	r0, #24, 16	; 0x180000
   22464:	stcvs	8, cr15, [ip], {83}	; 0x53
   22468:			; <UNDEFINED> instruction: 0xf8533210
   2246c:			; <UNDEFINED> instruction: 0xf8425c08
   22470:			; <UNDEFINED> instruction: 0xf8530c10
   22474:	addmi	r0, fp, #4, 24	; 0x400
   22478:	stcvs	8, cr15, [ip], {66}	; 0x42
   2247c:	stcpl	8, cr15, [r8], {66}	; 0x42
   22480:	stceq	8, cr15, [r4], {66}	; 0x42
   22484:	ldmdavs	fp, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   22488:			; <UNDEFINED> instruction: 0xf8d46013
   2248c:			; <UNDEFINED> instruction: 0xe7da01b0
   22490:	strbtvs	r3, [r1], #-2314	; 0xfffff6f6
   22494:			; <UNDEFINED> instruction: 0xf8b4e7d7
   22498:	vst4.8	{d19-d22}, [r3 :256]!
   2249c:			; <UNDEFINED> instruction: 0xf8a45300
   224a0:			; <UNDEFINED> instruction: 0xe7d0303d
   224a4:	andcs	r2, r8, #0, 6
   224a8:	subcc	pc, r5, r4, lsl #17
   224ac:	subcc	pc, r6, r4, lsl #17
   224b0:	subcc	pc, r7, r4, lsl #17
   224b4:	subcs	pc, r4, r4, lsl #17
   224b8:	stmdbcc	r8!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   224bc:	strb	r6, [r2, r1, ror #8]
   224c0:	andcs	r2, r8, #0, 6
   224c4:	subcc	pc, r1, r4, lsl #17
   224c8:	subcc	pc, r2, r4, lsl #17
   224cc:	subcc	pc, r3, r4, lsl #17
   224d0:	subcs	pc, r0, r4, lsl #17
   224d4:	movwcs	lr, #1975	; 0x7b7
   224d8:	subcc	pc, r8, r4, lsl #17
   224dc:	subcc	pc, r9, r4, lsl #17
   224e0:	subcc	pc, sl, r4, lsl #17
   224e4:	subcc	pc, fp, r4, lsl #17
   224e8:			; <UNDEFINED> instruction: 0xf8b4e7ad
   224ec:	vld4.8	{d3-d6}, [r3 :256]!
   224f0:			; <UNDEFINED> instruction: 0xf8a45300
   224f4:			; <UNDEFINED> instruction: 0xe7a6303d
   224f8:	str	r6, [r4, r1, lsr #8]!
   224fc:	strtvs	r3, [r1], #-2334	; 0xfffff6e2
   22500:			; <UNDEFINED> instruction: 0xf8b4e7a1
   22504:	vld4.8	{d3-d6}, [r3 :256]!
   22508:			; <UNDEFINED> instruction: 0xf8a47380
   2250c:			; <UNDEFINED> instruction: 0xe79a303d
   22510:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   22514:	nopeq	{35}	; 0x23
   22518:	eorscc	pc, sp, r4, lsr #17
   2251c:			; <UNDEFINED> instruction: 0xf8b4e793
   22520:			; <UNDEFINED> instruction: 0xf023303d
   22524:			; <UNDEFINED> instruction: 0xf8a40310
   22528:			; <UNDEFINED> instruction: 0xe78c303d
   2252c:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   22530:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
   22534:	eorscc	pc, sp, r4, lsr #17
   22538:			; <UNDEFINED> instruction: 0xf8b4e785
   2253c:	vqadd.s8	d19, d14, d29
   22540:			; <UNDEFINED> instruction: 0xf6cf12fb
   22544:			; <UNDEFINED> instruction: 0x401372ff
   22548:	eorscc	pc, sp, r4, lsr #17
   2254c:			; <UNDEFINED> instruction: 0xf8b4e77b
   22550:			; <UNDEFINED> instruction: 0xf023303d
   22554:			; <UNDEFINED> instruction: 0xf8a40340
   22558:			; <UNDEFINED> instruction: 0xe774303d
   2255c:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   22560:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   22564:	eorscc	pc, sp, r4, lsr #17
   22568:			; <UNDEFINED> instruction: 0xf8b4e76d
   2256c:	vst4.8	{d19-d22}, [r3 :256]!
   22570:			; <UNDEFINED> instruction: 0xf8a47380
   22574:			; <UNDEFINED> instruction: 0xe766303d
   22578:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   2257c:	nopeq	{67}	; 0x43
   22580:	eorscc	pc, sp, r4, lsr #17
   22584:			; <UNDEFINED> instruction: 0xf8b4e75f
   22588:			; <UNDEFINED> instruction: 0xf043303d
   2258c:			; <UNDEFINED> instruction: 0xf8a40310
   22590:	smmlar	r8, sp, r0, r3
   22594:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   22598:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   2259c:	eorscc	pc, sp, r4, lsr #17
   225a0:			; <UNDEFINED> instruction: 0xf8b4e751
   225a4:	vqadd.s8	d19, d14, d29
   225a8:			; <UNDEFINED> instruction: 0xf6cf12fb
   225ac:			; <UNDEFINED> instruction: 0x401372ff
   225b0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   225b4:	eorscc	pc, sp, r4, lsr #17
   225b8:			; <UNDEFINED> instruction: 0xf8b4e745
   225bc:			; <UNDEFINED> instruction: 0xf043303d
   225c0:			; <UNDEFINED> instruction: 0xf8a40340
   225c4:			; <UNDEFINED> instruction: 0xe73e303d
   225c8:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   225cc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   225d0:	eorscc	pc, sp, r4, lsr #17
   225d4:			; <UNDEFINED> instruction: 0xf8b4e737
   225d8:			; <UNDEFINED> instruction: 0xf043303d
   225dc:			; <UNDEFINED> instruction: 0xf8a40301
   225e0:			; <UNDEFINED> instruction: 0xe730303d
   225e4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   225e8:			; <UNDEFINED> instruction: 0xf43f2800
   225ec:			; <UNDEFINED> instruction: 0xf8dfad71
   225f0:			; <UNDEFINED> instruction: 0x462684d4
   225f4:	ldrbls	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   225f8:	ldrbtmi	r2, [r8], #1792	; 0x700
   225fc:			; <UNDEFINED> instruction: 0xf50844f9
   22600:	and	r7, ip, lr, lsr #17
   22604:			; <UNDEFINED> instruction: 0xf8d44648
   22608:			; <UNDEFINED> instruction: 0x464121d0
   2260c:	ldc2l	0, cr15, [r6, #16]
   22610:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22614:	strcc	r3, [r8], -r1, lsl #14
   22618:			; <UNDEFINED> instruction: 0xf4bf4287
   2261c:			; <UNDEFINED> instruction: 0xf8d6ad59
   22620:			; <UNDEFINED> instruction: 0xf03330f0
   22624:	rscsle	r0, r5, r2, lsl #6
   22628:	ldrsbtcc	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
   2262c:			; <UNDEFINED> instruction: 0xf0002b04
   22630:	blcs	8c3de0 <tcgetattr@plt+0x8bc684>
   22634:	strtmi	sp, [r8], -r6, ror #3
   22638:			; <UNDEFINED> instruction: 0xf00b2180
   2263c:			; <UNDEFINED> instruction: 0xf8d4fd7b
   22640:			; <UNDEFINED> instruction: 0xe7e701b0
   22644:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22648:	ldrdls	pc, [r0], -r4
   2264c:			; <UNDEFINED> instruction: 0xf43f2800
   22650:			; <UNDEFINED> instruction: 0xf8dfad3f
   22654:			; <UNDEFINED> instruction: 0x46268478
   22658:	ldrbtge	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2265c:	ldrbtmi	r2, [r8], #1792	; 0x700
   22660:			; <UNDEFINED> instruction: 0xf50844fa
   22664:			; <UNDEFINED> instruction: 0xf8d678ba
   22668:			; <UNDEFINED> instruction: 0xf03330f0
   2266c:	eorsle	r0, r3, r2, lsl #6
   22670:	ldrsbtcs	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
   22674:	tstmi	r9, r0, asr #4	; <UNPREDICTABLE>
   22678:	b	8b30a8 <tcgetattr@plt+0x8ab94c>
   2267c:	vcgt.u8	<illegal reg q3.5>, q8, q9
   22680:			; <UNDEFINED> instruction: 0xf5b2858d
   22684:			; <UNDEFINED> instruction: 0xf2807f7a
   22688:	blcc	83950 <tcgetattr@plt+0x7c1f4>
   2268c:	stmdale	sl, {r1, r2, r3, r5, r8, r9, fp, sp}^
   22690:	stmdale	r8, {r1, r2, r3, r5, r8, r9, fp, sp}^
   22694:			; <UNDEFINED> instruction: 0xf003e8df
   22698:	ldrmi	r4, [r3, -r0, asr #14]!
   2269c:	ldrbmi	r2, [r7, -r7, asr #10]
   226a0:	subpl	r4, r7, r7, asr #14
   226a4:	strbmi	r4, [r7, -r7, asr #14]
   226a8:	strbmi	r4, [r7, -r7, asr #14]
   226ac:	strbmi	r4, [r7, -r7, asr #14]
   226b0:	smlsldmi	r4, r7, lr, r7
   226b4:	strbmi	r4, [r7, -r7, asr #14]
   226b8:	strbmi	r4, [r7, -r7, asr #14]
   226bc:	strbmi	r4, [r7, -r7, asr #14]
   226c0:	strbmi	r4, [r7, -r7, asr #14]
   226c4:	andseq	r4, r8, r7, asr #14
   226c8:			; <UNDEFINED> instruction: 0xf1044648
   226cc:	andcs	r0, r0, #40, 2
   226d0:	cdp2	0, 1, cr15, cr0, cr5, {1}
   226d4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   226d8:	strcc	r3, [r8], -r1, lsl #14
   226dc:	bicle	r4, r2, #1879048200	; 0x70000008
   226e0:	vst3.<illegal width 64>	{d30-d32}, [pc :256], r6
   226e4:	strtmi	r5, [r8], -r0, lsl #2
   226e8:	ldc2	0, cr15, [lr, #-44]	; 0xffffffd4
   226ec:	strtmi	r2, [r8], -r0, lsl #4
   226f0:	movwcs	r4, #5649	; 0x1611
   226f4:			; <UNDEFINED> instruction: 0xf9a8f00c
   226f8:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   226fc:	andcs	lr, r0, #236, 14	; 0x3b00000
   22700:	ldrmi	r2, [r1], -r1, lsl #6
   22704:			; <UNDEFINED> instruction: 0xf00c4628
   22708:			; <UNDEFINED> instruction: 0x4628f99f
   2270c:			; <UNDEFINED> instruction: 0xf00c6c61
   22710:			; <UNDEFINED> instruction: 0xf8d4fc25
   22714:			; <UNDEFINED> instruction: 0xe7df01b0
   22718:	tstcs	r4, r8, lsr #12
   2271c:	stc2	0, cr15, [r4, #-44]	; 0xffffffd4
   22720:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22724:			; <UNDEFINED> instruction: 0x4650e7d8
   22728:	ldrsbcs	pc, [r0, #132]	; 0x84	; <UNPREDICTABLE>
   2272c:			; <UNDEFINED> instruction: 0xf0044641
   22730:			; <UNDEFINED> instruction: 0xf8d4fd45
   22734:			; <UNDEFINED> instruction: 0xe7cf01b0
   22738:	orrcs	r4, r0, r8, lsr #12
   2273c:	ldc2l	0, cr15, [r4], #44	; 0x2c
   22740:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22744:	strtmi	lr, [r8], -r8, asr #15
   22748:			; <UNDEFINED> instruction: 0xf00b2110
   2274c:			; <UNDEFINED> instruction: 0xf8d4fced
   22750:			; <UNDEFINED> instruction: 0xe7c101b0
   22754:	tstcs	r1, r8, lsr #12
   22758:	stc2l	0, cr15, [r6], #44	; 0x2c
   2275c:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22760:			; <UNDEFINED> instruction: 0xf8d4e7ba
   22764:	blcs	2ee2c <tcgetattr@plt+0x276d0>
   22768:	strhi	pc, [r5], -r0
   2276c:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22770:			; <UNDEFINED> instruction: 0xf0002b00
   22774:	blcs	c3f7c <tcgetattr@plt+0xbc820>
   22778:	cfstrsge	mvf15, [sl], #252	; 0xfc
   2277c:	ldrsbtne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22780:	svclt	0x00b82901
   22784:	bls	1aab90 <tcgetattr@plt+0x1a3434>
   22788:			; <UNDEFINED> instruction: 0xf00c4628
   2278c:	ldr	pc, [pc], #2647	; 22794 <tcgetattr@plt+0x1b038>
   22790:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22794:			; <UNDEFINED> instruction: 0xf0002b00
   22798:			; <UNDEFINED> instruction: 0xf8d4860c
   2279c:	blcs	2eb64 <tcgetattr@plt+0x27408>
   227a0:	strhi	pc, [r7], -r0
   227a4:			; <UNDEFINED> instruction: 0xf43f2b02
   227a8:			; <UNDEFINED> instruction: 0xf8d4ac93
   227ac:	blcs	2eb84 <tcgetattr@plt+0x27428>
   227b0:	ldrbhi	pc, [pc, #832]!	; 22af8 <tcgetattr@plt+0x1b39c>	; <UNPREDICTABLE>
   227b4:			; <UNDEFINED> instruction: 0xf0402b03
   227b8:	bls	20416c <tcgetattr@plt+0x1fca10>
   227bc:	bvs	fe57ca10 <tcgetattr@plt+0xfe5752b4>
   227c0:	mcrcs	8, 0, r6, cr1, cr14, {2}
   227c4:	cfstr32ge	mvfx15, [r4], {63}	; 0x3f
   227c8:	sbcne	r2, r8, r1, lsl #14
   227cc:	movweq	pc, #28673	; 0x7001	; <UNPREDICTABLE>
   227d0:	blx	1eebdc <tcgetattr@plt+0x1e7480>
   227d4:	adcsmi	pc, r1, #805306368	; 0x30000000
   227d8:	b	8f988c <tcgetattr@plt+0x8f2130>
   227dc:	strtpl	r0, [fp], #-770	; 0xfffffcfe
   227e0:	ldrbt	sp, [r5], #-499	; 0xfffffe0d
   227e4:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   227e8:			; <UNDEFINED> instruction: 0xf0002b00
   227ec:			; <UNDEFINED> instruction: 0xf8d485c7
   227f0:	blcs	2ebb8 <tcgetattr@plt+0x2745c>
   227f4:	strbhi	pc, [r2]	; <UNPREDICTABLE>
   227f8:			; <UNDEFINED> instruction: 0xf43f2b02
   227fc:			; <UNDEFINED> instruction: 0xf8d4ac69
   22800:	stmdbcs	r1, {r2, r4, r5, r6, r7, ip}
   22804:			; <UNDEFINED> instruction: 0x2101bfb8
   22808:			; <UNDEFINED> instruction: 0xf8d4e4fb
   2280c:	blcs	2eed4 <tcgetattr@plt+0x27778>
   22810:	ldrhi	pc, [pc, #0]!	; 22818 <tcgetattr@plt+0x1b0bc>
   22814:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22818:			; <UNDEFINED> instruction: 0xf0002b00
   2281c:	blcs	c3f0c <tcgetattr@plt+0xbc7b0>
   22820:	cfldrdge	mvd15, [r6], {63}	; 0x3f
   22824:	ldrsbtpl	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22828:	svclt	0x00b82d01
   2282c:			; <UNDEFINED> instruction: 0xf8d42501
   22830:	ldfnee	f3, [r8], {212}	; 0xd4
   22834:	cfstrdge	mvd15, [ip], {63}	; 0x3f
   22838:			; <UNDEFINED> instruction: 0xf8c4460e
   2283c:			; <UNDEFINED> instruction: 0x360131d0
   22840:			; <UNDEFINED> instruction: 0xf7fe4620
   22844:	adcmi	pc, lr, #40704	; 0x9f00
   22848:	strb	sp, [r1], #-505	; 0xfffffe07
   2284c:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22850:			; <UNDEFINED> instruction: 0xf0002b00
   22854:			; <UNDEFINED> instruction: 0xf8d485c2
   22858:	blcs	2ec20 <tcgetattr@plt+0x274c4>
   2285c:	ldrhi	pc, [sp, #0]!
   22860:			; <UNDEFINED> instruction: 0xf43f2b02
   22864:			; <UNDEFINED> instruction: 0xf8d4ac35
   22868:	blcs	16ec40 <tcgetattr@plt+0x1674e4>
   2286c:	strhi	pc, [r9], -r0
   22870:			; <UNDEFINED> instruction: 0xf0402b06
   22874:	bls	203f44 <tcgetattr@plt+0x1fc7e8>
   22878:	ldmibmi	r6, {r5, r9, sl, lr}
   2287c:	ldrbtmi	r6, [r9], #-2259	; 0xfffff72d
   22880:	movwcc	r6, #6418	; 0x1912
   22884:			; <UNDEFINED> instruction: 0xf7fe3201
   22888:	strt	pc, [r1], #-3537	; 0xfffff22f
   2288c:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22890:			; <UNDEFINED> instruction: 0xf8d4b15b
   22894:	strdlt	r3, [r3, #-0]
   22898:			; <UNDEFINED> instruction: 0xf43f2b02
   2289c:			; <UNDEFINED> instruction: 0xf8d4ac19
   228a0:	blcs	6ec78 <tcgetattr@plt+0x6751c>
   228a4:	movwcs	fp, #8120	; 0x1fb8
   228a8:			; <UNDEFINED> instruction: 0x460a1e59
   228ac:	movwcs	r4, #5672	; 0x1628
   228b0:	mvnscc	pc, pc, asr #32
   228b4:			; <UNDEFINED> instruction: 0xf8c8f00c
   228b8:			; <UNDEFINED> instruction: 0xf8d4e40a
   228bc:	stmdacs	r0, {r4, r5, r7, r8}
   228c0:	cfstrsge	mvf15, [r6], {63}	; 0x3f
   228c4:	strcs	r4, [r0, #-3716]	; 0xfffff17c
   228c8:	andshi	pc, r0, #14614528	; 0xdf0000
   228cc:	stmdavs	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}
   228d0:	ldrbtmi	r3, [r8], #1768	; 0x6e8
   228d4:	strbeq	lr, [r5, #2820]	; 0xb04
   228d8:	ldrsbtcc	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   228dc:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
   228e0:	blge	ffddf9e4 <tcgetattr@plt+0xffdd8288>
   228e4:	ldrsbtcc	pc, [r4], #133	; 0x85	; <UNPREDICTABLE>
   228e8:	b	8e9a24 <tcgetattr@plt+0x8e22c8>
   228ec:	blcc	7f880 <tcgetattr@plt+0x78124>
   228f0:	vpadd.i8	d2, d0, d7
   228f4:	ldm	pc, {r0, r1, r3, r4, r5, r6, r9, pc}^	; <UNPREDICTABLE>
   228f8:	rsbeq	pc, lr, #19
   228fc:	subseq	r0, r7, #-536870906	; 0xe0000006
   22900:	rsbeq	r0, lr, #1879048197	; 0x70000005
   22904:	rsbeq	r0, lr, #-536870906	; 0xe0000006
   22908:	rsbeq	r0, r2, #1879048197	; 0x70000005
   2290c:	rsbeq	r0, lr, #536870918	; 0x20000006
   22910:	rsbeq	r0, lr, #-1879048185	; 0x90000007
   22914:	rsbseq	r0, r9, #-536870906	; 0xe0000006
   22918:	rsbseq	r0, r9, #-1879048185	; 0x90000007
   2291c:	rsbeq	r0, lr, #-1879048181	; 0x9000000b
   22920:	rsbeq	r0, lr, #-536870906	; 0xe0000006
   22924:	sbceq	r0, r4, #160, 4
   22928:			; <UNDEFINED> instruction: 0xf8d4026e
   2292c:	blcs	2eff4 <tcgetattr@plt+0x27898>
   22930:	ldrhi	pc, [r4, #-0]
   22934:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22938:			; <UNDEFINED> instruction: 0xf0002b00
   2293c:	blcs	c3d80 <tcgetattr@plt+0xbc624>
   22940:	blge	ff1dfa44 <tcgetattr@plt+0xff1d82e8>
   22944:	ldrsbtne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22948:	svclt	0x00b82901
   2294c:	ldrt	r2, [lr], #-257	; 0xfffffeff
   22950:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22954:			; <UNDEFINED> instruction: 0xf0002b00
   22958:			; <UNDEFINED> instruction: 0xf8d48504
   2295c:	blcs	2ed24 <tcgetattr@plt+0x275c8>
   22960:	ldrbthi	pc, [pc], #0	; 22968 <tcgetattr@plt+0x1b20c>	; <UNPREDICTABLE>
   22964:			; <UNDEFINED> instruction: 0xf43f2b02
   22968:			; <UNDEFINED> instruction: 0xf8d4abb3
   2296c:	stmdbcs	r1, {r2, r4, r5, r6, r7, ip}
   22970:			; <UNDEFINED> instruction: 0x2101bfb8
   22974:			; <UNDEFINED> instruction: 0xf00b4628
   22978:			; <UNDEFINED> instruction: 0xf7fffc39
   2297c:			; <UNDEFINED> instruction: 0xf8d4bba9
   22980:	blcs	2f048 <tcgetattr@plt+0x278ec>
   22984:	ldrbthi	pc, [r0], #0	; <UNPREDICTABLE>
   22988:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   2298c:			; <UNDEFINED> instruction: 0xf0002b00
   22990:	blcs	c3d44 <tcgetattr@plt+0xbc5e8>
   22994:	blge	fe75fa98 <tcgetattr@plt+0xfe75833c>
   22998:	ldrsbtcc	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   2299c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   229a0:	blmi	1403d34 <tcgetattr@plt+0x13fc5d8>
   229a4:	stmdami	pc, {r1, r3, r6, r9, sl, lr}^	; <UNPREDICTABLE>
   229a8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   229ac:	bicseq	pc, r4, r3, lsl #2
   229b0:	stc2	0, cr15, [r4], {4}
   229b4:	bllt	fe3609b8 <tcgetattr@plt+0xfe35925c>
   229b8:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   229bc:			; <UNDEFINED> instruction: 0xf0002b00
   229c0:			; <UNDEFINED> instruction: 0xf8d484c1
   229c4:	blcs	2ed8c <tcgetattr@plt+0x27630>
   229c8:	ldrthi	pc, [ip], #0	; <UNPREDICTABLE>
   229cc:			; <UNDEFINED> instruction: 0xf43f2b02
   229d0:			; <UNDEFINED> instruction: 0xf8d4ab7f
   229d4:	blcs	2edac <tcgetattr@plt+0x27650>
   229d8:	ldrthi	pc, [r4], #832	; 0x340	; <UNPREDICTABLE>
   229dc:	strbmi	r4, [sl], -r2, asr #22
   229e0:	ldrbtmi	r4, [fp], #-2114	; 0xfffff7be
   229e4:			; <UNDEFINED> instruction: 0xf1034478
   229e8:			; <UNDEFINED> instruction: 0xf00401d4
   229ec:			; <UNDEFINED> instruction: 0xf7fffbe7
   229f0:			; <UNDEFINED> instruction: 0xf8d4bb6f
   229f4:	blcs	2f0bc <tcgetattr@plt+0x27960>
   229f8:	strbhi	pc, [r6], #0	; <UNPREDICTABLE>
   229fc:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22a00:			; <UNDEFINED> instruction: 0xf0002b00
   22a04:	blcs	c3d10 <tcgetattr@plt+0xbc5b4>
   22a08:	blge	18dfb0c <tcgetattr@plt+0x18d83b0>
   22a0c:	ldrsbtne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22a10:	svclt	0x00b82901
   22a14:	bls	1aae20 <tcgetattr@plt+0x1a36c4>
   22a18:			; <UNDEFINED> instruction: 0xf00b4628
   22a1c:			; <UNDEFINED> instruction: 0xf7fffdbf
   22a20:			; <UNDEFINED> instruction: 0xf8d4bb57
   22a24:	blcs	2f0ec <tcgetattr@plt+0x27990>
   22a28:	ldrthi	pc, [r8], #0	; <UNPREDICTABLE>
   22a2c:	ldrsbtcs	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22a30:			; <UNDEFINED> instruction: 0xf0002a00
   22a34:	bcs	c3e50 <tcgetattr@plt+0xbc6f4>
   22a38:	strbhi	pc, [r0, #-0]!	; <UNPREDICTABLE>
   22a3c:	ldrsbtne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22a40:	svclt	0x00b82901
   22a44:	bls	1eae50 <tcgetattr@plt+0x1e36f4>
   22a48:	ldmvs	r2, {r0, r8, r9, fp, sp}
   22a4c:	vtst.8	d22, d16, d2
   22a50:			; <UNDEFINED> instruction: 0xf8d484a9
   22a54:	blcs	2ee3c <tcgetattr@plt+0x276e0>
   22a58:	strthi	pc, [r4], #0
   22a5c:			; <UNDEFINED> instruction: 0xf43f2b02
   22a60:			; <UNDEFINED> instruction: 0xf8d4ab37
   22a64:	mcrrne	0, 15, r2, fp, cr12
   22a68:	movwcs	fp, #7960	; 0x1f18
   22a6c:	svclt	0x00b82a01
   22a70:	blcs	2b27c <tcgetattr@plt+0x23b20>
   22a74:	blge	b5fb78 <tcgetattr@plt+0xb5841c>
   22a78:	stmdbcc	r1, {r0, r9, fp, ip, sp}
   22a7c:			; <UNDEFINED> instruction: 0xf00c4628
   22a80:			; <UNDEFINED> instruction: 0xf7fff869
   22a84:	svclt	0x0000bb25
   22a88:	strdeq	r0, [r5], -r4
   22a8c:	andeq	r0, r0, r8, ror r3
   22a90:	ldrdeq	r0, [r5], -sl
   22a94:	andeq	r0, r5, ip, asr #25
   22a98:	andeq	pc, r2, ip, lsr r3	; <UNPREDICTABLE>
   22a9c:	andeq	pc, r2, ip, asr #2
   22aa0:	andeq	ip, r2, r4, asr #30
   22aa4:	andeq	fp, r4, r0, lsl #3
   22aa8:	andeq	pc, r2, r4, lsr #4
   22aac:	andeq	lr, r2, sl, lsr pc
   22ab0:	andeq	lr, r2, ip, lsr #31
   22ab4:	muleq	r2, r2, pc	; <UNPREDICTABLE>
   22ab8:	andeq	lr, r2, r8, ror pc
   22abc:	andeq	lr, r2, r0, lsl #31
   22ac0:	andeq	r0, r0, r4, asr #6
   22ac4:	andeq	lr, r2, sl, asr #24
   22ac8:	andeq	lr, r2, r0, ror #18
   22acc:	andeq	lr, r2, r6, ror #23
   22ad0:	strdeq	lr, [r2], -ip
   22ad4:	andeq	lr, r2, lr, asr r8
   22ad8:	andeq	lr, r2, r8, ror r9
   22adc:	andeq	lr, r2, sl, lsl #13
   22ae0:	muleq	r2, ip, r8
   22ae4:			; <UNDEFINED> instruction: 0x0002e5b2
   22ae8:	andeq	lr, r2, r2, ror #16
   22aec:	andeq	lr, r2, r8, ror r5
   22af0:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22af4:	ldrdls	pc, [r0], -r4
   22af8:			; <UNDEFINED> instruction: 0xf43f2800
   22afc:			; <UNDEFINED> instruction: 0xf8dfaae9
   22b00:	strtmi	r8, [r6], -r0, ror #21
   22b04:	bge	ff760e88 <tcgetattr@plt+0xff75972c>
   22b08:	ldrbtmi	r2, [r8], #1792	; 0x700
   22b0c:			; <UNDEFINED> instruction: 0xf50844fa
   22b10:			; <UNDEFINED> instruction: 0xf8d6788e
   22b14:			; <UNDEFINED> instruction: 0xf03330f0
   22b18:	eorsle	r0, r3, r2, lsl #6
   22b1c:	ldrsbtcs	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
   22b20:	tstmi	r9, r0, asr #4	; <UNPREDICTABLE>
   22b24:	b	8b3554 <tcgetattr@plt+0x8abdf8>
   22b28:	vcgt.u8	<illegal reg q3.5>, q8, q9
   22b2c:			; <UNDEFINED> instruction: 0xf5b2832a
   22b30:			; <UNDEFINED> instruction: 0xf2807f7a
   22b34:	blcc	83248 <tcgetattr@plt+0x7baec>
   22b38:	stmdale	r0!, {r1, r2, r3, r5, r8, r9, fp, sp}^
   22b3c:	ldmdale	lr, {r1, r2, r3, r5, r8, r9, fp, sp}^
   22b40:			; <UNDEFINED> instruction: 0xf003e8df
   22b44:	stclpl	13, cr5, [r9, #-344]	; 0xfffffea8
   22b48:	fstmdbxpl	sp!, {d3-d48}	;@ Deprecated
   22b4c:			; <UNDEFINED> instruction: 0x265d5d5d
   22b50:	ldclpl	13, cr5, [sp, #-372]	; 0xfffffe8c
   22b54:	ldclpl	13, cr5, [sp, #-372]	; 0xfffffe8c
   22b58:	ldclpl	13, cr5, [sp, #-372]	; 0xfffffe8c
   22b5c:	ldclpl	13, cr5, [sp, #-208]	; 0xffffff30
   22b60:	ldclpl	13, cr5, [sp, #-372]	; 0xfffffe8c
   22b64:	ldclpl	13, cr5, [sp, #-372]	; 0xfffffe8c
   22b68:	ldclpl	13, cr5, [sp, #-372]	; 0xfffffe8c
   22b6c:	ldclpl	13, cr5, [sp, #-372]	; 0xfffffe8c
   22b70:	andseq	r5, r8, sp, asr sp
   22b74:			; <UNDEFINED> instruction: 0xf1044648
   22b78:	andcs	r0, r0, #40, 2
   22b7c:	ldc2	0, cr15, [sl], {37}	; 0x25
   22b80:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22b84:	strcc	r3, [r8], -r1, lsl #14
   22b88:	bicle	r4, r2, #1879048200	; 0x70000008
   22b8c:	blt	fe860b90 <tcgetattr@plt+0xfe859434>
   22b90:	orrcs	r4, r0, r8, lsr #12
   22b94:	blx	ff3debc8 <tcgetattr@plt+0xff3d746c>
   22b98:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22b9c:			; <UNDEFINED> instruction: 0x4628e7f2
   22ba0:			; <UNDEFINED> instruction: 0xf00b2110
   22ba4:			; <UNDEFINED> instruction: 0xf8d4fac7
   22ba8:			; <UNDEFINED> instruction: 0xe7eb01b0
   22bac:	tstcs	r1, r8, lsr #12
   22bb0:	blx	ff05ebe4 <tcgetattr@plt+0xff057488>
   22bb4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22bb8:	vst1.64	{d30}, [pc :128], r4
   22bbc:	strtmi	r5, [r8], -r0, lsl #2
   22bc0:	blx	fee5ebf4 <tcgetattr@plt+0xfee57498>
   22bc4:	strtmi	r2, [r8], -r0, lsl #4
   22bc8:	movwcs	r4, #5649	; 0x1611
   22bcc:			; <UNDEFINED> instruction: 0xff3cf00b
   22bd0:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22bd4:	andcs	lr, r0, #56098816	; 0x3580000
   22bd8:	ldrmi	r2, [r1], -r1, lsl #6
   22bdc:			; <UNDEFINED> instruction: 0xf00b4628
   22be0:	qasxmi	pc, r8, r3	; <UNPREDICTABLE>
   22be4:			; <UNDEFINED> instruction: 0xf00c6c61
   22be8:			; <UNDEFINED> instruction: 0xf8d4f9b9
   22bec:			; <UNDEFINED> instruction: 0xe7c901b0
   22bf0:	tstcs	r4, r8, lsr #12
   22bf4:	blx	fe7dec28 <tcgetattr@plt+0xfe7d74cc>
   22bf8:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22bfc:	ldrbmi	lr, [r0], -r2, asr #15
   22c00:	ldrsbcs	pc, [r0, #132]	; 0x84	; <UNPREDICTABLE>
   22c04:			; <UNDEFINED> instruction: 0xf0044641
   22c08:			; <UNDEFINED> instruction: 0xf8d4fad9
   22c0c:			; <UNDEFINED> instruction: 0xe7b901b0
   22c10:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22c14:			; <UNDEFINED> instruction: 0xf0002b00
   22c18:			; <UNDEFINED> instruction: 0xf8d4839c
   22c1c:	blcs	2efe4 <tcgetattr@plt+0x27888>
   22c20:	orrshi	pc, r7, #0
   22c24:			; <UNDEFINED> instruction: 0xf43f2b02
   22c28:			; <UNDEFINED> instruction: 0xf8d4aa53
   22c2c:	stmdbcs	r1, {r2, r4, r5, r6, r7, ip}
   22c30:			; <UNDEFINED> instruction: 0x2101bfb8
   22c34:	strtmi	r9, [r8], -r6, lsl #20
   22c38:	blx	fe85ec6e <tcgetattr@plt+0xfe857512>
   22c3c:	blt	1260c40 <tcgetattr@plt+0x12594e4>
   22c40:			; <UNDEFINED> instruction: 0xf7fe4620
   22c44:			; <UNDEFINED> instruction: 0xf7fffc93
   22c48:			; <UNDEFINED> instruction: 0xf8d4ba43
   22c4c:	blcs	2f314 <tcgetattr@plt+0x27bb8>
   22c50:	orrshi	pc, sp, #0
   22c54:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22c58:			; <UNDEFINED> instruction: 0xf0002b00
   22c5c:	blcs	c3ac4 <tcgetattr@plt+0xbc368>
   22c60:	bge	ddfd64 <tcgetattr@plt+0xdd8608>
   22c64:	ldrsbtne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22c68:	svclt	0x00b82901
   22c6c:	strtmi	r2, [r8], -r1, lsl #2
   22c70:	blx	fe9deca4 <tcgetattr@plt+0xfe9d7548>
   22c74:	blt	b60c78 <tcgetattr@plt+0xb5951c>
   22c78:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22c7c:			; <UNDEFINED> instruction: 0xf0002b00
   22c80:			; <UNDEFINED> instruction: 0xf8d480af
   22c84:	bcs	2b04c <tcgetattr@plt+0x238f0>
   22c88:	adchi	pc, sl, r0
   22c8c:			; <UNDEFINED> instruction: 0xf43f2a02
   22c90:			; <UNDEFINED> instruction: 0xf8d4aa1f
   22c94:	b	8ab06c <tcgetattr@plt+0x8a3910>
   22c98:	bcs	ff828 <tcgetattr@plt+0xf80cc>
   22c9c:	ldrhi	pc, [r5], #512	; 0x200
   22ca0:			; <UNDEFINED> instruction: 0xf002e8df
   22ca4:	stmiblt	sp!, {r1, r2, r3, r4, r7, r8, r9, ip, sp, pc}
   22ca8:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22cac:			; <UNDEFINED> instruction: 0xf43f2800
   22cb0:			; <UNDEFINED> instruction: 0xf8dfaa0f
   22cb4:			; <UNDEFINED> instruction: 0x46268934
   22cb8:	ldmdbls	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   22cbc:	ldrbtmi	r2, [r8], #1792	; 0x700
   22cc0:			; <UNDEFINED> instruction: 0xf50844f9
   22cc4:	and	r7, ip, r2, lsl #17
   22cc8:			; <UNDEFINED> instruction: 0xf8d44648
   22ccc:			; <UNDEFINED> instruction: 0x464121d0
   22cd0:	blx	1d5ece8 <tcgetattr@plt+0x1d5758c>
   22cd4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22cd8:	strcc	r3, [r8], -r1, lsl #14
   22cdc:			; <UNDEFINED> instruction: 0xf4bf4287
   22ce0:			; <UNDEFINED> instruction: 0xf8d6a9f7
   22ce4:			; <UNDEFINED> instruction: 0xf03330f0
   22ce8:	rscsle	r0, r5, r2, lsl #6
   22cec:	ldrsbtcc	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
   22cf0:			; <UNDEFINED> instruction: 0xf0002b04
   22cf4:	blcs	8c373c <tcgetattr@plt+0x8bbfe0>
   22cf8:	strtmi	sp, [r8], -r6, ror #3
   22cfc:			; <UNDEFINED> instruction: 0xf00b2180
   22d00:			; <UNDEFINED> instruction: 0xf8d4fa13
   22d04:			; <UNDEFINED> instruction: 0xe7e701b0
   22d08:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22d0c:			; <UNDEFINED> instruction: 0xf0002b00
   22d10:			; <UNDEFINED> instruction: 0xf8d48343
   22d14:	blcs	2f0dc <tcgetattr@plt+0x27980>
   22d18:	teqhi	lr, #0	; <UNPREDICTABLE>
   22d1c:			; <UNDEFINED> instruction: 0xf43f2b02
   22d20:			; <UNDEFINED> instruction: 0xf8d4a9d7
   22d24:	stmdbcs	r1, {r2, r4, r5, r6, r7, ip}
   22d28:			; <UNDEFINED> instruction: 0x2101bfb8
   22d2c:	strtmi	r9, [r8], -r6, lsl #20
   22d30:	stc2l	0, cr15, [r2], {11}
   22d34:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22d38:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22d3c:			; <UNDEFINED> instruction: 0xf0002b00
   22d40:			; <UNDEFINED> instruction: 0xf8d48336
   22d44:	blcs	2f10c <tcgetattr@plt+0x279b0>
   22d48:	teqhi	r1, #0	; <UNPREDICTABLE>
   22d4c:			; <UNDEFINED> instruction: 0xf43f2b02
   22d50:			; <UNDEFINED> instruction: 0xf8d4a9bf
   22d54:	stmdbcs	r1, {r2, r4, r5, r6, r7, ip}
   22d58:			; <UNDEFINED> instruction: 0x2101bfb8
   22d5c:	strtmi	r9, [r8], -r6, lsl #20
   22d60:	blx	ff05ed96 <tcgetattr@plt+0xff05763a>
   22d64:	ldmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22d68:			; <UNDEFINED> instruction: 0xf7fe4620
   22d6c:			; <UNDEFINED> instruction: 0xf7fffbdb
   22d70:			; <UNDEFINED> instruction: 0xf8d4b9af
   22d74:	blcs	2f43c <tcgetattr@plt+0x27ce0>
   22d78:	teqhi	sl, #0	; <UNPREDICTABLE>
   22d7c:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   22d80:			; <UNDEFINED> instruction: 0xf0002b00
   22d84:	blcs	c3a60 <tcgetattr@plt+0xbc304>
   22d88:	stmibge	r2!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   22d8c:	ldrsbtcc	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22d90:			; <UNDEFINED> instruction: 0xf0002b01
   22d94:	blcs	c3bbc <tcgetattr@plt+0xbc460>
   22d98:	teqhi	r0, #64	; 0x40	; <UNPREDICTABLE>
   22d9c:	strtmi	r9, [r8], -r6, lsl #18
   22da0:	ldc2	0, cr15, [r8, #-44]	; 0xffffffd4
   22da4:	ldmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22da8:			; <UNDEFINED> instruction: 0xf4bf4285
   22dac:	ldrcc	sl, [lr, #-2449]	; 0xfffff66f
   22db0:	eorscc	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   22db4:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
   22db8:	stmibge	sl, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   22dbc:	addmi	r1, r5, #36096	; 0x8d00
   22dc0:	stmibge	r6, {r0, r1, r2, r3, r4, r5, r7, sl, ip, sp, lr, pc}
   22dc4:	tsteq	lr, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   22dc8:	eorscc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   22dcc:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
   22dd0:	ldmdbge	lr!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   22dd4:	adcmi	r3, r8, #4194304	; 0x400000
   22dd8:	ldmdbge	sl!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, ip, sp, lr, pc}^
   22ddc:	ldrb	r4, [r9, #-1577]!	; 0xfffff9d7
   22de0:	strtmi	r9, [r8], -r6, lsl #18
   22de4:			; <UNDEFINED> instruction: 0xffd8f00b
   22de8:	ldmdblt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22dec:			; <UNDEFINED> instruction: 0xf8d44640
   22df0:			; <UNDEFINED> instruction: 0x463121d0
   22df4:			; <UNDEFINED> instruction: 0xf9e2f004
   22df8:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22dfc:	stmdbls	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   22e00:			; <UNDEFINED> instruction: 0xf00c4628
   22e04:			; <UNDEFINED> instruction: 0xf7fff8ab
   22e08:	stmdbls	r6, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
   22e0c:			; <UNDEFINED> instruction: 0xf00c4628
   22e10:			; <UNDEFINED> instruction: 0xf7fff839
   22e14:	blcs	91390 <tcgetattr@plt+0x89c34>
   22e18:			; <UNDEFINED> instruction: 0xf8d4d90a
   22e1c:	ldrshlt	r3, [fp, -r8]!
   22e20:			; <UNDEFINED> instruction: 0xf43f2b02
   22e24:			; <UNDEFINED> instruction: 0xf8d4a955
   22e28:	blcs	2f220 <tcgetattr@plt+0x27ac4>
   22e2c:	ldmdbge	r0, {r0, r1, r2, r3, r4, r5, r8, r9, sl, ip, sp, lr, pc}^
   22e30:			; <UNDEFINED> instruction: 0xf00c4628
   22e34:			; <UNDEFINED> instruction: 0xf7fff90b
   22e38:	addmi	fp, r5, #1228800	; 0x12c000
   22e3c:	stmdbge	r8, {r0, r1, r2, r3, r4, r5, r7, sl, ip, sp, lr, pc}^
   22e40:	biceq	lr, r1, #4, 22	; 0x1000
   22e44:	ldrsbtcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   22e48:	andeq	pc, r2, #50	; 0x32
   22e4c:	stmdbge	r0, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   22e50:	ldrsbtcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   22e54:	b	8ea090 <tcgetattr@plt+0x8e2934>
   22e58:			; <UNDEFINED> instruction: 0xf03373e3
   22e5c:			; <UNDEFINED> instruction: 0xd1ba0302
   22e60:			; <UNDEFINED> instruction: 0xf00d68a0
   22e64:			; <UNDEFINED> instruction: 0xf8d4fc11
   22e68:			; <UNDEFINED> instruction: 0xe7b401b0
   22e6c:			; <UNDEFINED> instruction: 0x1780f8df
   22e70:	ldmibvs	fp!, {r5, r9, sl, lr}
   22e74:	ldrbtmi	r6, [r9], #-2554	; 0xfffff606
   22e78:	blx	ff660e78 <tcgetattr@plt+0xff65971c>
   22e7c:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22e80:	addmi	lr, r5, #44302336	; 0x2a40000
   22e84:	stmdbge	r4!, {r0, r1, r2, r3, r4, r5, r7, sl, ip, sp, lr, pc}
   22e88:	biceq	lr, r1, #4, 22	; 0x1000
   22e8c:	ldrsbtcs	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   22e90:	andeq	pc, r2, #50	; 0x32
   22e94:	ldmdbge	ip, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   22e98:	ldrsbtcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   22e9c:	b	8ea0d8 <tcgetattr@plt+0x8e297c>
   22ea0:			; <UNDEFINED> instruction: 0xf03373e3
   22ea4:	orrsle	r0, r6, r2, lsl #6
   22ea8:			; <UNDEFINED> instruction: 0xf00d68a0
   22eac:	stmdavs	r3!, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
   22eb0:			; <UNDEFINED> instruction: 0xf0106898
   22eb4:			; <UNDEFINED> instruction: 0xf8d4ff41
   22eb8:			; <UNDEFINED> instruction: 0xe78c01b0
   22ebc:	cmnvc	sl, #683671552	; 0x28c00000	; <UNPREDICTABLE>
   22ec0:			; <UNDEFINED> instruction: 0xf63f2b31
   22ec4:	andge	sl, r2, #156, 28	; 0x9c0
   22ec8:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   22ecc:			; <UNDEFINED> instruction: 0x4710441a
   22ed0:	andeq	r0, r0, fp, lsl #2
   22ed4:	andeq	r0, r0, fp, lsl #2
   22ed8:	andeq	r0, r0, fp, lsl #2
   22edc:	andeq	r0, r0, fp, lsl #2
   22ee0:	strdeq	r0, [r0], -fp
   22ee4:	andeq	r0, r0, fp, ror #1
   22ee8:	ldrdeq	r0, [r0], -fp
   22eec:			; <UNDEFINED> instruction: 0xfffffd2f
   22ef0:			; <UNDEFINED> instruction: 0xfffffd2f
   22ef4:			; <UNDEFINED> instruction: 0xfffffd2f
   22ef8:			; <UNDEFINED> instruction: 0xfffffd2f
   22efc:			; <UNDEFINED> instruction: 0xfffffd2f
   22f00:			; <UNDEFINED> instruction: 0xfffffd2f
   22f04:			; <UNDEFINED> instruction: 0xfffffd2f
   22f08:			; <UNDEFINED> instruction: 0xfffffd2f
   22f0c:			; <UNDEFINED> instruction: 0xfffffd2f
   22f10:			; <UNDEFINED> instruction: 0xfffffd2f
   22f14:			; <UNDEFINED> instruction: 0xfffffd2f
   22f18:			; <UNDEFINED> instruction: 0xfffffd2f
   22f1c:			; <UNDEFINED> instruction: 0xfffffd2f
   22f20:			; <UNDEFINED> instruction: 0xfffffd2f
   22f24:			; <UNDEFINED> instruction: 0xfffffd2f
   22f28:			; <UNDEFINED> instruction: 0xfffffd2f
   22f2c:			; <UNDEFINED> instruction: 0xfffffd2f
   22f30:			; <UNDEFINED> instruction: 0xfffffd2f
   22f34:			; <UNDEFINED> instruction: 0xfffffd2f
   22f38:			; <UNDEFINED> instruction: 0xfffffd2f
   22f3c:			; <UNDEFINED> instruction: 0xfffffd2f
   22f40:			; <UNDEFINED> instruction: 0xfffffd2f
   22f44:			; <UNDEFINED> instruction: 0xfffffd2f
   22f48:			; <UNDEFINED> instruction: 0xfffffd2f
   22f4c:			; <UNDEFINED> instruction: 0xfffffd2f
   22f50:			; <UNDEFINED> instruction: 0xfffffd2f
   22f54:			; <UNDEFINED> instruction: 0xfffffd2f
   22f58:			; <UNDEFINED> instruction: 0xfffffd2f
   22f5c:			; <UNDEFINED> instruction: 0xfffffd2f
   22f60:			; <UNDEFINED> instruction: 0xfffffd2f
   22f64:			; <UNDEFINED> instruction: 0xfffffd2f
   22f68:			; <UNDEFINED> instruction: 0xfffffd2f
   22f6c:			; <UNDEFINED> instruction: 0xfffffd2f
   22f70:			; <UNDEFINED> instruction: 0xfffffd2f
   22f74:			; <UNDEFINED> instruction: 0xfffffd2f
   22f78:			; <UNDEFINED> instruction: 0xfffffd2f
   22f7c:			; <UNDEFINED> instruction: 0xfffffd2f
   22f80:			; <UNDEFINED> instruction: 0xfffffd2f
   22f84:			; <UNDEFINED> instruction: 0xfffffd2f
   22f88:			; <UNDEFINED> instruction: 0xfffffd2f
   22f8c:			; <UNDEFINED> instruction: 0xfffffca5
   22f90:			; <UNDEFINED> instruction: 0xfffffd2f
   22f94:	andeq	r0, r0, r9, asr #1
   22f98:			; <UNDEFINED> instruction: 0xf1044648
   22f9c:	andcs	r0, r1, #40, 2
   22fa0:	blx	25f03c <tcgetattr@plt+0x2578e0>
   22fa4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22fa8:	strtmi	lr, [r8], -ip, ror #11
   22fac:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   22fb0:			; <UNDEFINED> instruction: 0xf8c0f00b
   22fb4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22fb8:	strtmi	lr, [r8], -r4, ror #11
   22fbc:	orrvc	pc, r0, pc, asr #8
   22fc0:			; <UNDEFINED> instruction: 0xf8b8f00b
   22fc4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22fc8:			; <UNDEFINED> instruction: 0x4628e5dc
   22fcc:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   22fd0:			; <UNDEFINED> instruction: 0xf8b0f00b
   22fd4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22fd8:			; <UNDEFINED> instruction: 0x4628e5d4
   22fdc:	orrpl	pc, r3, pc, asr #8
   22fe0:			; <UNDEFINED> instruction: 0xf8a8f00b
   22fe4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   22fe8:			; <UNDEFINED> instruction: 0xf5a3e5cc
   22fec:	blcs	c7fddc <tcgetattr@plt+0xc78680>
   22ff0:	blge	fe6a08f4 <tcgetattr@plt+0xfe699198>
   22ff4:			; <UNDEFINED> instruction: 0xf852a202
   22ff8:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   22ffc:	svclt	0x00004710
   23000:	andeq	r0, r0, pc, asr r1
   23004:			; <UNDEFINED> instruction: 0xfffff727
   23008:	andeq	r0, r0, r5, asr #2
   2300c:	andeq	r0, r0, r9, lsr #2
   23010:	andeq	r0, r0, r1, lsl #2
   23014:	andeq	r0, r0, pc, ror #1
   23018:	ldrdeq	r0, [r0], -sp
   2301c:			; <UNDEFINED> instruction: 0xfffff727
   23020:			; <UNDEFINED> instruction: 0xfffff727
   23024:			; <UNDEFINED> instruction: 0xfffff727
   23028:			; <UNDEFINED> instruction: 0xfffff727
   2302c:			; <UNDEFINED> instruction: 0xfffff727
   23030:			; <UNDEFINED> instruction: 0xfffff727
   23034:			; <UNDEFINED> instruction: 0xfffff727
   23038:			; <UNDEFINED> instruction: 0xfffff727
   2303c:			; <UNDEFINED> instruction: 0xfffff727
   23040:			; <UNDEFINED> instruction: 0xfffff727
   23044:			; <UNDEFINED> instruction: 0xfffff727
   23048:			; <UNDEFINED> instruction: 0xfffff727
   2304c:			; <UNDEFINED> instruction: 0xfffff727
   23050:			; <UNDEFINED> instruction: 0xfffff727
   23054:			; <UNDEFINED> instruction: 0xfffff727
   23058:			; <UNDEFINED> instruction: 0xfffff727
   2305c:			; <UNDEFINED> instruction: 0xfffff727
   23060:			; <UNDEFINED> instruction: 0xfffff727
   23064:			; <UNDEFINED> instruction: 0xfffff727
   23068:			; <UNDEFINED> instruction: 0xfffff727
   2306c:			; <UNDEFINED> instruction: 0xfffff727
   23070:			; <UNDEFINED> instruction: 0xfffff727
   23074:			; <UNDEFINED> instruction: 0xfffff727
   23078:			; <UNDEFINED> instruction: 0xfffff727
   2307c:			; <UNDEFINED> instruction: 0xfffff727
   23080:			; <UNDEFINED> instruction: 0xfffff727
   23084:			; <UNDEFINED> instruction: 0xfffff727
   23088:			; <UNDEFINED> instruction: 0xfffff727
   2308c:			; <UNDEFINED> instruction: 0xfffff727
   23090:			; <UNDEFINED> instruction: 0xfffff727
   23094:			; <UNDEFINED> instruction: 0xfffff727
   23098:			; <UNDEFINED> instruction: 0xfffff727
   2309c:			; <UNDEFINED> instruction: 0xfffff727
   230a0:			; <UNDEFINED> instruction: 0xfffff727
   230a4:			; <UNDEFINED> instruction: 0xfffff727
   230a8:			; <UNDEFINED> instruction: 0xfffff727
   230ac:			; <UNDEFINED> instruction: 0xfffff727
   230b0:			; <UNDEFINED> instruction: 0xfffff727
   230b4:			; <UNDEFINED> instruction: 0xfffff727
   230b8:			; <UNDEFINED> instruction: 0xfffff727
   230bc:			; <UNDEFINED> instruction: 0xfffff6c9
   230c0:			; <UNDEFINED> instruction: 0xfffff727
   230c4:	andeq	r0, r0, r9, asr #1
   230c8:			; <UNDEFINED> instruction: 0xf1044648
   230cc:	andcs	r0, r1, #40, 2
   230d0:			; <UNDEFINED> instruction: 0xf910f025
   230d4:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   230d8:	blt	fffe10dc <tcgetattr@plt+0xfffd9980>
   230dc:	vst1.8	{d20-d22}, [pc :128], r8
   230e0:			; <UNDEFINED> instruction: 0xf00b7100
   230e4:			; <UNDEFINED> instruction: 0xf8d4f821
   230e8:			; <UNDEFINED> instruction: 0xf7ff01b0
   230ec:			; <UNDEFINED> instruction: 0x4628baf5
   230f0:	orrvc	pc, r0, pc, asr #8
   230f4:			; <UNDEFINED> instruction: 0xf818f00b
   230f8:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   230fc:	blt	ffb61100 <tcgetattr@plt+0xffb599a4>
   23100:	bvs	16fd394 <tcgetattr@plt+0x16f5c38>
   23104:			; <UNDEFINED> instruction: 0xf53f051b
   23108:	strtmi	sl, [r8], -r7, ror #21
   2310c:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   23110:			; <UNDEFINED> instruction: 0xf80af00b
   23114:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
   23118:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2311c:	nopeq	{67}	; 0x43
   23120:	eorscc	pc, r0, r9, asr #17
   23124:	blt	ff661128 <tcgetattr@plt+0xff6599cc>
   23128:	orrpl	pc, r3, pc, asr #8
   2312c:			; <UNDEFINED> instruction: 0xf00b4628
   23130:	strtmi	pc, [r8], -r1, lsl #16
   23134:	orrpl	pc, r0, pc, asr #8
   23138:			; <UNDEFINED> instruction: 0xfff6f00a
   2313c:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   23140:	blt	ff2e1144 <tcgetattr@plt+0xff2d99e8>
   23144:	orrpl	pc, r3, pc, asr #8
   23148:			; <UNDEFINED> instruction: 0xf00a4628
   2314c:	qsub8mi	pc, r8, r3	; <UNPREDICTABLE>
   23150:			; <UNDEFINED> instruction: 0xf00a2140
   23154:			; <UNDEFINED> instruction: 0xf8d4ffe9
   23158:			; <UNDEFINED> instruction: 0xf7ff01b0
   2315c:	vst1.32	{d27-d28}, [pc :256]!
   23160:	strtmi	r5, [r8], -r3, lsl #3
   23164:			; <UNDEFINED> instruction: 0xffe6f00a
   23168:			; <UNDEFINED> instruction: 0x21204628
   2316c:			; <UNDEFINED> instruction: 0xffdcf00a
   23170:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   23174:	blt	fec61178 <tcgetattr@plt+0xfec59a1c>
   23178:			; <UNDEFINED> instruction: 0xf4bf3801
   2317c:			; <UNDEFINED> instruction: 0xf7ffa80e
   23180:	vadd.i8	d27, d0, d14
   23184:	addsmi	r7, sl, #212, 6	; 0x50000003
   23188:	cfldrsge	mvf15, [r9, #-508]!	; 0xfffffe04
   2318c:	vst1.8	{d20-d22}, [pc :128], r8
   23190:			; <UNDEFINED> instruction: 0xf00a6180
   23194:			; <UNDEFINED> instruction: 0xf8d4ffcf
   23198:	ldrbt	r0, [r3], #432	; 0x1b0
   2319c:	bicsvc	pc, r4, #64, 4
   231a0:			; <UNDEFINED> instruction: 0xf47f429a
   231a4:	strtmi	sl, [r8], -r0, asr #21
   231a8:	orrvs	pc, r0, pc, asr #8
   231ac:			; <UNDEFINED> instruction: 0xffbcf00a
   231b0:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   231b4:	blt	fe4611b8 <tcgetattr@plt+0xfe459a5c>
   231b8:	adcsmi	r4, r8, #26214400	; 0x1900000
   231bc:			; <UNDEFINED> instruction: 0xf8d6d932
   231c0:			; <UNDEFINED> instruction: 0xf03330f8
   231c4:	eorle	r0, sp, r2, lsl #6
   231c8:	ldrsbtcc	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
   231cc:	blcs	aa490 <tcgetattr@plt+0xa2d34>
   231d0:	stmdbge	r5, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   231d4:			; <UNDEFINED> instruction: 0xf47f2b05
   231d8:	adcsmi	sl, r8, #884736	; 0xd8000
   231dc:	msrhi	R10_fiq, r0
   231e0:	ldrdcc	pc, [r0, -r6]
   231e4:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
   231e8:	msrhi	CPSR_s, r0
   231ec:	ldrdcs	pc, [r4, -r6]
   231f0:	rscvc	lr, r2, #139264	; 0x22000
   231f4:			; <UNDEFINED> instruction: 0xf7fe4620
   231f8:	bicslt	pc, r0, #757760	; 0xb9000
   231fc:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   23200:			; <UNDEFINED> instruction: 0xf7ff1cef
   23204:	strtmi	fp, [r8], -r0, lsr #18
   23208:			; <UNDEFINED> instruction: 0xf00a2102
   2320c:			; <UNDEFINED> instruction: 0xf8d4ff8d
   23210:			; <UNDEFINED> instruction: 0xf7ff01b0
   23214:			; <UNDEFINED> instruction: 0x4628b9ff
   23218:			; <UNDEFINED> instruction: 0xf00a2102
   2321c:			; <UNDEFINED> instruction: 0xf8d4ff8b
   23220:	ldrb	r0, [r9, #-432]	; 0xfffffe50
   23224:			; <UNDEFINED> instruction: 0xf7ff1caf
   23228:	vnmls.f16	s22, s16, s28
   2322c:	ldmib	sp, {r4, r9, fp}^
   23230:			; <UNDEFINED> instruction: 0xf7e37806
   23234:	mvnlt	lr, r2, ror lr
   23238:	stmdbcs	r4, {r0, r1, r3, r8, fp, ip, pc}
   2323c:	teqhi	r9, r0	; <UNPREDICTABLE>
   23240:	andsle	r2, r6, r1, lsl #28
   23244:	eoreq	pc, r6, #1073741864	; 0x40000028
   23248:	ldmdale	r2, {r2, r4, r9, fp, sp}
   2324c:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   23250:	tsteq	r0, #192, 4	; <UNPREDICTABLE>
   23254:			; <UNDEFINED> instruction: 0x07da40d3
   23258:	blls	35868c <tcgetattr@plt+0x350f30>
   2325c:			; <UNDEFINED> instruction: 0xf0002b02
   23260:	blcs	183738 <tcgetattr@plt+0x17bfdc>
   23264:	mvfcss	f5, f5
   23268:	bls	39727c <tcgetattr@plt+0x38fb20>
   2326c:			; <UNDEFINED> instruction: 0xf7fe4620
   23270:			; <UNDEFINED> instruction: 0xf8d4fa7d
   23274:			; <UNDEFINED> instruction: 0xf7ff01b0
   23278:			; <UNDEFINED> instruction: 0xf8d6b8e6
   2327c:			; <UNDEFINED> instruction: 0xf04f00f4
   23280:	movwls	r3, #46079	; 0xb3ff
   23284:	beq	95f6c0 <tcgetattr@plt+0x957f64>
   23288:	strcs	r9, [r0], -ip, lsl #6
   2328c:	movwcc	lr, #55757	; 0xd9cd
   23290:	movwcc	lr, #63949	; 0xf9cd
   23294:	tstcc	r1, #3358720	; 0x334000
   23298:			; <UNDEFINED> instruction: 0xf806f026
   2329c:	cmpls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   232a0:	stmdavc	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   232a4:	mcr	4, 0, r4, cr8, cr9, {7}
   232a8:	andls	r0, r9, r0, lsl sl
   232ac:	stccs	0, cr14, [r8, #-52]	; 0xffffffcc
   232b0:	blge	557384 <tcgetattr@plt+0x54fc28>
   232b4:	orreq	lr, r5, #3072	; 0xc00
   232b8:	stccc	8, cr15, [r8], #-332	; 0xfffffeb4
   232bc:	ldrtmi	r4, [r2], -lr, asr #17
   232c0:			; <UNDEFINED> instruction: 0x462e4659
   232c4:			; <UNDEFINED> instruction: 0xf0034478
   232c8:			; <UNDEFINED> instruction: 0x4649ff79
   232cc:			; <UNDEFINED> instruction: 0xf7e34650
   232d0:			; <UNDEFINED> instruction: 0x4603efd4
   232d4:	adcle	r2, r8, r0, lsl #16
   232d8:	ldclne	8, cr7, [r5], #-108	; 0xffffff94
   232dc:	rscle	r2, r6, r0, lsl #22
   232e0:	andcs	sl, r0, #10240	; 0x2800
   232e4:			; <UNDEFINED> instruction: 0xf06f9302
   232e8:	movwcs	r4, #1792	; 0x700
   232ec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   232f0:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   232f4:	stc2	0, cr15, [r6], {38}	; 0x26
   232f8:	andeq	pc, r8, #1073741865	; 0x40000029
   232fc:			; <UNDEFINED> instruction: 0xf282fab2
   23300:	ldmdbeq	r2, {r1, r3, r8, fp, ip, pc}^
   23304:	svclt	0x00182900
   23308:	ldmdbge	r4, {r0, r9, sp}
   2330c:	orreq	lr, r5, r1, lsl #22
   23310:			; <UNDEFINED> instruction: 0xf8414603
   23314:	bcs	263bc <tcgetattr@plt+0x1ec60>
   23318:	mrc	0, 0, sp, cr8, cr0, {6}
   2331c:	svcls	0x00060a10
   23320:	ldcl	7, cr15, [sl, #908]!	; 0x38c
   23324:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   23328:	stmlt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2332c:	blcs	4ab50 <tcgetattr@plt+0x433f4>
   23330:	svcge	0x0033f47e
   23334:	svclt	0x0033f7fe
   23338:			; <UNDEFINED> instruction: 0xf7fe2101
   2333c:			; <UNDEFINED> instruction: 0x2601bfb6
   23340:	svclt	0x005bf7fe
   23344:	strtmi	r4, [r0], -sp, lsr #19
   23348:			; <UNDEFINED> instruction: 0xf7fe4479
   2334c:			; <UNDEFINED> instruction: 0xf7fef86f
   23350:			; <UNDEFINED> instruction: 0x2101bebf
   23354:	strcs	lr, [r1], -lr, ror #8
   23358:	svclt	0x0035f7fe
   2335c:			; <UNDEFINED> instruction: 0xf7fe2101
   23360:	tstcs	r1, r6, lsr pc
   23364:	bllt	1e1368 <tcgetattr@plt+0x1d9c0c>
   23368:	strtmi	r4, [r0], -r5, lsr #19
   2336c:			; <UNDEFINED> instruction: 0xf7fe4479
   23370:			; <UNDEFINED> instruction: 0xf7fef85d
   23374:	smlatbcs	r1, sp, lr, fp
   23378:	blt	1a137c <tcgetattr@plt+0x199c20>
   2337c:			; <UNDEFINED> instruction: 0xf7fe2101
   23380:	tstcs	r1, r0, asr #30
   23384:	svclt	0x0069f7fe
   23388:			; <UNDEFINED> instruction: 0xf7ff2101
   2338c:	tstcs	r1, r4, asr #22
   23390:	strcs	lr, [r1, #-1133]	; 0xfffffb93
   23394:	blt	1321398 <tcgetattr@plt+0x1319c3c>
   23398:	strb	r2, [r7], #257	; 0x101
   2339c:	tstcs	r1, r7, lsl #22
   233a0:	ldmvs	sl, {r0, r1, r3, r4, r7, fp, sp, lr}
   233a4:	svclt	0x00181c53
   233a8:			; <UNDEFINED> instruction: 0xf7ff2301
   233ac:	tstcs	r1, r2, ror #22
   233b0:	blls	21c708 <tcgetattr@plt+0x214fac>
   233b4:			; <UNDEFINED> instruction: 0x4619689a
   233b8:	ldmdavs	r2, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   233bc:			; <UNDEFINED> instruction: 0xf4be4293
   233c0:	bvs	fe24ede4 <tcgetattr@plt+0xfe247688>
   233c4:	andcs	r0, r1, #14221312	; 0xd90000
   233c8:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   233cc:	mcrrpl	0, 9, r4, r3, cr10
   233d0:	movweq	lr, #10787	; 0x2a23
   233d4:			; <UNDEFINED> instruction: 0xf7fe5443
   233d8:	blmi	fe2d2dcc <tcgetattr@plt+0xfe2cb670>
   233dc:	stmmi	sl, {r1, r3, r6, r9, sl, lr}
   233e0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   233e4:	bicseq	pc, r4, r3, lsl #2
   233e8:	cdp2	0, 14, cr15, cr8, cr3, {0}
   233ec:	mrclt	7, 3, APSR_nzcv, cr0, cr14, {7}
   233f0:	strtmi	r9, [r8], -r6, lsl #18
   233f4:	blx	15df428 <tcgetattr@plt+0x15d7ccc>
   233f8:	mcrlt	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   233fc:			; <UNDEFINED> instruction: 0xddf72b00
   23400:	strbmi	r4, [sl], -r2, lsl #23
   23404:	ldrbtmi	r4, [fp], #-2178	; 0xfffff77e
   23408:			; <UNDEFINED> instruction: 0xf1034478
   2340c:			; <UNDEFINED> instruction: 0xf00301d4
   23410:			; <UNDEFINED> instruction: 0xf7fefed5
   23414:			; <UNDEFINED> instruction: 0x460abe5d
   23418:	mrclt	7, 2, APSR_nzcv, cr6, cr14, {7}
   2341c:	rscscc	pc, pc, pc, asr #32
   23420:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23424:	mvnscc	pc, #79	; 0x4f
   23428:	svclt	0x00f4f7fe
   2342c:	rscscc	pc, pc, #79	; 0x4f
   23430:	svclt	0x00e2f7fe
   23434:	rscscc	pc, pc, #79	; 0x4f
   23438:	andcs	lr, r1, #220, 12	; 0xdc00000
   2343c:	mrclt	7, 1, APSR_nzcv, cr3, cr14, {7}
   23440:			; <UNDEFINED> instruction: 0xf7ff2101
   23444:	stmdbls	r5, {r8, r9, fp, ip, sp, pc}
   23448:	eoreq	pc, r8, #4, 2
   2344c:	stmiapl	fp, {r0, r4, r5, r6, r8, r9, fp, lr}^
   23450:	msreq	CPSR_, r3, lsl #2
   23454:	tstcc	r0, #24, 16	; 0x180000
   23458:	stcvs	8, cr15, [ip], {83}	; 0x53
   2345c:			; <UNDEFINED> instruction: 0xf8533210
   23460:			; <UNDEFINED> instruction: 0xf8425c08
   23464:			; <UNDEFINED> instruction: 0xf8530c10
   23468:	addmi	r0, fp, #4, 24	; 0x400
   2346c:	stcvs	8, cr15, [ip], {66}	; 0x42
   23470:	stcpl	8, cr15, [r8], {66}	; 0x42
   23474:	stceq	8, cr15, [r4], {66}	; 0x42
   23478:	ldmdavs	fp, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   2347c:			; <UNDEFINED> instruction: 0xf7fe6013
   23480:	stmdbmi	r5!, {r0, r1, r2, r5, r9, sl, fp, ip, sp, pc}^
   23484:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   23488:			; <UNDEFINED> instruction: 0xffd0f7fd
   2348c:	mcrlt	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   23490:	strbmi	r4, [sl], -r2, ror #22
   23494:	ldrbtmi	r4, [fp], #-2146	; 0xfffff79e
   23498:			; <UNDEFINED> instruction: 0xf1034478
   2349c:			; <UNDEFINED> instruction: 0xf00301d4
   234a0:			; <UNDEFINED> instruction: 0xf7fefe8d
   234a4:	stmdbls	r6, {r0, r2, r4, r9, sl, fp, ip, sp, pc}
   234a8:			; <UNDEFINED> instruction: 0xf00b4628
   234ac:			; <UNDEFINED> instruction: 0xf7fefa6d
   234b0:	cdpcs	14, 0, cr11, cr2, cr15, {0}
   234b4:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {3}
   234b8:	blcs	18a0f0 <tcgetattr@plt+0x182994>
   234bc:	mrcge	6, 6, APSR_nzcv, cr9, cr15, {1}
   234c0:			; <UNDEFINED> instruction: 0xf003e8df
   234c4:	ldmdbmi	r8, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr}^
   234c8:	mcrcs	8, 0, r2, cr2, cr7, {1}
   234cc:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
   234d0:	andle	r2, r3, r5, lsl #28
   234d4:	mcrge	6, 6, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   234d8:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   234dc:			; <UNDEFINED> instruction: 0x4620ab14
   234e0:	addeq	lr, r8, #3072	; 0xc00
   234e4:	ldcpl	8, cr15, [ip], {82}	; 0x52
   234e8:	stccc	8, cr15, [r0], #-328	; 0xfffffeb8
   234ec:	stccs	8, cr15, [r4], #-328	; 0xfffffeb8
   234f0:			; <UNDEFINED> instruction: 0xf7fe9500
   234f4:	ssat	pc, #29, fp, asr #19	; <UNPREDICTABLE>
   234f8:	ldcl	7, cr15, [sl, #-908]!	; 0xfffffc74
   234fc:			; <UNDEFINED> instruction: 0xf67e2b01
   23500:			; <UNDEFINED> instruction: 0xf8d4ade7
   23504:	blcs	2f8ec <tcgetattr@plt+0x28190>
   23508:	cfstrdge	mvd15, [r2, #248]!	; 0xf8
   2350c:	mvnscc	pc, pc, asr #32
   23510:	blt	fe961514 <tcgetattr@plt+0xfe959db8>
   23514:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   23518:	rscsne	pc, fp, #-536870908	; 0xe0000004
   2351c:	rscsvc	pc, pc, #217055232	; 0xcf00000
   23520:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   23524:	vst4.8	{d20-d23}, [r3 :64], r3
   23528:			; <UNDEFINED> instruction: 0xf8a45380
   2352c:			; <UNDEFINED> instruction: 0xf7fe303d
   23530:			; <UNDEFINED> instruction: 0xf8b4bf8a
   23534:	vqadd.s8	d19, d14, d29
   23538:			; <UNDEFINED> instruction: 0xf6cf12fb
   2353c:			; <UNDEFINED> instruction: 0xf8d472ff
   23540:			; <UNDEFINED> instruction: 0x401301b0
   23544:	movwvs	pc, #1091	; 0x443	; <UNPREDICTABLE>
   23548:	eorscc	pc, sp, r4, lsr #17
   2354c:	svclt	0x007bf7fe
   23550:			; <UNDEFINED> instruction: 0xf7fe3a01
   23554:			; <UNDEFINED> instruction: 0xf8b4bdb9
   23558:	vqadd.s8	d19, d14, d29
   2355c:			; <UNDEFINED> instruction: 0xf6cf12fb
   23560:			; <UNDEFINED> instruction: 0xf8d472ff
   23564:			; <UNDEFINED> instruction: 0x401301b0
   23568:	orrvs	pc, r0, #1124073472	; 0x43000000
   2356c:	eorscc	pc, sp, r4, lsr #17
   23570:	svclt	0x0069f7fe
   23574:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   23578:	rscsne	pc, fp, #-536870908	; 0xe0000004
   2357c:	rscsvc	pc, pc, #217055232	; 0xcf00000
   23580:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   23584:	vst4.8	{d20-d23}, [r3 :64], r3
   23588:			; <UNDEFINED> instruction: 0xf8a47300
   2358c:			; <UNDEFINED> instruction: 0xf7fe303d
   23590:			; <UNDEFINED> instruction: 0xf8b4bf5a
   23594:	vqadd.s8	d19, d14, d29
   23598:			; <UNDEFINED> instruction: 0xf6cf12fb
   2359c:			; <UNDEFINED> instruction: 0xf8d472ff
   235a0:			; <UNDEFINED> instruction: 0x401301b0
   235a4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   235a8:	eorscc	pc, sp, r4, lsr #17
   235ac:	svclt	0x004bf7fe
   235b0:	ldrhtcc	pc, [sp], -r4	; <UNPREDICTABLE>
   235b4:	rscsne	pc, fp, #-536870908	; 0xe0000004
   235b8:	rscsvc	pc, pc, #217055232	; 0xcf00000
   235bc:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   235c0:			; <UNDEFINED> instruction: 0xf8a44013
   235c4:			; <UNDEFINED> instruction: 0xf7fe303d
   235c8:	blmi	5d32c8 <tcgetattr@plt+0x5cbb6c>
   235cc:	ldmdami	r6, {r1, r3, r6, r9, sl, lr}
   235d0:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   235d4:	bicseq	pc, r4, r3, lsl #2
   235d8:	ldc2l	0, cr15, [r0, #12]!
   235dc:	ldcllt	7, cr15, [r8, #-1016]!	; 0xfffffc08
   235e0:	andeq	lr, r2, sl, lsr r7
   235e4:	andeq	lr, r2, r0, asr r4
   235e8:	andeq	lr, r2, r6, lsl #11
   235ec:	muleq	r2, ip, r2
   235f0:	andeq	lr, r2, lr, lsr r2
   235f4:	andeq	r8, r2, ip, ror #19
   235f8:	andeq	sp, r2, r4, lsr #28
   235fc:	andeq	sp, r2, r0, lsl #27
   23600:	andeq	sp, r2, r4, asr sp
   23604:	andeq	sp, r2, r4, ror #28
   23608:	andeq	sp, r2, sl, ror fp
   2360c:	andeq	sp, r2, lr, lsr lr
   23610:	andeq	sp, r2, r4, asr fp
   23614:	andeq	r0, r0, r4, asr #6
   23618:	andeq	sp, r2, lr, asr #24
   2361c:	andeq	sp, r2, lr, lsr #27
   23620:	andeq	sp, r2, r4, asr #21
   23624:	andeq	sp, r2, r4, ror ip
   23628:	andeq	sp, r2, sl, lsl #19
   2362c:	svcmi	0x00f0e92d
   23630:			; <UNDEFINED> instruction: 0xf8d0b083
   23634:			; <UNDEFINED> instruction: 0xf01551d8
   23638:	andle	r0, r3, r1, lsl #10
   2363c:	andlt	r2, r3, r0
   23640:	svchi	0x00f0e8bd
   23644:	ldmdbmi	r7, {r1, r7, r9, sl, lr}^
   23648:	orrseq	pc, r4, #0, 2
   2364c:	ldrsbcs	pc, [r0, #128]	; 0x80	; <UNPREDICTABLE>
   23650:	ldrdmi	pc, [r8], -sl
   23654:	ldmdami	r4, {r0, r3, r4, r5, r6, sl, lr}^
   23658:	bicvc	pc, sl, r1, lsl #10
   2365c:			; <UNDEFINED> instruction: 0x260f4f53
   23660:	movwls	r4, #1144	; 0x478
   23664:	strls	r4, [r1], #-1151	; 0xfffffb81
   23668:	stc2	0, cr15, [r8, #12]!
   2366c:	ldrsbhi	pc, [r0, #138]	; 0x8a	; <UNPREDICTABLE>
   23670:			; <UNDEFINED> instruction: 0xf5079b00
   23674:			; <UNDEFINED> instruction: 0xf04f77d8
   23678:	ldmdbne	r4!, {r2, r3, r8, r9, fp}^
   2367c:	ldrmi	r4, [r8], -lr, lsr #5
   23680:	ldrbeq	lr, [r4], #-2639	; 0xfffff5b1
   23684:	blx	319af2 <tcgetattr@plt+0x312396>
   23688:	bl	21faa0 <tcgetattr@plt+0x218344>
   2368c:	ldmdapl	r9!, {r0, r8, fp}^
   23690:	bl	fea34cb8 <tcgetattr@plt+0xfea2d55c>
   23694:	tstle	r6, r1, lsl #2
   23698:	ldrdne	pc, [r4], -r9
   2369c:			; <UNDEFINED> instruction: 0xf7e39300
   236a0:	blls	5e5b0 <tcgetattr@plt+0x56e54>
   236a4:	stmdbcs	r0, {r0, r9, sl, lr}
   236a8:	andsle	sp, r2, r1, lsl fp
   236ac:	ldrmi	r1, [r8], -r5, ror #24
   236b0:	adcmi	r1, lr, #116, 18	; 0x1d0000
   236b4:	ldrbeq	lr, [r4], #-2639	; 0xfffff5b1
   236b8:	ldmdbmi	sp!, {r0, r2, r5, r6, r7, fp, ip, lr, pc}
   236bc:	ldmdami	sp!, {r1, r6, r9, sl, lr}
   236c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   236c4:	bicvc	pc, sl, r1, lsl #10
   236c8:	ldc2l	0, cr15, [r8, #-12]!
   236cc:			; <UNDEFINED> instruction: 0x4626e7b6
   236d0:			; <UNDEFINED> instruction: 0xf8d9e7d3
   236d4:			; <UNDEFINED> instruction: 0xf10a3008
   236d8:	blcs	3646f0 <tcgetattr@plt+0x35cf94>
   236dc:	ldm	pc, {r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   236e0:	stccs	0, cr15, [r9, #-12]!
   236e4:			; <UNDEFINED> instruction: 0x073b3732
   236e8:	stclmi	15, cr1, [r7, #-136]	; 0xffffff78
   236ec:	teqmi	pc, #88, 24	; 0x5800
   236f0:	ldmib	r1, {r0, r8, fp, ip, pc}^
   236f4:	ldmdavs	r2, {r1, r8, r9, sp}^
   236f8:	andle	r4, r9, #805306377	; 0x30000009
   236fc:	ldmeq	r9, {r3, r7, r9, fp, sp, lr}^
   23700:			; <UNDEFINED> instruction: 0xf0032201
   23704:	blx	a4328 <tcgetattr@plt+0x9cbcc>
   23708:	mcrrpl	3, 0, pc, r2, cr3	; <UNPREDICTABLE>
   2370c:	strbpl	r4, [r3], #-787	; 0xfffffced
   23710:	mvnscc	pc, #79	; 0x4f
   23714:			; <UNDEFINED> instruction: 0xf8ca2000
   23718:	ldrdlt	r3, [r3], -r4
   2371c:	svchi	0x00f0e8bd
   23720:			; <UNDEFINED> instruction: 0xf00b4620
   23724:			; <UNDEFINED> instruction: 0xf8dafb31
   23728:	strtmi	r2, [r0], -r4, asr #32
   2372c:			; <UNDEFINED> instruction: 0xf00b2100
   23730:	strb	pc, [sp, pc, lsr #20]!	; <UNPREDICTABLE>
   23734:			; <UNDEFINED> instruction: 0xf00a4620
   23738:			; <UNDEFINED> instruction: 0xe7e9fd93
   2373c:	tstcs	r8, r0, lsr #12
   23740:	ldc2l	0, cr15, [r2], #40	; 0x28
   23744:	strtmi	lr, [r0], -r4, ror #15
   23748:			; <UNDEFINED> instruction: 0xf00a2108
   2374c:			; <UNDEFINED> instruction: 0xe7dffcf3
   23750:			; <UNDEFINED> instruction: 0xf7fd4650
   23754:	ldrb	pc, [fp, fp, lsl #30]	; <UNPREDICTABLE>
   23758:			; <UNDEFINED> instruction: 0xf7fd4650
   2375c:	ldrb	pc, [r7, r3, ror #29]	; <UNPREDICTABLE>
   23760:			; <UNDEFINED> instruction: 0xf8ca2300
   23764:			; <UNDEFINED> instruction: 0xe7d33054
   23768:			; <UNDEFINED> instruction: 0xf8ca2301
   2376c:			; <UNDEFINED> instruction: 0xe7cf3054
   23770:	ldrdne	pc, [r4], #-138	; 0xffffff76
   23774:			; <UNDEFINED> instruction: 0xf00b4620
   23778:	bfi	pc, r9, (invalid: 19:9)	; <UNPREDICTABLE>
   2377c:	ldrdeq	pc, [r0], -sl
   23780:	cdp2	0, 11, cr15, cr14, cr4, {1}
   23784:			; <UNDEFINED> instruction: 0xf7fd4650
   23788:	strtmi	pc, [r0], -fp, lsl #29
   2378c:	mcrr2	0, 0, pc, r2, cr11	; <UNPREDICTABLE>
   23790:	movwcs	lr, #1982	; 0x7be
   23794:	subscc	pc, r0, sl, asr #17
   23798:	movwcs	lr, #6074	; 0x17ba
   2379c:	subscc	pc, r0, sl, asr #17
   237a0:	svclt	0x0000e7b6
   237a4:	strdeq	sp, [r2], -r0
   237a8:	muleq	r2, r4, sl
   237ac:	strdeq	r9, [r4], -r8
   237b0:	andeq	sp, r2, r4, lsl #23
   237b4:	muleq	r2, sl, r8
   237b8:	mvnsmi	lr, sp, lsr #18
   237bc:			; <UNDEFINED> instruction: 0xf8d04607
   237c0:			; <UNDEFINED> instruction: 0xf8d550b8
   237c4:			; <UNDEFINED> instruction: 0xb1aa21b0
   237c8:	ldrbteq	pc, [r0], r5, lsl #2	; <UNPREDICTABLE>
   237cc:	ldmeq	r4!, {r0, r2, r8, ip, sp, lr, pc}^
   237d0:	and	r2, r2, r0, lsl #8
   237d4:	adcmi	r3, r2, #16777216	; 0x1000000
   237d8:			; <UNDEFINED> instruction: 0xf856d90c
   237dc:	blcs	af8b4 <tcgetattr@plt+0xa8158>
   237e0:			; <UNDEFINED> instruction: 0xf858d1f8
   237e4:	strcc	r0, [r1], #-52	; 0xffffffcc
   237e8:	bl	fe5e177c <tcgetattr@plt+0xfe5da020>
   237ec:	asrscs	pc, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   237f0:	ldmle	r2!, {r1, r5, r7, r9, lr}^
   237f4:	rscsvc	pc, r0, r5, lsl #10
   237f8:	ldc	7, cr15, [r8], #-908	; 0xfffffc74
   237fc:	ldrdeq	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   23800:	bl	fe2e1794 <tcgetattr@plt+0xfe2da038>
   23804:	eoreq	pc, r0, #13959168	; 0xd50000
   23808:	ldcl	7, cr15, [r4], #-908	; 0xfffffc74
   2380c:			; <UNDEFINED> instruction: 0xf7e34628
   23810:	movwcs	lr, #2948	; 0xb84
   23814:	adcscc	pc, r8, r7, asr #17
   23818:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2381c:			; <UNDEFINED> instruction: 0x4605b570
   23820:	ldrsbtmi	pc, [r8], r0	; <UNPREDICTABLE>
   23824:	strmi	fp, [lr], -r2, lsl #1
   23828:			; <UNDEFINED> instruction: 0xf7fd4620
   2382c:	orrlt	pc, r6, r9, lsr lr	; <UNPREDICTABLE>
   23830:	ldrsbcc	pc, [r4, #133]	; 0x85	; <UNPREDICTABLE>
   23834:			; <UNDEFINED> instruction: 0xf5051d20
   23838:	cmplt	r3, #160, 4
   2383c:	andls	r2, r1, r0, lsl #2
   23840:	blx	8df872 <tcgetattr@plt+0x8d8116>
   23844:	andls	r9, r1, r1, lsl #16
   23848:	blx	ff95f87e <tcgetattr@plt+0xff958122>
   2384c:			; <UNDEFINED> instruction: 0xf00b9801
   23850:			; <UNDEFINED> instruction: 0xf504fced
   23854:			; <UNDEFINED> instruction: 0xf7e370f0
   23858:			; <UNDEFINED> instruction: 0xf8d4ec0a
   2385c:	bmi	423be4 <tcgetattr@plt+0x41c488>
   23860:			; <UNDEFINED> instruction: 0xf04f2300
   23864:			; <UNDEFINED> instruction: 0xf88431ff
   23868:	ldrbtmi	r3, [sl], #-148	; 0xffffff6c
   2386c:	addscc	pc, r8, r4, asr #17
   23870:	andsvc	pc, r9, #8388608	; 0x800000
   23874:	addscc	pc, ip, r4, lsl #17
   23878:	sbcscc	pc, ip, r4, asr #17
   2387c:			; <UNDEFINED> instruction: 0xf8c47003
   23880:			; <UNDEFINED> instruction: 0xf8c430e4
   23884:	stmib	r4, {r2, r3, r5, r6, r7, ip, sp}^
   23888:			; <UNDEFINED> instruction: 0xf8c43276
   2388c:	ldrdlt	r1, [r2], -r4
   23890:			; <UNDEFINED> instruction: 0x4629bd70
   23894:			; <UNDEFINED> instruction: 0xf00a9001
   23898:	stmdals	r1, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   2389c:	svclt	0x0000e7d3
   238a0:	strdeq	r9, [r4], -r2
   238a4:	vst3.8	{d27,d29,d31}, [pc :256], r0
   238a8:	addlt	r7, r3, r9, lsl #2
   238ac:	andcs	r4, r1, r5, lsl #12
   238b0:	ldc2	0, cr15, [r6], #148	; 0x94
   238b4:	eorcs	r4, r0, r4, lsl #12
   238b8:	adcsmi	pc, r8, r5, asr #17
   238bc:	rsceq	pc, r8, r4, asr #17
   238c0:	ldc2	0, cr15, [r4], {37}	; 0x25
   238c4:	rsceq	pc, r0, r4, asr #17
   238c8:	cdp	7, 4, cr15, cr10, cr3, {7}
   238cc:	eoreq	pc, r0, #196, 16	; 0xc40000
   238d0:	blmi	2cfed8 <tcgetattr@plt+0x2c877c>
   238d4:	rscsvc	pc, r0, r4, lsl #10
   238d8:			; <UNDEFINED> instruction: 0xf04f2200
   238dc:	ldrbtmi	r3, [fp], #-511	; 0xfffffe01
   238e0:			; <UNDEFINED> instruction: 0xf7e39400
   238e4:			; <UNDEFINED> instruction: 0x4628ee14
   238e8:	andlt	r2, r3, r0, lsl #2
   238ec:	ldrhtmi	lr, [r0], -sp
   238f0:	svclt	0x0094f7ff
   238f4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   238f8:	ldc2l	0, cr15, [sl], {3}
   238fc:	andeq	r0, r0, r3, lsr #32
   23900:	andeq	sl, r2, r6, asr #17
   23904:	ldrsbcc	pc, [ip, #130]	; 0x82	; <UNPREDICTABLE>
   23908:	stmdbmi	r8, {r4, r8, sl, ip, sp, pc}
   2390c:	stmdami	r8, {r2, r4, fp, sp, lr}
   23910:			; <UNDEFINED> instruction: 0xf5014479
   23914:	ldmdavs	fp, {r2, r4, r6, r7, r8, ip, sp, lr}
   23918:	ldrbtmi	r6, [r8], #-2082	; 0xfffff7de
   2391c:	mcrr2	0, 0, pc, lr, cr3	; <UNPREDICTABLE>
   23920:	tstcs	r0, r0, lsr #12
   23924:			; <UNDEFINED> instruction: 0x4010e8bd
   23928:	svclt	0x0078f7ff
   2392c:	andeq	sp, r2, r4, lsr r9
   23930:	andeq	sp, r2, sl, ror #15
   23934:	ldrsbtcc	pc, [r8], r0	; <UNPREDICTABLE>
   23938:	eoreq	pc, r0, #13828096	; 0xd30000
   2393c:	svclt	0x00004770
   23940:	ldrbmi	fp, [r0, -r2, lsl #18]!
   23944:	svcmi	0x00f0e92d
   23948:	addlt	r4, r7, r7, lsl #12
   2394c:			; <UNDEFINED> instruction: 0xf8d76880
   23950:			; <UNDEFINED> instruction: 0x468840b8
   23954:			; <UNDEFINED> instruction: 0xf0234616
   23958:	blvs	f237cc <tcgetattr@plt+0xf1c070>
   2395c:			; <UNDEFINED> instruction: 0x46414632
   23960:			; <UNDEFINED> instruction: 0xf0434638
   23964:	teqvs	fp, #128, 6
   23968:	cdp2	0, 13, cr15, cr8, cr5, {0}
   2396c:	ldrsbcc	pc, [r4, #135]	; 0x87	; <UNPREDICTABLE>
   23970:	beq	15fd88 <tcgetattr@plt+0x15862c>
   23974:	adcvc	pc, r0, #29360128	; 0x1c00000
   23978:	rsbsle	r2, r4, r0, lsl #22
   2397c:	ldrbmi	r2, [r0], -r0, lsl #2
   23980:	blx	fe0df9b0 <tcgetattr@plt+0xfe0d8254>
   23984:	ldrsbcc	pc, [ip, #132]	; 0x84	; <UNPREDICTABLE>
   23988:	ldrbcc	pc, [pc, #264]!	; 23a98 <tcgetattr@plt+0x1c33c>	; <UNPREDICTABLE>
   2398c:	ldmdami	r9!, {r3, r4, r5, r8, fp, lr}
   23990:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
   23994:			; <UNDEFINED> instruction: 0xf5016027
   23998:	strls	r7, [r0], -r0, ror #3
   2399c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   239a0:	strbmi	r6, [r6], #-2049	; 0xfffff7ff
   239a4:	mcrcc	8, 0, r6, cr1, cr10, {1}
   239a8:	stc2	0, cr15, [r8], {3}
   239ac:	ldrdls	pc, [r8], #143	; 0x8f
   239b0:	ldrdhi	pc, [r8], #143	; 0x8f
   239b4:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   239b8:	ldmdbvc	r9, {r0, r3, r8, sl, ip, sp, lr, pc}
   239bc:	ldrsbcc	pc, [ip, #132]	; 0x84	; <UNPREDICTABLE>
   239c0:	svcne	0x0001f815
   239c4:			; <UNDEFINED> instruction: 0xf8c468da
   239c8:	ldmdavs	r3, {r4, r6, r7, r8, ip}
   239cc:	andsle	r1, r1, r8, asr ip
   239d0:	mul	fp, r3, r6
   239d4:	svclt	0x00b44299
   239d8:	movwcs	r2, #4864	; 0x1300
   239dc:	svclt	0x00c84291
   239e0:	ldmdblt	fp, {r8, r9, sp}^
   239e4:	svccc	0x0010f85b
   239e8:	andle	r1, r3, sl, asr ip
   239ec:	ldrdcs	pc, [r4], -fp
   239f0:	mvnle	r1, r0, asr ip
   239f4:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   239f8:	mrrc2	0, 0, pc, sl, cr3	; <UNPREDICTABLE>
   239fc:	ldrdcc	pc, [r8], -fp
   23a00:	eorle	r4, fp, r3, asr #10
   23a04:			; <UNDEFINED> instruction: 0xf00b4650
   23a08:			; <UNDEFINED> instruction: 0xf8dbfb25
   23a0c:	bllt	aefa34 <tcgetattr@plt+0xae82d8>
   23a10:	ldrdcc	pc, [ip], -fp
   23a14:			; <UNDEFINED> instruction: 0xf8d7b17b
   23a18:			; <UNDEFINED> instruction: 0xf8d000b8
   23a1c:	ldmvs	r2, {r2, r3, r4, r6, r7, r8, sp}
   23a20:	andls	fp, r5, r2, lsr #2
   23a24:			; <UNDEFINED> instruction: 0xf8db4790
   23a28:	stmdals	r5, {r2, r3, ip, sp}
   23a2c:			; <UNDEFINED> instruction: 0xf8c0685a
   23a30:	ldrdlt	r3, [r2, -ip]
   23a34:			; <UNDEFINED> instruction: 0xf8d44790
   23a38:	strbmi	r3, [fp, #-476]	; 0xfffffe24
   23a3c:			; <UNDEFINED> instruction: 0xf8d4d006
   23a40:			; <UNDEFINED> instruction: 0xf5040220
   23a44:	andcs	r7, r1, #232, 2	; 0x3a
   23a48:	stcl	7, cr15, [ip], #908	; 0x38c
   23a4c:			; <UNDEFINED> instruction: 0xd1b542ae
   23a50:	andlt	r4, r7, r0, asr r6
   23a54:	svcmi	0x00f0e8bd
   23a58:	bllt	ffa5fa8c <tcgetattr@plt+0xffa58330>
   23a5c:	ldrmi	r4, [r8, r0, lsr #12]
   23a60:	sbcsle	r2, r5, r0, lsl #16
   23a64:			; <UNDEFINED> instruction: 0x4639e7f2
   23a68:			; <UNDEFINED> instruction: 0xf00a4650
   23a6c:	str	pc, [r9, sp, lsl #20]
   23a70:			; <UNDEFINED> instruction: 0x0002d8b2
   23a74:	andeq	sp, r2, ip, ror r7
   23a78:	andeq	r9, r4, r8, lsr #15
   23a7c:			; <UNDEFINED> instruction: 0xffffd7cb
   23a80:	andeq	sp, r2, r2, asr #14
   23a84:			; <UNDEFINED> instruction: 0xf04f6f03
   23a88:	ldrlt	r3, [r0, #-511]!	; 0xfffffe01
   23a8c:			; <UNDEFINED> instruction: 0xf8d34605
   23a90:	addlt	r4, r3, r8, lsl #1
   23a94:			; <UNDEFINED> instruction: 0xf7e34620
   23a98:	andls	lr, r1, ip, lsr #20
   23a9c:			; <UNDEFINED> instruction: 0xf7e34620
   23aa0:	stmdbls	r1, {r3, r4, r8, sl, fp, sp, lr, pc}
   23aa4:	strtmi	r4, [r8], -r2, lsl #12
   23aa8:			; <UNDEFINED> instruction: 0xff4af7ff
   23aac:			; <UNDEFINED> instruction: 0xf7e34620
   23ab0:			; <UNDEFINED> instruction: 0x4601ed10
   23ab4:	andlt	r4, r3, r0, lsr #12
   23ab8:	ldrhtmi	lr, [r0], -sp
   23abc:	stcllt	7, cr15, [r2, #908]!	; 0x38c
   23ac0:	strmi	r6, [r8], -fp, asr #19
   23ac4:	ldrmi	fp, [r8, -r3, lsl #2]
   23ac8:	svclt	0x00004770
   23acc:	addlt	fp, r3, r0, lsr r5
   23ad0:	strmi	r6, [ip], -r8, lsl #19
   23ad4:	bl	1761a68 <tcgetattr@plt+0x175a30c>
   23ad8:	ldcl	7, cr15, [sl], #908	; 0x38c
   23adc:	strtmi	r6, [r1], -r3, ror #17
   23ae0:	andls	r4, r0, r5, lsl #12
   23ae4:	stmiavs	r2!, {r0, r3, fp, lr}
   23ae8:			; <UNDEFINED> instruction: 0xf0034478
   23aec:	tstlt	sp, r7, ror #22	; <UNPREDICTABLE>
   23af0:	ldclt	0, cr11, [r0, #-12]!
   23af4:	tstcs	r1, r0, ror #18
   23af8:	ldcl	7, cr15, [r0], #908	; 0x38c
   23afc:	smlatbcs	r4, r0, r9, r6
   23b00:	pop	{r0, r1, ip, sp, pc}
   23b04:			; <UNDEFINED> instruction: 0xf7e34030
   23b08:	svclt	0x0000b9c3
   23b0c:	andeq	sp, r2, r0, lsr r9
   23b10:	svcmi	0x00f0e92d
   23b14:			; <UNDEFINED> instruction: 0xf8df460f
   23b18:	ldrtmi	ip, [sl], r8, asr #4
   23b1c:	smulllt	r4, fp, r1, pc	; <UNPREDICTABLE>
   23b20:	mcrge	4, 0, r4, cr7, cr12, {7}
   23b24:	strmi	r2, [r5], -r1, lsl #2
   23b28:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   23b2c:			; <UNDEFINED> instruction: 0x46984614
   23b30:	ldmdavs	pc!, {r3, r9, sl, lr}	; <UNPREDICTABLE>
   23b34:			; <UNDEFINED> instruction: 0xf04f9749
   23b38:	ldmib	sp, {r8, r9, sl}^
   23b3c:			; <UNDEFINED> instruction: 0x4633b754
   23b40:			; <UNDEFINED> instruction: 0xf8df2200
   23b44:	strls	r9, [r4, -r4, lsr #4]
   23b48:	ldrbtmi	r9, [r9], #3926	; 0xf56
   23b4c:			; <UNDEFINED> instruction: 0xf7e39705
   23b50:	stmdacs	r0, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
   23b54:	rscshi	pc, r3, r0, asr #32
   23b58:	stccs	6, cr4, [r0], {35}	; 0x23
   23b5c:	rschi	pc, ip, r0
   23b60:	strtmi	r4, [sl], -r2, lsl #19
   23b64:	ldrbtmi	r4, [r9], #-2178	; 0xfffff77e
   23b68:			; <UNDEFINED> instruction: 0xf0034478
   23b6c:	blmi	fe0a2810 <tcgetattr@plt+0xfe09b0b4>
   23b70:			; <UNDEFINED> instruction: 0xf10d4650
   23b74:			; <UNDEFINED> instruction: 0xf8590aa4
   23b78:	ldmdavs	r9, {r0, r1, ip, sp}
   23b7c:			; <UNDEFINED> instruction: 0xf181fab1
   23b80:			; <UNDEFINED> instruction: 0xf7f50949
   23b84:	stmdbge	r9, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
   23b88:	strmi	r9, [r7], -r3, lsl #2
   23b8c:			; <UNDEFINED> instruction: 0xf7e34608
   23b90:	ldrbmi	lr, [r2], -ip, lsl #24
   23b94:	andcs	r9, r0, r3, lsl #18
   23b98:	ldmib	r4, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23b9c:	ldc	7, cr15, [ip], #908	; 0x38c
   23ba0:			; <UNDEFINED> instruction: 0xf0001c42
   23ba4:	stmdacs	r0, {r0, r3, r4, r5, r7, pc}
   23ba8:	andcs	sp, r0, #90	; 0x5a
   23bac:	andls	r4, r3, r1, asr r6
   23bb0:	ldrmi	r2, [r1], r2
   23bb4:	stmib	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23bb8:			; <UNDEFINED> instruction: 0xf7f54638
   23bbc:	ldmdavs	r0!, {r0, r1, r5, r8, fp, ip, sp, lr, pc}^
   23bc0:	ldc	7, cr15, [sl, #908]	; 0x38c
   23bc4:			; <UNDEFINED> instruction: 0xf0252034
   23bc8:	blls	1622814 <tcgetattr@plt+0x161b0b8>
   23bcc:	strtmi	r4, [r8], -r4, lsl #12
   23bd0:	movwls	lr, #2500	; 0x9c4
   23bd4:	blx	1a5fc72 <tcgetattr@plt+0x1a58516>
   23bd8:	blls	f657c <tcgetattr@plt+0xeee20>
   23bdc:			; <UNDEFINED> instruction: 0xf8c4447a
   23be0:	rscvs	r9, r3, r0, lsl r0
   23be4:	rscvs	r6, r3, #1245184	; 0x130000
   23be8:	tstlt	r3, r0, lsr #1
   23bec:	eoreq	pc, ip, #4, 2
   23bf0:	bls	13c860 <tcgetattr@plt+0x135104>
   23bf4:	ldmdavs	r0!, {r8, sp}
   23bf8:	rsbvs	r4, r2, #96, 22	; 0x18000
   23bfc:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
   23c00:			; <UNDEFINED> instruction: 0x63236160
   23c04:			; <UNDEFINED> instruction: 0xf8c462a2
   23c08:			; <UNDEFINED> instruction: 0xf8c4801c
   23c0c:	andsvs	fp, ip, r0, lsr #32
   23c10:	blx	fffdfc70 <tcgetattr@plt+0xfffd8514>
   23c14:	bmi	16f6984 <tcgetattr@plt+0x16ef228>
   23c18:	ldrbtmi	r4, [fp], #-2395	; 0xfffff6a5
   23c1c:	ldrbtmi	r6, [sl], #-2400	; 0xfffff6a0
   23c20:	strls	r4, [r0], #-1145	; 0xfffffb87
   23c24:	ldcl	7, cr15, [r2], {227}	; 0xe3
   23c28:	stmdacs	r0, {r5, r7, r8, sp, lr}
   23c2c:	addshi	pc, r3, r0
   23c30:			; <UNDEFINED> instruction: 0xf7e32106
   23c34:	ldmdami	r5, {r5, r6, r7, sl, fp, sp, lr, pc}^
   23c38:	movwcs	lr, #10708	; 0x29d4
   23c3c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   23c40:	blx	fef5fc54 <tcgetattr@plt+0xfef584f8>
   23c44:	blmi	11f6594 <tcgetattr@plt+0x11eee38>
   23c48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23c4c:	blls	127dcbc <tcgetattr@plt+0x1276560>
   23c50:			; <UNDEFINED> instruction: 0xf04f405a
   23c54:	cmnle	r8, r0, lsl #6
   23c58:	sublt	r4, fp, r0, lsr #12
   23c5c:	svchi	0x00f0e8bd
   23c60:	tstcs	r1, ip, asr #20
   23c64:			; <UNDEFINED> instruction: 0xf8599003
   23c68:	ldmdavs	r0, {r1, sp}
   23c6c:	mrrc2	0, 0, pc, r4, cr8	; <UNPREDICTABLE>
   23c70:	ldrbmi	r9, [r1], -r3, lsl #22
   23c74:	ldrmi	r2, [sl], -r2
   23c78:	stmdb	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23c7c:			; <UNDEFINED> instruction: 0x4620b11c
   23c80:	b	4e1c14 <tcgetattr@plt+0x4da4b8>
   23c84:			; <UNDEFINED> instruction: 0xf016b148
   23c88:	tstlt	r0, r3, lsr fp	; <UNPREDICTABLE>
   23c8c:	b	361c20 <tcgetattr@plt+0x35a4c4>
   23c90:	stmdami	r1, {r3, r4, r8, ip, sp, pc}^
   23c94:			; <UNDEFINED> instruction: 0xf7e34478
   23c98:	ldrtmi	lr, [r8], -r8, lsl #20
   23c9c:	blx	1be1c78 <tcgetattr@plt+0x1bda51c>
   23ca0:			; <UNDEFINED> instruction: 0xf7f54638
   23ca4:	ldmdavs	r0!, {r0, r1, r2, r3, r5, r7, fp, ip, sp, lr, pc}^
   23ca8:			; <UNDEFINED> instruction: 0xf7e32100
   23cac:	andcc	lr, r1, r6, asr #19
   23cb0:	ldmdavs	r0!, {r0, r1, r2, r6, ip, lr, pc}^
   23cb4:			; <UNDEFINED> instruction: 0xf7e32101
   23cb8:	andcc	lr, r1, r0, asr #19
   23cbc:	ldmdavs	r0!, {r0, r6, ip, lr, pc}^
   23cc0:	stmdble	r1, {r0, fp, sp}
   23cc4:	ldc	7, cr15, [r8, #-908]	; 0xfffffc74
   23cc8:			; <UNDEFINED> instruction: 0xf7e36830
   23ccc:	ldmdami	r3!, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
   23cd0:	mrscs	r2, R10_usr
   23cd4:			; <UNDEFINED> instruction: 0xf7e34478
   23cd8:	mcrrne	10, 15, lr, r3, cr4
   23cdc:	eorsle	r4, r6, r4, lsl #12
   23ce0:			; <UNDEFINED> instruction: 0xf7e32102
   23ce4:	andcc	lr, r1, sl, lsr #19
   23ce8:	stccs	0, cr13, [r2], {43}	; 0x2b
   23cec:	strtmi	sp, [r0], -r2
   23cf0:	stc	7, cr15, [r2, #-908]	; 0xfffffc74
   23cf4:			; <UNDEFINED> instruction: 0xf0252003
   23cf8:	tstcs	r0, pc, lsr #26	; <UNPREDICTABLE>
   23cfc:	strtmi	r4, [fp], -r8, lsr #20
   23d00:	stmdami	r8!, {r8, ip, pc}
   23d04:	stmdbmi	r8!, {r1, r3, r4, r5, r6, sl, lr}
   23d08:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
   23d0c:	ldc	7, cr15, [r0], {227}	; 0xe3
   23d10:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
   23d14:	blx	fe85fd28 <tcgetattr@plt+0xfe8585cc>
   23d18:	ldrbmi	r2, [r1], -r0, lsl #4
   23d1c:	ldrmi	r2, [r4], -r2
   23d20:	ldm	r0, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23d24:			; <UNDEFINED> instruction: 0xf7f54638
   23d28:	ldmdavs	r0!, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   23d2c:	stcl	7, cr15, [r4], #908	; 0x38c
   23d30:			; <UNDEFINED> instruction: 0xf7e36870
   23d34:	str	lr, [r5, r2, ror #25]
   23d38:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   23d3c:	strcs	lr, [r0], #-1808	; 0xfffff8f0
   23d40:	ldmdami	ip, {r7, r8, r9, sl, sp, lr, pc}
   23d44:			; <UNDEFINED> instruction: 0xf0034478
   23d48:			; <UNDEFINED> instruction: 0xf7e3fa87
   23d4c:	ldmdami	sl, {r1, r4, r6, r8, fp, sp, lr, pc}
   23d50:			; <UNDEFINED> instruction: 0xf0034478
   23d54:	ldmdami	r9, {r0, r7, r9, fp, ip, sp, lr, pc}
   23d58:			; <UNDEFINED> instruction: 0xf0034478
   23d5c:	svclt	0x0000faa9
   23d60:	andeq	pc, r4, r4, ror r0	; <UNPREDICTABLE>
   23d64:	andeq	r0, r0, r8, ror r3
   23d68:	andeq	pc, r4, sl, asr #32
   23d6c:	muleq	r2, r2, r9
   23d70:	ldrdeq	sp, [r2], -ip
   23d74:	andeq	r0, r0, ip, asr #8
   23d78:	andeq	pc, r4, r0, ror lr	; <UNPREDICTABLE>
   23d7c:	andeq	pc, r4, lr, asr #28
   23d80:	strdeq	r0, [r0], -fp
   23d84:			; <UNDEFINED> instruction: 0xfffffeab
   23d88:			; <UNDEFINED> instruction: 0xfffffe9d
   23d8c:	andeq	sp, r2, r2, lsr r8
   23d90:	andeq	lr, r4, ip, asr #30
   23d94:	andeq	r0, r0, r0, lsr #8
   23d98:	strdeq	r4, [r3], -r8
   23d9c:	ldrdeq	sl, [r2], -r0
   23da0:	andeq	r7, r2, r4, asr #21
   23da4:	andeq	sl, r2, ip, lsr #9
   23da8:	andeq	sl, r2, r6, lsr #9
   23dac:			; <UNDEFINED> instruction: 0x00027aba
   23db0:	andeq	r7, r2, r2, lsr #27
   23db4:	andeq	sp, r2, r4, lsl r7
   23db8:	andeq	sp, r2, r4, lsl r7
   23dbc:	andeq	sl, r2, r4, ror #8
   23dc0:			; <UNDEFINED> instruction: 0x4604b510
   23dc4:			; <UNDEFINED> instruction: 0x46214813
   23dc8:	ldrbtmi	r6, [r8], #-2210	; 0xfffff75e
   23dcc:			; <UNDEFINED> instruction: 0xf9f6f003
   23dd0:	smlattlt	fp, r3, sl, r6
   23dd4:	tstvs	sl, #34816	; 0x8800
   23dd8:	stmiavs	r0!, {r1, r5, r8, r9, fp, sp, lr}
   23ddc:			; <UNDEFINED> instruction: 0xf7e36013
   23de0:	bvs	191e058 <tcgetattr@plt+0x19168fc>
   23de4:	bvs	fe850238 <tcgetattr@plt+0xfe848adc>
   23de8:	ldrmi	fp, [r8, r0, lsl #2]
   23dec:	mcrrne	8, 14, r6, r2, cr0
   23df0:	tstcs	pc, r2
   23df4:	b	1c61d88 <tcgetattr@plt+0x1c5a62c>
   23df8:	smlatblt	r8, r0, r9, r6
   23dfc:	bl	fe7e1d90 <tcgetattr@plt+0xfe7da634>
   23e00:	mcrrne	9, 6, r6, r3, cr0	; <UNPREDICTABLE>
   23e04:			; <UNDEFINED> instruction: 0xf7e3d001
   23e08:			; <UNDEFINED> instruction: 0x4620ec78
   23e0c:			; <UNDEFINED> instruction: 0x4010e8bd
   23e10:	stmlt	r0, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23e14:			; <UNDEFINED> instruction: 0x0002d6be
   23e18:	ldrmi	r4, [r1], -sp, lsl #16
   23e1c:	ldrlt	r6, [r0, #-2259]	; 0xfffff72d
   23e20:			; <UNDEFINED> instruction: 0x46144478
   23e24:			; <UNDEFINED> instruction: 0xf0036892
   23e28:	stmdavs	r3!, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   23e2c:	tstle	r8, r1, lsl #22
   23e30:	tstlt	fp, r3, lsr #20
   23e34:	ldrmi	r4, [r8, r0, lsr #12]
   23e38:	pop	{r5, r9, sl, lr}
   23e3c:			; <UNDEFINED> instruction: 0xf7ff4010
   23e40:	stmibvs	r0!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   23e44:			; <UNDEFINED> instruction: 0xf7e32102
   23e48:	movwcs	lr, #10278	; 0x2826
   23e4c:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   23e50:	andeq	sp, r2, r8, ror r6
   23e54:	blmi	4d133c <tcgetattr@plt+0x4c9be0>
   23e58:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   23e5c:			; <UNDEFINED> instruction: 0x460db1b4
   23e60:	bvs	ff95be6c <tcgetattr@plt+0xff954710>
   23e64:	stmiavs	r2!, {r2, r4, r7, r8, ip, sp, pc}^
   23e68:	mvnsle	r4, r2, lsl #5
   23e6c:	stmdami	sp, {r0, r1, r9, sl, lr}
   23e70:	strtmi	r6, [r1], -r2, lsr #17
   23e74:			; <UNDEFINED> instruction: 0xf0034478
   23e78:	stmdavs	r3!, {r0, r5, r7, r8, fp, ip, sp, lr, pc}
   23e7c:	blcs	bc318 <tcgetattr@plt+0xb4bbc>
   23e80:			; <UNDEFINED> instruction: 0xf04fd005
   23e84:	movwcs	r3, #4863	; 0x12ff
   23e88:	eorvs	r6, r3, r2, ror #1
   23e8c:	bvs	913374 <tcgetattr@plt+0x90bc18>
   23e90:	strtmi	fp, [r0], -fp, lsl #2
   23e94:			; <UNDEFINED> instruction: 0x46204798
   23e98:	ldrhtmi	lr, [r8], -sp
   23e9c:	svclt	0x0090f7ff
   23ea0:	strdeq	pc, [r4], -r4
   23ea4:	andeq	sp, r2, r0, asr #12
   23ea8:	ldrbmi	r6, [r0, -r0, lsl #18]!
   23eac:	ldrbmi	r6, [r0, -r0, lsl #21]!
   23eb0:	ldrbmi	r6, [r0, -r0, lsl #19]!
   23eb4:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
   23eb8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   23ebc:	stmiavs	r0!, {r2, r6, r8, ip, sp, pc}^
   23ec0:	stfnee	f2, [r3], {15}
   23ec4:			; <UNDEFINED> instruction: 0xf7e3d001
   23ec8:	bvs	ff95e6f0 <tcgetattr@plt+0xff956f94>
   23ecc:	mvnsle	r2, r0, lsl #24
   23ed0:	svclt	0x0000bd10
   23ed4:	muleq	r4, r4, fp
   23ed8:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   23edc:	cmplt	r8, r8, lsl r8
   23ee0:	ldrbeq	r6, [fp, r3, asr #16]
   23ee4:	stmdavs	r3, {r0, sl, ip, lr, pc}
   23ee8:	bvs	ff05035c <tcgetattr@plt+0xff048c00>
   23eec:	mvnsle	r2, r0, lsl #16
   23ef0:	andcs	r4, r1, r0, ror r7
   23ef4:	svclt	0x00004770
   23ef8:	andeq	pc, r4, r2, ror fp	; <UNPREDICTABLE>
   23efc:	push	{r1, r4, r8, r9, fp, lr}
   23f00:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   23f04:	ldmdavs	ip, {r2, r7, ip, sp, pc}
   23f08:			; <UNDEFINED> instruction: 0x4607b1dc
   23f0c:	bmi	4103b8 <tcgetattr@plt+0x408c5c>
   23f10:	ldrbtmi	r4, [sl], #-2319	; 0xfffff6f1
   23f14:			; <UNDEFINED> instruction: 0xf7ee4479
   23f18:			; <UNDEFINED> instruction: 0xf8dffe2b
   23f1c:	strcs	r8, [r0, #-56]	; 0xffffffc8
   23f20:	stmdbvs	r6!, {r3, r4, r5, r6, r7, sl, lr}
   23f24:	stmiavs	r3!, {r1, r3, r5, r9, sl, lr}
   23f28:	ldrtmi	r4, [r8], -r1, asr #12
   23f2c:	strls	r3, [r2], -r1, lsl #10
   23f30:	strls	r6, [r1], -r6, ror #17
   23f34:	strls	r6, [r0], -r6, ror #18
   23f38:	cdp2	7, 1, cr15, cr10, cr14, {7}
   23f3c:			; <UNDEFINED> instruction: 0x2c006ae4
   23f40:	andlt	sp, r4, pc, ror #3
   23f44:	ldrhhi	lr, [r0, #141]!	; 0x8d
   23f48:	andeq	pc, r4, sl, asr #22
   23f4c:	andeq	r7, r2, sl, asr #23
   23f50:	andeq	r5, r3, r0, lsr #9
   23f54:			; <UNDEFINED> instruction: 0x0002d5b0
   23f58:	strlt	r4, [r8, #-2307]	; 0xfffff6fd
   23f5c:			; <UNDEFINED> instruction: 0xf7ee4479
   23f60:			; <UNDEFINED> instruction: 0xf04ffe83
   23f64:	stclt	0, cr3, [r8, #-1020]	; 0xfffffc04
   23f68:	andeq	sp, r2, r4, lsr #11
   23f6c:	mvnsmi	lr, sp, lsr #18
   23f70:	ldmib	r1, {r1, r2, r3, r9, sl, lr}^
   23f74:	strmi	r3, [r7], -r4, lsl #10
   23f78:			; <UNDEFINED> instruction: 0xf0002b00
   23f7c:	stccs	0, cr8, [r0, #-812]	; 0xfffffcd4
   23f80:	ssatmi	sp, #13, r9, asr #0
   23f84:	vstrcs.16	s12, [r0, #-90]	; 0xffffffa6	; <UNPREDICTABLE>
   23f88:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   23f8c:			; <UNDEFINED> instruction: 0xf8dc5405
   23f90:			; <UNDEFINED> instruction: 0x4622801c
   23f94:			; <UNDEFINED> instruction: 0x61acb115
   23f98:			; <UNDEFINED> instruction: 0x2018f8dc
   23f9c:			; <UNDEFINED> instruction: 0xf0002c00
   23fa0:	stmdbvs	r3!, {r0, r1, r2, r6, r7, pc}
   23fa4:	svclt	0x000c4563
   23fa8:	cmnvs	r5, r5, lsr #2
   23fac:	tsteq	r0, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
   23fb0:	svclt	0x00084296
   23fb4:			; <UNDEFINED> instruction: 0xf10c4664
   23fb8:	blgt	3e7800 <tcgetattr@plt+0x3e00a4>
   23fbc:	andeq	lr, pc, lr, lsl #17
   23fc0:	blcs	3e694 <tcgetattr@plt+0x36f38>
   23fc4:	adcshi	pc, r1, r0
   23fc8:	adcsmi	r6, r2, #425984	; 0x68000
   23fcc:			; <UNDEFINED> instruction: 0xf8c3bf0c
   23fd0:			; <UNDEFINED> instruction: 0xf8c3c010
   23fd4:	ldmib	r6, {r2, r4, lr, pc}^
   23fd8:			; <UNDEFINED> instruction: 0xf8c22304
   23fdc:	tstlt	fp, r8, lsl r0
   23fe0:	andsgt	pc, r8, r3, asr #17
   23fe4:	eorsle	r2, r1, r0, lsl #24
   23fe8:	ldmibvs	fp, {r0, r1, r5, r9, sl, lr}
   23fec:	mvnsle	r2, r0, lsl #22
   23ff0:			; <UNDEFINED> instruction: 0xf1b82001
   23ff4:			; <UNDEFINED> instruction: 0xd12d0f00
   23ff8:	stmibvs	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}^
   23ffc:			; <UNDEFINED> instruction: 0xf0402b00
   24000:	ldmdavs	fp!, {r0, r3, r4, r7, pc}
   24004:			; <UNDEFINED> instruction: 0xd050429d
   24008:	adcmi	r6, fp, #573440	; 0x8c000
   2400c:	ldmibvs	sl, {r0, r2, r5, ip, lr, pc}^
   24010:	rsble	r2, r7, r1, lsl #20
   24014:	tstlt	r9, r9, lsl r9
   24018:	bcs	3e748 <tcgetattr@plt+0x36fec>
   2401c:	addhi	pc, pc, r0, asr #32
   24020:	tstlt	sl, sl, asr r9
   24024:	vstrcs.16	s12, [r0, #-426]	; 0xfffffe56	; <UNPREDICTABLE>
   24028:	addhi	pc, r6, r0, asr #32
   2402c:			; <UNDEFINED> instruction: 0x462561d8
   24030:	ldrmi	r6, [ip], -r3, lsr #19
   24034:	ldmib	r1, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   24038:	ldrmi	r4, [sp], -r6, lsl #16
   2403c:	stfcss	f6, [r0], {172}	; 0xac
   24040:	stmdbvs	r3!, {r1, r2, r3, r5, r6, ip, lr, pc}
   24044:	svclt	0x000c42b3
   24048:	cmnvs	r5, r5, lsr #2
   2404c:			; <UNDEFINED> instruction: 0xf1b82001
   24050:	sbcsle	r0, r1, r0, lsl #30
   24054:	pop	{r4, r5, r9, sl, lr}
   24058:	stmdbvs	r3!, {r4, r5, r6, r7, r8, pc}^
   2405c:	ldmdbvs	sl, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
   24060:	eorle	r2, r9, r1, lsl #18
   24064:	ldmibvs	r1, {r1, r3, r4, r8, ip, sp, pc}^
   24068:			; <UNDEFINED> instruction: 0xf0402900
   2406c:	ldmdbvs	r9, {r2, r5, r7, pc}^
   24070:	sbcsle	r2, fp, r0, lsl #18
   24074:	bcs	3e7a4 <tcgetattr@plt+0x37048>
   24078:	stmibvs	r5!, {r3, r4, r6, r7, ip, lr, pc}^
   2407c:	stmdbvs	r0!, {r9, sp}^
   24080:	ldrdvs	r6, [r2, #29]!
   24084:	bicvs	r2, fp, r0, lsl #6
   24088:	cmnvs	r3, r3, lsl #18
   2408c:	orrsvs	fp, ip, r3, lsl #2
   24090:	orrvs	r6, r3, r3, lsr #19
   24094:			; <UNDEFINED> instruction: 0xf0002b00
   24098:	ldmdbvs	sl, {r1, r4, r5, r7, pc}
   2409c:	svclt	0x000c4294
   240a0:	cmpvs	r8, r8, lsl r1
   240a4:	lslvs	r6, r4, #2
   240a8:	blcs	3e19c <tcgetattr@plt+0x36a40>
   240ac:	andcs	sp, r0, #210	; 0xd2
   240b0:	bicsvs	r4, sl, r0, lsr r6
   240b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   240b8:	andshi	pc, ip, r3, asr #17
   240bc:	cmnvs	r2, r1, ror #3
   240c0:	orrsvs	fp, r4, r2, lsl #2
   240c4:	orrsvs	r6, sp, r5, lsr #19
   240c8:	eorle	r2, fp, r0, lsl #26
   240cc:	addmi	r6, ip, #671744	; 0xa4000
   240d0:	cmnvs	fp, r5, lsl pc
   240d4:	stmdbvs	r1!, {r0, r1, r3, r5, r8, sp, lr}^
   240d8:	tstvs	ip, r1, lsl r6
   240dc:			; <UNDEFINED> instruction: 0x61a3690a
   240e0:	ldr	r4, [pc, fp, lsl #12]!
   240e4:			; <UNDEFINED> instruction: 0xf8c36959
   240e8:	mvnvs	r8, ip, lsl r0
   240ec:	tstlt	r1, r1, lsr #2
   240f0:	stmibvs	r5!, {r2, r3, r7, r8, sp, lr}
   240f4:			; <UNDEFINED> instruction: 0xb155619d
   240f8:	ldmdbvs	r2, {r1, r5, r7, r8, fp, sp, lr}
   240fc:	svclt	0x000a4294
   24100:	cmnvs	fp, fp, lsr #2
   24104:	cmpvs	ip, r1, lsr #18
   24108:	strmi	r6, [fp], -r3, lsr #3
   2410c:	eorsvs	lr, fp, r2, lsl #15
   24110:	ldrb	r6, [r8, r1, lsr #18]!
   24114:	stmdami	r6, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   24118:	orrle	r2, pc, r0, lsl #26
   2411c:	orrsle	r2, r0, r0, lsl #24
   24120:			; <UNDEFINED> instruction: 0xe793603d
   24124:	stmdbvs	r1!, {r0, r1, r3, r4, r5, sp, lr}^
   24128:			; <UNDEFINED> instruction: 0xf8c7e7d7
   2412c:	ldrb	ip, [r2, -r0]
   24130:			; <UNDEFINED> instruction: 0xe73b603d
   24134:	ldr	r4, [sl, fp, lsr #12]!
   24138:	stmibvs	r8, {r0, r5, r6, r7, r8, ip, sp, pc}^
   2413c:	stmibvs	r5!, {r4, r6, r7, r8, ip, sp, pc}^
   24140:	stmdbvs	r0!, {r9, sp}
   24144:	ldrdvs	r6, [r2, #29]!
   24148:	bicvs	r2, fp, r0, lsl #6
   2414c:			; <UNDEFINED> instruction: 0x61236943
   24150:	orrsvs	fp, ip, r3, lsl #2
   24154:	orrvs	r6, r3, r3, lsr #19
   24158:	eorle	r2, sl, r0, lsl #22
   2415c:	ldmdbvs	r2, {r1, r5, r7, r8, fp, sp, lr}
   24160:	svclt	0x000c4294
   24164:	cmpvs	r8, r8, lsl r1
   24168:	asrvs	r6, r4, #2
   2416c:	blcs	3e260 <tcgetattr@plt+0x36b04>
   24170:			; <UNDEFINED> instruction: 0xe76fd19d
   24174:	andcs	r6, r0, r1, lsl r9
   24178:	ldrdcs	r6, [r1], -r0
   2417c:	ldrsbvs	r6, [r9, #-24]	; 0xffffffe8
   24180:	orrvs	fp, fp, r1, lsl #2
   24184:			; <UNDEFINED> instruction: 0x61916999
   24188:	stmdbvs	r8, {r0, r3, r7, r8, ip, sp, pc}
   2418c:	svclt	0x000c4283
   24190:	cmpvs	sl, sl, lsl #2
   24194:	strcs	r6, [r0, #-275]	; 0xfffffeed
   24198:			; <UNDEFINED> instruction: 0xf8d46920
   2419c:	orrsvs	ip, sl, ip, lsl r0
   241a0:			; <UNDEFINED> instruction: 0xf8c06901
   241a4:	mvnvs	ip, ip, lsl r0
   241a8:	sbcle	r2, pc, r0, lsl #18
   241ac:	eorsvs	lr, sl, ip, asr #15
   241b0:	ldrshtvs	lr, [r8], -r0
   241b4:	ldmdbvs	r9, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   241b8:	stmibvs	r8, {r0, r3, r4, r8, ip, sp, pc}^
   241bc:			; <UNDEFINED> instruction: 0xf47f2800
   241c0:	ldmdbvs	r1, {r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   241c4:	bicsvs	r2, r0, r0
   241c8:	bicsvs	r2, r8, r1
   241cc:	tstlt	r1, r9, lsl r1
   241d0:	ldmibvs	r9, {r0, r1, r3, r7, r8, sp, lr}
   241d4:			; <UNDEFINED> instruction: 0xb1a16191
   241d8:	addmi	r6, r3, #8, 18	; 0x20000
   241dc:	tstvs	sl, ip, lsl #30
   241e0:	cmpvs	r3, sl, asr #2
   241e4:	stmdbvs	r0!, {r8, sl, sp}^
   241e8:			; <UNDEFINED> instruction: 0xc01cf8d4
   241ec:	stmdbvs	r1, {r1, r3, r4, r7, r8, sp, lr}^
   241f0:	andsgt	pc, ip, r0, asr #17
   241f4:	stmdbcs	r0, {r0, r2, r5, r6, r7, r8, sp, lr}
   241f8:	svcge	0x0046f43f
   241fc:	eorsvs	lr, r8, r2, asr #14
   24200:	eorsvs	lr, sl, r0, asr r7
   24204:	svclt	0x0000e7ed
   24208:	strmi	r6, [r2], -r3, asr #18
   2420c:	ldrmi	fp, [r8], -r3, lsr #2
   24210:	blcs	3e684 <tcgetattr@plt+0x36f28>
   24214:			; <UNDEFINED> instruction: 0x4770d1fb
   24218:	tstlt	r0, r0, lsl #19
   2421c:	addsmi	r6, r3, #49152	; 0xc000
   24220:	ldrbmi	sp, [r0, -r4, lsl #2]!
   24224:	ldrmi	r6, [r8], -r3, lsl #19
   24228:	rscsle	r2, sl, r0, lsl #22
   2422c:	addsmi	r6, sl, #1097728	; 0x10c000
   24230:	rscsle	r4, r7, r2, lsl #12
   24234:	svclt	0x00004770
   24238:			; <UNDEFINED> instruction: 0x4607b5f8
   2423c:			; <UNDEFINED> instruction: 0xb1ab6843
   24240:	ldmdbvs	fp, {r2, r3, r4, r9, sl, lr}
   24244:	mvnsle	r2, r0, lsl #22
   24248:			; <UNDEFINED> instruction: 0x46201d3e
   2424c:			; <UNDEFINED> instruction: 0xf7ff4625
   24250:			; <UNDEFINED> instruction: 0x4629ffdb
   24254:	ldrtmi	r4, [r0], -r4, lsl #12
   24258:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   2425c:			; <UNDEFINED> instruction: 0xf7f368a8
   24260:	strtmi	pc, [r8], -r9, ror #23
   24264:	cdp	7, 5, cr15, cr8, cr2, {7}
   24268:	mvnle	r2, r0, lsl #24
   2426c:			; <UNDEFINED> instruction: 0xf7e26838
   24270:			; <UNDEFINED> instruction: 0x4638ee54
   24274:	ldrhtmi	lr, [r8], #141	; 0x8d
   24278:	cdplt	7, 4, cr15, cr12, cr2, {7}
   2427c:			; <UNDEFINED> instruction: 0x4606b5f0
   24280:	strcc	lr, [r3, #-2512]	; 0xfffff630
   24284:			; <UNDEFINED> instruction: 0xf0002b00
   24288:	stccs	0, cr8, [r0, #-832]	; 0xfffffcc0
   2428c:			; <UNDEFINED> instruction: 0x462fd035
   24290:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
   24294:	ldmib	r7, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   24298:			; <UNDEFINED> instruction: 0xf8d75404
   2429c:			; <UNDEFINED> instruction: 0x4622c018
   242a0:	cmnvs	ip, sp, lsl #2
   242a4:			; <UNDEFINED> instruction: 0x2c00697a
   242a8:	sbcshi	pc, r4, r0
   242ac:	addsmi	r6, pc, #14876672	; 0xe30000
   242b0:	rscvs	fp, r5, ip, lsl #30
   242b4:			; <UNDEFINED> instruction: 0xf1066125
   242b8:	addsmi	r0, r6, #12, 6	; 0x30000000
   242bc:	ldrtmi	fp, [ip], -r8, lsl #30
   242c0:	mvfeqe	f7, f7
   242c4:	stm	lr, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   242c8:	ldmdbvs	r3!, {r0, r1, r2, r3}^
   242cc:			; <UNDEFINED> instruction: 0xf0002b00
   242d0:	ldmvs	sl, {r0, r2, r3, r4, r5, r7, pc}^
   242d4:	svclt	0x000c4296
   242d8:	ldrsbvs	r6, [pc, -pc]
   242dc:	movwcs	lr, #14806	; 0x39d6
   242e0:	tstlt	r3, r7, asr r1
   242e4:	tstlt	ip, pc, asr r1
   242e8:	ldmdbvs	fp, {r0, r1, r5, r9, sl, lr}^
   242ec:	mvnsle	r2, r0, lsl #22
   242f0:	svceq	0x0000f1bc
   242f4:			; <UNDEFINED> instruction: 0x4630d010
   242f8:	ldmib	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   242fc:	ldrmi	r4, [sp], -r5, lsl #24
   24300:	stfcss	f6, [r0], {108}	; 0x6c
   24304:	addshi	pc, r9, r0
   24308:	addsmi	r6, lr, #14876672	; 0xe30000
   2430c:	rscvs	fp, r5, ip, lsl #30
   24310:			; <UNDEFINED> instruction: 0xf1bc6125
   24314:	mvnle	r0, r0, lsl #30
   24318:	usatmi	r4, #6, sp, lsl #23
   2431c:	ldrbtmi	r2, [fp], #-1
   24320:	tstlt	sp, pc, lsl r8
   24324:	blcs	3e9d8 <tcgetattr@plt+0x3727c>
   24328:	addshi	pc, pc, r0, asr #32
   2432c:			; <UNDEFINED> instruction: 0xf00042bd
   24330:	stmiavs	r3!, {r0, r2, r4, r7, pc}^
   24334:	andsle	r4, r3, fp, lsr #5
   24338:	bcs	7e9a8 <tcgetattr@plt+0x7724c>
   2433c:	ldmvs	r9, {r2, r3, r4, r6, ip, lr, pc}^
   24340:	stmibvs	sl, {r0, r3, r4, r8, ip, sp, pc}
   24344:			; <UNDEFINED> instruction: 0xf0402a00
   24348:	ldmdbvs	sl, {r3, r4, r7, pc}
   2434c:	ldmibvs	r5, {r1, r3, r4, r8, ip, sp, pc}
   24350:			; <UNDEFINED> instruction: 0xf0402d00
   24354:	ldrhvs	r8, [r8, r2]
   24358:	stmdbvs	r3!, {r0, r2, r5, r9, sl, lr}^
   2435c:			; <UNDEFINED> instruction: 0xe7e0461c
   24360:	ldmibvs	sl, {r0, r1, r5, r8, fp, sp, lr}
   24364:	bcs	7e6d0 <tcgetattr@plt+0x76f74>
   24368:	tstlt	r9, r0, lsr r0
   2436c:	bcs	3e99c <tcgetattr@plt+0x37240>
   24370:	sbcshi	pc, r2, r0, asr #32
   24374:	vstrcs.16	s12, [r0, #-58]	; 0xffffffc6	; <UNPREDICTABLE>
   24378:	stmibvs	sl!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
   2437c:	rscle	r2, sl, r0, lsl #20
   24380:	svceq	0x0000f1bc
   24384:	bmi	fe118394 <tcgetattr@plt+0xfe110c38>
   24388:	andsvs	r4, r7, sl, ror r4
   2438c:	smlatbcs	r0, r0, r9, r6
   24390:	orrsvs	r6, r8, r2, lsr #18
   24394:	movwcs	r6, #417	; 0x1a1
   24398:	ldmvs	r3, {r0, r1, r3, r5, r7, r8, sp, lr}^
   2439c:	tstlt	r3, r3, lsr #2
   243a0:	stmdbvs	r3!, {r2, r3, r4, r6, r8, sp, lr}^
   243a4:	blcs	3c8f8 <tcgetattr@plt+0x3519c>
   243a8:	rschi	pc, r3, r0
   243ac:	addmi	r6, ip, #14221312	; 0xd90000
   243b0:	rschi	pc, r4, r0
   243b4:	tstvs	sl, r8, ror r9
   243b8:	stmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   243bc:	ldrdvs	r6, [r2, #-4]!
   243c0:	addsle	r2, r8, r0, lsl #30
   243c4:	ldrtmi	r2, [r0], -r0, lsl #6
   243c8:	ldflte	f6, [r0, #748]!	; 0x2ec
   243cc:	ands	pc, r8, r3, asr #17
   243d0:			; <UNDEFINED> instruction: 0x612161a2
   243d4:	cmpvs	ip, r1, lsl #2
   243d8:	cmpvs	sp, r5, ror #18
   243dc:	eorsle	r2, r0, r0, lsl #26
   243e0:	addsmi	r6, r4, #15335424	; 0xea0000
   243e4:			; <UNDEFINED> instruction: 0x612bbf15
   243e8:	stmdbvs	r2!, {r0, r1, r3, r5, r6, r7, sp, lr}
   243ec:	sbcsvs	r4, ip, sl, lsl #12
   243f0:	ldrdvs	r6, [r3, #-129]!	; 0xffffff7f
   243f4:			; <UNDEFINED> instruction: 0xe7b84613
   243f8:			; <UNDEFINED> instruction: 0xf8c36919
   243fc:			; <UNDEFINED> instruction: 0x61a2e018
   24400:	smlattlt	r1, r1, r0, r6
   24404:	stmdbvs	r5!, {r2, r3, r6, r8, sp, lr}^
   24408:	cmplt	r5, sp, asr r1
   2440c:	ldmvs	r2, {r1, r5, r6, r8, fp, sp, lr}^
   24410:	svclt	0x000a4294
   24414:			; <UNDEFINED> instruction: 0x612b60eb
   24418:	tstvs	ip, r1, ror #17
   2441c:	strmi	r6, [fp], -r3, ror #2
   24420:	ldrmi	lr, [pc], -sp, lsl #15
   24424:	stceq	0, cr15, [r1], {79}	; 0x4f
   24428:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2442c:	stccs	12, cr4, [r0, #-20]	; 0xffffffec
   24430:	svcge	0x0066f47f
   24434:			; <UNDEFINED> instruction: 0xf47f2c00
   24438:	blmi	16501dc <tcgetattr@plt+0x1648a80>
   2443c:	andsvs	r4, sp, fp, ror r4
   24440:			; <UNDEFINED> instruction: 0x460ae756
   24444:			; <UNDEFINED> instruction: 0xf04f461f
   24448:	ldrb	r0, [r0, r1, lsl #24]
   2444c:	ldrbtmi	r4, [fp], #-2900	; 0xfffff4ac
   24450:	smlald	r6, r3, pc, r0	; <UNPREDICTABLE>
   24454:	ldrbtmi	r4, [fp], #-2899	; 0xfffff4ad
   24458:			; <UNDEFINED> instruction: 0xe72c601d
   2445c:	svceq	0x0000f1bc
   24460:	blmi	1498720 <tcgetattr@plt+0x1490fc4>
   24464:	andsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
   24468:			; <UNDEFINED> instruction: 0xf1bce7aa
   2446c:	andle	r0, r2, r0, lsl #30
   24470:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
   24474:			; <UNDEFINED> instruction: 0x462f601f
   24478:			; <UNDEFINED> instruction: 0xf1bce7a4
   2447c:	andle	r0, r2, r0, lsl #30
   24480:	ldrbtmi	r4, [sl], #-2635	; 0xfffff5b5
   24484:	stmibvs	r5!, {r0, r1, r2, r4, sp, lr}
   24488:	stmiavs	r0!, {r9, sp}^
   2448c:			; <UNDEFINED> instruction: 0x61a2619d
   24490:	orrvs	r2, fp, r0, lsl #6
   24494:	rscvs	r6, r3, r3, lsl #18
   24498:	cmpvs	ip, r3, lsl #2
   2449c:	cmpvs	r3, r3, ror #18
   244a0:	eorsle	r2, r4, r0, lsl #22
   244a4:	ldmvs	r2, {r1, r5, r6, r8, fp, sp, lr}^
   244a8:			; <UNDEFINED> instruction: 0xd05d4294
   244ac:	tstvs	r8, r1, asr #20
   244b0:	ldmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
   244b4:	cmnvs	r0, r4, lsl #2
   244b8:			; <UNDEFINED> instruction: 0xf1bce782
   244bc:	andle	r0, r2, r0, lsl #30
   244c0:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
   244c4:	ldmiblt	r1, {r0, r1, r2, sp, lr}^
   244c8:	ldrdcs	r6, [r0], -r1
   244cc:	mulcs	r1, r0, r1
   244d0:			; <UNDEFINED> instruction: 0x61196198
   244d4:	cmpvs	fp, r1, lsl #2
   244d8:	cmpvs	r1, r9, asr r9
   244dc:	stmiavs	r8, {r0, r3, r4, r7, r8, ip, sp, pc}^
   244e0:	svclt	0x000c4283
   244e4:	smlabtvs	sl, sl, r0, r6
   244e8:	strcs	r6, [r0, #-211]	; 0xffffff2d
   244ec:	stmibvs	r7!, {r5, r6, r7, fp, sp, lr}
   244f0:	stmiavs	r1, {r1, r3, r4, r6, r8, sp, lr}^
   244f4:			; <UNDEFINED> instruction: 0x61a56187
   244f8:	sbcle	r2, fp, r0, lsl #18
   244fc:	stmibvs	r8, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   24500:	rscle	r2, r1, r0, lsl #16
   24504:	pushmi	{r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   24508:	andvs	r4, sl, r9, ror r4
   2450c:	blmi	b5e4c4 <tcgetattr@plt+0xb56d68>
   24510:	ldrbtmi	r4, [fp], #-1543	; 0xfffff9f9
   24514:	bfi	r6, r8, #0, #14
   24518:	svceq	0x0000f1bc
   2451c:	bmi	a9852c <tcgetattr@plt+0xa90dd0>
   24520:	andsvs	r4, r7, sl, ror r4
   24524:	tstlt	sp, sp, lsl r9
   24528:	bcs	3ebd8 <tcgetattr@plt+0x3747c>
   2452c:	svcge	0x002ef47f
   24530:	andcs	r6, r0, sl, lsl #18
   24534:	andcs	r6, r1, r8, lsl #3
   24538:	smullsvs	r6, sl, r8, r1
   2453c:	cmpvs	r3, r2, lsl #2
   24540:	cmpvs	sl, sl, asr r9
   24544:	ldmvs	r0, {r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   24548:	svclt	0x000c4283
   2454c:	ldrsbvs	r6, [r1, -r1]
   24550:	andcs	r6, r0, fp, lsl #2
   24554:	stmibvs	r7!, {r1, r5, r8, fp, sp, lr}
   24558:	ldmdbvs	r5, {r0, r3, r4, r6, r8, sp, lr}
   2455c:	lslvs	r6, r7	; <illegal shifter operand>
   24560:			; <UNDEFINED> instruction: 0xf43f2d00
   24564:			; <UNDEFINED> instruction: 0xe716af1a
   24568:	sbcsvs	r4, r8, r7, lsl sl
   2456c:	ldmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
   24570:	blmi	5de3f8 <tcgetattr@plt+0x5d6c9c>
   24574:	ldrbtmi	r4, [fp], #-1559	; 0xfffff9e9
   24578:			; <UNDEFINED> instruction: 0xe71f601a
   2457c:	sbcsvs	r4, sl, r4, lsl r9
   24580:	stmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   24584:	bmi	51e1f4 <tcgetattr@plt+0x516a98>
   24588:	andsvs	r4, r1, sl, ror r4
   2458c:	svclt	0x0000e7e0
   24590:	andeq	pc, r4, r2, lsr r7	; <UNPREDICTABLE>
   24594:	andeq	pc, r4, r8, asr #13
   24598:	muleq	r4, r8, r6
   2459c:	andeq	pc, r4, r4, lsl r6	; <UNPREDICTABLE>
   245a0:	andeq	pc, r4, r2, lsl #12
   245a4:	strdeq	pc, [r4], -sl
   245a8:	andeq	pc, r4, ip, ror #11
   245ac:	ldrdeq	pc, [r4], -lr
   245b0:	andeq	pc, r4, lr, asr #11
   245b4:	andeq	pc, r4, r0, lsr #11
   245b8:	andeq	pc, r4, lr, lsl #11
   245bc:	andeq	pc, r4, r8, asr #10
   245c0:	andeq	pc, r4, lr, lsr r5	; <UNPREDICTABLE>
   245c4:	andeq	pc, r4, r0, lsr r5	; <UNPREDICTABLE>
   245c8:	andeq	pc, r4, r4, ror #9
   245cc:	ldrdeq	pc, [r4], -sl
   245d0:	ldrdeq	pc, [r4], -r0
   245d4:	andeq	pc, r4, r8, asr #9
   245d8:	mvnsmi	lr, #737280	; 0xb4000
   245dc:	blmi	1f75df4 <tcgetattr@plt+0x1f6e698>
   245e0:	ldrbtmi	r4, [fp], #-1550	; 0xfffff9f2
   245e4:	cmplt	sp, sp, lsl r8
   245e8:	strtmi	r6, [r0], -r9, lsr #16
   245ec:	ldc	7, cr15, [sl], {226}	; 0xe2
   245f0:	svclt	0x00b82800
   245f4:	blle	ffdbe9b0 <tcgetattr@plt+0xffdb7254>
   245f8:	pushvs	{r0, r1, r2, r3, r5, ip, lr, pc}
   245fc:	mvnsle	r2, r0, lsl #26
   24600:	cmplt	r6, #55574528	; 0x3500000
   24604:			; <UNDEFINED> instruction: 0xf024201c
   24608:			; <UNDEFINED> instruction: 0x4605fdf1
   2460c:			; <UNDEFINED> instruction: 0xf0244620
   24610:	blmi	1ca3f44 <tcgetattr@plt+0x1c9c7e8>
   24614:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   24618:	stmib	r5, {r1, r2, r3, r4, fp, sp, lr}^
   2461c:	strmi	r0, [r7], -r0, lsl #4
   24620:	adcvs	r2, sl, r1, lsl #4
   24624:			; <UNDEFINED> instruction: 0xf0002e00
   24628:	ldrtmi	r8, [r4], -r9, asr #1
   2462c:	ldrtmi	r6, [r8], -r1, lsr #16
   24630:	bl	ffe625c0 <tcgetattr@plt+0xffe5ae64>
   24634:	svclt	0x00b81e02
   24638:	blle	7e9cc <tcgetattr@plt+0x77270>
   2463c:	stmdbvs	r3!, {r0, r2, r3, ip, lr, pc}
   24640:			; <UNDEFINED> instruction: 0x461cb173
   24644:			; <UNDEFINED> instruction: 0xf1bce7f2
   24648:	andle	r0, r4, r0, lsl #30
   2464c:	ldrbtmi	r4, [r6], -r3, ror #22
   24650:			; <UNDEFINED> instruction: 0xf8c3447b
   24654:	movwcs	lr, #0
   24658:			; <UNDEFINED> instruction: 0x462861b3
   2465c:	mvnshi	lr, #12386304	; 0xbd0000
   24660:	stceq	0, cr15, [r0], {79}	; 0x4f
   24664:			; <UNDEFINED> instruction: 0xf04f2a00
   24668:	cmnvs	ip, r1, lsl #2
   2466c:	ldrtmi	r6, [r6], r9, lsr #3
   24670:	movwcc	lr, #14789	; 0x39c5
   24674:	strtmi	r4, [sl], -r1, ror #12
   24678:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2467c:	strhtvs	fp, [r5], #244	; 0xf4
   24680:	eor	r6, r4, r5, lsr #2
   24684:			; <UNDEFINED> instruction: 0xf8d0b120
   24688:			; <UNDEFINED> instruction: 0xf1b88018
   2468c:	rsble	r0, ip, r1, lsl #30
   24690:	addsmi	r6, r0, #224, 16	; 0xe00000
   24694:			; <UNDEFINED> instruction: 0xf8d3d052
   24698:			; <UNDEFINED> instruction: 0x61a18010
   2469c:	andsls	pc, r8, r3, asr #17
   246a0:	ldrdeq	pc, [ip], -r8
   246a4:	tstlt	r0, r8, lsl r1
   246a8:	ldmdbvs	ip, {r0, r1, r6, r8, sp, lr}^
   246ac:	andsmi	pc, r4, r8, asr #17
   246b0:	subsle	r2, r6, r0, lsl #24
   246b4:	addmi	r6, r3, #224, 16	; 0xe00000
   246b8:			; <UNDEFINED> instruction: 0xf8c4bf0c
   246bc:			; <UNDEFINED> instruction: 0xf8c4800c
   246c0:			; <UNDEFINED> instruction: 0xf8c88010
   246c4:			; <UNDEFINED> instruction: 0xf8c3300c
   246c8:	ldmdbvs	r4, {r2, r4, pc}^
   246cc:	stmibvs	r3!, {r2, r3, r5, r6, r8, r9, ip, sp, pc}
   246d0:			; <UNDEFINED> instruction: 0xd1b82b01
   246d4:	ldmvs	r8, {r0, r1, r5, r6, r8, fp, sp, lr}^
   246d8:	bicsle	r4, r3, r0, lsr #5
   246dc:			; <UNDEFINED> instruction: 0xb1206918
   246e0:			; <UNDEFINED> instruction: 0x8018f8d0
   246e4:	svceq	0x0001f1b8
   246e8:	stmdbvs	r0!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
   246ec:	svclt	0x00184290
   246f0:	suble	r4, r0, r0, lsr #13
   246f4:			; <UNDEFINED> instruction: 0x0010f8d8
   246f8:			; <UNDEFINED> instruction: 0xf8c361a1
   246fc:	sbcsvs	r9, r8, r8, lsl r0
   24700:	mrsvs	fp, (UNDEF: 83)
   24704:			; <UNDEFINED> instruction: 0xf8c8695c
   24708:	stccs	0, cr4, [r0], {20}
   2470c:	stmiavs	r0!, {r0, r1, r2, r6, ip, lr, pc}^
   24710:	svclt	0x000c4283
   24714:	andhi	pc, ip, r4, asr #17
   24718:	andshi	pc, r0, r4, asr #17
   2471c:	andscc	pc, r0, r8, asr #17
   24720:	andshi	pc, r4, r3, asr #17
   24724:			; <UNDEFINED> instruction: 0x2c006954
   24728:			; <UNDEFINED> instruction: 0xf1bcd1d1
   2472c:	addsle	r0, r2, r0, lsl #30
   24730:	ldrbtmi	r4, [r6], -fp, lsr #22
   24734:			; <UNDEFINED> instruction: 0xf8c3447b
   24738:	str	lr, [ip, r0]
   2473c:	rscvs	r6, r0, r0, lsl r9
   24740:	eorsle	r2, r8, r0, lsl #16
   24744:	stmdbvs	r0!, {r2, r6, r8, sp, lr}^
   24748:	cmnlt	r0, #80, 2
   2474c:	adcmi	r6, r7, #13041664	; 0xc70000
   24750:	sbcvs	fp, r2, ip, lsl #30
   24754:	ldrmi	r6, [r0], -r2, lsl #2
   24758:	cmnvs	r2, r4, lsl r1
   2475c:	strmi	r4, [r4], -r2, lsr #12
   24760:			; <UNDEFINED> instruction: 0x46c6e799
   24764:	stceq	0, cr15, [r1], {79}	; 0x4f
   24768:	orrvs	lr, r1, fp, lsr #15
   2476c:			; <UNDEFINED> instruction: 0x61a1461a
   24770:	andshi	pc, r8, r3, asr #17
   24774:	ldmvs	r0, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   24778:	biclt	r6, r0, r0, lsr #2
   2477c:	stmdbvs	r0!, {r2, r6, r8, sp, lr}^
   24780:	tstlt	r0, #80, 2
   24784:	adcmi	r6, r7, #13041664	; 0xc70000
   24788:	tstvs	r2, r8, lsl pc
   2478c:			; <UNDEFINED> instruction: 0x4610d011
   24790:	ldrdvs	r6, [r2, #-4]!
   24794:			; <UNDEFINED> instruction: 0xf8d34622
   24798:	strmi	r8, [r4], -ip
   2479c:	strbmi	lr, [r6], sl, lsr #15
   247a0:	stceq	0, cr15, [r1], {79}	; 0x4f
   247a4:			; <UNDEFINED> instruction: 0x4696e7ba
   247a8:	stceq	0, cr15, [r1], {79}	; 0x4f
   247ac:			; <UNDEFINED> instruction: 0x4618e7d3
   247b0:	sbcvs	r6, r2, r3, asr r1
   247b4:	ldrmi	lr, [r8], -fp, ror #15
   247b8:			; <UNDEFINED> instruction: 0xe7c76153
   247bc:	strvs	lr, [r4], -r5, asr #19
   247c0:	strtmi	r6, [lr], -lr, ror #1
   247c4:	andsvs	r6, sp, sl, lsr #3
   247c8:	ldrmi	lr, [r6], r5, asr #14
   247cc:	stceq	0, cr15, [r1], {79}	; 0x4f
   247d0:	svclt	0x0000e7dd
   247d4:	andeq	pc, r4, lr, ror #8
   247d8:	andeq	pc, r4, sl, lsr r4	; <UNPREDICTABLE>
   247dc:	andeq	pc, r4, r0, lsl #8
   247e0:	andeq	pc, r4, ip, lsl r3	; <UNPREDICTABLE>
   247e4:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   247e8:			; <UNDEFINED> instruction: 0xb123681b
   247ec:	ldmvs	fp, {r3, r4, r9, sl, lr}^
   247f0:	mvnsle	r2, r0, lsl #22
   247f4:			; <UNDEFINED> instruction: 0x46184770
   247f8:	svclt	0x00004770
   247fc:	andeq	pc, r4, sl, ror #4
   24800:	strmi	r6, [r2], -r3, lsl #18
   24804:	ldrmi	fp, [r8], -r3, lsr #2
   24808:	blcs	3eb7c <tcgetattr@plt+0x37420>
   2480c:			; <UNDEFINED> instruction: 0x4770d1fb
   24810:	tstlt	r0, r0, asr #18
   24814:	addsmi	r6, sl, #12779520	; 0xc30000
   24818:	ldrbmi	sp, [r0, -r4, lsl #2]!
   2481c:	ldrmi	r6, [r8], -r3, asr #18
   24820:	rscsle	r2, sl, r0, lsl #22
   24824:	addsmi	r6, r3, #49152	; 0xc000
   24828:	rscsle	r4, r7, r2, lsl #12
   2482c:	svclt	0x00004770
   24830:	blcc	7ea44 <tcgetattr@plt+0x772e8>
   24834:	stmdblt	r3, {r0, r1, r7, sp, lr}
   24838:			; <UNDEFINED> instruction: 0x4770e4fe
   2483c:	ldrtlt	r6, [r0], #-2112	; 0xfffff7c0
   24840:	ldrmi	fp, [r4], -r8, ror #2
   24844:	ldmib	r0, {r0, r2, r3, r4, r9, sl, lr}^
   24848:	addsmi	r2, sp, #0, 6
   2484c:	addsmi	fp, r4, #8, 30
   24850:	stmdbvs	r0, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
   24854:	adcmi	sp, fp, #402653184	; 0x18000000
   24858:	adcmi	fp, r2, #8, 30
   2485c:	ldclt	3, cr13, [r0], #-4
   24860:	stmdbvs	r0, {r4, r5, r6, r8, r9, sl, lr}^
   24864:	mvnle	r2, r0, lsl #16
   24868:	svclt	0x0000e7f9
   2486c:			; <UNDEFINED> instruction: 0xb1236843
   24870:	ldmdbvs	fp, {r3, r4, r9, sl, lr}
   24874:	mvnsle	r2, r0, lsl #22
   24878:			; <UNDEFINED> instruction: 0x46184770
   2487c:	svclt	0x00004770
   24880:	strb	r4, [r1], #1544	; 0x608
   24884:	mvnsmi	lr, #737280	; 0xb4000
   24888:	ldrmi	r2, [r6], -r1, lsl #2
   2488c:			; <UNDEFINED> instruction: 0xf7ff461f
   24890:	stmdavs	r4, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   24894:	biclt	r4, r4, r5, lsl #12
   24898:	orrcc	pc, r0, #654311424	; 0x27000000
   2489c:	ldmib	r4, {r1, r4, r5, r9, sl, lr}^
   248a0:	addmi	r0, fp, #0, 2
   248a4:	addmi	fp, r2, #8, 30
   248a8:	stmdbvs	r4!, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
   248ac:	addsmi	sp, r9, #-738197504	; 0xd4000000
   248b0:	addsmi	fp, r0, #8, 30
   248b4:			; <UNDEFINED> instruction: 0x4621d330
   248b8:			; <UNDEFINED> instruction: 0xf7ff1d28
   248bc:	stmiavs	r0!, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   248c0:			; <UNDEFINED> instruction: 0xf8b8f7f3
   248c4:			; <UNDEFINED> instruction: 0xf7e24620
   248c8:			; <UNDEFINED> instruction: 0x2120eb28
   248cc:			; <UNDEFINED> instruction: 0xf0242001
   248d0:	stmdavs	fp!, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}^
   248d4:	strvs	lr, [r0, -r0, asr #19]
   248d8:			; <UNDEFINED> instruction: 0xf0002b00
   248dc:	ldmib	r3, {r3, r4, r5, r7, pc}^
   248e0:	strbmi	r8, [pc, #-2304]	; 23fe8 <tcgetattr@plt+0x1c88c>
   248e4:	strbmi	fp, [r6, #-3848]	; 0xfffff0f8
   248e8:	ldmdbvs	sl, {r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
   248ec:	mvnscc	pc, pc, asr #32
   248f0:	ldrmi	sp, [r9, #783]!	; 0x30f
   248f4:	ldrmi	fp, [r0, #3848]!	; 0xf08
   248f8:	blls	259524 <tcgetattr@plt+0x251dc8>
   248fc:	stmiavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}^
   24900:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   24904:	blls	27cc18 <tcgetattr@plt+0x2754bc>
   24908:	pop	{r0, r1, r7, sp, lr}
   2490c:	ldmdbvs	sl, {r3, r4, r5, r6, r7, r8, r9, pc}^
   24910:			; <UNDEFINED> instruction: 0xb12a2101
   24914:			; <UNDEFINED> instruction: 0xe7e24613
   24918:			; <UNDEFINED> instruction: 0x2c006964
   2491c:			; <UNDEFINED> instruction: 0xe7d4d1bf
   24920:			; <UNDEFINED> instruction: 0xf04f3101
   24924:	orrvs	r0, r3, r1, lsl #12
   24928:	bicvs	r4, r6, r1, lsl #12
   2492c:	stceq	0, cr15, [r1], {79}	; 0x4f
   24930:	andcs	lr, r4, #192, 18	; 0x300000
   24934:	streq	pc, [r0], -pc, asr #32
   24938:	tstvs	r8, ip, lsl #30
   2493c:	ands	r6, lr, r8, asr r1
   24940:			; <UNDEFINED> instruction: 0xf8d7b127
   24944:			; <UNDEFINED> instruction: 0xf1bee01c
   24948:	subsle	r0, lr, r1, lsl #30
   2494c:	addmi	r6, pc, #507904	; 0x7c000
   24950:	ldmdbvs	r7, {r1, r2, r6, ip, lr, pc}^
   24954:			; <UNDEFINED> instruction: 0xf8c261de
   24958:	ldmdbvs	fp!, {r2, r3, r4, lr, pc}
   2495c:	tstlt	r3, r3, asr r1
   24960:	ldmibvs	r3, {r1, r3, r4, r7, r8, sp, lr}
   24964:	blcs	3d058 <tcgetattr@plt+0x358fc>
   24968:	ldmdbvs	ip, {r0, r2, r3, r6, ip, lr, pc}
   2496c:	svclt	0x000c42a2
   24970:	cmpvs	pc, pc, lsl r1	; <UNPREDICTABLE>
   24974:	orrsvs	r6, r7, sl, lsr r1
   24978:	blcs	3efac <tcgetattr@plt+0x37850>
   2497c:	ldmibvs	sl, {r2, r3, r5, ip, lr, pc}^
   24980:			; <UNDEFINED> instruction: 0xd1292a01
   24984:	ldmdbvs	r7, {r1, r3, r4, r7, r8, fp, sp, lr}
   24988:			; <UNDEFINED> instruction: 0xd1d9429f
   2498c:			; <UNDEFINED> instruction: 0xb1276957
   24990:			; <UNDEFINED> instruction: 0xe01cf8d7
   24994:	svceq	0x0001f1be
   24998:	ldmdbvs	pc, {r0, r1, r2, r4, r5, ip, lr, pc}^	; <UNPREDICTABLE>
   2499c:	svclt	0x0018428f
   249a0:	eorsle	r4, ip, pc, lsl r6
   249a4:			; <UNDEFINED> instruction: 0xe014f8d7
   249a8:			; <UNDEFINED> instruction: 0xf8c261de
   249ac:			; <UNDEFINED> instruction: 0xf8c2c01c
   249b0:			; <UNDEFINED> instruction: 0xf1bee010
   249b4:	andle	r0, r1, r0, lsl #30
   249b8:	andscs	pc, r8, lr, asr #17
   249bc:			; <UNDEFINED> instruction: 0x61bb6993
   249c0:	eorle	r2, sl, r0, lsl #22
   249c4:	adcmi	r6, r2, #28, 18	; 0x70000
   249c8:	tstvs	pc, ip, lsl #30
   249cc:	cmnvs	sl, pc, asr r1
   249d0:	stmibvs	fp, {r0, r1, r2, r4, r7, r8, sp, lr}
   249d4:	bicsle	r2, r2, r0, lsl #22
   249d8:	andcs	r6, r0, #7012352	; 0x6b0000
   249dc:			; <UNDEFINED> instruction: 0xe78c61da
   249e0:	tstvs	pc, pc, asr #18
   249e4:	eorle	r2, sp, r0, lsl #30
   249e8:	ldmibvs	pc, {r0, r1, r3, r4, r5, r7, r8, sp, lr}	; <UNPREDICTABLE>
   249ec:	orrslt	r6, r7, pc, lsl #3
   249f0:	addsmi	r6, ip, #60, 18	; 0xf0000
   249f4:	teqvs	r9, ip, lsl #30
   249f8:			; <UNDEFINED> instruction: 0x460f6179
   249fc:	orrsvs	r6, r9, fp, asr #2
   24a00:			; <UNDEFINED> instruction: 0x463b4619
   24a04:	rsbvs	lr, pc, r5, lsr #15
   24a08:	ldrhvs	lr, [lr, #116]!	; 0x74
   24a0c:	bicsvs	r4, lr, r1, lsl r6
   24a10:	ands	pc, ip, r2, asr #17
   24a14:	strhtvs	lr, [r9], #-112	; 0xffffff90
   24a18:	rsbvs	lr, pc, pc, ror #15
   24a1c:	stmdbvs	pc, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   24a20:	mvnlt	r6, pc, asr r1
   24a24:	ldmibvs	pc, {r0, r1, r3, r4, r5, r7, r8, sp, lr}	; <UNPREDICTABLE>
   24a28:	cmnlt	r7, pc, lsl #3
   24a2c:	addsmi	r6, ip, #60, 18	; 0xf0000
   24a30:	cmnvs	r9, r8, lsl pc
   24a34:	pkhbtmi	sp, lr, r5
   24a38:	orrsvs	r6, r9, fp, lsl #2
   24a3c:	ldmdbvs	r7, {r0, r3, r4, r9, sl, lr}
   24a40:			; <UNDEFINED> instruction: 0xe7af4673
   24a44:	orrvs	r4, sl, r7, lsl r6
   24a48:	ldrdvs	lr, [r9], #-114	; 0xffffff8e	; <UNPREDICTABLE>
   24a4c:	strdvs	lr, [r3, r3]
   24a50:	stmib	r0, {r0, r9, sp}^
   24a54:	strmi	r3, [r3], -r4, lsl #6
   24a58:	rsbvs	r6, r8, r2, asr #3
   24a5c:			; <UNDEFINED> instruction: 0x4617e7bd
   24a60:	teqvs	r9, sl, lsl #3
   24a64:	svclt	0x0000e7e7
   24a68:	strdcs	fp, [r0, -r8]
   24a6c:			; <UNDEFINED> instruction: 0x461e4617
   24a70:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
   24a74:	vld4.<illegal width 64>	{d11,d13,d15,d17}, [r6 :128], r8
   24a78:	stmdavs	r4, {r7, r8, ip, sp}^
   24a7c:	ldrtmi	r4, [r8], -r5, lsl #12
   24a80:	ldmib	r4, {r2, r3, r4, r5, r7, r8, ip, sp, pc}^
   24a84:	addsmi	r2, r9, #0, 6
   24a88:	addsmi	fp, r0, #8, 30
   24a8c:	stmdbvs	r4!, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
   24a90:	addmi	sp, fp, #-671088637	; 0xd8000003
   24a94:	addmi	fp, r2, #8, 30
   24a98:	strtmi	sp, [r1], -ip, lsl #6
   24a9c:			; <UNDEFINED> instruction: 0xf7ff1d28
   24aa0:	stmiavs	r0!, {r0, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   24aa4:			; <UNDEFINED> instruction: 0xffc6f7f2
   24aa8:			; <UNDEFINED> instruction: 0xf7e24620
   24aac:	stmdavs	fp!, {r1, r2, r4, r5, r9, fp, sp, lr, pc}^
   24ab0:	ldfltp	f3, [r8, #76]!	; 0x4c
   24ab4:	strb	r6, [r3, r4, ror #18]!
   24ab8:			; <UNDEFINED> instruction: 0xf7ff4628
   24abc:	stmiavs	fp!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   24ac0:	adcvs	r3, fp, r1, lsl #22
   24ac4:	mvnsle	r2, r0, lsl #22
   24ac8:	pop	{r3, r5, r9, sl, lr}
   24acc:			; <UNDEFINED> instruction: 0xf7ff40f8
   24ad0:	svclt	0x0000bbb3
   24ad4:	tstcs	r0, r8, lsr r5
   24ad8:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   24adc:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
   24ae0:	cmplt	r0, r5, lsl #12
   24ae4:	blx	ff2e2aea <tcgetattr@plt+0xff2db38e>
   24ae8:	blcc	7ed9c <tcgetattr@plt+0x77640>
   24aec:	ldmdblt	r3, {r0, r1, r3, r5, r7, sp, lr}
   24af0:			; <UNDEFINED> instruction: 0xf7ff4628
   24af4:	blmi	323980 <tcgetattr@plt+0x31c224>
   24af8:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   24afc:	and	fp, lr, ip, lsl r9
   24b00:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   24b04:			; <UNDEFINED> instruction: 0xf8d4b15c
   24b08:	adcmi	r3, fp, #20, 8	; 0x14000000
   24b0c:			; <UNDEFINED> instruction: 0x4620d1f8
   24b10:			; <UNDEFINED> instruction: 0xf00c2100
   24b14:			; <UNDEFINED> instruction: 0xf8d4fa25
   24b18:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   24b1c:	ldfltd	f5, [r8, #-972]!	; 0xfffffc34
   24b20:	strheq	lr, [r4], -r6
   24b24:	strdeq	r0, [r0], -ip
   24b28:	cfldr32mi	mvfx11, [r3, #-992]	; 0xfffffc20
   24b2c:	ldrbtmi	r4, [sp], #-3603	; 0xfffff1ed
   24b30:			; <UNDEFINED> instruction: 0xf505447e
   24b34:	and	r7, r1, r0, ror r7
   24b38:	svcvs	0x0004f855
   24b3c:	ldrtmi	r2, [r0], -r0, lsl #2
   24b40:			; <UNDEFINED> instruction: 0xf824f7ed
   24b44:	strmi	r6, [r4], -r3, lsl #16
   24b48:	tstle	pc, r2, lsl #22
   24b4c:	stmdavs	r0, {r8, r9, sp}^
   24b50:			; <UNDEFINED> instruction: 0x461a4619
   24b54:	ldc2l	7, cr15, [lr], #948	; 0x3b4
   24b58:	andcs	r4, r0, r1, lsl #12
   24b5c:	ldc2l	7, cr15, [r2], #-948	; 0xfffffc4c
   24b60:			; <UNDEFINED> instruction: 0xf7f26860
   24b64:	adcsmi	pc, sp, #412	; 0x19c
   24b68:	ldfltp	f5, [r8, #920]!	; 0x398
   24b6c:	ldrtmi	r4, [r1], -r4, lsl #16
   24b70:			; <UNDEFINED> instruction: 0xf0024478
   24b74:	svclt	0x0000fb9d
   24b78:	strdeq	r9, [r4], -r2
   24b7c:	andeq	ip, r2, r4, ror #19
   24b80:			; <UNDEFINED> instruction: 0x0002c9bc
   24b84:	mvnsmi	lr, #737280	; 0xb4000
   24b88:	stmvs	r0, {r0, r7, r9, sl, lr}
   24b8c:			; <UNDEFINED> instruction: 0x460f4690
   24b90:	stmvs	r4, {r1, r3, r4, r9, sl, lr}
   24b94:	strcs	fp, [r1, #-372]	; 0xfffffe8c
   24b98:	bvs	93ec38 <tcgetattr@plt+0x9374dc>
   24b9c:			; <UNDEFINED> instruction: 0xf0166b36
   24ba0:	svclt	0x00080f02
   24ba4:	cfstr32cs	mvfx2, [r0], {-0}
   24ba8:	ldmdblt	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   24bac:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   24bb0:	ldrle	r0, [r6], #-1305	; 0xfffffae7
   24bb4:	stmdbls	r8, {r8, r9, sp}
   24bb8:	stc2l	7, cr15, [ip], {237}	; 0xed
   24bbc:	ldrdcc	pc, [ip], -r9
   24bc0:	svclt	0x004807db
   24bc4:	strmi	r6, [r4], -r2, asr #20
   24bc8:	ldmdavs	r3, {r1, r6, r8, r9, sl, fp, ip, sp, pc}^
   24bcc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   24bd0:	orrlt	r6, r7, r3, asr r0
   24bd4:			; <UNDEFINED> instruction: 0x46214638
   24bd8:	stc2l	7, cr15, [lr], #-948	; 0xfffffc4c
   24bdc:	pop	{r5, r9, sl, lr}
   24be0:	stmdbmi	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
   24be4:	stmdami	r8, {r1, r3, r5, r9, sl, lr}
   24be8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   24bec:	ldc2	7, cr15, [ip, #-948]	; 0xfffffc4c
   24bf0:	svccs	0x00004604
   24bf4:	strbmi	sp, [r0], -lr, ror #3
   24bf8:			; <UNDEFINED> instruction: 0xf7ed4621
   24bfc:	strtmi	pc, [r0], -r3, lsr #24
   24c00:	mvnshi	lr, #12386304	; 0xbd0000
   24c04:			; <UNDEFINED> instruction: 0xfffff36d
   24c08:	andeq	ip, r2, r6, asr r9
   24c0c:	blmi	fea376b0 <tcgetattr@plt+0xfea2ff54>
   24c10:	stmibmi	r8!, {r1, r3, r4, r5, r6, sl, lr}
   24c14:	svcmi	0x00f0e92d
   24c18:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
   24c1c:	sxtab16mi	r4, r3, r9, ror #8
   24c20:	movwls	r6, #38939	; 0x981b
   24c24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24c28:	b	1162bb8 <tcgetattr@plt+0x115b45c>
   24c2c:	mvnsvc	pc, pc, asr #12
   24c30:	rsbsle	r2, fp, r0, lsl #16
   24c34:	ldrbmi	r4, [r8], -r0, lsr #19
   24c38:			; <UNDEFINED> instruction: 0xf7e24479
   24c3c:	stmdacs	r0, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
   24c40:	rschi	pc, r6, r0
   24c44:	mulcs	r0, fp, r8
   24c48:	rsbsle	r2, sp, r0, lsr sl
   24c4c:			; <UNDEFINED> instruction: 0xf0002a5e
   24c50:			; <UNDEFINED> instruction: 0xf04f80d5
   24c54:	bcs	2745c <tcgetattr@plt+0x1fd00>
   24c58:	addshi	pc, ip, r0
   24c5c:	mulne	r1, fp, r8
   24c60:	ldrdcs	r4, [r0], -r8
   24c64:			; <UNDEFINED> instruction: 0xd122292d
   24c68:			; <UNDEFINED> instruction: 0xf0002a43
   24c6c:	bcc	1384f00 <tcgetattr@plt+0x137d7a4>
   24c70:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
   24c74:	svceq	0x0026f1bc
   24c78:	addhi	pc, ip, r0, lsl #4
   24c7c:	vpmax.s8	d2, d0, d22
   24c80:	ldm	pc, {r0, r3, r7, pc}^	; <UNPREDICTABLE>
   24c84:	ldrhi	pc, [r4, r2]
   24c88:	strhi	r8, [r7, r7, lsl #15]
   24c8c:	strhi	r8, [r7, fp, lsl #15]
   24c90:	strhi	r8, [r7, r7, lsl #15]
   24c94:	strhi	r8, [r7, r7, lsl #15]
   24c98:	strhi	r8, [r7, r7, lsl #15]
   24c9c:			; <UNDEFINED> instruction: 0x87878797
   24ca0:	strhi	r8, [r7, r7, lsl #15]
   24ca4:	ldrhi	r8, [r4, r7, lsl #15]
   24ca8:	strhi	r8, [r7, r7, lsl #15]
   24cac:			; <UNDEFINED> instruction: 0xf898008b
   24cb0:	b	12accb8 <tcgetattr@plt+0x12a555c>
   24cb4:	bcs	274bc <tcgetattr@plt+0x1fd60>
   24cb8:	stmdblt	r9, {r2, r3, r5, r6, ip, lr, pc}
   24cbc:	ldrble	r0, [ip, #-1555]!	; 0xfffff9ed
   24cc0:	bleq	3610fc <tcgetattr@plt+0x3599a0>
   24cc4:			; <UNDEFINED> instruction: 0x46584611
   24cc8:	stc2	0, cr15, [r0], {26}
   24ccc:	suble	r2, r2, r0, lsl #16
   24cd0:	ldrdlt	pc, [r8, #143]!	; 0x8f
   24cd4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24cd8:	ldrbtmi	r4, [fp], #2425	; 0x979
   24cdc:			; <UNDEFINED> instruction: 0xf10b4479
   24ce0:	and	r0, r9, r0, lsl fp
   24ce4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   24ce8:	bleq	46111c <tcgetattr@plt+0x4599c0>
   24cec:	svceq	0x00aaf1b9
   24cf0:	adchi	pc, r7, r0
   24cf4:	ldcne	8, cr15, [r0], {91}	; 0x5b
   24cf8:			; <UNDEFINED> instruction: 0xf7e24640
   24cfc:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   24d00:	blmi	1c594c8 <tcgetattr@plt+0x1c51d6c>
   24d04:	mvnsvc	pc, pc, asr #12
   24d08:	ldrbtmi	r2, [fp], #-0
   24d0c:	andne	lr, r9, #3072	; 0xc00
   24d10:	strmi	lr, [r2, #-2514]	; 0xfffff62e
   24d14:	svclt	0x0008428d
   24d18:	eorsle	r4, fp, r4, lsl #5
   24d1c:	svclt	0x00082d00
   24d20:	svcpl	0x0080f1b4
   24d24:	b	1199a6c <tcgetattr@plt+0x1192310>
   24d28:	strtmi	r0, [r0], -sl, lsl #2
   24d2c:	blmi	18376cc <tcgetattr@plt+0x182ff70>
   24d30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24d34:	blls	27eda4 <tcgetattr@plt+0x277648>
   24d38:			; <UNDEFINED> instruction: 0xf04f405a
   24d3c:			; <UNDEFINED> instruction: 0xf0400300
   24d40:	strhlt	r8, [fp], -r2
   24d44:	svchi	0x00f0e8bd
   24d48:	mulne	r1, fp, r8
   24d4c:	rsble	r2, r4, r8, ror r9
   24d50:	beq	60e94 <tcgetattr@plt+0x59738>
   24d54:	strbmi	lr, [r0], -r4, lsl #15
   24d58:	b	ffd62ce8 <tcgetattr@plt+0xffd5b58c>
   24d5c:	mulscs	pc, sp, r8	; <UNPREDICTABLE>
   24d60:			; <UNDEFINED> instruction: 0xd1174290
   24d64:	ldmdble	r5, {r0, fp, sp}
   24d68:	strtmi	r4, [ip], -r5, asr #12
   24d6c:			; <UNDEFINED> instruction: 0xf8154658
   24d70:	strcc	r1, [r2], #-3841	; 0xfffff0ff
   24d74:	blx	ff5e0de6 <tcgetattr@plt+0xff5d968a>
   24d78:	mulscs	pc, sp, r8	; <UNPREDICTABLE>
   24d7c:	streq	lr, [r8], #-2980	; 0xfffff45c
   24d80:	ldmle	r2!, {r1, r5, r7, r9, lr}^
   24d84:	tstle	r5, r1, lsl #16
   24d88:	ldrbmi	sl, [r8], -r2, lsl #18
   24d8c:	blx	fea60dfe <tcgetattr@plt+0xfea596a2>
   24d90:	subsle	r2, r3, r1, lsl #16
   24d94:			; <UNDEFINED> instruction: 0xf64f2000
   24d98:			; <UNDEFINED> instruction: 0xe7c771fe
   24d9c:	andmi	pc, r0, r0, asr #8
   24da0:	svccs	0x0002f818
   24da4:	rscsle	r2, r5, r0, lsl #20
   24da8:	mulne	r1, r8, r8
   24dac:	vst1.16	{d30}, [r0 :64], sl
   24db0:	ldrb	r5, [r5, r0]!
   24db4:	addmi	pc, r0, r0, asr #8
   24db8:	bcs	201ed88 <tcgetattr@plt+0x201762c>
   24dbc:	bcs	814a24 <tcgetattr@plt+0x80d2c8>
   24dc0:			; <UNDEFINED> instruction: 0xf04fb2d4
   24dc4:	stmible	r5!, {r8, sl}^
   24dc8:	orrmi	pc, r0, #167772160	; 0xa000000
   24dcc:	tstmi	r3, #0, 4
   24dd0:	ldmdami	lr!, {r0, r3, r5, r7, ip, lr, pc}
   24dd4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   24dd8:	b	feee2d68 <tcgetattr@plt+0xfeedb60c>
   24ddc:			; <UNDEFINED> instruction: 0xd1a22800
   24de0:			; <UNDEFINED> instruction: 0x0661f1b4
   24de4:	ldrbcc	pc, [pc, r5, asr #2]!	; <UNPREDICTABLE>
   24de8:	svclt	0x00082f00
   24dec:	eorsle	r2, fp, #416	; 0x1a0
   24df0:			; <UNDEFINED> instruction: 0xf1453c60
   24df4:	vld3.<illegal width 64>	{d3,d5,d7}, [sl :256]
   24df8:	ldr	r4, [r4, r0, lsl #21]
   24dfc:	mulne	r1, fp, r8
   24e00:	adcle	r2, r5, r0, lsl #18
   24e04:	bleq	a1238 <tcgetattr@plt+0x99adc>
   24e08:	vst1.8	{d20-d22}, [pc], sl
   24e0c:	str	r4, [r5, -r0, lsl #21]!
   24e10:	andcs	r4, r2, r1, lsl #12
   24e14:	andeq	pc, r0, r1, asr #5
   24e18:	pushmi	{r3, r7, r8, r9, sl, sp, lr, pc}
   24e1c:	andeq	pc, r2, fp, lsl #2
   24e20:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
   24e24:	b	ff4e2db4 <tcgetattr@plt+0xff4db658>
   24e28:			; <UNDEFINED> instruction: 0xd1b32801
   24e2c:			; <UNDEFINED> instruction: 0xf5b09802
   24e30:	svclt	0x00381f00
   24e34:			; <UNDEFINED> instruction: 0xf4ff2100
   24e38:			; <UNDEFINED> instruction: 0xe7abaf79
   24e3c:	ldrbmi	r9, [r1], -r2, lsl #16
   24e40:	stmdbmi	r4!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   24e44:	strbmi	sl, [r0], -r2, lsl #20
   24e48:			; <UNDEFINED> instruction: 0xf7e24479
   24e4c:	stmdacs	r1, {r6, r7, r9, fp, sp, lr, pc}
   24e50:	blls	d94d8 <tcgetattr@plt+0xd1d7c>
   24e54:	svcvc	0x007af5b3
   24e58:			; <UNDEFINED> instruction: 0xf113d29c
   24e5c:			; <UNDEFINED> instruction: 0xf04f5400
   24e60:	bl	10e5a68 <tcgetattr@plt+0x10de30c>
   24e64:	ldrb	r0, [lr, -r3, lsl #10]
   24e68:	movteq	pc, #436	; 0x1b4	; <UNPREDICTABLE>
   24e6c:			; <UNDEFINED> instruction: 0xf1459300
   24e70:	movwls	r3, #5119	; 0x13ff
   24e74:	movwcs	lr, #2525	; 0x9dd
   24e78:	svclt	0x00082b00
   24e7c:	movwle	r2, #51744	; 0xca20
   24e80:	svclt	0x00082d00
   24e84:	andle	r2, fp, r0, lsr #24
   24e88:	svclt	0x00082d00
   24e8c:	orrle	r2, r1, pc, lsr ip
   24e90:	strcs	r2, [r0, #-1157]	; 0xfffffb7b
   24e94:	streq	pc, [r0], #-705	; 0xfffffd3f
   24e98:	ldmib	sp, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   24e9c:	str	r4, [sl, r0, lsl #10]!
   24ea0:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   24ea4:			; <UNDEFINED> instruction: 0xf7e2e7a7
   24ea8:	svclt	0x0000e8a4
   24eac:	andeq	sp, r4, r4, lsl #31
   24eb0:	andeq	r0, r0, r8, ror r3
   24eb4:	andeq	r5, r3, r8, lsl #8
   24eb8:	andeq	r0, r3, ip, asr #7
   24ebc:	andeq	r9, r4, sl, lsl #14
   24ec0:	andeq	r0, r3, r4, lsr #6
   24ec4:	ldrdeq	r9, [r4], -sl
   24ec8:	andeq	sp, r4, r4, ror #28
   24ecc:	andeq	r0, r3, lr, lsr r2
   24ed0:	andeq	r0, r3, r6, ror #3
   24ed4:	andeq	r0, r3, r4, asr #3
   24ed8:	svcmi	0x00f0e92d
   24edc:	mcrmi	0, 7, fp, cr11, cr1, {4}
   24ee0:	stmib	sp, {r8, r9, sl, sp}^
   24ee4:	stmiami	sl!, {r2, r8}^
   24ee8:	stmibmi	sl!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   24eec:	stmdapl	r1, {r3, r4, r5, r6, sl, lr}^
   24ef0:	stmdavs	r9, {sp}
   24ef4:			; <UNDEFINED> instruction: 0xf04f910f
   24ef8:	eorsvc	r0, r7, r0, lsl #2
   24efc:			; <UNDEFINED> instruction: 0x6704e9dd
   24f00:	mvnsvc	pc, pc, asr #12
   24f04:	svclt	0x0008428f
   24f08:			; <UNDEFINED> instruction: 0xf0004286
   24f0c:			; <UNDEFINED> instruction: 0xf64f80cb
   24f10:	addmi	r7, pc, #-2147483585	; 0x8000003f
   24f14:	andeq	pc, r0, pc, asr #32
   24f18:	addmi	fp, r6, #8, 30
   24f1c:	sbcshi	pc, r8, r0
   24f20:	tstcs	r0, r2
   24f24:	andeq	pc, r0, r1, asr #5
   24f28:	svclt	0x0008428f
   24f2c:			; <UNDEFINED> instruction: 0xf0004286
   24f30:	svccs	0x000080c9
   24f34:			; <UNDEFINED> instruction: 0xf1b6bf08
   24f38:			; <UNDEFINED> instruction: 0xf0005f80
   24f3c:	andcs	r8, r1, ip, asr #1
   24f40:	vaddw.s8	q9, <illegal reg q0.5>, d0
   24f44:	addmi	r0, pc, #0
   24f48:	addmi	fp, r6, #8, 30
   24f4c:	sbchi	pc, r6, r0
   24f50:	tstcs	r0, r3
   24f54:	andeq	pc, r0, r1, asr #5
   24f58:	svclt	0x0008428f
   24f5c:			; <UNDEFINED> instruction: 0xf0004286
   24f60:	andcs	r8, r4, r0, asr #1
   24f64:	vaddw.s8	q9, <illegal reg q0.5>, d0
   24f68:	addmi	r0, pc, #0
   24f6c:	addmi	fp, r6, #8, 30
   24f70:	adchi	pc, fp, r0
   24f74:	tstcs	r0, r5
   24f78:	andeq	pc, r0, r1, asr #5
   24f7c:	svclt	0x0008428f
   24f80:			; <UNDEFINED> instruction: 0xf0004286
   24f84:	strhcs	r8, [r6], -r4
   24f88:	vaddw.s8	q9, <illegal reg q0.5>, d0
   24f8c:	addmi	r0, pc, #0
   24f90:	addmi	fp, r6, #8, 30
   24f94:	adchi	pc, lr, r0
   24f98:	tstcs	r0, r7
   24f9c:	andeq	pc, r0, r1, asr #5
   24fa0:	svclt	0x0008428f
   24fa4:			; <UNDEFINED> instruction: 0xf0004286
   24fa8:	andcs	r8, r8, r8, lsr #1
   24fac:	vaddw.s8	q9, <illegal reg q0.5>, d0
   24fb0:	addmi	r0, pc, #0
   24fb4:	addmi	fp, r6, #8, 30
   24fb8:	adchi	pc, r2, r0
   24fbc:	tstcs	r0, r9
   24fc0:	andeq	pc, r0, r1, asr #5
   24fc4:	svclt	0x0008428f
   24fc8:			; <UNDEFINED> instruction: 0xf0004286
   24fcc:	mulcs	sl, ip, r0
   24fd0:	vaddw.s8	q9, <illegal reg q0.5>, d0
   24fd4:	addmi	r0, pc, #0
   24fd8:	addmi	fp, r6, #8, 30
   24fdc:	addhi	pc, r4, r0
   24fe0:	tstcs	r0, ip
   24fe4:	andeq	pc, r0, r1, asr #5
   24fe8:	svclt	0x0008428f
   24fec:			; <UNDEFINED> instruction: 0xf0004286
   24ff0:			; <UNDEFINED> instruction: 0xf11680d0
   24ff4:			; <UNDEFINED> instruction: 0xf1474260
   24ff8:	blcs	31ffc <tcgetattr@plt+0x2a8a0>
   24ffc:			; <UNDEFINED> instruction: 0xf5b2bf08
   25000:			; <UNDEFINED> instruction: 0xf0c07f7a
   25004:	stmdals	r5, {r0, r3, r4, r6, r7, pc}
   25008:	strmi	r2, [sl], -r0, lsl #2
   2500c:	movwcc	pc, #1024	; 0x400	; <UNPREDICTABLE>
   25010:			; <UNDEFINED> instruction: 0xf0404313
   25014:	ldmib	sp, {r1, r5, r6, r7, pc}^
   25018:	vld2.8	{d2-d5}, [r3], r4
   2501c:			; <UNDEFINED> instruction: 0x46163778
   25020:	movweq	lr, #31318	; 0x7a56
   25024:	adchi	pc, sp, r0, asr #32
   25028:	strtcs	r9, [r0], -r5, lsl #22
   2502c:	eorcs	r2, r0, #0, 14
   25030:	msrcc	SPSR_f, #50331648	; 0x3000000
   25034:	vst1.8	{d25-d28}, [r3], r4
   25038:	movwls	r4, #21376	; 0x5380
   2503c:	eorcs	r4, r0, #2457600	; 0x258000
   25040:	ldrbtmi	r4, [r9], #-2198	; 0xfffff76a
   25044:			; <UNDEFINED> instruction: 0xf0244478
   25048:	stmdbls	r5, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   2504c:	vst1.8	{d2-d5}, [r1], r0
   25050:	tstmi	r3, #0, 6
   25054:	adchi	pc, r8, r0, asr #32
   25058:	andcs	r9, r0, #81920	; 0x14000
   2505c:	movwmi	pc, #1025	; 0x401	; <UNPREDICTABLE>
   25060:			; <UNDEFINED> instruction: 0xf0404313
   25064:	blmi	fe3c52d0 <tcgetattr@plt+0xfe3bdb74>
   25068:	smlabbcs	r0, r6, r0, r2
   2506c:	andeq	pc, r0, r1, asr #5
   25070:	andcs	r4, r0, #2063597568	; 0x7b000000
   25074:	and	r3, r5, r8, lsl r3
   25078:	tstcc	r0, #268435456	; 0x10000000
   2507c:	suble	r2, r5, sl, lsr #21
   25080:	tsteq	r4, r3, asr r9
   25084:	svclt	0x0008428f
   25088:	mvnsle	r4, r6, lsl #5
   2508c:	tsteq	r3, r5, lsl #19
   25090:	eorcs	r4, r0, #8716288	; 0x850000
   25094:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   25098:	strmi	r5, [r4], -r9, asr #17
   2509c:	ldc2l	0, cr15, [sl, #-144]	; 0xffffff70
   250a0:	and	r4, r1, r0, lsr #12
   250a4:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
   250a8:	blmi	1eb7ab4 <tcgetattr@plt+0x1eb0358>
   250ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   250b0:	blls	3ff120 <tcgetattr@plt+0x3f79c4>
   250b4:			; <UNDEFINED> instruction: 0xf04f405a
   250b8:			; <UNDEFINED> instruction: 0xf0400300
   250bc:	andslt	r8, r1, r5, ror #1
   250c0:	svchi	0x00f0e8bd
   250c4:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
   250c8:	ldmdami	fp!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   250cc:			; <UNDEFINED> instruction: 0xe7eb4478
   250d0:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
   250d4:	ldmdami	sl!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   250d8:			; <UNDEFINED> instruction: 0xe7e54478
   250dc:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
   250e0:	ldmdami	r9!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   250e4:			; <UNDEFINED> instruction: 0xe7df4478
   250e8:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
   250ec:	ldmdami	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   250f0:			; <UNDEFINED> instruction: 0xe7d94478
   250f4:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
   250f8:	ldmdami	r7!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   250fc:			; <UNDEFINED> instruction: 0xe7d34478
   25100:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
   25104:	ldmdami	r6!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   25108:			; <UNDEFINED> instruction: 0xe7cd4478
   2510c:	stmeq	r0, {r1, r2, r4, r5, r7, r8, ip, sp, lr, pc}
   25110:	rsbsvc	pc, pc, #82837504	; 0x4f00000
   25114:	ldmibcc	pc!, {r0, r1, r2, r6, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   25118:	rscsvc	pc, pc, #192, 12	; 0xc000000
   2511c:	strbmi	r2, [fp, #-768]	; 0xfffffd00
   25120:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
   25124:	svccs	0x0000d261
   25128:	cdpcs	15, 7, cr11, cr15, cr6, {0}
   2512c:	movwcs	r2, #769	; 0x301
   25130:	svclt	0x00082f00
   25134:	svcvc	0x0080f5b6
   25138:			; <UNDEFINED> instruction: 0xf043bf28
   2513c:	blcs	25d48 <tcgetattr@plt+0x1e5ec>
   25140:	svccs	0x0000d169
   25144:	cdpcs	15, 2, cr11, cr1, cr8, {0}
   25148:			; <UNDEFINED> instruction: 0xf116d27d
   2514c:			; <UNDEFINED> instruction: 0xac0d3aff
   25150:	blcc	21674 <tcgetattr@plt+0x19f18>
   25154:	svceq	0x0000f1bb
   25158:			; <UNDEFINED> instruction: 0xf1babf08
   2515c:	cmnle	r9, #26, 30	; 0x68
   25160:			; <UNDEFINED> instruction: 0xf1064a60
   25164:	tstcs	r8, r0, asr #6
   25168:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   2516c:			; <UNDEFINED> instruction: 0xf91ef024
   25170:			; <UNDEFINED> instruction: 0x4621485d
   25174:	ldrbtmi	r2, [r8], #-544	; 0xfffffde0
   25178:			; <UNDEFINED> instruction: 0xf0244604
   2517c:	strtmi	pc, [r0], -fp, ror #25
   25180:			; <UNDEFINED> instruction: 0x460ae792
   25184:	vst2.8	{d9,d11}, [r1], r5
   25188:	tstmi	r3, #128, 6
   2518c:	svcge	0x005df43f
   25190:	ldmdami	r6, {r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   25194:			; <UNDEFINED> instruction: 0xe7874478
   25198:	eorcs	r4, r0, #1392640	; 0x154000
   2519c:	ldrbtmi	r4, [r9], #-2133	; 0xfffff7ab
   251a0:			; <UNDEFINED> instruction: 0xf0244478
   251a4:	smmls	lr, r7, ip, pc	; <UNPREDICTABLE>
   251a8:	eorcs	r4, r0, #1359872	; 0x14c000
   251ac:	ldrbtmi	r4, [r9], #-2131	; 0xfffff7ad
   251b0:			; <UNDEFINED> instruction: 0xf0244478
   251b4:	strb	pc, [pc, -pc, asr #25]	; <UNPREDICTABLE>
   251b8:			; <UNDEFINED> instruction: 0x23204851
   251bc:	bls	138708 <tcgetattr@plt+0x130fac>
   251c0:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
   251c4:	strbtmi	pc, [r0], #-258	; 0xfffffefe	; <UNPREDICTABLE>
   251c8:	ldrmi	r9, [r9], -r1, lsl #8
   251cc:	andcs	r4, r1, #4, 12	; 0x400000
   251d0:			; <UNDEFINED> instruction: 0xf7e29500
   251d4:			; <UNDEFINED> instruction: 0x4620eab2
   251d8:	stmdami	fp, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
   251dc:	stclmi	3, cr2, [fp, #-128]	; 0xffffff80
   251e0:	mulsmi	r0, sp, r8
   251e4:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
   251e8:	stcge	7, cr14, [r7, #-952]	; 0xfffffc48
   251ec:			; <UNDEFINED> instruction: 0x46294630
   251f0:	blx	4e1260 <tcgetattr@plt+0x4d9b04>
   251f4:	eorsle	r2, r5, r1, lsl #16
   251f8:	svclt	0x00082f00
   251fc:	svcvc	0x0080f5b6
   25200:	sfmge	f5, 1, [sp], {9}
   25204:	tstcs	r8, r2, asr #20
   25208:	strvs	lr, [r0, -sp, asr #19]
   2520c:			; <UNDEFINED> instruction: 0x4620447a
   25210:			; <UNDEFINED> instruction: 0xf8ccf024
   25214:	ldmdami	pc!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   25218:	ldcmi	3, cr2, [pc, #-128]!	; 251a0 <tcgetattr@plt+0x1da44>
   2521c:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
   25220:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
   25224:	strvs	lr, [r2, -sp, asr #19]
   25228:	strls	r4, [r0, #-1540]	; 0xfffff9fc
   2522c:	b	fe1631bc <tcgetattr@plt+0xfe15ba60>
   25230:	ldr	r4, [r9, -r0, lsr #12]!
   25234:			; <UNDEFINED> instruction: 0xf1064a39
   25238:	tstcs	r8, r0, ror #6
   2523c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   25240:			; <UNDEFINED> instruction: 0xf8b4f024
   25244:			; <UNDEFINED> instruction: 0xf1b6e794
   25248:	ldrmi	r0, [r4], -r0, lsr #4
   2524c:	rscscc	pc, pc, #-1073741807	; 0xc0000011
   25250:	svclt	0x00082a00
   25254:	sbcsle	r2, r4, #24320	; 0x5f00
   25258:			; <UNDEFINED> instruction: 0xf88dac0d
   2525c:			; <UNDEFINED> instruction: 0xf88d6034
   25260:			; <UNDEFINED> instruction: 0xe7853035
   25264:	ldrbtmi	r4, [ip], #-3118	; 0xfffff3d2
   25268:			; <UNDEFINED> instruction: 0xf7e24620
   2526c:			; <UNDEFINED> instruction: 0xf89de86c
   25270:	strtmi	r7, [r9], -pc, lsr #32
   25274:	strtmi	r4, [r7], #-1594	; 0xfffff9c6
   25278:	stmdane	r0!, {r1, r2, r9, sl, lr}
   2527c:	cdp	7, 6, cr15, cr10, cr1, {7}
   25280:	strtmi	r2, [r0], -r0, lsl #6
   25284:			; <UNDEFINED> instruction: 0xe70f55bb
   25288:	cdp	7, 11, cr15, cr2, cr1, {7}
   2528c:	andeq	lr, r4, ip, ror #22
   25290:	andeq	sp, r4, r8, lsr #25
   25294:	andeq	r0, r0, r8, ror r3
   25298:	andeq	r0, r3, sl, lsl #1
   2529c:	andeq	lr, r4, r0, lsl sl
   252a0:	andeq	r9, r4, r4, ror r3
   252a4:	andeq	r9, r4, r0, asr r3
   252a8:			; <UNDEFINED> instruction: 0x0004e9be
   252ac:	andeq	r4, r3, lr, ror pc
   252b0:	andeq	sp, r4, r8, ror #21
   252b4:	andeq	pc, r2, lr, lsr pc	; <UNPREDICTABLE>
   252b8:	andeq	pc, r2, r0, asr #31
   252bc:	andeq	sl, r2, r2, lsr #26
   252c0:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   252c4:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   252c8:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   252cc:	andeq	pc, r2, sl, ror #30
   252d0:	andeq	pc, r2, r8, lsr #31
   252d4:	andeq	pc, r2, sl, lsr #31
   252d8:			; <UNDEFINED> instruction: 0x0002ffb0
   252dc:	andeq	pc, r2, lr, lsr #30
   252e0:	andeq	pc, r2, r8, lsr pc	; <UNPREDICTABLE>
   252e4:	andeq	pc, r2, lr, ror pc	; <UNPREDICTABLE>
   252e8:	ldrdeq	lr, [r4], -lr	; <UNPREDICTABLE>
   252ec:	andeq	pc, r2, r8, lsr #30
   252f0:	andeq	pc, r2, r6, lsr pc	; <UNPREDICTABLE>
   252f4:			; <UNDEFINED> instruction: 0x0004e8b4
   252f8:	andeq	pc, r2, r2, lsr #30
   252fc:	andeq	lr, r4, r4, lsr #17
   25300:	muleq	r4, r4, r8
   25304:	andeq	pc, r2, sl, asr #28
   25308:	andeq	lr, r4, r0, ror r8
   2530c:			; <UNDEFINED> instruction: 0x000263be
   25310:	andeq	pc, r2, r4, ror #29
   25314:	andeq	lr, r4, r6, lsr r8
   25318:			; <UNDEFINED> instruction: 0x0002feb6
   2531c:	andeq	pc, r2, sl, lsr #29
   25320:	andeq	lr, r4, lr, ror #15
   25324:			; <UNDEFINED> instruction: 0x4606b5f8
   25328:	mvnlt	r6, r5, lsl #16
   2532c:	svclt	0x00182d01
   25330:	tstle	r7, r1
   25334:			; <UNDEFINED> instruction: 0x2c0069f4
   25338:	ldmvs	r7!, {r0, r1, r2, r3, r5, ip, lr, pc}
   2533c:	stmiavs	r3!, {r8, sl, sp}
   25340:	adcsmi	r4, fp, #32, 12	; 0x2000000
   25344:			; <UNDEFINED> instruction: 0xf7ffd127
   25348:	cmplt	r8, sp, ror #31	; <UNPREDICTABLE>
   2534c:	bvs	193f6e0 <tcgetattr@plt+0x1937f84>
   25350:	ldrmi	r3, [sp], #-769	; 0xfffffcff
   25354:	mvnsle	r2, r0, lsl #24
   25358:	ldmvs	r0!, {r0, r8, sl, fp, ip, sp}^
   2535c:	blx	fec2c064 <tcgetattr@plt+0xfec24908>
   25360:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   25364:	stmibvs	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   25368:	stmiavs	r7, {r2, r4, r6, r7, r8, ip, sp, pc}^
   2536c:	strtmi	r6, [r0], -r3, ror #17
   25370:			; <UNDEFINED> instruction: 0xd11042bb
   25374:			; <UNDEFINED> instruction: 0xffd6f7ff
   25378:	rscsle	r2, r3, r0, lsl #16
   2537c:	bvs	193f610 <tcgetattr@plt+0x1937eb4>
   25380:	ldrmi	r3, [sp], #-769	; 0xfffffcff
   25384:	mvnsle	r2, r0, lsl #24
   25388:	ldmvs	r0!, {r0, r8, sl, fp, ip, sp}
   2538c:	blx	fec2c094 <tcgetattr@plt+0xfec24938>
   25390:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   25394:	strdcs	fp, [r0], -r8
   25398:			; <UNDEFINED> instruction: 0xf04fbdf8
   2539c:			; <UNDEFINED> instruction: 0xe7dc35ff
   253a0:	ldrbcc	pc, [pc, #79]!	; 253f7 <tcgetattr@plt+0x1dc9b>	; <UNPREDICTABLE>
   253a4:	svclt	0x0000e7f1
   253a8:	blmi	19f7d48 <tcgetattr@plt+0x19f05ec>
   253ac:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   253b0:	ldmpl	r3, {r3, r7, ip, sp, pc}^
   253b4:	strmi	r4, [r6], -ip, lsl #12
   253b8:	movwls	r6, #30747	; 0x781b
   253bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   253c0:	svc	0x0090f7e1
   253c4:	ldmdavc	r9, {r0, r1, r5, fp, sp, lr}
   253c8:			; <UNDEFINED> instruction: 0xf8326802
   253cc:	ldreq	r2, [r2, #-17]	; 0xffffffef
   253d0:	ldmdbmi	lr, {r0, r1, r2, r3, r4, r5, r6, r8, sl, ip, lr, pc}^
   253d4:	strmi	sl, [r5], -r3, lsl #20
   253d8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   253dc:	movwls	sl, #6918	; 0x1b06
   253e0:	movwls	sl, #2821	; 0xb05
   253e4:			; <UNDEFINED> instruction: 0xf7e1ab04
   253e8:	stmdacs	r4, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   253ec:	stmdavs	r3!, {r0, r4, r5, r6, r8, ip, lr, pc}
   253f0:	ldmdavc	r9, {r1, r3, r5, fp, sp, lr}
   253f4:	andseq	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
   253f8:	strle	r0, [r6, #-1285]	; 0xfffffafb
   253fc:	eorvs	r3, r3, r1, lsl #6
   25400:			; <UNDEFINED> instruction: 0xf8327819
   25404:	streq	r5, [r8, #-17]!	; 0xffffffef
   25408:	ldmdbcs	r8!, {r3, r4, r5, r6, r7, sl, ip, lr, pc}^
   2540c:	ldfnep	f5, [r9], {97}	; 0x61
   25410:	ldmdavc	fp, {r0, r5, sp, lr}^
   25414:	andseq	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   25418:	strle	r0, [r6, #-1285]	; 0xfffffafb
   2541c:	eorvs	r3, r1, r1, lsl #2
   25420:			; <UNDEFINED> instruction: 0xf832780b
   25424:	streq	r0, [r0, #-19]	; 0xffffffed
   25428:	blcs	b5a810 <tcgetattr@plt+0xb530b4>
   2542c:	stfnep	f5, [fp], {81}	; 0x51
   25430:	stmdavc	r9, {r0, r1, r5, sp, lr}^
   25434:	andseq	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
   25438:	strle	r0, [r6, #-1285]	; 0xfffffafb
   2543c:	eorvs	r3, r3, r1, lsl #6
   25440:			; <UNDEFINED> instruction: 0xf8327819
   25444:	streq	r0, [r0, #-17]	; 0xffffffef
   25448:	stmdbcs	ip!, {r3, r4, r5, r6, r7, sl, ip, lr, pc}
   2544c:	ldfnep	f5, [r9], {65}	; 0x41
   25450:	ldmdavc	fp, {r0, r5, sp, lr}^
   25454:	andseq	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   25458:	strle	r0, [r6, #-1285]	; 0xfffffafb
   2545c:	eorvs	r3, r1, r1, lsl #2
   25460:			; <UNDEFINED> instruction: 0xf832780b
   25464:	streq	r0, [r0, #-19]	; 0xffffffed
   25468:	blcs	b5a850 <tcgetattr@plt+0xb530f4>
   2546c:			; <UNDEFINED> instruction: 0x4630d053
   25470:			; <UNDEFINED> instruction: 0xf85af001
   25474:	bls	1bf508 <tcgetattr@plt+0x1b7dac>
   25478:	strmi	r9, [r5], -r3, lsl #28
   2547c:	ldrdeq	lr, [r4, -sp]
   25480:	andvs	lr, r2, r5, asr #19
   25484:	andne	lr, r4, #3227648	; 0x314000
   25488:	bcs	17834f8 <tcgetattr@plt+0x177bd9c>
   2548c:	ldmdale	sl!, {r1, r5, ip, lr, pc}
   25490:			; <UNDEFINED> instruction: 0xd12c2a5b
   25494:	eorvs	r2, sl, r1, lsl #4
   25498:	movwcc	r2, #5632	; 0x1600
   2549c:	strtmi	r4, [r8], -r1, lsr #12
   254a0:			; <UNDEFINED> instruction: 0xf7ff6023
   254a4:	msrlt	CPSR_, #516	; 0x204
   254a8:			; <UNDEFINED> instruction: 0xf1006a2a
   254ac:	stmdavs	r3!, {r2, r5, r8}
   254b0:	andvs	lr, r9, #192, 18	; 0x300000
   254b4:	eorvs	r6, r9, #16
   254b8:	bcs	b43528 <tcgetattr@plt+0xb3bdcc>
   254bc:	stmdavs	r9!, {r0, r2, r3, r5, r6, r7, ip, lr, pc}
   254c0:	eorsle	r2, sl, r0, lsl #18
   254c4:	tstle	r4, r1, lsl #18
   254c8:	tstle	r2, sp, asr sl
   254cc:	eorvs	r3, r3, r1, lsl #6
   254d0:	strcs	lr, [r0, #-0]
   254d4:	blmi	737d54 <tcgetattr@plt+0x7305f8>
   254d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   254dc:	blls	1ff54c <tcgetattr@plt+0x1f7df0>
   254e0:			; <UNDEFINED> instruction: 0xf04f405a
   254e4:			; <UNDEFINED> instruction: 0xd12b0300
   254e8:	andlt	r4, r8, r8, lsr #12
   254ec:	bcs	1754ab4 <tcgetattr@plt+0x174d358>
   254f0:	strtmi	sp, [r8], -r4, lsl #2
   254f4:			; <UNDEFINED> instruction: 0xf0012500
   254f8:	strb	pc, [fp, sp, lsr #16]!	; <UNPREDICTABLE>
   254fc:	rscle	r2, r9, r0, lsl #20
   25500:	rscle	r2, r7, ip, lsr #20
   25504:	bcs	1f1f4e0 <tcgetattr@plt+0x1f17d84>
   25508:	andcs	fp, r0, #4, 30
   2550c:	sbcle	r6, r3, sl, lsr #32
   25510:	sbcsle	r2, pc, sp, ror sl	; <UNPREDICTABLE>
   25514:	mcrrne	7, 14, lr, fp, cr13
   25518:	stmdavc	r8, {r0, r1, r5, sp, lr}^
   2551c:	andspl	pc, r0, r2, lsr r8	; <UNPREDICTABLE>
   25520:	strle	r0, [r6, #-1325]	; 0xfffffad3
   25524:	eorvs	r3, r3, r1, lsl #6
   25528:			; <UNDEFINED> instruction: 0xf8327818
   2552c:	streq	r5, [sp, #-16]!
   25530:	ldmdacs	r8!, {r3, r4, r5, r6, r7, sl, ip, lr, pc}^
   25534:	eorvs	fp, r1, r8, lsl #30
   25538:	bcs	1f9f3a4 <tcgetattr@plt+0x1f97c48>
   2553c:	ldrb	sp, [r8, r6, asr #1]
   25540:	ldcl	7, cr15, [r6, #-900]	; 0xfffffc7c
   25544:	andeq	sp, r4, r8, ror #15
   25548:	andeq	r0, r0, r8, ror r3
   2554c:	andeq	r0, r3, r6, lsl r8
   25550:			; <UNDEFINED> instruction: 0x0004d6bc
   25554:			; <UNDEFINED> instruction: 0x4605b538
   25558:	blcs	7f58c <tcgetattr@plt+0x77e30>
   2555c:	blcs	db98c <tcgetattr@plt+0xd4230>
   25560:	strmi	sp, [r8], -r7, lsl #2
   25564:			; <UNDEFINED> instruction: 0xf0016829
   25568:	stmdavs	fp!, {r0, r1, r2, r5, r7, fp, ip, sp, lr, pc}
   2556c:	eorcc	pc, r4, #13828096	; 0xd30000
   25570:	ldclt	0, cr6, [r8, #-172]!	; 0xffffff54
   25574:			; <UNDEFINED> instruction: 0x2c0069cc
   25578:			; <UNDEFINED> instruction: 0x4621d0fb
   2557c:			; <UNDEFINED> instruction: 0xf7ff4628
   25580:	bvs	196552c <tcgetattr@plt+0x195ddd0>
   25584:	mvnsle	r2, r0, lsl #24
   25588:	svclt	0x0000bd38
   2558c:			; <UNDEFINED> instruction: 0x460db5f0
   25590:	addslt	r4, r7, sl, lsr r9
   25594:			; <UNDEFINED> instruction: 0x46044b3a
   25598:	stmibvs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2559c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   255a0:			; <UNDEFINED> instruction: 0xf04f9315
   255a4:	ldmib	r0, {r8, r9}^
   255a8:	ldmib	r0, {r1, r8, r9, sl, ip, sp}^
   255ac:	bcs	295c4 <tcgetattr@plt+0x21e68>
   255b0:	ldmdavs	r2, {r0, r1, r2, r4, r6, ip, lr, pc}
   255b4:	stmib	sp, {r0, r2, r9, sl, fp, sp, pc}^
   255b8:	cmpcs	r0, r1
   255bc:	smladxls	r0, r0, r6, r4
   255c0:	bmi	c49dd4 <tcgetattr@plt+0xc42678>
   255c4:			; <UNDEFINED> instruction: 0xf023447a
   255c8:	ldmdacs	pc!, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   255cc:	ldrtmi	sp, [r1], -r3, asr #16
   255d0:	andpl	pc, r0, #1325400064	; 0x4f000000
   255d4:			; <UNDEFINED> instruction: 0xf0244628
   255d8:			; <UNDEFINED> instruction: 0xf5b0fabd
   255dc:	eorsle	r5, sl, #0, 30
   255e0:	blcs	3f674 <tcgetattr@plt+0x37f18>
   255e4:	blcs	996d4 <tcgetattr@plt+0x91f78>
   255e8:	andcs	fp, r0, r8, lsl pc
   255ec:	svcmi	0x0026d127
   255f0:	cfldrdne	mvd4, [r9], #-508	; 0xfffffe04
   255f4:	andpl	pc, r0, #1325400064	; 0x4f000000
   255f8:			; <UNDEFINED> instruction: 0xf0244628
   255fc:			; <UNDEFINED> instruction: 0xf5b0faab
   25600:	eorle	r5, r8, #0, 30
   25604:	orrslt	r6, r4, r4, ror #19
   25608:	ldrbtmi	r4, [lr], #-3616	; 0xfffff1e0
   2560c:	strtmi	r4, [r0], -r9, lsr #12
   25610:			; <UNDEFINED> instruction: 0xffbcf7ff
   25614:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r8
   25618:	ldrtmi	r5, [r1], -r0, lsl #4
   2561c:			; <UNDEFINED> instruction: 0xf0244628
   25620:			; <UNDEFINED> instruction: 0xf5b0fa99
   25624:	andsle	r5, r6, #0, 30
   25628:			; <UNDEFINED> instruction: 0x2c006a64
   2562c:	strtmi	sp, [r8], -lr, ror #3
   25630:	cdp	7, 8, cr15, cr8, cr1, {7}
   25634:	strmi	r7, [r5], #-2107	; 0xfffff7c5
   25638:			; <UNDEFINED> instruction: 0xf8052000
   2563c:	bmi	534648 <tcgetattr@plt+0x52ceec>
   25640:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   25644:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25648:	subsmi	r9, sl, r5, lsl fp
   2564c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25650:	andslt	sp, r7, r2, lsl r1
   25654:			; <UNDEFINED> instruction: 0xf04fbdf0
   25658:	udf	#783	; 0x30f
   2565c:	ldrbtmi	r4, [pc], #-3853	; 25664 <tcgetattr@plt+0x1df08>
   25660:	cdpge	7, 0, cr14, cr5, cr7, {6}
   25664:	stmib	sp, {r2, r3, r9, fp, lr}^
   25668:	cmpcs	r0, r1
   2566c:			; <UNDEFINED> instruction: 0x4630447a
   25670:			; <UNDEFINED> instruction: 0xf0239700
   25674:			; <UNDEFINED> instruction: 0xe7a8fe9b
   25678:	ldc	7, cr15, [sl], #900	; 0x384
   2567c:	strdeq	sp, [r4], -ip
   25680:	andeq	r0, r0, r8, ror r3
   25684:	andeq	r0, r3, r0, asr #12
   25688:	andeq	r0, r3, r0, lsl r6
   2568c:			; <UNDEFINED> instruction: 0x000271ba
   25690:	andeq	sp, r4, r2, asr r5
   25694:	muleq	r3, lr, r5
   25698:	andeq	r0, r3, r4, lsl #11
   2569c:	bmi	8f7b2c <tcgetattr@plt+0x8f03d0>
   256a0:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
   256a4:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   256a8:	addlt	r2, r4, r0, lsl #8
   256ac:			; <UNDEFINED> instruction: 0xf50d588a
   256b0:	cdpge	3, 0, cr5, cr4, cr0, {0}
   256b4:	sbcsvs	r6, sl, r2, lsl r8
   256b8:	andeq	pc, r0, #79	; 0x4f
   256bc:	svcne	0x0033330c
   256c0:	stcmi	8, cr15, [r4], {6}
   256c4:	ldrmi	r9, [r9], -r1, lsl #6
   256c8:			; <UNDEFINED> instruction: 0xff60f7ff
   256cc:			; <UNDEFINED> instruction: 0xf816bb38
   256d0:	blls	786e8 <tcgetattr@plt+0x70f8c>
   256d4:	ldrmi	fp, [sp], -ip, asr #2
   256d8:	subseq	lr, r0, #4, 22	; 0x1000
   256dc:	svcmi	0x0001f815
   256e0:	sbccc	lr, r0, r2, lsl #22
   256e4:	sfmcs	f3, 1, [r0], {128}	; 0x80
   256e8:	ldmdbmi	r1, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   256ec:			; <UNDEFINED> instruction: 0xf1a64602
   256f0:	ldrbtmi	r0, [r9], #-8
   256f4:	cdp2	0, 1, cr15, cr2, cr3, {1}
   256f8:	stceq	8, cr15, [r8], {86}	; 0x56
   256fc:			; <UNDEFINED> instruction: 0xf50d490d
   25700:	bmi	2ba308 <tcgetattr@plt+0x2b2bac>
   25704:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   25708:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   2570c:	subsmi	r6, r1, sl, lsl r8
   25710:	andeq	pc, r0, #79	; 0x4f
   25714:			; <UNDEFINED> instruction: 0xf50dd105
   25718:	andlt	r5, r4, r0, lsl #26
   2571c:			; <UNDEFINED> instruction: 0x4620bd70
   25720:			; <UNDEFINED> instruction: 0xf7e1e7ec
   25724:	svclt	0x0000ec66
   25728:	strdeq	sp, [r4], -r2
   2572c:	andeq	r0, r0, r8, ror r3
   25730:	andeq	r0, r3, r2, lsr #10
   25734:	andeq	sp, r4, lr, lsl #9
   25738:	addlt	fp, r8, r0, ror r5
   2573c:	strmi	r4, [r5], -r6, ror #24
   25740:	strmi	r4, [r8], -r6, ror #22
   25744:	tstls	r3, ip, ror r4
   25748:			; <UNDEFINED> instruction: 0xf10d4965
   2574c:	stmiapl	r3!, {r1, r4, r9}^
   25750:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   25754:			; <UNDEFINED> instruction: 0xf04f9307
   25758:			; <UNDEFINED> instruction: 0xf7e10300
   2575c:	stmdacs	r1, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
   25760:	blls	119c50 <tcgetattr@plt+0x1124f4>
   25764:	tstls	r3, r9, asr sp
   25768:	bcs	43cd8 <tcgetattr@plt+0x3c57c>
   2576c:	adchi	pc, fp, r0
   25770:	bl	ae378 <tcgetattr@plt+0xa6c1c>
   25774:			; <UNDEFINED> instruction: 0xf8110053
   25778:	bl	31384 <tcgetattr@plt+0x29c28>
   2577c:	addslt	r3, fp, #201326595	; 0xc000003
   25780:	mvnsle	r2, r0, lsl #20
   25784:			; <UNDEFINED> instruction: 0x2012f8bd
   25788:			; <UNDEFINED> instruction: 0xd125429a
   2578c:	andcs	sl, r0, r3, lsl #18
   25790:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   25794:	mvnslt	r9, r5
   25798:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
   2579c:			; <UNDEFINED> instruction: 0xae05b9d3
   257a0:			; <UNDEFINED> instruction: 0xf0224628
   257a4:			; <UNDEFINED> instruction: 0x4604fc79
   257a8:			; <UNDEFINED> instruction: 0xf0009805
   257ac:	addmi	pc, r4, #876	; 0x36c
   257b0:	stmdbls	r5, {r0, r1, r2, r3, fp, ip, lr, pc}
   257b4:	andsle	r6, sp, ip, lsl #16
   257b8:	andle	r2, r5, r2, lsl #24
   257bc:	ldmdavs	fp, {r0, r1, r3, r9, fp, sp, lr}^
   257c0:	stmdavs	fp, {r0, r3, r4, fp, sp, lr}
   257c4:	mvnsle	r2, r2, lsl #22
   257c8:			; <UNDEFINED> instruction: 0x46284632
   257cc:			; <UNDEFINED> instruction: 0xf83af001
   257d0:	stmdals	r5, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   257d4:	cdp2	0, 11, cr15, cr14, cr0, {0}
   257d8:	rscscc	pc, pc, pc, asr #32
   257dc:	blmi	ff80e8 <tcgetattr@plt+0xff098c>
   257e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   257e4:	blls	1ff854 <tcgetattr@plt+0x1f80f8>
   257e8:			; <UNDEFINED> instruction: 0xf04f405a
   257ec:	cmnle	r1, r0, lsl #6
   257f0:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   257f4:	subsle	r2, r7, r0, lsl #24
   257f8:	eorsle	r2, r0, r1, lsl #24
   257fc:	svclt	0x001c2c02
   25800:	ldrtmi	r2, [r4], -r0, lsl #12
   25804:			; <UNDEFINED> instruction: 0x4608d137
   25808:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   2580c:	rscle	r2, r3, r0, lsl #16
   25810:	strtmi	r6, [r8], -sl, asr #17
   25814:			; <UNDEFINED> instruction: 0xf0226889
   25818:			; <UNDEFINED> instruction: 0xf8d5f915
   2581c:			; <UNDEFINED> instruction: 0xf00000ec
   25820:	stmdbls	r5, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   25824:	ldrdcc	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   25828:			; <UNDEFINED> instruction: 0xf8c5a806
   2582c:	movwls	r1, #24812	; 0x60ec
   25830:	mrc2	7, 4, pc, cr0, cr15, {7}
   25834:			; <UNDEFINED> instruction: 0xf0004628
   25838:	strtmi	pc, [r8], -r3, ror #30
   2583c:			; <UNDEFINED> instruction: 0xff66f000
   25840:			; <UNDEFINED> instruction: 0xf968f007
   25844:	stmdals	r5, {r3, r5, r8, fp, lr}
   25848:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   2584c:	cdp2	0, 10, cr15, cr6, cr0, {0}
   25850:	strtmi	r4, [r9], -r6, lsr #16
   25854:			; <UNDEFINED> instruction: 0xf0044478
   25858:	andcs	pc, r0, r7, asr #16
   2585c:	stmibvs	fp, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   25860:	eorsle	r2, r4, r0, lsl #22
   25864:	ldmib	r3, {r9, sl, sp}^
   25868:	bvs	16f6078 <tcgetattr@plt+0x16ee91c>
   2586c:	ldrmi	r3, [r6], #-513	; 0xfffffdff
   25870:	mvnsle	r2, r0, lsl #22
   25874:	ldmib	r1, {r0, sl, ip, sp}^
   25878:	adcmi	r3, r3, #536870912	; 0x20000000
   2587c:	addsmi	sp, r6, #1073741824	; 0x40000000
   25880:	ldmdami	fp, {r0, r6, r7, ip, lr, pc}
   25884:			; <UNDEFINED> instruction: 0x96004619
   25888:	ldrbtmi	r4, [r8], #-1571	; 0xfffff9dd
   2588c:			; <UNDEFINED> instruction: 0xf0013c01
   25890:	ldmdbmi	r8, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   25894:	andcs	r9, r0, #327680	; 0x50000
   25898:	mcrcc	4, 0, r4, cr1, cr9, {3}
   2589c:	cdp2	0, 7, cr15, cr14, cr0, {0}
   258a0:	stmib	r1, {r0, r2, r8, fp, ip, pc}^
   258a4:	str	r4, [lr, r2, lsl #12]!
   258a8:	cmnlt	r3, fp, asr #19
   258ac:			; <UNDEFINED> instruction: 0x2602e9d3
   258b0:	andcc	r6, r1, #372736	; 0x5b000
   258b4:	blcs	3690c <tcgetattr@plt+0x2f1b0>
   258b8:	ldmib	r1, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   258bc:	strcc	r3, [r1], -r2, lsl #4
   258c0:	sbcsle	r4, ip, r3, lsr #5
   258c4:			; <UNDEFINED> instruction: 0x4613e7dd
   258c8:			; <UNDEFINED> instruction: 0x4626e75c
   258cc:			; <UNDEFINED> instruction: 0x461ee7d3
   258d0:	bfi	r4, ip, #12, #5
   258d4:	bl	fe363860 <tcgetattr@plt+0xfe35c104>
   258d8:	andeq	sp, r4, r0, asr r4
   258dc:	andeq	r0, r0, r8, ror r3
   258e0:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   258e4:			; <UNDEFINED> instruction: 0x0004d3b4
   258e8:	strdeq	r0, [r3], -sl
   258ec:	andeq	r7, r2, r8, ror #9
   258f0:	muleq	r3, lr, r3
   258f4:	andeq	r0, r3, ip, lsr #7
   258f8:	svcmi	0x00f0e92d
   258fc:	stmibmi	r1!, {r0, r2, r3, r7, ip, sp, pc}
   25900:	strmi	r2, [r4], -r1, lsl #4
   25904:	ldrbtmi	r9, [r9], #-5
   25908:	ldrdeq	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   2590c:	cdp2	0, 4, cr15, cr6, cr0, {0}
   25910:			; <UNDEFINED> instruction: 0xf0224620
   25914:	stmdacs	r1, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   25918:	vhadd.s8	d25, d0, d3
   2591c:			; <UNDEFINED> instruction: 0x4602811d
   25920:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25924:			; <UNDEFINED> instruction: 0xf109464c
   25928:	blx	127d36 <tcgetattr@plt+0x1205da>
   2592c:	blx	2a255a <tcgetattr@plt+0x29adfe>
   25930:	addsmi	pc, r3, #1073741826	; 0x40000002
   25934:	sbcshi	pc, r4, r0, asr #1
   25938:	blls	1773c0 <tcgetattr@plt+0x16fc64>
   2593c:			; <UNDEFINED> instruction: 0xf8d34641
   25940:	strdcc	r0, [r1], -r8
   25944:	strbmi	r1, [r0, #-2624]	; 0xfffff5c0
   25948:	sbchi	pc, pc, r0, asr #1
   2594c:	blx	ff8619ea <tcgetattr@plt+0xff85a28e>
   25950:	mcrrne	6, 8, r4, r3, cr3
   25954:	blls	18a584 <tcgetattr@plt+0x182e28>
   25958:	ldrsbteq	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   2595c:	strbmi	r1, [r8, #-2816]	; 0xfffff500
   25960:	strcs	fp, [r2], #-3900	; 0xfffff0c4
   25964:	beq	a1aa8 <tcgetattr@plt+0x9a34c>
   25968:	strbmi	sp, [r9], -r4, lsl #6
   2596c:	blx	ff461a0a <tcgetattr@plt+0xff45a2ae>
   25970:	strmi	r1, [r2], r4, asr #24
   25974:	strtmi	r9, [r8], -r5, lsl #26
   25978:			; <UNDEFINED> instruction: 0xffccf000
   2597c:			; <UNDEFINED> instruction: 0xf0002000
   25980:	blx	1650d6 <tcgetattr@plt+0x15d97a>
   25984:	stmdbls	sl, {r0, r3, r8, r9, ip, sp, lr, pc}
   25988:			; <UNDEFINED> instruction: 0xf8d54644
   2598c:	blx	6dd86 <tcgetattr@plt+0x6662a>
   25990:	blcc	a1da8 <tcgetattr@plt+0x9a64c>
   25994:	ldrsbtmi	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   25998:	adcsmi	r4, r2, #31457280	; 0x1e00000
   2599c:	mvnscc	pc, r1, lsl #2
   259a0:	svclt	0x0038930b
   259a4:	adcmi	r4, r1, #52428800	; 0x3200000
   259a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   259ac:	qasxmi	fp, r1, r8
   259b0:	rsceq	pc, ip, r5, asr #17
   259b4:	movwls	r4, #1543	; 0x607
   259b8:			; <UNDEFINED> instruction: 0xf0009007
   259bc:			; <UNDEFINED> instruction: 0x4638fe73
   259c0:			; <UNDEFINED> instruction: 0xf0002101
   259c4:	blx	feea53e8 <tcgetattr@plt+0xfee9dc8c>
   259c8:			; <UNDEFINED> instruction: 0xf8d5f389
   259cc:	ldmdbeq	fp, {r5, r6, r7, sp, lr}^
   259d0:	svclt	0x00082e00
   259d4:	blcs	2e5e0 <tcgetattr@plt+0x26e84>
   259d8:	addhi	pc, ip, r0, asr #32
   259dc:			; <UNDEFINED> instruction: 0xf1a14641
   259e0:	blx	fec65dec <tcgetattr@plt+0xfec5e690>
   259e4:	strbmi	pc, [r2], -r1, lsl #3	; <UNPREDICTABLE>
   259e8:	eorls	pc, r4, sp, asr #17
   259ec:	stmdbeq	r9, {r3, r4, r7, r9, sl, lr}^
   259f0:	movwls	r4, #26257	; 0x6691
   259f4:	ands	r9, r0, r8, lsl #2
   259f8:			; <UNDEFINED> instruction: 0x46284631
   259fc:	cdp2	0, 5, cr15, cr12, cr0, {0}
   25a00:	eorvs	pc, r4, #14024704	; 0xd60000
   25a04:	svclt	0x00082e00
   25a08:	strls	r2, [r4], #-1025	; 0xfffffbff
   25a0c:	bl	fe90c620 <tcgetattr@plt+0xfe904ec4>
   25a10:	movwls	r0, #13065	; 0x3309
   25a14:	blcs	4c62c <tcgetattr@plt+0x44ed0>
   25a18:	svcls	0x0007d16c
   25a1c:	ldrtmi	r9, [r8], -r6, lsl #24
   25a20:	strls	r3, [r6], #-1025	; 0xfffffbff
   25a24:	stc2	0, cr15, [r0]
   25a28:	movwcs	r9, #3333	; 0xd05
   25a2c:			; <UNDEFINED> instruction: 0xf8cd4652
   25a30:			; <UNDEFINED> instruction: 0xf8d58000
   25a34:			; <UNDEFINED> instruction: 0x460510f8
   25a38:	cdp2	0, 3, cr15, cr4, cr0, {0}
   25a3c:	ldrtmi	r9, [r9], -r3, lsl #16
   25a40:	bvs	ecc668 <tcgetattr@plt+0xec4f0c>
   25a44:	svclt	0x00082801
   25a48:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   25a4c:			; <UNDEFINED> instruction: 0xf8c59809
   25a50:	adcmi	r8, r0, #36	; 0x24
   25a54:	adcvs	r4, sl, #32505856	; 0x1f00000
   25a58:	msreq	CPSR_s, #1073741825	; 0x40000001
   25a5c:	strcs	fp, [r0], #-3980	; 0xfffff074
   25a60:	andsvs	r2, r5, r1, lsl #8
   25a64:	andvs	r9, fp, #4, 8	; 0x4000000
   25a68:	bicle	r2, r5, r0, lsl #30
   25a6c:			; <UNDEFINED> instruction: 0x46284639
   25a70:	cdp2	0, 3, cr15, cr0, cr0, {0}
   25a74:	svceq	0x0000f1b9
   25a78:	rsbs	sp, fp, r3, lsl #2
   25a7c:	ldrmi	r3, [r9, #1793]!	; 0x701
   25a80:			; <UNDEFINED> instruction: 0x4628d05f
   25a84:	ldc2l	0, cr15, [r0, #-0]
   25a88:	ldrbmi	r2, [r2], -r0, lsl #6
   25a8c:			; <UNDEFINED> instruction: 0xf8cd4659
   25a90:	strmi	r8, [r4], -r0
   25a94:	cdp2	0, 0, cr15, cr6, cr0, {0}
   25a98:			; <UNDEFINED> instruction: 0x46204631
   25a9c:	cdp2	0, 0, cr15, cr12, cr0, {0}
   25aa0:	eorvs	pc, r4, #14024704	; 0xd60000
   25aa4:			; <UNDEFINED> instruction: 0xf1046a2b
   25aa8:	stmib	r4, {r2, r5, r9}^
   25aac:	andsvs	r8, ip, r9, lsl #6
   25ab0:	cdpcs	2, 0, cr6, cr0, cr10, {1}
   25ab4:	ldrmi	sp, [r9, #482]!	; 0x1e2
   25ab8:	blls	2d9bc4 <tcgetattr@plt+0x2d2468>
   25abc:	strcc	pc, [r3, -r7, lsl #22]
   25ac0:			; <UNDEFINED> instruction: 0xf8d39b05
   25ac4:	svccc	0x000130f8
   25ac8:	ldmdble	r3, {r0, r1, r3, r4, r5, r7, r9, lr}
   25acc:	tstls	r4, r1, lsl #2
   25ad0:	blne	ff6ffc1c <tcgetattr@plt+0xff6f84c0>
   25ad4:	andcs	r9, r0, #327680	; 0x50000
   25ad8:			; <UNDEFINED> instruction: 0xf0006809
   25adc:			; <UNDEFINED> instruction: 0xe795fe5f
   25ae0:			; <UNDEFINED> instruction: 0xf4ff4291
   25ae4:			; <UNDEFINED> instruction: 0x46c8af1f
   25ae8:	movwcs	lr, #10023	; 0x2727
   25aec:	bleq	a1c30 <tcgetattr@plt+0x9a4d4>
   25af0:	ldr	r9, [r0, -sl, lsl #6]!
   25af4:	bls	30c710 <tcgetattr@plt+0x304fb4>
   25af8:	ldrsbtcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   25afc:	stmdale	lr!, {r0, r1, r4, r7, r9, lr}
   25b00:	strtmi	r9, [r0], -r5, lsl #24
   25b04:	ldc2l	0, cr15, [ip]
   25b08:			; <UNDEFINED> instruction: 0xf0004620
   25b0c:	ldmdbmi	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   25b10:	ldrdeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   25b14:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
   25b18:	stc2l	0, cr15, [r0, #-0]
   25b1c:	strtmi	r9, [r0], -r7, lsl #22
   25b20:	ldmvs	sl, {r0, r3, r4, r7, fp, sp, lr}^
   25b24:			; <UNDEFINED> instruction: 0xff8ef021
   25b28:			; <UNDEFINED> instruction: 0x46214818
   25b2c:			; <UNDEFINED> instruction: 0xf0034478
   25b30:			; <UNDEFINED> instruction: 0x4620fedb
   25b34:	pop	{r0, r2, r3, ip, sp, pc}
   25b38:			; <UNDEFINED> instruction: 0xf00e4ff0
   25b3c:	movwcs	fp, #6337	; 0x18c1
   25b40:	blls	2ca758 <tcgetattr@plt+0x2c2ffc>
   25b44:			; <UNDEFINED> instruction: 0xf707fb03
   25b48:			; <UNDEFINED> instruction: 0xf8d39b05
   25b4c:	svccc	0x000130f8
   25b50:			; <UNDEFINED> instruction: 0xf67f42bb
   25b54:	sbfx	sl, fp, #30, #28
   25b58:	pop	{r0, r2, r3, ip, sp, pc}
   25b5c:	bls	209b24 <tcgetattr@plt+0x2023c8>
   25b60:	bvs	48bb7c <tcgetattr@plt+0x484420>
   25b64:	stmdavs	r9, {r0, r1, r3, r9, fp, ip, pc}^
   25b68:	andcs	r1, r1, #634880	; 0x9b000
   25b6c:			; <UNDEFINED> instruction: 0xf0006809
   25b70:	bfi	pc, r5, (invalid: 28:5)	; <UNPREDICTABLE>
   25b74:	vmlacs.f64	d9, d0, d4
   25b78:			; <UNDEFINED> instruction: 0xf043bf08
   25b7c:	movwls	r0, #17153	; 0x4301
   25b80:	svclt	0x0000e744
   25b84:	andeq	r0, r3, r2, ror #7
   25b88:	ldrdeq	r0, [r3], -r2
   25b8c:	andeq	r7, r2, r0, lsl r2
   25b90:	andcs	r4, r1, #1933312	; 0x1d8000
   25b94:	ldrbmi	lr, [r0, sp, lsr #18]!
   25b98:	addlt	r4, r4, r9, ror r4
   25b9c:			; <UNDEFINED> instruction: 0x46053114
   25ba0:	ldrdeq	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   25ba4:	ldc2l	0, cr15, [sl]
   25ba8:			; <UNDEFINED> instruction: 0xf0224628
   25bac:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   25bb0:	adchi	pc, pc, r0, asr #4
   25bb4:			; <UNDEFINED> instruction: 0xf100496e
   25bb8:			; <UNDEFINED> instruction: 0xf8d53aff
   25bbc:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
   25bc0:	ldrsbtvs	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   25bc4:			; <UNDEFINED> instruction: 0xf810f005
   25bc8:	mcrrne	14, 7, r1, r3, cr4
   25bcc:	adcmi	r4, r3, #7340032	; 0x700000
   25bd0:	adchi	pc, r7, r0, asr #1
   25bd4:	svclt	0x00842c02
   25bd8:			; <UNDEFINED> instruction: 0xf04f1eb7
   25bdc:	vmla.i8	d16, d0, d1
   25be0:			; <UNDEFINED> instruction: 0xf8d5809b
   25be4:	b	13e9fdc <tcgetattr@plt+0x13e2880>
   25be8:	cdpne	3, 5, cr0, cr10, cr10, {2}
   25bec:	addmi	r4, sl, #40, 12	; 0x2800000
   25bf0:			; <UNDEFINED> instruction: 0x460abf38
   25bf4:			; <UNDEFINED> instruction: 0xf0009203
   25bf8:	andcs	pc, r0, sp, lsl #29
   25bfc:			; <UNDEFINED> instruction: 0xf0004604
   25c00:	bls	124e54 <tcgetattr@plt+0x11d6f8>
   25c04:	ldrtmi	r4, [r1], -r3, lsr #12
   25c08:	strmi	r9, [r0], r0, lsl #8
   25c0c:	rsceq	pc, ip, r5, asr #17
   25c10:	stc2l	0, cr15, [r8, #-0]
   25c14:	strbmi	r4, [r0], -r1, lsr #12
   25c18:	ldc2l	0, cr15, [ip, #-0]
   25c1c:			; <UNDEFINED> instruction: 0xf0004640
   25c20:	bls	124e34 <tcgetattr@plt+0x11d6d8>
   25c24:			; <UNDEFINED> instruction: 0x46234639
   25c28:	strmi	r9, [r6], -r0, lsl #8
   25c2c:	ldc2	0, cr15, [sl, #-0]
   25c30:	ldrdne	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   25c34:			; <UNDEFINED> instruction: 0xf0004630
   25c38:			; <UNDEFINED> instruction: 0xf8d8fd3f
   25c3c:			; <UNDEFINED> instruction: 0xf1063020
   25c40:	rsbsvs	r0, r4, #36, 2
   25c44:	adcsvs	r4, r3, #64, 12	; 0x4000000
   25c48:			; <UNDEFINED> instruction: 0xf8c8601e
   25c4c:			; <UNDEFINED> instruction: 0xf0001020
   25c50:	bls	124e04 <tcgetattr@plt+0x11d6a8>
   25c54:	strbmi	r4, [r9], -r3, lsr #12
   25c58:	strmi	r9, [r7], -r0, lsl #8
   25c5c:	stc2	0, cr15, [r2, #-0]
   25c60:	svceq	0x0001f1ba
   25c64:	tstcs	r1, sl, rrx
   25c68:			; <UNDEFINED> instruction: 0xf0004638
   25c6c:			; <UNDEFINED> instruction: 0xf8d8fd33
   25c70:			; <UNDEFINED> instruction: 0xf8d52020
   25c74:			; <UNDEFINED> instruction: 0xf10760e0
   25c78:	stmib	r7, {r2, r5, r8, r9}^
   25c7c:	andsvs	r4, r7, r9, lsl #4
   25c80:	eorcc	pc, r0, r8, asr #17
   25c84:	ssatmi	fp, #3, lr, lsl #6
   25c88:	eorvs	pc, r4, #14024704	; 0xd60000
   25c8c:	mvnslt	r4, r8, lsr r6
   25c90:	ldrdcc	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   25c94:	ldrhtle	r4, [r7], #35	; 0x23
   25c98:	mcrr2	0, 0, pc, r6, cr0	; <UNPREDICTABLE>
   25c9c:	andcs	r2, r1, #0, 6
   25ca0:			; <UNDEFINED> instruction: 0xf8cd4649
   25ca4:	strmi	sl, [r4], -r0
   25ca8:	ldc2l	0, cr15, [ip]
   25cac:			; <UNDEFINED> instruction: 0x46204631
   25cb0:	stc2	0, cr15, [r2, #-0]
   25cb4:			; <UNDEFINED> instruction: 0xf8d66a3a
   25cb8:			; <UNDEFINED> instruction: 0xf1046224
   25cbc:			; <UNDEFINED> instruction: 0xf8c40324
   25cc0:	ldrtmi	sl, [r8], -r4, lsr #32
   25cc4:	andsvs	r6, r4, r2, lsr #5
   25cc8:	mcrcs	2, 0, r6, cr0, cr11, {1}
   25ccc:	ldrtmi	sp, [r9], -r0, ror #3
   25cd0:			; <UNDEFINED> instruction: 0xf0014628
   25cd4:			; <UNDEFINED> instruction: 0x4628f911
   25cd8:	ldc2	0, cr15, [r2, #-0]
   25cdc:			; <UNDEFINED> instruction: 0xf0004628
   25ce0:	stmdbmi	r4!, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   25ce4:	ldrdeq	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   25ce8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
   25cec:			; <UNDEFINED> instruction: 0xf0003114
   25cf0:	ldmib	r8, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}^
   25cf4:	strtmi	r1, [r8], -r2, lsl #4
   25cf8:	cdp2	0, 10, cr15, cr4, cr1, {1}
   25cfc:			; <UNDEFINED> instruction: 0x4629481e
   25d00:			; <UNDEFINED> instruction: 0xf0034478
   25d04:			; <UNDEFINED> instruction: 0x4628fdf1
   25d08:	pop	{r2, ip, sp, pc}
   25d0c:			; <UNDEFINED> instruction: 0xf00d47f0
   25d10:	ldrdlt	fp, [r4], -r7
   25d14:			; <UNDEFINED> instruction: 0x87f0e8bd
   25d18:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25d1c:	strbmi	r2, [pc], -r3, lsl #12
   25d20:	ldmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   25d24:			; <UNDEFINED> instruction: 0x0110f8d5
   25d28:			; <UNDEFINED> instruction: 0xf0044479
   25d2c:	pkhtbmi	pc, r1, sp, asr #30	; <UNPREDICTABLE>
   25d30:	addmi	fp, r4, #8, 2
   25d34:	bl	fe95a588 <tcgetattr@plt+0xfe952e2c>
   25d38:	ldrb	r0, [r2, -r7, lsl #18]
   25d3c:	ldrdcc	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   25d40:			; <UNDEFINED> instruction: 0xf8d34638
   25d44:			; <UNDEFINED> instruction: 0xf0001224
   25d48:			; <UNDEFINED> instruction: 0xf8d8fcb7
   25d4c:			; <UNDEFINED> instruction: 0xf1073020
   25d50:	rsbsvs	r0, ip, #36, 4	; 0x40000002
   25d54:			; <UNDEFINED> instruction: 0x601f62bb
   25d58:	eorcs	pc, r0, r8, asr #17
   25d5c:	bne	91fc50 <tcgetattr@plt+0x9184f4>
   25d60:	svclt	0x002842bb
   25d64:			; <UNDEFINED> instruction: 0xf4bf461f
   25d68:			; <UNDEFINED> instruction: 0xe7e4af3c
   25d6c:	andeq	r0, r3, r0, asr r1
   25d70:	muleq	r3, r6, r0
   25d74:	strdeq	pc, [r2], -lr
   25d78:	andeq	r7, r2, ip, lsr r0
   25d7c:	andeq	pc, r2, ip, lsr pc	; <UNPREDICTABLE>
   25d80:	andcs	r4, r1, #1933312	; 0x1d8000
   25d84:	svcmi	0x00f0e92d
   25d88:	addlt	r4, r3, r9, ror r4
   25d8c:	strmi	r3, [r5], -r8, lsr #2
   25d90:	ldrdeq	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   25d94:	stc2	0, cr15, [r2], {-0}
   25d98:			; <UNDEFINED> instruction: 0xf0224628
   25d9c:	stmdacs	r1, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   25da0:	adchi	pc, pc, r0, asr #4
   25da4:			; <UNDEFINED> instruction: 0xf100496e
   25da8:			; <UNDEFINED> instruction: 0xf8d53aff
   25dac:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
   25db0:	ldrsbtvc	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   25db4:			; <UNDEFINED> instruction: 0xff18f004
   25db8:	mcrrne	14, 7, r1, r3, cr12
   25dbc:	adcmi	r4, r3, #137363456	; 0x8300000
   25dc0:	adchi	pc, r7, r0, asr #1
   25dc4:	svclt	0x00842c02
   25dc8:	bleq	e246c <tcgetattr@plt+0xdad10>
   25dcc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25dd0:	addshi	pc, sl, r0, asr #4
   25dd4:	ldrsbtcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   25dd8:	strbeq	lr, [sl], -pc, asr #20
   25ddc:	strtmi	r3, [r8], -r1, lsl #28
   25de0:	svclt	0x0038429e
   25de4:			; <UNDEFINED> instruction: 0xf000461e
   25de8:	mulcs	r0, r5, sp
   25dec:			; <UNDEFINED> instruction: 0xf0004604
   25df0:			; <UNDEFINED> instruction: 0x463afb9b
   25df4:	ldrtmi	r4, [r1], -r3, lsr #12
   25df8:	strmi	r9, [r0], r0, lsl #8
   25dfc:	rsceq	pc, ip, r5, asr #17
   25e00:	mrrc2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
   25e04:	strbmi	r2, [r0], -r1, lsl #2
   25e08:	stc2l	0, cr15, [r4], #-0
   25e0c:			; <UNDEFINED> instruction: 0xf0004640
   25e10:	ldrbmi	pc, [sl], -fp, lsl #23	; <UNPREDICTABLE>
   25e14:	ldrtmi	r4, [r1], -r3, lsr #12
   25e18:	strmi	r9, [r7], -r0, lsl #8
   25e1c:	mcrr2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
   25e20:	ldrdne	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   25e24:			; <UNDEFINED> instruction: 0xf0004638
   25e28:			; <UNDEFINED> instruction: 0xf8d8fc47
   25e2c:			; <UNDEFINED> instruction: 0xf1073020
   25e30:	rsbsvs	r0, ip, #36, 4	; 0x40000002
   25e34:	adcsvs	r4, fp, #64, 12	; 0x4000000
   25e38:			; <UNDEFINED> instruction: 0xf8c8601f
   25e3c:			; <UNDEFINED> instruction: 0xf0002020
   25e40:			; <UNDEFINED> instruction: 0x4631fb73
   25e44:	strbmi	r4, [sl], -r3, lsr #12
   25e48:	strmi	r9, [r7], -r0, lsl #8
   25e4c:	stc2	0, cr15, [sl], #-0
   25e50:	svceq	0x0001f1ba
   25e54:	strtmi	sp, [r1], -sl, rrx
   25e58:			; <UNDEFINED> instruction: 0xf0004638
   25e5c:			; <UNDEFINED> instruction: 0xf8d8fc3b
   25e60:			; <UNDEFINED> instruction: 0xf8d52020
   25e64:			; <UNDEFINED> instruction: 0xf10760e0
   25e68:	stmib	r7, {r2, r5, r8, r9}^
   25e6c:	andsvs	r4, r7, r9, lsl #4
   25e70:	eorcc	pc, r0, r8, asr #17
   25e74:	ssatmi	fp, #3, lr, lsl #6
   25e78:	eorvs	pc, r4, #14024704	; 0xd60000
   25e7c:	mvnslt	r4, r8, lsr r6
   25e80:	ldrdcc	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   25e84:	ldrhtle	r4, [r7], #35	; 0x23
   25e88:	blx	13e1e92 <tcgetattr@plt+0x13da736>
   25e8c:	strbmi	r2, [sl], -r0, lsl #6
   25e90:			; <UNDEFINED> instruction: 0xf8cd2101
   25e94:	strmi	sl, [r4], -r0
   25e98:	stc2	0, cr15, [r4], {-0}
   25e9c:			; <UNDEFINED> instruction: 0x46204631
   25ea0:	stc2	0, cr15, [sl], {-0}
   25ea4:			; <UNDEFINED> instruction: 0xf8d66a3a
   25ea8:			; <UNDEFINED> instruction: 0xf1046224
   25eac:			; <UNDEFINED> instruction: 0xf8c40324
   25eb0:	ldrtmi	sl, [r8], -r4, lsr #32
   25eb4:	andsvs	r6, r4, r2, lsr #5
   25eb8:	mcrcs	2, 0, r6, cr0, cr11, {1}
   25ebc:	ldrtmi	sp, [r9], -r0, ror #3
   25ec0:			; <UNDEFINED> instruction: 0xf0014628
   25ec4:			; <UNDEFINED> instruction: 0x4628f819
   25ec8:	ldc2	0, cr15, [sl], {-0}
   25ecc:			; <UNDEFINED> instruction: 0xf0004628
   25ed0:	stmdbmi	r4!, {r0, r2, r3, r4, sl, fp, ip, sp, lr, pc}
   25ed4:	ldrdeq	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   25ed8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
   25edc:			; <UNDEFINED> instruction: 0xf0003128
   25ee0:	ldmib	r8, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   25ee4:	strtmi	r1, [r8], -r2, lsl #4
   25ee8:	stc2	0, cr15, [ip, #132]!	; 0x84
   25eec:			; <UNDEFINED> instruction: 0x4629481e
   25ef0:			; <UNDEFINED> instruction: 0xf0034478
   25ef4:			; <UNDEFINED> instruction: 0x4628fcf9
   25ef8:	pop	{r0, r1, ip, sp, pc}
   25efc:			; <UNDEFINED> instruction: 0xf00d4ff0
   25f00:	ldrdlt	fp, [r3], -pc	; <UNPREDICTABLE>
   25f04:	svchi	0x00f0e8bd
   25f08:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25f0c:	strbmi	r2, [fp], r3, lsl #14
   25f10:	ldmdbmi	r6, {r5, r6, r8, r9, sl, sp, lr, pc}
   25f14:			; <UNDEFINED> instruction: 0x0110f8d5
   25f18:			; <UNDEFINED> instruction: 0xf0044479
   25f1c:	strmi	pc, [r1], r5, ror #28
   25f20:	addmi	fp, r4, #8, 2
   25f24:	bl	fe95a778 <tcgetattr@plt+0xfe95301c>
   25f28:	ldrb	r0, [r3, -fp, lsl #18]
   25f2c:	ldrdcc	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   25f30:			; <UNDEFINED> instruction: 0xf8d34638
   25f34:			; <UNDEFINED> instruction: 0xf0001224
   25f38:			; <UNDEFINED> instruction: 0xf8d8fbbf
   25f3c:			; <UNDEFINED> instruction: 0xf1073020
   25f40:	rsbsvs	r0, ip, #36, 4	; 0x40000002
   25f44:			; <UNDEFINED> instruction: 0x601f62bb
   25f48:	eorcs	pc, r0, r8, asr #17
   25f4c:	bne	91fe40 <tcgetattr@plt+0x9186e4>
   25f50:	svclt	0x0028455b
   25f54:			; <UNDEFINED> instruction: 0xf4bf469b
   25f58:			; <UNDEFINED> instruction: 0xe7e4af3d
   25f5c:	andeq	pc, r2, r0, ror #30
   25f60:	andeq	pc, r2, sl, asr #29
   25f64:	andeq	pc, r2, lr, lsl #28
   25f68:	andeq	r6, r2, ip, asr #28
   25f6c:	andeq	pc, r2, r4, ror sp	; <UNPREDICTABLE>
   25f70:	andcs	r4, r1, #60416	; 0xec00
   25f74:	mvnsmi	lr, sp, lsr #18
   25f78:	addlt	r4, r2, fp, ror r4
   25f7c:	strmi	r4, [lr], -r5, lsl #12
   25f80:	ldrdeq	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   25f84:	teqeq	ip, r3, lsl #2	; <UNPREDICTABLE>
   25f88:	blx	261f92 <tcgetattr@plt+0x25a836>
   25f8c:			; <UNDEFINED> instruction: 0xf0224628
   25f90:	stmdacs	r1, {r0, r1, r7, fp, ip, sp, lr, pc}
   25f94:	strmi	sp, [r4], -r0, ror #18
   25f98:			; <UNDEFINED> instruction: 0xf0004628
   25f9c:			; <UNDEFINED> instruction: 0x2000fcbb
   25fa0:	blx	ff0e1fa8 <tcgetattr@plt+0xff0da84c>
   25fa4:	stccc	0, cr0, [r1], {100}	; 0x64
   25fa8:			; <UNDEFINED> instruction: 0xf8c54607
   25fac:	cdpcs	0, 0, cr0, cr0, cr12, {7}
   25fb0:	ldmib	r5, {r2, r3, r6, ip, lr, pc}^
   25fb4:	adcmi	r1, r2, #-536870909	; 0xe0000003
   25fb8:	qasxmi	fp, r2, r8
   25fbc:	ldrtmi	r2, [r8], -r0, lsl #8
   25fc0:	strls	r4, [r0], #-1571	; 0xfffff9dd
   25fc4:	blx	1be1fce <tcgetattr@plt+0x1bda872>
   25fc8:			; <UNDEFINED> instruction: 0x46384631
   25fcc:	blx	fe0e1fd6 <tcgetattr@plt+0xfe0da87a>
   25fd0:	ldrdvs	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   25fd4:	strtmi	fp, [r0], r6, asr #3
   25fd8:			; <UNDEFINED> instruction: 0xf0004638
   25fdc:	ldrtmi	pc, [r1], -r5, lsr #21	; <UNPREDICTABLE>
   25fe0:			; <UNDEFINED> instruction: 0xf0004604
   25fe4:			; <UNDEFINED> instruction: 0xf8d6fb69
   25fe8:			; <UNDEFINED> instruction: 0xf1046224
   25fec:			; <UNDEFINED> instruction: 0xf8d50124
   25ff0:			; <UNDEFINED> instruction: 0xf8d530f8
   25ff4:	bvs	ea63ec <tcgetattr@plt+0xe9ec90>
   25ff8:	andcc	lr, r2, r4, asr #19
   25ffc:	andhi	lr, r9, #196, 18	; 0x310000
   26000:	eorsvs	r6, r9, #20
   26004:	mvnle	r2, r0, lsl #28
   26008:			; <UNDEFINED> instruction: 0x46284639
   2600c:			; <UNDEFINED> instruction: 0xff74f000
   26010:			; <UNDEFINED> instruction: 0xf0004628
   26014:			; <UNDEFINED> instruction: 0x4628fb75
   26018:	blx	1e62022 <tcgetattr@plt+0x1e5a8c6>
   2601c:			; <UNDEFINED> instruction: 0xf8d54911
   26020:	andcs	r0, r1, #236	; 0xec
   26024:	teqcc	ip, r9, ror r4
   26028:	blx	fee62030 <tcgetattr@plt+0xfee5a8d4>
   2602c:	andne	lr, r2, #3522560	; 0x35c000
   26030:			; <UNDEFINED> instruction: 0xf0214628
   26034:	stmdami	ip, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
   26038:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2603c:	mrrc2	0, 0, pc, r4, cr3	; <UNPREDICTABLE>
   26040:	andlt	r4, r2, r8, lsr #12
   26044:	ldrhmi	lr, [r0, #141]!	; 0x8d
   26048:	cdplt	0, 3, cr15, cr10, cr13, {0}
   2604c:	eorsne	lr, lr, #3489792	; 0x354000
   26050:	svclt	0x003842a1
   26054:	ldr	r4, [r1, r1, lsr #12]!
   26058:	pop	{r1, ip, sp, pc}
   2605c:	svclt	0x000081f0
   26060:	andeq	pc, r2, r0, ror sp	; <UNPREDICTABLE>
   26064:	andeq	pc, r2, r4, asr #25
   26068:	andeq	r6, r2, r2, lsl #26
   2606c:	ldrb	r2, [pc, -r1, lsl #2]!
   26070:	ldrb	r2, [sp, -r0, lsl #2]!
   26074:	mvnsmi	lr, sp, lsr #18
   26078:			; <UNDEFINED> instruction: 0xf7e14606
   2607c:	svcmi	0x0012e964
   26080:			; <UNDEFINED> instruction: 0xf04f4631
   26084:	strcs	r3, [r0], #-2303	; 0xfffff701
   26088:			; <UNDEFINED> instruction: 0x4605447f
   2608c:	strtmi	r4, [sl], -pc, lsl #16
   26090:			; <UNDEFINED> instruction: 0xf7e14478
   26094:	ldmdblt	r8, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
   26098:	svccc	0x00fff1b8
   2609c:	smlatble	lr, r0, r6, r4
   260a0:	cfstrscs	mvf3, [r5], {1}
   260a4:			; <UNDEFINED> instruction: 0xf857d00d
   260a8:			; <UNDEFINED> instruction: 0x462a0034
   260ac:			; <UNDEFINED> instruction: 0xf7e14631
   260b0:	stmdacs	r0, {r4, r8, r9, fp, sp, lr, pc}
   260b4:			; <UNDEFINED> instruction: 0xf1b8d1f4
   260b8:			; <UNDEFINED> instruction: 0x46a03fff
   260bc:			; <UNDEFINED> instruction: 0xf04fd0f0
   260c0:			; <UNDEFINED> instruction: 0x464038ff
   260c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   260c8:	strdeq	r8, [r4], -ip
   260cc:	andeq	pc, r2, r0, lsl ip	; <UNPREDICTABLE>
   260d0:	stmdbcs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   260d4:	strmi	r4, [r5], -r7, lsl #22
   260d8:	tstcs	r4, r8, lsr #30
   260dc:			; <UNDEFINED> instruction: 0x460c447b
   260e0:	biceq	lr, r1, #3072	; 0xc00
   260e4:	tstlt	r3, fp, asr r8
   260e8:			; <UNDEFINED> instruction: 0x46204798
   260ec:	rscmi	pc, r8, r5, asr #17
   260f0:	svclt	0x0000bd38
   260f4:	andeq	r8, r4, r8, lsr #27
   260f8:	addlt	fp, r2, r0, ror r5
   260fc:	ldrdmi	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   26100:	andls	r4, r1, r5, lsl #12
   26104:	andsle	r1, sl, r3, ror #24
   26108:	cfstrscs	mvf3, [r4], {1}
   2610c:	stmdble	sl, {r1, r2, r5, r9, sl, lr}
   26110:	strcs	r4, [r0], #-2829	; 0xfffff4f3
   26114:	ldrbtmi	r4, [fp], #-1574	; 0xfffff9da
   26118:	ldrmi	r4, [r8, r8, lsr #12]
   2611c:			; <UNDEFINED> instruction: 0xf8c54630
   26120:	andlt	r4, r2, r8, ror #1
   26124:	blmi	2956ec <tcgetattr@plt+0x28df90>
   26128:	bl	f731c <tcgetattr@plt+0xefbc0>
   2612c:	ldmdavs	fp, {r2, r6, r7, r8, r9}^
   26130:	mvnsle	r2, r0, lsl #22
   26134:			; <UNDEFINED> instruction: 0xf8c54630
   26138:	andlt	r4, r2, r8, ror #1
   2613c:	blmi	155704 <tcgetattr@plt+0x14dfa8>
   26140:	strtmi	r2, [r6], -r0, lsl #8
   26144:			; <UNDEFINED> instruction: 0xe7e7447b
   26148:			; <UNDEFINED> instruction: 0xffffff57
   2614c:	andeq	r8, r4, ip, asr sp
   26150:			; <UNDEFINED> instruction: 0xffffff29
   26154:			; <UNDEFINED> instruction: 0x4605b570
   26158:	ldrdmi	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   2615c:	andsle	r1, r6, r3, ror #24
   26160:	blmi	3d26d8 <tcgetattr@plt+0x3caf7c>
   26164:	ldrbtmi	r3, [fp], #-3073	; 0xfffff3ff
   26168:	bl	f7a08 <tcgetattr@plt+0xf02ac>
   2616c:	ldmdavs	fp, {r2, r6, r7, r8, r9}^
   26170:			; <UNDEFINED> instruction: 0x4620b93b
   26174:	rscvs	pc, r8, r5, asr #17
   26178:	blmi	295740 <tcgetattr@plt+0x28dfe4>
   2617c:	ldrtmi	r2, [r4], -r4, lsl #12
   26180:			; <UNDEFINED> instruction: 0x4628447b
   26184:			; <UNDEFINED> instruction: 0x46204798
   26188:	rscvs	pc, r8, r5, asr #17
   2618c:	blmi	195754 <tcgetattr@plt+0x18dff8>
   26190:	strtmi	r2, [r8], -r4, lsl #12
   26194:	ldrbtmi	r4, [fp], #-1588	; 0xfffff9cc
   26198:			; <UNDEFINED> instruction: 0xe7f44798
   2619c:	andeq	r8, r4, lr, lsl sp
   261a0:			; <UNDEFINED> instruction: 0xfffff775
   261a4:			; <UNDEFINED> instruction: 0xfffff75f
   261a8:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   261ac:	stmibvs	r4, {r0, r2, r9, sl, lr}^
   261b0:	cmnlt	ip, fp, lsl #19
   261b4:	stmdavs	r3!, {r1, r2, r8, fp, sp, lr}
   261b8:	stmdbvs	sl!, {r5, r9, sl, lr}^
   261bc:	stmib	r4, {r1, r8, r9, fp, sp}^
   261c0:	andle	r6, r1, r4, lsl #4
   261c4:			; <UNDEFINED> instruction: 0xfff0f7ff
   261c8:	bvs	194045c <tcgetattr@plt+0x1938d00>
   261cc:	ldrmi	r3, [lr], #-769	; 0xfffffcff
   261d0:	mvnsle	r2, r0, lsl #24
   261d4:	stccs	13, cr11, [r0], {112}	; 0x70
   261d8:	stmdbvs	r6, {r2, r3, r4, r5, r6, r7, ip, lr, pc}^
   261dc:	strtmi	r6, [r0], -r3, lsr #16
   261e0:	blcs	c0690 <tcgetattr@plt+0xb8f34>
   261e4:	strcs	lr, [r4], -r4, asr #19
   261e8:			; <UNDEFINED> instruction: 0xf7ffd001
   261ec:	stmiavs	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   261f0:	movwcc	r6, #6756	; 0x1a64
   261f4:	cfstrscs	mvf4, [r0], {30}
   261f8:	ldfltp	f5, [r0, #-960]!	; 0xfffffc40
   261fc:	andle	r2, r3, r1, lsl #20
   26200:	andsle	r2, r1, r2, lsl #20
   26204:	ldrbmi	r2, [r0, -r0]!
   26208:	ldrdeq	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   2620c:	andle	r4, r9, r1, lsl #5
   26210:	stmdavs	r9, {r1, r3, r9, sl, lr}^
   26214:	blcs	80248 <tcgetattr@plt+0x78aec>
   26218:	stmibvs	fp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   2621c:			; <UNDEFINED> instruction: 0xd1f14293
   26220:	mvnsle	r4, r1, lsl #5
   26224:	ldrbmi	r2, [r0, -r1]!
   26228:	ldrdeq	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   2622c:	smlabble	r2, r1, r2, r4
   26230:	addmi	lr, r8, #248, 14	; 0x3e00000
   26234:			; <UNDEFINED> instruction: 0x460ad0f6
   26238:	stmdavs	fp, {r0, r3, r6, fp, sp, lr}
   2623c:	mvnsle	r2, r1, lsl #22
   26240:	ldmdavs	fp, {r0, r1, r3, r9, fp, sp, lr}^
   26244:	addsmi	r6, sl, #1769472	; 0x1b0000
   26248:			; <UNDEFINED> instruction: 0xe7dbd0f3
   2624c:	mvnsmi	lr, sp, lsr #18
   26250:	stmdbmi	r3!, {r2, r3, r9, sl, lr}
   26254:			; <UNDEFINED> instruction: 0xf8d04606
   26258:			; <UNDEFINED> instruction: 0x46170110
   2625c:			; <UNDEFINED> instruction: 0xf0044479
   26260:			; <UNDEFINED> instruction: 0xf8d4fcc3
   26264:			; <UNDEFINED> instruction: 0xf1b88000
   26268:	eorle	r0, r1, r2, lsl #30
   2626c:	stmibvs	r4!, {r3, r4, r5, r7, r8, sl, lr}^
   26270:			; <UNDEFINED> instruction: 0xf04fd010
   26274:	ldrshlt	r3, [r4, #-95]	; 0xffffffa1
   26278:	ldrtmi	r4, [sl], -r1, lsr #12
   2627c:			; <UNDEFINED> instruction: 0xf7ff4630
   26280:	bvs	196621c <tcgetattr@plt+0x195eac0>
   26284:	svclt	0x00284285
   26288:	stccs	6, cr4, [r0], {5}
   2628c:			; <UNDEFINED> instruction: 0x4628d1f4
   26290:	ldrhhi	lr, [r0, #141]!	; 0x8d
   26294:	strcs	fp, [r0, #-428]	; 0xfffffe54
   26298:	ldrtmi	r4, [sl], -r1, lsr #12
   2629c:			; <UNDEFINED> instruction: 0xf7ff4630
   262a0:	bvs	19661fc <tcgetattr@plt+0x195eaa0>
   262a4:	cfstrscs	mvf4, [r0], {5}
   262a8:			; <UNDEFINED> instruction: 0x4628d1f6
   262ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   262b0:	stmiavs	r5!, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, pc}
   262b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   262b8:	svclt	0x00884545
   262bc:	streq	lr, [r8, #-2981]	; 0xfffff45b
   262c0:	strcs	sp, [r0, #-2277]	; 0xfffff71b
   262c4:	pop	{r3, r5, r9, sl, lr}
   262c8:			; <UNDEFINED> instruction: 0x460281f0
   262cc:	ldrtmi	r4, [r0], -r1, lsr #12
   262d0:			; <UNDEFINED> instruction: 0xf7ff68e5
   262d4:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   262d8:			; <UNDEFINED> instruction: 0xf04fbf08
   262dc:	strb	r0, [fp, r1, lsl #16]!
   262e0:	andeq	r8, r2, ip, lsr fp
   262e4:	mvnsmi	lr, #737280	; 0xb4000
   262e8:	svcls	0x00094690
   262ec:	pkhbtmi	r4, r9, sp, lsl #12
   262f0:	svccc	0x0001461a
   262f4:	cfmadd32ls	mvax2, mvfx4, mvfx8, mvfx1
   262f8:			; <UNDEFINED> instruction: 0xffa8f7ff
   262fc:	stmiblt	r5!, {r2, r3, r4, r5, r6}
   26300:	ldrdcs	pc, [r8], -r8
   26304:			; <UNDEFINED> instruction: 0x46491a13
   26308:	blx	b6d82 <tcgetattr@plt+0xaf626>
   2630c:	svclt	0x0038f006
   26310:			; <UNDEFINED> instruction: 0xf024461c
   26314:	blls	2e5f10 <tcgetattr@plt+0x2de7b4>
   26318:	adcmi	r1, r0, #28, 22	; 0x7000
   2631c:	strtmi	fp, [r0], -r8, lsr #30
   26320:	svclt	0x00382801
   26324:	pop	{r0, sp}
   26328:			; <UNDEFINED> instruction: 0xf8d883f8
   2632c:	strb	r2, [r9, ip]!
   26330:	svcmi	0x00f0e92d
   26334:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   26338:			; <UNDEFINED> instruction: 0xf8d18b02
   2633c:			; <UNDEFINED> instruction: 0xf1bcc000
   26340:	addlt	r0, r7, r2, lsl #30
   26344:	stmibvs	ip, {r0, r1, r3, r5, r6, ip, lr, pc}^
   26348:	ldrmi	r4, [r7], -r0, lsl #13
   2634c:			; <UNDEFINED> instruction: 0x4623b1fc
   26350:	bvs	16ef758 <tcgetattr@plt+0x16e7ffc>
   26354:	blcs	33760 <tcgetattr@plt+0x2c004>
   26358:	ldrmi	sp, [ip, #507]!	; 0x1fb
   2635c:	rsbeq	fp, fp, r4, lsl #30
   26360:	mvnscc	pc, #-1073741824	; 0xc0000000
   26364:	stmdavs	r0!, {r3, r4, ip, lr, pc}
   26368:	ldrtmi	r4, [r3], -r1, lsr #12
   2636c:	stmdacs	r2, {r1, r3, r4, r5, r9, sl, lr}
   26370:	andle	r4, r3, r0, asr #12
   26374:			; <UNDEFINED> instruction: 0xffdcf7ff
   26378:	suble	r2, sl, r0, lsl #16
   2637c:			; <UNDEFINED> instruction: 0x2c006a64
   26380:	strdcs	sp, [r1], -r1
   26384:	ldc	0, cr11, [sp], #28
   26388:	pop	{r1, r8, r9, fp, pc}
   2638c:	ldrmi	r8, [r4, #4080]	; 0xff0
   26390:			; <UNDEFINED> instruction: 0xf04fd1f7
   26394:			; <UNDEFINED> instruction: 0x462533ff
   26398:	ldmdale	sl!, {r0, r1, r4, r5, r7, r9, lr}
   2639c:	blcc	e0ae8 <tcgetattr@plt+0xd938c>
   263a0:	svclt	0x00082f00
   263a4:	stccs	6, cr4, [r0], {155}	; 0x9b
   263a8:	cdpne	0, 6, cr13, cr11, cr11, {7}
   263ac:	bvs	461bd4 <tcgetattr@plt+0x45a478>
   263b0:	ldrtmi	r4, [r2], r9, lsr #13
   263b4:	ands	r9, sp, r5, lsl #6
   263b8:	bhi	619f4 <tcgetattr@plt+0x5a298>
   263bc:	bpl	a0af8 <tcgetattr@plt+0x9939c>
   263c0:			; <UNDEFINED> instruction: 0xff90f7ff
   263c4:	bl	fea8dbe0 <tcgetattr@plt+0xfea86484>
   263c8:			; <UNDEFINED> instruction: 0xf10a0205
   263cc:	addsmi	r3, r6, #-1073741761	; 0xc000003f
   263d0:			; <UNDEFINED> instruction: 0xf1004603
   263d4:	andsle	r0, r7, r1
   263d8:	bl	fe877920 <tcgetattr@plt+0xfe8701c4>
   263dc:	ldmdale	r8, {r0, r1, r9, fp}
   263e0:			; <UNDEFINED> instruction: 0x4621463a
   263e4:			; <UNDEFINED> instruction: 0xf7ff4640
   263e8:	orrslt	pc, r0, r3, lsr #31
   263ec:	vstrcc	s12, [r1, #-400]	; 0xfffffe70
   263f0:	sbcle	r2, r6, r0, lsl #24
   263f4:	strtmi	r2, [r2], -r1, lsl #26
   263f8:			; <UNDEFINED> instruction: 0x4659463b
   263fc:	bicsle	r4, fp, r0, asr #12
   26400:	ldrbmi	r2, [r3], -r0, lsl #4
   26404:			; <UNDEFINED> instruction: 0xe7eb4692
   26408:	bl	feab795c <tcgetattr@plt+0xfeab0200>
   2640c:	ldrmi	r0, [sl], r3, lsl #4
   26410:	strdcs	sp, [r0], -r7
   26414:	ldc	0, cr11, [sp], #28
   26418:	pop	{r1, r8, r9, fp, pc}
   2641c:	blcs	4a3e4 <tcgetattr@plt+0x42c88>
   26420:	ldrdcs	fp, [r0], -r4
   26424:	andlt	r2, r7, r1
   26428:	blhi	e1724 <tcgetattr@plt+0xd9fc8>
   2642c:	svchi	0x00f0e8bd
   26430:	blcs	c0464 <tcgetattr@plt+0xb8d08>
   26434:	push	{r4, r5, r6, ip, lr, pc}
   26438:			; <UNDEFINED> instruction: 0x460f47f0
   2643c:	addlt	r6, r4, lr, asr #19
   26440:	cfmadd32cs	mvax4, mvfx4, mvfx0, mvfx0
   26444:	strcs	sp, [r0], #-105	; 0xffffff97
   26448:			; <UNDEFINED> instruction: 0x46214635
   2644c:	stmiavs	sl!, {r0, r1, sp, lr, pc}
   26450:	ldrmi	r6, [r1], #-2669	; 0xfffff593
   26454:	strcc	fp, [r1], #-341	; 0xfffffeab
   26458:	rscsle	r2, r8, r0, lsl #22
   2645c:	svclt	0x00082b01
   26460:	bvs	1b80810 <tcgetattr@plt+0x1b790b4>
   26464:	stmne	r9, {r3, r8, r9, sl, fp, ip, sp, pc}
   26468:	mvnsle	r2, r0, lsl #26
   2646c:			; <UNDEFINED> instruction: 0xf1014421
   26470:	blcs	34c74 <tcgetattr@plt+0x2d518>
   26474:	popvs	{r2, r3, r4, r5, r8, ip, lr, pc}
   26478:	eorsle	r2, pc, r0, lsl #28
   2647c:	ldmvs	r9!, {r0, r8, r9, fp, sp}
   26480:	bcc	2289c <tcgetattr@plt+0x1b140>
   26484:	stccs	0, cr13, [r1], {30}
   26488:	stmib	sp, {r0, r1, r3, r4, r5, ip, lr, pc}^
   2648c:	ldrtmi	r4, [r2], -r1, lsl #10
   26490:	strbmi	r9, [r0], -r0, lsl #2
   26494:			; <UNDEFINED> instruction: 0xf7ff4649
   26498:	ldmdavs	fp!, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2649c:	bl	feac0888 <tcgetattr@plt+0xfeab912c>
   264a0:	adcsvs	r0, r0, r0, lsl #10
   264a4:	teqle	r3, r0, lsl #22
   264a8:			; <UNDEFINED> instruction: 0x463160f1
   264ac:			; <UNDEFINED> instruction: 0xf7ff4640
   264b0:	bvs	1de63b4 <tcgetattr@plt+0x1ddec58>
   264b4:	movwlt	r3, #60417	; 0xec01
   264b8:			; <UNDEFINED> instruction: 0xf105683b
   264bc:	ldmvs	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}
   264c0:	mvnle	r2, r1, lsl #22
   264c4:			; <UNDEFINED> instruction: 0x4628693a
   264c8:	ldmvs	r9!, {r0, r4, r5, r7, sp, lr}^
   264cc:	stfcss	f6, [r1], {50}	; 0x32
   264d0:			; <UNDEFINED> instruction: 0xf04fbf08
   264d4:	strdle	r3, [r9], -pc	; <UNPREDICTABLE>
   264d8:	strmi	lr, [r1, #-2509]	; 0xfffff633
   264dc:	tstls	r0, r2, lsr r6
   264e0:	strbmi	r4, [r9], -r0, asr #12
   264e4:	mrc2	7, 7, pc, cr14, cr15, {7}
   264e8:	streq	lr, [r0, #-2986]	; 0xfffff456
   264ec:			; <UNDEFINED> instruction: 0xe7dc60f0
   264f0:	svclt	0x000c2b01
   264f4:	strcs	r6, [r0, #-2301]	; 0xfffff703
   264f8:			; <UNDEFINED> instruction: 0xd1bf2e00
   264fc:	pop	{r2, ip, sp, pc}
   26500:			; <UNDEFINED> instruction: 0x462887f0
   26504:			; <UNDEFINED> instruction: 0xf04f68f9
   26508:	ldrshtvs	r3, [r0], pc
   2650c:	sbcle	r2, fp, r0, lsl #22
   26510:	bcc	2292c <tcgetattr@plt+0x1b1d0>
   26514:	ldrb	r4, [sl, r8, lsr #12]
   26518:			; <UNDEFINED> instruction: 0xf04f4770
   2651c:			; <UNDEFINED> instruction: 0x463439ff
   26520:	mvnle	r2, r0, lsl #22
   26524:	svclt	0x0000e7a7
   26528:			; <UNDEFINED> instruction: 0x4604b538
   2652c:	strcs	r2, [r0, #-44]	; 0xffffffd4
   26530:	cdp2	0, 5, cr15, cr12, cr2, {1}
   26534:	strmi	r2, [r1], -r2, lsl #4
   26538:	strcs	lr, [r0], #-2496	; 0xfffff640
   2653c:	svcpl	0x001cf841
   26540:	rscscc	pc, pc, #79	; 0x4f
   26544:	andvs	r6, r1, #1073741857	; 0x40000021
   26548:	andcs	lr, r2, #192, 18	; 0x300000
   2654c:	andcs	lr, r4, #192, 18	; 0x300000
   26550:	svclt	0x0000bd38
   26554:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   26558:	strmi	r2, [r4], -r1, lsl #22
   2655c:	blcs	dc98c <tcgetattr@plt+0xd5230>
   26560:	stmibvs	r3, {r0, r1, r8, ip, lr, pc}
   26564:	andcs	fp, r0, #-1073741822	; 0xc0000002
   26568:			; <UNDEFINED> instruction: 0x4620611a
   2656c:			; <UNDEFINED> instruction: 0x4010e8bd
   26570:	ldcllt	7, cr15, [r0], {224}	; 0xe0
   26574:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
   26578:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   2657c:	cmplt	sl, r9, lsl #6
   26580:	bvs	fe0fefd4 <tcgetattr@plt+0xfe0f7878>
   26584:			; <UNDEFINED> instruction: 0xf7ff601a
   26588:	stmibvs	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2658c:	rscle	r2, ip, r0, lsl #16
   26590:	movwcs	lr, #39376	; 0x99d0
   26594:	mvnsle	r2, r0, lsl #20
   26598:	ldrb	r6, [r3, r3, lsr #4]!
   2659c:	ldrblt	r6, [r0, #2051]!	; 0x803
   265a0:	addlt	r2, r9, r1, lsl #22
   265a4:	strmi	r4, [lr], -r4, lsl #12
   265a8:	eorsle	r4, r7, r5, lsl r6
   265ac:	eorsle	r2, r2, r2, lsl #22
   265b0:	eorle	r2, sp, r0, lsl #22
   265b4:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   265b8:	strtmi	r6, [sl], -r0, ror #17
   265bc:	ldrd	pc, [r8], -r4
   265c0:			; <UNDEFINED> instruction: 0xf8d44631
   265c4:	movwls	ip, #4116	; 0x1014
   265c8:	strls	r6, [r0], #-2343	; 0xfffff6d9
   265cc:	stmibvs	r0!, {r0, r1, r2, ip, pc}
   265d0:	ands	pc, r8, sp, asr #17
   265d4:	stmib	sp, {r0, r1, r5, r6, fp, sp, lr}^
   265d8:	stmib	sp, {r2, sl, fp, ip, sp, lr}^
   265dc:	blmi	4b25ec <tcgetattr@plt+0x4aae90>
   265e0:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
   265e4:			; <UNDEFINED> instruction: 0xf0004478
   265e8:	stmdavs	r3!, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   265ec:	stmdble	r1, {r0, r8, r9, fp, sp}
   265f0:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   265f4:			; <UNDEFINED> instruction: 0x2c0069e4
   265f8:	strcc	sp, [r1, #-250]	; 0xffffff06
   265fc:	strtmi	r4, [sl], -r0, lsr #12
   26600:			; <UNDEFINED> instruction: 0xf7ff4631
   26604:	bvs	1966538 <tcgetattr@plt+0x195eddc>
   26608:	mvnsle	r2, r0, lsl #24
   2660c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   26610:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   26614:	blmi	22055c <tcgetattr@plt+0x218e00>
   26618:			; <UNDEFINED> instruction: 0xe7cd447b
   2661c:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   26620:	svclt	0x0000e7ca
   26624:	andeq	pc, r2, lr, ror r7	; <UNPREDICTABLE>
   26628:	ldrdeq	pc, [r2], -lr
   2662c:	andeq	pc, r2, ip, ror r7	; <UNPREDICTABLE>
   26630:	andeq	pc, r2, r2, asr #14
   26634:	andeq	pc, r2, r4, lsr #14
   26638:	andeq	pc, r2, sl, lsr #14
   2663c:			; <UNDEFINED> instruction: 0x4607b4f0
   26640:	cmnlt	r3, #4112384	; 0x3ec000
   26644:	ldmdbvs	ip, {r8, sl, sp}
   26648:	stmdale	sl, {r2, r3, r7, r9, lr}
   2664c:	strtmi	r6, [r6], #-2206	; 0xfffff762
   26650:	stmdble	r6, {r1, r2, r3, r7, r9, lr}
   26654:	addsmi	r6, r0, #88, 18	; 0x160000
   26658:	ldmvs	lr, {r0, r1, fp, ip, lr, pc}^
   2665c:	addsmi	r4, r0, #48, 8	; 0x30000000
   26660:	cmplt	sp, fp, lsl r8
   26664:	cmnlt	r6, lr, lsr r8
   26668:	tstle	r7, r1, lsl #28
   2666c:	addsmi	r6, r0, #88, 18	; 0x160000
   26670:	stmdbvs	r8!, {r2, r8, fp, ip, lr, pc}^
   26674:	strtmi	r6, [r0], #-2284	; 0xfffff714
   26678:	stmdble	fp, {r4, r7, r9, lr}
   2667c:			; <UNDEFINED> instruction: 0x461d6a58
   26680:	strmi	fp, [r3], -r8, asr #2
   26684:	addmi	lr, ip, #58458112	; 0x37c0000
   26688:	stmdbvs	r8!, {r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}
   2668c:	strtmi	r6, [r0], #-2220	; 0xfffff754
   26690:	ldmle	r3!, {r3, r7, r9, lr}^
   26694:	ldcllt	6, cr4, [r0], #160	; 0xa0
   26698:			; <UNDEFINED> instruction: 0x461f4770
   2669c:			; <UNDEFINED> instruction: 0x4618e7d0
   266a0:	svclt	0x0000e7f9
   266a4:	cfstrsls	mvf11, [r1], {16}
   266a8:	andne	lr, r2, #192, 18	; 0x300000
   266ac:	strcc	lr, [r4], #-2496	; 0xfffff640
   266b0:	blmi	16482c <tcgetattr@plt+0x15d0d0>
   266b4:	svclt	0x00004770
   266b8:			; <UNDEFINED> instruction: 0x4603b410
   266bc:	andcs	r2, r0, #33554432	; 0x2000000
   266c0:			; <UNDEFINED> instruction: 0xf8436004
   266c4:			; <UNDEFINED> instruction: 0xf85d2f1c
   266c8:	andvs	r4, r3, #4, 22	; 0x1000
   266cc:	orrvs	r6, r1, r8, lsl #2
   266d0:	svclt	0x00004770
   266d4:	strlt	r2, [r8, #-2306]	; 0xfffff6fe
   266d8:	stmibvs	r2, {r0, r1, r3, ip, lr, pc}
   266dc:	andvs	r4, r1, r3, lsl #12
   266e0:			; <UNDEFINED> instruction: 0xf8432100
   266e4:	andvs	r1, r3, #28, 30	; 0x70
   266e8:	tstvs	r1, r2, lsl #2
   266ec:	orrvs	r2, r3, r0, lsl #6
   266f0:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
   266f4:			; <UNDEFINED> instruction: 0xf0004478
   266f8:	svclt	0x0000fddb
   266fc:	andeq	pc, r2, r0, lsr #13
   26700:	ldrdeq	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   26704:	stmib	r0, {r8, r9, sp}^
   26708:	strb	r3, [sp, #-772]	; 0xfffffcfc
   2670c:	push	{r2, r4, r8, fp, lr}
   26710:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
   26714:			; <UNDEFINED> instruction: 0xf8d04680
   26718:			; <UNDEFINED> instruction: 0xf0040110
   2671c:			; <UNDEFINED> instruction: 0xf8d8fa65
   26720:	bicslt	r4, ip, r0, ror #1
   26724:	stmdbvs	r5!, {r0, r1, r2, r9, sl, lr}
   26728:			; <UNDEFINED> instruction: 0x4640463a
   2672c:	orrlt	r4, sp, r9, lsr #12
   26730:			; <UNDEFINED> instruction: 0x3604e9d5
   26734:	strcc	lr, [sl], -r4, asr #19
   26738:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   2673c:	andne	lr, r2, #3489792	; 0x354000
   26740:	strtmi	r4, [r0], -r3, lsl #12
   26744:	bcc	92bd8 <tcgetattr@plt+0x8b47c>
   26748:	svclt	0x00042f01
   2674c:	rscvs	r3, r6, #1048576	; 0x100000
   26750:	ldc2	0, cr15, [sl, #132]	; 0x84
   26754:	eormi	pc, r4, #212, 16	; 0xd40000
   26758:	mvnle	r2, r0, lsl #24
   2675c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   26760:	andeq	r8, r2, r6, lsl #13
   26764:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   26768:	stmdale	ip, {r0, r8, r9, fp, sp}
   2676c:	strtmi	r6, [r5], -r4, asr #19
   26770:	strcs	fp, [r0, #-316]	; 0xfffffec4
   26774:			; <UNDEFINED> instruction: 0xf7ff4620
   26778:	bvs	1966754 <tcgetattr@plt+0x195eff8>
   2677c:	cfstrscs	mvf4, [r0], {5}
   26780:			; <UNDEFINED> instruction: 0x4628d1f8
   26784:	blcs	d5c6c <tcgetattr@plt+0xce510>
   26788:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   2678c:	stmdami	r2, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   26790:			; <UNDEFINED> instruction: 0xf0004478
   26794:	svclt	0x0000fd8d
   26798:	andeq	pc, r2, r4, lsl #12
   2679c:	mvnsmi	lr, sp, lsr #18
   267a0:	strmi	r4, [r8], r7, lsl #12
   267a4:			; <UNDEFINED> instruction: 0x4616461d
   267a8:	stmvs	fp, {r1, r3, r4, r7, r8, r9, fp, ip, sp, pc}
   267ac:	addvs	r4, fp, fp, lsr #8
   267b0:	ldrdcc	pc, [r0], -r8
   267b4:	teqle	r5, r3	; <illegal shifter operand>
   267b8:			; <UNDEFINED> instruction: 0xf8d8b305
   267bc:			; <UNDEFINED> instruction: 0x461c301c
   267c0:	rscsle	r2, ip, r0, lsl #22
   267c4:	strtmi	r2, [r1], -r0, lsl #26
   267c8:			; <UNDEFINED> instruction: 0x46384632
   267cc:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   267d0:			; <UNDEFINED> instruction: 0xf7ffdc0c
   267d4:	ldmiblt	r8, {r0, r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   267d8:			; <UNDEFINED> instruction: 0x2c006a64
   267dc:	stccs	0, cr13, [r0, #-944]	; 0xfffffc50
   267e0:	ldrtmi	r4, [r2], -r1, lsr #12
   267e4:			; <UNDEFINED> instruction: 0xf04f4638
   267e8:	ldclle	3, cr0, [r2, #4]!
   267ec:			; <UNDEFINED> instruction: 0xf7ff3d01
   267f0:	bvs	196674c <tcgetattr@plt+0x195eff0>
   267f4:	sbcsle	r2, pc, r0, lsl #24
   267f8:	mvnle	r2, r0, lsl #26
   267fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   26800:	mvnscc	pc, #79	; 0x4f
   26804:			; <UNDEFINED> instruction: 0x46214632
   26808:			; <UNDEFINED> instruction: 0xf7ff4638
   2680c:	strcc	pc, [r1, #-4039]	; 0xfffff039
   26810:	stmiavs	fp, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   26814:	strtmi	r2, [fp], #-2562	; 0xfffff5fe
   26818:	rscle	r6, pc, fp, asr #1
   2681c:	ldrdcc	pc, [r0], -r8
   26820:	strhle	r4, [r9], #35	; 0x23
   26824:			; <UNDEFINED> instruction: 0x401cf8d8
   26828:	rscle	r2, r7, r0, lsl #24
   2682c:	strtmi	r4, [fp], -r1, lsr #12
   26830:			; <UNDEFINED> instruction: 0x46384632
   26834:			; <UNDEFINED> instruction: 0xffb2f7ff
   26838:			; <UNDEFINED> instruction: 0x2c006a64
   2683c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   26840:	svclt	0x000081f0
   26844:			; <UNDEFINED> instruction: 0x460cb570
   26848:	ldrmi	r6, [r6], -sp, asr #16
   2684c:	eorsle	r2, ip, r0, lsl #26
   26850:	addmi	r6, fp, #3850240	; 0x3ac000
   26854:	bvs	fe9164b8 <tcgetattr@plt+0xfe90ed5c>
   26858:	ldmdavs	fp, {r0, r3, r6, r9, fp, sp, lr}^
   2685c:			; <UNDEFINED> instruction: 0xb1296819
   26860:			; <UNDEFINED> instruction: 0xb322682a
   26864:	movwcc	r6, #6371	; 0x18e3
   26868:			; <UNDEFINED> instruction: 0xff98f7ff
   2686c:	movwne	lr, #39380	; 0x99d4
   26870:	addvs	fp, fp, #-1543503872	; 0xa4000000
   26874:	andsvs	r6, r9, r3, lsr #21
   26878:			; <UNDEFINED> instruction: 0xf7ff4620
   2687c:	stmibvs	fp!, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   26880:	tstlt	r2, sl, asr sl
   26884:	bvs	fe695e4c <tcgetattr@plt+0xfe68e6f0>
   26888:	andvs	r6, sl, r9, lsr #4
   2688c:	subsvs	r6, sl, sl, ror #16
   26890:	bvs	1a52f80 <tcgetattr@plt+0x1a4b824>
   26894:			; <UNDEFINED> instruction: 0xf8414619
   26898:	bicslt	r0, r8, r4, lsr #30
   2689c:	bvs	feabf2a8 <tcgetattr@plt+0xfeab7b4c>
   268a0:	mulsvs	r3, sl, r2
   268a4:	pop	{r3, r5, r9, sl, lr}
   268a8:			; <UNDEFINED> instruction: 0xf7ff4070
   268ac:	stmiavs	r3!, {r0, r1, r4, r6, r9, sl, fp, ip, sp, pc}
   268b0:			; <UNDEFINED> instruction: 0xf7ff3301
   268b4:	ldmib	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   268b8:	stmdbcs	r0, {r0, r3, r8, r9, ip}
   268bc:	eorvs	sp, fp, #1073741878	; 0x40000036
   268c0:	stmib	r3, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   268c4:	eorsvs	r2, r3, r4, lsl #4
   268c8:	strmi	lr, [r8], -ip, ror #15
   268cc:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   268d0:	ldcllt	0, cr6, [r0, #-212]!	; 0xffffff2c
   268d4:			; <UNDEFINED> instruction: 0xe7e26211
   268d8:			; <UNDEFINED> instruction: 0x4604b570
   268dc:	strmi	r2, [sp], -r0
   268e0:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   268e4:			; <UNDEFINED> instruction: 0x163ee9d4
   268e8:	strmi	r4, [r2], -r3, lsl #12
   268ec:	rsceq	pc, ip, r4, asr #17
   268f0:	stmib	r3, {r5, r9, sl, lr}^
   268f4:	tstcs	r2, r2, lsl #12
   268f8:	tstcs	r0, r9, lsl r0
   268fc:	smlabtne	r4, r3, r9, lr
   26900:	svcne	0x001cf842
   26904:			; <UNDEFINED> instruction: 0x612b621a
   26908:	pop	{r0, r2, r3, r4, r7, r8, sp, lr}
   2690c:			; <UNDEFINED> instruction: 0xf7ff4070
   26910:	svclt	0x0000befd
   26914:	ldrdeq	pc, [ip], #128	; 0x80	; <UNPREDICTABLE>
   26918:	mrclt	7, 0, APSR_nzcv, cr12, cr15, {7}
   2691c:	mvnsmi	lr, sp, lsr #18
   26920:			; <UNDEFINED> instruction: 0xf8d04688
   26924:	ldrmi	r7, [r6], -ip, ror #1
   26928:	strmi	r2, [r4], -r0, lsl #4
   2692c:			; <UNDEFINED> instruction: 0x463968bd
   26930:	stc2	7, cr15, [ip], {255}	; 0xff
   26934:	streq	lr, [r5, #-2984]	; 0xfffff458
   26938:	blle	e31d40 <tcgetattr@plt+0xe2a5e4>
   2693c:	popvs	{r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}
   26940:	svclt	0x00384545
   26944:	streq	lr, [r5, #-2984]	; 0xfffff458
   26948:	strtmi	sp, [fp], -r5, lsl #4
   2694c:	ldrtmi	r2, [r9], -r0, lsl #4
   26950:			; <UNDEFINED> instruction: 0xf7ff4620
   26954:	ldmvs	sp!, {r0, r1, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   26958:	ldrtmi	r2, [r9], -r1, lsl #4
   2695c:	blne	1d781e4 <tcgetattr@plt+0x1d70a88>
   26960:	ldc2l	7, cr15, [r4], #-1020	; 0xfffffc04
   26964:	blle	771d6c <tcgetattr@plt+0x76a610>
   26968:	ldmvs	sp!, {r4, r5, r7, r8, fp, ip, sp, pc}^
   2696c:	svclt	0x003842b5
   26970:	andle	r1, r5, #119808	; 0x1d400
   26974:	ldrtmi	r4, [r9], -fp, lsr #12
   26978:	strtmi	r2, [r0], -r1, lsl #4
   2697c:			; <UNDEFINED> instruction: 0xff0ef7ff
   26980:	ldrdeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   26984:	stmib	r0, {r8, r9, sp}^
   26988:			; <UNDEFINED> instruction: 0xf7ff3304
   2698c:	strtmi	pc, [r0], -sp, lsl #24
   26990:	ldrhmi	lr, [r0, #141]!	; 0x8d
   26994:	mrclt	7, 5, APSR_nzcv, cr10, cr15, {7}
   26998:	rscsle	r2, r1, r0, lsl #26
   2699c:	stccs	7, cr14, [r0, #-936]	; 0xfffffc58
   269a0:			; <UNDEFINED> instruction: 0xe7d2d0d9
   269a4:	addsmi	r4, sp, #805306372	; 0x30000004
   269a8:			; <UNDEFINED> instruction: 0x461dbfb8
   269ac:	submi	lr, r3, #220, 14	; 0x3700000
   269b0:	svclt	0x00b8429d
   269b4:	bfi	r4, sp, (invalid: 12:1)
   269b8:	svcmi	0x00f8e92d
   269bc:			; <UNDEFINED> instruction: 0xf8dd4698
   269c0:	strmi	r9, [r5], -r8, lsr #32
   269c4:	ldrmi	r4, [r2], pc, lsl #12
   269c8:	tstlt	lr, #31457280	; 0x1e00000
   269cc:	svceq	0x0000f1b8
   269d0:	bvs	1f5de9c <tcgetattr@plt+0x1f56740>
   269d4:	subs	fp, r7, ip, lsl r9
   269d8:			; <UNDEFINED> instruction: 0x2c006a64
   269dc:			; <UNDEFINED> instruction: 0x4652d054
   269e0:	strtmi	r4, [r8], -r1, lsr #12
   269e4:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
   269e8:	rscsle	r2, r5, r0, lsl #16
   269ec:			; <UNDEFINED> instruction: 0x465242b0
   269f0:	svclt	0x00284639
   269f4:			; <UNDEFINED> instruction: 0x46834630
   269f8:	ldrbmi	r4, [fp], -r8, lsr #12
   269fc:			; <UNDEFINED> instruction: 0xf7ff1af6
   26a00:			; <UNDEFINED> instruction: 0xf1cbfecd
   26a04:	strtmi	r0, [r1], -r0, lsl #6
   26a08:			; <UNDEFINED> instruction: 0x46284652
   26a0c:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   26a10:	bicsle	r2, fp, r0, lsl #28
   26a14:	ldrdeq	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   26a18:	stmib	r0, {r8, r9, sp}^
   26a1c:			; <UNDEFINED> instruction: 0xf7ff3304
   26a20:	strtmi	pc, [r8], -r3, asr #23
   26a24:	mrc2	7, 3, pc, cr2, cr15, {7}
   26a28:	strtmi	r4, [r9], -r2, lsr #16
   26a2c:	pop	{r3, r4, r5, r6, sl, lr}
   26a30:			; <UNDEFINED> instruction: 0xf0024ff8
   26a34:	shsaxmi	fp, ip, r9
   26a38:	bvs	fe91ea50 <tcgetattr@plt+0xfe9172f4>
   26a3c:	ldmdavs	ip, {r0, r1, r3, r4, r6, fp, sp, lr}
   26a40:	rscle	r2, r7, r0, lsl #24
   26a44:			; <UNDEFINED> instruction: 0x46214652
   26a48:			; <UNDEFINED> instruction: 0xf7ff4628
   26a4c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   26a50:	stccs	0, cr13, [r0], {243}	; 0xf3
   26a54:	bvs	1e9add4 <tcgetattr@plt+0x1e93678>
   26a58:	sbcsle	r2, fp, r0, lsl #18
   26a5c:	bleq	6317c <tcgetattr@plt+0x5ba20>
   26a60:	strmi	r4, [r3, #1618]	; 0x652
   26a64:	strmi	fp, [r3], r8, lsr #30
   26a68:	ldrbmi	r4, [fp], -r8, lsr #12
   26a6c:			; <UNDEFINED> instruction: 0xf7ff445e
   26a70:			; <UNDEFINED> instruction: 0xf1cbfe95
   26a74:	strtmi	r0, [r1], -r0, lsl #6
   26a78:			; <UNDEFINED> instruction: 0x46284652
   26a7c:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   26a80:	svceq	0x0000f1bb
   26a84:	strb	sp, [r5, r1, lsr #3]
   26a88:	svceq	0x0000f1b9
   26a8c:	bvs	fef1ad9c <tcgetattr@plt+0xfef13640>
   26a90:	ldmdavs	ip, {r0, r1, r3, r4, r6, fp, sp, lr}
   26a94:	ldr	fp, [sp, ip, lsr #18]!
   26a98:	ldmdavs	fp, {r0, r1, r5, r7, r9, fp, sp, lr}^
   26a9c:	stccs	8, cr6, [r0], {28}
   26aa0:			; <UNDEFINED> instruction: 0x4652d0b8
   26aa4:	strtmi	r4, [r8], -r1, lsr #12
   26aa8:	blx	ff464aae <tcgetattr@plt+0xff45d352>
   26aac:	rscsle	r2, r3, r0, lsl #16
   26ab0:	svclt	0x0000e79c
   26ab4:	andeq	r6, r2, r0, lsl r3
   26ab8:	addlt	fp, r2, r0, ror r5
   26abc:	ldmdavs	r4!, {r1, r2, r8, fp, sp, lr}^
   26ac0:	ands	fp, r2, r4, lsr #18
   26ac4:	strtmi	r6, [r6], -r5, ror #16
   26ac8:	cmnlt	r5, ip, lsr #12
   26acc:	addmi	r6, sp, #2424832	; 0x250000
   26ad0:	bvs	95b2b8 <tcgetattr@plt+0x953b5c>
   26ad4:	stmdavs	r4!, {r2, r5, r6, fp, sp, lr}
   26ad8:			; <UNDEFINED> instruction: 0xd00842b4
   26adc:	ldrmi	r9, [r3], -r0, lsl #6
   26ae0:	strmi	r6, [sl], -r0, lsl #17
   26ae4:			; <UNDEFINED> instruction: 0xf7ff4631
   26ae8:	andlt	pc, r2, r7, ror #30
   26aec:	bvs	fed560b4 <tcgetattr@plt+0xfed4e958>
   26af0:	stmdavs	r6!, {r2, r5, r6, fp, sp, lr}
   26af4:	svclt	0x0000e7f2
   26af8:	stmdbvs	r5, {r4, r5, r6, sl, ip, sp, pc}
   26afc:	stmdblt	r3!, {r0, r1, r3, r5, r6, fp, sp, lr}
   26b00:	ldmdavs	ip, {r0, r1, r3, r4, sp, lr, pc}^
   26b04:			; <UNDEFINED> instruction: 0x4623461d
   26b08:	ldmdavs	ip, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
   26b0c:	mvnsle	r4, ip, lsl #5
   26b10:	ldmib	r5, {r2, r3, r4, r9, fp, sp, lr}^
   26b14:	stmdavs	r4!, {r1, r9, sl, ip, sp}^
   26b18:	svclt	0x00182900
   26b1c:	stmdavs	r4!, {r0, r1, r4, r5, r9, sl, lr}
   26b20:	svclt	0x001842ac
   26b24:	ldrdle	r1, [r3], -r2
   26b28:	movwcs	fp, #7280	; 0x1c70
   26b2c:	svclt	0x00c4f7ff
   26b30:	movwcs	r1, #6810	; 0x1a9a
   26b34:			; <UNDEFINED> instruction: 0xf7ffbc70
   26b38:	ldcllt	15, cr11, [r0], #-764	; 0xfffffd04
   26b3c:	svclt	0x00004770
   26b40:			; <UNDEFINED> instruction: 0x4603b410
   26b44:	strcs	r4, [r0], #-1538	; 0xfffff9fe
   26b48:	andsvs	r2, r8, r2
   26b4c:			; <UNDEFINED> instruction: 0xf8426888
   26b50:			; <UNDEFINED> instruction: 0xf85d4f1c
   26b54:	andsvs	r4, sl, #4, 22	; 0x1000
   26b58:	orrsvs	r6, r9, fp, lsl #2
   26b5c:	ldcllt	7, cr15, [r6, #1020]	; 0x3fc
   26b60:	svcmi	0x00f0e92d
   26b64:	stmvs	r3, {r0, r2, r3, r4, r9, sl, lr}
   26b68:			; <UNDEFINED> instruction: 0xf0154690
   26b6c:	strmi	r0, [lr], -r0, lsr #4
   26b70:	ldrdlt	r4, [r7], r0
   26b74:	stmdbvs	r4, {r3, r8, r9, sl, fp, ip, sp, pc}
   26b78:	svclt	0x00184607
   26b7c:	ldrdmi	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
   26b80:			; <UNDEFINED> instruction: 0xf8d34479
   26b84:	andls	r0, r1, #16, 2
   26b88:			; <UNDEFINED> instruction: 0xf82ef004
   26b8c:	movwls	r6, #2211	; 0x8a3
   26b90:	movwge	lr, #14804	; 0x39d4
   26b94:	stmdbvs	r3!, {r1, r8, r9, ip, pc}^
   26b98:	cdpcs	3, 0, cr9, cr0, cr3, {0}
   26b9c:	adcshi	pc, r5, r0
   26ba0:			; <UNDEFINED> instruction: 0xf0402e01
   26ba4:			; <UNDEFINED> instruction: 0x4602817f
   26ba8:	ldmvs	r8!, {r0, r5, r9, sl, lr}
   26bac:	blx	9e4bb2 <tcgetattr@plt+0x9dd456>
   26bb0:	svclt	0x00142800
   26bb4:	movwcs	r2, #13060	; 0x3304
   26bb8:	svclt	0x00984553
   26bbc:	vmin.s8	q2, q8, <illegal reg q1.5>
   26bc0:			; <UNDEFINED> instruction: 0xf1b880ab
   26bc4:			; <UNDEFINED> instruction: 0xf0050f00
   26bc8:	vabal.s8	q8, d0, d8
   26bcc:			; <UNDEFINED> instruction: 0xf1ab8090
   26bd0:	strbmi	r0, [r2], -r2, lsl #18
   26bd4:			; <UNDEFINED> instruction: 0xf0002d00
   26bd8:	b	1c07000 <tcgetattr@plt+0x1bff8a4>
   26bdc:	bl	628c04 <tcgetattr@plt+0x6214a8>
   26be0:	svclt	0x0004020b
   26be4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26be8:	andle	r4, fp, r3, asr #12
   26bec:			; <UNDEFINED> instruction: 0x46c84591
   26bf0:	ldrmi	fp, [r0], r8, lsr #30
   26bf4:	ldmibcc	pc!, {r0, r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   26bf8:	stmdbeq	r8, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   26bfc:	svclt	0x00142d00
   26c00:	strbmi	r4, [fp], -r3, asr #12
   26c04:	bcs	4d410 <tcgetattr@plt+0x45cb4>
   26c08:	adcshi	pc, fp, r0, asr #32
   26c0c:	tstlt	sl, r2, ror #16
   26c10:	adcsmi	r6, r3, #1245184	; 0x130000
   26c14:	rscshi	pc, sp, r0
   26c18:			; <UNDEFINED> instruction: 0xf7ff4610
   26c1c:	cdpcs	12, 0, cr15, cr2, cr5, {4}
   26c20:			; <UNDEFINED> instruction: 0xf0004603
   26c24:	stmibvs	r1, {r0, r1, r6, r8, pc}
   26c28:	andvs	r4, r6, r2, lsl #12
   26c2c:			; <UNDEFINED> instruction: 0xf8422000
   26c30:	andsvs	r0, sl, #28, 30	; 0x70
   26c34:	tstvs	r8, r1, lsl #2
   26c38:	tstcs	r0, r0, lsl #16
   26c3c:	ldrdgt	pc, [r4], -r4
   26c40:	beq	e1354 <tcgetattr@plt+0xd9bf8>
   26c44:	tstvs	r8, r2, lsl #16
   26c48:	stmib	r3, {r0, r1, fp, ip, pc}^
   26c4c:			; <UNDEFINED> instruction: 0xf1bc0105
   26c50:			; <UNDEFINED> instruction: 0xf0000f00
   26c54:	bvs	1846fa4 <tcgetattr@plt+0x183f848>
   26c58:			; <UNDEFINED> instruction: 0xf8414619
   26c5c:	stmdacs	r0, {r2, r5, r8, r9, sl, fp}
   26c60:	sbcshi	pc, r4, r0
   26c64:	bvs	fe83f670 <tcgetattr@plt+0xfe837f14>
   26c68:	addsvs	r4, r8, #34603008	; 0x2100000
   26c6c:	ldmibvs	r8, {r0, r1, sp, lr}^
   26c70:			; <UNDEFINED> instruction: 0xf8416063
   26c74:	stmdacs	r0, {r2, r5, r8, r9, sl, fp}
   26c78:	sbchi	pc, r6, r0
   26c7c:	bicsvs	r6, ip, r1, lsl #5
   26c80:	adcvs	r4, r2, #24, 12	; 0x1800000
   26c84:	andls	r9, r5, #4, 6	; 0x10000000
   26c88:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   26c8c:	strmi	r9, [r3], r4, lsl #22
   26c90:	rsble	r2, r9, r0, lsl #26
   26c94:			; <UNDEFINED> instruction: 0x465969d8
   26c98:			; <UNDEFINED> instruction: 0xf8419a05
   26c9c:	stmdacs	r0, {r2, r5, r8, r9, sl, fp}
   26ca0:	sbchi	pc, r8, r0
   26ca4:			; <UNDEFINED> instruction: 0xf8c36281
   26ca8:			; <UNDEFINED> instruction: 0x4621b01c
   26cac:	eorcs	pc, r8, fp, asr #17
   26cb0:	mcrcs	6, 0, r4, cr0, cr10, {2}
   26cb4:	stmdals	r2, {r1, r2, r4, r5, r8, ip, lr, pc}
   26cb8:	bls	e13c8 <tcgetattr@plt+0xd9c6c>
   26cbc:	tstvs	r0, r3, asr #24
   26cc0:	stmdals	r3, {r0, r1, r3, r6, sl, lr}
   26cc4:	tstvs	fp, r0, asr r1
   26cc8:	stmib	r1, {r0, r8, r9, fp, ip, pc}^
   26ccc:	cmpvs	r8, r2, lsl #20
   26cd0:	teqle	r9, r0, lsl #22
   26cd4:	andcs	r4, r2, #36700160	; 0x2300000
   26cd8:	eorvs	r4, r2, r8, asr r6
   26cdc:			; <UNDEFINED> instruction: 0xf8432200
   26ce0:	eorvs	r2, r3, #28, 30	; 0x70
   26ce4:			; <UNDEFINED> instruction: 0x61a7613c
   26ce8:	pop	{r0, r1, r2, ip, sp, pc}
   26cec:			; <UNDEFINED> instruction: 0xf10b8ff0
   26cf0:	b	13e8cfc <tcgetattr@plt+0x13e15a0>
   26cf4:			; <UNDEFINED> instruction: 0xf1b80858
   26cf8:	svclt	0x00180201
   26cfc:	stmdbeq	r2, {r0, r1, r3, r5, r7, r8, ip, sp, lr, pc}
   26d00:	svcge	0x0074f47f
   26d04:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26d08:	blls	60ae0 <tcgetattr@plt+0x59384>
   26d0c:	svclt	0x00882b02
   26d10:	ldrdlt	pc, [r0], -sp
   26d14:	svcge	0x0055f63f
   26d18:	bleq	62e5c <tcgetattr@plt+0x5b700>
   26d1c:	andlt	r4, r7, r8, asr r6
   26d20:	svchi	0x00f0e8bd
   26d24:	tstle	ip, r1, lsl #28
   26d28:	stcls	8, cr9, [r0, #-12]
   26d2c:	mcrrne	14, 0, r9, r3, cr2
   26d30:	stmib	r2, {r0, r1, r3, r6, sl, lr}^
   26d34:	stmib	r2, {r1, r8, fp, ip, lr}^
   26d38:	cmpvs	fp, r4
   26d3c:	stmdapl	r2, {r0, r6, r7, r8, fp, sp, lr, pc}
   26d40:	blls	7f180 <tcgetattr@plt+0x77a24>
   26d44:	sbcle	r2, r5, r0, lsl #22
   26d48:			; <UNDEFINED> instruction: 0x462168b8
   26d4c:	blx	1c64d52 <tcgetattr@plt+0x1c5d5f6>
   26d50:	movwcs	r6, #2234	; 0x8ba
   26d54:	ldrdeq	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
   26d58:	movwcc	lr, #18880	; 0x49c0
   26d5c:	blx	964d60 <tcgetattr@plt+0x95d604>
   26d60:	andlt	r4, r7, r8, asr r6
   26d64:	svchi	0x00f0e8bd
   26d68:			; <UNDEFINED> instruction: 0x46596a18
   26d6c:	eorpl	pc, r4, fp, asr #17
   26d70:			; <UNDEFINED> instruction: 0xf8cb4622
   26d74:			; <UNDEFINED> instruction: 0xf8c00028
   26d78:			; <UNDEFINED> instruction: 0xf10bb000
   26d7c:	andsvs	r0, r8, #36	; 0x24
   26d80:	ldmvs	r8!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
   26d84:			; <UNDEFINED> instruction: 0x46214632
   26d88:			; <UNDEFINED> instruction: 0xf7ff9304
   26d8c:	blls	1658d8 <tcgetattr@plt+0x15e17c>
   26d90:	sbcle	r2, r1, r0, lsl #16
   26d94:	bcs	40f24 <tcgetattr@plt+0x397c8>
   26d98:	svcge	0x003af47f
   26d9c:	adcsmi	r6, r1, #2162688	; 0x210000
   26da0:	svcge	0x003af47f
   26da4:	rsble	r2, r7, r0, lsl #28
   26da8:	rsbsle	r2, r1, r1, lsl #28
   26dac:	movwls	r4, #5664	; 0x1620
   26db0:	blx	feee4db6 <tcgetattr@plt+0xfeedd65a>
   26db4:	blls	80e40 <tcgetattr@plt+0x796e4>
   26db8:	rscscc	pc, pc, #-1073741822	; 0xc0000002
   26dbc:	pkhtbmi	r1, r3, r3, asr #21
   26dc0:	cmple	r0, r0, lsl #18
   26dc4:	bcc	e14cc <tcgetattr@plt+0xd9d70>
   26dc8:	smlabtne	r4, r0, r9, lr
   26dcc:	msreq	CPSR_s, #-1073741822	; 0xc0000002
   26dd0:	suble	r2, r1, r0, lsl #26
   26dd4:			; <UNDEFINED> instruction: 0xf8cb69e2
   26dd8:	bcs	2ee70 <tcgetattr@plt+0x27714>
   26ddc:	addsvs	sp, r3, #86	; 0x56
   26de0:	svclt	0x001cf844
   26de4:	eormi	pc, r8, fp, asr #17
   26de8:			; <UNDEFINED> instruction: 0xf1b8e7b2
   26dec:			; <UNDEFINED> instruction: 0xf47f0f00
   26df0:			; <UNDEFINED> instruction: 0x464baefd
   26df4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26df8:	ldmvs	r8!, {r2, r8, r9, sl, sp, lr, pc}
   26dfc:			; <UNDEFINED> instruction: 0xf8c04621
   26e00:	rsbvs	r3, r3, ip, ror #1
   26e04:	svcgt	0x0024f841
   26e08:			; <UNDEFINED> instruction: 0xe7386219
   26e0c:	eorne	pc, r0, ip, asr #17
   26e10:	ldrmi	lr, [r0], -r9, lsr #14
   26e14:			; <UNDEFINED> instruction: 0xf7ff9204
   26e18:	bls	165c3c <tcgetattr@plt+0x15e4e0>
   26e1c:	cmplt	sp, r3, lsl #13
   26e20:			; <UNDEFINED> instruction: 0xf1006aa2
   26e24:	subvs	r0, r4, #36, 6	; 0x90000000
   26e28:	addvs	r4, r2, #34603008	; 0x2100000
   26e2c:			; <UNDEFINED> instruction: 0x46026010
   26e30:	ldr	r6, [lr, -r3, lsr #5]!
   26e34:			; <UNDEFINED> instruction: 0xe7366219
   26e38:	strmi	r6, [r3], -r1, ror #20
   26e3c:	svcne	0x0024f843
   26e40:	addvs	fp, fp, #1073741840	; 0x40000010
   26e44:	ldrbmi	r4, [r9], -r3, lsr #12
   26e48:	svclt	0x0024f843
   26e4c:			; <UNDEFINED> instruction: 0xf8cb4622
   26e50:	str	r3, [lr, -r8, lsr #32]!
   26e54:			; <UNDEFINED> instruction: 0xe7f56213
   26e58:	stmib	fp, {r1, r5, r9, fp, sp, lr}^
   26e5c:			; <UNDEFINED> instruction: 0xf8c25209
   26e60:	eorvs	fp, r3, #0
   26e64:	stmdbcs	r1, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   26e68:	bls	5b530 <tcgetattr@plt+0x53dd4>
   26e6c:	andcs	r6, r0, #130	; 0x82
   26e70:	andcc	lr, r3, #192, 18	; 0x300000
   26e74:	str	r6, [r9, r2, asr #2]!
   26e78:	strtmi	r6, [r1], -r3, lsr #1
   26e7c:	movwls	r6, #6328	; 0x18b8
   26e80:	blx	ff5e4e84 <tcgetattr@plt+0xff5dd728>
   26e84:			; <UNDEFINED> instruction: 0xf8c49b01
   26e88:	str	fp, [pc, r8]
   26e8c:	str	r6, [r7, r3, lsr #4]!
   26e90:	strtmi	r6, [r1], -r3, ror #1
   26e94:	movwls	r6, #6328	; 0x18b8
   26e98:	blx	ff2e4e9c <tcgetattr@plt+0xff2dd740>
   26e9c:			; <UNDEFINED> instruction: 0xf8c49b01
   26ea0:	str	fp, [r3, ip]
   26ea4:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   26ea8:	blx	e2eb0 <tcgetattr@plt+0xdb754>
   26eac:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   26eb0:			; <UNDEFINED> instruction: 0xf9fef000
   26eb4:	andeq	r8, r2, r8, lsl r2
   26eb8:	andeq	lr, r2, lr, ror #29
   26ebc:	andeq	lr, r2, r6, ror #29
   26ec0:	stmvs	r4, {r4, r8, sl, ip, sp, pc}
   26ec4:			; <UNDEFINED> instruction: 0xf1046901
   26ec8:	strtmi	r0, [r0], -ip, ror #5
   26ecc:	ldc2	7, cr15, [sl], #1020	; 0x3fc
   26ed0:	ldrdeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   26ed4:	movwcs	fp, #312	; 0x138
   26ed8:	movwcc	lr, #18880	; 0x49c0
   26edc:			; <UNDEFINED> instruction: 0xf964f7ff
   26ee0:			; <UNDEFINED> instruction: 0xf7ff4620
   26ee4:	stmdami	r3, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
   26ee8:	pop	{r0, r5, r9, sl, lr}
   26eec:	ldrbtmi	r4, [r8], #-16
   26ef0:	ldcllt	0, cr15, [sl], #8
   26ef4:	andeq	r5, r2, lr, asr #28
   26ef8:	push	{r0, r1, r3, r6, r7, r8, fp, sp, lr}
   26efc:	strdlt	r4, [r3], r0
   26f00:	suble	r2, sl, r0, lsl #22
   26f04:	strmi	r4, [r7], -sp, lsl #12
   26f08:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26f0c:			; <UNDEFINED> instruction: 0x46446a5b
   26f10:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   26f14:	mvnsle	r2, r0, lsl #22
   26f18:	svceq	0x0001f1b8
   26f1c:	ldmdbmi	r5!, {r0, r2, r3, r4, r5, r8, fp, ip, lr, pc}
   26f20:			; <UNDEFINED> instruction: 0x0110f8d7
   26f24:			; <UNDEFINED> instruction: 0xf0034479
   26f28:			; <UNDEFINED> instruction: 0xf8d5fe5f
   26f2c:	andls	fp, r1, r0
   26f30:	svceq	0x0000f1bb
   26f34:			; <UNDEFINED> instruction: 0xf8d5d12e
   26f38:	strmi	sl, [r2, #8]!
   26f3c:	bl	feadbbf8 <tcgetattr@plt+0xfead449c>
   26f40:	strbmi	r0, [r0, #-4]
   26f44:	stmibvs	lr!, {r0, r3, r5, r8, r9, ip, lr, pc}^
   26f48:			; <UNDEFINED> instruction: 0x4641b33e
   26f4c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26f50:			; <UNDEFINED> instruction: 0xf8def024
   26f54:	ssatmi	r4, #20, sl, asr #12
   26f58:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
   26f5c:	smlalbblt	r4, fp, r1, r6
   26f60:	bcs	93530 <tcgetattr@plt+0x8bdd4>
   26f64:	bicslt	sp, r3, pc, lsl r0
   26f68:	stmdavs	sl!, {r0, r1, r3, r4, r7, r9, sl, lr}
   26f6c:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
   26f70:	mvnsle	r2, r0, lsl #22
   26f74:	stmdbmi	r4, {r0, r3, r8, r9, fp, ip, sp, lr, pc}
   26f78:	stmdbeq	r9, {r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   26f7c:	mvnsle	r2, r0, lsl #20
   26f80:	ldrdcc	pc, [r8], -fp
   26f84:			; <UNDEFINED> instruction: 0x46384659
   26f88:	streq	lr, [r3], -r9, lsr #23
   26f8c:			; <UNDEFINED> instruction: 0xf7ff4633
   26f90:	ands	pc, fp, r5, lsl #24
   26f94:	svceq	0x0001f1bb
   26f98:			; <UNDEFINED> instruction: 0xf04fd01f
   26f9c:	strbmi	r0, [r0], -r0, lsl #16
   26fa0:	pop	{r0, r1, ip, sp, pc}
   26fa4:	bls	8af6c <tcgetattr@plt+0x83810>
   26fa8:			; <UNDEFINED> instruction: 0x46384659
   26fac:			; <UNDEFINED> instruction: 0xf926f7ff
   26fb0:	stfeqd	f7, [r1], {9}
   26fb4:	strbmi	fp, [ip], r0, lsl #18
   26fb8:	ldrdcc	pc, [ip], -fp
   26fbc:	ldrbmi	r2, [r9], -r1, lsl #4
   26fc0:	bl	feb388a8 <tcgetattr@plt+0xfeb3114c>
   26fc4:	ldrtmi	r0, [r3], -r3, lsl #12
   26fc8:	blx	ffa64fce <tcgetattr@plt+0xffa5d872>
   26fcc:			; <UNDEFINED> instruction: 0xf8db2e00
   26fd0:	svclt	0x00183024
   26fd4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26fd8:	bls	a0ef4 <tcgetattr@plt+0x99798>
   26fdc:	ldrtmi	r4, [r8], -r9, lsr #12
   26fe0:			; <UNDEFINED> instruction: 0xf90cf7ff
   26fe4:	ldrdge	pc, [ip], -r5
   26fe8:	adcle	r2, r6, r0, lsl #16
   26fec:	bcc	2341c <tcgetattr@plt+0x1bcc0>
   26ff0:	svclt	0x0000e7a3
   26ff4:	andeq	r7, r2, r4, ror lr
   26ff8:	stmdbvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   26ffc:			; <UNDEFINED> instruction: 0xb1ac685c
   27000:	and	r6, r1, r5, lsl #17
   27004:	orrlt	r6, ip, r4, ror #16
   27008:	strtmi	r4, [r8], -r1, lsr #12
   2700c:			; <UNDEFINED> instruction: 0xff74f7ff
   27010:	rscsle	r2, r7, r0, lsl #16
   27014:	ldrdeq	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   27018:	stmib	r0, {r8, r9, sp}^
   2701c:			; <UNDEFINED> instruction: 0xf7ff3304
   27020:	strtmi	pc, [r8], -r3, asr #17
   27024:	ldrhtmi	lr, [r8], -sp
   27028:	bllt	1c6502c <tcgetattr@plt+0x1c5d8d0>
   2702c:	svclt	0x0000bd38
   27030:	stmdami	r5!, {r1, r9, sl, lr}
   27034:	stmdbmi	r5!, {r0, r1, r3, r9, sl, lr}
   27038:	ldrbtmi	fp, [r8], #-1392	; 0xfffffa90
   2703c:	addlt	r4, sl, r4, lsr #24
   27040:	ldrbtmi	r5, [ip], #-2113	; 0xfffff7bf
   27044:	tstls	r9, r9, lsl #16
   27048:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   2704c:	movtlt	r6, #38945	; 0x9821
   27050:	tstcs	r1, r5, lsl #16
   27054:	stmib	r0, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27058:	eorle	r3, pc, r1
   2705c:	stmdage	r6, {r0, r2, r8, fp, ip, pc}
   27060:			; <UNDEFINED> instruction: 0xf023221b
   27064:	andcc	pc, r1, r9, lsr #26
   27068:	tstcs	r0, r8, lsr #32
   2706c:			; <UNDEFINED> instruction: 0xf7e0a807
   27070:	ldmib	sp, {r3, r5, r7, fp, sp, lr, pc}^
   27074:	cfsh32ls	mvfx2, mvfx6, #7
   27078:	stmdavs	r0!, {r0, r8, sp}
   2707c:	stmib	sp, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
   27080:	bmi	52fc88 <tcgetattr@plt+0x52852c>
   27084:	ldrbtmi	r9, [sl], #-1539	; 0xfffff9fd
   27088:			; <UNDEFINED> instruction: 0xf7e09502
   2708c:	strdcc	lr, [r1], -ip
   27090:	stmdavs	r0!, {r2, r4, ip, lr, pc}
   27094:	svc	0x0004f7df
   27098:			; <UNDEFINED> instruction: 0xf7df9806
   2709c:	stmdals	r5, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   270a0:	svc	0x003af7df
   270a4:	blmi	2798dc <tcgetattr@plt+0x272180>
   270a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   270ac:	blls	28111c <tcgetattr@plt+0x2799c0>
   270b0:			; <UNDEFINED> instruction: 0xf04f405a
   270b4:	mrsle	r0, LR_abt
   270b8:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   270bc:			; <UNDEFINED> instruction: 0xf7e02001
   270c0:			; <UNDEFINED> instruction: 0xf7dfe924
   270c4:	svclt	0x0000ef96
   270c8:	andeq	fp, r4, sl, asr fp
   270cc:	andeq	r0, r0, r8, ror r3
   270d0:	andeq	ip, r4, r2, lsr sl
   270d4:	andeq	lr, r2, lr, lsl sp
   270d8:	andeq	fp, r4, ip, ror #21
   270dc:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
   270e0:	movwcc	r6, #6227	; 0x1853
   270e4:			; <UNDEFINED> instruction: 0x47706053
   270e8:	muleq	r4, r6, r9
   270ec:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   270f0:			; <UNDEFINED> instruction: 0x47706858
   270f4:	andeq	ip, r4, r6, lsl #19
   270f8:	blmi	214520 <tcgetattr@plt+0x20cdc4>
   270fc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   27100:			; <UNDEFINED> instruction: 0xf7e0b108
   27104:	blmi	1a188c <tcgetattr@plt+0x19a130>
   27108:	ldrbtmi	r2, [fp], #-0
   2710c:	pop	{r3, r4, sp, lr}
   27110:			; <UNDEFINED> instruction: 0xf7df4008
   27114:	svclt	0x0000bee5
   27118:	andeq	ip, r4, r8, ror r9
   2711c:	andeq	ip, r4, sl, ror #18
   27120:	blmi	8399a4 <tcgetattr@plt+0x832248>
   27124:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   27128:	addlt	r4, r3, pc, lsl sp
   2712c:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
   27130:	movwls	r6, #6171	; 0x181b
   27134:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27138:	ldmdblt	fp, {r0, r1, r3, r5, r6, fp, sp, lr}^
   2713c:	blmi	6799b0 <tcgetattr@plt+0x672254>
   27140:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27144:	blls	811b4 <tcgetattr@plt+0x79a58>
   27148:			; <UNDEFINED> instruction: 0xf04f405a
   2714c:			; <UNDEFINED> instruction: 0xd1240300
   27150:	ldclt	0, cr11, [r0, #-12]!
   27154:			; <UNDEFINED> instruction: 0xf7ff4604
   27158:			; <UNDEFINED> instruction: 0xf7e0ffcf
   2715c:	ldmdbmi	r4, {r4, r6, r7, fp, sp, lr, pc}
   27160:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   27164:	strbtmi	r4, [r8], -r3, lsl #12
   27168:			; <UNDEFINED> instruction: 0xf8d8f022
   2716c:	stmdals	r0, {r0, r4, r8, fp, lr}
   27170:			; <UNDEFINED> instruction: 0xf7df4479
   27174:			; <UNDEFINED> instruction: 0x4604ee7c
   27178:	eorvs	r9, ip, r0, lsl #16
   2717c:	mcr	7, 6, pc, cr12, cr15, {6}	; <UNPREDICTABLE>
   27180:	sbcsle	r2, fp, r0, lsl #24
   27184:	strtmi	r2, [r0], -r0, lsl #6
   27188:	andcs	r4, r1, #26214400	; 0x1900000
   2718c:	ldmdb	r6!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27190:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   27194:	mcr	7, 5, pc, cr6, cr15, {6}	; <UNPREDICTABLE>
   27198:			; <UNDEFINED> instruction: 0xf7dfe7d0
   2719c:	svclt	0x0000ef2a
   271a0:	andeq	fp, r4, lr, ror #20
   271a4:	andeq	r0, r0, r8, ror r3
   271a8:	andeq	ip, r4, r6, asr #18
   271ac:	andeq	fp, r4, r4, asr sl
   271b0:	andeq	lr, r2, r2, asr ip
   271b4:	ldrdeq	r8, [r2], -ip
   271b8:	andeq	r0, r0, r7, ror r0
   271bc:	bmi	454200 <tcgetattr@plt+0x44caa4>
   271c0:	addlt	fp, r3, r0, lsl #10
   271c4:	blmi	4115dc <tcgetattr@plt+0x409e80>
   271c8:			; <UNDEFINED> instruction: 0xf851447a
   271cc:	ldmpl	r3, {r2, r8, r9, fp}^
   271d0:	movwls	r6, #6171	; 0x181b
   271d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   271d8:			; <UNDEFINED> instruction: 0xf7ff9100
   271dc:	bmi	2e6e88 <tcgetattr@plt+0x2df72c>
   271e0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   271e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   271e8:	subsmi	r9, sl, r1, lsl #22
   271ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   271f0:	andlt	sp, r3, r4, lsl #2
   271f4:	bl	165370 <tcgetattr@plt+0x15dc14>
   271f8:	ldrbmi	fp, [r0, -r4]!
   271fc:	mrc	7, 7, APSR_nzcv, cr8, cr15, {6}
   27200:	andeq	fp, r4, ip, asr #19
   27204:	andeq	r0, r0, r8, ror r3
   27208:			; <UNDEFINED> instruction: 0x0004b9b2
   2720c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   27210:	svclt	0x00d4f7ff
   27214:	andeq	r2, r3, r6, lsr #3
   27218:	cfstr32mi	mvfx11, [ip], {16}
   2721c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   27220:	movwcs	fp, #6475	; 0x194b
   27224:			; <UNDEFINED> instruction: 0xf7ff6063
   27228:	stmdami	r9, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2722c:			; <UNDEFINED> instruction: 0x4010e8bd
   27230:			; <UNDEFINED> instruction: 0xf7ff4478
   27234:	stmdami	r7, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   27238:			; <UNDEFINED> instruction: 0xf7ff4478
   2723c:	movwcs	pc, #4031	; 0xfbf	; <UNPREDICTABLE>
   27240:	pop	{r0, r1, r5, r6, sp, lr}
   27244:			; <UNDEFINED> instruction: 0xf7ff4010
   27248:	svclt	0x0000bf57
   2724c:	andeq	ip, r4, r8, asr r8
   27250:	muleq	r2, r4, fp
   27254:	muleq	r2, r8, fp
   27258:	ldmdbmi	r2, {r0, r1, r2, r3, sl, ip, sp, pc}
   2725c:	ldrbtmi	r4, [r9], #-2834	; 0xfffff4ee
   27260:	addlt	fp, r9, r0, lsl #10
   27264:	bge	2bd598 <tcgetattr@plt+0x2b5e3c>
   27268:	movwls	r6, #30747	; 0x781b
   2726c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27270:	blcc	1653c0 <tcgetattr@plt+0x15dc64>
   27274:	andls	r9, r6, #201326592	; 0xc000000
   27278:	ldm	ip, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2727c:			; <UNDEFINED> instruction: 0xf7df6800
   27280:	bmi	2e3218 <tcgetattr@plt+0x2dbabc>
   27284:	tstcs	r1, r3, lsl #22
   27288:	andls	r4, r0, sl, ror r4
   2728c:			; <UNDEFINED> instruction: 0xf7dfa805
   27290:			; <UNDEFINED> instruction: 0x3001efbc
   27294:	ldmib	sp, {r0, r1, ip, lr, pc}^
   27298:			; <UNDEFINED> instruction: 0xf7ff0105
   2729c:	andcs	pc, r1, r9, asr #29
   272a0:	ldmda	r2!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   272a4:	andeq	fp, r4, r6, lsr r9
   272a8:	andeq	r0, r0, r8, ror r3
   272ac:	andeq	lr, r2, r4, asr fp
   272b0:	tstcs	r1, pc, lsl #8
   272b4:	addlt	fp, r5, r0, lsl #10
   272b8:	ldrsbt	pc, [ip], -pc	; <UNPREDICTABLE>
   272bc:			; <UNDEFINED> instruction: 0xf8dfac06
   272c0:	stmdage	r1, {r2, r3, r4, r5, lr, pc}
   272c4:			; <UNDEFINED> instruction: 0xf85444fe
   272c8:	bmi	375ee0 <tcgetattr@plt+0x36e784>
   272cc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   272d0:			; <UNDEFINED> instruction: 0xf8dc447a
   272d4:			; <UNDEFINED> instruction: 0xf8cdc000
   272d8:			; <UNDEFINED> instruction: 0xf04fc00c
   272dc:	strls	r0, [r2], #-3072	; 0xfffff400
   272e0:	svc	0x0092f7df
   272e4:	andle	r3, r3, r1
   272e8:	ldrdeq	lr, [r1, -sp]
   272ec:	mcr2	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   272f0:			; <UNDEFINED> instruction: 0xf7e02001
   272f4:	svclt	0x0000e80a
   272f8:	ldrdeq	fp, [r4], -r0
   272fc:	andeq	r0, r0, r8, ror r3
   27300:	andeq	lr, r2, ip, lsl fp
   27304:	svcmi	0x00f0e92d
   27308:	ldmib	r1, {r0, r7, r9, sl, lr}^
   2730c:			; <UNDEFINED> instruction: 0xf04f6700
   27310:			; <UNDEFINED> instruction: 0xf8d03cff
   27314:			; <UNDEFINED> instruction: 0xf64f84b4
   27318:			; <UNDEFINED> instruction: 0xf6ce70fb
   2731c:	vld4.<illegal width 64>	{d7-d10}, [r7 :256]
   27320:	ldmdane	r4!, {r3, r4, r5, r6, r8, r9, fp, ip, sp}
   27324:	bl	12f8d54 <tcgetattr@plt+0x12f15f8>
   27328:			; <UNDEFINED> instruction: 0xf8d8050c
   2732c:	stccs	0, cr14, [r0, #-368]	; 0xfffffe90
   27330:	ldrdne	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   27334:	stccs	15, cr11, [r0], {8}
   27338:			; <UNDEFINED> instruction: 0xf8deb085
   2733c:	teqle	sl, #8
   27340:	svceq	0x0000f1bc
   27344:			; <UNDEFINED> instruction: 0xf8ded017
   27348:			; <UNDEFINED> instruction: 0xf04fb004
   2734c:			; <UNDEFINED> instruction: 0xf10b0a00
   27350:			; <UNDEFINED> instruction: 0xf8500008
   27354:	cmplt	ip, r8, lsl #24
   27358:	stccs	8, cr7, [sp], #-144	; 0xffffff70
   2735c:	ldmib	r0, {r1, r2, ip, lr, pc}^
   27360:	adcmi	r4, pc, #0, 10
   27364:	adcmi	fp, r6, #8, 30
   27368:	rscshi	pc, r3, r0
   2736c:	beq	a379c <tcgetattr@plt+0x9c040>
   27370:	ldrbmi	r3, [r4, #24]
   27374:	svccs	0x0000d1ed
   27378:	cdpcs	15, 6, cr11, cr10, cr8, {0}
   2737c:	svccs	0x0000d063
   27380:	cdpcs	15, 6, cr11, cr11, cr8, {0}
   27384:	cdpne	2, 15, cr13, cr2, cr11, {2}
   27388:	mvnscc	pc, #-1073741807	; 0xc0000011
   2738c:	svclt	0x00082b00
   27390:	rsbsle	r2, pc, #102400	; 0x19000
   27394:	ldmdale	sp!, {r3, r4, r9, fp, sp}^
   27398:			; <UNDEFINED> instruction: 0xf002e8df
   2739c:	ldclvc	12, cr7, [ip], #-628	; 0xfffffd8c
   273a0:	ldclvc	12, cr7, [ip], #-628	; 0xfffffd8c
   273a4:	ldcvc	12, cr7, [r3], #496	; 0x1f0
   273a8:	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
   273ac:	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
   273b0:	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
   273b4:			; <UNDEFINED> instruction: 0xf8d8009d
   273b8:			; <UNDEFINED> instruction: 0xf8da0004
   273bc:			; <UNDEFINED> instruction: 0xf0103028
   273c0:			; <UNDEFINED> instruction: 0xf0030001
   273c4:	andle	r0, r5, r3, lsl #8
   273c8:	svclt	0x00181e20
   273cc:	andlt	r2, r5, r1
   273d0:	svchi	0x00f0e8bd
   273d4:	ldrdpl	pc, [r0], -sl	; <UNPREDICTABLE>
   273d8:	ldrsbcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   273dc:	cmnle	lr, #1342177289	; 0x50000009
   273e0:	ldrdcc	pc, [ip], -lr
   273e4:	ldrmi	r3, [r3], #-516	; 0xfffffdfc
   273e8:	ldmdale	r8!, {r0, r2, r3, r4, r7, r9, lr}^
   273ec:	ldrsbcs	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   273f0:	ldrdcc	pc, [r4], -sl	; <UNPREDICTABLE>
   273f4:	adcmi	r1, fp, #21760	; 0x5500
   273f8:	ldrmi	sp, [r4], #881	; 0x371
   273fc:	stmdale	lr!, {r0, r1, r5, r6, r8, sl, lr}^
   27400:	rsbsle	r2, lr, r3, lsl #24
   27404:	bne	fe6f6010 <tcgetattr@plt+0xfe6ee8b4>
   27408:	rsbcc	pc, r0, r8, asr #17
   2740c:	sbcsle	r4, lr, fp, lsl #5
   27410:	ldrcc	pc, [r0], #-2265	; 0xfffff727
   27414:	movwvc	pc, #67	; 0x43	; <UNPREDICTABLE>
   27418:	ldrcc	pc, [r0], #-2249	; 0xfffff737
   2741c:	addscs	lr, r9, #56360960	; 0x35c0000
   27420:	vsubw.s8	q9, <illegal reg q0.5>, d0
   27424:	addsmi	r0, pc, #0, 4
   27428:	addsmi	fp, r6, #8, 30
   2742c:	adcsmi	sp, fp, #110	; 0x6e
   27430:	adcsmi	fp, r2, #8, 30
   27434:	addscs	sp, sl, #1610612738	; 0x60000002
   27438:	vsubw.s8	q9, <illegal reg q0.5>, d0
   2743c:	addsmi	r0, pc, #0, 4
   27440:	addsmi	fp, r6, #8, 30
   27444:	stfnep	f5, [lr], {38}	; 0x26
   27448:	ldrdcs	pc, [r4], -lr
   2744c:	ldfccp	f7, [pc], #48	; 27484 <tcgetattr@plt+0x1fd28>
   27450:	ldreq	pc, [r8], #-79	; 0xffffffb1
   27454:			; <UNDEFINED> instruction: 0x4608bf14
   27458:	and	r2, lr, r0
   2745c:			; <UNDEFINED> instruction: 0xf101458c
   27460:	andle	r0, ip, r1, lsl #2
   27464:	movwcs	pc, #6916	; 0x1b04	; <UNPREDICTABLE>
   27468:			; <UNDEFINED> instruction: 0xf8c8681b
   2746c:	tstlt	r3, r0, rrx
   27470:	blcs	b854e4 <tcgetattr@plt+0xb7dd88>
   27474:	addmi	sp, r8, #-1073741800	; 0xc0000018
   27478:	mcrrne	0, 6, sp, sp, cr1
   2747c:	ldrmi	sp, [r3], -lr, ror #3
   27480:	ldrb	r2, [r1, r0, lsl #2]!
   27484:	svclt	0x00082f00
   27488:	eorsle	r2, pc, fp, ror #28
   2748c:	svclt	0x00082f00
   27490:	eorle	r2, r0, r1, ror lr
   27494:	andlt	r2, r5, r0
   27498:	svchi	0x00f0e8bd
   2749c:	ldmdbvs	r0, {r0, r5, r9, sl, lr}
   274a0:	blx	1d65452 <tcgetattr@plt+0x1d5dcf6>
   274a4:	strmi	r6, [r4], -r5, lsl #16
   274a8:	rsbsle	r2, r1, r1, lsl #26
   274ac:	tstle	r2, r2, lsl #26
   274b0:	ldrdcs	pc, [r0], -r8
   274b4:	bvs	14d38e4 <tcgetattr@plt+0x14cc188>
   274b8:			; <UNDEFINED> instruction: 0xf1083210
   274bc:	movwcs	r0, #264	; 0x108
   274c0:			; <UNDEFINED> instruction: 0xf7eb6860
   274c4:	andls	pc, r3, r7, asr #16
   274c8:			; <UNDEFINED> instruction: 0xf7f06860
   274cc:	stmdbls	r3, {r0, r1, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   274d0:			; <UNDEFINED> instruction: 0xf7ea4648
   274d4:			; <UNDEFINED> instruction: 0x2001ffb7
   274d8:	pop	{r0, r2, ip, sp, pc}
   274dc:	stccs	15, cr8, [r3], {240}	; 0xf0
   274e0:	strdcc	sp, [r1, -r9]
   274e4:	svcge	0x0073f43f
   274e8:	ldrcc	pc, [r0], #-2265	; 0xfffff727
   274ec:	rscscc	pc, pc, #79	; 0x4f
   274f0:	rsbcs	pc, r0, r8, asr #17
   274f4:	movwvc	pc, #67	; 0x43	; <UNPREDICTABLE>
   274f8:	ldrcc	pc, [r0], #-2249	; 0xfffff737
   274fc:	pop	{r0, r2, ip, sp, pc}
   27500:	mcrrne	15, 15, r8, fp, cr0
   27504:			; <UNDEFINED> instruction: 0xf8ded0e7
   27508:	eor	fp, r5, r4
   2750c:			; <UNDEFINED> instruction: 0xf8de1c4f
   27510:			; <UNDEFINED> instruction: 0xf04f0004
   27514:	svclt	0x00140218
   27518:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   2751c:	stmdbcc	r1, {r0, r1, r3, r6, sl, fp, ip}
   27520:	svclt	0x00982b01
   27524:	mvnscc	pc, ip, lsl #2
   27528:	rsbne	pc, r0, r8, asr #17
   2752c:	vqrdmulh.s<illegal width 8>	d15, d1, d2
   27530:	tstlt	r3, r3, asr #17
   27534:	blcs	b855a8 <tcgetattr@plt+0xb7de4c>
   27538:	addmi	sp, ip, #1073741824	; 0x40000000
   2753c:			; <UNDEFINED> instruction: 0xf8d9d1ee
   27540:	andcs	r3, r0, r0, lsl r4
   27544:	movwvc	pc, #67	; 0x43	; <UNPREDICTABLE>
   27548:	ldrcc	pc, [r0], #-2249	; 0xfffff737
   2754c:	pop	{r0, r2, ip, sp, pc}
   27550:	usub8mi	r8, r1, r0
   27554:	rsbge	pc, r0, r8, asr #17
   27558:	blx	f01c2 <tcgetattr@plt+0xe8a66>
   2755c:	bl	324168 <tcgetattr@plt+0x31ca0c>
   27560:			; <UNDEFINED> instruction: 0xf85b0203
   27564:	blcs	33578 <tcgetattr@plt+0x2be1c>
   27568:	ldmdavc	fp, {r0, r2, r4, r5, r7, ip, lr, pc}
   2756c:	adcsle	r2, r2, sp, lsr #22
   27570:	ldrdmi	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   27574:	addsle	r2, r1, r0, lsl #24
   27578:	ldrdpl	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2757c:	ldmib	r2, {r4, r5, r6, r9, sl, lr}^
   27580:	strls	r2, [r0, #-770]	; 0xfffffcfe
   27584:	movwcs	r4, #1952	; 0x7a0
   27588:			; <UNDEFINED> instruction: 0xf8c82001
   2758c:	ldr	r3, [lr, -r4, rrx]
   27590:			; <UNDEFINED> instruction: 0xf7eb6880
   27594:	andls	pc, r3, r7, ror #16
   27598:			; <UNDEFINED> instruction: 0xf7df68a0
   2759c:			; <UNDEFINED> instruction: 0x4648ecbe
   275a0:			; <UNDEFINED> instruction: 0xf7ea9903
   275a4:	strtmi	pc, [r8], -pc, asr #30
   275a8:	svclt	0x0000e711
   275ac:	tstcs	r0, ip, lsr #20
   275b0:	svcmi	0x00f0e92d
   275b4:			; <UNDEFINED> instruction: 0xf8d0447a
   275b8:			; <UNDEFINED> instruction: 0xb09164b4
   275bc:	strmi	r4, [r7], -r9, lsr #22
   275c0:	stmdaeq	r4!, {r1, r2, r8, ip, sp, lr, pc}
   275c4:			; <UNDEFINED> instruction: 0xf8d6a806
   275c8:			; <UNDEFINED> instruction: 0x3784905c
   275cc:	ldmpl	r3, {r0, r2, ip, pc}^
   275d0:	ldmdavs	fp, {r1, r6, r9, sl, lr}
   275d4:			; <UNDEFINED> instruction: 0xf04f930f
   275d8:			; <UNDEFINED> instruction: 0xf0060300
   275dc:	stmdals	r5, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   275e0:			; <UNDEFINED> instruction: 0xf0072108
   275e4:	mrcvs	12, 1, APSR_nzcv, cr2, cr11, {5}
   275e8:	strbmi	r9, [r9], -r5, lsl #16
   275ec:	blx	fe163616 <tcgetattr@plt+0xfe15beba>
   275f0:			; <UNDEFINED> instruction: 0xf0079805
   275f4:	bvs	ffd26e68 <tcgetattr@plt+0xffd1f70c>
   275f8:	blge	5a1d58 <tcgetattr@plt+0x59a5fc>
   275fc:			; <UNDEFINED> instruction: 0xb1ab689b
   27600:	bl	2f0608 <tcgetattr@plt+0x2e8eac>
   27604:			; <UNDEFINED> instruction: 0xf8cd0304
   27608:	movwls	sl, #12296	; 0x3008
   2760c:			; <UNDEFINED> instruction: 0xf8d92300
   27610:	ldrmi	r5, [r9], -ip
   27614:	strbmi	r9, [r2], -r0, lsl #8
   27618:	ldrtmi	r3, [r8], -r4, lsl #10
   2761c:	strcc	r9, [r1], #-1281	; 0xfffffaff
   27620:	mrc2	0, 7, pc, cr12, cr6, {0}
   27624:	ldmvs	fp, {r0, r1, r4, r5, r6, r7, r9, fp, sp, lr}
   27628:	stmiale	sl!, {r0, r1, r5, r7, r9, lr}^
   2762c:			; <UNDEFINED> instruction: 0xf0126872
   27630:	andle	r0, ip, r1, lsl #4
   27634:	blmi	2f9e6c <tcgetattr@plt+0x2f2710>
   27638:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2763c:	blls	4016ac <tcgetattr@plt+0x3f9f50>
   27640:			; <UNDEFINED> instruction: 0xf04f405a
   27644:	mrsle	r0, (UNDEF: 56)
   27648:	pop	{r0, r4, ip, sp, pc}
   2764c:	shsub8mi	r8, r8, r0
   27650:	orrpl	pc, r0, pc, asr #8
   27654:			; <UNDEFINED> instruction: 0xf8d4f015
   27658:			; <UNDEFINED> instruction: 0xf7dfe7ec
   2765c:	svclt	0x0000ecca
   27660:	andeq	fp, r4, r0, ror #11
   27664:	andeq	r0, r0, r8, ror r3
   27668:	andeq	fp, r4, ip, asr r5
   2766c:	svcmi	0x00f0e92d
   27670:	bmi	18f8ed4 <tcgetattr@plt+0x18f1778>
   27674:	blmi	18f90dc <tcgetattr@plt+0x18f1980>
   27678:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   2767c:	cfmsub32ls	mvax0, mvfx4, mvfx0, mvfx4
   27680:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   27684:			; <UNDEFINED> instruction: 0xf04f9305
   27688:	stmvs	r3, {r8, r9}
   2768c:	rsbsle	r2, fp, r0, lsl #18
   27690:	strmi	r6, [sp], -sl, lsl #16
   27694:	rsbsle	r2, r7, r0, lsl #20
   27698:	bcs	456e8 <tcgetattr@plt+0x3df8c>
   2769c:	mrrcne	0, 7, sp, r9, cr4
   276a0:	stmdavs	r0, {r3, r4, r9, sp}^
   276a4:	ldc2l	0, cr15, [ip, #132]	; 0x84
   276a8:	andscs	r6, r8, #10682368	; 0xa30000
   276ac:	adcvs	r1, r1, r9, asr ip
   276b0:	vqdmulh.s<illegal width 8>	d15, d3, d2
   276b4:	andls	r2, r3, #0, 6
   276b8:	beq	e22c0 <tcgetattr@plt+0xdab64>
   276bc:	strmi	r6, [r1], r0, rrx
   276c0:			; <UNDEFINED> instruction: 0xf8ca5083
   276c4:			; <UNDEFINED> instruction: 0xf8ca3004
   276c8:			; <UNDEFINED> instruction: 0xf8ca3008
   276cc:			; <UNDEFINED> instruction: 0xf8ca300c
   276d0:			; <UNDEFINED> instruction: 0xf8ca3010
   276d4:	mcrcs	0, 0, r3, cr0, cr4, {0}
   276d8:	addhi	pc, r6, r0
   276dc:			; <UNDEFINED> instruction: 0x46426971
   276e0:	ldrdgt	pc, [ip], -r6
   276e4:	ldmvs	r3!, {r3, r4, r5, r9, sl, lr}
   276e8:	smlabtgt	r0, sp, r9, lr
   276ec:			; <UNDEFINED> instruction: 0xf7f66829
   276f0:	strmi	pc, [r3], r3, lsr #17
   276f4:	mulcc	r0, fp, r8
   276f8:	rsbsle	r2, r1, r0, lsl #22
   276fc:	andle	r2, sl, sp, lsr #22
   27700:			; <UNDEFINED> instruction: 0xec02e9d5
   27704:	mvnsvc	pc, pc, asr #12
   27708:			; <UNDEFINED> instruction: 0xf02c2000
   2770c:	addmi	r0, fp, #67108864	; 0x4000000
   27710:	strmi	fp, [r6, #3848]	; 0xf08
   27714:	ldmdbmi	ip!, {r0, r1, r2, r3, r6, r8, ip, lr, pc}
   27718:	ldrbmi	sl, [sl], -r4, lsl #16
   2771c:			; <UNDEFINED> instruction: 0xf0214479
   27720:	blls	166f1c <tcgetattr@plt+0x15f7c0>
   27724:	bls	f908c <tcgetattr@plt+0xf1930>
   27728:	andcc	pc, r2, r9, asr #16
   2772c:	bl	ffd656b0 <tcgetattr@plt+0xffd5df54>
   27730:	cmnlt	r9, r9, lsr #18
   27734:	suble	r2, sl, r0, lsl #28
   27738:			; <UNDEFINED> instruction: 0xc014f8d6
   2773c:			; <UNDEFINED> instruction: 0xf8d64642
   27740:	ldrtmi	lr, [r8], -ip
   27744:	stmib	sp, {r0, r1, r4, r5, r7, fp, sp, lr}^
   27748:			; <UNDEFINED> instruction: 0xf7f6ec00
   2774c:			; <UNDEFINED> instruction: 0x4601f875
   27750:	movwcs	lr, #10709	; 0x29d5
   27754:	andsne	pc, r0, sl, asr #17
   27758:			; <UNDEFINED> instruction: 0xf8599903
   2775c:	stmib	sl, {r0}^
   27760:			; <UNDEFINED> instruction: 0xf7f72302
   27764:	stmiavs	r3!, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}^
   27768:	svclt	0x00384283
   2776c:	bmi	9ffaf4 <tcgetattr@plt+0x9f8398>
   27770:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   27774:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27778:	subsmi	r9, sl, r5, lsl #22
   2777c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27780:	andlt	sp, r7, ip, lsr r1
   27784:	svchi	0x00f0e8bd
   27788:	rscsle	r2, r0, r0, lsl #22
   2778c:	andscs	r1, r8, #22784	; 0x5900
   27790:			; <UNDEFINED> instruction: 0xf0216860
   27794:	stmiavs	r3!, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   27798:	ldfnee	f2, [sl], {24}
   2779c:	blx	7fa2e <tcgetattr@plt+0x782d2>
   277a0:	movwcs	pc, #259	; 0x103	; <UNPREDICTABLE>
   277a4:	rsbvs	r1, r0, r2, asr #16
   277a8:	subsvs	r5, r3, r3, asr #32
   277ac:	smullsvs	r6, r3, r3, r0
   277b0:	cmpvs	r3, r3, lsl r1
   277b4:			; <UNDEFINED> instruction: 0x4661e7db
   277b8:			; <UNDEFINED> instruction: 0xf7fd4670
   277bc:	ldmdbmi	r4, {r0, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   277c0:	ldrbtmi	r4, [r9], #-1626	; 0xfffff9a6
   277c4:	stmdage	r4, {r0, r1, r9, sl, lr}
   277c8:	stc2	0, cr15, [r8, #132]!	; 0x84
   277cc:	strbmi	lr, [r2], -r9, lsr #15
   277d0:			; <UNDEFINED> instruction: 0x46384633
   277d4:	strls	r9, [r0], -r1, lsl #12
   277d8:			; <UNDEFINED> instruction: 0xf82ef7f6
   277dc:	ldr	r4, [r7, r1, lsl #12]!
   277e0:	blcc	81a74 <tcgetattr@plt+0x7a318>
   277e4:	strb	r6, [r2, r3, lsr #1]
   277e8:	ldrtmi	r9, [r3], -r1, lsl #12
   277ec:	strbmi	r9, [r2], -r0, lsl #12
   277f0:	ldrtmi	r6, [r8], -r9, lsr #16
   277f4:			; <UNDEFINED> instruction: 0xf820f7f6
   277f8:	ldrb	r4, [fp, -r3, lsl #13]!
   277fc:	bl	ffe65780 <tcgetattr@plt+0xffe5e024>
   27800:	andeq	fp, r4, sl, lsl r5
   27804:	andeq	r0, r0, r8, ror r3
   27808:	muleq	r3, r8, ip
   2780c:	andeq	fp, r4, r2, lsr #8
   27810:	andeq	lr, r2, r6, lsr r6
   27814:	mvnsmi	lr, sp, lsr #18
   27818:	stmdavs	ip, {r1, r7, ip, sp, pc}
   2781c:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   27820:			; <UNDEFINED> instruction: 0x4605b17c
   27824:			; <UNDEFINED> instruction: 0x461f4616
   27828:	strtmi	r4, [r1], -ip, lsl #12
   2782c:			; <UNDEFINED> instruction: 0x4632463b
   27830:			; <UNDEFINED> instruction: 0xf8cd4628
   27834:			; <UNDEFINED> instruction: 0xf7ff8000
   27838:			; <UNDEFINED> instruction: 0xf854ff19
   2783c:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip}
   27840:	strdlt	sp, [r2], -r3
   27844:	ldrhhi	lr, [r0, #141]!	; 0x8d
   27848:	tstcs	r0, r8, lsr r5
   2784c:	andcs	r4, r1, r5, lsl #12
   27850:	stc2l	0, cr15, [r6], #132	; 0x84
   27854:	strtmi	r4, [r8], -r4, lsl #12
   27858:	stc2	0, cr15, [r6, #-132]!	; 0xffffff7c
   2785c:	strtmi	r4, [r0], -r3, lsl #12
   27860:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
   27864:	ldrblt	r6, [r0, #-2179]!	; 0xfffff77d
   27868:	cmnlt	fp, r5, lsl #12
   2786c:	strtmi	r2, [r6], -r0, lsl #8
   27870:	strcc	r6, [r1], -fp, ror #16
   27874:			; <UNDEFINED> instruction: 0xf7df5918
   27878:	stmdavs	fp!, {r4, r6, r8, r9, fp, sp, lr, pc}^
   2787c:	ldrcc	r4, [r8], #-1059	; 0xfffffbdd
   27880:			; <UNDEFINED> instruction: 0xf7df6918
   27884:	stmiavs	fp!, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
   27888:	ldmle	r1!, {r0, r1, r4, r5, r7, r9, lr}^
   2788c:			; <UNDEFINED> instruction: 0xf7df6868
   27890:	stmdavs	r8!, {r2, r6, r8, r9, fp, sp, lr, pc}
   27894:	bl	1065818 <tcgetattr@plt+0x105e0bc>
   27898:	pop	{r3, r5, r9, sl, lr}
   2789c:			; <UNDEFINED> instruction: 0xf7df4070
   278a0:	svclt	0x0000bb39
   278a4:	addlt	fp, r2, r0, ror r5
   278a8:	ldrtmi	pc, [r4], #2256	; 0x8d0	; <UNPREDICTABLE>
   278ac:	tstlt	r8, r0, lsr #16
   278b0:	cdp2	7, 4, cr15, cr10, cr10, {7}
   278b4:	cmplt	r5, r5, ror #28
   278b8:	andcs	r6, r0, #2656	; 0xa60
   278bc:			; <UNDEFINED> instruction: 0xf64f6de0
   278c0:			; <UNDEFINED> instruction: 0xf04f73ff
   278c4:			; <UNDEFINED> instruction: 0x960031ff
   278c8:			; <UNDEFINED> instruction: 0xf10447a8
   278cc:			; <UNDEFINED> instruction: 0xf0080024
   278d0:	stclvs	14, cr15, [r0, #236]!	; 0xec
   278d4:			; <UNDEFINED> instruction: 0xffc6f7ff
   278d8:	andlt	r4, r2, r0, lsr #12
   278dc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   278e0:	bllt	665864 <tcgetattr@plt+0x65e108>
   278e4:	ldrbmi	lr, [r0, sp, lsr #18]!
   278e8:	strmi	fp, [r5], -r2, lsl #1
   278ec:			; <UNDEFINED> instruction: 0xf8dd68c0
   278f0:	andcc	r8, r4, ip, lsr #32
   278f4:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   278f8:	ldrdmi	pc, [r8], r8
   278fc:	teqle	sl, #132, 4	; 0x40000008
   27900:	stmiavs	fp!, {r1, r2, r3, r4, r9, sl, lr}
   27904:			; <UNDEFINED> instruction: 0xf8d84692
   27908:	movwcc	r2, #8332	; 0x208c
   2790c:	teqle	r2, #-1610612727	; 0xa0000009
   27910:	andcs	r4, r1, pc, lsl #12
   27914:			; <UNDEFINED> instruction: 0xf021216c
   27918:	strmi	pc, [r4], -r3, lsl #25
   2791c:	strge	lr, [r0, -r0, asr #19]
   27920:	svceq	0x0000f1b9
   27924:	andcc	sp, r8, r3
   27928:			; <UNDEFINED> instruction: 0xf7e54649
   2792c:	stmiavs	sl!, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   27930:	eoreq	pc, r4, r4, lsl #2
   27934:	movwcs	r6, #2281	; 0x8e9
   27938:	tstcc	r4, r2, lsl #4
   2793c:	cdp2	0, 6, cr15, cr2, cr8, {0}
   27940:	cfstr32ls	mvfx6, [sp, #-916]	; 0xfffffc6c
   27944:	blls	2b924c <tcgetattr@plt+0x2b1af0>
   27948:	bmi	32fd50 <tcgetattr@plt+0x3285f4>
   2794c:	stcls	6, cr6, [lr, #-404]	; 0xfffffe6c
   27950:	strvs	r4, [r3, #1146]!	; 0x47a
   27954:	mvnscc	pc, #79	; 0x4f
   27958:	strtvs	r6, [r3], -r6, ror #10
   2795c:	blmi	2413f8 <tcgetattr@plt+0x239c9c>
   27960:	strcs	lr, [r0], #-2509	; 0xfffff633
   27964:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
   27968:			; <UNDEFINED> instruction: 0xf009447a
   2796c:	andcs	pc, r0, pc, asr #20
   27970:	pop	{r1, ip, sp, pc}
   27974:			; <UNDEFINED> instruction: 0xf04f87f0
   27978:	udf	#37647	; 0x930f
   2797c:			; <UNDEFINED> instruction: 0xffffff51
   27980:			; <UNDEFINED> instruction: 0xfffff99b
   27984:			; <UNDEFINED> instruction: 0xfffffc41
   27988:	bcc	81a98 <tcgetattr@plt+0x7a33c>
   2798c:	subvs	sp, r2, r1
   27990:			; <UNDEFINED> instruction: 0xf7df4770
   27994:	svclt	0x0000babf
   27998:	svclt	0x0000e7f6
   2799c:			; <UNDEFINED> instruction: 0xf64fb5f8
   279a0:	stflss	f7, [r6, #-1020]	; 0xfffffc04
   279a4:			; <UNDEFINED> instruction: 0xf04f428b
   279a8:	svclt	0x00080000
   279ac:	stmdavs	ip!, {r1, r7, r9, lr}
   279b0:	tstcs	r1, ip, lsl #30
   279b4:	stmdavs	r0!, {r8, sp}
   279b8:	svclt	0x00182800
   279bc:	ldmdblt	r1, {r0, r8, sp}^
   279c0:	stcvs	8, cr6, [r0], #676	; 0x2a4
   279c4:	andle	r4, r6, #268435464	; 0x10000008
   279c8:	tsteq	r8, r7, ror #24
   279cc:	ldmdapl	r8!, {r1, r2, r3, r5, r6, r7, fp, sp, lr}
   279d0:	adcsmi	r6, r0, #64, 16	; 0x400000
   279d4:	stmdavs	r3!, {r0, r4, ip, lr, pc}^
   279d8:	svclt	0x00183b01
   279dc:	andle	r6, r4, r3, rrx
   279e0:	pop	{r3, r5, r9, sl, lr}
   279e4:			; <UNDEFINED> instruction: 0xf7df40f8
   279e8:			; <UNDEFINED> instruction: 0x4620ba95
   279ec:	b	fe565970 <tcgetattr@plt+0xfe55e214>
   279f0:	pop	{r3, r5, r9, sl, lr}
   279f4:			; <UNDEFINED> instruction: 0xf7df40f8
   279f8:	strbvs	fp, [r1, #2701]!	; 0xa8d
   279fc:	stmdavs	r9!, {r1, r2, r5, r8, r9, fp, sp, lr}^
   27a00:	ldrmi	r6, [r0, r0, lsr #18]!
   27a04:	svclt	0x0000e7e7
   27a08:	svcmi	0x00f0e92d
   27a0c:	stcvs	6, cr4, [r6, #608]	; 0x260
   27a10:	stcvs	6, cr4, [r3], {137}	; 0x89
   27a14:	ldmdbmi	r4!, {r0, r1, r4, r7, r9, sl, lr}
   27a18:	blcc	78b38 <tcgetattr@plt+0x713dc>
   27a1c:	ldrbtmi	r4, [r9], #-2611	; 0xfffff5cd
   27a20:	umulllt	r4, r9, lr, r2
   27a24:	stmpl	sl, {r2, r9, sl, lr}
   27a28:	stclvs	15, cr11, [r6, #544]	; 0x220
   27a2c:	ldmdavs	r2, {r0, r6, sl, fp, sp, lr}
   27a30:			; <UNDEFINED> instruction: 0xf04f9207
   27a34:	bls	4a823c <tcgetattr@plt+0x4a0ae0>
   27a38:	stmiapl	sp, {r0, r1, r4, r5, r8}^
   27a3c:	cmple	r4, r0, lsl #20
   27a40:	stmdage	r6, {r0, r1, r3, r5, r8, fp, lr}
   27a44:	ldrbtmi	r6, [r9], #-2474	; 0xfffff656
   27a48:			; <UNDEFINED> instruction: 0xa014f8d4
   27a4c:	stc2l	0, cr15, [r6], #-132	; 0xffffff7c
   27a50:			; <UNDEFINED> instruction: 0xf7ff9806
   27a54:			; <UNDEFINED> instruction: 0x2700fef9
   27a58:			; <UNDEFINED> instruction: 0x463b4651
   27a5c:	smladxls	r0, sl, r6, r4
   27a60:			; <UNDEFINED> instruction: 0xf7ff4682
   27a64:	stmdals	r6, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   27a68:	b	15e59ec <tcgetattr@plt+0x15de290>
   27a6c:			; <UNDEFINED> instruction: 0xf0212010
   27a70:			; <UNDEFINED> instruction: 0xf8d5fbbd
   27a74:	stmdavs	r1!, {r2, sp, lr, pc}^
   27a78:			; <UNDEFINED> instruction: 0xf8df465b
   27a7c:			; <UNDEFINED> instruction: 0x463ac078
   27a80:	bleq	a3e8c <tcgetattr@plt+0x9c730>
   27a84:	ldrbtmi	r4, [ip], #1593	; 0x639
   27a88:	ldrbmi	r4, [r0], -r5, lsl #12
   27a8c:			; <UNDEFINED> instruction: 0xf8c5602c
   27a90:	adcvs	r9, lr, r4
   27a94:	and	pc, ip, r5, asr #17
   27a98:	stmib	sp, {r2, r8, sl, ip, pc}^
   27a9c:			; <UNDEFINED> instruction: 0xf8cd9701
   27aa0:			; <UNDEFINED> instruction: 0xf8c48000
   27aa4:			; <UNDEFINED> instruction: 0xf8cdb004
   27aa8:			; <UNDEFINED> instruction: 0xf7ffc00c
   27aac:	stmiblt	r8!, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   27ab0:	blmi	3ba2fc <tcgetattr@plt+0x3b2ba0>
   27ab4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27ab8:	blls	201b28 <tcgetattr@plt+0x1fa3cc>
   27abc:			; <UNDEFINED> instruction: 0xf04f405a
   27ac0:	mrsle	r0, SP_hyp
   27ac4:	pop	{r0, r3, ip, sp, pc}
   27ac8:	stmdami	ip, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27acc:	ldrsbtge	pc, [r0], -pc	; <UNPREDICTABLE>
   27ad0:			; <UNDEFINED> instruction: 0xf0214478
   27ad4:	ldrbtmi	pc, [sl], #3049	; 0xbe9	; <UNPREDICTABLE>
   27ad8:	ldr	r9, [sl, r6]!
   27adc:			; <UNDEFINED> instruction: 0xf7ff4650
   27ae0:	strb	pc, [r5, r1, asr #29]!	; <UNPREDICTABLE>
   27ae4:	b	fe165a68 <tcgetattr@plt+0xfe15e30c>
   27ae8:	andeq	fp, r4, r6, ror r1
   27aec:	andeq	r0, r0, r8, ror r3
   27af0:	ldrdeq	lr, [r2], -r2
   27af4:			; <UNDEFINED> instruction: 0xffffff13
   27af8:	andeq	fp, r4, r0, ror #1
   27afc:	andeq	r4, r2, ip
   27b00:	ldrdeq	r7, [r4], -r6
   27b04:			; <UNDEFINED> instruction: 0x4604b5d0
   27b08:	ldrmi	fp, [r6], -r8, lsl #3
   27b0c:	ldmib	r4, {r0, r1, r2, r3, r4, r9, sl, lr}^
   27b10:	ldrtmi	r0, [r2], -r4, lsl #2
   27b14:	adcsmi	r4, r9, #61865984	; 0x3b00000
   27b18:	adcsmi	fp, r0, #8, 30
   27b1c:	bvs	fe85bb40 <tcgetattr@plt+0xfe8543e4>
   27b20:			; <UNDEFINED> instruction: 0xfff0f7ff
   27b24:	blvs	955f6c <tcgetattr@plt+0x94e810>
   27b28:	mvnsle	r2, r0, lsl #24
   27b2c:			; <UNDEFINED> instruction: 0x4620bdd0
   27b30:	svclt	0x0000bdd0
   27b34:	ldrlt	fp, [r8, #-336]!	; 0xfffffeb0
   27b38:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
   27b3c:	rsbvs	r6, r5, #160, 20	; 0xa0000
   27b40:			; <UNDEFINED> instruction: 0xfff8f7ff
   27b44:			; <UNDEFINED> instruction: 0x2c006b24
   27b48:	ldfltd	f5, [r8, #-992]!	; 0xfffffc20
   27b4c:	svclt	0x00004770
   27b50:	ldrlt	fp, [r8, #-448]!	; 0xfffffe40
   27b54:	blvs	739368 <tcgetattr@plt+0x731c0c>
   27b58:	blvs	16b9394 <tcgetattr@plt+0x16b1c38>
   27b5c:	cmplt	r4, r8, lsl r6
   27b60:	blvs	17008f0 <tcgetattr@plt+0x16f9194>
   27b64:			; <UNDEFINED> instruction: 0xf000601c
   27b68:	strtmi	pc, [r3], -pc, lsl #16
   27b6c:			; <UNDEFINED> instruction: 0x46186b1c
   27b70:			; <UNDEFINED> instruction: 0x2c006b5a
   27b74:	strdvs	sp, [sl], -r4	; <UNPREDICTABLE>
   27b78:	blvs	16f93e0 <tcgetattr@plt+0x16f1c84>
   27b7c:	pop	{r2, r3, r4, sp, lr}
   27b80:	and	r4, r1, r8, lsr r0
   27b84:	svclt	0x00004770
   27b88:			; <UNDEFINED> instruction: 0xf100b510
   27b8c:	strmi	r0, [r4], -ip, lsr #2
   27b90:			; <UNDEFINED> instruction: 0xf7ff6a80
   27b94:	stmibvs	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   27b98:	ldmib	lr!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27b9c:			; <UNDEFINED> instruction: 0xf7df69e0
   27ba0:			; <UNDEFINED> instruction: 0x4620e9bc
   27ba4:			; <UNDEFINED> instruction: 0x4010e8bd
   27ba8:	ldmiblt	r4!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27bac:	ldrbmi	lr, [r0, sp, lsr #18]!
   27bb0:	stmdavs	ip, {r0, r2, r9, sl, lr}
   27bb4:	cfstrscs	mvf6, [r0], {195}	; 0xc3
   27bb8:			; <UNDEFINED> instruction: 0xf103d041
   27bbc:	strmi	r0, [r9], r1, lsl #20
   27bc0:			; <UNDEFINED> instruction: 0x4690461f
   27bc4:	stcvs	6, cr2, [r9], #4
   27bc8:	sfmvs	f2, 2, [r8], #-64	; 0xffffffc0
   27bcc:			; <UNDEFINED> instruction: 0xf0213101
   27bd0:			; <UNDEFINED> instruction: 0xf8d8fb47
   27bd4:	stcvs	0, cr2, [fp]
   27bd8:	ldrdgt	pc, [r4], -r2
   27bdc:	tsteq	sl, r9, asr ip
   27be0:	bvs	fe880e8c <tcgetattr@plt+0xfe879730>
   27be4:	svclt	0x00182900
   27be8:	strbtvs	r2, [r8], #-1536	; 0xfffffa00
   27bec:	ldrmi	r5, [r0], #-132	; 0xffffff7c
   27bf0:	ldrdcs	pc, [r0], -ip
   27bf4:	ldrdgt	pc, [r0], -r4	; <UNPREDICTABLE>
   27bf8:	blx	fecae848 <tcgetattr@plt+0xfeca70ec>
   27bfc:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   27c00:	andvc	lr, r1, #192, 18	; 0x300000
   27c04:			; <UNDEFINED> instruction: 0xf1bc60a3
   27c08:	tstle	sl, r0, lsl #30
   27c0c:			; <UNDEFINED> instruction: 0x2c006b24
   27c10:			; <UNDEFINED> instruction: 0xf8d9d1d9
   27c14:	orrslt	r1, r1, r0
   27c18:	smlatbeq	r7, r8, ip, r6
   27c1c:	stfvsp	f3, [fp], #-384	; 0xfffffe80
   27c20:	movwcc	r1, #51676	; 0xc9dc
   27c24:			; <UNDEFINED> instruction: 0xf853340c
   27c28:	tstcc	r0, #12, 24	; 0xc00
   27c2c:	svclt	0x0008428a
   27c30:	ldcvs	8, cr15, [r0], {67}	; 0x43
   27c34:			; <UNDEFINED> instruction: 0xd1f6429c
   27c38:	stmdbcs	r0, {r0, r3, r8, r9, fp, sp, lr}
   27c3c:	pop	{r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   27c40:			; <UNDEFINED> instruction: 0xf10487f0
   27c44:			; <UNDEFINED> instruction: 0xf104022c
   27c48:	ldrbmi	r0, [r3], -r8, lsr #2
   27c4c:			; <UNDEFINED> instruction: 0xf7ff4628
   27c50:	ldrb	pc, [fp, sp, lsr #31]	; <UNPREDICTABLE>
   27c54:	stclvs	12, cr6, [r3, #520]	; 0x208
   27c58:	addsmi	r3, r3, #4096	; 0x1000
   27c5c:	stcvs	0, cr13, [r1, #40]	; 0x28
   27c60:	stclvs	3, cr3, [r2, #-4]
   27c64:	strmi	r6, [sl], #-1475	; 0xfffffa3d
   27c68:	addsmi	r3, r3, #4096	; 0x1000
   27c6c:	smlabbcc	r1, r4, pc, fp	; <UNPREDICTABLE>
   27c70:	ldrbmi	r6, [r0, -r1, lsl #11]!
   27c74:	rscsle	r2, ip, r0, lsl #18
   27c78:	stmib	r0, {r8, r9, sp}^
   27c7c:			; <UNDEFINED> instruction: 0x47703316
   27c80:	mcrrvs	13, 12, r6, r2, cr3
   27c84:	ldmpl	r3, {r0, r1, r3, r4, r8}^
   27c88:			; <UNDEFINED> instruction: 0x47706858
   27c8c:	ldrbtlt	r6, [r0], #3201	; 0xc81
   27c90:	ldrmi	fp, [pc], -r1, lsl #6
   27c94:	ldrdgt	pc, [r4], #-128	; 0xffffff80
   27c98:	movwcs	r4, #1558	; 0x616
   27c9c:	movwcc	lr, #4098	; 0x1002
   27ca0:	mulsle	r7, r9, r2
   27ca4:			; <UNDEFINED> instruction: 0xf85c011a
   27ca8:	ldmib	r2, {r1, sp}^
   27cac:	adcsmi	r4, sp, #4, 10	; 0x1000000
   27cb0:	adcsmi	fp, r4, #8, 30
   27cb4:	stfvsp	f5, [r2, #-972]	; 0xfffffc34
   27cb8:	cdpne	5, 5, cr6, cr1, cr3, {6}
   27cbc:	movwle	r4, #12953	; 0x3299
   27cc0:	strvs	r2, [r3, #768]	; 0x300
   27cc4:			; <UNDEFINED> instruction: 0x4770bcf0
   27cc8:	andeq	pc, r1, #-2147483600	; 0x80000030
   27ccc:	strvs	r4, [r3, #1043]	; 0x413
   27cd0:			; <UNDEFINED> instruction: 0x4770bcf0
   27cd4:	stmib	r0, {r8, r9, sp}^
   27cd8:	ldcllt	3, cr3, [r0], #88	; 0x58
   27cdc:	svclt	0x00004770
   27ce0:	stcvs	6, cr4, [r0], {3}
   27ce4:	ldfvsp	f3, [fp], {80}	; 0x50
   27ce8:	tstne	r0, r3, lsl #22
   27cec:	ldmdavs	sl, {sp}
   27cf0:	bvs	14b4938 <tcgetattr@plt+0x14ad1dc>
   27cf4:	andcc	fp, r1, r2, lsl #2
   27cf8:	mvnsle	r4, fp, lsl #5
   27cfc:	svclt	0x00004770
   27d00:	ldrbmi	lr, [r0, sp, lsr #18]!
   27d04:			; <UNDEFINED> instruction: 0xf8d0b082
   27d08:	strmi	ip, [r5], -r8, asr #32
   27d0c:			; <UNDEFINED> instruction: 0x670ae9dd
   27d10:			; <UNDEFINED> instruction: 0xf8dd4688
   27d14:			; <UNDEFINED> instruction: 0x46929030
   27d18:	svceq	0x0000f1bc
   27d1c:	tstcs	r0, sl, lsr #32
   27d20:	stclvs	6, cr4, [r8], #-48	; 0xffffffd0
   27d24:	ldrbmi	r0, [r2], -r3, lsr #2
   27d28:	stmiapl	r0, {r0, sl, ip, sp}^
   27d2c:	teqlt	fp, r3, asr #20
   27d30:	stmdbvs	r8!, {r0, r6, fp, sp, lr}
   27d34:	strvs	lr, [r0, -sp, asr #19]
   27d38:			; <UNDEFINED> instruction: 0xf8d547c0
   27d3c:	tstcs	r1, r8, asr #32
   27d40:	stmiale	lr!, {r2, r5, r7, r8, sl, lr}^
   27d44:	smlabbeq	r1, r1, r0, pc	; <UNPREDICTABLE>
   27d48:	svceq	0x0000f1b9
   27d4c:	tstcs	r0, r8, lsl #30
   27d50:	stfvsp	f3, [fp, #420]!	; 0x1a4
   27d54:	stclvs	6, cr4, [r9], #-328	; 0xfffffeb8
   27d58:	tsteq	fp, r8, lsr #18
   27d5c:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}^
   27d60:	stmib	sp, {r0, r1, r6, r9, sl, lr}^
   27d64:	andlt	r6, r2, sl, lsl #14
   27d68:			; <UNDEFINED> instruction: 0x47f0e8bd
   27d6c:	andlt	r4, r2, r8, lsl r7
   27d70:			; <UNDEFINED> instruction: 0x87f0e8bd
   27d74:	strb	r2, [r7, r1, lsl #2]!
   27d78:	svcmi	0x00f0e92d
   27d7c:	strmi	fp, [pc], -r3, lsl #1
   27d80:	lslcs	r4, r0, #13
   27d84:	ldmib	sp, {r0, sp}^
   27d88:			; <UNDEFINED> instruction: 0x4692b610
   27d8c:			; <UNDEFINED> instruction: 0xf0219301
   27d90:	bls	3e66b4 <tcgetattr@plt+0x3def58>
   27d94:	cmpcs	lr, r1, lsl #6
   27d98:	tstvs	r2, r0, lsl #10
   27d9c:	bls	3f95b4 <tcgetattr@plt+0x3f1e58>
   27da0:	rsbvs	r4, r3, r8, lsr r6
   27da4:	andhi	pc, ip, r4, asr #17
   27da8:	stmib	r4, {r1, r5, r6, r8, sp, lr}^
   27dac:	eorvs	fp, r5, #6291456	; 0x600000
   27db0:	cdp2	7, 5, cr15, cr12, cr0, {7}
   27db4:	blx	fec302f8 <tcgetattr@plt+0xfec28b9c>
   27db8:	ldrtmi	pc, [r8], -r0, lsl #7	; <UNPREDICTABLE>
   27dbc:			; <UNDEFINED> instruction: 0xf8c4095b
   27dc0:			; <UNDEFINED> instruction: 0xf7e03090
   27dc4:			; <UNDEFINED> instruction: 0xb170ff9b
   27dc8:	bl	314388 <tcgetattr@plt+0x30cc2c>
   27dcc:	strmi	r0, [r1], r6, lsl #13
   27dd0:	blne	165f44 <tcgetattr@plt+0x15e7e8>
   27dd4:			; <UNDEFINED> instruction: 0xf7df4648
   27dd8:	stmdblt	r0, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
   27ddc:	ldrbmi	r6, [lr, #-549]	; 0xfffffddb
   27de0:	streq	pc, [r1, #-261]	; 0xfffffefb
   27de4:	strdcs	sp, [r6, #-20]!	; 0xffffffec
   27de8:			; <UNDEFINED> instruction: 0xf7e04638
   27dec:	bllt	4676f0 <tcgetattr@plt+0x45ff94>
   27df0:	addseq	pc, r8, r4, asr #17
   27df4:			; <UNDEFINED> instruction: 0xf1049d0c
   27df8:			; <UNDEFINED> instruction: 0xf8d80060
   27dfc:	movwcs	r1, #328	; 0x148
   27e00:	rscvs	r9, r5, #4096	; 0x1000
   27e04:	adcvs	r9, r2, #832	; 0x340
   27e08:			; <UNDEFINED> instruction: 0xf8c44622
   27e0c:			; <UNDEFINED> instruction: 0x6325a024
   27e10:			; <UNDEFINED> instruction: 0xf8429d12
   27e14:			; <UNDEFINED> instruction: 0x63a23f34
   27e18:	andne	lr, r1, #3424256	; 0x344000
   27e1c:			; <UNDEFINED> instruction: 0xf0086028
   27e20:	blls	4e6dec <tcgetattr@plt+0x4df690>
   27e24:	ldmdavs	sl, {r5, r9, sl, lr}
   27e28:			; <UNDEFINED> instruction: 0xf0236a53
   27e2c:	subsvs	r0, r3, #67108864	; 0x4000000
   27e30:	pop	{r0, r1, ip, sp, pc}
   27e34:	strdcs	r8, [r6, #-240]!	; 0xffffff10
   27e38:			; <UNDEFINED> instruction: 0xf7e04638
   27e3c:			; <UNDEFINED> instruction: 0xf021ff5f
   27e40:			; <UNDEFINED> instruction: 0xf8c4fa33
   27e44:	bfi	r0, r8, #1, #21
   27e48:			; <UNDEFINED> instruction: 0x4604b538
   27e4c:	cmpcs	sl, r8, lsl #12
   27e50:			; <UNDEFINED> instruction: 0xf7e068e5
   27e54:	teqlt	r8, fp, lsl #28	; <UNPREDICTABLE>
   27e58:			; <UNDEFINED> instruction: 0xf8d368ab
   27e5c:			; <UNDEFINED> instruction: 0xf0033100
   27e60:	adcvs	r0, r3, r8, lsl #6
   27e64:	ldfltd	f3, [r8, #-140]!	; 0xffffff74
   27e68:	mvnscc	pc, #79	; 0x4f
   27e6c:	ldclt	0, cr6, [r8, #-652]!	; 0xfffffd74
   27e70:			; <UNDEFINED> instruction: 0xf01f4628
   27e74:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   27e78:	stmiavs	r8!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   27e7c:	ldrhtmi	lr, [r8], -sp
   27e80:	svclt	0x001ef00b
   27e84:	blmi	13ba7c0 <tcgetattr@plt+0x13b3064>
   27e88:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   27e8c:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   27e90:	mcrrvs	6, 0, r4, r2, cr4
   27e94:	movwls	r6, #22555	; 0x581b
   27e98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27e9c:			; <UNDEFINED> instruction: 0xf0002a00
   27ea0:	stclvs	0, cr8, [r3, #532]	; 0x214
   27ea4:	ldmpl	r3, {r0, r1, r3, r4, r8}^
   27ea8:	ldrdeq	lr, [r4, -r3]
   27eac:	stmib	sp, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
   27eb0:			; <UNDEFINED> instruction: 0xb12b0102
   27eb4:	blvs	fe882f44 <tcgetattr@plt+0xfe87b7e8>
   27eb8:	blvs	18fff0c <tcgetattr@plt+0x18f87b0>
   27ebc:	strtvs	r6, [r1], #-858	; 0xfffffca6
   27ec0:	bvs	87975c <tcgetattr@plt+0x872000>
   27ec4:	bge	c2864 <tcgetattr@plt+0xbb108>
   27ec8:	stmdbvs	r0!, {r8, r9, sp}
   27ecc:	svccc	0x0034f845
   27ed0:			; <UNDEFINED> instruction: 0x3098f8d4
   27ed4:	andls	r6, r1, #-1811939326	; 0x94000002
   27ed8:	blvs	18f9da0 <tcgetattr@plt+0x18f2644>
   27edc:	svclt	0x000c2b00
   27ee0:	tstcs	r0, r1, lsl #2
   27ee4:	addsne	pc, ip, r4, asr #17
   27ee8:	bls	9c300 <tcgetattr@plt+0x94ba4>
   27eec:			; <UNDEFINED> instruction: 0x1608e9d4
   27ef0:	ldrmi	r6, [r0, r0, lsr #18]!
   27ef4:	cmpeq	r0, r4, lsl #2	; <UNPREDICTABLE>
   27ef8:			; <UNDEFINED> instruction: 0xf7ff6be0
   27efc:	strtmi	pc, [r3], -r9, lsr #28
   27f00:	strcs	r6, [r0], -r0, ror #24
   27f04:	svcvs	0x003cf843
   27f08:			; <UNDEFINED> instruction: 0xf7df6423
   27f0c:			; <UNDEFINED> instruction: 0xf104e806
   27f10:			; <UNDEFINED> instruction: 0x46330238
   27f14:	strtmi	r4, [r0], -r9, lsr #12
   27f18:	ldrvs	lr, [r1], -r4, asr #19
   27f1c:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   27f20:	movwcs	lr, #10717	; 0x29dd
   27f24:	svclt	0x00081c59
   27f28:	svccc	0x00fff1b2
   27f2c:	stfvsp	f5, [r3, #28]!
   27f30:	tsteq	fp, r2, ror #24
   27f34:	ldmib	r3, {r0, r1, r4, r6, r7, fp, ip, lr}^
   27f38:	stmib	sp, {r2, r8, r9, sp}^
   27f3c:	strtmi	r2, [r0], -r2, lsl #6
   27f40:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   27f44:			; <UNDEFINED> instruction: 0xf8d46ea3
   27f48:	ldmdavs	r9, {r4, r7, sp}^
   27f4c:	orrslt	r6, sl, r1, lsr #10
   27f50:			; <UNDEFINED> instruction: 0xf64a689a
   27f54:			; <UNDEFINED> instruction: 0xf6ca23ab
   27f58:	stcvs	3, cr2, [r1], #680	; 0x2a8
   27f5c:	movweq	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
   27f60:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   27f64:	addmi	r6, fp, #415236096	; 0x18c00000
   27f68:	ldmdaeq	r3, {r2, r7, r8, r9, sl, fp, ip, sp, pc}^
   27f6c:	blcs	281500 <tcgetattr@plt+0x279da4>
   27f70:			; <UNDEFINED> instruction: 0x4613d818
   27f74:	and	r6, r1, r2, ror #10
   27f78:	strbvs	r6, [r3, #-2203]!	; 0xfffff765
   27f7c:	cdpne	13, 5, cr6, cr9, cr2, {7}
   27f80:	svclt	0x0084428a
   27f84:	bne	ff4f4790 <tcgetattr@plt+0xff4ed034>
   27f88:	svclt	0x00884a0e
   27f8c:	blmi	341620 <tcgetattr@plt+0x339ec4>
   27f90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27f94:	blls	182004 <tcgetattr@plt+0x17a8a8>
   27f98:			; <UNDEFINED> instruction: 0xf04f405a
   27f9c:	mrsle	r0, (UNDEF: 58)
   27fa0:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   27fa4:	stmdbcs	r1, {r0, r4, r6, r7, r9, fp, ip}
   27fa8:	strb	sp, [r2, r8, ror #17]!
   27fac:	rscscc	pc, pc, pc, asr #32
   27fb0:	mvnscc	pc, pc, asr #32
   27fb4:			; <UNDEFINED> instruction: 0xf7dfe77a
   27fb8:	svclt	0x0000e81c
   27fbc:	andeq	sl, r4, ip, lsl #26
   27fc0:	andeq	r0, r0, r8, ror r3
   27fc4:	andeq	sl, r4, r4, lsl #24
   27fc8:	mcrrvs	13, 12, r6, r1, cr2
   27fcc:	stmiapl	fp, {r0, r1, r4, r8}^
   27fd0:	tstlt	r2, sl, lsl sl
   27fd4:	andcs	r4, r1, #112, 14	; 0x1c00000
   27fd8:			; <UNDEFINED> instruction: 0xf7ff621a
   27fdc:	svclt	0x0000bf53
   27fe0:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
   27fe4:	mvnlt	r4, r4, lsl #12
   27fe8:	teqeq	r8, r4, lsl #2	; <UNPREDICTABLE>
   27fec:			; <UNDEFINED> instruction: 0xf7ff6b60
   27ff0:	stclvs	13, cr15, [r0], #-700	; 0xfffffd44
   27ff4:	svc	0x0090f7de
   27ff8:			; <UNDEFINED> instruction: 0xf1042300
   27ffc:	stmib	r4, {r5, r6}^
   28000:			; <UNDEFINED> instruction: 0xf0083311
   28004:			; <UNDEFINED> instruction: 0xf8d4faa1
   28008:			; <UNDEFINED> instruction: 0xf7de0094
   2800c:			; <UNDEFINED> instruction: 0xf8d4ef86
   28010:			; <UNDEFINED> instruction: 0xf7de0098
   28014:	stmdavs	r3!, {r1, r7, r8, r9, sl, fp, sp, lr, pc}^
   28018:	eorvs	r2, r2, r1, lsl #4
   2801c:	andle	r3, r6, r1, lsl #22
   28020:	ldclt	0, cr6, [r0, #-396]	; 0xfffffe74
   28024:	ldmvs	r8, {r0, r1, r6, r7, fp, sp, lr}
   28028:			; <UNDEFINED> instruction: 0xf8c8f00c
   2802c:			; <UNDEFINED> instruction: 0x4620e7dc
   28030:			; <UNDEFINED> instruction: 0x4010e8bd
   28034:	svclt	0x006ef7de
   28038:	svcmi	0x00f0e92d
   2803c:	strmi	fp, [sp], -r3, lsl #1
   28040:	ldmib	sp, {r1, r2, r9, sl, lr}^
   28044:	ldrmi	r8, [r7], -ip, lsl #18
   28048:	blt	3e27c4 <tcgetattr@plt+0x3db068>
   2804c:	stmdami	r6!, {r0, r2, r5, r8, fp, lr}
   28050:	strbmi	r4, [fp], -r2, asr #12
   28054:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   28058:	andlt	pc, r0, sp, asr #17
   2805c:	andge	pc, r4, sp, asr #17
   28060:			; <UNDEFINED> instruction: 0xf8acf7ff
   28064:	andcs	r2, r1, r8, lsr r1
   28068:			; <UNDEFINED> instruction: 0xf8daf021
   2806c:	ldrbmi	r4, [r8], -r4, lsl #12
   28070:	strpl	lr, [r0, -r4, asr #19]
   28074:	stmdbhi	r4, {r2, r6, r7, r8, fp, sp, lr, pc}
   28078:			; <UNDEFINED> instruction: 0xf916f021
   2807c:	ldrbmi	r4, [r0], -r3, lsl #12
   28080:			; <UNDEFINED> instruction: 0xf02161a3
   28084:			; <UNDEFINED> instruction: 0x4642f911
   28088:	mvnvs	r4, fp, asr #12
   2808c:			; <UNDEFINED> instruction: 0xf7ff6bf0
   28090:			; <UNDEFINED> instruction: 0xb1b8fd39
   28094:	bvs	b144d0 <tcgetattr@plt+0xb0cd74>
   28098:	bvs	11144cc <tcgetattr@plt+0x110cd70>
   2809c:	bvs	100a30 <tcgetattr@plt+0xf92d4>
   280a0:	strtmi	r6, [r3], -r3, lsr #4
   280a4:			; <UNDEFINED> instruction: 0xf1042200
   280a8:			; <UNDEFINED> instruction: 0xf8430130
   280ac:	rscvs	r2, r3, #40, 30	; 0xa0
   280b0:	bvs	ffb146ac <tcgetattr@plt+0xffb0cf50>
   280b4:	stmib	r4, {r5, r9, sl, lr}^
   280b8:	andsvs	r2, ip, ip, lsl #6
   280bc:	andlt	r6, r3, r9, ror #5
   280c0:	svchi	0x00f0e8bd
   280c4:	movwcc	r9, #6928	; 0x1b10
   280c8:	blls	457d20 <tcgetattr@plt+0x4505c4>
   280cc:	eorvs	r2, r3, #67108864	; 0x4000000
   280d0:	blvs	fed22074 <tcgetattr@plt+0xfed1a918>
   280d4:	stmib	r4, {r5, r9, sl, lr}^
   280d8:	andsvs	r5, ip, ip, lsl #6
   280dc:			; <UNDEFINED> instruction: 0xb00363b1
   280e0:	svchi	0x00f0e8bd
   280e4:	andeq	sp, r2, r0, lsr #29
   280e8:	ldrdeq	sp, [r2], -r6
   280ec:	stmdavs	ip, {r4, sl, ip, sp, pc}
   280f0:	movwcs	lr, #51665	; 0xc9d1
   280f4:	teqlt	r2, ip, ror #2
   280f8:	blvs	1300e4c <tcgetattr@plt+0x12f96f0>
   280fc:	blmi	166278 <tcgetattr@plt+0x15eb1c>
   28100:	andsvs	r4, sl, r8, lsl #12
   28104:	rscvs	lr, r3, #64, 10	; 0x10000000
   28108:			; <UNDEFINED> instruction: 0xf85d4608
   2810c:	andsvs	r4, sl, r4, lsl #22
   28110:	bcs	61600 <tcgetattr@plt+0x59ea4>
   28114:	orrvs	sp, r3, #240, 2	; 0x3c
   28118:	svclt	0x0000e7f0
   2811c:	svcmi	0x00f0e92d
   28120:	ldrcs	pc, [r4], #2271	; 0x8df
   28124:	blhi	2e35e0 <tcgetattr@plt+0x2dbe84>
   28128:	ldrcc	pc, [r0], #2271	; 0x8df
   2812c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28130:	stcvs	0, cr11, [r2], {169}	; 0xa9
   28134:			; <UNDEFINED> instruction: 0x9327681b
   28138:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2813c:	strcc	pc, [r0], #2271	; 0x8df
   28140:	stmiblt	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   28144:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   28148:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2814c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28150:	blls	a021c0 <tcgetattr@plt+0x9faa64>
   28154:			; <UNDEFINED> instruction: 0xf04f405a
   28158:			; <UNDEFINED> instruction: 0xf0400300
   2815c:	eorlt	r8, r9, fp, lsr #4
   28160:	blhi	2e345c <tcgetattr@plt+0x2dbd00>
   28164:	svchi	0x00f0e8bd
   28168:	stmiavs	r1, {r0, r1, r4, r9, fp, sp, pc}^
   2816c:	cfmadd32	mvax0, mvfx4, mvfx9, mvfx6
   28170:			; <UNDEFINED> instruction: 0x46102a90
   28174:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   28178:	stmvs	r9, {r1, r2, r7, r9, sl, lr}
   2817c:			; <UNDEFINED> instruction: 0xf8d1589c
   28180:			; <UNDEFINED> instruction: 0xf104c110
   28184:	strtmi	r0, [r5], -r0, lsr #16
   28188:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
   2818c:	stcne	8, cr15, [ip], {85}	; 0x55
   28190:			; <UNDEFINED> instruction: 0xf8554677
   28194:			; <UNDEFINED> instruction: 0xf10e2c08
   28198:			; <UNDEFINED> instruction: 0xf8550e10
   2819c:	strbmi	r3, [r5, #-3076]	; 0xfffff3fc
   281a0:	mvnsle	ip, pc, lsl #14
   281a4:	stmdavs	r8!, {r2, r3, r4, r8, r9, sl, fp, sp, pc}
   281a8:	stmdaeq	r0!, {r2, r8, ip, sp, lr, pc}
   281ac:	bvc	4639dc <tcgetattr@plt+0x45c280>
   281b0:	andeq	pc, r0, lr, asr #17
   281b4:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
   281b8:	stcne	8, cr15, [ip], {84}	; 0x54
   281bc:			; <UNDEFINED> instruction: 0xf854463d
   281c0:	ldrcc	r2, [r0, -r8, lsl #24]
   281c4:	stccc	8, cr15, [r4], {84}	; 0x54
   281c8:	strgt	r4, [pc, #-1348]	; 27c8c <tcgetattr@plt+0x20530>
   281cc:	stmdavs	r0!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   281d0:	bmi	fffb9b5c <tcgetattr@plt+0xfffb2400>
   281d4:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   281d8:	eorsvs	r4, r8, sl, ror r4
   281dc:	beq	463a4c <tcgetattr@plt+0x45c2f0>
   281e0:	mrc2	0, 2, pc, cr0, cr1, {0}
   281e4:			; <UNDEFINED> instruction: 0xf1066d33
   281e8:	strbmi	r0, [r8], -r0, ror #4
   281ec:	movwls	r2, #24832	; 0x6100
   281f0:	movwls	r6, #23923	; 0x5d73
   281f4:	cdp2	0, 4, cr15, cr8, cr5, {0}
   281f8:	tstcs	r8, r8, asr #12
   281fc:	cdp2	0, 10, cr15, cr14, cr6, {0}
   28200:	blcs	2c34d4 <tcgetattr@plt+0x2bbd78>
   28204:	cmphi	r7, r0, lsl #4	; <UNPREDICTABLE>
   28208:	cdp	2, 0, cr2, cr8, cr4, {0}
   2820c:	blcs	32c54 <tcgetattr@plt+0x2b4f8>
   28210:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   28214:	strcs	r4, [r0], #-2798	; 0xfffff512
   28218:	mcr	4, 0, r4, cr9, cr10, {3}
   2821c:	bmi	ffb72a64 <tcgetattr@plt+0xffb6b308>
   28220:	mcr	4, 0, r4, cr10, cr10, {3}
   28224:	bmi	ffb32c6c <tcgetattr@plt+0xffb2b510>
   28228:	mcr	4, 0, r4, cr12, cr10, {3}
   2822c:	bmi	ffaf2a74 <tcgetattr@plt+0xffaeb318>
   28230:	mcr	4, 0, r4, cr12, cr10, {3}
   28234:	umaal	r2, fp, r0, sl
   28238:	ldrbtmi	r4, [fp], #-3049	; 0xfffff417
   2823c:	stmdage	r9, {r1, r8, r9, ip, pc}
   28240:	ldrbmi	r6, [r3], -sl, lsr #19
   28244:	bne	463ab0 <tcgetattr@plt+0x45c354>
   28248:	andls	r9, r1, #0, 14
   2824c:	bcs	fe463ab4 <tcgetattr@plt+0xfe45c358>
   28250:			; <UNDEFINED> instruction: 0xf864f021
   28254:			; <UNDEFINED> instruction: 0xf0179809
   28258:			; <UNDEFINED> instruction: 0x4603fc5d
   2825c:			; <UNDEFINED> instruction: 0x461f4638
   28260:	mrc	7, 2, APSR_nzcv, cr10, cr14, {6}
   28264:	cmplt	fp, fp, ror #20
   28268:			; <UNDEFINED> instruction: 0x2085f8bd
   2826c:	strhtcc	pc, [r1], #-141	; 0xffffff73	; <UNPREDICTABLE>
   28270:	andeq	pc, r1, #130	; 0x82
   28274:	addcs	pc, r5, sp, lsr #17
   28278:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   2827c:	rsbcc	pc, r1, sp, lsr #17
   28280:	bls	1c3a54 <tcgetattr@plt+0x1bc2f8>
   28284:	bl	fe8b8d18 <tcgetattr@plt+0xfe8b15bc>
   28288:			; <UNDEFINED> instruction: 0xf0000707
   2828c:	cdp	0, 1, cr8, cr9, cr1, {7}
   28290:			; <UNDEFINED> instruction: 0x21088a90
   28294:			; <UNDEFINED> instruction: 0xf0064648
   28298:	bmi	ff4e6eb4 <tcgetattr@plt+0xff4df758>
   2829c:	ldrbtmi	r9, [sl], #-2825	; 0xfffff4f7
   282a0:	strbmi	r4, [r8], -r1, asr #12
   282a4:	cdp2	0, 11, cr15, cr0, cr7, {0}
   282a8:	ldrtmi	r6, [sl], -fp, ror #19
   282ac:	strbmi	r2, [r1], -r0
   282b0:	strbmi	r9, [r8], -r0
   282b4:	stc2	7, cr15, [r8], {245}	; 0xf5
   282b8:			; <UNDEFINED> instruction: 0xf7de9809
   282bc:	bvs	1b23b7c <tcgetattr@plt+0x1b1c420>
   282c0:			; <UNDEFINED> instruction: 0xf0402b00
   282c4:	ldcvs	0, cr8, [r3], #620	; 0x26c
   282c8:	adcmi	r3, r3, #16777216	; 0x1000000
   282cc:	adchi	pc, r7, r0, asr #4
   282d0:	adcmi	r6, r2, #11392	; 0x2c80
   282d4:	blls	19e6bc <tcgetattr@plt+0x196f60>
   282d8:	blcc	6e62c <tcgetattr@plt+0x66ed0>
   282dc:			; <UNDEFINED> instruction: 0xf0c042a3
   282e0:	ldclvs	0, cr8, [r7], #-632	; 0xfffffd88
   282e4:	movwcs	r0, #293	; 0x125
   282e8:	ldrmi	r1, [r9], -r2, lsr #21
   282ec:	bl	1f9c14 <tcgetattr@plt+0x1f24b8>
   282f0:	ldmdbpl	sp!, {r0, r2, fp}^
   282f4:	blx	fea64316 <tcgetattr@plt+0xfea5cbba>
   282f8:			; <UNDEFINED> instruction: 0xf2402c09
   282fc:	stccs	0, cr8, [r3], #-716	; 0xfffffd34
   28300:			; <UNDEFINED> instruction: 0xf10dbf82
   28304:	movwcs	r0, #2708	; 0xa94
   28308:	addscc	pc, r4, sp, lsl #17
   2830c:	adcshi	pc, r9, r0, asr #4
   28310:	ldrdcc	pc, [ip], -r8
   28314:	bvs	feb16a68 <tcgetattr@plt+0xfeb0f30c>
   28318:			; <UNDEFINED> instruction: 0xf0002b00
   2831c:	bvs	b08620 <tcgetattr@plt+0xb00ec4>
   28320:			; <UNDEFINED> instruction: 0xf0402b00
   28324:	blmi	fec48604 <tcgetattr@plt+0xfec40ea8>
   28328:	mcr	4, 0, r4, cr8, cr11, {3}
   2832c:			; <UNDEFINED> instruction: 0xf8d83a10
   28330:	ldmiblt	sl, {r2, sp}
   28334:	beq	463b9c <tcgetattr@plt+0x45c440>
   28338:			; <UNDEFINED> instruction: 0xffb6f020
   2833c:	bvs	1af9b60 <tcgetattr@plt+0x1af2404>
   28340:			; <UNDEFINED> instruction: 0xf43f2b00
   28344:	blmi	fea94130 <tcgetattr@plt+0xfea8c9d4>
   28348:			; <UNDEFINED> instruction: 0xe777447b
   2834c:			; <UNDEFINED> instruction: 0xf8d84ba8
   28350:	ldrbtmi	r2, [fp], #-4
   28354:	bcc	463b7c <tcgetattr@plt+0x45c420>
   28358:	rscle	r2, fp, r0, lsl #20
   2835c:	andcs	r3, r1, r8, lsl #4
   28360:	andls	r0, r7, #146	; 0x92
   28364:			; <UNDEFINED> instruction: 0xf0204611
   28368:			; <UNDEFINED> instruction: 0xf8d8ff5b
   2836c:	bls	1f4384 <tcgetattr@plt+0x1ecc28>
   28370:	strmi	r2, [r7], -r1, lsl #22
   28374:			; <UNDEFINED> instruction: 0xee0bd931
   28378:	strls	sl, [r7], #-2576	; 0xfffff5f0
   2837c:	bls	fe463bb0 <tcgetattr@plt+0xfe45c454>
   28380:	bleq	a44c4 <tcgetattr@plt+0x9cd68>
   28384:	bmi	463bfc <tcgetattr@plt+0x45c4a0>
   28388:	mrc	6, 0, r4, cr12, cr1, {4}
   2838c:	mul	r9, r0, sl
   28390:	ldrtmi	r4, [r8], -r1, lsr #12
   28394:	blx	ff7e4422 <tcgetattr@plt+0xff7dccc6>
   28398:	ldrdcc	pc, [r4], -r8
   2839c:	bleq	a47d0 <tcgetattr@plt+0x9d074>
   283a0:	ldmdble	r4, {r0, r1, r3, r4, r6, r8, sl, lr}
   283a4:	strbmi	r6, [sl], -fp, lsr #16
   283a8:	rscsle	r2, r1, r0, lsl #22
   283ac:	ldclvs	8, cr6, [r3], #-612	; 0xfffffd9c
   283b0:	movwne	lr, #6915	; 0x1b03
   283b4:	blcs	42628 <tcgetattr@plt+0x3aecc>
   283b8:	ldrbmi	sp, [r1], -sl, ror #1
   283bc:			; <UNDEFINED> instruction: 0xf0214638
   283c0:			; <UNDEFINED> instruction: 0xf8d8fbc9
   283c4:			; <UNDEFINED> instruction: 0xf10b3004
   283c8:	ldrbmi	r0, [fp, #-2817]	; 0xfffff4ff
   283cc:	strbmi	sp, [sl], -sl, ror #17
   283d0:	bge	463c44 <tcgetattr@plt+0x45c4e8>
   283d4:	bls	fe463c48 <tcgetattr@plt+0xfe45c4ec>
   283d8:			; <UNDEFINED> instruction: 0xf8d89c07
   283dc:	blcs	34404 <tcgetattr@plt+0x2cca8>
   283e0:	stmibmi	r4, {r0, r5, r6, ip, lr, pc}
   283e4:	andls	r4, r7, #56, 12	; 0x3800000
   283e8:			; <UNDEFINED> instruction: 0xf0214479
   283ec:	bls	2272c0 <tcgetattr@plt+0x21fb64>
   283f0:	bne	463c58 <tcgetattr@plt+0x45c4fc>
   283f4:			; <UNDEFINED> instruction: 0xf0214638
   283f8:	str	pc, [r0, sp, lsr #23]!
   283fc:	strcc	r6, [r1], #-3251	; 0xfffff34d
   28400:			; <UNDEFINED> instruction: 0x1085f8bd
   28404:	strhtcs	pc, [r1], #-141	; 0xffffff73	; <UNPREDICTABLE>
   28408:			; <UNDEFINED> instruction: 0xf08142a3
   2840c:			; <UNDEFINED> instruction: 0xf8ad0101
   28410:			; <UNDEFINED> instruction: 0xf0821085
   28414:			; <UNDEFINED> instruction: 0xf8ad0201
   28418:			; <UNDEFINED> instruction: 0xf63f2061
   2841c:			; <UNDEFINED> instruction: 0xf8d6af59
   28420:			; <UNDEFINED> instruction: 0xb18b3090
   28424:	ldmvs	pc, {r0, r1, r4, r5, r7, r9, sl, fp, sp, lr}	; <UNPREDICTABLE>
   28428:	blcs	14f044 <tcgetattr@plt+0x1478e8>
   2842c:	svccs	0x0004bf88
   28430:	bne	1e860 <tcgetattr@plt+0x17104>
   28434:	blcs	14f054 <tcgetattr@plt+0x1478f8>
   28438:	svccs	0x0004bf88
   2843c:			; <UNDEFINED> instruction: 0xf04fbf94
   28440:			; <UNDEFINED> instruction: 0xf04f0801
   28444:	ldmdale	sl!, {fp}
   28448:			; <UNDEFINED> instruction: 0xf0064648
   2844c:	ldrbt	pc, [r9], -pc, ror #29	; <UNPREDICTABLE>
   28450:	strbmi	r9, [r8], -r3, lsr #18
   28454:	blx	9e4474 <tcgetattr@plt+0x9dcd18>
   28458:	bhi	463cc8 <tcgetattr@plt+0x45c56c>
   2845c:	bcs	fe463ccc <tcgetattr@plt+0xfe45c570>
   28460:	ldr	r9, [sp, -r9, lsl #22]
   28464:			; <UNDEFINED> instruction: 0xf10d4a64
   28468:			; <UNDEFINED> instruction: 0xf1040a94
   2846c:	movwcs	r0, #28976	; 0x7130
   28470:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   28474:	ldrbmi	r2, [r0], -r0, lsl #2
   28478:	andcs	r4, r1, #26214400	; 0x1900000
   2847c:	ldmdb	ip, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28480:	bmi	17e21a0 <tcgetattr@plt+0x17daa44>
   28484:	beq	fe5648c0 <tcgetattr@plt+0xfe55d164>
   28488:	cmpeq	r7, r4, lsl #2	; <UNPREDICTABLE>
   2848c:	ldrbtmi	r2, [sl], #-775	; 0xfffffcf9
   28490:	blmi	1722454 <tcgetattr@plt+0x171acf8>
   28494:	mcr	4, 0, r4, cr8, cr11, {3}
   28498:	smlald	r3, r8, r0, sl
   2849c:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
   284a0:	bcc	463cc8 <tcgetattr@plt+0x45c56c>
   284a4:	ldmdbmi	r8, {r0, r1, r6, r8, r9, sl, sp, lr, pc}^
   284a8:	andls	r4, r7, #56, 12	; 0x3800000
   284ac:			; <UNDEFINED> instruction: 0xf0214479
   284b0:	bls	2271fc <tcgetattr@plt+0x21faa0>
   284b4:	andcs	lr, r6, #156, 14	; 0x2700000
   284b8:	bcs	fe463ce0 <tcgetattr@plt+0xfe45c584>
   284bc:	ldclvs	6, cr14, [r5], #-680	; 0xfffffd58
   284c0:	ldclvs	6, cr4, [r4, #268]!	; 0x10c
   284c4:	bls	179dd0 <tcgetattr@plt+0x172674>
   284c8:	strls	r4, [r7, #-1608]	; 0xfffff9b8
   284cc:			; <UNDEFINED> instruction: 0x01249d06
   284d0:	beq	e4b6c <tcgetattr@plt+0xdd410>
   284d4:	stmdbpl	ip!, {r0, r1, r2, r8, sl, fp, ip, pc}
   284d8:	blx	fede44f8 <tcgetattr@plt+0xfeddcd9c>
   284dc:	ldrtmi	r9, [sl], -r6, lsl #18
   284e0:			; <UNDEFINED> instruction: 0xf0074648
   284e4:	bvs	ca7228 <tcgetattr@plt+0xc9facc>
   284e8:	stmdage	r9, {r0, r1, r4, r5, r7, r8, fp, sp, lr}
   284ec:			; <UNDEFINED> instruction: 0xf85369a2
   284f0:	stmdbmi	r6, {r0, r5, ip, sp}^
   284f4:			; <UNDEFINED> instruction: 0xf0204479
   284f8:	stcls	15, cr15, [r9, #-68]	; 0xffffffbc
   284fc:			; <UNDEFINED> instruction: 0xf7de4628
   28500:	strmi	lr, [r2, #3874]	; 0xf22
   28504:			; <UNDEFINED> instruction: 0x4628d213
   28508:			; <UNDEFINED> instruction: 0xf7de3f02
   2850c:	bls	1a392c <tcgetattr@plt+0x19c1d0>
   28510:	movwcs	r4, #1608	; 0x648
   28514:	tstcs	r2, r1, lsl #4
   28518:	blx	fe5e4538 <tcgetattr@plt+0xfe5dcddc>
   2851c:	stmdavs	r1!, {r1, r2, r8, r9, fp, ip, pc}^
   28520:	strls	r4, [r0, -sl, asr #12]
   28524:	bvs	fed3713c <tcgetattr@plt+0xfed2f9e0>
   28528:			; <UNDEFINED> instruction: 0x47a06930
   2852c:	strbmi	lr, [r3], -ip, lsl #15
   28530:	tstcs	r1, r5, lsl #20
   28534:			; <UNDEFINED> instruction: 0xf0064648
   28538:	bmi	da6f5c <tcgetattr@plt+0xd9f800>
   2853c:	strbmi	r9, [r8], -r9, lsl #22
   28540:	mrc	4, 0, r4, cr9, cr10, {3}
   28544:			; <UNDEFINED> instruction: 0xf0071a90
   28548:	ldmib	r6, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   2854c:	sfmls	f3, 4, [r9, #-152]	; 0xffffff68
   28550:	svclt	0x00142a00
   28554:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28558:	stmdaeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2855c:	sbcsle	r2, r2, r0, lsl #22
   28560:			; <UNDEFINED> instruction: 0xf1084628
   28564:			; <UNDEFINED> instruction: 0xf7de080c
   28568:	strmi	lr, [r0], #3822	; 0xeee
   2856c:	bicle	r4, sl, #813694976	; 0x30800000
   28570:	strbmi	r4, [r8], -r8, lsr #20
   28574:	bne	fe463de0 <tcgetattr@plt+0xfe45c684>
   28578:			; <UNDEFINED> instruction: 0xf007447a
   2857c:			; <UNDEFINED> instruction: 0xf8d6fd45
   28580:			; <UNDEFINED> instruction: 0xb17b309c
   28584:	strbmi	r4, [r8], -r4, lsr #20
   28588:	bne	463df8 <tcgetattr@plt+0x45c69c>
   2858c:			; <UNDEFINED> instruction: 0xf007447a
   28590:	bmi	8e7a84 <tcgetattr@plt+0x8e0328>
   28594:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx8
   28598:	ldrbtmi	r1, [sl], #-2704	; 0xfffff570
   2859c:	ldc2	0, cr15, [r4, #-28]!	; 0xffffffe4
   285a0:	ldr	r9, [r0, r9, lsl #26]!
   285a4:			; <UNDEFINED> instruction: 0x46484a1e
   285a8:	bne	fe463e14 <tcgetattr@plt+0xfe45c6b8>
   285ac:			; <UNDEFINED> instruction: 0xf007447a
   285b0:	strb	pc, [lr, fp, lsr #26]!	; <UNPREDICTABLE>
   285b4:	ldc	7, cr15, [ip, #-888]	; 0xfffffc88
   285b8:	andeq	sl, r4, r8, ror #20
   285bc:	andeq	r0, r0, r8, ror r3
   285c0:	andeq	sl, r4, r4, asr sl
   285c4:	andeq	sl, r4, r8, asr #20
   285c8:	andeq	r0, r0, r4, asr #6
   285cc:	andeq	sp, r2, ip, ror #24
   285d0:	andeq	sp, r2, r8, ror #24
   285d4:	muleq	r3, r4, r1
   285d8:	andeq	sp, r2, r0, asr #24
   285dc:	andeq	sp, r2, r0, lsr ip
   285e0:	andeq	r3, r2, r2, lsr #17
   285e4:	andeq	r1, r3, r6, lsl r1
   285e8:	andeq	sp, r2, r8, lsl fp
   285ec:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   285f0:	andeq	r3, r2, sl, lsl #15
   285f4:	andeq	sp, r2, r8, lsl #21
   285f8:	andeq	sp, r2, r0, ror #19
   285fc:	andeq	sp, r2, sl, asr #19
   28600:	andeq	sp, r2, r8, lsr #19
   28604:	andeq	sp, r2, lr, asr #19
   28608:	andeq	sp, r2, ip, asr #19
   2860c:	muleq	r2, ip, r9
   28610:	andeq	r0, r3, r4, ror lr
   28614:	andeq	sp, r2, r8, lsr #18
   28618:	andeq	sp, r2, r0, lsr #18
   2861c:	andeq	r2, r3, r2, asr #4
   28620:	andeq	pc, r2, ip, asr #26
   28624:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
   28628:	rsbcc	r4, r0, r4, lsl #12
   2862c:			; <UNDEFINED> instruction: 0xf876f008
   28630:			; <UNDEFINED> instruction: 0xf7ff4620
   28634:	strtmi	pc, [r0], -r7, lsr #24
   28638:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   2863c:	blvs	5029cc <tcgetattr@plt+0x4fb270>
   28640:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   28644:	ldclt	3, cr6, [r0, #-76]	; 0xffffffb4
   28648:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   2864c:			; <UNDEFINED> instruction: 0xf8d1b9bb
   28650:			; <UNDEFINED> instruction: 0x460c0098
   28654:	tstlt	r8, r5, lsl r6
   28658:	mrrc	7, 13, pc, lr, cr14	; <UNPREDICTABLE>
   2865c:	stmdavc	fp!, {r0, r2, r3, r8, ip, sp, pc}
   28660:	movwcs	fp, #2427	; 0x97b
   28664:	addscc	pc, r8, r4, asr #17
   28668:			; <UNDEFINED> instruction: 0xf7ff4620
   2866c:	strtmi	pc, [r0], -fp, lsl #24
   28670:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
   28674:	blvs	502a04 <tcgetattr@plt+0x4fb2a8>
   28678:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2867c:	andcs	r6, r0, r3, lsl r3
   28680:			; <UNDEFINED> instruction: 0x4628bd38
   28684:	cdp2	0, 1, cr15, cr0, cr0, {1}
   28688:	addseq	pc, r8, r4, asr #17
   2868c:	svclt	0x0000e7ec
   28690:			; <UNDEFINED> instruction: 0xf8d0b5f8
   28694:			; <UNDEFINED> instruction: 0xb1cb3094
   28698:	strmi	r6, [r5], -r3, asr #27
   2869c:	tsteq	fp, r2, asr #24
   286a0:			; <UNDEFINED> instruction: 0x463358d6
   286a4:			; <UNDEFINED> instruction: 0xb16c6a9c
   286a8:	andle	r4, pc, r6, lsr #5
   286ac:			; <UNDEFINED> instruction: 0xf8d56aeb
   286b0:			; <UNDEFINED> instruction: 0xb1632094
   286b4:	stmdbvs	r8!, {r0, r5, r6, fp, sp, lr}
   286b8:	ldmdblt	r0!, {r3, r4, r7, r8, r9, sl, lr}^
   286bc:	bvs	fe739f50 <tcgetattr@plt+0xfe7327f4>
   286c0:	mvnsle	r2, r0, lsl #24
   286c4:			; <UNDEFINED> instruction: 0xb3246b1c
   286c8:	mvnle	r4, r6, lsr #5
   286cc:	stmibvs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   286d0:			; <UNDEFINED> instruction: 0xf7de4611
   286d4:	stmdacs	r0, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
   286d8:	stmdavs	r3!, {r4, r5, r6, r7, ip, lr, pc}
   286dc:			; <UNDEFINED> instruction: 0x6704e9d4
   286e0:	tstcs	r1, r3, lsr #2
   286e4:	ldmdavs	fp, {r0, r3, r4, r9, sp, lr}
   286e8:	mvnsle	r2, r0, lsl #22
   286ec:			; <UNDEFINED> instruction: 0xf7ff4628
   286f0:	ldrtmi	pc, [r2], -r9, asr #23	; <UNPREDICTABLE>
   286f4:			; <UNDEFINED> instruction: 0x4628463b
   286f8:	blx	ff2666fc <tcgetattr@plt+0xff25efa0>
   286fc:	stc2	7, cr15, [lr, #-1020]	; 0xfffffc04
   28700:	blvs	502ab0 <tcgetattr@plt+0x4fb354>
   28704:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   28708:	ldcllt	3, cr6, [r8, #76]!	; 0x4c
   2870c:			; <UNDEFINED> instruction: 0x2c006b1c
   28710:	ldmdavs	fp, {r1, r3, r6, r7, r8, ip, lr, pc}
   28714:	mvnsle	r2, r0, lsl #22
   28718:	strb	r6, [r5, ip, ror #22]
   2871c:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   28720:	andcs	fp, r0, fp, lsl #2
   28724:			; <UNDEFINED> instruction: 0x4615bd38
   28728:			; <UNDEFINED> instruction: 0x0094f8d1
   2872c:			; <UNDEFINED> instruction: 0xf7de460c
   28730:	strdlt	lr, [sp, -r4]
   28734:	stmdblt	r3!, {r0, r1, r3, r5, fp, ip, sp, lr}
   28738:	andcs	r2, r0, r0, lsl #6
   2873c:	addscc	pc, r4, r4, asr #17
   28740:			; <UNDEFINED> instruction: 0x4628bd38
   28744:	ldc2	0, cr15, [r0, #128]!	; 0x80
   28748:	strtmi	r4, [r0], -r3, lsl #12
   2874c:	addscc	pc, r4, r4, asr #17
   28750:			; <UNDEFINED> instruction: 0xff9ef7ff
   28754:	ldclt	0, cr2, [r8, #-0]
   28758:	svcmi	0x00f0e92d
   2875c:	ldrbtvc	pc, [fp], #1615	; 0x64f	; <UNPREDICTABLE>
   28760:	stmdbhi	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   28764:	ldrbtvc	pc, [pc], #1742	; 2876c <tcgetattr@plt+0x21010>	; <UNPREDICTABLE>
   28768:			; <UNDEFINED> instruction: 0x4605b091
   2876c:			; <UNDEFINED> instruction: 0x0604eb18
   28770:	cdpcc	4, 7, cr15, cr8, cr9, {1}
   28774:	ldrbcc	pc, [pc, lr, asr #2]!	; <UNPREDICTABLE>
   28778:	sbfxeq	pc, pc, #17, #17
   2877c:	tstls	r9, r0, lsl #30
   28780:	sbfxne	pc, pc, #17, #13
   28784:	cdpcs	15, 8, cr11, cr0, cr8, {0}
   28788:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
   2878c:	svclt	0x0034761a
   28790:	strcs	r2, [r0], #-1025	; 0xfffffbff
   28794:	blcs	3e8a0 <tcgetattr@plt+0x37144>
   28798:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   2879c:	stmdavs	r9, {r1, r4, r7, r9, sl, lr}
   287a0:			; <UNDEFINED> instruction: 0xf04f910f
   287a4:	stfcss	f0, [r0], {-0}
   287a8:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
   287ac:	teqeq	r0, r8	; <illegal shifter operand>	; <UNPREDICTABLE>
   287b0:			; <UNDEFINED> instruction: 0xf1499104
   287b4:	strdls	r3, [r5, -pc]
   287b8:	ldrdeq	lr, [r4, -sp]
   287bc:	svclt	0x00082900
   287c0:	svclt	0x0038280a
   287c4:	eorseq	pc, r0, #168, 2	; 0x2a
   287c8:	vst2.8	{d13-d16}, [r9 :256], r5
   287cc:			; <UNDEFINED> instruction: 0xf5b73778
   287d0:	svclt	0x00085f00
   287d4:	andsle	r2, pc, r0, lsl #24
   287d8:			; <UNDEFINED> instruction: 0xf1b96de9
   287dc:	stclvs	15, cr0, [r8], #-0
   287e0:			; <UNDEFINED> instruction: 0xf1b8bf08
   287e4:	b	13ec5c8 <tcgetattr@plt+0x13e4e6c>
   287e8:	bl	2cff4 <tcgetattr@plt+0x25898>
   287ec:	stmpl	r2, {r1, r9, sl}
   287f0:	msrhi	SPSR_fsx, r0, lsl #1
   287f4:	svceq	0x0000f1b9
   287f8:			; <UNDEFINED> instruction: 0xf1b8bf08
   287fc:			; <UNDEFINED> instruction: 0xd3250f02
   28800:	bleq	e4ee8 <tcgetattr@plt+0xdd78c>
   28804:	ldfccp	f7, [pc], #292	; 28930 <tcgetattr@plt+0x211d4>
   28808:	svceq	0x0000f1bc
   2880c:			; <UNDEFINED> instruction: 0xf1bbbf08
   28810:			; <UNDEFINED> instruction: 0xd32c0f75
   28814:	ands	r2, r9, r0, lsl #8
   28818:	msreq	SPSR_c, #184, 2	; 0x2e
   2881c:			; <UNDEFINED> instruction: 0xf14e930a
   28820:	movwls	r3, #46079	; 0xb3ff
   28824:	strcc	lr, [sl], #-2525	; 0xfffff623
   28828:	svclt	0x00082c00
   2882c:			; <UNDEFINED> instruction: 0xf0802b1a
   28830:			; <UNDEFINED> instruction: 0xf1a8814a
   28834:	sfmvs	f0, 4, [fp], #348	; 0x15c
   28838:	addsmi	r3, r3, #1024	; 0x400
   2883c:	teqhi	ip, r0, asr #1	; <UNPREDICTABLE>
   28840:	strbvs	r2, [sl, #1024]!	; 0x400
   28844:	andcs	r2, sp, #0, 6
   28848:	movwcs	lr, #2506	; 0x9ca
   2884c:	usatcs	pc, #4, pc, asr #17	; <UNPREDICTABLE>
   28850:			; <UNDEFINED> instruction: 0x36dcf8df
   28854:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28858:	blls	4028c8 <tcgetattr@plt+0x3fb16c>
   2885c:			; <UNDEFINED> instruction: 0xf04f405a
   28860:			; <UNDEFINED> instruction: 0xf0400300
   28864:	strtmi	r8, [r0], -r1, ror #6
   28868:	pop	{r0, r4, ip, sp, pc}
   2886c:			; <UNDEFINED> instruction: 0xf1bb8ff0
   28870:	stmiale	pc, {r2, r4, r5, r6, r8, r9, sl, fp}^	; <UNPREDICTABLE>
   28874:			; <UNDEFINED> instruction: 0xf854a402
   28878:	ldrtmi	r7, [ip], #-43	; 0xffffffd5
   2887c:	svclt	0x00004720
   28880:	andeq	r0, r0, sp, ror #7
   28884:			; <UNDEFINED> instruction: 0xffffff95
   28888:			; <UNDEFINED> instruction: 0xffffff95
   2888c:			; <UNDEFINED> instruction: 0xffffff95
   28890:	andeq	r0, r0, r3, lsl r4
   28894:	ldrdeq	r0, [r0], -r5
   28898:			; <UNDEFINED> instruction: 0xffffff95
   2889c:			; <UNDEFINED> instruction: 0xffffff95
   288a0:			; <UNDEFINED> instruction: 0xffffff95
   288a4:			; <UNDEFINED> instruction: 0xffffff95
   288a8:			; <UNDEFINED> instruction: 0xffffff95
   288ac:			; <UNDEFINED> instruction: 0xffffff95
   288b0:	andeq	r0, r0, r1, asr #8
   288b4:			; <UNDEFINED> instruction: 0xffffff95
   288b8:	andeq	r0, r0, r3, ror #8
   288bc:			; <UNDEFINED> instruction: 0xffffff95
   288c0:			; <UNDEFINED> instruction: 0xffffff95
   288c4:	andeq	r0, r0, pc, ror r4
   288c8:	andeq	r0, r0, r7, lsr #9
   288cc:			; <UNDEFINED> instruction: 0xffffff95
   288d0:			; <UNDEFINED> instruction: 0xffffff95
   288d4:			; <UNDEFINED> instruction: 0xffffff95
   288d8:			; <UNDEFINED> instruction: 0xffffff95
   288dc:			; <UNDEFINED> instruction: 0xffffff95
   288e0:			; <UNDEFINED> instruction: 0xffffff95
   288e4:	ldrdeq	r0, [r0], -r5
   288e8:			; <UNDEFINED> instruction: 0xffffff95
   288ec:			; <UNDEFINED> instruction: 0xffffff95
   288f0:			; <UNDEFINED> instruction: 0xffffff95
   288f4:			; <UNDEFINED> instruction: 0xffffff95
   288f8:			; <UNDEFINED> instruction: 0xffffff95
   288fc:			; <UNDEFINED> instruction: 0xffffff95
   28900:			; <UNDEFINED> instruction: 0xffffff95
   28904:			; <UNDEFINED> instruction: 0xffffff95
   28908:			; <UNDEFINED> instruction: 0xffffff95
   2890c:			; <UNDEFINED> instruction: 0xffffff95
   28910:			; <UNDEFINED> instruction: 0xffffff95
   28914:			; <UNDEFINED> instruction: 0xffffff95
   28918:			; <UNDEFINED> instruction: 0xffffff95
   2891c:			; <UNDEFINED> instruction: 0xffffff95
   28920:			; <UNDEFINED> instruction: 0xffffff95
   28924:	andeq	r0, r0, r9, asr #9
   28928:			; <UNDEFINED> instruction: 0xffffff95
   2892c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   28930:			; <UNDEFINED> instruction: 0xffffff95
   28934:	andeq	r0, r0, pc, ror r4
   28938:			; <UNDEFINED> instruction: 0xffffff95
   2893c:			; <UNDEFINED> instruction: 0xffffff95
   28940:			; <UNDEFINED> instruction: 0xffffff95
   28944:			; <UNDEFINED> instruction: 0xffffff95
   28948:			; <UNDEFINED> instruction: 0xffffff95
   2894c:			; <UNDEFINED> instruction: 0xffffff95
   28950:			; <UNDEFINED> instruction: 0xffffff95
   28954:			; <UNDEFINED> instruction: 0xffffff95
   28958:			; <UNDEFINED> instruction: 0xffffff95
   2895c:			; <UNDEFINED> instruction: 0xffffff95
   28960:			; <UNDEFINED> instruction: 0xffffff95
   28964:			; <UNDEFINED> instruction: 0xffffff95
   28968:			; <UNDEFINED> instruction: 0xffffff95
   2896c:			; <UNDEFINED> instruction: 0xffffff95
   28970:			; <UNDEFINED> instruction: 0xffffff95
   28974:	andeq	r0, r0, pc, ror r4
   28978:			; <UNDEFINED> instruction: 0xffffff95
   2897c:			; <UNDEFINED> instruction: 0xffffff95
   28980:			; <UNDEFINED> instruction: 0xffffff95
   28984:			; <UNDEFINED> instruction: 0xffffff95
   28988:			; <UNDEFINED> instruction: 0xffffff95
   2898c:			; <UNDEFINED> instruction: 0xffffff95
   28990:			; <UNDEFINED> instruction: 0xffffff95
   28994:	andeq	r0, r0, r3, lsl r4
   28998:			; <UNDEFINED> instruction: 0xffffff95
   2899c:			; <UNDEFINED> instruction: 0xffffff95
   289a0:			; <UNDEFINED> instruction: 0xffffff95
   289a4:			; <UNDEFINED> instruction: 0xffffff95
   289a8:			; <UNDEFINED> instruction: 0xffffff95
   289ac:			; <UNDEFINED> instruction: 0xffffff95
   289b0:			; <UNDEFINED> instruction: 0xffffff95
   289b4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   289b8:			; <UNDEFINED> instruction: 0xffffff95
   289bc:			; <UNDEFINED> instruction: 0xffffff95
   289c0:			; <UNDEFINED> instruction: 0xffffff95
   289c4:			; <UNDEFINED> instruction: 0xffffff95
   289c8:	ldrdeq	r0, [r0], -fp
   289cc:			; <UNDEFINED> instruction: 0xffffff95
   289d0:			; <UNDEFINED> instruction: 0xffffff95
   289d4:			; <UNDEFINED> instruction: 0xffffff95
   289d8:			; <UNDEFINED> instruction: 0xffffff95
   289dc:			; <UNDEFINED> instruction: 0xffffff95
   289e0:			; <UNDEFINED> instruction: 0xffffff95
   289e4:			; <UNDEFINED> instruction: 0xffffff95
   289e8:			; <UNDEFINED> instruction: 0xffffff95
   289ec:			; <UNDEFINED> instruction: 0xffffff95
   289f0:			; <UNDEFINED> instruction: 0xffffff95
   289f4:			; <UNDEFINED> instruction: 0xffffff95
   289f8:			; <UNDEFINED> instruction: 0xffffff95
   289fc:			; <UNDEFINED> instruction: 0xffffff95
   28a00:			; <UNDEFINED> instruction: 0xffffff95
   28a04:			; <UNDEFINED> instruction: 0xffffff95
   28a08:			; <UNDEFINED> instruction: 0xffffff95
   28a0c:			; <UNDEFINED> instruction: 0xffffff95
   28a10:	andeq	r0, r0, r9, lsl r5
   28a14:	andeq	r0, r0, sp, ror #7
   28a18:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   28a1c:			; <UNDEFINED> instruction: 0xffffff95
   28a20:	andeq	r0, r0, r1, asr #8
   28a24:	andeq	r0, r0, r3, ror #8
   28a28:	andeq	r0, r0, r9, asr #9
   28a2c:			; <UNDEFINED> instruction: 0xffffff95
   28a30:	andeq	r0, r0, r1, asr #10
   28a34:			; <UNDEFINED> instruction: 0xffffff95
   28a38:			; <UNDEFINED> instruction: 0xffffff95
   28a3c:	ldrdeq	r0, [r0], -r5
   28a40:			; <UNDEFINED> instruction: 0xffffff95
   28a44:			; <UNDEFINED> instruction: 0xffffff95
   28a48:	andeq	r0, r0, fp, asr #10
   28a4c:			; <UNDEFINED> instruction: 0xffffff95
   28a50:	andeq	r0, r0, r7, lsr #11
   28a54:	ldrbt	r2, [r9], r1, lsl #8
   28a58:	andcs	r4, r0, #26214400	; 0x1900000
   28a5c:	andls	sl, r0, #14336	; 0x3800
   28a60:	stmiavs	r8!, {r0, r2, r3, r9, fp, sp, pc}^
   28a64:			; <UNDEFINED> instruction: 0xf84cf7ef
   28a68:	bllt	a3a280 <tcgetattr@plt+0xa32b24>
   28a6c:	tstlt	r7, sp, lsl #20
   28a70:	tstlt	lr, sl, lsr r0
   28a74:	eorsvs	r9, r3, lr, lsl #22
   28a78:	ldmib	sl, {r0, r1, r3, r5, r8, sl, fp, sp, lr}^
   28a7c:	addsmi	r0, r3, #0, 2
   28a80:	sbcshi	pc, r2, r0, asr #1
   28a84:	vstmdbvs	lr!, {d25-d31}
   28a88:			; <UNDEFINED> instruction: 0xf0c0429e
   28a8c:	stcvs	0, cr8, [pc, #820]!	; 28dc8 <tcgetattr@plt+0x2166c>
   28a90:	bl	103d50 <tcgetattr@plt+0xfc5f4>
   28a94:	ldrmi	r0, [r4, #3079]!	; 0xc07
   28a98:	mvnhi	pc, r0, asr #1
   28a9c:	smladcs	r0, r9, r6, r2
   28aa0:	streq	pc, [r0], -r1, asr #5
   28aa4:	svclt	0x000842b9
   28aa8:			; <UNDEFINED> instruction: 0xd10542b0
   28aac:	stmdbls	r9, {sl, sp}
   28ab0:	strls	r4, [r0], #-1576	; 0xfffff9d8
   28ab4:			; <UNDEFINED> instruction: 0xffa8f7fe
   28ab8:			; <UNDEFINED> instruction: 0xf64f2200
   28abc:	strcs	r7, [r0], #-1023	; 0xfffffc01
   28ac0:	movwcs	lr, #2506	; 0x9ca
   28ac4:	stclvs	6, cr14, [r9, #776]!	; 0x308
   28ac8:	tsteq	fp, sl, ror #24
   28acc:	ldmpl	r2, {r1, r2, r4, r6, r7, fp, ip}^
   28ad0:			; <UNDEFINED> instruction: 0x73abf64f
   28ad4:	mvnsvc	pc, #216006656	; 0xce00000
   28ad8:	movweq	lr, #15128	; 0x3b18
   28adc:	rscscc	pc, pc, pc, asr #32
   28ae0:	bl	128d700 <tcgetattr@plt+0x1285fa4>
   28ae4:	movwls	r0, #29440	; 0x7300
   28ae8:	strcc	lr, [r6], #-2525	; 0xfffff623
   28aec:	svclt	0x00082c00
   28af0:			; <UNDEFINED> instruction: 0xf4bf2b48
   28af4:	blls	1d4538 <tcgetattr@plt+0x1ccddc>
   28af8:			; <UNDEFINED> instruction: 0xf63f2b47
   28afc:	andge	sl, r2, fp, lsl #29
   28b00:	eorcc	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   28b04:	smladmi	r0, r8, r4, r4
   28b08:	ldrdeq	r0, [r0], -fp
   28b0c:			; <UNDEFINED> instruction: 0xfffffd0d
   28b10:			; <UNDEFINED> instruction: 0xfffffd0d
   28b14:			; <UNDEFINED> instruction: 0xfffffd0d
   28b18:			; <UNDEFINED> instruction: 0xfffffd0d
   28b1c:			; <UNDEFINED> instruction: 0xfffffd0d
   28b20:			; <UNDEFINED> instruction: 0x000001b9
   28b24:			; <UNDEFINED> instruction: 0xfffffd0d
   28b28:			; <UNDEFINED> instruction: 0xfffffd0d
   28b2c:			; <UNDEFINED> instruction: 0xfffffd0d
   28b30:			; <UNDEFINED> instruction: 0xfffffd0d
   28b34:			; <UNDEFINED> instruction: 0xfffffd0d
   28b38:			; <UNDEFINED> instruction: 0xfffffd0d
   28b3c:			; <UNDEFINED> instruction: 0xfffffd0d
   28b40:			; <UNDEFINED> instruction: 0xfffffd0d
   28b44:			; <UNDEFINED> instruction: 0xfffffd0d
   28b48:			; <UNDEFINED> instruction: 0xfffffd0d
   28b4c:			; <UNDEFINED> instruction: 0xfffffd0d
   28b50:			; <UNDEFINED> instruction: 0xfffffd0d
   28b54:			; <UNDEFINED> instruction: 0xfffffd0d
   28b58:			; <UNDEFINED> instruction: 0xfffffd0d
   28b5c:			; <UNDEFINED> instruction: 0xfffffd0d
   28b60:			; <UNDEFINED> instruction: 0xfffffd0d
   28b64:			; <UNDEFINED> instruction: 0xfffffd0d
   28b68:			; <UNDEFINED> instruction: 0xfffffd0d
   28b6c:			; <UNDEFINED> instruction: 0xfffffd0d
   28b70:			; <UNDEFINED> instruction: 0xfffffd0d
   28b74:			; <UNDEFINED> instruction: 0xfffffd0d
   28b78:			; <UNDEFINED> instruction: 0xfffffd0d
   28b7c:			; <UNDEFINED> instruction: 0xfffffd0d
   28b80:			; <UNDEFINED> instruction: 0xfffffd0d
   28b84:			; <UNDEFINED> instruction: 0xfffffd0d
   28b88:			; <UNDEFINED> instruction: 0xfffffd0d
   28b8c:			; <UNDEFINED> instruction: 0xfffffd0d
   28b90:			; <UNDEFINED> instruction: 0xfffffd0d
   28b94:			; <UNDEFINED> instruction: 0xfffffd0d
   28b98:			; <UNDEFINED> instruction: 0xfffffd0d
   28b9c:			; <UNDEFINED> instruction: 0xfffffd0d
   28ba0:			; <UNDEFINED> instruction: 0xfffffd0d
   28ba4:			; <UNDEFINED> instruction: 0xfffffd0d
   28ba8:			; <UNDEFINED> instruction: 0xfffffd0d
   28bac:			; <UNDEFINED> instruction: 0xfffffd0d
   28bb0:			; <UNDEFINED> instruction: 0xfffffd0d
   28bb4:			; <UNDEFINED> instruction: 0xfffffd0d
   28bb8:			; <UNDEFINED> instruction: 0xfffffd0d
   28bbc:			; <UNDEFINED> instruction: 0xfffffd0d
   28bc0:			; <UNDEFINED> instruction: 0xfffffd0d
   28bc4:			; <UNDEFINED> instruction: 0xfffffd0d
   28bc8:			; <UNDEFINED> instruction: 0xfffffd0d
   28bcc:			; <UNDEFINED> instruction: 0xfffffd0d
   28bd0:			; <UNDEFINED> instruction: 0xfffffd0d
   28bd4:			; <UNDEFINED> instruction: 0xfffffd0d
   28bd8:			; <UNDEFINED> instruction: 0xfffffd0d
   28bdc:			; <UNDEFINED> instruction: 0xfffffd0d
   28be0:			; <UNDEFINED> instruction: 0xfffffd0d
   28be4:			; <UNDEFINED> instruction: 0xfffffd0d
   28be8:			; <UNDEFINED> instruction: 0xfffffd0d
   28bec:			; <UNDEFINED> instruction: 0xfffffd0d
   28bf0:			; <UNDEFINED> instruction: 0xfffffd0d
   28bf4:			; <UNDEFINED> instruction: 0xfffffd0d
   28bf8:			; <UNDEFINED> instruction: 0xfffffd0d
   28bfc:			; <UNDEFINED> instruction: 0xfffffd0d
   28c00:			; <UNDEFINED> instruction: 0xfffffd0d
   28c04:	andeq	r0, r0, pc, lsr r1
   28c08:	andeq	r0, r0, r7, asr #2
   28c0c:	andeq	r0, r0, fp, lsl #3
   28c10:	andeq	r0, r0, r5, ror #2
   28c14:			; <UNDEFINED> instruction: 0xfffffd0d
   28c18:	ldrdeq	r0, [r0], -fp
   28c1c:			; <UNDEFINED> instruction: 0x000001b9
   28c20:	andeq	r0, r0, r7, asr r2
   28c24:	andeq	r0, r0, r1, asr #4
   28c28:	smladcs	r0, r9, r6, r2
   28c2c:	streq	pc, [r0], -r1, asr #5
   28c30:	svclt	0x000842b9
   28c34:			; <UNDEFINED> instruction: 0xf00042b0
   28c38:			; <UNDEFINED> instruction: 0xf8d5814f
   28c3c:	blcs	34e84 <tcgetattr@plt+0x2d728>
   28c40:	svcge	0x003af43f
   28c44:	strcs	lr, [r0], #-1510	; 0xfffffa1a
   28c48:	ldrmi	lr, [r6], #-2501	; 0xfffff63b
   28c4c:	cfstr64vs	mvdx14, [sl, #-1016]!	; 0xfffffc08
   28c50:	cdpne	12, 5, cr6, cr1, cr11, {5}
   28c54:	strbvs	r3, [fp, #2817]!	; 0xb01
   28c58:	svclt	0x0085428b
   28c5c:	movwcc	r1, #6811	; 0x1a9b
   28c60:	strcs	r2, [r0], #-1024	; 0xfffffc00
   28c64:	strvs	fp, [fp, #3980]!	; 0xf8c
   28c68:	strb	r6, [pc, #1452]!	; 2921c <tcgetattr@plt+0x21ac0>
   28c6c:	bcs	4421c <tcgetattr@plt+0x3cac0>
   28c70:	cfldrdge	mvd15, [r0, #252]	; 0xfc
   28c74:	stmdbcs	r0, {r1, r3, r7, r9, fp, ip}
   28c78:	cfstrdge	mvd15, [ip, #252]	; 0xfc
   28c7c:	stmdbcc	r1, {r0, r1, r3, r5, r7, r8, sl, fp, sp, lr}
   28c80:	addsmi	r6, r9, #977272832	; 0x3a400000
   28c84:			; <UNDEFINED> instruction: 0xf103bf3c
   28c88:	strvs	r3, [fp, #1023]!	; 0x3ff
   28c8c:	mvnsle	r4, sl, lsl #5
   28c90:	cfstr64vs	mvdx14, [ip, #-768]!	; 0xfffffd00
   28c94:			; <UNDEFINED> instruction: 0xf43f2c00
   28c98:	stcvs	13, cr10, [r8], #756	; 0x2f4
   28c9c:	stmdacc	r1, {r1, r2, r3, r8, fp, ip}
   28ca0:	stcvs	0, cr14, [sl, #44]!	; 0x2c
   28ca4:	strbvs	r3, [r9, #257]!	; 0x101
   28ca8:	blcc	6f0fc <tcgetattr@plt+0x679a0>
   28cac:	svclt	0x00844299
   28cb0:	strvs	r3, [sl, #513]!	; 0x201
   28cb4:			; <UNDEFINED> instruction: 0xf43f428e
   28cb8:	addmi	sl, r8, #11072	; 0x2b40
   28cbc:	str	sp, [r9, #497]!	; 0x1f1
   28cc0:	blcc	83f74 <tcgetattr@plt+0x7c818>
   28cc4:	umlalsle	r4, lr, r9, r2
   28cc8:	smlatbcc	r1, sl, sp, r6
   28ccc:	strbvs	r6, [r9, #3435]!	; 0xd6b
   28cd0:	blcc	79d24 <tcgetattr@plt+0x725c8>
   28cd4:			; <UNDEFINED> instruction: 0xf67f4299
   28cd8:	andcc	sl, r1, #10048	; 0x2740
   28cdc:	strvs	r2, [sl, #1024]!	; 0x400
   28ce0:	stmdbcs	r0, {r2, r4, r5, r7, r8, sl, sp, lr, pc}
   28ce4:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   28ce8:	stclvs	12, cr6, [sl, #-684]!	; 0xfffffd54
   28cec:	strbvs	r1, [r8, #3672]!	; 0xe58
   28cf0:			; <UNDEFINED> instruction: 0xf4ff4293
   28cf4:	bne	fe714338 <tcgetattr@plt+0xfe70cbdc>
   28cf8:	strvs	r4, [fp, #1548]!	; 0x60c
   28cfc:	stmdavs	fp!, {r1, r2, r5, r7, r8, sl, sp, lr, pc}^
   28d00:	bmi	fe371128 <tcgetattr@plt+0xfe3699cc>
   28d04:	movwcc	r2, #5120	; 0x1400
   28d08:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
   28d0c:	rsbvs	r9, fp, r0, lsl #4
   28d10:	smlabbls	r2, sl, sl, r4
   28d14:	ldrbtmi	r4, [sl], #-2954	; 0xfffff476
   28d18:	stmdals	r9, {r1, r3, r7, r8, fp, lr}
   28d1c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   28d20:			; <UNDEFINED> instruction: 0xffcef00e
   28d24:	cfstr32vs	mvfx14, [r9], #584	; 0x248
   28d28:			; <UNDEFINED> instruction: 0xf43f2900
   28d2c:	bl	54300 <tcgetattr@plt+0x4cba4>
   28d30:			; <UNDEFINED> instruction: 0xf8501101
   28d34:	addmi	r2, r1, #16, 22	; 0x4000
   28d38:	blx	fed02d8c <tcgetattr@plt+0xfecfb630>
   28d3c:	b	1425b50 <tcgetattr@plt+0x141e3f4>
   28d40:	subsvs	r1, r3, #1275068417	; 0x4c000001
   28d44:	strb	sp, [r5, #-501]!	; 0xfffffe0b
   28d48:	ldmdblt	fp, {r0, r1, r4, r5, r6, r7, fp, sp, lr}
   28d4c:			; <UNDEFINED> instruction: 0x2c006a14
   28d50:	rschi	pc, r4, r0
   28d54:	blcc	84008 <tcgetattr@plt+0x7c8ac>
   28d58:			; <UNDEFINED> instruction: 0xd1b54299
   28d5c:	ldmvs	r3!, {r1, r3, r4, r6, r8, sl, sp, lr, pc}^
   28d60:			; <UNDEFINED> instruction: 0xf0402b00
   28d64:	bvs	509070 <tcgetattr@plt+0x501914>
   28d68:			; <UNDEFINED> instruction: 0xf0002b00
   28d6c:	ldmvs	r3, {r0, r2, r3, r4, r5, r7, pc}
   28d70:	strtmi	r2, [r8], -r0, lsl #8
   28d74:	strbvs	r6, [fp, #532]!	; 0x214
   28d78:			; <UNDEFINED> instruction: 0xf884f7ff
   28d7c:	ldmib	r5, {r1, r2, r5, r6, r8, sl, sp, lr, pc}^
   28d80:	strtmi	r2, [r8], -r7, lsl #6
   28d84:	movwcc	r2, #5120	; 0x1400
   28d88:	addsmi	r6, r3, #-1342177278	; 0xb0000002
   28d8c:	movwcs	fp, #3844	; 0xf04
   28d90:			; <UNDEFINED> instruction: 0xf7ff622b
   28d94:	ldrb	pc, [r9, #-2167]	; 0xfffff789	; <UNPREDICTABLE>
   28d98:	tstcs	r8, fp, ror #16
   28d9c:	strcs	r4, [r0], #-2666	; 0xfffff596
   28da0:	movwcc	r9, #5377	; 0x1501
   28da4:	andls	r4, r0, #2046820352	; 0x7a000000
   28da8:			; <UNDEFINED> instruction: 0xf8d5606b
   28dac:	blmi	19f1014 <tcgetattr@plt+0x19e98b8>
   28db0:	stmdbmi	r7!, {r1, r8, ip, pc}^
   28db4:	stmdals	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   28db8:			; <UNDEFINED> instruction: 0xf00e4479
   28dbc:	strb	pc, [r5, #-3969]	; 0xfffff07f	; <UNPREDICTABLE>
   28dc0:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   28dc4:	stc2l	7, cr15, [r4], #-1020	; 0xfffffc04
   28dc8:	bvs	14622d0 <tcgetattr@plt+0x145ab74>
   28dcc:			; <UNDEFINED> instruction: 0xf0402800
   28dd0:	ldmdavs	r1, {r1, r5, r7, pc}
   28dd4:	subvs	fp, r8, #1073741830	; 0x40000006
   28dd8:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   28ddc:	bvs	fe49d5d0 <tcgetattr@plt+0xfe495e74>
   28de0:	strcs	fp, [r0], #-329	; 0xfffffeb7
   28de4:	bvs	fe23a664 <tcgetattr@plt+0xfe232f08>
   28de8:			; <UNDEFINED> instruction: 0xf7fe624c
   28dec:	blvs	2a8880 <tcgetattr@plt+0x2a1124>
   28df0:	mvnsle	r2, r0, lsl #18
   28df4:	tstcs	r1, r3, lsr r6
   28df8:	blcs	41744 <tcgetattr@plt+0x39fe8>
   28dfc:	cfstrsge	mvf15, [sl, #-252]	; 0xffffff04
   28e00:	stclvs	12, cr6, [fp, #680]!	; 0x2a8
   28e04:	addsmi	r3, r3, #4096	; 0x1000
   28e08:	cfstrsge	mvf15, [r4, #-252]	; 0xffffff04
   28e0c:	movwcc	r6, #7593	; 0x1da9
   28e10:	strbvs	r6, [fp, #3434]!	; 0xd6a
   28e14:	bcc	79e44 <tcgetattr@plt+0x726e8>
   28e18:			; <UNDEFINED> instruction: 0xf67f4293
   28e1c:	strdcc	sl, [r1, -fp]
   28e20:	strvs	r2, [r9, #1024]!	; 0x400
   28e24:			; <UNDEFINED> instruction: 0xf8d5e512
   28e28:			; <UNDEFINED> instruction: 0x46283090
   28e2c:			; <UNDEFINED> instruction: 0xf383fab3
   28e30:			; <UNDEFINED> instruction: 0xf8c5095b
   28e34:			; <UNDEFINED> instruction: 0xf7ff3090
   28e38:			; <UNDEFINED> instruction: 0xf8d5f825
   28e3c:	blcs	35084 <tcgetattr@plt+0x2d928>
   28e40:	cfstrdge	mvd15, [r8], #252	; 0xfc
   28e44:	stclvs	13, cr6, [fp, #424]!	; 0x1a8
   28e48:	addmi	r1, fp, #1296	; 0x510
   28e4c:	stclge	6, cr15, [r2], #508	; 0x1fc
   28e50:	strcs	r3, [r0], #-769	; 0xfffffcff
   28e54:	strvs	r1, [fp, #2715]!	; 0xa9b
   28e58:	cfstrsvs	mvf14, [sl], #992	; 0x3e0
   28e5c:			; <UNDEFINED> instruction: 0xf43f2a00
   28e60:	bl	541cc <tcgetattr@plt+0x4ca70>
   28e64:	tstcs	r0, r2, lsl #4
   28e68:	blcc	466fb0 <tcgetattr@plt+0x45f854>
   28e6c:	subsvs	r4, r9, #144, 4
   28e70:	strb	sp, [pc], #506	; 28e78 <tcgetattr@plt+0x2171c>
   28e74:	strcs	r2, [sp], -r0, lsl #14
   28e78:	vrshr.s64	d20, d25, #63
   28e7c:	svclt	0x00080600
   28e80:			; <UNDEFINED> instruction: 0xf04f42b0
   28e84:			; <UNDEFINED> instruction: 0xf04f0819
   28e88:	vqdmlal.s<illegal width 8>	q8, d1, d0
   28e8c:	svclt	0x000c0800
   28e90:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   28e94:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   28e98:			; <UNDEFINED> instruction: 0xf04f4549
   28e9c:	svclt	0x00080661
   28ea0:	vmls.f<illegal width 8>	d20, d1, d0[0]
   28ea4:			; <UNDEFINED> instruction: 0xf04f0600
   28ea8:	svclt	0x00080700
   28eac:	cdpeq	0, 0, cr15, cr1, cr15, {2}
   28eb0:	svclt	0x000442b9
   28eb4:			; <UNDEFINED> instruction: 0xf04f42b0
   28eb8:			; <UNDEFINED> instruction: 0xf1be0e01
   28ebc:			; <UNDEFINED> instruction: 0xf43f0f00
   28ec0:	adcsmi	sl, r9, #16064	; 0x3ec0
   28ec4:	subsgt	pc, ip, r5, asr #17
   28ec8:	adcsmi	fp, r0, #8, 30
   28ecc:	andcs	sp, sp, #1073741831	; 0x40000007
   28ed0:	stmib	sl, {r8, r9, sp}^
   28ed4:	ldrt	r2, [r9], #768	; 0x300
   28ed8:	stmdbls	r9, {r0, sp}
   28edc:	strtmi	r9, [r8], -r0
   28ee0:			; <UNDEFINED> instruction: 0xf7fe9b0e
   28ee4:	ssat	pc, #9, r1, lsl #27	; <UNPREDICTABLE>
   28ee8:	bcs	42f38 <tcgetattr@plt+0x3b7dc>
   28eec:	svcge	0x003ff47f
   28ef0:			; <UNDEFINED> instruction: 0xf43f2900
   28ef4:	stcvs	12, cr10, [fp, #572]!	; 0x23c
   28ef8:	strbvs	r3, [r9, #2305]!	; 0x901
   28efc:			; <UNDEFINED> instruction: 0xf4bf4299
   28f00:	blcc	9412c <tcgetattr@plt+0x8c9d0>
   28f04:	strvs	r2, [fp, #1024]!	; 0x400
   28f08:	strbmi	lr, [r9, #-1184]	; 0xfffffb60
   28f0c:	strbmi	fp, [r0, #-3848]	; 0xfffff0f8
   28f10:	cfldrdge	mvd15, [r2, #508]	; 0x1fc
   28f14:	smlabtcs	r0, sl, r5, lr
   28f18:			; <UNDEFINED> instruction: 0xe76e6251
   28f1c:	strtmi	r2, [r8], -r1, lsl #6
   28f20:			; <UNDEFINED> instruction: 0xf7fe6213
   28f24:	ldr	pc, [r1], #4015	; 0xfaf
   28f28:	stmda	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28f2c:	andeq	sl, r4, ip, lsl #8
   28f30:	andeq	r0, r0, r8, ror r3
   28f34:	andeq	sl, r4, r0, asr #6
   28f38:			; <UNDEFINED> instruction: 0xffffec7b
   28f3c:	andeq	r2, r2, r6, asr #27
   28f40:			; <UNDEFINED> instruction: 0xfffff9fd
   28f44:	muleq	r2, sl, r1
   28f48:			; <UNDEFINED> instruction: 0xffffebf1
   28f4c:			; <UNDEFINED> instruction: 0xfffff891
   28f50:	andeq	sp, r2, ip, lsl #2
   28f54:			; <UNDEFINED> instruction: 0x460cb5f8
   28f58:	ldrmi	r4, [r9], -r7, lsl #12
   28f5c:	andcs	r4, r1, #16, 12	; 0x1000000
   28f60:	cdp2	7, 5, cr15, cr14, cr14, {7}
   28f64:	strmi	r4, [r4], -r5, lsr #12
   28f68:	stmdavc	r3, {r3, r8, ip, sp, pc}
   28f6c:	strtmi	fp, [r0], -r3, lsr #18
   28f70:	ldrhtmi	lr, [r8], #141	; 0x8d
   28f74:	svclt	0x00cef7dd
   28f78:			; <UNDEFINED> instruction: 0xf7e82100
   28f7c:	stmdavs	r3, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
   28f80:	blcs	7a7a0 <tcgetattr@plt+0x73044>
   28f84:	blcs	dcfd8 <tcgetattr@plt+0xd587c>
   28f88:	movwcs	sp, #497	; 0x1f1
   28f8c:	ldrmi	r4, [sl], -r9, lsr #12
   28f90:			; <UNDEFINED> instruction: 0xf7e96840
   28f94:			; <UNDEFINED> instruction: 0x4601fadf
   28f98:			; <UNDEFINED> instruction: 0xf7e94638
   28f9c:	ldmdavs	r0!, {r0, r1, r4, r6, r9, fp, ip, sp, lr, pc}^
   28fa0:	stc2l	7, cr15, [r8, #-952]	; 0xfffffc48
   28fa4:	pop	{r5, r9, sl, lr}
   28fa8:			; <UNDEFINED> instruction: 0xf7dd40f8
   28fac:	stmvs	r5, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   28fb0:			; <UNDEFINED> instruction: 0xf7deb16f
   28fb4:	stmdavc	sl!, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   28fb8:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
   28fbc:	ldrtmi	r6, [r8], -r3, lsl #16
   28fc0:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   28fc4:	ldmvs	r2!, {r0, r1, r3, r5, ip, sp, lr}
   28fc8:	ldc2l	0, cr15, [r2], #56	; 0x38
   28fcc:			; <UNDEFINED> instruction: 0x462868b5
   28fd0:	svc	0x00a2f7dd
   28fd4:	pop	{r5, r9, sl, lr}
   28fd8:			; <UNDEFINED> instruction: 0xf7dd40f8
   28fdc:	svclt	0x0000bf9b
   28fe0:	strdeq	r0, [r3], -sl
   28fe4:	ldmdavs	r1, {r1, fp, lr}
   28fe8:			; <UNDEFINED> instruction: 0xf7fe4478
   28fec:	svclt	0x0000b8e7
   28ff0:	andeq	ip, r2, ip, lsl pc
   28ff4:	blmi	1a3b998 <tcgetattr@plt+0x1a3423c>
   28ff8:	ldrblt	r4, [r0, #1146]!	; 0x47a
   28ffc:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   29000:	movwls	r6, #30747	; 0x781b
   29004:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29008:	ldrsbcc	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   2900c:	rsble	r2, pc, r0, lsl #22
   29010:	strmi	r4, [r4], -r2, ror #18
   29014:			; <UNDEFINED> instruction: 0x0110f8d0
   29018:			; <UNDEFINED> instruction: 0xf0014479
   2901c:	b	14687b8 <tcgetattr@plt+0x146105c>
   29020:	rsble	r0, r5, r1, lsl #6
   29024:	ldrsbcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   29028:	blvs	7030b4 <tcgetattr@plt+0x6fb958>
   2902c:			; <UNDEFINED> instruction: 0xf140061b
   29030:	ldmdami	fp, {r3, r4, r7, pc}^
   29034:			; <UNDEFINED> instruction: 0xf104ad03
   29038:	ldrbtmi	r0, [r8], #-1800	; 0xfffff8f8
   2903c:			; <UNDEFINED> instruction: 0xf8bef7fe
   29040:	strtmi	r2, [r8], -r0, lsl #2
   29044:	ldm	ip!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29048:	blls	1443d8 <tcgetattr@plt+0x13cc7c>
   2904c:			; <UNDEFINED> instruction: 0x6ca09903
   29050:	svclt	0x00481a9b
   29054:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
   29058:	eorne	pc, r0, #-1610612732	; 0xa0000004
   2905c:	smlatbeq	r0, r1, fp, lr
   29060:			; <UNDEFINED> instruction: 0xf503bf44
   29064:			; <UNDEFINED> instruction: 0xf1017310
   29068:	vsra.s64	<illegal reg q9.5>, <illegal reg q15.5>, #64
   2906c:	addsmi	r0, r3, #1879048192	; 0x70000000
   29070:	stmdbcs	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   29074:			; <UNDEFINED> instruction: 0x462bd057
   29078:	strtvs	ip, [r0], #2819	; 0xb03
   2907c:	strbtvs	r4, [r1], #1592	; 0x638
   29080:	svc	0x00c2f7dd
   29084:	cmnle	r8, r0, lsl #16
   29088:	ldrsbvs	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   2908c:	stmdavs	r2!, {r8, r9, sp}
   29090:			; <UNDEFINED> instruction: 0x46184619
   29094:			; <UNDEFINED> instruction: 0xf0426b35
   29098:			; <UNDEFINED> instruction: 0xf0254280
   2909c:	teqvs	r5, #128, 10	; 0x20000000
   290a0:	stc2	7, cr15, [ip, #964]!	; 0x3c4
   290a4:	strmi	r4, [r6], -r1, lsr #12
   290a8:			; <UNDEFINED> instruction: 0xff4af7f1
   290ac:			; <UNDEFINED> instruction: 0xf8d44630
   290b0:			; <UNDEFINED> instruction: 0xf7f110d8
   290b4:	ldmdbmi	fp!, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   290b8:			; <UNDEFINED> instruction: 0x0110f8d4
   290bc:			; <UNDEFINED> instruction: 0xf0014479
   290c0:			; <UNDEFINED> instruction: 0x4601fd79
   290c4:			; <UNDEFINED> instruction: 0xf7f44630
   290c8:			; <UNDEFINED> instruction: 0x4605fb79
   290cc:			; <UNDEFINED> instruction: 0xf7f14630
   290d0:	stmdavs	r6!, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}^
   290d4:	ldrtmi	r4, [r1], -r8, lsr #12
   290d8:	mcr	7, 5, pc, cr4, cr13, {6}	; <UNPREDICTABLE>
   290dc:	ldmdami	r2!, {r5, r7, r8, fp, ip, sp, pc}
   290e0:	stmdavs	r1!, {r1, r4, r5, r9, sl, lr}
   290e4:			; <UNDEFINED> instruction: 0xf7fe4478
   290e8:	strtmi	pc, [r8], -r9, ror #16
   290ec:	svc	0x0014f7dd
   290f0:	blmi	a7b9b0 <tcgetattr@plt+0xa74254>
   290f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   290f8:	blls	203168 <tcgetattr@plt+0x1fba0c>
   290fc:			; <UNDEFINED> instruction: 0xf04f405a
   29100:	mrsle	r0, SPSR_abt
   29104:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   29108:	ldrtmi	r4, [r3], -r9, lsr #16
   2910c:	strtmi	r6, [sl], -r1, lsr #16
   29110:			; <UNDEFINED> instruction: 0xf7fe4478
   29114:			; <UNDEFINED> instruction: 0x4620f853
   29118:			; <UNDEFINED> instruction: 0xf01e4629
   2911c:			; <UNDEFINED> instruction: 0x4620fc7b
   29120:	cdp2	0, 0, cr15, cr10, cr10, {0}
   29124:	bne	ff5e30b0 <tcgetattr@plt+0xff5db954>
   29128:	ldrtmi	sp, [r8], -r5, lsr #1
   2912c:	svc	0x006cf7dd
   29130:	andcs	fp, r0, #24, 6	; 0x60000000
   29134:	ldrtmi	r2, [r8], -r1, lsl #2
   29138:	mcr	7, 4, pc, cr12, cr13, {6}	; <UNPREDICTABLE>
   2913c:	stmiblt	r8!, {r0, r2, r9, sl, lr}
   29140:			; <UNDEFINED> instruction: 0x4632481c
   29144:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   29148:			; <UNDEFINED> instruction: 0xf838f7fe
   2914c:	ldrtmi	sl, [r8], -r5, lsl #18
   29150:	strpl	lr, [r5], -sp, asr #19
   29154:	stmda	ip!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29158:	ldrtmi	lr, [r8], -sl, asr #15
   2915c:	svc	0x0086f7dd
   29160:	ldmdami	r5, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
   29164:			; <UNDEFINED> instruction: 0xf7fe4478
   29168:	strb	pc, [r1, r9, lsr #16]	; <UNPREDICTABLE>
   2916c:			; <UNDEFINED> instruction: 0x46324813
   29170:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   29174:			; <UNDEFINED> instruction: 0xf822f7fe
   29178:	blmi	4a3068 <tcgetattr@plt+0x49b90c>
   2917c:			; <UNDEFINED> instruction: 0xf04f4602
   29180:			; <UNDEFINED> instruction: 0x463831ff
   29184:	strls	r4, [r0], #-1147	; 0xfffffb85
   29188:	stmib	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2918c:			; <UNDEFINED> instruction: 0xf7dde7d1
   29190:	svclt	0x0000ef30
   29194:	muleq	r4, ip, fp
   29198:	andeq	r0, r0, r8, ror r3
   2919c:	andeq	r2, r2, r4, lsl sp
   291a0:	strdeq	ip, [r2], -lr
   291a4:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   291a8:	andeq	ip, r2, r8, ror #29
   291ac:	andeq	r9, r4, r0, lsr #21
   291b0:	andeq	ip, r2, r0, lsr #29
   291b4:	andeq	ip, r2, sl, lsl #28
   291b8:			; <UNDEFINED> instruction: 0x0002cdb8
   291bc:	strdeq	ip, [r2], -lr
   291c0:			; <UNDEFINED> instruction: 0xfffffe5d
   291c4:			; <UNDEFINED> instruction: 0xf020b5f8
   291c8:	andcs	pc, r5, #7274496	; 0x6f0000
   291cc:	ldrbtmi	r4, [r9], #-2337	; 0xfffff6df
   291d0:			; <UNDEFINED> instruction: 0xf7de4606
   291d4:	vldmdbne	r4!, {s29-s154}
   291d8:	ldrtmi	fp, [r4], -r0, lsl #2
   291dc:	blcs	b87270 <tcgetattr@plt+0xb7fb14>
   291e0:	blcs	858e48 <tcgetattr@plt+0x8516ec>
   291e4:			; <UNDEFINED> instruction: 0xf814d105
   291e8:	blcs	b78df4 <tcgetattr@plt+0xb71698>
   291ec:	blcs	858e54 <tcgetattr@plt+0x8516f8>
   291f0:	strdcs	sp, [r0, -r9]!
   291f4:			; <UNDEFINED> instruction: 0xf7de4620
   291f8:	smlatblt	r8, ip, r8, lr
   291fc:	andvc	r2, r3, r0, lsl #6
   29200:	mvnslt	r7, r7, lsr #16
   29204:			; <UNDEFINED> instruction: 0xf7de4620
   29208:	mcrne	8, 2, lr, cr3, cr14, {4}
   2920c:	strtmi	r4, [r3], #-1541	; 0xfffff9fb
   29210:	andsle	r4, r0, #156, 4	; 0xc0000009
   29214:	stmda	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29218:			; <UNDEFINED> instruction: 0x1c651962
   2921c:	addsmi	lr, r5, #2
   29220:	andle	r7, r7, r3, lsl r0
   29224:	stcne	8, cr15, [r1, #-72]	; 0xffffffb8
   29228:			; <UNDEFINED> instruction: 0xf8336803
   2922c:			; <UNDEFINED> instruction: 0xf0133011
   29230:	rscsle	r0, r4, ip, lsl #6
   29234:	svccs	0x002f7827
   29238:	strtmi	sp, [r0], -r3, lsl #2
   2923c:	ldm	lr!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29240:	strtmi	r4, [r0], -r4, lsl #12
   29244:			; <UNDEFINED> instruction: 0xf830f020
   29248:	ldrtmi	r4, [r0], -r4, lsl #12
   2924c:	mcr	7, 3, pc, cr4, cr13, {6}	; <UNPREDICTABLE>
   29250:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   29254:	andeq	ip, r2, lr, lsl lr
   29258:			; <UNDEFINED> instruction: 0x4605b538
   2925c:	ldrsbcc	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   29260:	ldrdeq	lr, [sp, -r3]
   29264:	blx	18e7224 <tcgetattr@plt+0x18dfac8>
   29268:	tstlt	r8, r4, lsl #12
   2926c:	ldmdblt	r3, {r0, r1, fp, ip, sp, lr}
   29270:	ldrsbcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   29274:			; <UNDEFINED> instruction: 0xf7ff6bd8
   29278:	strmi	pc, [r5], -r5, lsr #31
   2927c:			; <UNDEFINED> instruction: 0xf7dd4620
   29280:	strtmi	lr, [r8], -ip, asr #28
   29284:	svclt	0x0000bd38
   29288:	svcmi	0x00f0e92d
   2928c:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   29290:	strmi	r8, [ip], -r2, lsl #22
   29294:			; <UNDEFINED> instruction: 0x46074d5b
   29298:	ldrbtmi	r4, [sp], #-2907	; 0xfffff4a5
   2929c:	addlt	r4, fp, fp, asr r9
   292a0:	stmiapl	fp!, {r0, r1, r3, r4, r6, fp, lr}^
   292a4:	bleq	2656e0 <tcgetattr@plt+0x25df84>
   292a8:	blcs	567400 <tcgetattr@plt+0x55fca4>
   292ac:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   292b0:			; <UNDEFINED> instruction: 0xf04f9309
   292b4:	ldmvs	r3!, {r8, r9}
   292b8:			; <UNDEFINED> instruction: 0xf8d64478
   292bc:	ldclmi	0, cr9, [r5, #-48]	; 0xffffffd0
   292c0:			; <UNDEFINED> instruction: 0xf7fd9301
   292c4:	usub16mi	pc, r8, fp	; <UNPREDICTABLE>
   292c8:			; <UNDEFINED> instruction: 0xf7e32100
   292cc:			; <UNDEFINED> instruction: 0x4620fe13
   292d0:	cdp2	7, 1, cr15, cr12, cr3, {7}
   292d4:	stmdblt	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   292d8:			; <UNDEFINED> instruction: 0xf7e34620
   292dc:	stmdacs	r0, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}
   292e0:	addhi	pc, r8, r0, asr #32
   292e4:	ldrbmi	r2, [r8], -r0, lsl #2
   292e8:			; <UNDEFINED> instruction: 0xff48f7e3
   292ec:	blcs	4ff04 <tcgetattr@plt+0x487a8>
   292f0:			; <UNDEFINED> instruction: 0xf8d3d07c
   292f4:	ldmdavs	r1!, {r2, r7}
   292f8:	ldc2l	0, cr15, [r8]
   292fc:	subsle	r2, pc, r0, lsl #16
   29300:	blx	ffce530c <tcgetattr@plt+0xffcddbb0>
   29304:	stmdacs	r0, {r2, r9, sl, lr}
   29308:	blmi	111d478 <tcgetattr@plt+0x1115d1c>
   2930c:			; <UNDEFINED> instruction: 0xf8df46b8
   29310:	strbmi	sl, [pc], -ip, lsl #2
   29314:	sxtahmi	r4, r1, fp, ror #8
   29318:	mcr	4, 0, r4, cr8, cr10, {7}
   2931c:	blmi	1037b64 <tcgetattr@plt+0x1030408>
   29320:	mcr	4, 0, r4, cr8, cr11, {3}
   29324:			; <UNDEFINED> instruction: 0x46203a90
   29328:	blx	ffce5334 <tcgetattr@plt+0xffcddbd8>
   2932c:	stmdacs	r0, {fp, sp, lr}
   29330:	movwcs	sp, #16469	; 0x4055
   29334:	ldrbmi	r2, [r9], -r0, lsl #4
   29338:			; <UNDEFINED> instruction: 0xf90cf7e9
   2933c:	ldrdcc	pc, [r0], -r9
   29340:	bne	464ba8 <tcgetattr@plt+0x45d44c>
   29344:			; <UNDEFINED> instruction: 0x46054652
   29348:			; <UNDEFINED> instruction: 0xf99cf7e9
   2934c:			; <UNDEFINED> instruction: 0xf8d99b01
   29350:	cmnlt	fp, r0, lsl r0
   29354:			; <UNDEFINED> instruction: 0x46284a33
   29358:	ldmdavs	fp, {r0, r1, r4, r5, r8, fp, lr}
   2935c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   29360:			; <UNDEFINED> instruction: 0xf990f7e9
   29364:	ldmdbmi	r1!, {r0, r9, fp, ip, pc}
   29368:	ldmdavs	r3, {r3, r5, r9, sl, lr}^
   2936c:			; <UNDEFINED> instruction: 0x46524479
   29370:			; <UNDEFINED> instruction: 0xf988f7e9
   29374:	bmi	bd5978 <tcgetattr@plt+0xbce21c>
   29378:	stmdbmi	lr!, {r3, r5, r9, sl, lr}
   2937c:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
   29380:			; <UNDEFINED> instruction: 0xf7e94479
   29384:	bmi	b67988 <tcgetattr@plt+0xb6022c>
   29388:	strtmi	r4, [r8], -ip, lsr #18
   2938c:	ldrbtmi	r6, [sl], #-2171	; 0xfffff785
   29390:			; <UNDEFINED> instruction: 0xf7e94479
   29394:			; <UNDEFINED> instruction: 0x1c73f977
   29398:	stmdbmi	r9!, {r0, r1, r2, ip, lr, pc}
   2939c:	mrc	6, 0, r4, cr8, cr3, {1}
   293a0:			; <UNDEFINED> instruction: 0x46282a90
   293a4:			; <UNDEFINED> instruction: 0xf7e94479
   293a8:	strbmi	pc, [r0], -sp, ror #18	; <UNPREDICTABLE>
   293ac:			; <UNDEFINED> instruction: 0xf7e94629
   293b0:	strtmi	pc, [r0], -r3, lsl #17
   293b4:	blx	fea653c0 <tcgetattr@plt+0xfea5dc64>
   293b8:	strmi	r4, [r4], -r8, lsr #13
   293bc:			; <UNDEFINED> instruction: 0xd1b22c00
   293c0:	blmi	47bc48 <tcgetattr@plt+0x4744ec>
   293c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   293c8:	blls	283438 <tcgetattr@plt+0x27bcdc>
   293cc:			; <UNDEFINED> instruction: 0xf04f405a
   293d0:	tstle	r4, r0, lsl #6
   293d4:	ldc	0, cr11, [sp], #44	; 0x2c
   293d8:	pop	{r1, r8, r9, fp, pc}
   293dc:	qsub8mi	r8, r0, r0
   293e0:	blx	fe4e53ec <tcgetattr@plt+0xfe4ddc90>
   293e4:	stccs	6, cr4, [r0], {4}
   293e8:			; <UNDEFINED> instruction: 0xe7e9d19d
   293ec:	stmiapl	fp!, {r1, r2, r4, r8, r9, fp, lr}^
   293f0:	usada8	r0, r8, r8, r6
   293f4:	ldrbmi	r4, [r8], -r1, lsr #12
   293f8:	stc2l	7, cr15, [r4, #908]	; 0x38c
   293fc:			; <UNDEFINED> instruction: 0xf7dde776
   29400:	svclt	0x0000edf8
   29404:	strdeq	r9, [r4], -sl
   29408:	andeq	r0, r0, r8, ror r3
   2940c:	andeq	ip, r2, r0, lsr lr
   29410:	muleq	r2, ip, r4
   29414:	andeq	r9, r4, r0, asr #17
   29418:	muleq	r2, ip, sl
   2941c:	muleq	r3, ip, r0
   29420:	andeq	ip, r2, r8, lsl sp
   29424:	andeq	r7, r2, r4, lsl #2
   29428:	muleq	r2, r6, ip
   2942c:	muleq	r2, r8, ip
   29430:	ldrdeq	r6, [r2], -lr
   29434:	muleq	r2, r8, ip
   29438:	andeq	r0, r3, r6, lsr #32
   2943c:	muleq	r2, r4, ip
   29440:	muleq	r2, ip, ip
   29444:	ldrdeq	r9, [r4], -r0
   29448:	ldrdeq	r0, [r0], -r8
   2944c:	ldrbmi	lr, [r0, sp, lsr #18]!
   29450:	strmi	r4, [pc], -r0, lsl #13
   29454:	teqcs	r0, r1
   29458:			; <UNDEFINED> instruction: 0x4615461e
   2945c:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   29460:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   29464:	mrc2	0, 6, pc, cr12, cr15, {0}
   29468:	strbmi	r4, [r0], -r4, lsl #12
   2946c:			; <UNDEFINED> instruction: 0xff1cf01f
   29470:	mvnscc	pc, #79	; 0x4f
   29474:	strpl	lr, [r1], -r4, asr #19
   29478:	andls	pc, ip, r4, asr #17
   2947c:			; <UNDEFINED> instruction: 0xf1ba6020
   29480:	andle	r0, r1, r0, lsl #30
   29484:	ldrdcc	pc, [r0], -sl
   29488:			; <UNDEFINED> instruction: 0xb1256123
   2948c:	ldrcc	pc, [r8], #2261	; 0x8d5
   29490:			; <UNDEFINED> instruction: 0xf8c53301
   29494:			; <UNDEFINED> instruction: 0xb12e3498
   29498:			; <UNDEFINED> instruction: 0x46304913
   2949c:	tstcc	r4, r9, ror r4
   294a0:			; <UNDEFINED> instruction: 0xf930f00c
   294a4:	svceq	0x0000f1b9
   294a8:	ldmdbmi	r0, {r0, r2, ip, lr, pc}
   294ac:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   294b0:			; <UNDEFINED> instruction: 0xf01e3114
   294b4:			; <UNDEFINED> instruction: 0xf104fa99
   294b8:			; <UNDEFINED> instruction: 0x46390014
   294bc:	stc2l	7, cr15, [r2, #-908]!	; 0xfffffc74
   294c0:			; <UNDEFINED> instruction: 0xb12069e0
   294c4:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
   294c8:			; <UNDEFINED> instruction: 0xf00c3114
   294cc:	stmdbmi	r9, {r0, r1, r3, r4, r8, fp, ip, sp, lr, pc}
   294d0:	stmdami	r9, {r1, r5, r9, sl, lr}
   294d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   294d8:			; <UNDEFINED> instruction: 0xf8a6f7e9
   294dc:			; <UNDEFINED> instruction: 0x47f0e8bd
   294e0:	andcs	r4, r0, r1, lsl #12
   294e4:	svclt	0x00aef7e8
   294e8:	andeq	ip, r2, r0, asr #24
   294ec:	andeq	ip, r2, lr, lsr #24
   294f0:	andeq	ip, r2, r6, lsl ip
   294f4:	andeq	r0, r0, r5, lsr #32
   294f8:	andeq	ip, r2, r6, ror fp
   294fc:	ldrblt	r4, [r0, #-2907]!	; 0xfffff4a5
   29500:	ldmdami	fp, {r1, r2, r9, sl, lr}^
   29504:	stmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   29508:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
   2950c:	msreq	CPSR_, r3, lsl #2
   29510:	mrc2	7, 2, pc, cr4, cr13, {7}
   29514:	ldmdbmi	r7, {r0, r2, r5, fp, sp, lr}^
   29518:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2951c:	stc	7, cr15, [r2], {221}	; 0xdd
   29520:	rsble	r2, sl, r0, lsl #16
   29524:			; <UNDEFINED> instruction: 0x46284954
   29528:			; <UNDEFINED> instruction: 0xf7dd4479
   2952c:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   29530:	addshi	pc, r6, r0
   29534:			; <UNDEFINED> instruction: 0x46284951
   29538:			; <UNDEFINED> instruction: 0xf7dd4479
   2953c:	stmdacs	r0, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
   29540:	addhi	pc, r9, r0
   29544:	strtmi	r4, [r8], -lr, asr #18
   29548:			; <UNDEFINED> instruction: 0xf7dd4479
   2954c:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
   29550:	stmdbmi	ip, {r0, r1, r3, r4, r5, r6, ip, lr, pc}^
   29554:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   29558:	stcl	7, cr15, [r4], #-884	; 0xfffffc8c
   2955c:	rsble	r2, lr, r0, lsl #16
   29560:	strtmi	r4, [r8], -r9, asr #18
   29564:			; <UNDEFINED> instruction: 0xf7dd4479
   29568:	stmdacs	r0, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
   2956c:	stmdbmi	r7, {r1, r5, r6, ip, lr, pc}^
   29570:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   29574:	mrrc	7, 13, pc, r6, cr13	; <UNPREDICTABLE>
   29578:	subsle	r2, r6, r0, lsl #16
   2957c:	strtmi	r4, [r8], -r4, asr #18
   29580:			; <UNDEFINED> instruction: 0xf7dd4479
   29584:	stmdacs	r0, {r4, r6, sl, fp, sp, lr, pc}
   29588:	stmdbmi	r2, {r1, r3, r6, ip, lr, pc}^
   2958c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   29590:	mcrr	7, 13, pc, r8, cr13	; <UNPREDICTABLE>
   29594:	eorsle	r2, lr, r0, lsl #16
   29598:			; <UNDEFINED> instruction: 0x4628493f
   2959c:			; <UNDEFINED> instruction: 0xf7dd4479
   295a0:	orrslt	lr, r8, #16896	; 0x4200
   295a4:			; <UNDEFINED> instruction: 0x4628493d
   295a8:			; <UNDEFINED> instruction: 0xf7dd4479
   295ac:	movtlt	lr, #35900	; 0x8c3c
   295b0:			; <UNDEFINED> instruction: 0x46214630
   295b4:	mcr2	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   295b8:	tstlt	r8, r0, ror #16
   295bc:			; <UNDEFINED> instruction: 0xff6af008
   295c0:			; <UNDEFINED> instruction: 0xb12068a0
   295c4:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
   295c8:			; <UNDEFINED> instruction: 0xf00c3120
   295cc:	stmiavs	r0!, {r0, r4, r5, r7, fp, ip, sp, lr, pc}^
   295d0:	ldmdbmi	r4!, {r5, r8, ip, sp, pc}
   295d4:			; <UNDEFINED> instruction: 0x31204479
   295d8:			; <UNDEFINED> instruction: 0xf998f01f
   295dc:			; <UNDEFINED> instruction: 0xb12069e0
   295e0:	ldrbtmi	r4, [r9], #-2353	; 0xfffff6cf
   295e4:			; <UNDEFINED> instruction: 0xf00c3120
   295e8:	stmdavs	r0!, {r0, r1, r5, r7, fp, ip, sp, lr, pc}
   295ec:	ldc	7, cr15, [r4], {221}	; 0xdd
   295f0:			; <UNDEFINED> instruction: 0xf7dd4620
   295f4:	mulcs	r0, r2, ip
   295f8:	stmdbvs	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   295fc:			; <UNDEFINED> instruction: 0xff54f7ee
   29600:	str	r6, [pc, r5, lsr #16]
   29604:			; <UNDEFINED> instruction: 0xf7ef68a0
   29608:			; <UNDEFINED> instruction: 0xe7d1f8f1
   2960c:			; <UNDEFINED> instruction: 0xf7ef68a0
   29610:	stmdavs	r5!, {r0, r1, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   29614:	stmiavs	r0!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   29618:			; <UNDEFINED> instruction: 0xf8caf7ef
   2961c:	ldr	r6, [fp, r5, lsr #16]!
   29620:			; <UNDEFINED> instruction: 0xf7ef68a0
   29624:	stmdavs	r5!, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
   29628:	stmdavs	r0!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   2962c:			; <UNDEFINED> instruction: 0xf862f7ef
   29630:	str	r6, [r3, r5, lsr #16]!
   29634:			; <UNDEFINED> instruction: 0xf7ef68e0
   29638:	stmdavs	r5!, {r0, r5, fp, ip, sp, lr, pc}
   2963c:	ldmib	r4, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   29640:			; <UNDEFINED> instruction: 0xf7ee0102
   29644:	stmdavs	r5!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29648:	ldmib	r4, {r1, r3, r7, r8, r9, sl, sp, lr, pc}^
   2964c:			; <UNDEFINED> instruction: 0xf7ee0102
   29650:	stmdavs	r5!, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29654:	stmiavs	r0!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   29658:			; <UNDEFINED> instruction: 0xff8ef7ee
   2965c:	ldrb	r6, [r1, -r5, lsr #16]!
   29660:			; <UNDEFINED> instruction: 0xf7ee68e0
   29664:	stmdavs	r5!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   29668:	svclt	0x0000e764
   2966c:	ldrdeq	ip, [r2], -r8
   29670:	andeq	r2, r2, sl, asr #4
   29674:	andeq	ip, r2, r2, asr #22
   29678:	andeq	r3, r2, r4, lsl r8
   2967c:	andeq	ip, r2, r8, lsr fp
   29680:	andeq	ip, r2, ip, lsr fp
   29684:	andeq	ip, r2, lr, lsr fp
   29688:	andeq	ip, r2, r0, asr #22
   2968c:	andeq	r2, r2, r6, asr #12
   29690:	andeq	r4, r2, r8, ror #29
   29694:	ldrdeq	r4, [r2], -r6
   29698:	andeq	ip, r2, r8, lsl fp
   2969c:	andeq	ip, r2, ip, lsl fp
   296a0:	andeq	ip, r2, r6, lsl fp
   296a4:	andeq	ip, r2, r8, lsl #22
   296a8:	strdeq	ip, [r2], -sl
   296ac:	addlt	fp, lr, r0, ror r5
   296b0:			; <UNDEFINED> instruction: 0x46044e17
   296b4:			; <UNDEFINED> instruction: 0x460d4b17
   296b8:	eorcs	r4, ip, #2113929216	; 0x7e000000
   296bc:	stmdage	r2, {r8, sp}
   296c0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   296c4:			; <UNDEFINED> instruction: 0xf04f930d
   296c8:			; <UNDEFINED> instruction: 0xf7dd0300
   296cc:			; <UNDEFINED> instruction: 0xf104eea6
   296d0:	stmdage	r6, {r2, r6, r8}
   296d4:			; <UNDEFINED> instruction: 0xf7e39501
   296d8:	stcvs	12, cr15, [r3, #340]!	; 0x154
   296dc:			; <UNDEFINED> instruction: 0x6ce2a901
   296e0:	stmiavs	r6!, {r5, r9, sl, lr}^
   296e4:	stclvs	8, cr6, [r3, #-116]!	; 0xffffff8c
   296e8:	strls	r9, [r5, #-1538]	; 0xfffff9fe
   296ec:	movwcs	lr, #14797	; 0x39cd
   296f0:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   296f4:	blmi	1fbf1c <tcgetattr@plt+0x1f47c0>
   296f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   296fc:	blls	38376c <tcgetattr@plt+0x37c010>
   29700:			; <UNDEFINED> instruction: 0xf04f405a
   29704:	mrsle	r0, SP_irq
   29708:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   2970c:	ldcl	7, cr15, [r0], #-884	; 0xfffffc8c
   29710:	ldrdeq	r9, [r4], -ip
   29714:	andeq	r0, r0, r8, ror r3
   29718:	muleq	r4, ip, r4
   2971c:	push	{r0, r1, r2, r3, r8, r9, fp, lr}
   29720:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   29724:	ldrmi	r4, [r6], -lr, lsl #24
   29728:	ldmdavs	r4, {r1, r3, r4, r8, fp, ip, lr}
   2972c:	pkhbtmi	fp, r0, ip, lsl #3
   29730:	and	r4, r2, pc, lsl #12
   29734:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   29738:			; <UNDEFINED> instruction: 0xf8d4b16c
   2973c:	strteq	r5, [fp], #1040	; 0x410
   29740:			; <UNDEFINED> instruction: 0x4620d5f8
   29744:			; <UNDEFINED> instruction: 0x463a4633
   29748:			; <UNDEFINED> instruction: 0xf7ee4641
   2974c:			; <UNDEFINED> instruction: 0xf8d4fe61
   29750:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   29754:	pop	{r0, r4, r5, r6, r7, r8, ip, lr, pc}
   29758:	svclt	0x000081f0
   2975c:	andeq	r9, r4, r2, ror r4
   29760:	strdeq	r0, [r0], -ip
   29764:	addlt	fp, sl, r0, ror r5
   29768:	stcge	14, cr4, [r2], {18}
   2976c:			; <UNDEFINED> instruction: 0x46054b12
   29770:	andcs	r4, r0, #2113929216	; 0x7e000000
   29774:	ldmpl	r3!, {r5, r9, sl, lr}^
   29778:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   2977c:			; <UNDEFINED> instruction: 0xf04f9309
   29780:			; <UNDEFINED> instruction: 0xf7e30300
   29784:	movwcs	pc, #3439	; 0xd6f	; <UNPREDICTABLE>
   29788:	stmib	sp, {r1, r4, r5, r9, sl, lr}^
   2978c:	strtmi	r3, [r8], -r0, lsl #6
   29790:			; <UNDEFINED> instruction: 0xf7ff4621
   29794:	bmi	2a9108 <tcgetattr@plt+0x2a19ac>
   29798:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2979c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   297a0:	subsmi	r9, sl, r9, lsl #22
   297a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   297a8:	andlt	sp, sl, r1, lsl #2
   297ac:			; <UNDEFINED> instruction: 0xf7ddbd70
   297b0:	svclt	0x0000ec20
   297b4:	andeq	r9, r4, r4, lsr #8
   297b8:	andeq	r0, r0, r8, ror r3
   297bc:	strdeq	r9, [r4], -sl
   297c0:	blmi	67c028 <tcgetattr@plt+0x6748cc>
   297c4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   297c8:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   297cc:	strmi	fp, [r8], -sl, lsl #1
   297d0:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   297d4:			; <UNDEFINED> instruction: 0xf04f9309
   297d8:			; <UNDEFINED> instruction: 0xf00b0300
   297dc:	strdlt	pc, [r8, #225]	; 0xe1
   297e0:	andcs	sl, r0, #2, 28
   297e4:	ldrtmi	r4, [r0], -r1, lsr #12
   297e8:	blx	ff6e777e <tcgetattr@plt+0xff6e0022>
   297ec:	strtmi	r2, [r3], -r0, lsl #4
   297f0:	andcs	lr, r0, #3358720	; 0x334000
   297f4:	ldrtmi	r4, [r1], -r8, lsr #12
   297f8:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   297fc:	blmi	2bc030 <tcgetattr@plt+0x2b48d4>
   29800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29804:	blls	283874 <tcgetattr@plt+0x27c118>
   29808:			; <UNDEFINED> instruction: 0xf04f405a
   2980c:	mrsle	r0, SP_und
   29810:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   29814:	strmi	sl, [r1], -r2, lsl #28
   29818:			; <UNDEFINED> instruction: 0xf7e34630
   2981c:	strb	pc, [r5, pc, lsr #25]!	; <UNPREDICTABLE>
   29820:	bl	ff9e779c <tcgetattr@plt+0xff9e0040>
   29824:	ldrdeq	r9, [r4], -r0
   29828:	andeq	r0, r0, r8, ror r3
   2982c:	muleq	r4, r4, r3
   29830:	strdlt	fp, [fp], r0
   29834:	stcge	15, cr4, [r2, #-72]	; 0xffffffb8
   29838:			; <UNDEFINED> instruction: 0x460c4b12
   2983c:			; <UNDEFINED> instruction: 0x4606447f
   29840:	strtmi	r2, [r8], -r0, lsl #4
   29844:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   29848:			; <UNDEFINED> instruction: 0xf04f9309
   2984c:			; <UNDEFINED> instruction: 0xf7e30300
   29850:	stmiavs	r7!, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   29854:	stmdavs	r3!, {r9, sp}^
   29858:			; <UNDEFINED> instruction: 0x46294630
   2985c:	andvc	lr, r0, #3358720	; 0x334000
   29860:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
   29864:	blmi	1fc08c <tcgetattr@plt+0x1f4930>
   29868:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2986c:	blls	2838dc <tcgetattr@plt+0x27c180>
   29870:			; <UNDEFINED> instruction: 0xf04f405a
   29874:	mrsle	r0, SP_irq
   29878:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   2987c:	bl	fee677f8 <tcgetattr@plt+0xfee6009c>
   29880:	andeq	r9, r4, r8, asr r3
   29884:	andeq	r0, r0, r8, ror r3
   29888:	andeq	r9, r4, ip, lsr #6
   2988c:	strdlt	fp, [fp], r0
   29890:	stcge	15, cr4, [r2], {18}
   29894:			; <UNDEFINED> instruction: 0x46054e12
   29898:	movwcs	r4, #1151	; 0x47f
   2989c:	ldmibpl	lr!, {r5, r9, sl, lr}
   298a0:	ldmdavs	r6!, {r0, r1, r2, r4, r9, sl, lr}
   298a4:			; <UNDEFINED> instruction: 0xf04f9609
   298a8:	strmi	r0, [lr], -r0, lsl #12
   298ac:	blx	fed67842 <tcgetattr@plt+0xfed600e6>
   298b0:	ldrtmi	r2, [r3], -r0, lsl #4
   298b4:	strtmi	r9, [r8], -r1, lsl #4
   298b8:	strls	r4, [r0, -r1, lsr #12]
   298bc:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
   298c0:	blmi	1fc0e8 <tcgetattr@plt+0x1f498c>
   298c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   298c8:	blls	283938 <tcgetattr@plt+0x27c1dc>
   298cc:			; <UNDEFINED> instruction: 0xf04f405a
   298d0:	mrsle	r0, SP_irq
   298d4:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   298d8:	bl	fe2e7854 <tcgetattr@plt+0xfe2e00f8>
   298dc:	strdeq	r9, [r4], -ip
   298e0:	andeq	r0, r0, r8, ror r3
   298e4:	ldrdeq	r9, [r4], -r0
   298e8:	addlt	fp, sl, r0, ror r5
   298ec:	stcge	14, cr4, [r2], {18}
   298f0:			; <UNDEFINED> instruction: 0x46054b12
   298f4:	andcs	r4, r0, #2113929216	; 0x7e000000
   298f8:	ldmpl	r3!, {r5, r9, sl, lr}^
   298fc:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   29900:			; <UNDEFINED> instruction: 0xf04f9309
   29904:			; <UNDEFINED> instruction: 0xf7e30300
   29908:	movwcs	pc, #2995	; 0xbb3	; <UNPREDICTABLE>
   2990c:	ldrmi	r4, [sl], -r8, lsr #12
   29910:	strtmi	r9, [r1], -r1, lsl #6
   29914:			; <UNDEFINED> instruction: 0xf7ff9600
   29918:	bmi	2a8f84 <tcgetattr@plt+0x2a1828>
   2991c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   29920:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29924:	subsmi	r9, sl, r9, lsl #22
   29928:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2992c:	andlt	sp, sl, r1, lsl #2
   29930:			; <UNDEFINED> instruction: 0xf7ddbd70
   29934:	svclt	0x0000eb5e
   29938:	andeq	r9, r4, r0, lsr #5
   2993c:	andeq	r0, r0, r8, ror r3
   29940:	andeq	r9, r4, r6, ror r2
   29944:	addlt	fp, sl, r0, ror r5
   29948:	stcge	14, cr4, [r2], {18}
   2994c:			; <UNDEFINED> instruction: 0x46054b12
   29950:	andcs	r4, r0, #2113929216	; 0x7e000000
   29954:	ldmpl	r3!, {r5, r9, sl, lr}^
   29958:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   2995c:			; <UNDEFINED> instruction: 0xf04f9309
   29960:			; <UNDEFINED> instruction: 0xf7e30300
   29964:	movwcs	pc, #3059	; 0xbf3	; <UNPREDICTABLE>
   29968:	ldrmi	r4, [sl], -r8, lsr #12
   2996c:	strtmi	r9, [r1], -r0, lsl #6
   29970:			; <UNDEFINED> instruction: 0xf7ff9601
   29974:	bmi	2a8f28 <tcgetattr@plt+0x2a17cc>
   29978:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2997c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29980:	subsmi	r9, sl, r9, lsl #22
   29984:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29988:	andlt	sp, sl, r1, lsl #2
   2998c:			; <UNDEFINED> instruction: 0xf7ddbd70
   29990:	svclt	0x0000eb30
   29994:	andeq	r9, r4, r4, asr #4
   29998:	andeq	r0, r0, r8, ror r3
   2999c:	andeq	r9, r4, sl, lsl r2
   299a0:	mvnsmi	lr, sp, lsr #18
   299a4:	ldmib	r1, {r1, r2, r3, r9, sl, lr}^
   299a8:			; <UNDEFINED> instruction: 0x46073510
   299ac:			; <UNDEFINED> instruction: 0xf0002b00
   299b0:	stccs	0, cr8, [r0, #-812]	; 0xfffffcd4
   299b4:	ssatmi	sp, #13, r9, asr #0
   299b8:	stccs	12, cr6, [r0, #-180]	; 0xffffff4c
   299bc:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   299c0:			; <UNDEFINED> instruction: 0xf8dc5211
   299c4:	ldrmi	r8, [r4], -ip, asr #32
   299c8:	strtvs	fp, [sl], #277	; 0x115
   299cc:	ldrdcs	pc, [r8], #-140	; 0xffffff74
   299d0:			; <UNDEFINED> instruction: 0xf0002c00
   299d4:	stcvs	0, cr8, [r3], #-796	; 0xfffffce4
   299d8:	svclt	0x000c4563
   299dc:	strbtvs	r6, [r5], #-1061	; 0xfffffbdb
   299e0:	movteq	pc, #262	; 0x106	; <UNPREDICTABLE>
   299e4:	svclt	0x000842b2
   299e8:			; <UNDEFINED> instruction: 0xf10c4664
   299ec:	blgt	3ed2f4 <tcgetattr@plt+0x3e5b98>
   299f0:	andeq	lr, pc, lr, lsl #17
   299f4:	blcs	44cc8 <tcgetattr@plt+0x3d56c>
   299f8:	adcshi	pc, r1, r0
   299fc:	adcsmi	r6, r2, #6656	; 0x1a00
   29a00:			; <UNDEFINED> instruction: 0xf8c3bf0c
   29a04:			; <UNDEFINED> instruction: 0xf8c3c040
   29a08:	ldmib	r6, {r2, r6, lr, pc}^
   29a0c:			; <UNDEFINED> instruction: 0xf8c22310
   29a10:	tstlt	fp, r8, asr #32
   29a14:	subgt	pc, r8, r3, asr #17
   29a18:	eorsle	r2, r1, r0, lsl #24
   29a1c:	ldcvs	6, cr4, [fp], {35}	; 0x23
   29a20:	mvnsle	r2, r0, lsl #22
   29a24:			; <UNDEFINED> instruction: 0xf1b82001
   29a28:			; <UNDEFINED> instruction: 0xd12d0f00
   29a2c:	stfvsp	f3, [fp], #116	; 0x74
   29a30:			; <UNDEFINED> instruction: 0xf0402b00
   29a34:	ldmdavs	fp!, {r0, r3, r4, r7, pc}
   29a38:			; <UNDEFINED> instruction: 0xd050429d
   29a3c:	adcmi	r6, fp, #8960	; 0x2300
   29a40:	ldclvs	0, cr13, [sl], {37}	; 0x25
   29a44:	rsble	r2, r7, r1, lsl #20
   29a48:	tstlt	r9, r9, lsl ip
   29a4c:	bcs	44d7c <tcgetattr@plt+0x3d620>
   29a50:	addhi	pc, pc, r0, asr #32
   29a54:	tstlt	sl, sl, asr ip
   29a58:	stccs	12, cr6, [r0, #-852]	; 0xfffffcac
   29a5c:	addhi	pc, r6, r0, asr #32
   29a60:			; <UNDEFINED> instruction: 0x462564d8
   29a64:	ldrmi	r6, [ip], -r3, lsr #25
   29a68:	ldmib	r1, {r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   29a6c:			; <UNDEFINED> instruction: 0x461d4812
   29a70:	cfstrscs	mvf6, [r0], {172}	; 0xac
   29a74:	stcvs	0, cr13, [r3], #-440	; 0xfffffe48
   29a78:	svclt	0x000c42b3
   29a7c:	strbtvs	r6, [r5], #-1061	; 0xfffffbdb
   29a80:			; <UNDEFINED> instruction: 0xf1b82001
   29a84:	sbcsle	r0, r1, r0, lsl #30
   29a88:	pop	{r4, r5, r9, sl, lr}
   29a8c:	stfvsp	f0, [r3], #-960	; 0xfffffc40
   29a90:	ldcvs	12, cr6, [sl], {217}	; 0xd9
   29a94:	eorle	r2, r9, r1, lsl #18
   29a98:	ldfvsp	f3, [r1], {26}
   29a9c:			; <UNDEFINED> instruction: 0xf0402900
   29aa0:	mrrcvs	0, 10, r8, r9, cr4
   29aa4:	sbcsle	r2, fp, r0, lsl #18
   29aa8:	bcs	44dd8 <tcgetattr@plt+0x3d67c>
   29aac:	stclvs	0, cr13, [r5], #864	; 0x360
   29ab0:	sfmvs	f2, 2, [r0], #-0
   29ab4:	strbtvs	r6, [r2], #1245	; 0x4dd
   29ab8:	strbvs	r2, [fp], #768	; 0x300
   29abc:	strbtvs	r6, [r3], #-3075	; 0xfffff3fd
   29ac0:	ldrvs	fp, [ip], #259	; 0x103
   29ac4:	strvs	r6, [r3], #3235	; 0xca3
   29ac8:			; <UNDEFINED> instruction: 0xf0002b00
   29acc:	ldcvs	0, cr8, [sl], {178}	; 0xb2
   29ad0:	svclt	0x000c4294
   29ad4:	ldrbvs	r6, [r8], #-1048	; 0xfffffbe8
   29ad8:	strtvs	r6, [r0], #1028	; 0x404
   29adc:	blcs	43bd0 <tcgetattr@plt+0x3c474>
   29ae0:	andcs	sp, r0, #210	; 0xd2
   29ae4:	ldrbvs	r4, [sl], #1584	; 0x630
   29ae8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   29aec:	subhi	pc, ip, r3, asr #17
   29af0:	strbtvs	r6, [r2], #-1249	; 0xfffffb1f
   29af4:	ldrvs	fp, [r4], #258	; 0x102
   29af8:	ldrvs	r6, [sp], #3237	; 0xca5
   29afc:	eorle	r2, fp, r0, lsl #26
   29b00:	addmi	r6, ip, #10496	; 0x2900
   29b04:	strbtvs	fp, [fp], #-3861	; 0xfffff0eb
   29b08:	cfstrdvs	mvd6, [r1], #-172	; 0xffffff54
   29b0c:	ldrvs	r4, [ip], #-1553	; 0xfffff9ef
   29b10:	strtvs	r6, [r3], #3082	; 0xc0a
   29b14:	ldr	r4, [pc, fp, lsl #12]!
   29b18:			; <UNDEFINED> instruction: 0xf8c36c59
   29b1c:	strbtvs	r8, [r2], #76	; 0x4c
   29b20:	tstlt	r1, r1, lsr #8
   29b24:	cfstrsvs	mvf6, [r5], #560	; 0x230
   29b28:			; <UNDEFINED> instruction: 0xb155649d
   29b2c:	ldcvs	12, cr6, [r2], {162}	; 0xa2
   29b30:	svclt	0x000a4294
   29b34:	strbtvs	r6, [fp], #-1067	; 0xfffffbd5
   29b38:	ldrbvs	r6, [ip], #-3105	; 0xfffff3df
   29b3c:	strmi	r6, [fp], -r3, lsr #9
   29b40:	eorsvs	lr, fp, r2, lsl #15
   29b44:	ldrb	r6, [r8, r1, lsr #24]!
   29b48:	ldmdami	r2, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   29b4c:	orrle	r2, pc, r0, lsl #26
   29b50:	orrsle	r2, r0, r0, lsl #24
   29b54:			; <UNDEFINED> instruction: 0xe793603d
   29b58:	stclvs	0, cr6, [r1], #-236	; 0xffffff14
   29b5c:			; <UNDEFINED> instruction: 0xf8c7e7d7
   29b60:	ldrb	ip, [r2, -r0]
   29b64:			; <UNDEFINED> instruction: 0xe73b603d
   29b68:	ldr	r4, [sl, fp, lsr #12]!
   29b6c:	stfvsp	f3, [r8], {225}	; 0xe1
   29b70:	stfvsp	f3, [r5], #832	; 0x340
   29b74:	sfmvs	f2, 4, [r0], #-0
   29b78:	strbtvs	r6, [r2], #1245	; 0x4dd
   29b7c:	strbvs	r2, [fp], #768	; 0x300
   29b80:	strtvs	r6, [r3], #-3139	; 0xfffff3bd
   29b84:	ldrvs	fp, [ip], #259	; 0x103
   29b88:	strvs	r6, [r3], #3235	; 0xca3
   29b8c:	eorle	r2, sl, r0, lsl #22
   29b90:	ldcvs	12, cr6, [r2], {162}	; 0xa2
   29b94:	svclt	0x000c4294
   29b98:	ldrbvs	r6, [r8], #-1048	; 0xfffffbe8
   29b9c:	strtvs	r6, [r0], #1092	; 0x444
   29ba0:	blcs	43c94 <tcgetattr@plt+0x3c538>
   29ba4:			; <UNDEFINED> instruction: 0xe76fd19d
   29ba8:	andcs	r6, r0, r1, lsl ip
   29bac:	ldrdcs	r6, [r1], -r0
   29bb0:	ldrbvs	r6, [r9], #-1240	; 0xfffffb28
   29bb4:	strvs	fp, [fp], #257	; 0x101
   29bb8:	ldrvs	r6, [r1], #3225	; 0xc99
   29bbc:	stfvsd	f3, [r8], {137}	; 0x89
   29bc0:	svclt	0x000c4283
   29bc4:	strbvs	r6, [sl], #-1034	; 0xfffffbf6
   29bc8:	strcs	r6, [r0, #-1043]	; 0xfffffbed
   29bcc:			; <UNDEFINED> instruction: 0xf8d46c20
   29bd0:	ldrvs	ip, [sl], #76	; 0x4c
   29bd4:			; <UNDEFINED> instruction: 0xf8c06c01
   29bd8:	strbtvs	ip, [r5], #76	; 0x4c
   29bdc:	sbcle	r2, pc, r0, lsl #18
   29be0:	eorsvs	lr, sl, ip, asr #15
   29be4:	ldrshtvs	lr, [r8], -r0
   29be8:	mrrcvs	7, 13, lr, r9, cr8
   29bec:	stfvsp	f3, [r8], {25}
   29bf0:			; <UNDEFINED> instruction: 0xf47f2800
   29bf4:	mrrcvs	15, 5, sl, r1, cr12
   29bf8:	ldrbvs	r2, [r0], #0
   29bfc:	ldrbvs	r2, [r8], #1
   29c00:	tstlt	r1, r9, lsl r4
   29c04:	cfldrsvs	mvf6, [r9], {139}	; 0x8b
   29c08:			; <UNDEFINED> instruction: 0xb1a16491
   29c0c:	addmi	r6, r3, #8, 24	; 0x800
   29c10:	strvs	fp, [sl], #-3852	; 0xfffff0f4
   29c14:	ldrbvs	r6, [r3], #-1098	; 0xfffffbb6
   29c18:	cfstr64vs	mvdx2, [r0], #-0
   29c1c:	ldrdgt	pc, [ip], #-132	; 0xffffff7c
   29c20:	cfstrdvs	mvd6, [r1], {154}	; 0x9a
   29c24:	subgt	pc, ip, r0, asr #17
   29c28:	stmdbcs	r0, {r0, r2, r5, r6, r7, sl, sp, lr}
   29c2c:	svcge	0x0046f43f
   29c30:	eorsvs	lr, r8, r2, asr #14
   29c34:	eorsvs	lr, sl, r0, asr r7
   29c38:	svclt	0x0000e7ed
   29c3c:	strmi	r6, [r2], -r3, asr #24
   29c40:	ldrmi	fp, [r8], -r3, lsr #2
   29c44:	blcs	44cb8 <tcgetattr@plt+0x3d55c>
   29c48:			; <UNDEFINED> instruction: 0x4770d1fb
   29c4c:	tstlt	r0, r0, lsl #25
   29c50:	addsmi	r6, r3, #768	; 0x300
   29c54:	ldrbmi	sp, [r0, -r4, lsl #2]!
   29c58:	ldrmi	r6, [r8], -r3, lsl #25
   29c5c:	rscsle	r2, sl, r0, lsl #22
   29c60:	addsmi	r6, sl, #17152	; 0x4300
   29c64:	rscsle	r4, r7, r2, lsl #12
   29c68:	svclt	0x00004770
   29c6c:	strmi	r6, [r2], -r3, asr #25
   29c70:	ldrmi	fp, [r8], -r3, lsr #2
   29c74:	blcs	44ee8 <tcgetattr@plt+0x3d78c>
   29c78:			; <UNDEFINED> instruction: 0x4770d1fb
   29c7c:	tstlt	r0, r0, lsl #26
   29c80:	addsmi	r6, r3, #33536	; 0x8300
   29c84:	ldrbmi	sp, [r0, -r4, lsl #2]!
   29c88:	ldrmi	r6, [r8], -r3, lsl #26
   29c8c:	rscsle	r2, sl, r0, lsl #22
   29c90:	addsmi	r6, sl, #49920	; 0xc300
   29c94:	rscsle	r4, r7, r2, lsl #12
   29c98:	svclt	0x00004770
   29c9c:	cmnlt	r8, r8, lsr r5
   29ca0:	strmi	r6, [r4], -sp, asr #16
   29ca4:	strtmi	r6, [r8], -r1, ror #16
   29ca8:	ldm	ip!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29cac:	svclt	0x00b82800
   29cb0:	blle	84f48 <tcgetattr@plt+0x7d7ec>
   29cb4:	stclvs	0, cr13, [r4], #8
   29cb8:	mvnsle	r2, r0, lsl #24
   29cbc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   29cc0:	ldrb	r4, [fp, r4, lsl #12]!
   29cc4:			; <UNDEFINED> instruction: 0x4604b538
   29cc8:	strmi	r6, [sp], -r3, lsl #16
   29ccc:	ldmdavs	fp, {r0, r1, r3, r8, ip, sp, pc}^
   29cd0:	stmdavs	r8!, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
   29cd4:	stmdb	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29cd8:	stmdblt	r3, {r0, r1, r5, fp, sp, lr}
   29cdc:	ldmdavs	fp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   29ce0:	mvnsle	r2, r7, lsl #22
   29ce4:	stmdacs	r0, {r3, r5, fp, sp, lr}
   29ce8:	pop	{r3, r4, r5, r6, r7, ip, lr, pc}
   29cec:			; <UNDEFINED> instruction: 0xf7ed4038
   29cf0:	svclt	0x0000bea1
   29cf4:	addlt	fp, r3, r0, lsr r5
   29cf8:	blmi	dbcdd4 <tcgetattr@plt+0xdb5678>
   29cfc:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   29d00:	movwls	r6, #6171	; 0x181b
   29d04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29d08:	stmdavs	r3, {r6, r8, ip, sp, pc}^
   29d0c:	eorle	r2, r2, r7, lsl #22
   29d10:	eorle	r2, r5, r6, lsl #22
   29d14:	stccs	14, cr1, [r4], {92}	; 0x5c
   29d18:	ldmdblt	r3!, {r2, r4, r8, fp, ip, lr, pc}^
   29d1c:			; <UNDEFINED> instruction: 0xf01f6808
   29d20:	bmi	ba8834 <tcgetattr@plt+0xba10d8>
   29d24:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   29d28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29d2c:	subsmi	r9, sl, r1, lsl #22
   29d30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29d34:	andlt	sp, r3, r0, asr #2
   29d38:	stmdami	r8!, {r4, r5, r8, sl, fp, ip, sp, pc}
   29d3c:			; <UNDEFINED> instruction: 0xf01f4478
   29d40:			; <UNDEFINED> instruction: 0xe7eefab3
   29d44:	ldmib	r1, {r1, r8, r9, fp, ip, sp}^
   29d48:	blcs	fb150 <tcgetattr@plt+0xf39f4>
   29d4c:	ldm	pc, {r1, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   29d50:	bne	525d64 <tcgetattr@plt+0x51e608>
   29d54:	stmdavs	r8, {r5, r8, sl, fp}
   29d58:			; <UNDEFINED> instruction: 0xf7ed2100
   29d5c:	strb	pc, [r0, sp, lsl #29]!	; <UNPREDICTABLE>
   29d60:			; <UNDEFINED> instruction: 0xf00f4608
   29d64:			; <UNDEFINED> instruction: 0xf01fff57
   29d68:	bfc	pc, #21, #6	; <UNPREDICTABLE>
   29d6c:			; <UNDEFINED> instruction: 0xf8536983
   29d70:			; <UNDEFINED> instruction: 0xf01f0024
   29d74:	bfi	pc, r9, (invalid: 21:20)	; <UNPREDICTABLE>
   29d78:	strtmi	r4, [r0], -r9, lsr #12
   29d7c:			; <UNDEFINED> instruction: 0xf8acf7fb
   29d80:	blx	fe4e5e04 <tcgetattr@plt+0xfe4de6a8>
   29d84:	strtmi	lr, [r0], -sp, asr #15
   29d88:			; <UNDEFINED> instruction: 0xf8e0f7ee
   29d8c:	blx	fe365e10 <tcgetattr@plt+0xfe35e6b4>
   29d90:	stmdblt	r2, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   29d94:	movweq	lr, #23124	; 0x5a54
   29d98:	ldmdami	r1, {r1, r8, ip, lr, pc}
   29d9c:			; <UNDEFINED> instruction: 0xe7ce4478
   29da0:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   29da4:	ldmdbmi	r0, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   29da8:	strtmi	r4, [fp], -r2, lsr #12
   29dac:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
   29db0:	blx	fed65e34 <tcgetattr@plt+0xfed5e6d8>
   29db4:	ldr	r9, [r4, r0, lsl #16]!
   29db8:	ldmdb	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29dbc:	strtmi	r4, [r2], -fp, lsl #18
   29dc0:	strbtmi	r4, [r8], -fp, lsr #12
   29dc4:			; <UNDEFINED> instruction: 0xf01f4479
   29dc8:	stmdals	r0, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   29dcc:	svclt	0x0000e7a9
   29dd0:	muleq	r4, r8, lr
   29dd4:	andeq	r0, r0, r8, ror r3
   29dd8:	andeq	r8, r4, lr, ror #28
   29ddc:	andeq	r1, r2, r0, lsr #27
   29de0:	andeq	r4, r2, r0, lsl #31
   29de4:	andeq	r6, r2, sl, lsr #18
   29de8:	andeq	r6, r2, sl, ror r0
   29dec:	andeq	r6, r2, r4, rrx
   29df0:	stmdbvs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   29df4:			; <UNDEFINED> instruction: 0x461cb1d3
   29df8:	blcs	44e6c <tcgetattr@plt+0x3d710>
   29dfc:			; <UNDEFINED> instruction: 0xf100d1fb
   29e00:			; <UNDEFINED> instruction: 0xf1000708
   29e04:			; <UNDEFINED> instruction: 0x46200610
   29e08:			; <UNDEFINED> instruction: 0xf7ff4625
   29e0c:			; <UNDEFINED> instruction: 0xf105ff17
   29e10:	strmi	r0, [r4], -r8, lsl #2
   29e14:			; <UNDEFINED> instruction: 0xf7ff4638
   29e18:	qsaxmi	pc, r9, r5	; <UNPREDICTABLE>
   29e1c:			; <UNDEFINED> instruction: 0xf7ff4630
   29e20:			; <UNDEFINED> instruction: 0x4628fdbf
   29e24:	ldmda	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29e28:	mvnle	r2, r0, lsl #24
   29e2c:	svclt	0x0000bdf8
   29e30:	tstcs	r8, r0, lsl r5
   29e34:	andcs	r4, r1, r4, lsl #12
   29e38:			; <UNDEFINED> instruction: 0xf9f2f01f
   29e3c:	stmib	r0, {r9, sp}^
   29e40:	cfldrslt	mvf2, [r0, #-0]
   29e44:	ldrbmi	r6, [r0, -r1, asr #32]!
   29e48:			; <UNDEFINED> instruction: 0xb1236803
   29e4c:	ldcvs	6, cr4, [fp], {24}
   29e50:	mvnsle	r2, r0, lsl #22
   29e54:			; <UNDEFINED> instruction: 0x46184770
   29e58:	svclt	0x00004770
   29e5c:	svclt	0x0000e706
   29e60:	addslt	fp, r9, r0, lsl #10
   29e64:	strmi	r4, [fp], -lr, lsl #20
   29e68:	strbtmi	r9, [r9], -r1, lsl #6
   29e6c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   29e70:	ldmpl	r3, {fp, sp, lr}^
   29e74:	tstls	r7, #1769472	; 0x1b0000
   29e78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29e7c:			; <UNDEFINED> instruction: 0xff0ef7ff
   29e80:	blmi	23c6ac <tcgetattr@plt+0x234f50>
   29e84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29e88:	blls	603ef8 <tcgetattr@plt+0x5fc79c>
   29e8c:			; <UNDEFINED> instruction: 0xf04f405a
   29e90:	mrsle	r0, LR_svc
   29e94:			; <UNDEFINED> instruction: 0xf85db019
   29e98:	pld	[sp, r4, lsl #22]
   29e9c:	svclt	0x0000e8aa
   29ea0:	andeq	r8, r4, r6, lsr #26
   29ea4:	andeq	r0, r0, r8, ror r3
   29ea8:	andeq	r8, r4, r0, lsl sp
   29eac:	blmi	5bc708 <tcgetattr@plt+0x5b4fac>
   29eb0:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   29eb4:			; <UNDEFINED> instruction: 0x460db098
   29eb8:			; <UNDEFINED> instruction: 0x460458d3
   29ebc:	stmdavs	r0, {r1, r2, r3, r5, r6, r9, sl, lr}
   29ec0:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
   29ec4:			; <UNDEFINED> instruction: 0xf04f9317
   29ec8:	strls	r0, [r1, #-768]	; 0xfffffd00
   29ecc:	mcr2	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   29ed0:	and	fp, r9, r0, lsr r1
   29ed4:	ldrtmi	r6, [r1], -r0, lsr #16
   29ed8:			; <UNDEFINED> instruction: 0xf7ff9501
   29edc:	ldmdblt	r8, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   29ee0:	stccs	8, cr6, [r0], {100}	; 0x64
   29ee4:			; <UNDEFINED> instruction: 0x4620d1f6
   29ee8:	blmi	1fc710 <tcgetattr@plt+0x1f4fb4>
   29eec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29ef0:	blls	603f60 <tcgetattr@plt+0x5fc804>
   29ef4:			; <UNDEFINED> instruction: 0xf04f405a
   29ef8:	mrsle	r0, SP_irq
   29efc:	ldcllt	0, cr11, [r0, #-96]!	; 0xffffffa0
   29f00:	ldmda	r6!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29f04:	andeq	r8, r4, r2, ror #25
   29f08:	andeq	r0, r0, r8, ror r3
   29f0c:	andeq	r8, r4, r8, lsr #25
   29f10:			; <UNDEFINED> instruction: 0xb128b510
   29f14:			; <UNDEFINED> instruction: 0xf7ff460c
   29f18:	smlawtlt	r8, r9, pc, pc	; <UNPREDICTABLE>
   29f1c:	ldclt	8, cr6, [r0, #-512]	; 0xfffffe00
   29f20:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   29f24:			; <UNDEFINED> instruction: 0xf9c4f7fd
   29f28:	strtmi	r4, [r1], -r3, lsl #16
   29f2c:			; <UNDEFINED> instruction: 0xf7fd4478
   29f30:	svclt	0x0000f9bf
   29f34:	ldrdeq	sp, [r2], -sl
   29f38:	andeq	sp, r2, ip, ror #3
   29f3c:	push	{r0, r1, r7, fp, sp, lr}
   29f40:			; <UNDEFINED> instruction: 0x460641f0
   29f44:	tstlt	fp, r7, lsl #16
   29f48:			; <UNDEFINED> instruction: 0x07db68db
   29f4c:	rschi	pc, r5, r0, lsl #2
   29f50:	tsteq	r0, r6, lsl #2	; <UNPREDICTABLE>
   29f54:	andeq	pc, r8, r6, lsl #2
   29f58:	mrc2	7, 5, pc, cr4, cr15, {7}
   29f5c:	ldrcc	lr, [r2, #-2518]	; 0xfffff62a
   29f60:			; <UNDEFINED> instruction: 0xf0002b00
   29f64:	stccs	0, cr8, [r0, #-840]	; 0xfffffcb8
   29f68:	ssatmi	sp, #13, ip, asr #0
   29f6c:	stccs	12, cr6, [r0, #-692]	; 0xfffffd4c
   29f70:	ldmib	ip, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   29f74:			; <UNDEFINED> instruction: 0xf8dc5413
   29f78:			; <UNDEFINED> instruction: 0x46228054
   29f7c:	strvs	fp, [ip, #-277]!	; 0xfffffeeb
   29f80:	ldrsbcs	pc, [r0], #-140	; 0xffffff74	; <UNPREDICTABLE>
   29f84:			; <UNDEFINED> instruction: 0xf0002c00
   29f88:	stcvs	0, cr8, [r3], #836	; 0x344
   29f8c:	svclt	0x000c459c
   29f90:	strbtvs	r6, [r5], #1189	; 0x4a5
   29f94:	movteq	pc, #33030	; 0x8106	; <UNPREDICTABLE>
   29f98:	svclt	0x00084296
   29f9c:			; <UNDEFINED> instruction: 0xf10c4664
   29fa0:	blgt	3ed8c8 <tcgetattr@plt+0x3e616c>
   29fa4:	andeq	lr, pc, lr, lsl #17
   29fa8:	blcs	4547c <tcgetattr@plt+0x3dd20>
   29fac:	adcshi	pc, fp, r0
   29fb0:	addsmi	r6, r6, #39424	; 0x9a00
   29fb4:			; <UNDEFINED> instruction: 0xf8c3bf0c
   29fb8:			; <UNDEFINED> instruction: 0xf8c3c048
   29fbc:	ldmib	r6, {r2, r3, r6, lr, pc}^
   29fc0:			; <UNDEFINED> instruction: 0xf8c22312
   29fc4:	qaddlt	ip, r0, fp
   29fc8:	subsgt	pc, r0, r3, asr #17
   29fcc:	eorsle	r2, r4, r0, lsl #24
   29fd0:	ldcvs	6, cr4, [fp, #-140]	; 0xffffff74
   29fd4:	mvnsle	r2, r0, lsl #22
   29fd8:			; <UNDEFINED> instruction: 0xf04f4641
   29fdc:			; <UNDEFINED> instruction: 0xf1b80c01
   29fe0:	teqle	r0, r0, lsl #30
   29fe4:	stfvsp	f3, [fp, #-116]!	; 0xffffff8c
   29fe8:			; <UNDEFINED> instruction: 0xf0402b00
   29fec:	ldmdavs	fp!, {r0, r5, r7, pc}
   29ff0:	mlsle	sl, sp, r2, r4
   29ff4:	adcmi	r6, fp, #41728	; 0xa300
   29ff8:	ldclvs	0, cr13, [r8, #-252]	; 0xffffff04
   29ffc:	eorle	r2, r7, r1, lsl #16
   2a000:			; <UNDEFINED> instruction: 0xb11d6c9d
   2a004:	bcs	455b4 <tcgetattr@plt+0x3de58>
   2a008:	addshi	pc, r7, r0, asr #32
   2a00c:			; <UNDEFINED> instruction: 0xb11a6cda
   2a010:	stmdacs	r0, {r4, r6, r8, sl, fp, sp, lr}
   2a014:	addhi	pc, lr, r0, asr #32
   2a018:	subsgt	pc, r4, r3, asr #17
   2a01c:	stcvs	6, cr4, [r3, #-148]!	; 0xffffff6c
   2a020:	bfi	r4, ip, #12, #20
   2a024:	ldmdami	r4, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   2a028:	strvs	r4, [ip, #-1565]!	; 0xfffff9e3
   2a02c:	rsbsle	r2, r2, r0, lsl #24
   2a030:	addsmi	r6, lr, #41728	; 0xa300
   2a034:	strtvs	fp, [r5], #3852	; 0xf0c
   2a038:	strbmi	r6, [r1], -r5, ror #9
   2a03c:	stceq	0, cr15, [r1], {79}	; 0x4f
   2a040:	svceq	0x0000f1b8
   2a044:	ldrtmi	sp, [r0], -lr, asr #1
   2a048:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2a04c:	svclt	0x0062f7dc
   2a050:	ldrbvs	r6, [r9, #-3290]	; 0xfffff326
   2a054:	strtvs	r6, [r2], #1376	; 0x560
   2a058:	ldrvs	fp, [r4, #-258]	; 0xfffffefe
   2a05c:	ldrvs	r6, [r8, #-3360]	; 0xfffff2e0
   2a060:	suble	r2, pc, r0, lsl #16
   2a064:	stcvs	13, cr6, [sp], #148	; 0x94
   2a068:	svclt	0x000a42ac
   2a06c:	strbvs	r6, [r3], #1155	; 0x483
   2a070:	ldrbvs	r6, [ip], #3234	; 0xca2
   2a074:	ldrmi	r6, [r3], -r3, lsr #10
   2a078:	stclvs	7, cr14, [r3], #776	; 0x308
   2a07c:	ldcvs	13, cr6, [sl], {88}	; 0x58
   2a080:	eorle	r2, fp, r1, lsl #16
   2a084:	ldfvsp	f3, [r0, #-104]	; 0xffffff98
   2a088:			; <UNDEFINED> instruction: 0xf0402800
   2a08c:	ldclvs	0, cr8, [r8], {146}	; 0x92
   2a090:	sbcle	r2, r1, r0, lsl #16
   2a094:	bcs	455a4 <tcgetattr@plt+0x3de48>
   2a098:	stclvs	0, cr13, [r5, #-760]!	; 0xfffffd08
   2a09c:	sfmvs	f2, 2, [r1]
   2a0a0:	strbvs	r6, [r2, #-1373]!	; 0xfffffaa3
   2a0a4:	strbvs	r2, [r3, #-768]	; 0xfffffd00
   2a0a8:	strbtvs	r6, [r3], #3211	; 0xc8b
   2a0ac:	ldrvs	fp, [ip, #-259]	; 0xfffffefd
   2a0b0:	strvs	r6, [fp, #-3363]	; 0xfffff2dd
   2a0b4:			; <UNDEFINED> instruction: 0xf0002b00
   2a0b8:	ldcvs	0, cr8, [sl], {160}	; 0xa0
   2a0bc:	svclt	0x000c4294
   2a0c0:	ldrbvs	r6, [r9], #1177	; 0x499
   2a0c4:	strvs	r6, [r1, #-1164]!	; 0xfffffb74
   2a0c8:	blcs	441bc <tcgetattr@plt+0x3ca60>
   2a0cc:	andcs	sp, r0, #187	; 0xbb
   2a0d0:	ldrbvs	r4, [sl, #-1584]	; 0xfffff9d0
   2a0d4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2a0d8:	svclt	0x001cf7dc
   2a0dc:	strbvs	r6, [r0, #-1369]!	; 0xfffffaa7
   2a0e0:	smlattlt	r2, r2, r4, r6
   2a0e4:	cfstr32vs	mvfx6, [r5, #-80]!	; 0xffffffb0
   2a0e8:	biclt	r6, sp, sp, lsl r5
   2a0ec:	addmi	r6, r4, #168, 24	; 0xa800
   2a0f0:	strbtvs	fp, [fp], #3861	; 0xf15
   2a0f4:	cfstrdvs	mvd6, [r0], #684	; 0x2ac
   2a0f8:	ldrvs	r4, [ip], #1552	; 0x610
   2a0fc:	strvs	r6, [r3, #-3202]!	; 0xfffff37e
   2a100:	ldr	r4, [pc, r3, lsl #12]!
   2a104:	stcvs	0, cr6, [r2], #236	; 0xec
   2a108:	ldmib	r6, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   2a10c:	stccs	8, cr4, [r0, #-80]	; 0xffffffb0
   2a110:	stfcsd	f5, [r0], {139}	; 0x8b
   2a114:	eorsvs	sp, sp, ip, lsl #3
   2a118:			; <UNDEFINED> instruction: 0xf7ffe78f
   2a11c:	ldr	pc, [sp, -r9, ror #28]
   2a120:	stclvs	0, cr6, [r0], #236	; 0xec
   2a124:			; <UNDEFINED> instruction: 0xf8c7e7e9
   2a128:	strb	ip, [r8, -r0]
   2a12c:			; <UNDEFINED> instruction: 0xe731603d
   2a130:	strb	r4, [ip, fp, lsr #12]
   2a134:	stfvsp	f3, [r9, #-916]!	; 0xfffffc6c
   2a138:	stfvsp	f3, [r0, #-836]!	; 0xfffffcbc
   2a13c:	sfmvs	f2, 4, [r1]
   2a140:	strbvs	r6, [r2, #-1368]!	; 0xfffffaa8
   2a144:	strbvs	r2, [fp, #-768]!	; 0xfffffd00
   2a148:	strtvs	r6, [r3], #3275	; 0xccb
   2a14c:	ldrvs	fp, [ip, #-259]	; 0xfffffefd
   2a150:	strvs	r6, [fp, #-3363]	; 0xfffff2dd
   2a154:	eorle	r2, sl, r0, lsl #22
   2a158:	ldcvs	13, cr6, [r2], {34}	; 0x22
   2a15c:	svclt	0x000c4294
   2a160:	ldrbvs	r6, [r9], #1177	; 0x499
   2a164:	strvs	r6, [r1, #-1228]!	; 0xfffffb34
   2a168:	blcs	4425c <tcgetattr@plt+0x3cb00>
   2a16c:	strb	sp, [sl, -pc, lsr #3]!
   2a170:	mulcs	r0, r1, ip
   2a174:	andcs	r6, r1, r0, asr r5
   2a178:	ldrbvs	r6, [r9], #1368	; 0x558
   2a17c:	strvs	fp, [fp, #-257]	; 0xfffffeff
   2a180:	ldrvs	r6, [r1, #-3353]	; 0xfffff2e7
   2a184:	stfvsd	f3, [r8], {137}	; 0x89
   2a188:	svclt	0x000c4283
   2a18c:	strbvs	r6, [sl], #1162	; 0x48a
   2a190:	mulcs	r0, r3, r4
   2a194:			; <UNDEFINED> instruction: 0xf8d46ca1
   2a198:	ldrvs	ip, [sl, #-84]	; 0xffffffac
   2a19c:			; <UNDEFINED> instruction: 0xf8c16c8d
   2a1a0:	strbvs	ip, [r0, #-84]!	; 0xffffffac
   2a1a4:	sbcle	r2, pc, r0, lsl #26
   2a1a8:	eorsvs	lr, sl, ip, asr #15
   2a1ac:	ldrshtvs	lr, [r9], -r0
   2a1b0:	ldclvs	7, cr14, [r8], {216}	; 0xd8
   2a1b4:	stfvsp	f3, [r1, #-96]	; 0xffffffa0
   2a1b8:			; <UNDEFINED> instruction: 0xf47f2900
   2a1bc:	ldclvs	15, cr10, [r1], {110}	; 0x6e
   2a1c0:	ldrbvs	r2, [r0, #-0]
   2a1c4:	ldrbvs	r2, [r8, #-1]
   2a1c8:			; <UNDEFINED> instruction: 0xb1016499
   2a1cc:	cfldr32vs	mvfx6, [r9, #-44]	; 0xffffffd4
   2a1d0:			; <UNDEFINED> instruction: 0xb1a16511
   2a1d4:	addmi	r6, r3, #136, 24	; 0x8800
   2a1d8:	strvs	fp, [sl], #3852	; 0xf0c
   2a1dc:	ldrbvs	r6, [r3], #1226	; 0x4ca
   2a1e0:	cfstr64vs	mvdx2, [r1]
   2a1e4:	ldrsbgt	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   2a1e8:	cfstr64vs	mvdx6, [r8], {26}
   2a1ec:	subsgt	pc, r4, r1, asr #17
   2a1f0:	stmdacs	r0, {r0, r2, r5, r6, r8, sl, sp, lr}
   2a1f4:	svcge	0x0058f43f
   2a1f8:	eorsvs	lr, r9, r4, asr r7
   2a1fc:	eorsvs	lr, sl, r2, ror #14
   2a200:	svclt	0x0000e7ed
   2a204:			; <UNDEFINED> instruction: 0x4605b538
   2a208:	cmnlt	fp, r3, lsl #16
   2a20c:	ldcvs	6, cr4, [fp], {28}
   2a210:	mvnsle	r2, r0, lsl #22
   2a214:	strtmi	r4, [r1], -r0, lsr #12
   2a218:	stc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
   2a21c:	strmi	r4, [r8], -r4, lsl #12
   2a220:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   2a224:	mvnsle	r2, r0, lsl #24
   2a228:	pop	{r3, r5, r9, sl, lr}
   2a22c:			; <UNDEFINED> instruction: 0xf7dc4038
   2a230:	svclt	0x0000be71
   2a234:	blmi	1afcbe4 <tcgetattr@plt+0x1af5488>
   2a238:	ldrblt	r4, [r0, #1146]!	; 0x47a
   2a23c:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
   2a240:	strmi	r4, [r6], -ip, lsl #12
   2a244:	stmdavs	r0, {r0, r3, r5, r6, r9, sl, lr}
   2a248:	tstls	r7, #1769472	; 0x1b0000
   2a24c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a250:			; <UNDEFINED> instruction: 0xf7ff9401
   2a254:	tstlt	r8, r3, lsr #26	; <UNPREDICTABLE>
   2a258:	mrc2	7, 3, pc, cr0, cr15, {7}
   2a25c:	andcs	r2, r1, r8, asr r1
   2a260:			; <UNDEFINED> instruction: 0xffdef01e
   2a264:	strtmi	r4, [r0], -r5, lsl #12
   2a268:			; <UNDEFINED> instruction: 0xf01f602e
   2a26c:	ldmdavs	r4!, {r0, r2, r3, r4, fp, ip, sp, lr, pc}
   2a270:	rsbvs	r4, r8, r7, lsl #12
   2a274:			; <UNDEFINED> instruction: 0xf0002c00
   2a278:	stmdavs	r1!, {r2, r5, r7, pc}^
   2a27c:			; <UNDEFINED> instruction: 0xf7dc4638
   2a280:	stmdacs	r0, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   2a284:	stcvs	15, cr11, [r3], #736	; 0x2e0
   2a288:	andle	sp, r6, r1, lsl #22
   2a28c:	orrslt	r6, r3, r3, ror #25
   2a290:			; <UNDEFINED> instruction: 0xe7f2461c
   2a294:	andcs	r6, r0, #3342336	; 0x330000
   2a298:	bmi	1503808 <tcgetattr@plt+0x14fc0ac>
   2a29c:	ldrbtmi	r4, [sl], #-2897	; 0xfffff4af
   2a2a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2a2a4:	subsmi	r9, sl, r7, lsl fp
   2a2a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a2ac:	addshi	pc, r5, r0, asr #32
   2a2b0:	andslt	r4, r9, r8, lsr #12
   2a2b4:	stmdacs	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2a2b8:	andeq	pc, r1, #79	; 0x4f
   2a2bc:			; <UNDEFINED> instruction: 0xf04f652c
   2a2c0:	strbvs	r0, [sl, #-1792]!	; 0xfffff900
   2a2c4:	stceq	0, cr15, [r1], {79}	; 0x4f
   2a2c8:	tstcc	r2, #3227648	; 0x314000
   2a2cc:	svclt	0x00b4462a
   2a2d0:	strbtvs	r6, [r5], #1189	; 0x4a5
   2a2d4:	tstlt	r1, ip, lsl r0
   2a2d8:	stmdacs	r1, {r3, r6, r8, sl, fp, sp, lr}
   2a2dc:	stcvs	0, cr13, [r1], #320	; 0x140
   2a2e0:	mlasle	r8, r1, r2, r4
   2a2e4:	strbvs	r6, [r7, #-3289]!	; 0xfffff327
   2a2e8:	subsgt	pc, r4, r3, asr #17
   2a2ec:	ldrbvs	r6, [r8], #3208	; 0xc88
   2a2f0:	strvs	fp, [r3, #-256]	; 0xffffff00
   2a2f4:	strvs	r6, [r8, #-3352]	; 0xfffff2e8
   2a2f8:	eorsle	r2, pc, r0, lsl #16
   2a2fc:	adcmi	r6, r3, #132, 24	; 0x8400
   2a300:	strvs	fp, [r1], #3852	; 0xf0c
   2a304:	strvs	r6, [fp], #1217	; 0x4c1
   2a308:	cfldr32vs	mvfx6, [r4, #-100]	; 0xffffff9c
   2a30c:	sbcle	r2, r1, r0, lsl #24
   2a310:	blcs	858a4 <tcgetattr@plt+0x7e148>
   2a314:	stfvsd	f5, [r3, #-760]!	; 0xfffffd08
   2a318:	adcmi	r6, r1, #39168	; 0x9900
   2a31c:	ldfvsp	f5, [r9], {219}	; 0xdb
   2a320:	stfvsp	f3, [r8, #-68]	; 0xffffffbc
   2a324:	eorle	r2, fp, r1, lsl #16
   2a328:	addsmi	r6, r1, #57600	; 0xe100
   2a32c:	qadd16mi	fp, r1, r8
   2a330:	stclvs	0, cr13, [r8], {47}	; 0x2f
   2a334:			; <UNDEFINED> instruction: 0xf8c36567
   2a338:	ldrvs	ip, [r8], #84	; 0x54
   2a33c:	strvs	fp, [r3, #-256]	; 0xffffff00
   2a340:	strvs	r6, [r8, #-3352]	; 0xfffff2e8
   2a344:	stcvs	3, cr11, [r4], {24}
   2a348:	svclt	0x000c42a3
   2a34c:	strbvs	r6, [r1], #1153	; 0x481
   2a350:	ldrvs	r6, [r9, #-1227]	; 0xfffffb35
   2a354:	ldclvs	7, cr14, [r1], {217}	; 0xd9
   2a358:	stmdbcs	r0, {r0, r5, r7, sl, sp, lr}
   2a35c:	strvs	sp, [ip, #-44]	; 0xffffffd4
   2a360:	ldrvs	r6, [r0, #-3360]	; 0xfffff2e0
   2a364:	stfvsd	f3, [r1], {136}	; 0x88
   2a368:	svclt	0x000c42a1
   2a36c:	strbvs	r6, [r2], #1154	; 0x482
   2a370:	ldrbvs	r4, [r4], #1553	; 0x611
   2a374:	strtmi	r6, [r2], -r2, lsr #10
   2a378:	ldr	r4, [r3, ip, lsl #12]!
   2a37c:			; <UNDEFINED> instruction: 0xe7c26031
   2a380:	ldrmi	r6, [sl], -pc, asr #10
   2a384:	ldrbvs	r6, [r8, #-1383]	; 0xfffffa99
   2a388:	ldrhtvs	lr, [r2], -pc
   2a38c:	ldrshtvs	lr, [r1], -r0
   2a390:	ldcvs	7, cr14, [r1], {222}	; 0xde
   2a394:	mvnlt	r6, r1, ror #9
   2a398:	cfstr32vs	mvfx6, [r0, #-48]!	; 0xffffffd0
   2a39c:	cmnlt	r0, r0, lsl r5
   2a3a0:	adcmi	r6, r1, #33024	; 0x8100
   2a3a4:	strbvs	fp, [r2], #3864	; 0xf18
   2a3a8:			; <UNDEFINED> instruction: 0x4610d015
   2a3ac:	strvs	r6, [r2, #-1172]!	; 0xfffffb6c
   2a3b0:	ldcvs	6, cr4, [r9], {34}	; 0x22
   2a3b4:	ldr	r4, [ip, r4, lsl #12]!
   2a3b8:	ldrvs	r4, [r3, #-1560]	; 0xfffff9e8
   2a3bc:	ldrsbtvs	lr, [r2], -r3
   2a3c0:	andcs	lr, r1, #63700992	; 0x3cc0000
   2a3c4:	strbtvs	r6, [ip], #1324	; 0x52c
   2a3c8:	strtvs	r4, [ip], #1579	; 0x62b
   2a3cc:	eorsvs	r6, r5, sl, ror #10
   2a3d0:	ldrmi	lr, [r8], -r1, ror #14
   2a3d4:	strvs	r6, [r2], #1299	; 0x513
   2a3d8:			; <UNDEFINED> instruction: 0xf7dce7e7
   2a3dc:	svclt	0x0000ee0a
   2a3e0:	andeq	r8, r4, ip, asr r9
   2a3e4:	andeq	r0, r0, r8, ror r3
   2a3e8:	strdeq	r8, [r4], -r6
   2a3ec:			; <UNDEFINED> instruction: 0x460cb510
   2a3f0:			; <UNDEFINED> instruction: 0xf7ff6809
   2a3f4:	stmiavs	r3!, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   2a3f8:	svclt	0x004807db
   2a3fc:	addvs	r2, r4, r0, lsl #6
   2a400:	tstvs	r3, r8, asr #30
   2a404:	svclt	0x0000bd10
   2a408:	ldrbmi	r6, [r0, -r0, asr #16]!
   2a40c:	ldrbmi	r6, [r0, -r0, lsl #17]!
   2a410:	tstlt	fp, r3, lsl #17
   2a414:			; <UNDEFINED> instruction: 0x07db68db
   2a418:	strbt	sp, [r9], #1280	; 0x500
   2a41c:	svclt	0x00004770
   2a420:	stmvs	r0, {r1, r9, sl, lr}
   2a424:	stmiavs	r3, {r5, r6, r8, ip, sp, pc}^
   2a428:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   2a42c:	ldmdbvs	r0, {r0, r2, r3, ip, lr, pc}
   2a430:	stmdavs	r3, {r4, r5, r8, ip, sp, pc}
   2a434:	svclt	0x00384299
   2a438:	movwle	r6, #15360	; 0x3c00
   2a43c:	andcc	sp, r8, r1, lsl #16
   2a440:	mcrrvs	7, 7, r4, r0, cr0
   2a444:	mvnsle	r2, r0, lsl #16
   2a448:			; <UNDEFINED> instruction: 0x46184770
   2a44c:	svclt	0x00004770
   2a450:	svcmi	0x00f0e92d
   2a454:	bmi	feebbcb4 <tcgetattr@plt+0xfeeb4558>
   2a458:	blmi	feebbecc <tcgetattr@plt+0xfeeb4770>
   2a45c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   2a460:			; <UNDEFINED> instruction: 0xf8dd6884
   2a464:	ldmpl	r3, {r4, r5, sp, pc}^
   2a468:	movwls	r6, #6171	; 0x181b
   2a46c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a470:			; <UNDEFINED> instruction: 0xf0002c00
   2a474:	stmiavs	r2!, {r0, r2, r4, r6, r8, pc}^
   2a478:	stmdbeq	r1, {r1, r4, ip, sp, lr, pc}
   2a47c:	cmphi	r0, r0	; <UNPREDICTABLE>
   2a480:	cdpcs	8, 0, cr6, cr0, cr2, {3}
   2a484:	strmi	r4, [pc], -r5, lsl #12
   2a488:	andeq	pc, r7, #-2147483608	; 0x80000028
   2a48c:			; <UNDEFINED> instruction: 0xf282fab2
   2a490:	subsne	lr, r2, #323584	; 0x4f000
   2a494:	andcs	fp, r0, #8, 30
   2a498:	cmple	r0, r0, lsl #20
   2a49c:			; <UNDEFINED> instruction: 0x2c006904
   2a4a0:	stmdavs	r2!, {r4, r6, ip, lr, pc}
   2a4a4:	svclt	0x00384297
   2a4a8:	mvnsle	r6, #36, 24	; 0x2400
   2a4ac:	stclvs	15, cr11, [r4], #-544	; 0xfffffde0
   2a4b0:	mcrcs	8, 0, sp, cr0, cr5, {7}
   2a4b4:	stmiavs	sl!, {r0, r1, r3, r5, r6, ip, lr, pc}
   2a4b8:	ldmdavs	r2, {r1, r5, r6, r7, r8, ip, sp, pc}^
   2a4bc:			; <UNDEFINED> instruction: 0xf104b1d2
   2a4c0:			; <UNDEFINED> instruction: 0xf1050108
   2a4c4:			; <UNDEFINED> instruction: 0xf7ff0008
   2a4c8:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2a4cc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}^
   2a4d0:	blcs	216c64 <tcgetattr@plt+0x20f508>
   2a4d4:	andcs	sp, r0, lr, lsl r0
   2a4d8:	blmi	fe6bcf4c <tcgetattr@plt+0xfe6b57f0>
   2a4dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a4e0:	blls	84550 <tcgetattr@plt+0x7cdf4>
   2a4e4:			; <UNDEFINED> instruction: 0xf04f405a
   2a4e8:			; <UNDEFINED> instruction: 0xf0400300
   2a4ec:	andlt	r8, r3, r7, lsr #2
   2a4f0:	svchi	0x00f0e8bd
   2a4f4:	svceq	0x0000f1bb
   2a4f8:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   2a4fc:			; <UNDEFINED> instruction: 0x46334993
   2a500:	strbtmi	r6, [r8], -r2, lsr #17
   2a504:			; <UNDEFINED> instruction: 0xf01e4479
   2a508:	ldrb	pc, [r8, r9, lsl #30]	; <UNPREDICTABLE>
   2a50c:	andcs	r9, r0, r0, lsl #22
   2a510:	strb	r6, [r1, r3, lsr #1]!
   2a514:	ldrdcc	pc, [r4], -r8
   2a518:	adcvs	r2, r3, r0
   2a51c:	ldrdcs	lr, [r0, -ip]
   2a520:			; <UNDEFINED> instruction: 0xf7e74630
   2a524:	stmdavs	r2, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   2a528:	bcs	3bf30 <tcgetattr@plt+0x347d4>
   2a52c:	bcs	9e630 <tcgetattr@plt+0x96ed4>
   2a530:	stmvs	r0, {r0, r3, r5, r8, ip, lr, pc}
   2a534:	svceq	0x0000f1ba
   2a538:			; <UNDEFINED> instruction: 0xf8cad046
   2a53c:			; <UNDEFINED> instruction: 0xf04f0000
   2a540:			; <UNDEFINED> instruction: 0xe7c930ff
   2a544:	sbcle	r2, r6, r0, lsl #28
   2a548:	smlatblt	fp, fp, r8, r6
   2a54c:	ldmdblt	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
   2a550:			; <UNDEFINED> instruction: 0xf01e4630
   2a554:	andls	pc, r0, r9, lsr #29
   2a558:	andcs	r2, r1, r0, asr r1
   2a55c:	mcr2	0, 3, pc, cr0, cr14, {0}	; <UNPREDICTABLE>
   2a560:	strmi	r6, [r4], -fp, lsr #18
   2a564:	blcs	42588 <tcgetattr@plt+0x3ae2c>
   2a568:	sbchi	pc, r7, r0
   2a56c:	addsmi	r6, r7, #1703936	; 0x1a0000
   2a570:	ldcvs	15, cr11, [sl], {60}	; 0x3c
   2a574:	mvnscc	pc, pc, asr #32
   2a578:	stmible	r6!, {r1, r8, r9, ip, lr, pc}
   2a57c:			; <UNDEFINED> instruction: 0x46496c5a
   2a580:			; <UNDEFINED> instruction: 0x4613b33a
   2a584:	stmdbvs	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2a588:	orrle	r2, sl, r0, lsl #24
   2a58c:			; <UNDEFINED> instruction: 0xf104e7dc
   2a590:			; <UNDEFINED> instruction: 0xf1050108
   2a594:			; <UNDEFINED> instruction: 0xf7ff0008
   2a598:			; <UNDEFINED> instruction: 0x4621fb95
   2a59c:	andseq	pc, r0, r5, lsl #2
   2a5a0:			; <UNDEFINED> instruction: 0xf9fef7ff
   2a5a4:			; <UNDEFINED> instruction: 0xf7dc4620
   2a5a8:			; <UNDEFINED> instruction: 0x4630ecb8
   2a5ac:			; <UNDEFINED> instruction: 0xf1bae794
   2a5b0:	sbcle	r0, r4, r0, lsl #30
   2a5b4:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
   2a5b8:	mrc2	0, 3, pc, cr6, cr14, {0}
   2a5bc:			; <UNDEFINED> instruction: 0xf04f4603
   2a5c0:			; <UNDEFINED> instruction: 0xf8ca30ff
   2a5c4:	str	r3, [r7, r0]
   2a5c8:	stc	7, cr15, [r6], #880	; 0x370
   2a5cc:	rscscc	pc, pc, pc, asr #32
   2a5d0:	smlabbcc	r1, r2, r7, lr
   2a5d4:	stmib	r4, {r0, r1, r5, r7, sl, sp, lr}^
   2a5d8:			; <UNDEFINED> instruction: 0xf04f2210
   2a5dc:	strtmi	r0, [r1], -r1
   2a5e0:			; <UNDEFINED> instruction: 0xf04f64e0
   2a5e4:			; <UNDEFINED> instruction: 0xf04f0600
   2a5e8:	svclt	0x000c0e01
   2a5ec:	ldrbvs	r6, [ip], #-1052	; 0xfffffbe4
   2a5f0:			; <UNDEFINED> instruction: 0xb120e01e
   2a5f4:	ldrdgt	pc, [ip], #-128	; 0xffffff80
   2a5f8:	svceq	0x0001f1bc
   2a5fc:	ldcvs	0, cr13, [r8], {89}	; 0x59
   2a600:	suble	r4, r0, r8, lsl #5
   2a604:	ldrbvs	r6, [lr], #3152	; 0xc50
   2a608:	sub	pc, ip, r2, asr #17
   2a60c:	ldrbvs	r6, [r3], #-3075	; 0xfffff3fd
   2a610:	ldrvs	fp, [sl], #259	; 0x103
   2a614:	strvs	r6, [r3], #3219	; 0xc93
   2a618:	suble	r2, r8, r0, lsl #22
   2a61c:	adcsmi	r6, sl, #7936	; 0x1f00
   2a620:	ldrvs	fp, [r8], #-3852	; 0xfffff0f4
   2a624:	strvs	r6, [r2], #-1112	; 0xfffffba8
   2a628:	cfstrsvs	mvf6, [fp], {144}	; 0x90
   2a62c:	suble	r2, r6, r0, lsl #22
   2a630:	bcs	859a0 <tcgetattr@plt+0x7e244>
   2a634:	ldfvsd	f5, [sl], {67}	; 0x43
   2a638:	addsmi	r6, r8, #16, 24	; 0x1000
   2a63c:	ldfvsp	f5, [r0], {217}	; 0xd9
   2a640:			; <UNDEFINED> instruction: 0xf8d0b120
   2a644:			; <UNDEFINED> instruction: 0xf1bcc04c
   2a648:	eorsle	r0, r2, r1, lsl #30
   2a64c:	addmi	r6, r8, #88, 24	; 0x5800
   2a650:	sadd16mi	fp, r8, r8
   2a654:			; <UNDEFINED> instruction: 0xf8d0d037
   2a658:	ldrbvs	ip, [lr], #68	; 0x44
   2a65c:	sub	pc, ip, r2, asr #17
   2a660:	subgt	pc, r0, r2, asr #17
   2a664:	svceq	0x0000f1bc
   2a668:			; <UNDEFINED> instruction: 0xf8ccd001
   2a66c:	ldcvs	0, cr2, [r3], {72}	; 0x48
   2a670:	blcs	43884 <tcgetattr@plt+0x3c128>
   2a674:	ldcvs	0, cr13, [pc], {58}	; 0x3a
   2a678:	svclt	0x000c42ba
   2a67c:	ldrbvs	r6, [r8], #-1048	; 0xfffffbe8
   2a680:	ldrvs	r6, [r0], #1090	; 0x442
   2a684:	mcrrvs	7, 13, lr, r8, cr1
   2a688:	stmdacs	r0, {r3, r4, sl, sp, lr}
   2a68c:	strvs	sp, [r3], #50	; 0x32
   2a690:	strvs	r6, [r8], #3224	; 0xc98
   2a694:	eorle	r2, fp, r0, lsl #16
   2a698:	addsmi	r6, pc, #1792	; 0x700
   2a69c:	strvs	fp, [r1], #-3852	; 0xfffff0f4
   2a6a0:	strmi	r6, [r8], -r1, asr #8
   2a6a4:	ldrvs	r6, [r9], #1099	; 0x44b
   2a6a8:			; <UNDEFINED> instruction: 0x46034619
   2a6ac:			; <UNDEFINED> instruction: 0x6128e7aa
   2a6b0:	strbvs	lr, [r6], #1977	; 0x7b9
   2a6b4:	ldrbvs	r4, [lr], #1553	; 0x611
   2a6b8:	subgt	pc, ip, r2, asr #17
   2a6bc:	stmdbvs	sl!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2a6c0:	ldrbvs	r2, [r3], #768	; 0x300
   2a6c4:	stcvs	7, cr14, [r8], {1}
   2a6c8:	movwlt	r6, #1112	; 0x458
   2a6cc:	cfldrsvs	mvf6, [r8], {131}	; 0x83
   2a6d0:	bicslt	r6, r0, r8, lsl #9
   2a6d4:	addsmi	r6, pc, #1792	; 0x700
   2a6d8:	strbvs	fp, [r1], #-3864	; 0xfffff0e8
   2a6dc:	pkhbtmi	sp, ip, r9
   2a6e0:	ldrvs	r6, [r9], #1035	; 0x40b
   2a6e4:	ldcvs	6, cr4, [r0], {25}
   2a6e8:	ldr	r4, [r4, r3, ror #12]!
   2a6ec:	strb	r6, [r7, r8, lsr #2]
   2a6f0:	ldrb	r6, [r6, r9, lsr #2]
   2a6f4:	strvs	r4, [sl], #1552	; 0x610
   2a6f8:	smlabtcs	r1, lr, r7, lr
   2a6fc:	strbvs	r6, [r3], #-1155	; 0xfffffb7d
   2a700:	strvs	r4, [r3], #-1538	; 0xfffff9fe
   2a704:	smlawtvs	r8, r1, r4, r6
   2a708:	ldrdvs	lr, [r9, -sl]!
   2a70c:	ldrmi	lr, [r0], -r7, ror #15
   2a710:	strvs	r6, [r1], #-1162	; 0xfffffb76
   2a714:	ldrtmi	lr, [r0], -r3, ror #15
   2a718:	stc2l	0, cr15, [r6, #120]	; 0x78
   2a71c:	strb	r9, [lr], r0
   2a720:	svceq	0x0000f1ba
   2a724:	svcge	0x000bf43f
   2a728:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   2a72c:	ldc2	0, cr15, [ip, #120]!	; 0x78
   2a730:			; <UNDEFINED> instruction: 0xf04f4603
   2a734:			; <UNDEFINED> instruction: 0xf8ca30ff
   2a738:	strb	r3, [sp], r0
   2a73c:	mrrc	7, 13, pc, r8, cr12	; <UNPREDICTABLE>
   2a740:	andeq	r8, r4, r6, lsr r7
   2a744:	andeq	r0, r0, r8, ror r3
   2a748:			; <UNDEFINED> instruction: 0x000486b8
   2a74c:			; <UNDEFINED> instruction: 0x000263b8
   2a750:			; <UNDEFINED> instruction: 0x000216be
   2a754:	andeq	ip, r2, sl, lsl #20
   2a758:	mvnsmi	lr, #737280	; 0xb4000
   2a75c:	stmvs	r3, {r0, r2, r9, sl, lr}
   2a760:	ldmdami	r6!, {r0, r1, r2, r4, r9, sl, lr}
   2a764:	bmi	dd6980 <tcgetattr@plt+0xdcf224>
   2a768:	bvs	ff7bb950 <tcgetattr@plt+0xff7b41f4>
   2a76c:	stmdavc	r8, {r1, r7, fp, ip, lr}
   2a770:	andls	r6, r3, #1179648	; 0x120000
   2a774:	andeq	pc, r0, #79	; 0x4f
   2a778:	ldmdavc	r4!, {r1, r2, r7, r8, ip, sp, pc}
   2a77c:	stmdacs	r0, {r2, r7, r8, fp, ip, sp, pc}
   2a780:	bmi	c5ec4c <tcgetattr@plt+0xc574f0>
   2a784:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   2a788:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2a78c:	subsmi	r9, sl, r3, lsl #22
   2a790:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2a794:	andlt	sp, r5, r0, asr r1
   2a798:	mvnshi	lr, #12386304	; 0xbd0000
   2a79c:	ldrbtmi	r4, [lr], #-3626	; 0xfffff1d6
   2a7a0:	rscle	r2, lr, r0, lsl #16
   2a7a4:			; <UNDEFINED> instruction: 0xf10d4608
   2a7a8:			; <UNDEFINED> instruction: 0xf01e0808
   2a7ac:			; <UNDEFINED> instruction: 0x4681fd7d
   2a7b0:	ldrtmi	r9, [r1], -r2
   2a7b4:			; <UNDEFINED> instruction: 0xf7dc4640
   2a7b8:	cmnlt	r8, r0, ror #26
   2a7bc:	blcs	487d0 <tcgetattr@plt+0x41074>
   2a7c0:	stmdbvs	sl!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   2a7c4:			; <UNDEFINED> instruction: 0xb32a2100
   2a7c8:	ldmdavs	ip, {r0, r1, r4, r9, sl, lr}
   2a7cc:	svclt	0x0088428c
   2a7d0:	ldmdale	sp, {r0, r1, r3, r4, sl, fp, sp, lr}
   2a7d4:	tstcc	r1, fp, lsl r3
   2a7d8:	mvnsle	r1, fp, asr #24
   2a7dc:			; <UNDEFINED> instruction: 0xf7dc4648
   2a7e0:	mulcs	r0, ip, fp
   2a7e4:	stmdbvs	lr!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   2a7e8:	ldrtmi	fp, [r3], -lr, asr #2
   2a7ec:	adcmi	r6, r2, #1703936	; 0x1a0000
   2a7f0:	ldcvs	15, cr11, [fp], {136}	; 0x88
   2a7f4:	tstle	fp, #1900544	; 0x1d0000
   2a7f8:	cfstrdne	mvd3, [r2], #-4
   2a7fc:			; <UNDEFINED> instruction: 0x460ad1f4
   2a800:	strtmi	r4, [r1], -r8, lsr #12
   2a804:	strls	r2, [r0, -r0, lsl #6]
   2a808:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   2a80c:	mrrcvs	7, 11, lr, fp, cr9
   2a810:	bicsle	r2, sl, r0, lsl #22
   2a814:	movwcs	r4, #1538	; 0x602
   2a818:	strls	r4, [r0, -r8, lsr #12]
   2a81c:	mrc2	7, 0, pc, cr8, cr15, {7}
   2a820:	sbcle	r2, r6, r0, lsl #16
   2a824:			; <UNDEFINED> instruction: 0xf7dc4648
   2a828:			; <UNDEFINED> instruction: 0xf04feb78
   2a82c:			; <UNDEFINED> instruction: 0xe7a830ff
   2a830:	blcs	459a4 <tcgetattr@plt+0x3e248>
   2a834:	ubfx	sp, sl, #3, #3
   2a838:	bl	ff6e87b0 <tcgetattr@plt+0xff6e1054>
   2a83c:	andeq	r8, r4, ip, lsr #8
   2a840:	andeq	r0, r0, r8, ror r3
   2a844:	andeq	r8, r4, lr, lsl #8
   2a848:			; <UNDEFINED> instruction: 0x000217be
   2a84c:			; <UNDEFINED> instruction: 0x460db5f0
   2a850:	stmdavs	r9, {r0, r2, r7, ip, sp, pc}
   2a854:	stc2l	7, cr15, [lr], #1020	; 0x3fc
   2a858:	stcmi	8, cr6, [r1], #-940	; 0xfffffc54
   2a85c:	ldrbtmi	r0, [ip], #-2011	; 0xfffff825
   2a860:	addvs	r4, r5, r6, lsl #12
   2a864:	bvs	feadfcc4 <tcgetattr@plt+0xfead8568>
   2a868:	tstvs	r4, r0, lsl #8
   2a86c:	eorsle	r2, r3, r0, lsl #20
   2a870:			; <UNDEFINED> instruction: 0x46276812
   2a874:	movwcs	fp, #346	; 0x15a
   2a878:	ldrtmi	r4, [r0], -r1, lsr #12
   2a87c:			; <UNDEFINED> instruction: 0xf7ff9700
   2a880:	bvs	feb2a024 <tcgetattr@plt+0xfeb228c8>
   2a884:			; <UNDEFINED> instruction: 0xf8533401
   2a888:	bcs	32920 <tcgetattr@plt+0x2b1c4>
   2a88c:			; <UNDEFINED> instruction: 0x4630d1f3
   2a890:	ldcllt	0, cr11, [r0, #20]!
   2a894:	biclt	r6, r3, fp, ror #16
   2a898:	andle	r2, r6, r6, lsl #22
   2a89c:	movwcs	lr, #35285	; 0x89d5
   2a8a0:	stmib	r6, {r4, r5, r9, sl, lr}^
   2a8a4:	andlt	r2, r5, r4, lsl #6
   2a8a8:	blmi	3da070 <tcgetattr@plt+0x3d2914>
   2a8ac:	andseq	pc, r0, r6, lsl #2
   2a8b0:	stmiapl	r4!, {r0, r1, ip, pc}^
   2a8b4:			; <UNDEFINED> instruction: 0xf00f4621
   2a8b8:	stmdals	r3, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   2a8bc:	strtmi	r6, [r1], -sl, ror #19
   2a8c0:			; <UNDEFINED> instruction: 0xff50f00e
   2a8c4:	andlt	r4, r5, r0, lsr r6
   2a8c8:	stmibvs	r8!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   2a8cc:	stc2l	0, cr15, [ip], #120	; 0x78
   2a8d0:			; <UNDEFINED> instruction: 0x46306130
   2a8d4:	ldcllt	0, cr11, [r0, #20]!
   2a8d8:			; <UNDEFINED> instruction: 0xf7ff69e9
   2a8dc:			; <UNDEFINED> instruction: 0xe7d6ff3d
   2a8e0:	andeq	r8, r4, r6, lsr r3
   2a8e4:	andeq	r0, r0, r4, asr #6
   2a8e8:	stmvs	r0, {r1, r9, sl, lr}
   2a8ec:	stmiavs	r3, {r3, r4, r6, r8, ip, sp, pc}^
   2a8f0:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   2a8f4:	ldmdbvs	r3, {r1, r2, ip, lr, pc}
   2a8f8:	ldrmi	fp, [r8], -r3, lsr #2
   2a8fc:	blcs	45970 <tcgetattr@plt+0x3e214>
   2a900:			; <UNDEFINED> instruction: 0x4770d1fb
   2a904:			; <UNDEFINED> instruction: 0x47704618
   2a908:	ldmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a90c:	ldrbmi	r6, [r0, -r0, lsl #16]!
   2a910:	ldrbmi	r3, [r0, -r8]!
   2a914:	tstlt	r0, r0, lsl #17
   2a918:			; <UNDEFINED> instruction: 0xf00068c0
   2a91c:	ldrbmi	r0, [r0, -r1]!
   2a920:	smlawblt	r3, r3, r8, r6
   2a924:	blx	fec44a8c <tcgetattr@plt+0xfec3d330>
   2a928:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2a92c:	andcs	r4, r1, r0, ror r7
   2a930:	svclt	0x00004770
   2a934:			; <UNDEFINED> instruction: 0xb3236883
   2a938:	ldmvs	ip, {r4, sl, ip, sp, pc}^
   2a93c:	ldrle	r0, [r1, #-2020]	; 0xfffff81c
   2a940:	svclt	0x00181c4c
   2a944:	andsle	r6, r4, r0, lsl #18
   2a948:	stmdavs	r4, {r3, r4, r7, r8, ip, sp, pc}
   2a94c:	svclt	0x003842a1
   2a950:	mvnsle	r6, #0, 24
   2a954:			; <UNDEFINED> instruction: 0xf100d813
   2a958:			; <UNDEFINED> instruction: 0xf85d0108
   2a95c:	ldrmi	r4, [r8], -r4, lsl #22
   2a960:	stmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a964:	tsteq	r0, r0, lsl #2	; <UNPREDICTABLE>
   2a968:	blmi	168ae4 <tcgetattr@plt+0x161388>
   2a96c:			; <UNDEFINED> instruction: 0xf7ff4618
   2a970:	stmdami	r6, {r0, r6, r7, r8, fp, ip, sp, pc}
   2a974:	blmi	168af0 <tcgetattr@plt+0x161394>
   2a978:			; <UNDEFINED> instruction: 0xf01e4478
   2a97c:	mcrrvs	12, 9, fp, r0, cr5
   2a980:			; <UNDEFINED> instruction: 0xf100e7e2
   2a984:			; <UNDEFINED> instruction: 0x46180110
   2a988:	ldmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a98c:	andeq	r1, r2, r4, ror #2
   2a990:	mvnsmi	lr, sp, lsr #18
   2a994:	cmplt	r4, #4, 16	; 0x40000
   2a998:			; <UNDEFINED> instruction: 0xf01e460f
   2a99c:	cmpcs	fp, r5, lsl #25	; <UNPREDICTABLE>
   2a9a0:			; <UNDEFINED> instruction: 0xf7dc4604
   2a9a4:			; <UNDEFINED> instruction: 0x4605ecd6
   2a9a8:	andcc	fp, r1, r8, asr r3
   2a9ac:			; <UNDEFINED> instruction: 0xf7dc215d
   2a9b0:			; <UNDEFINED> instruction: 0x4606ecd0
   2a9b4:			; <UNDEFINED> instruction: 0xf890b1f0
   2a9b8:			; <UNDEFINED> instruction: 0xf1b88001
   2a9bc:	tstle	r9, r0, lsl #30
   2a9c0:	ldc	7, cr15, [r0], {220}	; 0xdc
   2a9c4:	stccs	8, cr15, [r1], {22}
   2a9c8:			; <UNDEFINED> instruction: 0xf8336803
   2a9cc:	ldreq	r3, [fp, #-18]	; 0xffffffee
   2a9d0:	stmdbmi	pc, {r4, r8, sl, ip, lr, pc}	; <UNPREDICTABLE>
   2a9d4:			; <UNDEFINED> instruction: 0x4628463a
   2a9d8:			; <UNDEFINED> instruction: 0xf7dc4479
   2a9dc:	stmdacs	r1, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   2a9e0:	ldmdavs	fp!, {r3, r8, ip, lr, pc}
   2a9e4:	svclt	0x00a82b00
   2a9e8:	andhi	pc, r0, r5, lsl #17
   2a9ec:	strtmi	sp, [r0], -r2, lsl #22
   2a9f0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2a9f4:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   2a9f8:	b	fe3e8970 <tcgetattr@plt+0xfe3e1214>
   2a9fc:	pop	{r5, r9, sl, lr}
   2aa00:			; <UNDEFINED> instruction: 0xf04f81f0
   2aa04:			; <UNDEFINED> instruction: 0x462033ff
   2aa08:	pop	{r0, r1, r3, r4, r5, sp, lr}
   2aa0c:	svclt	0x000081f0
   2aa10:	andeq	ip, r2, ip, ror #14
   2aa14:			; <UNDEFINED> instruction: 0x460cb570
   2aa18:	bmi	63c264 <tcgetattr@plt+0x634b08>
   2aa1c:	blmi	63c298 <tcgetattr@plt+0x634b3c>
   2aa20:	addslt	r4, r8, sl, ror r4
   2aa24:	strtmi	r4, [r0], -r6, lsl #12
   2aa28:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2aa2c:			; <UNDEFINED> instruction: 0xf04f9317
   2aa30:			; <UNDEFINED> instruction: 0xf7ff0300
   2aa34:	strmi	pc, [r4], -sp, lsr #31
   2aa38:	stmiblt	r5!, {r5, r6, r7, r8, ip, sp, pc}
   2aa3c:			; <UNDEFINED> instruction: 0x46214630
   2aa40:	blx	d68a44 <tcgetattr@plt+0xd612e8>
   2aa44:	strtmi	r4, [r0], -r5, lsl #12
   2aa48:	b	19e89c0 <tcgetattr@plt+0x19e1264>
   2aa4c:	blmi	33d288 <tcgetattr@plt+0x335b2c>
   2aa50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2aa54:	blls	604ac4 <tcgetattr@plt+0x5fd368>
   2aa58:			; <UNDEFINED> instruction: 0xf04f405a
   2aa5c:	mrsle	r0, (UNDEF: 59)
   2aa60:	andslt	r4, r8, r8, lsr #12
   2aa64:	ldmdavs	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   2aa68:	strls	r4, [r1], #-1641	; 0xfffff997
   2aa6c:			; <UNDEFINED> instruction: 0xf916f7ff
   2aa70:	strb	r4, [r8, r5, lsl #12]!
   2aa74:	strb	r4, [r9, r5, lsl #12]!
   2aa78:	b	feee89f0 <tcgetattr@plt+0xfeee1294>
   2aa7c:	andeq	r8, r4, r4, ror r1
   2aa80:	andeq	r0, r0, r8, ror r3
   2aa84:	andeq	r8, r4, r4, asr #2
   2aa88:	mvnsmi	lr, #737280	; 0xb4000
   2aa8c:			; <UNDEFINED> instruction: 0xf7ff4691
   2aa90:	stcmi	15, cr15, [r7], #-508	; 0xfffffe04
   2aa94:			; <UNDEFINED> instruction: 0x4605447c
   2aa98:	stmdavc	r3, {r3, r4, r7, r8, r9, ip, sp, pc}
   2aa9c:	eorsle	r2, sp, r0, asr #22
   2aaa0:	stmiapl	r6!, {r2, r5, r8, r9, fp, lr}^
   2aaa4:	stccs	8, cr6, [r0], {52}	; 0x34
   2aaa8:			; <UNDEFINED> instruction: 0xf7dcd03e
   2aaac:			; <UNDEFINED> instruction: 0xf04fec4c
   2aab0:	strmi	r0, [r7], -r0, lsl #16
   2aab4:			; <UNDEFINED> instruction: 0xf7dce00a
   2aab8:	strmi	lr, [r3], -ip, lsl #28
   2aabc:			; <UNDEFINED> instruction: 0xf1b8b918
   2aac0:	tstle	r7, r0, lsl #30
   2aac4:			; <UNDEFINED> instruction: 0xf85646b0
   2aac8:	mvnlt	r4, r8, lsr pc
   2aacc:	strtmi	r4, [r0], -r9, lsr #12
   2aad0:	stmib	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2aad4:			; <UNDEFINED> instruction: 0x4629463a
   2aad8:	strtmi	r4, [r0], -r3, lsl #12
   2aadc:	mvnle	r2, r0, lsl #22
   2aae0:	ldrtmi	r4, [r0], r8, lsr #12
   2aae4:	b	668a5c <tcgetattr@plt+0x661300>
   2aae8:	ldrdeq	pc, [r0], -r8
   2aaec:	mvnsmi	lr, #12386304	; 0xbd0000
   2aaf0:	bllt	ff6e6b70 <tcgetattr@plt+0xff6df414>
   2aaf4:	andcs	r4, r1, #40, 12	; 0x2800000
   2aaf8:	andcs	pc, r0, r9, asr #17
   2aafc:			; <UNDEFINED> instruction: 0xf7dc461d
   2ab00:	strtmi	lr, [r8], -ip, lsl #20
   2ab04:	mvnshi	lr, #12386304	; 0xbd0000
   2ab08:			; <UNDEFINED> instruction: 0xf7dc4628
   2ab0c:			; <UNDEFINED> instruction: 0xf1b8ea06
   2ab10:	mvnle	r0, r0, lsl #30
   2ab14:			; <UNDEFINED> instruction: 0xf8c92500
   2ab18:	ldrb	r5, [r2, r0]!
   2ab1c:	strtmi	r2, [r8], -r0, lsl #6
   2ab20:	andcc	pc, r0, r9, asr #17
   2ab24:	mvnshi	lr, #12386304	; 0xbd0000
   2ab28:	ldmib	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ab2c:	svclt	0x0000e7f2
   2ab30:	andeq	r8, r4, r0, lsl #2
   2ab34:	andeq	r0, r0, ip, lsl #7
   2ab38:			; <UNDEFINED> instruction: 0x460db5f0
   2ab3c:	ldcmi	0, cr11, [sl], {153}	; 0x99
   2ab40:	strtmi	r4, [r8], -r6, lsl #12
   2ab44:	blmi	67c3c0 <tcgetattr@plt+0x674c64>
   2ab48:	svcls	0x001e447c
   2ab4c:	stmiapl	r3!, {r0, r4, r9, sl, lr}^
   2ab50:	ldmdavs	fp, {r1, r3, r4, r5, r9, sl, lr}
   2ab54:			; <UNDEFINED> instruction: 0xf04f9317
   2ab58:			; <UNDEFINED> instruction: 0xf7ff0300
   2ab5c:			; <UNDEFINED> instruction: 0x4604ff95
   2ab60:	movwcs	fp, #496	; 0x1f0
   2ab64:	stmiblt	r5!, {r0, r1, r3, r4, r5, sp, lr}
   2ab68:			; <UNDEFINED> instruction: 0x46214630
   2ab6c:			; <UNDEFINED> instruction: 0xf99ef7ff
   2ab70:	strtmi	r4, [r0], -r5, lsl #12
   2ab74:	ldmib	r0, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ab78:	blmi	33d3b4 <tcgetattr@plt+0x335c58>
   2ab7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ab80:	blls	604bf0 <tcgetattr@plt+0x5fd494>
   2ab84:			; <UNDEFINED> instruction: 0xf04f405a
   2ab88:	mrsle	r0, (UNDEF: 59)
   2ab8c:	andslt	r4, r9, r8, lsr #12
   2ab90:	ldmdavs	r0!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2ab94:	strls	r4, [r1], #-1641	; 0xfffff997
   2ab98:			; <UNDEFINED> instruction: 0xf880f7ff
   2ab9c:	strb	r4, [r8, r5, lsl #12]!
   2aba0:	strb	r4, [r9, r5, lsl #12]!
   2aba4:	b	968b1c <tcgetattr@plt+0x9613c0>
   2aba8:	andeq	r8, r4, ip, asr #32
   2abac:	andeq	r0, r0, r8, ror r3
   2abb0:	andeq	r8, r4, r8, lsl r0
   2abb4:			; <UNDEFINED> instruction: 0x460cb510
   2abb8:			; <UNDEFINED> instruction: 0xf978f7ff
   2abbc:	stmvs	r3, {r3, r5, r8, ip, sp, pc}
   2abc0:	ldmdavs	fp, {r0, r1, r3, r8, ip, sp, pc}^
   2abc4:	stmdbvs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
   2abc8:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
   2abcc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2abd0:	blx	1be8bca <tcgetattr@plt+0x1be146e>
   2abd4:	strtmi	r4, [r1], -r3, lsl #16
   2abd8:			; <UNDEFINED> instruction: 0xf7fc4478
   2abdc:	svclt	0x0000fb69
   2abe0:	andeq	ip, r2, lr, ror r5
   2abe4:	andeq	ip, r2, r8, lsl #11
   2abe8:			; <UNDEFINED> instruction: 0x460cb510
   2abec:			; <UNDEFINED> instruction: 0xf95ef7ff
   2abf0:	stmvs	r3, {r3, r5, r6, r8, ip, sp, pc}
   2abf4:	ldmdavs	fp, {r0, r1, r4, r5, r8, ip, sp, pc}^
   2abf8:	blcs	139804 <tcgetattr@plt+0x1320a8>
   2abfc:	ldmib	r0, {r1, fp, ip, lr, pc}^
   2ac00:	ldflts	f0, [r0, #-16]
   2ac04:	strtmi	r4, [r1], -r4, lsl #16
   2ac08:			; <UNDEFINED> instruction: 0xf7fc4478
   2ac0c:	stmdami	r3, {r0, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   2ac10:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2ac14:	blx	1368c0e <tcgetattr@plt+0x13614b2>
   2ac18:	andeq	ip, r2, r4, ror r5
   2ac1c:	andeq	ip, r2, sl, lsr r5
   2ac20:			; <UNDEFINED> instruction: 0x460cb510
   2ac24:			; <UNDEFINED> instruction: 0xf942f7ff
   2ac28:	stmvs	r3, {r3, r4, r6, r8, ip, sp, pc}
   2ac2c:	ldmdavs	fp, {r0, r1, r5, r8, ip, sp, pc}^
   2ac30:	tstle	r1, r6, lsl #22
   2ac34:	ldclt	0, cr3, [r0, #-64]	; 0xffffffc0
   2ac38:	strtmi	r4, [r1], -r4, lsl #16
   2ac3c:			; <UNDEFINED> instruction: 0xf7fc4478
   2ac40:	stmdami	r3, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   2ac44:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2ac48:	blx	ce8c42 <tcgetattr@plt+0xce14e6>
   2ac4c:	andeq	ip, r2, ip, asr r5
   2ac50:	andeq	ip, r2, r6, lsl #10
   2ac54:	ldrblt	fp, [r0, #1032]!	; 0x408
   2ac58:	blge	896ed0 <tcgetattr@plt+0x88f774>
   2ac5c:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   2ac60:	strmi	r4, [r7], -lr, lsl #12
   2ac64:	blmi	168db8 <tcgetattr@plt+0x16165c>
   2ac68:			; <UNDEFINED> instruction: 0x461544fc
   2ac6c:	strtmi	sl, [r1], -r2, lsl #16
   2ac70:			; <UNDEFINED> instruction: 0x461a4c34
   2ac74:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   2ac78:	ldrls	r6, [fp], #-2084	; 0xfffff7dc
   2ac7c:	streq	pc, [r0], #-79	; 0xffffffb1
   2ac80:			; <UNDEFINED> instruction: 0xf01e9301
   2ac84:	ldmdavs	r8!, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   2ac88:	strls	sl, [r5], -r4, lsl #18
   2ac8c:			; <UNDEFINED> instruction: 0xf806f7ff
   2ac90:	svclt	0x00182800
   2ac94:	strmi	r2, [r4], -r0, lsl #26
   2ac98:	stmvs	r2, {r0, r1, r2, r3, r4, ip, lr, pc}
   2ac9c:	bcs	518ac <tcgetattr@plt+0x4a150>
   2aca0:	ldmdavs	r1, {r4, r5, ip, lr, pc}^
   2aca4:	eorle	r2, sp, r0, lsl #18
   2aca8:	ldmdavs	r3, {r0, r1, r8, r9, ip, pc}^
   2acac:	cmple	r1, r0, lsl #22
   2acb0:			; <UNDEFINED> instruction: 0xf7dc6920
   2acb4:	blls	125184 <tcgetattr@plt+0x11da28>
   2acb8:	bmi	90314c <tcgetattr@plt+0x8fb9f0>
   2acbc:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   2acc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2acc4:	subsmi	r9, sl, fp, lsl fp
   2acc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2accc:			; <UNDEFINED> instruction: 0x4620d130
   2acd0:	pop	{r2, r3, r4, ip, sp, pc}
   2acd4:	strdlt	r4, [r1], -r0
   2acd8:	blls	bcaa0 <tcgetattr@plt+0xb5344>
   2acdc:	stmdblt	r8!, {r0, r1, r8, r9, ip, pc}^
   2ace0:	blcs	1048db4 <tcgetattr@plt+0x1041658>
   2ace4:	ldmdavs	r8!, {r0, r1, r3, r4, ip, lr, pc}^
   2ace8:			; <UNDEFINED> instruction: 0xf7ff4631
   2acec:			; <UNDEFINED> instruction: 0x4601f911
   2acf0:			; <UNDEFINED> instruction: 0xf7ff4638
   2acf4:	strmi	pc, [r4], -fp, lsr #27
   2acf8:	sbcsle	r2, lr, r0, lsl #16
   2acfc:	bcs	44f8c <tcgetattr@plt+0x3d830>
   2ad00:			; <UNDEFINED> instruction: 0xe7d5d1d3
   2ad04:	stmdage	r3, {r0, r4, r8, fp, lr}
   2ad08:	ldrbtmi	r6, [r9], #-2338	; 0xfffff6de
   2ad0c:	blx	1e6d8e <tcgetattr@plt+0x1df632>
   2ad10:			; <UNDEFINED> instruction: 0xf7dc9802
   2ad14:	stmiavs	r2!, {r1, r8, fp, sp, lr, pc}
   2ad18:	bicle	r2, r6, r0, lsl #20
   2ad1c:	ldrtmi	lr, [r8], -r8, asr #15
   2ad20:			; <UNDEFINED> instruction: 0xf7ff4631
   2ad24:	stmvs	r2, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
   2ad28:	bcs	3c540 <tcgetattr@plt+0x34de4>
   2ad2c:			; <UNDEFINED> instruction: 0xe7bfd1bd
   2ad30:	ldmdb	lr, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ad34:	ldrtmi	r4, [r1], -r6, lsl #16
   2ad38:			; <UNDEFINED> instruction: 0xf7fc4478
   2ad3c:	svclt	0x0000fab9
   2ad40:	andeq	r7, r4, ip, lsr #30
   2ad44:	andeq	r0, r0, r8, ror r3
   2ad48:	ldrdeq	r7, [r4], -r6
   2ad4c:			; <UNDEFINED> instruction: 0x00025bb2
   2ad50:	andeq	ip, r2, r8, lsr #8
   2ad54:			; <UNDEFINED> instruction: 0x4617b5f0
   2ad58:	ldrmi	r4, [lr], -r0, lsr #20
   2ad5c:	addslt	r4, r9, r0, lsr #22
   2ad60:			; <UNDEFINED> instruction: 0xf891447a
   2ad64:	ldmpl	r3, {lr, pc}^
   2ad68:	svceq	0x0040f1bc
   2ad6c:	tstls	r7, #1769472	; 0x1b0000
   2ad70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ad74:	strmi	sp, [ip], -fp, lsr #32
   2ad78:	strbtmi	r4, [r9], -r5, lsl #12
   2ad7c:	strls	r6, [r1], #-2048	; 0xfffff800
   2ad80:			; <UNDEFINED> instruction: 0xff8cf7fe
   2ad84:	stmvs	r3, {r3, r4, r7, r8, ip, sp, pc}
   2ad88:	ldmdavs	fp, {r0, r1, r5, r6, r7, r8, ip, sp, pc}^
   2ad8c:	blcs	139998 <tcgetattr@plt+0x13223c>
   2ad90:	stmib	r0, {r3, r4, fp, ip, lr, pc}^
   2ad94:	bmi	5085ac <tcgetattr@plt+0x500e50>
   2ad98:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   2ad9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ada0:	subsmi	r9, sl, r7, lsl fp
   2ada4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ada8:	andslt	sp, r9, r5, lsl r1
   2adac:			; <UNDEFINED> instruction: 0x4621bdf0
   2adb0:			; <UNDEFINED> instruction: 0xf7ff6868
   2adb4:	strmi	pc, [r1], -sp, lsr #17
   2adb8:			; <UNDEFINED> instruction: 0xf7ff4628
   2adbc:	stmdacs	r0, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}
   2adc0:	strb	sp, [r8, r1, ror #3]!
   2adc4:	strtmi	r4, [r1], -r8, lsl #16
   2adc8:			; <UNDEFINED> instruction: 0xf7fc4478
   2adcc:	stmdami	r7, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2add0:			; <UNDEFINED> instruction: 0xf7fc4478
   2add4:	pld	[ip, sp, ror #20]
   2add8:	svclt	0x0000e90c
   2addc:	andeq	r7, r4, r4, lsr lr
   2ade0:	andeq	r0, r0, r8, ror r3
   2ade4:	strdeq	r7, [r4], -sl
   2ade8:			; <UNDEFINED> instruction: 0x0002c3b4
   2adec:	andeq	ip, r2, r4, ror #7
   2adf0:	ldrbmi	lr, [r0, sp, lsr #18]!
   2adf4:	bmi	103c83c <tcgetattr@plt+0x10350e0>
   2adf8:	blmi	103c864 <tcgetattr@plt+0x1035108>
   2adfc:	ldrbtmi	fp, [sl], #-152	; 0xffffff68
   2ae00:			; <UNDEFINED> instruction: 0xf8df780c
   2ae04:	ldmpl	r3, {r2, r3, r4, r5, r6, r7, sp, pc}^
   2ae08:	ldrbtmi	r2, [sl], #3136	; 0xc40
   2ae0c:	tstls	r7, #1769472	; 0x1b0000
   2ae10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ae14:	strbtmi	sp, [lr], -sl, rrx
   2ae18:	strmi	r9, [sp], -r1, lsl #2
   2ae1c:	ldrtmi	r4, [r1], -r7, lsl #12
   2ae20:			; <UNDEFINED> instruction: 0xf7fe6800
   2ae24:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   2ae28:			; <UNDEFINED> instruction: 0xf1b8bf18
   2ae2c:	strmi	r0, [r4], -r0, lsl #30
   2ae30:	stmvs	r3, {r0, r1, r3, r5, ip, lr, pc}
   2ae34:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}^
   2ae38:	suble	r2, r3, r6, lsl #22
   2ae3c:			; <UNDEFINED> instruction: 0x46304b31
   2ae40:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2ae44:			; <UNDEFINED> instruction: 0xf00f4639
   2ae48:	strbmi	pc, [sl], -r7, ror #16	; <UNPREDICTABLE>
   2ae4c:			; <UNDEFINED> instruction: 0x46304639
   2ae50:	stc2	0, cr15, [r8], {14}
   2ae54:	eorsle	r3, r3, r1
   2ae58:	blcs	450ec <tcgetattr@plt+0x3d990>
   2ae5c:	ldmdavs	fp, {r0, r6, ip, lr, pc}^
   2ae60:	teqle	lr, r6, lsl #22
   2ae64:	andseq	pc, r0, r4, lsl #2
   2ae68:			; <UNDEFINED> instruction: 0xf00f4631
   2ae6c:	bmi	9e90a0 <tcgetattr@plt+0x9e1944>
   2ae70:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   2ae74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ae78:	subsmi	r9, sl, r7, lsl fp
   2ae7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ae80:			; <UNDEFINED> instruction: 0x4620d138
   2ae84:	pop	{r3, r4, ip, sp, pc}
   2ae88:	blmi	7cce50 <tcgetattr@plt+0x7c56f4>
   2ae8c:			; <UNDEFINED> instruction: 0xf85a4630
   2ae90:	strbmi	r8, [r1], -r3
   2ae94:			; <UNDEFINED> instruction: 0xf840f00f
   2ae98:	strbmi	r4, [r1], -sl, asr #12
   2ae9c:			; <UNDEFINED> instruction: 0xf00e4630
   2aea0:	andcc	pc, r1, r1, ror #24
   2aea4:	stccs	0, cr13, [r0], {12}
   2aea8:	ldmdavs	r8!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
   2aeac:			; <UNDEFINED> instruction: 0xf7ff4629
   2aeb0:	strmi	pc, [r1], -pc, lsr #16
   2aeb4:			; <UNDEFINED> instruction: 0xf7ff4638
   2aeb8:	strmi	pc, [r4], -r9, asr #25
   2aebc:	bicle	r2, fp, r0, lsl #16
   2aec0:	ldrb	r2, [r4, r0, lsl #8]
   2aec4:	tsteq	r0, r0, lsl #2	; <UNPREDICTABLE>
   2aec8:			; <UNDEFINED> instruction: 0xf00f4630
   2aecc:	blmi	3a9040 <tcgetattr@plt+0x3a18e4>
   2aed0:	ldrtmi	r4, [r0], -sl, asr #12
   2aed4:	andne	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2aed8:	mcrr2	0, 0, pc, r4, cr14	; <UNPREDICTABLE>
   2aedc:			; <UNDEFINED> instruction: 0xd1bb3001
   2aee0:	stmdami	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2aee4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2aee8:			; <UNDEFINED> instruction: 0xf9e2f7fc
   2aeec:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   2aef0:			; <UNDEFINED> instruction: 0xf9def7fc
   2aef4:	ldmda	ip!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2aef8:	muleq	r4, r6, sp
   2aefc:	andeq	r0, r0, r8, ror r3
   2af00:	andeq	r7, r4, sl, lsl #27
   2af04:	andeq	r0, r0, r4, asr #6
   2af08:	andeq	r7, r4, r2, lsr #26
   2af0c:			; <UNDEFINED> instruction: 0x0002c2b2
   2af10:	andeq	ip, r2, r6, asr #5
   2af14:	svcmi	0x00f0e92d
   2af18:	ldmvs	r3, {r1, r2, r3, r4, r9, sl, lr}
   2af1c:	strmi	fp, [r8], r3, lsl #1
   2af20:			; <UNDEFINED> instruction: 0xf8d22174
   2af24:	strmi	r9, [r5], -ip
   2af28:			; <UNDEFINED> instruction: 0xb014f8d2
   2af2c:			; <UNDEFINED> instruction: 0xf7dd9301
   2af30:	cmncs	r3, r5, ror #29	; <UNPREDICTABLE>
   2af34:	ldrdge	pc, [r4, -pc]
   2af38:			; <UNDEFINED> instruction: 0x460744fa
   2af3c:			; <UNDEFINED> instruction: 0xf7dd4628
   2af40:			; <UNDEFINED> instruction: 0xb148fd95
   2af44:	strcs	r4, [r1], #-2622	; 0xfffff5c2
   2af48:	andcc	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   2af4c:	eorsvs	r6, r3, fp, lsl r8
   2af50:	andlt	r4, r3, r0, lsr #12
   2af54:	svchi	0x00f0e8bd
   2af58:	cmncs	r0, r4, lsl #12
   2af5c:			; <UNDEFINED> instruction: 0xf7dd4628
   2af60:	cmplt	r0, r5, lsl #27	; <UNPREDICTABLE>
   2af64:	svceq	0x0000f1bb
   2af68:			; <UNDEFINED> instruction: 0xf8dbd02f
   2af6c:	strcs	r3, [r8], #-12
   2af70:	eorsvs	r4, r3, r0, lsr #12
   2af74:	pop	{r0, r1, ip, sp, pc}
   2af78:			; <UNDEFINED> instruction: 0xf1b88ff0
   2af7c:	andle	r0, pc, r0, lsl #30
   2af80:	cmncs	r7, r8, lsr #12
   2af84:	ldc2l	7, cr15, [r2, #-884]!	; 0xfffffc8c
   2af88:	bllt	1c3c7a0 <tcgetattr@plt+0x1c35044>
   2af8c:	svceq	0x0000f1b9
   2af90:			; <UNDEFINED> instruction: 0xf8d9d023
   2af94:	strcs	r3, [r4], #-8
   2af98:			; <UNDEFINED> instruction: 0x3110f8d3
   2af9c:			; <UNDEFINED> instruction: 0xe7d76033
   2afa0:			; <UNDEFINED> instruction: 0x46282177
   2afa4:	stc2l	7, cr15, [r2, #-884]!	; 0xfffffc8c
   2afa8:	mvnle	r2, r0, lsl #16
   2afac:	cmncs	r7, r8, lsr #12
   2afb0:	ldc2l	7, cr15, [ip, #-884]	; 0xfffffc8c
   2afb4:	stmdacs	r0, {r2, r9, sl, lr}
   2afb8:	blls	9f488 <tcgetattr@plt+0x97d2c>
   2afbc:	blls	97cd0 <tcgetattr@plt+0x90574>
   2afc0:			; <UNDEFINED> instruction: 0xf8d32402
   2afc4:	eorsvs	r3, r3, r4, lsl #1
   2afc8:	bicslt	lr, pc, r2, asr #15
   2afcc:			; <UNDEFINED> instruction: 0x463a491d
   2afd0:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
   2afd4:			; <UNDEFINED> instruction: 0xf9a2f01e
   2afd8:	strhlt	lr, [pc, #-122]	; 2af66 <tcgetattr@plt+0x2380a>
   2afdc:			; <UNDEFINED> instruction: 0x463a491a
   2afe0:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
   2afe4:			; <UNDEFINED> instruction: 0xf99af01e
   2afe8:	bmi	664eb8 <tcgetattr@plt+0x65d75c>
   2afec:			; <UNDEFINED> instruction: 0xf85a2404
   2aff0:	ldmdavs	fp, {r1, ip, sp}
   2aff4:			; <UNDEFINED> instruction: 0xe7ab6033
   2aff8:	stmdals	ip, {r0, r2, r4, r8, fp, lr}
   2affc:			; <UNDEFINED> instruction: 0xf01e4479
   2b000:	str	pc, [r5, sp, lsl #19]!
   2b004:	stmdals	ip, {r0, r1, r4, r8, fp, lr}
   2b008:			; <UNDEFINED> instruction: 0xf01e4479
   2b00c:	ldr	pc, [pc, r7, lsl #19]
   2b010:	ldmdbmi	r1, {r0, r1, r2, r3, r5, r6, r8, ip, sp, pc}
   2b014:	stmdals	ip, {r1, r3, r4, r5, r9, sl, lr}
   2b018:			; <UNDEFINED> instruction: 0xf01e4479
   2b01c:			; <UNDEFINED> instruction: 0xe797f97f
   2b020:	strcs	r4, [r2], #-2574	; 0xfffff5f2
   2b024:	andcc	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   2b028:	eorsvs	r6, r3, fp, lsl r8
   2b02c:	stmdbmi	ip, {r4, r7, r8, r9, sl, sp, lr, pc}
   2b030:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
   2b034:			; <UNDEFINED> instruction: 0xf972f01e
   2b038:	svclt	0x0000e78a
   2b03c:	andeq	r7, r4, ip, asr ip
   2b040:	andeq	r0, r0, r8, ror #7
   2b044:	andeq	ip, r2, r2, lsl #4
   2b048:	andeq	ip, r2, r6, lsl r2
   2b04c:	andeq	r0, r0, r8, lsr r4
   2b050:	andeq	ip, r2, r0, lsl r2
   2b054:	andeq	ip, r2, r0, ror #3
   2b058:	muleq	r2, ip, fp
   2b05c:	ldrdeq	r0, [r0], -r8
   2b060:	muleq	r2, r6, fp
   2b064:	svcmi	0x00f0e92d
   2b068:	ldmvs	fp, {r1, r3, r4, r7, r9, sl, lr}
   2b06c:	ldrmi	fp, [r4], -r5, lsl #1
   2b070:	cmncs	r4, fp, lsl #13
   2b074:	stmdbhi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2b078:	strmi	r9, [r5], -r2, lsl #6
   2b07c:	ldrdcc	pc, [ip], -sl
   2b080:	movwls	r4, #8044	; 0x1f6c
   2b084:			; <UNDEFINED> instruction: 0xf8da447f
   2b088:	movwls	r3, #12308	; 0x3014
   2b08c:	mrc2	7, 1, pc, cr6, cr13, {6}
   2b090:	blcs	1049124 <tcgetattr@plt+0x10419c8>
   2b094:	blmi	1a5f298 <tcgetattr@plt+0x1a57b3c>
   2b098:	ldmpl	sl!, {r1, r2, r9, sl, lr}^
   2b09c:			; <UNDEFINED> instruction: 0x46936810
   2b0a0:	add	fp, r3, r0, lsr #18
   2b0a4:	svceq	0x0038f85b
   2b0a8:	rsbsle	r2, pc, r0, lsl #16
   2b0ac:			; <UNDEFINED> instruction: 0xf7db4621
   2b0b0:			; <UNDEFINED> instruction: 0x4603eeba
   2b0b4:	mvnsle	r2, r0, lsl #16
   2b0b8:	ldrdmi	pc, [r8], -fp
   2b0bc:	bcs	2f2a4c <tcgetattr@plt+0x2eb2f0>
   2b0c0:	ldm	pc, {r0, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2b0c4:	ldmdami	lr!, {r1, ip, sp, lr, pc}
   2b0c8:	eorcs	r0, r0, r0, lsr #12
   2b0cc:	eorcs	r2, r0, r0, lsr #32
   2b0d0:	strtmi	r2, [r8], -r0, lsr #8
   2b0d4:			; <UNDEFINED> instruction: 0xf7dd2167
   2b0d8:	stmdacs	r0, {r0, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   2b0dc:	mrcne	1, 1, sp, cr2, cr4, {2}
   2b0e0:	svclt	0x00189901
   2b0e4:	stmdbcs	r0, {r0, r9, sp}
   2b0e8:	andcs	fp, r0, #24, 30	; 0x60
   2b0ec:	cmnle	lr, r0, lsl #20
   2b0f0:	bcs	518fc <tcgetattr@plt+0x4a1a0>
   2b0f4:	addhi	pc, sp, r0
   2b0f8:	ldmvs	sl, {r0, r8, r9, fp, ip, pc}
   2b0fc:			; <UNDEFINED> instruction: 0xf8d22304
   2b100:			; <UNDEFINED> instruction: 0xf8c82110
   2b104:	ldrmi	r2, [r8], -r0
   2b108:	pop	{r0, r2, ip, sp, pc}
   2b10c:	ldrshcs	r8, [r0, #-240]!	; 0xffffff10
   2b110:	movwls	r4, #9768	; 0x2628
   2b114:	stc2	7, cr15, [sl], #884	; 0x374
   2b118:	sbcsle	r2, sl, r0, lsl #16
   2b11c:	vaddne.f64	d9, d2, d3
   2b120:	andcs	fp, r1, #24, 30	; 0x60
   2b124:	svclt	0x00182b00
   2b128:	blls	b3930 <tcgetattr@plt+0xac1d4>
   2b12c:	cmnle	r8, r0, lsl #20
   2b130:	bcs	51944 <tcgetattr@plt+0x4a1e8>
   2b134:	blls	11f2ac <tcgetattr@plt+0x117b50>
   2b138:	movwcs	r6, #35034	; 0x88da
   2b13c:	andcs	pc, r0, r8, asr #17
   2b140:	bmi	fe50cc <tcgetattr@plt+0xfdd970>
   2b144:	ldrmi	r4, [r8], -r3, lsr #12
   2b148:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   2b14c:	andcs	pc, r0, r8, asr #17
   2b150:	pop	{r0, r2, ip, sp, pc}
   2b154:	qsub8mi	r8, r8, r0
   2b158:			; <UNDEFINED> instruction: 0xf7dd2167
   2b15c:	stmdacs	r0, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
   2b160:	rndnesp	f5, #0.5
   2b164:	svclt	0x00189902
   2b168:	stmdbcs	r0, {r0, r9, sp}
   2b16c:	andcs	fp, r0, #24, 30	; 0x60
   2b170:	cmple	r5, r0, lsl #20
   2b174:	bcs	51984 <tcgetattr@plt+0x4a228>
   2b178:	blls	df248 <tcgetattr@plt+0xd7aec>
   2b17c:	ldrdcs	pc, [r4], r3
   2b180:			; <UNDEFINED> instruction: 0xf8c84623
   2b184:	ldr	r2, [lr, r0]!
   2b188:	movwcs	r4, #18989	; 0x4a2d
   2b18c:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   2b190:	andcs	pc, r0, r8, asr #17
   2b194:			; <UNDEFINED> instruction: 0x4643e7b7
   2b198:			; <UNDEFINED> instruction: 0x46594652
   2b19c:			; <UNDEFINED> instruction: 0xf8cd4628
   2b1a0:	andlt	r9, r5, r8, lsr r0
   2b1a4:	svcmi	0x00f0e8bd
   2b1a8:	mrclt	7, 5, APSR_nzcv, cr4, cr15, {7}
   2b1ac:	strtmi	r4, [r2], -r5, lsr #18
   2b1b0:	movwcs	r4, #1608	; 0x648
   2b1b4:	movwls	r4, #5241	; 0x1479
   2b1b8:			; <UNDEFINED> instruction: 0xf8b0f01e
   2b1bc:	str	r9, [r2, r1, lsl #22]!
   2b1c0:	strtmi	r4, [r3], -r1, lsr #20
   2b1c4:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   2b1c8:	andcs	pc, r0, r8, asr #17
   2b1cc:	ldmdbmi	pc, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2b1d0:	andls	r4, r1, r2, lsr r6
   2b1d4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   2b1d8:			; <UNDEFINED> instruction: 0xf8a0f01e
   2b1dc:	ldr	r9, [r2, r1, lsl #22]
   2b1e0:	andls	r4, r1, fp, lsl r9
   2b1e4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   2b1e8:			; <UNDEFINED> instruction: 0xf898f01e
   2b1ec:	str	r9, [sl, r1, lsl #22]
   2b1f0:			; <UNDEFINED> instruction: 0x46484918
   2b1f4:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
   2b1f8:			; <UNDEFINED> instruction: 0xf890f01e
   2b1fc:	str	r9, [r2, r1, lsl #22]
   2b200:			; <UNDEFINED> instruction: 0x46324915
   2b204:	strbmi	r9, [r8], -r1
   2b208:			; <UNDEFINED> instruction: 0xf01e4479
   2b20c:	blls	a9430 <tcgetattr@plt+0xa1cd4>
   2b210:	ldmdbmi	r2, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2b214:	strbmi	r9, [r8], -r1
   2b218:			; <UNDEFINED> instruction: 0xf01e4479
   2b21c:	blls	a9420 <tcgetattr@plt+0xa1cc4>
   2b220:	stmdbmi	pc, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2b224:			; <UNDEFINED> instruction: 0x46484632
   2b228:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
   2b22c:			; <UNDEFINED> instruction: 0xf876f01e
   2b230:	strb	r9, [r8, -r1, lsl #22]!
   2b234:	andeq	r7, r4, r0, lsl fp
   2b238:	andeq	r0, r0, ip, lsl #7
   2b23c:	andeq	r0, r0, r8, ror #7
   2b240:	andeq	r0, r0, r8, lsr r4
   2b244:	andeq	ip, r2, ip, rrx
   2b248:	ldrdeq	r0, [r0], -r8
   2b24c:	andeq	ip, r2, r2, lsr #32
   2b250:	andeq	r3, r2, r2, ror #19
   2b254:	strdeq	fp, [r2], -r2
   2b258:	andeq	r3, r2, ip, lsr #19
   2b25c:	strdeq	fp, [r2], -r4
   2b260:	andeq	fp, r2, sl, lsr #31
   2b264:	blmi	29874c <tcgetattr@plt+0x290ff0>
   2b268:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   2b26c:	strmi	fp, [r5], -r4, ror #2
   2b270:	strtmi	r6, [r8], -r1, lsr #17
   2b274:	ldcl	7, cr15, [r6, #876]	; 0x36c
   2b278:	svclt	0x00b82800
   2b27c:	blle	85914 <tcgetattr@plt+0x7e1b8>
   2b280:	stmibvs	r4!, {r1, ip, lr, pc}^
   2b284:	mvnsle	r2, r0, lsl #24
   2b288:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2b28c:	andeq	r8, r4, r4, lsl r8
   2b290:	strmi	r4, [r2], -ip, ror #22
   2b294:	mvnsmi	lr, sp, lsr #18
   2b298:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2b29c:			; <UNDEFINED> instruction: 0xf0002d00
   2b2a0:	stmdbvs	r1, {r0, r1, r6, r7, pc}^
   2b2a4:	stmdbvs	r3, {r3, r5, r9, sl, lr}^
   2b2a8:	svclt	0x00844299
   2b2ac:			; <UNDEFINED> instruction: 0xf04f6a83
   2b2b0:	stmdale	r4, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   2b2b4:	pop	{r0, r8, r9, ip, lr, pc}
   2b2b8:	bvs	ff10ba80 <tcgetattr@plt+0xff104324>
   2b2bc:	tstlt	fp, r1, lsl #8
   2b2c0:			; <UNDEFINED> instruction: 0xe7f04618
   2b2c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2b2c8:	tstvs	r0, #16777216	; 0x1000000
   2b2cc:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   2b2d0:	movwcc	lr, #43458	; 0xa9c2
   2b2d4:	cmpvs	r1, #172, 12	; 0xac00000
   2b2d8:			; <UNDEFINED> instruction: 0xf04f4644
   2b2dc:	svclt	0x000c0601
   2b2e0:	sbcvs	r6, r2, #536870920	; 0x20000008
   2b2e4:			; <UNDEFINED> instruction: 0xb121e01c
   2b2e8:	ldrsbt	pc, [r4], -r1	; <UNPREDICTABLE>
   2b2ec:	svceq	0x0001f1be
   2b2f0:	bvs	fe09f490 <tcgetattr@plt+0xfe097d34>
   2b2f4:	umaalle	r4, ip, r1, r2
   2b2f8:	movtvs	r6, #19161	; 0x4ad9
   2b2fc:	bvs	fe24407c <tcgetattr@plt+0xfe23c920>
   2b300:	ldrdlt	r6, [r0, -r8]
   2b304:	blvs	643f18 <tcgetattr@plt+0x63c7bc>
   2b308:	stmdacs	r0, {r3, r8, r9, sp, lr}
   2b30c:	bvs	fe21f464 <tcgetattr@plt+0xfe217d08>
   2b310:	svclt	0x000c42bb
   2b314:	sbcvs	r6, r1, #268435464	; 0x10000008
   2b318:	tstvs	r9, #-1342177272	; 0xb0000008
   2b31c:	cmnlt	r0, #16, 22	; 0x4000
   2b320:	blcs	86034 <tcgetattr@plt+0x7e8d8>
   2b324:	blvs	11f8e4 <tcgetattr@plt+0x118188>
   2b328:	addmi	r6, r1, #626688	; 0x99000
   2b32c:	bvs	ff69faa0 <tcgetattr@plt+0xff698344>
   2b330:			; <UNDEFINED> instruction: 0xf8d1b121
   2b334:			; <UNDEFINED> instruction: 0xf1bee034
   2b338:	suble	r0, r1, r1, lsl #30
   2b33c:	addsmi	r6, r1, #790528	; 0xc1000
   2b340:	pkhbtmi	fp, r6, r8, lsl #30
   2b344:			; <UNDEFINED> instruction: 0xf8ded04a
   2b348:	movtvs	r1, #16428	; 0x402c
   2b34c:	addsvs	r6, r9, #2013265921	; 0x78000001
   2b350:	movwvs	fp, #45313	; 0xb101
   2b354:			; <UNDEFINED> instruction: 0xf8ce6b18
   2b358:	stmdacs	r0, {r4, r5}
   2b35c:	bvs	fe09f44c <tcgetattr@plt+0xfe097cf0>
   2b360:	svclt	0x000c428b
   2b364:	eor	pc, r8, r0, asr #17
   2b368:	eor	pc, ip, r0, asr #17
   2b36c:	eorcc	pc, ip, lr, asr #17
   2b370:	eors	pc, r0, r3, asr #17
   2b374:	stmdacs	r0, {r4, r8, r9, fp, sp, lr}
   2b378:			; <UNDEFINED> instruction: 0xf1b8d1d2
   2b37c:	andle	r0, r4, r0, lsl #30
   2b380:			; <UNDEFINED> instruction: 0x46654b31
   2b384:			; <UNDEFINED> instruction: 0xf8c3447b
   2b388:	andcs	ip, r0, r4
   2b38c:	pop	{r3, r5, r6, r8, r9, sp, lr}
   2b390:	bvs	ff48bb58 <tcgetattr@plt+0xff4843fc>
   2b394:	stmdbcs	r0, {r0, r7, r9, sp, lr}
   2b398:	movwvs	sp, #32831	; 0x803f
   2b39c:	tstvs	r1, #1024	; 0x400
   2b3a0:	bvs	fe417a2c <tcgetattr@plt+0xfe4102d0>
   2b3a4:	svclt	0x000c4287
   2b3a8:	sbcvs	r6, sl, #-1610612728	; 0xa0000008
   2b3ac:	sbcsvs	r4, r0, #17825792	; 0x1100000
   2b3b0:	strmi	r6, [r2], -r2, lsl #6
   2b3b4:	ldr	r4, [pc, r8, lsl #12]
   2b3b8:			; <UNDEFINED> instruction: 0xf04f468c
   2b3bc:	str	r0, [fp, r1, lsl #16]!
   2b3c0:	ldrmi	r6, [sl], -ip, asr #6
   2b3c4:			; <UNDEFINED> instruction: 0xf8c36344
   2b3c8:			; <UNDEFINED> instruction: 0xe7a7e034
   2b3cc:			; <UNDEFINED> instruction: 0xf04f4694
   2b3d0:	strb	r0, [fp, r1, lsl #16]!
   2b3d4:			; <UNDEFINED> instruction: 0xf04f46f4
   2b3d8:	strb	r0, [r7, r1, lsl #16]
   2b3dc:	sbcvs	r6, r1, #593920	; 0x91000
   2b3e0:	movwvs	fp, #33633	; 0x8361
   2b3e4:	tstvs	r1, #1024	; 0x400
   2b3e8:	bvs	fe417b34 <tcgetattr@plt+0xfe4103d8>
   2b3ec:	svclt	0x00184287
   2b3f0:	eorle	r6, r5, sl, asr #5
   2b3f4:	addsvs	r4, r0, #17825792	; 0x1100000
   2b3f8:	strmi	r6, [r2], -r2, lsl #6
   2b3fc:	ldrd	pc, [r8], -r3	; <UNPREDICTABLE>
   2b400:	str	r4, [r0, r8, lsl #12]!
   2b404:	svceq	0x0000f1b8
   2b408:	blmi	45f70c <tcgetattr@plt+0x457fb0>
   2b40c:	andcs	r4, r0, r5, ror #12
   2b410:	ldrbtmi	r6, [fp], #-872	; 0xfffffc98
   2b414:	andgt	pc, r4, r3, asr #17
   2b418:			; <UNDEFINED> instruction: 0x4619e7b9
   2b41c:	bfi	r6, r3, (invalid: 6:0)
   2b420:			; <UNDEFINED> instruction: 0xf04f4694
   2b424:	strb	r0, [r5, r1, lsl #16]!
   2b428:	tstcs	r1, r5, lsl #6
   2b42c:	strpl	lr, [sl, #-2496]	; 0xfffff640
   2b430:	movtvs	r4, #5637	; 0x1605
   2b434:	andcs	r6, r0, r8, asr r0
   2b438:	str	r6, [r8, r8, ror #6]!
   2b43c:	tstvs	r3, #26214400	; 0x1900000
   2b440:	ldrb	r6, [r7, sl, lsl #5]
   2b444:	andeq	r8, r4, r4, ror #15
   2b448:	strdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   2b44c:	andeq	r8, r4, sl, ror #12
   2b450:	push	{r1, r3, r5, r6, r8, r9, fp, lr}
   2b454:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   2b458:	ldmdavs	lr, {r0, r2, r9, sl, lr}
   2b45c:			; <UNDEFINED> instruction: 0xf0002e00
   2b460:	stmvs	r7, {r6, r7, pc}
   2b464:	stmiavs	r1!, {r2, r4, r5, r9, sl, lr}
   2b468:			; <UNDEFINED> instruction: 0xf7db4638
   2b46c:	mcrne	12, 0, lr, cr3, cr12, {6}
   2b470:	stmibvs	r2!, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   2b474:	andle	sp, sp, r1, lsl #22
   2b478:	cmnlt	r2, r2, ror #19
   2b47c:			; <UNDEFINED> instruction: 0xe7f24614
   2b480:	svceq	0x0000f1b8
   2b484:	blmi	17df49c <tcgetattr@plt+0x17d7d40>
   2b488:	ldrbtmi	r4, [fp], #-1638	; 0xfffff99a
   2b48c:	andgt	pc, r0, r3, asr #17
   2b490:	rsbsvs	r2, r4, #0, 8
   2b494:	pop	{r5, r9, sl, lr}
   2b498:			; <UNDEFINED> instruction: 0xf04f81f0
   2b49c:	blcs	2d4a4 <tcgetattr@plt+0x25d48>
   2b4a0:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   2b4a4:	rsbvs	r6, r9, #44, 4	; 0xc0000002
   2b4a8:	stmib	r5, {r2, r4, r5, r7, r9, sl, lr}^
   2b4ac:	strbmi	r2, [r1], -r6, lsl #4
   2b4b0:	andeq	pc, r1, pc, asr #32
   2b4b4:			; <UNDEFINED> instruction: 0x61a5bfb4
   2b4b8:	ands	r6, ip, r5, ror #3
   2b4bc:			; <UNDEFINED> instruction: 0xf8d2b122
   2b4c0:			; <UNDEFINED> instruction: 0xf1bee024
   2b4c4:	rsble	r0, r3, r1, lsl #30
   2b4c8:	adcmi	r6, sl, #2654208	; 0x288000
   2b4cc:	ldmibvs	sl, {r0, r3, r6, ip, lr, pc}^
   2b4d0:	subsvs	r6, r8, #268435462	; 0x10000006
   2b4d4:			; <UNDEFINED> instruction: 0x61dc6994
   2b4d8:	eorvs	fp, r3, #4, 2
   2b4dc:	andsvs	r6, r4, #28, 20	; 0x1c000
   2b4e0:	subsle	r2, r1, r0, lsl #24
   2b4e4:	adcsmi	r6, fp, #2736128	; 0x29c000
   2b4e8:			; <UNDEFINED> instruction: 0x61a2bf0c
   2b4ec:	orrsvs	r6, r3, r2, ror #3
   2b4f0:	bvs	b43d60 <tcgetattr@plt+0xb3c604>
   2b4f4:	bvs	191828c <tcgetattr@plt+0x1910b30>
   2b4f8:	bicle	r2, r1, r1, lsl #22
   2b4fc:	ldmibvs	sl, {r0, r1, r5, r9, fp, sp, lr}
   2b500:	bicsle	r4, fp, r2, lsr #5
   2b504:	ldrdlt	r6, [r2, -sl]!
   2b508:	ldrd	pc, [r4], -r2	; <UNPREDICTABLE>
   2b50c:	svceq	0x0001f1be
   2b510:	stmibvs	r2!, {r1, r2, r3, r4, r5, ip, lr, pc}^
   2b514:	svclt	0x001842aa
   2b518:	suble	r4, r7, r6, lsr #13
   2b51c:			; <UNDEFINED> instruction: 0x201cf8de
   2b520:	subsvs	r6, r8, #268435462	; 0x10000006
   2b524:			; <UNDEFINED> instruction: 0xb102619a
   2b528:	bvs	743d7c <tcgetattr@plt+0x73c620>
   2b52c:	eormi	pc, r0, lr, asr #17
   2b530:	eorsle	r2, r7, r0, lsl #24
   2b534:	addsmi	r6, r3, #2654208	; 0x288000
   2b538:			; <UNDEFINED> instruction: 0xf8c4bf0c
   2b53c:			; <UNDEFINED> instruction: 0xf8c4e018
   2b540:			; <UNDEFINED> instruction: 0xf8cee01c
   2b544:			; <UNDEFINED> instruction: 0xf8c3301c
   2b548:	bvs	b635d0 <tcgetattr@plt+0xb5be74>
   2b54c:	bicsle	r2, r2, r0, lsl #24
   2b550:	svceq	0x0000f1b8
   2b554:	blmi	b1f7cc <tcgetattr@plt+0xb18070>
   2b558:	ldrbtmi	r4, [fp], #-1638	; 0xfffff99a
   2b55c:	andgt	pc, r0, r3, asr #17
   2b560:	stmibvs	sl!, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
   2b564:	bcs	43bf4 <tcgetattr@plt+0x3c498>
   2b568:	andsvs	sp, r4, #52	; 0x34
   2b56c:	eorvs	r6, sl, #139264	; 0x22000
   2b570:	ldmibvs	r7, {r1, r5, r7, r8, ip, sp, pc}
   2b574:	svclt	0x000c42a7
   2b578:			; <UNDEFINED> instruction: 0x61d56195
   2b57c:	mvnvs	r4, sl, lsr #12
   2b580:	strtmi	r6, [r5], -r5, lsr #4
   2b584:			; <UNDEFINED> instruction: 0xe7a24614
   2b588:			; <UNDEFINED> instruction: 0xf04f4694
   2b58c:	str	r0, [lr, r1, lsl #16]!
   2b590:			; <UNDEFINED> instruction: 0x461d6251
   2b594:			; <UNDEFINED> instruction: 0xf8c36261
   2b598:	str	lr, [sl, r4, lsr #32]!
   2b59c:			; <UNDEFINED> instruction: 0xf04f46ac
   2b5a0:	strb	r0, [fp, r1, lsl #16]!
   2b5a4:			; <UNDEFINED> instruction: 0xf04f46f4
   2b5a8:	strb	r0, [sl, r1, lsl #16]
   2b5ac:	mvnvs	r6, sl, lsr #19
   2b5b0:	andsvs	fp, r4, #-2147483586	; 0x8000003e
   2b5b4:	eorvs	r6, sl, #139264	; 0x22000
   2b5b8:	ldmibvs	r7, {r1, r3, r4, r5, r6, r8, ip, sp, pc}
   2b5bc:	svclt	0x001842bc
   2b5c0:			; <UNDEFINED> instruction: 0xd01861d5
   2b5c4:			; <UNDEFINED> instruction: 0x61ac462a
   2b5c8:	strtmi	r6, [r5], -r5, lsr #4
   2b5cc:			; <UNDEFINED> instruction: 0xe018f8d3
   2b5d0:			; <UNDEFINED> instruction: 0xe7a34614
   2b5d4:	eorvs	r4, fp, #27262976	; 0x1a00000
   2b5d8:	strtmi	lr, [ip], fp, asr #15
   2b5dc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2b5e0:	andcs	lr, r1, #240, 14	; 0x3c00000
   2b5e4:	stmib	r0, {r1, r2, r9, sp, lr}^
   2b5e8:	strmi	r6, [r6], -r6, lsl #12
   2b5ec:	subvs	r6, r2, #24
   2b5f0:	ldrmi	lr, [sl], -lr, asr #14
   2b5f4:	orrsvs	r6, r5, fp, lsr #4
   2b5f8:	svclt	0x0000e7e4
   2b5fc:	andeq	r8, r4, r6, lsr #12
   2b600:	strdeq	r8, [r4], -r2
   2b604:	andeq	r8, r4, r2, lsr #10
   2b608:			; <UNDEFINED> instruction: 0x4606b5f0
   2b60c:	strcc	lr, [r6, #-2512]	; 0xfffff630
   2b610:			; <UNDEFINED> instruction: 0xf0002b00
   2b614:	stccs	0, cr8, [r0, #-832]	; 0xfffffcc0
   2b618:			; <UNDEFINED> instruction: 0x462fd035
   2b61c:	vstrcs.16	s12, [r0, #-346]	; 0xfffffea6	; <UNPREDICTABLE>
   2b620:	ldmib	r7, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   2b624:			; <UNDEFINED> instruction: 0xf8d75407
   2b628:	strtmi	ip, [r2], -r4, lsr #32
   2b62c:	eorvs	fp, ip, #1073741827	; 0x40000003
   2b630:			; <UNDEFINED> instruction: 0x2c006a3a
   2b634:	sbcshi	pc, r4, r0
   2b638:	addsmi	r6, pc, #2670592	; 0x28c000
   2b63c:			; <UNDEFINED> instruction: 0x61a5bf0c
   2b640:			; <UNDEFINED> instruction: 0xf10661e5
   2b644:	addsmi	r0, r6, #24, 6	; 0x60000000
   2b648:	ldrtmi	fp, [ip], -r8, lsl #30
   2b64c:	mnfeqe	f7, f7
   2b650:	stm	lr, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   2b654:	bvs	ceb698 <tcgetattr@plt+0xce3f3c>
   2b658:			; <UNDEFINED> instruction: 0xf0002b00
   2b65c:	ldmibvs	sl, {r0, r2, r3, r4, r5, r7, pc}
   2b660:	svclt	0x000c4296
   2b664:			; <UNDEFINED> instruction: 0x61df619f
   2b668:	movwcs	lr, #27094	; 0x69d6
   2b66c:	tstlt	r3, r7, lsl r2
   2b670:	tstlt	ip, pc, lsl r2
   2b674:	bvs	6fcf08 <tcgetattr@plt+0x6f57ac>
   2b678:	mvnsle	r2, r0, lsl #22
   2b67c:	svceq	0x0000f1bc
   2b680:			; <UNDEFINED> instruction: 0x4630d010
   2b684:	ldmib	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   2b688:	ldrmi	r4, [sp], -r8, lsl #24
   2b68c:	sfmcs	f6, 4, [r0], {44}	; 0x2c
   2b690:	addshi	pc, r9, r0
   2b694:	addsmi	r6, lr, #2670592	; 0x28c000
   2b698:			; <UNDEFINED> instruction: 0x61a5bf0c
   2b69c:			; <UNDEFINED> instruction: 0xf1bc61e5
   2b6a0:	mvnle	r0, r0, lsl #30
   2b6a4:	usatmi	r4, #6, sp, lsl #23
   2b6a8:	ldrbtmi	r2, [fp], #-1
   2b6ac:	tstlt	sp, pc, lsl r8
   2b6b0:	blcs	46064 <tcgetattr@plt+0x3e908>
   2b6b4:	addshi	pc, pc, r0, asr #32
   2b6b8:			; <UNDEFINED> instruction: 0xf00042bd
   2b6bc:	stmibvs	r3!, {r0, r2, r4, r7, pc}
   2b6c0:	andsle	r4, r3, fp, lsr #5
   2b6c4:	bcs	86034 <tcgetattr@plt+0x7e8d8>
   2b6c8:	ldmibvs	r9, {r2, r3, r4, r6, ip, lr, pc}
   2b6cc:	bvs	12d7b38 <tcgetattr@plt+0x12d03dc>
   2b6d0:			; <UNDEFINED> instruction: 0xf0402a00
   2b6d4:	ldmibvs	sl, {r3, r4, r7, pc}^
   2b6d8:	bvs	1597b48 <tcgetattr@plt+0x15903ec>
   2b6dc:			; <UNDEFINED> instruction: 0xf0402d00
   2b6e0:	subsvs	r8, r8, #178	; 0xb2
   2b6e4:	bvs	8fcf80 <tcgetattr@plt+0x8f5824>
   2b6e8:			; <UNDEFINED> instruction: 0xe7e0461c
   2b6ec:	bvs	16c5e80 <tcgetattr@plt+0x16be724>
   2b6f0:	bcs	85d5c <tcgetattr@plt+0x7e600>
   2b6f4:	tstlt	r9, r0, lsr r0
   2b6f8:	bcs	46028 <tcgetattr@plt+0x3e8cc>
   2b6fc:	sbcshi	pc, r2, r0, asr #32
   2b700:	vstrcs.16	s12, [r0, #-442]	; 0xfffffe46	; <UNPREDICTABLE>
   2b704:	bvs	1adfac0 <tcgetattr@plt+0x1ad8364>
   2b708:	rscle	r2, sl, r0, lsl #20
   2b70c:	svceq	0x0000f1bc
   2b710:	bmi	fe11f720 <tcgetattr@plt+0xfe117fc4>
   2b714:	andsvs	r4, r7, sl, ror r4
   2b718:	tstcs	r0, r0, ror #20
   2b71c:	subsvs	r6, r8, #3702784	; 0x388000
   2b720:	movwcs	r6, #609	; 0x261
   2b724:	ldmibvs	r3, {r0, r1, r3, r5, r6, r9, sp, lr}
   2b728:	smlattlt	r3, r3, r1, r6
   2b72c:	bvs	903fa4 <tcgetattr@plt+0x8fc848>
   2b730:	blcs	43f84 <tcgetattr@plt+0x3c828>
   2b734:	rschi	pc, r3, r0
   2b738:	addmi	r6, ip, #2506752	; 0x264000
   2b73c:	rschi	pc, r4, r0
   2b740:	bicsvs	r4, sl, r8, ror r9
   2b744:	stmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   2b748:	eorvs	r6, r2, #148, 2	; 0x25
   2b74c:	addsle	r2, r8, r0, lsl #30
   2b750:	ldrtmi	r2, [r0], -r0, lsl #6
   2b754:	lfmlt	f6, 2, [r0, #492]!	; 0x1ec
   2b758:	eor	pc, r4, r3, asr #17
   2b75c:	mvnvs	r6, r2, ror #4
   2b760:	andvs	fp, ip, #1073741824	; 0x40000000
   2b764:	andsvs	r6, sp, #151552	; 0x25000
   2b768:	eorsle	r2, r0, r0, lsl #26
   2b76c:	addsmi	r6, r4, #2785280	; 0x2a8000
   2b770:	mvnvs	fp, r5, lsl pc
   2b774:	stmibvs	r2!, {r0, r1, r3, r5, r7, r8, sp, lr}^
   2b778:	orrsvs	r4, ip, sl, lsl #12
   2b77c:	eorvs	r6, r3, #2375680	; 0x244000
   2b780:			; <UNDEFINED> instruction: 0xe7b84613
   2b784:			; <UNDEFINED> instruction: 0xf8c369d9
   2b788:	rsbvs	lr, r2, #36	; 0x24
   2b78c:	smlatblt	r1, r1, r1, r6
   2b790:	bvs	983fc8 <tcgetattr@plt+0x97c86c>
   2b794:	cmplt	r5, sp, lsl r2
   2b798:	ldmibvs	r2, {r1, r5, r9, fp, sp, lr}
   2b79c:	svclt	0x000a4294
   2b7a0:	mvnvs	r6, fp, lsr #3
   2b7a4:	bicsvs	r6, ip, r1, lsr #19
   2b7a8:	strmi	r6, [fp], -r3, lsr #4
   2b7ac:	ldrmi	lr, [pc], -sp, lsl #15
   2b7b0:	stceq	0, cr15, [r1], {79}	; 0x4f
   2b7b4:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2b7b8:	stccs	12, cr4, [r0, #-32]	; 0xffffffe0
   2b7bc:	svcge	0x0066f47f
   2b7c0:			; <UNDEFINED> instruction: 0xf47f2c00
   2b7c4:	blmi	1657568 <tcgetattr@plt+0x164fe0c>
   2b7c8:	andsvs	r4, sp, fp, ror r4
   2b7cc:			; <UNDEFINED> instruction: 0x460ae756
   2b7d0:			; <UNDEFINED> instruction: 0xf04f461f
   2b7d4:	ldrb	r0, [r0, r1, lsl #24]
   2b7d8:	ldrbtmi	r4, [fp], #-2900	; 0xfffff4ac
   2b7dc:	smlald	r6, r3, pc, r0	; <UNPREDICTABLE>
   2b7e0:	ldrbtmi	r4, [fp], #-2899	; 0xfffff4ad
   2b7e4:			; <UNDEFINED> instruction: 0xe72c601d
   2b7e8:	svceq	0x0000f1bc
   2b7ec:	blmi	149faac <tcgetattr@plt+0x1498350>
   2b7f0:	andsvs	r4, pc, fp, ror r4	; <UNPREDICTABLE>
   2b7f4:			; <UNDEFINED> instruction: 0xf1bce7aa
   2b7f8:	andle	r0, r2, r0, lsl #30
   2b7fc:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
   2b800:			; <UNDEFINED> instruction: 0x462f601f
   2b804:			; <UNDEFINED> instruction: 0xf1bce7a4
   2b808:	andle	r0, r2, r0, lsl #30
   2b80c:	ldrbtmi	r4, [sl], #-2635	; 0xfffff5b5
   2b810:	bvs	1983874 <tcgetattr@plt+0x197c118>
   2b814:	stmibvs	r0!, {r9, sp}
   2b818:	rsbvs	r6, r2, #-805306363	; 0xd0000005
   2b81c:	subvs	r2, fp, #0, 6
   2b820:			; <UNDEFINED> instruction: 0x61a369c3
   2b824:	andsvs	fp, ip, #-1073741824	; 0xc0000000
   2b828:	andvs	r6, r3, #143360	; 0x23000
   2b82c:	eorsle	r2, r4, r0, lsl #22
   2b830:	ldmibvs	r2, {r1, r5, r9, fp, sp, lr}
   2b834:			; <UNDEFINED> instruction: 0xd05d4294
   2b838:	bicsvs	r4, r8, r1, asr #20
   2b83c:	ldmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
   2b840:	eorvs	r6, r0, #196, 2	; 0x31
   2b844:			; <UNDEFINED> instruction: 0xf1bce782
   2b848:	andle	r0, r2, r0, lsl #30
   2b84c:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
   2b850:	ldmiblt	r1, {r0, r1, r2, sp, lr}^
   2b854:	mulcs	r0, r1, r9
   2b858:	andcs	r6, r1, r0, asr r2
   2b85c:	bicsvs	r6, r9, r8, asr r2
   2b860:	andvs	fp, fp, #1073741824	; 0x40000000
   2b864:	andsvs	r6, r1, #102400	; 0x19000
   2b868:	stmibvs	r8, {r0, r3, r4, r7, r8, ip, sp, pc}
   2b86c:	svclt	0x000c4283
   2b870:	bicvs	r6, sl, sl, lsl #3
   2b874:	strcs	r6, [r0, #-403]	; 0xfffffe6d
   2b878:	bvs	1a05f00 <tcgetattr@plt+0x19fe7a4>
   2b87c:	stmibvs	r1, {r1, r3, r4, r9, sp, lr}
   2b880:	rsbvs	r6, r5, #1879048196	; 0x70000004
   2b884:	sbcle	r2, fp, r0, lsl #18
   2b888:	bvs	12657b0 <tcgetattr@plt+0x125e054>
   2b88c:	rscle	r2, r1, r0, lsl #16
   2b890:	pushmi	{r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2b894:	andvs	r4, sl, r9, ror r4
   2b898:	blmi	b65850 <tcgetattr@plt+0xb5e0f4>
   2b89c:	ldrbtmi	r4, [fp], #-1543	; 0xfffff9f9
   2b8a0:	bfi	r6, r8, #0, #14
   2b8a4:	svceq	0x0000f1bc
   2b8a8:	bmi	a9f8b8 <tcgetattr@plt+0xa9815c>
   2b8ac:	andsvs	r4, r7, sl, ror r4
   2b8b0:			; <UNDEFINED> instruction: 0xb11d69dd
   2b8b4:	bcs	46264 <tcgetattr@plt+0x3eb08>
   2b8b8:	svcge	0x002ef47f
   2b8bc:	andcs	r6, r0, sl, asr #19
   2b8c0:	andcs	r6, r1, r8, asr #4
   2b8c4:	orrsvs	r6, sl, r8, asr r2
   2b8c8:	andsvs	fp, r3, #-2147483648	; 0x80000000
   2b8cc:	andvs	r6, sl, #106496	; 0x1a000
   2b8d0:	ldmibvs	r0, {r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
   2b8d4:	svclt	0x000c4283
   2b8d8:			; <UNDEFINED> instruction: 0x61d16191
   2b8dc:	andcs	r6, r0, fp, asr #3
   2b8e0:	bvs	1a06070 <tcgetattr@plt+0x19fe914>
   2b8e4:	ldmibvs	r5, {r0, r3, r4, r9, sp, lr}^
   2b8e8:	rsbvs	r6, r0, #1879048197	; 0x70000005
   2b8ec:			; <UNDEFINED> instruction: 0xf43f2d00
   2b8f0:			; <UNDEFINED> instruction: 0xe716af1a
   2b8f4:	orrsvs	r4, r8, r7, lsl sl
   2b8f8:	ldmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
   2b8fc:	blmi	5e5784 <tcgetattr@plt+0x5de028>
   2b900:	ldrbtmi	r4, [fp], #-1559	; 0xfffff9e9
   2b904:			; <UNDEFINED> instruction: 0xe71f601a
   2b908:	orrsvs	r4, sl, r4, lsl r9
   2b90c:	stmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   2b910:	bmi	525580 <tcgetattr@plt+0x51de24>
   2b914:	andsvs	r4, r1, sl, ror r4
   2b918:	svclt	0x0000e7e0
   2b91c:	ldrdeq	r8, [r4], -r2
   2b920:	andeq	r8, r4, r8, ror #6
   2b924:	andeq	r8, r4, r8, lsr r3
   2b928:			; <UNDEFINED> instruction: 0x000482b4
   2b92c:	andeq	r8, r4, r2, lsr #5
   2b930:	muleq	r4, sl, r2
   2b934:	andeq	r8, r4, ip, lsl #5
   2b938:	andeq	r8, r4, lr, ror r2
   2b93c:	andeq	r8, r4, lr, ror #4
   2b940:	andeq	r8, r4, r0, asr #4
   2b944:	andeq	r8, r4, lr, lsr #4
   2b948:	andeq	r8, r4, r8, ror #3
   2b94c:	ldrdeq	r8, [r4], -lr
   2b950:	ldrdeq	r8, [r4], -r0
   2b954:	andeq	r8, r4, r4, lsl #3
   2b958:	andeq	r8, r4, sl, ror r1
   2b95c:	andeq	r8, r4, r0, ror r1
   2b960:	andeq	r8, r4, r8, ror #2
   2b964:	ldrbmi	r6, [r0, -r0, lsl #17]!
   2b968:	ldrbmi	r6, [r0, -r0, asr #18]!
   2b96c:	ldrbmi	r6, [r0, -r0, asr #17]!
   2b970:	stmdavs	r3, {r0, r3, r8, ip, sp, pc}^
   2b974:	stmdavs	r0, {r0, r1, r3, sp, lr}
   2b978:	svclt	0x00004770
   2b97c:	lsllt	r4, r2, #12
   2b980:	smlawtlt	r3, r3, sl, r6
   2b984:	bvs	fe6fd1ec <tcgetattr@plt+0xfe6f5a90>
   2b988:	mvnsle	r2, r0, lsl #22
   2b98c:	blvs	3d754 <tcgetattr@plt+0x35ff8>
   2b990:	bvs	fe117ed8 <tcgetattr@plt+0xfe11077c>
   2b994:			; <UNDEFINED> instruction: 0xd103429a
   2b998:	blvs	1239b8 <tcgetattr@plt+0x11c25c>
   2b99c:	cmnlt	fp, r8, lsl r6
   2b9a0:	addsmi	r6, r3, #798720	; 0xc3000
   2b9a4:	rscsle	r4, r8, r2, lsl #12
   2b9a8:	blmi	1bd770 <tcgetattr@plt+0x1b6014>
   2b9ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2b9b0:	ldrmi	fp, [r8], -fp, lsr #2
   2b9b4:	blcs	46428 <tcgetattr@plt+0x3eccc>
   2b9b8:			; <UNDEFINED> instruction: 0x4770d1fb
   2b9bc:			; <UNDEFINED> instruction: 0x46184770
   2b9c0:	svclt	0x0000e7f2
   2b9c4:	ldrdeq	r8, [r4], -r0
   2b9c8:	strmi	r4, [r2], -r7, lsl #22
   2b9cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2b9d0:			; <UNDEFINED> instruction: 0x4618b13b
   2b9d4:	blcs	46448 <tcgetattr@plt+0x3ecec>
   2b9d8:			; <UNDEFINED> instruction: 0xb11ad1fb
   2b9dc:	andsvs	r6, r3, r3, lsl #17
   2b9e0:			; <UNDEFINED> instruction: 0x46184770
   2b9e4:	svclt	0x00004770
   2b9e8:	strheq	r8, [r4], -r0
   2b9ec:	stmdavc	r3, {r4, r8, ip, sp, pc}
   2b9f0:	ldrt	fp, [r7], #-259	; 0xfffffefd
   2b9f4:	ldrbmi	r2, [r0, -r0]!
   2b9f8:	mvnsmi	lr, sp, lsr #18
   2b9fc:			; <UNDEFINED> instruction: 0xf7ff4605
   2ba00:	bvs	febeb214 <tcgetattr@plt+0xfebe3ab8>
   2ba04:			; <UNDEFINED> instruction: 0xf0002e00
   2ba08:	bvs	ffb0bdb8 <tcgetattr@plt+0xffb0465c>
   2ba0c:	suble	r2, r5, r0, lsl #22
   2ba10:	bvs	fe6fd294 <tcgetattr@plt+0xfe6f5b38>
   2ba14:	mvnsle	r2, r0, lsl #22
   2ba18:	strvs	lr, [fp], #-2519	; 0xfffff629
   2ba1c:	ldrsbt	pc, [r4], -r7	; <UNPREDICTABLE>
   2ba20:	tstlt	lr, r2, lsr #12
   2ba24:	blvs	ec46fc <tcgetattr@plt+0xebcfa0>
   2ba28:			; <UNDEFINED> instruction: 0xf0002c00
   2ba2c:	bvs	fe90bdf0 <tcgetattr@plt+0xfe904694>
   2ba30:	svclt	0x000c429f
   2ba34:	rscvs	r6, r6, #1610612746	; 0x6000000a
   2ba38:	msreq	CPSR_f, #1073741825	; 0x40000001
   2ba3c:	svclt	0x00084295
   2ba40:			; <UNDEFINED> instruction: 0xf107463c
   2ba44:	blgt	3eeaec <tcgetattr@plt+0x3e7390>
   2ba48:	andeq	lr, pc, ip, lsl #17
   2ba4c:	blcs	46700 <tcgetattr@plt+0x3efa4>
   2ba50:	sbcshi	pc, r8, r0
   2ba54:	addsmi	r6, r5, #630784	; 0x9a000
   2ba58:	addsvs	fp, pc, #12, 30	; 0x30
   2ba5c:	ldmib	r5, {r0, r1, r2, r3, r4, r6, r7, r9, sp, lr}^
   2ba60:	tstvs	r7, #671088640	; 0x28000000
   2ba64:	tstvs	pc, #-1073741824	; 0xc0000000
   2ba68:			; <UNDEFINED> instruction: 0x4623b11c
   2ba6c:	blcs	466e0 <tcgetattr@plt+0x3ef84>
   2ba70:			; <UNDEFINED> instruction: 0xf1bed1fc
   2ba74:	andsle	r0, pc, r0, lsl #30
   2ba78:			; <UNDEFINED> instruction: 0xb123692b
   2ba7c:	ldrbtmi	r4, [sl], #-2741	; 0xfffff54b
   2ba80:	blcc	85cd4 <tcgetattr@plt+0x7e578>
   2ba84:	stmdavs	r8!, {r0, r1, r4, r7, sp, lr}
   2ba88:	b	11e99fc <tcgetattr@plt+0x11e22a0>
   2ba8c:			; <UNDEFINED> instruction: 0xf7db68a8
   2ba90:	strtmi	lr, [r8], -r4, asr #20
   2ba94:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2ba98:	blt	f69a0c <tcgetattr@plt+0xf622b0>
   2ba9c:			; <UNDEFINED> instruction: 0x4e0ce9d5
   2baa0:	stccs	3, cr6, [r0], {52}	; 0x34
   2baa4:	adchi	pc, r5, r0
   2baa8:	addsmi	r6, sp, #667648	; 0xa3000
   2baac:	adcvs	fp, r6, #12, 30	; 0x30
   2bab0:			; <UNDEFINED> instruction: 0xf1be62e6
   2bab4:	bicsle	r0, pc, r0, lsl #30
   2bab8:	ldrbtmi	r4, [r0], r7, lsr #23
   2babc:			; <UNDEFINED> instruction: 0x270146f4
   2bac0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2bac4:	blvs	1d17f44 <tcgetattr@plt+0x1d107e8>
   2bac8:			; <UNDEFINED> instruction: 0xf0402b00
   2bacc:	addmi	r8, r6, #170	; 0xaa
   2bad0:	adchi	pc, r0, r0
   2bad4:	adcsmi	r6, r3, #667648	; 0xa3000
   2bad8:	blvs	17dfba8 <tcgetattr@plt+0x17d844c>
   2badc:	andsle	r2, r4, r1, lsl #28
   2bae0:	ldrd	pc, [r8], -r3	; <UNPREDICTABLE>
   2bae4:	svceq	0x0000f1be
   2bae8:			; <UNDEFINED> instruction: 0xf8ded004
   2baec:	bcs	33bc4 <tcgetattr@plt+0x2c468>
   2baf0:	addshi	pc, pc, r0, asr #32
   2baf4:			; <UNDEFINED> instruction: 0xb11e6ade
   2baf8:	bcs	468c8 <tcgetattr@plt+0x3f16c>
   2bafc:	adcshi	pc, sl, r0, asr #32
   2bb00:			; <UNDEFINED> instruction: 0x4626635f
   2bb04:	ldrmi	r6, [ip], -r3, lsr #22
   2bb08:	bvs	ff6e5a80 <tcgetattr@plt+0xff6de324>
   2bb0c:	eorsgt	pc, r4, r3, asr #17
   2bb10:	adcvs	r6, r2, #-1744830463	; 0x98000001
   2bb14:	tstvs	r4, #-2147483648	; 0x80000000
   2bb18:	ldrsbt	pc, [r0], -r4	; <UNPREDICTABLE>
   2bb1c:	eors	pc, r0, r3, asr #17
   2bb20:	svceq	0x0000f1be
   2bb24:	blvs	9dfc88 <tcgetattr@plt+0x9d852c>
   2bb28:	adcsmi	r6, r4, #745472	; 0xb6000
   2bb2c:			; <UNDEFINED> instruction: 0xf8cebf0a
   2bb30:			; <UNDEFINED> instruction: 0xf8ce3028
   2bb34:	bvs	fe8b7bec <tcgetattr@plt+0xfe8b0490>
   2bb38:			; <UNDEFINED> instruction: 0x632362dc
   2bb3c:	bfi	r4, r3, #12, #4
   2bb40:	blvs	17c66d4 <tcgetattr@plt+0x17bef78>
   2bb44:			; <UNDEFINED> instruction: 0x2e016a9a
   2bb48:	tstlt	sl, r0, lsr r0
   2bb4c:			; <UNDEFINED> instruction: 0x2e006b56
   2bb50:	sbchi	pc, r4, r0, asr #32
   2bb54:			; <UNDEFINED> instruction: 0x2e006ade
   2bb58:	blvs	1cdfea8 <tcgetattr@plt+0x1cd874c>
   2bb5c:	sbcle	r2, pc, r0, lsl #20
   2bb60:	svceq	0x0000f1b8
   2bb64:	bmi	1f9fb74 <tcgetattr@plt+0x1f98418>
   2bb68:	subsvs	r4, r0, sl, ror r4
   2bb6c:	andcs	r6, r0, #96, 22	; 0x18000
   2bb70:	cmpvs	r8, #921600	; 0xe1000
   2bb74:	movwcs	r6, #866	; 0x362
   2bb78:	bvs	fe30494c <tcgetattr@plt+0xfe2fd1f0>
   2bb7c:	smlattlt	r3, r3, r2, r6
   2bb80:	blvs	9047f8 <tcgetattr@plt+0x8fd09c>
   2bb84:	blcs	447b8 <tcgetattr@plt+0x3d05c>
   2bb88:	sbcshi	pc, r5, r0
   2bb8c:	addsmi	r6, r4, #630784	; 0x9a000
   2bb90:	sbcshi	pc, r6, r0
   2bb94:	sbcsvs	r4, r9, #466944	; 0x72000
   2bb98:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}^
   2bb9c:			; <UNDEFINED> instruction: 0x6321628c
   2bba0:			; <UNDEFINED> instruction: 0xf43f2800
   2bba4:	movwcs	sl, #3945	; 0xf69
   2bba8:	strb	r6, [r5, -r3, asr #6]!
   2bbac:	eorsgt	pc, r4, r3, asr #17
   2bbb0:	rscvs	r6, r2, #-1744830463	; 0x98000001
   2bbb4:	tstvs	r4, #-2147483648	; 0x80000000
   2bbb8:	tstvs	lr, #38912	; 0x9800
   2bbbc:	bvs	fec9837c <tcgetattr@plt+0xfec90c20>
   2bbc0:	svclt	0x0015428c
   2bbc4:	adcsvs	r6, r3, #805306383	; 0x3000000f
   2bbc8:	ldrmi	r6, [r6], -r6, ror #21
   2bbcc:	bvs	fecc4644 <tcgetattr@plt+0xfecbcee8>
   2bbd0:	ldrtmi	r6, [r3], -r3, lsr #6
   2bbd4:			; <UNDEFINED> instruction: 0x4618e7b9
   2bbd8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2bbdc:	ldmib	r5, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   2bbe0:			; <UNDEFINED> instruction: 0xf8d5640b
   2bbe4:	mcrcs	0, 0, lr, cr0, cr4, {1}
   2bbe8:	svcge	0x005af47f
   2bbec:			; <UNDEFINED> instruction: 0xf47f2c00
   2bbf0:	blmi	1757964 <tcgetattr@plt+0x1750208>
   2bbf4:	subsvs	r4, lr, fp, ror r4
   2bbf8:			; <UNDEFINED> instruction: 0x4616e73b
   2bbfc:			; <UNDEFINED> instruction: 0xf04f4618
   2bc00:	strb	r0, [r3, r1, lsl #16]!
   2bc04:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
   2bc08:			; <UNDEFINED> instruction: 0xe728605f
   2bc0c:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
   2bc10:			; <UNDEFINED> instruction: 0xe711605e
   2bc14:	svceq	0x0000f1b8
   2bc18:	blmi	159ff28 <tcgetattr@plt+0x15987cc>
   2bc1c:	subsvs	r4, r8, fp, ror r4
   2bc20:			; <UNDEFINED> instruction: 0xf1b8e7be
   2bc24:	andle	r0, r2, r0, lsl #30
   2bc28:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
   2bc2c:			; <UNDEFINED> instruction: 0x46306058
   2bc30:			; <UNDEFINED> instruction: 0xf1b8e7b9
   2bc34:	andle	r0, r2, r0, lsl #30
   2bc38:	ldrbtmi	r4, [sl], #-2639	; 0xfffff5b1
   2bc3c:	blvs	1843d84 <tcgetattr@plt+0x183c628>
   2bc40:	bvs	fe8b4048 <tcgetattr@plt+0xfe8ac8ec>
   2bc44:	cmnvs	r1, #88, 6	; 0x60000001
   2bc48:			; <UNDEFINED> instruction: 0xf8ce2300
   2bc4c:	bvs	ff4f7d24 <tcgetattr@plt+0xff4f05c8>
   2bc50:	smlatblt	r3, r3, r2, r6
   2bc54:	blvs	9048cc <tcgetattr@plt+0x8fd170>
   2bc58:	blcs	448ac <tcgetattr@plt+0x3d150>
   2bc5c:	blvs	89fd48 <tcgetattr@plt+0x8985ec>
   2bc60:	addmi	r6, ip, #561152	; 0x89000
   2bc64:	stmdbmi	r5, {r1, r5, r6, ip, lr, pc}^
   2bc68:	ldrbtmi	r6, [r9], #-730	; 0xfffffd26
   2bc6c:	sbcsvs	r6, r4, #72, 16	; 0x480000
   2bc70:	ldr	r6, [r5, r2, lsr #6]
   2bc74:	svceq	0x0000f1b8
   2bc78:	bmi	109fc88 <tcgetattr@plt+0x109852c>
   2bc7c:	subsvs	r4, r0, sl, ror r4
   2bc80:	svceq	0x0000f1be
   2bc84:	bvs	fece00fc <tcgetattr@plt+0xfecd89a0>
   2bc88:	cmnvs	r1, #0, 2
   2bc8c:	cmpvs	r9, #1073741824	; 0x40000000
   2bc90:	ldrdlt	r6, [r2, -sl]
   2bc94:	blvs	6c48e8 <tcgetattr@plt+0x6bd18c>
   2bc98:			; <UNDEFINED> instruction: 0xb1b26332
   2bc9c:	addmi	r6, fp, #593920	; 0x91000
   2bca0:	addsvs	fp, r6, #12, 30	; 0x30
   2bca4:	adcsvs	r6, r3, #1610612749	; 0x6000000d
   2bca8:	bvs	fe8b40b0 <tcgetattr@plt+0xfe8ac954>
   2bcac:	tstvs	lr, #96, 22	; 0x18000
   2bcb0:	ldrd	pc, [r8], -r2	; <UNPREDICTABLE>
   2bcb4:	cmnvs	r1, #80, 6	; 0x40000001
   2bcb8:	svceq	0x0000f1be
   2bcbc:	strb	sp, [r3, r7, asr #1]
   2bcc0:	ldrsbtcs	pc, [r4], -lr	; <UNPREDICTABLE>
   2bcc4:	sbcsle	r2, lr, r0, lsl #20
   2bcc8:	bmi	be5bb4 <tcgetattr@plt+0xbde458>
   2bccc:	subsvs	r4, r6, sl, ror r4
   2bcd0:	blmi	ba5c7c <tcgetattr@plt+0xb9e520>
   2bcd4:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
   2bcd8:			; <UNDEFINED> instruction: 0xe7c8605a
   2bcdc:	svceq	0x0000f1b8
   2bce0:	stmdbmi	sl!, {r1, ip, lr, pc}
   2bce4:	subvs	r4, r8, r9, ror r4
   2bce8:			; <UNDEFINED> instruction: 0xb11e6ade
   2bcec:	stmdbcs	r0, {r0, r4, r5, r6, r8, r9, fp, sp, lr}
   2bcf0:	svcge	0x003cf47f
   2bcf4:	ldrdcs	r6, [r0], -r1
   2bcf8:	andcs	r6, r1, r0, asr r3
   2bcfc:	addsvs	r6, r9, #88, 6	; 0x60000001
   2bd00:	movwvs	fp, #45313	; 0xb101
   2bd04:	tstvs	r1, #25600	; 0x6400
   2bd08:	bvs	fe2584f4 <tcgetattr@plt+0xfe250d98>
   2bd0c:	svclt	0x000c4283
   2bd10:	sbcvs	r6, sl, #-1610612728	; 0xa0000008
   2bd14:	ldrdcs	r6, [r0], -r3
   2bd18:	blvs	1a068a4 <tcgetattr@plt+0x19ff148>
   2bd1c:	bvs	ff3c498c <tcgetattr@plt+0xff3bd230>
   2bd20:	cmnvs	r0, #1006632961	; 0x3c000001
   2bd24:			; <UNDEFINED> instruction: 0xf43f2e00
   2bd28:	str	sl, [r4, -r8, lsr #30]!
   2bd2c:	addsvs	r4, sl, #24, 18	; 0x60000
   2bd30:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   2bd34:	blmi	625ba8 <tcgetattr@plt+0x61e44c>
   2bd38:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
   2bd3c:			; <UNDEFINED> instruction: 0xe72d6059
   2bd40:	addsvs	r4, r9, #86016	; 0x15000
   2bd44:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}^
   2bd48:	ldmdbmi	r4, {r3, r5, r8, r9, sl, sp, lr, pc}
   2bd4c:	subvs	r4, sl, r9, ror r4
   2bd50:	svclt	0x0000e7e0
   2bd54:	strdeq	r7, [r4], -lr
   2bd58:			; <UNDEFINED> instruction: 0x00047fbc
   2bd5c:	andeq	r7, r4, r4, lsl pc
   2bd60:	andeq	r7, r4, r4, ror #29
   2bd64:	andeq	r7, r4, r8, lsl #29
   2bd68:	andeq	r7, r4, r6, ror lr
   2bd6c:	andeq	r7, r4, lr, ror #28
   2bd70:	andeq	r7, r4, r0, ror #28
   2bd74:	andeq	r7, r4, r2, asr lr
   2bd78:	andeq	r7, r4, r2, asr #28
   2bd7c:	andeq	r7, r4, r2, lsl lr
   2bd80:	andeq	r7, r4, r0, lsl #28
   2bd84:			; <UNDEFINED> instruction: 0x00047db0
   2bd88:	andeq	r7, r4, r6, lsr #27
   2bd8c:	muleq	r4, r8, sp
   2bd90:	andeq	r7, r4, ip, asr #26
   2bd94:	andeq	r7, r4, r2, asr #26
   2bd98:	andeq	r7, r4, r8, lsr sp
   2bd9c:	andeq	r7, r4, r0, lsr sp
   2bda0:	push	{r0, r2, r3, r6, r8, r9, fp, lr}
   2bda4:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   2bda8:	strmi	fp, [r8], r3, lsl #1
   2bdac:			; <UNDEFINED> instruction: 0x46064617
   2bdb0:			; <UNDEFINED> instruction: 0xf0002800
   2bdb4:	svccs	0x00008086
   2bdb8:	addhi	pc, r8, r0
   2bdbc:	stmdbmi	r8, {r0, r1, r2, r6, r9, fp, lr}^
   2bdc0:	ldrbtmi	r5, [r9], #-2203	; 0xfffff765
   2bdc4:			; <UNDEFINED> instruction: 0xf7fe6818
   2bdc8:	blmi	11eba0c <tcgetattr@plt+0x11e42b0>
   2bdcc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2bdd0:	blcs	3d7dc <tcgetattr@plt+0x36080>
   2bdd4:	ldrmi	sp, [r8], -ip, lsr #32
   2bdd8:	blcs	4694c <tcgetattr@plt+0x3f1f0>
   2bddc:	bvs	fe1205d0 <tcgetattr@plt+0xfe118e74>
   2bde0:	ldrdge	pc, [r4, -pc]
   2bde4:	ldrshlt	r4, [fp, #-74]!	; 0xffffffb6
   2bde8:	bvs	ff6fd660 <tcgetattr@plt+0xff6f5f04>
   2bdec:	mvnsle	r2, r0, lsl #22
   2bdf0:	ldrdcc	pc, [r8], -sl
   2bdf4:	tstle	fp, #314572800	; 0x12c00000
   2bdf8:	blcs	4620c <tcgetattr@plt+0x3eab0>
   2bdfc:			; <UNDEFINED> instruction: 0xb1bcd15e
   2be00:	bvs	fe0fd688 <tcgetattr@plt+0xfe0f5f2c>
   2be04:	mvnle	r2, r0, lsl #22
   2be08:			; <UNDEFINED> instruction: 0x2c006b04
   2be0c:	bvs	ff9201d4 <tcgetattr@plt+0xff918a78>
   2be10:	rscle	r4, sp, r3, lsl #5
   2be14:	and	r4, r3, r5, lsl #12
   2be18:	ldrmi	r6, [ip], -r3, lsr #22
   2be1c:	rscle	r2, r7, r0, lsl #22
   2be20:	addsmi	r6, sp, #667648	; 0xa3000
   2be24:	rscsle	r4, r7, r5, lsr #12
   2be28:	ldrdcc	pc, [r8], -sl
   2be2c:	rscle	r4, r3, #314572800	; 0x12c00000
   2be30:			; <UNDEFINED> instruction: 0xf8df2038
   2be34:			; <UNDEFINED> instruction: 0xf01d90b8
   2be38:			; <UNDEFINED> instruction: 0xf8dff9d9
   2be3c:	ldrbtmi	fp, [r9], #180	; 0xb4
   2be40:	ldrbtmi	r2, [fp], #512	; 0x200
   2be44:			; <UNDEFINED> instruction: 0xf8d94613
   2be48:	strmi	r4, [r2], ip
   2be4c:			; <UNDEFINED> instruction: 0xf84a4605
   2be50:	ldrmi	r2, [r8], -r8, lsl #30
   2be54:	stmda	r0!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2be58:	ldrtmi	r4, [r2], -r3, lsr #12
   2be5c:			; <UNDEFINED> instruction: 0x46504659
   2be60:	blx	1767edc <tcgetattr@plt+0x1760780>
   2be64:			; <UNDEFINED> instruction: 0xf8d968ab
   2be68:	ldrmi	r4, [r8], -ip
   2be6c:			; <UNDEFINED> instruction: 0xf8c93401
   2be70:	teqlt	fp, ip
   2be74:	movwls	r7, #6170	; 0x181a
   2be78:			; <UNDEFINED> instruction: 0xf7ffb122
   2be7c:	blls	aa650 <tcgetattr@plt+0xa2ef4>
   2be80:	mvnle	r2, r0, lsl #16
   2be84:	andcs	r4, r1, #6912	; 0x1b00
   2be88:	andhi	pc, r0, r5, asr #17
   2be8c:	ldrbtmi	r2, [ip], #-0
   2be90:	rsbvs	r6, pc, sl, lsr #2
   2be94:	ldrmi	r6, [r3], #-2211	; 0xfffff75d
   2be98:			; <UNDEFINED> instruction: 0xf7db60a3
   2be9c:	stmdbvs	r3!, {r2, r4, r5, r6, fp, sp, lr, pc}
   2bea0:	strmi	r6, [r2], -fp, ror #2
   2bea4:	rscvs	r4, sl, r8, lsr #12
   2bea8:			; <UNDEFINED> instruction: 0x61221c5a
   2beac:	blx	ff469eb0 <tcgetattr@plt+0xff462754>
   2beb0:	andlt	r4, r3, r8, lsr #12
   2beb4:	svcmi	0x00f0e8bd
   2beb8:	stmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bebc:	ldc2	7, cr15, [ip, #1020]	; 0x3fc
   2bec0:	mcrmi	7, 0, lr, cr13, cr13, {4}
   2bec4:	svccs	0x0000447e
   2bec8:	svcge	0x0078f47f
   2becc:	andlt	r4, r3, r0, asr #12
   2bed0:	svcmi	0x00f0e8bd
   2bed4:	ldmdalt	lr, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bed8:	andeq	r6, r4, lr, ror #27
   2bedc:	andeq	r0, r0, r8, ror #7
   2bee0:	andeq	sl, r2, sl, asr #6
   2bee4:			; <UNDEFINED> instruction: 0x00047cb0
   2bee8:	muleq	r4, r8, ip
   2beec:	andeq	r7, r4, lr, lsr ip
   2bef0:	strdeq	fp, [r2], -r2
   2bef4:	andeq	r7, r4, lr, ror #23
   2bef8:	andeq	sl, r2, r8, lsr sl
   2befc:			; <UNDEFINED> instruction: 0x4606b5f8
   2bf00:	ldrmi	r4, [r7], -sp, lsl #12
   2bf04:	eorle	r2, sp, r0, lsl #20
   2bf08:	andsvs	r2, r3, r0, lsl #6
   2bf0c:	subsle	r2, r0, r0, lsl #16
   2bf10:	blcs	49f24 <tcgetattr@plt+0x427c8>
   2bf14:	stmdbcs	r0, {r0, r2, r3, r6, ip, lr, pc}
   2bf18:	stmdavc	fp, {r0, r1, r2, r4, r5, ip, lr, pc}
   2bf1c:	eorsle	r2, r4, r0, lsl #22
   2bf20:			; <UNDEFINED> instruction: 0xf7ff4630
   2bf24:			; <UNDEFINED> instruction: 0x4604f99f
   2bf28:	eorsle	r2, r7, r0, lsl #16
   2bf2c:			; <UNDEFINED> instruction: 0xf7ff4628
   2bf30:	bllt	26a59c <tcgetattr@plt+0x262e40>
   2bf34:			; <UNDEFINED> instruction: 0xf7ff4620
   2bf38:	stmiavs	r0!, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   2bf3c:	svc	0x00ecf7da
   2bf40:			; <UNDEFINED> instruction: 0xf01d4628
   2bf44:	stmdbvs	r3!, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   2bf48:			; <UNDEFINED> instruction: 0xb12360a0
   2bf4c:	ldrbtmi	r4, [sl], #-2589	; 0xfffff5e3
   2bf50:	blcc	861a4 <tcgetattr@plt+0x7ea48>
   2bf54:	strcs	r6, [r0, #-147]	; 0xffffff6d
   2bf58:			; <UNDEFINED> instruction: 0x61254620
   2bf5c:	blx	1e69f60 <tcgetattr@plt+0x1e62804>
   2bf60:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   2bf64:	stmdavc	r3, {r3, r5, r8, ip, sp, pc}
   2bf68:	tstlt	r1, fp, lsl r1
   2bf6c:	blcs	49fa0 <tcgetattr@plt+0x42844>
   2bf70:			; <UNDEFINED> instruction: 0xf04fd1d6
   2bf74:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   2bf78:	rscsle	r2, sl, r0, lsl #30
   2bf7c:			; <UNDEFINED> instruction: 0x462a4912
   2bf80:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2bf84:			; <UNDEFINED> instruction: 0xf9caf01d
   2bf88:	ldmdami	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2bf8c:			; <UNDEFINED> instruction: 0xf01d4478
   2bf90:	strmi	pc, [r3], -fp, lsl #19
   2bf94:	rscscc	pc, pc, pc, asr #32
   2bf98:	ldcllt	0, cr6, [r8, #236]!	; 0xec
   2bf9c:	rscle	r2, r8, r0, lsl #30
   2bfa0:	ldrtmi	r4, [r2], -fp, lsl #18
   2bfa4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2bfa8:			; <UNDEFINED> instruction: 0xf9b8f01d
   2bfac:	rscscc	pc, pc, pc, asr #32
   2bfb0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2bfb4:			; <UNDEFINED> instruction: 0xf01d4478
   2bfb8:			; <UNDEFINED> instruction: 0x4603f977
   2bfbc:	rscscc	pc, pc, pc, asr #32
   2bfc0:	ldcllt	0, cr6, [r8, #236]!	; 0xec
   2bfc4:	andeq	r7, r4, lr, lsr #22
   2bfc8:	andeq	fp, r2, lr, asr #5
   2bfcc:			; <UNDEFINED> instruction: 0x0002b2b0
   2bfd0:	andeq	r2, r2, r6, lsr #2
   2bfd4:	andeq	r2, r2, ip, asr #22
   2bfd8:	mvnsmi	lr, sp, lsr #18
   2bfdc:	addlt	r4, r2, r6, lsl #12
   2bfe0:	ldrmi	r4, [r0], sp, lsl #12
   2bfe4:	andcs	fp, r0, #-1073741822	; 0xc0000002
   2bfe8:	cmnlt	sp, #26
   2bfec:	svceq	0x0000f1b8
   2bff0:			; <UNDEFINED> instruction: 0xf898d033
   2bff4:	bcs	33ffc <tcgetattr@plt+0x2c8a0>
   2bff8:	eorscs	sp, r8, r6, lsr r0
   2bffc:			; <UNDEFINED> instruction: 0xf01d2700
   2c000:			; <UNDEFINED> instruction: 0x4604f8f5
   2c004:			; <UNDEFINED> instruction: 0xf01d4640
   2c008:	blmi	82a54c <tcgetattr@plt+0x822df0>
   2c00c:	ldrbtmi	r6, [fp], #-38	; 0xffffffda
   2c010:			; <UNDEFINED> instruction: 0x61276065
   2c014:			; <UNDEFINED> instruction: 0x1c72691e
   2c018:	cmnvs	r6, sl, lsl r1
   2c01c:	ldrtmi	r6, [r8], -r0, lsr #1
   2c020:	svc	0x00b0f7da
   2c024:			; <UNDEFINED> instruction: 0xf89860e0
   2c028:			; <UNDEFINED> instruction: 0xb12b3000
   2c02c:			; <UNDEFINED> instruction: 0xf7ff4640
   2c030:	tstlt	r8, r9, lsl r9	; <UNPREDICTABLE>
   2c034:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   2c038:			; <UNDEFINED> instruction: 0xf7ff4620
   2c03c:	strtmi	pc, [r0], -r9, lsl #20
   2c040:			; <UNDEFINED> instruction: 0xf926f7ff
   2c044:	andlt	r2, r2, r0
   2c048:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2c04c:			; <UNDEFINED> instruction: 0xf7da4630
   2c050:	strtmi	lr, [r8], -r4, ror #30
   2c054:	pop	{r1, ip, sp, pc}
   2c058:			; <UNDEFINED> instruction: 0x464081f0
   2c05c:	ldrtmi	r4, [r1], -sl, lsr #12
   2c060:	mrc2	7, 4, pc, cr14, cr15, {7}
   2c064:	strb	r4, [lr, r0, asr #12]!
   2c068:	rscscc	pc, pc, pc, asr #32
   2c06c:	blcs	50c78 <tcgetattr@plt+0x4951c>
   2c070:	stmdami	r6, {r0, r3, r5, r6, r7, ip, lr, pc}
   2c074:			; <UNDEFINED> instruction: 0xf01d4478
   2c078:	blls	aa4dc <tcgetattr@plt+0xa2d80>
   2c07c:			; <UNDEFINED> instruction: 0xf04f4602
   2c080:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   2c084:	svclt	0x0000e7df
   2c088:	andeq	r7, r4, lr, ror #20
   2c08c:	strdeq	fp, [r2], -r8
   2c090:			; <UNDEFINED> instruction: 0x4604b538
   2c094:	andcs	r6, r8, #6619136	; 0x650000
   2c098:	stclcs	0, cr2, [r8]
   2c09c:	strbcs	fp, [r8, #3880]	; 0xf28
   2c0a0:			; <UNDEFINED> instruction: 0xf01d4629
   2c0a4:			; <UNDEFINED> instruction: 0x462af8dd
   2c0a8:	stmdavs	r1!, {r0, r3, r4, r8, r9, sp}
   2c0ac:			; <UNDEFINED> instruction: 0xf0134605
   2c0b0:	stmdavs	r3!, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   2c0b4:	svclt	0x009828c8
   2c0b8:	stmdble	r6, {r3, r6, r7, r8, r9, fp, sp}
   2c0bc:			; <UNDEFINED> instruction: 0xf1054904
   2c0c0:	andcs	r0, r4, #200	; 0xc8
   2c0c4:			; <UNDEFINED> instruction: 0xf01d4479
   2c0c8:			; <UNDEFINED> instruction: 0x4628fd73
   2c0cc:	svclt	0x0000bd38
   2c0d0:	ldrdeq	r0, [r2], -r8
   2c0d4:			; <UNDEFINED> instruction: 0x47186893
   2c0d8:			; <UNDEFINED> instruction: 0xf500b570
   2c0dc:			; <UNDEFINED> instruction: 0xf1063680
   2c0e0:	addlt	r0, r2, ip, lsr #10
   2c0e4:	strtmi	r4, [r8], -r4, lsl #12
   2c0e8:	svc	0x00c0f7da
   2c0ec:			; <UNDEFINED> instruction: 0x462869f3
   2c0f0:	blcs	510f8 <tcgetattr@plt+0x4999c>
   2c0f4:	bvs	1c7ed18 <tcgetattr@plt+0x1c775bc>
   2c0f8:	svclt	0x000c447b
   2c0fc:	andcs	r2, r6, #536870912	; 0x20000000
   2c100:	b	16a074 <tcgetattr@plt+0x162918>
   2c104:	tstcs	r0, r8, lsr #12
   2c108:	pop	{r1, ip, sp, pc}
   2c10c:			; <UNDEFINED> instruction: 0xf7db4070
   2c110:	svclt	0x0000b88d
   2c114:	andeq	r0, r0, sp, ror r0
   2c118:	mvnsmi	lr, #737280	; 0xb4000
   2c11c:			; <UNDEFINED> instruction: 0xf5004604
   2c120:	addlt	r3, r5, r0, lsl #1
   2c124:			; <UNDEFINED> instruction: 0xf0156ec5
   2c128:	tstle	pc, r1, lsl #10
   2c12c:			; <UNDEFINED> instruction: 0x46904811
   2c130:			; <UNDEFINED> instruction: 0x4622461f
   2c134:	ldrbtmi	r9, [r8], #-2828	; 0xfffff4f4
   2c138:			; <UNDEFINED> instruction: 0xf7fb460e
   2c13c:	blls	36a240 <tcgetattr@plt+0x362ae4>
   2c140:	stmdbeq	r4, {r2, r8, ip, sp, lr, pc}
   2c144:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
   2c148:	strbmi	r8, [r8], -r0, lsl #14
   2c14c:			; <UNDEFINED> instruction: 0xf04fb29a
   2c150:	andls	r3, r2, #-67108861	; 0xfc000003
   2c154:			; <UNDEFINED> instruction: 0xf01d2208
   2c158:	stmdacs	r1, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2c15c:	strtmi	sp, [r0], -r6, lsl #2
   2c160:			; <UNDEFINED> instruction: 0xffbaf7ff
   2c164:	andlt	r4, r5, r8, lsr #12
   2c168:	mvnshi	lr, #12386304	; 0xbd0000
   2c16c:	ldrbcc	pc, [pc, #79]!	; 2c1c3 <tcgetattr@plt+0x24a67>	; <UNPREDICTABLE>
   2c170:	svclt	0x0000e7f8
   2c174:	andeq	fp, r2, sl, asr #2
   2c178:	mvnsmi	lr, #737280	; 0xb4000
   2c17c:	strcc	pc, [r0, r2, lsl #10]
   2c180:	bmi	11bd9d8 <tcgetattr@plt+0x11b627c>
   2c184:	addlt	r4, fp, r6, asr #22
   2c188:	addlt	r4, sp, #2046820352	; 0x7a000000
   2c18c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c190:			; <UNDEFINED> instruction: 0xf04f9309
   2c194:	cdpvs	3, 15, cr0, cr11, cr0, {0}
   2c198:	ldrle	r0, [r3], #-2014	; 0xfffff822
   2c19c:	strble	r0, [r2], #-1960	; 0xfffff858
   2c1a0:	ldrtle	r0, [r3], #-1899	; 0xfffff895
   2c1a4:			; <UNDEFINED> instruction: 0xf7ff4620
   2c1a8:	bmi	fec00c <tcgetattr@plt+0xfe48b0>
   2c1ac:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
   2c1b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c1b4:	subsmi	r9, sl, r9, lsl #22
   2c1b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c1bc:	andlt	sp, fp, ip, ror #2
   2c1c0:	mvnshi	lr, #12386304	; 0xbd0000
   2c1c4:	strtle	r0, [r1], #-1898	; 0xfffff896
   2c1c8:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, fp, sp, lr}
   2c1cc:	ldmib	r7, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   2c1d0:			; <UNDEFINED> instruction: 0x4798311c
   2c1d4:	ldmdami	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2c1d8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2c1dc:			; <UNDEFINED> instruction: 0xffeef7fa
   2c1e0:			; <UNDEFINED> instruction: 0xf04f2300
   2c1e4:	movwls	r3, #767	; 0x2ff
   2c1e8:	strtmi	r2, [r0], -ip, lsl #2
   2c1ec:			; <UNDEFINED> instruction: 0xff94f7ff
   2c1f0:	stmdals	r7, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr}
   2c1f4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2c1f8:	mcrrne	6, 15, r6, r3, cr11
   2c1fc:			; <UNDEFINED> instruction: 0xf7dbd001
   2c200:			; <UNDEFINED> instruction: 0x4630ea7c
   2c204:			; <UNDEFINED> instruction: 0xffc0f01d
   2c208:	strle	r0, [r5, #-1896]	; 0xfffff898
   2c20c:	andseq	pc, r4, r7, lsl #2
   2c210:			; <UNDEFINED> instruction: 0xf95af01e
   2c214:	stcle	8, cr2, [pc, #-0]	; 2c21c <tcgetattr@plt+0x24ac0>
   2c218:			; <UNDEFINED> instruction: 0x07d96efb
   2c21c:	ldmibvs	r8!, {r1, r6, r7, r8, sl, ip, lr, pc}^
   2c220:			; <UNDEFINED> instruction: 0xd1bf2800
   2c224:			; <UNDEFINED> instruction: 0xf104e7d3
   2c228:	strbmi	r0, [r0], -r4, lsl #16
   2c22c:	stc2	0, cr15, [r0, #116]!	; 0x74
   2c230:	eorle	r1, fp, r1, asr #24
   2c234:			; <UNDEFINED> instruction: 0xf8dfb328
   2c238:	mcrge	0, 0, r9, cr3, cr4, {3}
   2c23c:			; <UNDEFINED> instruction: 0xe01444f9
   2c240:	rscle	r2, r1, r0, lsl #16
   2c244:	strtmi	r9, [r1], -r3, lsl #20
   2c248:			; <UNDEFINED> instruction: 0xf7fa4648
   2c24c:			; <UNDEFINED> instruction: 0xf89dffb7
   2c250:	blls	f42a8 <tcgetattr@plt+0xecb4c>
   2c254:	svclt	0x00182b0c
   2c258:			; <UNDEFINED> instruction: 0xd1bc2a08
   2c25c:	svcvs	0x003b4630
   2c260:			; <UNDEFINED> instruction: 0x47986f79
   2c264:			; <UNDEFINED> instruction: 0xf01d4630
   2c268:	ldrtmi	pc, [r1], -pc, lsl #31	; <UNPREDICTABLE>
   2c26c:			; <UNDEFINED> instruction: 0xf01d4640
   2c270:	mcrrne	14, 3, pc, r2, cr11	; <UNPREDICTABLE>
   2c274:	and	sp, r4, r4, ror #3
   2c278:	ldm	ip, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c27c:	blcs	306290 <tcgetattr@plt+0x2feb34>
   2c280:	svcvs	0x003bd0ca
   2c284:	svcvs	0x00792000
   2c288:			; <UNDEFINED> instruction: 0xe78e4798
   2c28c:	ldm	r2, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c290:	blcs	3062a4 <tcgetattr@plt+0x2feb48>
   2c294:			; <UNDEFINED> instruction: 0xe7ced1f5
   2c298:	mcr	7, 5, pc, cr10, cr10, {6}	; <UNPREDICTABLE>
   2c29c:	andeq	r6, r4, ip, lsl #20
   2c2a0:	andeq	r0, r0, r8, ror r3
   2c2a4:	andeq	r6, r4, r6, ror #19
   2c2a8:	andeq	fp, r2, r6, ror #1
   2c2ac:	andeq	fp, r2, r0, ror r0
   2c2b0:	blmi	bbeb6c <tcgetattr@plt+0xbb7410>
   2c2b4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2c2b8:	ldmpl	r3, {r1, r2, r5, r6, r7, ip, sp, pc}^
   2c2bc:	stcmi	6, cr4, [ip, #-16]!
   2c2c0:	ldmdavs	fp, {r0, r1, r9, sl, fp, sp, pc}
   2c2c4:			; <UNDEFINED> instruction: 0xf04f9365
   2c2c8:			; <UNDEFINED> instruction: 0xf7fa0300
   2c2cc:	bmi	aabf78 <tcgetattr@plt+0xaa481c>
   2c2d0:	stmdami	r9!, {r0, r2, r3, r4, r5, r6, sl, lr}
   2c2d4:	strtmi	r4, [fp], -r1, lsr #12
   2c2d8:	ldrbtmi	r5, [r8], #-2221	; 0xfffff753
   2c2dc:			; <UNDEFINED> instruction: 0xf01d682a
   2c2e0:	ldrtmi	pc, [r0], -r7, ror #23	; <UNPREDICTABLE>
   2c2e4:	mcr	7, 3, pc, cr12, cr10, {6}	; <UNPREDICTABLE>
   2c2e8:	blle	d362f0 <tcgetattr@plt+0xd2eb94>
   2c2ec:	stmda	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c2f0:	blmi	8c63ac <tcgetattr@plt+0x8bec50>
   2c2f4:	tstls	r1, r8, lsl #2
   2c2f8:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   2c2fc:	strmi	r9, [r2], -r0, lsl #10
   2c300:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   2c304:			; <UNDEFINED> instruction: 0xff5af7fa
   2c308:	ldmib	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c30c:			; <UNDEFINED> instruction: 0xf7da4605
   2c310:			; <UNDEFINED> instruction: 0xf10ded58
   2c314:			; <UNDEFINED> instruction: 0xf10d03cf
   2c318:	ldrtmi	r0, [r1], -lr, lsl #5
   2c31c:	andpl	lr, r0, sp, asr #19
   2c320:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   2c324:			; <UNDEFINED> instruction: 0xff4af7fa
   2c328:	mvnvc	pc, pc, asr #8
   2c32c:			; <UNDEFINED> instruction: 0xf01c2001
   2c330:			; <UNDEFINED> instruction: 0x4605ff77
   2c334:			; <UNDEFINED> instruction: 0xf01c4620
   2c338:	bmi	52c21c <tcgetattr@plt+0x524ac0>
   2c33c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   2c340:	ldmpl	r3, {r3, r5, sp, lr}^
   2c344:	blls	19863b4 <tcgetattr@plt+0x197ec58>
   2c348:			; <UNDEFINED> instruction: 0xf04f405a
   2c34c:	mrsle	r0, (UNDEF: 57)
   2c350:	rsblt	r4, r6, r8, lsr #12
   2c354:			; <UNDEFINED> instruction: 0xf44fbd70
   2c358:	smlabtcs	r0, r3, r2, r7
   2c35c:			; <UNDEFINED> instruction: 0xf7db4630
   2c360:			; <UNDEFINED> instruction: 0xe7c3e85c
   2c364:	mcr	7, 2, pc, cr4, cr10, {6}	; <UNPREDICTABLE>
   2c368:	andeq	r6, r4, r0, ror #17
   2c36c:	andeq	r0, r0, r8, ror r3
   2c370:	andeq	r6, r4, r4, asr #17
   2c374:	andeq	r0, r0, r0, lsl #7
   2c378:	strdeq	sl, [r2], -lr
   2c37c:	andeq	r3, r2, r2, asr fp
   2c380:	ldrdeq	sl, [r2], -lr
   2c384:	strdeq	sl, [r2], -r6
   2c388:	andeq	r6, r4, r6, asr r8
   2c38c:			; <UNDEFINED> instruction: 0x4604b538
   2c390:	strmi	r4, [sp], -ip, lsl #16
   2c394:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   2c398:			; <UNDEFINED> instruction: 0xff10f7fa
   2c39c:	stmdblt	r5!, {sp, lr, pc}^
   2c3a0:			; <UNDEFINED> instruction: 0xf7db2001
   2c3a4:	stmdavs	r3!, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
   2c3a8:	rscsle	r2, r8, r0, lsl #22
   2c3ac:	stmdavs	r1!, {r1, r2, fp, lr}
   2c3b0:	pop	{r3, r4, r5, r6, sl, lr}
   2c3b4:			; <UNDEFINED> instruction: 0xf7fa4038
   2c3b8:	strmi	fp, [r8, r1, lsl #30]!
   2c3bc:	rscle	r2, pc, r0, lsl #16
   2c3c0:	svclt	0x0000e7f4
   2c3c4:	andeq	sl, r2, r2, lsr #31
   2c3c8:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   2c3cc:	subvs	r2, r3, r1, lsl #6
   2c3d0:	svclt	0x00004770
   2c3d4:	mvnsmi	lr, sp, lsr #18
   2c3d8:	stclmi	0, cr11, [fp, #-672]	; 0xfffffd60
   2c3dc:	blmi	12fdbf4 <tcgetattr@plt+0x12f6498>
   2c3e0:	ldrbtmi	sl, [sp], #-3588	; 0xfffff1fc
   2c3e4:	addcs	r6, ip, #161	; 0xa1
   2c3e8:	stmiapl	fp!, {r8, sp}^
   2c3ec:	stclmi	6, cr4, [r8, #-192]	; 0xffffff40
   2c3f0:	streq	pc, [ip, -r4, lsl #2]
   2c3f4:			; <UNDEFINED> instruction: 0x9327681b
   2c3f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c3fc:	stmda	ip, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c400:	ldrbtmi	sl, [sp], #-2053	; 0xfffff7fb
   2c404:	ldmda	r6!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c408:	andcs	r4, r0, #51380224	; 0x3100000
   2c40c:			; <UNDEFINED> instruction: 0xf04f2002
   2c410:			; <UNDEFINED> instruction: 0xf04f5380
   2c414:			; <UNDEFINED> instruction: 0x93250801
   2c418:	andshi	pc, r0, sp, asr #17
   2c41c:	mcr	7, 4, pc, cr2, cr10, {6}	; <UNPREDICTABLE>
   2c420:	andcs	r4, r0, #51380224	; 0x3100000
   2c424:			; <UNDEFINED> instruction: 0xf7da200d
   2c428:			; <UNDEFINED> instruction: 0x4631ee7e
   2c42c:	andscs	r2, r4, r0, lsl #4
   2c430:	mrc	7, 3, APSR_nzcv, cr8, cr10, {6}
   2c434:	strbeq	pc, [ip], -r4, lsl #2	; <UNPREDICTABLE>
   2c438:	andscs	r4, r8, #45088768	; 0x2b00000
   2c43c:	ldrtmi	r4, [r8], -r1, asr #12
   2c440:	strls	r9, [r3, #-1024]	; 0xfffffc00
   2c444:	stmda	r2!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c448:	ldrtmi	r2, [r8], -r0, lsl #2
   2c44c:	mrc	7, 7, APSR_nzcv, cr0, cr10, {6}
   2c450:	streq	pc, [ip, #260]	; 0x104
   2c454:	ldrtmi	r9, [r0], -r3, lsl #22
   2c458:	tstcs	r1, r8, lsl r2
   2c45c:			; <UNDEFINED> instruction: 0xf7db9400
   2c460:			; <UNDEFINED> instruction: 0x4630e856
   2c464:			; <UNDEFINED> instruction: 0xf1042100
   2c468:			; <UNDEFINED> instruction: 0xf7da06cc
   2c46c:	blls	127ffc <tcgetattr@plt+0x1208a0>
   2c470:	andscs	r4, r8, #40, 12	; 0x2800000
   2c474:	strls	r2, [r0], #-274	; 0xfffffeee
   2c478:	stmda	r8, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c47c:	tstcs	r0, r8, lsr #12
   2c480:	strvc	pc, [r6, #1284]	; 0x504
   2c484:	mrc	7, 6, APSR_nzcv, cr4, cr10, {6}
   2c488:	ldrtmi	r9, [r0], -r3, lsl #22
   2c48c:	tstcs	pc, r8, lsl r2	; <UNPREDICTABLE>
   2c490:			; <UNDEFINED> instruction: 0xf7db9400
   2c494:			; <UNDEFINED> instruction: 0x4630e83c
   2c498:			; <UNDEFINED> instruction: 0xf5042100
   2c49c:			; <UNDEFINED> instruction: 0xf7da76a6
   2c4a0:	blls	127fc8 <tcgetattr@plt+0x12086c>
   2c4a4:	andscs	r4, r8, #40, 12	; 0x2800000
   2c4a8:	strls	r2, [r0], #-266	; 0xfffffef6
   2c4ac:	stmda	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c4b0:	tstcs	r0, r8, lsr #12
   2c4b4:	strbvc	pc, [r6, #1284]	; 0x504	; <UNPREDICTABLE>
   2c4b8:	mrc	7, 5, APSR_nzcv, cr10, cr10, {6}
   2c4bc:	andscs	r9, r8, #3072	; 0xc00
   2c4c0:	tstcs	ip, r0, lsr r6
   2c4c4:			; <UNDEFINED> instruction: 0xf7db9400
   2c4c8:	tstcs	r0, r2, lsr #16
   2c4cc:			; <UNDEFINED> instruction: 0xf7da4630
   2c4d0:	blls	127f98 <tcgetattr@plt+0x12083c>
   2c4d4:			; <UNDEFINED> instruction: 0x46282218
   2c4d8:	strls	r2, [r0], #-284	; 0xfffffee4
   2c4dc:	ldmda	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c4e0:	tstcs	r0, r8, lsr #12
   2c4e4:	mcr	7, 5, pc, cr4, cr10, {6}	; <UNPREDICTABLE>
   2c4e8:	blmi	23ed18 <tcgetattr@plt+0x2375bc>
   2c4ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c4f0:	blls	a06560 <tcgetattr@plt+0x9fee04>
   2c4f4:			; <UNDEFINED> instruction: 0xf04f405a
   2c4f8:	mrsle	r0, LR_svc
   2c4fc:	pop	{r3, r5, ip, sp, pc}
   2c500:			; <UNDEFINED> instruction: 0xf7da81f0
   2c504:	svclt	0x0000ed76
   2c508:			; <UNDEFINED> instruction: 0x000467b2
   2c50c:	andeq	r0, r0, r8, ror r3
   2c510:			; <UNDEFINED> instruction: 0xfffffccf
   2c514:	andeq	r6, r4, r8, lsr #13
   2c518:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
   2c51c:			; <UNDEFINED> instruction: 0x46044e3a
   2c520:			; <UNDEFINED> instruction: 0x466d4b3a
   2c524:	addcs	r4, ip, #2113929216	; 0x7e000000
   2c528:	strtmi	r4, [r8], -pc, lsl #12
   2c52c:	strdcs	r5, [r0, -r3]
   2c530:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   2c534:			; <UNDEFINED> instruction: 0xf04f9323
   2c538:			; <UNDEFINED> instruction: 0xf7da0300
   2c53c:	stmdage	r1, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   2c540:	svc	0x00d8f7da
   2c544:	ldrtmi	r4, [r2], -r9, lsr #12
   2c548:			; <UNDEFINED> instruction: 0xf04f2002
   2c54c:	strls	r5, [r0], -r0, lsl #7
   2c550:			; <UNDEFINED> instruction: 0xf7da9321
   2c554:	ldrtmi	lr, [r2], -r8, ror #27
   2c558:	andcs	r4, sp, r9, lsr #12
   2c55c:	stcl	7, cr15, [r2, #872]!	; 0x368
   2c560:			; <UNDEFINED> instruction: 0x46294632
   2c564:			; <UNDEFINED> instruction: 0xf7da2014
   2c568:			; <UNDEFINED> instruction: 0xf104edde
   2c56c:			; <UNDEFINED> instruction: 0xf7da000c
   2c570:			; <UNDEFINED> instruction: 0xf104ed7e
   2c574:			; <UNDEFINED> instruction: 0xf7da004c
   2c578:			; <UNDEFINED> instruction: 0xf104ed7a
   2c57c:			; <UNDEFINED> instruction: 0xf7da008c
   2c580:			; <UNDEFINED> instruction: 0xf104ed76
   2c584:			; <UNDEFINED> instruction: 0xf7da00cc
   2c588:			; <UNDEFINED> instruction: 0xf504ed72
   2c58c:			; <UNDEFINED> instruction: 0xf7da7086
   2c590:			; <UNDEFINED> instruction: 0xf504ed6e
   2c594:			; <UNDEFINED> instruction: 0xf7da70a6
   2c598:			; <UNDEFINED> instruction: 0xf504ed6a
   2c59c:			; <UNDEFINED> instruction: 0xf7da70c6
   2c5a0:	ldmdblt	pc, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   2c5a4:	blmi	67ee14 <tcgetattr@plt+0x6776b8>
   2c5a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c5ac:	blls	90661c <tcgetattr@plt+0x8feec0>
   2c5b0:			; <UNDEFINED> instruction: 0xf04f405a
   2c5b4:			; <UNDEFINED> instruction: 0xd1250300
   2c5b8:	ldcllt	0, cr11, [r0, #148]!	; 0x94
   2c5bc:			; <UNDEFINED> instruction: 0x46294632
   2c5c0:			; <UNDEFINED> instruction: 0xf7da2001
   2c5c4:			; <UNDEFINED> instruction: 0x4632edb0
   2c5c8:	andscs	r4, r1, r9, lsr #12
   2c5cc:	stc	7, cr15, [sl, #872]!	; 0x368
   2c5d0:			; <UNDEFINED> instruction: 0x46294632
   2c5d4:			; <UNDEFINED> instruction: 0xf7da2012
   2c5d8:	ldrtmi	lr, [r2], -r6, lsr #27
   2c5dc:	andcs	r4, pc, r9, lsr #12
   2c5e0:	stc	7, cr15, [r0, #872]!	; 0x368
   2c5e4:			; <UNDEFINED> instruction: 0x46294632
   2c5e8:			; <UNDEFINED> instruction: 0xf7da200a
   2c5ec:			; <UNDEFINED> instruction: 0x4632ed9c
   2c5f0:	andcs	r4, ip, r9, lsr #12
   2c5f4:	ldc	7, cr15, [r6, #872]	; 0x368
   2c5f8:			; <UNDEFINED> instruction: 0x46294632
   2c5fc:			; <UNDEFINED> instruction: 0xf7da201c
   2c600:	bfi	lr, r2, (invalid: 27:15)
   2c604:	ldcl	7, cr15, [r4], #872	; 0x368
   2c608:	andeq	r6, r4, r0, ror r6
   2c60c:	andeq	r0, r0, r8, ror r3
   2c610:	andeq	r6, r4, ip, ror #11
   2c614:	mvnsmi	lr, #737280	; 0xb4000
   2c618:	addlt	r4, r3, sp, lsl #12
   2c61c:	cmncs	r8, r1, lsl #13
   2c620:	vaddl.s8	q9, d0, d1
   2c624:	ldrmi	r0, [lr], -r1, lsl #2
   2c628:			; <UNDEFINED> instruction: 0xf01c4690
   2c62c:			; <UNDEFINED> instruction: 0x4629fdf9
   2c630:	strcc	pc, [r0, r0, lsl #10]
   2c634:			; <UNDEFINED> instruction: 0xf8c04604
   2c638:	andcc	r9, r4, r0
   2c63c:	ldrhi	lr, [ip], -r7, asr #19
   2c640:	blx	1f686be <tcgetattr@plt+0x1f60f62>
   2c644:			; <UNDEFINED> instruction: 0xf1074b0b
   2c648:	strtmi	r0, [r9], -ip, lsr #32
   2c64c:	andcs	r4, r2, #2063597568	; 0x7b000000
   2c650:			; <UNDEFINED> instruction: 0xf7da9400
   2c654:	stmdami	r8, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   2c658:			; <UNDEFINED> instruction: 0x462a4633
   2c65c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2c660:	stc2	7, cr15, [ip, #1000]!	; 0x3e8
   2c664:			; <UNDEFINED> instruction: 0xf7ff4620
   2c668:			; <UNDEFINED> instruction: 0x4620fd37
   2c66c:	pop	{r0, r1, ip, sp, pc}
   2c670:	svclt	0x000083f0
   2c674:			; <UNDEFINED> instruction: 0xfffffb29
   2c678:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   2c67c:			; <UNDEFINED> instruction: 0x4604b538
   2c680:	strtmi	r4, [r1], -sl, lsl #16
   2c684:	strcc	pc, [r0, #1284]	; 0x504
   2c688:			; <UNDEFINED> instruction: 0xf7fa4478
   2c68c:			; <UNDEFINED> instruction: 0xf105fd97
   2c690:			; <UNDEFINED> instruction: 0xf7da002c
   2c694:	stcne	12, cr14, [r0, #-944]!	; 0xfffffc50
   2c698:	ldc2	0, cr15, [r0, #116]	; 0x74
   2c69c:			; <UNDEFINED> instruction: 0xf7db6a68
   2c6a0:	strtmi	lr, [r0], -ip, lsr #16
   2c6a4:	ldrhtmi	lr, [r8], -sp
   2c6a8:	ldclt	7, cr15, [r4], #-872	; 0xfffffc98
   2c6ac:	andeq	sl, r2, r8, ror #25
   2c6b0:	addcc	pc, r0, r0, lsl #10
   2c6b4:			; <UNDEFINED> instruction: 0xf0436ec3
   2c6b8:	strbvs	r0, [r3], r1, lsl #6
   2c6bc:	svclt	0x00004770
   2c6c0:			; <UNDEFINED> instruction: 0xf7fa6800
   2c6c4:	svclt	0x0000bda9
   2c6c8:	mvnsmi	lr, sp, lsr #18
   2c6cc:	cfmadd32ls	mvax0, mvfx4, mvfx6, mvfx12
   2c6d0:	stmdavs	r9, {r0, r1, r2, r9, sl, lr}
   2c6d4:	bne	ffdbdf50 <tcgetattr@plt+0xffdb67f4>
   2c6d8:	tstcc	r1, r0, lsl #16
   2c6dc:	ldrtmi	r4, [r1], #-1680	; 0xfffff970
   2c6e0:	ldc2l	0, cr15, [lr, #112]	; 0x70
   2c6e4:	ldrtmi	r6, [r2], -r3, lsr #16
   2c6e8:	tsteq	r5, r8, lsl #22
   2c6ec:	ldrmi	r6, [r8], #-56	; 0xffffffc8
   2c6f0:	ldc	7, cr15, [r0], #-872	; 0xfffffc98
   2c6f4:	ldrtmi	r6, [r2], #-2082	; 0xfffff7de
   2c6f8:	pop	{r1, r5, sp, lr}
   2c6fc:	svclt	0x000081f0
   2c700:	svcmi	0x00f0e92d
   2c704:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
   2c708:	strcs	r8, [r0, #-2818]	; 0xfffff4fe
   2c70c:	ldmdavc	r4, {r0, r2, r5, r7, ip, sp, pc}
   2c710:	blmi	147df80 <tcgetattr@plt+0x1476824>
   2c714:	ldmdbmi	r1, {r1, r8, ip, pc}^
   2c718:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   2c71c:			; <UNDEFINED> instruction: 0x9323681b
   2c720:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c724:	strpl	lr, [r5, #-2509]	; 0xfffff633
   2c728:			; <UNDEFINED> instruction: 0xf0002c00
   2c72c:	blge	20c948 <tcgetattr@plt+0x2051ec>
   2c730:	ldrmi	r4, [r8], -r1, lsl #12
   2c734:	bcc	467f5c <tcgetattr@plt+0x460800>
   2c738:	svc	0x004ef7da
   2c73c:	strtmi	r4, [r8], -r4, lsl #12
   2c740:	cmple	ip, r0, lsl #24
   2c744:	svcge	0x000f4640
   2c748:	ldcl	7, cr15, [ip, #872]!	; 0x368
   2c74c:	beq	568b88 <tcgetattr@plt+0x56142c>
   2c750:	bleq	668b8c <tcgetattr@plt+0x661430>
   2c754:	strtmi	r4, [r5], -r6, lsr #12
   2c758:	bl	25076c <tcgetattr@plt+0x249010>
   2c75c:	movwcs	r0, #2309	; 0x905
   2c760:	beq	467fc8 <tcgetattr@plt+0x46086c>
   2c764:	movwls	r2, #522	; 0x20a
   2c768:	ldrtmi	r4, [fp], -r9, asr #12
   2c76c:	ldc	7, cr15, [r6], {218}	; 0xda
   2c770:	cmnle	r6, r0, lsl #16
   2c774:	strtmi	r9, [r3], -pc, lsl #16
   2c778:	ldrbmi	r4, [r1], -r2, asr #12
   2c77c:	andls	r4, r0, r8, lsr #8
   2c780:			; <UNDEFINED> instruction: 0xf7ff4658
   2c784:	ldmdblt	lr, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2c788:	ldmdbne	sl, {r0, r1, r2, r3, r8, r9, fp, ip, pc}^
   2c78c:	suble	r4, ip, r2, lsr #5
   2c790:			; <UNDEFINED> instruction: 0x9c029b02
   2c794:	ldmiblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
   2c798:	stmdavc	r3!, {r0, r5, sp, lr, pc}^
   2c79c:	blcc	c397ac <tcgetattr@plt+0xc32050>
   2c7a0:	bcs	299310 <tcgetattr@plt+0x291bb4>
   2c7a4:	bl	2227c4 <tcgetattr@plt+0x21b068>
   2c7a8:			; <UNDEFINED> instruction: 0xf85702c3
   2c7ac:	ldmdavs	r2, {r0, r1, r4, r5, ip, sp}^
   2c7b0:	teqle	r3, r3	; <illegal shifter operand>
   2c7b4:	ldrdne	lr, [r5], -sp
   2c7b8:			; <UNDEFINED> instruction: 0xf01c3102
   2c7bc:	blls	1abd88 <tcgetattr@plt+0x1a462c>
   2c7c0:	mrrcne	8, 3, r7, r9, cr2
   2c7c4:	andls	r9, r6, r5, lsl #2
   2c7c8:	ldmdavc	r3!, {r1, r6, r7, sl, ip, lr}^
   2c7cc:	blcs	1758cc0 <tcgetattr@plt+0x1751564>
   2c7d0:	streq	pc, [r1], -r4, lsl #2
   2c7d4:	ldrtmi	sp, [r3], -r1, ror #1
   2c7d8:	ldrmi	r4, [ip], -r6, lsr #12
   2c7dc:	blls	46678c <tcgetattr@plt+0x45f030>
   2c7e0:	ldrmi	r2, [sp], #-1536	; 0xfffffa00
   2c7e4:	blls	fe09c <tcgetattr@plt+0xf6940>
   2c7e8:	ble	fedbd29c <tcgetattr@plt+0xfedb5b40>
   2c7ec:	tstcs	r0, r6, lsl #20
   2c7f0:	vnmls.f64	d9, d8, d5
   2c7f4:	ldrbpl	r0, [r1], #2576	; 0xa10
   2c7f8:	stc	7, cr15, [ip], #872	; 0x368
   2c7fc:	bmi	65281c <tcgetattr@plt+0x64b0c0>
   2c800:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   2c804:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c808:	subsmi	r9, sl, r3, lsr #22
   2c80c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c810:	eorlt	sp, r5, r0, lsr #2
   2c814:	blhi	e7b10 <tcgetattr@plt+0xe03b4>
   2c818:	svchi	0x00f0e8bd
   2c81c:	ldrbmi	r9, [r1], -r0, lsl #4
   2c820:	ldrbmi	r4, [r8], -sl, asr #12
   2c824:			; <UNDEFINED> instruction: 0xff50f7ff
   2c828:	bls	46676c <tcgetattr@plt+0x45f010>
   2c82c:			; <UNDEFINED> instruction: 0xd1af4293
   2c830:	strcs	r3, [r1], -r1, lsl #6
   2c834:	bfi	r4, sp, #8, #15
   2c838:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   2c83c:	ldc2	0, cr15, [r4, #-112]!	; 0xffffff90
   2c840:	blls	1267bc <tcgetattr@plt+0x11f060>
   2c844:	ldrbmi	r4, [r1], -r2, asr #12
   2c848:	movwls	r4, #1624	; 0x658
   2c84c:			; <UNDEFINED> instruction: 0xf7ff462b
   2c850:			; <UNDEFINED> instruction: 0xe7cbff3b
   2c854:	bl	ff36a7c4 <tcgetattr@plt+0xff363068>
   2c858:	andeq	r0, r0, r8, ror r3
   2c85c:	andeq	r6, r4, ip, ror r4
   2c860:	muleq	r4, r2, r3
   2c864:	andeq	pc, r1, r2, lsr #5
   2c868:	vqrshl.s8	<illegal reg q13.5>, q8, q9
   2c86c:	adcmi	r7, r9, #16, 10	; 0x4000000
   2c870:	ldrdvc	pc, [r0, -r0]
   2c874:	strmi	fp, [r4], -r7, lsl #1
   2c878:	strtmi	fp, [r9], -r8, lsr #30
   2c87c:	svclt	0x002842aa
   2c880:	stmdbcs	r1, {r1, r3, r5, r9, sl, lr}
   2c884:	tstcs	r1, r8, lsr pc
   2c888:	strmi	r2, [lr], -r1, lsl #20
   2c88c:	andcs	fp, r1, #56, 30	; 0xe0
   2c890:			; <UNDEFINED> instruction: 0x4615073b
   2c894:			; <UNDEFINED> instruction: 0xf7fad42e
   2c898:			; <UNDEFINED> instruction: 0xf8d4f841
   2c89c:	strtmi	r2, [r0], -ip, ror #1
   2c8a0:	andcc	lr, r2, #3440640	; 0x348000
   2c8a4:	svclt	0x003842b3
   2c8a8:	addsmi	r4, r5, #53477376	; 0x3300000
   2c8ac:	movwls	r4, #22041	; 0x5619
   2c8b0:	sasxmi	fp, r5, r8
   2c8b4:			; <UNDEFINED> instruction: 0xf01b462a
   2c8b8:			; <UNDEFINED> instruction: 0xf8d4f8c5
   2c8bc:	stmdavs	r2!, {r2, r3, r5, r6, r7, sp, lr}
   2c8c0:	ldmvs	r7!, {r1, r5, r8, fp, lr}^
   2c8c4:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
   2c8c8:	strls	r9, [r2, -r5, lsl #22]
   2c8cc:	ldmvs	r6!, {r3, r4, r5, r6, sl, lr}
   2c8d0:	strpl	lr, [r0], -sp, asr #19
   2c8d4:	ldc2l	7, cr15, [r2], #-1000	; 0xfffffc18
   2c8d8:			; <UNDEFINED> instruction: 0xf0104620
   2c8dc:			; <UNDEFINED> instruction: 0x4620f931
   2c8e0:			; <UNDEFINED> instruction: 0xf9eef007
   2c8e4:			; <UNDEFINED> instruction: 0x4621481b
   2c8e8:	andlt	r4, r7, r8, ror r4
   2c8ec:	ldrhtmi	lr, [r0], #141	; 0x8d
   2c8f0:	svclt	0x00faf7fc
   2c8f4:			; <UNDEFINED> instruction: 0xf9eaf01b
   2c8f8:	ldrtmi	r4, [r1], -sl, lsr #12
   2c8fc:			; <UNDEFINED> instruction: 0xf7fa4620
   2c900:			; <UNDEFINED> instruction: 0xf8d4f80d
   2c904:	strtmi	r2, [r0], -ip, ror #1
   2c908:	andcc	lr, r2, #3440640	; 0x348000
   2c90c:	svclt	0x003842b3
   2c910:	addsmi	r4, r5, #53477376	; 0x3300000
   2c914:	movwls	r4, #22041	; 0x5619
   2c918:	sasxmi	fp, r5, r8
   2c91c:			; <UNDEFINED> instruction: 0xf01b462a
   2c920:			; <UNDEFINED> instruction: 0xf8d4f891
   2c924:	stmdavs	r2!, {r2, r3, r5, r6, r7, sp, lr}
   2c928:	ldmvs	r7!, {r0, r1, r3, r8, fp, lr}^
   2c92c:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   2c930:	strls	r9, [r2, -r5, lsl #22]
   2c934:	ldmvs	r6!, {r3, r4, r5, r6, sl, lr}
   2c938:	strpl	lr, [r0], -sp, asr #19
   2c93c:	ldc2	7, cr15, [lr], #-1000	; 0xfffffc18
   2c940:	ldrsbeq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   2c944:			; <UNDEFINED> instruction: 0xf97af01b
   2c948:	svclt	0x0000e7c6
   2c94c:	andeq	sl, r2, r2, lsl fp
   2c950:			; <UNDEFINED> instruction: 0x0002aab4
   2c954:	andeq	r0, r2, r4, asr r4
   2c958:	andeq	sl, r2, sl, lsr #21
   2c95c:	andeq	sl, r2, ip, asr #20
   2c960:	svcmi	0x00f8e92d
   2c964:	stcls	6, cr4, [sl, #-60]	; 0xffffffc4
   2c968:	stclmi	6, cr4, [r4], #-512	; 0xfffffe00
   2c96c:	stclne	6, cr4, [r9], #-580	; 0xfffffdbc
   2c970:	ldrbtmi	r4, [ip], #-1566	; 0xfffff9e2
   2c974:	adcshi	pc, r8, r0
   2c978:	eorsle	r2, pc, r2, lsl #26
   2c97c:	stmiapl	r3!, {r5, r6, r8, r9, fp, lr}^
   2c980:	stccs	8, cr6, [r0, #-112]	; 0xffffff90
   2c984:	eorsvs	sp, r5, r5, ror #2
   2c988:	andpl	pc, r0, r9, asr #17
   2c98c:	vst2.32	{d27-d30}, [pc :256], r4
   2c990:	vmlsl.s8	<illegal reg q10.5>, d0, d0
   2c994:	ands	r0, r6, r0, asr #20
   2c998:			; <UNDEFINED> instruction: 0xf0094639
   2c99c:	cmnlt	r8, r1, ror r8	; <UNPREDICTABLE>
   2c9a0:	ldmib	r4, {r5, r9, sl, lr}^
   2c9a4:			; <UNDEFINED> instruction: 0xf00ab522
   2c9a8:			; <UNDEFINED> instruction: 0xf8d9fe29
   2c9ac:	ldrbmi	r3, [fp, #-0]
   2c9b0:			; <UNDEFINED> instruction: 0xf8c9bf38
   2c9b4:	ldmdavs	r3!, {ip, sp, pc}
   2c9b8:	addmi	r1, r3, #40, 20	; 0x28000
   2c9bc:	eorsvs	fp, r0, r8, lsr pc
   2c9c0:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   2c9c4:			; <UNDEFINED> instruction: 0xf8d4b1ac
   2c9c8:	stmdacs	r0, {r4, r7, sl}
   2c9cc:			; <UNDEFINED> instruction: 0xf8d4d0f8
   2c9d0:			; <UNDEFINED> instruction: 0xf4155410
   2c9d4:			; <UNDEFINED> instruction: 0xd1f35f92
   2c9d8:	streq	lr, [sl, #-2565]	; 0xfffff5fb
   2c9dc:	svcpl	0x0000f5b5
   2c9e0:	svccs	0x0000d0ee
   2c9e4:	strmi	sp, [r0, #472]	; 0x1d8
   2c9e8:			; <UNDEFINED> instruction: 0xf8d4d0da
   2c9ec:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   2c9f0:			; <UNDEFINED> instruction: 0xf8d9d1e9
   2c9f4:	mrslt	r2, (UNDEF: 10)
   2c9f8:	ldmiblt	fp!, {r0, r1, r4, r5, fp, sp, lr}^
   2c9fc:			; <UNDEFINED> instruction: 0xf8d84941
   2ca00:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   2ca04:			; <UNDEFINED> instruction: 0xf8d6f7fe
   2ca08:			; <UNDEFINED> instruction: 0x4633493f
   2ca0c:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   2ca10:	ldcl	7, cr15, [ip], {218}	; 0xda
   2ca14:	andle	r2, r4, r2, lsl #16
   2ca18:	tstcs	r8, #80, 4
   2ca1c:	andcs	pc, r0, r9, asr #17
   2ca20:			; <UNDEFINED> instruction: 0xf8d96033
   2ca24:	blcs	38a2c <tcgetattr@plt+0x312d0>
   2ca28:	movwcs	sp, #4437	; 0x1155
   2ca2c:	andcc	pc, r0, r9, asr #17
   2ca30:	ldmdblt	fp!, {r0, r1, r4, r5, fp, sp, lr}
   2ca34:	eorsvs	r2, r3, r1, lsl #6
   2ca38:	svchi	0x00f8e8bd
   2ca3c:	tstvc	r0, r2, asr #4	; <UNPREDICTABLE>
   2ca40:	stmdale	ip, {r1, r3, r7, r9, lr}^
   2ca44:	andsvc	pc, r0, #536870916	; 0x20000004
   2ca48:	ldmible	r5!, {r0, r1, r4, r7, r9, lr}^
   2ca4c:	pop	{r1, r4, r5, sp, lr}
   2ca50:			; <UNDEFINED> instruction: 0xf04f8ff8
   2ca54:	ldrshtvs	r3, [r3], -pc
   2ca58:	andcc	pc, r0, r9, asr #17
   2ca5c:	sbcle	r2, sp, r0, lsl #24
   2ca60:	bpl	69ba4 <tcgetattr@plt+0x62448>
   2ca64:	beq	106956c <tcgetattr@plt+0x1061e10>
   2ca68:			; <UNDEFINED> instruction: 0x4639e016
   2ca6c:			; <UNDEFINED> instruction: 0xf808f009
   2ca70:			; <UNDEFINED> instruction: 0x4620b178
   2ca74:	strlt	lr, [r2, #-2516]!	; 0xfffff62c
   2ca78:	stc2l	0, cr15, [r0, #40]	; 0x28
   2ca7c:	ldrdcc	pc, [r0], -r9
   2ca80:	svclt	0x0088455b
   2ca84:	andlt	pc, r0, r9, asr #17
   2ca88:	bne	a46b5c <tcgetattr@plt+0xa3f400>
   2ca8c:	svclt	0x00884283
   2ca90:			; <UNDEFINED> instruction: 0xf8d46030
   2ca94:	strdlt	r4, [ip, r8]!
   2ca98:	ldreq	pc, [r0], #2260	; 0x8d4
   2ca9c:	rscsle	r2, r8, r0, lsl #16
   2caa0:	ldrpl	pc, [r0], #-2260	; 0xfffff72c
   2caa4:	svcpl	0x0092f415
   2caa8:	b	1a127c <tcgetattr@plt+0x199b20>
   2caac:			; <UNDEFINED> instruction: 0xf5b5050a
   2cab0:	rscle	r5, lr, r0, lsl #30
   2cab4:	bicsle	r2, r8, r0, lsl #30
   2cab8:	sbcsle	r4, sl, r0, lsl #11
   2cabc:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   2cac0:	mvnle	r2, r0, lsl #24
   2cac4:	ldrdcc	pc, [r0], -r9
   2cac8:	addsle	r1, r7, sl, asr ip
   2cacc:	andcc	r6, r1, #3276800	; 0x320000
   2cad0:	blcs	60d28 <tcgetattr@plt+0x595cc>
   2cad4:	vhadd.s8	d29, d18, d25
   2cad8:	addsmi	r7, r3, #16, 4
   2cadc:	vmla.i8	d29, d18, d24
   2cae0:			; <UNDEFINED> instruction: 0xf8c97310
   2cae4:	str	r3, [r3, r0]!
   2cae8:	stmdbmi	r9, {r3, r8, r9, fp, lr}
   2caec:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2caf0:			; <UNDEFINED> instruction: 0xf7fe6818
   2caf4:			; <UNDEFINED> instruction: 0x4605f879
   2caf8:	svclt	0x0000e73e
   2cafc:	andeq	r6, r4, r2, lsr #4
   2cb00:	strdeq	r0, [r0], -ip
   2cb04:	andeq	r0, r2, r6, lsr ip
   2cb08:	strdeq	sp, [r2], -r2
   2cb0c:	andeq	r0, r0, r8, lsr r4
   2cb10:	andeq	r1, r2, r2, lsl #21
   2cb14:	svcmi	0x00f0e92d
   2cb18:	mvnscc	pc, pc, asr #32
   2cb1c:	blhi	167fd8 <tcgetattr@plt+0x16087c>
   2cb20:	blmi	fe9401b4 <tcgetattr@plt+0xfe938a58>
   2cb24:	addlt	r4, r5, sp, ror r4
   2cb28:			; <UNDEFINED> instruction: 0xf00858e8
   2cb2c:	msrlt	SPSR_, fp, lsr sp
   2cb30:	strcs	r4, [r0], -r4, lsl #12
   2cb34:			; <UNDEFINED> instruction: 0xf8c44620
   2cb38:			; <UNDEFINED> instruction: 0xf00a608c
   2cb3c:	strtmi	pc, [r0], -r5, lsr #26
   2cb40:	ldc2l	0, cr15, [r4], #32
   2cb44:	stmdacs	r0, {r2, r9, sl, lr}
   2cb48:	blmi	fe721320 <tcgetattr@plt+0xfe719bc4>
   2cb4c:	movwls	r5, #14571	; 0x38eb
   2cb50:	teqlt	fp, #1769472	; 0x1b0000
   2cb54:	strpl	pc, [r0, -pc, asr #8]
   2cb58:	strbeq	pc, [r0, -r0, asr #5]	; <UNPREDICTABLE>
   2cb5c:	ldrne	pc, [r0], #2259	; 0x8d3
   2cb60:			; <UNDEFINED> instruction: 0xf8d3b1e1
   2cb64:			; <UNDEFINED> instruction: 0xf4122410
   2cb68:	b	c49b8 <tcgetattr@plt+0xbd25c>
   2cb6c:	tstle	r5, r7
   2cb70:	svcpl	0x0000f5b0
   2cb74:	andeq	pc, r0, r2, asr #8
   2cb78:			; <UNDEFINED> instruction: 0xf8d3d010
   2cb7c:			; <UNDEFINED> instruction: 0xf8d1608c
   2cb80:	adcmi	r4, r6, #128	; 0x80
   2cb84:	ldreq	sp, [r4], #2307	; 0x903
   2cb88:			; <UNDEFINED> instruction: 0xf422bf58
   2cb8c:			; <UNDEFINED> instruction: 0xf8d10000
   2cb90:			; <UNDEFINED> instruction: 0xf8c3208c
   2cb94:	andcc	r0, r1, #16, 8	; 0x10000000
   2cb98:	addcs	pc, ip, r1, asr #17
   2cb9c:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
   2cba0:	bicsle	r2, fp, r0, lsl #22
   2cba4:			; <UNDEFINED> instruction: 0xf04f4b85
   2cba8:	stmiapl	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
   2cbac:			; <UNDEFINED> instruction: 0xff9af019
   2cbb0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2cbb4:	addshi	pc, fp, r0
   2cbb8:			; <UNDEFINED> instruction: 0xf8df4b81
   2cbbc:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
   2cbc0:	andlt	pc, r4, #14614528	; 0xdf0000
   2cbc4:	ldrbtmi	r3, [r9], #784	; 0x310
   2cbc8:	ldmdbeq	r0, {r0, r3, r8, ip, sp, lr, pc}
   2cbcc:	mcr	4, 0, r4, cr9, cr11, {7}
   2cbd0:	blmi	1fbb618 <tcgetattr@plt+0x1fb3ebc>
   2cbd4:	mcr	4, 0, r4, cr8, cr11, {3}
   2cbd8:			; <UNDEFINED> instruction: 0xf8d53a10
   2cbdc:	blcs	38f44 <tcgetattr@plt+0x317e8>
   2cbe0:			; <UNDEFINED> instruction: 0xf8d5d07e
   2cbe4:			; <UNDEFINED> instruction: 0x464940fc
   2cbe8:	ldrsbtcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   2cbec:	stmdavs	sl!, {r3, r4, r6, r9, sl, lr}
   2cbf0:			; <UNDEFINED> instruction: 0xf7fa9400
   2cbf4:	vnmla.f32	s30, s17, s7
   2cbf8:			; <UNDEFINED> instruction: 0xf8d51a10
   2cbfc:			; <UNDEFINED> instruction: 0xf7fd0110
   2cc00:	stmdacs	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2cc04:	rsble	r4, fp, r4, lsl #12
   2cc08:			; <UNDEFINED> instruction: 0xf8d54971
   2cc0c:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
   2cc10:			; <UNDEFINED> instruction: 0xffeaf7fd
   2cc14:			; <UNDEFINED> instruction: 0x2c009b03
   2cc18:	ldmdavs	lr, {r1, r2, r3, r5, r6, r8, ip, lr, pc}
   2cc1c:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx7
   2cc20:	sbchi	pc, r2, r0
   2cc24:	strpl	pc, [r0], #-1103	; 0xfffffbb1
   2cc28:	strbeq	pc, [r0], #-704	; 0xfffffd40	; <UNPREDICTABLE>
   2cc2c:	bls	fe468454 <tcgetattr@plt+0xfe460cf8>
   2cc30:			; <UNDEFINED> instruction: 0x462346ba
   2cc34:	blt	468460 <tcgetattr@plt+0x460d04>
   2cc38:	ldrmi	r4, [r8], r4, lsl #12
   2cc3c:	mcrvs	0, 6, lr, cr3, cr6, {0}
   2cc40:	blne	1706eb4 <tcgetattr@plt+0x16ff758>
   2cc44:			; <UNDEFINED> instruction: 0xf383fab3
   2cc48:			; <UNDEFINED> instruction: 0x4630095b
   2cc4c:	ldmib	r6, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   2cc50:			; <UNDEFINED> instruction: 0xf00ab922
   2cc54:	bl	feaabfa8 <tcgetattr@plt+0xfeaa484c>
   2cc58:	addmi	r0, r7, #0
   2cc5c:			; <UNDEFINED> instruction: 0x4607bf38
   2cc60:	svclt	0x003845da
   2cc64:			; <UNDEFINED> instruction: 0xf8d646da
   2cc68:	strdlt	r6, [r6, r8]!
   2cc6c:	ldreq	pc, [r0], #2262	; 0x8d6
   2cc70:	rscsle	r2, r8, r0, lsl #16
   2cc74:	ldrcc	pc, [r0], #-2262	; 0xfffff72a
   2cc78:	svcpl	0x0092f413
   2cc7c:	andeq	lr, r8, #12288	; 0x3000
   2cc80:			; <UNDEFINED> instruction: 0xf5b2d1f1
   2cc84:	rscle	r5, lr, r0, lsl #30
   2cc88:	bicsle	r2, r8, r0, lsl #24
   2cc8c:			; <UNDEFINED> instruction: 0xf0084629
   2cc90:			; <UNDEFINED> instruction: 0x4603fef7
   2cc94:	mrc	7, 0, lr, cr8, cr9, {6}
   2cc98:	blx	fee136e0 <tcgetattr@plt+0xfee0bf84>
   2cc9c:	cdp	4, 1, cr15, cr9, cr7, {4}
   2cca0:	stmdbeq	r4!, {r4, r9, fp, ip, sp, pc}^
   2cca4:	svceq	0x0000f1ba
   2cca8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   2ccac:	streq	pc, [r1], #-132	; 0xffffff7c
   2ccb0:	ldrsbtcs	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   2ccb4:	tstle	r3, r2, asr r5
   2ccb8:	ldrsbtcs	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   2ccbc:	ldrhle	r4, [r9], #-42	; 0xffffffd6
   2ccc0:	subsle	r2, r7, r0, lsl #24
   2ccc4:	ldrbmi	r4, [r3], -r3, asr #16
   2ccc8:	cdp	8, 1, cr6, cr9, cr10, {1}
   2cccc:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
   2ccd0:			; <UNDEFINED> instruction: 0xf7fa9700
   2ccd4:			; <UNDEFINED> instruction: 0x463afa73
   2ccd8:			; <UNDEFINED> instruction: 0x46284651
   2ccdc:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
   2cce0:			; <UNDEFINED> instruction: 0xf0194628
   2cce4:	strmi	pc, [r5], -r3, asr #29
   2cce8:			; <UNDEFINED> instruction: 0xf47f2800
   2ccec:	andlt	sl, r5, r6, ror pc
   2ccf0:	blhi	167fec <tcgetattr@plt+0x160890>
   2ccf4:	svchi	0x00f0e8bd
   2ccf8:			; <UNDEFINED> instruction: 0xf04f681c
   2ccfc:	stccs	7, cr3, [r0], {255}	; 0xff
   2cd00:	vst4.16	{d29-d32}, [pc :64], r4
   2cd04:	vsubhn.i16	d21, q0, q0
   2cd08:	cfmadd32	mvax2, mvfx0, mvfx8, mvfx0
   2cd0c:	ssatmi	r9, #27, r0, lsl #21
   2cd10:	mcr	6, 0, r4, cr9, cr3, {1}
   2cd14:			; <UNDEFINED> instruction: 0x4606ba10
   2cd18:	muls	r6, r8, r6
   2cd1c:	ldmvs	fp, {r0, r1, r6, r7, r9, sl, fp, sp, lr}
   2cd20:	blx	fecf3a94 <tcgetattr@plt+0xfecec338>
   2cd24:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2cd28:	cmplt	fp, r0, lsr #12
   2cd2c:	stmdblt	r2!, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
   2cd30:	stc2l	0, cr15, [r4], #-40	; 0xffffffd8
   2cd34:	andeq	lr, r0, r9, lsr #23
   2cd38:	svclt	0x00284287
   2cd3c:	ldrbmi	r4, [sl, #1543]	; 0x607
   2cd40:	ldrbmi	fp, [sl], r8, lsr #30
   2cd44:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   2cd48:			; <UNDEFINED> instruction: 0xf8d4b1fc
   2cd4c:	stmdacs	r0, {r4, r7, sl}
   2cd50:			; <UNDEFINED> instruction: 0xf8d4d0f8
   2cd54:			; <UNDEFINED> instruction: 0xf4133410
   2cd58:	b	104ba8 <tcgetattr@plt+0xfd44c>
   2cd5c:	mvnsle	r0, r8, lsl #4
   2cd60:	svcpl	0x0000f5b2
   2cd64:	cdpcs	0, 0, cr13, cr0, cr14, {7}
   2cd68:			; <UNDEFINED> instruction: 0x4629d1d8
   2cd6c:	cdp2	0, 8, cr15, cr8, cr8, {0}
   2cd70:	ldrb	r4, [r9, r3, lsl #12]
   2cd74:			; <UNDEFINED> instruction: 0xf00f4628
   2cd78:	strtmi	pc, [r8], -r3, ror #29
   2cd7c:	mrc2	0, 3, pc, cr6, cr9, {0}
   2cd80:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2cd84:	svcge	0x0029f47f
   2cd88:			; <UNDEFINED> instruction: 0xf1bae7b1
   2cd8c:	svclt	0x00183fff
   2cd90:	svccc	0x00fff1b7
   2cd94:	bls	fe4685fc <tcgetattr@plt+0xfe460ea0>
   2cd98:	blt	468604 <tcgetattr@plt+0x460ea8>
   2cd9c:	strcs	fp, [r1], #-3852	; 0xfffff0f4
   2cda0:			; <UNDEFINED> instruction: 0xf0842400
   2cda4:	str	r0, [r3, r1, lsl #8]
   2cda8:	str	r4, [r1, r2, lsr #13]
   2cdac:			; <UNDEFINED> instruction: 0xe77f46ba
   2cdb0:	andeq	r6, r4, r0, ror r0
   2cdb4:	andeq	r0, r0, r8, ror #6
   2cdb8:	strdeq	r0, [r0], -ip
   2cdbc:			; <UNDEFINED> instruction: 0x000003b8
   2cdc0:	andeq	sl, r2, sl, lsl r8
   2cdc4:	andeq	sl, r2, r2, lsl r8
   2cdc8:	ldrdeq	sl, [r2], -ip
   2cdcc:	muleq	r2, ip, r9
   2cdd0:	andeq	r9, r2, r2, ror r9
   2cdd4:	andeq	sl, r2, lr, ror #13
   2cdd8:	ldmib	r0, {r4, r5, r6, sl, ip, sp, pc}^
   2cddc:	addmi	r3, fp, #10485760	; 0xa00000
   2cde0:	stmibvs	r5, {r0, r1, r3, fp, ip, lr, pc}
   2cde4:	addmi	r4, sp, #486539264	; 0x1d000000
   2cde8:	adcsmi	sp, r2, #114688	; 0x1c000
   2cdec:	stmibvs	r4, {r0, r2, r8, r9, ip, lr, pc}^
   2cdf0:	addsmi	r4, r4, #52, 8	; 0x34000000
   2cdf4:	andcs	fp, r0, r8, lsl #31
   2cdf8:	ldmiblt	r6!, {r0, r2, r3, r4, fp, ip, lr, pc}^
   2cdfc:	ldrtmi	r6, [r4], #-2500	; 0xfffff63c
   2ce00:	tstle	sp, #148, 4	; 0x40000009
   2ce04:	cdpne	3, 5, cr11, cr12, cr11, {0}
   2ce08:	eorle	r4, r5, ip, lsl #5
   2ce0c:	ldrmi	r6, [sp], #-2437	; 0xfffff67b
   2ce10:	andsle	r4, sp, r9, lsr #5
   2ce14:			; <UNDEFINED> instruction: 0xd32142a1
   2ce18:	ldrmi	r6, [ip], #-2436	; 0xfffff67c
   2ce1c:	ldmdale	sp, {r0, r5, r7, r9, lr}
   2ce20:	mrcne	1, 3, fp, cr3, cr6, {0}
   2ce24:	mulsle	r5, r3, r2
   2ce28:	ldrtmi	r6, [r3], #-2499	; 0xfffff63d
   2ce2c:	svclt	0x00144293
   2ce30:	rscscc	pc, pc, pc, asr #32
   2ce34:	ldcllt	0, cr2, [r0], #-16
   2ce38:	mrcne	7, 3, r4, cr4, cr0, {3}
   2ce3c:	ldmible	sp, {r2, r4, r7, r9, lr}^
   2ce40:	blcs	347b8 <tcgetattr@plt+0x2d05c>
   2ce44:	stmibvs	r4, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   2ce48:	stmibvs	r4, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2ce4c:	mvnle	r4, r1, lsr #5
   2ce50:	ldrb	r2, [r0, r2]!
   2ce54:	strb	r2, [lr, r3]!
   2ce58:	strb	r2, [ip, r1]!
   2ce5c:	rscscc	pc, pc, pc, asr #32
   2ce60:	svclt	0x0000e7e9
   2ce64:	mvnsmi	lr, #737280	; 0xb4000
   2ce68:			; <UNDEFINED> instruction: 0xf8d0460c
   2ce6c:	movwcs	r1, #1168	; 0x490
   2ce70:	strmi	fp, [r5], -r7, lsl #1
   2ce74:			; <UNDEFINED> instruction: 0xf8d16ece
   2ce78:	ldmvs	r7!, {r2, r7, ip, pc}
   2ce7c:			; <UNDEFINED> instruction: 0x8110f8d7
   2ce80:	movwcc	lr, #6596	; 0x19c4
   2ce84:	movwcc	lr, #14788	; 0x39c4
   2ce88:	movwcc	lr, #22980	; 0x59c4
   2ce8c:	eorvs	r6, r0, r3, ror #3
   2ce90:	blx	fed68ec2 <tcgetattr@plt+0xfed61766>
   2ce94:	ldrcc	pc, [r8], #-2261	; 0xfffff72b
   2ce98:	blcs	3e6b8 <tcgetattr@plt+0x36f5c>
   2ce9c:	mcrcs	0, 0, sp, cr1, cr7, {1}
   2cea0:			; <UNDEFINED> instruction: 0x2601bf38
   2cea4:			; <UNDEFINED> instruction: 0x4648491d
   2cea8:			; <UNDEFINED> instruction: 0xf7fd4479
   2ceac:	b	146c928 <tcgetattr@plt+0x14651cc>
   2ceb0:	svclt	0x00040301
   2ceb4:	adcvs	r2, r3, r1, lsl #6
   2ceb8:			; <UNDEFINED> instruction: 0x46404919
   2cebc:	ldrbtmi	r6, [r9], #-102	; 0xffffff9a
   2cec0:	mrc2	7, 4, pc, cr2, cr13, {7}
   2cec4:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
   2cec8:	andseq	pc, ip, #4, 2
   2cecc:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   2ced0:			; <UNDEFINED> instruction: 0xf10560e0
   2ced4:	movwls	r0, #132	; 0x84
   2ced8:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
   2cedc:	stc2l	0, cr15, [ip, #-60]!	; 0xffffffc4
   2cee0:	ldrdne	lr, [r6], -r4
   2cee4:	ldmib	r4, {r0, r1, r3, r4, r5, fp, sp, lr}^
   2cee8:	ldmib	r4, {r0, r9, sl, fp, lr, pc}^
   2ceec:	stmdavs	sl!, {r2, r8, r9, sl, sp, lr}
   2cef0:	andne	lr, r0, sp, asr #19
   2cef4:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   2cef8:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   2cefc:	ldrbtmi	ip, [r8], #-3588	; 0xfffff1fc
   2cf00:	strvs	lr, [r2, -sp, asr #19]
   2cf04:			; <UNDEFINED> instruction: 0xf95af7fa
   2cf08:	pop	{r0, r1, r2, ip, sp, pc}
   2cf0c:			; <UNDEFINED> instruction: 0xf8d583f0
   2cf10:	blcs	3a0b8 <tcgetattr@plt+0x3295c>
   2cf14:	stmdacs	r0, {r0, r1, r6, r7, r8, ip, lr, pc}
   2cf18:	strb	sp, [r3, lr, asr #1]
   2cf1c:			; <UNDEFINED> instruction: 0x000295bc
   2cf20:	ldrdeq	r1, [r2], -sl
   2cf24:	andeq	sl, r2, ip, ror r5
   2cf28:	strdeq	sl, [r2], -lr
   2cf2c:	svcmi	0x00f0e92d
   2cf30:			; <UNDEFINED> instruction: 0xf8d0460e
   2cf34:	strmi	sl, [r7], -r0
   2cf38:	blhi	1683f4 <tcgetattr@plt+0x160c98>
   2cf3c:			; <UNDEFINED> instruction: 0xf8da680c
   2cf40:	stmdbmi	r6, {r4, r7, sl, ip, sp}^
   2cf44:	stmdami	r6, {r0, r3, r7, ip, sp, pc}^
   2cf48:	ldrbtmi	r6, [r9], #-3803	; 0xfffff125
   2cf4c:	ldrdcs	pc, [r0], -sl
   2cf50:	ldrbtmi	r3, [r8], #-284	; 0xfffffee4
   2cf54:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
   2cf58:			; <UNDEFINED> instruction: 0xf7fa9400
   2cf5c:	bvs	fecab420 <tcgetattr@plt+0xfeca3cc4>
   2cf60:	ldmibvs	sl!, {r0, r1, r4, r5, r7, r8, fp, sp, lr}
   2cf64:	addsmi	r4, r3, #184549376	; 0xb000000
   2cf68:	ldmdbvs	fp!, {r4, r5, r6, r8, fp, ip, lr, pc}
   2cf6c:	addsmi	r4, r1, #436207616	; 0x1a000000
   2cf70:	ldmvs	fp!, {r2, r3, r5, r6, r9, ip, lr, pc}
   2cf74:	rsble	r2, lr, r0, lsl #22
   2cf78:	movwls	r6, #26747	; 0x687b
   2cf7c:	teqcc	ip, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
   2cf80:			; <UNDEFINED> instruction: 0xee0869f0
   2cf84:	stmdacs	r0, {r4, r9, fp, ip, sp}
   2cf88:	blmi	de1110 <tcgetattr@plt+0xdd99b4>
   2cf8c:	addeq	pc, r4, #-2147483646	; 0x80000002
   2cf90:	strcs	r4, [r0, #-2357]	; 0xfffff6cb
   2cf94:			; <UNDEFINED> instruction: 0xf8cd447b
   2cf98:	ldrbtmi	sl, [r9], #-28	; 0xffffffe4
   2cf9c:			; <UNDEFINED> instruction: 0x4692331c
   2cfa0:	mcr	6, 0, r4, cr9, cr8, {5}
   2cfa4:	vmov	s16, r1
   2cfa8:	mla	r9, r0, sl, r3
   2cfac:	svclt	0x00844288
   2cfb0:			; <UNDEFINED> instruction: 0xf04f4691
   2cfb4:	stmdale	r4, {r8, r9, fp}
   2cfb8:	stmdbeq	r7, {r5, r7, r8, r9, fp, sp, lr, pc}
   2cfbc:			; <UNDEFINED> instruction: 0xf04f1aff
   2cfc0:	blls	1efbc8 <tcgetattr@plt+0x1e846c>
   2cfc4:	bne	fe46882c <tcgetattr@plt+0xfe4610d0>
   2cfc8:	beq	468834 <tcgetattr@plt+0x4610d8>
   2cfcc:			; <UNDEFINED> instruction: 0xf8cd681a
   2cfd0:	stmib	sp, {r4, ip, pc}^
   2cfd4:	stmib	sp, {r1, sl, ip, sp, pc}^
   2cfd8:	ldmdavs	r3!, {r8, sl, ip, sp, lr}
   2cfdc:			; <UNDEFINED> instruction: 0xf8eef7fa
   2cfe0:	mrc	6, 0, r4, cr8, cr0, {2}
   2cfe4:			; <UNDEFINED> instruction: 0x463b2a10
   2cfe8:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
   2cfec:			; <UNDEFINED> instruction: 0xf8cdb402
   2cff0:	strls	r9, [r0, #-4]
   2cff4:	blx	4e9040 <tcgetattr@plt+0x4e18e4>
   2cff8:	strcc	r6, [r1, #-2544]	; 0xfffff610
   2cffc:	stmdble	r5!, {r3, r5, r7, r9, lr}
   2d000:			; <UNDEFINED> instruction: 0xf8d86af4
   2d004:	stmdbne	r1!, {r2, r3, r4, ip, sp}^
   2d008:	mvnsle	r4, #-1879048183	; 0x90000009
   2d00c:			; <UNDEFINED> instruction: 0x2014f8d8
   2d010:	addsmi	r4, r1, #436207616	; 0x1a000000
   2d014:	bls	1e1be0 <tcgetattr@plt+0x1da484>
   2d018:			; <UNDEFINED> instruction: 0xf8d81ae4
   2d01c:	bvs	fed09084 <tcgetattr@plt+0xfed01928>
   2d020:			; <UNDEFINED> instruction: 0xf8d64414
   2d024:	strtmi	r9, [ip], #-24	; 0xffffffe8
   2d028:			; <UNDEFINED> instruction: 0x2010f8d8
   2d02c:	bl	27db20 <tcgetattr@plt+0x2763c4>
   2d030:	bl	1ed044 <tcgetattr@plt+0x1e58e8>
   2d034:			; <UNDEFINED> instruction: 0xd3b90102
   2d038:	bl	fe8fda60 <tcgetattr@plt+0xfe8f6304>
   2d03c:	svclt	0x00980b07
   2d040:	ldmible	lr!, {r8, r9, sl, sp}
   2d044:	stmdbeq	r3, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
   2d048:	ldr	r2, [sl, r0, lsl #14]!
   2d04c:	ldc	0, cr11, [sp], #36	; 0x24
   2d050:	pop	{r2, r8, r9, fp, pc}
   2d054:	movwls	r8, #28656	; 0x6ff0
   2d058:	svclt	0x0000e790
   2d05c:	andeq	sl, r2, sl, lsr #10
   2d060:	ldrdeq	sl, [r2], -r6
   2d064:	andeq	sl, r2, r0, ror #9
   2d068:	muleq	r2, lr, r4
   2d06c:	ldrblt	r6, [r0, #-3779]!	; 0xfffff13d
   2d070:			; <UNDEFINED> instruction: 0xf8d3689b
   2d074:	orrlt	r4, ip, r0, ror #1
   2d078:	ldrmi	r4, [r5], -lr, lsl #12
   2d07c:			; <UNDEFINED> instruction: 0xf01b4620
   2d080:			; <UNDEFINED> instruction: 0x462afdf1
   2d084:			; <UNDEFINED> instruction: 0x46034631
   2d088:	tstlt	fp, r0, lsr #12
   2d08c:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   2d090:	tstle	r5, r3, asr #24
   2d094:	eormi	pc, r4, #212, 16	; 0xd40000
   2d098:	mvnle	r2, r0, lsl #24
   2d09c:	ldcllt	0, cr2, [r0, #-0]
   2d0a0:	svclt	0x00183800
   2d0a4:	ldcllt	0, cr2, [r0, #-4]!
   2d0a8:			; <UNDEFINED> instruction: 0x4606b5f8
   2d0ac:	ldrmi	r4, [r7], -ip, lsl #12
   2d0b0:	strmi	r4, [r1], -sl, lsl #12
   2d0b4:	ldrmi	r9, [sp], -r7, lsl #16
   2d0b8:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   2d0bc:	blcs	741d0 <tcgetattr@plt+0x6ca74>
   2d0c0:	vstrcs.16	s26, [r1, #-44]	; 0xffffffd4	; <UNPREDICTABLE>
   2d0c4:	stmdacs	r4, {r3, r8, r9, sl, fp, ip, sp, pc}
   2d0c8:	stccs	0, cr13, [r2, #-72]	; 0xffffffb8
   2d0cc:	stmdacs	r3, {r3, r8, r9, sl, fp, ip, sp, pc}
   2d0d0:	stmdals	r6, {r1, r2, r3, ip, lr, pc}
   2d0d4:			; <UNDEFINED> instruction: 0xffe0f01a
   2d0d8:	blx	fed13d00 <tcgetattr@plt+0xfed0c5a4>
   2d0dc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2d0e0:	svclt	0x000c2802
   2d0e4:			; <UNDEFINED> instruction: 0xf0434618
   2d0e8:	tstlt	r8, r1
   2d0ec:	ldcllt	0, cr2, [r8, #4]!
   2d0f0:	ldcllt	0, cr2, [r8]
   2d0f4:	svclt	0x00182f00
   2d0f8:	svclt	0x000c2f0c
   2d0fc:	strcs	r2, [r0, -r1, lsl #14]
   2d100:	svclt	0x000c2d00
   2d104:	strcs	r4, [r1, #-1597]	; 0xfffff9c3
   2d108:	mvnle	r2, r0, lsl #26
   2d10c:	bls	253d34 <tcgetattr@plt+0x24c5d8>
   2d110:	bvs	ff4c7b84 <tcgetattr@plt+0xff4c0428>
   2d114:	stmdbls	r8, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
   2d118:	stmdbls	r6, {r3, r7, r8, fp, sp, lr}
   2d11c:	ldrsbtne	pc, [r8], #129	; 0x81	; <UNPREDICTABLE>
   2d120:	andsle	r4, r4, r8, lsl #5
   2d124:	mvnle	r2, r0, lsl #20
   2d128:	ldmibvs	r0, {r3, r9, fp, ip, pc}^
   2d12c:			; <UNDEFINED> instruction: 0xf8d29a06
   2d130:	addmi	r1, r8, #252	; 0xfc
   2d134:	blcs	618a4 <tcgetattr@plt+0x5a148>
   2d138:	ldmib	sp, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
   2d13c:	stmdaeq	r0, {r0, r1, r2, r9, ip, sp}^
   2d140:	mulsle	r5, r3, r2
   2d144:	svclt	0x00944284
   2d148:	andcs	r2, r1, r0
   2d14c:	bcs	5c934 <tcgetattr@plt+0x551d8>
   2d150:	ldmib	sp, {r1, r2, r3, r6, r7, r8, ip, lr, pc}^
   2d154:	stmdaeq	r3, {r0, r1, r2, r8, sp}^
   2d158:	andle	r4, r4, sl, lsl #5
   2d15c:	svclt	0x0094429e
   2d160:	andcs	r2, r1, r0
   2d164:	addsmi	fp, lr, #248, 26	; 0x3e00
   2d168:	andcs	fp, r0, ip, lsl #31
   2d16c:	ldcllt	0, cr2, [r8, #4]!
   2d170:	svclt	0x008c4284
   2d174:	andcs	r2, r1, r0
   2d178:	svclt	0x0000bdf8
   2d17c:	svcmi	0x00f0e92d
   2d180:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2d184:	blhi	1e8640 <tcgetattr@plt+0x1e0ee4>
   2d188:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2d18c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d190:			; <UNDEFINED> instruction: 0xf8d0b0cb
   2d194:	ldmdavs	fp, {r4, sl, sp}
   2d198:			; <UNDEFINED> instruction: 0xf04f9349
   2d19c:			; <UNDEFINED> instruction: 0xf8df0300
   2d1a0:	andls	r3, r7, ip, asr r8
   2d1a4:	movwls	r4, #54395	; 0xd47b
   2d1a8:	movteq	pc, #18	; <UNPREDICTABLE>
   2d1ac:	movwls	r9, #16904	; 0x4208
   2d1b0:			; <UNDEFINED> instruction: 0xf8dfd011
   2d1b4:			; <UNDEFINED> instruction: 0xf8df284c
   2d1b8:	ldrbtmi	r3, [sl], #-2112	; 0xfffff7c0
   2d1bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d1c0:	subsmi	r9, sl, r9, asr #22
   2d1c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d1c8:	ldrhi	pc, [r1], #-64	; 0xffffffc0
   2d1cc:	ldc	0, cr11, [sp], #300	; 0x12c
   2d1d0:	pop	{r1, r2, r8, r9, fp, pc}
   2d1d4:			; <UNDEFINED> instruction: 0xf8d08ff0
   2d1d8:			; <UNDEFINED> instruction: 0xf8d02490
   2d1dc:	mrcvs	4, 6, r3, cr2, cr8, {0}
   2d1e0:	ldrdls	pc, [r8], -r2
   2d1e4:			; <UNDEFINED> instruction: 0x4110f8d9
   2d1e8:			; <UNDEFINED> instruction: 0xf0002b00
   2d1ec:			; <UNDEFINED> instruction: 0xf00a8317
   2d1f0:	bls	26c384 <tcgetattr@plt+0x264c28>
   2d1f4:	orrvc	pc, r0, #2
   2d1f8:	svclt	0x00044303
   2d1fc:	tsteq	r0, #34	; 0x22	; <UNPREDICTABLE>
   2d200:	blls	211e28 <tcgetattr@plt+0x20a6cc>
   2d204:	strtcc	pc, [r8], #2259	; 0x8d3
   2d208:	blls	25967c <tcgetattr@plt+0x251f20>
   2d20c:	movwvc	pc, #67	; 0x43	; <UNPREDICTABLE>
   2d210:			; <UNDEFINED> instruction: 0xf8df9308
   2d214:			; <UNDEFINED> instruction: 0x462017f0
   2d218:			; <UNDEFINED> instruction: 0xf7fd4479
   2d21c:	b	146c5b8 <tcgetattr@plt+0x1464e5c>
   2d220:			; <UNDEFINED> instruction: 0xf0000301
   2d224:			; <UNDEFINED> instruction: 0xf8d982f7
   2d228:	stccs	0, cr4, [r0], {224}	; 0xe0
   2d22c:	rscshi	pc, r2, #0
   2d230:			; <UNDEFINED> instruction: 0x27d4f8df
   2d234:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2d238:			; <UNDEFINED> instruction: 0x37d0f8df
   2d23c:			; <UNDEFINED> instruction: 0xf8cd447a
   2d240:	ldrbtmi	r9, [fp], #-20	; 0xffffffec
   2d244:	bcs	fe468a70 <tcgetattr@plt+0xfe461314>
   2d248:			; <UNDEFINED> instruction: 0xee09aa19
   2d24c:	blge	103ba94 <tcgetattr@plt+0x1034338>
   2d250:	bcs	468a78 <tcgetattr@plt+0x46131c>
   2d254:	bls	17ecc0 <tcgetattr@plt+0x177564>
   2d258:			; <UNDEFINED> instruction: 0xf5044648
   2d25c:			; <UNDEFINED> instruction: 0xf8d27bb8
   2d260:			; <UNDEFINED> instruction: 0xf8d230d8
   2d264:	adcmi	r1, r3, #16, 2
   2d268:	cdp	15, 1, cr11, cr9, cr12, {0}
   2d26c:	vmov	r2, s19
   2d270:			; <UNDEFINED> instruction: 0xf00c2a10
   2d274:	blls	1aca98 <tcgetattr@plt+0x1a533c>
   2d278:			; <UNDEFINED> instruction: 0x1794f8df
   2d27c:			; <UNDEFINED> instruction: 0x0110f8d3
   2d280:			; <UNDEFINED> instruction: 0xf7fd4479
   2d284:	mcrls	12, 0, pc, cr7, cr7, {4}	; <UNPREDICTABLE>
   2d288:	movwcs	r6, #6178	; 0x1822
   2d28c:			; <UNDEFINED> instruction: 0xf0422100
   2d290:	strmi	r4, [r5], -r0, lsl #4
   2d294:			; <UNDEFINED> instruction: 0xf7ed4630
   2d298:	movwcs	pc, #3249	; 0xcb1	; <UNPREDICTABLE>
   2d29c:			; <UNDEFINED> instruction: 0x4631461a
   2d2a0:	strmi	r9, [r7], -r0, lsl #8
   2d2a4:	beq	fe468acc <tcgetattr@plt+0xfe461370>
   2d2a8:			; <UNDEFINED> instruction: 0xf9daf7ee
   2d2ac:	ldrtmi	r4, [r8], -r9, lsr #12
   2d2b0:	blx	fe0eb278 <tcgetattr@plt+0xfe0e3b1c>
   2d2b4:	vstrcs.16	s12, [r3, #-330]	; 0xfffffeb6	; <UNPREDICTABLE>
   2d2b8:	vmax.s8	d4, d16, d2
   2d2bc:	mrc	2, 0, r8, cr8, cr14, {2}
   2d2c0:			; <UNDEFINED> instruction: 0xf5047a10
   2d2c4:			; <UNDEFINED> instruction: 0x465d7cd0
   2d2c8:			; <UNDEFINED> instruction: 0xf8c42300
   2d2cc:	stmdavs	r8!, {r5, r7, r8, ip, sp}
   2d2d0:			; <UNDEFINED> instruction: 0xf8553510
   2d2d4:	ldrtmi	r1, [lr], -ip, lsl #24
   2d2d8:	stccs	8, cr15, [r8], {85}	; 0x55
   2d2dc:			; <UNDEFINED> instruction: 0xf8553710
   2d2e0:	strbmi	r3, [r5, #-3076]!	; 0xfffff3fc
   2d2e4:	mvnsle	ip, pc, lsl #12
   2d2e8:	andcs	r2, r1, #0, 6
   2d2ec:			; <UNDEFINED> instruction: 0x46584619
   2d2f0:			; <UNDEFINED> instruction: 0xf988f003
   2d2f4:	ldrbmi	r2, [sl], -r0, lsl #6
   2d2f8:			; <UNDEFINED> instruction: 0x46404619
   2d2fc:	orrscc	pc, r4, r4, asr #17
   2d300:			; <UNDEFINED> instruction: 0xf000461d
   2d304:			; <UNDEFINED> instruction: 0xf8bdfdc1
   2d308:			; <UNDEFINED> instruction: 0xf0466115
   2d30c:	movwcs	r0, #1664	; 0x680
   2d310:	ldrmi	r4, [sl], -r0, asr #12
   2d314:			; <UNDEFINED> instruction: 0xf0264619
   2d318:			; <UNDEFINED> instruction: 0xf8ad0680
   2d31c:			; <UNDEFINED> instruction: 0xf0016115
   2d320:			; <UNDEFINED> instruction: 0x4649fb93
   2d324:	movwcs	r4, #1578	; 0x62a
   2d328:	movwls	r4, #1600	; 0x640
   2d32c:			; <UNDEFINED> instruction: 0xf7f04653
   2d330:	strbmi	pc, [r0], -fp, asr #24	; <UNPREDICTABLE>
   2d334:			; <UNDEFINED> instruction: 0xff7af001
   2d338:			; <UNDEFINED> instruction: 0xf7d94650
   2d33c:	cdp	13, 1, cr14, cr8, cr14, {7}
   2d340:			; <UNDEFINED> instruction: 0xf7ed0a90
   2d344:	ldmdbls	fp, {r0, r4, r6, r9, fp, ip, sp, lr, pc}
   2d348:	ldrsbeq	pc, [r8, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   2d34c:	blx	106b31c <tcgetattr@plt+0x1063bc0>
   2d350:			; <UNDEFINED> instruction: 0xf0002800
   2d354:	mrc	2, 0, r8, cr8, cr3, {2}
   2d358:	movwcs	r0, #6672	; 0x1a10
   2d35c:			; <UNDEFINED> instruction: 0xf0039304
   2d360:			; <UNDEFINED> instruction: 0xf8d4f8f3
   2d364:	sfmcs	f4, 4, [r0], {36}	; 0x24
   2d368:	svcge	0x0075f47f
   2d36c:	tstlt	fp, r4, lsl #22
   2d370:			; <UNDEFINED> instruction: 0xf4439b08
   2d374:	movwls	r6, #33664	; 0x8380
   2d378:	bne	468be0 <tcgetattr@plt+0x461484>
   2d37c:			; <UNDEFINED> instruction: 0xf7ff9807
   2d380:	blls	26c94c <tcgetattr@plt+0x2651f0>
   2d384:	svcvs	0x0081f413
   2d388:	sbchi	pc, ip, r0
   2d38c:	ldmdbls	ip, {r0, r3, r4, r9, fp, ip, pc}
   2d390:	ldrcc	pc, [r0], #2258	; 0x8d2
   2d394:	ldmdavs	r2, {r1, r3, r9, ip, pc}
   2d398:	ldmvs	ip, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, lr}
   2d39c:	stmdbcs	r0, {r0, r1, r5, fp, sp, lr}
   2d3a0:	subhi	pc, r5, #64	; 0x40
   2d3a4:			; <UNDEFINED> instruction: 0xf8dfae2e
   2d3a8:			; <UNDEFINED> instruction: 0xf8df166c
   2d3ac:	stclge	6, cr0, [r0, #-432]	; 0xfffffe50
   2d3b0:	bvs	fe468bdc <tcgetattr@plt+0xfe461480>
   2d3b4:			; <UNDEFINED> instruction: 0xf8d44479
   2d3b8:	ldrbtmi	r4, [r8], #-272	; 0xfffffef0
   2d3bc:	bhi	fe468c28 <tcgetattr@plt+0xfe4614cc>
   2d3c0:			; <UNDEFINED> instruction: 0xf7f93154
   2d3c4:			; <UNDEFINED> instruction: 0xf8dffefb
   2d3c8:			; <UNDEFINED> instruction: 0x46212654
   2d3cc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   2d3d0:			; <UNDEFINED> instruction: 0xf00c462f
   2d3d4:			; <UNDEFINED> instruction: 0xf8dffd57
   2d3d8:	strtmi	r2, [r1], -r8, asr #12
   2d3dc:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   2d3e0:	ldrbteq	pc, [pc], #-111	; 2d3e8 <tcgetattr@plt+0x25c8c>	; <UNPREDICTABLE>
   2d3e4:	stc2l	0, cr15, [lr, #-48]	; 0xffffffd0
   2d3e8:	tstmi	r5, sp, lsl #17	; <UNPREDICTABLE>
   2d3ec:	stceq	0, cr15, [r0], {79}	; 0x4f
   2d3f0:	tstgt	r6, sp, lsl #17	; <UNPREDICTABLE>
   2d3f4:	cdpge	15, 3, cr12, cr7, cr15, {0}
   2d3f8:	sbcmi	pc, sp, sp, lsl #17
   2d3fc:	bpl	468c2c <tcgetattr@plt+0x4614d0>
   2d400:	bvs	fe468c30 <tcgetattr@plt+0xfe4614d4>
   2d404:	sbcgt	pc, lr, sp, lsl #17
   2d408:			; <UNDEFINED> instruction: 0xf06fad25
   2d40c:	strgt	r0, [pc], -pc, ror #28
   2d410:	svcgt	0x000f462c
   2d414:	strgt	r9, [pc], -pc, lsl #10
   2d418:			; <UNDEFINED> instruction: 0x000fe8b8
   2d41c:			; <UNDEFINED> instruction: 0xf88d683f
   2d420:			; <UNDEFINED> instruction: 0xf88dc0f2
   2d424:	ldrshtvs	lr, [r7], -r1
   2d428:	ldm	r8!, {r0, r1, r2, r3, sl, lr, pc}
   2d42c:	stcls	0, cr0, [sl, #-60]	; 0xffffffc4
   2d430:			; <UNDEFINED> instruction: 0xf8d59f1a
   2d434:			; <UNDEFINED> instruction: 0xf8d8608c
   2d438:	adcsmi	r5, r7, #0
   2d43c:			; <UNDEFINED> instruction: 0xf88dc40f
   2d440:	eorvs	lr, r5, r9, lsr #1
   2d444:	adcgt	pc, sl, sp, lsl #17
   2d448:	blls	2e1600 <tcgetattr@plt+0x2d9ea4>
   2d44c:	ldrbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   2d450:	andsgt	pc, r4, sp, asr #17
   2d454:	ldrdcc	pc, [r8], r3
   2d458:	andls	r4, lr, #2046820352	; 0x7a000000
   2d45c:	subsle	r2, sl, r0, lsl #22
   2d460:			; <UNDEFINED> instruction: 0xf8df2200
   2d464:	andls	r3, r4, #196, 10	; 0x31000000
   2d468:	ldmpl	r3, {r0, r2, r3, r9, fp, ip, pc}^
   2d46c:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
   2d470:	blls	1470f4 <tcgetattr@plt+0x13f998>
   2d474:	ldrdhi	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2d478:	blls	17e4f8 <tcgetattr@plt+0x176d9c>
   2d47c:	ldrmi	r9, [pc], #-2588	; 2d484 <tcgetattr@plt+0x25d28>
   2d480:			; <UNDEFINED> instruction: 0xf8d89b09
   2d484:	andls	fp, r6, #144, 8	; 0x90000000
   2d488:	movwls	r6, #51547	; 0xc95b
   2d48c:	ldrdcc	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   2d490:	ldrdge	pc, [r8], -r3
   2d494:	ldrsbtcc	pc, [r8], #138	; 0x8a	; <UNPREDICTABLE>
   2d498:	ldrsbne	pc, [r8], #138	; 0x8a	; <UNPREDICTABLE>
   2d49c:			; <UNDEFINED> instruction: 0x910b429e
   2d4a0:	msrhi	(UNDEF: 103), r0
   2d4a4:	ldrsbtcc	pc, [ip], #138	; 0x8a	; <UNPREDICTABLE>
   2d4a8:	vqsub.s8	d4, d16, d15
   2d4ac:			; <UNDEFINED> instruction: 0xf8da8162
   2d4b0:	bcs	3d838 <tcgetattr@plt+0x360dc>
   2d4b4:	stmdblt	r4!, {r0, r2, r4, r6, ip, lr, pc}
   2d4b8:			; <UNDEFINED> instruction: 0xf8d4e15b
   2d4bc:	sfmcs	f4, 4, [r0], {36}	; 0x24
   2d4c0:	strtmi	sp, [r0], -sp, asr #32
   2d4c4:	blx	ff3e953a <tcgetattr@plt+0xff3e1dde>
   2d4c8:	rscsle	r2, r6, r0, lsl #16
   2d4cc:	bvs	ff913cec <tcgetattr@plt+0xff90c590>
   2d4d0:	svclt	0x000e2a01
   2d4d4:	mvnscc	pc, #-1073741824	; 0xc0000000
   2d4d8:	ldmne	fp, {r1, r5, r6, r7, r8, fp, sp, lr}
   2d4dc:			; <UNDEFINED> instruction: 0xd1ec429f
   2d4e0:			; <UNDEFINED> instruction: 0xf8d46aa3
   2d4e4:	ldfnes	f2, [r9], {160}	; 0xa0
   2d4e8:	movwcc	r4, #5139	; 0x1413
   2d4ec:	svclt	0x008c429e
   2d4f0:	movwcs	r2, #4864	; 0x1300
   2d4f4:	svclt	0x0038428e
   2d4f8:	blcs	36100 <tcgetattr@plt+0x2e9a4>
   2d4fc:	blls	2e1878 <tcgetattr@plt+0x2da11c>
   2d500:			; <UNDEFINED> instruction: 0xf8d39a04
   2d504:	andcc	r3, r1, #136	; 0x88
   2d508:	addsmi	r9, sl, #4, 4	; 0x40000000
   2d50c:	bls	2e23d0 <tcgetattr@plt+0x2dac74>
   2d510:			; <UNDEFINED> instruction: 0xf8d29f1a
   2d514:	bls	18574c <tcgetattr@plt+0x17dff0>
   2d518:	andls	r3, r5, #268435456	; 0x10000000
   2d51c:	blne	ffcbed68 <tcgetattr@plt+0xffcb760c>
   2d520:	orrsle	r4, fp, #268435465	; 0x10000009
   2d524:	ldreq	r9, [r9, -r8, lsl #22]
   2d528:	eorhi	pc, pc, #0, 2
   2d52c:	teqlt	r3, sl, lsl fp
   2d530:	tstcs	r0, #8, 20	; 0x8000
   2d534:	movwne	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   2d538:			; <UNDEFINED> instruction: 0xf040421a
   2d53c:	blls	20dd10 <tcgetattr@plt+0x2065b4>
   2d540:	strtcc	pc, [r8], #2259	; 0x8d3
   2d544:	bls	259a18 <tcgetattr@plt+0x2522bc>
   2d548:	strle	r0, [r3, #-402]	; 0xfffffe6e
   2d54c:	bne	468db4 <tcgetattr@plt+0x461658>
   2d550:	ldrmi	r9, [r8, r7, lsl #16]
   2d554:	addcc	r9, r4, r7, lsl #16
   2d558:	blx	fe86959e <tcgetattr@plt+0xfe861e42>
   2d55c:			; <UNDEFINED> instruction: 0xf8dae629
   2d560:	stccs	0, cr4, [r0], {224}	; 0xe0
   2d564:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   2d568:	mrcne	12, 3, r1, cr13, cr11, {3}
   2d56c:	bcc	fe468d94 <tcgetattr@plt+0xfe461638>
   2d570:	mcr	12, 0, r1, cr9, cr3, {3}
   2d574:	movwcs	r3, #2576	; 0xa10
   2d578:			; <UNDEFINED> instruction: 0x46204699
   2d57c:	blx	1ce95f2 <tcgetattr@plt+0x1ce1e96>
   2d580:	suble	r2, r5, r0, lsl #16
   2d584:	tstlt	r3, r3, lsr #21
   2d588:	addsmi	r1, r6, #1440	; 0x5a0
   2d58c:	stmibvs	r2!, {r0, r1, r2, r3, r4, r5, r8, r9, ip, lr, pc}
   2d590:	addsmi	r4, lr, #318767104	; 0x13000000
   2d594:	bvs	ff923688 <tcgetattr@plt+0xff91bf2c>
   2d598:	mrcne	1, 2, fp, cr10, cr3, {0}
   2d59c:	teqle	r6, #1879048201	; 0x70000009
   2d5a0:	ldrmi	r6, [r3], #-2530	; 0xfffff61e
   2d5a4:	ldmdale	r2!, {r0, r1, r2, r3, r4, r7, r9, lr}
   2d5a8:	ldreq	pc, [r0], #2264	; 0x8d8
   2d5ac:			; <UNDEFINED> instruction: 0x4631463a
   2d5b0:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   2d5b4:	adcle	r2, r2, r0, lsl #16
   2d5b8:	ldreq	pc, [r0], #2264	; 0x8d8
   2d5bc:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d5c0:			; <UNDEFINED> instruction: 0xf0402e00
   2d5c4:	mrc	0, 0, r8, cr9, cr13, {5}
   2d5c8:			; <UNDEFINED> instruction: 0x463a1a10
   2d5cc:	stc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
   2d5d0:			; <UNDEFINED> instruction: 0xf049b108
   2d5d4:	blls	1af9ec <tcgetattr@plt+0x1a8290>
   2d5d8:			; <UNDEFINED> instruction: 0xf0002b01
   2d5dc:	svccs	0x000080a2
   2d5e0:	addhi	pc, lr, r0, asr #32
   2d5e4:	stmdbeq	r2, {r0, r3, r6, ip, sp, lr, pc}
   2d5e8:	ldrsbtcc	pc, [ip], #138	; 0x8a	; <UNPREDICTABLE>
   2d5ec:	vqsub.s8	d20, d16, d15
   2d5f0:			; <UNDEFINED> instruction: 0xf1a98095
   2d5f4:			; <UNDEFINED> instruction: 0xf1b90903
   2d5f8:	stmdale	r8, {r2, r3, r8, r9, sl, fp}
   2d5fc:			; <UNDEFINED> instruction: 0xf009e8df
   2d600:	ldrbtvc	r0, [r7], #-1914	; 0xfffff886
   2d604:	blvs	1baf3d0 <tcgetattr@plt+0x1ba7c74>
   2d608:	cfstr64vc	mvdx6, [r2, #-416]!	; 0xfffffe60
   2d60c:	ssatmi	r0, #2, lr, asr #0
   2d610:	eormi	pc, r4, #212, 16	; 0xd40000
   2d614:	lslsle	r2, r0, #24
   2d618:	strbmi	r2, [ip], -ip, lsl #10
   2d61c:	bls	2ff0c8 <tcgetattr@plt+0x2f796c>
   2d620:	blls	1bef0c <tcgetattr@plt+0x1b77b0>
   2d624:	strls	r4, [r2], #-1584	; 0xfffff9d0
   2d628:	stmeq	r4, {r3, r8, ip, sp, lr, pc}
   2d62c:	strbmi	r9, [sl], -r1, lsl #4
   2d630:	andge	pc, r0, sp, asr #17
   2d634:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
   2d638:			; <UNDEFINED> instruction: 0xf8db9a09
   2d63c:	ldmdbvs	r2, {r2, r3, r5, r6, ip}^
   2d640:	ldrbmi	r4, [r8], -r3, lsl #12
   2d644:			; <UNDEFINED> instruction: 0xf007469b
   2d648:	stmiblt	r0, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}^
   2d64c:	svceq	0x0000f1bb
   2d650:	addhi	pc, r8, r0
   2d654:	bne	fe468ec0 <tcgetattr@plt+0xfe461764>
   2d658:	strbmi	r2, [r0], -r0, lsl #4
   2d65c:			; <UNDEFINED> instruction: 0xf9b0f010
   2d660:			; <UNDEFINED> instruction: 0xb32b9b1b
   2d664:			; <UNDEFINED> instruction: 0x46409a1a
   2d668:	stmdbls	r4, {r0, r2, r8, r9, fp, ip, pc}
   2d66c:			; <UNDEFINED> instruction: 0xf00f441a
   2d670:	blls	3ec454 <tcgetattr@plt+0x3e4cf8>
   2d674:	ldclpl	6, cr4, [r9, #-256]	; 0xffffff00
   2d678:			; <UNDEFINED> instruction: 0xffdcf00e
   2d67c:	bls	367380 <tcgetattr@plt+0x35fc24>
   2d680:	blls	1bef6c <tcgetattr@plt+0x1b7810>
   2d684:	strls	r4, [r2], #-1584	; 0xfffff9d0
   2d688:	strbmi	r9, [sl], -r1, lsl #4
   2d68c:	andge	pc, r0, sp, asr #17
   2d690:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   2d694:	sbcsle	r2, r9, r0, lsl #16
   2d698:	svceq	0x0000f1bb
   2d69c:	adcshi	pc, r3, r0
   2d6a0:	andcs	r9, r0, #245760	; 0x3c000
   2d6a4:			; <UNDEFINED> instruction: 0xf0104640
   2d6a8:	blls	72bcdc <tcgetattr@plt+0x724580>
   2d6ac:	bicsle	r2, r9, r0, lsl #22
   2d6b0:	andne	lr, r4, #3620864	; 0x374000
   2d6b4:			; <UNDEFINED> instruction: 0xf00f4640
   2d6b8:			; <UNDEFINED> instruction: 0xe7dafb53
   2d6bc:	stmdbeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d6c0:	str	r4, [ip, sp, asr #12]!
   2d6c4:	strtmi	r2, [r9], r7, lsl #10
   2d6c8:	strcs	lr, [r2, #-1961]	; 0xfffff857
   2d6cc:	str	r4, [r6, r9, lsr #13]!
   2d6d0:	strtmi	r2, [r9], sl, lsl #10
   2d6d4:	strcs	lr, [r6, #-1955]	; 0xfffff85d
   2d6d8:	str	r4, [r0, r9, lsr #13]!
   2d6dc:	strtmi	r2, [r9], r4, lsl #10
   2d6e0:	strcs	lr, [r9, #-1949]	; 0xfffff863
   2d6e4:	ldr	r4, [sl, r9, lsr #13]
   2d6e8:	strtmi	r2, [r9], r5, lsl #10
   2d6ec:	strcs	lr, [r3, #-1943]	; 0xfffff869
   2d6f0:	ldr	r4, [r4, r9, lsr #13]
   2d6f4:	strtmi	r2, [r9], r1, lsl #10
   2d6f8:	strcs	lr, [r8, #-1937]	; 0xfffff86f
   2d6fc:	str	r4, [lr, r9, lsr #13]
   2d700:	ldreq	pc, [r0], #2264	; 0x8d8
   2d704:	ldrtmi	r4, [r1], -sl, lsr #12
   2d708:	ldc2	7, cr15, [r0], #1020	; 0x3fc
   2d70c:			; <UNDEFINED> instruction: 0xf47f2800
   2d710:			; <UNDEFINED> instruction: 0xf8daaf69
   2d714:	addsmi	r3, pc, #252	; 0xfc
   2d718:	svcge	0x006bf63f
   2d71c:	ldreq	pc, [r0], #2264	; 0x8d8
   2d720:			; <UNDEFINED> instruction: 0xf8d8e003
   2d724:	svccs	0x00000490
   2d728:	mnfez	f5, f0
   2d72c:			; <UNDEFINED> instruction: 0x46312a90
   2d730:	ldc2	7, cr15, [ip], {255}	; 0xff
   2d734:			; <UNDEFINED> instruction: 0xf43f2800
   2d738:			; <UNDEFINED> instruction: 0xf049af5c
   2d73c:	ldrb	r0, [r8, -r1, lsl #18]
   2d740:			; <UNDEFINED> instruction: 0x463a1e71
   2d744:	ldc2	7, cr15, [r2], {255}	; 0xff
   2d748:	ldrsbtcc	pc, [r8], #138	; 0x8a	; <UNPREDICTABLE>
   2d74c:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   2d750:			; <UNDEFINED> instruction: 0xf04fbf18
   2d754:	addsmi	r0, lr, #8, 18	; 0x20000
   2d758:			; <UNDEFINED> instruction: 0xf8d8bf98
   2d75c:			; <UNDEFINED> instruction: 0xf63f0490
   2d760:			; <UNDEFINED> instruction: 0xe730af3a
   2d764:	bne	468fd4 <tcgetattr@plt+0x461878>
   2d768:			; <UNDEFINED> instruction: 0x4640465a
   2d76c:			; <UNDEFINED> instruction: 0xf928f010
   2d770:	strcs	lr, [ip, #-1910]	; 0xfffff88a
   2d774:	strtmi	r2, [r9], r0, lsl #8
   2d778:	mrc	7, 0, lr, cr8, cr1, {2}
   2d77c:			; <UNDEFINED> instruction: 0xf504ca10
   2d780:			; <UNDEFINED> instruction: 0x465e7ed0
   2d784:			; <UNDEFINED> instruction: 0xf8c43d04
   2d788:	ldmdavs	r0!, {r5, r7, r8, ip, lr}
   2d78c:			; <UNDEFINED> instruction: 0xf8563610
   2d790:	strbtmi	r1, [r7], -ip, lsl #24
   2d794:	stccs	8, cr15, [r8], {86}	; 0x56
   2d798:	ldfeqd	f7, [r0], {12}
   2d79c:	stccc	8, cr15, [r4], {86}	; 0x56
   2d7a0:	smlsdxgt	pc, r6, r5, r4	; <UNPREDICTABLE>
   2d7a4:	movwcs	sp, #497	; 0x1f1
   2d7a8:	strtmi	r2, [r9], -r1, lsl #4
   2d7ac:			; <UNDEFINED> instruction: 0xf0024658
   2d7b0:	movwcs	pc, #3881	; 0xf29	; <UNPREDICTABLE>
   2d7b4:			; <UNDEFINED> instruction: 0x4619465a
   2d7b8:			; <UNDEFINED> instruction: 0xf8c44640
   2d7bc:			; <UNDEFINED> instruction: 0xf0003194
   2d7c0:			; <UNDEFINED> instruction: 0xf8bdfb63
   2d7c4:			; <UNDEFINED> instruction: 0xf0466115
   2d7c8:			; <UNDEFINED> instruction: 0xf8ad0680
   2d7cc:	stfcss	f6, [r0, #-84]	; 0xffffffac
   2d7d0:	cfldrsge	mvf15, [sp, #252]	; 0xfc
   2d7d4:	strcc	r2, [r1], -r0, lsl #12
   2d7d8:			; <UNDEFINED> instruction: 0x46492271
   2d7dc:			; <UNDEFINED> instruction: 0xf0024640
   2d7e0:	adcsmi	pc, r5, #10289152	; 0x9d0000
   2d7e4:			; <UNDEFINED> instruction: 0xf8bdd1f7
   2d7e8:	ldr	r6, [r0, #277]	; 0x115
   2d7ec:	ldrtmi	r4, [r1], -sl, lsr #12
   2d7f0:	ldc2	7, cr15, [ip], #-1020	; 0xfffffc04
   2d7f4:			; <UNDEFINED> instruction: 0xf43f2800
   2d7f8:			; <UNDEFINED> instruction: 0xe6f3aef7
   2d7fc:	beq	469064 <tcgetattr@plt+0x461908>
   2d800:	cdp2	0, 10, cr15, cr2, cr2, {0}
   2d804:	cdp	5, 1, cr14, cr10, cr13, {5}
   2d808:			; <UNDEFINED> instruction: 0x465a1a90
   2d80c:			; <UNDEFINED> instruction: 0xf0104640
   2d810:			; <UNDEFINED> instruction: 0xe725f8d7
   2d814:	vmov.32	d8[0], sl
   2d818:	str	r3, [sp, #2576]!	; 0xa10
   2d81c:			; <UNDEFINED> instruction: 0xf8d39b07
   2d820:	blcs	3a9c8 <tcgetattr@plt+0x3326c>
   2d824:	adchi	pc, lr, r0
   2d828:	blx	ae985a <tcgetattr@plt+0xae20fe>
   2d82c:	ldmdbmi	pc!, {r0, r5, r6, r7, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   2d830:	ldrbtmi	r4, [r9], #-2175	; 0xfffff781
   2d834:	ldrbtmi	r9, [r8], #-3338	; 0xfffff2f6
   2d838:			; <UNDEFINED> instruction: 0xf7f93134
   2d83c:			; <UNDEFINED> instruction: 0xf8d4fcbf
   2d840:	strcc	r4, [r4, #224]	; 0xe0
   2d844:	subsle	r2, pc, r0, lsl #24
   2d848:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d84c:	strtmi	r4, [r0], -sl, lsr #13
   2d850:	blx	2698c4 <tcgetattr@plt+0x262168>
   2d854:	subsle	r2, r2, r0, lsl #16
   2d858:	bvs	ff9d44d0 <tcgetattr@plt+0xff9ccd74>
   2d85c:	bvs	fe8b8468 <tcgetattr@plt+0xfe8b0d0c>
   2d860:	ldrdeq	pc, [r0, r4]!
   2d864:			; <UNDEFINED> instruction: 0xf106bf0c
   2d868:	stmibvs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}^
   2d86c:	andeq	pc, r2, #-2147483648	; 0x80000000
   2d870:	tsteq	r2, r0, lsl #22
   2d874:	ldmne	r6!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   2d878:	addsmi	r9, r9, #31744	; 0x7c00
   2d87c:	svcls	0x001dd93f
   2d880:			; <UNDEFINED> instruction: 0x0c07eb03
   2d884:	eorsle	r4, sl, #411041792	; 0x18800000
   2d888:	ldrd	pc, [r0], sp
   2d88c:	ldmdale	r6!, {r1, r2, r4, r5, r7, r8, sl, lr}
   2d890:	bl	3d4d10 <tcgetattr@plt+0x3cd5b4>
   2d894:	strbmi	r0, [r6, #-2053]	; 0xfffff7fb
   2d898:	strbmi	sp, [r1, #-561]!	; 0xfffffdcf
   2d89c:			; <UNDEFINED> instruction: 0xf04fbf8c
   2d8a0:			; <UNDEFINED> instruction: 0xf04f0800
   2d8a4:	addsmi	r0, sl, #65536	; 0x10000
   2d8a8:			; <UNDEFINED> instruction: 0xf04fbf38
   2d8ac:			; <UNDEFINED> instruction: 0xf1b80800
   2d8b0:			; <UNDEFINED> instruction: 0xf0400f00
   2d8b4:	strbmi	r8, [r1, #-151]!	; 0xffffff69
   2d8b8:			; <UNDEFINED> instruction: 0x2100bf94
   2d8bc:	addsmi	r2, sl, #1073741824	; 0x40000000
   2d8c0:	tstcs	r0, r8, lsr #30
   2d8c4:	addsmi	fp, sl, #1458176	; 0x164000
   2d8c8:	bne	ff05d5ac <tcgetattr@plt+0xff055e50>
   2d8cc:	stmne	r7, {r6, r7, fp, ip}
   2d8d0:	svclt	0x00251a9b
   2d8d4:	bl	fe8b42f8 <tcgetattr@plt+0xfe8acb9c>
   2d8d8:	strmi	r0, [r8], r3, lsl #16
   2d8dc:	bls	6ff110 <tcgetattr@plt+0x6f79b4>
   2d8e0:	cmnle	r7, r0, lsl #20
   2d8e4:	streq	lr, [lr], -r6, lsr #23
   2d8e8:	adcsvc	pc, r8, #4, 10	; 0x1000000
   2d8ec:	ldrbmi	r2, [r0], -r0, lsl #2
   2d8f0:	strhi	lr, [r2], -sp, asr #19
   2d8f4:			; <UNDEFINED> instruction: 0xf8cd9701
   2d8f8:			; <UNDEFINED> instruction: 0xf0109000
   2d8fc:			; <UNDEFINED> instruction: 0xf8d4fd8f
   2d900:	sfmcs	f4, 4, [r0], {36}	; 0x24
   2d904:	ldrbmi	sp, [r5], -r3, lsr #3
   2d908:	strtmi	r2, [r8], -r0, lsl #4
   2d90c:			; <UNDEFINED> instruction: 0xf00f4611
   2d910:	bls	6ac1b4 <tcgetattr@plt+0x6a4a58>
   2d914:	ldrcc	pc, [r0], #2258	; 0x8d2
   2d918:	ldmdavs	r2, {r1, r3, r9, ip, pc}
   2d91c:	ldmvs	ip, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, lr}
   2d920:	ldr	r6, [pc, #-2083]!	; 2d105 <tcgetattr@plt+0x259a9>
   2d924:	stmdbmi	r3, {r0, r3, r4, sl, fp, ip, pc}^
   2d928:			; <UNDEFINED> instruction: 0xf1044843
   2d92c:			; <UNDEFINED> instruction: 0xf8d40684
   2d930:	ldrbtmi	r3, [r9], #-1168	; 0xfffffb70
   2d934:	ldrbtmi	r6, [r8], #-2082	; 0xfffff7de
   2d938:			; <UNDEFINED> instruction: 0xf8d4318c
   2d93c:	cdpvs	3, 13, cr7, cr11, cr8, {5}
   2d940:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
   2d944:	ldc2	7, cr15, [sl], #-996	; 0xfffffc1c
   2d948:	blcs	545bc <tcgetattr@plt+0x4ce60>
   2d94c:	blls	6e1a68 <tcgetattr@plt+0x6da30c>
   2d950:	blcs	36d58 <tcgetattr@plt+0x2f5fc>
   2d954:	cfldrdge	mvd15, [r3, #252]!	; 0xfc
   2d958:			; <UNDEFINED> instruction: 0xf04f2400
   2d95c:			; <UNDEFINED> instruction: 0x46a039ff
   2d960:	movwcs	r4, #1706	; 0x6aa
   2d964:	streq	lr, [r4, #-2826]	; 0xfffff4f6
   2d968:	strls	r4, [r0], #-1561	; 0xfffff9e7
   2d96c:			; <UNDEFINED> instruction: 0x4630463a
   2d970:	stmdals	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2d974:	strls	r3, [r3, #-1025]	; 0xfffffbff
   2d978:	ldc2l	0, cr15, [r0, #-64]	; 0xffffffc0
   2d97c:	addsmi	r9, ip, #26624	; 0x6800
   2d980:	ldrb	sp, [ip, #1007]	; 0x3ef
   2d984:	cdp2	0, 10, cr15, cr2, cr9, {0}
   2d988:	blls	6a6a5c <tcgetattr@plt+0x69f300>
   2d98c:	stmdami	ip!, {r0, r1, r3, r5, r8, fp, lr}
   2d990:	ldrmi	pc, [r0], #2259	; 0x8d3
   2d994:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   2d998:	cmncc	r0, r8, ror r4
   2d99c:	ldmvs	ip, {r0, r1, r5, r6, r7, r9, sl, fp, sp, lr}
   2d9a0:			; <UNDEFINED> instruction: 0xf7f96823
   2d9a4:			; <UNDEFINED> instruction: 0xf8d4fc0b
   2d9a8:	stccs	0, cr4, [r0], {224}	; 0xe0
   2d9ac:	cfldrsge	mvf15, [lr, #252]!	; 0xfc
   2d9b0:	bpl	469218 <tcgetattr@plt+0x461abc>
   2d9b4:			; <UNDEFINED> instruction: 0xf8d4e004
   2d9b8:	sfmcs	f4, 4, [r0], {36}	; 0x24
   2d9bc:	cfldrsge	mvf15, [r6, #252]!	; 0xfc
   2d9c0:			; <UNDEFINED> instruction: 0xf01b4620
   2d9c4:	stmdacs	r0, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   2d9c8:			; <UNDEFINED> instruction: 0x4621d0f5
   2d9cc:			; <UNDEFINED> instruction: 0xf7ff4628
   2d9d0:	ldrb	pc, [r0, sp, lsr #21]!	; <UNPREDICTABLE>
   2d9d4:	ldrmi	r9, [r6], #-2586	; 0xfffff5e6
   2d9d8:			; <UNDEFINED> instruction: 0xf8d4e784
   2d9dc:	blls	6c1c14 <tcgetattr@plt+0x6ba4b8>
   2d9e0:	ldr	r1, [r6, sp, ror #21]!
   2d9e4:	stmdaeq	r3, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
   2d9e8:	movwcs	r4, #1543	; 0x607
   2d9ec:			; <UNDEFINED> instruction: 0xf7d9e777
   2d9f0:	svclt	0x0000eb00
   2d9f4:	andeq	r5, r4, r8, lsl #20
   2d9f8:	andeq	r0, r0, r8, ror r3
   2d9fc:	strdeq	r5, [r4], -r0
   2da00:	ldrdeq	r5, [r4], -sl
   2da04:	andeq	r1, r2, r0, lsl #23
   2da08:	andeq	r9, r2, r8, ror #7
   2da0c:	andeq	r9, r2, r2, ror r4
   2da10:	ldrdeq	r9, [r2], -ip
   2da14:	andeq	sl, r2, r0, asr #1
   2da18:	andeq	lr, r1, r6, lsl pc
   2da1c:	andeq	r9, r2, r6, ror #5
   2da20:	andeq	r9, r2, r6, asr #4
   2da24:	andeq	sl, r2, ip
   2da28:	andeq	r0, r0, r0, ror #6
   2da2c:	andeq	r9, r2, r2, asr #24
   2da30:	muleq	r1, sl, sl
   2da34:	andeq	r9, r2, r2, asr #22
   2da38:	muleq	r1, sl, r9
   2da3c:	andeq	r9, r2, r0, ror #21
   2da40:	andeq	lr, r1, r8, lsr r9
   2da44:			; <UNDEFINED> instruction: 0x460db570
   2da48:	addlt	r4, sl, r6, lsl r9
   2da4c:	ldrbtmi	r4, [r9], #-2582	; 0xfffff5ea
   2da50:	strtcc	pc, [r8], #2256	; 0x8d0
   2da54:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   2da58:			; <UNDEFINED> instruction: 0xf04f9209
   2da5c:	cmplt	fp, r0, lsl #4
   2da60:	blmi	4802b0 <tcgetattr@plt+0x478b54>
   2da64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2da68:	blls	287ad8 <tcgetattr@plt+0x28037c>
   2da6c:			; <UNDEFINED> instruction: 0xf04f405a
   2da70:	tstle	r5, r0, lsl #6
   2da74:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   2da78:	strtmi	r4, [r8], -r4, lsl #12
   2da7c:			; <UNDEFINED> instruction: 0xf8f2f01b
   2da80:	rscle	r2, sp, r0, lsl #16
   2da84:	strtmi	sl, [r0], -r1, lsl #28
   2da88:			; <UNDEFINED> instruction: 0xf7ff4631
   2da8c:	ldrtmi	pc, [r0], -fp, ror #19	; <UNPREDICTABLE>
   2da90:			; <UNDEFINED> instruction: 0xf7ff4629
   2da94:			; <UNDEFINED> instruction: 0xf104fa4b
   2da98:			; <UNDEFINED> instruction: 0xf00f0084
   2da9c:			; <UNDEFINED> instruction: 0xe7dff8ff
   2daa0:	b	fe9eba0c <tcgetattr@plt+0xfe9e42b0>
   2daa4:	andeq	r5, r4, r6, asr #2
   2daa8:	andeq	r0, r0, r8, ror r3
   2daac:	andeq	r5, r4, r0, lsr r1
   2dab0:			; <UNDEFINED> instruction: 0xf00f4610
   2dab4:	svclt	0x0000b845
   2dab8:	push	{r0, r1, r4, r6, r7, fp, ip}
   2dabc:	addsmi	r4, r3, #240, 30	; 0x3c0
   2dac0:	movwls	fp, #4227	; 0x1083
   2dac4:			; <UNDEFINED> instruction: 0xf8dfd936
   2dac8:			; <UNDEFINED> instruction: 0x4615a074
   2dacc:	ldrsbtls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2dad0:	ldrbtmi	r4, [sl], #1543	; 0x607
   2dad4:	ldrbtmi	r4, [r9], #1550	; 0x60e
   2dad8:	b	1407bcc <tcgetattr@plt+0x1400470>
   2dadc:			; <UNDEFINED> instruction: 0xf04f08c5
   2dae0:			; <UNDEFINED> instruction: 0xf8530b00
   2dae4:	movwlt	r1, #36917	; 0x9035
   2dae8:	teqmi	r0, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
   2daec:	stmvs	fp, {r3, r9, sl, lr}
   2daf0:	teqcs	r4, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
   2daf4:			; <UNDEFINED> instruction: 0xb144449b
   2daf8:	teqcs	r4, r4, asr #17	; <UNPREDICTABLE>
   2dafc:	teqcc	r4, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
   2db00:			; <UNDEFINED> instruction: 0xf7d9601c
   2db04:	strtmi	lr, [r1], -sl, lsl #20
   2db08:	ldmdavs	fp!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2db0c:	strbmi	r4, [r3], #-1544	; 0xfffff9f8
   2db10:	andsvs	r6, r4, sl, asr r0
   2db14:	b	6ba80 <tcgetattr@plt+0x64324>
   2db18:			; <UNDEFINED> instruction: 0x465a6831
   2db1c:	bl	7f3d0 <tcgetattr@plt+0x77c74>
   2db20:	ldrbmi	r0, [r1], -fp
   2db24:			; <UNDEFINED> instruction: 0x46486030
   2db28:	blx	126bb16 <tcgetattr@plt+0x12643ba>
   2db2c:	strcc	r9, [r1, #-2817]	; 0xfffff4ff
   2db30:	bicsle	r4, r1, fp, lsr #5
   2db34:	pop	{r0, r1, ip, sp, pc}
   2db38:	svclt	0x00008ff0
   2db3c:	andeq	r9, r2, r2, ror #23
   2db40:	andeq	r9, r2, r6, asr #20
   2db44:			; <UNDEFINED> instruction: 0x4605b570
   2db48:	addlt	r6, r2, ip, ror #16
   2db4c:	ldmdami	r8, {r0, r1, r2, r4, r8, fp, lr}
   2db50:	ldrbtmi	r6, [r9], #-2598	; 0xfffff5da
   2db54:	movwcs	lr, #14804	; 0x39d4
   2db58:	tstcc	ip, r8, ror r4
   2db5c:	stmibvs	r6!, {r0, r9, sl, ip, pc}^
   2db60:			; <UNDEFINED> instruction: 0xf7f99600
   2db64:	stmibvs	r2!, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}^
   2db68:			; <UNDEFINED> instruction: 0xf1052301
   2db6c:			; <UNDEFINED> instruction: 0xf1050120
   2db70:			; <UNDEFINED> instruction: 0xf7ff000c
   2db74:	ldmib	r4, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2db78:	addsmi	r3, r3, #1879048192	; 0x70000000
   2db7c:	stmiavs	ip!, {r0, r1, r4, r9, ip, lr, pc}^
   2db80:	bl	136f88 <tcgetattr@plt+0x12f82c>
   2db84:	bl	12ea98 <tcgetattr@plt+0x12733c>
   2db88:	ldmvs	sl, {r1, r6, r7, sl}
   2db8c:			; <UNDEFINED> instruction: 0xb12a4618
   2db90:	andvs	r6, sl, r9, asr r8
   2db94:	teqne	r4, r2, asr #17	; <UNPREDICTABLE>
   2db98:	ldrsbvs	r6, [sl], #-138	; 0xffffff76
   2db9c:	svcpl	0x0008f843
   2dba0:	sbcvs	r4, r3, r3, lsr #5
   2dba4:	strdlt	sp, [r2], -r1
   2dba8:	svclt	0x0000bd70
   2dbac:	andeq	r9, r2, r2, ror #22
   2dbb0:	andeq	r9, r2, r4, ror #19
   2dbb4:	addlt	fp, r7, r0, lsr r5
   2dbb8:	ldcmi	13, cr4, [r2], #-196	; 0xffffff3c
   2dbbc:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   2dbc0:	stmdavs	r4!, {r8, sl, sp}
   2dbc4:			; <UNDEFINED> instruction: 0xf04f9405
   2dbc8:	vshl.s8	d16, d0, d2
   2dbcc:	stmib	sp, {r4, sl, ip, sp, lr}^
   2dbd0:	cfldrdne	mvd5, [r4], {3}
   2dbd4:	stmiavs	ip, {r2, r4, ip, lr, pc}^
   2dbd8:	svccc	0x00fff1b3
   2dbdc:	bl	fe93f438 <tcgetattr@plt+0xfe937cdc>
   2dbe0:	blx	fed2ebf0 <tcgetattr@plt+0xfed27494>
   2dbe4:	b	142adfc <tcgetattr@plt+0x14236a0>
   2dbe8:	svclt	0x00081454
   2dbec:	cfstrscs	mvf2, [r0], {-0}
   2dbf0:	stmvs	ip, {r0, r1, r2, r3, r4, r5, r8, ip, lr, pc}
   2dbf4:	adcmi	r6, r2, #100, 16	; 0x640000
   2dbf8:			; <UNDEFINED> instruction: 0xf104bf88
   2dbfc:	strdvs	r3, [sp], #95	; 0x5f
   2dc00:	andle	r1, r6, sl, asr ip
   2dc04:	ldmvs	r2, {r1, r3, r7, fp, sp, lr}
   2dc08:	addsmi	r3, r3, #4096	; 0x1000
   2dc0c:	ldrmi	fp, [r3], -r8, lsr #30
   2dc10:	cmnlt	r0, fp, lsl #2
   2dc14:			; <UNDEFINED> instruction: 0xf1056885
   2dc18:			; <UNDEFINED> instruction: 0x46200490
   2dc1c:	ldmib	r4!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dc20:	andcs	fp, r0, #176, 2	; 0x2c
   2dc24:	strtmi	r2, [r0], -r1, lsl #2
   2dc28:	ldmdb	r4, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2dc2c:	bmi	5da194 <tcgetattr@plt+0x5d2a38>
   2dc30:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   2dc34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2dc38:	subsmi	r9, sl, r5, lsl #22
   2dc3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2dc40:	andlt	sp, r7, fp, lsl r1
   2dc44:	stmdbge	r3, {r4, r5, r8, sl, fp, ip, sp, pc}
   2dc48:			; <UNDEFINED> instruction: 0xf7d94620
   2dc4c:			; <UNDEFINED> instruction: 0xe7eeeaf2
   2dc50:	strmi	r4, [r2], -lr, lsl #22
   2dc54:	mvnscc	pc, pc, asr #32
   2dc58:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   2dc5c:			; <UNDEFINED> instruction: 0xf7d99500
   2dc60:	andcs	lr, r0, #22016	; 0x5600
   2dc64:	strtmi	r2, [r0], -r1, lsl #2
   2dc68:	ldm	r4!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dc6c:	bicsle	r2, lr, r0, lsl #16
   2dc70:	stmdbvs	ip, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2dc74:			; <UNDEFINED> instruction: 0xd1bc429c
   2dc78:			; <UNDEFINED> instruction: 0xf7d9e7d9
   2dc7c:	svclt	0x0000e9ba
   2dc80:	ldrdeq	r4, [r4], -r8
   2dc84:	andeq	r0, r0, r8, ror r3
   2dc88:	andeq	r4, r4, r2, ror #30
   2dc8c:			; <UNDEFINED> instruction: 0xfffffe53
   2dc90:	svcmi	0x00f0e92d
   2dc94:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   2dc98:	strmi	r8, [r5], -r2, lsl #22
   2dc9c:	blmi	1c80264 <tcgetattr@plt+0x1c78b08>
   2dca0:	stmdbvs	r2, {r0, r3, r4, r5, r6, sl, lr}
   2dca4:	stmiapl	fp, {r0, r1, r3, r4, r7, ip, sp, pc}^
   2dca8:	tstls	r9, #1769472	; 0x1b0000
   2dcac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2dcb0:	movwls	r6, #18499	; 0x4843
   2dcb4:	ldrbtmi	r4, [fp], #-2924	; 0xfffff494
   2dcb8:	bcs	528d4 <tcgetattr@plt+0x4b178>
   2dcbc:	addshi	pc, sp, r0, asr #32
   2dcc0:	movwcs	r2, #33280	; 0x8200
   2dcc4:	movwcs	lr, #18885	; 0x49c5
   2dcc8:			; <UNDEFINED> instruction: 0xf0402f00
   2dccc:	bls	14def0 <tcgetattr@plt+0x146794>
   2dcd0:	ldmvs	r1, {r0, r1, r4, r7, fp, sp, lr}^
   2dcd4:			; <UNDEFINED> instruction: 0xf8d36912
   2dcd8:	tstls	r6, r8
   2dcdc:			; <UNDEFINED> instruction: 0xf1b89207
   2dce0:	rsble	r0, sl, r0, lsl #30
   2dce4:			; <UNDEFINED> instruction: 0xf10daa08
   2dce8:	ldrtmi	r0, [r8], r4, lsr #22
   2dcec:	mcr	6, 0, r4, cr8, cr9, {5}
   2dcf0:	stmiavs	sl!, {r4, r9, fp, sp}^
   2dcf4:	biceq	lr, r9, pc, asr #20
   2dcf8:			; <UNDEFINED> instruction: 0xf8529103
   2dcfc:	mcrcs	0, 0, r6, cr0, cr9, {1}
   2dd00:	blmi	16e1e60 <tcgetattr@plt+0x16da704>
   2dd04:			; <UNDEFINED> instruction: 0xf8529a05
   2dd08:	and	sl, fp, r3
   2dd0c:	teqcs	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2dd10:			; <UNDEFINED> instruction: 0xf8c34620
   2dd14:			; <UNDEFINED> instruction: 0xf8d42134
   2dd18:	andsvs	r2, r3, r4, lsr r1
   2dd1c:	ldm	ip!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dd20:	suble	r2, r3, r0, lsl #28
   2dd24:			; <UNDEFINED> instruction: 0x464b6832
   2dd28:	ldrdeq	lr, [r0, -r5]
   2dd2c:			; <UNDEFINED> instruction: 0xf8d64634
   2dd30:			; <UNDEFINED> instruction: 0xf7ff6130
   2dd34:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   2dd38:	tstcs	r0, r0, asr #4
   2dd3c:			; <UNDEFINED> instruction: 0xf1084658
   2dd40:	movwls	r0, #10241	; 0x2801
   2dd44:	bl	1a6bcb0 <tcgetattr@plt+0x1a64554>
   2dd48:	ldrbmi	r6, [r0], -r2, ror #16
   2dd4c:	vnmls.f64	d9, d8, d2
   2dd50:	andls	r1, sl, #16, 20	; 0x10000
   2dd54:	ldrd	pc, [ip], -r3
   2dd58:			; <UNDEFINED> instruction: 0xc010f8d3
   2dd5c:	andcc	lr, r7, #3457024	; 0x34c000
   2dd60:	eors	pc, r4, sp, asr #17
   2dd64:	ldrd	pc, [r8], -r4
   2dd68:	andcc	lr, pc, #3358720	; 0x334000
   2dd6c:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
   2dd70:			; <UNDEFINED> instruction: 0xf504930c
   2dd74:	stmdavs	fp!, {r1, r2, r7, r9, ip, sp, lr}
   2dd78:			; <UNDEFINED> instruction: 0xf8cd9209
   2dd7c:	movwls	ip, #32824	; 0x8038
   2dd80:	eor	pc, ip, sp, asr #17
   2dd84:	cdp2	0, 15, cr15, cr12, cr14, {0}
   2dd88:	teqcc	r0, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2dd8c:	ldrmi	r6, [r7], #-2210	; 0xfffff75e
   2dd90:			; <UNDEFINED> instruction: 0xd1bb2b00
   2dd94:	stmdals	r3, {r0, r3, r5, r6, r7, fp, sp, lr}
   2dd98:	teqcs	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2dd9c:	strtmi	r4, [r0], -r1, lsl #8
   2dda0:	andsvs	r6, r3, sl, asr #32
   2dda4:	ldm	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2dda8:			; <UNDEFINED> instruction: 0xd1bb2e00
   2ddac:	ldmvs	fp, {r2, r8, r9, fp, ip, pc}
   2ddb0:			; <UNDEFINED> instruction: 0xf109689a
   2ddb4:	strbmi	r0, [sl, #-2305]	; 0xfffff6ff
   2ddb8:	stmdals	r4, {r0, r1, r3, r4, r7, fp, ip, lr, pc}
   2ddbc:	stcls	6, cr4, [r6], {59}	; 0x3b
   2ddc0:	stmdbmi	fp!, {r1, r6, r9, sl, lr}
   2ddc4:	ldrbtmi	r6, [r9], #-196	; 0xffffff3c
   2ddc8:	teqcc	r8, r7, lsl #24
   2ddcc:	stmdami	r9!, {r2, r8, sp, lr}
   2ddd0:			; <UNDEFINED> instruction: 0xf7f94478
   2ddd4:	stmibvs	fp!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   2ddd8:	mvnvs	r4, fp, lsr r4
   2dddc:	blmi	88067c <tcgetattr@plt+0x878f20>
   2dde0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2dde4:	blls	687e54 <tcgetattr@plt+0x6806f8>
   2dde8:			; <UNDEFINED> instruction: 0xf04f405a
   2ddec:	teqle	r4, r0, lsl #6
   2ddf0:	ldc	0, cr11, [sp], #108	; 0x6c
   2ddf4:	pop	{r1, r8, r9, fp, pc}
   2ddf8:	mcrls	15, 0, r8, cr4, cr0, {7}
   2ddfc:	stmdami	r0!, {r0, r1, r2, r3, r4, sl, fp, lr}
   2de00:	ldrbtmi	r6, [ip], #-2609	; 0xfffff5cf
   2de04:	ldrbtmi	r6, [r8], #-2547	; 0xfffff60d
   2de08:			; <UNDEFINED> instruction: 0xf1049100
   2de0c:			; <UNDEFINED> instruction: 0xf7f90138
   2de10:	bvs	d2c56c <tcgetattr@plt+0xd24e10>
   2de14:	stmdage	r9, {r0, r4, r5, r6, r7, r8, fp, sp, lr}
   2de18:	movwcc	r6, #6252	; 0x186c
   2de1c:	bne	17082cc <tcgetattr@plt+0x1700b70>
   2de20:	addsmi	r2, sl, #0, 2
   2de24:	subeq	pc, r0, #79	; 0x4f
   2de28:	smlawbvs	fp, r8, pc, fp	; <UNPREDICTABLE>
   2de2c:	b	ffd6bd98 <tcgetattr@plt+0xffd6463c>
   2de30:	andeq	lr, r3, #212, 18	; 0x350000
   2de34:	stmdbge	r8, {r0, r1, r5, r9, fp, sp, lr}
   2de38:	andls	r6, lr, #3768320	; 0x398000
   2de3c:	andls	r6, sp, sl, ror #18
   2de40:	stmdavs	r8!, {r4, r8, r9, ip, pc}
   2de44:	stmdbvs	ip!, {r0, r1, r4, r9, ip, pc}
   2de48:	bls	180a88 <tcgetattr@plt+0x17932c>
   2de4c:	andls	r9, r8, pc, lsl #12
   2de50:	ldmpl	r0, {r0, r1, r3, sl, ip, pc}^
   2de54:	cdp2	0, 9, cr15, cr4, cr14, {0}
   2de58:			; <UNDEFINED> instruction: 0xf7d9e732
   2de5c:	svclt	0x0000e8ca
   2de60:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   2de64:	andeq	r0, r0, r8, ror r3
   2de68:	ldrdeq	r4, [r4], -lr
   2de6c:	andeq	r0, r0, r4, lsl #7
   2de70:	andeq	r9, r2, lr, ror #17
   2de74:	andeq	r9, r2, r8, lsr #15
   2de78:			; <UNDEFINED> instruction: 0x00044db4
   2de7c:			; <UNDEFINED> instruction: 0x000298b2
   2de80:	andeq	r9, r2, r2, asr r7
   2de84:	andeq	r0, r0, r0, lsl r4
   2de88:			; <UNDEFINED> instruction: 0x460db5f0
   2de8c:	addlt	r4, pc, r4, lsr pc	; <UNPREDICTABLE>
   2de90:			; <UNDEFINED> instruction: 0x46044b34
   2de94:			; <UNDEFINED> instruction: 0x4616447f
   2de98:	eorcs	r3, r0, #4
   2de9c:	strdcs	r5, [r0, -fp]
   2dea0:	movwls	r6, #55323	; 0xd81b
   2dea4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2dea8:	b	fedebe14 <tcgetattr@plt+0xfede46b8>
   2deac:			; <UNDEFINED> instruction: 0xf386fab6
   2deb0:	ldmdbeq	fp, {r0, r2, r5, sp, lr}^
   2deb4:	svclt	0x00082d00
   2deb8:	mrslt	r2, (UNDEF: 59)
   2debc:	teqvs	ip, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   2dec0:			; <UNDEFINED> instruction: 0x210868b3
   2dec4:	ldmvs	r8, {r1, r2, r5, r6, sp, lr}
   2dec8:			; <UNDEFINED> instruction: 0xf9aaf01b
   2decc:	ldmvs	r2, {r1, r5, r6, fp, sp, lr}
   2ded0:			; <UNDEFINED> instruction: 0x46036892
   2ded4:	teqlt	sl, r0, ror #1
   2ded8:	sbceq	lr, r2, #0, 22
   2dedc:	stmib	r3, {sp}^
   2dee0:	movwcc	r0, #33536	; 0x8300
   2dee4:			; <UNDEFINED> instruction: 0xd1fa4293
   2dee8:	orrsvc	pc, ip, pc, asr #8
   2deec:			; <UNDEFINED> instruction: 0xf01b2001
   2def0:	movwcs	pc, #2455	; 0x997	; <UNPREDICTABLE>
   2def4:	movwcs	r6, #33059	; 0x8123
   2def8:	adcvs	r6, r0, r3, ror #2
   2defc:	ldmib	r5, {r0, r2, r3, r4, r5, r8, r9, ip, sp, pc}^
   2df00:			; <UNDEFINED> instruction: 0x2320170a
   2df04:	stcge	8, cr6, [r5, #-168]	; 0xffffff58
   2df08:	stmib	sp, {r0, r1, r2, r4, r9, sl, fp, lr}^
   2df0c:	strtmi	r1, [r8], -r2, lsl #14
   2df10:	andls	r4, r1, #26214400	; 0x1900000
   2df14:	andcs	r4, r1, #2113929216	; 0x7e000000
   2df18:			; <UNDEFINED> instruction: 0xf7d99600
   2df1c:	stmdavs	r3!, {r1, r2, r3, sl, fp, sp, lr, pc}^
   2df20:	ldmib	r3, {r0, r1, r3, r4, r7, fp, sp, lr}^
   2df24:	ldmdbmi	r1, {r0, r8, r9, sp}
   2df28:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   2df2c:	cmpcc	r4, r0, lsl #10
   2df30:			; <UNDEFINED> instruction: 0xf7f94478
   2df34:	bmi	42c448 <tcgetattr@plt+0x424cec>
   2df38:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   2df3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2df40:	subsmi	r9, sl, sp, lsl #22
   2df44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2df48:	andlt	sp, pc, r8, lsl #2
   2df4c:	stmdavs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   2df50:	ldmvs	fp, {r0, r3, r8, sl, fp, lr}
   2df54:	ldmib	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
   2df58:	strb	r2, [r4, r1, lsl #6]!
   2df5c:	stmda	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2df60:	andeq	r4, r4, r0, lsl #26
   2df64:	andeq	r0, r0, r8, ror r3
   2df68:	andeq	r9, r2, r8, lsl #13
   2df6c:	andeq	r9, r2, sl, lsl #15
   2df70:	andeq	r9, r2, r4, lsl #13
   2df74:	andeq	r4, r4, sl, asr ip
   2df78:	andeq	r2, r2, r8, asr #15
   2df7c:	ldrblt	fp, [r0, #1039]!	; 0x40f
   2df80:	stcmi	0, cr11, [sl], #-556	; 0xfffffdd4
   2df84:	blmi	ad87cc <tcgetattr@plt+0xad1070>
   2df88:	ldrbtmi	sl, [ip], #-2050	; 0xfffff7fe
   2df8c:	blne	16c0dc <tcgetattr@plt+0x164980>
   2df90:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2df94:			; <UNDEFINED> instruction: 0xf04f9309
   2df98:	andls	r0, r1, #0, 6
   2df9c:			; <UNDEFINED> instruction: 0xf9a8f01b
   2dfa0:	stmdavc	r9!, {r1, r8, sl, fp, ip, pc}
   2dfa4:	eorsle	r2, sp, r0, lsl #18
   2dfa8:	strcs	sl, [r0], -r3, lsl #30
   2dfac:			; <UNDEFINED> instruction: 0xf105060b
   2dfb0:	ldrle	r0, [ip], #-1025	; 0xfffffbff
   2dfb4:	blcc	84c068 <tcgetattr@plt+0x84490c>
   2dfb8:	svclt	0x00982b5e
   2dfbc:	strtmi	r3, [r5], -r1, lsl #12
   2dfc0:	stmdbcs	r0, {r0, r5, fp, ip, sp, lr}
   2dfc4:	stflsd	f5, [r2, #-968]	; 0xfffffc38
   2dfc8:			; <UNDEFINED> instruction: 0xf7d84628
   2dfcc:	bmi	6a9e6c <tcgetattr@plt+0x6a2710>
   2dfd0:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   2dfd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2dfd8:	subsmi	r9, sl, r9, lsl #22
   2dfdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2dfe0:	ldrtmi	sp, [r0], -r2, lsr #2
   2dfe4:	pop	{r0, r1, r3, ip, sp, pc}
   2dfe8:	strdlt	r4, [r4], -r0
   2dfec:			; <UNDEFINED> instruction: 0x46384770
   2dff0:	blx	ffb6a03c <tcgetattr@plt+0xffb628e0>
   2dff4:	bicsle	r2, sp, r0, lsl #16
   2dff8:			; <UNDEFINED> instruction: 0xf7d94620
   2dffc:			; <UNDEFINED> instruction: 0xf89de9a4
   2e000:	blcc	7a084 <tcgetattr@plt+0x72928>
   2e004:	ldmle	lr, {r0, r1, r7, r9, lr}^
   2e008:	blne	ac060 <tcgetattr@plt+0xa4904>
   2e00c:			; <UNDEFINED> instruction: 0xf0114638
   2e010:	stmdacs	r0, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
   2e014:	stmdacs	r1, {r3, r4, r5, r6, r7, ip, lr, pc}
   2e018:			; <UNDEFINED> instruction: 0xf89dd1d1
   2e01c:	strtmi	r3, [r5], -r0, lsr #32
   2e020:	bfi	r4, lr, #8, #6
   2e024:	strb	r4, [pc, lr, lsl #12]
   2e028:	svc	0x00e2f7d8
   2e02c:	andeq	r4, r4, sl, lsl #24
   2e030:	andeq	r0, r0, r8, ror r3
   2e034:	andeq	r4, r4, r2, asr #23
   2e038:	svcmi	0x00f0e92d
   2e03c:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
   2e040:	ldrmi	r8, [r4], r2, lsl #22
   2e044:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   2e048:	andls	fp, r2, #145	; 0x91
   2e04c:	ldmib	sp, {r2, r4, r5, r9, fp, lr}^
   2e050:	stmpl	r2, {r2, r3, r4, sl, ip, sp, lr}
   2e054:	svclt	0x00182c00
   2e058:	ldmdavs	r2, {r8, r9, sl, fp, sp}
   2e05c:			; <UNDEFINED> instruction: 0xf04f920f
   2e060:	suble	r0, r9, r0, lsl #4
   2e064:	ldrdeq	pc, [r4], -fp
   2e068:	adcmi	r4, r3, #28, 8	; 0x1c000000
   2e06c:	stmdbvs	r2, {r0, r2, sl, ip, pc}
   2e070:	suble	r9, r1, #4
   2e074:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2e078:	strbtmi	r6, [r7], #-2190	; 0xfffff772
   2e07c:	mcr	6, 0, r4, cr8, cr13, {0}
   2e080:			; <UNDEFINED> instruction: 0x46d99a10
   2e084:	movwls	r1, #15059	; 0x3ad3
   2e088:	ldmvs	r1!, {r1, r4, r5, r8, fp, sp, lr}
   2e08c:	strmi	r9, [sl], #-2819	; 0xfffff4fd
   2e090:	bl	feb40 <tcgetattr@plt+0xf73e4>
   2e094:	stmdble	pc!, {r0, r2, r8, r9, fp}	; <UNPREDICTABLE>
   2e098:	blls	1550a8 <tcgetattr@plt+0x14d94c>
   2e09c:	ldmvs	sl, {r2, r3, r4, r5, r7, r9, lr}^
   2e0a0:	blne	522940 <tcgetattr@plt+0x51b1e4>
   2e0a4:	movwls	r4, #5834	; 0x16ca
   2e0a8:	bls	469910 <tcgetattr@plt+0x4621b4>
   2e0ac:			; <UNDEFINED> instruction: 0x462ae015
   2e0b0:	strtmi	r4, [r1], -fp, asr #12
   2e0b4:			; <UNDEFINED> instruction: 0xf7f14630
   2e0b8:			; <UNDEFINED> instruction: 0xf89dfb4f
   2e0bc:	strtmi	r2, [r2], #-44	; 0xffffffd4
   2e0c0:	ldmdale	r4, {r1, r3, r4, r5, r7, r9, lr}
   2e0c4:	ldrdeq	pc, [r4], -sl
   2e0c8:	strbmi	r3, [r1], -r1, lsl #8
   2e0cc:	ldrbmi	r4, [sl], -fp, asr #12
   2e0d0:			; <UNDEFINED> instruction: 0xf7f06880
   2e0d4:	adcsmi	pc, ip, #11456	; 0x2cc0
   2e0d8:	strtmi	sp, [r9], -r9
   2e0dc:			; <UNDEFINED> instruction: 0xf7f14630
   2e0e0:	blls	ac784 <tcgetattr@plt+0xa5028>
   2e0e4:	stmdaeq	r4, {r0, r1, r8, r9, fp, sp, lr, pc}
   2e0e8:	adcmi	r6, r2, #4325376	; 0x420000
   2e0ec:			; <UNDEFINED> instruction: 0x46d1d8df
   2e0f0:	strcc	r9, [r1, #-2821]	; 0xfffff4fb
   2e0f4:			; <UNDEFINED> instruction: 0xd1c7429d
   2e0f8:	blmi	280928 <tcgetattr@plt+0x2791cc>
   2e0fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e100:	blls	408170 <tcgetattr@plt+0x400a14>
   2e104:			; <UNDEFINED> instruction: 0xf04f405a
   2e108:	mrsle	r0, LR_abt
   2e10c:	ldc	0, cr11, [sp], #68	; 0x44
   2e110:	pop	{r1, r8, r9, fp, pc}
   2e114:			; <UNDEFINED> instruction: 0xf7d88ff0
   2e118:	svclt	0x0000ef6c
   2e11c:	andeq	r4, r4, lr, asr #22
   2e120:	andeq	r0, r0, r8, ror r3
   2e124:	muleq	r4, r8, sl
   2e128:	bvs	1508238 <tcgetattr@plt+0x1500adc>
   2e12c:	subsvs	r4, r1, #1677721600	; 0x64000000
   2e130:	svclt	0x00004770
   2e134:	bvs	1508244 <tcgetattr@plt+0x1500ae8>
   2e138:	tsteq	r1, r3, lsr #20
   2e13c:			; <UNDEFINED> instruction: 0x47706251
   2e140:	strmi	r2, [fp], -r1, lsl #18
   2e144:	ldrtlt	r6, [r0], #-2113	; 0xfffff7bf
   2e148:	movwcs	fp, #7992	; 0x1f38
   2e14c:	stmibvs	sp, {r2, r3, r8, fp, sp, lr}^
   2e150:	adcmi	r6, r5, #13238272	; 0xca0000
   2e154:	adcmi	sp, r3, #12, 18	; 0x30000
   2e158:	strtmi	fp, [r3], -r8, lsr #30
   2e15c:	bne	ff908398 <tcgetattr@plt+0xff900c3c>
   2e160:	stmdavs	sp!, {fp, sp, lr}^
   2e164:	svclt	0x00084295
   2e168:	rscscc	pc, pc, #-2147483648	; 0x80000000
   2e16c:	str	fp, [r1, #-3120]!	; 0xfffff3d0
   2e170:	adcmi	r1, fp, #103424	; 0x19400
   2e174:	strtmi	fp, [fp], -r8, lsr #30
   2e178:	svclt	0x0000e7f0
   2e17c:	stmdbcs	r1, {r0, r1, r3, r9, sl, lr}
   2e180:	ldrbtlt	r6, [r0], #-2113	; 0xfffff7bf
   2e184:	movwcs	fp, #7992	; 0x1f38
   2e188:	stmdbvs	ip, {r0, r2, r3, r9, fp, sp, lr}
   2e18c:	andvs	lr, r2, #3424256	; 0x344000
   2e190:	svclt	0x002f42a5
   2e194:	ldmvs	r5!, {r0, r2, r3, r5, r8, r9, fp, ip}
   2e198:			; <UNDEFINED> instruction: 0xf1051b2d
   2e19c:	adcmi	r3, fp, #1069547520	; 0x3fc00000
   2e1a0:	strtmi	fp, [fp], -r8, lsr #30
   2e1a4:	addsmi	r6, r5, #7667712	; 0x750000
   2e1a8:			; <UNDEFINED> instruction: 0xf102bf08
   2e1ac:	strdle	r3, [r0], -pc	; <UNPREDICTABLE>
   2e1b0:	strtmi	fp, [r3], #-283	; 0xfffffee5
   2e1b4:	ldcllt	8, cr6, [r0], #-0
   2e1b8:	cfldrdlt	mvd14, [r0], #-1008	; 0xfffffc10
   2e1bc:	svclt	0x00004770
   2e1c0:	stmdbcs	r1, {r4, r5, sl, ip, sp, pc}
   2e1c4:	svclt	0x00386844
   2e1c8:	ldmib	r4, {r0, r8, sp}^
   2e1cc:	ldmdavs	fp, {r1, r8, sl, ip, sp}^
   2e1d0:	vmovne.s8	r1, d10[2]
   2e1d4:	svclt	0x0028428a
   2e1d8:	stmdblt	sl, {r1, r3, r9, sl, lr}
   2e1dc:			; <UNDEFINED> instruction: 0x4770bc30
   2e1e0:	strtmi	r6, [sl], #-2339	; 0xfffff6dd
   2e1e4:	stmdavs	r0, {r0, r5, r9, sl, lr}
   2e1e8:	strbt	fp, [r3], #3120	; 0xc30
   2e1ec:	stmdbcs	r1, {r1, r3, r9, sl, lr}
   2e1f0:	svclt	0x00386841
   2e1f4:	stmiavs	fp, {r0, r9, sp}^
   2e1f8:	svclt	0x0028429a
   2e1fc:	stmdblt	r2, {r1, r3, r4, r9, sl, lr}
   2e200:	bne	fe6bffc8 <tcgetattr@plt+0xfe6b886c>
   2e204:	stmdbvs	fp, {fp, sp, lr}
   2e208:	svclt	0x0000e4d4
   2e20c:	mvnsmi	lr, sp, lsr #18
   2e210:	stmdavs	r6, {r2, r9, sl, lr}^
   2e214:	strcs	lr, [r3, #-2518]	; 0xfffff62a
   2e218:	stmdblt	r5, {r1, r4, r8, fp, ip, sp, pc}^
   2e21c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e220:	strtmi	r6, [fp], -r0, lsr #16
   2e224:	bcc	7faf0 <tcgetattr@plt+0x78394>
   2e228:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2e22c:	ldmvs	r0!, {r1, r6, r7, sl, sp, lr, pc}
   2e230:	stmdbvs	r1, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip}
   2e234:			; <UNDEFINED> instruction: 0xf7f14439
   2e238:	stmdbvs	r2, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
   2e23c:			; <UNDEFINED> instruction: 0xf0126820
   2e240:	svclt	0x001b0201
   2e244:			; <UNDEFINED> instruction: 0x463d68b3
   2e248:	stmdavs	r6!, {r1, r2, r5, r6, fp, sp, lr}^
   2e24c:	ldmdavs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   2e250:	ldrtmi	r4, [r1], -fp, lsr #12
   2e254:			; <UNDEFINED> instruction: 0xf102bf18
   2e258:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   2e25c:	strt	r4, [r9], #496	; 0x1f0
   2e260:	bmi	1080768 <tcgetattr@plt+0x107900c>
   2e264:	blmi	107f450 <tcgetattr@plt+0x1077cf4>
   2e268:	mvnsmi	lr, #737280	; 0xb4000
   2e26c:			; <UNDEFINED> instruction: 0xf8dfb09d
   2e270:	svcge	0x00129100
   2e274:	strmi	r5, [r0], sl, lsl #17
   2e278:	stmdavs	r6, {r0, r3, r4, r5, r6, r7, sl, lr}^
   2e27c:	andsls	r6, fp, #1179648	; 0x120000
   2e280:	andeq	pc, r0, #79	; 0x4f
   2e284:			; <UNDEFINED> instruction: 0xf85946bc
   2e288:			; <UNDEFINED> instruction: 0xf1044003
   2e28c:	stmdavs	r0!, {r5, r9, sl, fp}
   2e290:			; <UNDEFINED> instruction: 0xf8543410
   2e294:	strbtmi	r1, [r5], -ip, lsl #24
   2e298:	stccs	8, cr15, [r8], {84}	; 0x54
   2e29c:	ldfeqd	f7, [r0], {12}
   2e2a0:	stccc	8, cr15, [r4], {84}	; 0x54
   2e2a4:	strgt	r4, [pc, #-1396]	; 2dd38 <tcgetattr@plt+0x265dc>
   2e2a8:	stmdavs	r0!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   2e2ac:	strcs	r2, [r0, #-325]	; 0xfffffebb
   2e2b0:	andeq	pc, r0, ip, asr #17
   2e2b4:			; <UNDEFINED> instruction: 0xf0114638
   2e2b8:	ldmvs	r0!, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}
   2e2bc:	orrlt	r6, r3, r3, lsl #17
   2e2c0:	strcs	r6, [r0], #-2115	; 0xfffff7bd
   2e2c4:	ldrtmi	fp, [fp], -fp, asr #2
   2e2c8:	strtmi	r4, [sl], -r1, lsr #12
   2e2cc:			; <UNDEFINED> instruction: 0xf7f03401
   2e2d0:	ldmvs	r0!, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   2e2d4:	adcmi	r6, r3, #4390912	; 0x430000
   2e2d8:	stmvs	r3, {r0, r2, r4, r5, r6, r7, fp, ip, lr, pc}
   2e2dc:	adcmi	r3, fp, #4194304	; 0x400000
   2e2e0:	movwcs	sp, #2286	; 0x8ee
   2e2e4:	ldrdne	pc, [r4], -r8
   2e2e8:			; <UNDEFINED> instruction: 0xf8d8461a
   2e2ec:			; <UNDEFINED> instruction: 0xf7ff0000
   2e2f0:	ldmvs	r3!, {r0, r5, r6, sl, fp, ip, sp, lr, pc}
   2e2f4:			; <UNDEFINED> instruction: 0xf8d82700
   2e2f8:	ldrtmi	r4, [r9], -r4
   2e2fc:	ldmvs	fp, {r0, r1, r2, r4, r5, r6, r7, r8, sp, lr}
   2e300:	stmdage	r2, {r6, r9, sp}
   2e304:	eorsvs	r3, r3, #1024	; 0x400
   2e308:	stm	r6, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e30c:			; <UNDEFINED> instruction: 0x464168b3
   2e310:	ldrd	pc, [ip], -r4
   2e314:			; <UNDEFINED> instruction: 0xc010f8d4
   2e318:	ldmvs	fp, {r1, r3, r4, r5, r9, sl, lr}
   2e31c:	andeq	pc, ip, r8, lsl #2
   2e320:	blvs	86c46c <tcgetattr@plt+0x864d10>
   2e324:	blcc	88bc8 <tcgetattr@plt+0x8146c>
   2e328:	stmib	sp, {r2, r5, r6, r7, r8, fp, sp, lr}^
   2e32c:	strls	lr, [r1], -r6, lsl #24
   2e330:	strmi	lr, [r8, -sp, asr #19]
   2e334:	blx	ff06c33a <tcgetattr@plt+0xff064bde>
   2e338:	stmdbge	r1, {r1, r2, r3, r8, r9, fp, lr}
   2e33c:	andeq	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2e340:	ldc2	0, cr15, [lr], {14}
   2e344:	blmi	240b7c <tcgetattr@plt+0x239420>
   2e348:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e34c:	blls	7083bc <tcgetattr@plt+0x700c60>
   2e350:			; <UNDEFINED> instruction: 0xf04f405a
   2e354:	mrsle	r0, LR_svc
   2e358:	pop	{r0, r2, r3, r4, ip, sp, pc}
   2e35c:			; <UNDEFINED> instruction: 0xf7d883f0
   2e360:	svclt	0x0000ee48
   2e364:	andeq	r4, r4, r0, lsr r9
   2e368:	andeq	r0, r0, r8, ror r3
   2e36c:	andeq	r0, r0, r4, asr #6
   2e370:	andeq	r4, r4, ip, lsl r9
   2e374:	andeq	r0, r0, r8, asr #7
   2e378:	andeq	r4, r4, ip, asr #16
   2e37c:	mvnsmi	lr, sp, lsr #18
   2e380:	bmi	9bfbe4 <tcgetattr@plt+0x9b8488>
   2e384:	blmi	9da5dc <tcgetattr@plt+0x9d2e80>
   2e388:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   2e38c:	stmdbcs	r1, {r1, r2, r6, fp, sp, lr}
   2e390:			; <UNDEFINED> instruction: 0x8090f8df
   2e394:	svclt	0x003858d3
   2e398:	ldrbtmi	r2, [r8], #257	; 0x101
   2e39c:	tstls	r3, #1769472	; 0x1b0000
   2e3a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e3a4:	andcc	lr, r2, #3506176	; 0x358000
   2e3a8:	bne	fe148510 <tcgetattr@plt+0xfe140db4>
   2e3ac:	svclt	0x0028428c
   2e3b0:	tstlt	r4, ip, lsl #12
   2e3b4:	addmi	r3, r2, #65536	; 0x10000
   2e3b8:	bmi	7247f0 <tcgetattr@plt+0x71d094>
   2e3bc:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   2e3c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e3c4:	subsmi	r9, sl, r3, lsl fp
   2e3c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e3cc:	andslt	sp, r4, r3, lsr #2
   2e3d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e3d4:	subcs	sl, r0, #196608	; 0x30000
   2e3d8:			; <UNDEFINED> instruction: 0xf7d92100
   2e3dc:	stmdavs	fp!, {r1, r2, r3, r4, fp, sp, lr, pc}
   2e3e0:	andne	lr, r3, #3506176	; 0x358000
   2e3e4:	ldmib	r6, {r4, r5, r7, fp, sp, lr}^
   2e3e8:	movwls	r6, #11271	; 0x2c07
   2e3ec:	strls	r4, [r0, -r3, lsr #12]
   2e3f0:	andne	lr, r7, #3358720	; 0x334000
   2e3f4:			; <UNDEFINED> instruction: 0x6c09e9cd
   2e3f8:			; <UNDEFINED> instruction: 0xf7f0970d
   2e3fc:	strtmi	pc, [r8], -r9, lsr #26
   2e400:			; <UNDEFINED> instruction: 0xf7ff2100
   2e404:	blmi	2ad520 <tcgetattr@plt+0x2a5dc4>
   2e408:	stmdbge	r2, {r0, r2, sl, ip, pc}
   2e40c:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2e410:	blx	fedea452 <tcgetattr@plt+0xfede2cf6>
   2e414:			; <UNDEFINED> instruction: 0xf7d8e7d1
   2e418:	svclt	0x0000edec
   2e41c:	andeq	r4, r4, sl, lsl #16
   2e420:	andeq	r0, r0, r8, ror r3
   2e424:	strdeq	r4, [r4], -sl
   2e428:	ldrdeq	r4, [r4], -r6
   2e42c:	andeq	r0, r0, r8, asr r3
   2e430:	mvnsmi	lr, sp, lsr #18
   2e434:	bmi	9bfc98 <tcgetattr@plt+0x9b853c>
   2e438:	blmi	9da690 <tcgetattr@plt+0x9d2f34>
   2e43c:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   2e440:	stmdbcs	r1, {r1, r2, r6, fp, sp, lr}
   2e444:			; <UNDEFINED> instruction: 0x8090f8df
   2e448:	svclt	0x003858d3
   2e44c:	ldrbtmi	r2, [r8], #257	; 0x101
   2e450:	tstls	r3, #1769472	; 0x1b0000
   2e454:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e458:	andcc	lr, r2, #3506176	; 0x358000
   2e45c:	bne	fe1485c4 <tcgetattr@plt+0xfe140e68>
   2e460:	svclt	0x0028428c
   2e464:	tstlt	r4, ip, lsl #12
   2e468:	addmi	r3, r2, #65536	; 0x10000
   2e46c:	bmi	7248a4 <tcgetattr@plt+0x71d148>
   2e470:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   2e474:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e478:	subsmi	r9, sl, r3, lsl fp
   2e47c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e480:	andslt	sp, r4, r3, lsr #2
   2e484:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e488:	subcs	sl, r0, #196608	; 0x30000
   2e48c:			; <UNDEFINED> instruction: 0xf7d82100
   2e490:	stmdavs	fp!, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   2e494:	andne	lr, r3, #3506176	; 0x358000
   2e498:	ldmib	r6, {r4, r5, r7, fp, sp, lr}^
   2e49c:	movwls	r6, #11271	; 0x2c07
   2e4a0:	strls	r4, [r0, -r3, lsr #12]
   2e4a4:	andne	lr, r7, #3358720	; 0x334000
   2e4a8:			; <UNDEFINED> instruction: 0x6c09e9cd
   2e4ac:			; <UNDEFINED> instruction: 0xf7f0970d
   2e4b0:	strtmi	pc, [r8], -sp, ror #25
   2e4b4:			; <UNDEFINED> instruction: 0xf7ff2100
   2e4b8:	blmi	2ad46c <tcgetattr@plt+0x2a5d10>
   2e4bc:	stmdbge	r2, {r0, r2, sl, ip, pc}
   2e4c0:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2e4c4:	blx	176a506 <tcgetattr@plt+0x1762daa>
   2e4c8:			; <UNDEFINED> instruction: 0xf7d8e7d1
   2e4cc:	svclt	0x0000ed92
   2e4d0:	andeq	r4, r4, r6, asr r7
   2e4d4:	andeq	r0, r0, r8, ror r3
   2e4d8:	andeq	r4, r4, r6, asr #14
   2e4dc:	andeq	r4, r4, r2, lsr #14
   2e4e0:	andeq	r0, r0, ip, asr r4
   2e4e4:	mvnsmi	lr, sp, lsr #18
   2e4e8:	bmi	9ffd4c <tcgetattr@plt+0x9f85f0>
   2e4ec:	blmi	a1a744 <tcgetattr@plt+0xa12fe8>
   2e4f0:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   2e4f4:	stmdbcs	r1, {r1, r2, r6, fp, sp, lr}
   2e4f8:			; <UNDEFINED> instruction: 0x8094f8df
   2e4fc:	svclt	0x003858d3
   2e500:	ldrbtmi	r2, [r8], #257	; 0x101
   2e504:	tstls	r3, #1769472	; 0x1b0000
   2e508:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e50c:	andcc	lr, r2, #3506176	; 0x358000
   2e510:	bne	fe148678 <tcgetattr@plt+0xfe140f1c>
   2e514:	svclt	0x0028428c
   2e518:	tstlt	r4, ip, lsl #12
   2e51c:	addmi	r3, r2, #65536	; 0x10000
   2e520:	bmi	764958 <tcgetattr@plt+0x75d1fc>
   2e524:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   2e528:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e52c:	subsmi	r9, sl, r3, lsl fp
   2e530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e534:	andslt	sp, r4, r5, lsr #2
   2e538:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e53c:	subcs	sl, r0, #196608	; 0x30000
   2e540:			; <UNDEFINED> instruction: 0xf7d82100
   2e544:	stmdavs	fp!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   2e548:	andne	lr, r3, #3506176	; 0x358000
   2e54c:	ldmib	r6, {r4, r5, r7, fp, sp, lr}^
   2e550:	stmib	sp, {r0, r1, r2, sl, fp, sp, lr}^
   2e554:	movwcs	r7, #4865	; 0x1301
   2e558:	strtmi	r9, [r3], -r0, lsl #6
   2e55c:	andne	lr, r7, #3358720	; 0x334000
   2e560:			; <UNDEFINED> instruction: 0x6c09e9cd
   2e564:			; <UNDEFINED> instruction: 0xf7f0970d
   2e568:			; <UNDEFINED> instruction: 0x4628fbb5
   2e56c:			; <UNDEFINED> instruction: 0xf7ff2100
   2e570:	blmi	2ad3b4 <tcgetattr@plt+0x2a5c58>
   2e574:	stmdbge	r2, {r0, r2, sl, ip, pc}
   2e578:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2e57c:	blx	6a5be <tcgetattr@plt+0x62e62>
   2e580:			; <UNDEFINED> instruction: 0xf7d8e7cf
   2e584:	svclt	0x0000ed36
   2e588:	andeq	r4, r4, r2, lsr #13
   2e58c:	andeq	r0, r0, r8, ror r3
   2e590:	muleq	r4, r2, r6
   2e594:	andeq	r4, r4, lr, ror #12
   2e598:	andeq	r0, r0, r4, lsl r4
   2e59c:	mvnsmi	lr, #737280	; 0xb4000
   2e5a0:	bmi	103fe04 <tcgetattr@plt+0x10386a8>
   2e5a4:	blmi	105a800 <tcgetattr@plt+0x10530a4>
   2e5a8:	ldrbtmi	r2, [sl], #-2305	; 0xfffff6ff
   2e5ac:			; <UNDEFINED> instruction: 0xf8df6845
   2e5b0:	svclt	0x003880fc
   2e5b4:	ldmpl	r3, {r0, r8, sp}^
   2e5b8:	stmibvs	sl!, {r1, r2, r9, sl, lr}^
   2e5bc:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   2e5c0:			; <UNDEFINED> instruction: 0xf04f9313
   2e5c4:	stmdbvs	fp!, {r8, r9}
   2e5c8:	ldrdls	pc, [r8], -r5
   2e5cc:	movwle	r4, #8851	; 0x2293
   2e5d0:	adcmi	r6, r3, #44, 20	; 0x2c000
   2e5d4:			; <UNDEFINED> instruction: 0xf8d9d914
   2e5d8:	bne	ff93e600 <tcgetattr@plt+0xff936ea4>
   2e5dc:	svclt	0x0028428c
   2e5e0:	stccs	6, cr4, [r0], {12}
   2e5e4:	bmi	ce2ab4 <tcgetattr@plt+0xcdb358>
   2e5e8:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   2e5ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e5f0:	subsmi	r9, sl, r3, lsl fp
   2e5f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e5f8:	andslt	sp, r5, r1, asr r1
   2e5fc:	mvnshi	lr, #12386304	; 0xbd0000
   2e600:	bne	ff93b60c <tcgetattr@plt+0xff933eb0>
   2e604:	svclt	0x0028428c
   2e608:	stccs	6, cr4, [r0], {12}
   2e60c:	subcs	sp, r0, #235	; 0xeb
   2e610:	stmdage	r3, {r8, sp}
   2e614:	svc	0x0000f7d8
   2e618:	ldmib	r5, {r0, r3, r5, r8, fp, sp, lr}^
   2e61c:	stmiavs	sp!, {r0, r1, r2, sp}^
   2e620:	strls	r4, [sp, -r1, lsl #5]
   2e624:	andcs	lr, r9, sp, asr #19
   2e628:	movwcs	fp, #3988	; 0xf94
   2e62c:	stmib	sp, {r0, r8, r9, sp}^
   2e630:	addsmi	r5, r1, #-1073741823	; 0xc0000001
   2e634:			; <UNDEFINED> instruction: 0xf043bf38
   2e638:	ldmdavs	r2!, {r0, r8, r9}
   2e63c:	teqlt	r3, #536870912	; 0x20000000
   2e640:			; <UNDEFINED> instruction: 0x4648463b
   2e644:			; <UNDEFINED> instruction: 0xf7f04622
   2e648:	ands	pc, r4, r9, lsl #23
   2e64c:	tstcs	r0, r0, asr #4
   2e650:			; <UNDEFINED> instruction: 0xf7d8a803
   2e654:	ldmib	r5, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   2e658:	ldmdavs	r2!, {r0, r1, r8, ip, sp}
   2e65c:	ldmib	r5, {r3, r6, r9, sl, lr}^
   2e660:	movwls	r5, #31751	; 0x7c07
   2e664:	andls	r4, r2, #61865984	; 0x3b00000
   2e668:	tstls	r8, r2, lsr #12
   2e66c:			; <UNDEFINED> instruction: 0x5c09e9cd
   2e670:			; <UNDEFINED> instruction: 0xf7f0970d
   2e674:			; <UNDEFINED> instruction: 0x4630fb73
   2e678:			; <UNDEFINED> instruction: 0xf7ff2100
   2e67c:	blmi	3ad2a8 <tcgetattr@plt+0x3a5b4c>
   2e680:	stmdbge	r2, {r0, r2, sl, ip, pc}
   2e684:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2e688:	blx	1eea6c8 <tcgetattr@plt+0x1ee2f6c>
   2e68c:	strmi	lr, [sl], -fp, lsr #15
   2e690:	strmi	r4, [r1], -r3, lsr #12
   2e694:	strbmi	r9, [r8], -r0, lsl #14
   2e698:	blx	1bec662 <tcgetattr@plt+0x1be4f06>
   2e69c:			; <UNDEFINED> instruction: 0xf7d8e7eb
   2e6a0:	svclt	0x0000eca8
   2e6a4:	andeq	r4, r4, sl, ror #11
   2e6a8:	andeq	r0, r0, r8, ror r3
   2e6ac:	ldrdeq	r4, [r4], -r8
   2e6b0:	andeq	r4, r4, sl, lsr #11
   2e6b4:	andeq	r0, r0, r8, lsl #7
   2e6b8:	mvnsmi	lr, #737280	; 0xb4000
   2e6bc:	bmi	103ff20 <tcgetattr@plt+0x10387c4>
   2e6c0:	blmi	105a91c <tcgetattr@plt+0x10531c0>
   2e6c4:	ldrbtmi	r2, [sl], #-2305	; 0xfffff6ff
   2e6c8:			; <UNDEFINED> instruction: 0xf8df6845
   2e6cc:	svclt	0x003880fc
   2e6d0:	ldmpl	r3, {r0, r8, sp}^
   2e6d4:	stmibvs	sl!, {r1, r2, r9, sl, lr}^
   2e6d8:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   2e6dc:			; <UNDEFINED> instruction: 0xf04f9313
   2e6e0:	stmdbvs	fp!, {r8, r9}
   2e6e4:	ldrdls	pc, [r8], -r5
   2e6e8:	movwle	r4, #8851	; 0x2293
   2e6ec:	adcmi	r6, r3, #44, 20	; 0x2c000
   2e6f0:			; <UNDEFINED> instruction: 0xf8d9d914
   2e6f4:	bne	ff93e71c <tcgetattr@plt+0xff936fc0>
   2e6f8:	svclt	0x0028428c
   2e6fc:	stccs	6, cr4, [r0], {12}
   2e700:	bmi	ce2bd0 <tcgetattr@plt+0xcdb474>
   2e704:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   2e708:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e70c:	subsmi	r9, sl, r3, lsl fp
   2e710:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e714:	andslt	sp, r5, r1, asr r1
   2e718:	mvnshi	lr, #12386304	; 0xbd0000
   2e71c:	bne	ff93b728 <tcgetattr@plt+0xff933fcc>
   2e720:	svclt	0x0028428c
   2e724:	stccs	6, cr4, [r0], {12}
   2e728:	subcs	sp, r0, #235	; 0xeb
   2e72c:	stmdage	r3, {r8, sp}
   2e730:	mrc	7, 3, APSR_nzcv, cr2, cr8, {6}
   2e734:	ldmib	r5, {r0, r3, r5, r8, fp, sp, lr}^
   2e738:	stmiavs	sp!, {r0, r1, r2, sp}^
   2e73c:	strls	r4, [sp, -r1, lsl #5]
   2e740:	andcs	lr, r9, sp, asr #19
   2e744:	movwcs	fp, #3988	; 0xf94
   2e748:	stmib	sp, {r0, r8, r9, sp}^
   2e74c:	addsmi	r5, r1, #-1073741823	; 0xc0000001
   2e750:			; <UNDEFINED> instruction: 0xf043bf38
   2e754:	ldmdavs	r2!, {r0, r8, r9}
   2e758:	teqlt	r3, #536870912	; 0x20000000
   2e75c:			; <UNDEFINED> instruction: 0x4648463b
   2e760:			; <UNDEFINED> instruction: 0xf7f04622
   2e764:	ands	pc, r4, fp, lsr #22
   2e768:	tstcs	r0, r0, asr #4
   2e76c:			; <UNDEFINED> instruction: 0xf7d8a803
   2e770:	ldmib	r5, {r2, r4, r6, r9, sl, fp, sp, lr, pc}^
   2e774:	ldmdavs	r2!, {r0, r1, r8, ip, sp}
   2e778:	ldmib	r5, {r3, r6, r9, sl, lr}^
   2e77c:	movwls	r5, #31751	; 0x7c07
   2e780:	andls	r4, r2, #61865984	; 0x3b00000
   2e784:	tstls	r8, r2, lsr #12
   2e788:			; <UNDEFINED> instruction: 0x5c09e9cd
   2e78c:			; <UNDEFINED> instruction: 0xf7f0970d
   2e790:			; <UNDEFINED> instruction: 0x4630fb15
   2e794:			; <UNDEFINED> instruction: 0xf7ff2100
   2e798:	blmi	3ad18c <tcgetattr@plt+0x3a5a30>
   2e79c:	stmdbge	r2, {r0, r2, sl, ip, pc}
   2e7a0:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2e7a4:			; <UNDEFINED> instruction: 0xf9ecf00e
   2e7a8:	strmi	lr, [sl], -fp, lsr #15
   2e7ac:	strmi	r4, [r1], -r3, lsr #12
   2e7b0:	strbmi	r9, [r8], -r0, lsl #14
   2e7b4:	blx	a6c77e <tcgetattr@plt+0xa65022>
   2e7b8:			; <UNDEFINED> instruction: 0xf7d8e7eb
   2e7bc:	svclt	0x0000ec1a
   2e7c0:	andeq	r4, r4, lr, asr #9
   2e7c4:	andeq	r0, r0, r8, ror r3
   2e7c8:			; <UNDEFINED> instruction: 0x000444bc
   2e7cc:	andeq	r4, r4, lr, lsl #9
   2e7d0:	andeq	r0, r0, r4, asr #8
   2e7d4:	ldrbmi	lr, [r0, sp, lsr #18]!
   2e7d8:	stmdavs	r5, {r2, r9, sl, lr}^
   2e7dc:	bmi	b5aa34 <tcgetattr@plt+0xb532d8>
   2e7e0:	blmi	b40020 <tcgetattr@plt+0xb388c4>
   2e7e4:	stmiavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   2e7e8:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   2e7ec:	stmdbvs	r1, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e7f0:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   2e7f4:			; <UNDEFINED> instruction: 0xf04f9313
   2e7f8:	stmdbvs	fp!, {r8, r9}
   2e7fc:	ldrdge	pc, [r4], -r0
   2e800:			; <UNDEFINED> instruction: 0xf7f04419
   2e804:	stmdavs	r3, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}^
   2e808:			; <UNDEFINED> instruction: 0xf1a6b91b
   2e80c:	blcs	6f434 <tcgetattr@plt+0x67cd8>
   2e810:	stmdavs	r7!, {r0, r1, r2, r3, r5, r8, fp, ip, lr, pc}^
   2e814:	tstcs	r0, r0, asr #4
   2e818:			; <UNDEFINED> instruction: 0xf7d8a803
   2e81c:			; <UNDEFINED> instruction: 0x46a1edfe
   2e820:	ldrd	pc, [ip], -r7
   2e824:			; <UNDEFINED> instruction: 0xf8d74653
   2e828:			; <UNDEFINED> instruction: 0xf04fc010
   2e82c:	ldmib	r7, {r0, r9, fp}^
   2e830:	stmdbvs	sl!, {r0, r1, r2, r8, ip, sp, lr}
   2e834:	stmib	sp, {r3, r5, r7, fp, sp, lr}^
   2e838:	strls	sl, [r9, -r0, lsl #12]
   2e83c:	blvc	86c9a8 <tcgetattr@plt+0x86524c>
   2e840:	tstcs	r0, sl, lsl #2
   2e844:			; <UNDEFINED> instruction: 0xec07e9cd
   2e848:	strls	r9, [r2, -sp, lsl #12]
   2e84c:	blx	10ec814 <tcgetattr@plt+0x10e50b8>
   2e850:	stmdbvs	sl!, {r0, r1, r4, r6, r9, sl, lr}
   2e854:	andeq	pc, ip, r4, lsl #2
   2e858:			; <UNDEFINED> instruction: 0xf7ff4649
   2e85c:	strtmi	pc, [r0], -sp, lsr #18
   2e860:			; <UNDEFINED> instruction: 0xf7ff2100
   2e864:	blmi	3ad0c0 <tcgetattr@plt+0x3a5964>
   2e868:			; <UNDEFINED> instruction: 0xf858a902
   2e86c:			; <UNDEFINED> instruction: 0xf00e0003
   2e870:	bmi	32ce94 <tcgetattr@plt+0x325738>
   2e874:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2e878:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e87c:	subsmi	r9, sl, r3, lsl fp
   2e880:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e884:	andslt	sp, r4, r2, lsl #2
   2e888:			; <UNDEFINED> instruction: 0x87f0e8bd
   2e88c:	bl	fec6c7f4 <tcgetattr@plt+0xfec65098>
   2e890:			; <UNDEFINED> instruction: 0x000443b0
   2e894:	andeq	r0, r0, r8, ror r3
   2e898:	andeq	r4, r4, r4, lsr #7
   2e89c:	andeq	r0, r0, r8, asr #8
   2e8a0:	andeq	r4, r4, lr, lsl r3
   2e8a4:	ldrbmi	lr, [r0, sp, lsr #18]!
   2e8a8:	stmdavs	r4, {r0, r2, r9, sl, lr}^
   2e8ac:	bmi	c9ab04 <tcgetattr@plt+0xc933a8>
   2e8b0:	blmi	c800f0 <tcgetattr@plt+0xc78994>
   2e8b4:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   2e8b8:	ldrdhi	pc, [r0], #143	; 0x8f
   2e8bc:	stmdbvs	r1, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e8c0:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   2e8c4:			; <UNDEFINED> instruction: 0xf04f9313
   2e8c8:	stmdbvs	r3!, {r8, r9}
   2e8cc:	ldrdls	pc, [r4], -r0
   2e8d0:			; <UNDEFINED> instruction: 0xf7f04419
   2e8d4:	stmiavs	r3!, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   2e8d8:	rscscc	pc, pc, #1073741826	; 0x40000002
   2e8dc:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
   2e8e0:	addsmi	r6, r3, #4325376	; 0x420000
   2e8e4:			; <UNDEFINED> instruction: 0xf1a6d303
   2e8e8:	blcs	6f510 <tcgetattr@plt+0x67db4>
   2e8ec:	stmdavs	pc!, {r1, r3, r5, r8, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2e8f0:	tstcs	r0, r0, asr #4
   2e8f4:			; <UNDEFINED> instruction: 0xf7d8a803
   2e8f8:	ldmib	r4, {r4, r7, r8, sl, fp, sp, lr, pc}^
   2e8fc:			; <UNDEFINED> instruction: 0xf8d41203
   2e900:			; <UNDEFINED> instruction: 0xf04fc008
   2e904:	bl	fea71110 <tcgetattr@plt+0xfea699b4>
   2e908:	ldmib	r7, {r0, r8, r9}^
   2e90c:	ldmib	r7, {r0, r1, r8, fp}^
   2e910:	stmib	sp, {r0, r1, r2, r9, sl, fp, ip, sp, lr}^
   2e914:	strls	sl, [sp], -r0, lsl #12
   2e918:	andls	r6, r7, lr, lsr #16
   2e91c:			; <UNDEFINED> instruction: 0xf8cd4660
   2e920:	stmib	sp, {r5, ip, pc}^
   2e924:	strls	r7, [r2], -r9, lsl #28
   2e928:			; <UNDEFINED> instruction: 0xf9d4f7f0
   2e92c:			; <UNDEFINED> instruction: 0xb1b368e3
   2e930:	tstcs	r0, r8, lsr #12
   2e934:			; <UNDEFINED> instruction: 0xf9acf7ff
   2e938:	stmdbge	r2, {r0, r4, r8, r9, fp, lr}
   2e93c:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2e940:			; <UNDEFINED> instruction: 0xf91ef00e
   2e944:	blmi	341188 <tcgetattr@plt+0x339a2c>
   2e948:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e94c:	blls	5089bc <tcgetattr@plt+0x501260>
   2e950:			; <UNDEFINED> instruction: 0xf04f405a
   2e954:	mrsle	r0, (UNDEF: 59)
   2e958:	pop	{r2, r4, ip, sp, pc}
   2e95c:	stmdbvs	r2!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2e960:	msreq	CPSR_, r5, lsl #2
   2e964:	andeq	pc, ip, r5, lsl #2
   2e968:			; <UNDEFINED> instruction: 0xf7ff4653
   2e96c:	ldrb	pc, [pc, r5, lsr #17]	; <UNPREDICTABLE>
   2e970:	bl	fec8d8 <tcgetattr@plt+0xfe517c>
   2e974:	andeq	r4, r4, r0, ror #5
   2e978:	andeq	r0, r0, r8, ror r3
   2e97c:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   2e980:	andeq	r0, r0, r4, asr #7
   2e984:	andeq	r4, r4, ip, asr #4
   2e988:	mvnsmi	lr, #737280	; 0xb4000
   2e98c:	svcmi	0x0029b095
   2e990:	blmi	a801d0 <tcgetattr@plt+0xa78a74>
   2e994:	ldrbtmi	r4, [pc], #-1541	; 2e99c <tcgetattr@plt+0x27240>
   2e998:	subcs	r6, r0, #68, 16	; 0x440000
   2e99c:	ldmpl	fp!, {r8, sp}^
   2e9a0:	svcmi	0x0026a803
   2e9a4:	tstls	r3, #1769472	; 0x1b0000
   2e9a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e9ac:	ldrbtmi	r6, [pc], #-2211	; 2e9b4 <tcgetattr@plt+0x27258>
   2e9b0:	ldrdls	pc, [r4], -r3
   2e9b4:	ldc	7, cr15, [r0, #-864]!	; 0xfffffca0
   2e9b8:	ldrdne	lr, [r7], -r4
   2e9bc:	andcc	lr, r3, #212, 18	; 0x350000
   2e9c0:	ldmcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2e9c4:	stmib	sp, {r0, r2, r3, r9, sl, ip, pc}^
   2e9c8:	ldrmi	r1, [r8, #9]
   2e9cc:	stmib	sp, {r0, r3, r5, fp, sp, lr}^
   2e9d0:	svclt	0x00283207
   2e9d4:	stmiavs	r0!, {r0, r8, r9, ip, sp}
   2e9d8:			; <UNDEFINED> instruction: 0x464bbf38
   2e9dc:	tstcs	r1, r2, lsl #2
   2e9e0:	tstls	r0, r1, lsl #12
   2e9e4:			; <UNDEFINED> instruction: 0xf7f02100
   2e9e8:	stmiavs	r3!, {r0, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
   2e9ec:	tstle	r5, #152, 10	; 0x26000000
   2e9f0:	tstcs	r0, r8, lsr #12
   2e9f4:			; <UNDEFINED> instruction: 0xf94cf7ff
   2e9f8:	stmdbge	r2, {r0, r4, r8, r9, fp, lr}
   2e9fc:			; <UNDEFINED> instruction: 0xf00e58f8
   2ea00:	bmi	46cd04 <tcgetattr@plt+0x4655a8>
   2ea04:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   2ea08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ea0c:	subsmi	r9, sl, r3, lsl fp
   2ea10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ea14:	andslt	sp, r5, fp, lsl #2
   2ea18:	mvnshi	lr, #12386304	; 0xbd0000
   2ea1c:			; <UNDEFINED> instruction: 0xf1056922
   2ea20:			; <UNDEFINED> instruction: 0xf1050120
   2ea24:	movwcs	r0, #4108	; 0x100c
   2ea28:			; <UNDEFINED> instruction: 0xf846f7ff
   2ea2c:			; <UNDEFINED> instruction: 0xf7d8e7e0
   2ea30:	svclt	0x0000eae0
   2ea34:	strdeq	r4, [r4], -lr
   2ea38:	andeq	r0, r0, r8, ror r3
   2ea3c:	andeq	r4, r4, r6, ror #3
   2ea40:	andeq	r0, r0, r4, asr r4
   2ea44:	andeq	r4, r4, lr, lsl #3
   2ea48:	svclt	0x00182b00
   2ea4c:	svccc	0x00fff1b2
   2ea50:	stmdavs	r5, {r4, r5, r6, sl, ip, sp, pc}^
   2ea54:	bvs	1b22a80 <tcgetattr@plt+0x1b1b324>
   2ea58:	ldrle	r0, [sp, #-1179]	; 0xfffffb65
   2ea5c:	strcc	lr, [r7], #-2517	; 0xfffff62b
   2ea60:	addsmi	r1, r6, #942080	; 0xe6000
   2ea64:	ldmne	r2, {r2, r3, r5, r8, r9, sl, fp, ip, sp, pc}^
   2ea68:	mcrrne	6, 2, r4, lr, cr2
   2ea6c:	stmiavs	ip!, {r0, r2, ip, lr, pc}
   2ea70:	blcc	88c04 <tcgetattr@plt+0x814a8>
   2ea74:	andle	r4, r0, #-1342177272	; 0xb0000008
   2ea78:	mrrcne	6, 1, r4, r4, cr9	; <UNPREDICTABLE>
   2ea7c:	stmiavs	ip!, {r0, r2, ip, lr, pc}
   2ea80:	blcc	88d14 <tcgetattr@plt+0x815b8>
   2ea84:	svclt	0x0028429a
   2ea88:			; <UNDEFINED> instruction: 0x4613461a
   2ea8c:	strmi	r6, [sl], -r0, lsl #16
   2ea90:	ldcllt	6, cr4, [r0], #-164	; 0xffffff5c
   2ea94:	stmlt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ea98:	rscsle	r1, r0, fp, asr #24
   2ea9c:	stmdavs	r3!, {r2, r3, r5, r7, fp, sp, lr}^
   2eaa0:	addsmi	r3, r9, #1024	; 0x400
   2eaa4:	ldrmi	sp, [r9], -ip, ror #19
   2eaa8:	svclt	0x0000e7e7
   2eaac:	mvnsmi	lr, sp, lsr #18
   2eab0:	mcrmi	0, 1, fp, cr3, cr2, {4}
   2eab4:	blmi	9002f8 <tcgetattr@plt+0x8f8b9c>
   2eab8:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   2eabc:	subcs	r6, r0, #4521984	; 0x450000
   2eac0:	ldmpl	r3!, {r8, sp}^
   2eac4:			; <UNDEFINED> instruction: 0xf8dfa801
   2eac8:	ldmdavs	fp, {r7, pc}
   2eacc:			; <UNDEFINED> instruction: 0xf04f9311
   2ead0:			; <UNDEFINED> instruction: 0xf7d80300
   2ead4:	ldmib	r5, {r1, r5, r7, sl, fp, sp, lr, pc}^
   2ead8:	ldrbtmi	r6, [r8], #259	; 0x103
   2eadc:	andcc	lr, r7, #3489792	; 0x354000
   2eae0:	addsmi	r6, r9, #32, 16	; 0x200000
   2eae4:	smlabtvs	r5, sp, r9, lr
   2eae8:	andcc	lr, r7, #3358720	; 0x334000
   2eaec:	andls	r9, r0, fp, lsl #14
   2eaf0:	ldmiblt	r1!, {r1, r2, r3, r4, ip, lr, pc}
   2eaf4:	tstcs	r0, r0, lsr #12
   2eaf8:			; <UNDEFINED> instruction: 0xf8caf7ff
   2eafc:			; <UNDEFINED> instruction: 0x46694b13
   2eb00:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2eb04:			; <UNDEFINED> instruction: 0xf83cf00e
   2eb08:	blmi	3c1354 <tcgetattr@plt+0x3b9bf8>
   2eb0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2eb10:	blls	488b80 <tcgetattr@plt+0x481424>
   2eb14:			; <UNDEFINED> instruction: 0xf04f405a
   2eb18:	mrsle	r0, ELR_hyp
   2eb1c:	pop	{r1, r4, ip, sp, pc}
   2eb20:	mcrne	1, 2, r8, cr11, cr0, {7}
   2eb24:	rscscc	pc, pc, #79	; 0x4f
   2eb28:			; <UNDEFINED> instruction: 0xf7ff4629
   2eb2c:	strb	pc, [r1, r3, asr #16]!	; <UNPREDICTABLE>
   2eb30:	ldrtmi	r6, [fp], -r8, lsr #17
   2eb34:			; <UNDEFINED> instruction: 0xf904f7f0
   2eb38:			; <UNDEFINED> instruction: 0xf7d8e7dc
   2eb3c:	svclt	0x0000ea5a
   2eb40:	ldrdeq	r4, [r4], -sl
   2eb44:	andeq	r0, r0, r8, ror r3
   2eb48:	strheq	r4, [r4], -sl
   2eb4c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2eb50:	andeq	r4, r4, r8, lsl #1
   2eb54:	stmdavs	r7, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   2eb58:	ldmvs	fp, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
   2eb5c:	addsmi	r3, r9, #1024	; 0x400
   2eb60:	ldrmi	fp, [r9], -r8, lsr #30
   2eb64:	svclt	0x00284293
   2eb68:	addmi	r4, fp, #19922944	; 0x1300000
   2eb6c:	ldcllt	8, cr13, [r8]
   2eb70:	tstcs	r0, sp, lsl #12
   2eb74:			; <UNDEFINED> instruction: 0x4606461c
   2eb78:			; <UNDEFINED> instruction: 0xf88af7ff
   2eb7c:	ldmib	r6, {r8, r9, sp}^
   2eb80:	ldrmi	r0, [sl], -r0, lsl #2
   2eb84:			; <UNDEFINED> instruction: 0xf816f7ff
   2eb88:	strpl	lr, [r7], #-2503	; 0xfffff639
   2eb8c:	svclt	0x0000bdf8
   2eb90:	mvnsmi	lr, sp, lsr #18
   2eb94:	stmdavs	r4, {r0, r1, r2, r3, r9, sl, lr}^
   2eb98:	strmi	fp, [r5], -r2, lsl #1
   2eb9c:			; <UNDEFINED> instruction: 0xf8d44616
   2eba0:	stmdbvs	r3!, {r3, pc}
   2eba4:			; <UNDEFINED> instruction: 0x1010f8d8
   2eba8:	ldrmi	r4, [r9], #-1600	; 0xfffff9c0
   2ebac:	mcrr2	7, 15, pc, r0, cr0	; <UNPREDICTABLE>
   2ebb0:	tstlt	pc, #1097728	; 0x10c000
   2ebb4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2ebb8:	cmpvs	r3, r1, lsr #20
   2ebbc:	movwcs	lr, #14804	; 0x39d4
   2ebc0:	ldmdbmi	ip, {r0, r8, ip, pc}
   2ebc4:	ldmdami	ip, {r0, r1, r2, r5, r6, r7, r8, fp, sp, lr}
   2ebc8:	smccc	33865	; 0x8449
   2ebcc:	smlsdxls	r0, r8, r4, r4
   2ebd0:	blx	ffd6cbb8 <tcgetattr@plt+0xffd6545c>
   2ebd4:	adcsmi	r6, r3, #1753088	; 0x1ac000
   2ebd8:	tstcs	r1, r4
   2ebdc:			; <UNDEFINED> instruction: 0xf7ff4628
   2ebe0:	msrvs	SPSR_fsx, r7, asr r8
   2ebe4:	bvs	909074 <tcgetattr@plt+0x901918>
   2ebe8:	mulsle	r4, sl, r2
   2ebec:	ldmvs	fp, {r0, r1, r5, r7, fp, sp, lr}
   2ebf0:	addsmi	r3, sl, #1024	; 0x400
   2ebf4:	andlt	sp, r2, r5, lsl #6
   2ebf8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2ebfc:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   2ec00:	mrrcne	7, 13, lr, r3, cr10
   2ec04:	ldrdeq	lr, [r0, -r5]
   2ec08:	rscscc	pc, pc, #79	; 0x4f
   2ec0c:	pop	{r1, ip, sp, pc}
   2ec10:			; <UNDEFINED> instruction: 0xf7fe41f0
   2ec14:	ldrtmi	fp, [r3], -pc, asr #31
   2ec18:	strbmi	r6, [r0], -r1, ror #19
   2ec1c:			; <UNDEFINED> instruction: 0xf862f7f0
   2ec20:			; <UNDEFINED> instruction: 0xf7fe4628
   2ec24:	stmdbvs	fp!, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2ec28:			; <UNDEFINED> instruction: 0x612b3301
   2ec2c:	pop	{r1, ip, sp, pc}
   2ec30:	svclt	0x000081f0
   2ec34:	andeq	r8, r2, ip, ror #21
   2ec38:	andeq	r8, r2, r0, ror r9
   2ec3c:	mvnsmi	lr, #737280	; 0xb4000
   2ec40:	stmdavs	r5, {r0, r4, r7, r9, sl, lr}^
   2ec44:	stmdbvs	r2, {r1, r2, r9, sl, lr}^
   2ec48:	ldrdhi	pc, [r8], -r5
   2ec4c:	ldmib	r5, {r0, r3, r4, r6, r7, r8, ip, sp, pc}^
   2ec50:	strcc	r3, [r1], #-1031	; 0xfffffbf9
   2ec54:	addmi	r1, pc, #946176	; 0xe7000
   2ec58:	strmi	fp, [pc], -r8, lsr #30
   2ec5c:			; <UNDEFINED> instruction: 0xd123454a
   2ec60:	strcs	fp, [r0], #-359	; 0xfffffe99
   2ec64:	andne	lr, r7, #3489792	; 0x354000
   2ec68:	strbmi	r4, [r0], -fp, asr #12
   2ec6c:			; <UNDEFINED> instruction: 0xf7f03401
   2ec70:			; <UNDEFINED> instruction: 0x4630f839
   2ec74:			; <UNDEFINED> instruction: 0xff66f7fe
   2ec78:	ldmle	r3!, {r0, r1, r2, r5, r7, r9, lr}^
   2ec7c:	ldrmi	r6, [pc], #-2355	; 2ec84 <tcgetattr@plt+0x27528>
   2ec80:	pop	{r0, r1, r2, r4, r5, r8, sp, lr}
   2ec84:	strbmi	r8, [sl, #-1016]	; 0xfffffc08
   2ec88:			; <UNDEFINED> instruction: 0x464bd116
   2ec8c:	stmibvs	r9!, {r1, r3, r5, r9, fp, sp, lr}^
   2ec90:			; <UNDEFINED> instruction: 0xf7f04640
   2ec94:	ldrtmi	pc, [r0], -r7, lsr #16	; <UNPREDICTABLE>
   2ec98:			; <UNDEFINED> instruction: 0xff54f7fe
   2ec9c:	smladxcs	r1, r3, r9, r6
   2eca0:	teqvs	r7, pc, lsl r4
   2eca4:	mvnshi	lr, #12386304	; 0xbd0000
   2eca8:			; <UNDEFINED> instruction: 0xf7fe2101
   2ecac:			; <UNDEFINED> instruction: 0xf8c6fff1
   2ecb0:	svccs	0x00009014
   2ecb4:	ubfx	sp, r5, #3, #2
   2ecb8:			; <UNDEFINED> instruction: 0xf7fe2101
   2ecbc:			; <UNDEFINED> instruction: 0xf8c6ffe9
   2ecc0:			; <UNDEFINED> instruction: 0xe7e29014
   2ecc4:	ldrbmi	lr, [r0, sp, lsr #18]!
   2ecc8:	stcmi	0, cr11, [sl], #-584	; 0xfffffdb8
   2eccc:	blmi	ac050c <tcgetattr@plt+0xab8db0>
   2ecd0:	ldrbtmi	r4, [ip], #-1665	; 0xfffff97f
   2ecd4:	ldrmi	r6, [r7], -r5, asr #16
   2ecd8:	stmiapl	r3!, {r8, sp}^
   2ecdc:	stmdage	r1, {r6, r9, sp}
   2ece0:	ldrdhi	pc, [r8], -r5
   2ece4:	tstls	r1, #1769472	; 0x1b0000
   2ece8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ecec:	bl	fe56cc54 <tcgetattr@plt+0xfe5654f8>
   2ecf0:	streq	lr, [r3], #-2517	; 0xfffff62b
   2ecf4:	andne	lr, r7, #3489792	; 0x354000
   2ecf8:	ldrdcc	pc, [r0], -r9
   2ecfc:	ldrsbtge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2ed00:	streq	lr, [r5], #-2509	; 0xfffff633
   2ed04:	andne	lr, r7, #3358720	; 0x334000
   2ed08:			; <UNDEFINED> instruction: 0x970b44fa
   2ed0c:	stmiblt	r6!, {r8, r9, ip, pc}^
   2ed10:			; <UNDEFINED> instruction: 0x4640463b
   2ed14:			; <UNDEFINED> instruction: 0xf814f7f0
   2ed18:	strbmi	r2, [r8], -r1, lsl #12
   2ed1c:			; <UNDEFINED> instruction: 0xf7fe2100
   2ed20:	blmi	62ec04 <tcgetattr@plt+0x6274a8>
   2ed24:	strbtmi	r9, [r9], -r3, lsl #12
   2ed28:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   2ed2c:			; <UNDEFINED> instruction: 0xff28f00d
   2ed30:	blmi	481588 <tcgetattr@plt+0x479e2c>
   2ed34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ed38:	blls	488da8 <tcgetattr@plt+0x48164c>
   2ed3c:			; <UNDEFINED> instruction: 0xf04f405a
   2ed40:	tstle	r5, r0, lsl #6
   2ed44:	pop	{r1, r4, ip, sp, pc}
   2ed48:	mrrcne	7, 15, r8, r3, cr0
   2ed4c:	addsmi	r1, lr, #372736	; 0x5b000
   2ed50:	ldrmi	fp, [lr], -r8, lsr #30
   2ed54:	rscle	r2, r0, r0, lsl #28
   2ed58:	and	r2, r1, r0, lsl #8
   2ed5c:	andne	lr, r7, #3489792	; 0x354000
   2ed60:	ldrtmi	r3, [fp], -r1, lsl #8
   2ed64:			; <UNDEFINED> instruction: 0xf7ef4640
   2ed68:	adcsmi	pc, r4, #940	; 0x3ac
   2ed6c:			; <UNDEFINED> instruction: 0xe7d4d1f6
   2ed70:	ldmdb	lr!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ed74:	andeq	r3, r4, r2, asr #29
   2ed78:	andeq	r0, r0, r8, ror r3
   2ed7c:	andeq	r3, r4, ip, lsl #29
   2ed80:	andeq	r0, r0, r0, ror #7
   2ed84:	andeq	r3, r4, r0, ror #28
   2ed88:	ldrdeq	lr, [r0, -r0]
   2ed8c:	mvnscc	pc, #79	; 0x4f
   2ed90:			; <UNDEFINED> instruction: 0xf7fe2200
   2ed94:	svclt	0x0000bf0f
   2ed98:	ldrbmi	lr, [r0, sp, lsr #18]!
   2ed9c:	stmdavs	r5, {r2, r4, r7, ip, sp, pc}^
   2eda0:	svcmi	0x0033460e
   2eda4:	blmi	d005bc <tcgetattr@plt+0xcf8e60>
   2eda8:	ldrbtmi	r2, [pc], #-576	; 2edb0 <tcgetattr@plt+0x27654>
   2edac:	ldrdls	pc, [r8], -r5
   2edb0:	stmdage	r3, {r8, sp}
   2edb4:	ldmib	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
   2edb8:	ldmdavs	fp, {r0, r8, r9, sl, sp, pc}
   2edbc:			; <UNDEFINED> instruction: 0xf04f9313
   2edc0:			; <UNDEFINED> instruction: 0xf7d80300
   2edc4:	ldmib	r5, {r1, r3, r5, r8, r9, fp, sp, lr, pc}^
   2edc8:	ldmib	r5, {r0, r1, r2, ip, sp}^
   2edcc:			; <UNDEFINED> instruction: 0xf8df1203
   2edd0:	stmib	sp, {r3, r5, r7, pc}^
   2edd4:	stmdavs	r3!, {r0, r3, ip, sp}
   2edd8:	stmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
   2eddc:	strls	r1, [sp], -r7, lsl #4
   2ede0:	ldmdblt	r1!, {r1, r8, r9, ip, pc}^
   2ede4:			; <UNDEFINED> instruction: 0xf8d9b91a
   2ede8:	ldrbeq	r3, [fp, r0]
   2edec:	andcs	sp, r1, r8, lsr r4
   2edf0:	movweq	lr, #7082	; 0x1baa
   2edf4:	strbmi	r9, [r8], -r0
   2edf8:			; <UNDEFINED> instruction: 0xf7ef9601
   2edfc:	stmdbvs	sl!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2ee00:			; <UNDEFINED> instruction: 0xf10ae003
   2ee04:	addmi	r3, fp, #-67108861	; 0xfc000003
   2ee08:	mrcne	2, 3, sp, cr9, cr1, {7}
   2ee0c:	bne	fe280760 <tcgetattr@plt+0xfe279004>
   2ee10:	tstls	r0, r8, asr #12
   2ee14:	tstcs	r0, r1, lsl #4
   2ee18:			; <UNDEFINED> instruction: 0xf7ef9601
   2ee1c:	stmdbvs	sl!, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2ee20:	msreq	CPSR_, r4, lsl #2
   2ee24:	andeq	pc, ip, r4, lsl #2
   2ee28:	andcc	r1, r1, #765952	; 0xbb000
   2ee2c:			; <UNDEFINED> instruction: 0xf7fe3b01
   2ee30:	strtmi	pc, [r0], -r3, asr #28
   2ee34:			; <UNDEFINED> instruction: 0xf7fe2100
   2ee38:	blmi	46eaec <tcgetattr@plt+0x467390>
   2ee3c:			; <UNDEFINED> instruction: 0xf858a902
   2ee40:			; <UNDEFINED> instruction: 0xf00d0003
   2ee44:	bmi	3ee8c0 <tcgetattr@plt+0x3e7164>
   2ee48:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   2ee4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ee50:	subsmi	r9, sl, r3, lsl fp
   2ee54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ee58:	andslt	sp, r4, r7, lsl #2
   2ee5c:			; <UNDEFINED> instruction: 0x87f0e8bd
   2ee60:			; <UNDEFINED> instruction: 0x46484631
   2ee64:	cdp2	7, 15, cr15, cr10, cr15, {7}
   2ee68:			; <UNDEFINED> instruction: 0xf7d8e7d9
   2ee6c:	svclt	0x0000e8c2
   2ee70:	andeq	r3, r4, sl, ror #27
   2ee74:	andeq	r0, r0, r8, ror r3
   2ee78:			; <UNDEFINED> instruction: 0x00043dbc
   2ee7c:	andeq	r0, r0, ip, lsr #7
   2ee80:	andeq	r3, r4, sl, asr #26
   2ee84:	mvnsmi	lr, #737280	; 0xb4000
   2ee88:	svcmi	0x002fb095
   2ee8c:	blmi	c006cc <tcgetattr@plt+0xbf8f70>
   2ee90:	ldrbtmi	r4, [pc], #-1541	; 2ee98 <tcgetattr@plt+0x2773c>
   2ee94:	subcs	r6, r0, #68, 16	; 0x440000
   2ee98:	ldmpl	fp!, {r8, sp}^
   2ee9c:			; <UNDEFINED> instruction: 0xf8dfa803
   2eea0:	ldmdavs	fp, {r4, r5, r7, pc}
   2eea4:			; <UNDEFINED> instruction: 0xf04f9313
   2eea8:	stmiavs	r3!, {r8, r9}
   2eeac:			; <UNDEFINED> instruction: 0xf8d344f8
   2eeb0:			; <UNDEFINED> instruction: 0xf7d89004
   2eeb4:	ldmib	r4, {r1, r4, r5, r7, r9, fp, sp, lr, pc}^
   2eeb8:	ldmib	r4, {r0, r1, r8, r9, sl, ip, sp}^
   2eebc:	stmdavs	sl!, {r0, r1, r2, r8}
   2eec0:	strcc	lr, [r7, -sp, asr #19]
   2eec4:	smlabteq	r9, sp, r9, lr
   2eec8:	andls	r9, r2, #13631488	; 0xd00000
   2eecc:			; <UNDEFINED> instruction: 0xf109bb77
   2eed0:	stmiavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   2eed4:			; <UNDEFINED> instruction: 0xf04f429a
   2eed8:	svclt	0x00280101
   2eedc:	ldrtmi	r3, [sl], -r1, lsl #6
   2eee0:			; <UNDEFINED> instruction: 0x464bbf38
   2eee4:	strls	r9, [r1], -r0, lsl #2
   2eee8:			; <UNDEFINED> instruction: 0xf7ef2100
   2eeec:	andcs	pc, r0, #3888	; 0xf30
   2eef0:			; <UNDEFINED> instruction: 0xf1056923
   2eef4:			; <UNDEFINED> instruction: 0xf1050120
   2eef8:			; <UNDEFINED> instruction: 0xf7fe000c
   2eefc:			; <UNDEFINED> instruction: 0x4628fddd
   2ef00:			; <UNDEFINED> instruction: 0xf7fe2100
   2ef04:	blmi	52ea20 <tcgetattr@plt+0x5272c4>
   2ef08:			; <UNDEFINED> instruction: 0xf858a902
   2ef0c:			; <UNDEFINED> instruction: 0xf00d0003
   2ef10:	bmi	4ae7f4 <tcgetattr@plt+0x4a7098>
   2ef14:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   2ef18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ef1c:	subsmi	r9, sl, r3, lsl fp
   2ef20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ef24:	andslt	sp, r5, sp, lsl #2
   2ef28:	mvnshi	lr, #12386304	; 0xbd0000
   2ef2c:	stmiavs	r0!, {r9, sp}
   2ef30:	strls	r4, [r0, -fp, asr #12]
   2ef34:			; <UNDEFINED> instruction: 0x96014611
   2ef38:	cdp2	7, 12, cr15, cr12, cr15, {7}
   2ef3c:			; <UNDEFINED> instruction: 0x3703e9d4
   2ef40:			; <UNDEFINED> instruction: 0xf7d8e7c5
   2ef44:	svclt	0x0000e856
   2ef48:	andeq	r3, r4, r2, lsl #26
   2ef4c:	andeq	r0, r0, r8, ror r3
   2ef50:	andeq	r3, r4, r8, ror #25
   2ef54:	andeq	r0, r0, r4, ror r3
   2ef58:	andeq	r3, r4, lr, ror ip
   2ef5c:	mvnsmi	lr, #737280	; 0xb4000
   2ef60:	svcmi	0x0027b095
   2ef64:	blmi	a007a4 <tcgetattr@plt+0x9f9048>
   2ef68:	ldrbtmi	r4, [pc], #-1540	; 2ef70 <tcgetattr@plt+0x27814>
   2ef6c:	subcs	r6, r0, #4521984	; 0x450000
   2ef70:	ldmpl	fp!, {r8, sp}^
   2ef74:	svcmi	0x0024a803
   2ef78:	tstls	r3, #1769472	; 0x1b0000
   2ef7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ef80:	ldrbtmi	r6, [pc], #-2219	; 2ef88 <tcgetattr@plt+0x2782c>
   2ef84:	stmdals	r1, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
   2ef88:	b	11ecef0 <tcgetattr@plt+0x11e5794>
   2ef8c:	movweq	lr, #10709	; 0x29d5
   2ef90:			; <UNDEFINED> instruction: 0xe010f8d5
   2ef94:	movwls	r6, #30722	; 0x7802
   2ef98:	movwne	lr, #31189	; 0x79d5
   2ef9c:	andeq	pc, r1, #18
   2efa0:			; <UNDEFINED> instruction: 0xf8cd6825
   2efa4:	stmib	sp, {r5, sp, lr, pc}^
   2efa8:	strls	r1, [sp], -r9, lsl #6
   2efac:	andsle	r9, ip, r2, lsl #10
   2efb0:			; <UNDEFINED> instruction: 0xf7ef4631
   2efb4:	andcs	pc, r0, #1328	; 0x530
   2efb8:	msreq	CPSR_, r4, lsl #2
   2efbc:	andeq	pc, ip, r4, lsl #2
   2efc0:			; <UNDEFINED> instruction: 0xf7fe4643
   2efc4:	blmi	4ae5b0 <tcgetattr@plt+0x4a6e54>
   2efc8:	ldmpl	r8!, {r1, r8, fp, sp, pc}^
   2efcc:	ldc2l	0, cr15, [r8, #52]	; 0x34
   2efd0:	blmi	341814 <tcgetattr@plt+0x33a0b8>
   2efd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2efd8:	blls	509048 <tcgetattr@plt+0x5018ec>
   2efdc:			; <UNDEFINED> instruction: 0xf04f405a
   2efe0:	mrsle	r0, (UNDEF: 58)
   2efe4:	pop	{r0, r2, r4, ip, sp, pc}
   2efe8:			; <UNDEFINED> instruction: 0x464b83f0
   2efec:			; <UNDEFINED> instruction: 0x96014611
   2eff0:	andhi	pc, r0, sp, asr #17
   2eff4:	cdp2	7, 6, cr15, cr14, cr15, {7}
   2eff8:			; <UNDEFINED> instruction: 0xf7d7e7dd
   2effc:	svclt	0x0000effa
   2f000:	andeq	r3, r4, sl, lsr #24
   2f004:	andeq	r0, r0, r8, ror r3
   2f008:	andeq	r3, r4, r2, lsl ip
   2f00c:	strdeq	r0, [r0], -r8
   2f010:	andeq	r3, r4, r0, asr #23
   2f014:			; <UNDEFINED> instruction: 0x4604b570
   2f018:	strtmi	r6, [r8], -r5, asr #16
   2f01c:	blx	feb6b028 <tcgetattr@plt+0xfeb638cc>
   2f020:	strtmi	r6, [r0], -fp, lsr #17
   2f024:	ldmvs	sl, {r8, sp}
   2f028:			; <UNDEFINED> instruction: 0xf7ff3a01
   2f02c:	tstcs	r1, #9408	; 0x24c0	; <UNPREDICTABLE>
   2f030:	rsbvs	r4, fp, #32, 12	; 0x2000000
   2f034:			; <UNDEFINED> instruction: 0xf7ff2108
   2f038:	movwcs	pc, #3985	; 0xf91	; <UNPREDICTABLE>
   2f03c:	ldrmi	r6, [sl], -r1, ror #16
   2f040:	pop	{r5, fp, sp, lr}
   2f044:			; <UNDEFINED> instruction: 0xf7fe4070
   2f048:	svclt	0x0000bdb5
   2f04c:	ldmvs	r8, {r0, r1, r6, fp, sp, lr}
   2f050:	bllt	2ed018 <tcgetattr@plt+0x2e58bc>
   2f054:	blmi	1c01a14 <tcgetattr@plt+0x1bfa2b8>
   2f058:	push	{r1, r3, r4, r5, r6, sl, lr}
   2f05c:	strdlt	r4, [pc], r0
   2f060:	ldrdge	pc, [r8], -r0
   2f064:			; <UNDEFINED> instruction: 0xf8df58d3
   2f068:	ldmdavs	fp, {r4, r5, r7, r8, pc}
   2f06c:			; <UNDEFINED> instruction: 0xf04f930d
   2f070:			; <UNDEFINED> instruction: 0xf8da0300
   2f074:	ldrbtmi	r3, [r8], #8
   2f078:	bmi	1a5d62c <tcgetattr@plt+0x1a55ed0>
   2f07c:	ldrbtmi	r4, [sl], #-2917	; 0xfffff49b
   2f080:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f084:	subsmi	r9, sl, sp, lsl #22
   2f088:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f08c:	adcshi	pc, sp, r0, asr #32
   2f090:	pop	{r0, r1, r2, r3, ip, sp, pc}
   2f094:	stmdavs	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2f098:	pkhtbmi	r4, r3, r3, asr #8
   2f09c:	tstvc	lr, #0, 12
   2f0a0:	addsvc	pc, r8, #41943040	; 0x2800000
   2f0a4:	vst2.8	{d22,d24}, [pc :128], r5
   2f0a8:			; <UNDEFINED> instruction: 0xf8db719c
   2f0ac:	andcs	r3, r1, ip
   2f0b0:			; <UNDEFINED> instruction: 0xf10d68e7
   2f0b4:	bl	f14fc <tcgetattr@plt+0xe9da0>
   2f0b8:			; <UNDEFINED> instruction: 0xf8ca03c5
   2f0bc:			; <UNDEFINED> instruction: 0xf10a6130
   2f0c0:	strls	r0, [r3], -ip, lsl #12
   2f0c4:			; <UNDEFINED> instruction: 0xf8ca685d
   2f0c8:			; <UNDEFINED> instruction: 0xf8ca7000
   2f0cc:			; <UNDEFINED> instruction: 0xf8c55134
   2f0d0:	subsvs	sl, sl, r0
   2f0d4:			; <UNDEFINED> instruction: 0xf8a4f01a
   2f0d8:			; <UNDEFINED> instruction: 0xf8da6921
   2f0dc:	ldrtmi	r2, [r3], -r8
   2f0e0:	andeq	pc, r8, fp, asr #17
   2f0e4:	stmdbmi	lr, {r0, r8, ip, pc}^
   2f0e8:	stmdami	lr, {r0, r2, r5, r6, r7, fp, sp, lr}^
   2f0ec:	orrcc	r4, r0, r9, ror r4
   2f0f0:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
   2f0f4:			; <UNDEFINED> instruction: 0xf862f7f8
   2f0f8:	stccs	8, cr6, [r0, #-916]	; 0xfffffc6c
   2f0fc:	stmiavs	r3!, {r0, r2, r4, r6, r8, ip, lr, pc}
   2f100:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   2f104:	bcc	46a928 <tcgetattr@plt+0x4631cc>
   2f108:	vmla.f16	s12, s14, s7
   2f10c:			; <UNDEFINED> instruction: 0xf50a3a90
   2f110:			; <UNDEFINED> instruction: 0xf50a7686
   2f114:			; <UNDEFINED> instruction: 0x46cc7e96
   2f118:			; <UNDEFINED> instruction: 0x36106830
   2f11c:	stcne	8, cr15, [ip], {86}	; 0x56
   2f120:			; <UNDEFINED> instruction: 0xf8564667
   2f124:			; <UNDEFINED> instruction: 0xf10c2c08
   2f128:			; <UNDEFINED> instruction: 0xf8560c10
   2f12c:	ldrbmi	r3, [r6, #-3076]!	; 0xfffff3fc
   2f130:	mvnsle	ip, pc, lsl #14
   2f134:			; <UNDEFINED> instruction: 0x46296830
   2f138:	bcs	fe46a99c <tcgetattr@plt+0xfe463240>
   2f13c:			; <UNDEFINED> instruction: 0xf8cc464b
   2f140:	cdpls	0, 0, cr0, cr3, cr0, {0}
   2f144:	ldrdpl	pc, [r8], -sl
   2f148:	beq	46a9ac <tcgetattr@plt+0x463250>
   2f14c:	strvs	lr, [r0, #-2509]	; 0xfffff633
   2f150:	ldc2l	7, cr15, [ip, #-956]!	; 0xfffffc44
   2f154:			; <UNDEFINED> instruction: 0xf8da68e0
   2f158:			; <UNDEFINED> instruction: 0xf04f2008
   2f15c:			; <UNDEFINED> instruction: 0xf8db33ff
   2f160:	strmi	r1, [r2], #-4
   2f164:	ldrdeq	pc, [r0], -fp
   2f168:	stc2	7, cr15, [r4, #-1016]!	; 0xfffffc08
   2f16c:	streq	lr, [r2, #-2516]	; 0xfffff62c
   2f170:	adcmi	r6, fp, #4390912	; 0x430000
   2f174:	str	sp, [r0, lr, lsl #16]
   2f178:	strtmi	r4, [r9], -fp, lsr #22
   2f17c:	strcc	r6, [r1, #-2208]	; 0xfffff760
   2f180:			; <UNDEFINED> instruction: 0xf8586922
   2f184:			; <UNDEFINED> instruction: 0xf7ef3003
   2f188:	stmiavs	r0!, {r0, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   2f18c:	adcmi	r6, fp, #4390912	; 0x430000
   2f190:	svcge	0x0073f67f
   2f194:	stmdbvs	r2!, {r0, r1, r3, r6, r9, sl, lr}
   2f198:			; <UNDEFINED> instruction: 0xf7ef4629
   2f19c:			; <UNDEFINED> instruction: 0xf89dfd47
   2f1a0:	ldrbeq	r3, [fp, -r7, lsr #32]
   2f1a4:	svcge	0x0069f57f
   2f1a8:	stmdbvs	r2!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2f1ac:	stmiavs	r0!, {r0, r1, r3, r6, r9, sl, lr}
   2f1b0:			; <UNDEFINED> instruction: 0xf7ef4629
   2f1b4:			; <UNDEFINED> instruction: 0xf89dfd3b
   2f1b8:	ldrbeq	r3, [sl, -r7, lsr #32]
   2f1bc:	blmi	6e45e8 <tcgetattr@plt+0x6dce8c>
   2f1c0:	stmdbvs	r2!, {r0, r3, r5, r9, sl, lr}
   2f1c4:			; <UNDEFINED> instruction: 0xf85868a0
   2f1c8:			; <UNDEFINED> instruction: 0xf7ef3003
   2f1cc:	stccc	13, cr15, [r1, #-220]	; 0xffffff24
   2f1d0:	stmiavs	r2!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   2f1d4:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
   2f1d8:	bcs	46a9fc <tcgetattr@plt+0x4632a0>
   2f1dc:	blcs	8966c <tcgetattr@plt+0x81f10>
   2f1e0:	bcs	fe46aa04 <tcgetattr@plt+0xfe4632a8>
   2f1e4:	stmiavs	r5!, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
   2f1e8:	blmi	425834 <tcgetattr@plt+0x41e0d8>
   2f1ec:	cfmsub32	mvax1, mvfx4, mvfx7, mvfx9
   2f1f0:			; <UNDEFINED> instruction: 0xf8580a10
   2f1f4:			; <UNDEFINED> instruction: 0xf7ef3003
   2f1f8:	stmiavs	r3!, {r0, r5, r8, sl, fp, ip, sp, lr, pc}
   2f1fc:	bcc	46aa20 <tcgetattr@plt+0x4632c4>
   2f200:	movwpl	lr, #14804	; 0x39d4
   2f204:	bcc	fe46aa28 <tcgetattr@plt+0xfe4632cc>
   2f208:			; <UNDEFINED> instruction: 0xf7d7e781
   2f20c:	svclt	0x0000eef2
   2f210:	andeq	r3, r4, ip, lsr fp
   2f214:	andeq	r0, r0, r8, ror r3
   2f218:	andeq	r3, r4, lr, lsl fp
   2f21c:	andeq	r3, r4, r6, lsl fp
   2f220:	andeq	r8, r2, r8, asr #11
   2f224:	ldrdeq	r8, [r2], -r6
   2f228:	andeq	r0, r0, r4, asr #6
   2f22c:			; <UNDEFINED> instruction: 0x4604b510
   2f230:			; <UNDEFINED> instruction: 0xf7ffb082
   2f234:	strtmi	pc, [r0], -pc, lsl #30
   2f238:			; <UNDEFINED> instruction: 0xf7fe2100
   2f23c:	bvs	8ee6e8 <tcgetattr@plt+0x8e6f8c>
   2f240:	stmdami	sl, {r0, r3, r8, fp, lr}
   2f244:	stmibvs	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   2f248:	andls	r3, r0, #156, 2	; 0x27
   2f24c:	stmibvs	r2!, {r3, r4, r5, r6, sl, lr}
   2f250:			; <UNDEFINED> instruction: 0xffb4f7f7
   2f254:			; <UNDEFINED> instruction: 0xf7d768a0
   2f258:	stmiavs	r0!, {r5, r6, r9, sl, fp, sp, lr, pc}^
   2f25c:	pop	{r1, ip, sp, pc}
   2f260:			; <UNDEFINED> instruction: 0xf7d74010
   2f264:	svclt	0x0000be57
   2f268:	andeq	r8, r2, r0, ror r4
   2f26c:	muleq	r2, r4, r3
   2f270:	svcmi	0x00f0e92d
   2f274:			; <UNDEFINED> instruction: 0x2650f8df
   2f278:	blhi	ea734 <tcgetattr@plt+0xe2fd8>
   2f27c:			; <UNDEFINED> instruction: 0x364cf8df
   2f280:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f284:			; <UNDEFINED> instruction: 0xf8dfb0b3
   2f288:	ldmdavs	fp, {r3, r6, r9, sl, sp}
   2f28c:			; <UNDEFINED> instruction: 0xf04f9331
   2f290:	stclvc	3, cr0, [fp]
   2f294:	andls	r4, r4, #2046820352	; 0x7a000000
   2f298:			; <UNDEFINED> instruction: 0xf100075a
   2f29c:	stmdavs	r4, {r2, r6, r7, pc}^
   2f2a0:	stcvc	6, cr4, [pc, #-556]	; 2f07c <tcgetattr@plt+0x27920>
   2f2a4:	stmibvs	r3, {r0, r2, r9, sl, lr}
   2f2a8:	ldrdhi	pc, [r8], -r4
   2f2ac:			; <UNDEFINED> instruction: 0xf8d83301
   2f2b0:			; <UNDEFINED> instruction: 0xf8d82004
   2f2b4:	orrvs	r6, r3, r8
   2f2b8:	svccs	0x00009205
   2f2bc:	sbchi	pc, r5, r0
   2f2c0:			; <UNDEFINED> instruction: 0xf7fe2101
   2f2c4:	bvs	186e660 <tcgetattr@plt+0x1866f04>
   2f2c8:	andseq	pc, r0, #16
   2f2cc:	movwcs	fp, #7948	; 0x1f0c
   2f2d0:	svccs	0x00012300
   2f2d4:	movwcs	fp, #3852	; 0xf0c
   2f2d8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   2f2dc:			; <UNDEFINED> instruction: 0xf0402b00
   2f2e0:	blls	18f810 <tcgetattr@plt+0x1880b4>
   2f2e4:	bl	fe909670 <tcgetattr@plt+0xfe901f14>
   2f2e8:	streq	r0, [r3, r7, lsl #18]
   2f2ec:	movwcs	fp, #8028	; 0x1f5c
   2f2f0:			; <UNDEFINED> instruction: 0xf1009306
   2f2f4:	bcs	4f7b0 <tcgetattr@plt+0x48054>
   2f2f8:	msrhi	CPSR_sc, r0
   2f2fc:	stmdbvs	r3!, {r0, r3, r6, r8, sl, lr}
   2f300:	mrshi	pc, (UNDEF: 106)	; <UNPREDICTABLE>
   2f304:	addsmi	r3, lr, #1, 28
   2f308:	addhi	pc, sp, r0, asr #1
   2f30c:	subcs	r6, r0, #7208960	; 0x6e0000
   2f310:	stmdage	pc, {r8, sp}	; <UNPREDICTABLE>
   2f314:	stm	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f318:	ldmvs	r3!, {r5, r7, fp, sp, lr}^
   2f31c:	ldmdbvs	r2!, {r0, r5, r8, fp, sp, lr}
   2f320:			; <UNDEFINED> instruction: 0xc010f8d0
   2f324:	ldmib	r6, {r0, r1, r4, r8, r9, ip, pc}^
   2f328:	strbtmi	r6, [r1], #-775	; 0xfffffcf9
   2f32c:	stmib	sp, {r2, r4, r9, ip, pc}^
   2f330:	stmdavs	fp!, {r0, r2, r4, r8, r9, sp, lr}
   2f334:			; <UNDEFINED> instruction: 0xf7f0930e
   2f338:	andls	pc, r7, fp, ror r8	; <UNPREDICTABLE>
   2f33c:	ldreq	r6, [r8, r3, asr #18]
   2f340:	bichi	pc, r4, r0, lsl #2
   2f344:	mcrrne	8, 14, r6, lr, cr1
   2f348:	addsmi	r1, lr, #3325952	; 0x32c000
   2f34c:	smlalbbhi	pc, r0, r0, r0	; <UNPREDICTABLE>
   2f350:	strcc	pc, [r0, #2271]	; 0x8df
   2f354:	strls	pc, [r0, #2271]	; 0x8df
   2f358:	strls	r4, [r6, #-1147]	; 0xfffffb85
   2f35c:			; <UNDEFINED> instruction: 0xf10344f9
   2f360:	ldrmi	r0, [sp], -r8, asr #21
   2f364:	stmdbvs	r3!, {r1, r4, r5, r9, sl, lr}
   2f368:			; <UNDEFINED> instruction: 0x46484651
   2f36c:			; <UNDEFINED> instruction: 0xff26f7f7
   2f370:			; <UNDEFINED> instruction: 0xf1054631
   2f374:	stmdbvs	r2!, {r2, r4, r5, r6, r7, r8, r9}
   2f378:	strcc	r4, [r1], -r0, asr #12
   2f37c:	mrrc2	7, 14, pc, lr, cr15	; <UNPREDICTABLE>
   2f380:	stmibne	fp, {r0, r5, r6, r7, fp, sp, lr}^
   2f384:	mvnle	r4, #-536870903	; 0xe0000009
   2f388:	movwcs	r9, #3334	; 0xd06
   2f38c:	stmdbvs	r2!, {r1, r2, r8, r9, ip, pc}
   2f390:			; <UNDEFINED> instruction: 0xf0014620
   2f394:			; <UNDEFINED> instruction: 0xf89bfb35
   2f398:			; <UNDEFINED> instruction: 0xf8d43017
   2f39c:	movwls	ip, #28684	; 0x700c
   2f3a0:	stmdblt	r8!, {r0, r7, r9, sl, lr}^
   2f3a4:			; <UNDEFINED> instruction: 0xf10006d8
   2f3a8:	blls	1cf934 <tcgetattr@plt+0x1c81d8>
   2f3ac:	strbtmi	fp, [r1], -r3, lsl #19
   2f3b0:	strbmi	r6, [r0], -r2, lsr #18
   2f3b4:			; <UNDEFINED> instruction: 0xf7ef465b
   2f3b8:			; <UNDEFINED> instruction: 0xf8d4fc41
   2f3bc:	and	ip, r7, ip
   2f3c0:			; <UNDEFINED> instruction: 0xf14006de
   2f3c4:	blls	1cf868 <tcgetattr@plt+0x1c810c>
   2f3c8:	rscsle	r2, r0, r0, lsl #22
   2f3cc:	movwls	r2, #25344	; 0x6300
   2f3d0:	stmdavs	r9!, {r0, r1, r5, r6, r9, fp, sp, lr}^
   2f3d4:	svceq	0x0010f013
   2f3d8:	stmdavs	r8!, {r0, r2, r8, r9, fp, ip, pc}
   2f3dc:	andcs	fp, r1, #12, 30	; 0x30
   2f3e0:	bne	fe6b7be8 <tcgetattr@plt+0xfe6b048c>
   2f3e4:	ldrmi	r1, [ip, #3027]	; 0xbd3
   2f3e8:	mvnscc	pc, #79	; 0x4f
   2f3ec:	bl	35f254 <tcgetattr@plt+0x357af8>
   2f3f0:			; <UNDEFINED> instruction: 0xf7fe0207
   2f3f4:	bvs	192e378 <tcgetattr@plt+0x1926c1c>
   2f3f8:			; <UNDEFINED> instruction: 0xf1000799
   2f3fc:	blls	1cf970 <tcgetattr@plt+0x1c8214>
   2f400:			; <UNDEFINED> instruction: 0xf0402b00
   2f404:			; <UNDEFINED> instruction: 0xf1b98153
   2f408:			; <UNDEFINED> instruction: 0xf0400f00
   2f40c:			; <UNDEFINED> instruction: 0xf8cd820d
   2f410:			; <UNDEFINED> instruction: 0xf8dfb03c
   2f414:	stmdbge	lr, {r3, r6, r7, sl, ip, sp}
   2f418:	ldmpl	r0, {r2, r9, fp, ip, pc}^
   2f41c:	blx	fec6b45a <tcgetattr@plt+0xfec63cfe>
   2f420:	movwcc	r6, #6635	; 0x19eb
   2f424:			; <UNDEFINED> instruction: 0xf8df61eb
   2f428:			; <UNDEFINED> instruction: 0xf8df24b8
   2f42c:	ldrbtmi	r3, [sl], #-1184	; 0xfffffb60
   2f430:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f434:	subsmi	r9, sl, r1, lsr fp
   2f438:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f43c:	eorshi	pc, lr, #64	; 0x40
   2f440:	ldc	0, cr11, [sp], #204	; 0xcc
   2f444:	pop	{r1, r8, r9, fp, pc}
   2f448:	shsub8mi	r8, r9, r0
   2f44c:	stc2	7, cr15, [r0], #-1016	; 0xfffffc08
   2f450:	ldrdls	pc, [r4], -r5
   2f454:	ldrdge	lr, [r2, -r9]
   2f458:	rscle	r2, r4, r0, lsl #18
   2f45c:	mulscc	r3, fp, r8
   2f460:			; <UNDEFINED> instruction: 0xf0002b00
   2f464:			; <UNDEFINED> instruction: 0xf8df822d
   2f468:			; <UNDEFINED> instruction: 0x2601847c
   2f46c:	strd	r4, [r4], -r8
   2f470:	ldrdne	pc, [ip], -r9
   2f474:	adcsmi	r3, r1, #1048576	; 0x100000
   2f478:			; <UNDEFINED> instruction: 0xf8d9d3d5
   2f47c:	blne	fe2774c4 <tcgetattr@plt+0xfe26fd68>
   2f480:	ldrbmi	r4, [r0], -r3, asr #12
   2f484:	blx	ff4ed44a <tcgetattr@plt+0xff4e5cee>
   2f488:	mulsvc	r7, r8, r8
   2f48c:	smuadeq	r4, r7, r0
   2f490:			; <UNDEFINED> instruction: 0xf8d9d1ee
   2f494:	adcsmi	r3, r3, #12
   2f498:			; <UNDEFINED> instruction: 0xf898d3c5
   2f49c:	blne	fe7af4f0 <tcgetattr@plt+0xfe7a7d94>
   2f4a0:	mulscs	r3, fp, r8
   2f4a4:	blcs	4b56b8 <tcgetattr@plt+0x4adf5c>
   2f4a8:			; <UNDEFINED> instruction: 0xf8d9dcbd
   2f4ac:			; <UNDEFINED> instruction: 0xf8df3010
   2f4b0:	stmib	sp, {r3, r4, r5, sl, ip}^
   2f4b4:			; <UNDEFINED> instruction: 0xf8df0800
   2f4b8:	ldrbtmi	r0, [r9], #-1076	; 0xfffffbcc
   2f4bc:	movwls	r3, #12720	; 0x31b0
   2f4c0:			; <UNDEFINED> instruction: 0x465b4478
   2f4c4:			; <UNDEFINED> instruction: 0xf7f79602
   2f4c8:			; <UNDEFINED> instruction: 0xf898fe79
   2f4cc:			; <UNDEFINED> instruction: 0xf89b0013
   2f4d0:			; <UNDEFINED> instruction: 0x46592013
   2f4d4:			; <UNDEFINED> instruction: 0xf7d74440
   2f4d8:			; <UNDEFINED> instruction: 0xf89bed3e
   2f4dc:			; <UNDEFINED> instruction: 0xf898c013
   2f4e0:			; <UNDEFINED> instruction: 0x46502013
   2f4e4:			; <UNDEFINED> instruction: 0x46434631
   2f4e8:			; <UNDEFINED> instruction: 0xf8884462
   2f4ec:			; <UNDEFINED> instruction: 0xf8d92013
   2f4f0:			; <UNDEFINED> instruction: 0xf7ef2010
   2f4f4:			; <UNDEFINED> instruction: 0xf8d4fba3
   2f4f8:	ldmib	r5, {r4, ip, pc}^
   2f4fc:	ldrtmi	r0, [r2], -r0, lsl #2
   2f500:	ldrdge	pc, [ip], -r4
   2f504:			; <UNDEFINED> instruction: 0xf7fe464b
   2f508:			; <UNDEFINED> instruction: 0x4639fb55
   2f50c:	stmdage	pc, {r6, r9, sp}	; <UNPREDICTABLE>
   2f510:			; <UNDEFINED> instruction: 0xf7d7686e
   2f514:	stmdavs	sl!, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
   2f518:	blmi	ffc59958 <tcgetattr@plt+0xffc521fc>
   2f51c:	ldmdbvs	r5!, {r0, r1, r2, r4, r5, r6, r7, fp, sp, lr}
   2f520:	stmdacs	lr, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2f524:	ldrdvs	lr, [r7], -r6
   2f528:	stmib	sp, {r2, r9, fp, ip, pc}^
   2f52c:	stmib	sp, {r0, r1, r4, r8, sl, ip, sp, lr}^
   2f530:	ldmpl	r0, {r0, r2, r4, sp, lr}^
   2f534:	blx	96b572 <tcgetattr@plt+0x963e16>
   2f538:	stmdbge	r3, {r2, r6, r7, r8, fp, sp, lr, pc}
   2f53c:			; <UNDEFINED> instruction: 0x0782e773
   2f540:	movwcs	sp, #5126	; 0x1406
   2f544:	strbmi	r9, [r9, #-774]	; 0xfffffcfa
   2f548:	svcge	0x006df63f
   2f54c:	ldrb	r6, [r9], r3, lsr #18
   2f550:	ldrdgt	pc, [r8], -r4
   2f554:	stmdbvs	r2!, {r3, r8, r9, sp}
   2f558:	movwls	r2, #0
   2f55c:	andls	r4, r6, fp, lsr r6
   2f560:			; <UNDEFINED> instruction: 0xf7ef4660
   2f564:	bvs	18ee740 <tcgetattr@plt+0x18e6fe4>
   2f568:			; <UNDEFINED> instruction: 0xf00268e1
   2f56c:	bcs	2fdb4 <tcgetattr@plt+0x28658>
   2f570:	mcrge	4, 6, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   2f574:	blls	1a9518 <tcgetattr@plt+0x1a1dbc>
   2f578:			; <UNDEFINED> instruction: 0xf4ff42bb
   2f57c:	stmiavs	r1!, {r2, r4, r6, r8, r9, sl, fp, sp, pc}^
   2f580:	stmdbeq	r7, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   2f584:	smullsle	r4, sl, r9, r2
   2f588:			; <UNDEFINED> instruction: 0xf63f4549
   2f58c:	streq	sl, [r3, ip, asr #30]
   2f590:	movwcs	sp, #5342	; 0x14de
   2f594:	ldrb	r9, [r9, r6, lsl #6]
   2f598:	cmpgt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   2f59c:	ldmmi	r5, {r1, r3, r9, sl, lr}^
   2f5a0:			; <UNDEFINED> instruction: 0xf10c44fc
   2f5a4:	ldrbtmi	r0, [r8], #-456	; 0xfffffe38
   2f5a8:	mcr2	7, 0, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
   2f5ac:	tstcs	r1, r8, lsl #4
   2f5b0:			; <UNDEFINED> instruction: 0xf7ff4628
   2f5b4:	ldmib	r5, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   2f5b8:			; <UNDEFINED> instruction: 0xf04f0100
   2f5bc:	andcs	r3, r0, #-67108861	; 0xfc000003
   2f5c0:	blx	ffe6d5c0 <tcgetattr@plt+0xffe65e64>
   2f5c4:	strtmi	r2, [r8], -r1, lsl #2
   2f5c8:	blx	18ed5ca <tcgetattr@plt+0x18e5e6e>
   2f5cc:	ldr	r6, [sl, r1, ror #17]!
   2f5d0:	blcs	561f0 <tcgetattr@plt+0x4ea94>
   2f5d4:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
   2f5d8:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}^
   2f5dc:	andsle	r4, r0, #-1879048183	; 0x90000009
   2f5e0:	ldmvs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
   2f5e4:	orreq	lr, r1, #1024	; 0x400
   2f5e8:	ldclpl	8, cr1, [r3], {214}	; 0xd6
   2f5ec:	andeq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
   2f5f0:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   2f5f4:	mulscs	r7, fp, r8
   2f5f8:			; <UNDEFINED> instruction: 0xf000429a
   2f5fc:	andls	r8, r6, r3, lsr r1
   2f600:	blmi	fefa911c <tcgetattr@plt+0xfefa19c0>
   2f604:	bls	140f6c <tcgetattr@plt+0x139810>
   2f608:			; <UNDEFINED> instruction: 0xf7ef58d1
   2f60c:	stmiavs	r1!, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   2f610:	ldrt	r9, [ip], r6
   2f614:	ldrbmi	sl, [lr], -r8, lsr #22
   2f618:			; <UNDEFINED> instruction: 0xf10b46e6
   2f61c:	cdp	2, 0, cr0, cr7, cr0, {1}
   2f620:			; <UNDEFINED> instruction: 0x469a3a90
   2f624:	ldmvs	r3!, {r1, r2, r9, ip, pc}^
   2f628:	ldmdavs	r0!, {r2, r4, r6, r7, r9, sl, lr}
   2f62c:			; <UNDEFINED> instruction: 0xf8563610
   2f630:			; <UNDEFINED> instruction: 0xf10a1c0c
   2f634:			; <UNDEFINED> instruction: 0xf8560a10
   2f638:	stmia	ip!, {r3, sl, fp, sp}
   2f63c:	blls	1af680 <tcgetattr@plt+0x1a7f24>
   2f640:			; <UNDEFINED> instruction: 0xd1f0429e
   2f644:	ldrbtmi	r9, [r1], -r7, lsl #22
   2f648:			; <UNDEFINED> instruction: 0x26006830
   2f64c:	andseq	pc, r0, #67	; 0x43
   2f650:	bcc	fe46aeb4 <tcgetattr@plt+0xfe463758>
   2f654:			; <UNDEFINED> instruction: 0xf8ca9606
   2f658:	strbmi	r0, [r0], -r0
   2f65c:	adcscs	pc, r7, sp, lsl #17
   2f660:			; <UNDEFINED> instruction: 0xf7ef6922
   2f664:			; <UNDEFINED> instruction: 0xf8d4faeb
   2f668:	ldrt	ip, [r1], ip
   2f66c:	ldrbmi	sl, [lr], -r8, lsr #22
   2f670:			; <UNDEFINED> instruction: 0xf10b46e6
   2f674:	cdp	2, 0, cr0, cr7, cr0, {1}
   2f678:			; <UNDEFINED> instruction: 0x469a3a90
   2f67c:	ldmvs	r3!, {r3, r9, ip, pc}^
   2f680:	ldmdavs	r0!, {r2, r4, r6, r7, r9, sl, lr}
   2f684:			; <UNDEFINED> instruction: 0xf8563610
   2f688:			; <UNDEFINED> instruction: 0xf10a1c0c
   2f68c:			; <UNDEFINED> instruction: 0xf8560a10
   2f690:	stmia	ip!, {r3, sl, fp, sp}
   2f694:	blls	22f6d8 <tcgetattr@plt+0x227f7c>
   2f698:			; <UNDEFINED> instruction: 0xd1f0429e
   2f69c:	ldrbtmi	r9, [r1], -r7, lsl #22
   2f6a0:			; <UNDEFINED> instruction: 0xf0236830
   2f6a4:	mrc	2, 0, r0, cr7, cr0, {0}
   2f6a8:	bfi	r3, r0, (invalid: 21:20)
   2f6ac:	movwcc	r6, #6699	; 0x1a2b
   2f6b0:	ldrt	r6, [r8], fp, lsr #4
   2f6b4:	tstcs	r0, r8, lsr #12
   2f6b8:	blx	ffaed6b8 <tcgetattr@plt+0xffae5f5c>
   2f6bc:	bls	142500 <tcgetattr@plt+0x13ada4>
   2f6c0:	ldrls	sl, [r1, -lr, lsl #18]
   2f6c4:			; <UNDEFINED> instruction: 0xf00d58d0
   2f6c8:			; <UNDEFINED> instruction: 0xe698fa5b
   2f6cc:	ldmib	r4, {r0, r1, r2, r3, r4, r8, r9, fp, sp, pc}^
   2f6d0:	strbmi	r1, [r0], -r3, lsl #4
   2f6d4:	blx	feaed698 <tcgetattr@plt+0xfeae5f3c>
   2f6d8:	umullscc	pc, r3, sp, r8	; <UNPREDICTABLE>
   2f6dc:	ldrdls	pc, [r4], -r5
   2f6e0:	movweq	pc, #16403	; 0x4013	; <UNPREDICTABLE>
   2f6e4:	movwls	fp, #36616	; 0x8f08
   2f6e8:	ldrdge	pc, [r8], -r9
   2f6ec:			; <UNDEFINED> instruction: 0xf8d9d04e
   2f6f0:	cdpcs	0, 0, cr6, cr0, cr12, {0}
   2f6f4:	sbcshi	pc, ip, r0
   2f6f8:	stmdbge	r8!, {r2, r8, r9, fp, ip, pc}
   2f6fc:			; <UNDEFINED> instruction: 0xf8df4a7e
   2f700:	stmmi	r0, {r9, lr, pc}
   2f704:	ldmpl	sl, {r2, r3, r4, r5, r6, r7, sl, lr}
   2f708:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   2f70c:	strbtmi	r4, [r3], -r8, lsl #16
   2f710:	stmib	sp, {r2, r3, r4, r6, r7, r8, r9, ip, sp}^
   2f714:	cfsh32	mvfx7, mvfx8, #10
   2f718:			; <UNDEFINED> instruction: 0x460c2a10
   2f71c:			; <UNDEFINED> instruction: 0x461f4615
   2f720:	ands	r4, r0, r0, lsl #13
   2f724:			; <UNDEFINED> instruction: 0xf8d94632
   2f728:			; <UNDEFINED> instruction: 0x46393010
   2f72c:			; <UNDEFINED> instruction: 0xf7f74640
   2f730:	ldrtmi	pc, [r1], -r5, asr #26	; <UNPREDICTABLE>
   2f734:			; <UNDEFINED> instruction: 0x2010f8d9
   2f738:	ldrbmi	r4, [r0], -fp, lsr #12
   2f73c:	blx	1fed700 <tcgetattr@plt+0x1fe5fa4>
   2f740:			; <UNDEFINED> instruction: 0xf0003e01
   2f744:	strtmi	r8, [r3], -r9, lsl #1
   2f748:			; <UNDEFINED> instruction: 0xf8d94631
   2f74c:			; <UNDEFINED> instruction: 0x46502010
   2f750:	blx	1b6d714 <tcgetattr@plt+0x1b65fb8>
   2f754:	umlalscc	pc, r7, sp, r8	; <UNPREDICTABLE>
   2f758:	strbtle	r0, [r3], #1881	; 0x759
   2f75c:	stmdami	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2f760:	strvc	lr, [sl, #-2525]	; 0xfffff623
   2f764:	andcs	r4, r1, r8, ror #18
   2f768:	ldrtmi	r9, [r2], -r8
   2f76c:	ldrbtmi	r4, [r9], #-2151	; 0xfffff799
   2f770:			; <UNDEFINED> instruction: 0x3010f8d9
   2f774:	ldrbtmi	r3, [r8], #-476	; 0xfffffe24
   2f778:	stc2	7, cr15, [r0, #-988]!	; 0xfffffc24
   2f77c:	bcc	46afe4 <tcgetattr@plt+0x463888>
   2f780:			; <UNDEFINED> instruction: 0x2010f8d9
   2f784:			; <UNDEFINED> instruction: 0x46504631
   2f788:	blx	166d74c <tcgetattr@plt+0x1665ff0>
   2f78c:	subsle	r2, sl, r1, lsl #30
   2f790:			; <UNDEFINED> instruction: 0x3602e9d9
   2f794:	ldmdavs	fp, {r1, r2, r3, r4, r5, sl, lr}^
   2f798:	ldmdble	r8!, {r0, r1, r4, r5, r7, r9, lr}
   2f79c:	bge	a42514 <tcgetattr@plt+0xa3adb8>
   2f7a0:	ldrbtmi	r4, [fp], #-2396	; 0xfffff6a4
   2f7a4:	stmdami	r9, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2f7a8:	bicscc	r4, ip, #2030043136	; 0x79000000
   2f7ac:	strvc	lr, [fp, #-2509]	; 0xfffff633
   2f7b0:			; <UNDEFINED> instruction: 0xf8cd4614
   2f7b4:			; <UNDEFINED> instruction: 0x4698b034
   2f7b8:	strmi	r9, [fp], r8, lsl #26
   2f7bc:	ands	r9, r5, r4, lsl #30
   2f7c0:			; <UNDEFINED> instruction: 0xf8d94632
   2f7c4:			; <UNDEFINED> instruction: 0x46413010
   2f7c8:			; <UNDEFINED> instruction: 0xf7f74658
   2f7cc:	blmi	12eebb0 <tcgetattr@plt+0x12e7454>
   2f7d0:			; <UNDEFINED> instruction: 0xf8d94631
   2f7d4:			; <UNDEFINED> instruction: 0x46502010
   2f7d8:	ldmpl	fp!, {r0, r9, sl, ip, sp}^
   2f7dc:			; <UNDEFINED> instruction: 0xf7ef2501
   2f7e0:			; <UNDEFINED> instruction: 0xf8d9fa2d
   2f7e4:	ldmdavs	fp, {r3, ip, sp}^
   2f7e8:	eorle	r4, r5, #-536870903	; 0xe0000009
   2f7ec:			; <UNDEFINED> instruction: 0xf8d94623
   2f7f0:			; <UNDEFINED> instruction: 0x46312010
   2f7f4:			; <UNDEFINED> instruction: 0xf7ef4650
   2f7f8:			; <UNDEFINED> instruction: 0xf89dfa19
   2f7fc:			; <UNDEFINED> instruction: 0x075b30b7
   2f800:	strls	sp, [r8, #-1246]	; 0xfffffb22
   2f804:	stmdami	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2f808:	ldmib	sp, {r0, r1, r3, r8, r9, sl, fp, ip, pc}^
   2f80c:	blls	246444 <tcgetattr@plt+0x23ece8>
   2f810:			; <UNDEFINED> instruction: 0xf43f2b00
   2f814:	stmiavs	r1!, {r0, r1, r2, r4, r7, r8, sl, fp, sp, pc}^
   2f818:	stmibne	fp, {r1, r2, r3, r6, sl, fp, ip}^
   2f81c:			; <UNDEFINED> instruction: 0xf63f42b3
   2f820:	movwcs	sl, #3479	; 0xd97
   2f824:	ldr	r9, [r2, #774]!	; 0x306
   2f828:	stcge	6, cr4, [r8], #-128	; 0xffffff80
   2f82c:			; <UNDEFINED> instruction: 0x4621465a
   2f830:			; <UNDEFINED> instruction: 0xf99ef001
   2f834:	strb	r9, [ip, #1039]!	; 0x40f
   2f838:	stmdami	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2f83c:	strvc	lr, [fp, #-2525]	; 0xfffff623
   2f840:	ldrsbtlt	pc, [r4], -sp	; <UNPREDICTABLE>
   2f844:			; <UNDEFINED> instruction: 0xf89de7e7
   2f848:	blcs	7ba90 <tcgetattr@plt+0x74334>
   2f84c:			; <UNDEFINED> instruction: 0xf89dd1a0
   2f850:			; <UNDEFINED> instruction: 0x075a3093
   2f854:			; <UNDEFINED> instruction: 0xe79bd5db
   2f858:	stmdami	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2f85c:	strvc	lr, [sl, #-2525]	; 0xfffff623
   2f860:	ldrb	r2, [pc, -r0, lsl #12]!
   2f864:			; <UNDEFINED> instruction: 0x2015f8bb
   2f868:	addsmi	r7, sl, #7536640	; 0x730000
   2f86c:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   2f870:			; <UNDEFINED> instruction: 0x2018f8db
   2f874:	addsmi	r7, sl, #11730944	; 0xb30000
   2f878:	mcrge	4, 6, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   2f87c:			; <UNDEFINED> instruction: 0x201cf8db
   2f880:	addsmi	r7, sl, #15925248	; 0xf30000
   2f884:	mrcge	4, 5, APSR_nzcv, cr11, cr15, {3}
   2f888:	mulscc	r4, fp, r8
   2f88c:			; <UNDEFINED> instruction: 0xf47f2b01
   2f890:			; <UNDEFINED> instruction: 0xf89baeb6
   2f894:	blcs	7b8e8 <tcgetattr@plt+0x7418c>
   2f898:			; <UNDEFINED> instruction: 0xf89bd1c3
   2f89c:	ldmdbvc	r2!, {ip, sp}
   2f8a0:			; <UNDEFINED> instruction: 0x0c03eba2
   2f8a4:	movweq	pc, #476	; 0x1dc	; <UNPREDICTABLE>
   2f8a8:	movweq	lr, #52035	; 0xcb43
   2f8ac:	strb	r9, [lr, #-774]!	; 0xfffffcfa
   2f8b0:	bls	1424fc <tcgetattr@plt+0x13ada0>
   2f8b4:	mcr	8, 0, r5, cr8, cr3, {6}
   2f8b8:	bfi	r3, r0, (invalid: 20:17)
   2f8bc:	bl	fe66d820 <tcgetattr@plt+0xfe6660c4>
   2f8c0:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   2f8c4:	ldc2l	7, cr15, [r4], #988	; 0x3dc
   2f8c8:	andeq	r3, r4, r4, lsl r9
   2f8cc:	andeq	r0, r0, r8, ror r3
   2f8d0:	andeq	r3, r4, r0, lsl #18
   2f8d4:	andeq	r8, r2, ip, asr r3
   2f8d8:	andeq	r8, r2, ip, lsr r3
   2f8dc:	andeq	r0, r0, ip, lsl #8
   2f8e0:	andeq	r3, r4, r6, ror #14
   2f8e4:	andeq	r4, r4, r4, lsr #12
   2f8e8:	strdeq	r8, [r2], -sl
   2f8ec:	andeq	r8, r2, ip, asr r1
   2f8f0:	andeq	r8, r2, r4, lsl r1
   2f8f4:	muleq	r2, r2, r0
   2f8f8:	andeq	r0, r0, r4, asr #6
   2f8fc:	andeq	r0, r0, r8, asr r3
   2f900:			; <UNDEFINED> instruction: 0x00027fb0
   2f904:	andeq	r7, r2, r8, asr #30
   2f908:	andeq	r7, r2, r6, asr #30
   2f90c:	strdeq	r7, [r2], -r2
   2f910:	andeq	r7, r2, r2, lsl pc
   2f914:	ldrdeq	r7, [r2], -r8
   2f918:	andeq	r7, r2, r6, asr #26
   2f91c:	bmi	701374 <tcgetattr@plt+0x6f9c18>
   2f920:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   2f924:	mvnsmi	lr, sp, lsr #18
   2f928:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
   2f92c:	abseqs	f7, f1
   2f930:	strmi	r4, [ip], -r8, ror #13
   2f934:	movwls	r6, #38939	; 0x981b
   2f938:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f93c:	strbmi	r4, [r6], -r7, lsl #12
   2f940:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
   2f944:	stcne	8, cr15, [ip], {84}	; 0x54
   2f948:			; <UNDEFINED> instruction: 0xf8544635
   2f94c:	ldrcc	r2, [r0], -r8, lsl #24
   2f950:	stccc	8, cr15, [r4], {84}	; 0x54
   2f954:	strgt	r4, [pc, #-1396]	; 2f3e8 <tcgetattr@plt+0x27c8c>
   2f958:	stmdavs	r0!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   2f95c:	eorsvs	r4, r0, r1, ror #12
   2f960:			; <UNDEFINED> instruction: 0xf00f4640
   2f964:	strbmi	pc, [r1], -pc, lsl #27	; <UNPREDICTABLE>
   2f968:			; <UNDEFINED> instruction: 0xf7ff4638
   2f96c:	bmi	2aeb78 <tcgetattr@plt+0x2a741c>
   2f970:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2f974:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f978:	subsmi	r9, sl, r9, lsl #22
   2f97c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f980:	andlt	sp, sl, r2, lsl #2
   2f984:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2f988:	bl	ced8ec <tcgetattr@plt+0xce6190>
   2f98c:	andeq	r3, r4, r2, ror r2
   2f990:	andeq	r0, r0, r8, ror r3
   2f994:	andeq	r3, r4, r2, lsr #4
   2f998:	ldrsbgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   2f99c:	svcmi	0x00f0e92d
   2f9a0:	stmdavs	r5, {r1, r2, r9, sl, lr}^
   2f9a4:	ldmdami	r2!, {r2, r3, r4, r5, r6, r7, sl, lr}
   2f9a8:	svcmi	0x0032b08d
   2f9ac:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2f9b0:			; <UNDEFINED> instruction: 0x46964c31
   2f9b4:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   2f9b8:	ldmib	r5, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   2f9bc:	strbmi	r9, [r4], r3, lsl #20
   2f9c0:	andls	r6, fp, r0, lsl #16
   2f9c4:	andeq	pc, r0, pc, asr #32
   2f9c8:	ldmdbpl	ip!, {r3, r4, r5, r9, sl, lr}
   2f9cc:	movwls	r4, #5647	; 0x160f
   2f9d0:	bleq	86bde8 <tcgetattr@plt+0x86468c>
   2f9d4:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
   2f9d8:	stcne	8, cr15, [ip], {84}	; 0x54
   2f9dc:			; <UNDEFINED> instruction: 0xf8544665
   2f9e0:			; <UNDEFINED> instruction: 0xf10c2c08
   2f9e4:			; <UNDEFINED> instruction: 0xf8540c10
   2f9e8:	ldrbmi	r3, [ip, #-3076]	; 0xfffff3fc
   2f9ec:	mvnsle	ip, pc, lsl #10
   2f9f0:			; <UNDEFINED> instruction: 0xf1be6820
   2f9f4:			; <UNDEFINED> instruction: 0xf1070f00
   2f9f8:			; <UNDEFINED> instruction: 0x464137ff
   2f9fc:	rsbscs	fp, r4, #20, 30	; 0x50
   2fa00:			; <UNDEFINED> instruction: 0xf8cc2271
   2fa04:	ldrtmi	r0, [r0], -r0
   2fa08:			; <UNDEFINED> instruction: 0x301df8bd
   2fa0c:	orreq	pc, r0, #67	; 0x43
   2fa10:	andscc	pc, sp, sp, lsr #17
   2fa14:			; <UNDEFINED> instruction: 0xff82f7ff
   2fa18:	stmdble	r8, {r0, r8, r9, sl, fp, sp}
   2fa1c:	strcc	r2, [r1], #-1025	; 0xfffffbff
   2fa20:			; <UNDEFINED> instruction: 0x46412271
   2fa24:			; <UNDEFINED> instruction: 0xf7ff4630
   2fa28:	adcsmi	pc, ip, #484	; 0x1e4
   2fa2c:	blls	a4210 <tcgetattr@plt+0x9cab4>
   2fa30:	ldrtmi	r4, [r0], -r1, asr #12
   2fa34:	svclt	0x00142b00
   2fa38:	rsbscs	r2, r1, #1342177287	; 0x50000007
   2fa3c:			; <UNDEFINED> instruction: 0xff6ef7ff
   2fa40:			; <UNDEFINED> instruction: 0x464a4653
   2fa44:	ldrdeq	lr, [r0, -r6]
   2fa48:			; <UNDEFINED> instruction: 0xf8b4f7fe
   2fa4c:	blmi	242280 <tcgetattr@plt+0x23ab24>
   2fa50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fa54:	blls	309ac4 <tcgetattr@plt+0x302368>
   2fa58:			; <UNDEFINED> instruction: 0xf04f405a
   2fa5c:	mrsle	r0, LR_svc
   2fa60:	pop	{r0, r2, r3, ip, sp, pc}
   2fa64:			; <UNDEFINED> instruction: 0xf7d78ff0
   2fa68:	svclt	0x0000eac4
   2fa6c:	strdeq	r3, [r4], -r0
   2fa70:	andeq	r0, r0, r8, ror r3
   2fa74:	ldrdeq	r3, [r4], -ip
   2fa78:	andeq	r0, r0, r4, asr #6
   2fa7c:	andeq	r3, r4, r4, asr #2
   2fa80:	ldrdgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   2fa84:	svcmi	0x00f0e92d
   2fa88:	stmdavs	r6, {r2, r9, sl, lr}^
   2fa8c:	ldmdami	r9!, {r2, r3, r4, r5, r6, r7, sl, lr}
   2fa90:	svcmi	0x0039b08d
   2fa94:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2fa98:			; <UNDEFINED> instruction: 0x46964d38
   2fa9c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   2faa0:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   2faa4:	strbmi	r9, [r4], r3, lsl #20
   2faa8:	andls	r6, fp, r0, lsl #16
   2faac:	andeq	pc, r0, pc, asr #32
   2fab0:	ldmdbpl	sp!, {r3, r4, r5, r9, sl, lr}^
   2fab4:	movwls	r4, #5647	; 0x160f
   2fab8:	bleq	86bed4 <tcgetattr@plt+0x864778>
   2fabc:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
   2fac0:	stcne	8, cr15, [ip], {85}	; 0x55
   2fac4:			; <UNDEFINED> instruction: 0xf8554666
   2fac8:			; <UNDEFINED> instruction: 0xf10c2c08
   2facc:			; <UNDEFINED> instruction: 0xf8550c10
   2fad0:	ldrbmi	r3, [sp, #-3076]	; 0xfffff3fc
   2fad4:	mvnsle	ip, pc, lsl #12
   2fad8:			; <UNDEFINED> instruction: 0xf1be6828
   2fadc:			; <UNDEFINED> instruction: 0xf1070f00
   2fae0:			; <UNDEFINED> instruction: 0x464137ff
   2fae4:	rsbscs	fp, r7, #20, 30	; 0x50
   2fae8:			; <UNDEFINED> instruction: 0xf8cc2278
   2faec:	strtmi	r0, [r0], -r0
   2faf0:			; <UNDEFINED> instruction: 0x301df8bd
   2faf4:	orreq	pc, r0, #67	; 0x43
   2faf8:	andscc	pc, sp, sp, lsr #17
   2fafc:			; <UNDEFINED> instruction: 0xff0ef7ff
   2fb00:	svclt	0x00882f01
   2fb04:	streq	pc, [r1, #-266]	; 0xfffffef6
   2fb08:	stmdble	sp, {r0, r1, r2, r4, r6, sl, lr}
   2fb0c:	stmdavs	r1!, {r0, r1, r3, r5, r9, sl, lr}^
   2fb10:	strbmi	r6, [sl], -r0, lsr #16
   2fb14:			; <UNDEFINED> instruction: 0xf84ef7fe
   2fb18:	rsbscs	r3, r8, #4194304	; 0x400000
   2fb1c:	strtmi	r4, [r0], -r1, asr #12
   2fb20:	mrc2	7, 7, pc, cr12, cr15, {7}
   2fb24:	ldrhle	r4, [r1, #45]!	; 0x2d
   2fb28:	ldmib	r4, {r1, r3, r6, r9, sl, lr}^
   2fb2c:	ldrtmi	r0, [fp], -r0, lsl #2
   2fb30:			; <UNDEFINED> instruction: 0xf840f7fe
   2fb34:	strbmi	r9, [r1], -r1, lsl #22
   2fb38:	blcs	413c0 <tcgetattr@plt+0x39c64>
   2fb3c:	rsbscs	fp, r6, #20, 30	; 0x50
   2fb40:			; <UNDEFINED> instruction: 0xf7ff2278
   2fb44:	ldrbmi	pc, [r3], -fp, ror #29	; <UNPREDICTABLE>
   2fb48:	ldmib	r4, {r1, r3, r6, r9, sl, lr}^
   2fb4c:			; <UNDEFINED> instruction: 0xf7fe0100
   2fb50:	bmi	32dc1c <tcgetattr@plt+0x3264c0>
   2fb54:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2fb58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fb5c:	subsmi	r9, sl, fp, lsl #22
   2fb60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fb64:	andlt	sp, sp, r2, lsl #2
   2fb68:	svchi	0x00f0e8bd
   2fb6c:	b	106dad0 <tcgetattr@plt+0x1066374>
   2fb70:	andeq	r3, r4, r8, lsl #2
   2fb74:	andeq	r0, r0, r8, ror r3
   2fb78:	strdeq	r3, [r4], -r4
   2fb7c:	andeq	r0, r0, r4, asr #6
   2fb80:	andeq	r3, r4, lr, lsr r0
   2fb84:	svcmi	0x00f0e92d
   2fb88:	cdpmi	6, 5, cr4, cr6, cr4, {0}
   2fb8c:	ldclmi	0, cr11, [r6, #-556]	; 0xfffffdd4
   2fb90:	ldrbtmi	r4, [lr], #-1672	; 0xfffff978
   2fb94:	ldmdami	r6, {r0, r2, r4, r6, r8, r9, fp, lr}^
   2fb98:	ldrbtmi	r5, [fp], #-2421	; 0xfffff68b
   2fb9c:	stmdavs	sp!, {r0, r1, r2, r5, r6, fp, sp, lr}
   2fba0:			; <UNDEFINED> instruction: 0xf04f9509
   2fba4:	strbtmi	r0, [sp], -r0, lsl #10
   2fba8:	ldmdapl	lr, {r1, r2, r3, r5, r7, r9, sl, lr}
   2fbac:	ldrdge	pc, [ip], -r7
   2fbb0:			; <UNDEFINED> instruction: 0xb010f8d7
   2fbb4:	stmdbeq	r0!, {r1, r2, r8, ip, sp, lr, pc}
   2fbb8:	ldmdavs	r0!, {r0, r1, r2, r4, r9, sl, lr}
   2fbbc:			; <UNDEFINED> instruction: 0xf8563610
   2fbc0:	ldrbtmi	r1, [r4], ip, lsl #24
   2fbc4:	stccs	8, cr15, [r8], {86}	; 0x56
   2fbc8:	mnfeqs	f7, #0.5
   2fbcc:	stccc	8, cr15, [r4], {86}	; 0x56
   2fbd0:	stmia	ip!, {r1, r2, r3, r6, r8, sl, lr}
   2fbd4:	mvnsle	r0, pc
   2fbd8:			; <UNDEFINED> instruction: 0xf1086830
   2fbdc:	rsbcs	r3, ip, #16711680	; 0xff0000
   2fbe0:	svccc	0x00014629
   2fbe4:	andeq	pc, r0, lr, asr #17
   2fbe8:			; <UNDEFINED> instruction: 0xf8bd4620
   2fbec:	bl	1fbc48 <tcgetattr@plt+0x1f44ec>
   2fbf0:			; <UNDEFINED> instruction: 0xf043090b
   2fbf4:			; <UNDEFINED> instruction: 0xf8ad0380
   2fbf8:			; <UNDEFINED> instruction: 0xf7ff3015
   2fbfc:			; <UNDEFINED> instruction: 0xf1b8fe8f
   2fc00:	ldmdble	ip, {r0, r8, r9, sl, fp}^
   2fc04:	strcc	r2, [r1], -r1, lsl #12
   2fc08:			; <UNDEFINED> instruction: 0x46292271
   2fc0c:			; <UNDEFINED> instruction: 0xf7ff4620
   2fc10:	strbmi	pc, [r6, #-3717]	; 0xfffff17b	; <UNPREDICTABLE>
   2fc14:	rsbcs	sp, fp, #-1073741763	; 0xc000003d
   2fc18:	strtmi	r4, [r0], -r9, lsr #12
   2fc1c:			; <UNDEFINED> instruction: 0xf7ff2601
   2fc20:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   2fc24:	ldrbmi	r0, [r2], -r0, lsl #2
   2fc28:			; <UNDEFINED> instruction: 0xf7fd464b
   2fc2c:	rsbcs	pc, sp, #780	; 0x30c
   2fc30:	strtmi	r4, [r0], -r9, lsr #12
   2fc34:	mrc2	7, 3, pc, cr2, cr15, {7}
   2fc38:	rsbscs	r3, r1, #1048576	; 0x100000
   2fc3c:	strtmi	r4, [r0], -r9, lsr #12
   2fc40:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   2fc44:	mvnsle	r4, r6, asr #10
   2fc48:	strtmi	r2, [r9], -sl, ror #4
   2fc4c:			; <UNDEFINED> instruction: 0xf7ff4620
   2fc50:	svccs	0x0001fe65
   2fc54:			; <UNDEFINED> instruction: 0xf10bbf84
   2fc58:	ldrtmi	r0, [r7], -r1, lsl #12
   2fc5c:			; <UNDEFINED> instruction: 0x463bd91c
   2fc60:	stmdavs	r0!, {r0, r5, r6, fp, sp, lr}
   2fc64:			; <UNDEFINED> instruction: 0xf7fd4652
   2fc68:	strcc	pc, [r1, -r5, lsr #31]
   2fc6c:			; <UNDEFINED> instruction: 0x46292278
   2fc70:			; <UNDEFINED> instruction: 0xf7ff4620
   2fc74:	strbmi	pc, [pc, #-3667]	; 2ee29 <tcgetattr@plt+0x276cd>	; <UNPREDICTABLE>
   2fc78:	ldrbmi	sp, [r0], #497	; 0x1f1
   2fc7c:	stmdavs	r1!, {r0, r1, r4, r5, r9, sl, lr}^
   2fc80:	strbmi	r6, [r2], -r0, lsr #16
   2fc84:			; <UNDEFINED> instruction: 0xff96f7fd
   2fc88:	rsbscs	r3, r8, #1048576	; 0x100000
   2fc8c:	strtmi	r4, [r0], -r9, lsr #12
   2fc90:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   2fc94:	mvnsle	r4, lr, asr #10
   2fc98:			; <UNDEFINED> instruction: 0x4652465b
   2fc9c:	ldrdeq	lr, [r0, -r4]
   2fca0:			; <UNDEFINED> instruction: 0xff88f7fd
   2fca4:	blmi	4424f8 <tcgetattr@plt+0x43ad9c>
   2fca8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fcac:	blls	289d1c <tcgetattr@plt+0x2825c0>
   2fcb0:			; <UNDEFINED> instruction: 0xf04f405a
   2fcb4:	tstle	r3, r0, lsl #6
   2fcb8:	pop	{r0, r1, r3, ip, sp, pc}
   2fcbc:	qsub8mi	r8, r9, r0
   2fcc0:	rsbcs	r4, fp, #32, 12	; 0x2000000
   2fcc4:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   2fcc8:	ldrdeq	lr, [r0, -r4]
   2fccc:			; <UNDEFINED> instruction: 0x464b4652
   2fcd0:			; <UNDEFINED> instruction: 0xff70f7fd
   2fcd4:	strtmi	r2, [r9], -sp, ror #4
   2fcd8:			; <UNDEFINED> instruction: 0xf7ff4620
   2fcdc:			; <UNDEFINED> instruction: 0xe7b3fe1f
   2fce0:	stmib	r6, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fce4:	andeq	r3, r4, r2
   2fce8:	andeq	r0, r0, r8, ror r3
   2fcec:	strdeq	r2, [r4], -sl
   2fcf0:	andeq	r0, r0, r4, asr #6
   2fcf4:	andeq	r2, r4, ip, ror #29
   2fcf8:	svcmi	0x00f0e92d
   2fcfc:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   2fd00:	vaddmi.f64	d24, d0, d2
   2fd04:	ldrbtmi	r4, [lr], #-3184	; 0xfffff390
   2fd08:			; <UNDEFINED> instruction: 0xf8d54b70
   2fd0c:	addslt	ip, r1, r4
   2fd10:	ldrbtmi	r5, [fp], #-2356	; 0xfffff6cc
   2fd14:	cdpge	8, 0, cr4, cr6, cr14, {3}
   2fd18:	strls	r6, [pc], #-2084	; 2fd20 <tcgetattr@plt+0x285c4>
   2fd1c:	streq	pc, [r0], #-79	; 0xffffffb1
   2fd20:			; <UNDEFINED> instruction: 0xf8dc460c
   2fd24:	ldmdapl	pc, {r4, ip}	; <UNPREDICTABLE>
   2fd28:	ldrdeq	pc, [ip], -ip
   2fd2c:	mcr	6, 0, r4, cr8, cr4, {5}
   2fd30:			; <UNDEFINED> instruction: 0xf1071a90
   2fd34:	andls	r0, r4, #32, 16	; 0x200000
   2fd38:	beq	46b560 <tcgetattr@plt+0x463e04>
   2fd3c:			; <UNDEFINED> instruction: 0x37106838
   2fd40:	stcne	8, cr15, [ip], {87}	; 0x57
   2fd44:			; <UNDEFINED> instruction: 0xf85746e6
   2fd48:			; <UNDEFINED> instruction: 0xf10c2c08
   2fd4c:			; <UNDEFINED> instruction: 0xf8570c10
   2fd50:	strbmi	r3, [r7, #-3076]	; 0xfffff3fc
   2fd54:	andeq	lr, pc, lr, lsr #17
   2fd58:	mrc	1, 0, sp, cr8, cr0, {7}
   2fd5c:	ldmdavs	r8!, {r4, r9, fp, ip, sp}
   2fd60:	stmiavs	r2!, {r8, r9, sl, sp}
   2fd64:	andcc	r6, r2, #14745600	; 0xe10000
   2fd68:	andeq	pc, r0, ip, asr #17
   2fd6c:	strtmi	r3, [r8], -r4, lsl #2
   2fd70:	bleq	ec184 <tcgetattr@plt+0xe4a28>
   2fd74:			; <UNDEFINED> instruction: 0xff06f7ff
   2fd78:	bcs	fe46b5e0 <tcgetattr@plt+0xfe463e84>
   2fd7c:			; <UNDEFINED> instruction: 0x4659463b
   2fd80:			; <UNDEFINED> instruction: 0xf7fe4628
   2fd84:	strls	pc, [r0, -r1, ror #28]
   2fd88:	stmdavs	r3!, {r0, r4, r5, r9, sl, lr}
   2fd8c:	strtmi	r6, [r8], -r2, ror #17
   2fd90:			; <UNDEFINED> instruction: 0xff1af7ed
   2fd94:	blcs	4a028 <tcgetattr@plt+0x428cc>
   2fd98:	mrc	0, 0, sp, cr8, cr6, {2}
   2fd9c:	ssatmi	r2, #11, r0, lsl #21
   2fda0:	bicsmi	r9, fp, #4, 22	; 0x1000
   2fda4:	movwls	r0, #24539	; 0x5fdb
   2fda8:	andls	r3, r3, #268435456	; 0x10000000
   2fdac:	stmdavs	r2!, {r3, r4, r8, r9, sp}^
   2fdb0:	vqrdmulh.s<illegal width 8>	d15, d7, d3
   2fdb4:	bl	2161c8 <tcgetattr@plt+0x20ea6c>
   2fdb8:	ldmpl	r5, {r0, fp}^
   2fdbc:	subsle	r2, sl, r0, lsl #26
   2fdc0:	movwcs	lr, #18909	; 0x49dd
   2fdc4:	svclt	0x001442ba
   2fdc8:			; <UNDEFINED> instruction: 0xf0032300
   2fdcc:	movwls	r0, #8961	; 0x2301
   2fdd0:	stmdavc	fp!, {r0, r1, r6, r8, ip, sp, pc}
   2fdd4:	svclt	0x001e2b2d
   2fdd8:	strhtcc	pc, [sp], -sp	; <UNPREDICTABLE>
   2fddc:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   2fde0:	eorcc	pc, sp, sp, lsr #17
   2fde4:	strbmi	r2, [r2], -r0, lsl #6
   2fde8:			; <UNDEFINED> instruction: 0x46504659
   2fdec:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   2fdf0:			; <UNDEFINED> instruction: 0xf04f68e3
   2fdf4:	cmplt	fp, r0, lsl #18
   2fdf8:	ldrtmi	r2, [r1], -r0, lsr #4
   2fdfc:			; <UNDEFINED> instruction: 0xf1094650
   2fe00:			; <UNDEFINED> instruction: 0xf7ff0901
   2fe04:	stmiavs	r3!, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
   2fe08:	ldmle	r5!, {r0, r1, r3, r6, r8, sl, lr}^
   2fe0c:	strbmi	r2, [r2], -r0, lsl #6
   2fe10:			; <UNDEFINED> instruction: 0x46504659
   2fe14:	mrc2	7, 0, pc, cr8, cr14, {7}
   2fe18:	blcs	b8decc <tcgetattr@plt+0xb86770>
   2fe1c:	stmiavs	r2!, {r1, r3, r4, r5, ip, lr, pc}^
   2fe20:	ldrtmi	r4, [r1], -fp, lsr #12
   2fe24:	ldrbmi	r2, [r0], -r0, lsl #10
   2fe28:			; <UNDEFINED> instruction: 0xf7ed9500
   2fe2c:	blls	ef968 <tcgetattr@plt+0xe820c>
   2fe30:			; <UNDEFINED> instruction: 0xf8bdb12b
   2fe34:			; <UNDEFINED> instruction: 0xf023302d
   2fe38:			; <UNDEFINED> instruction: 0xf8ad0310
   2fe3c:	stmiavs	r3!, {r0, r2, r3, r5, ip, sp}
   2fe40:	adcsmi	r3, fp, #262144	; 0x40000
   2fe44:			; <UNDEFINED> instruction: 0x4655d8b2
   2fe48:	bcc	fe46b6b0 <tcgetattr@plt+0xfe463f54>
   2fe4c:	bcs	46b6b4 <tcgetattr@plt+0x463f58>
   2fe50:	ldrdeq	lr, [r0, -r5]
   2fe54:	mcr2	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   2fe58:	blmi	7026d8 <tcgetattr@plt+0x6faf7c>
   2fe5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fe60:	blls	409ed0 <tcgetattr@plt+0x402774>
   2fe64:			; <UNDEFINED> instruction: 0xf04f405a
   2fe68:			; <UNDEFINED> instruction: 0xd1280300
   2fe6c:	ldc	0, cr11, [sp], #68	; 0x44
   2fe70:	pop	{r1, r8, r9, fp, pc}
   2fe74:	mrc	15, 0, r8, cr8, cr0, {7}
   2fe78:			; <UNDEFINED> instruction: 0x462b1a10
   2fe7c:	ldrbmi	r4, [r0], -r2, asr #12
   2fe80:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
   2fe84:	movwcs	r6, #6369	; 0x18e1
   2fe88:	tstcc	r4, r0, asr r6
   2fe8c:			; <UNDEFINED> instruction: 0xf7ff461a
   2fe90:	ldrb	pc, [r4, r3, lsl #27]	; <UNPREDICTABLE>
   2fe94:	strhtgt	pc, [sp], -sp	; <UNPREDICTABLE>
   2fe98:	stmiavs	r2!, {r0, r1, r3, r5, r6, sl, fp, ip}^
   2fe9c:	ldrbmi	r2, [r0], -r0, lsl #2
   2fea0:	ldrtmi	r9, [r1], -r0, lsl #2
   2fea4:	streq	pc, [r2, #-76]	; 0xffffffb4
   2fea8:	eorpl	pc, sp, sp, lsr #17
   2feac:	cdp2	7, 8, cr15, cr12, cr13, {7}
   2feb0:	strhtcc	pc, [sp], -sp	; <UNPREDICTABLE>
   2feb4:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   2feb8:	eorcc	pc, sp, sp, lsr #17
   2febc:			; <UNDEFINED> instruction: 0xf7d7e7b7
   2fec0:	svclt	0x0000e898
   2fec4:	andeq	r2, r4, lr, lsl #29
   2fec8:	andeq	r0, r0, r8, ror r3
   2fecc:	andeq	r2, r4, r2, lsl #29
   2fed0:	andeq	r0, r0, r4, asr #6
   2fed4:	andeq	r2, r4, r8, lsr sp
   2fed8:	mvnsmi	lr, #737280	; 0xb4000
   2fedc:	abseqs	f7, f2
   2fee0:	bmi	11c1738 <tcgetattr@plt+0x11b9fdc>
   2fee4:	blmi	11c1950 <tcgetattr@plt+0x11ba1f4>
   2fee8:	addlt	r4, sp, sl, ror r4
   2feec:	strmi	sl, [r0], r2, lsl #28
   2fef0:			; <UNDEFINED> instruction: 0x460d58d3
   2fef4:	ldmdavs	fp, {r2, r4, r5, r7, r9, sl, lr}
   2fef8:			; <UNDEFINED> instruction: 0xf04f930b
   2fefc:	stmdavs	r0!, {r8, r9}
   2ff00:			; <UNDEFINED> instruction: 0xf8543410
   2ff04:	strbtmi	r1, [r7], -ip, lsl #24
   2ff08:	stccs	8, cr15, [r8], {84}	; 0x54
   2ff0c:	ldfeqd	f7, [r0], {12}
   2ff10:	stccc	8, cr15, [r4], {84}	; 0x54
   2ff14:	smlsdxgt	pc, r4, r5, r4	; <UNPREDICTABLE>
   2ff18:	stmdavs	r0!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   2ff1c:	bls	541848 <tcgetattr@plt+0x53a0ec>
   2ff20:	andeq	pc, r0, ip, asr #17
   2ff24:			; <UNDEFINED> instruction: 0xf019a801
   2ff28:			; <UNDEFINED> instruction: 0x9c01f9e3
   2ff2c:	stmdbcs	r0, {r0, r5, fp, ip, sp, lr}
   2ff30:	strcs	sp, [r0, -r0, asr #32]
   2ff34:			; <UNDEFINED> instruction: 0xf1a2e006
   2ff38:	blcs	17b0bc0 <tcgetattr@plt+0x17a9464>
   2ff3c:	strcc	sp, [r1], #-2378	; 0xfffff6b6
   2ff40:			; <UNDEFINED> instruction: 0xb3b17821
   2ff44:	strle	r0, [lr], #-1547	; 0xfffff9f5
   2ff48:	stcle	13, cr2, [r2, #-0]
   2ff4c:	adcmi	r1, fp, #31488	; 0x7b00
   2ff50:	stmdavc	r2!, {r0, r1, r2, r3, r5, fp, ip, lr, pc}
   2ff54:	mvnle	r2, r1, lsl #20
   2ff58:			; <UNDEFINED> instruction: 0x301df8bd
   2ff5c:	orreq	pc, r0, #131	; 0x83
   2ff60:	andscc	pc, sp, sp, lsr #17
   2ff64:	ldrtmi	lr, [r0], -fp, ror #15
   2ff68:	blx	c6bfae <tcgetattr@plt+0xc64852>
   2ff6c:	mvnle	r2, r0, lsl #16
   2ff70:	strtmi	r3, [r0], -r1, lsl #8
   2ff74:	stmib	r6!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ff78:	mulscc	fp, sp, r8
   2ff7c:	addmi	r3, r3, #1024	; 0x400
   2ff80:			; <UNDEFINED> instruction: 0xf814d817
   2ff84:	ldrtmi	r1, [r0], -r1, lsl #22
   2ff88:	blx	ff36bfcc <tcgetattr@plt+0xff364870>
   2ff8c:	rscsle	r2, r8, r0, lsl #16
   2ff90:	bicsle	r2, r5, r1, lsl #16
   2ff94:	mulscc	ip, sp, r8
   2ff98:	ldrtmi	r2, [fp], #-3328	; 0xfffff300
   2ff9c:	addsmi	sp, sp, #1, 26	; 0x40
   2ffa0:			; <UNDEFINED> instruction: 0x4631d31e
   2ffa4:	ldrmi	r4, [pc], -r0, asr #12
   2ffa8:			; <UNDEFINED> instruction: 0xf962f7ff
   2ffac:	stmdbcs	r0, {r0, r5, fp, ip, sp, lr}
   2ffb0:	stflsd	f5, [r1], {200}	; 0xc8
   2ffb4:			; <UNDEFINED> instruction: 0xf7d64620
   2ffb8:	bmi	4ebe80 <tcgetattr@plt+0x4e4724>
   2ffbc:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   2ffc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ffc4:	subsmi	r9, sl, fp, lsl #22
   2ffc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ffcc:	andlt	sp, sp, r3, lsl r1
   2ffd0:	mvnshi	lr, #12386304	; 0xbd0000
   2ffd4:			; <UNDEFINED> instruction: 0x46404631
   2ffd8:			; <UNDEFINED> instruction: 0xf7ff3701
   2ffdc:			; <UNDEFINED> instruction: 0xe7aefc9f
   2ffe0:	stmible	r6!, {r0, r2, r3, r4, r5, r7, r9, lr}^
   2ffe4:	eorcs	r3, r0, #262144	; 0x40000
   2ffe8:			; <UNDEFINED> instruction: 0x46404631
   2ffec:	ldc2	7, cr15, [r6], {255}	; 0xff
   2fff0:	ldrhle	r4, [r7, #45]!	; 0x2d
   2fff4:			; <UNDEFINED> instruction: 0xf7d6e7dd
   2fff8:	svclt	0x0000effc
   2fffc:	andeq	r2, r4, ip, lsr #25
   30000:	andeq	r0, r0, r8, ror r3
   30004:	ldrdeq	r2, [r4], -r6
   30008:	strmi	fp, [sl], -ip, lsl #8
   3000c:	addlt	fp, r4, r0, lsl r5
   30010:	ldrd	pc, [ip], #-143	; 0xffffff71
   30014:			; <UNDEFINED> instruction: 0xf8dfac06
   30018:			; <UNDEFINED> instruction: 0xf04fc04c
   3001c:	ldrbtmi	r3, [lr], #511	; 0x1ff
   30020:	blcc	16e178 <tcgetattr@plt+0x166a1c>
   30024:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   30028:	ldrdgt	pc, [r0], -ip
   3002c:	andgt	pc, ip, sp, asr #17
   30030:	stceq	0, cr15, [r0], {79}	; 0x4f
   30034:	strls	r9, [r2], #-1024	; 0xfffffc00
   30038:			; <UNDEFINED> instruction: 0xff4ef7ff
   3003c:	blmi	28286c <tcgetattr@plt+0x27b110>
   30040:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30044:	blls	10a0b4 <tcgetattr@plt+0x102958>
   30048:			; <UNDEFINED> instruction: 0xf04f405a
   3004c:	mrsle	r0, LR_abt
   30050:	pop	{r2, ip, sp, pc}
   30054:	andlt	r4, r2, r0, lsl r0
   30058:			; <UNDEFINED> instruction: 0xf7d64770
   3005c:	svclt	0x0000efca
   30060:	andeq	r2, r4, r6, ror fp
   30064:	andeq	r0, r0, r8, ror r3
   30068:	andeq	r2, r4, r4, asr fp
   3006c:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   30070:	ldrbtmi	fp, [ip], #1032	; 0x408
   30074:	ldrlt	r4, [r0, #-2833]	; 0xfffff4ef
   30078:			; <UNDEFINED> instruction: 0xf85cb085
   3007c:	stcge	0, cr3, [r7], {3}
   30080:	movwls	r6, #14363	; 0x381b
   30084:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30088:	blcc	16e1e0 <tcgetattr@plt+0x166a84>
   3008c:	strls	r9, [r2], #-1024	; 0xfffffc00
   30090:			; <UNDEFINED> instruction: 0xff22f7ff
   30094:	blmi	2828c4 <tcgetattr@plt+0x27b168>
   30098:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3009c:	blls	10a10c <tcgetattr@plt+0x1029b0>
   300a0:			; <UNDEFINED> instruction: 0xf04f405a
   300a4:	mrsle	r0, LR_abt
   300a8:	pop	{r0, r2, ip, sp, pc}
   300ac:	andlt	r4, r1, r0, lsl r0
   300b0:			; <UNDEFINED> instruction: 0xf7d64770
   300b4:	svclt	0x0000ef9e
   300b8:	andeq	r2, r4, r2, lsr #22
   300bc:	andeq	r0, r0, r8, ror r3
   300c0:	strdeq	r2, [r4], -ip
   300c4:	svcmi	0x00f0e92d
   300c8:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   300cc:	vaddmi.f64	d8, d14, d2
   300d0:	addlt	r4, pc, lr, ror r4	; <UNPREDICTABLE>
   300d4:	bmi	f948e0 <tcgetattr@plt+0xf8d184>
   300d8:	ldrpl	lr, [sl], #-2525	; 0xfffff623
   300dc:	stccs	8, cr5, [r0], {178}	; 0xb2
   300e0:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
   300e4:	ldmdavs	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   300e8:	andls	r6, sp, #1179648	; 0x120000
   300ec:	andeq	pc, r0, #79	; 0x4f
   300f0:	stmdavs	r2, {r0, r3, r4, r6, ip, lr, pc}^
   300f4:	beq	46b91c <tcgetattr@plt+0x4641c0>
   300f8:	stmiane	r1!, {r1, r3, r7, r9, sl, lr}^
   300fc:	ldmvs	r0, {r0, r1, r3, r7, r9, lr}^
   30100:			; <UNDEFINED> instruction: 0xee086912
   30104:	suble	r0, lr, #144, 20	; 0x90000
   30108:	ldrdls	pc, [r8], -sl
   3010c:	svcge	0x0004443d
   30110:	bne	fe6f639c <tcgetattr@plt+0xfe6eec40>
   30114:	andls	r9, r0, #-2147483648	; 0x80000000
   30118:	blls	114d2c <tcgetattr@plt+0x10d5d0>
   3011c:	bl	116924 <tcgetattr@plt+0x10f1c8>
   30120:	blls	72d30 <tcgetattr@plt+0x6b5d4>
   30124:	svclt	0x003842ab
   30128:	movwle	r9, #15361	; 0x3c01
   3012c:	strcc	lr, [r1], #-44	; 0xffffffd4
   30130:	eorle	r4, r9, ip, lsr #5
   30134:			; <UNDEFINED> instruction: 0x465a463b
   30138:	strbmi	r4, [r8], -r1, lsr #12
   3013c:	blx	36e102 <tcgetattr@plt+0x3669a6>
   30140:			; <UNDEFINED> instruction: 0xf8dab1ae
   30144:	ldmdavs	r2, {r3, sp}^
   30148:	andmi	pc, fp, #2048	; 0x800
   3014c:	tsteq	r7, r2	; <UNPREDICTABLE>
   30150:	ldcpl	8, cr0, [r2], #840	; 0x348
   30154:	ldrbeq	r4, [r3, sl, lsl #2]
   30158:			; <UNDEFINED> instruction: 0xf8b8d509
   3015c:			; <UNDEFINED> instruction: 0xf8d80015
   30160:			; <UNDEFINED> instruction: 0xf8d81018
   30164:			; <UNDEFINED> instruction: 0xf8ad201c
   30168:	stmib	sp, {r0, r2, r5}^
   3016c:			; <UNDEFINED> instruction: 0xf89d120a
   30170:	strtmi	r2, [r2], #-36	; 0xffffffdc
   30174:	ldmle	sl, {r1, r3, r5, r7, r9, lr}^
   30178:	beq	46b9e0 <tcgetattr@plt+0x464284>
   3017c:	ldrtmi	r3, [r9], -r1, lsl #8
   30180:			; <UNDEFINED> instruction: 0xf876f7ff
   30184:	bicsle	r4, r5, ip, lsr #5
   30188:	beq	46b9f0 <tcgetattr@plt+0x464294>
   3018c:	vnmls.f64	d9, d8, d0
   30190:	movwcc	r2, #6800	; 0x1a90
   30194:	ldrmi	r9, [ip], -r0, lsl #6
   30198:	stmdavs	r0, {r0, r6, fp, sp, lr}
   3019c:	stc2	7, cr15, [sl, #-1012]	; 0xfffffc0c
   301a0:	adcmi	r9, r2, #8192	; 0x2000
   301a4:	bmi	2e4890 <tcgetattr@plt+0x2dd134>
   301a8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   301ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   301b0:	subsmi	r9, sl, sp, lsl #22
   301b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   301b8:	andlt	sp, pc, r4, lsl #2
   301bc:	blhi	eb4b8 <tcgetattr@plt+0xe3d5c>
   301c0:	svchi	0x00f0e8bd
   301c4:	svc	0x0014f7d6
   301c8:	andeq	r2, r4, r4, asr #21
   301cc:	andeq	r0, r0, r8, ror r3
   301d0:	andeq	r2, r4, sl, ror #19
   301d4:	ldrbmi	lr, [r0, sp, lsr #18]!
   301d8:	svcmi	0x0044460c
   301dc:	stmdavs	r1, {r1, r2, r9, sl, lr}^
   301e0:	bmi	1101a28 <tcgetattr@plt+0x10fa2cc>
   301e4:	bvs	19813e8 <tcgetattr@plt+0x1979c8c>
   301e8:	ldmpl	sl!, {r2, r3, r7, ip, sp, pc}
   301ec:	streq	pc, [r1, #-21]	; 0xffffffeb
   301f0:	stmdavc	r3, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   301f4:	andls	r6, fp, #1179648	; 0x120000
   301f8:	andeq	pc, r0, #79	; 0x4f
   301fc:	strtmi	fp, [r9], r8, lsl #30
   30200:	eorsle	r6, r2, r2, lsr #17
   30204:			; <UNDEFINED> instruction: 0x21abf64a
   30208:			; <UNDEFINED> instruction: 0x21aaf6ca
   3020c:	blx	fe88a5aa <tcgetattr@plt+0xfe882e4e>
   30210:	bl	feda0618 <tcgetattr@plt+0xfed98ebc>
   30214:	b	13f3f60 <tcgetattr@plt+0x13ec804>
   30218:	svclt	0x00280951
   3021c:	stmdbeq	r9, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   30220:	svclt	0x002e6851
   30224:	streq	lr, [r9, #-2816]	; 0xfffff500
   30228:			; <UNDEFINED> instruction: 0xf04f4605
   3022c:	adcmi	r0, r9, #0, 18
   30230:	addmi	sp, r1, #1342177280	; 0x50000000
   30234:	bl	fe89feec <tcgetattr@plt+0xfe898790>
   30238:			; <UNDEFINED> instruction: 0xf04f0900
   3023c:			; <UNDEFINED> instruction: 0xf64a0900
   30240:			; <UNDEFINED> instruction: 0xf6ca21ab
   30244:	stmdbvs	r5!, {r1, r3, r5, r7, r8, sp}
   30248:	smlatbgt	r3, r1, fp, pc	; <UNPREDICTABLE>
   3024c:	svceq	0x0051ebb5
   30250:	mrrceq	10, 4, lr, r1, cr15
   30254:	bl	fe99fefc <tcgetattr@plt+0xfe9987a0>
   30258:	ldmvs	r1, {r2, r3, r8, sl}
   3025c:	bl	11ff1c <tcgetattr@plt+0x1187c0>
   30260:	ldrmi	r0, [ip], r5, lsl #24
   30264:	strbmi	r2, [r1, #-1280]!	; 0xfffffb00
   30268:			; <UNDEFINED> instruction: 0xf8d2d31a
   3026c:			; <UNDEFINED> instruction: 0x4621c010
   30270:	strbmi	r9, [sl], -r1, lsl #6
   30274:	movweq	lr, #51973	; 0xcb05
   30278:	ldrtmi	r9, [r0], -r0
   3027c:	mrc2	7, 6, pc, cr12, cr13, {7}
   30280:	ldrbeq	r6, [fp, r3, ror #20]
   30284:	bmi	7252d0 <tcgetattr@plt+0x71db74>
   30288:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   3028c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   30290:	subsmi	r9, sl, fp, lsl #22
   30294:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30298:	andlt	sp, ip, r5, lsr #2
   3029c:			; <UNDEFINED> instruction: 0x87f0e8bd
   302a0:	svclt	0x002c4299
   302a4:	strcs	r1, [r0, #-2765]	; 0xfffff533
   302a8:			; <UNDEFINED> instruction: 0xf10de7df
   302ac:	ldmib	r4, {r3, r9, fp}^
   302b0:	stmiavs	r0!, {r0, r1, r9, ip}
   302b4:			; <UNDEFINED> instruction: 0xf7ee4653
   302b8:	ldmib	r4, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
   302bc:			; <UNDEFINED> instruction: 0xf8bd2303
   302c0:	strbmi	r4, [r3], #-29	; 0xffffffe3
   302c4:	ldmib	r6, {r1, r3, r4, r5, sl, lr}^
   302c8:	blne	16f06d0 <tcgetattr@plt+0x16e8f74>
   302cc:	andeq	lr, r9, #165888	; 0x28800
   302d0:	ldreq	pc, [r0], #-68	; 0xffffffbc
   302d4:	andsmi	pc, sp, sp, lsr #17
   302d8:	stc2l	7, cr15, [ip], #-1012	; 0xfffffc0c
   302dc:			; <UNDEFINED> instruction: 0x46304651
   302e0:			; <UNDEFINED> instruction: 0xffc6f7fe
   302e4:			; <UNDEFINED> instruction: 0xf7d6e7cf
   302e8:	svclt	0x0000ee84
   302ec:			; <UNDEFINED> instruction: 0x000429b0
   302f0:	andeq	r0, r0, r8, ror r3
   302f4:	andeq	r2, r4, sl, lsl #18
   302f8:	mvnsmi	lr, sp, lsr #18
   302fc:	stcvc	6, cr4, [fp, #-48]	; 0xffffffd0
   30300:	blcs	81b1c <tcgetattr@plt+0x7a3c0>
   30304:	stfvcp	f5, [fp], {17}
   30308:	tstle	lr, r1, lsl #22
   3030c:	blcs	1fce340 <tcgetattr@plt+0x1fc6be4>
   30310:			; <UNDEFINED> instruction: 0xf8b1d80b
   30314:			; <UNDEFINED> instruction: 0x06193015
   30318:	stmdavs	r6, {r0, r1, r2, sl, ip, lr, pc}^
   3031c:			; <UNDEFINED> instruction: 0x06da6a73
   30320:	ldreq	sp, [fp, r3, lsl #10]
   30324:	bvs	ffd25330 <tcgetattr@plt+0xffd1dbd4>
   30328:	strtmi	fp, [r8], -r3, ror #2
   3032c:	mrc2	7, 4, pc, cr2, cr14, {7}
   30330:	tstcs	r0, r8, lsr #12
   30334:	stc2	7, cr15, [ip], #1012	; 0x3f4
   30338:	strtmi	r4, [r8], -r1, lsr #12
   3033c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   30340:	svclt	0x0096f7fe
   30344:	ldmvs	r1!, {r0, r1, r4, r5, r7, fp, sp, lr}^
   30348:	ldmdavs	fp, {r1, r7, r8, fp, sp, lr}^
   3034c:	orrvs	r3, r2, r1, lsl #4
   30350:	ldmcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   30354:	stmdale	r5, {r0, r6, r8, sl, lr}
   30358:	bne	170a57c <tcgetattr@plt+0x1702e20>
   3035c:	ldmvs	sl!, {r0, r8, r9, fp, ip, sp}
   30360:	ldmdble	sp, {r1, r3, r4, r7, r9, lr}
   30364:			; <UNDEFINED> instruction: 0xf7fe4628
   30368:	ldmvs	r2!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   3036c:	ldrmi	r6, [r0, #2223]	; 0x8af
   30370:	stmdbmi	r2!, {r0, r2, r4, r9, ip, lr, pc}
   30374:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
   30378:			; <UNDEFINED> instruction: 0xf5016933
   3037c:	ldrbtmi	r7, [r8], #-396	; 0xfffffe74
   30380:			; <UNDEFINED> instruction: 0xff1cf7f6
   30384:	andcs	r2, r8, #1073741824	; 0x40000000
   30388:	rsbsvs	r4, r9, r8, lsr #12
   3038c:	stc2	7, cr15, [r0], {254}	; 0xfe
   30390:	ldrdeq	lr, [r0, -r5]
   30394:	mvnscc	pc, #79	; 0x4f
   30398:			; <UNDEFINED> instruction: 0xf7fd2200
   3039c:	ldmvs	sl!, {r0, r1, r3, sl, fp, ip, sp, lr, pc}
   303a0:	teqlt	sl, r3, asr ip
   303a4:	ldrmi	r6, [r7], #-187	; 0xffffff45
   303a8:	blcs	e438 <tcgetattr@plt+0x6cdc>
   303ac:	eorle	r7, r0, sl, lsr r3
   303b0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   303b4:	addvc	pc, r6, #29360128	; 0x1c00000
   303b8:	stfeqd	f7, [r0], #-16
   303bc:	ldmdavs	lr, {r0, r1, r5, r9, sl, lr}
   303c0:			; <UNDEFINED> instruction: 0xf8533310
   303c4:	andscc	r5, r0, #12, 24	; 0xc00
   303c8:	stceq	8, cr15, [r8], {83}	; 0x53
   303cc:	stcne	8, cr15, [r4], {83}	; 0x53
   303d0:			; <UNDEFINED> instruction: 0xf8424563
   303d4:			; <UNDEFINED> instruction: 0xf8426c10
   303d8:			; <UNDEFINED> instruction: 0xf8425c0c
   303dc:			; <UNDEFINED> instruction: 0xf8420c08
   303e0:	mvnle	r1, r4, lsl #24
   303e4:	movwcs	r6, #6169	; 0x1819
   303e8:	adcsvs	r6, fp, r1, lsl r0
   303ec:	teqvc	fp, #2293760	; 0x230000
   303f0:			; <UNDEFINED> instruction: 0x4628e7de
   303f4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   303f8:	mcrlt	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   303fc:	andeq	r7, r2, lr, lsr r3
   30400:			; <UNDEFINED> instruction: 0x000272ba
   30404:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   30408:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   3040c:			; <UNDEFINED> instruction: 0xb093b5f0
   30410:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   30414:	stmdavs	r4, {r0, r2, r9, sl, lr}^
   30418:	ldrmi	r4, [r7], -lr, lsl #12
   3041c:	subcs	r2, r0, #0, 2
   30420:	ldmdavs	fp, {r0, fp, sp, pc}
   30424:			; <UNDEFINED> instruction: 0xf04f9311
   30428:			; <UNDEFINED> instruction: 0xf7d60300
   3042c:	stmdavs	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   30430:	blmi	4c1ddc <tcgetattr@plt+0x4ba680>
   30434:			; <UNDEFINED> instruction: 0xf8d46922
   30438:	ldrbtmi	lr, [fp], #-12
   3043c:	ldmib	r4, {ip, pc}^
   30440:	stmdami	pc, {r0, r1, r2, r8, sl, lr}	; <UNPREDICTABLE>
   30444:			; <UNDEFINED> instruction: 0xf8cd9206
   30448:	stmib	sp, {r2, r4, sp, lr, pc}^
   3044c:	stmib	sp, {r0, r1, r9, sl, ip, sp, lr}^
   30450:	ldmdapl	r8, {r0, r1, r2, r8, sl, lr}
   30454:	blx	fe56c48e <tcgetattr@plt+0xfe564d32>
   30458:	blmi	202c88 <tcgetattr@plt+0x1fb52c>
   3045c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30460:	blls	48a4d0 <tcgetattr@plt+0x482d74>
   30464:			; <UNDEFINED> instruction: 0xf04f405a
   30468:	mrsle	r0, SP_irq
   3046c:	ldcllt	0, cr11, [r0, #76]!	; 0x4c
   30470:	ldc	7, cr15, [lr, #856]!	; 0x358
   30474:	andeq	r2, r4, sl, lsl #15
   30478:	andeq	r0, r0, r8, ror r3
   3047c:	andeq	r2, r4, sl, asr r7
   30480:	andeq	r0, r0, ip, asr #7
   30484:	andeq	r2, r4, r8, lsr r7
   30488:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3048c:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   30490:			; <UNDEFINED> instruction: 0xb093b5f0
   30494:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   30498:	stmdavs	r4, {r0, r2, r9, sl, lr}^
   3049c:	ldrmi	r4, [r7], -lr, lsl #12
   304a0:	subcs	r2, r0, #0, 2
   304a4:	ldmdavs	fp, {r0, fp, sp, pc}
   304a8:			; <UNDEFINED> instruction: 0xf04f9311
   304ac:			; <UNDEFINED> instruction: 0xf7d60300
   304b0:	stmdavs	r8!, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   304b4:	blmi	4c1e60 <tcgetattr@plt+0x4ba704>
   304b8:			; <UNDEFINED> instruction: 0xf8d46922
   304bc:	ldrbtmi	lr, [fp], #-12
   304c0:	ldmib	r4, {ip, pc}^
   304c4:	stmdami	pc, {r0, r1, r2, r8, sl, lr}	; <UNPREDICTABLE>
   304c8:			; <UNDEFINED> instruction: 0xf8cd9206
   304cc:	stmib	sp, {r2, r4, sp, lr, pc}^
   304d0:	stmib	sp, {r0, r1, r9, sl, ip, sp, lr}^
   304d4:	ldmdapl	r8, {r0, r1, r2, r8, sl, lr}
   304d8:	blx	14ec512 <tcgetattr@plt+0x14e4db6>
   304dc:	blmi	202d0c <tcgetattr@plt+0x1fb5b0>
   304e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   304e4:	blls	48a554 <tcgetattr@plt+0x482df8>
   304e8:			; <UNDEFINED> instruction: 0xf04f405a
   304ec:	mrsle	r0, SP_irq
   304f0:	ldcllt	0, cr11, [r0, #76]!	; 0x4c
   304f4:	ldcl	7, cr15, [ip, #-856]!	; 0xfffffca8
   304f8:	andeq	r2, r4, r6, lsl #14
   304fc:	andeq	r0, r0, r8, ror r3
   30500:	ldrdeq	r2, [r4], -r6
   30504:	andeq	r0, r0, r0, asr r3
   30508:			; <UNDEFINED> instruction: 0x000426b4
   3050c:			; <UNDEFINED> instruction: 0x4605b538
   30510:	stmdavs	r4, {fp, sp, lr}
   30514:	ands	fp, r1, r4, ror #18
   30518:	stmiavs	r3!, {r0, r1, r4, r7, sp, lr}
   3051c:	andsvs	r6, sl, r0, lsr #16
   30520:	ldcl	7, cr15, [sl], #856	; 0x358
   30524:			; <UNDEFINED> instruction: 0xf7d64620
   30528:	stmdavs	r8!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   3052c:			; <UNDEFINED> instruction: 0xb12c6804
   30530:	movwcs	lr, #6612	; 0x19d4
   30534:	mvnle	r2, r0, lsl #20
   30538:	strb	r6, [pc, r3, asr #32]!
   3053c:	stcl	7, cr15, [ip], #856	; 0x358
   30540:	eorvs	r2, fp, r0, lsl #6
   30544:	svclt	0x0000bd38
   30548:			; <UNDEFINED> instruction: 0x4604b510
   3054c:			; <UNDEFINED> instruction: 0xf7d66ac0
   30550:	bvs	fe86b8e8 <tcgetattr@plt+0xfe86418c>
   30554:	stcl	7, cr15, [r0], #856	; 0x358
   30558:			; <UNDEFINED> instruction: 0xf7d66820
   3055c:	stmibvs	r0!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   30560:	ldcl	7, cr15, [sl], {214}	; 0xd6
   30564:			; <UNDEFINED> instruction: 0xf7ee68a0
   30568:	stmdavs	r3!, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   3056c:	stfned	f3, [r0, #-108]!	; 0xffffff94
   30570:			; <UNDEFINED> instruction: 0x4010e8bd
   30574:	ldclt	7, cr14, [r0, #-808]	; 0xfffffcd8
   30578:			; <UNDEFINED> instruction: 0x4604b538
   3057c:			; <UNDEFINED> instruction: 0xf7d66a80
   30580:	stmiavs	r3!, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
   30584:	ldmdavs	sp, {r0, r8, sp}^
   30588:	stmiaeq	r0, {r3, r5, r6, r7, r8, sl, fp, ip}^
   3058c:	stc	7, cr15, [ip], {214}	; 0xd6
   30590:	orrlt	r6, r0, r0, lsr #5
   30594:	svclt	0x00882d08
   30598:	stmdale	r1, {r3, r8, r9, sp}
   3059c:	bvs	fe8685cc <tcgetattr@plt+0xfe860e70>
   305a0:	movwcc	r0, #35033	; 0x88d9
   305a4:			; <UNDEFINED> instruction: 0xf0425c42
   305a8:	strbpl	r0, [r2], #-513	; 0xfffffdff
   305ac:	ldmdavs	r2, {r1, r5, r7, fp, sp, lr}^
   305b0:	mvnsle	r4, #805306377	; 0x30000009
   305b4:	stmdami	r2, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   305b8:			; <UNDEFINED> instruction: 0xf7f64478
   305bc:	svclt	0x0000fe4d
   305c0:	andeq	r7, r2, r0, lsr r2
   305c4:	andscs	fp, r1, #56, 10	; 0xe000000
   305c8:	strmi	r6, [r4], -r3, lsl #17
   305cc:	stmib	r0, {r8, sl, sp}^
   305d0:	ldmvs	fp, {r0, r1, r8, sl, ip, lr}
   305d4:	blcc	88cf0 <tcgetattr@plt+0x81594>
   305d8:	andcc	lr, r8, #192, 18	; 0x300000
   305dc:			; <UNDEFINED> instruction: 0xffccf7ff
   305e0:	movwcs	r6, #34976	; 0x88a0
   305e4:	stmdbvs	r1, {r1, r7, fp, sp, lr}
   305e8:	blx	5ee5ac <tcgetattr@plt+0x5e6e50>
   305ec:			; <UNDEFINED> instruction: 0xf7d66ae0
   305f0:	stmdavs	r3!, {r2, r4, r7, sl, fp, sp, lr, pc}^
   305f4:	tstlt	fp, r5, ror #5
   305f8:	pop	{r5, r8, sl, fp, ip}
   305fc:			; <UNDEFINED> instruction: 0xe7854038
   30600:	svclt	0x0000bd38
   30604:			; <UNDEFINED> instruction: 0x4604b570
   30608:	ldrmi	r4, [r1], -r8, lsl #12
   3060c:	mcrmi	6, 0, r4, cr13, cr10, {0}
   30610:			; <UNDEFINED> instruction: 0xff40f7ee
   30614:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
   30618:	ldrtmi	r4, [r0], -r3, lsl #12
   3061c:			; <UNDEFINED> instruction: 0xf01860a3
   30620:	rsbvs	pc, r5, r3, asr #28
   30624:	strmi	r6, [r3], -r5, ror #2
   30628:	eorvs	r4, r3, r0, lsr r6
   3062c:	mrc2	0, 1, pc, cr12, cr8, {0}
   30630:	rscvs	r6, r5, #1342177290	; 0x5000000a
   30634:	strtmi	r4, [r0], -r3, lsl #12
   30638:	pop	{r0, r1, r5, r7, r8, sp, lr}
   3063c:			; <UNDEFINED> instruction: 0xf7ff4070
   30640:	svclt	0x0000bfc1
   30644:	andeq	fp, r1, r6, asr #9
   30648:	svclt	0x00982906
   3064c:	ldrbmi	r6, [r0, -r1, asr #2]!
   30650:			; <UNDEFINED> instruction: 0x460db538
   30654:	stmibvs	r0, {r2, r9, sl, lr}
   30658:	mrrc	7, 13, pc, lr, cr6	; <UNPREDICTABLE>
   3065c:			; <UNDEFINED> instruction: 0xf0184628
   30660:	lsrvs	pc, r3, #28	; <UNPREDICTABLE>
   30664:	svclt	0x0000bd38
   30668:	addlt	fp, r2, r0, lsl r5
   3066c:	stmdavs	r0, {r2, r9, sl, lr}
   30670:			; <UNDEFINED> instruction: 0xf7d69101
   30674:	stmdbls	r1, {r1, r4, r6, sl, fp, sp, lr, pc}
   30678:	andscs	r4, fp, #32, 12	; 0x2000000
   3067c:	pop	{r1, ip, sp, pc}
   30680:			; <UNDEFINED> instruction: 0xf00f4010
   30684:	svclt	0x0000b89f
   30688:			; <UNDEFINED> instruction: 0x4605b538
   3068c:			; <UNDEFINED> instruction: 0xb1ac6844
   30690:			; <UNDEFINED> instruction: 0xf018200c
   30694:	strmi	pc, [r4], -fp, lsr #27
   30698:			; <UNDEFINED> instruction: 0xf0186828
   3069c:	stmdavs	fp!, {r0, r2, r9, sl, fp, ip, sp, lr, pc}^
   306a0:	rsbvs	r6, r2, sl, lsl r8
   306a4:			; <UNDEFINED> instruction: 0xb1226020
   306a8:	addsvs	r1, r1, r1, lsr #26
   306ac:	adcvs	r6, r3, ip, lsl r0
   306b0:	stcne	13, cr11, [r2, #-224]!	; 0xffffff20
   306b4:	subsvs	r6, sl, ip, lsl r0
   306b8:	ldclt	0, cr6, [r8, #-652]!	; 0xfffffd74
   306bc:			; <UNDEFINED> instruction: 0xf0182008
   306c0:	mlsvs	r8, r5, sp, pc	; <UNPREDICTABLE>
   306c4:	andmi	lr, r0, r0, asr #19
   306c8:	svclt	0x0000e7e2
   306cc:	tstlt	fp, #4390912	; 0x430000
   306d0:	addlt	fp, r3, r0, lsr r5
   306d4:	biclt	r6, sp, sp, lsl r8
   306d8:	strmi	r6, [r4], -r9, lsr #16
   306dc:	tstls	r1, r0, lsl #16
   306e0:	ldc	7, cr15, [sl], {214}	; 0xd6
   306e4:	andscs	r9, fp, #16384	; 0x4000
   306e8:			; <UNDEFINED> instruction: 0xf00f4620
   306ec:	stmdavs	fp!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}^
   306f0:	stmiavs	sl!, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
   306f4:	stmiavs	sl!, {r1, r3, r4, r7, sp, lr}
   306f8:	andsvs	r6, r3, r8, lsr #16
   306fc:	stc	7, cr15, [ip], {214}	; 0xd6
   30700:	andlt	r4, r3, r8, lsr #12
   30704:	ldrhtmi	lr, [r0], -sp
   30708:	stclt	7, cr15, [r4], {214}	; 0xd6
   3070c:	ldclt	0, cr11, [r0, #-12]!
   30710:	stmiavs	sl!, {r0, r5, r6, fp, sp, lr}
   30714:	strb	r6, [pc, sl, asr #32]!
   30718:	svclt	0x00004770
   3071c:	push	{r0, r8, fp, sp}
   30720:	svclt	0x00384ff0
   30724:	strmi	r2, [r8], r1, lsl #2
   30728:	ldrmi	r4, [r9], r8, lsl #19
   3072c:	ldrbtmi	r4, [r9], #-2952	; 0xfffff478
   30730:	addlt	r6, sp, r4, lsl #17
   30734:	stmiapl	fp, {r0, r9, fp, sp}^
   30738:	svclt	0x00384605
   3073c:	ldmdavs	fp, {r0, r9, sp}
   30740:			; <UNDEFINED> instruction: 0xf04f930b
   30744:	stmdavs	r3!, {r8, r9}^
   30748:	strbmi	r4, [r3, #-1558]	; 0xfffff9ea
   3074c:	sbchi	pc, r6, r0, asr #32
   30750:	adcsmi	r6, sl, #10944512	; 0xa70000
   30754:	bmi	2024b90 <tcgetattr@plt+0x201d434>
   30758:	ldrbtmi	r4, [sl], #-2941	; 0xfffff483
   3075c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   30760:	subsmi	r9, sl, fp, lsl #22
   30764:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30768:	rschi	pc, lr, r0, asr #32
   3076c:	pop	{r0, r2, r3, ip, sp, pc}
   30770:			; <UNDEFINED> instruction: 0xf04f8ff0
   30774:	adcsmi	r0, lr, #0, 18
   30778:	stmdbvs	r1!, {r3, r5, r8, r9, sl, fp, ip, sp, pc}
   3077c:	stmdbvs	sl!, {r3, r4, r9, ip, lr, pc}
   30780:	bleq	1eb624 <tcgetattr@plt+0x1e3ec8>
   30784:	beq	eb148 <tcgetattr@plt+0xe39ec>
   30788:	beq	22b3f8 <tcgetattr@plt+0x223c9c>
   3078c:	adcshi	pc, r7, r0, asr #32
   30790:			; <UNDEFINED> instruction: 0xf0116821
   30794:			; <UNDEFINED> instruction: 0xf0400101
   30798:			; <UNDEFINED> instruction: 0xf1bb80ab
   3079c:	svclt	0x00180f00
   307a0:			; <UNDEFINED> instruction: 0xf0402a00
   307a4:	stmdbvs	r1!, {r0, r1, r2, r6, r7, pc}
   307a8:	ldrmi	r1, [sl], #3059	; 0xbf3
   307ac:			; <UNDEFINED> instruction: 0x612a4452
   307b0:			; <UNDEFINED> instruction: 0x46204431
   307b4:	cdp2	7, 4, cr15, cr2, cr14, {7}
   307b8:	stmdble	r6!, {r1, r2, r3, r4, r5, r7, r9, lr}
   307bc:	stmiavs	r2!, {r0, r5, fp, sp, lr}^
   307c0:	tsteq	r1, r1	; <UNPREDICTABLE>
   307c4:	bcs	4ac58 <tcgetattr@plt+0x434fc>
   307c8:	tstcs	r0, r8, lsl #30
   307cc:			; <UNDEFINED> instruction: 0xf0402900
   307d0:	ldrmi	r8, [r9], #-165	; 0xffffff5b
   307d4:	strmi	r4, [pc], #-1075	; 307dc <tcgetattr@plt+0x29080>
   307d8:	ldmdble	r6, {r0, r1, r3, r4, r5, r7, r9, lr}
   307dc:	beq	6c920 <tcgetattr@plt+0x651c4>
   307e0:			; <UNDEFINED> instruction: 0x46204639
   307e4:	cdp2	7, 2, cr15, cr4, cr14, {7}
   307e8:			; <UNDEFINED> instruction: 0xf8c03701
   307ec:			; <UNDEFINED> instruction: 0xf8c0a000
   307f0:			; <UNDEFINED> instruction: 0xf8c0a004
   307f4:			; <UNDEFINED> instruction: 0xf8c0a008
   307f8:			; <UNDEFINED> instruction: 0xf8c0a00c
   307fc:			; <UNDEFINED> instruction: 0xf8c0a010
   30800:	stmdbvs	r3!, {r2, r4, sp, pc}
   30804:	addsmi	r4, pc, #855638016	; 0x33000000
   30808:	stmiavs	sl!, {r1, r3, r5, r6, r7, r8, r9, ip, lr, pc}
   3080c:	adcvs	r2, r6, r0, lsl #6
   30810:	ldmvs	r3, {r0, r1, r3, r5, r6, r7, r8, sp, lr}
   30814:	eorvs	r3, fp, #1024	; 0x400
   30818:	svceq	0x0000f1b9
   3081c:	stmiavs	ip!, {r0, r1, r3, r4, r7, ip, lr, pc}^
   30820:	ldmdbvs	r3, {r0, r1, r2, fp, sp, pc}
   30824:	stmdbvs	sl!, {r8, sp}
   30828:	ldrmi	r9, [r3], #-1027	; 0xfffffbfd
   3082c:			; <UNDEFINED> instruction: 0xf7d69304
   30830:	blge	1abb58 <tcgetattr@plt+0x1a43fc>
   30834:	andls	sl, r0, #24576	; 0x6000
   30838:	andne	lr, r3, #3620864	; 0x374000
   3083c:			; <UNDEFINED> instruction: 0xf7f068a8
   30840:	ldmib	sp, {r0, r3, r8, fp, ip, sp, lr, pc}^
   30844:	mcrrmi	0, 0, r2, r4, cr5
   30848:	stmib	sp, {r2, r8, r9, fp, ip, pc}^
   3084c:	ldrbtmi	r2, [ip], #-0
   30850:	bls	102960 <tcgetattr@plt+0xfb204>
   30854:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   30858:	ldc2	7, cr15, [r0], #984	; 0x3d8
   3085c:	strbmi	r6, [r1], -r8, lsr #17
   30860:	cdp2	7, 15, cr15, cr14, cr15, {7}
   30864:			; <UNDEFINED> instruction: 0x3605e9dd
   30868:	bge	14ab10 <tcgetattr@plt+0x1433b4>
   3086c:	strls	sl, [r0], -r3, lsl #18
   30870:			; <UNDEFINED> instruction: 0xf912f7f0
   30874:			; <UNDEFINED> instruction: 0x4621483a
   30878:	movwcs	lr, #14813	; 0x39dd
   3087c:			; <UNDEFINED> instruction: 0xf7f64478
   30880:	stmiavs	sl!, {r0, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   30884:	stmdage	r9, {r2, r8, r9, fp, ip, pc}
   30888:	addsmi	r6, sl, #294912	; 0x48000
   3088c:	bne	fe7206f8 <tcgetattr@plt+0xfe718f9c>
   30890:	movwcs	r9, #2307	; 0x903
   30894:	movwcc	lr, #14789	; 0x39c5
   30898:	stmib	r5, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}^
   3089c:	tstcs	r0, r3, lsl #6
   308a0:	stc	7, cr15, [lr], {214}	; 0xd6
   308a4:	stmdbls	r7, {r3, fp, sp, pc}
   308a8:	bne	7228e4 <tcgetattr@plt+0x71b188>
   308ac:	blcs	371fc <tcgetattr@plt+0x2faa0>
   308b0:	stmdbmi	ip!, {r0, r3, r9, ip, pc}
   308b4:			; <UNDEFINED> instruction: 0xf102bfb8
   308b8:	stmdami	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   308bc:	svclt	0x00bc930a
   308c0:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
   308c4:	tstvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
   308c8:	svclt	0x00b84479
   308cc:	movwcs	lr, #39373	; 0x99cd
   308d0:	movwls	r4, #1144	; 0x478
   308d4:			; <UNDEFINED> instruction: 0xf7f617d3
   308d8:			; <UNDEFINED> instruction: 0xe73cfc71
   308dc:	andhi	pc, r4, r4, asr #17
   308e0:	mcr2	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   308e4:	stmiavs	r7!, {r2, r3, r5, r7, fp, sp, lr}
   308e8:	adcsmi	r4, lr, #35651584	; 0x2200000
   308ec:			; <UNDEFINED> instruction: 0xe742d094
   308f0:	ldrdcc	lr, [r3, -r4]
   308f4:	ldrbmi	r4, [r9], #-1115	; 0xfffffba5
   308f8:			; <UNDEFINED> instruction: 0x612160e3
   308fc:	ldrbmi	lr, [sl, #1876]	; 0x754
   30900:	movweq	pc, #32847	; 0x804f	; <UNPREDICTABLE>
   30904:	svclt	0x00284620
   30908:	bl	fea02478 <tcgetattr@plt+0xfe9fad1c>
   3090c:	ldrbmi	r0, [r2], -sl, lsl #2
   30910:	bleq	2eb7c4 <tcgetattr@plt+0x2e4068>
   30914:	blx	14ee8d4 <tcgetattr@plt+0x14e7178>
   30918:	ldr	r6, [r9, -sl, lsr #18]!
   3091c:	stmdbvs	r8!, {r0, r4, r5, r6, r7, r8, r9, fp, ip}
   30920:	svclt	0x00284291
   30924:	bne	14c2170 <tcgetattr@plt+0x14baa14>
   30928:	strmi	r1, [r8], #-2651	; 0xfffff5a5
   3092c:			; <UNDEFINED> instruction: 0x612360e2
   30930:	strb	r6, [lr, -r8, lsr #2]
   30934:			; <UNDEFINED> instruction: 0xf04f455a
   30938:	strtmi	r0, [r0], -r8, lsl #6
   3093c:	ldrbmi	fp, [sl], -r8, lsr #30
   30940:	blx	f6e900 <tcgetattr@plt+0xf671a4>
   30944:	str	r6, [lr, -sl, lsr #18]!
   30948:	bl	14ee8a8 <tcgetattr@plt+0x14e714c>
   3094c:	andeq	r2, r4, r6, ror #8
   30950:	andeq	r0, r0, r8, ror r3
   30954:	andeq	r2, r4, sl, lsr r4
   30958:	andeq	r7, r2, r6
   3095c:	andeq	r6, r2, r6, lsr #31
   30960:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   30964:	andeq	r6, r2, ip, lsl #31
   30968:	andeq	r6, r2, r0, ror #30
   3096c:			; <UNDEFINED> instruction: 0x4df0e92d
   30970:	bvs	ff042378 <tcgetattr@plt+0xff03ac1c>
   30974:	ldrmi	r4, [r6], -pc, lsl #12
   30978:	cmplt	r8, #30408704	; 0x1d00000
   3097c:			; <UNDEFINED> instruction: 0xf1009c0b
   30980:			; <UNDEFINED> instruction: 0xf1040c1c
   30984:			; <UNDEFINED> instruction: 0xf8d40120
   30988:	ldrcc	fp, [r0], #-0
   3098c:	stcge	8, cr15, [ip], {84}	; 0x54
   30990:	ldfeqd	f7, [r0], {12}
   30994:	stc	8, cr15, [r8], {84}	; 0x54
   30998:	stceq	8, cr15, [r4], {84}	; 0x54
   3099c:			; <UNDEFINED> instruction: 0xf84c428c
   309a0:			; <UNDEFINED> instruction: 0xf84cbc10
   309a4:			; <UNDEFINED> instruction: 0xf84cac0c
   309a8:			; <UNDEFINED> instruction: 0xf84cec08
   309ac:	mvnle	r0, r4, lsl #24
   309b0:	tstcs	r0, r0, lsr #16
   309b4:	andeq	pc, r0, ip, asr #17
   309b8:			; <UNDEFINED> instruction: 0xf8d89b09
   309bc:	subvs	r0, r3, ip, lsr #32
   309c0:	stmib	r0, {r1, r3, r8, r9, fp, ip, pc}^
   309c4:	andvs	r6, r1, r4, lsl #10
   309c8:	strcc	lr, [r2, -r0, asr #19]
   309cc:	orrvs	r9, r3, r8, lsl #22
   309d0:	ldclhi	8, cr14, [r0, #756]!	; 0x2f4
   309d4:	andcs	r2, r1, r0, asr #2
   309d8:	stc2	0, cr15, [r2], #-96	; 0xffffffa0
   309dc:	eoreq	pc, ip, r8, asr #17
   309e0:	svclt	0x0000e7cc
   309e4:			; <UNDEFINED> instruction: 0x4604b510
   309e8:			; <UNDEFINED> instruction: 0xf7d66ac0
   309ec:	movwcs	lr, #2710	; 0xa96
   309f0:	lfmlt	f6, 4, [r0, #-908]	; 0xfffffc74
   309f4:	smlabtlt	fp, r3, sl, r6
   309f8:	andsvs	r2, sl, r1, lsl #4
   309fc:	svclt	0x00004770
   30a00:	blcs	4b514 <tcgetattr@plt+0x43db8>
   30a04:	ldrbtlt	sp, [r0], #-102	; 0xffffff9a
   30a08:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
   30a0c:	ldmdavs	r8, {r0, r3, r6, r8, ip, lr, pc}^
   30a10:	ldmibvs	ip, {r1, r2, r3, r4, r8, fp, sp, lr}
   30a14:	adcmi	fp, r6, #224, 2	; 0x38
   30a18:	adcmi	sp, r2, #1879048195	; 0x70000003
   30a1c:	strcs	fp, [r0], #-3988	; 0xfffff06c
   30a20:	adcsmi	r2, r2, #16777216	; 0x1000000
   30a24:	strtmi	fp, [r2], -ip, lsr #30
   30a28:	andeq	pc, r1, #68	; 0x44
   30a2c:	teqle	r8, r0, lsl #20
   30a30:	ldmvs	sl, {r3, r4, r6, r8, fp, sp, lr}^
   30a34:	rsble	r4, r7, #144, 4
   30a38:	svclt	0x002c428a
   30a3c:	andcs	r2, r1, #0, 4
   30a40:	svclt	0x00944288
   30a44:			; <UNDEFINED> instruction: 0xf0424610
   30a48:			; <UNDEFINED> instruction: 0xf0800001
   30a4c:	eor	r0, r9, r1
   30a50:	eorle	r4, r9, #1610612746	; 0x6000000a
   30a54:	svclt	0x009442a2
   30a58:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   30a5c:	svclt	0x003842b2
   30a60:	streq	pc, [r1, #-69]	; 0xffffffbb
   30a64:	adcsmi	fp, r2, #4014080	; 0x3d4000
   30a68:	ldmvs	r8, {r1, r3, r4, r6, ip, lr, pc}
   30a6c:	stmdblt	r8, {r0, r1, r3, r4, r6, r8, fp, sp, lr}
   30a70:	blcc	9ce84 <tcgetattr@plt+0x95728>
   30a74:	addmi	r1, fp, #18432	; 0x4800
   30a78:			; <UNDEFINED> instruction: 0xf282fab2
   30a7c:	subsne	lr, r2, #323584	; 0x4f000
   30a80:	andcs	fp, r0, #40, 30	; 0xa0
   30a84:	andeq	pc, r1, r2, lsl #1
   30a88:	stmdble	r5!, {r2, r3, sp, lr, pc}
   30a8c:	svclt	0x002c42a2
   30a90:	strcs	r2, [r1], #-1024	; 0xfffffc00
   30a94:	svclt	0x009442b2
   30a98:			; <UNDEFINED> instruction: 0xf0444622
   30a9c:	bcs	312a8 <tcgetattr@plt+0x29b4c>
   30aa0:	andcs	sp, r0, r6, asr #1
   30aa4:			; <UNDEFINED> instruction: 0x4770bc70
   30aa8:	adcmi	sp, r2, #409600	; 0x64000
   30aac:	strcs	fp, [r0, #-3884]	; 0xfffff0d4
   30ab0:	adcsmi	r2, r2, #4194304	; 0x400000
   30ab4:			; <UNDEFINED> instruction: 0xf045bf88
   30ab8:	cfstr32cs	mvfx0, [r0, #-4]
   30abc:	adcmi	sp, r2, #-2147483588	; 0x8000003c
   30ac0:	ldmib	r3, {r0, r6, ip, lr, pc}^
   30ac4:	stccs	0, cr4, [r0], {2}
   30ac8:	strmi	sp, [r4], -r4, asr #32
   30acc:	strhle	r4, [r4], #-34	; 0xffffffde
   30ad0:	strb	r2, [r7, r1]!
   30ad4:			; <UNDEFINED> instruction: 0x47704618
   30ad8:	strhle	r4, [r2, #34]!	; 0x22
   30adc:	adcsmi	lr, r2, #168, 14	; 0x2a00000
   30ae0:	ldmdbvs	r8, {r5, r6, r7, r8, ip, lr, pc}^
   30ae4:	strcc	lr, [r2], #-2515	; 0xfffff62d
   30ae8:	andsle	r4, sp, #160, 4
   30aec:			; <UNDEFINED> instruction: 0x3c01b903
   30af0:	svclt	0x002c428c
   30af4:	strcs	r2, [r1], #-1024	; 0xfffffc00
   30af8:	svclt	0x00944288
   30afc:			; <UNDEFINED> instruction: 0xf0444620
   30b00:			; <UNDEFINED> instruction: 0xf0800001
   30b04:	strb	r0, [sp, r1]
   30b08:	svclt	0x0094428a
   30b0c:	andcs	r2, r1, #0, 4
   30b10:	svclt	0x002c4288
   30b14:			; <UNDEFINED> instruction: 0xf0424610
   30b18:			; <UNDEFINED> instruction: 0xf0800001
   30b1c:	strb	r0, [r1, r1]
   30b20:	addmi	r6, sp, #14483456	; 0xdd0000
   30b24:	ldr	sp, [sp, r1, lsr #19]!
   30b28:	tstlt	r0, fp, lsl #18
   30b2c:	addmi	r3, ip, #65536	; 0x10000
   30b30:	strcs	fp, [r0], #-3988	; 0xfffff06c
   30b34:	addmi	r2, r8, #16777216	; 0x1000000
   30b38:	strtmi	fp, [r0], -ip, lsr #30
   30b3c:	andeq	pc, r1, r4, asr #32
   30b40:	andeq	pc, r1, r0, lsl #1
   30b44:	ldmdbvs	ip, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   30b48:	stmiale	fp!, {r2, r3, r7, r9, lr}
   30b4c:	ldrdmi	lr, [r2], -r3
   30b50:			; <UNDEFINED> instruction: 0xd1bd2c00
   30b54:	stmdacc	r1, {r2, r9, sl, lr}
   30b58:	blx	fed6aa40 <tcgetattr@plt+0xfed632e4>
   30b5c:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   30b60:	svclt	0x002c4288
   30b64:			; <UNDEFINED> instruction: 0xf0444620
   30b68:			; <UNDEFINED> instruction: 0xf0800001
   30b6c:	ldr	r0, [r9, r1]
   30b70:	orrslt	r6, r8, #192, 20	; 0xc0000
   30b74:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   30b78:	ldfltp	f3, [r8, #12]!
   30b7c:	tsteq	ip, #0, 2	; <UNPREDICTABLE>
   30b80:			; <UNDEFINED> instruction: 0x460d303c
   30b84:			; <UNDEFINED> instruction: 0x460c4616
   30b88:	ldrdgt	pc, [r0], -r3
   30b8c:			; <UNDEFINED> instruction: 0xf8533310
   30b90:	ldrcc	r7, [r0], #-3084	; 0xfffff3f4
   30b94:	stcne	8, cr15, [r8], {83}	; 0x53
   30b98:	stccs	8, cr15, [r4], {83}	; 0x53
   30b9c:			; <UNDEFINED> instruction: 0xf8444283
   30ba0:			; <UNDEFINED> instruction: 0xf844cc10
   30ba4:			; <UNDEFINED> instruction: 0xf8447c0c
   30ba8:			; <UNDEFINED> instruction: 0xf8441c08
   30bac:	mvnle	r2, r4, lsl #24
   30bb0:			; <UNDEFINED> instruction: 0x4631681b
   30bb4:	eorvs	r4, r3, r8, lsr #12
   30bb8:	ldc2l	0, cr15, [r8], #-56	; 0xffffffc8
   30bbc:			; <UNDEFINED> instruction: 0x3015f8b5
   30bc0:	orreq	pc, r0, #35	; 0x23
   30bc4:	andscc	pc, r5, r5, lsr #17
   30bc8:			; <UNDEFINED> instruction: 0x2015f8b6
   30bcc:	addeq	pc, r0, #2
   30bd0:			; <UNDEFINED> instruction: 0xf8a54313
   30bd4:	ldclvc	0, cr3, [r3, #84]!	; 0x54
   30bd8:	cfldr64lt	mvdx7, [r8, #940]!	; 0x3ac
   30bdc:	svclt	0x00004770
   30be0:	ldrcc	pc, [r0], #-2258	; 0xfffff72e
   30be4:	movtne	pc, #1059	; 0x423	; <UNPREDICTABLE>
   30be8:	ldrcc	pc, [r0], #-2242	; 0xfffff73e
   30bec:	svclt	0x00004770
   30bf0:	andcs	r6, r0, r2, asr #17
   30bf4:	ldrcc	pc, [r0], #-2258	; 0xfffff72e
   30bf8:	svclt	0x005c0619
   30bfc:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   30c00:	ldrcc	pc, [r0], #-2242	; 0xfffff73e
   30c04:	svclt	0x00004770
   30c08:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   30c0c:	blt	ff5eebec <tcgetattr@plt+0xff5e7490>
   30c10:	andeq	r6, r2, sl, asr ip
   30c14:			; <UNDEFINED> instruction: 0xf8d0b538
   30c18:	tstlt	fp, #168, 8	; 0xa8000000
   30c1c:	ldrvs	pc, [r7, #1280]	; 0x500
   30c20:	strtmi	r4, [r8], -r4, lsl #12
   30c24:	ldmib	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30c28:			; <UNDEFINED> instruction: 0xf8d4b9a0
   30c2c:			; <UNDEFINED> instruction: 0xb10b34b0
   30c30:	ldrmi	r4, [r8, r0, lsr #12]
   30c34:	eorcc	pc, r0, #212, 16	; 0xd40000
   30c38:	strtmi	r2, [r0], -r0, lsl #4
   30c3c:	strtcs	pc, [r8], #2244	; 0x8c4
   30c40:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   30c44:	strtcs	pc, [ip], #2244	; 0x8c4
   30c48:	eorcc	pc, r0, #196, 16	; 0xc40000
   30c4c:	ldrhtmi	lr, [r8], -sp
   30c50:	svclt	0x0074f002
   30c54:			; <UNDEFINED> instruction: 0xf7d64628
   30c58:			; <UNDEFINED> instruction: 0xf8d4ea0a
   30c5c:	blcs	3df24 <tcgetattr@plt+0x367c8>
   30c60:	strb	sp, [r7, r6, ror #3]!
   30c64:	svclt	0x0000bd38
   30c68:	bfi	r4, r0, #12, #8
   30c6c:	ldrlt	r4, [r0, #-2061]	; 0xfffff7f3
   30c70:	ldrbtmi	r4, [r8], #-1556	; 0xfffff9ec
   30c74:	ldrcs	pc, [r8], #2258	; 0x8d2
   30c78:			; <UNDEFINED> instruction: 0xf7f64621
   30c7c:	stmiavs	r3!, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   30c80:			; <UNDEFINED> instruction: 0xf8d4b95b
   30c84:			; <UNDEFINED> instruction: 0xb1033498
   30c88:	stmdavs	r0!, {r4, r8, sl, fp, ip, sp, pc}
   30c8c:	stmdb	r4, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30c90:	pop	{r5, r9, sl, lr}
   30c94:			; <UNDEFINED> instruction: 0xf7d64010
   30c98:	stmdami	r3, {r0, r2, r3, r4, r5, r8, fp, ip, sp, pc}
   30c9c:			; <UNDEFINED> instruction: 0xf7f64478
   30ca0:	svclt	0x0000fb07
   30ca4:	andeq	r6, r2, r6, lsl #24
   30ca8:	strdeq	r6, [r2], -ip
   30cac:	blmi	11031bc <tcgetattr@plt+0x10fba60>
   30cb0:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
   30cb4:	ldrbeq	pc, [r8, #-258]!	; 0xfffffefe	; <UNPREDICTABLE>
   30cb8:	ldrmi	r5, [r4], -fp, asr #17
   30cbc:	strtmi	fp, [r8], -sl, lsl #1
   30cc0:	movwls	r6, #38939	; 0x981b
   30cc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30cc8:	ldmib	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30ccc:	ldreq	r6, [sl, -r3, lsr #22]
   30cd0:	bmi	f25d04 <tcgetattr@plt+0xf1e5a8>
   30cd4:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   30cd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   30cdc:	subsmi	r9, sl, r9, lsl #22
   30ce0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30ce4:	andlt	sp, sl, r2, ror #2
   30ce8:			; <UNDEFINED> instruction: 0xf013bd70
   30cec:	vmin.s8	d16, d8, d0
   30cf0:			; <UNDEFINED> instruction: 0xf04f62a0
   30cf4:	vaddw.s8	q8, q0, d0
   30cf8:	stmib	sp, {r0, r9}^
   30cfc:			; <UNDEFINED> instruction: 0xd12b1205
   30d00:	ldmib	r4, {r0, r1, r5, r7, r8, fp, sp, lr}^
   30d04:	addsmi	r1, r3, #1879048192	; 0x70000000
   30d08:	bvs	18e51bc <tcgetattr@plt+0x18dda60>
   30d0c:			; <UNDEFINED> instruction: 0xd1284291
   30d10:	stmdble	r6!, {r0, r8, r9, fp, sp}
   30d14:	stmdble	r4!, {r0, r8, fp, sp}
   30d18:	stmdbcc	r1, {r5, r6, r7, r9, sl, fp, sp, lr}
   30d1c:	bge	216544 <tcgetattr@plt+0x20ede8>
   30d20:			; <UNDEFINED> instruction: 0xf8ad1c46
   30d24:			; <UNDEFINED> instruction: 0xf8ad101c
   30d28:	andle	r3, r5, lr, lsl r0
   30d2c:	tstmi	r4, r5, asr #4	; <UNPREDICTABLE>
   30d30:	b	2eec90 <tcgetattr@plt+0x2e7534>
   30d34:	eorsle	r3, fp, r1
   30d38:	stmdami	r3!, {r1, r5, r8, fp, lr}
   30d3c:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
   30d40:			; <UNDEFINED> instruction: 0xf7f64478
   30d44:	stmdbge	r5, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   30d48:			; <UNDEFINED> instruction: 0xf7d64628
   30d4c:	blvs	92b71c <tcgetattr@plt+0x923fc0>
   30d50:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   30d54:	ldr	r6, [ip, r3, lsr #6]!
   30d58:	andseq	pc, r0, #35	; 0x23
   30d5c:	stmibvs	r3!, {r0, r5, r6, r7, r8, fp, sp, lr}
   30d60:	cdpvs	3, 14, cr6, cr0, cr2, {1}
   30d64:			; <UNDEFINED> instruction: 0xf8ad460d
   30d68:	andcs	r1, r0, #12
   30d6c:	andls	r1, r4, #16640	; 0x4100
   30d70:	andcc	pc, lr, sp, lsr #17
   30d74:	andle	sl, r7, r3, lsl #20
   30d78:	tstmi	r4, r5, asr #4	; <UNPREDICTABLE>
   30d7c:	stmib	r4!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30d80:	andsle	r3, r5, r1
   30d84:	strcc	lr, [r6, #-2516]	; 0xfffff62c
   30d88:	ldmdami	r1, {r4, r8, fp, lr}
   30d8c:	strls	r4, [r0, #-1145]	; 0xfffffb87
   30d90:	stmdavs	r2!, {r2, r3, r4, r8, ip, sp}
   30d94:			; <UNDEFINED> instruction: 0xf7f64478
   30d98:	ldmib	r4, {r0, r4, r9, fp, ip, sp, lr, pc}^
   30d9c:	blvs	8f55bc <tcgetattr@plt+0x8ede60>
   30da0:			; <UNDEFINED> instruction: 0xf0236221
   30da4:	rsbvs	r0, r2, #8, 6	; 0x20000000
   30da8:	ldr	r6, [r2, r3, lsr #6]
   30dac:	stmdb	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30db0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   30db4:	blx	146ed94 <tcgetattr@plt+0x1467638>
   30db8:	andeq	r1, r4, r4, ror #29
   30dbc:	andeq	r0, r0, r8, ror r3
   30dc0:			; <UNDEFINED> instruction: 0x00041ebe
   30dc4:	andeq	r7, r2, lr, ror #3
   30dc8:	andeq	r6, r2, r8, ror fp
   30dcc:	andeq	r7, r2, r0, lsr #3
   30dd0:	andeq	r6, r2, ip, lsr fp
   30dd4:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   30dd8:	bmi	303a08 <tcgetattr@plt+0x2fc2ac>
   30ddc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   30de0:	cmnlt	fp, fp, lsl r8
   30de4:			; <UNDEFINED> instruction: 0xf8d32000
   30de8:			; <UNDEFINED> instruction: 0xb1222490
   30dec:	ldrcs	pc, [r0], #-2259	; 0xfffff72d
   30df0:	svclt	0x005804d2
   30df4:			; <UNDEFINED> instruction: 0xf8d33001
   30df8:	blcs	3e1e0 <tcgetattr@plt+0x36a84>
   30dfc:			; <UNDEFINED> instruction: 0x4770d1f3
   30e00:			; <UNDEFINED> instruction: 0x47704618
   30e04:			; <UNDEFINED> instruction: 0x00041db8
   30e08:	strdeq	r0, [r0], -ip
   30e0c:	svcmi	0x00f0e92d
   30e10:	bmi	b82858 <tcgetattr@plt+0xb7b0fc>
   30e14:	blmi	b82698 <tcgetattr@plt+0xb7af3c>
   30e18:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   30e1c:	strtpl	pc, [r8], #2256	; 0x8d0
   30e20:	blt	46b59c <tcgetattr@plt+0x463e40>
   30e24:	ldmpl	r3, {r2, r9, sl, lr}^
   30e28:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   30e2c:			; <UNDEFINED> instruction: 0xf04f9305
   30e30:	mrslt	r0, SP_mon
   30e34:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   30e38:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
   30e3c:	strbeq	pc, [r2, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
   30e40:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   30e44:	ldmibvs	r7, {r2, r8, sl, ip, sp, lr, pc}
   30e48:	strcs	pc, [r6, #-2981]	; 0xfffff45b
   30e4c:	stmibeq	sp!, {r3, r6, r9, sl, lr}
   30e50:	blx	116266 <tcgetattr@plt+0x10eb0a>
   30e54:	blx	10a2b2 <tcgetattr@plt+0x102b56>
   30e58:	strls	pc, [r4, #-1285]	; 0xfffffafb
   30e5c:	ldm	r4, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30e60:	blmi	71fb48 <tcgetattr@plt+0x7183ec>
   30e64:			; <UNDEFINED> instruction: 0xf04f2200
   30e68:			; <UNDEFINED> instruction: 0x464831ff
   30e6c:	strls	r4, [r0], #-1147	; 0xfffffb85
   30e70:	bl	136edd0 <tcgetattr@plt+0x1367674>
   30e74:			; <UNDEFINED> instruction: 0xf8d4bb0e
   30e78:	strtmi	r3, [r0], -r0, lsr #4
   30e7c:	strthi	pc, [r8], #2244	; 0x8c4
   30e80:	movweq	pc, #12355	; 0x3043	; <UNPREDICTABLE>
   30e84:	strtvc	pc, [ip], #2244	; 0x8c4
   30e88:	eorcc	pc, r0, #196, 16	; 0xc40000
   30e8c:	ldrtlt	pc, [r0], #2244	; 0x8c4	; <UNPREDICTABLE>
   30e90:	ldrtge	pc, [r4], #2244	; 0x8c4	; <UNPREDICTABLE>
   30e94:	cdp2	0, 5, cr15, cr2, cr2, {0}
   30e98:	blmi	3436d8 <tcgetattr@plt+0x33bf7c>
   30e9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30ea0:	blls	18af10 <tcgetattr@plt+0x1837b4>
   30ea4:			; <UNDEFINED> instruction: 0xf04f405a
   30ea8:	mrsle	r0, (UNDEF: 59)
   30eac:	pop	{r0, r1, r2, ip, sp, pc}
   30eb0:			; <UNDEFINED> instruction: 0x46488ff0
   30eb4:	ldm	sl, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30eb8:	stmdbge	r3, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   30ebc:			; <UNDEFINED> instruction: 0xf7d64648
   30ec0:			; <UNDEFINED> instruction: 0xe7d8e9b8
   30ec4:	ldm	r4, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30ec8:	andeq	r1, r4, sl, ror sp
   30ecc:	andeq	r0, r0, r8, ror r3
   30ed0:			; <UNDEFINED> instruction: 0xfffffdf9
   30ed4:	strdeq	r1, [r4], -r8
   30ed8:	ldrlt	r4, [r8, #-2324]!	; 0xfffff6ec
   30edc:	cfldrsmi	mvf4, [r4], {121}	; 0x79
   30ee0:	cdpvs	6, 12, cr4, cr0, cr5, {0}
   30ee4:			; <UNDEFINED> instruction: 0xf7e7447c
   30ee8:			; <UNDEFINED> instruction: 0xb110ffbb
   30eec:	ldmdavc	fp, {r0, r1, r6, fp, sp, lr}
   30ef0:	andcs	fp, r0, fp, lsl #18
   30ef4:	blmi	4203dc <tcgetattr@plt+0x418c80>
   30ef8:	mvnscc	pc, pc, asr #32
   30efc:			; <UNDEFINED> instruction: 0xf01658e0
   30f00:			; <UNDEFINED> instruction: 0x4604fb77
   30f04:	ldrb	fp, [r4, r8, lsr #18]!
   30f08:	blx	decf6a <tcgetattr@plt+0xde580e>
   30f0c:	stmdacs	r0, {r2, r9, sl, lr}
   30f10:			; <UNDEFINED> instruction: 0xf8d5d0ef
   30f14:			; <UNDEFINED> instruction: 0xf1041080
   30f18:			; <UNDEFINED> instruction: 0xf7d50048
   30f1c:	strmi	lr, [r3], -r4, lsl #31
   30f20:	blcs	427a8 <tcgetattr@plt+0x3b04c>
   30f24:	strdcs	sp, [r1], -r0
   30f28:	svclt	0x0000bd38
   30f2c:	andeq	lr, r1, ip, asr #29
   30f30:			; <UNDEFINED> instruction: 0x00041cb0
   30f34:	andeq	r0, r0, r8, asr #6
   30f38:			; <UNDEFINED> instruction: 0xf8d0b508
   30f3c:			; <UNDEFINED> instruction: 0xb1433490
   30f40:			; <UNDEFINED> instruction: 0xf8d34905
   30f44:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   30f48:	mrc2	7, 1, pc, cr4, cr9, {7}
   30f4c:	tstlt	r3, r3, lsl #16
   30f50:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
   30f54:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   30f58:	andeq	sp, r1, r2, lsl #28
   30f5c:	andeq	sl, r1, r0, lsl #26
   30f60:			; <UNDEFINED> instruction: 0x4605b538
   30f64:	cmnlt	r9, ip, lsl #12
   30f68:	ldreq	pc, [r4], #-2261	; 0xfffff72b
   30f6c:	stc2l	7, cr15, [r0], #-972	; 0xfffffc34
   30f70:	tstcs	r1, r0, lsr #12
   30f74:	blx	c6ef4a <tcgetattr@plt+0xc677ee>
   30f78:			; <UNDEFINED> instruction: 0xf8c56883
   30f7c:	movwcc	r0, #5140	; 0x1414
   30f80:	ldclt	0, cr6, [r8, #-524]!	; 0xfffffdf4
   30f84:			; <UNDEFINED> instruction: 0xffd8f7ff
   30f88:	strb	r4, [sp, r4, lsl #12]!
   30f8c:	ldrcc	pc, [r0], #-2258	; 0xfffff72e
   30f90:	strle	r0, [r0], #-1691	; 0xfffff965
   30f94:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   30f98:			; <UNDEFINED> instruction: 0x46144610
   30f9c:			; <UNDEFINED> instruction: 0xf7ff2100
   30fa0:			; <UNDEFINED> instruction: 0xf8d4ffdf
   30fa4:			; <UNDEFINED> instruction: 0x46203410
   30fa8:	nopeq	{35}	; 0x23
   30fac:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   30fb0:			; <UNDEFINED> instruction: 0x4010e8bd
   30fb4:	stcllt	0, cr15, [ip, #8]
   30fb8:	svcmi	0x00f0e92d
   30fbc:	stc	6, cr4, [sp, #-40]!	; 0xffffffd8
   30fc0:			; <UNDEFINED> instruction: 0xf8df8b02
   30fc4:			; <UNDEFINED> instruction: 0xf8d03cdc
   30fc8:	adclt	r8, r1, ip
   30fcc:			; <UNDEFINED> instruction: 0xf8df910e
   30fd0:	ldrdls	r1, [pc], -r4
   30fd4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   30fd8:	tstls	pc, #1769472	; 0x1b0000
   30fdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30fe0:	ldrcc	pc, [r0], #2264	; 0x8d8
   30fe4:			; <UNDEFINED> instruction: 0xb1239305
   30fe8:	ldrne	pc, [r0], #-2264	; 0xfffff728
   30fec:	tstvc	r0, r1, lsl r4	; <UNPREDICTABLE>
   30ff0:	stmdals	lr, {r0, r2, r4, ip, lr, pc}
   30ff4:	svc	0x0090f7d5
   30ff8:	stccs	8, cr15, [ip], #892	; 0x37c
   30ffc:	stccc	8, cr15, [r0], #892	; 0x37c
   31000:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31004:	blls	80b074 <tcgetattr@plt+0x803918>
   31008:			; <UNDEFINED> instruction: 0xf04f405a
   3100c:			; <UNDEFINED> instruction: 0xf0400300
   31010:	andcs	r8, r0, r1, lsr r5
   31014:	ldc	0, cr11, [sp], #132	; 0x84
   31018:	pop	{r1, r8, r9, fp, pc}
   3101c:	ldmib	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   31020:			; <UNDEFINED> instruction: 0xf1085600
   31024:	cdpvs	4, 13, cr0, cr11, cr4, {3}
   31028:	stmib	sp, {r5, r9, sl, lr}^
   3102c:	tstls	r2, #12, 12	; 0xc00000
   31030:	stmia	r6, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31034:	stmdacs	r0, {r0, r2, r9, sl, lr}
   31038:	ldrhi	pc, [lr, #-64]	; 0xffffffc0
   3103c:	strtmi	r9, [r1], -r5, lsl #16
   31040:	blx	feced05a <tcgetattr@plt+0xfece58fe>
   31044:	andcs	r9, r5, #229376	; 0x38000
   31048:	mrscc	r2, (UNDEF: 56)
   3104c:	andeq	pc, r0, #268435468	; 0x1000000c
   31050:	tstls	r0, sp
   31054:	ldrdeq	lr, [ip, -sp]
   31058:	svclt	0x00084299
   3105c:			; <UNDEFINED> instruction: 0xf0004290
   31060:	ldmib	sp, {r0, r2, r4, r6, r8, pc}^
   31064:	vld1.8	{d1-d4}, [r2], ip
   31068:			; <UNDEFINED> instruction: 0xf64f3078
   3106c:			; <UNDEFINED> instruction: 0xf6ce73fb
   31070:	stmiane	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
   31074:	rscscc	pc, pc, #79	; 0x4f
   31078:	bl	1055c98 <tcgetattr@plt+0x104e53c>
   3107c:	movwls	r0, #29442	; 0x7302
   31080:	strcc	lr, [r6], #-2525	; 0xfffff623
   31084:	svclt	0x00082c00
   31088:			; <UNDEFINED> instruction: 0xf0802b80
   3108c:	blge	65138c <tcgetattr@plt+0x649c30>
   31090:	andcs	r9, r0, #16, 18	; 0x40000
   31094:			; <UNDEFINED> instruction: 0x46189313
   31098:			; <UNDEFINED> instruction: 0xf8aef7dc
   3109c:			; <UNDEFINED> instruction: 0xf0402800
   310a0:			; <UNDEFINED> instruction: 0xf8dd838f
   310a4:			; <UNDEFINED> instruction: 0xf8df9074
   310a8:			; <UNDEFINED> instruction: 0xf1b91c04
   310ac:	ldrbtmi	r0, [r9], #-768	; 0xfffffd00
   310b0:	movwcs	fp, #7960	; 0x1f18
   310b4:	blls	195d00 <tcgetattr@plt+0x18e5a4>
   310b8:	ldrdeq	pc, [r4], r3
   310bc:	ldc2	7, cr15, [r4, #996]	; 0x3e4
   310c0:	movweq	lr, #6736	; 0x1a50
   310c4:	cmphi	r4, #0	; <UNPREDICTABLE>
   310c8:	ldrcc	pc, [r4], #-2264	; 0xfffff728
   310cc:	ldmdavs	ip, {r6, r9, sl, lr}
   310d0:			; <UNDEFINED> instruction: 0xff32f7ff
   310d4:	strtmi	r4, [r0], -r1, lsl #12
   310d8:	mcr	7, 5, pc, cr4, cr5, {6}	; <UNPREDICTABLE>
   310dc:	stmdacs	r0, {r0, r4, r8, r9, fp, ip, pc}
   310e0:	movwcs	fp, #3864	; 0xf18
   310e4:			; <UNDEFINED> instruction: 0xf0402b00
   310e8:			; <UNDEFINED> instruction: 0xf8d8821b
   310ec:			; <UNDEFINED> instruction: 0xf8df5414
   310f0:	strbmi	r1, [ip], -r0, asr #23
   310f4:	blcs	fef6f478 <tcgetattr@plt+0xfef67d1c>
   310f8:	blge	fef6f47c <tcgetattr@plt+0xfef67d20>
   310fc:	ldmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   31100:	ldrbtmi	r6, [sl], #-1804	; 0xfffff8f4
   31104:	bne	46c92c <tcgetattr@plt+0x4651d0>
   31108:			; <UNDEFINED> instruction: 0x469344fa
   3110c:	orrcc	pc, r0, #654311424	; 0x27000000
   31110:	movwls	r9, #46602	; 0xb60a
   31114:	movwvs	lr, #27085	; 0x69cd
   31118:	blls	196540 <tcgetattr@plt+0x18ede4>
   3111c:			; <UNDEFINED> instruction: 0xf8d34659
   31120:			; <UNDEFINED> instruction: 0xf7f90084
   31124:	ldmib	sp, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   31128:	addsmi	r2, r9, #402653184	; 0x18000000
   3112c:	addsmi	fp, r0, #8, 30
   31130:	adchi	pc, r9, r0
   31134:	vnmls.f64	d9, d8, d5
   31138:			; <UNDEFINED> instruction: 0xf8d31a10
   3113c:			; <UNDEFINED> instruction: 0xf7f90084
   31140:	ldmib	sp, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   31144:	addsmi	r2, r9, #402653184	; 0x18000000
   31148:	addsmi	fp, r0, #12, 30	; 0x30
   3114c:			; <UNDEFINED> instruction: 0xf000682b
   31150:			; <UNDEFINED> instruction: 0xf8d8809a
   31154:			; <UNDEFINED> instruction: 0x46192410
   31158:	blls	186f4dc <tcgetattr@plt+0x1867d80>
   3115c:	svcls	0x000b9e0a
   31160:	andls	r4, r9, #-117440512	; 0xf9000000
   31164:	stmdavs	r2!, {r2, r3, r5, r6, r7, r8, ip, sp, pc}
   31168:			; <UNDEFINED> instruction: 0xf7f64650
   3116c:			; <UNDEFINED> instruction: 0xf8d8f827
   31170:			; <UNDEFINED> instruction: 0x069b3410
   31174:			; <UNDEFINED> instruction: 0x4632d41c
   31178:			; <UNDEFINED> instruction: 0x4628463b
   3117c:	blx	17ef152 <tcgetattr@plt+0x17e79f6>
   31180:	andcs	fp, r2, #16, 22	; 0x4000
   31184:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31188:	addsmi	r0, pc, #0, 4
   3118c:	addsmi	fp, r6, #8, 30
   31190:			; <UNDEFINED> instruction: 0xf0006829
   31194:	strcs	r8, [r2], -sp, lsl #1
   31198:	vabdl.s8	q9, d1, d0
   3119c:	stccs	6, cr0, [r0], {-0}
   311a0:	strbmi	sp, [r8], -r1, ror #3
   311a4:			; <UNDEFINED> instruction: 0xf80af7f6
   311a8:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   311ac:	strble	r0, [r2, #1691]!	; 0x69b
   311b0:	bleq	36f534 <tcgetattr@plt+0x367dd8>
   311b4:			; <UNDEFINED> instruction: 0xf7f64478
   311b8:	ldrtmi	pc, [r2], -r1, lsl #16	; <UNPREDICTABLE>
   311bc:			; <UNDEFINED> instruction: 0x4628463b
   311c0:	blx	f6f196 <tcgetattr@plt+0xf67a3a>
   311c4:	sbcsle	r2, ip, r0, lsl #16
   311c8:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   311cc:	ldreq	r6, [lr], r9, lsr #16
   311d0:	cmnhi	r6, r0, asr #2	; <UNPREDICTABLE>
   311d4:			; <UNDEFINED> instruction: 0xf01368c3
   311d8:			; <UNDEFINED> instruction: 0xf0400601
   311dc:			; <UNDEFINED> instruction: 0xf8df8171
   311e0:	ldrbtmi	r0, [r8], #-2788	; 0xfffff51c
   311e4:			; <UNDEFINED> instruction: 0xffeaf7f5
   311e8:			; <UNDEFINED> instruction: 0x46404631
   311ec:	mrc2	7, 5, pc, cr8, cr15, {7}
   311f0:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   311f4:	ldrpl	pc, [r4], #-2264	; 0xfffff728
   311f8:			; <UNDEFINED> instruction: 0xf0234640
   311fc:			; <UNDEFINED> instruction: 0xf8c80320
   31200:			; <UNDEFINED> instruction: 0xf0023410
   31204:	strls	pc, [r8, #-3237]	; 0xfffff35b
   31208:	stcls	7, cr14, [r5], {135}	; 0x87
   3120c:	andcs	sl, r0, #24, 22	; 0x6000
   31210:			; <UNDEFINED> instruction: 0x46189313
   31214:			; <UNDEFINED> instruction: 0xf7db4621
   31218:			; <UNDEFINED> instruction: 0xf8dffec3
   3121c:			; <UNDEFINED> instruction: 0xf8d41aac
   31220:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   31224:	ldrsbtls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   31228:	ldc2l	7, cr15, [lr], {249}	; 0xf9
   3122c:			; <UNDEFINED> instruction: 0xf0002800
   31230:	stmdbls	r5, {r0, r3, r4, r7, r9, pc}
   31234:	strcc	lr, [r8], #-2513	; 0xfffff62f
   31238:	bvs	fe28b968 <tcgetattr@plt+0xfe28420c>
   3123c:	bne	16f7e8c <tcgetattr@plt+0x16f0730>
   31240:	svclt	0x00429905
   31244:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
   31248:	rscscc	pc, pc, #-2147483648	; 0x80000000
   3124c:	tstvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
   31250:	streq	pc, [r0], #-441	; 0xfffffe47
   31254:	svclt	0x00186849
   31258:	ldrls	r2, [r1], #-1025	; 0xfffffbff
   3125c:	vst2.8	{d27,d29}, [pc :256], r2
   31260:	blx	cdc52 <tcgetattr@plt+0xc64f6>
   31264:	addsmi	pc, r8, #0
   31268:			; <UNDEFINED> instruction: 0x81a7f300
   3126c:	beq	176f5f0 <tcgetattr@plt+0x1767e94>
   31270:			; <UNDEFINED> instruction: 0xf7f54478
   31274:	bls	1b1108 <tcgetattr@plt+0x1a99ac>
   31278:	ldrdcc	pc, [r8], r2
   3127c:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   31280:	addcc	pc, r8, r2, asr #17
   31284:			; <UNDEFINED> instruction: 0xf8dfe720
   31288:	stmdavs	fp!, {r3, r6, r9, fp, sp, lr}
   3128c:			; <UNDEFINED> instruction: 0x4618447e
   31290:	movwls	r4, #38449	; 0x9631
   31294:	stcl	7, cr15, [r6, #852]	; 0x354
   31298:	stmdacs	r0, {r0, r3, r8, r9, fp, ip, pc}
   3129c:	svcge	0x0059f43f
   312a0:	ldrtmi	r4, [r1], -r0, asr #12
   312a4:	mrc2	7, 2, pc, cr12, cr15, {7}
   312a8:			; <UNDEFINED> instruction: 0xf0024640
   312ac:	ssat	pc, #1, r1, asr #24	; <UNPREDICTABLE>
   312b0:	beq	86f634 <tcgetattr@plt+0x867ed8>
   312b4:			; <UNDEFINED> instruction: 0xf7f54478
   312b8:	strbmi	pc, [r0], -r1, lsl #31	; <UNPREDICTABLE>
   312bc:			; <UNDEFINED> instruction: 0xf7ff682e
   312c0:			; <UNDEFINED> instruction: 0x4601fe3b
   312c4:			; <UNDEFINED> instruction: 0xf7d54630
   312c8:	stmdblt	r0!, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   312cc:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   312d0:			; <UNDEFINED> instruction: 0xf140069a
   312d4:			; <UNDEFINED> instruction: 0xf8df8263
   312d8:	ldrbtmi	r0, [r8], #-2560	; 0xfffff600
   312dc:			; <UNDEFINED> instruction: 0xff6ef7f5
   312e0:	tstcs	r0, r0, asr #12
   312e4:	mrc2	7, 1, pc, cr12, cr15, {7}
   312e8:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   312ec:	ldrpl	pc, [r4], #-2264	; 0xfffff728
   312f0:			; <UNDEFINED> instruction: 0xf0134640
   312f4:			; <UNDEFINED> instruction: 0xf0230f20
   312f8:			; <UNDEFINED> instruction: 0xf8c80320
   312fc:	blls	23e344 <tcgetattr@plt+0x236be8>
   31300:	qadd16mi	fp, fp, r8
   31304:			; <UNDEFINED> instruction: 0xf0029308
   31308:	str	pc, [r6, -r3, lsr #24]
   3130c:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   31310:			; <UNDEFINED> instruction: 0xf53f0519
   31314:	stcls	14, cr10, [lr, #-440]	; 0xfffffe48
   31318:	subeq	pc, r0, #216, 16	; 0xd80000
   3131c:	ldrdne	pc, [r0], -r8
   31320:	bvs	ffacbfd8 <tcgetattr@plt+0xffac487c>
   31324:			; <UNDEFINED> instruction: 0xf8d86a6b
   31328:	stmib	sp, {r4, r7, sl, ip, sp, lr}^
   3132c:			; <UNDEFINED> instruction: 0xf8df4002
   31330:	stmib	sp, {r2, r3, r5, r7, r8, fp}^
   31334:	ldrbtmi	r3, [r8], #-512	; 0xfffffe00
   31338:	bvs	feacbbec <tcgetattr@plt+0xfeac4490>
   3133c:			; <UNDEFINED> instruction: 0xff3ef7f5
   31340:	blcs	84c6f4 <tcgetattr@plt+0x844f98>
   31344:	tsthi	fp, r0	; <UNPREDICTABLE>
   31348:			; <UNDEFINED> instruction: 0xf0036d2b
   3134c:	blcs	8f1fe0 <tcgetattr@plt+0x8ea884>
   31350:	msrhi	CPSR_s, r0
   31354:			; <UNDEFINED> instruction: 0xf8d39b0e
   31358:			; <UNDEFINED> instruction: 0xf01bb028
   3135c:			; <UNDEFINED> instruction: 0xf0000f20
   31360:	bls	3d1c3c <tcgetattr@plt+0x3ca4e0>
   31364:	subcc	pc, r0, #216, 16	; 0xd80000
   31368:	blcs	4beb4 <tcgetattr@plt+0x44758>
   3136c:	adcshi	pc, ip, #0
   31370:	bvs	26bac0 <tcgetattr@plt+0x264364>
   31374:	smlabble	r3, lr, r2, r4
   31378:	ldrmi	r6, [sl, #2835]	; 0xb13
   3137c:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {1}
   31380:	ldmdbeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   31384:			; <UNDEFINED> instruction: 0x46314652
   31388:	ldrbtmi	r2, [r8], #-1028	; 0xfffffbfc
   3138c:			; <UNDEFINED> instruction: 0xff16f7f5
   31390:			; <UNDEFINED> instruction: 0xf04f990e
   31394:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   31398:	strbvs	r4, [sl], #-1600	; 0xfffff9c0
   3139c:	strvs	r4, [fp], #-1549	; 0xfffff9f3
   313a0:			; <UNDEFINED> instruction: 0xf912f006
   313a4:	strbmi	r4, [r0], -r3, lsl #12
   313a8:			; <UNDEFINED> instruction: 0xf00661ab
   313ac:	stmibvs	sl!, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
   313b0:	ldfnee	f6, [r5], {232}	; 0xe8
   313b4:	bichi	pc, lr, r0
   313b8:	stmdale	r3, {r1, r4, r6, r8, sl, lr}
   313bc:	strmi	r4, [r2, #1040]	; 0x410
   313c0:	rsbshi	pc, r7, #192	; 0xc0
   313c4:			; <UNDEFINED> instruction: 0xf0402a00
   313c8:	blls	3d1ac8 <tcgetattr@plt+0x3ca36c>
   313cc:	strmi	r6, [sl, #2525]!	; 0x9dd
   313d0:	bl	feae1078 <tcgetattr@plt+0xfead991c>
   313d4:			; <UNDEFINED> instruction: 0xf0c00505
   313d8:	stmdbls	lr, {r0, r2, r3, r4, r5, r7, r8, pc}
   313dc:	bge	5dc038 <tcgetattr@plt+0x5d48dc>
   313e0:	addeq	pc, r4, r8, lsl #2
   313e4:	strmi	r9, [sl], -r0, lsl #4
   313e8:	eorscc	r3, ip, #56, 2
   313ec:	blx	ff96d420 <tcgetattr@plt+0xff965cc4>
   313f0:	bls	3ccfe4 <tcgetattr@plt+0x3c5888>
   313f4:	ldmvs	r9, {r1, r2, r4, fp, ip, pc}
   313f8:	blvs	fe4cc34c <tcgetattr@plt+0xfe4c4bf0>
   313fc:	andls	r6, r1, r9, lsl #16
   31400:	andls	r9, r0, r5, lsl r8
   31404:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   31408:			; <UNDEFINED> instruction: 0xf7f54478
   3140c:	blls	5b0f70 <tcgetattr@plt+0x5a9814>
   31410:			; <UNDEFINED> instruction: 0xf63f429e
   31414:	blls	5dcbd4 <tcgetattr@plt+0x5d5478>
   31418:			; <UNDEFINED> instruction: 0xf4ff42ab
   3141c:	cdpvs	13, 15, cr10, cr10, cr10, {7}
   31420:			; <UNDEFINED> instruction: 0xf8d29b0e
   31424:	ldmib	r3, {r3, sp, lr, pc}^
   31428:	bl	176068 <tcgetattr@plt+0x16e90c>
   3142c:			; <UNDEFINED> instruction: 0xf8de0c03
   31430:	ldrtmi	r3, [r1], #-256	; 0xffffff00
   31434:			; <UNDEFINED> instruction: 0xf1000718
   31438:			; <UNDEFINED> instruction: 0xf8de8204
   3143c:	stccs	0, cr5, [r0, #-896]	; 0xfffffc80
   31440:	mvnshi	pc, r0
   31444:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
   31448:	stmdbeq	r1, {r0, r8, ip, sp, lr, pc}
   3144c:	bvs	fe46cc70 <tcgetattr@plt+0xfe465514>
   31450:	and	r9, r7, r8, lsl #6
   31454:			; <UNDEFINED> instruction: 0xf0004594
   31458:			; <UNDEFINED> instruction: 0xf8d5817f
   3145c:	sfmcs	f5, 4, [r0, #-144]	; 0xffffff70
   31460:	mvnhi	pc, r0
   31464:	stmibvs	fp!, {r3, r5, r7, r9, fp, sp, lr}
   31468:	strmi	r6, [r3], #-2799	; 0xfffff511
   3146c:	addsmi	r6, r9, #3833856	; 0x3a8000
   31470:	mvnle	r4, sl, lsr r4
   31474:	adcsmi	r9, lr, #8, 28	; 0x80
   31478:	ldrmi	sp, [r4, #1004]	; 0x3ec
   3147c:			; <UNDEFINED> instruction: 0xf8dfd8ed
   31480:	strcs	r0, [r6], -r8, ror #16
   31484:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
   31488:	mrc2	7, 4, pc, cr8, cr5, {7}
   3148c:	stmdavs	sl!, {r0, r1, r3, r5, r7, fp, sp, lr}
   31490:	ldmdavs	fp, {r1, r2, r3, r8, fp, ip, pc}
   31494:	andscc	lr, r1, #3162112	; 0x304000
   31498:	blcs	7912c <tcgetattr@plt+0x719d0>
   3149c:			; <UNDEFINED> instruction: 0xf8d8d904
   314a0:	bcs	39da8 <tcgetattr@plt+0x3264c>
   314a4:	eorshi	pc, sl, #64	; 0x40
   314a8:	stccs	12, cr3, [r5], {2}
   314ac:	ldrbhi	pc, [r6], r0, lsl #4	; <UNPREDICTABLE>
   314b0:			; <UNDEFINED> instruction: 0xf014e8df
   314b4:	tsteq	r7, r0, lsr r1
   314b8:	rscseq	r0, r6, r8, lsl #2
   314bc:	ldrsbeq	r0, [r8], sp
   314c0:			; <UNDEFINED> instruction: 0xf8df4604
   314c4:	ldrbtmi	r0, [r8], #-2088	; 0xfffff7d8
   314c8:	mrc2	7, 3, pc, cr8, cr5, {7}
   314cc:	stmiavs	fp!, {r0, r2, r9, fp, ip, pc}
   314d0:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   314d4:	ldrdeq	pc, [r4], r2
   314d8:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
   314dc:			; <UNDEFINED> instruction: 0xf7f960ab
   314e0:	stmdacs	r0, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
   314e4:	msrhi	SPSR_fc, r0
   314e8:			; <UNDEFINED> instruction: 0xf8d868e2
   314ec:	bfieq	r3, r0, #8, #10
   314f0:			; <UNDEFINED> instruction: 0xf023d426
   314f4:	tstcs	r0, r0, lsr #6
   314f8:			; <UNDEFINED> instruction: 0xf8c84640
   314fc:			; <UNDEFINED> instruction: 0xf7ff3410
   31500:	strbmi	pc, [r0], -pc, lsr #26	; <UNPREDICTABLE>
   31504:	blx	96d516 <tcgetattr@plt+0x965dba>
   31508:	stmdbls	pc, {r0, r1, r4, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   3150c:	strtmi	r4, [r0], -r2, asr #12
   31510:	blls	456118 <tcgetattr@plt+0x44e9bc>
   31514:	blx	def4ea <tcgetattr@plt+0xde7d8e>
   31518:			; <UNDEFINED> instruction: 0xf7f34628
   3151c:	strb	pc, [r8, #-2441]!	; 0xfffff677	; <UNPREDICTABLE>
   31520:	ldrsbeq	pc, [r4, #137]	; 0x89	; <UNPREDICTABLE>
   31524:			; <UNDEFINED> instruction: 0xf43f2800
   31528:	stmdavs	r3, {r5, r6, r7, r8, sl, fp, sp, pc}^
   3152c:	blcs	4bba0 <tcgetattr@plt+0x44444>
   31530:	cfldrdge	mvd15, [fp, #252]	; 0xfc
   31534:			; <UNDEFINED> instruction: 0x21014798
   31538:			; <UNDEFINED> instruction: 0xf84ef7f3
   3153c:	ldrb	r4, [r6, #1541]	; 0x605
   31540:	sbcspl	pc, r3, #68, 12	; 0x4400000
   31544:	rsbeq	pc, r2, #268435468	; 0x1000000c
   31548:	nopeq	{67}	; 0x43
   3154c:	ldrcc	pc, [r0], #-2248	; 0xfffff738
   31550:	smlabbcc	r0, r2, fp, pc	; <UNPREDICTABLE>
   31554:	vst1.64	{d17}, [pc], r3
   31558:			; <UNDEFINED> instruction: 0xf508727a
   3155c:	bl	ff10ee18 <tcgetattr@plt+0xff1076bc>
   31560:	tstls	r6, #-2080374782	; 0x84000002
   31564:	tsteq	r3, #2048	; 0x800	; <UNPREDICTABLE>
   31568:	blx	c2e32 <tcgetattr@plt+0xbb6d6>
   3156c:	tstls	r7, #201326592	; 0xc000000	; <UNPREDICTABLE>
   31570:	ldcl	7, cr15, [ip, #-852]!	; 0xfffffcac
   31574:			; <UNDEFINED> instruction: 0x4630a916
   31578:	mrc	7, 2, APSR_nzcv, cr10, cr5, {6}
   3157c:	blls	3eb488 <tcgetattr@plt+0x3e3d2c>
   31580:	ldrdlt	pc, [r8], -r3	; <UNPREDICTABLE>
   31584:	msreq	CPSR_xc, #11
   31588:			; <UNDEFINED> instruction: 0xf47f2b23
   3158c:	blls	3dd12c <tcgetattr@plt+0x3d59d0>
   31590:			; <UNDEFINED> instruction: 0xf0036b5b
   31594:	blcs	f21a8 <tcgetattr@plt+0xeaa4c>
   31598:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {3}
   3159c:	strcs	r9, [r1], #-2830	; 0xfffff4f2
   315a0:	smmlseq	r0, pc, r8, pc	; <UNPREDICTABLE>
   315a4:	bleq	6d6e8 <tcgetattr@plt+0x65f8c>
   315a8:	ldrbtmi	r6, [r8], #-2590	; 0xfffff5e2
   315ac:	ldrdge	pc, [r4], -r3	; <UNPREDICTABLE>
   315b0:			; <UNDEFINED> instruction: 0x46524631
   315b4:	mcr2	7, 0, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
   315b8:	stcls	6, cr14, [r5], {234}	; 0xea
   315bc:			; <UNDEFINED> instruction: 0x0738f8df
   315c0:	ldrdcs	pc, [r8], r4
   315c4:			; <UNDEFINED> instruction: 0xf0024478
   315c8:			; <UNDEFINED> instruction: 0xf7f50201
   315cc:			; <UNDEFINED> instruction: 0xf8d4fdf7
   315d0:	ldrbeq	r3, [sl, r8, lsl #1]
   315d4:	sbchi	pc, ip, r0, lsl #2
   315d8:			; <UNDEFINED> instruction: 0xf0439a05
   315dc:			; <UNDEFINED> instruction: 0xf8c20301
   315e0:	ldrb	r3, [r1, #-136]!	; 0xffffff78
   315e4:	movweq	pc, #12299	; 0x300b	; <UNPREDICTABLE>
   315e8:			; <UNDEFINED> instruction: 0xf0002b01
   315ec:	blcs	d2798 <tcgetattr@plt+0xcb03c>
   315f0:	ldrbhi	pc, [sl], #-0	; <UNPREDICTABLE>
   315f4:			; <UNDEFINED> instruction: 0xf47f2b00
   315f8:	mcrcs	12, 0, sl, cr1, cr12, {7}
   315fc:	strbhi	pc, [lr], #-0	; <UNPREDICTABLE>
   31600:			; <UNDEFINED> instruction: 0xf0002e02
   31604:	cdpcs	4, 0, cr8, cr3, cr5, {2}
   31608:	andhi	pc, lr, #64	; 0x40
   3160c:	vmvn.i32	q9, #5376	; 0x00001500
   31610:	movwcs	r0, #512	; 0x200
   31614:	svceq	0x0008f01b
   31618:			; <UNDEFINED> instruction: 0xf443bf1f
   3161c:	ldrmi	r5, [r0], -r0, lsl #2
   31620:	strmi	r4, [fp], -r2, lsl #12
   31624:	svceq	0x0010f01b
   31628:			; <UNDEFINED> instruction: 0xf443bf1f
   3162c:	ldrmi	r4, [r0], -r0, lsl #3
   31630:	strmi	r4, [fp], -r2, lsl #12
   31634:	svceq	0x0004f01b
   31638:	tsthi	r5, r0	; <UNPREDICTABLE>
   3163c:	strmi	pc, [r0], #-1091	; 0xfffffbbd
   31640:	strls	r9, [sp], #-524	; 0xfffffdf4
   31644:	mvnsvc	pc, pc, asr #12
   31648:	strmi	lr, [ip, #-2525]	; 0xfffff623
   3164c:	addmi	r2, sp, #0
   31650:	addmi	fp, r4, #8, 30
   31654:	cfstrdge	mvd15, [sp], {63}	; 0x3f
   31658:	tstcs	r1, lr, lsl #16
   3165c:	strmi	lr, [ip, #-2525]	; 0xfffff623
   31660:	ldrmi	r6, [r1], -r1, lsl #1
   31664:	strmi	lr, [r4, #-2496]	; 0xfffff640
   31668:	rsbscc	pc, r8, r3, lsr #8
   3166c:			; <UNDEFINED> instruction: 0xf00be4fd
   31670:	blcs	72284 <tcgetattr@plt+0x6ab28>
   31674:	andshi	pc, r9, #0
   31678:			; <UNDEFINED> instruction: 0xf0002b02
   3167c:	blcs	51eb0 <tcgetattr@plt+0x4a754>
   31680:	cfldrsge	mvf15, [r7], #508	; 0x1fc
   31684:			; <UNDEFINED> instruction: 0xf0002e01
   31688:	cdpcs	3, 0, cr8, cr2, cr1, {7}
   3168c:	bicshi	pc, r8, #0
   31690:			; <UNDEFINED> instruction: 0xf0402e03
   31694:	rsbcs	r8, r3, #1694498816	; 0x65000000
   31698:	vsubw.s8	q9, <illegal reg q0.5>, d0
   3169c:	ldr	r0, [r9, r0, lsl #4]!
   316a0:	svceq	0x0003f01b
   316a4:	msrhi	SPSR_f, r0, asr #32
   316a8:			; <UNDEFINED> instruction: 0xf0002e01
   316ac:	cdpcs	2, 0, cr8, cr2, cr7, {5}
   316b0:	bicshi	pc, ip, #0
   316b4:			; <UNDEFINED> instruction: 0xf0402e03
   316b8:	subscs	r8, r7, #1006632963	; 0x3c000003
   316bc:	vsubw.s8	q9, <illegal reg q0.5>, d0
   316c0:	str	r0, [r7, r0, lsl #4]!
   316c4:	subcc	pc, r4, #216, 16	; 0xd80000
   316c8:	streq	pc, [r3], #-11
   316cc:			; <UNDEFINED> instruction: 0xf0002b00
   316d0:	strcc	r8, [r1], #-1107	; 0xfffffbad
   316d4:	movwcs	r2, #518	; 0x206
   316d8:	andeq	pc, r0, #268435468	; 0x1000000c
   316dc:	submi	pc, r0, #200, 16	; 0xc80000
   316e0:			; <UNDEFINED> instruction: 0xf00be798
   316e4:	blcs	722f8 <tcgetattr@plt+0x6ab9c>
   316e8:	strbthi	pc, [r6], #-0	; <UNPREDICTABLE>
   316ec:			; <UNDEFINED> instruction: 0xf0002b02
   316f0:	blcs	52854 <tcgetattr@plt+0x4b0f8>
   316f4:	cfldrdge	mvd15, [sp], #-508	; 0xfffffe04
   316f8:			; <UNDEFINED> instruction: 0xf0002e01
   316fc:	cdpcs	4, 0, cr8, cr2, cr5, {6}
   31700:	strbhi	pc, [r8], #-0	; <UNPREDICTABLE>
   31704:			; <UNDEFINED> instruction: 0xf0402e03
   31708:	eorcs	r8, r1, #-1493172224	; 0xa7000000
   3170c:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31710:	ldrb	r0, [pc, -r0, lsl #4]!
   31714:	movweq	pc, #12299	; 0x300b	; <UNPREDICTABLE>
   31718:			; <UNDEFINED> instruction: 0xf0002b01
   3171c:	blcs	d1fcc <tcgetattr@plt+0xca870>
   31720:	andshi	pc, ip, #0
   31724:			; <UNDEFINED> instruction: 0xf47f2b00
   31728:	cdpcs	12, 0, cr10, cr1, cr4, {3}
   3172c:	andshi	pc, r1, #0
   31730:			; <UNDEFINED> instruction: 0xf0002e02
   31734:	cdpcs	2, 0, cr8, cr3, cr9, {0}
   31738:	cmnhi	pc, r0, asr #32	; <UNPREDICTABLE>
   3173c:	movwcs	r2, #527	; 0x20f
   31740:	andeq	pc, r0, #268435468	; 0x1000000c
   31744:	stcle	7, cr14, [r5, #-408]	; 0xfffffe68
   31748:	svclt	0x00284592
   3174c:	ldrbcc	pc, [pc, #258]!	; 31856 <tcgetattr@plt+0x2a0fa>	; <UNPREDICTABLE>
   31750:	mcrge	4, 2, pc, cr3, cr15, {5}	; <UNPREDICTABLE>
   31754:			; <UNDEFINED> instruction: 0xe6404655
   31758:	svclt	0x00984548
   3175c:			; <UNDEFINED> instruction: 0xf63f4299
   31760:			; <UNDEFINED> instruction: 0xe68cae7c
   31764:	movweq	pc, #441	; 0x1b9	; <UNPREDICTABLE>
   31768:	movwcs	fp, #7960	; 0x1f18
   3176c:	strt	r9, [fp], #785	; 0x311
   31770:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   31774:	vst3.32			; <UNDEFINED> instruction: 0xf4839a11
   31778:	b	4ca380 <tcgetattr@plt+0x4c2c24>
   3177c:			; <UNDEFINED> instruction: 0xf43f23d3
   31780:	ldmib	sp, {r3, r4, r5, sl, fp, sp, pc}^
   31784:	strbmi	r1, [r8], -ip, lsl #4
   31788:	stmib	sp, {r4, r8, r9, fp, ip, pc}^
   3178c:	strbmi	r1, [r1], -r0, lsl #4
   31790:	bls	1963a0 <tcgetattr@plt+0x18ec44>
   31794:			; <UNDEFINED> instruction: 0xf0179b12
   31798:	strt	pc, [sl], #-2523	; 0xfffff625
   3179c:	strtmi	r9, [r1], r8, lsl #20
   317a0:	smlalle	r4, r7, r5, r2
   317a4:			; <UNDEFINED> instruction: 0xf0129a09
   317a8:	mvnle	r0, r0, lsr #2
   317ac:			; <UNDEFINED> instruction: 0xf7ff4640
   317b0:			; <UNDEFINED> instruction: 0x4640fbd7
   317b4:			; <UNDEFINED> instruction: 0xf9ccf002
   317b8:			; <UNDEFINED> instruction: 0xf8d8e41b
   317bc:			; <UNDEFINED> instruction: 0xe6983410
   317c0:	andcs	r9, r0, #81920	; 0x14000
   317c4:			; <UNDEFINED> instruction: 0xf7db9813
   317c8:	strbt	pc, [sl], #-3051	; 0xfffff415	; <UNPREDICTABLE>
   317cc:	svceq	0x0040f01b
   317d0:	addshi	pc, r8, r0, asr #32
   317d4:	streq	pc, [r3], #-11
   317d8:			; <UNDEFINED> instruction: 0xf0002c03
   317dc:			; <UNDEFINED> instruction: 0xf8d880c1
   317e0:			; <UNDEFINED> instruction: 0xf5083410
   317e4:	sbcseq	r7, sl, #255852544	; 0xf400000
   317e8:	rscshi	pc, r6, r0, lsl #2
   317ec:			; <UNDEFINED> instruction: 0xf100029e
   317f0:	blls	3d1b38 <tcgetattr@plt+0x3ca3dc>
   317f4:			; <UNDEFINED> instruction: 0xf8df2402
   317f8:	bvs	7b2c10 <tcgetattr@plt+0x7ab4b4>
   317fc:			; <UNDEFINED> instruction: 0xf8d34478
   31800:	ldrtmi	sl, [r1], -r4, lsr #32
   31804:			; <UNDEFINED> instruction: 0xf7f54652
   31808:			; <UNDEFINED> instruction: 0xf44ffcd9
   3180c:	blls	3b5e14 <tcgetattr@plt+0x3ae6b8>
   31810:	bvs	fe6c30b8 <tcgetattr@plt+0xfe6bb95c>
   31814:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   31818:	teqcs	r4, #200, 16	; 0xc80000	; <UNPREDICTABLE>
   3181c:			; <UNDEFINED> instruction: 0xf8c8430b
   31820:	vqshl.s8	d19, d0, d9
   31824:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d16, d0[4]
   31828:	tstls	r9, #4, 6	; 0x10000000
   3182c:	tstls	r8, #0, 6
   31830:	ldc	7, cr15, [ip], {213}	; 0xd5
   31834:			; <UNDEFINED> instruction: 0x4628a918
   31838:	ldcl	7, cr15, [sl], #852	; 0x354
   3183c:	cdp	5, 1, cr14, cr7, cr8, {5}
   31840:			; <UNDEFINED> instruction: 0x46626a90
   31844:			; <UNDEFINED> instruction: 0xf0164670
   31848:			; <UNDEFINED> instruction: 0x4605f959
   3184c:			; <UNDEFINED> instruction: 0xf43f2800
   31850:	stmdavs	r3, {r4, r6, r7, r8, r9, fp, sp, pc}
   31854:			; <UNDEFINED> instruction: 0xf8df4631
   31858:	ldrbmi	r0, [r2], -r8, lsr #9
   3185c:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
   31860:	stc2	7, cr15, [ip], #980	; 0x3d4
   31864:			; <UNDEFINED> instruction: 0xf64fe612
   31868:	addmi	r7, fp, #-2147483585	; 0x8000003f
   3186c:	andeq	pc, r0, pc, asr #32
   31870:	addmi	fp, r2, #8, 30
   31874:	blge	fefae978 <tcgetattr@plt+0xfefa721c>
   31878:	tstcs	r0, lr, lsl #26
   3187c:	addmi	r2, fp, #6
   31880:	andeq	pc, r0, r1, asr #5
   31884:	streq	pc, [r1], #-79	; 0xffffffb1
   31888:	addmi	fp, r2, #8, 30
   3188c:	movwcs	lr, #18885	; 0x49c5
   31890:			; <UNDEFINED> instruction: 0xf423bf18
   31894:	adcvs	r3, ip, r8, ror r0
   31898:	sadd16mi	fp, r1, ip
   3189c:	movwcs	lr, #51661	; 0xc9cd
   318a0:	blge	ff92eaa4 <tcgetattr@plt+0xff927348>
   318a4:			; <UNDEFINED> instruction: 0x46409910
   318a8:	subcc	pc, r4, #216, 16	; 0xd80000
   318ac:			; <UNDEFINED> instruction: 0xf7ff4798
   318b0:	bl	feae0738 <tcgetattr@plt+0xfead8fdc>
   318b4:	ldrtmi	r0, [r1], -r2, lsl #4
   318b8:			; <UNDEFINED> instruction: 0xf0054640
   318bc:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   318c0:	addhi	pc, r4, r0
   318c4:	blcs	10b8d8 <tcgetattr@plt+0x10417c>
   318c8:	strbhi	pc, [r4], #512	; 0x200	; <UNPREDICTABLE>
   318cc:			; <UNDEFINED> instruction: 0xf852a202
   318d0:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   318d4:	svclt	0x00004710
   318d8:			; <UNDEFINED> instruction: 0xfffff71b
   318dc:	andeq	r0, r0, r3, lsr r3
   318e0:	andeq	r0, r0, pc, lsr #6
   318e4:	andeq	r0, r0, r7, lsr r3
   318e8:	strmi	r9, [lr], -lr, lsl #22
   318ec:	ldreq	pc, [r4], #-2271	; 0xfffff721
   318f0:			; <UNDEFINED> instruction: 0xf8d32404
   318f4:	ldrbtmi	sl, [r8], #-48	; 0xffffffd0
   318f8:	ldrsbtlt	pc, [r4], -r3	; <UNPREDICTABLE>
   318fc:			; <UNDEFINED> instruction: 0xf7f54652
   31900:	strb	pc, [r5, #-3165]	; 0xfffff3a3	; <UNPREDICTABLE>
   31904:	strcs	r9, [r5], #-2830	; 0xfffff4f2
   31908:	bvs	7c3d0c <tcgetattr@plt+0x7bc5b0>
   3190c:			; <UNDEFINED> instruction: 0xf8d34478
   31910:	ldrtmi	sl, [r1], -r4, lsr #32
   31914:			; <UNDEFINED> instruction: 0xf7f54652
   31918:	ldr	pc, [r9, #-3153]!	; 0xfffff3af
   3191c:	subcc	pc, r8, #216, 16	; 0xd80000
   31920:	ldmdbls	r0, {r0, r1, r5, r8, ip, sp, pc}
   31924:	ldrmi	r4, [r8, r0, asr #12]
   31928:	subcs	pc, r0, #216, 16	; 0xd80000
   3192c:			; <UNDEFINED> instruction: 0xf04f2a02
   31930:	stmib	r8, {r8, r9}^
   31934:			; <UNDEFINED> instruction: 0xf0003391
   31938:	bcs	111fcc <tcgetattr@plt+0x10a870>
   3193c:	orrhi	pc, lr, r0
   31940:			; <UNDEFINED> instruction: 0xf0002a01
   31944:	stmdbls	lr, {r1, r4, r5, r6, r8, pc}
   31948:			; <UNDEFINED> instruction: 0xf8c82205
   3194c:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d0[0]
   31950:	movwcs	r0, #4608	; 0x1200
   31954:	movwcs	r6, #139	; 0x8b
   31958:	movwcs	lr, #18881	; 0x49c1
   3195c:	bllt	fe62f960 <tcgetattr@plt+0xfe628204>
   31960:	stmiami	sl!, {r1, r2, r3, r8, r9, fp, ip, pc}^
   31964:	bvs	26c0b8 <tcgetattr@plt+0x26495c>
   31968:			; <UNDEFINED> instruction: 0xf8d34478
   3196c:			; <UNDEFINED> instruction: 0x4631b034
   31970:			; <UNDEFINED> instruction: 0xf7f54652
   31974:	str	pc, [fp, #-3107]	; 0xfffff3dd
   31978:			; <UNDEFINED> instruction: 0xf0002e01
   3197c:	cdpcs	0, 0, cr8, cr2, cr0, {7}
   31980:	sbcshi	pc, r8, r0
   31984:	cmple	r6, r3, lsl #28
   31988:	movwcs	r2, #605	; 0x25d
   3198c:	andeq	pc, r0, #268435468	; 0x1000000c
   31990:	strtmi	lr, [r8], -r0, asr #12
   31994:	bl	1aef8f0 <tcgetattr@plt+0x1ae8194>
   31998:			; <UNDEFINED> instruction: 0xf8d89a0e
   3199c:			; <UNDEFINED> instruction: 0xf8d23410
   319a0:	vld4.8	{d11-d14}, [r3 :128], r8
   319a4:			; <UNDEFINED> instruction: 0xf8d81300
   319a8:			; <UNDEFINED> instruction: 0xf8c82334
   319ac:	ldrmi	r3, [r3, #1040]	; 0x410
   319b0:	svcge	0x001ff47f
   319b4:	strcs	r9, [r7], #-2830	; 0xfffff4f2
   319b8:	bvs	7c3d14 <tcgetattr@plt+0x7bc5b8>
   319bc:			; <UNDEFINED> instruction: 0xf8d34478
   319c0:	ldrtmi	sl, [r1], -r4, lsr #32
   319c4:			; <UNDEFINED> instruction: 0xf7f54652
   319c8:	strbt	pc, [r1], #3065	; 0xbf9	; <UNPREDICTABLE>
   319cc:	bls	3bb1e8 <tcgetattr@plt+0x3b3a8c>
   319d0:	mvnscc	pc, #79	; 0x4f
   319d4:	ldrb	r6, [pc, #-1171]	; 31549 <tcgetattr@plt+0x29ded>
   319d8:			; <UNDEFINED> instruction: 0xf7d54628
   319dc:	bls	3ec704 <tcgetattr@plt+0x3e4fa8>
   319e0:	ldrcc	pc, [r0], #-2264	; 0xfffff728
   319e4:	ldrdlt	pc, [r8], -r2	; <UNPREDICTABLE>
   319e8:	orrne	pc, r0, #587202560	; 0x23000000
   319ec:	teqcs	r4, #216, 16	; 0xd80000	; <UNPREDICTABLE>
   319f0:	ldrcc	pc, [r0], #-2248	; 0xfffff738
   319f4:			; <UNDEFINED> instruction: 0xf47f4593
   319f8:	blls	3dd5f0 <tcgetattr@plt+0x3d5e94>
   319fc:	stmiami	r5, {r1, r2, sl, sp}^
   31a00:	ldrbtmi	r6, [r8], #-2590	; 0xfffff5e2
   31a04:	ldrdge	pc, [r4], -r3	; <UNPREDICTABLE>
   31a08:			; <UNDEFINED> instruction: 0x46524631
   31a0c:	blx	ff5ef9ea <tcgetattr@plt+0xff5e828e>
   31a10:	tstne	r0, pc, asr #8	; <UNPREDICTABLE>
   31a14:	mcrcs	6, 0, lr, cr4, cr11, {7}
   31a18:	mcrcs	0, 0, sp, cr5, cr7, {1}
   31a1c:	rsbcs	sp, r0, #48	; 0x30
   31a20:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31a24:	ldrb	r0, [r5, #512]!	; 0x200
   31a28:	andsle	r2, r4, r4, lsl #28
   31a2c:	andle	r2, sp, r5, lsl #28
   31a30:	movwcs	r2, #632	; 0x278
   31a34:	andeq	pc, r0, #268435468	; 0x1000000c
   31a38:	cfsh32cs	mvfx14, mvfx4, #-4
   31a3c:	mcrcs	0, 0, sp, cr5, cr5, {0}
   31a40:	andscs	sp, r2, #14
   31a44:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31a48:	strb	r0, [r3, #512]!	; 0x200
   31a4c:	movwcs	r2, #631	; 0x277
   31a50:	andeq	pc, r0, #268435468	; 0x1000000c
   31a54:	rsbscs	lr, r6, #931135488	; 0x37800000
   31a58:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31a5c:	ldrb	r0, [r9, #512]	; 0x200
   31a60:	movwcs	r2, #529	; 0x211
   31a64:	andeq	pc, r0, #268435468	; 0x1000000c
   31a68:	andscs	lr, r0, #212, 10	; 0x35000000
   31a6c:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31a70:	strb	r0, [pc, #512]	; 31c78 <tcgetattr@plt+0x2a51c>
   31a74:	b	fef6f9d0 <tcgetattr@plt+0xfef68274>
   31a78:	ldrbtmi	r4, [r8], #-2215	; 0xfffff759
   31a7c:	blx	ffb6fa5a <tcgetattr@plt+0xffb682fe>
   31a80:	movwcs	r2, #607	; 0x25f
   31a84:	andeq	pc, r0, #268435468	; 0x1000000c
   31a88:	subscs	lr, lr, #196, 10	; 0x31000000
   31a8c:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31a90:	ldr	r0, [pc, #512]!	; 31c98 <tcgetattr@plt+0x2a53c>
   31a94:	suble	r2, r8, r1, lsl #28
   31a98:	suble	r2, r1, r2, lsl #28
   31a9c:	tstle	pc, r3, lsl #28
   31aa0:	movwcs	r2, #623	; 0x26f
   31aa4:	andeq	pc, r0, #268435468	; 0x1000000c
   31aa8:	mcrcs	5, 0, lr, cr1, cr4, {5}
   31aac:	cdpcs	0, 0, cr13, cr2, cr9, {1}
   31ab0:	cdpcs	0, 0, cr13, cr3, cr2, {1}
   31ab4:	rsbcs	sp, r9, #1073741827	; 0x40000003
   31ab8:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31abc:	str	r0, [r9, #512]!	; 0x200
   31ac0:	andsle	r2, r4, r4, lsl #28
   31ac4:	andle	r2, sp, r5, lsl #28
   31ac8:	movwcs	r2, #626	; 0x272
   31acc:	andeq	pc, r0, #268435468	; 0x1000000c
   31ad0:	cfsh32cs	mvfx14, mvfx4, #-48
   31ad4:	mcrcs	0, 0, sp, cr5, cr15, {0}
   31ad8:	rsbcs	sp, ip, #24
   31adc:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31ae0:	ldr	r0, [r7, #512]	; 0x200
   31ae4:	movwcs	r2, #625	; 0x271
   31ae8:	andeq	pc, r0, #268435468	; 0x1000000c
   31aec:	rsbscs	lr, r0, #612368384	; 0x24800000
   31af0:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31af4:	str	r0, [sp, #512]	; 0x200
   31af8:	movwcs	r2, #616	; 0x268
   31afc:	andeq	pc, r0, #268435468	; 0x1000000c
   31b00:	rsbcs	lr, r7, #136, 10	; 0x22000000
   31b04:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31b08:	str	r0, [r3, #512]	; 0x200
   31b0c:	movwcs	r2, #619	; 0x26b
   31b10:	andeq	pc, r0, #268435468	; 0x1000000c
   31b14:	rsbcs	lr, sl, #528482304	; 0x1f800000
   31b18:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31b1c:	ldrb	r0, [r9, #-512]!	; 0xfffffe00
   31b20:	movwcs	r2, #622	; 0x26e
   31b24:	andeq	pc, r0, #268435468	; 0x1000000c
   31b28:	rsbcs	lr, sp, #116, 10	; 0x1d000000
   31b2c:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31b30:	strb	r0, [pc, #-512]!	; 31938 <tcgetattr@plt+0x2a1dc>
   31b34:	movwcs	r2, #604	; 0x25c
   31b38:	andeq	pc, r0, #268435468	; 0x1000000c
   31b3c:	subscs	lr, fp, #444596224	; 0x1a800000
   31b40:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31b44:	strb	r0, [r5, #-512]!	; 0xfffffe00
   31b48:	movwcs	r2, #526	; 0x20e
   31b4c:	andeq	pc, r0, #268435468	; 0x1000000c
   31b50:	andcs	lr, sp, #96, 10	; 0x18000000
   31b54:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31b58:	ldrb	r0, [fp, #-512]	; 0xfffffe00
   31b5c:	suble	r2, r8, r1, lsl #28
   31b60:	suble	r2, r1, r2, lsl #28
   31b64:	tstle	pc, r3, lsl #28
   31b68:	movwcs	r2, #539	; 0x21b
   31b6c:	andeq	pc, r0, #268435468	; 0x1000000c
   31b70:	cfrshl32cs	mvfx1, mvfx0, lr
   31b74:	mcrcs	0, 0, sp, cr2, cr3, {1}
   31b78:	cdpcs	0, 0, cr13, cr3, cr12, {1}
   31b7c:	andscs	sp, r5, #1073741827	; 0x40000003
   31b80:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31b84:	strb	r0, [r5, #-512]	; 0xfffffe00
   31b88:	andsle	r2, r4, r4, lsl #28
   31b8c:	andle	r2, sp, r5, lsl #28
   31b90:	movwcs	r2, #542	; 0x21e
   31b94:	andeq	pc, r0, #268435468	; 0x1000000c
   31b98:	mcrcs	5, 0, lr, cr4, cr12, {1}
   31b9c:	mcrcs	0, 0, sp, cr5, cr5, {0}
   31ba0:	andscs	sp, r8, #14
   31ba4:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31ba8:	ldr	r0, [r3, #-512]!	; 0xfffffe00
   31bac:	movwcs	r2, #541	; 0x21d
   31bb0:	andeq	pc, r0, #268435468	; 0x1000000c
   31bb4:	andscs	lr, ip, #192937984	; 0xb800000
   31bb8:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31bbc:	str	r0, [r9, #-512]!	; 0xfffffe00
   31bc0:	movwcs	r2, #535	; 0x217
   31bc4:	andeq	pc, r0, #268435468	; 0x1000000c
   31bc8:	andscs	lr, r6, #36, 10	; 0x9000000
   31bcc:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31bd0:	ldr	r0, [pc, #-512]	; 319d8 <tcgetattr@plt+0x2a27c>
   31bd4:	movwcs	r2, #532	; 0x214
   31bd8:	andeq	pc, r0, #268435468	; 0x1000000c
   31bdc:	andscs	lr, r3, #109051904	; 0x6800000
   31be0:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31be4:	ldr	r0, [r5, #-512]	; 0xfffffe00
   31be8:	movwcs	r2, #538	; 0x21a
   31bec:	andeq	pc, r0, #268435468	; 0x1000000c
   31bf0:	andscs	lr, r9, #16, 10	; 0x4000000
   31bf4:	vsubw.s8	q9, <illegal reg q0.5>, d0
   31bf8:	str	r0, [fp, #-512]	; 0xfffffe00
   31bfc:	movwcs	r2, #597	; 0x255
   31c00:	andeq	pc, r0, #268435468	; 0x1000000c
   31c04:	strcs	lr, [r4], -r6, lsl #10
   31c08:	strcs	lr, [r3], -r1, ror #13
   31c0c:	stmdavs	r1, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
   31c10:	rsbseq	pc, r8, r7, lsl #2
   31c14:	ldc2	0, cr15, [sl, #-84]	; 0xffffffac
   31c18:			; <UNDEFINED> instruction: 0xf43f2800
   31c1c:	stmvs	r3, {r1, r3, r5, r6, r7, r8, fp, sp, pc}
   31c20:	bls	3bb430 <tcgetattr@plt+0x3b3cd4>
   31c24:	ldrbvs	r6, [r3], #-2075	; 0xfffff7e5
   31c28:	mcrcs	6, 0, lr, cr2, cr1, {6}
   31c2c:	addhi	pc, r8, r0
   31c30:	rsbsle	r2, r3, r3, lsl #28
   31c34:			; <UNDEFINED> instruction: 0xf0402e04
   31c38:	strcs	r8, [r0], #-182	; 0xffffff4a
   31c3c:	subcc	pc, r0, #200, 16	; 0xc80000
   31c40:	vqdmlal.s<illegal width 8>	q9, d1, d2[1]
   31c44:	stmib	sp, {r8, r9}^
   31c48:	bls	3bec80 <tcgetattr@plt+0x3b7524>
   31c4c:	ldmib	sp, {r0, r8, r9, sp}^
   31c50:	addsvs	r0, r3, ip, lsl #2
   31c54:	smlabteq	r4, r2, r9, lr
   31c58:	blt	6afc5c <tcgetattr@plt+0x6a8500>
   31c5c:			; <UNDEFINED> instruction: 0xf0002e02
   31c60:	cdpcs	0, 0, cr8, cr3, cr6, {6}
   31c64:	adchi	pc, sl, r0
   31c68:			; <UNDEFINED> instruction: 0xf0402e04
   31c6c:	strcs	r8, [r0], #-174	; 0xffffff52
   31c70:	subcc	pc, r0, #200, 16	; 0xc80000
   31c74:	vorr.i32	q9, #4608	; 0x00001200
   31c78:	stmib	sp, {r8, r9}^
   31c7c:	strb	r3, [r4, ip, lsl #8]!
   31c80:	rsbsle	r2, r6, r2, lsl #28
   31c84:	rsble	r2, sp, r3, lsl #28
   31c88:	cmnle	r0, r4, lsl #28
   31c8c:			; <UNDEFINED> instruction: 0xf8c82400
   31c90:	movtcs	r3, #49728	; 0xc240
   31c94:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
   31c98:	strcc	lr, [ip], #-2509	; 0xfffff633
   31c9c:	svclt	0x0000e7d5
   31ca0:	andeq	r0, r0, r8, ror r3
   31ca4:	andeq	r1, r4, r0, asr #23
   31ca8:	muleq	r4, r4, fp
   31cac:	strdeq	r5, [r2], -r6
   31cb0:	andeq	sp, r1, r0, lsl #19
   31cb4:	andeq	sl, r1, sl, asr fp
   31cb8:	andeq	r6, r2, ip, asr #18
   31cbc:	ldrdeq	r6, [r2], -ip
   31cc0:			; <UNDEFINED> instruction: 0x000268bc
   31cc4:	andeq	r6, r2, r2, lsr #17
   31cc8:	andeq	r5, r2, r2, ror r0
   31ccc:			; <UNDEFINED> instruction: 0x000267b4
   31cd0:	ldrdeq	sl, [r1], -r0
   31cd4:	strdeq	r6, [r2], -r8
   31cd8:	andeq	r6, r2, lr, ror #15
   31cdc:	andeq	r6, r2, sl, asr #11
   31ce0:			; <UNDEFINED> instruction: 0x000265b2
   31ce4:			; <UNDEFINED> instruction: 0x000265bc
   31ce8:	andeq	r6, r2, sl, asr r6
   31cec:	andeq	r6, r2, sl, ror #11
   31cf0:	ldrdeq	r4, [r2], -r2
   31cf4:	andeq	r6, r2, r2, lsl #7
   31cf8:	andeq	r6, r2, r0, asr #8
   31cfc:			; <UNDEFINED> instruction: 0x000261b8
   31d00:	andeq	r6, r2, sl, lsl #3
   31d04:	andeq	r6, r2, lr, asr r0
   31d08:	andeq	r6, r2, ip, asr r0
   31d0c:	andeq	r6, r2, r0, lsl r0
   31d10:	andeq	r5, r2, r0, ror #31
   31d14:	andeq	r5, r2, r2, lsl #31
   31d18:	andeq	r5, r2, r2, ror lr
   31d1c:	strcs	r2, [r0], #-837	; 0xfffffcbb
   31d20:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
   31d24:	strcc	lr, [ip], #-2509	; 0xfffff633
   31d28:	movwcs	r9, #2574	; 0xa0e
   31d2c:	ldrdeq	lr, [ip, -sp]
   31d30:	subcc	pc, r0, #200, 16	; 0xc80000
   31d34:	addsvs	r2, r3, r1, lsl #6
   31d38:	smlabteq	r4, r2, r9, lr
   31d3c:	stmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31d40:	strcs	r2, [r0], #-836	; 0xfffffcbc
   31d44:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
   31d48:	strcc	lr, [ip], #-2509	; 0xfffff633
   31d4c:	cdpcs	7, 0, cr14, cr5, cr12, {7}
   31d50:	strcs	sp, [r0], #-278	; 0xfffffeea
   31d54:	subcc	pc, r0, #200, 16	; 0xc80000
   31d58:	vqdmlal.s<illegal width 8>	q9, d1, d1[3]
   31d5c:	stmib	sp, {r8, r9}^
   31d60:	ldrb	r3, [r2, -ip, lsl #8]!
   31d64:	strcs	r2, [r0], #-843	; 0xfffffcb5
   31d68:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
   31d6c:	strcc	lr, [ip], #-2509	; 0xfffff633
   31d70:	movtcs	lr, #42970	; 0xa7da
   31d74:	vaddhn.i16	d18, <illegal reg q0.5>, q0
   31d78:	stmib	sp, {r8, r9}^
   31d7c:	ldrb	r3, [r3, ip, lsl #8]
   31d80:	svclt	0x00082e06
   31d84:			; <UNDEFINED> instruction: 0xd12b224e
   31d88:	subcc	pc, r0, #200, 16	; 0xc80000
   31d8c:	blls	3ba194 <tcgetattr@plt+0x3b2a38>
   31d90:	andeq	pc, r0, #268435468	; 0x1000000c
   31d94:	andls	r9, ip, #1073741827	; 0x40000003
   31d98:			; <UNDEFINED> instruction: 0x46196159
   31d9c:	movwcs	r6, #4378	; 0x111a
   31da0:			; <UNDEFINED> instruction: 0xf7ff608b
   31da4:			; <UNDEFINED> instruction: 0x2e05b974
   31da8:	strcs	sp, [r0], #-296	; 0xfffffed8
   31dac:	subcc	pc, r0, #200, 16	; 0xc80000
   31db0:	vqdmlal.s<illegal width 8>	q9, d1, d3[1]
   31db4:	stmib	sp, {r8, r9}^
   31db8:	strb	r3, [r6, -ip, lsl #8]
   31dbc:	strcs	r2, [r0], #-849	; 0xfffffcaf
   31dc0:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
   31dc4:	strcc	lr, [ip], #-2509	; 0xfffff633
   31dc8:	cdpcs	7, 0, cr14, cr5, cr14, {5}
   31dcc:	strcs	sp, [r0], #-294	; 0xfffffeda
   31dd0:	subcc	pc, r0, #200, 16	; 0xc80000
   31dd4:	vorr.i32	q9, #4864	; 0x00001300
   31dd8:	stmib	sp, {r8, r9}^
   31ddc:	ldr	r3, [r4, -ip, lsl #8]!
   31de0:	strcs	r2, [r0], #-841	; 0xfffffcb7
   31de4:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
   31de8:	strcc	lr, [ip], #-2509	; 0xfffff633
   31dec:	cmpcs	r0, #156, 14	; 0x2700000
   31df0:	vaddhn.i16	d18, <illegal reg q0.5>, q0
   31df4:	stmib	sp, {r8, r9}^
   31df8:	ldr	r3, [r5, ip, lsl #8]
   31dfc:	tstle	r1, r6, lsl #28
   31e00:	cmpcs	r8, lr, lsl #16
   31e04:	subcc	pc, r0, #200, 16	; 0xc80000
   31e08:	smlabteq	r0, r1, r2, pc	; <UNPREDICTABLE>
   31e0c:	mrsls	r2, LR_mon
   31e10:	movwls	r6, #53378	; 0xd082
   31e14:	movwne	lr, #18880	; 0x49c0
   31e18:	ldmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31e1c:	tstle	r8, r6, lsl #28
   31e20:	sbfx	r2, r4, #4, #18
   31e24:	strcs	r2, [r0], #-835	; 0xfffffcbd
   31e28:	movweq	pc, #705	; 0x2c1	; <UNPREDICTABLE>
   31e2c:	strcc	lr, [ip], #-2509	; 0xfffff633
   31e30:	movtcs	lr, #63354	; 0xf77a
   31e34:	vaddhn.i16	d18, <illegal reg q0.5>, q0
   31e38:	stmib	sp, {r8, r9}^
   31e3c:	ldrb	r3, [r3, -ip, lsl #8]!
   31e40:	movwcs	r2, #610	; 0x262
   31e44:	andeq	pc, r0, #268435468	; 0x1000000c
   31e48:	bllt	ff96fe4c <tcgetattr@plt+0xff9686f0>
   31e4c:	movwcs	r2, #609	; 0x261
   31e50:	andeq	pc, r0, #268435468	; 0x1000000c
   31e54:	bllt	ff7efe58 <tcgetattr@plt+0xff7e86fc>
   31e58:	andsle	r2, r3, r4, lsl #28
   31e5c:	andle	r2, fp, r5, lsl #28
   31e60:	movwcs	r2, #602	; 0x25a
   31e64:	andeq	pc, r0, #268435468	; 0x1000000c
   31e68:	bllt	ff56fe6c <tcgetattr@plt+0xff568710>
   31e6c:	movwcs	r2, #598	; 0x256
   31e70:	andeq	pc, r0, #268435468	; 0x1000000c
   31e74:	bllt	ff3efe78 <tcgetattr@plt+0xff3e871c>
   31e78:	movwcs	r2, #601	; 0x259
   31e7c:	andeq	pc, r0, #268435468	; 0x1000000c
   31e80:	bllt	ff26fe84 <tcgetattr@plt+0xff268728>
   31e84:	movwcs	r2, #600	; 0x258
   31e88:	andeq	pc, r0, #268435468	; 0x1000000c
   31e8c:	bllt	ff0efe90 <tcgetattr@plt+0xff0e8734>
   31e90:	movwcs	r2, #628	; 0x274
   31e94:	andeq	pc, r0, #268435468	; 0x1000000c
   31e98:	bllt	fef6fe9c <tcgetattr@plt+0xfef68740>
   31e9c:	movwcs	r2, #627	; 0x273
   31ea0:	andeq	pc, r0, #268435468	; 0x1000000c
   31ea4:	bllt	fedefea8 <tcgetattr@plt+0xfede874c>
   31ea8:	eorle	r2, r5, r1, lsl #28
   31eac:	andsle	r2, sp, r2, lsl #28
   31eb0:	tstle	r1, r3, lsl #28
   31eb4:	movwcs	r2, #641	; 0x281
   31eb8:	andeq	pc, r0, #268435468	; 0x1000000c
   31ebc:	bllt	feaefec0 <tcgetattr@plt+0xfeae8764>
   31ec0:	eorsle	r2, fp, r1, lsl #28
   31ec4:	eorsle	r2, r3, r2, lsl #28
   31ec8:			; <UNDEFINED> instruction: 0xd1272e03
   31ecc:	movwcs	r2, #635	; 0x27b
   31ed0:	andeq	pc, r0, #268435468	; 0x1000000c
   31ed4:	bllt	fe7efed8 <tcgetattr@plt+0xfe7e877c>
   31ed8:	andsle	r2, r9, r4, lsl #28
   31edc:	tstle	r1, r5, lsl #28
   31ee0:	movwcs	r2, #643	; 0x283
   31ee4:	andeq	pc, r0, #268435468	; 0x1000000c
   31ee8:	bllt	fe56feec <tcgetattr@plt+0xfe568790>
   31eec:	movwcs	r2, #640	; 0x280
   31ef0:	andeq	pc, r0, #268435468	; 0x1000000c
   31ef4:	bllt	fe3efef8 <tcgetattr@plt+0xfe3e879c>
   31ef8:	movwcs	r2, #639	; 0x27f
   31efc:	andeq	pc, r0, #268435468	; 0x1000000c
   31f00:	bllt	fe26ff04 <tcgetattr@plt+0xfe2687a8>
   31f04:	movwcs	r2, #644	; 0x284
   31f08:	andeq	pc, r0, #268435468	; 0x1000000c
   31f0c:	bllt	fe0eff10 <tcgetattr@plt+0xfe0e87b4>
   31f10:	movwcs	r2, #642	; 0x282
   31f14:	andeq	pc, r0, #268435468	; 0x1000000c
   31f18:	bllt	1f6ff1c <tcgetattr@plt+0x1f687c0>
   31f1c:	andsle	r2, r9, r4, lsl #28
   31f20:	tstle	r1, r5, lsl #28
   31f24:	movwcs	r2, #637	; 0x27d
   31f28:	andeq	pc, r0, #268435468	; 0x1000000c
   31f2c:	bllt	1ceff30 <tcgetattr@plt+0x1ce87d4>
   31f30:	movwcs	r2, #634	; 0x27a
   31f34:	andeq	pc, r0, #268435468	; 0x1000000c
   31f38:	bllt	1b6ff3c <tcgetattr@plt+0x1b687e0>
   31f3c:	movwcs	r2, #633	; 0x279
   31f40:	andeq	pc, r0, #268435468	; 0x1000000c
   31f44:	bllt	19eff48 <tcgetattr@plt+0x19e87ec>
   31f48:	movwcs	r2, #638	; 0x27e
   31f4c:	andeq	pc, r0, #268435468	; 0x1000000c
   31f50:	bllt	186ff54 <tcgetattr@plt+0x18687f8>
   31f54:	movwcs	r2, #636	; 0x27c
   31f58:	andeq	pc, r0, #268435468	; 0x1000000c
   31f5c:	bllt	16eff60 <tcgetattr@plt+0x16e8804>
   31f60:			; <UNDEFINED> instruction: 0xf0002e04
   31f64:	cdpcs	0, 0, cr8, cr5, cr11, {4}
   31f68:	addhi	pc, r2, r0
   31f6c:	movwcs	r2, #614	; 0x266
   31f70:	andeq	pc, r0, #268435468	; 0x1000000c
   31f74:	bllt	13eff78 <tcgetattr@plt+0x13e881c>
   31f78:			; <UNDEFINED> instruction: 0xf0002c01
   31f7c:	stccs	0, cr8, [r2], {170}	; 0xaa
   31f80:	addshi	pc, r7, r0
   31f84:			; <UNDEFINED> instruction: 0xf0002c00
   31f88:	strcc	r8, [r1], #-133	; 0xffffff7b
   31f8c:	submi	pc, r0, #200, 16	; 0xc80000
   31f90:	stmdalt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
   31f94:	movwcs	r2, #544	; 0x220
   31f98:	andeq	pc, r0, #268435468	; 0x1000000c
   31f9c:	bllt	eeffa0 <tcgetattr@plt+0xee8844>
   31fa0:	eorle	r2, r5, r1, lsl #28
   31fa4:	andsle	r2, sp, r2, lsl #28
   31fa8:	tstle	r1, r3, lsl #28
   31fac:	movwcs	r2, #557	; 0x22d
   31fb0:	andeq	pc, r0, #268435468	; 0x1000000c
   31fb4:	bllt	beffb8 <tcgetattr@plt+0xbe885c>
   31fb8:	eorsle	r2, fp, r1, lsl #28
   31fbc:	eorsle	r2, r3, r2, lsl #28
   31fc0:			; <UNDEFINED> instruction: 0xd1272e03
   31fc4:	movwcs	r2, #551	; 0x227
   31fc8:	andeq	pc, r0, #268435468	; 0x1000000c
   31fcc:	bllt	8effd0 <tcgetattr@plt+0x8e8874>
   31fd0:	andsle	r2, r9, r4, lsl #28
   31fd4:	andsle	r2, r1, r5, lsl #28
   31fd8:	movwcs	r2, #560	; 0x230
   31fdc:	andeq	pc, r0, #268435468	; 0x1000000c
   31fe0:	bllt	66ffe4 <tcgetattr@plt+0x668888>
   31fe4:	movwcs	r2, #556	; 0x22c
   31fe8:	andeq	pc, r0, #268435468	; 0x1000000c
   31fec:	bllt	4efff0 <tcgetattr@plt+0x4e8894>
   31ff0:	movwcs	r2, #555	; 0x22b
   31ff4:	andeq	pc, r0, #268435468	; 0x1000000c
   31ff8:	bllt	36fffc <tcgetattr@plt+0x3688a0>
   31ffc:	movwcs	r2, #559	; 0x22f
   32000:	andeq	pc, r0, #268435468	; 0x1000000c
   32004:	bllt	1f0008 <tcgetattr@plt+0x1e88ac>
   32008:	movwcs	r2, #558	; 0x22e
   3200c:	andeq	pc, r0, #268435468	; 0x1000000c
   32010:	bllt	70014 <tcgetattr@plt+0x688b8>
   32014:	andsle	r2, r9, r4, lsl #28
   32018:	andsle	r2, r1, r5, lsl #28
   3201c:	movwcs	r2, #554	; 0x22a
   32020:	andeq	pc, r0, #268435468	; 0x1000000c
   32024:	blt	ffdf0028 <tcgetattr@plt+0xffde88cc>
   32028:	movwcs	r2, #550	; 0x226
   3202c:	andeq	pc, r0, #268435468	; 0x1000000c
   32030:	blt	ffc70034 <tcgetattr@plt+0xffc688d8>
   32034:	movwcs	r2, #549	; 0x225
   32038:	andeq	pc, r0, #268435468	; 0x1000000c
   3203c:	blt	ffaf0040 <tcgetattr@plt+0xffae88e4>
   32040:	movwcs	r2, #553	; 0x229
   32044:	andeq	pc, r0, #268435468	; 0x1000000c
   32048:	blt	ff97004c <tcgetattr@plt+0xff9688f0>
   3204c:	movwcs	r2, #552	; 0x228
   32050:	andeq	pc, r0, #268435468	; 0x1000000c
   32054:	blt	ff7f0058 <tcgetattr@plt+0xff7e88fc>
   32058:			; <UNDEFINED> instruction: 0xf0002e04
   3205c:	cdpcs	0, 0, cr8, cr5, cr12, {7}
   32060:	addhi	pc, fp, r0
   32064:	movwcs	r2, #548	; 0x224
   32068:	andeq	pc, r0, #268435468	; 0x1000000c
   3206c:	blt	ff4f0070 <tcgetattr@plt+0xff4e8914>
   32070:	movwcs	r2, #613	; 0x265
   32074:	andeq	pc, r0, #268435468	; 0x1000000c
   32078:	blt	ff37007c <tcgetattr@plt+0xff368920>
   3207c:	movwcs	r2, #612	; 0x264
   32080:	andeq	pc, r0, #268435468	; 0x1000000c
   32084:	blt	ff1f0088 <tcgetattr@plt+0xff1e892c>
   32088:	movwcs	r2, #543	; 0x21f
   3208c:	andeq	pc, r0, #268435468	; 0x1000000c
   32090:	blt	ff070094 <tcgetattr@plt+0xff068938>
   32094:	eorsle	r2, r4, r1, lsl #28
   32098:	eorle	r2, r9, r2, lsl #28
   3209c:	cmnle	r2, r3, lsl #28
   320a0:	eorscs	r2, r3, #67108864	; 0x4000000
   320a4:	subcc	pc, r0, #200, 16	; 0xc80000
   320a8:	andeq	pc, r0, #268435468	; 0x1000000c
   320ac:			; <UNDEFINED> instruction: 0xf7ff2300
   320b0:			; <UNDEFINED> instruction: 0x2e01bab1
   320b4:	adcshi	pc, sl, r0
   320b8:			; <UNDEFINED> instruction: 0xf0002e02
   320bc:	cdpcs	0, 0, cr8, cr3, cr14, {5}
   320c0:	eorscs	sp, pc, #108, 2
   320c4:	vsubw.s8	q9, <illegal reg q0.5>, d0
   320c8:			; <UNDEFINED> instruction: 0xf8c80200
   320cc:			; <UNDEFINED> instruction: 0xf7ff6240
   320d0:	vmlacs.f32	s22, s3, s3
   320d4:	mcrcs	0, 0, sp, cr2, cr11, {1}
   320d8:	mcrcs	0, 0, sp, cr3, cr1, {1}
   320dc:	movwcs	sp, #8484	; 0x2124
   320e0:			; <UNDEFINED> instruction: 0xf8c82239
   320e4:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d0[0]
   320e8:	movwcs	r0, #512	; 0x200
   320ec:	blt	fe4f00f0 <tcgetattr@plt+0xfe4e8994>
   320f0:	eorscs	r2, r2, #67108864	; 0x4000000
   320f4:	subcc	pc, r0, #200, 16	; 0xc80000
   320f8:	andeq	pc, r0, #268435468	; 0x1000000c
   320fc:			; <UNDEFINED> instruction: 0xf7ff2300
   32100:	eorscs	fp, r1, #561152	; 0x89000
   32104:	andeq	pc, r0, #268435468	; 0x1000000c
   32108:			; <UNDEFINED> instruction: 0xf64f2300
   3210c:	addmi	r7, fp, #-2147483585	; 0x8000003f
   32110:	andeq	pc, r0, pc, asr #32
   32114:	addmi	fp, r2, #8, 30
   32118:	streq	pc, [r1], #-260	; 0xfffffefc
   3211c:	submi	pc, r0, #200, 16	; 0xc80000
   32120:	svcge	0x0067f43e
   32124:	blt	1df0128 <tcgetattr@plt+0x1de89cc>
   32128:	tstle	r5, r4, lsl #28
   3212c:	eorscs	r2, sl, #134217728	; 0x8000000
   32130:	subcc	pc, r0, #200, 16	; 0xc80000
   32134:	andeq	pc, r0, #268435468	; 0x1000000c
   32138:			; <UNDEFINED> instruction: 0xf7ff2300
   3213c:	eorscs	fp, r8, #438272	; 0x6b000
   32140:	vsubw.s8	q9, <illegal reg q0.5>, d0
   32144:			; <UNDEFINED> instruction: 0xf8c80200
   32148:			; <UNDEFINED> instruction: 0xf7ff6240
   3214c:	eorscs	fp, r7, #405504	; 0x63000
   32150:	vsubw.s8	q9, <illegal reg q0.5>, d0
   32154:	ldrb	r0, [r8, r0, lsl #4]
   32158:	rsbsle	r2, r2, r5, lsl #28
   3215c:			; <UNDEFINED> instruction: 0xf04f2e06
   32160:			; <UNDEFINED> instruction: 0xf64f0200
   32164:	ldrshle	r7, [r0, #62]	; 0x3e
   32168:	eorscs	r2, ip, #134217728	; 0x8000000
   3216c:	subcc	pc, r0, #200, 16	; 0xc80000
   32170:	andeq	pc, r0, #268435468	; 0x1000000c
   32174:			; <UNDEFINED> instruction: 0xf7ff2300
   32178:	eorcs	fp, r3, #315392	; 0x4d000
   3217c:	vsubw.s8	q9, <illegal reg q0.5>, d0
   32180:			; <UNDEFINED> instruction: 0xf7ff0200
   32184:	vmlscs.f32	s22, s8, s14
   32188:	movwcs	sp, #4371	; 0x1113
   3218c:			; <UNDEFINED> instruction: 0xf8c82234
   32190:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d0[0]
   32194:	movwcs	r0, #512	; 0x200
   32198:	blt	f7019c <tcgetattr@plt+0xf68a40>
   3219c:	tstle	r9, r4, lsl #28
   321a0:	subcs	r2, r0, #201326592	; 0xc000000
   321a4:	subcc	pc, r0, #200, 16	; 0xc80000
   321a8:	andeq	pc, r0, #268435468	; 0x1000000c
   321ac:			; <UNDEFINED> instruction: 0xf7ff2300
   321b0:			; <UNDEFINED> instruction: 0x2e05ba31
   321b4:	mcrcs	0, 0, sp, cr6, cr15, {0}
   321b8:	andeq	pc, r0, #79	; 0x4f
   321bc:	mvnsvc	pc, #82837504	; 0x4f00000
   321c0:	movwcs	sp, #4515	; 0x11a3
   321c4:			; <UNDEFINED> instruction: 0xf8c82236
   321c8:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d0[0]
   321cc:	movwcs	r0, #512	; 0x200
   321d0:	blt	8701d4 <tcgetattr@plt+0x868a78>
   321d4:	andsle	r2, r7, r5, lsl #28
   321d8:			; <UNDEFINED> instruction: 0xf04f2e06
   321dc:			; <UNDEFINED> instruction: 0xf64f0200
   321e0:			; <UNDEFINED> instruction: 0xd19273fe
   321e4:	subcs	r2, r2, #201326592	; 0xc000000
   321e8:	subcc	pc, r0, #200, 16	; 0xc80000
   321ec:	andeq	pc, r0, #268435468	; 0x1000000c
   321f0:			; <UNDEFINED> instruction: 0xf7ff2300
   321f4:	movwcs	fp, #6671	; 0x1a0f
   321f8:			; <UNDEFINED> instruction: 0xf8c82235
   321fc:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d0[0]
   32200:	movwcs	r0, #512	; 0x200
   32204:	blt	1f0208 <tcgetattr@plt+0x1e8aac>
   32208:	subcs	r2, r1, #201326592	; 0xc000000
   3220c:	subcc	pc, r0, #200, 16	; 0xc80000
   32210:	andeq	pc, r0, #268435468	; 0x1000000c
   32214:			; <UNDEFINED> instruction: 0xf7ff2300
   32218:	movwcs	fp, #14845	; 0x39fd
   3221c:			; <UNDEFINED> instruction: 0xf8c8223e
   32220:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d0[0]
   32224:	movwcs	r0, #512	; 0x200
   32228:	ldmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3222c:	movwcs	r2, #573	; 0x23d
   32230:	andeq	pc, r0, #268435468	; 0x1000000c
   32234:	eorcs	lr, r2, #27525120	; 0x1a40000
   32238:	vsubw.s8	q9, <illegal reg q0.5>, d0
   3223c:			; <UNDEFINED> instruction: 0xf7ff0200
   32240:	movwcs	fp, #10729	; 0x29e9
   32244:			; <UNDEFINED> instruction: 0xf8c8223b
   32248:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d0[0]
   3224c:	movwcs	r0, #512	; 0x200
   32250:	stmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32254:	ldmibvs	sl, {r1, r2, r3, r8, r9, fp, ip, pc}
   32258:	ldmlt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3225c:	andle	r2, r7, r1, lsl #28
   32260:	tstle	fp, r2, lsl #28
   32264:	movwcs	r2, #520	; 0x208
   32268:	andeq	pc, r0, #268435468	; 0x1000000c
   3226c:	ldmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32270:	movwcs	r2, #519	; 0x207
   32274:	andeq	pc, r0, #268435468	; 0x1000000c
   32278:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3227c:	tstle	r5, r3, lsl #28
   32280:	movwcs	r2, #521	; 0x209
   32284:	andeq	pc, r0, #268435468	; 0x1000000c
   32288:	stmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3228c:	andle	r2, r7, r4, lsl #28
   32290:	andle	r2, fp, r5, lsl #28
   32294:	movwcs	r2, #524	; 0x20c
   32298:	andeq	pc, r0, #268435468	; 0x1000000c
   3229c:	ldmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   322a0:	movwcs	r2, #522	; 0x20a
   322a4:	andeq	pc, r0, #268435468	; 0x1000000c
   322a8:	ldmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   322ac:	movwcs	r2, #523	; 0x20b
   322b0:	andeq	pc, r0, #268435468	; 0x1000000c
   322b4:	stmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   322b8:	mvnsmi	lr, #737280	; 0xb4000
   322bc:	addlt	r2, r3, r0, lsl #2
   322c0:			; <UNDEFINED> instruction: 0xf0074605
   322c4:			; <UNDEFINED> instruction: 0xf44fffa5
   322c8:	andcs	r6, r1, r0, lsr #3
   322cc:			; <UNDEFINED> instruction: 0xf0164f4d
   322d0:			; <UNDEFINED> instruction: 0xf04fffa7
   322d4:	ldrbtmi	r0, [pc], #-2049	; 322dc <tcgetattr@plt+0x2ab80>
   322d8:	strtmi	r4, [r9], -fp, asr #20
   322dc:			; <UNDEFINED> instruction: 0x4604447a
   322e0:			; <UNDEFINED> instruction: 0xf8c4484a
   322e4:			; <UNDEFINED> instruction: 0x46238498
   322e8:	ldmdbeq	ip, {r2, r8, ip, sp, lr, pc}^
   322ec:	stmdavs	r0, {r3, r4, r5, fp, ip, lr}
   322f0:			; <UNDEFINED> instruction: 0xf990f7fa
   322f4:	rsbvs	r2, r0, r0, lsl #2
   322f8:			; <UNDEFINED> instruction: 0xf7d44648
   322fc:	stmdacs	r0, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   32300:			; <UNDEFINED> instruction: 0xf8d9d17c
   32304:	strmi	r2, [r5], -r0
   32308:	ldrdcc	pc, [r4], -r9
   3230c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   32310:	strtvs	r6, [r3], r2, ror #12
   32314:	stc2l	7, cr15, [lr, #-920]!	; 0xfffffc68
   32318:	strvs	r4, [r5, r3, lsr #12]!
   3231c:	strbtvs	r6, [r0], r6, ror #2
   32320:	svcpl	0x0008f843
   32324:			; <UNDEFINED> instruction: 0xf7d560e3
   32328:			; <UNDEFINED> instruction: 0xf8c4e91c
   3232c:	stmdacs	r0, {r2, r5, r7, r9}
   32330:			; <UNDEFINED> instruction: 0xf7d5d060
   32334:			; <UNDEFINED> instruction: 0xf8c4e916
   32338:	stmdacs	r0, {r2, r3, r5, r7, r9}
   3233c:			; <UNDEFINED> instruction: 0xf7d5d05a
   32340:			; <UNDEFINED> instruction: 0xf8c4e910
   32344:	stmdacs	r0, {r4, r5, r7, r9}
   32348:	subscs	sp, r0, #84	; 0x54
   3234c:			; <UNDEFINED> instruction: 0x46202318
   32350:			; <UNDEFINED> instruction: 0x2322e9c4
   32354:			; <UNDEFINED> instruction: 0xf8c46765
   32358:			; <UNDEFINED> instruction: 0xf8c45490
   3235c:			; <UNDEFINED> instruction: 0xf8c45494
   32360:			; <UNDEFINED> instruction: 0xf00560c8
   32364:			; <UNDEFINED> instruction: 0xf8d4f96d
   32368:	stmdami	r9!, {r4, sl, ip, sp}
   3236c:	addvs	pc, ip, #4, 10	; 0x1000000
   32370:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
   32374:			; <UNDEFINED> instruction: 0xf8c44641
   32378:	ldrbtmi	r5, [r8], #-1048	; 0xfffffbe8
   3237c:	strbtpl	pc, [r0], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   32380:	strbtpl	pc, [r8], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   32384:	strbtpl	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   32388:	ldrbtpl	pc, [r0], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   3238c:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   32390:	strbtcs	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   32394:			; <UNDEFINED> instruction: 0xf920f7f2
   32398:			; <UNDEFINED> instruction: 0x462a4b1e
   3239c:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
   323a0:	ldrdgt	pc, [r8], -r0
   323a4:	ldreq	pc, [r4], #-2244	; 0xfffff73c
   323a8:	stfeqd	f7, [r1], {12}
   323ac:	andgt	pc, r8, r0, asr #17
   323b0:	eorvc	pc, sp, r4, lsl #10
   323b4:			; <UNDEFINED> instruction: 0xf7d59400
   323b8:	blmi	62c668 <tcgetattr@plt+0x624f0c>
   323bc:	eorsvc	pc, sp, r4, lsl #10
   323c0:			; <UNDEFINED> instruction: 0x462a4631
   323c4:	strls	r4, [r0], #-1147	; 0xfffffb85
   323c8:	stmia	r0!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   323cc:			; <UNDEFINED> instruction: 0xf8c44b13
   323d0:			; <UNDEFINED> instruction: 0x462154f8
   323d4:			; <UNDEFINED> instruction: 0xf5044812
   323d8:	ldmpl	fp!, {r0, r1, r2, r3, r4, r7, r8, sl, sp, lr}^
   323dc:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}^
   323e0:	ldrbtcs	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   323e4:	subsvs	r6, sp, r4, lsl r0
   323e8:	mcr2	7, 7, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   323ec:	andlt	r4, r3, r0, lsr #12
   323f0:	mvnshi	lr, #12386304	; 0xbd0000
   323f4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   323f8:			; <UNDEFINED> instruction: 0xff5af7f4
   323fc:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   32400:			; <UNDEFINED> instruction: 0xff2af7f4
   32404:			; <UNDEFINED> instruction: 0x000408be
   32408:	andeq	r0, r0, sp, ror #6
   3240c:	andeq	r0, r0, r0, lsr #8
   32410:	ldrdeq	r9, [r1], -sl
   32414:			; <UNDEFINED> instruction: 0xffffebeb
   32418:			; <UNDEFINED> instruction: 0xffffe819
   3241c:	strdeq	r0, [r0], -ip
   32420:	andeq	r5, r2, r0, lsr #14
   32424:	andeq	fp, r1, r6, asr #27
   32428:	andeq	r5, r2, lr, ror #9
   3242c:			; <UNDEFINED> instruction: 0xf8d0b570
   32430:	ldrteq	r6, [r2], #1040	; 0x410
   32434:	andcs	fp, r0, r8, asr #30
   32438:			; <UNDEFINED> instruction: 0x460dd413
   3243c:			; <UNDEFINED> instruction: 0x46044912
   32440:	ldrdeq	pc, [r0], r0
   32444:			; <UNDEFINED> instruction: 0xf7d44479
   32448:	rorlt	lr, lr, #25
   3244c:	strle	r0, [r9, #-2035]	; 0xfffff80d
   32450:	addeq	pc, r4, r4, lsl #2
   32454:			; <UNDEFINED> instruction: 0xf00b4629
   32458:	stmdacc	r0, {r0, r1, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   3245c:	andcs	fp, r1, r8, lsl pc
   32460:	lfmlt	f4, 2, [r0, #-256]!	; 0xffffff00
   32464:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   32468:			; <UNDEFINED> instruction: 0xff1ef016
   3246c:			; <UNDEFINED> instruction: 0xf04f4603
   32470:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
   32474:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   32478:			; <UNDEFINED> instruction: 0xf0164478
   3247c:			; <UNDEFINED> instruction: 0x4603ff15
   32480:	rscscc	pc, pc, pc, asr #32
   32484:	ldcllt	0, cr6, [r0, #-172]!	; 0xffffff54
   32488:	andeq	r5, r2, r8, asr #13
   3248c:	andeq	r5, r2, r6, asr #13
   32490:	andeq	r5, r2, r0, lsr #13
   32494:			; <UNDEFINED> instruction: 0x4604b510
   32498:	addlt	r4, r2, sp, lsl #16
   3249c:	ldrcs	pc, [r8], #2260	; 0x8d4
   324a0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   324a4:	mcr2	7, 4, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
   324a8:	ldrcc	pc, [r8], #2260	; 0x8d4
   324ac:			; <UNDEFINED> instruction: 0xf8c43b01
   324b0:			; <UNDEFINED> instruction: 0xb10b3498
   324b4:	ldclt	0, cr11, [r0, #-8]
   324b8:	tstcs	r1, r6, lsl #20
   324bc:			; <UNDEFINED> instruction: 0xf04f9300
   324c0:	ldrbtmi	r3, [sl], #-255	; 0xffffff01
   324c4:			; <UNDEFINED> instruction: 0xf7d44623
   324c8:	andlt	lr, r2, sl, asr #27
   324cc:	svclt	0x0000bd10
   324d0:	muleq	r2, sl, r6
   324d4:			; <UNDEFINED> instruction: 0xffffe7a7
   324d8:	ldrcc	pc, [r0], #-2256	; 0xfffff730
   324dc:	vst3.16	{d27,d29,d31}, [r3 :256], r0
   324e0:	strmi	r7, [r5], -r0, lsl #6
   324e4:	ldrcc	pc, [r0], #-2240	; 0xfffff740
   324e8:	blx	fe5704ea <tcgetattr@plt+0xfe568d8e>
   324ec:			; <UNDEFINED> instruction: 0xf0054628
   324f0:	strtmi	pc, [r8], -r5, lsr #23
   324f4:	blx	b6e510 <tcgetattr@plt+0xb66db4>
   324f8:	addscc	pc, ip, #13959168	; 0xd50000
   324fc:	ldrbtmi	r4, [ip], #-3152	; 0xfffff3b0
   32500:			; <UNDEFINED> instruction: 0xf8d5b123
   32504:	smlatbcs	r1, r0, r2, r2
   32508:	ldrmi	r4, [r8, r8, lsr #12]
   3250c:	ldrbtcs	pc, [r8], #2261	; 0x8d5	; <UNPREDICTABLE>
   32510:	ldrbtcc	pc, [ip], #2261	; 0x8d5	; <UNPREDICTABLE>
   32514:			; <UNDEFINED> instruction: 0xf0002a00
   32518:			; <UNDEFINED> instruction: 0xf8c2808e
   3251c:			; <UNDEFINED> instruction: 0xf8d534fc
   32520:	stmdami	r8, {r2, r3, r4, r5, r6, r7, sl, ip, sp}^
   32524:	andsvs	r4, sl, r9, lsr #12
   32528:			; <UNDEFINED> instruction: 0xf7f44478
   3252c:			; <UNDEFINED> instruction: 0xf8d5fe47
   32530:	bfieq	r3, r0, #8, #20
   32534:			; <UNDEFINED> instruction: 0xf8d5d476
   32538:			; <UNDEFINED> instruction: 0xf7d40080
   3253c:	svcvs	0x00e8ecee
   32540:	stcl	7, cr15, [sl], #848	; 0x350
   32544:	adceq	pc, r4, #13959168	; 0xd50000
   32548:	ldcl	7, cr15, [r4, #848]	; 0x350
   3254c:	adceq	pc, ip, #13959168	; 0xd50000
   32550:	ldcl	7, cr15, [r0, #848]	; 0x350
   32554:	ldrdcc	lr, [fp], r5	; <UNPREDICTABLE>
   32558:	mulle	r1, r8, r2
   3255c:	stcl	7, cr15, [sl, #848]	; 0x350
   32560:	vmax.s8	d4, d5, d24
   32564:			; <UNDEFINED> instruction: 0xf005441c
   32568:	svcvs	0x0068f883
   3256c:	ldcl	7, cr15, [r4], {212}	; 0xd4
   32570:			; <UNDEFINED> instruction: 0xf7d46fa8
   32574:			; <UNDEFINED> instruction: 0xf505ecd2
   32578:			; <UNDEFINED> instruction: 0xf7d4702d
   3257c:			; <UNDEFINED> instruction: 0xf505ed78
   32580:			; <UNDEFINED> instruction: 0xf7d4703d
   32584:			; <UNDEFINED> instruction: 0xf8d5ed74
   32588:			; <UNDEFINED> instruction: 0xf7f20414
   3258c:			; <UNDEFINED> instruction: 0xf8d5f951
   32590:			; <UNDEFINED> instruction: 0xf7d40418
   32594:	strtmi	lr, [r0], -r2, asr #25
   32598:	ldc	7, cr15, [r6, #-848]!	; 0xfffffcb0
   3259c:	cmple	r6, r0, lsl #16
   325a0:	strbtvs	pc, [r0], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   325a4:	ands	fp, r8, r6, asr #18
   325a8:	strtmi	r6, [r0], -r2, lsr #18
   325ac:	stmdbvs	r2!, {r1, r3, r4, r8, sp, lr}
   325b0:			; <UNDEFINED> instruction: 0xf7d46013
   325b4:			; <UNDEFINED> instruction: 0xb186ecb2
   325b8:	ldmvs	r6!, {r2, r4, r5, r9, sl, lr}^
   325bc:			; <UNDEFINED> instruction: 0xf7d46820
   325c0:	stmiavs	r3!, {r2, r3, r5, r7, sl, fp, sp, lr, pc}^
   325c4:	mvnle	r2, r0, lsl #22
   325c8:	strtmi	r6, [r0], -r2, lsr #18
   325cc:	strbtcs	pc, [r4], #-2245	; 0xfffff73b	; <UNPREDICTABLE>
   325d0:			; <UNDEFINED> instruction: 0xf7d46013
   325d4:	cdpcs	12, 0, cr14, cr0, cr2, {5}
   325d8:			; <UNDEFINED> instruction: 0xf8d5d1ee
   325dc:	strcs	r0, [r0], #-1160	; 0xfffffb78
   325e0:	ldc	7, cr15, [sl], {212}	; 0xd4
   325e4:	strbteq	pc, [r8], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   325e8:	ldc	7, cr15, [r6], {212}	; 0xd4
   325ec:	strbteq	pc, [ip], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   325f0:	ldc	7, cr15, [r2], {212}	; 0xd4
   325f4:			; <UNDEFINED> instruction: 0xf7e84628
   325f8:	cdpvs	8, 14, cr15, cr8, cr11, {7}
   325fc:	stc2	7, cr15, [r2], {230}	; 0xe6
   32600:			; <UNDEFINED> instruction: 0xf7fa6868
   32604:			; <UNDEFINED> instruction: 0x4628f83b
   32608:			; <UNDEFINED> instruction: 0xf7ff606c
   3260c:	strtmi	pc, [r0], -r3, asr #30
   32610:			; <UNDEFINED> instruction: 0xf924f002
   32614:	blx	1ff0604 <tcgetattr@plt+0x1fe8ea8>
   32618:	stc2l	0, cr15, [ip, #-4]
   3261c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   32620:	ldmlt	ip!, {r1, ip, sp, lr, pc}
   32624:	addeq	pc, r4, r5, lsl #2
   32628:			; <UNDEFINED> instruction: 0xff86f009
   3262c:	strtmi	lr, [r0], -r3, lsl #15
   32630:	ldc	7, cr15, [ip, #-848]	; 0xfffffcb0
   32634:	stmdbmi	r4, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   32638:	subvs	r5, fp, r1, ror #16
   3263c:	svclt	0x0000e771
   32640:	muleq	r4, r6, r6
   32644:	andeq	r5, r2, r4, lsr r6
   32648:	strdeq	r0, [r0], -ip
   3264c:	mvnsmi	lr, #737280	; 0xb4000
   32650:			; <UNDEFINED> instruction: 0xf8df4606
   32654:	strmi	r0, [sp], -r4, lsr #12
   32658:	ldrcc	pc, [r0], #-2257	; 0xfffff72f
   3265c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   32660:			; <UNDEFINED> instruction: 0x1618f8df
   32664:	addlt	r4, r9, r8, ror r4
   32668:			; <UNDEFINED> instruction: 0x8614f8df
   3266c:	andpl	pc, r0, #54525952	; 0x3400000
   32670:	andscc	r5, ip, #4259840	; 0x410000
   32674:	stmdavs	r9, {r3, r4, r5, r6, r7, sl, lr}
   32678:			; <UNDEFINED> instruction: 0xf04f6011
   3267c:	ldreq	r0, [sl, #256]	; 0x100
   32680:	addshi	pc, lr, r0, lsl #2
   32684:			; <UNDEFINED> instruction: 0xf0002e00
   32688:	ldmdavs	r4!, {r3, r4, r5, r7, r8, pc}
   3268c:			; <UNDEFINED> instruction: 0xc004f8b6
   32690:			; <UNDEFINED> instruction: 0xf8d62cd8
   32694:			; <UNDEFINED> instruction: 0xf1ac9014
   32698:	vqsub.s8	d0, d0, d0
   3269c:	stclcs	0, cr8, [r7], {145}	; 0x91
   326a0:	adchi	pc, r3, r0, asr #4
   326a4:	ldccs	12, cr3, [r0], {200}	; 0xc8
   326a8:	addhi	pc, sl, r0, lsl #4
   326ac:			; <UNDEFINED> instruction: 0xf014e8df
   326b0:	addeq	r0, r8, sp, ror #1
   326b4:	addeq	r0, r8, r8, lsl #1
   326b8:	teqeq	r7, r8, lsl #1
   326bc:	addeq	r0, r8, r8, lsl #1
   326c0:	cmneq	r8, fp, asr #2
   326c4:	addeq	r0, r8, r8, lsl #1
   326c8:	addeq	r0, r8, r7, lsl #3
   326cc:	sbceq	r0, r5, r8, lsl #1
   326d0:	bcs	329ec <tcgetattr@plt+0x2b290>
   326d4:	adcshi	pc, r8, #0
   326d8:			; <UNDEFINED> instruction: 0xf81c44cc
   326dc:	blcs	41728 <tcgetattr@plt+0x39fcc>
   326e0:	adcshi	pc, r2, #64	; 0x40
   326e4:	strbmi	r2, [r8], -r1, lsl #2
   326e8:	mrc	7, 6, APSR_nzcv, cr8, cr4, {6}
   326ec:			; <UNDEFINED> instruction: 0xf0402800
   326f0:	strbmi	r8, [r8], -r9, ror #4
   326f4:	ldc2l	0, cr15, [r8, #88]	; 0x58
   326f8:			; <UNDEFINED> instruction: 0xf8df67a8
   326fc:	strbmi	r0, [sl], -r8, lsl #11
   32700:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   32704:	ldc2l	7, cr15, [sl, #-976]	; 0xfffffc30
   32708:	stclcs	8, cr6, [sl], #-208	; 0xffffff30
   3270c:			; <UNDEFINED> instruction: 0xf8d5d158
   32710:			; <UNDEFINED> instruction: 0xf8d50080
   32714:	vst3.8	{d19-d21}, [r3 :64], r0
   32718:			; <UNDEFINED> instruction: 0xf8c52380
   3271c:	stmdavc	r3, {r4, sl, ip, sp}
   32720:			; <UNDEFINED> instruction: 0xf0002b00
   32724:			; <UNDEFINED> instruction: 0xf01681f0
   32728:			; <UNDEFINED> instruction: 0x4602fdbf
   3272c:			; <UNDEFINED> instruction: 0xf8df9005
   32730:			; <UNDEFINED> instruction: 0x46290558
   32734:	ldrbtmi	r6, [r8], #-42	; 0xffffffd6
   32738:	stc2l	7, cr15, [r0, #-976]	; 0xfffffc30
   3273c:	ldrcc	pc, [r0], #-2261	; 0xfffff72b
   32740:			; <UNDEFINED> instruction: 0xf100049e
   32744:	stmdbvs	sl!, {r0, r2, r4, r9, pc}^
   32748:	eorle	r1, r4, r1, asr ip
   3274c:	streq	pc, [r4], #261	; 0x105
   32750:	strtmi	r6, [r9], -fp, ror #31
   32754:			; <UNDEFINED> instruction: 0xf0094620
   32758:	stmdacs	r0, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   3275c:	eorshi	pc, r9, #64	; 0x40
   32760:	ldrcc	pc, [r0], #-2261	; 0xfffff72b
   32764:	bicseq	r4, pc, #32, 12	; 0x2000000
   32768:			; <UNDEFINED> instruction: 0xf8d5bf42
   3276c:			; <UNDEFINED> instruction: 0xf0422220
   32770:			; <UNDEFINED> instruction: 0xf8c50208
   32774:	orrseq	r2, lr, #32, 4
   32778:			; <UNDEFINED> instruction: 0xf8d5bf42
   3277c:			; <UNDEFINED> instruction: 0xf043322c
   32780:			; <UNDEFINED> instruction: 0xf8c50301
   32784:			; <UNDEFINED> instruction: 0xf00a322c
   32788:			; <UNDEFINED> instruction: 0xf8d5fdc1
   3278c:			; <UNDEFINED> instruction: 0xf0433410
   32790:			; <UNDEFINED> instruction: 0xf8c50301
   32794:			; <UNDEFINED> instruction: 0xf8df3410
   32798:			; <UNDEFINED> instruction: 0xf00324f4
   3279c:			; <UNDEFINED> instruction: 0xf8580304
   327a0:	ldmdavs	r2, {r1, sp}
   327a4:	tstle	fp, r3, lsl r3
   327a8:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   327ac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   327b0:	addsmi	r6, sp, #1769472	; 0x1b0000
   327b4:			; <UNDEFINED> instruction: 0xf8d5d104
   327b8:	stmdblt	fp, {r3, r4, r5, r6, r7, sl, ip, sp}
   327bc:	stc2l	7, cr15, [r2, #856]!	; 0x358
   327c0:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   327c4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   327c8:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   327cc:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
   327d0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   327d4:	subsmi	r6, r1, sl, lsl r8
   327d8:	andeq	pc, r0, #79	; 0x4f
   327dc:	andhi	pc, sl, #64	; 0x40
   327e0:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   327e4:	pop	{r0, r3, ip, sp, pc}
   327e8:	stclcs	3, cr8, [r6], #-960	; 0xfffffc40
   327ec:	stclcs	8, cr13, [r3], #-128	; 0xffffff80
   327f0:	cmpeq	pc, #3768320	; 0x398000
   327f4:	eorshi	pc, r0, #0, 2
   327f8:	strbeq	pc, [r4, -r4, lsr #3]!	; <UNPREDICTABLE>
   327fc:	stmle	r4, {r3, r8, r9, sl, fp, sp}
   32800:			; <UNDEFINED> instruction: 0xf851a102
   32804:	strmi	r0, [r1], #-39	; 0xffffffd9
   32808:	svclt	0x00004708
   3280c:	andeq	r0, r0, fp, lsl #5
   32810:	andeq	r0, r0, r9, lsr #5
   32814:	andeq	r0, r0, pc, asr r2
   32818:			; <UNDEFINED> instruction: 0xfffffeff
   3281c:	andeq	r0, r0, r7, asr #4
   32820:	andeq	r0, r0, r3, lsl r2
   32824:			; <UNDEFINED> instruction: 0xfffffeff
   32828:	strdeq	r0, [r0], -r7
   3282c:			; <UNDEFINED> instruction: 0xfffffec7
   32830:	msreq	SPSR_f, r4, lsr #3
   32834:	ldmible	ip, {r2, r8, fp, sp}^
   32838:	bcs	6c748 <tcgetattr@plt+0x64fec>
   3283c:	bicshi	pc, ip, r0, asr #32
   32840:	ldrle	r0, [sp, #1625]!	; 0x659
   32844:	ldrdne	pc, [r8], #133	; 0x85
   32848:	movteq	pc, #35	; 0x23	; <UNPREDICTABLE>
   3284c:	ldrcc	pc, [r0], #-2245	; 0xfffff73b
   32850:	adcsle	r3, r5, r1, lsl #2
   32854:	strbteq	pc, [r4], -r5, lsl #2	; <UNPREDICTABLE>
   32858:			; <UNDEFINED> instruction: 0xf8d54611
   3285c:			; <UNDEFINED> instruction: 0x46304490
   32860:	stc	7, cr15, [lr], #848	; 0x350
   32864:			; <UNDEFINED> instruction: 0xf0402800
   32868:			; <UNDEFINED> instruction: 0xf10581cb
   3286c:			; <UNDEFINED> instruction: 0xf00a0084
   32870:	strtmi	pc, [r8], -sp, ror #27
   32874:			; <UNDEFINED> instruction: 0xf962f001
   32878:			; <UNDEFINED> instruction: 0xf94cf7fa
   3287c:	addsle	r2, pc, r0, lsl #24
   32880:			; <UNDEFINED> instruction: 0x46204631
   32884:			; <UNDEFINED> instruction: 0xff90f002
   32888:			; <UNDEFINED> instruction: 0x075ce79a
   3288c:	bcs	127af4 <tcgetattr@plt+0x120398>
   32890:			; <UNDEFINED> instruction: 0x81baf240
   32894:			; <UNDEFINED> instruction: 0x0114f1bc
   32898:			; <UNDEFINED> instruction: 0xf8504648
   3289c:	andle	r4, r5, r4, lsl #22
   328a0:			; <UNDEFINED> instruction: 0xf81c4484
   328a4:	blcs	41900 <tcgetattr@plt+0x3a1a4>
   328a8:			; <UNDEFINED> instruction: 0x81b2f040
   328ac:	strtmi	sl, [r2], -r8, lsl #30
   328b0:	stmdaeq	ip, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
   328b4:			; <UNDEFINED> instruction: 0xf7e44643
   328b8:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   328bc:	cmnhi	ip, r0, asr #32	; <UNPREDICTABLE>
   328c0:			; <UNDEFINED> instruction: 0xf0002c00
   328c4:			; <UNDEFINED> instruction: 0xf8578147
   328c8:	andcs	r1, r0, #12, 24	; 0xc00
   328cc:			; <UNDEFINED> instruction: 0xf7df4620
   328d0:	stmdavs	r3, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   328d4:	blcs	440f4 <tcgetattr@plt+0x3c998>
   328d8:	teqhi	r6, r0	; <UNPREDICTABLE>
   328dc:			; <UNDEFINED> instruction: 0xf0002b01
   328e0:			; <UNDEFINED> instruction: 0xf8d8811c
   328e4:	strtmi	r1, [r0], -r0
   328e8:			; <UNDEFINED> instruction: 0xff1cf7e4
   328ec:	ldrmi	r2, [sl], -r0, lsl #6
   328f0:	ldmdavs	r0!, {r0, r3, r4, r9, sl, lr}^
   328f4:	mcr2	7, 1, pc, cr14, cr15, {6}	; <UNPREDICTABLE>
   328f8:	strtmi	r4, [r8], -r1, lsl #12
   328fc:	stc2	7, cr15, [r2, #892]!	; 0x37c
   32900:	stmiami	r6!, {r0, r2, r5, r6, r7, r8, fp, lr}^
   32904:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   32908:			; <UNDEFINED> instruction: 0xf7df4478
   3290c:	strmi	pc, [r1], -sp, lsl #29
   32910:			; <UNDEFINED> instruction: 0xf7df4628
   32914:	ldmdavs	r0!, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   32918:			; <UNDEFINED> instruction: 0xf88cf7e5
   3291c:	bcs	6c664 <tcgetattr@plt+0x64f08>
   32920:	orrhi	pc, r2, r0, asr #32
   32924:	addeq	pc, r4, r5, lsl #2
   32928:	ldrcs	pc, [r0], #2245	; 0x8c5
   3292c:			; <UNDEFINED> instruction: 0xf0099203
   32930:	bls	132054 <tcgetattr@plt+0x12a8f8>
   32934:	andls	r2, r0, #204, 2	; 0x33
   32938:	stmdavs	r8!, {r0, r1, r4, r9, sl, lr}^
   3293c:	rscscc	pc, pc, #79	; 0x4f
   32940:	blx	ffaf092e <tcgetattr@plt+0xffae91d2>
   32944:	bcs	6c63c <tcgetattr@plt+0x64ee0>
   32948:	msrhi	SPSR_fx, r0, asr #32
   3294c:			; <UNDEFINED> instruction: 0xf53f0498
   32950:	qasxmi	sl, r8, r7
   32954:			; <UNDEFINED> instruction: 0xf95ef7fe
   32958:	addeq	pc, r4, r5, lsl #2
   3295c:	ldc2l	0, cr15, [r6], {10}
   32960:			; <UNDEFINED> instruction: 0xf8d8f7fa
   32964:			; <UNDEFINED> instruction: 0xf0014628
   32968:			; <UNDEFINED> instruction: 0xf8d5f8e9
   3296c:	blcs	3fbb4 <tcgetattr@plt+0x38458>
   32970:	svcge	0x0026f43f
   32974:	strtmi	r4, [r9], -sl, asr #17
   32978:			; <UNDEFINED> instruction: 0xf7f64478
   3297c:			; <UNDEFINED> instruction: 0xe71ffef3
   32980:			; <UNDEFINED> instruction: 0xf0402a00
   32984:	blmi	ff212eb0 <tcgetattr@plt+0xff20b754>
   32988:			; <UNDEFINED> instruction: 0xf85849c7
   3298c:	ldrbtmi	r3, [r9], #-3
   32990:			; <UNDEFINED> instruction: 0xf7f86818
   32994:	stmdavc	r3, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
   32998:	blcs	441b0 <tcgetattr@plt+0x3ca54>
   3299c:	addshi	pc, pc, r0, asr #32
   329a0:	andcs	r4, r8, r2, asr #25
   329a4:	andls	r4, r0, ip, ror r4
   329a8:	stmdavs	r8!, {r0, r1, r5, r9, sl, lr}^
   329ac:	rscscc	pc, pc, #79	; 0x4f
   329b0:			; <UNDEFINED> instruction: 0xf7f921d1
   329b4:	stmdavs	r8!, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   329b8:	mrc2	7, 3, pc, cr10, cr9, {7}
   329bc:	vabd.s8	d30, d2, d0
   329c0:	addsmi	r0, sl, #4, 6	; 0x10000000
   329c4:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
   329c8:	strbmi	sl, [r9], -r8, lsl #24
   329cc:	andeq	pc, r8, r4, lsr #3
   329d0:	b	ff070928 <tcgetattr@plt+0xff0691cc>
   329d4:	addscc	pc, ip, #13959168	; 0xd50000
   329d8:			; <UNDEFINED> instruction: 0xf43f2b00
   329dc:			; <UNDEFINED> instruction: 0xf854aef1
   329e0:	bcs	3da08 <tcgetattr@plt+0x362ac>
   329e4:	ldrdcs	fp, [r1, -ip]
   329e8:	adcne	pc, r8, #12910592	; 0xc50000
   329ec:	addhi	pc, r1, r0, lsl #6
   329f0:	adccs	pc, r0, #13959168	; 0xd50000
   329f4:	ldrmi	r4, [r8, r8, lsr #12]
   329f8:	strtmi	lr, [r8], -r2, ror #13
   329fc:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   32a00:	bcs	16c580 <tcgetattr@plt+0x164e24>
   32a04:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   32a08:	ldrdcc	pc, [r0], -r9
   32a0c:	stmiami	r8!, {r0, r3, r5, r9, sl, lr}
   32a10:	ldrbtmi	r6, [r8], #-299	; 0xfffffed5
   32a14:			; <UNDEFINED> instruction: 0xf7f4692a
   32a18:	ldmdavs	r4!, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   32a1c:	bcs	6c3f8 <tcgetattr@plt+0x64c9c>
   32a20:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
   32a24:			; <UNDEFINED> instruction: 0xf81c44cc
   32a28:	blcs	41a74 <tcgetattr@plt+0x3a318>
   32a2c:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
   32a30:			; <UNDEFINED> instruction: 0x4648213d
   32a34:	stc	7, cr15, [ip], {212}	; 0xd4
   32a38:	mcrvs	1, 7, fp, cr8, cr8, {0}
   32a3c:			; <UNDEFINED> instruction: 0xf7e64649
   32a40:	ldmmi	ip, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   32a44:	strtmi	r4, [r9], -sl, asr #12
   32a48:			; <UNDEFINED> instruction: 0xf7f44478
   32a4c:	ldmdavs	r4!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   32a50:	bcs	6c3c4 <tcgetattr@plt+0x64c68>
   32a54:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
   32a58:			; <UNDEFINED> instruction: 0x46296932
   32a5c:			; <UNDEFINED> instruction: 0x616a4896
   32a60:			; <UNDEFINED> instruction: 0xf7f44478
   32a64:	ldmdavs	r4!, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   32a68:	bcs	6c3ac <tcgetattr@plt+0x64c50>
   32a6c:	rscshi	pc, r8, r0
   32a70:			; <UNDEFINED> instruction: 0xf81c44cc
   32a74:	blcs	41ac0 <tcgetattr@plt+0x3a364>
   32a78:	rscshi	pc, r2, r0, asr #32
   32a7c:			; <UNDEFINED> instruction: 0xf0164648
   32a80:			; <UNDEFINED> instruction: 0x464afc13
   32a84:			; <UNDEFINED> instruction: 0xf8c54629
   32a88:	stmmi	ip, {r7}
   32a8c:			; <UNDEFINED> instruction: 0xf7f44478
   32a90:	ldmdavs	r4!, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   32a94:	bcs	16c380 <tcgetattr@plt+0x164c24>
   32a98:	rschi	pc, sl, r0, asr #32
   32a9c:	ldrdcs	pc, [r0], -r9
   32aa0:	stmmi	r7, {r0, r3, r5, r9, sl, lr}
   32aa4:			; <UNDEFINED> instruction: 0xf8c54313
   32aa8:	ldrbtmi	r3, [r8], #-1040	; 0xfffffbf0
   32aac:	blx	fe1f0a86 <tcgetattr@plt+0xfe1e932a>
   32ab0:			; <UNDEFINED> instruction: 0xe62a6834
   32ab4:			; <UNDEFINED> instruction: 0xf0002a00
   32ab8:	strbmi	r8, [ip], #187	; 0xbb
   32abc:	ldccc	8, cr15, [r1], {28}
   32ac0:			; <UNDEFINED> instruction: 0xf0402b00
   32ac4:			; <UNDEFINED> instruction: 0x464880b5
   32ac8:	blx	ffbeeb2a <tcgetattr@plt+0xffbe73ce>
   32acc:	strtmi	r4, [r9], -sl, asr #12
   32ad0:	ldmdami	ip!, {r3, r5, r6, r7, r8, r9, sl, sp, lr}^
   32ad4:			; <UNDEFINED> instruction: 0xf7f44478
   32ad8:	ldmdavs	r4!, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   32adc:			; <UNDEFINED> instruction: 0xf007e615
   32ae0:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   32ae4:	svcge	0x005cf47f
   32ae8:			; <UNDEFINED> instruction: 0xf7d44620
   32aec:	andcc	lr, r1, ip, lsr #24
   32af0:	svcne	0x0021e759
   32af4:	adceq	pc, r4, #13959168	; 0xd50000
   32af8:	ldc	7, cr15, [r4], {212}	; 0xd4
   32afc:	addscc	pc, ip, #13959168	; 0xd50000
   32b00:	adcne	pc, r8, #13959168	; 0xd50000
   32b04:	ldmdbmi	r0!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   32b08:	stmdbvs	sl!, {r3, sl, fp, sp, pc}
   32b0c:	ldrbtmi	sl, [r9], #-2053	; 0xfffff7fb
   32b10:	stc2	0, cr15, [r4], {22}
   32b14:	stccs	8, cr15, [ip], {84}	; 0x54
   32b18:	stmvs	r6, {r0, r3, r9, sl, sp, lr, pc}
   32b1c:	stcne	8, cr15, [ip], {87}	; 0x57
   32b20:			; <UNDEFINED> instruction: 0xf7e44620
   32b24:			; <UNDEFINED> instruction: 0x4630fdff
   32b28:	ldc2	7, cr15, [ip, #892]	; 0x37c
   32b2c:	strtmi	r4, [r8], -r1, lsl #12
   32b30:	stc2	7, cr15, [r8], {223}	; 0xdf
   32b34:			; <UNDEFINED> instruction: 0xf7d44630
   32b38:			; <UNDEFINED> instruction: 0xf8d5e9f0
   32b3c:			; <UNDEFINED> instruction: 0xf0433410
   32b40:			; <UNDEFINED> instruction: 0xf8c50304
   32b44:			; <UNDEFINED> instruction: 0xe63b3410
   32b48:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   32b4c:	blx	feb6ebae <tcgetattr@plt+0xfeb67452>
   32b50:	strb	r4, [r3, r6, lsl #12]!
   32b54:	andcs	r2, r1, r4, lsl #2
   32b58:	blx	18eebba <tcgetattr@plt+0x18e745e>
   32b5c:	strmi	r2, [r6], -r1, lsl #8
   32b60:			; <UNDEFINED> instruction: 0xf8c8485b
   32b64:	ldrbtmi	r6, [r8], #-0
   32b68:	blx	fe7eebca <tcgetattr@plt+0xfe7e746e>
   32b6c:			; <UNDEFINED> instruction: 0xe6aa6030
   32b70:			; <UNDEFINED> instruction: 0xf8d54b58
   32b74:			; <UNDEFINED> instruction: 0xf85802b0
   32b78:			; <UNDEFINED> instruction: 0xf8c53003
   32b7c:			; <UNDEFINED> instruction: 0xf7d4329c
   32b80:			; <UNDEFINED> instruction: 0xf8d5eaba
   32b84:			; <UNDEFINED> instruction: 0xf8d53410
   32b88:	ldrbeq	r0, [ip], #-684	; 0xfffffd54
   32b8c:	adcseq	pc, r0, #12910592	; 0xc50000
   32b90:	movwcs	sp, #1064	; 0x428
   32b94:	rscscc	pc, pc, #79	; 0x4f
   32b98:	bicscs	r9, r4, r0, lsl #6
   32b9c:			; <UNDEFINED> instruction: 0xf04f6868
   32ba0:			; <UNDEFINED> instruction: 0xf7f934ff
   32ba4:	stmdbvs	r8!, {r0, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   32ba8:	sbcmi	pc, r8, r5, asr #17
   32bac:	stc	7, cr15, [r4, #848]!	; 0x350
   32bb0:	ldrcc	pc, [r0], #-2261	; 0xfffff72b
   32bb4:	strb	r6, [lr, #364]!	; 0x16c
   32bb8:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   32bbc:	blx	1d6ec1e <tcgetattr@plt+0x1d674c2>
   32bc0:	str	r4, [fp, r6, lsl #12]!
   32bc4:	blx	fe56ebea <tcgetattr@plt+0xfe56748e>
   32bc8:			; <UNDEFINED> instruction: 0xf016b188
   32bcc:	strvs	pc, [r8, sp, ror #22]!
   32bd0:	stmdbvs	r8!, {r0, r1, r4, r7, r8, sl, sp, lr, pc}^
   32bd4:	ldc	7, cr15, [r0, #848]	; 0x350
   32bd8:	rscscc	pc, pc, #79	; 0x4f
   32bdc:	ldrcc	pc, [r0], #-2261	; 0xfffff72b
   32be0:	ldrb	r6, [r8, #362]	; 0x16a
   32be4:	ldrbtmi	r4, [r9], #-2365	; 0xfffff6c3
   32be8:	b	ffc70b40 <tcgetattr@plt+0xffc693e4>
   32bec:	ldmdami	ip!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   32bf0:			; <UNDEFINED> instruction: 0xe7ea4478
   32bf4:	ldmib	ip!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32bf8:	ldrbtmi	r4, [r8], #-2106	; 0xfffff7c6
   32bfc:	blx	1670bd6 <tcgetattr@plt+0x166947a>
   32c00:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   32c04:	blx	a70bde <tcgetattr@plt+0xa69482>
   32c08:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   32c0c:	blx	1470be6 <tcgetattr@plt+0x146948a>
   32c10:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   32c14:	blx	1370bee <tcgetattr@plt+0x1369492>
   32c18:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   32c1c:	blx	1270bf6 <tcgetattr@plt+0x126949a>
   32c20:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   32c24:	blx	1170bfe <tcgetattr@plt+0x11694a2>
   32c28:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   32c2c:	blx	1070c06 <tcgetattr@plt+0x10694aa>
   32c30:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   32c34:	blx	f70c0e <tcgetattr@plt+0xf694b2>
   32c38:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
   32c3c:	blx	e70c16 <tcgetattr@plt+0xe694ba>
   32c40:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   32c44:	blx	d70c1e <tcgetattr@plt+0xd694c2>
   32c48:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   32c4c:	blx	c70c26 <tcgetattr@plt+0xc694ca>
   32c50:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   32c54:	blx	b70c2e <tcgetattr@plt+0xb694d2>
   32c58:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   32c5c:	blx	a70c36 <tcgetattr@plt+0xa694da>
   32c60:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   32c64:	blx	970c3e <tcgetattr@plt+0x9694e2>
   32c68:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   32c6c:	blx	870c46 <tcgetattr@plt+0x8694ea>
   32c70:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   32c74:	blx	770c4e <tcgetattr@plt+0x7694f2>
   32c78:	andeq	r0, r4, r0, lsr r5
   32c7c:	andeq	r0, r0, r8, ror r3
   32c80:	andeq	r0, r4, r0, lsr #10
   32c84:	andeq	r5, r2, lr, asr r5
   32c88:	andeq	r5, r2, lr, lsl #12
   32c8c:	andeq	r0, r0, ip, asr #8
   32c90:	strdeq	r0, [r0], -ip
   32c94:	andeq	r0, r4, r6, asr #7
   32c98:			; <UNDEFINED> instruction: 0xffffe2e7
   32c9c:	andeq	r5, r2, r0, lsr #9
   32ca0:	andeq	r4, r2, r0, lsl #2
   32ca4:	ldrdeq	r0, [r0], -r8
   32ca8:	andeq	r3, r2, sl, lsr #18
   32cac:	andeq	fp, r1, r0, lsl r8
   32cb0:	andeq	r5, r2, r2, lsl #6
   32cb4:	andeq	r5, r2, ip, lsl #5
   32cb8:	andeq	r5, r2, r8, lsr r2
   32cbc:	muleq	r2, r8, r1
   32cc0:	strdeq	r5, [r2], -lr
   32cc4:	andeq	r5, r2, r4, lsl r1
   32cc8:	andeq	r5, r2, sl, lsr #4
   32ccc:	andeq	r9, r1, sl, lsr #2
   32cd0:	andeq	sl, r1, r2, lsr fp
   32cd4:	strdeq	r0, [r0], -r4
   32cd8:	ldrdeq	r5, [r2], -sl
   32cdc:	andeq	r5, r2, r6, ror r1
   32ce0:	muleq	r2, ip, r9
   32ce4:	strdeq	r5, [r2], -r6
   32ce8:	andeq	r4, r2, sl, ror #25
   32cec:	andeq	r5, r2, sl, asr r1
   32cf0:	andeq	r5, r2, sl, ror #2
   32cf4:	andeq	r5, r2, sl, ror #3
   32cf8:	andeq	r5, r2, r2, lsr #3
   32cfc:	andeq	r5, r2, lr, lsr #3
   32d00:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   32d04:	andeq	r5, r2, sl, ror r0
   32d08:	strheq	r5, [r2], -r2
   32d0c:	strdeq	r4, [r2], -sl
   32d10:	andeq	r8, r1, r6, asr #23
   32d14:	andeq	r4, r2, r2, lsl pc
   32d18:	andeq	r4, r2, r2, lsr #31
   32d1c:	andeq	r5, r2, r2, lsl r0
   32d20:	andeq	r4, r2, sl, lsl pc
   32d24:	ldrcc	pc, [r0], #2256	; 0x8d0
   32d28:			; <UNDEFINED> instruction: 0xf8d0b1e3
   32d2c:	ldrlt	r3, [r0, #-1040]!	; 0xfffffbf0
   32d30:	strpl	pc, [r0, #1043]	; 0x413
   32d34:	strmi	fp, [r4], -r3, lsl #1
   32d38:	andlt	sp, r3, r1
   32d3c:	addcc	fp, r4, r0, lsr sp
   32d40:	blx	fefeed6c <tcgetattr@plt+0xfefe7610>
   32d44:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
   32d48:	strls	r4, [r0, #-1579]	; 0xfffff9d5
   32d4c:	subeq	pc, r0, #66	; 0x42
   32d50:			; <UNDEFINED> instruction: 0xf8c46860
   32d54:	bicscs	r2, r6, r0, lsl r4
   32d58:	rscscc	pc, pc, #79	; 0x4f
   32d5c:			; <UNDEFINED> instruction: 0xf9dcf7f9
   32d60:	ldclt	0, cr11, [r0, #-12]!
   32d64:	svclt	0x00004770
   32d68:	addlt	fp, r4, r0, ror r5
   32d6c:	ldrvs	pc, [r0], #2256	; 0x8d0
   32d70:			; <UNDEFINED> instruction: 0xf8d0b126
   32d74:			; <UNDEFINED> instruction: 0x46043410
   32d78:	strle	r0, [r1, #-1242]	; 0xfffffb26
   32d7c:	ldcllt	0, cr11, [r0, #-16]!
   32d80:	orrpl	pc, r0, #1124073472	; 0x43000000
   32d84:			; <UNDEFINED> instruction: 0xf8c0460d
   32d88:			; <UNDEFINED> instruction: 0x46013410
   32d8c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   32d90:	stc2l	7, cr15, [r8], #984	; 0x3d8
   32d94:			; <UNDEFINED> instruction: 0x46186873
   32d98:			; <UNDEFINED> instruction: 0xf7d49303
   32d9c:	blls	12d8f4 <tcgetattr@plt+0x126198>
   32da0:			; <UNDEFINED> instruction: 0xf04f4629
   32da4:	strdcc	r3, [r1], -pc	; <UNPREDICTABLE>
   32da8:	stmdavs	r0!, {ip, pc}^
   32dac:			; <UNDEFINED> instruction: 0xf9b4f7f9
   32db0:	ldcllt	0, cr11, [r0, #-16]!
   32db4:	ldrdeq	r3, [r2], -sl
   32db8:	mvnsmi	lr, #737280	; 0xb4000
   32dbc:	stmdavc	fp, {r0, r1, r7, ip, sp, pc}
   32dc0:	ldrbtmi	r4, [pc], #-3873	; 32dc8 <tcgetattr@plt+0x2b66c>
   32dc4:			; <UNDEFINED> instruction: 0xf8d0b3a3
   32dc8:			; <UNDEFINED> instruction: 0x46058490
   32dcc:	strmi	r4, [ip], -r8, lsl #12
   32dd0:	b	fee70d28 <tcgetattr@plt+0xfee695cc>
   32dd4:			; <UNDEFINED> instruction: 0xf1b81c46
   32dd8:	eorle	r0, ip, r0, lsl #30
   32ddc:			; <UNDEFINED> instruction: 0xf8d8491b
   32de0:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   32de4:	mcr2	7, 7, pc, cr6, cr7, {7}	; <UNPREDICTABLE>
   32de8:	ldrtmi	r4, [r8], -r7, lsl #12
   32dec:	b	feaf0d44 <tcgetattr@plt+0xfeae95e8>
   32df0:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   32df4:	stmdbeq	r8, {r1, r2, r8, r9, fp, sp, lr, pc}
   32df8:			; <UNDEFINED> instruction: 0xf0164648
   32dfc:			; <UNDEFINED> instruction: 0x4621f9f7
   32e00:			; <UNDEFINED> instruction: 0x46044632
   32e04:	stmia	r6!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32e08:	ldrtmi	r4, [r9], -r2, asr #12
   32e0c:			; <UNDEFINED> instruction: 0xf7d419a0
   32e10:			; <UNDEFINED> instruction: 0xf8cde8a2
   32e14:	strtmi	r9, [r3], -r0
   32e18:			; <UNDEFINED> instruction: 0xf04f6868
   32e1c:	ldrshcs	r3, [r9, #47]	; 0x2f
   32e20:			; <UNDEFINED> instruction: 0xf97af7f9
   32e24:	andlt	r4, r3, r0, lsr #12
   32e28:	mvnsmi	lr, #12386304	; 0xbd0000
   32e2c:	ldmdalt	r2!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32e30:	pop	{r0, r1, ip, sp, pc}
   32e34:	blmi	1d3dfc <tcgetattr@plt+0x1cc6a0>
   32e38:	ldmpl	fp!, {r1, r2, r8, fp, lr}^
   32e3c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   32e40:	mrc2	7, 5, pc, cr8, cr7, {7}
   32e44:	ldrb	r4, [r0, r7, lsl #12]
   32e48:	ldrdeq	pc, [r3], -r2
   32e4c:	ldrdeq	r3, [r2], -r6
   32e50:	ldrdeq	r0, [r0], -r8
   32e54:	andeq	r3, r2, ip, ror r4
   32e58:			; <UNDEFINED> instruction: 0xf8d0b538
   32e5c:			; <UNDEFINED> instruction: 0xb1fb3490
   32e60:	ldrcc	pc, [r0], #-2256	; 0xfffff730
   32e64:			; <UNDEFINED> instruction: 0xf4134604
   32e68:	tstle	r9, r0, lsl pc
   32e6c:			; <UNDEFINED> instruction: 0x460d051b
   32e70:			; <UNDEFINED> instruction: 0xf004d41b
   32e74:			; <UNDEFINED> instruction: 0xf8d4fd6d
   32e78:			; <UNDEFINED> instruction: 0xb12b3468
   32e7c:	movwcs	lr, #2517	; 0x9d5
   32e80:			; <UNDEFINED> instruction: 0xf0054620
   32e84:	cmplt	r8, r1, asr r9	; <UNPREDICTABLE>
   32e88:	strtcc	pc, [ip], #2260	; 0x8d4
   32e8c:			; <UNDEFINED> instruction: 0x4629b153
   32e90:	ldrmi	r4, [r8, r0, lsr #12]
   32e94:	stmdacs	r1, {r3, r5, r8, ip, sp, pc}
   32e98:	strtmi	sp, [r0], -r4, lsl #2
   32e9c:	mrc2	7, 5, pc, cr10, cr13, {7}
   32ea0:	ldclt	0, cr2, [r8, #-0]
   32ea4:			; <UNDEFINED> instruction: 0xf7fd4620
   32ea8:	stmdbmi	r6, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   32eac:	stmdami	r6, {r1, r3, r5, r9, sl, lr}
   32eb0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   32eb4:	blx	fee70e3a <tcgetattr@plt+0xfee696de>
   32eb8:	strtmi	r4, [r0], -r1, lsl #12
   32ebc:	blx	ff0f0e40 <tcgetattr@plt+0xff0e96e4>
   32ec0:	ldclt	0, cr2, [r8, #-4]!
   32ec4:			; <UNDEFINED> instruction: 0xffffe105
   32ec8:	andeq	r4, r2, r6, ror #30
   32ecc:	svcmi	0x00f0e92d
   32ed0:			; <UNDEFINED> instruction: 0x2678f8df
   32ed4:	blhi	ee390 <tcgetattr@plt+0xe6c34>
   32ed8:			; <UNDEFINED> instruction: 0x3674f8df
   32edc:			; <UNDEFINED> instruction: 0xf8df447a
   32ee0:	ldmpl	r3, {r2, r4, r5, r6, r9, sl, ip, sp, pc}^
   32ee4:	ldrbtmi	fp, [fp], #141	; 0x8d
   32ee8:	movwls	r6, #47131	; 0xb81b
   32eec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   32ef0:			; <UNDEFINED> instruction: 0x3664f8df
   32ef4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   32ef8:	movwls	r6, #14364	; 0x381c
   32efc:			; <UNDEFINED> instruction: 0xf0002c00
   32f00:			; <UNDEFINED> instruction: 0xf8df80e5
   32f04:	vst1.16	{d19-d21}, [pc :64], r8
   32f08:	vsubhn.i16	d22, q8, <illegal reg q1.5>
   32f0c:			; <UNDEFINED> instruction: 0xf8cd3600
   32f10:	ldrbtmi	fp, [fp], #-8
   32f14:			; <UNDEFINED> instruction: 0xf8df9304
   32f18:	ldrbtmi	r3, [fp], #-1608	; 0xfffff9b8
   32f1c:	bcc	46e744 <tcgetattr@plt+0x466fe8>
   32f20:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   32f24:	strle	r0, [r5, #-1885]!	; 0xfffff8a3
   32f28:	strtle	r0, [r3], #-1496	; 0xfffffa28
   32f2c:	adceq	pc, r4, #212, 16	; 0xd40000
   32f30:	b	ff3f0e88 <tcgetattr@plt+0xff3e972c>
   32f34:			; <UNDEFINED> instruction: 0xf8d4b9f0
   32f38:			; <UNDEFINED> instruction: 0xf7d402ac
   32f3c:	stmiblt	r8, {r1, r3, r6, r7, r9, fp, sp, lr, pc}^
   32f40:	adcseq	pc, r0, #212, 16	; 0xd40000
   32f44:	b	ff170e9c <tcgetattr@plt+0xff169740>
   32f48:			; <UNDEFINED> instruction: 0xf8d4b9a0
   32f4c:			; <UNDEFINED> instruction: 0x06193410
   32f50:	rschi	pc, r2, #0, 2
   32f54:			; <UNDEFINED> instruction: 0xf1046860
   32f58:	andcs	r0, r4, #88, 6	; 0x60000001
   32f5c:	andls	r2, r0, #-1073741774	; 0xc0000032
   32f60:	rscscc	pc, pc, #79	; 0x4f
   32f64:			; <UNDEFINED> instruction: 0xf8d8f7f9
   32f68:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   32f6c:	orrvc	pc, r0, #1124073472	; 0x43000000
   32f70:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   32f74:	ldrls	pc, [r0], #2260	; 0x8d4
   32f78:	svceq	0x0000f1b9
   32f7c:	addshi	pc, pc, r0
   32f80:	ldreq	pc, [r0], #-2260	; 0xfffff72c
   32f84:	vst1.8	{d18-d21}, [pc], r0
   32f88:			; <UNDEFINED> instruction: 0xf104737a
   32f8c:			; <UNDEFINED> instruction: 0xf4100584
   32f90:	stmib	sp, {r0, r8, r9, sl, ip, lr}^
   32f94:			; <UNDEFINED> instruction: 0xf0402309
   32f98:	eorsmi	r8, r0, #146	; 0x92
   32f9c:	mvnshi	pc, r0
   32fa0:	stmdavs	r1!, {r1, r8, r9, sl}
   32fa4:	eorhi	pc, r5, #0, 2
   32fa8:	ldrcs	pc, [r8, #2271]!	; 0x8df
   32fac:	uxtab16eq	r4, r3, sl, ror #8
   32fb0:	andshi	pc, ip, #0, 2
   32fb4:	ldrcc	pc, [r0, #2271]!	; 0x8df
   32fb8:			; <UNDEFINED> instruction: 0xf410447b
   32fbc:			; <UNDEFINED> instruction: 0xf0406f80
   32fc0:			; <UNDEFINED> instruction: 0xf8df8211
   32fc4:	ldrbtmi	ip, [ip], #1448	; 0x5a8
   32fc8:	cps	#0
   32fcc:			; <UNDEFINED> instruction: 0xf8df8208
   32fd0:	ldrbtmi	r0, [r8], #-1440	; 0xfffffa60
   32fd4:	andgt	lr, r0, sp, asr #19
   32fd8:	ldreq	pc, [r8, #2271]	; 0x8df
   32fdc:			; <UNDEFINED> instruction: 0xf7f44478
   32fe0:			; <UNDEFINED> instruction: 0xf8d4f8ed
   32fe4:	andmi	r0, r6, #16, 8	; 0x10000000
   32fe8:			; <UNDEFINED> instruction: 0xf8d4bf08
   32fec:			; <UNDEFINED> instruction: 0xf0003490
   32ff0:			; <UNDEFINED> instruction: 0xf8d481c8
   32ff4:			; <UNDEFINED> instruction: 0xf7d40150
   32ff8:	stmdacs	r0, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
   32ffc:	eorhi	pc, fp, #64	; 0x40
   33000:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   33004:	stmdavs	r1!, {r0, r8, r9, sl, sp}
   33008:			; <UNDEFINED> instruction: 0xf7f44478
   3300c:			; <UNDEFINED> instruction: 0xf8d4f8d7
   33010:			; <UNDEFINED> instruction: 0xf8d40410
   33014:			; <UNDEFINED> instruction: 0xf0222220
   33018:			; <UNDEFINED> instruction: 0xf0020383
   3301c:			; <UNDEFINED> instruction: 0xf0430883
   33020:			; <UNDEFINED> instruction: 0xf8c40301
   33024:	streq	r3, [r3, -r0, lsr #4]
   33028:			; <UNDEFINED> instruction: 0xf8d4d423
   3302c:	mrcvs	4, 6, r3, cr11, cr0, {4}
   33030:			; <UNDEFINED> instruction: 0xf8d3689b
   33034:			; <UNDEFINED> instruction: 0xf1baa0e0
   33038:	andsle	r0, sl, r0, lsl #30
   3303c:	ssatmi	r4, #3, r3, asr #12
   33040:	and	r4, r2, ip, lsl r6
   33044:	eormi	pc, r4, #212, 16	; 0xd40000
   33048:	blvs	91f660 <tcgetattr@plt+0x917f04>
   3304c:	ldrble	r0, [r9, #2009]!	; 0x7d9
   33050:	ldrsbtne	pc, [r4], sl	; <UNPREDICTABLE>
   33054:	strtmi	r2, [r8], -r0, lsl #4
   33058:	blx	ff4ef086 <tcgetattr@plt+0xff4e792a>
   3305c:	ldrbmi	r4, [r0], -r1, lsr #12
   33060:	ldc2l	7, cr15, [r0], #1000	; 0x3e8
   33064:	eormi	pc, r4, #212, 16	; 0xd40000
   33068:	mvnle	r2, r0, lsl #24
   3306c:	ldreq	pc, [r0], #-2266	; 0xfffff726
   33070:	eorsmi	r4, r0, #84, 12	; 0x5400000
   33074:	orrshi	pc, r7, r0, asr #32
   33078:	eorcc	pc, r0, #212, 16	; 0xd40000
   3307c:			; <UNDEFINED> instruction: 0xf8d42200
   33080:			; <UNDEFINED> instruction: 0x462810b4
   33084:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   33088:	movweq	lr, #35395	; 0x8a43
   3308c:	eorcc	pc, r0, #196, 16	; 0xc40000
   33090:	blx	fedef0be <tcgetattr@plt+0xfede7962>
   33094:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   33098:	movtvc	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   3309c:	orrvs	pc, r3, #587202560	; 0x23000000
   330a0:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   330a4:			; <UNDEFINED> instruction: 0xf0402f00
   330a8:			; <UNDEFINED> instruction: 0xf8d4818b
   330ac:	vst3.32	{d9-d11}, [r3 :64], r0
   330b0:	stmdblt	r7!, {r0, r8, r9, sl, ip, lr}
   330b4:	strtcc	pc, [r8], #2260	; 0x8d4
   330b8:			; <UNDEFINED> instruction: 0xf0002b00
   330bc:			; <UNDEFINED> instruction: 0xf8d480f3
   330c0:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   330c4:	svcge	0x002cf47f
   330c8:	ldrdlt	pc, [r8], -sp
   330cc:	strtcc	pc, [ip], #2271	; 0x8df
   330d0:	strtne	pc, [ip], #2271	; 0x8df
   330d4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   330d8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   330dc:	stc2	7, cr15, [r4, #988]	; 0x3dc
   330e0:	strtcc	pc, [r0], #2271	; 0x8df
   330e4:	mvnscc	pc, pc, asr #32
   330e8:			; <UNDEFINED> instruction: 0xf85b4607
   330ec:			; <UNDEFINED> instruction: 0xf0130003
   330f0:			; <UNDEFINED> instruction: 0x4606fcf9
   330f4:	eorsle	r2, fp, r0, lsl #16
   330f8:	strls	pc, [ip], #2271	; 0x8df
   330fc:	ldmeq	r0, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
   33100:	strge	pc, [r8], #2271	; 0x8df
   33104:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
   33108:	ldrbtmi	r4, [sl], #1273	; 0x4f9
   3310c:	ldmdbeq	r8!, {r0, r3, r8, ip, sp, lr, pc}
   33110:			; <UNDEFINED> instruction: 0x3118f8d6
   33114:			; <UNDEFINED> instruction: 0xf0002b00
   33118:	strcs	r8, [r0, #-195]	; 0xffffff3d
   3311c:			; <UNDEFINED> instruction: 0xf8d2685a
   33120:	smlawblt	r1, ip, r0, r1
   33124:	addsmi	r6, sl, #3360	; 0xd20
   33128:	adcshi	pc, sl, r0
   3312c:	bvs	6fc538 <tcgetattr@plt+0x6f4ddc>
   33130:	mvnsle	r2, r0, lsl #22
   33134:	streq	pc, [r1, #-453]	; 0xfffffe3b
   33138:	ldrdmi	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
   3313c:			; <UNDEFINED> instruction: 0x9602b17c
   33140:	blvs	90ecd0 <tcgetattr@plt+0x907574>
   33144:	andle	r3, r2, r1, lsl #4
   33148:	vstrcs	d11, [r0, #-124]	; 0xffffff84
   3314c:			; <UNDEFINED> instruction: 0xf023d13c
   33150:			; <UNDEFINED> instruction: 0x63230301
   33154:	eormi	pc, r4, #212, 16	; 0xd40000
   33158:	mvnsle	r2, r0, lsl #24
   3315c:	ldrtmi	r9, [r0], -r2, lsl #28
   33160:			; <UNDEFINED> instruction: 0xff48f7f5
   33164:			; <UNDEFINED> instruction: 0xf0134630
   33168:	strmi	pc, [r6], -r1, lsl #25
   3316c:	bicle	r2, pc, r0, lsl #16
   33170:	ldrcs	pc, [ip], #-2271	; 0xfffff721
   33174:	ldrbtmi	r4, [sl], #-3062	; 0xfffff40a
   33178:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3317c:	subsmi	r9, sl, fp, lsl #22
   33180:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33184:	mvnhi	pc, r0, asr #32
   33188:	ldc	0, cr11, [sp], #52	; 0x34
   3318c:	pop	{r1, r8, r9, fp, pc}
   33190:			; <UNDEFINED> instruction: 0xf8d48ff0
   33194:			; <UNDEFINED> instruction: 0xf023c008
   33198:			; <UNDEFINED> instruction: 0x63200020
   3319c:	ldrsbcs	pc, [r8], #140	; 0x8c	; <UNPREDICTABLE>
   331a0:	suble	r4, r1, r2, lsr #5
   331a4:	svceq	0x0024f013
   331a8:			; <UNDEFINED> instruction: 0xf8d4d009
   331ac:	ldreq	r3, [sl, #-356]	; 0xfffffe9c
   331b0:	ldmmi	r8!, {r0, r1, r2, r3, r5, r6, sl, ip, lr, pc}^
   331b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   331b8:	blx	ff17119a <tcgetattr@plt+0xff169a3e>
   331bc:			; <UNDEFINED> instruction: 0xf0206b20
   331c0:			; <UNDEFINED> instruction: 0x63230304
   331c4:	sbcle	r2, r2, r0, lsl #26
   331c8:	andls	r2, r9, #0, 4
   331cc:			; <UNDEFINED> instruction: 0xf8cd071a
   331d0:	ldrle	r8, [ip, #40]!	; 0x28
   331d4:			; <UNDEFINED> instruction: 0xf10469e6
   331d8:	stmibvs	r3!, {r3, r4, r5, r6, r8, r9, fp}
   331dc:	stmdavs	r2!, {r4, r6, r9, sl, lr}
   331e0:	strls	r4, [r0], -r9, asr #12
   331e4:			; <UNDEFINED> instruction: 0xffeaf7f3
   331e8:			; <UNDEFINED> instruction: 0xf7d34658
   331ec:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
   331f0:	adcshi	pc, ip, r0
   331f4:	mrscs	r2, R9_usr
   331f8:			; <UNDEFINED> instruction: 0xf7d34658
   331fc:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
   33200:	adchi	pc, sp, r0
   33204:	ldrdcc	pc, [ip, r4]!
   33208:	andcs	fp, r0, #-1073741814	; 0xc000000a
   3320c:	ldrbmi	r2, [r8], -r1, lsl #2
   33210:	mcr	7, 1, pc, cr0, cr3, {6}	; <UNPREDICTABLE>
   33214:			; <UNDEFINED> instruction: 0x4658b930
   33218:	svc	0x0028f7d3
   3321c:	ldrbmi	sl, [r8], -r9, lsl #18
   33220:	stmda	r6, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33224:	ldr	r6, [r2, r3, lsr #22]
   33228:	teqcs	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   3322c:	lslvc	pc, r4, #10	; <UNPREDICTABLE>
   33230:			; <UNDEFINED> instruction: 0xd1b7428a
   33234:	ldmdavs	r6, {r0, r1, r9, fp, ip, pc}
   33238:	ldr	fp, [r3, r6, lsr #18]!
   3323c:	ldrbtvs	pc, [r8], #2262	; 0x8d6	; <UNPREDICTABLE>
   33240:	adcle	r2, pc, r0, lsl #28
   33244:	ldrcs	pc, [r0], #2262	; 0x8d6
   33248:	rscsle	r2, r7, r0, lsl #20
   3324c:	ldrne	pc, [r0], #-2262	; 0xfffff72a
   33250:	ldrble	r0, [r3, #1033]!	; 0x409
   33254:	ldrdne	pc, [ip], r2
   33258:	rscle	r2, pc, r0, lsl #18
   3325c:	ldmvs	r2, {r1, r4, r6, r7, r9, sl, fp, sp, lr}
   33260:			; <UNDEFINED> instruction: 0xd1eb4594
   33264:			; <UNDEFINED> instruction: 0xf1400699
   33268:			; <UNDEFINED> instruction: 0xf8d480ed
   3326c:	ldreq	r3, [r9, #-356]	; 0xfffffe9c
   33270:	mrshi	pc, (UNDEF: 91)	; <UNPREDICTABLE>
   33274:	strtmi	r4, [r1], -r8, asr #17
   33278:			; <UNDEFINED> instruction: 0xf7f64478
   3327c:			; <UNDEFINED> instruction: 0xf8d6fb63
   33280:			; <UNDEFINED> instruction: 0x21000490
   33284:	blx	fe46f294 <tcgetattr@plt+0xfe467b38>
   33288:			; <UNDEFINED> instruction: 0xf0406b20
   3328c:			; <UNDEFINED> instruction: 0x63230304
   33290:	stmibmi	r2, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   33294:	svcvs	0x00202203
   33298:			; <UNDEFINED> instruction: 0xf7d44479
   3329c:	str	lr, [r8, r2, ror #19]
   332a0:	strb	r2, [r9, -r1, lsl #10]
   332a4:	ldrdcc	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
   332a8:			; <UNDEFINED> instruction: 0xf8d94628
   332ac:			; <UNDEFINED> instruction: 0xf8d3a084
   332b0:			; <UNDEFINED> instruction: 0xf8dbb008
   332b4:			; <UNDEFINED> instruction: 0xf8d990d8
   332b8:			; <UNDEFINED> instruction: 0xf8d8813c
   332bc:			; <UNDEFINED> instruction: 0xf0097024
   332c0:	strtmi	pc, [r8], -r7, lsr #31
   332c4:	stc2l	0, cr15, [r6, #-36]	; 0xffffffdc
   332c8:	bge	29def0 <tcgetattr@plt+0x296794>
   332cc:	andls	sl, r0, #98304	; 0x18000
   332d0:	bge	204b78 <tcgetattr@plt+0x1fd41c>
   332d4:	blx	1c6f302 <tcgetattr@plt+0x1c67ba6>
   332d8:	ldrdcc	pc, [ip], -r8
   332dc:	ldrdcs	pc, [r8], -r9	; <UNPREDICTABLE>
   332e0:			; <UNDEFINED> instruction: 0xe018f8dd
   332e4:	ldrbmi	r4, [r3, #-1043]!	; 0xfffffbed
   332e8:	addhi	pc, r6, r0, lsl #1
   332ec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   332f0:	streq	pc, [r1, -r7, lsr #32]
   332f4:	strbmi	r4, [sl], -r9, asr #12
   332f8:			; <UNDEFINED> instruction: 0xf0094628
   332fc:	mrc	13, 0, APSR_nzcv, cr8, cr1, {1}
   33300:			; <UNDEFINED> instruction: 0x46501a10
   33304:	ldc2l	7, cr15, [r0], #-988	; 0xfffffc24
   33308:	movweq	lr, #6736	; 0x1a50
   3330c:			; <UNDEFINED> instruction: 0xf8dbd014
   33310:	vld4.<illegal width 64>	{d3-d6}, [r7 :128], r0
   33314:	blcs	49128 <tcgetattr@plt+0x419cc>
   33318:	rscshi	pc, r4, r0
   3331c:	teqcs	ip, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   33320:	eorcc	pc, r4, #13828096	; 0xd30000
   33324:	ldrbeq	r6, [r2], #2642	; 0xa52
   33328:			; <UNDEFINED> instruction: 0xf447bf48
   3332c:	blcs	49134 <tcgetattr@plt+0x419d8>
   33330:	ldrbteq	sp, [r8], #500	; 0x1f4
   33334:	rschi	pc, r6, r0, asr #2
   33338:	strbtcc	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   3333c:	vld4.8	{d11,d13,d15,d17}, [r7], fp
   33340:	strbmi	r6, [r2], -r0, lsl #15
   33344:			; <UNDEFINED> instruction: 0x46284639
   33348:	blx	16ef374 <tcgetattr@plt+0x16e7c18>
   3334c:			; <UNDEFINED> instruction: 0xf0094628
   33350:			; <UNDEFINED> instruction: 0xf8d4fca5
   33354:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   33358:	cfstrdge	mvd15, [r2, #508]!	; 0x1fc
   3335c:			; <UNDEFINED> instruction: 0x4601e6b4
   33360:			; <UNDEFINED> instruction: 0xf04f4622
   33364:			; <UNDEFINED> instruction: 0xf7fd30ff
   33368:	strb	pc, [fp, -r1, lsr #25]	; <UNPREDICTABLE>
   3336c:	strmi	r4, [r2], -ip, lsl #23
   33370:	mvnscc	pc, pc, asr #32
   33374:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
   33378:			; <UNDEFINED> instruction: 0xf7d49400
   3337c:	ldr	lr, [r9, -r8, asr #17]!
   33380:	cdpvs	6, 13, cr4, cr11, cr11, {2}
   33384:			; <UNDEFINED> instruction: 0xf8d3689b
   33388:	blcs	3f710 <tcgetattr@plt+0x37fb4>
   3338c:	mcrge	4, 2, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   33390:			; <UNDEFINED> instruction: 0xf0126b1a
   33394:			; <UNDEFINED> instruction: 0xf47f0201
   33398:			; <UNDEFINED> instruction: 0xf8d3ae2c
   3339c:	blcs	3fc34 <tcgetattr@plt+0x384d8>
   333a0:			; <UNDEFINED> instruction: 0x4617d1f6
   333a4:	ldmdbmi	pc!, {r0, r2, r4, r5, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   333a8:	ldrdeq	pc, [r4], r9
   333ac:			; <UNDEFINED> instruction: 0xf7f74479
   333b0:	b	1472424 <tcgetattr@plt+0x146acc8>
   333b4:	cmnle	pc, r1, lsl #6
   333b8:			; <UNDEFINED> instruction: 0xf7f94620
   333bc:			; <UNDEFINED> instruction: 0xe65bfedf
   333c0:	ldrsbeq	pc, [r0, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
   333c4:	stm	r4, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   333c8:	strmi	r6, [r2], -r1, lsr #16
   333cc:	addseq	pc, r8, #196, 16	; 0xc40000
   333d0:	ldrbtmi	r4, [r8], #-2165	; 0xfffff78b
   333d4:	mrc2	7, 7, pc, cr2, cr3, {7}
   333d8:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   333dc:	ldmdami	r3!, {r0, r2, r5, r6, r9, sl, sp, lr, pc}^
   333e0:	ldrb	r4, [r7, #1144]!	; 0x478
   333e4:	ldrdgt	pc, [r8, #143]	; 0x8f
   333e8:	strb	r4, [sp, #1276]!	; 0x4fc
   333ec:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
   333f0:	bmi	1cacb84 <tcgetattr@plt+0x1ca5428>
   333f4:	ldrb	r4, [sl, #1146]	; 0x47a
   333f8:	ldrbtmi	r9, [r2], #-2568	; 0xfffff5f8
   333fc:			; <UNDEFINED> instruction: 0xf63f4293
   33400:			; <UNDEFINED> instruction: 0xf8d9af75
   33404:			; <UNDEFINED> instruction: 0xf8d8002c
   33408:	bls	1f7450 <tcgetattr@plt+0x1efcf4>
   3340c:			; <UNDEFINED> instruction: 0x0c01eb00
   33410:			; <UNDEFINED> instruction: 0xf4ff4594
   33414:	stmdbls	r9, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   33418:	strmi	r4, [ip, #1041]	; 0x411
   3341c:	svcge	0x0066f63f
   33420:	bl	fe904ca8 <tcgetattr@plt+0xfe8fd54c>
   33424:	bl	feb33864 <tcgetattr@plt+0xfeb2c108>
   33428:	tstls	r5, r2, lsl #18
   3342c:			; <UNDEFINED> instruction: 0xf8ccf004
   33430:	stmdacs	r0, {r0, r2, r8, fp, ip, pc}
   33434:	svcge	0x005ff47f
   33438:			; <UNDEFINED> instruction: 0xf0044620
   3343c:	stmdbls	r5, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   33440:	ldrb	r4, [r8, -r1, lsl #9]
   33444:			; <UNDEFINED> instruction: 0xf53f075b
   33448:			; <UNDEFINED> instruction: 0xf8d4af20
   3344c:	ldreq	r3, [r9, #-356]	; 0xfffffe9c
   33450:	svcge	0x0010f57f
   33454:	svcmi	0x0059e059
   33458:	ldmdami	r9, {r1, r9, sl, lr}^
   3345c:	stmdavs	r1!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   33460:			; <UNDEFINED> instruction: 0xf7f34478
   33464:	ldrtmi	pc, [r8], -fp, lsr #29	; <UNPREDICTABLE>
   33468:	stcl	7, cr15, [lr, #844]	; 0x34c
   3346c:	rsble	r2, r1, r0, lsl #16
   33470:	andcs	r4, r0, #84, 30	; 0x150
   33474:	ldrbtmi	r2, [pc], #-257	; 3347c <tcgetattr@plt+0x2bd20>
   33478:			; <UNDEFINED> instruction: 0xf7d34638
   3347c:	stmdacs	r0, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   33480:			; <UNDEFINED> instruction: 0xf8d4d04f
   33484:			; <UNDEFINED> instruction: 0xf8d47410
   33488:	b	12186d0 <tcgetattr@plt+0x1210f74>
   3348c:	vst2.8	{d0-d3}, [r7], r6
   33490:			; <UNDEFINED> instruction: 0xf8c45701
   33494:			; <UNDEFINED> instruction: 0xe60c3410
   33498:	ldrcc	pc, [r0], #2260	; 0x8d4
   3349c:			; <UNDEFINED> instruction: 0xf8d3494a
   334a0:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   334a4:	blx	fe1f148a <tcgetattr@plt+0xfe1e9d2e>
   334a8:	ldrmi	r2, [sl], -r0, lsl #6
   334ac:	pkhbtmi	r4, r2, r9, lsl #12
   334b0:			; <UNDEFINED> instruction: 0xf7e74620
   334b4:	movwcs	pc, #2979	; 0xba3	; <UNPREDICTABLE>
   334b8:			; <UNDEFINED> instruction: 0x4621461a
   334bc:	strmi	r9, [r1], r0, lsl #6
   334c0:			; <UNDEFINED> instruction: 0xf8cef7e8
   334c4:			; <UNDEFINED> instruction: 0x46484651
   334c8:			; <UNDEFINED> instruction: 0xf976f7ea
   334cc:	ldrsbtlt	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   334d0:			; <UNDEFINED> instruction: 0xf1bb4682
   334d4:	andle	r0, r3, r0, lsl #30
   334d8:			; <UNDEFINED> instruction: 0xf7d34659
   334dc:	cmplt	r0, r4, lsr #25
   334e0:			; <UNDEFINED> instruction: 0xf7d34658
   334e4:			; <UNDEFINED> instruction: 0x4650ed1a
   334e8:	mrc2	0, 6, pc, cr14, cr5, {0}
   334ec:	strtmi	r4, [r8], -r1, lsl #12
   334f0:			; <UNDEFINED> instruction: 0xf0096761
   334f4:	ldrbmi	pc, [r0], -r3, ror #18	; <UNPREDICTABLE>
   334f8:	stc	7, cr15, [lr, #-844]	; 0xfffffcb4
   334fc:			; <UNDEFINED> instruction: 0xf7e74648
   33500:			; <UNDEFINED> instruction: 0xe759f973
   33504:	strbeq	pc, [r0, -r7, asr #32]	; <UNPREDICTABLE>
   33508:	ldmdbmi	r0!, {r1, r2, r4, r8, r9, sl, sp, lr, pc}
   3350c:	svcvs	0x00202203
   33510:			; <UNDEFINED> instruction: 0xf7d44479
   33514:	strt	lr, [sp], r6, lsr #17
   33518:	strtmi	r9, [r1], -r4, lsl #16
   3351c:			; <UNDEFINED> instruction: 0xf922f7f6
   33520:	stmdami	fp!, {r3, r4, r8, sl, sp, lr, pc}
   33524:			; <UNDEFINED> instruction: 0xf7f34478
   33528:	stmdbge	r9, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   3352c:			; <UNDEFINED> instruction: 0xf7d34638
   33530:	str	lr, [r6, r0, lsl #29]!
   33534:	strmi	r4, [r2], -r7, lsr #22
   33538:			; <UNDEFINED> instruction: 0xf04f9000
   3353c:	ldrbtmi	r3, [fp], #-511	; 0xfffffe01
   33540:			; <UNDEFINED> instruction: 0xf7d34638
   33544:	ldr	lr, [r3, r4, ror #31]
   33548:	ldcl	7, cr15, [r2, #-844]	; 0xfffffcb4
   3354c:			; <UNDEFINED> instruction: 0x0003fcb8
   33550:	andeq	r0, r0, r8, ror r3
   33554:	andeq	pc, r3, lr, lsr #25
   33558:	strdeq	r0, [r0], -ip
   3355c:	andeq	r3, r2, r6, asr fp
   33560:	andeq	r3, r2, sl, lsl #9
   33564:	andeq	r8, r1, r0, lsr fp
   33568:	andeq	r8, r1, r4, lsr #22
   3356c:	andeq	r8, r1, r6, lsl fp
   33570:	andeq	r8, r1, sl, lsl #22
   33574:	andeq	r4, r2, r8, ror lr
   33578:	muleq	r2, r8, lr
   3357c:	andeq	r0, r0, r8, ror #7
   33580:	andeq	r3, r2, r0, lsl r1
   33584:			; <UNDEFINED> instruction: 0x000003b8
   33588:	andeq	r4, r2, r4, lsr #28
   3358c:	andeq	r4, r2, r6, asr #15
   33590:	andeq	pc, r3, lr, lsl sl	; <UNPREDICTABLE>
   33594:	strdeq	r3, [r2], -sl
   33598:	andeq	r3, r2, r8, lsr #16
   3359c:	andeq	r4, r2, r8, lsr ip
   335a0:			; <UNDEFINED> instruction: 0xffffd933
   335a4:	andeq	r3, r2, ip
   335a8:	andeq	r4, r2, r2, ror #21
   335ac:	andeq	r4, r2, r8, ror #20
   335b0:	andeq	r4, r2, r4, asr sl
   335b4:	andeq	r4, r2, r6, asr #20
   335b8:	ldrdeq	r9, [r1], -r8
   335bc:	andeq	r0, r4, r8, asr r6
   335c0:	andeq	r4, r2, r8, lsl #20
   335c4:	andeq	r0, r4, lr, lsr r6
   335c8:	andeq	r2, r2, r2, lsr #30
   335cc:	andeq	r4, r2, r4, asr #19
   335d0:	andeq	r4, r2, r4, ror #18
   335d4:			; <UNDEFINED> instruction: 0xffffd6c7
   335d8:	bmi	1085ae0 <tcgetattr@plt+0x107e384>
   335dc:	mvnsmi	lr, #737280	; 0xb4000
   335e0:			; <UNDEFINED> instruction: 0xf5ad4479
   335e4:	strmi	r5, [r5], -r0, lsl #26
   335e8:	stmpl	sl, {r0, r2, r7, ip, sp, pc}
   335ec:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   335f0:	adceq	pc, ip, #208, 16	; 0xd00000
   335f4:	ldmdavs	r2, {r2, r3, r8, r9, ip, sp}
   335f8:			; <UNDEFINED> instruction: 0xf04f601a
   335fc:			; <UNDEFINED> instruction: 0xf7d30200
   33600:	stmdacs	r0, {r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   33604:			; <UNDEFINED> instruction: 0xf8dfd055
   33608:			; <UNDEFINED> instruction: 0xf10d80dc
   3360c:	svcge	0x00020910
   33610:	ldrbtmi	r4, [r8], #1540	; 0x604
   33614:	ldmdaeq	r4, {r3, r8, ip, sp, lr, pc}^
   33618:			; <UNDEFINED> instruction: 0x4621e013
   3361c:	adceq	pc, ip, #13959168	; 0xd50000
   33620:	ldmda	r2!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33624:	adceq	pc, ip, #13959168	; 0xd50000
   33628:	svc	0x0052f7d3
   3362c:			; <UNDEFINED> instruction: 0x462a4633
   33630:	strmi	r4, [r4], -r1, asr #12
   33634:	stmdami	ip!, {ip, pc}
   33638:			; <UNDEFINED> instruction: 0xf7f34478
   3363c:	stccs	13, cr15, [r0], {191}	; 0xbf
   33640:			; <UNDEFINED> instruction: 0xf5b4d037
   33644:			; <UNDEFINED> instruction: 0xf04f5f00
   33648:			; <UNDEFINED> instruction: 0xf8d531ff
   3364c:	svclt	0x002802ac
   33650:	strpl	pc, [r0], #-1103	; 0xfffffbb1
   33654:	mcrr	7, 13, pc, ip, cr3	; <UNPREDICTABLE>
   33658:	vst1.8	{d20-d22}, [pc :128], r2
   3365c:	strtmi	r5, [r6], -r0, lsl #6
   33660:			; <UNDEFINED> instruction: 0xf1a94601
   33664:			; <UNDEFINED> instruction: 0xf7d30004
   33668:	vadd.f32	q15, q1, q10
   3366c:	ldrtmi	r0, [fp], -r4, lsl #4
   33670:	bicscs	r9, r5, r0, lsl #4
   33674:			; <UNDEFINED> instruction: 0xf04f6868
   33678:	ldrshtvs	r3, [ip], -pc
   3367c:	stc2l	7, cr15, [ip, #-992]	; 0xfffffc20
   33680:	sbcle	r2, sl, r0, lsl #16
   33684:	ldrne	pc, [r8], #2261	; 0x8d5
   33688:	andls	r2, r0, #0, 4
   3368c:	bmi	604f40 <tcgetattr@plt+0x5fd7e4>
   33690:			; <UNDEFINED> instruction: 0xf04f3101
   33694:			; <UNDEFINED> instruction: 0xf8c530ff
   33698:	ldrbtmi	r1, [sl], #-1176	; 0xfffffb68
   3369c:			; <UNDEFINED> instruction: 0xf7d32101
   336a0:	ldmdbmi	r3, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   336a4:			; <UNDEFINED> instruction: 0x462a4813
   336a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   336ac:			; <UNDEFINED> instruction: 0xf7f33154
   336b0:	ldmdbmi	r1, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   336b4:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   336b8:	movwcc	r4, #51721	; 0xca09
   336bc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   336c0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   336c4:			; <UNDEFINED> instruction: 0xf04f4051
   336c8:	mrsle	r0, R12_usr
   336cc:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   336d0:	pop	{r0, r2, ip, sp, pc}
   336d4:			; <UNDEFINED> instruction: 0xf7d383f0
   336d8:	svclt	0x0000ec8c
   336dc:			; <UNDEFINED> instruction: 0x0003f5b4
   336e0:	andeq	r0, r0, r8, ror r3
   336e4:	andeq	r4, r2, sl, lsl r9
   336e8:	andeq	r4, r2, r0, lsr #17
   336ec:	andeq	r0, r0, pc, asr r0
   336f0:	andeq	r4, r2, r4, lsl #17
   336f4:	andeq	r4, r2, r2, asr r8
   336f8:	ldrdeq	pc, [r3], -r8
   336fc:	ldrcc	pc, [r0], #-2258	; 0xfffff72e
   33700:	ldreq	fp, [fp, #1296]	; 0x510
   33704:	strle	r4, [r4, #-1556]	; 0xfffff9ec
   33708:	pop	{r5, r9, sl, lr}
   3370c:			; <UNDEFINED> instruction: 0xf7fe4010
   33710:	ldrmi	fp, [r0], -r1, asr #29
   33714:			; <UNDEFINED> instruction: 0xff60f7ff
   33718:	pop	{r5, r9, sl, lr}
   3371c:			; <UNDEFINED> instruction: 0xf7fe4010
   33720:	svclt	0x0000beb9
   33724:	bmi	1145c38 <tcgetattr@plt+0x113e4dc>
   33728:	mvnsmi	lr, #737280	; 0xb4000
   3372c:			; <UNDEFINED> instruction: 0xf5ad4479
   33730:	addlt	r5, r5, r0, lsl #26
   33734:			; <UNDEFINED> instruction: 0xf50d588a
   33738:	movwcc	r5, #49920	; 0xc300
   3373c:	andsvs	r6, sl, r2, lsl r8
   33740:	andeq	pc, r0, #79	; 0x4f
   33744:			; <UNDEFINED> instruction: 0x23abe9d0
   33748:	mlsle	sp, r3, r2, r4
   3374c:	ldrmi	r4, [r8], -r5, lsl #12
   33750:	mrc	7, 5, APSR_nzcv, cr14, cr3, {6}
   33754:	stmdacs	r0, {r2, r9, sl, lr}
   33758:			; <UNDEFINED> instruction: 0xf8dfd054
   3375c:			; <UNDEFINED> instruction: 0xf10d80e0
   33760:	svcge	0x00020910
   33764:			; <UNDEFINED> instruction: 0xf10844f8
   33768:	ands	r0, r3, r0, ror r8
   3376c:			; <UNDEFINED> instruction: 0xf8d54621
   33770:			; <UNDEFINED> instruction: 0xf7d302b0
   33774:			; <UNDEFINED> instruction: 0xf8d5ef8a
   33778:			; <UNDEFINED> instruction: 0xf7d302b0
   3377c:	ldrtmi	lr, [r3], -sl, lsr #29
   33780:	strbmi	r4, [r1], -sl, lsr #12
   33784:	andls	r4, r0, r4, lsl #12
   33788:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   3378c:	ldc2	7, cr15, [r6, #-972]	; 0xfffffc34
   33790:	eorsle	r2, r7, r0, lsl #24
   33794:	svcpl	0x0000f5b4
   33798:	mvnscc	pc, pc, asr #32
   3379c:	adcseq	pc, r0, #13959168	; 0xd50000
   337a0:			; <UNDEFINED> instruction: 0xf44fbf28
   337a4:			; <UNDEFINED> instruction: 0xf7d35400
   337a8:	strtmi	lr, [r2], -r4, lsr #23
   337ac:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   337b0:	strmi	r4, [r1], -r6, lsr #12
   337b4:	andeq	pc, r4, r9, lsr #3
   337b8:	ldc	7, cr15, [sl], #844	; 0x34c
   337bc:	andeq	pc, r4, #536870916	; 0x20000004
   337c0:	andls	r4, r0, #61865984	; 0x3b00000
   337c4:	stmdavs	r8!, {r0, r1, r4, r6, r7, r8, sp}^
   337c8:	rscscc	pc, pc, #79	; 0x4f
   337cc:			; <UNDEFINED> instruction: 0xf7f8603c
   337d0:	stmdacs	r0, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
   337d4:			; <UNDEFINED> instruction: 0xf8d5d0ca
   337d8:	andcs	r1, r0, #152, 8	; 0x98000000
   337dc:	strtmi	r9, [fp], -r0, lsl #4
   337e0:	tstcc	r1, r8, lsl sl
   337e4:	rscscc	pc, pc, pc, asr #32
   337e8:	ldrne	pc, [r8], #2245	; 0x8c5
   337ec:	tstcs	r1, sl, ror r4
   337f0:	ldc	7, cr15, [r4], #-844	; 0xfffffcb4
   337f4:	ldmdami	r5, {r2, r4, r8, fp, lr}
   337f8:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   337fc:	cmncc	r0, r8, ror r4
   33800:	ldc2l	7, cr15, [ip], {243}	; 0xf3
   33804:			; <UNDEFINED> instruction: 0xf50d4912
   33808:	bmi	308410 <tcgetattr@plt+0x300cb4>
   3380c:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   33810:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   33814:	subsmi	r6, r1, sl, lsl r8
   33818:	andeq	pc, r0, #79	; 0x4f
   3381c:			; <UNDEFINED> instruction: 0xf50dd107
   33820:	andlt	r5, r5, r0, lsl #26
   33824:	mvnshi	lr, #12386304	; 0xbd0000
   33828:	mrc2	7, 6, pc, cr6, cr15, {7}
   3382c:			; <UNDEFINED> instruction: 0xf7d3e7ea
   33830:	svclt	0x0000ebe0
   33834:	andeq	pc, r3, r8, ror #8
   33838:	andeq	r0, r0, r8, ror r3
   3383c:	andeq	r4, r2, r8, asr #15
   33840:	andeq	r4, r2, lr, asr #14
   33844:	andeq	r0, r0, r5, rrx
   33848:	andeq	r4, r2, r2, lsr r7
   3384c:	andeq	r4, r2, r0, lsl #14
   33850:	andeq	pc, r3, r6, lsl #7
   33854:	ldrcc	pc, [r0], #-2258	; 0xfffff72e
   33858:	ldreq	fp, [fp, #1296]	; 0x510
   3385c:	strle	r4, [r4, #-1556]	; 0xfffff9ec
   33860:	pop	{r5, r9, sl, lr}
   33864:			; <UNDEFINED> instruction: 0xf7fe4010
   33868:			; <UNDEFINED> instruction: 0x4610be15
   3386c:			; <UNDEFINED> instruction: 0xff5af7ff
   33870:	pop	{r5, r9, sl, lr}
   33874:			; <UNDEFINED> instruction: 0xf7fe4010
   33878:	svclt	0x0000be0d
   3387c:	ldrblt	fp, [r0, #1038]!	; 0x40e
   33880:	ldcmi	0, cr11, [r7], #-528	; 0xfffffdf0
   33884:	blmi	e1e0b0 <tcgetattr@plt+0xe16954>
   33888:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   3388c:	blne	1719dc <tcgetattr@plt+0x16a280>
   33890:	ldcmi	8, cr10, [r5, #-4]!
   33894:	ldrbtmi	r5, [sp], #-2275	; 0xfffff71d
   33898:	movwls	r6, #14363	; 0x381b
   3389c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   338a0:			; <UNDEFINED> instruction: 0xf0159202
   338a4:	ldmdami	r1!, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   338a8:	stmdbls	r1, {r1, r4, r5, r9, sl, lr}
   338ac:			; <UNDEFINED> instruction: 0xf7f34478
   338b0:	tstcs	r4, r5, lsl #25	; <UNPREDICTABLE>
   338b4:			; <UNDEFINED> instruction: 0xf0152001
   338b8:			; <UNDEFINED> instruction: 0x4604fcb3
   338bc:			; <UNDEFINED> instruction: 0xf7d32000
   338c0:			; <UNDEFINED> instruction: 0xf8d6eb62
   338c4:	svcls	0x0001345c
   338c8:	ldfnee	f2, [sl], {-0}
   338cc:			; <UNDEFINED> instruction: 0xf8c660a0
   338d0:			; <UNDEFINED> instruction: 0xf8d6245c
   338d4:	rsbvs	r2, r3, r4, ror #8
   338d8:	eorvs	r4, r7, r5, lsr #22
   338dc:			; <UNDEFINED> instruction: 0xf10460e1
   338e0:			; <UNDEFINED> instruction: 0x6122010c
   338e4:			; <UNDEFINED> instruction: 0xf8c66014
   338e8:	stmiapl	fp!, {r2, r5, r6, sl, ip}^
   338ec:	ldmdavs	r8, {r0, r5, r8, fp, lr}
   338f0:			; <UNDEFINED> instruction: 0xf7f74479
   338f4:			; <UNDEFINED> instruction: 0xf8d6f979
   338f8:	strmi	r5, [r7], -r0, ror #8
   338fc:	ands	fp, sp, sp, lsr r9
   33900:			; <UNDEFINED> instruction: 0x4620611a
   33904:	andsvs	r6, r3, r2, lsr #18
   33908:	bl	1f185c <tcgetattr@plt+0x1ea100>
   3390c:	stmdavs	fp!, {r0, r2, r4, r5, r7, r8, ip, sp, pc}^
   33910:			; <UNDEFINED> instruction: 0xf8d6462c
   33914:	ldrtmi	r2, [fp], #-1116	; 0xfffffba4
   33918:	addsmi	r6, r3, #15532032	; 0xed0000
   3391c:	stmdavs	r0!, {r1, r2, r3, r9, ip, lr, pc}
   33920:	b	ffef1874 <tcgetattr@plt+0xffeea118>
   33924:	andcc	lr, r3, #212, 18	; 0x350000
   33928:	mvnle	r2, r0, lsl #22
   3392c:	strbtcs	pc, [r4], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
   33930:	andsvs	r4, r3, r0, lsr #12
   33934:	b	ffc71888 <tcgetattr@plt+0xffc6a12c>
   33938:	mvnle	r2, r0, lsl #26
   3393c:	blmi	28617c <tcgetattr@plt+0x27ea20>
   33940:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33944:	blls	10d9b4 <tcgetattr@plt+0x106258>
   33948:			; <UNDEFINED> instruction: 0xf04f405a
   3394c:	mrsle	r0, LR_abt
   33950:	pop	{r2, ip, sp, pc}
   33954:	strdlt	r4, [r3], -r0
   33958:			; <UNDEFINED> instruction: 0xf7d34770
   3395c:	svclt	0x0000eb4a
   33960:	andeq	pc, r3, sl, lsl #6
   33964:	andeq	r0, r0, r8, ror r3
   33968:	strdeq	pc, [r3], -lr
   3396c:	andeq	r4, r2, r8, ror #12
   33970:	andeq	r0, r0, r8, ror #7
   33974:	andeq	r2, r2, r8, lsl r9
   33978:	andeq	pc, r3, r4, asr r2	; <UNPREDICTABLE>
   3397c:	strlt	r4, [r8, #-2582]	; 0xfffff5ea
   33980:	blmi	5c4b70 <tcgetattr@plt+0x5bd414>
   33984:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   33988:	blmi	5a1e3c <tcgetattr@plt+0x59a6e0>
   3398c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   33990:	svcvs	0x0098b10b
   33994:	orrlt	fp, r0, r8, lsl #26
   33998:	ldrcc	pc, [r0], #2256	; 0x8d0
   3399c:			; <UNDEFINED> instruction: 0xb111b19b
   339a0:	stmdacs	r0, {r3, r7, fp, sp, lr}
   339a4:	ldmvs	r8, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   339a8:	mvnsle	r2, r0, lsl #16
   339ac:	stc2	0, cr15, [r0], #24
   339b0:	mvnle	r2, r0, lsl #16
   339b4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   339b8:	stmdbcs	r0, {r3, r8, sl, fp, ip, sp, pc}
   339bc:	stmvs	r8, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   339c0:	rscsle	r2, r3, r0, lsl #16
   339c4:	svcvs	0x0080bd08
   339c8:	mvnle	r2, r0, lsl #16
   339cc:	rscle	r2, sp, r0, lsl #18
   339d0:	stmdacs	r0, {r3, r7, fp, sp, lr}
   339d4:	ldrb	sp, [sp, sl, ror #1]
   339d8:	andeq	pc, r3, r4, lsl r2	; <UNPREDICTABLE>
   339dc:	andeq	r0, r0, ip, asr #8
   339e0:	andeq	r0, r0, ip, ror #6
   339e4:	ldrdeq	r4, [r2], -r6
   339e8:			; <UNDEFINED> instruction: 0xf5adb530
   339ec:	stcmi	13, cr5, [r8], #-512	; 0xfffffe00
   339f0:	bmi	a5fc04 <tcgetattr@plt+0xa584a8>
   339f4:	orrpl	pc, r0, #54525952	; 0x3400000
   339f8:	movwcc	r4, #17532	; 0x447c
   339fc:	strmi	r5, [ip], -r2, lsr #17
   33a00:	andsvs	r6, sl, r2, lsl r8
   33a04:	andeq	pc, r0, #79	; 0x4f
   33a08:	blcs	c11a3c <tcgetattr@plt+0xc0a2e0>
   33a0c:	tstcs	r0, ip, lsr #32
   33a10:			; <UNDEFINED> instruction: 0xf7ffad02
   33a14:	stmdbmi	r0!, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   33a18:	svcne	0x002c4623
   33a1c:			; <UNDEFINED> instruction: 0x46024479
   33a20:	andeq	pc, r8, r5, lsr #3
   33a24:	ldc2l	0, cr15, [sl], #-84	; 0xffffffac
   33a28:	stceq	8, cr15, [r8], {85}	; 0x55
   33a2c:	addpl	pc, r0, #1325400064	; 0x4f000000
   33a30:			; <UNDEFINED> instruction: 0xf7d34621
   33a34:			; <UNDEFINED> instruction: 0xb328eb9c
   33a38:	stceq	8, cr15, [r8], {85}	; 0x55
   33a3c:	b	1b71990 <tcgetattr@plt+0x1b6a234>
   33a40:			; <UNDEFINED> instruction: 0xf0154620
   33a44:	ldmdbmi	r5, {r0, r4, r5, sl, fp, ip, sp, lr, pc}
   33a48:	orrpl	pc, r0, #54525952	; 0x3400000
   33a4c:	movwcc	r4, #18961	; 0x4a11
   33a50:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   33a54:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   33a58:			; <UNDEFINED> instruction: 0xf04f4051
   33a5c:	tstle	r4, r0, lsl #4
   33a60:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
   33a64:	ldclt	0, cr11, [r0, #-12]!
   33a68:	stcge	6, cr4, [r2, #-32]	; 0xffffffe0
   33a6c:	ldc2	0, cr15, [ip], {21}
   33a70:			; <UNDEFINED> instruction: 0xf44f1f2c
   33a74:	strtmi	r5, [r1], -r0, lsl #5
   33a78:	stceq	8, cr15, [r8], {69}	; 0x45
   33a7c:	bl	1df19d0 <tcgetattr@plt+0x1dea274>
   33a80:	bicsle	r2, r9, r0, lsl #16
   33a84:	stceq	8, cr15, [r8], {85}	; 0x55
   33a88:			; <UNDEFINED> instruction: 0xf7d3e7dd
   33a8c:	svclt	0x0000eab2
   33a90:	muleq	r3, ip, r1
   33a94:	andeq	r0, r0, r8, ror r3
   33a98:	andeq	fp, r1, r8, lsr r6
   33a9c:	andeq	pc, r3, r4, asr #2
   33aa0:	ldrcc	pc, [r0], #2256	; 0x8d0
   33aa4:	ldrblt	r4, [r0, #-2340]!	; 0xfffff6dc
   33aa8:	addlt	r4, r2, r9, ror r4
   33aac:			; <UNDEFINED> instruction: 0xf8d34604
   33ab0:			; <UNDEFINED> instruction: 0xf7f70084
   33ab4:	stmdavc	r3, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   33ab8:			; <UNDEFINED> instruction: 0x4605b13b
   33abc:	mcrr	7, 13, pc, r2, cr3	; <UNPREDICTABLE>
   33ac0:	mvnsvc	pc, #70254592	; 0x4300000
   33ac4:	addsmi	r3, r8, #1
   33ac8:	andlt	sp, r2, r1, lsl #18
   33acc:			; <UNDEFINED> instruction: 0xf104bd70
   33ad0:	ldrtmi	r0, [r0], -r4, lsl #13
   33ad4:	blx	ffd6fafe <tcgetattr@plt+0xffd683a2>
   33ad8:	eoreq	pc, r4, #212, 16	; 0xd40000
   33adc:			; <UNDEFINED> instruction: 0xf00721c6
   33ae0:	strmi	pc, [r1], -r7, lsr #21
   33ae4:			; <UNDEFINED> instruction: 0xf0084630
   33ae8:			; <UNDEFINED> instruction: 0xf8d4fbcb
   33aec:	tstcs	r7, r4, lsr #4
   33af0:	blx	fe7efb14 <tcgetattr@plt+0xfe7e83b8>
   33af4:	ldrtmi	r4, [r0], -r1, lsl #12
   33af8:	blx	ff0efb22 <tcgetattr@plt+0xff0e83c6>
   33afc:	eoreq	pc, r4, #212, 16	; 0xd40000
   33b00:			; <UNDEFINED> instruction: 0xf007211c
   33b04:			; <UNDEFINED> instruction: 0x4601fa95
   33b08:			; <UNDEFINED> instruction: 0xf0084630
   33b0c:			; <UNDEFINED> instruction: 0xf8d4fbb9
   33b10:			; <UNDEFINED> instruction: 0x46283410
   33b14:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   33b18:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   33b1c:	ldc	7, cr15, [r2], {211}	; 0xd3
   33b20:			; <UNDEFINED> instruction: 0xf04f462b
   33b24:	sfmne	f3, 2, [r1], {255}	; 0xff
   33b28:	tstls	r0, r0, ror #16
   33b2c:			; <UNDEFINED> instruction: 0xf7f821ce
   33b30:	strdlt	pc, [r2], -r3
   33b34:	svclt	0x0000bd70
   33b38:	muleq	r2, r0, r8
   33b3c:	ldrcc	pc, [r0], #-2256	; 0xfffff730
   33b40:	movtvc	pc, #67	; 0x43	; <UNPREDICTABLE>
   33b44:	orrvs	pc, r3, #1124073472	; 0x43000000
   33b48:	ldrcc	pc, [r0], #-2240	; 0xfffff740
   33b4c:	svclt	0x00004770
   33b50:	ldrcc	pc, [r0], #-2256	; 0xfffff730
   33b54:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   33b58:	ldrcc	pc, [r0], #-2240	; 0xfffff740
   33b5c:	svclt	0x00004770
   33b60:	bmi	346794 <tcgetattr@plt+0x33f038>
   33b64:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   33b68:	orrlt	r6, r3, fp, lsl r8
   33b6c:	orrvs	pc, r3, pc, asr #8
   33b70:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
   33b74:	ldrcs	pc, [r0], #2259	; 0x8d3
   33b78:	svclt	0x00024282
   33b7c:	ldrcs	pc, [r0], #-2259	; 0xfffff72d
   33b80:			; <UNDEFINED> instruction: 0xf8c3430a
   33b84:			; <UNDEFINED> instruction: 0xf8d32410
   33b88:	blcs	40f70 <tcgetattr@plt+0x39814>
   33b8c:			; <UNDEFINED> instruction: 0x4770d1f2
   33b90:	andeq	pc, r3, r0, lsr r0	; <UNPREDICTABLE>
   33b94:	strdeq	r0, [r0], -ip
   33b98:			; <UNDEFINED> instruction: 0x4604b538
   33b9c:	ldrbtmi	r4, [sp], #-3356	; 0xfffff2e4
   33ba0:			; <UNDEFINED> instruction: 0xf8d6f002
   33ba4:	stmdavs	r1, {r5, r6, r7, r8, ip, sp, pc}^
   33ba8:	blmi	6e02d4 <tcgetattr@plt+0x6d8b78>
   33bac:	addvs	pc, r3, pc, asr #8
   33bb0:	andcc	pc, r0, r0, asr #5
   33bb4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   33bb8:	strtmi	fp, [r3], -ip, ror #2
   33bbc:	ldrcs	pc, [r0], #2259	; 0x8d3
   33bc0:	svclt	0x0002428a
   33bc4:	ldrcs	pc, [r0], #-2259	; 0xfffff72d
   33bc8:			; <UNDEFINED> instruction: 0xf8c34302
   33bcc:			; <UNDEFINED> instruction: 0xf8d32410
   33bd0:	blcs	40fb8 <tcgetattr@plt+0x3985c>
   33bd4:			; <UNDEFINED> instruction: 0xf8d1d1f2
   33bd8:	stmdbcs	r0, {r2, r3, r4, r7, ip}
   33bdc:	ldfltd	f5, [r8, #-944]!	; 0xfffffc50
   33be0:	stmiapl	fp!, {r2, r3, r8, r9, fp, lr}^
   33be4:	blcs	4dc58 <tcgetattr@plt+0x464fc>
   33be8:	vst4.<illegal width 64>	{d29-d32}, [pc :256], r9
   33bec:	vaddw.s8	q11, q8, d3
   33bf0:			; <UNDEFINED> instruction: 0xf8d33100
   33bf4:	addsmi	r2, r4, #144, 8	; 0x90000000
   33bf8:			; <UNDEFINED> instruction: 0xf8d3bf02
   33bfc:	movwmi	r2, #42000	; 0xa410
   33c00:	ldrcs	pc, [r0], #-2243	; 0xfffff73d
   33c04:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
   33c08:	mvnsle	r2, r0, lsl #22
   33c0c:	svclt	0x0000bd38
   33c10:	strdeq	lr, [r3], -r6
   33c14:	strdeq	r0, [r0], -ip
   33c18:	bmi	306848 <tcgetattr@plt+0x2ff0ec>
   33c1c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   33c20:	cmnlt	fp, fp, lsl r8
   33c24:	ldrcs	pc, [r0], #2259	; 0x8d3
   33c28:	svclt	0x00024282
   33c2c:	ldrcs	pc, [r0], #-2259	; 0xfffff72d
   33c30:	andseq	pc, r0, #66	; 0x42
   33c34:	ldrcs	pc, [r0], #-2243	; 0xfffff73d
   33c38:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
   33c3c:	mvnsle	r2, r0, lsl #22
   33c40:	svclt	0x00004770
   33c44:	andeq	lr, r3, r8, ror pc
   33c48:	strdeq	r0, [r0], -ip
   33c4c:			; <UNDEFINED> instruction: 0x4604b538
   33c50:	ldrbtmi	r4, [sp], #-3353	; 0xfffff2e7
   33c54:			; <UNDEFINED> instruction: 0xf87cf002
   33c58:	stmdavs	r1, {r3, r6, r7, r8, ip, sp, pc}^
   33c5c:	blmi	620328 <tcgetattr@plt+0x618bcc>
   33c60:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   33c64:			; <UNDEFINED> instruction: 0x4603b170
   33c68:	ldrcs	pc, [r0], #2259	; 0x8d3
   33c6c:	svclt	0x0002428a
   33c70:	ldrcs	pc, [r0], #-2259	; 0xfffff72d
   33c74:	andseq	pc, r0, #66	; 0x42
   33c78:	ldrcs	pc, [r0], #-2243	; 0xfffff73d
   33c7c:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
   33c80:	mvnsle	r2, r0, lsl #22
   33c84:			; <UNDEFINED> instruction: 0x109cf8d1
   33c88:	mvnle	r2, r0, lsl #18
   33c8c:	blmi	323174 <tcgetattr@plt+0x31ba18>
   33c90:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   33c94:	rscsle	r2, r9, r0, lsl #22
   33c98:	ldrcs	pc, [r0], #2259	; 0x8d3
   33c9c:	svclt	0x00024294
   33ca0:	ldrcs	pc, [r0], #-2259	; 0xfffff72d
   33ca4:	andseq	pc, r0, #66	; 0x42
   33ca8:	ldrcs	pc, [r0], #-2243	; 0xfffff73d
   33cac:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
   33cb0:	mvnsle	r2, r0, lsl #22
   33cb4:	svclt	0x0000bd38
   33cb8:	andeq	lr, r3, r2, asr #30
   33cbc:	strdeq	r0, [r0], -ip
   33cc0:	bmi	3c68fc <tcgetattr@plt+0x3bf1a0>
   33cc4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   33cc8:	orrslt	r6, fp, fp, lsl r8
   33ccc:	orrvs	pc, r3, pc, asr #8
   33cd0:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
   33cd4:	ldrcs	pc, [r0], #2259	; 0x8d3
   33cd8:	atnvssm	f3, f2
   33cdc:	addmi	r6, r2, #9568256	; 0x920000
   33ce0:			; <UNDEFINED> instruction: 0xf8d3bf02
   33ce4:	movwmi	r2, #42000	; 0xa410
   33ce8:	ldrcs	pc, [r0], #-2243	; 0xfffff73d
   33cec:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
   33cf0:	mvnle	r2, r0, lsl #22
   33cf4:	svclt	0x00004770
   33cf8:	ldrdeq	lr, [r3], -r0
   33cfc:	strdeq	r0, [r0], -ip
   33d00:	bmi	346934 <tcgetattr@plt+0x33f1d8>
   33d04:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   33d08:	orrlt	r6, r3, fp, lsl r8
   33d0c:	ldrcs	pc, [r0], #2259	; 0x8d3
   33d10:	atnvssm	f3, #2.0
   33d14:	addmi	r6, r2, #9568256	; 0x920000
   33d18:			; <UNDEFINED> instruction: 0xf8d3bf02
   33d1c:	vst3.8	{d18-d20}, [r2 :64], r0
   33d20:			; <UNDEFINED> instruction: 0xf8c36280
   33d24:			; <UNDEFINED> instruction: 0xf8d32410
   33d28:	blcs	41110 <tcgetattr@plt+0x399b4>
   33d2c:	ldrbmi	sp, [r0, -lr, ror #3]!
   33d30:	muleq	r3, r0, lr
   33d34:	strdeq	r0, [r0], -ip
   33d38:			; <UNDEFINED> instruction: 0xf04fb570
   33d3c:	mrcmi	1, 0, r3, cr9, cr15, {7}
   33d40:	blmi	69ff50 <tcgetattr@plt+0x6987f4>
   33d44:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
   33d48:			; <UNDEFINED> instruction: 0xf00158f0
   33d4c:	andls	pc, r1, fp, lsr #24
   33d50:	strmi	fp, [r4], -r8, lsr #6
   33d54:	strtmi	lr, [r0], -r4
   33d58:	blx	ffa6fd66 <tcgetattr@plt+0xffa6860a>
   33d5c:	mvnslt	r4, r4, lsl #12
   33d60:	strtmi	r4, [r0], -r9, lsr #12
   33d64:	cdp2	0, 8, cr15, cr12, cr1, {0}
   33d68:	rscsle	r2, r4, r0, lsl #16
   33d6c:	ldmpl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   33d70:	blcs	4dde4 <tcgetattr@plt+0x46688>
   33d74:			; <UNDEFINED> instruction: 0xf8d3d0ef
   33d78:	adcmi	r2, r2, #144, 8	; 0x90000000
   33d7c:			; <UNDEFINED> instruction: 0xf8d3bf02
   33d80:			; <UNDEFINED> instruction: 0xf0422410
   33d84:			; <UNDEFINED> instruction: 0xf8c30210
   33d88:			; <UNDEFINED> instruction: 0xf8d32410
   33d8c:	blcs	41174 <tcgetattr@plt+0x39a18>
   33d90:			; <UNDEFINED> instruction: 0x4620d1f1
   33d94:	blx	ff2efda2 <tcgetattr@plt+0xff2e8646>
   33d98:	stmdacs	r0, {r2, r9, sl, lr}
   33d9c:	andlt	sp, r2, r0, ror #3
   33da0:	svclt	0x0000bd70
   33da4:	andeq	lr, r3, lr, asr #28
   33da8:	andeq	r0, r0, r8, ror #6
   33dac:	strdeq	r0, [r0], -ip
   33db0:	bmi	3c69ec <tcgetattr@plt+0x3bf290>
   33db4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   33db8:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   33dbc:	ands	fp, r2, ip, lsl r9
   33dc0:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   33dc4:			; <UNDEFINED> instruction: 0xf8d4b17c
   33dc8:	blcs	41010 <tcgetattr@plt+0x398b4>
   33dcc:			; <UNDEFINED> instruction: 0xf8d4d0f8
   33dd0:			; <UNDEFINED> instruction: 0xf4133410
   33dd4:	mvnsle	r5, r1, lsl #30
   33dd8:			; <UNDEFINED> instruction: 0xf7ff4620
   33ddc:			; <UNDEFINED> instruction: 0xf8d4fe61
   33de0:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   33de4:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
   33de8:	andeq	lr, r3, r0, ror #27
   33dec:	strdeq	r0, [r0], -ip
   33df0:	blmi	3e12d8 <tcgetattr@plt+0x3d9b7c>
   33df4:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
   33df8:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   33dfc:	strmi	fp, [r5], -r4, lsr #3
   33e00:			; <UNDEFINED> instruction: 0xf8d4e002
   33e04:	ldrshlt	r4, [ip, #-72]!	; 0xffffffb8
   33e08:	ldrcc	pc, [r0], #2260	; 0x8d4
   33e0c:	mvnsle	r4, fp, lsr #5
   33e10:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   33e14:	svcpl	0x0001f413
   33e18:			; <UNDEFINED> instruction: 0x4620d1f3
   33e1c:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   33e20:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   33e24:	mvnle	r2, r0, lsl #24
   33e28:	svclt	0x0000bd38
   33e2c:	muleq	r3, lr, sp
   33e30:	strdeq	r0, [r0], -ip
   33e34:	ldrcc	pc, [r0], #-2256	; 0xfffff730
   33e38:	svcpl	0x0001f413
   33e3c:	ldrbmi	sp, [r0, -r0]!
   33e40:	svclt	0x0000e62e
   33e44:	mvnsmi	lr, sp, lsr #18
   33e48:			; <UNDEFINED> instruction: 0x460f4614
   33e4c:	pkhbtmi	r4, r0, lr, lsl #12
   33e50:			; <UNDEFINED> instruction: 0xff7ef001
   33e54:	strtmi	r4, [r0], -r5, lsl #12
   33e58:			; <UNDEFINED> instruction: 0xff7af001
   33e5c:	svclt	0x001845a0
   33e60:	andle	r2, r8, r0, lsl #26
   33e64:	blx	fecba714 <tcgetattr@plt+0xfecb2fb8>
   33e68:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   33e6c:	svclt	0x00082800
   33e70:	bcs	3c678 <tcgetattr@plt+0x34f1c>
   33e74:	ldfnep	f5, [r3], #-320	; 0xfffffec0
   33e78:	ldmdbmi	r0!, {r1, r2, r4, r8, ip, lr, pc}
   33e7c:	ldrdeq	pc, [r4], r4
   33e80:			; <UNDEFINED> instruction: 0xf7f64479
   33e84:	ldmvs	r9!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   33e88:	blls	244da8 <tcgetattr@plt+0x23d64c>
   33e8c:			; <UNDEFINED> instruction: 0x46204632
   33e90:	blx	1a6fea2 <tcgetattr@plt+0x1a68746>
   33e94:	eorsle	r2, ip, r0, lsl #16
   33e98:	bllt	171aabc <tcgetattr@plt+0x1713360>
   33e9c:			; <UNDEFINED> instruction: 0xf7ff4620
   33ea0:	andcs	pc, r0, fp, ror lr	; <UNPREDICTABLE>
   33ea4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   33ea8:	ldmdaeq	r8!, {r2, r8, ip, sp, lr, pc}^
   33eac:			; <UNDEFINED> instruction: 0x46404631
   33eb0:	blx	ff36ff06 <tcgetattr@plt+0xff3687aa>
   33eb4:	bicslt	r4, r8, r5, lsl #12
   33eb8:	ldmvs	r9!, {r1, r7, fp, sp, lr}
   33ebc:	eorsle	r4, r3, sl, lsl #5
   33ec0:	blcs	5aae0 <tcgetattr@plt+0x53384>
   33ec4:	ldmdami	lr, {r0, r5, r6, r7, ip, lr, pc}
   33ec8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   33ecc:	ldc2l	7, cr15, [lr], {245}	; 0xf5
   33ed0:			; <UNDEFINED> instruction: 0xf10468eb
   33ed4:			; <UNDEFINED> instruction: 0x46290070
   33ed8:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   33edc:			; <UNDEFINED> instruction: 0xf01360eb
   33ee0:	strtmi	pc, [r9], -pc, asr #24
   33ee4:			; <UNDEFINED> instruction: 0xf0144640
   33ee8:	mcrvs	13, 7, pc, cr3, cr1, {5}	; <UNPREDICTABLE>
   33eec:	andle	r4, r6, fp, lsr #5
   33ef0:			; <UNDEFINED> instruction: 0xe7ca68b9
   33ef4:	strtmi	r6, [r0], -r1, lsl #16
   33ef8:	cdp2	0, 15, cr15, cr14, cr1, {0}
   33efc:	andcs	lr, r0, lr, asr #15
   33f00:	blls	24e1ec <tcgetattr@plt+0x246a90>
   33f04:			; <UNDEFINED> instruction: 0x66e04632
   33f08:			; <UNDEFINED> instruction: 0xf0024620
   33f0c:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   33f10:			; <UNDEFINED> instruction: 0xf04fd1f0
   33f14:			; <UNDEFINED> instruction: 0xe7c530ff
   33f18:	stmdals	r8, {r1, r3, r8, fp, lr}
   33f1c:			; <UNDEFINED> instruction: 0xf0154479
   33f20:			; <UNDEFINED> instruction: 0xf04ff9fd
   33f24:			; <UNDEFINED> instruction: 0xe7bd30ff
   33f28:	ldrtmi	r4, [r2], -r7, lsl #18
   33f2c:	ldrbtmi	r9, [r9], #-2056	; 0xfffff7f8
   33f30:			; <UNDEFINED> instruction: 0xf9f4f015
   33f34:	rscscc	pc, pc, pc, asr #32
   33f38:	svclt	0x0000e7b4
   33f3c:	andeq	r7, r1, r0, asr #29
   33f40:			; <UNDEFINED> instruction: 0x000221ba
   33f44:	muleq	r2, ip, r0
   33f48:	andeq	r4, r2, r2, lsr #1
   33f4c:	push	{r2, r3, r4, r5, r8, fp, lr}
   33f50:	ldrbtmi	r4, [r9], #-1016	; 0xfffffc08
   33f54:			; <UNDEFINED> instruction: 0xf8d04606
   33f58:			; <UNDEFINED> instruction: 0xf7f60084
   33f5c:	ldcmi	14, cr15, [r9], #-276	; 0xfffffeec
   33f60:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   33f64:	movweq	lr, #6736	; 0x1a50
   33f68:	blmi	e28094 <tcgetattr@plt+0xe20938>
   33f6c:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   33f70:			; <UNDEFINED> instruction: 0xf8dfb3c4
   33f74:	vst4.<illegal width 64>	{d25-d28}, [pc :64], r8
   33f78:			; <UNDEFINED> instruction: 0xf04f6783
   33f7c:	vmlal.s8	q8, d0, d0
   33f80:	ldrbtmi	r3, [r9], #1792	; 0x700
   33f84:			; <UNDEFINED> instruction: 0xf8d4e002
   33f88:	cmplt	ip, #248, 8	; 0xf8000000
   33f8c:	ldrcc	pc, [r0], #2260	; 0x8d4
   33f90:	ldrhle	r4, [r8, #35]!	; 0x23
   33f94:	strtmi	r2, [r0], -r0, lsl #2
   33f98:			; <UNDEFINED> instruction: 0xf8c4b345
   33f9c:			; <UNDEFINED> instruction: 0xf8c48494
   33fa0:			; <UNDEFINED> instruction: 0xf7fc5490
   33fa4:			; <UNDEFINED> instruction: 0x4620ffdd
   33fa8:	ldc2	0, cr15, [r4, #-32]	; 0xffffffe0
   33fac:			; <UNDEFINED> instruction: 0xf0034620
   33fb0:	strtmi	pc, [r1], -r7, lsr #21
   33fb4:			; <UNDEFINED> instruction: 0xf7f54648
   33fb8:	ldrdcs	pc, [r0, -r5]
   33fbc:			; <UNDEFINED> instruction: 0xf0014628
   33fc0:	strdcs	pc, [r0, -r3]
   33fc4:	andseq	pc, r4, r5, lsl #2
   33fc8:	ldm	sl!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33fcc:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   33fd0:	teqmi	fp, #40, 12	; 0x2800000
   33fd4:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   33fd8:			; <UNDEFINED> instruction: 0xf968f7d4
   33fdc:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   33fe0:	bicsle	r2, r3, r0, lsl #24
   33fe4:	mvnsmi	lr, #12386304	; 0xbd0000
   33fe8:	ldclt	7, cr15, [r4, #992]	; 0x3e0
   33fec:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   33ff0:	ldrpl	pc, [r0], #2244	; 0x8c4
   33ff4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   33ff8:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   33ffc:	blmi	56df10 <tcgetattr@plt+0x5667b4>
   34000:	mvnscc	pc, pc, asr #32
   34004:			; <UNDEFINED> instruction: 0xf00158e0
   34008:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   3400c:	addmi	sp, r6, #173	; 0xad
   34010:			; <UNDEFINED> instruction: 0xb125d006
   34014:	stmibvs	fp!, {r1, r6, r7, r8, fp, sp, lr}^
   34018:	mulle	r6, sl, r2
   3401c:	strmi	sp, [r5], -r0, lsl #20
   34020:	blx	fe17002c <tcgetattr@plt+0xfe1688d0>
   34024:	mvnsle	r2, r0, lsl #16
   34028:	bvs	edeac <tcgetattr@plt+0xe6750>
   3402c:	addsmi	r6, sl, #176128	; 0x2b000
   34030:			; <UNDEFINED> instruction: 0x4605bfb8
   34034:	blx	1ef0040 <tcgetattr@plt+0x1ee88e4>
   34038:	mvnle	r2, r0, lsl #16
   3403c:	svclt	0x0000e795
   34040:	andeq	r2, r2, r2, lsr #7
   34044:	andeq	lr, r3, r2, lsr ip
   34048:	strdeq	r0, [r0], -ip
   3404c:	andeq	r7, r1, r6, lsr ip
   34050:	andeq	r0, r0, r8, ror #6
   34054:	addlt	fp, r3, r0, lsr r5
   34058:			; <UNDEFINED> instruction: 0xf0014604
   3405c:	orrslt	pc, r0, r9, ror lr	; <UNPREDICTABLE>
   34060:	cmnlt	r4, r4, asr #16
   34064:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
   34068:			; <UNDEFINED> instruction: 0xf8d44620
   3406c:	mulls	r1, ip, r0
   34070:			; <UNDEFINED> instruction: 0xff6cf7ff
   34074:	strtmi	r9, [sl], -r1, lsl #16
   34078:			; <UNDEFINED> instruction: 0xf0012101
   3407c:	stccs	14, cr15, [r0], {155}	; 0x9b
   34080:	strdlt	sp, [r3], -r2
   34084:			; <UNDEFINED> instruction: 0x4620bd30
   34088:	pop	{r0, r1, ip, sp, pc}
   3408c:			; <UNDEFINED> instruction: 0xf7ff4030
   34090:	svclt	0x0000bf5d
   34094:	strdeq	r3, [r2], -r2
   34098:			; <UNDEFINED> instruction: 0x4604b510
   3409c:	blx	fe2f00ac <tcgetattr@plt+0xfe2e8950>
   340a0:			; <UNDEFINED> instruction: 0x4620b118
   340a4:			; <UNDEFINED> instruction: 0x4010e8bd
   340a8:			; <UNDEFINED> instruction: 0x4620e7d4
   340ac:			; <UNDEFINED> instruction: 0x4010e8bd
   340b0:	ldcllt	7, cr15, [r2, #-1020]!	; 0xfffffc04
   340b4:			; <UNDEFINED> instruction: 0xf04f4b16
   340b8:	bmi	5c08bc <tcgetattr@plt+0x5b9160>
   340bc:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   340c0:			; <UNDEFINED> instruction: 0xf0015898
   340c4:	tstlt	r0, #454656	; 0x6f000	; <UNPREDICTABLE>
   340c8:			; <UNDEFINED> instruction: 0x46044e13
   340cc:	ldrbtmi	r4, [lr], #-3347	; 0xfffff2ed
   340d0:			; <UNDEFINED> instruction: 0x3620447d
   340d4:	strtmi	lr, [r0], -r4
   340d8:	blx	a700e4 <tcgetattr@plt+0xa68988>
   340dc:	lslslt	r4, r4, #12
   340e0:	ldrdcc	pc, [ip], r4
   340e4:	blcs	45990 <tcgetattr@plt+0x3e234>
   340e8:			; <UNDEFINED> instruction: 0xf8d4d1f5
   340ec:			; <UNDEFINED> instruction: 0xf7f60084
   340f0:	b	14736e4 <tcgetattr@plt+0x146bf88>
   340f4:	rscle	r0, lr, r1, lsl #6
   340f8:	ldrtmi	r4, [r2], -r0, lsr #12
   340fc:			; <UNDEFINED> instruction: 0xf0012101
   34100:			; <UNDEFINED> instruction: 0x4620fe59
   34104:	blx	4f0110 <tcgetattr@plt+0x4e89b4>
   34108:	stmdacs	r0, {r2, r9, sl, lr}
   3410c:	ldfltp	f5, [r0, #-928]!	; 0xfffffc60
   34110:	ldrdeq	lr, [r3], -r8
   34114:	andeq	r0, r0, r8, ror #6
   34118:	andeq	r3, r2, sl, lsl #31
   3411c:	andeq	r2, r2, r0, lsl r2
   34120:	strdlt	fp, [r5], r0
   34124:			; <UNDEFINED> instruction: 0x460fb330
   34128:	ldrne	pc, [r0], #2256	; 0x8d0
   3412c:	bllt	285944 <tcgetattr@plt+0x27e1e8>
   34130:	ldrvs	pc, [r0], #-2256	; 0xfffff730
   34134:			; <UNDEFINED> instruction: 0x0601f016
   34138:			; <UNDEFINED> instruction: 0xf8d0d130
   3413c:	bllt	678bb4 <tcgetattr@plt+0x671458>
   34140:	adcne	pc, r8, #208, 16	; 0xd00000
   34144:	ldrcc	pc, [r8], #2256	; 0x8d0
   34148:	adccs	pc, r0, #192, 16	; 0xc00000
   3414c:			; <UNDEFINED> instruction: 0xf8c03301
   34150:			; <UNDEFINED> instruction: 0xf8c0729c
   34154:	ldmdblt	r1, {r3, r4, r7, sl, ip, sp}^
   34158:	movwcs	r6, #2144	; 0x860
   3415c:	rscscc	pc, pc, #79	; 0x4f
   34160:	movwls	r2, #468	; 0x1d4
   34164:			; <UNDEFINED> instruction: 0xffd8f7f7
   34168:	andlt	r4, r5, r0, lsr r6
   3416c:	strdcs	fp, [r1, -r0]
   34170:			; <UNDEFINED> instruction: 0xe7f147b8
   34174:			; <UNDEFINED> instruction: 0xf04f480e
   34178:	movwls	r3, #14079	; 0x36ff
   3417c:			; <UNDEFINED> instruction: 0xf0154478
   34180:	blls	1323d4 <tcgetattr@plt+0x12ac78>
   34184:			; <UNDEFINED> instruction: 0xe7ef6018
   34188:			; <UNDEFINED> instruction: 0xf04f480a
   3418c:	movwls	r3, #14079	; 0x36ff
   34190:			; <UNDEFINED> instruction: 0xf0154478
   34194:	blls	1323c0 <tcgetattr@plt+0x12ac64>
   34198:			; <UNDEFINED> instruction: 0xe7e56018
   3419c:			; <UNDEFINED> instruction: 0xf04f4806
   341a0:	movwls	r3, #14079	; 0x36ff
   341a4:			; <UNDEFINED> instruction: 0xf0154478
   341a8:	blls	1323ac <tcgetattr@plt+0x12ac50>
   341ac:	bfi	r6, r8, #0, #28
   341b0:	andeq	r3, r2, r4, ror #28
   341b4:	andeq	r3, r2, r8, ror lr
   341b8:	andeq	r3, r2, r4, asr lr
   341bc:			; <UNDEFINED> instruction: 0x4604b538
   341c0:	ldrbtmi	r4, [sp], #-3342	; 0xfffff2f2
   341c4:	stc2	0, cr15, [r2, #76]	; 0x4c
   341c8:	blmi	3a28b0 <tcgetattr@plt+0x39b154>
   341cc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   341d0:	vst4.32	{d27,d29,d31,d33}, [pc :64], fp
   341d4:	vaddw.s8	q11, q8, d3
   341d8:			; <UNDEFINED> instruction: 0xf8d33100
   341dc:			; <UNDEFINED> instruction: 0xb1422490
   341e0:	ldmvs	r2, {r1, r4, r6, r7, r9, sl, fp, sp, lr}
   341e4:	svclt	0x00024294
   341e8:	ldrcs	pc, [r0], #-2259	; 0xfffff72d
   341ec:			; <UNDEFINED> instruction: 0xf8c3430a
   341f0:			; <UNDEFINED> instruction: 0xf8d32410
   341f4:	blcs	415dc <tcgetattr@plt+0x39e80>
   341f8:	ldfltd	f5, [r8, #-956]!	; 0xfffffc44
   341fc:	ldrdeq	lr, [r3], -r2
   34200:	strdeq	r0, [r0], -ip
   34204:			; <UNDEFINED> instruction: 0xf04f4b2f
   34208:	bmi	c00a0c <tcgetattr@plt+0xbf92b0>
   3420c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   34210:			; <UNDEFINED> instruction: 0x460641f0
   34214:			; <UNDEFINED> instruction: 0xf0015898
   34218:	cmnlt	r8, r5, asr #19	; <UNPREDICTABLE>
   3421c:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   34220:	ldrbtmi	r4, [r8], #1541	; 0x605
   34224:	strtmi	r4, [ip], -r8, lsr #12
   34228:			; <UNDEFINED> instruction: 0xf980f001
   3422c:			; <UNDEFINED> instruction: 0x46054631
   34230:			; <UNDEFINED> instruction: 0xf0014620
   34234:	stmdblt	r8!, {r0, r2, r5, sl, fp, ip, sp, lr, pc}
   34238:	mvnsle	r2, r0, lsl #26
   3423c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   34240:	stcllt	7, cr15, [r8], #-992	; 0xfffffc20
   34244:			; <UNDEFINED> instruction: 0xf1044630
   34248:			; <UNDEFINED> instruction: 0xf7ff0778
   3424c:			; <UNDEFINED> instruction: 0xe006ffb7
   34250:			; <UNDEFINED> instruction: 0xf9b0f002
   34254:	strtmi	r4, [r0], -r3, lsl #12
   34258:			; <UNDEFINED> instruction: 0xf7ffbb13
   3425c:			; <UNDEFINED> instruction: 0x4631fc9d
   34260:			; <UNDEFINED> instruction: 0xf0134638
   34264:			; <UNDEFINED> instruction: 0x4601f9df
   34268:	stmdbcs	r0, {r5, r9, sl, lr}
   3426c:			; <UNDEFINED> instruction: 0xf8d4d1f0
   34270:	strbmi	r0, [r1], -r4, lsl #1
   34274:	ldc2	7, cr15, [r8], #984	; 0x3d8
   34278:	movweq	lr, #6736	; 0x1a50
   3427c:			; <UNDEFINED> instruction: 0x4620d0dc
   34280:	stc2l	0, cr15, [r6, #-4]!
   34284:	stmdavs	r4, {r3, r4, r5, r7, r8, ip, sp, pc}^
   34288:	sbcsle	r2, r5, r0, lsl #24
   3428c:			; <UNDEFINED> instruction: 0xf0024620
   34290:			; <UNDEFINED> instruction: 0xf8d4f9d3
   34294:	stccs	0, cr4, [r0], {156}	; 0x9c
   34298:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
   3429c:	strb	sp, [sp, r2, asr #3]
   342a0:	mrc2	7, 6, pc, cr8, cr15, {7}
   342a4:	ldrdeq	pc, [r4], r4
   342a8:			; <UNDEFINED> instruction: 0xf7f64641
   342ac:	b	1473528 <tcgetattr@plt+0x146bdcc>
   342b0:	sbcle	r0, r1, r1, lsl #6
   342b4:	strtmi	lr, [r0], -r3, ror #15
   342b8:			; <UNDEFINED> instruction: 0xf9bef002
   342bc:			; <UNDEFINED> instruction: 0xd1b12d00
   342c0:	svclt	0x0000e7bc
   342c4:	andeq	lr, r3, r8, lsl #19
   342c8:	andeq	r0, r0, r8, ror #6
   342cc:	andeq	r9, r1, r6, asr #5
   342d0:			; <UNDEFINED> instruction: 0x4605b570
   342d4:	cdpmi	8, 1, cr6, cr8, cr4, {4}
   342d8:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   342dc:	mrc2	0, 6, pc, cr12, cr3, {0}
   342e0:	strtmi	r2, [r0], -r1, lsl #16
   342e4:			; <UNDEFINED> instruction: 0xf7ffd021
   342e8:	strtmi	pc, [r8], -r9, ror #30
   342ec:	stc2l	7, cr15, [r8, #968]!	; 0x3c8
   342f0:	strtmi	r4, [r0], -r9, lsr #12
   342f4:	blx	ff57034c <tcgetattr@plt+0xff568bf0>
   342f8:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
   342fc:	orrslt	r6, fp, fp, lsl r8
   34300:	orrvs	pc, r3, pc, asr #8
   34304:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
   34308:	ldrcs	pc, [r0], #2259	; 0x8d3
   3430c:	atnvssm	f3, f2
   34310:	addsmi	r6, r4, #9568256	; 0x920000
   34314:			; <UNDEFINED> instruction: 0xf8d3bf02
   34318:	movwmi	r2, #42000	; 0xa410
   3431c:	ldrcs	pc, [r0], #-2243	; 0xfffff73d
   34320:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
   34324:	mvnle	r2, r0, lsl #22
   34328:			; <UNDEFINED> instruction: 0xf7ffbd70
   3432c:	pop	{r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   34330:			; <UNDEFINED> instruction: 0xf7f84070
   34334:	svclt	0x0000bbef
   34338:			; <UNDEFINED> instruction: 0x0003e8ba
   3433c:	strdeq	r0, [r0], -ip
   34340:	blmi	1c06d00 <tcgetattr@plt+0x1bff5a4>
   34344:	push	{r1, r3, r4, r5, r6, sl, lr}
   34348:			; <UNDEFINED> instruction: 0x460443f0
   3434c:			; <UNDEFINED> instruction: 0xb09f58d3
   34350:	strmi	r6, [pc], -r0, asr #29
   34354:	ldmdavs	fp, {r0, r1, r3, r5, r6, r9, sl, fp, lr}
   34358:			; <UNDEFINED> instruction: 0xf04f931d
   3435c:	mcrrne	3, 0, r0, r3, cr0
   34360:	ldrbtmi	r6, [lr], #-2213	; 0xfffff75b
   34364:			; <UNDEFINED> instruction: 0xf7d2d00c
   34368:	svcvs	0x0020efb2
   3436c:	stmia	r6!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34370:	cdpvs	3, 14, cr2, cr0, cr0, {0}
   34374:			; <UNDEFINED> instruction: 0xf7d36723
   34378:			; <UNDEFINED> instruction: 0xf04fe9c0
   3437c:			; <UNDEFINED> instruction: 0x66e333ff
   34380:	stmiavs	r0!, {r0, r5, r6, r8, fp, lr}^
   34384:			; <UNDEFINED> instruction: 0xf7f64479
   34388:	b	147344c <tcgetattr@plt+0x146bcf0>
   3438c:	rsble	r0, lr, r1, lsl #6
   34390:	ldreq	r6, [r9, #2851]	; 0xb23
   34394:	ldrbeq	sp, [sl, #-1374]	; 0xfffffaa2
   34398:	vst3.16	{d29-d31}, [r3 :64], ip
   3439c:			; <UNDEFINED> instruction: 0x63236380
   343a0:			; <UNDEFINED> instruction: 0xf0402f00
   343a4:			; <UNDEFINED> instruction: 0xf10d80a3
   343a8:			; <UNDEFINED> instruction: 0xf5040810
   343ac:	strtmi	r7, [r1], -r0, lsr #5
   343b0:	ldmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   343b4:			; <UNDEFINED> instruction: 0xf7f94640
   343b8:	blls	1b395c <tcgetattr@plt+0x1ac200>
   343bc:	tstcs	r0, r0, asr #12
   343c0:	ldmvs	fp, {r0, r1, r2, r3, r6, r9, sl, lr}
   343c4:	bcc	8e634 <tcgetattr@plt+0x86ed8>
   343c8:	blx	ff1723ba <tcgetattr@plt+0xff16ac5e>
   343cc:	movwcs	r9, #2565	; 0xa05
   343d0:	ldrmi	r4, [r9], -r0, asr #12
   343d4:	ldmvs	r2, {r1, r4, r7, fp, sp, lr}
   343d8:			; <UNDEFINED> instruction: 0xf7fa3a01
   343dc:			; <UNDEFINED> instruction: 0x4640fb35
   343e0:	tstcs	r1, r8, lsl #4
   343e4:	blx	ff5723d6 <tcgetattr@plt+0xff56ac7a>
   343e8:	ldmpl	r5!, {r3, r6, r8, r9, fp, lr}^
   343ec:	stfeqd	f7, [r0], #-20	; 0xffffffec
   343f0:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
   343f4:	stcne	8, cr15, [ip], {85}	; 0x55
   343f8:			; <UNDEFINED> instruction: 0xf855463e
   343fc:	ldrcc	r2, [r0, -r8, lsl #24]
   34400:	stccc	8, cr15, [r4], {85}	; 0x55
   34404:	strgt	r4, [pc], -r5, ror #10
   34408:	stmdavs	r8!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   3440c:	cdpge	13, 1, cr10, cr6, cr3, {0}
   34410:			; <UNDEFINED> instruction: 0x46286038
   34414:	ldc	7, cr15, [r6, #840]!	; 0x348
   34418:			; <UNDEFINED> instruction: 0x46284631
   3441c:	ldm	sl, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34420:			; <UNDEFINED> instruction: 0xf0136ea3
   34424:	subsle	r0, r4, pc, ror r1
   34428:	sha256h.32	<illegal reg q8.5>, <illegal reg q1.5>, <illegal reg q5.5>
   3442c:	blcs	3514c <tcgetattr@plt+0x2d9f0>
   34430:	blmi	e2b85c <tcgetattr@plt+0xe24100>
   34434:	tstls	r0, sl, asr #12
   34438:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
   3443c:	mvnscc	pc, pc, asr #32
   34440:			; <UNDEFINED> instruction: 0xf7fb9601
   34444:			; <UNDEFINED> instruction: 0x4640fe13
   34448:	mrc2	7, 7, pc, cr0, cr10, {7}
   3444c:			; <UNDEFINED> instruction: 0xf0436b23
   34450:			; <UNDEFINED> instruction: 0x63230301
   34454:	blmi	ac6d18 <tcgetattr@plt+0xabf5bc>
   34458:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3445c:	blls	78e4cc <tcgetattr@plt+0x786d70>
   34460:			; <UNDEFINED> instruction: 0xf04f405a
   34464:	mrsle	r0, (UNDEF: 119)
   34468:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   3446c:	bllt	e15434 <tcgetattr@plt+0xe0dcd8>
   34470:			; <UNDEFINED> instruction: 0xf7ff4628
   34474:	strtmi	pc, [r0], -r3, lsr #29
   34478:	stc2	7, cr15, [r2, #-968]!	; 0xfffffc38
   3447c:	strtmi	r4, [r8], -r1, lsr #12
   34480:	blx	3f04d8 <tcgetattr@plt+0x3e8d7c>
   34484:	ldrdcc	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   34488:	blmi	920c7c <tcgetattr@plt+0x919520>
   3448c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   34490:	sbcsle	r2, pc, r0, lsl #22
   34494:	orrvs	pc, r3, pc, asr #8
   34498:	smlabtcc	r0, r0, r2, pc	; <UNPREDICTABLE>
   3449c:	ldrcs	pc, [r0], #2259	; 0x8d3
   344a0:	atnvssm	f3, f2
   344a4:	addsmi	r6, r5, #9568256	; 0x920000
   344a8:			; <UNDEFINED> instruction: 0xf8d3bf02
   344ac:	movwmi	r2, #42000	; 0xa410
   344b0:	ldrcs	pc, [r0], #-2243	; 0xfffff73d
   344b4:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
   344b8:	mvnle	r2, r0, lsl #22
   344bc:	ldmdami	r7, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   344c0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   344c4:	blx	ff24a0 <tcgetattr@plt+0xfead44>
   344c8:			; <UNDEFINED> instruction: 0x4628e7d2
   344cc:	mrc2	7, 4, pc, cr10, cr15, {7}
   344d0:			; <UNDEFINED> instruction: 0xf3c3e7c0
   344d4:	stmib	sp, {r0, r1, r2, r8, r9, sp}^
   344d8:	blmi	481ce0 <tcgetattr@plt+0x47a584>
   344dc:			; <UNDEFINED> instruction: 0xf04f464a
   344e0:			; <UNDEFINED> instruction: 0x464031ff
   344e4:			; <UNDEFINED> instruction: 0xf7fb447b
   344e8:	str	pc, [ip, r1, asr #27]!
   344ec:	strtmi	r4, [r1], -sp, lsl #16
   344f0:			; <UNDEFINED> instruction: 0xf7f54478
   344f4:	ldrb	pc, [r6, -r7, lsr #20]	; <UNPREDICTABLE>
   344f8:	ldcl	7, cr15, [sl, #-840]!	; 0xfffffcb8
   344fc:	andeq	lr, r3, r0, asr r8
   34500:	andeq	r0, r0, r8, ror r3
   34504:	andeq	lr, r3, r2, lsr r8
   34508:	andeq	r2, r2, r4, asr #6
   3450c:	andeq	r0, r0, r4, asr #6
   34510:	strdeq	r3, [r2], -lr
   34514:	andeq	lr, r3, ip, lsr r7
   34518:	strdeq	r0, [r0], -ip
   3451c:	ldrdeq	r2, [r2], -r2	; <UNPREDICTABLE>
   34520:	andeq	r3, r2, r4, lsr fp
   34524:	muleq	r2, r8, r5
   34528:	svcmi	0x0029b5f8
   3452c:	ldrbtmi	r4, [pc], #-2857	; 34534 <tcgetattr@plt+0x2cdd8>
   34530:	strdcs	r5, [r0], -lr
   34534:			; <UNDEFINED> instruction: 0xf98ef7de
   34538:			; <UNDEFINED> instruction: 0x46056834
   3453c:	and	fp, lr, ip, lsl r9
   34540:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   34544:			; <UNDEFINED> instruction: 0xf8d4b15c
   34548:	cmpeq	fp, #16, 8	; 0x10000000
   3454c:			; <UNDEFINED> instruction: 0x4620d5f8
   34550:			; <UNDEFINED> instruction: 0xf980f7de
   34554:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   34558:	cfstrscs	mvf4, [r0], {5}
   3455c:	stfcsd	f5, [r0, #-972]	; 0xfffffc34
   34560:			; <UNDEFINED> instruction: 0xf7fed1e7
   34564:	blmi	773838 <tcgetattr@plt+0x76c0dc>
   34568:	ldmpl	ip!, {r2, r3, r4, r8, fp, lr}^
   3456c:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   34570:	blx	ef2552 <tcgetattr@plt+0xeeadf6>
   34574:	movweq	lr, #6736	; 0x1a50
   34578:	blmi	6a898c <tcgetattr@plt+0x6a1230>
   3457c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   34580:	ldmdbmi	r8, {r0, r1, r3, r7, r8, ip, sp, pc}
   34584:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   34588:	blx	bf256a <tcgetattr@plt+0xbeae0e>
   3458c:	movweq	lr, #6736	; 0x1a50
   34590:	ldmdavs	r3!, {r0, r1, r3, ip, lr, pc}
   34594:	and	fp, pc, fp, lsl r9	; <UNPREDICTABLE>
   34598:	ldrbtcc	pc, [r8], #2259	; 0x8d3	; <UNPREDICTABLE>
   3459c:			; <UNDEFINED> instruction: 0xf8d3b163
   345a0:	bcs	3d7e8 <tcgetattr@plt+0x3608c>
   345a4:	strdcs	sp, [r0], -r8
   345a8:	blmi	423d90 <tcgetattr@plt+0x41c634>
   345ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   345b0:	rscle	r2, lr, r0, lsl #22
   345b4:	ldrb	r2, [r7, r0]!
   345b8:	cdp2	7, 7, cr15, cr2, cr2, {7}
   345bc:	blcs	4e690 <tcgetattr@plt+0x46f34>
   345c0:			; <UNDEFINED> instruction: 0xf7efd1f1
   345c4:	blx	fec737f0 <tcgetattr@plt+0xfec6c094>
   345c8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   345cc:	svclt	0x0000bdf8
   345d0:	andeq	lr, r3, r6, ror #12
   345d4:	strdeq	r0, [r0], -ip
   345d8:	andeq	r0, r0, r8, ror #7
   345dc:	andeq	r1, r2, r0, ror #24
   345e0:	andeq	pc, r3, r8, ror r5	; <UNPREDICTABLE>
   345e4:	andeq	r1, r2, r2, asr ip
   345e8:	andeq	r0, r0, r8, ror #6
   345ec:	mvnsmi	lr, #737280	; 0xb4000
   345f0:	ldcmi	0, cr11, [fp], #-644	; 0xfffffd7c
   345f4:	blmi	f20208 <tcgetattr@plt+0xf18aac>
   345f8:	ldrbtmi	r2, [ip], #-622	; 0xfffffd92
   345fc:	strmi	r2, [r5], -r0, lsl #2
   34600:	stmiapl	r3!, {r3, r4, r5, r9, sl, lr}^
   34604:	ldcmi	6, cr2, [r8], #-4
   34608:	stmdaeq	lr, {r0, r2, r3, r8, ip, sp, lr, pc}
   3460c:	tstls	pc, #1769472	; 0x1b0000
   34610:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34614:	svc	0x0000f7d2
   34618:	ldrbtmi	r4, [ip], #-2356	; 0xfffff6cc
   3461c:	andvs	pc, ip, sp, lsr #17
   34620:	strbmi	r2, [r0], -ip, ror #4
   34624:			; <UNDEFINED> instruction: 0xf8544623
   34628:			; <UNDEFINED> instruction: 0xf8d99001
   3462c:			; <UNDEFINED> instruction: 0xf0151000
   34630:	stmdacs	fp!, {r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   34634:			; <UNDEFINED> instruction: 0xf7d2d925
   34638:			; <UNDEFINED> instruction: 0x2324eebe
   3463c:			; <UNDEFINED> instruction: 0xf04f6003
   34640:	strdlt	r3, [r5, pc]
   34644:	mrc	7, 5, APSR_nzcv, cr6, cr2, {6}
   34648:	ldrdcs	pc, [r0], -r9
   3464c:	ldrbtcc	pc, [pc], #79	; 34654 <tcgetattr@plt+0x2cef8>	; <UNPREDICTABLE>
   34650:	stmdavs	r0, {r0, r9, ip, pc}
   34654:	ldcl	7, cr15, [r8, #840]!	; 0x348
   34658:	bls	86af4 <tcgetattr@plt+0x7f398>
   3465c:			; <UNDEFINED> instruction: 0x46034479
   34660:			; <UNDEFINED> instruction: 0xf0144628
   34664:	bmi	933fd8 <tcgetattr@plt+0x92c87c>
   34668:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   3466c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34670:	subsmi	r9, sl, pc, lsl fp
   34674:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34678:			; <UNDEFINED> instruction: 0x4620d130
   3467c:	pop	{r0, r5, ip, sp, pc}
   34680:			; <UNDEFINED> instruction: 0x464083f0
   34684:	ldcl	7, cr15, [r2], {210}	; 0xd2
   34688:	ldrtmi	r2, [r1], -r0, lsl #4
   3468c:			; <UNDEFINED> instruction: 0xf7d24630
   34690:	mcrrne	15, 13, lr, r3, cr0
   34694:	sbcsle	r4, r2, r4, lsl #12
   34698:			; <UNDEFINED> instruction: 0xf7d2204f
   3469c:	ldrtmi	lr, [r9], -r8, ror #31
   346a0:	strmi	r2, [r6], -lr, ror #4
   346a4:			; <UNDEFINED> instruction: 0xf7d24620
   346a8:	andcc	lr, r1, r4, lsr #29
   346ac:	ldrtmi	sp, [r0], -sp
   346b0:	svc	0x00dcf7d2
   346b4:	strtmi	r2, [r0], -r0, lsl #3
   346b8:	svc	0x0064f7d2
   346bc:	andle	r3, r4, r1
   346c0:	strtmi	r2, [r0], -r0, lsl #2
   346c4:	stc2	0, cr15, [r4, #20]!
   346c8:			; <UNDEFINED> instruction: 0xf7d2e7cd
   346cc:			; <UNDEFINED> instruction: 0x4606ee74
   346d0:	ldmdavs	r4!, {r5, r9, sl, lr}
   346d4:	ldmda	r0, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   346d8:			; <UNDEFINED> instruction: 0xe7b06034
   346dc:	stc	7, cr15, [r8], {210}	; 0xd2
   346e0:	muleq	r3, sl, r5
   346e4:	andeq	r0, r0, r8, ror r3
   346e8:	andeq	lr, r3, sl, ror r5
   346ec:	andeq	r0, r0, r0, lsl #7
   346f0:	andeq	r3, r2, r4, lsr sl
   346f4:	andeq	lr, r3, sl, lsr #10
   346f8:			; <UNDEFINED> instruction: 0x460db5f8
   346fc:	strmi	r4, [r7], -r7, lsl #22
   34700:	tstcs	r0, r7, lsl #24
   34704:			; <UNDEFINED> instruction: 0x4616447b
   34708:			; <UNDEFINED> instruction: 0x4620591c
   3470c:	blx	ffcf2676 <tcgetattr@plt+0xffceaf1a>
   34710:	stmib	r4, {r0, r1, r3, r5, r7, fp, sp, lr}^
   34714:	stmib	r4, {r1, r8, sl, ip, sp, lr}^
   34718:	ldcllt	6, cr3, [r8, #16]!
   3471c:	muleq	r3, r0, r4
   34720:	andeq	r0, r0, r0, ror #6
   34724:	tstcs	r0, r3, lsl #22
   34728:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
   3472c:			; <UNDEFINED> instruction: 0xf7d85898
   34730:	svclt	0x0000bbe1
   34734:	andeq	lr, r3, sl, ror #8
   34738:	andeq	r0, r0, r0, ror #6
   3473c:			; <UNDEFINED> instruction: 0xf381fab1
   34740:	ldmdbeq	fp, {r4, sl, ip, sp, pc}^
   34744:	svclt	0x00082800
   34748:	stcmi	3, cr2, [sp], {1}
   3474c:	svclt	0x00082a00
   34750:	ldrbtmi	r2, [ip], #-769	; 0xfffffcff
   34754:	blmi	322be8 <tcgetattr@plt+0x31b48c>
   34758:	ldmvs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   3475c:	andle	r4, r3, r4, lsl #5
   34760:			; <UNDEFINED> instruction: 0xf85d2000
   34764:	ldrbmi	r4, [r0, -r4, lsl #22]!
   34768:	addmi	r6, r8, #216, 16	; 0xd80000
   3476c:	ldmdbvs	r9, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   34770:			; <UNDEFINED> instruction: 0xd1f54291
   34774:	blmi	1728f0 <tcgetattr@plt+0x16b194>
   34778:			; <UNDEFINED> instruction: 0xf7d84618
   3477c:	svclt	0x0000bbd7
   34780:	andeq	lr, r3, r2, asr #8
   34784:	andeq	r0, r0, r0, ror #6
   34788:	bmi	107398 <tcgetattr@plt+0xffc3c>
   3478c:	ldmpl	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   34790:	bllt	ff3726f8 <tcgetattr@plt+0xff36af9c>
   34794:	andeq	lr, r3, r8, lsl #8
   34798:	andeq	r0, r0, r0, ror #6
   3479c:			; <UNDEFINED> instruction: 0xf04f4a28
   347a0:	blmi	a40fa4 <tcgetattr@plt+0xa39848>
   347a4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   347a8:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
   347ac:	ldmdavs	fp, {r1, r2, r5, sl, fp, lr}
   347b0:			; <UNDEFINED> instruction: 0xf04f9317
   347b4:	blmi	9753bc <tcgetattr@plt+0x96dc60>
   347b8:	stmiapl	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   347bc:	cdp2	0, 15, cr15, cr2, cr0, {0}
   347c0:	and	fp, r8, r8, lsl r9
   347c4:	cdp2	0, 11, cr15, cr2, cr0, {0}
   347c8:			; <UNDEFINED> instruction: 0xf8d0b128
   347cc:	blcs	40a04 <tcgetattr@plt+0x392a8>
   347d0:	strcs	sp, [r1, #-248]	; 0xffffff08
   347d4:	strcs	lr, [r0, #-0]
   347d8:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   347dc:	adcmi	r6, sl, #1703936	; 0x1a0000
   347e0:	bmi	768c14 <tcgetattr@plt+0x7614b8>
   347e4:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   347e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   347ec:	subsmi	r9, sl, r7, lsl fp
   347f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   347f4:	andslt	sp, r9, r1, lsr #2
   347f8:	ldmdbmi	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
   347fc:	andsvs	r4, sp, sl, ror #12
   34800:	stmdapl	r4!, {r0, r1, sp}^
   34804:			; <UNDEFINED> instruction: 0xf7d26821
   34808:	stmdacs	r0, {r3, r5, r6, sl, fp, sp, lr, pc}
   3480c:	blls	168fb8 <tcgetattr@plt+0x16185c>
   34810:	bicsvc	pc, fp, r3, lsl #8
   34814:	vmla.f<illegal width 8>	<illegal reg q13.5>, <illegal reg q1.5>, d1[7]
   34818:	ldrbeq	r0, [r8, #264]	; 0x108
   3481c:			; <UNDEFINED> instruction: 0xf041bf48
   34820:	streq	r0, [sl], r0, asr #2
   34824:			; <UNDEFINED> instruction: 0xf041bf48
   34828:	strbeq	r0, [fp, -r8, lsl #2]
   3482c:			; <UNDEFINED> instruction: 0xf041bf48
   34830:	stmdavs	r0!, {r0, r8}
   34834:	svc	0x0020f7d2
   34838:			; <UNDEFINED> instruction: 0xf7d2e7d3
   3483c:	svclt	0x0000ebda
   34840:	strdeq	lr, [r3], -r0
   34844:	andeq	r0, r0, r8, ror r3
   34848:	ldrdeq	lr, [r3], -ip
   3484c:	andeq	r0, r0, r8, ror #6
   34850:	andeq	lr, r3, sl, lsr #23
   34854:	andeq	lr, r3, lr, lsr #7
   34858:	andeq	r0, r0, r0, lsl #7
   3485c:	stmdbmi	r8!, {r0, r1, r2, r5, r8, r9, fp, lr}
   34860:	bmi	a45a54 <tcgetattr@plt+0xa3e2f8>
   34864:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}^
   34868:	movwcc	fp, #5424	; 0x1530
   3486c:	addlt	r5, r9, sl, lsl #17
   34870:	andls	r6, r7, #1179648	; 0x120000
   34874:	andeq	pc, r0, #79	; 0x4f
   34878:	andeq	pc, r0, #79	; 0x4f
   3487c:	andls	r9, r6, #5
   34880:	stcmi	0, cr13, [r1, #-100]!	; 0xffffff9c
   34884:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   34888:	strtmi	r3, [r8], -r4, lsl #10
   3488c:	bl	fef727dc <tcgetattr@plt+0xfef6b080>
   34890:	blmi	7e3638 <tcgetattr@plt+0x7dbedc>
   34894:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   34898:	ldmdami	sp, {r2, r3, r6, r7, r8, fp, ip, sp, pc}
   3489c:	blmi	77d0ac <tcgetattr@plt+0x775950>
   348a0:	strls	r4, [r0], #-1144	; 0xfffffb88
   348a4:	ldrbtmi	r3, [fp], #-4
   348a8:			; <UNDEFINED> instruction: 0xf7d29003
   348ac:	stmdals	r3, {r4, r5, r9, sl, fp, sp, lr, pc}
   348b0:			; <UNDEFINED> instruction: 0xf7d24621
   348b4:	bmi	66fbb4 <tcgetattr@plt+0x668458>
   348b8:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   348bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   348c0:	subsmi	r9, sl, r7, lsl #22
   348c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   348c8:	andlt	sp, r9, r5, lsl r1
   348cc:	ldmdami	r3, {r4, r5, r8, sl, fp, ip, sp, pc}
   348d0:	blmi	4fd0d8 <tcgetattr@plt+0x4f597c>
   348d4:	andls	r4, r0, #120, 8	; 0x78000000
   348d8:	ldrbtmi	r3, [fp], #-4
   348dc:	andls	r2, r3, r1, lsl #4
   348e0:	mrc	7, 0, APSR_nzcv, cr4, cr2, {6}
   348e4:	stmdbge	r5, {r0, r1, fp, ip, pc}
   348e8:	stc	7, cr15, [r2], #840	; 0x348
   348ec:	strtmi	lr, [r8], -r3, ror #15
   348f0:	bl	fef72840 <tcgetattr@plt+0xfef6b0e4>
   348f4:			; <UNDEFINED> instruction: 0xf7d2e7cd
   348f8:	svclt	0x0000eb7c
   348fc:	andeq	lr, r3, r4, lsr #22
   34900:	andeq	lr, r3, r0, lsr r3
   34904:	andeq	r0, r0, r8, ror r3
   34908:	andeq	pc, r3, lr, ror #4
   3490c:	strdeq	lr, [r3], -r0
   34910:	andeq	pc, r3, r4, asr r2	; <UNPREDICTABLE>
   34914:	andeq	r0, r0, pc, lsl #10
   34918:	ldrdeq	lr, [r3], -sl
   3491c:	andeq	pc, r3, r0, lsr #4
   34920:	ldrdeq	r0, [r0], -fp
   34924:	svcmi	0x00f0e92d
   34928:			; <UNDEFINED> instruction: 0xf8dfb0c7
   3492c:	stfged	f6, [r3, #-768]	; 0xfffffd00
   34930:			; <UNDEFINED> instruction: 0xc1bcf8df
   34934:	ldrbtmi	r2, [lr], #1024	; 0x400
   34938:			; <UNDEFINED> instruction: 0xf10d4699
   3493c:			; <UNDEFINED> instruction: 0xf8cd0a08
   34940:	strmi	r9, [pc], -r4
   34944:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   34948:	strmi	r2, [r0], r1, lsl #2
   3494c:			; <UNDEFINED> instruction: 0x462b4616
   34950:	strmi	r4, [r8], -r2, lsr #12
   34954:	ldrdgt	pc, [r0], -ip
   34958:	tstgt	r4, sp, asr #17	; <UNPREDICTABLE>
   3495c:	stceq	0, cr15, [r0], {79}	; 0x4f
   34960:	andmi	pc, r0, sl, asr #17
   34964:	bl	fe3f28b4 <tcgetattr@plt+0xfe3eb158>
   34968:	ldrbtmi	r4, [ip], #-3170	; 0xfffff39e
   3496c:			; <UNDEFINED> instruction: 0xf0402800
   34970:	stmdbge	r5, {r1, r2, r3, r5, r7, pc}
   34974:	bleq	fe570db0 <tcgetattr@plt+0xfe569654>
   34978:	smlabbls	r0, r1, r6, r4
   3497c:			; <UNDEFINED> instruction: 0xf7d24608
   34980:	stmdbls	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
   34984:			; <UNDEFINED> instruction: 0x4648465a
   34988:	b	fe7728d8 <tcgetattr@plt+0xfe76b17c>
   3498c:	stcl	7, cr15, [r4, #840]	; 0x348
   34990:			; <UNDEFINED> instruction: 0xf0001c43
   34994:	stmdacs	r0, {r3, r4, r7, pc}
   34998:	andls	sp, r0, pc, ror r1
   3499c:			; <UNDEFINED> instruction: 0xf7d26828
   349a0:	stmdbls	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   349a4:			; <UNDEFINED> instruction: 0xf7d22001
   349a8:			; <UNDEFINED> instruction: 0x4601ec18
   349ac:			; <UNDEFINED> instruction: 0xf0402800
   349b0:			; <UNDEFINED> instruction: 0x46408092
   349b4:	ldc2	7, cr15, [r0, #988]!	; 0x3dc
   349b8:			; <UNDEFINED> instruction: 0xf7d24638
   349bc:			; <UNDEFINED> instruction: 0x4607eaf0
   349c0:			; <UNDEFINED> instruction: 0xf0402800
   349c4:	stmdami	ip, {r2, r3, r7, pc}^
   349c8:			; <UNDEFINED> instruction: 0xf7f74478
   349cc:	blmi	1333b98 <tcgetattr@plt+0x132c43c>
   349d0:			; <UNDEFINED> instruction: 0xf854494b
   349d4:	ldrbtmi	r8, [r9], #-3
   349d8:	andeq	pc, r0, r8, asr #17
   349dc:	ldc2l	7, cr15, [sl], #988	; 0x3dc
   349e0:			; <UNDEFINED> instruction: 0x4659463a
   349e4:			; <UNDEFINED> instruction: 0xf7d22002
   349e8:			; <UNDEFINED> instruction: 0xf7f2ea6e
   349ec:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   349f0:			; <UNDEFINED> instruction: 0xf007dd01
   349f4:	bmi	11338e8 <tcgetattr@plt+0x112c18c>
   349f8:	blmi	10fe600 <tcgetattr@plt+0x10f6ea4>
   349fc:	bmi	110ac88 <tcgetattr@plt+0x110352c>
   34a00:	stmiapl	r1!, {r0, r1, r2, r3, sp, lr}^
   34a04:	andvs	r4, pc, r2, asr #22
   34a08:	stmib	r2, {r1, r5, r7, fp, ip, lr}^
   34a0c:	stmiapl	r3!, {r9, ip, sp, lr}^
   34a10:			; <UNDEFINED> instruction: 0xf7f0601f
   34a14:	blmi	1032c40 <tcgetattr@plt+0x102b4e4>
   34a18:	stmiapl	r0!, {r0, r3, r4, r5, r9, sl, lr}^
   34a1c:	bl	ff47296c <tcgetattr@plt+0xff46b210>
   34a20:			; <UNDEFINED> instruction: 0xf7ff4650
   34a24:	blmi	f741b8 <tcgetattr@plt+0xf6ca5c>
   34a28:	subsvs	r4, r8, fp, ror r4
   34a2c:	andle	r3, r1, r1
   34a30:	mrc2	7, 5, pc, cr4, cr15, {7}
   34a34:			; <UNDEFINED> instruction: 0xf7fd6868
   34a38:	mcrcs	12, 0, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   34a3c:	blle	286254 <tcgetattr@plt+0x27eaf8>
   34a40:	strtmi	r9, [r8], -r1, lsl #26
   34a44:	b	ffcf2994 <tcgetattr@plt+0xffceb238>
   34a48:			; <UNDEFINED> instruction: 0xf7d24628
   34a4c:	ldrtmi	lr, [r0], -r6, ror #20
   34a50:	mrc	7, 2, APSR_nzcv, cr2, cr2, {6}
   34a54:	ldrdeq	pc, [r0], -sl
   34a58:			; <UNDEFINED> instruction: 0xf7ddb178
   34a5c:	strmi	pc, [r1], -r3, lsl #28
   34a60:			; <UNDEFINED> instruction: 0xf7dd4620
   34a64:			; <UNDEFINED> instruction: 0xf8dafcef
   34a68:			; <UNDEFINED> instruction: 0xf7d20000
   34a6c:			; <UNDEFINED> instruction: 0xf8d4ea56
   34a70:			; <UNDEFINED> instruction: 0xf0433410
   34a74:			; <UNDEFINED> instruction: 0xf8c40304
   34a78:	andcs	r3, r0, r0, lsl r4
   34a7c:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   34a80:			; <UNDEFINED> instruction: 0xf8d84926
   34a84:	ldrbtmi	r0, [r9], #-0
   34a88:	stc2	7, cr15, [r0], {247}	; 0xf7
   34a8c:	blx	4f2a50 <tcgetattr@plt+0x4eb2f4>
   34a90:	ldc2l	0, cr15, [r0], #8
   34a94:			; <UNDEFINED> instruction: 0xf7d22000
   34a98:			; <UNDEFINED> instruction: 0x464aec38
   34a9c:	andcs	r4, r2, r9, asr r6
   34aa0:	b	4729f0 <tcgetattr@plt+0x46b294>
   34aa4:			; <UNDEFINED> instruction: 0xf7d26868
   34aa8:	bmi	7b0350 <tcgetattr@plt+0x7a8bf4>
   34aac:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   34ab0:	ldmpl	r3, {r3, r5, fp, sp, lr}^
   34ab4:	blls	118eb24 <tcgetattr@plt+0x11873c8>
   34ab8:			; <UNDEFINED> instruction: 0xf04f405a
   34abc:	tstle	r2, r0, lsl #6
   34ac0:	pop	{r0, r1, r2, r6, ip, sp, pc}
   34ac4:	ldmdami	r7, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34ac8:			; <UNDEFINED> instruction: 0xf7f24478
   34acc:	ldmdami	r6, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   34ad0:			; <UNDEFINED> instruction: 0xf7f24478
   34ad4:	ldmdami	r5, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   34ad8:			; <UNDEFINED> instruction: 0xf7f24478
   34adc:	ldmdami	r4, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   34ae0:			; <UNDEFINED> instruction: 0xf7f24478
   34ae4:	pld	[r2, r5, ror #23]
   34ae8:	svclt	0x0000ea84
   34aec:	andeq	lr, r3, lr, asr r2
   34af0:	andeq	r0, r0, r8, ror r3
   34af4:	andeq	lr, r3, sl, lsr #4
   34af8:	andeq	r3, r2, r4, lsr #14
   34afc:	andeq	r0, r0, r0, lsr #8
   34b00:	andeq	r0, r0, fp, asr r1
   34b04:			; <UNDEFINED> instruction: 0x000003b8
   34b08:	andeq	r0, r0, r8, asr #6
   34b0c:	strdeq	r0, [r0], -ip
   34b10:	andeq	r0, r0, r8, ror #6
   34b14:	ldrdeq	r0, [r0], -r4
   34b18:	andeq	lr, r3, ip, asr r9
   34b1c:			; <UNDEFINED> instruction: 0xfffffa9f
   34b20:	andeq	lr, r3, r6, ror #1
   34b24:	strdeq	r3, [r2], -r4
   34b28:	ldrdeq	r3, [r2], -r8
   34b2c:	strdeq	r3, [r2], -r0
   34b30:	strdeq	r3, [r2], -r8
   34b34:	blmi	fe447578 <tcgetattr@plt+0xfe43fe1c>
   34b38:	ldrbmi	lr, [r0, sp, lsr #18]!
   34b3c:	addlt	r4, r6, sl, ror r4
   34b40:	svcmi	0x008e4604
   34b44:	ldmpl	r3, {r0, r1, ip, pc}^
   34b48:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   34b4c:			; <UNDEFINED> instruction: 0xf04f9305
   34b50:			; <UNDEFINED> instruction: 0xf7d20300
   34b54:	stmibmi	sl, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   34b58:			; <UNDEFINED> instruction: 0x46024479
   34b5c:	ldrbtmi	r4, [r8], #-2185	; 0xfffff777
   34b60:	blx	b72b32 <tcgetattr@plt+0xb6b3d6>
   34b64:	movweq	pc, #41380	; 0xa1a4	; <UNPREDICTABLE>
   34b68:	ldmdale	fp, {r0, r1, r2, r8, r9, fp, sp}
   34b6c:			; <UNDEFINED> instruction: 0xf003e8df
   34b70:	bne	1b3b388 <tcgetattr@plt+0x1b33c2c>
   34b74:	andsvc	r2, sl, #1703936	; 0x1a0000
   34b78:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
   34b7c:			; <UNDEFINED> instruction: 0xf7d23004
   34b80:	andcs	lr, r0, r6, ror sl
   34b84:	ldc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
   34b88:	strmi	r1, [r4], -r3, asr #24
   34b8c:	ldclmi	0, cr13, [pc, #-28]!	; 34b78 <tcgetattr@plt+0x2d41c>
   34b90:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   34b94:	ldc	7, cr15, [r0, #840]!	; 0x348
   34b98:			; <UNDEFINED> instruction: 0xf7ff606c
   34b9c:	strdcs	pc, [r0], -pc	; <UNPREDICTABLE>
   34ba0:	mrc2	7, 2, pc, cr12, cr15, {7}
   34ba4:	blmi	1d47594 <tcgetattr@plt+0x1d3fe38>
   34ba8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34bac:	blls	18ec1c <tcgetattr@plt+0x1874c0>
   34bb0:			; <UNDEFINED> instruction: 0xf04f405a
   34bb4:			; <UNDEFINED> instruction: 0xf0400300
   34bb8:	ldrdlt	r8, [r6], -sl
   34bbc:			; <UNDEFINED> instruction: 0x87f0e8bd
   34bc0:	andcs	r4, r1, #116, 22	; 0x1d000
   34bc4:	andsvs	r4, sl, fp, ror r4
   34bc8:	blx	1af2b5a <tcgetattr@plt+0x1aeb3fe>
   34bcc:	ldmpl	fp!, {r1, r4, r5, r6, r8, r9, fp, lr}^
   34bd0:	movwlt	r6, #22557	; 0x581d
   34bd4:	ldrdhi	pc, [r4, #143]	; 0x8f
   34bd8:	ldrbtmi	r2, [r8], #1536	; 0x600
   34bdc:	ldreq	lr, [r8], -sp
   34be0:	addhi	pc, sl, r0, lsl #2
   34be4:	movwcs	r6, #2144	; 0x860
   34be8:	rscscc	pc, pc, #79	; 0x4f
   34bec:			; <UNDEFINED> instruction: 0x960021d2
   34bf0:	blx	fe4f2bd4 <tcgetattr@plt+0xfe4eb478>
   34bf4:	ldrvs	pc, [r0], #2244	; 0x8c4
   34bf8:	strtmi	fp, [ip], -sp, ror #2
   34bfc:	ldrbtpl	pc, [r8], #2261	; 0x8d5	; <UNPREDICTABLE>
   34c00:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   34c04:	strble	r0, [sl, #1625]!	; 0x659
   34c08:			; <UNDEFINED> instruction: 0xf7fd4620
   34c0c:			; <UNDEFINED> instruction: 0xf8c4fc65
   34c10:	cfstrscs	mvf6, [r0, #-576]	; 0xfffffdc0
   34c14:	blmi	18e93e0 <tcgetattr@plt+0x18e1c84>
   34c18:	mvnscc	pc, pc, asr #32
   34c1c:			; <UNDEFINED> instruction: 0xf00058f8
   34c20:	strmi	pc, [r4], -r1, asr #25
   34c24:	adcsle	r2, sp, r0, lsl #16
   34c28:	ldrbtmi	r4, [lr], #-3678	; 0xfffff1a2
   34c2c:			; <UNDEFINED> instruction: 0x46203610
   34c30:			; <UNDEFINED> instruction: 0xf0004625
   34c34:			; <UNDEFINED> instruction: 0x4632fc7b
   34c38:	strmi	r2, [r4], -r1, lsl #2
   34c3c:			; <UNDEFINED> instruction: 0xf0014628
   34c40:	stccs	8, cr15, [r0], {185}	; 0xb9
   34c44:			; <UNDEFINED> instruction: 0xe7add1f3
   34c48:	ldmpl	fp!, {r0, r1, r2, r4, r6, r8, r9, fp, lr}^
   34c4c:			; <UNDEFINED> instruction: 0xf7f76818
   34c50:			; <UNDEFINED> instruction: 0xe7a7fd37
   34c54:	ldrsbls	pc, [r4, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   34c58:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   34c5c:	andcs	r4, r3, #-117440512	; 0xf9000000
   34c60:			; <UNDEFINED> instruction: 0xf04f4641
   34c64:			; <UNDEFINED> instruction: 0xf7d230ff
   34c68:	mcrrne	10, 8, lr, r2, cr14
   34c6c:	suble	r4, r8, r5, lsl #12
   34c70:	addsle	r2, r7, r0, lsl #16
   34c74:			; <UNDEFINED> instruction: 0xa010f8dd
   34c78:			; <UNDEFINED> instruction: 0xf38afa5f
   34c7c:	suble	r2, sl, pc, ror fp
   34c80:	cmneq	pc, #26	; <UNPREDICTABLE>
   34c84:	movwcc	sp, #4100	; 0x1004
   34c88:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
   34c8c:			; <UNDEFINED> instruction: 0xdde62b00
   34c90:			; <UNDEFINED> instruction: 0xf04f4b47
   34c94:	ldmpl	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
   34c98:			; <UNDEFINED> instruction: 0xff24f011
   34c9c:	movwlt	r4, #34310	; 0x8606
   34ca0:			; <UNDEFINED> instruction: 0xf0114630
   34ca4:			; <UNDEFINED> instruction: 0xf8d6fee3
   34ca8:	strmi	r4, [r6], -r0, ror #1
   34cac:	ands	fp, r7, ip, lsl r9
   34cb0:	eormi	pc, r4, #212, 16	; 0xd40000
   34cb4:	stfvsp	f3, [r3], #-656	; 0xfffffd70
   34cb8:			; <UNDEFINED> instruction: 0xd1f9429d
   34cbc:	strbmi	r6, [r8], -r3, lsr #22
   34cc0:	vst2.8	{d22-d23}, [r3 :128], r1
   34cc4:			; <UNDEFINED> instruction: 0xf8c47300
   34cc8:			; <UNDEFINED> instruction: 0x6323a068
   34ccc:	blx	1df2c9c <tcgetattr@plt+0x1deb540>
   34cd0:	strtmi	r6, [r0], -r3, lsr #22
   34cd4:	orrvc	pc, r0, #1124073472	; 0x43000000
   34cd8:			; <UNDEFINED> instruction: 0xf0126323
   34cdc:	ldmdblt	r0!, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   34ce0:	bicsle	r2, sp, r0, lsl #28
   34ce4:			; <UNDEFINED> instruction: 0x46284651
   34ce8:			; <UNDEFINED> instruction: 0xf8b4f7ef
   34cec:			; <UNDEFINED> instruction: 0x4620e7b7
   34cf0:			; <UNDEFINED> instruction: 0xf7ff2101
   34cf4:	ldrb	pc, [r3, r5, lsr #22]!	; <UNPREDICTABLE>
   34cf8:	strbmi	r4, [r0], -r1, lsr #12
   34cfc:	ldc2	7, cr15, [r2, #-976]!	; 0xfffffc30
   34d00:			; <UNDEFINED> instruction: 0xf7d2e770
   34d04:	stmdavs	r3, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
   34d08:			; <UNDEFINED> instruction: 0xf43f2b0a
   34d0c:	stmdami	r9!, {r0, r1, r3, r6, r8, r9, sl, fp, sp, pc}
   34d10:			; <UNDEFINED> instruction: 0xf7f24478
   34d14:	vmlsl.u8	<illegal reg q15.5>, d26, d17
   34d18:			; <UNDEFINED> instruction: 0xf1aa2a07
   34d1c:			; <UNDEFINED> instruction: 0xf1ba0a15
   34d20:	ldmible	ip, {r0, r8, r9, sl, fp}
   34d24:			; <UNDEFINED> instruction: 0xf04f4b22
   34d28:	ldmpl	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
   34d2c:	mrc2	0, 6, pc, cr10, cr1, {0}
   34d30:	stmdacs	r0, {r1, r2, r9, sl, lr}
   34d34:			; <UNDEFINED> instruction: 0xf8d6d093
   34d38:	ldmdblt	ip, {r5, r6, r7, lr}
   34d3c:			; <UNDEFINED> instruction: 0xf8d4e010
   34d40:	cmnlt	ip, r4, lsr #4
   34d44:	addsmi	r6, sp, #25344	; 0x6300
   34d48:			; <UNDEFINED> instruction: 0x2112d1f9
   34d4c:			; <UNDEFINED> instruction: 0xf7d24628
   34d50:	stmdacs	r0, {r7, r8, fp, sp, lr, pc}
   34d54:	ldrshcs	sp, [r2, -r3]
   34d58:			; <UNDEFINED> instruction: 0xf7d24628
   34d5c:			; <UNDEFINED> instruction: 0xe7eeeabe
   34d60:			; <UNDEFINED> instruction: 0xf0114630
   34d64:	strmi	pc, [r6], -r3, lsl #29
   34d68:	mvnle	r2, r0, lsl #16
   34d6c:			; <UNDEFINED> instruction: 0xf7d2e777
   34d70:	svclt	0x0000e940
   34d74:	andeq	lr, r3, r8, asr r0
   34d78:	andeq	r0, r0, r8, ror r3
   34d7c:	andeq	lr, r3, ip, asr #32
   34d80:	andeq	r3, r2, r8, asr #11
   34d84:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   34d88:	andeq	lr, r3, sl, ror pc
   34d8c:	strdeq	lr, [r3], -r4
   34d90:	andeq	sp, r3, ip, ror #31
   34d94:	andeq	lr, r3, r0, lsr pc
   34d98:	strdeq	r0, [r0], -ip
   34d9c:	andeq	r1, r2, lr, lsl #29
   34da0:	andeq	r0, r0, r8, ror #6
   34da4:	strdeq	r3, [r2], -r6
   34da8:	andeq	r0, r0, r0, lsr #8
   34dac:	andeq	r3, r2, r8, lsr #9
   34db0:			; <UNDEFINED> instruction: 0x000003b8
   34db4:	andeq	r3, r2, r4, ror #7
   34db8:	blmi	9c7654 <tcgetattr@plt+0x9bfef8>
   34dbc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   34dc0:	ldmpl	r3, {r0, r1, r5, r7, ip, sp, pc}^
   34dc4:	andcs	r4, r0, r5, lsl #12
   34dc8:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   34dcc:			; <UNDEFINED> instruction: 0xf04f9321
   34dd0:	orrcs	r0, r0, #0, 6
   34dd4:			; <UNDEFINED> instruction: 0xf7ff9300
   34dd8:	streq	pc, [r2, r1, asr #26]!
   34ddc:	bmi	7e9e10 <tcgetattr@plt+0x7e26b4>
   34de0:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   34de4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34de8:	subsmi	r9, sl, r1, lsr #22
   34dec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34df0:	eorlt	sp, r3, r8, lsr #2
   34df4:	stmdbge	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
   34df8:	strbtmi	r4, [sl], -r8, lsr #12
   34dfc:	stmib	r0, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34e00:	andle	r1, r6, r3, asr #24
   34e04:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   34e08:	stmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
   34e0c:	blx	1572e08 <tcgetattr@plt+0x156b6ac>
   34e10:			; <UNDEFINED> instruction: 0xf7d2e7e5
   34e14:	stmdavs	r3, {r4, r6, r7, r9, fp, sp, lr, pc}
   34e18:	svclt	0x00182b04
   34e1c:	svclt	0x000c2b0b
   34e20:	andcs	r2, r0, #268435456	; 0x10000000
   34e24:	svclt	0x00082b67
   34e28:	andeq	pc, r1, #66	; 0x42
   34e2c:	bicsle	r2, r6, r0, lsl #20
   34e30:	blcs	83a94 <tcgetattr@plt+0x7c338>
   34e34:	andcs	sp, r1, r8, lsl #16
   34e38:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   34e3c:			; <UNDEFINED> instruction: 0xf7d2e7cf
   34e40:			; <UNDEFINED> instruction: 0xe7ccec5c
   34e44:	ldm	r4, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34e48:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   34e4c:	blx	172e1c <tcgetattr@plt+0x16b6c0>
   34e50:	ldrdeq	sp, [r3], -r8
   34e54:	andeq	r0, r0, r8, ror r3
   34e58:			; <UNDEFINED> instruction: 0x0003ddb2
   34e5c:	andeq	lr, r3, lr, ror #25
   34e60:	andeq	r3, r2, r6, asr #5
   34e64:	cmnlt	r8, r8, lsr r5
   34e68:	strmi	r6, [r4], -sp, lsl #16
   34e6c:	strtmi	r6, [r8], -r1, lsr #16
   34e70:	svc	0x00d8f7d1
   34e74:	svclt	0x00b82800
   34e78:	blle	8f210 <tcgetattr@plt+0x87ab4>
   34e7c:	stmdbvs	r4!, {r1, ip, lr, pc}
   34e80:	mvnsle	r2, r0, lsl #24
   34e84:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   34e88:	ldrb	r4, [fp, r4, lsl #12]!
   34e8c:	ldrlt	r4, [r0, #-2062]	; 0xfffff7f2
   34e90:	stmdavs	r1!, {r2, r4, r9, sl, lr}^
   34e94:			; <UNDEFINED> instruction: 0xf8d24478
   34e98:			; <UNDEFINED> instruction: 0xf7f22098
   34e9c:			; <UNDEFINED> instruction: 0xf8d4f98f
   34ea0:	swplt	r3, r8, [r3]	; <UNPREDICTABLE>
   34ea4:			; <UNDEFINED> instruction: 0xf8d4bd10
   34ea8:			; <UNDEFINED> instruction: 0xf7e30094
   34eac:			; <UNDEFINED> instruction: 0xf8d4ffab
   34eb0:			; <UNDEFINED> instruction: 0xf7f50084
   34eb4:	stmdavs	r0!, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}^
   34eb8:	stmda	lr!, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34ebc:	pop	{r5, r9, sl, lr}
   34ec0:			; <UNDEFINED> instruction: 0xf7d24010
   34ec4:	svclt	0x0000b827
   34ec8:			; <UNDEFINED> instruction: 0x000232b0
   34ecc:	ldrdcc	pc, [ip], r2
   34ed0:	ldrbmi	fp, [r0, -r3, lsl #18]!
   34ed4:			; <UNDEFINED> instruction: 0x4614b510
   34ed8:	stmdami	r6, {r1, r4, r6, r7, r8, fp, sp, lr}
   34edc:	ldrbne	r6, [r3, r1, ror #16]
   34ee0:			; <UNDEFINED> instruction: 0xf7f24478
   34ee4:	strtmi	pc, [r0], -fp, ror #18
   34ee8:			; <UNDEFINED> instruction: 0xff82f7fe
   34eec:			; <UNDEFINED> instruction: 0x4010e8bd
   34ef0:	mrclt	7, 0, APSR_nzcv, cr0, cr7, {7}
   34ef4:	andeq	r3, r2, r8, lsl #5
   34ef8:	addlt	fp, r3, r0, lsr r5
   34efc:	rsbscc	r4, r0, r4, lsl #12
   34f00:	andls	r4, r1, sp, lsl #12
   34f04:	ldc2	0, cr15, [ip], #-72	; 0xffffffb8
   34f08:	stmdals	r1, {r0, r5, r6, r7, r9, sl, fp, sp, lr}
   34f0c:	mcrr2	0, 1, pc, ip, cr2	; <UNPREDICTABLE>
   34f10:	strbtvs	r4, [r5], r8, lsr #12
   34f14:			; <UNDEFINED> instruction: 0xf8eaf014
   34f18:			; <UNDEFINED> instruction: 0xf01268a8
   34f1c:	stmiavs	r8!, {r0, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   34f20:	cdp2	0, 0, cr15, cr14, cr7, {0}
   34f24:	strtmi	r4, [r1], -r3, lsl #16
   34f28:			; <UNDEFINED> instruction: 0xf7f44478
   34f2c:	andcs	pc, r0, r9, asr #24
   34f30:	ldclt	0, cr11, [r0, #-12]!
   34f34:	muleq	r2, ip, r1
   34f38:	stmdavs	r9, {r6, fp, sp, lr}^
   34f3c:	svclt	0x0070f7d1
   34f40:	ldrdcc	pc, [ip], r1	; <UNPREDICTABLE>
   34f44:			; <UNDEFINED> instruction: 0xf0002b00
   34f48:	ldrbtlt	r8, [r0], #194	; 0xc2
   34f4c:	strcs	r2, [r1], -r0, lsl #10
   34f50:			; <UNDEFINED> instruction: 0xb124e02b
   34f54:	ldrsbtvc	pc, [r0], r4	; <UNPREDICTABLE>
   34f58:			; <UNDEFINED> instruction: 0xf0002f01
   34f5c:			; <UNDEFINED> instruction: 0xf8d38083
   34f60:	addmi	r4, ip, #164	; 0xa4
   34f64:			; <UNDEFINED> instruction: 0xf8d2d05f
   34f68:			; <UNDEFINED> instruction: 0xf8c340a8
   34f6c:			; <UNDEFINED> instruction: 0xf8c250b0
   34f70:			; <UNDEFINED> instruction: 0xf8d460b0
   34f74:			; <UNDEFINED> instruction: 0xf8c230a4
   34f78:	smlatblt	fp, r8, r0, r3
   34f7c:	adccs	pc, ip, r3, asr #17
   34f80:	ldrdcc	pc, [ip], r2	; <UNPREDICTABLE>
   34f84:	adccc	pc, ip, r4, asr #17
   34f88:	rsble	r2, r9, r0, lsl #22
   34f8c:	ldrdvc	pc, [r4], r3	; <UNPREDICTABLE>
   34f90:	svclt	0x000c4297
   34f94:	adcmi	pc, r4, r3, asr #17
   34f98:	adcmi	pc, r8, r3, asr #17
   34f9c:	adccs	pc, r4, r4, asr #17
   34fa0:	adcmi	pc, ip, r2, asr #17
   34fa4:	ldrdcc	pc, [ip], r1	; <UNPREDICTABLE>
   34fa8:			; <UNDEFINED> instruction: 0xf8d3b3bb
   34fac:	bcs	7d274 <tcgetattr@plt+0x75b18>
   34fb0:			; <UNDEFINED> instruction: 0xf8d3d133
   34fb4:			; <UNDEFINED> instruction: 0xf8d220ac
   34fb8:	addsmi	r4, ip, #164	; 0xa4
   34fbc:			; <UNDEFINED> instruction: 0xf8d2d1c9
   34fc0:	tstlt	ip, r8, lsr #1
   34fc4:	ldrsbtvc	pc, [r0], r4	; <UNPREDICTABLE>
   34fc8:	suble	r2, fp, r1, lsl #30
   34fcc:	ldrdmi	pc, [r8], r3	; <UNPREDICTABLE>
   34fd0:	svclt	0x0018428c
   34fd4:	suble	r4, sp, ip, lsl r6
   34fd8:	ldrdvc	pc, [r8], r4	; <UNPREDICTABLE>
   34fdc:	adcspl	pc, r0, r3, asr #17
   34fe0:	adcsvs	pc, r0, r2, asr #17
   34fe4:	adcvc	pc, r4, r2, asr #17
   34fe8:			; <UNDEFINED> instruction: 0xf8c7b10f
   34fec:			; <UNDEFINED> instruction: 0xf8d220ac
   34ff0:			; <UNDEFINED> instruction: 0xf8c430ac
   34ff4:	blcs	412ac <tcgetattr@plt+0x39b50>
   34ff8:			; <UNDEFINED> instruction: 0xf8d3d059
   34ffc:	addsmi	r7, r7, #164	; 0xa4
   35000:			; <UNDEFINED> instruction: 0xf8c3bf0c
   35004:			; <UNDEFINED> instruction: 0xf8c340a4
   35008:			; <UNDEFINED> instruction: 0xf8c440a8
   3500c:			; <UNDEFINED> instruction: 0xf8c220a8
   35010:			; <UNDEFINED> instruction: 0xf8d140ac
   35014:	blcs	412cc <tcgetattr@plt+0x39b70>
   35018:	stmdavs	r3, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
   3501c:	lfmlt	f2, 2, [r0]
   35020:	adcscs	pc, r0, r3, asr #17
   35024:			; <UNDEFINED> instruction: 0xf8d14770
   35028:			; <UNDEFINED> instruction: 0xf8c340a8
   3502c:	stccs	0, cr4, [r0], {164}	; 0xa4
   35030:			; <UNDEFINED> instruction: 0xf8c4d041
   35034:			; <UNDEFINED> instruction: 0xf8d330ac
   35038:			; <UNDEFINED> instruction: 0xf8c140ac
   3503c:	biclt	r4, r4, #172	; 0xac
   35040:	ldrdvc	pc, [r4], r4	; <UNPREDICTABLE>
   35044:	svclt	0x000c429f
   35048:	adcne	pc, r4, r4, asr #17
   3504c:	adcne	pc, r8, r4, asr #17
   35050:			; <UNDEFINED> instruction: 0xf8c1460c
   35054:			; <UNDEFINED> instruction: 0xf8c330a8
   35058:	ldrmi	r1, [r9], -ip, lsr #1
   3505c:	str	r4, [r2, r3, lsr #12]
   35060:	ldr	r6, [fp, r4]
   35064:	adcspl	pc, r0, r4, asr #17
   35068:			; <UNDEFINED> instruction: 0xf8c34611
   3506c:			; <UNDEFINED> instruction: 0xf8c250b0
   35070:			; <UNDEFINED> instruction: 0xe79770b0
   35074:	ldrdmi	pc, [r4], r1	; <UNPREDICTABLE>
   35078:	adcmi	pc, r8, r3, asr #17
   3507c:			; <UNDEFINED> instruction: 0xf8c4b1fc
   35080:			; <UNDEFINED> instruction: 0xf8d330ac
   35084:			; <UNDEFINED> instruction: 0xf8c140ac
   35088:	mvnslt	r4, ip, lsr #1
   3508c:	ldrdvc	pc, [r4], r4	; <UNPREDICTABLE>
   35090:	svclt	0x0018429f
   35094:	adcne	pc, r8, r4, asr #17
   35098:			; <UNDEFINED> instruction: 0x460fd014
   3509c:	adccc	pc, r4, r1, asr #17
   350a0:	adcne	pc, ip, r3, asr #17
   350a4:			; <UNDEFINED> instruction: 0xf8d24619
   350a8:	ldrtmi	r4, [fp], -r4, lsr #1
   350ac:	mulvs	r4, r4, r7
   350b0:	andvs	lr, r1, fp, lsr #15
   350b4:	ldrmi	lr, [r4], -ip, asr #15
   350b8:	adccs	pc, ip, r1, asr #17
   350bc:	ldrmi	lr, [r4], -r0, asr #15
   350c0:	adccs	pc, ip, r1, asr #17
   350c4:	adcne	pc, r4, r4, asr #17
   350c8:	andvs	lr, r1, r7, ror #15
   350cc:	stmdavs	r3, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   350d0:			; <UNDEFINED> instruction: 0xf8c32200
   350d4:			; <UNDEFINED> instruction: 0x477020b0
   350d8:	strcs	fp, [r1, #-1264]	; 0xfffffb10
   350dc:	tstlt	sl, r0, lsl #12
   350e0:	ldrsbtcc	pc, [r0], r2	; <UNPREDICTABLE>
   350e4:	cmple	pc, r0, lsl #22
   350e8:	addsmi	r6, r3, #196608	; 0x30000
   350ec:			; <UNDEFINED> instruction: 0xf8d1d05b
   350f0:	addsmi	r3, r3, #164	; 0xa4
   350f4:			; <UNDEFINED> instruction: 0xf8d3d01a
   350f8:	bcs	7d3c0 <tcgetattr@plt+0x75c64>
   350fc:			; <UNDEFINED> instruction: 0xf8d3d07a
   35100:			; <UNDEFINED> instruction: 0xb12220a4
   35104:	ldrsbtmi	pc, [r0], r2	; <UNPREDICTABLE>
   35108:			; <UNDEFINED> instruction: 0xf0402c00
   3510c:			; <UNDEFINED> instruction: 0xf8d3809d
   35110:			; <UNDEFINED> instruction: 0xb12440a8
   35114:	ldrsbtvc	pc, [r0], r4	; <UNPREDICTABLE>
   35118:			; <UNDEFINED> instruction: 0xf0402f00
   3511c:			; <UNDEFINED> instruction: 0xf8c380c0
   35120:			; <UNDEFINED> instruction: 0x460a50b0
   35124:	ldrdcc	pc, [ip], r1	; <UNPREDICTABLE>
   35128:	bfi	r4, r9, #12, #13
   3512c:	ldrdcc	pc, [r8], r1	; <UNPREDICTABLE>
   35130:	ldrsbtmi	pc, [r0], r3	; <UNPREDICTABLE>
   35134:	ldrdcs	pc, [r4], r3	; <UNPREDICTABLE>
   35138:	eorsle	r2, sl, r1, lsl #24
   3513c:			; <UNDEFINED> instruction: 0xf8d2b122
   35140:	stccs	0, cr4, [r0], {176}	; 0xb0
   35144:	sbcshi	pc, sp, r0, asr #32
   35148:	ldrdmi	pc, [r8], r3	; <UNPREDICTABLE>
   3514c:	rscle	r2, r6, r0, lsl #24
   35150:	ldrsbtcs	pc, [r0], r4	; <UNPREDICTABLE>
   35154:	rscle	r2, r2, r0, lsl #20
   35158:	ldrsbtvs	pc, [r0], r1	; <UNPREDICTABLE>
   3515c:			; <UNDEFINED> instruction: 0xf8d12200
   35160:			; <UNDEFINED> instruction: 0xf8c350a8
   35164:			; <UNDEFINED> instruction: 0xf8c160b0
   35168:	movwcs	r2, #176	; 0xb0
   3516c:	adcscc	pc, r0, r4, asr #17
   35170:	ldrdcc	pc, [r4], r5	; <UNPREDICTABLE>
   35174:	adccc	pc, r8, r1, asr #17
   35178:			; <UNDEFINED> instruction: 0xf8c3b10b
   3517c:			; <UNDEFINED> instruction: 0xf8d110ac
   35180:			; <UNDEFINED> instruction: 0xf8c530ac
   35184:	blcs	4143c <tcgetattr@plt+0x39ce0>
   35188:	rscshi	pc, r2, r0
   3518c:	ldrdcs	pc, [r4], r3	; <UNPREDICTABLE>
   35190:	stmdavs	r2, {r1, r3, r7, r9, lr}
   35194:			; <UNDEFINED> instruction: 0xf8c3bf0c
   35198:			; <UNDEFINED> instruction: 0xf8c350a4
   3519c:			; <UNDEFINED> instruction: 0xf8c550a8
   351a0:			; <UNDEFINED> instruction: 0xf8c110a4
   351a4:	tstlt	r2, ip, lsr #1
   351a8:			; <UNDEFINED> instruction: 0xf8c22300
   351ac:	ldcllt	0, cr3, [r0], #704	; 0x2c0
   351b0:			; <UNDEFINED> instruction: 0xf8c34770
   351b4:			; <UNDEFINED> instruction: 0xf8c160b0
   351b8:			; <UNDEFINED> instruction: 0xf8c140b0
   351bc:	smlatblt	sl, r8, r0, r2
   351c0:	adcne	pc, ip, r2, asr #17
   351c4:	ldrdmi	pc, [ip], r1	; <UNPREDICTABLE>
   351c8:	adcmi	pc, ip, r3, asr #17
   351cc:			; <UNDEFINED> instruction: 0xf8d4b3b4
   351d0:	addmi	r7, pc, #164	; 0xa4
   351d4:			; <UNDEFINED> instruction: 0xf8c4bf15
   351d8:			; <UNDEFINED> instruction: 0xf8c430a8
   351dc:			; <UNDEFINED> instruction: 0xf8d130a4
   351e0:	ldrmi	r4, [r4], -r8, lsr #1
   351e4:	adcne	pc, r4, r3, asr #17
   351e8:	ldrdcs	pc, [r4], r4	; <UNPREDICTABLE>
   351ec:	adccc	pc, ip, r1, asr #17
   351f0:	str	r4, [r3, r3, lsr #12]!
   351f4:	ldrdmi	pc, [r8], r3	; <UNPREDICTABLE>
   351f8:	adcsvs	pc, r0, r3, asr #17
   351fc:	adcscs	pc, r0, r1, asr #17
   35200:	adcmi	pc, r4, r1, asr #17
   35204:			; <UNDEFINED> instruction: 0xf8c4b10c
   35208:			; <UNDEFINED> instruction: 0xf8d110ac
   3520c:			; <UNDEFINED> instruction: 0xf8c320ac
   35210:	orrlt	r2, sl, ip, lsr #1
   35214:	ldrdvc	pc, [ip], r1	; <UNPREDICTABLE>
   35218:	ldrdvc	pc, [r4], r7	; <UNPREDICTABLE>
   3521c:	svclt	0x000a428f
   35220:	adccc	pc, r4, r2, asr #17
   35224:	adccc	pc, r8, r2, asr #17
   35228:	ldrdmi	pc, [r4], r1	; <UNPREDICTABLE>
   3522c:	adcne	pc, r8, r3, asr #17
   35230:	adccc	pc, ip, r1, asr #17
   35234:	strb	r4, [r2, -r3, lsr #12]!
   35238:	ldrb	r6, [r7, r3]!
   3523c:	andvs	r4, r3, r4, lsl r6
   35240:			; <UNDEFINED> instruction: 0xf8d2e7d0
   35244:	cmnlt	r5, #176	; 0xb0
   35248:	ldrsbtvs	pc, [r0], r1	; <UNPREDICTABLE>
   3524c:			; <UNDEFINED> instruction: 0xf8d12400
   35250:			; <UNDEFINED> instruction: 0xf8c350a4
   35254:			; <UNDEFINED> instruction: 0xf8c160b0
   35258:	movwcs	r4, #176	; 0xb0
   3525c:	adcscc	pc, r0, r2, asr #17
   35260:	ldrdcc	pc, [r8], r5	; <UNPREDICTABLE>
   35264:	adccc	pc, r4, r1, asr #17
   35268:			; <UNDEFINED> instruction: 0xf8c3b10b
   3526c:			; <UNDEFINED> instruction: 0xf8d110ac
   35270:			; <UNDEFINED> instruction: 0xf8c530ac
   35274:	blcs	4152c <tcgetattr@plt+0x39dd0>
   35278:			; <UNDEFINED> instruction: 0xf8d1d040
   3527c:			; <UNDEFINED> instruction: 0xf8d220ac
   35280:	addmi	r2, sl, #164	; 0xa4
   35284:	svclt	0x000c6802
   35288:	adcpl	pc, r4, r3, asr #17
   3528c:	adcpl	pc, r8, r3, asr #17
   35290:	adcne	pc, r8, r5, asr #17
   35294:	adcpl	pc, ip, r1, asr #17
   35298:	orrle	r2, r5, r0, lsl #20
   3529c:	bcs	6f0c0 <tcgetattr@plt+0x67964>
   352a0:			; <UNDEFINED> instruction: 0xf8d4d1cf
   352a4:	strcs	r2, [r0, #-164]	; 0xffffff5c
   352a8:	adcspl	pc, r0, r4, asr #17
   352ac:			; <UNDEFINED> instruction: 0xf8c32501
   352b0:			; <UNDEFINED> instruction: 0xf8c350b0
   352b4:	smlatblt	sl, r8, r0, r2
   352b8:	adccc	pc, ip, r2, asr #17
   352bc:	ldrdcs	pc, [ip], r3	; <UNPREDICTABLE>
   352c0:	adccs	pc, ip, r4, asr #17
   352c4:	subsle	r2, r1, r0, lsl #20
   352c8:	ldrdpl	pc, [r4], r2	; <UNPREDICTABLE>
   352cc:	svclt	0x000c429d
   352d0:	adcmi	pc, r4, r2, asr #17
   352d4:	adcmi	pc, r8, r2, asr #17
   352d8:	adccc	pc, r4, r4, asr #17
   352dc:			; <UNDEFINED> instruction: 0xf8d12600
   352e0:			; <UNDEFINED> instruction: 0xf8d150a4
   352e4:			; <UNDEFINED> instruction: 0xf8c370b0
   352e8:			; <UNDEFINED> instruction: 0xf8d540ac
   352ec:			; <UNDEFINED> instruction: 0xf8c520a4
   352f0:			; <UNDEFINED> instruction: 0xf8c170b0
   352f4:	bcs	4d5bc <tcgetattr@plt+0x45e60>
   352f8:			; <UNDEFINED> instruction: 0xe7aed0b2
   352fc:	andvs	r4, r5, sl, lsr #12
   35300:			; <UNDEFINED> instruction: 0xf8d3e7c6
   35304:			; <UNDEFINED> instruction: 0xb12440a8
   35308:	ldrsbtpl	pc, [r0], r4	; <UNPREDICTABLE>
   3530c:			; <UNDEFINED> instruction: 0xf47f2d00
   35310:			; <UNDEFINED> instruction: 0xf8d2af23
   35314:	strcs	r4, [r0, #-168]	; 0xffffff58
   35318:	adcspl	pc, r0, r2, asr #17
   3531c:			; <UNDEFINED> instruction: 0xf8c32501
   35320:			; <UNDEFINED> instruction: 0xf8c350b0
   35324:	smlatblt	ip, r4, r0, r4
   35328:	adccc	pc, ip, r4, asr #17
   3532c:	ldrdmi	pc, [ip], r3	; <UNPREDICTABLE>
   35330:	adcmi	pc, ip, r2, asr #17
   35334:			; <UNDEFINED> instruction: 0xf8d4b1fc
   35338:	addsmi	r5, sp, #164	; 0xa4
   3533c:			; <UNDEFINED> instruction: 0xf8c4bf0c
   35340:			; <UNDEFINED> instruction: 0xf8c420a4
   35344:			; <UNDEFINED> instruction: 0xf8c220a8
   35348:	strcs	r3, [r0], -r8, lsr #1
   3534c:	ldrdpl	pc, [r8], r1	; <UNPREDICTABLE>
   35350:	ldrsbtvc	pc, [r0], r1	; <UNPREDICTABLE>
   35354:	adccs	pc, ip, r3, asr #17
   35358:	ldrdmi	pc, [r8], r5	; <UNPREDICTABLE>
   3535c:	adcsvc	pc, r0, r5, asr #17
   35360:	adcsvs	pc, r0, r1, asr #17
   35364:			; <UNDEFINED> instruction: 0xf43f2c00
   35368:	ldrbt	sl, [lr], r3, lsl #30
   3536c:	ldr	r6, [r3, r4]!
   35370:	andvs	r4, r5, sl, lsr #12
   35374:	andvs	lr, r2, r3, lsl r7
   35378:	svclt	0x0000e7e5
   3537c:	mvnsmi	lr, sp, lsr #18
   35380:	ldmib	r1, {r2, r7, r9, sl, lr}^
   35384:	strmi	r3, [sp], -r9, lsr #8
   35388:	subsle	r2, ip, r0, lsl #22
   3538c:	suble	r2, r1, r0, lsl #24
   35390:			; <UNDEFINED> instruction: 0xf8d44626
   35394:	stccs	0, cr4, [r0], {164}	; 0xa4
   35398:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   3539c:			; <UNDEFINED> instruction: 0xf8d6472a
   353a0:			; <UNDEFINED> instruction: 0x463a80b0
   353a4:			; <UNDEFINED> instruction: 0xf8c4b11c
   353a8:			; <UNDEFINED> instruction: 0xf8d670ac
   353ac:	svccs	0x000020ac
   353b0:			; <UNDEFINED> instruction: 0xf8d7d055
   353b4:	adcsmi	r3, r3, #164	; 0xa4
   353b8:			; <UNDEFINED> instruction: 0xf8c7bf0c
   353bc:			; <UNDEFINED> instruction: 0xf8c740a4
   353c0:			; <UNDEFINED> instruction: 0xf10540a8
   353c4:	adcmi	r0, sl, #164, 6	; 0x90000002
   353c8:	ldrtmi	fp, [r7], -r8, lsl #30
   353cc:	taneqs	f7, f6
   353d0:	stm	lr, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   353d4:			; <UNDEFINED> instruction: 0xf8d5000f
   353d8:	blcs	41690 <tcgetattr@plt+0x39f34>
   353dc:			; <UNDEFINED> instruction: 0xf8d3d03c
   353e0:	adcmi	r2, sl, #164	; 0xa4
   353e4:			; <UNDEFINED> instruction: 0xf8c3bf0c
   353e8:			; <UNDEFINED> instruction: 0xf8c360a4
   353ec:	ldmib	r5, {r3, r5, r7, sp, lr}^
   353f0:			; <UNDEFINED> instruction: 0xf8c22329
   353f4:	smlatblt	fp, ip, r0, r6
   353f8:	adcvs	pc, ip, r3, asr #17
   353fc:	ldrtmi	fp, [fp], -r7, lsr #2
   35400:	ldrdcc	pc, [ip], r3	; <UNPREDICTABLE>
   35404:	mvnsle	r2, r0, lsl #22
   35408:	svceq	0x0000f1b8
   3540c:			; <UNDEFINED> instruction: 0x4628d013
   35410:	ldrhhi	lr, [r0, #141]!	; 0x8d
   35414:	stmdavc	fp!, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   35418:			; <UNDEFINED> instruction: 0xf8c4461c
   3541c:	biclt	r7, r7, ip, lsr #1
   35420:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   35424:	svclt	0x000c42ab
   35428:	adcmi	pc, r4, r7, asr #17
   3542c:	adcmi	pc, r8, r7, asr #17
   35430:	svceq	0x0000f1b8
   35434:	strbtmi	sp, [r0], -fp, ror #3
   35438:	ldrtmi	r4, [r9], -r2, lsr #12
   3543c:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   35440:	pop	{r3, r5, r9, sl, lr}
   35444:	ldmib	r1, {r4, r5, r6, r7, r8, pc}^
   35448:	stccs	8, cr7, [r0], {43}	; 0x2b
   3544c:	svccs	0x0000d1e5
   35450:			; <UNDEFINED> instruction: 0xf8ccd1e6
   35454:	ldrb	r4, [r7, r0]
   35458:	andvs	pc, r0, ip, asr #17
   3545c:			; <UNDEFINED> instruction: 0xf8cce7c7
   35460:	str	r4, [lr, r0]!
   35464:			; <UNDEFINED> instruction: 0x4607b5f8
   35468:	strmi	r6, [lr], -r4, lsl #16
   3546c:	stmdavs	sp, {r2, r5, r8, r9, ip, sp, pc}^
   35470:	strtmi	r6, [r8], -r1, ror #16
   35474:	ldcl	7, cr15, [r6], {209}	; 0xd1
   35478:	svclt	0x00b81e03
   3547c:	ldrdcs	pc, [r4], r4	; <UNPREDICTABLE>
   35480:	andsle	sp, r7, r2, lsl #22
   35484:	ldrdcs	pc, [r8], r4	; <UNPREDICTABLE>
   35488:	ldrmi	fp, [r4], -sl, lsl #2
   3548c:	blcs	6f454 <tcgetattr@plt+0x67cf8>
   35490:	adcmi	pc, ip, r6, asr #17
   35494:	eorcs	lr, r9, #3244032	; 0x318000
   35498:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   3549c:	adcsne	pc, r0, r6, asr #17
   354a0:			; <UNDEFINED> instruction: 0xf8c4bfb4
   354a4:			; <UNDEFINED> instruction: 0xf8c460a4
   354a8:	ldrtmi	r6, [r1], -r8, lsr #1
   354ac:			; <UNDEFINED> instruction: 0xf7ff4638
   354b0:	strcs	pc, [r0], #-3399	; 0xfffff2b9
   354b4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   354b8:			; <UNDEFINED> instruction: 0xf8c12301
   354bc:	stmib	r1, {r2, r3, r5, r7, lr}^
   354c0:			; <UNDEFINED> instruction: 0xf8c14429
   354c4:	ldrhtvs	r3, [r9], -r0
   354c8:	svclt	0x0000e7ef
   354cc:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   354d0:	stmdavs	sp, {r2, r4, r5, r6, r8, ip, sp, pc}^
   354d4:	strtmi	r6, [r8], -r1, ror #16
   354d8:	stc	7, cr15, [r4], #836	; 0x344
   354dc:	svclt	0x00b82800
   354e0:	ldrdmi	pc, [r4], r4	; <UNPREDICTABLE>
   354e4:	andle	sp, r3, r2, lsl #22
   354e8:	ldrdmi	pc, [r8], r4	; <UNPREDICTABLE>
   354ec:	mvnsle	r2, r0, lsl #24
   354f0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   354f4:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}
   354f8:	stmdavs	sp, {r2, r5, r7, r8, ip, sp, pc}^
   354fc:	stmdavs	r1!, {r9, sl, sp}^
   35500:			; <UNDEFINED> instruction: 0xf7d14628
   35504:	stmdacs	r0, {r4, r7, sl, fp, sp, lr, pc}
   35508:	andle	sp, fp, r6, lsl #22
   3550c:	ldrdmi	pc, [r8], r4	; <UNPREDICTABLE>
   35510:	mvnsle	r2, r0, lsl #24
   35514:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   35518:			; <UNDEFINED> instruction: 0xf8d44626
   3551c:	stccs	0, cr4, [r0], {164}	; 0xa4
   35520:	ldrb	sp, [r7, sp, ror #3]!
   35524:	ldrtmi	r4, [r0], -r6, lsr #12
   35528:	svclt	0x0000bd70
   3552c:	ldrdcc	pc, [r8], r0	; <UNPREDICTABLE>
   35530:			; <UNDEFINED> instruction: 0xb12b4602
   35534:			; <UNDEFINED> instruction: 0xf8d34618
   35538:	blcs	417d0 <tcgetattr@plt+0x3a074>
   3553c:			; <UNDEFINED> instruction: 0x4770d1fa
   35540:	ldrdeq	pc, [ip], r0	; <UNPREDICTABLE>
   35544:			; <UNDEFINED> instruction: 0xf8d0b118
   35548:	addsmi	r3, r3, #164	; 0xa4
   3554c:	ldrbmi	sp, [r0, -r5, lsl #2]!
   35550:	ldrdcc	pc, [ip], r0	; <UNPREDICTABLE>
   35554:	blcs	46dbc <tcgetattr@plt+0x3f660>
   35558:			; <UNDEFINED> instruction: 0xf8d0d0f9
   3555c:	addsmi	r3, sl, #168	; 0xa8
   35560:	rscsle	r4, r5, r2, lsl #12
   35564:	svclt	0x00004770
   35568:	ldrdcc	pc, [r4], r0	; <UNPREDICTABLE>
   3556c:			; <UNDEFINED> instruction: 0xb12b4602
   35570:			; <UNDEFINED> instruction: 0xf8d34618
   35574:	blcs	4181c <tcgetattr@plt+0x3a0c0>
   35578:			; <UNDEFINED> instruction: 0x4770d1fa
   3557c:	ldrdeq	pc, [ip], r0	; <UNPREDICTABLE>
   35580:			; <UNDEFINED> instruction: 0xf8d0b118
   35584:	addsmi	r3, r3, #168	; 0xa8
   35588:	ldrbmi	sp, [r0, -r5, lsl #2]!
   3558c:	ldrdcc	pc, [ip], r0	; <UNPREDICTABLE>
   35590:	blcs	46df8 <tcgetattr@plt+0x3f69c>
   35594:			; <UNDEFINED> instruction: 0xf8d0d0f9
   35598:	addsmi	r3, sl, #164	; 0xa4
   3559c:	rscsle	r4, r5, r2, lsl #12
   355a0:	svclt	0x00004770
   355a4:	stmdblt	r8, {fp, sp, lr}
   355a8:	ldrmi	lr, [r8], -r9
   355ac:			; <UNDEFINED> instruction: 0x2329e9d0
   355b0:			; <UNDEFINED> instruction: 0x0321ea33
   355b4:	ldrmi	fp, [r3], -r8, lsr #30
   355b8:	mvnsle	r2, r0, lsl #22
   355bc:			; <UNDEFINED> instruction: 0x47704770
   355c0:	blmi	3229e8 <tcgetattr@plt+0x31b28c>
   355c4:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
   355c8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   355cc:			; <UNDEFINED> instruction: 0x4601b173
   355d0:			; <UNDEFINED> instruction: 0xf8d34618
   355d4:	blcs	4186c <tcgetattr@plt+0x3a110>
   355d8:	addmi	sp, r1, #-2147483586	; 0x8000003e
   355dc:			; <UNDEFINED> instruction: 0xf7ffd004
   355e0:	tstlt	r0, r5, lsr #31	; <UNPREDICTABLE>
   355e4:	mvnsle	r4, r1, lsl #5
   355e8:	stclt	0, cr2, [r8, #-4]
   355ec:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
   355f0:	andeq	sp, r3, lr, asr #11
   355f4:	andeq	r0, r0, r8, ror #6
   355f8:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   355fc:	ldrbtmi	r4, [ip], #2321	; 0x911
   35600:	strlt	r4, [r0, #-2833]	; 0xfffff4ef
   35604:			; <UNDEFINED> instruction: 0xf85cb0af
   35608:	ldrbtmi	r1, [fp], #-1
   3560c:	stmdavs	r9, {r0, r1, r2, r3, r9, fp, lr}
   35610:			; <UNDEFINED> instruction: 0xf04f912d
   35614:	andls	r0, r1, r0, lsl #2
   35618:	ldmpl	r8, {r0, r3, r5, r6, r9, sl, lr}
   3561c:			; <UNDEFINED> instruction: 0xff56f7ff
   35620:	blmi	247e54 <tcgetattr@plt+0x2406f8>
   35624:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   35628:	blls	b8f698 <tcgetattr@plt+0xb87f3c>
   3562c:			; <UNDEFINED> instruction: 0xf04f405a
   35630:	mrsle	r0, LR_svc
   35634:			; <UNDEFINED> instruction: 0xf85db02f
   35638:	pld	[r1, r4, lsl #22]
   3563c:	svclt	0x0000ecda
   35640:	muleq	r3, r6, r5
   35644:	andeq	r0, r0, r8, ror r3
   35648:	andeq	sp, r3, sl, lsl #11
   3564c:	andeq	r0, r0, r8, ror #6
   35650:	andeq	sp, r3, r0, ror r5
   35654:	bmi	448298 <tcgetattr@plt+0x440b3c>
   35658:	ldrbtmi	fp, [fp], #-1280	; 0xfffffb00
   3565c:	andls	fp, r1, r3, lsl #1
   35660:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   35664:			; <UNDEFINED> instruction: 0x4601b193
   35668:			; <UNDEFINED> instruction: 0xf8d34618
   3566c:	blcs	41904 <tcgetattr@plt+0x3a1a8>
   35670:	stmdavs	r3, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   35674:	andle	r4, r6, fp, lsl #5
   35678:			; <UNDEFINED> instruction: 0xff58f7ff
   3567c:	tstlt	r0, r1
   35680:	addmi	r6, fp, #196608	; 0x30000
   35684:	strdlt	sp, [r3], -r8
   35688:	blx	173806 <tcgetattr@plt+0x16c0aa>
   3568c:	andlt	r4, r3, r8, lsl r6
   35690:	blx	17380e <tcgetattr@plt+0x16c0b2>
   35694:	andeq	sp, r3, sl, lsr r5
   35698:	andeq	r0, r0, r8, ror #6
   3569c:	blmi	607efc <tcgetattr@plt+0x6007a0>
   356a0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   356a4:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   356a8:	movwls	r6, #22555	; 0x581b
   356ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   356b0:	blcs	9536c4 <tcgetattr@plt+0x94bf68>
   356b4:	blge	169afc <tcgetattr@plt+0x1623a0>
   356b8:	movwls	r3, #8193	; 0x2001
   356bc:	ldrbtcc	pc, [pc], #79	; 356c4 <tcgetattr@plt+0x2df68>	; <UNPREDICTABLE>
   356c0:	strcs	r2, [r0, #-768]	; 0xfffffd00
   356c4:	stmib	sp, {r9, sp}^
   356c8:			; <UNDEFINED> instruction: 0xf0144500
   356cc:	blls	174140 <tcgetattr@plt+0x16c9e4>
   356d0:			; <UNDEFINED> instruction: 0xf7ffb913
   356d4:			; <UNDEFINED> instruction: 0xe000ffbf
   356d8:	bmi	27d6e0 <tcgetattr@plt+0x275f84>
   356dc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   356e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   356e4:	subsmi	r9, sl, r5, lsl #22
   356e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   356ec:	andlt	sp, r7, r1, lsl #2
   356f0:			; <UNDEFINED> instruction: 0xf7d1bd30
   356f4:	svclt	0x0000ec7e
   356f8:	strdeq	sp, [r3], -r4
   356fc:	andeq	r0, r0, r8, ror r3
   35700:			; <UNDEFINED> instruction: 0x0003d4b6
   35704:			; <UNDEFINED> instruction: 0x460bb510
   35708:			; <UNDEFINED> instruction: 0x4098f8d0
   3570c:	stmdavs	r2, {r1, r7, ip, sp, pc}^
   35710:	stmdbmi	r5, {r0, sl, ip, sp}
   35714:	addsmi	pc, r8, r0, asr #17
   35718:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
   3571c:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   35720:	stc2l	7, cr15, [ip, #-964]	; 0xfffffc3c
   35724:	ldclt	0, cr11, [r0, #-8]
   35728:	andeq	r2, r2, sl, lsl #22
   3572c:	andeq	r2, r2, r2, ror sl
   35730:			; <UNDEFINED> instruction: 0x4604b530
   35734:			; <UNDEFINED> instruction: 0xf8d0b083
   35738:	stcmi	0, cr0, [pc, #-608]	; 354e0 <tcgetattr@plt+0x2dd84>
   3573c:	stmdacc	r1, {r0, r1, r3, r9, sl, lr}
   35740:			; <UNDEFINED> instruction: 0xf8c46862
   35744:	ldrbtmi	r0, [sp], #-152	; 0xffffff68
   35748:			; <UNDEFINED> instruction: 0xf1059000
   3574c:	stmdami	fp, {r4, r8}
   35750:			; <UNDEFINED> instruction: 0xf7f14478
   35754:			; <UNDEFINED> instruction: 0xf8d4fd33
   35758:	swplt	r3, r8, [fp]
   3575c:	ldclt	0, cr11, [r0, #-12]!
   35760:	tstcs	r1, r7, lsl #20
   35764:			; <UNDEFINED> instruction: 0xf04f9300
   35768:	ldrbtmi	r3, [sl], #-255	; 0xffffff01
   3576c:			; <UNDEFINED> instruction: 0xf7d14623
   35770:	andlt	lr, r3, r6, ror ip
   35774:	svclt	0x0000bd30
   35778:	ldrdeq	r2, [r2], -lr
   3577c:	andeq	r2, r2, r0, asr #20
   35780:			; <UNDEFINED> instruction: 0xfffff71f
   35784:	cmplt	r3, r3, lsl #16
   35788:	ldrlt	r4, [r0, #-2310]	; 0xfffff6fa
   3578c:			; <UNDEFINED> instruction: 0x46044479
   35790:	bl	19f36dc <tcgetattr@plt+0x19ebf80>
   35794:	blx	fec4c81c <tcgetattr@plt+0xfec450c0>
   35798:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3579c:			; <UNDEFINED> instruction: 0x4618bd10
   357a0:	svclt	0x00004770
   357a4:	andeq	r6, r1, r8, lsr #8
   357a8:	ldrblt	r4, [r0, #-2609]!	; 0xfffff5cf
   357ac:	blmi	c86fc4 <tcgetattr@plt+0xc7f868>
   357b0:			; <UNDEFINED> instruction: 0xf850447a
   357b4:	addlt	r5, ip, ip, lsl pc
   357b8:	stmdavs	r2, {r0, r1, r4, r6, r7, fp, ip, lr}^
   357bc:	movwls	r6, #47131	; 0xb81b
   357c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   357c4:	adcvs	r6, r2, #1342177286	; 0x50000006
   357c8:	suble	r2, fp, r0, lsl #18
   357cc:	stmdavs	fp, {r1, r3, fp, sp, lr}^
   357d0:	subvs	r6, r3, r2, ror #3
   357d4:	ldrdvs	lr, [r8], -r4
   357d8:	streq	pc, [ip, #-260]!	; 0xfffffefc
   357dc:	bvs	fe90ff6c <tcgetattr@plt+0xfe908810>
   357e0:	stmib	sp, {r0, r6, r7, r8, r9, sl, ip}^
   357e4:	stmdami	r4!, {r2, r8}
   357e8:	ldrbne	r9, [r3, r6, lsl #6]
   357ec:			; <UNDEFINED> instruction: 0x96024478
   357f0:	movwcs	lr, #2509	; 0x9cd
   357f4:	andne	lr, r0, #212, 18	; 0x350000
   357f8:	stc2l	7, cr15, [r0], #964	; 0x3c4
   357fc:			; <UNDEFINED> instruction: 0xf7d14628
   35800:	orrlt	lr, r8, r4, lsl #24
   35804:			; <UNDEFINED> instruction: 0xf7d14628
   35808:			; <UNDEFINED> instruction: 0xf8d4ec32
   3580c:	stmiblt	r3, {r2, r3, r7, ip, sp}^
   35810:	blmi	648080 <tcgetattr@plt+0x640924>
   35814:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   35818:	blls	30f888 <tcgetattr@plt+0x30812c>
   3581c:			; <UNDEFINED> instruction: 0xf04f405a
   35820:			; <UNDEFINED> instruction: 0xd1220300
   35824:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   35828:			; <UNDEFINED> instruction: 0x46024b15
   3582c:	mvnscc	pc, pc, asr #32
   35830:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   35834:			; <UNDEFINED> instruction: 0xf7d19400
   35838:			; <UNDEFINED> instruction: 0xf8d4ee6a
   3583c:	blcs	41a74 <tcgetattr@plt+0x3a318>
   35840:	ldmdbmi	r0, {r1, r2, r5, r6, r7, ip, lr, pc}
   35844:			; <UNDEFINED> instruction: 0xf8d42300
   35848:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   3584c:	movwcc	lr, #39373	; 0x99cd
   35850:			; <UNDEFINED> instruction: 0xf9caf7f5
   35854:	stmdacs	r0, {r0, r3, ip, pc}
   35858:	stmdbge	r9, {r1, r3, r4, r6, r7, ip, lr, pc}
   3585c:			; <UNDEFINED> instruction: 0xf7d14628
   35860:	ldrb	lr, [r5, r8, ror #25]
   35864:	stc	7, cr15, [ip], #836	; 0x344
   35868:			; <UNDEFINED> instruction: 0xf7d1e7b4
   3586c:	svclt	0x0000ebc2
   35870:	andeq	sp, r3, r4, ror #7
   35874:	andeq	r0, r0, r8, ror r3
   35878:			; <UNDEFINED> instruction: 0x000229b8
   3587c:	andeq	sp, r3, r0, lsl #7
   35880:			; <UNDEFINED> instruction: 0xfffff697
   35884:	ldrdeq	r0, [r2], -lr
   35888:	svcmi	0x00f8e92d
   3588c:	strmi	r4, [lr], -r0, lsl #13
   35890:			; <UNDEFINED> instruction: 0x21b42001
   35894:			; <UNDEFINED> instruction: 0x461f4693
   35898:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   3589c:	stc2l	0, cr15, [r0], {19}
   358a0:	movwcs	r2, #5376	; 0x1500
   358a4:	ldrbmi	r4, [r8], -r4, lsl #12
   358a8:	addscc	pc, r8, r4, asr #17
   358ac:	addpl	pc, r8, r4, asr #17
   358b0:	ldc2l	0, cr15, [sl], #76	; 0x4c
   358b4:	strtmi	r9, [r2], -sl, lsl #22
   358b8:	adcvs	r6, r0, r5, ror #13
   358bc:			; <UNDEFINED> instruction: 0xf8424620
   358c0:			; <UNDEFINED> instruction: 0xf8c45f70
   358c4:	svcmi	0x00427094
   358c8:	ldrcs	lr, [sp, #-2500]	; 0xfffff63c
   358cc:	addcc	pc, r4, r4, asr #17
   358d0:			; <UNDEFINED> instruction: 0xf001447f
   358d4:			; <UNDEFINED> instruction: 0xf8c4fe59
   358d8:			; <UNDEFINED> instruction: 0xf1b95090
   358dc:	eorle	r0, r2, r0, lsl #30
   358e0:			; <UNDEFINED> instruction: 0xf013203c
   358e4:			; <UNDEFINED> instruction: 0xf109fc83
   358e8:			; <UNDEFINED> instruction: 0x464b0e30
   358ec:			; <UNDEFINED> instruction: 0xf8c44602
   358f0:			; <UNDEFINED> instruction: 0xf8d30090
   358f4:	tstcc	r0, #0
   358f8:	stcpl	8, cr15, [ip], {83}	; 0x53
   358fc:			; <UNDEFINED> instruction: 0xf8533210
   35900:			; <UNDEFINED> instruction: 0xf8530c08
   35904:	ldrbmi	r1, [r3, #-3076]!	; 0xfffff3fc
   35908:	ldcgt	8, cr15, [r0], {66}	; 0x42
   3590c:	stcpl	8, cr15, [ip], {66}	; 0x42
   35910:	stceq	8, cr15, [r8], {66}	; 0x42
   35914:	stcne	8, cr15, [r4], {66}	; 0x42
   35918:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   3591c:	ldmvs	fp, {r0, r3, r4, r6, fp, sp, lr}
   35920:	subsvs	r6, r1, r0, lsl r0
   35924:	tstlt	lr, #147	; 0x93
   35928:			; <UNDEFINED> instruction: 0xf0134630
   3592c:	stmdbmi	r9!, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   35930:	ldrbtmi	r4, [r9], #-2857	; 0xfffff4d7
   35934:	eorvs	r6, r2, sl, lsl #16
   35938:	mrrcne	0, 6, r6, r0, cr0
   3593c:	ldmpl	pc!, {r3, sp, lr}^	; <UNPREDICTABLE>
   35940:	ldrtmi	r4, [r8], -r1, lsr #12
   35944:	stc2	7, cr15, [lr, #1020]	; 0x3fc
   35948:			; <UNDEFINED> instruction: 0xf1044824
   3594c:	ldmib	r4, {r2, r3, r8, sl}^
   35950:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   35954:	ldc2	7, cr15, [r2], #-964	; 0xfffffc3c
   35958:	tstcs	r0, r8, lsr #12
   3595c:	ldc	7, cr15, [r0], #-836	; 0xfffffcbc
   35960:	strtmi	fp, [r0], -r8, lsl #23
   35964:			; <UNDEFINED> instruction: 0xf7ff4629
   35968:	qadd16mi	pc, r0, pc	; <UNPREDICTABLE>
   3596c:	svchi	0x00f8e8bd
   35970:	ssatmi	r4, #2, r9, lsl #22
   35974:			; <UNDEFINED> instruction: 0xf8df4d1a
   35978:			; <UNDEFINED> instruction: 0xf8dfb06c
   3597c:	ldrbtmi	sl, [sp], #-108	; 0xffffff94
   35980:	svcvs	0x0004f849
   35984:	ldmpl	pc!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^	; <UNPREDICTABLE>
   35988:	strd	r4, [ip], -sl
   3598c:	strbmi	r6, [r2], -r3, lsr #16
   35990:			; <UNDEFINED> instruction: 0x46484651
   35994:	stc2l	0, cr15, [r2], {19}
   35998:	ldrtmi	r4, [r8], -r1, lsr #12
   3599c:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   359a0:	sbcle	r2, sp, r0, lsl #16
   359a4:	stmdavs	fp!, {r1, r2, r5, r6, fp, sp, lr}
   359a8:	mrrcne	6, 3, r4, sl, cr0
   359ac:	eorvs	r6, r3, sl, lsr #32
   359b0:	b	fecf38fc <tcgetattr@plt+0xfecec1a0>
   359b4:	svceq	0x0000f1b8
   359b8:	stmdavs	r2!, {r3, r5, r6, r7, r8, ip, lr, pc}
   359bc:			; <UNDEFINED> instruction: 0x46484659
   359c0:	stc2	0, cr15, [ip], #76	; 0x4c
   359c4:	stmdami	r9, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   359c8:			; <UNDEFINED> instruction: 0xf7f14478
   359cc:	svclt	0x0000fc45
   359d0:	andeq	sp, r3, r4, asr #5
   359d4:	andeq	lr, r3, r6, lsl #4
   359d8:	andeq	r0, r0, r8, ror #6
   359dc:	andeq	r2, r2, lr, lsl #17
   359e0:			; <UNDEFINED> instruction: 0x0003e1ba
   359e4:	andeq	fp, r1, ip, ror r2
   359e8:	andeq	r2, r2, r0, asr r8
   359ec:	andeq	r1, r2, r4, lsr #30
   359f0:	blmi	422ed8 <tcgetattr@plt+0x41b77c>
   359f4:	ldrbtmi	r4, [fp], #-2575	; 0xfffff5f1
   359f8:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   359fc:			; <UNDEFINED> instruction: 0x4605b1b4
   35a00:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
   35a04:			; <UNDEFINED> instruction: 0x4628b130
   35a08:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
   35a0c:	adcmi	fp, r8, #24, 2
   35a10:	andcs	fp, r0, r8, lsl #30
   35a14:			; <UNDEFINED> instruction: 0x4620bd38
   35a18:	ldrdmi	pc, [r4], r4	; <UNPREDICTABLE>
   35a1c:	rscsle	r2, r6, r0, lsl #24
   35a20:			; <UNDEFINED> instruction: 0xf8d44620
   35a24:	stccs	0, cr4, [r0], {164}	; 0xa4
   35a28:	udf	#3349	; 0xd15
   35a2c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   35a30:	muleq	r3, lr, r1
   35a34:	andeq	r0, r0, r8, ror #6
   35a38:	blmi	422f20 <tcgetattr@plt+0x41b7c4>
   35a3c:	ldrbtmi	r4, [fp], #-2575	; 0xfffff5f1
   35a40:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   35a44:			; <UNDEFINED> instruction: 0x4605b1b4
   35a48:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
   35a4c:			; <UNDEFINED> instruction: 0x4628b130
   35a50:	stc2	7, cr15, [sl, #1020]	; 0x3fc
   35a54:	adcmi	fp, r8, #24, 2
   35a58:	andcs	fp, r0, r8, lsl #30
   35a5c:			; <UNDEFINED> instruction: 0x4620bd38
   35a60:	ldrdmi	pc, [r8], r4	; <UNPREDICTABLE>
   35a64:	rscsle	r2, r6, r0, lsl #24
   35a68:			; <UNDEFINED> instruction: 0xf8d44620
   35a6c:	stccs	0, cr4, [r0], {168}	; 0xa8
   35a70:	udf	#3349	; 0xd15
   35a74:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   35a78:	andeq	sp, r3, r6, asr r1
   35a7c:	andeq	r0, r0, r8, ror #6
   35a80:			; <UNDEFINED> instruction: 0x3118f8d1
   35a84:	and	fp, r6, r3, lsl r9
   35a88:			; <UNDEFINED> instruction: 0xb1236a1b
   35a8c:	addmi	r6, r2, #5898240	; 0x5a0000
   35a90:	strdcs	sp, [r1], -sl
   35a94:			; <UNDEFINED> instruction: 0x46184770
   35a98:	svclt	0x00004770
   35a9c:			; <UNDEFINED> instruction: 0x4604b538
   35aa0:	biclt	r6, r8, r0, asr #29
   35aa4:			; <UNDEFINED> instruction: 0xf011460d
   35aa8:	biclt	pc, r5, pc, lsr lr	; <UNPREDICTABLE>
   35aac:	stmiavs	r3, {r4, r5, r8, ip, sp, pc}^
   35ab0:	tstle	r5, sl, asr r7
   35ab4:	mrc2	0, 1, pc, cr8, cr1, {0}
   35ab8:	mvnsle	r2, r0, lsl #16
   35abc:	rsbseq	pc, r8, r4, lsl #2
   35ac0:	mvnscc	pc, pc, asr #32
   35ac4:	blx	1971b10 <tcgetattr@plt+0x196a3b4>
   35ac8:	stmiavs	r3, {r4, r5, r8, ip, sp, pc}^
   35acc:	tstle	r7, fp, asr r7
   35ad0:	mcr2	0, 1, pc, cr10, cr1, {0}	; <UNPREDICTABLE>
   35ad4:	mvnsle	r2, r0, lsl #16
   35ad8:	rscscc	pc, pc, pc, asr #32
   35adc:	cmplt	r0, r8, lsr sp
   35ae0:	addmi	r6, r3, #3632	; 0xe30
   35ae4:	strmi	sp, [r1], -r5
   35ae8:	pop	{r5, r9, sl, lr}
   35aec:			; <UNDEFINED> instruction: 0xf7ff4038
   35af0:	andcs	fp, r1, r3, lsl #20
   35af4:			; <UNDEFINED> instruction: 0xf104bd38
   35af8:			; <UNDEFINED> instruction: 0xf04f0078
   35afc:			; <UNDEFINED> instruction: 0xf01131ff
   35b00:	stmdacs	r0, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
   35b04:			; <UNDEFINED> instruction: 0xf04fd1ec
   35b08:			; <UNDEFINED> instruction: 0xe7e730ff
   35b0c:			; <UNDEFINED> instruction: 0x4604b538
   35b10:	biclt	r6, r0, r0, asr #29
   35b14:			; <UNDEFINED> instruction: 0xf011460d
   35b18:			; <UNDEFINED> instruction: 0xb1bdfe09
   35b1c:	stmiavs	r3, {r4, r5, r8, ip, sp, pc}^
   35b20:	tstle	r4, sl, asr r7
   35b24:	mcr2	0, 0, pc, cr2, cr1, {0}	; <UNPREDICTABLE>
   35b28:	mvnsle	r2, r0, lsl #16
   35b2c:	rsbseq	pc, r8, r4, lsl #2
   35b30:			; <UNDEFINED> instruction: 0xf0112101
   35b34:	teqlt	r0, sp, lsr #20	; <UNPREDICTABLE>
   35b38:	ldrbeq	r6, [fp, -r3, asr #17]
   35b3c:			; <UNDEFINED> instruction: 0xf011d107
   35b40:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   35b44:			; <UNDEFINED> instruction: 0xf04fd1f8
   35b48:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   35b4c:	mcrvs	1, 7, fp, cr3, cr0, {2}
   35b50:	andle	r4, r5, r3, lsl #5
   35b54:	strtmi	r4, [r0], -r1, lsl #12
   35b58:	ldrhtmi	lr, [r8], -sp
   35b5c:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35b60:	ldclt	0, cr2, [r8, #-4]!
   35b64:	rsbseq	pc, r8, r4, lsl #2
   35b68:			; <UNDEFINED> instruction: 0xf0112101
   35b6c:	stmdacs	r0, {r0, r4, r9, fp, ip, sp, lr, pc}
   35b70:			; <UNDEFINED> instruction: 0xf04fd1ed
   35b74:			; <UNDEFINED> instruction: 0xe7e830ff
   35b78:	mvnsmi	lr, #737280	; 0xb4000
   35b7c:	ldmdbmi	r9, {r1, r2, r3, r9, sl, lr}^
   35b80:	bmi	16a1d9c <tcgetattr@plt+0x169a640>
   35b84:	svcvs	0x00834479
   35b88:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   35b8c:			; <UNDEFINED> instruction: 0xf04f9203
   35b90:	blcs	36398 <tcgetattr@plt+0x2ec3c>
   35b94:	mrcvs	0, 7, sp, cr3, cr7, {3}
   35b98:	ldrbteq	pc, [r8], #-256	; 0xffffff00	; <UNPREDICTABLE>
   35b9c:	teqlt	r3, r0, lsl #13
   35ba0:			; <UNDEFINED> instruction: 0x46206819
   35ba4:	ldc2l	0, cr15, [r2, #-68]	; 0xffffffbc
   35ba8:			; <UNDEFINED> instruction: 0xf0002800
   35bac:	svcvs	0x00b38081
   35bb0:			; <UNDEFINED> instruction: 0x46204637
   35bb4:			; <UNDEFINED> instruction: 0xf04f2200
   35bb8:			; <UNDEFINED> instruction: 0xf84731ff
   35bbc:	movwls	r2, #3960	; 0xf78
   35bc0:			; <UNDEFINED> instruction: 0xf9e6f011
   35bc4:	mvnlt	r4, r4, lsl #12
   35bc8:	ldrdls	pc, [r0, -pc]!	; <UNPREDICTABLE>
   35bcc:	stmdavs	r1!, {r0, r3, r4, r5, r6, r7, sl, lr}
   35bd0:			; <UNDEFINED> instruction: 0xf0114638
   35bd4:	stmiavs	r1!, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   35bd8:	subvs	r4, r6, r5, lsl #12
   35bdc:			; <UNDEFINED> instruction: 0xff00f012
   35be0:	ldrtmi	r6, [r1], -sl, lsr #17
   35be4:			; <UNDEFINED> instruction: 0xf7f34648
   35be8:	stmiavs	r2!, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   35bec:	strtmi	r6, [r0], -fp, ror #17
   35bf0:	andeq	pc, r7, #2
   35bf4:	rscvs	r4, fp, r3, lsl r3
   35bf8:			; <UNDEFINED> instruction: 0xf99af011
   35bfc:	stmdacs	r0, {r2, r9, sl, lr}
   35c00:	nrmvsdz	f5, f5
   35c04:	suble	r2, fp, r0, lsl #22
   35c08:			; <UNDEFINED> instruction: 0x46386819
   35c0c:	ldc2	0, cr15, [lr, #-68]	; 0xffffffbc
   35c10:			; <UNDEFINED> instruction: 0x463266f0
   35c14:			; <UNDEFINED> instruction: 0xf852ab01
   35c18:	strcs	r0, [r0, #-3952]	; 0xfffff090
   35c1c:			; <UNDEFINED> instruction: 0x46046851
   35c20:	andspl	lr, ip, #3244032	; 0x318000
   35c24:	cmnlt	r0, r3, lsl #6
   35c28:	ldrtmi	r6, [r8], -r1, lsr #16
   35c2c:	stc2	0, cr15, [lr, #-68]	; 0xffffffbc
   35c30:	svcvs	0x0073b130
   35c34:	eoreq	pc, r8, #0, 2
   35c38:	movwpl	lr, #43456	; 0xa9c0
   35c3c:			; <UNDEFINED> instruction: 0x67726018
   35c40:			; <UNDEFINED> instruction: 0x2c006aa4
   35c44:	stflsd	f5, [r0], {240}	; 0xf0
   35c48:			; <UNDEFINED> instruction: 0xf8dfb1ec
   35c4c:	strbtmi	r8, [sp], -r4, lsr #1
   35c50:	strd	r4, [r5], -r8
   35c54:	strtmi	r4, [r8], -r1, lsr #12
   35c58:	mrc2	0, 7, pc, cr8, cr2, {0}
   35c5c:	orrslt	r9, r4, r0, lsl #24
   35c60:	ldrtmi	r6, [r8], -r3, lsr #17
   35c64:			; <UNDEFINED> instruction: 0xf0116819
   35c68:	stmdacs	r0, {r0, r3, r8, sl, fp, ip, sp, lr, pc}
   35c6c:	stmiavs	r2!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   35c70:			; <UNDEFINED> instruction: 0x46404631
   35c74:	mcr2	7, 0, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   35c78:	strtmi	r4, [r8], -r1, lsr #12
   35c7c:	mcr2	0, 7, pc, cr6, cr2, {0}	; <UNPREDICTABLE>
   35c80:	stccs	12, cr9, [r0], {-0}
   35c84:	bmi	72a43c <tcgetattr@plt+0x722ce0>
   35c88:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   35c8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   35c90:	subsmi	r9, sl, r3, lsl #22
   35c94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   35c98:	andlt	sp, r5, r1, lsr #2
   35c9c:	mvnshi	lr, #12386304	; 0xbd0000
   35ca0:	ldrdcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   35ca4:	ldmdavs	r9, {r3, r4, r5, r9, sl, lr}
   35ca8:	ldc2l	0, cr15, [r0], {17}
   35cac:			; <UNDEFINED> instruction: 0xe7b066f0
   35cb0:	cmplt	r1, r1, lsr pc
   35cb4:	addsmi	r6, r9, #3888	; 0xf30
   35cb8:	ldrtmi	sp, [r0], -r5
   35cbc:			; <UNDEFINED> instruction: 0xf91cf7ff
   35cc0:			; <UNDEFINED> instruction: 0xf43f2800
   35cc4:	tstcs	r0, r4, ror pc
   35cc8:			; <UNDEFINED> instruction: 0xf7ff4630
   35ccc:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   35cd0:	svcge	0x006df43f
   35cd4:	ldrtmi	r2, [r0], -r0, lsl #2
   35cd8:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   35cdc:			; <UNDEFINED> instruction: 0xf7d1e767
   35ce0:	svclt	0x0000e988
   35ce4:	andeq	sp, r3, r0, lsl r0
   35ce8:	andeq	r0, r0, r8, ror r3
   35cec:	andeq	r0, r2, r8, asr #9
   35cf0:	andeq	r0, r2, r4, lsr r4
   35cf4:	andeq	ip, r3, sl, lsl #30
   35cf8:			; <UNDEFINED> instruction: 0x4604b510
   35cfc:			; <UNDEFINED> instruction: 0xf0113078
   35d00:	cmplt	r0, r5, lsr #25	; <UNPREDICTABLE>
   35d04:	strmi	r6, [r1], -r3, ror #29
   35d08:	mulle	r4, r8, r2
   35d0c:	pop	{r5, r9, sl, lr}
   35d10:			; <UNDEFINED> instruction: 0xf7ff4010
   35d14:	strdcs	fp, [r1], -r1
   35d18:			; <UNDEFINED> instruction: 0xf04fbd10
   35d1c:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   35d20:	teqlt	r1, r1, lsl #30
   35d24:	addmi	r6, fp, #3120	; 0xc30
   35d28:			; <UNDEFINED> instruction: 0xf7ffd001
   35d2c:	andcs	fp, r1, r5, ror #17
   35d30:			; <UNDEFINED> instruction: 0xf04f4770
   35d34:			; <UNDEFINED> instruction: 0x477030ff
   35d38:	mcrvs	1, 6, fp, cr2, cr1, {1}
   35d3c:	andle	r4, r1, sl, lsl #5
   35d40:	ldmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35d44:	ldrbmi	r2, [r0, -r1]!
   35d48:	rscscc	pc, pc, pc, asr #32
   35d4c:	svclt	0x00004770
   35d50:			; <UNDEFINED> instruction: 0x46024b17
   35d54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   35d58:	ldrmi	fp, [r8], -fp, lsr #6
   35d5c:	blcs	500d0 <tcgetattr@plt+0x48974>
   35d60:	stmdavs	r3, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   35d64:	addsmi	fp, r3, #-1073741808	; 0xc0000010
   35d68:	ands	sp, lr, r2, lsl #2
   35d6c:	mulle	sl, sl, r2
   35d70:			; <UNDEFINED> instruction: 0x309cf8d3
   35d74:	mvnsle	r2, r0, lsl #22
   35d78:			; <UNDEFINED> instruction: 0xb12b6903
   35d7c:	ldmvs	fp, {r3, r4, r9, sl, lr}^
   35d80:	mvnsle	r2, r0, lsl #22
   35d84:	ldrbmi	lr, [r0, -sp, ror #15]!
   35d88:	cmnlt	r3, r3, asr #18
   35d8c:	addmi	r6, r1, #14221312	; 0xd90000
   35d90:	and	sp, r6, r3, lsl #2
   35d94:			; <UNDEFINED> instruction: 0x460b6959
   35d98:	ldmdbvs	r9, {r0, r6, r8, ip, sp, pc}
   35d9c:	ldrmi	r4, [r8], -r1, lsl #5
   35da0:			; <UNDEFINED> instruction: 0x4618d0f8
   35da4:			; <UNDEFINED> instruction: 0x4618e7dd
   35da8:			; <UNDEFINED> instruction: 0x47704770
   35dac:	ldrbmi	r4, [r0, -r8, lsl #12]!
   35db0:	andeq	sp, r3, r4, ror #27
   35db4:	mvnsmi	lr, #737280	; 0xb4000
   35db8:			; <UNDEFINED> instruction: 0xf8df4604
   35dbc:	strmi	r0, [sp], -r4, lsl #8
   35dc0:	ldrbtmi	r6, [r8], #-2145	; 0xfffff79f
   35dc4:			; <UNDEFINED> instruction: 0xf9faf7f1
   35dc8:	bmi	8dc8 <tcgetattr@plt+0x166c>
   35dcc:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   35dd0:	strtmi	r6, [r1], -r1, ror #13
   35dd4:			; <UNDEFINED> instruction: 0xf7ff5898
   35dd8:	vstrcs	s30, [r0, #-836]	; 0xfffffcbc
   35ddc:			; <UNDEFINED> instruction: 0xf104d142
   35de0:			; <UNDEFINED> instruction: 0xf8d4052c
   35de4:			; <UNDEFINED> instruction: 0xf7d10090
   35de8:			; <UNDEFINED> instruction: 0x4628e898
   35dec:	stmdb	ip, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35df0:	teqle	sp, r0, lsl #16
   35df4:			; <UNDEFINED> instruction: 0xf7ff4620
   35df8:	strmi	pc, [r6], -fp, lsr #31
   35dfc:	ldmib	r4, {r3, r4, r6, r8, ip, sp, pc}^
   35e00:	bcs	3eaa4 <tcgetattr@plt+0x37348>
   35e04:			; <UNDEFINED> instruction: 0xf8c2d038
   35e08:			; <UNDEFINED> instruction: 0xf8d430a0
   35e0c:	andsvs	r3, sl, r0, lsr #1
   35e10:	blcs	4ffe4 <tcgetattr@plt+0x48888>
   35e14:	svcvs	0x0021d035
   35e18:	ldrbeq	pc, [r0, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   35e1c:	strtmi	fp, [r8], -r9, lsr #2
   35e20:	stc2	0, cr15, [lr], #68	; 0x44
   35e24:	stmdbcs	r0, {r0, r5, r8, r9, sl, fp, sp, lr}
   35e28:	svcvs	0x00a5d1f9
   35e2c:	svcmi	0x00e7b17d
   35e30:	ldrbteq	pc, [r8], -r4, lsl #2	; <UNPREDICTABLE>
   35e34:	stmiavs	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   35e38:	ldrtmi	r4, [r8], -r1, lsr #12
   35e3c:	stc2	7, cr15, [r6, #-972]!	; 0xfffffc34
   35e40:	ldrtmi	r4, [r0], -r9, lsr #12
   35e44:	mcr2	0, 0, pc, cr2, cr2, {0}	; <UNPREDICTABLE>
   35e48:	stccs	15, cr6, [r0, #-660]	; 0xfffffd6c
   35e4c:	stmiavs	r0!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   35e50:	stmda	r2!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35e54:			; <UNDEFINED> instruction: 0x462049de
   35e58:	pop	{r0, r3, r4, r5, r6, sl, lr}
   35e5c:	strdcc	r4, [r4, -r8]!
   35e60:	stcllt	7, cr15, [r6], #-1020	; 0xfffffc04
   35e64:			; <UNDEFINED> instruction: 0x462148db
   35e68:			; <UNDEFINED> instruction: 0xf7f34478
   35e6c:	ldr	pc, [r6, r9, lsr #25]!
   35e70:			; <UNDEFINED> instruction: 0xf7d14628
   35e74:			; <UNDEFINED> instruction: 0xe7bde8fc
   35e78:	andsvs	r6, sl, r3, lsl #1
   35e7c:	blcs	50050 <tcgetattr@plt+0x488f4>
   35e80:	ldmib	r6, {r0, r3, r6, r7, r8, ip, lr, pc}^
   35e84:	blcs	43298 <tcgetattr@plt+0x3bb3c>
   35e88:	sbchi	pc, r0, r0
   35e8c:			; <UNDEFINED> instruction: 0xf0002d00
   35e90:			; <UNDEFINED> instruction: 0x46ae80b2
   35e94:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
   35e98:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   35e9c:			; <UNDEFINED> instruction: 0xf8de5704
   35ea0:			; <UNDEFINED> instruction: 0x463ac018
   35ea4:	cmnvs	pc, r5, lsl r1	; <UNPREDICTABLE>
   35ea8:			; <UNDEFINED> instruction: 0x2014f8de
   35eac:	ldmvs	fp!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, pc}^
   35eb0:	svclt	0x000c459e
   35eb4:	ldrshvs	r6, [sp, -sp]!
   35eb8:	movweq	pc, #49414	; 0xc106	; <UNPREDICTABLE>
   35ebc:	svclt	0x00084296
   35ec0:			; <UNDEFINED> instruction: 0xf10e4677
   35ec4:	blgt	3f7efc <tcgetattr@plt+0x3f07a0>
   35ec8:	andeq	lr, pc, r8, lsl #17
   35ecc:	blcs	504a0 <tcgetattr@plt+0x48d44>
   35ed0:	adchi	pc, sl, r0
   35ed4:	addsmi	r6, r6, #14286848	; 0xda0000
   35ed8:			; <UNDEFINED> instruction: 0xf8c3bf0c
   35edc:			; <UNDEFINED> instruction: 0xf8c3e00c
   35ee0:	ldmib	r6, {r4, sp, lr, pc}^
   35ee4:			; <UNDEFINED> instruction: 0xf8c22303
   35ee8:	tstlt	fp, r4, lsl r0
   35eec:	ands	pc, r4, r3, asr #17
   35ef0:			; <UNDEFINED> instruction: 0x463bb11f
   35ef4:	blcs	50468 <tcgetattr@plt+0x48d0c>
   35ef8:			; <UNDEFINED> instruction: 0xf1bcd1fc
   35efc:	andle	r0, r7, r0, lsl #30
   35f00:			; <UNDEFINED> instruction: 0xf7d14630
   35f04:	str	lr, [r6, sl, lsl #16]
   35f08:	ldrbtmi	r4, [fp], #-2995	; 0xfffff44d
   35f0c:			; <UNDEFINED> instruction: 0xe7d3605d
   35f10:			; <UNDEFINED> instruction: 0x46e64bb2
   35f14:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   35f18:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   35f1c:	stmibvs	fp!, {r0, r2, r3, r4, r8, ip, sp, pc}
   35f20:			; <UNDEFINED> instruction: 0xf0402b00
   35f24:	addsmi	r8, r5, #146	; 0x92
   35f28:	addhi	pc, r3, r0
   35f2c:	adcmi	r6, fp, #16449536	; 0xfb0000
   35f30:	ldmibvs	r8, {r2, r4, ip, lr, pc}
   35f34:	eorsle	r2, pc, r1, lsl #16
   35f38:			; <UNDEFINED> instruction: 0xb11868d8
   35f3c:	vstrcs.16	s12, [r0, #-266]	; 0xfffffef6	; <UNPREDICTABLE>
   35f40:	addhi	pc, fp, r0, asr #32
   35f44:	tstlt	sp, sp, lsl r9
   35f48:	stmdbcs	r0, {r0, r3, r5, r7, r8, fp, sp, lr}
   35f4c:	adchi	pc, r6, r0, asr #32
   35f50:	andsls	pc, r8, r3, asr #17
   35f54:			; <UNDEFINED> instruction: 0x463d697b
   35f58:	bfc	r4, #12, #20
   35f5c:	stmibvs	r3, {r3, r4, r5, r8, fp, sp, lr}
   35f60:	blcs	9027c <tcgetattr@plt+0x88b20>
   35f64:	tstlt	sp, r2, lsl r0
   35f68:	blcs	5061c <tcgetattr@plt+0x48ec0>
   35f6c:	rschi	pc, r4, r0, asr #32
   35f70:			; <UNDEFINED> instruction: 0x8010f8d0
   35f74:	svceq	0x0000f1b8
   35f78:			; <UNDEFINED> instruction: 0xf8d8d004
   35f7c:	blcs	41fe4 <tcgetattr@plt+0x3a888>
   35f80:	adcshi	pc, sl, r0, asr #32
   35f84:			; <UNDEFINED> instruction: 0xf8c0697b
   35f88:			; <UNDEFINED> instruction: 0xe7e49018
   35f8c:	ands	pc, r8, r0, asr #17
   35f90:	teqvs	sp, fp	; <illegal shifter operand>
   35f94:	cmnvs	pc, r5, lsl #2
   35f98:	hvcvs	13979	; 0x369b
   35f9c:	eorsle	r2, lr, r0, lsl #22
   35fa0:	addmi	r6, pc, #14221312	; 0xd90000
   35fa4:	tstvs	r8, r5, lsl pc
   35fa8:	ldmdbvs	fp!, {r3, r4, r6, r7, sp, lr}
   35fac:	sbcvs	r4, r7, fp, lsr #12
   35fb0:	ldrsbvs	r6, [r8, #-141]!	; 0xffffff73
   35fb4:	bfi	r4, r8, #12, #11
   35fb8:			; <UNDEFINED> instruction: 0xf8c3691d
   35fbc:			; <UNDEFINED> instruction: 0x61b8e018
   35fc0:	strdlt	r6, [r5, -sp]
   35fc4:			; <UNDEFINED> instruction: 0xf8d7616f
   35fc8:			; <UNDEFINED> instruction: 0xf8c38014
   35fcc:			; <UNDEFINED> instruction: 0xf1b88014
   35fd0:	andle	r0, ip, r0, lsl #30
   35fd4:	stmiavs	r0, {r3, r4, r5, r6, r8, fp, sp, lr}^
   35fd8:	svclt	0x000a4287
   35fdc:	andcc	pc, ip, r8, asr #17
   35fe0:	andscc	pc, r0, r8, asr #17
   35fe4:			; <UNDEFINED> instruction: 0x611f68fd
   35fe8:			; <UNDEFINED> instruction: 0x462b617b
   35fec:	ldrmi	lr, [sl], -r4, lsr #15
   35ff0:	stceq	0, cr15, [r1], {79}	; 0x4f
   35ff4:	ldmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   35ff8:	ldrmi	r7, [sp], -r5, lsl #24
   35ffc:	cmplt	r7, pc, ror #2
   36000:	addsmi	r6, lr, #16449536	; 0xfb0000
   36004:	rscsvs	fp, sp, ip, lsl #30
   36008:			; <UNDEFINED> instruction: 0xe776613d
   3600c:			; <UNDEFINED> instruction: 0x7c05e9d6
   36010:	rscsle	r2, r4, r0, lsl #26
   36014:	blmi	1ceffe4 <tcgetattr@plt+0x1ce8888>
   36018:	subsvs	r4, sp, fp, ror r4
   3601c:	strtmi	lr, [fp], -sp, ror #14
   36020:			; <UNDEFINED> instruction: 0xf04f4602
   36024:	strb	r0, [r2, r1, lsl #24]
   36028:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
   3602c:	and	pc, r4, r3, asr #17
   36030:			; <UNDEFINED> instruction: 0xf1bce757
   36034:	andle	r0, r2, r0, lsl #30
   36038:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
   3603c:	bcs	4e1ac <tcgetattr@plt+0x46a50>
   36040:	svcge	0x005ef43f
   36044:	orrsvs	r2, r3, r0, lsl #6
   36048:			; <UNDEFINED> instruction: 0xf1bce75a
   3604c:	andle	r0, r2, r0, lsl #30
   36050:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
   36054:			; <UNDEFINED> instruction: 0x462a605a
   36058:			; <UNDEFINED> instruction: 0xf1bce7f4
   3605c:	andle	r0, r2, r0, lsl #30
   36060:	ldrbtmi	r4, [r9], #-2403	; 0xfffff69d
   36064:	ldmibvs	sp!, {r1, r3, r6, sp, lr}
   36068:	ldmvs	r9!, {r9, sp}^
   3606c:			; <UNDEFINED> instruction: 0x61ba619d
   36070:	orrvs	r2, r3, r0, lsl #6
   36074:	rscsvs	r6, fp, fp, lsl #18
   36078:	cmpvs	pc, r3, lsl #2
   3607c:	hvcvs	46747	; 0xb69b
   36080:	eorsle	r2, r0, r0, lsl #22
   36084:	ldmvs	r2, {r1, r3, r4, r5, r6, r8, fp, sp, lr}^
   36088:			; <UNDEFINED> instruction: 0xf0004297
   3608c:	bmi	1696298 <tcgetattr@plt+0x168eb3c>
   36090:	ldrbtmi	r6, [sl], #-281	; 0xfffffee7
   36094:	tstvs	pc, r2, asr r8	; <UNPREDICTABLE>
   36098:			; <UNDEFINED> instruction: 0xe7d06179
   3609c:	svceq	0x0000f1bc
   360a0:	ldmdbmi	r5, {r1, ip, lr, pc}^
   360a4:	subvs	r4, sl, r9, ror r4
   360a8:	stmiavs	sl!, {r4, r8, r9, fp, ip, sp, pc}^
   360ac:			; <UNDEFINED> instruction: 0x61a92100
   360b0:	orrsvs	r2, r9, r1, lsl #2
   360b4:	tstlt	r2, sl, lsl r1
   360b8:	ldmdbvs	sl, {r0, r1, r4, r6, r8, sp, lr}^
   360bc:	bcs	4e66c <tcgetattr@plt+0x46f10>
   360c0:	ldmvs	r1, {r0, r1, r3, r5, r6, ip, lr, pc}^
   360c4:	svclt	0x000c428b
   360c8:	ldrsbvs	r6, [r5, -r5]
   360cc:	andcs	r6, r0, #235	; 0xeb
   360d0:			; <UNDEFINED> instruction: 0xf8d768f9
   360d4:	cmpvs	sp, r8, lsl r0
   360d8:			; <UNDEFINED> instruction: 0xf8c168c8
   360dc:			; <UNDEFINED> instruction: 0x61bac018
   360e0:	sbcle	r2, r7, r0, lsl #16
   360e4:	blmi	11afffc <tcgetattr@plt+0x11a88a0>
   360e8:	ldrbtmi	r4, [fp], #-1546	; 0xfffff9f6
   360ec:			; <UNDEFINED> instruction: 0xe7d26059
   360f0:	bcs	50700 <tcgetattr@plt+0x48fa4>
   360f4:	sbfx	sp, r9, #1, #23
   360f8:	svceq	0x0000f1bc
   360fc:	blmi	106a10c <tcgetattr@plt+0x10629b0>
   36100:	subsvs	r4, sl, fp, ror r4
   36104:	andcs	r6, r0, #3031040	; 0x2e4000
   36108:	orrvs	r6, r1, fp, lsr r9
   3610c:	andcs	r6, r0, #-2147483602	; 0x8000002e
   36110:	andscs	pc, r8, r8, asr #17
   36114:	teqvs	sl, sl	; <illegal shifter operand>
   36118:	cmpvs	r7, r2, lsl #2
   3611c:	cmpvs	sl, sl, ror r9
   36120:	eorsle	r2, lr, r0, lsl #20
   36124:	addmi	r6, pc, #13697024	; 0xd10000
   36128:	ldmdbmi	r6!, {r2, r6, ip, lr, pc}
   3612c:	ldrbtmi	r6, [r9], #-275	; 0xfffffeed
   36130:	sbcsvs	r6, pc, sl, asr #16
   36134:			; <UNDEFINED> instruction: 0xe782617b
   36138:	svceq	0x0000f1bc
   3613c:	blmi	cea14c <tcgetattr@plt+0xce29f0>
   36140:	subsvs	r4, sl, fp, ror r4
   36144:			; <UNDEFINED> instruction: 0x8010f8d0
   36148:	svceq	0x0000f1b8
   3614c:			; <UNDEFINED> instruction: 0xf8d8d003
   36150:	blcs	421b8 <tcgetattr@plt+0x3aa5c>
   36154:	stmdbvs	fp!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
   36158:			; <UNDEFINED> instruction: 0x61aa2200
   3615c:	orrvs	r2, r2, r1, lsl #4
   36160:	smlabtlt	r3, r3, r0, r6
   36164:	stmdbvs	r3, {r3, r4, r6, r8, sp, lr}^
   36168:	mvnslt	r6, fp, ror #2
   3616c:	addsmi	r6, r0, #14286848	; 0xda0000
   36170:	sbcsvs	fp, sp, ip, lsl #30
   36174:			; <UNDEFINED> instruction: 0x6128611d
   36178:	ldmdbvs	fp!, {r9, sp}
   3617c:	strhvs	r6, [r5, #-153]	; 0xffffff67
   36180:			; <UNDEFINED> instruction: 0x8010f8d3
   36184:			; <UNDEFINED> instruction: 0x61ba6199
   36188:	svceq	0x0000f1b8
   3618c:	ldr	sp, [lr, r2, asr #1]!
   36190:	sbcsvs	r4, r9, lr, lsl sl
   36194:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   36198:	bmi	7aff94 <tcgetattr@plt+0x7a8838>
   3619c:	subsvs	r4, r5, sl, ror r4
   361a0:	ldmdbmi	ip, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
   361a4:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   361a8:	strb	r6, [r2, fp, asr #32]
   361ac:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   361b0:	ubfx	r6, sp, #0, #1
   361b4:	sbcsvs	r4, r3, r9, lsl r9
   361b8:	stmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
   361bc:	svclt	0x0000e7b9
   361c0:	andeq	r2, r2, r2, lsr r4
   361c4:	andeq	ip, r3, r6, asr #27
   361c8:	andeq	r0, r0, r8, ror #6
   361cc:	andeq	r0, r2, r0, asr r2
   361d0:	andeq	r2, r2, ip, asr #7
   361d4:	andeq	r0, r2, ip, asr #4
   361d8:	andeq	sp, r3, lr, lsr #24
   361dc:	andeq	sp, r3, r0, lsr #24
   361e0:	andeq	sp, r3, r0, lsr #22
   361e4:	andeq	sp, r3, lr, lsl #22
   361e8:	strdeq	sp, [r3], -lr
   361ec:	andeq	sp, r3, r6, ror #21
   361f0:	ldrdeq	sp, [r3], -r6
   361f4:	andeq	sp, r3, r6, lsr #21
   361f8:	muleq	r3, r4, sl
   361fc:	andeq	sp, r3, lr, asr #20
   36200:	andeq	sp, r3, r8, lsr sl
   36204:	andeq	sp, r3, sl, lsl #20
   36208:	strdeq	sp, [r3], -r8
   3620c:	andeq	sp, r3, r4, lsr #19
   36210:	muleq	r3, ip, r9
   36214:	muleq	r3, r2, r9
   36218:	andeq	sp, r3, sl, lsl #19
   3621c:	andeq	sp, r3, r0, lsl #19
   36220:			; <UNDEFINED> instruction: 0x460cb510
   36224:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
   36228:			; <UNDEFINED> instruction: 0x1114f8d4
   3622c:	stmdavs	r3, {r3, r4, r6, r8, ip, sp, pc}^
   36230:	andcs	fp, r0, #-1073741798	; 0xc000001a
   36234:			; <UNDEFINED> instruction: 0x309cf8d3
   36238:	blcs	42a44 <tcgetattr@plt+0x3b2e8>
   3623c:	bne	146aa2c <tcgetattr@plt+0x14632d0>
   36240:	andcs	fp, r1, r8, lsl pc
   36244:	mcrne	13, 2, fp, cr8, cr0, {0}
   36248:	andcs	fp, r1, r8, lsl pc
   3624c:			; <UNDEFINED> instruction: 0x461abd10
   36250:	svclt	0x0000e7f5
   36254:	addlt	fp, r9, r0, lsl #10
   36258:	andls	r4, r0, lr, lsl #22
   3625c:	stmdami	lr, {r0, r3, r5, r6, r9, sl, lr}
   36260:	bmi	3c7454 <tcgetattr@plt+0x3bfcf8>
   36264:	stmpl	r2, {r3, r4, r5, r6, sl, lr}
   36268:	ldmdavs	r2, {r3, r4, r6, fp, sp, lr}
   3626c:			; <UNDEFINED> instruction: 0xf04f9207
   36270:			; <UNDEFINED> instruction: 0xf7fe0200
   36274:	bmi	2f5a58 <tcgetattr@plt+0x2ee2fc>
   36278:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3627c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36280:	subsmi	r9, sl, r7, lsl #22
   36284:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36288:	andlt	sp, r9, r2, lsl #2
   3628c:	blx	17440a <tcgetattr@plt+0x16ccae>
   36290:	mcr	7, 5, pc, cr14, cr0, {6}	; <UNPREDICTABLE>
   36294:	ldrdeq	sp, [r3], -r8
   36298:	andeq	ip, r3, r0, lsr r9
   3629c:	andeq	r0, r0, r8, ror r3
   362a0:	andeq	ip, r3, sl, lsl r9
   362a4:	blmi	fe208cc4 <tcgetattr@plt+0xfe201568>
   362a8:	mvnsmi	lr, #737280	; 0xb4000
   362ac:	svcmi	0x0086447a
   362b0:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   362b4:	ldrbtmi	r4, [pc], #-1540	; 362bc <tcgetattr@plt+0x2eb60>
   362b8:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   362bc:			; <UNDEFINED> instruction: 0xf04f9307
   362c0:	andls	r0, r0, r0, lsl #6
   362c4:			; <UNDEFINED> instruction: 0xf7fe6878
   362c8:	strmi	pc, [r5], -sp, asr #27
   362cc:	bmi	2022894 <tcgetattr@plt+0x201b138>
   362d0:	ldrbtmi	r4, [sl], #-2940	; 0xfffff484
   362d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   362d8:	subsmi	r9, sl, r7, lsl #22
   362dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   362e0:	rschi	pc, ip, r0, asr #32
   362e4:	andlt	r4, r9, r8, lsr #12
   362e8:	mvnshi	lr, #12386304	; 0xbd0000
   362ec:	andcs	r2, r1, ip, lsl r1
   362f0:			; <UNDEFINED> instruction: 0xff96f012
   362f4:	strtmi	r4, [r0], -r5, lsl #12
   362f8:			; <UNDEFINED> instruction: 0xffd6f012
   362fc:			; <UNDEFINED> instruction: 0x462b687e
   36300:	eorvs	r2, r8, r0, lsl #4
   36304:			; <UNDEFINED> instruction: 0xf8434680
   36308:	adcvs	r2, fp, r4, lsl #30
   3630c:			; <UNDEFINED> instruction: 0xf0002e00
   36310:	ldrtmi	r8, [r4], -r5, asr #1
   36314:	strbmi	r6, [r0], -r1, lsr #16
   36318:	stc	7, cr15, [r4, #832]	; 0x340
   3631c:	svclt	0x00b81e02
   36320:	blle	906b4 <tcgetattr@plt+0x88f58>
   36324:	stmdbvs	r3!, {r0, r1, r4, r6, r7, ip, lr, pc}
   36328:	ldrmi	fp, [ip], -fp, lsl #2
   3632c:			; <UNDEFINED> instruction: 0xf04fe7f2
   36330:	bcs	39338 <tcgetattr@plt+0x31bdc>
   36334:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
   36338:			; <UNDEFINED> instruction: 0x61a9616c
   3633c:	stmib	r5, {r1, r2, r4, r5, r7, r9, sl, lr}^
   36340:	strbtmi	r3, [r1], -r3, lsl #6
   36344:			; <UNDEFINED> instruction: 0xf04f462a
   36348:	svclt	0x00b40901
   3634c:			; <UNDEFINED> instruction: 0x612560e5
   36350:			; <UNDEFINED> instruction: 0xb120e025
   36354:			; <UNDEFINED> instruction: 0x8018f8d0
   36358:	svceq	0x0001f1b8
   3635c:	stmiavs	r0!, {r0, r1, r5, r6, ip, lr, pc}^
   36360:	umaalle	r4, r8, r0, r2
   36364:			; <UNDEFINED> instruction: 0x8010f8d3
   36368:			; <UNDEFINED> instruction: 0xf8c361a1
   3636c:			; <UNDEFINED> instruction: 0xf8d89018
   36370:	tstvs	r8, ip
   36374:	mrsvs	fp, (UNDEF: 83)
   36378:			; <UNDEFINED> instruction: 0xf8c8695c
   3637c:	stccs	0, cr4, [r0], {20}
   36380:	stmiavs	r0!, {r0, r2, r3, r6, ip, lr, pc}^
   36384:	svclt	0x000c4283
   36388:	andhi	pc, ip, r4, asr #17
   3638c:	andshi	pc, r0, r4, asr #17
   36390:	andcc	pc, ip, r8, asr #17
   36394:	andshi	pc, r4, r3, asr #17
   36398:			; <UNDEFINED> instruction: 0x2c006954
   3639c:	stmibvs	r3!, {r1, r2, r3, r5, r6, ip, lr, pc}
   363a0:	cmnle	r0, r1, lsl #22
   363a4:	ldmvs	r8, {r0, r1, r5, r6, r8, fp, sp, lr}^
   363a8:	bicsle	r4, r2, r0, lsr #5
   363ac:			; <UNDEFINED> instruction: 0xb1206918
   363b0:			; <UNDEFINED> instruction: 0x8018f8d0
   363b4:	svceq	0x0001f1b8
   363b8:	stmdbvs	r0!, {r0, r2, r4, r5, ip, lr, pc}
   363bc:	svclt	0x00184290
   363c0:	eorsle	r4, r6, r0, lsr #13
   363c4:			; <UNDEFINED> instruction: 0x0010f8d8
   363c8:			; <UNDEFINED> instruction: 0xf8c361a1
   363cc:	sbcsvs	r9, r8, r8, lsl r0
   363d0:	mrsvs	fp, (UNDEF: 83)
   363d4:			; <UNDEFINED> instruction: 0xf8c8695c
   363d8:	stccs	0, cr4, [r0], {20}
   363dc:	stmiavs	r0!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}^
   363e0:	svclt	0x000c4283
   363e4:	andhi	pc, ip, r4, asr #17
   363e8:	andshi	pc, r0, r4, asr #17
   363ec:	andscc	pc, r0, r8, asr #17
   363f0:	andshi	pc, r4, r3, asr #17
   363f4:	ldmdbvs	r0, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   363f8:	stmdacs	r0, {r5, r6, r7, sp, lr}
   363fc:	cmpvs	r4, fp, asr #32
   36400:	cmpvs	r0, r0, ror #18
   36404:	suble	r2, r2, r0, lsl #16
   36408:	adcmi	r6, r7, #13041664	; 0xc70000
   3640c:	sbcvs	fp, r2, ip, lsl #30
   36410:	ldrmi	r6, [r0], -r2, lsl #2
   36414:	cmnvs	r2, r4, lsl r1
   36418:	strmi	r4, [r4], -r2, lsr #12
   3641c:	strbmi	lr, [r6], r2, lsr #15
   36420:	stceq	0, cr15, [r1], {79}	; 0x4f
   36424:			; <UNDEFINED> instruction: 0x6181e7b4
   36428:			; <UNDEFINED> instruction: 0x61a1461a
   3642c:	andshi	pc, r8, r3, asr #17
   36430:	ldmvs	r0, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   36434:	stmdacs	r0, {r5, r8, sp, lr}
   36438:	cmpvs	r4, ip, lsr r0
   3643c:	cmpvs	r0, r0, ror #18
   36440:	eorsle	r2, r3, r0, lsl #16
   36444:	adcmi	r6, r7, #13041664	; 0xc70000
   36448:	tstvs	r2, r8, lsl pc
   3644c:			; <UNDEFINED> instruction: 0x4610d034
   36450:	ldrdvs	r6, [r2, #-4]!
   36454:			; <UNDEFINED> instruction: 0xf8d34622
   36458:	strmi	r8, [r4], -ip
   3645c:			; <UNDEFINED> instruction: 0x46c6e7b2
   36460:	stceq	0, cr15, [r1], {79}	; 0x4f
   36464:			; <UNDEFINED> instruction: 0xf1bce7c2
   36468:	andle	r0, r4, r0, lsl #30
   3646c:			; <UNDEFINED> instruction: 0x46764b18
   36470:			; <UNDEFINED> instruction: 0xf8c3447b
   36474:	movwcs	lr, #4
   36478:			; <UNDEFINED> instruction: 0xe72861b3
   3647c:	svceq	0x0000f1bc
   36480:	blmi	56a86c <tcgetattr@plt+0x563110>
   36484:	ldrbtmi	r4, [fp], #-1654	; 0xfffff98a
   36488:	and	pc, r4, r3, asr #17
   3648c:			; <UNDEFINED> instruction: 0x4696e7f3
   36490:	stceq	0, cr15, [r1], {79}	; 0x4f
   36494:			; <UNDEFINED> instruction: 0x4618e7bd
   36498:	sbfx	r6, r3, #2, #22
   3649c:	cmnvs	lr, r1, lsl #6
   364a0:	strvs	lr, [r3], -r5, asr #19
   364a4:	rsbsvs	r4, sp, lr, lsr #12
   364a8:	strb	r6, [r4, fp, lsr #3]!
   364ac:			; <UNDEFINED> instruction: 0xf04f4696
   364b0:	strb	r0, [ip, r1, lsl #24]
   364b4:	cmpvs	r3, r8, lsl r6
   364b8:	strb	r6, [r8, r2, asr #1]
   364bc:	ldc	7, cr15, [r8, #832]	; 0x340
   364c0:	andeq	ip, r3, r8, ror #17
   364c4:	andeq	r0, r0, r8, ror r3
   364c8:	andeq	sp, r3, r2, lsl #17
   364cc:	andeq	ip, r3, r2, asr #17
   364d0:	andeq	sp, r3, r8, asr #13
   364d4:			; <UNDEFINED> instruction: 0x0003d6b2
   364d8:			; <UNDEFINED> instruction: 0x4605b538
   364dc:	strmi	r4, [ip], -r8, lsl #12
   364e0:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
   364e4:	ldfltd	f3, [r8, #-0]
   364e8:			; <UNDEFINED> instruction: 0xf10468ab
   364ec:	stmib	r4, {r2, r3, r4, r7, r9}^
   364f0:	andsvs	r0, ip, r7, lsr #6
   364f4:	ldclt	0, cr6, [r8, #-680]!	; 0xfffffd58
   364f8:	teqlt	r3, r3, asr #16
   364fc:			; <UNDEFINED> instruction: 0xf8d32000
   36500:	mulcc	r1, ip, r0
   36504:	mvnsle	r2, r0, lsl #22
   36508:			; <UNDEFINED> instruction: 0x46184770
   3650c:	svclt	0x00004770
   36510:			; <UNDEFINED> instruction: 0x4604b510
   36514:	ldc2	7, cr15, [ip], {255}	; 0xff
   36518:	stmdavs	r2, {r3, r4, r6, r8, ip, sp, pc}^
   3651c:	addsmi	fp, r4, #-2147483630	; 0x80000012
   36520:	strtmi	sp, [r0], -r8, lsl #2
   36524:	addmi	lr, r2, #1
   36528:			; <UNDEFINED> instruction: 0xf8d0d105
   3652c:	stmdacs	r0, {r2, r3, r4, r7}
   36530:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   36534:			; <UNDEFINED> instruction: 0x46214610
   36538:			; <UNDEFINED> instruction: 0x4010e8bd
   3653c:	bllt	774540 <tcgetattr@plt+0x76cde4>
   36540:			; <UNDEFINED> instruction: 0x4605b538
   36544:	stc2	7, cr15, [r4], {255}	; 0xff
   36548:	stmdavs	r4, {r3, r4, r6, r8, ip, sp, pc}^
   3654c:	adcmi	fp, r5, #76, 2
   36550:	strtmi	r4, [r8], -r1, lsr #12
   36554:			; <UNDEFINED> instruction: 0xf7ffd001
   36558:			; <UNDEFINED> instruction: 0xf8d4fb0f
   3655c:	stccs	0, cr4, [r0], {156}	; 0x9c
   36560:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
   36564:	mvnsmi	lr, sp, lsr #18
   36568:	strmi	r4, [lr], -r4, lsl #12
   3656c:			; <UNDEFINED> instruction: 0x46113078
   36570:			; <UNDEFINED> instruction: 0x46984617
   36574:			; <UNDEFINED> instruction: 0xf8a8f011
   36578:	cmnlt	r8, r5, lsl #12
   3657c:	subvs	r4, r4, r1, lsr r6
   36580:	blx	bf25d0 <tcgetattr@plt+0xbeae74>
   36584:	ldrtmi	r4, [r2], -r9, lsl #16
   36588:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   3658c:			; <UNDEFINED> instruction: 0xf97ef7f3
   36590:			; <UNDEFINED> instruction: 0xf7ff4620
   36594:			; <UNDEFINED> instruction: 0x4628ffd5
   36598:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3659c:	ldrtmi	r4, [sl], -r4, lsl #18
   365a0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   365a4:	mrc2	0, 5, pc, cr10, cr2, {0}
   365a8:	svclt	0x0000e7f5
   365ac:	andeq	pc, r1, sl, lsl #22
   365b0:	andeq	r1, r2, lr, ror #24
   365b4:			; <UNDEFINED> instruction: 0x4604b538
   365b8:	strmi	r6, [sp], -r3, asr #29
   365bc:	andsle	r4, sl, fp, lsl #5
   365c0:	strtmi	r6, [r1], -fp, ror #17
   365c4:			; <UNDEFINED> instruction: 0xf023481a
   365c8:	stmiavs	sl!, {r0, r1, r2, r8, r9}
   365cc:	ldrbtmi	r6, [r8], #-235	; 0xffffff15
   365d0:			; <UNDEFINED> instruction: 0xf95cf7f3
   365d4:	rsbseq	pc, r0, r4, lsl #2
   365d8:			; <UNDEFINED> instruction: 0xf0114629
   365dc:			; <UNDEFINED> instruction: 0xf104f8d1
   365e0:			; <UNDEFINED> instruction: 0x46290078
   365e4:	blx	cf2634 <tcgetattr@plt+0xceaed8>
   365e8:			; <UNDEFINED> instruction: 0xf7ff4620
   365ec:	svcvs	0x00a3ffa9
   365f0:			; <UNDEFINED> instruction: 0xb1a32000
   365f4:	svcvs	0x0001bd38
   365f8:	svclt	0x00182900
   365fc:	andle	r4, r3, sp, lsl #5
   36600:	ldc2l	7, cr15, [sl], #-1016	; 0xfffffc08
   36604:	sbcsle	r2, fp, r0, lsl #16
   36608:	strtmi	r2, [r0], -r0, lsl #2
   3660c:	blx	1ff4610 <tcgetattr@plt+0x1feceb4>
   36610:	sbcsle	r2, r5, r0, lsl #16
   36614:	strtmi	r2, [r0], -r0, lsl #2
   36618:	blx	107461c <tcgetattr@plt+0x106cec0>
   3661c:	bmi	1b0564 <tcgetattr@plt+0x1a8e08>
   36620:	tstcs	r1, r0, lsr #12
   36624:	eorscc	r4, r4, #2046820352	; 0x7a000000
   36628:	blx	ff17462e <tcgetattr@plt+0xff16ced2>
   3662c:	ldclt	0, cr2, [r8, #-4]!
   36630:			; <UNDEFINED> instruction: 0x0001fab6
   36634:	andeq	r1, r2, r0, lsl #24
   36638:	bmi	1088b40 <tcgetattr@plt+0x10813e4>
   3663c:	push	{r0, r3, r4, r5, r6, sl, lr}
   36640:	strdlt	r4, [r6], r0
   36644:			; <UNDEFINED> instruction: 0xf100588a
   36648:	svcvs	0x00830878
   3664c:	ldmdbmi	sp!, {r0, r1, r2, r9, sl, lr}
   36650:	andls	r6, r5, #1179648	; 0x120000
   36654:	andeq	pc, r0, #79	; 0x4f
   36658:	strvs	r2, [r5, r0, lsl #10]
   3665c:			; <UNDEFINED> instruction: 0xf8d04479
   36660:	movwls	r0, #8324	; 0x2084
   36664:	blx	ff07463c <tcgetattr@plt+0xff06cee0>
   36668:			; <UNDEFINED> instruction: 0xf04fae02
   3666c:			; <UNDEFINED> instruction: 0x468231ff
   36670:			; <UNDEFINED> instruction: 0xf0104630
   36674:	strmi	pc, [r4], -sp, lsl #25
   36678:	subsle	r2, fp, r0, lsl #16
   3667c:	ldrbmi	r4, [r1], -r9, lsr #13
   36680:			; <UNDEFINED> instruction: 0xf0114640
   36684:	stmiavs	r1!, {r0, r5, fp, ip, sp, lr, pc}
   36688:	beq	b2ab8 <tcgetattr@plt+0xab35c>
   3668c:	strmi	r6, [r5], -r7, asr #32
   36690:			; <UNDEFINED> instruction: 0xf9a6f012
   36694:	cdpvs	8, 15, cr6, cr9, cr2, {7}
   36698:	stmiavs	fp!, {r5, r9, sl, lr}^
   3669c:	andeq	pc, r7, #2
   366a0:	b	110712c <tcgetattr@plt+0x10ff9d0>
   366a4:	rscvs	r0, fp, r2, lsl #6
   366a8:			; <UNDEFINED> instruction: 0xf8d5bf08
   366ac:			; <UNDEFINED> instruction: 0xf0109000
   366b0:			; <UNDEFINED> instruction: 0x4604fc3f
   366b4:	mvnle	r2, r0, lsl #16
   366b8:	blge	107fa8 <tcgetattr@plt+0x10084c>
   366bc:	svceq	0x0070f852
   366c0:	ldmdavs	r1, {r8, sl, sp}^
   366c4:	stmib	r7, {r2, r9, sl, lr}^
   366c8:	movwgt	r5, #12828	; 0x321c
   366cc:	stmiavs	r1!, {r4, r5, r6, r8, ip, sp, pc}
   366d0:			; <UNDEFINED> instruction: 0xf0104640
   366d4:	teqlt	r0, r7, lsr #31	; <UNPREDICTABLE>
   366d8:			; <UNDEFINED> instruction: 0xf1006f7b
   366dc:	stmib	r0, {r3, r5, r9}^
   366e0:	andsvs	r5, r8, sl, lsl #6
   366e4:	bvs	fe9504d4 <tcgetattr@plt+0xfe948d78>
   366e8:	mvnsle	r2, r0, lsl #24
   366ec:	strbmi	r4, [r0], -r9, asr #12
   366f0:			; <UNDEFINED> instruction: 0xffacf010
   366f4:	mvnscc	pc, pc, asr #32
   366f8:			; <UNDEFINED> instruction: 0x463066f8
   366fc:	mcrr2	0, 1, pc, r8, cr0	; <UNPREDICTABLE>
   36700:	cmplt	r0, r4, lsl #12
   36704:	strls	r4, [r1], #-1568	; 0xfffff9e0
   36708:	ldc2	0, cr15, [r2], {16}
   3670c:	strmi	r9, [r4], -r1, lsl #18
   36710:			; <UNDEFINED> instruction: 0xf0124630
   36714:			; <UNDEFINED> instruction: 0x2c00f99b
   36718:	bmi	32aef0 <tcgetattr@plt+0x323794>
   3671c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   36720:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36724:	subsmi	r9, sl, r5, lsl #22
   36728:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3672c:	andlt	sp, r6, r4, lsl #2
   36730:			; <UNDEFINED> instruction: 0x87f0e8bd
   36734:	ldr	r4, [pc, r1, lsl #13]!
   36738:	mrrc	7, 13, pc, sl, cr0	; <UNPREDICTABLE>
   3673c:	andeq	ip, r3, r8, asr r5
   36740:	andeq	r0, r0, r8, ror r3
   36744:	andeq	r5, r1, r4, ror #13
   36748:	andeq	ip, r3, r6, ror r4
   3674c:	mvnsmi	lr, #737280	; 0xb4000
   36750:	stmdavs	fp, {r2, r3, r9, sl, lr}
   36754:	strmi	r4, [r1], -r5, lsl #12
   36758:	bmi	cc8824 <tcgetattr@plt+0xcc10c8>
   3675c:	ldrbtmi	fp, [r8], #-165	; 0xffffff5b
   36760:			; <UNDEFINED> instruction: 0xf8d468a6
   36764:	stmpl	r2, {r2, r3, pc}
   36768:	ldmdavs	r2, {r0, r1, r2, r3, r5, fp, lr}
   3676c:			; <UNDEFINED> instruction: 0xf04f9223
   36770:	ldmdavs	sl, {r9}
   36774:	bvs	ff90795c <tcgetattr@plt+0xff900200>
   36778:	ldrdls	pc, [r4], -r4
   3677c:	ldc2	7, cr15, [lr, #-960]	; 0xfffffc40
   36780:	svclt	0x00182e00
   36784:	svceq	0x0000f1b8
   36788:	svcge	0x0003d132
   3678c:	bmi	a2342c <tcgetattr@plt+0xa1bcd0>
   36790:	ldmdavs	r3!, {r7, r8, sp}
   36794:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   36798:	mcr2	0, 0, pc, cr8, cr2, {0}	; <UNPREDICTABLE>
   3679c:	ldrtmi	r6, [fp], -r6, ror #20
   367a0:	strtmi	r4, [r9], -r3, lsr #16
   367a4:	ldrdcs	pc, [r0], -r9
   367a8:			; <UNDEFINED> instruction: 0x96004478
   367ac:	stc2	7, cr15, [r6, #-960]	; 0xfffffc40
   367b0:	movtlt	r6, #43362	; 0xa962
   367b4:			; <UNDEFINED> instruction: 0x4629481f
   367b8:			; <UNDEFINED> instruction: 0xf7f04478
   367bc:	bmi	7f5bc0 <tcgetattr@plt+0x7ee464>
   367c0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   367c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   367c8:	subsmi	r9, sl, r3, lsr #22
   367cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   367d0:	eorlt	sp, r5, r4, lsr #2
   367d4:	mvnshi	lr, #12386304	; 0xbd0000
   367d8:	svceq	0x0000f1b8
   367dc:	bmi	62a840 <tcgetattr@plt+0x6230e4>
   367e0:			; <UNDEFINED> instruction: 0xf8d82180
   367e4:	ldrtmi	r3, [r8], -r0
   367e8:			; <UNDEFINED> instruction: 0xf012447a
   367ec:			; <UNDEFINED> instruction: 0xe7d5fddf
   367f0:	svcge	0x00036833
   367f4:	ldrdvs	pc, [r0], -r8
   367f8:	bmi	47ee00 <tcgetattr@plt+0x4776a4>
   367fc:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   36800:			; <UNDEFINED> instruction: 0xf0129600
   36804:			; <UNDEFINED> instruction: 0xe7c9fdd3
   36808:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
   3680c:	bmi	3f075c <tcgetattr@plt+0x3e9000>
   36810:	ldrtmi	r2, [r8], -r0, lsl #3
   36814:			; <UNDEFINED> instruction: 0xf012447a
   36818:	ldr	pc, [pc, r9, asr #27]!
   3681c:	bl	ffa74764 <tcgetattr@plt+0xffa6d008>
   36820:	andeq	ip, r3, r6, lsr r4
   36824:	andeq	r0, r0, r8, ror r3
   36828:	strdeq	r1, [r2], -r4
   3682c:	strdeq	r1, [r2], -r6
   36830:	andeq	r1, r2, ip, lsl fp
   36834:	andeq	r1, r2, r0, lsr #22
   36838:	ldrdeq	ip, [r3], -r2
   3683c:			; <UNDEFINED> instruction: 0x00021ab4
   36840:	andeq	r1, r2, lr, ror sl
   36844:			; <UNDEFINED> instruction: 0x00021ab2
   36848:	muleq	r2, ip, sl
   3684c:	svcmi	0x00f0e92d
   36850:			; <UNDEFINED> instruction: 0xf8dfb0db
   36854:	strmi	r4, [sl], -r4, asr #10
   36858:	strmi	r9, [r5], -r5, lsl #4
   3685c:	ldrcs	pc, [ip, #-2271]!	; 0xfffff721
   36860:	stmiavs	fp!, {r2, r3, r4, r5, r6, sl, lr}
   36864:	stmdavs	lr!, {r0, r3, r5, r9, sl, lr}
   36868:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
   3686c:	stmdavs	pc!, {r1, r5, r7, fp, ip, lr}^	; <UNPREDICTABLE>
   36870:			; <UNDEFINED> instruction: 0xf8d34478
   36874:	ldmdavs	r2, {r3, ip, sp, pc}
   36878:			; <UNDEFINED> instruction: 0xf04f9259
   3687c:			; <UNDEFINED> instruction: 0xf8d60200
   36880:			; <UNDEFINED> instruction: 0xf7ff900c
   36884:			; <UNDEFINED> instruction: 0xf8dfff63
   36888:			; <UNDEFINED> instruction: 0xf8d7151c
   3688c:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   36890:			; <UNDEFINED> instruction: 0xf9aaf7f4
   36894:			; <UNDEFINED> instruction: 0xf8df6aeb
   36898:	smmlaeq	sl, r0, r5, r1
   3689c:	tstls	r4, r9, ror r4
   368a0:	stmiavs	r8!, {r1, r3, r4, r5, r8, sl, ip, lr, pc}^
   368a4:	andcc	r6, r1, #3104	; 0xc20
   368a8:			; <UNDEFINED> instruction: 0xf013d00b
   368ac:			; <UNDEFINED> instruction: 0xf0000301
   368b0:	svcvs	0x00008235
   368b4:	mcr	7, 2, pc, cr2, cr0, {6}	; <UNPREDICTABLE>
   368b8:	cdpvs	8, 13, cr6, cr8, cr11, {7}
   368bc:	svc	0x001cf7d0
   368c0:			; <UNDEFINED> instruction: 0xf01268e8
   368c4:	stmiavs	r8!, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}^
   368c8:	adcvc	pc, r0, r0, lsl #10
   368cc:	mrc2	7, 3, pc, cr10, cr9, {7}
   368d0:			; <UNDEFINED> instruction: 0xf7ec68e8
   368d4:	stmiavs	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   368d8:			; <UNDEFINED> instruction: 0x801cf8d5
   368dc:			; <UNDEFINED> instruction: 0xf1b86b23
   368e0:			; <UNDEFINED> instruction: 0xf4230f00
   368e4:			; <UNDEFINED> instruction: 0x632363c0
   368e8:			; <UNDEFINED> instruction: 0xf8d5d029
   368ec:	stcle	0, cr10, [sl, #-96]	; 0xffffffa0
   368f0:	ldrdeq	lr, [sp, -r4]
   368f4:			; <UNDEFINED> instruction: 0xff16f7e0
   368f8:			; <UNDEFINED> instruction: 0x46404651
   368fc:	eorshi	pc, r4, r4, asr #17
   36900:	cdp2	7, 15, cr15, cr4, cr0, {7}
   36904:	bvs	fea8f78c <tcgetattr@plt+0xfea88030>
   36908:	bvs	ffb25514 <tcgetattr@plt+0xffb1ddb8>
   3690c:			; <UNDEFINED> instruction: 0xf1400758
   36910:			; <UNDEFINED> instruction: 0xf04f8193
   36914:	eor	r0, sl, r0, lsl #16
   36918:	strmi	r6, [r2], -r9, lsr #18
   3691c:			; <UNDEFINED> instruction: 0xf0002900
   36920:	stmiavs	r9!, {r1, r7, r8, pc}^
   36924:			; <UNDEFINED> instruction: 0xf0114658
   36928:			; <UNDEFINED> instruction: 0x4604f9fb
   3692c:	strtmi	r6, [r1], -r8, lsr #18
   36930:			; <UNDEFINED> instruction: 0xf906f7f0
   36934:			; <UNDEFINED> instruction: 0x801cf8d5
   36938:	svceq	0x0000f1b8
   3693c:	bvs	ffb2b098 <tcgetattr@plt+0xffb2393c>
   36940:			; <UNDEFINED> instruction: 0xf140075b
   36944:	bvs	fea97008 <tcgetattr@plt+0xfea8f8ac>
   36948:	rscle	r2, r2, r0, lsl #18
   3694c:			; <UNDEFINED> instruction: 0x463b4630
   36950:	strbmi	r2, [sl], -r0, lsl #12
   36954:	strls	r9, [r0], -r1, lsl #12
   36958:			; <UNDEFINED> instruction: 0xff6ef7e6
   3695c:			; <UNDEFINED> instruction: 0xf1b84680
   36960:	andle	r0, r4, r0, lsl #30
   36964:			; <UNDEFINED> instruction: 0xf7d06c20
   36968:			; <UNDEFINED> instruction: 0xf8c4ead8
   3696c:	tstcs	r0, r0, asr #32
   36970:			; <UNDEFINED> instruction: 0xf7e24638
   36974:	bvs	b35ba0 <tcgetattr@plt+0xb2e444>
   36978:	tstlt	fp, r6, lsl #12
   3697c:			; <UNDEFINED> instruction: 0x46314618
   36980:	blx	a74912 <tcgetattr@plt+0xa6d1b6>
   36984:	strtcs	pc, [r4], #-2271	; 0xfffff721
   36988:			; <UNDEFINED> instruction: 0xf8df4630
   3698c:	stmdavs	r3!, {r2, r5, sl, ip}
   36990:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   36994:	blx	fe2f4924 <tcgetattr@plt+0xfe2ed1c8>
   36998:	svceq	0x0000f1b9
   3699c:			; <UNDEFINED> instruction: 0xf8d9d004
   369a0:	blcs	43be8 <tcgetattr@plt+0x3c48c>
   369a4:	orrshi	pc, r2, r0
   369a8:	strne	pc, [r8], #-2271	; 0xfffff721
   369ac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   369b0:	blx	15f4940 <tcgetattr@plt+0x15ed1e4>
   369b4:			; <UNDEFINED> instruction: 0xf0002800
   369b8:	bvs	ffb16f74 <tcgetattr@plt+0xffb0f818>
   369bc:			; <UNDEFINED> instruction: 0xf1400759
   369c0:	blvs	ff916e30 <tcgetattr@plt+0xff90f6d4>
   369c4:			; <UNDEFINED> instruction: 0x46304afc
   369c8:			; <UNDEFINED> instruction: 0xf8df49fc
   369cc:	ldrbtmi	r9, [sl], #-1012	; 0xfffffc0c
   369d0:			; <UNDEFINED> instruction: 0xf7e24479
   369d4:	ldrbtmi	pc, [r9], #2667	; 0xa6b	; <UNPREDICTABLE>
   369d8:	blvs	ff8c8dc8 <tcgetattr@plt+0xff8c166c>
   369dc:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   369e0:	blx	ffb749aa <tcgetattr@plt+0xffb6d24e>
   369e4:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr}
   369e8:			; <UNDEFINED> instruction: 0xf1b8d168
   369ec:	andle	r0, r6, r0, lsl #30
   369f0:			; <UNDEFINED> instruction: 0x464249f5
   369f4:	ldrbtmi	r4, [r9], #-2293	; 0xfffff70b
   369f8:			; <UNDEFINED> instruction: 0xf7f04478
   369fc:			; <UNDEFINED> instruction: 0xf8dffbdf
   36a00:			; <UNDEFINED> instruction: 0xf04f83d0
   36a04:	bmi	ffcf8e0c <tcgetattr@plt+0xffcf16b0>
   36a08:	beq	ff972e44 <tcgetattr@plt+0xff96b6e8>
   36a0c:	blvs	fe887df4 <tcgetattr@plt+0xfe880698>
   36a10:	ldrbtmi	r6, [sl], #-2912	; 0xfffff4a0
   36a14:			; <UNDEFINED> instruction: 0xf7e04643
   36a18:	stmibmi	pc!, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   36a1c:	ldrtmi	r4, [r0], -r2, asr #12
   36a20:			; <UNDEFINED> instruction: 0xf10d4479
   36a24:			; <UNDEFINED> instruction: 0xf7e20820
   36a28:			; <UNDEFINED> instruction: 0xf8cdfbd7
   36a2c:			; <UNDEFINED> instruction: 0xf8d49024
   36a30:	ldmdbge	r9, {r3, r6, r8, ip, sp}
   36a34:	strmi	r9, [r8], -r3, lsl #2
   36a38:	movwcs	lr, #6611	; 0x19d3
   36a3c:	andcc	pc, r0, r8, lsr #17
   36a40:	andcs	pc, r2, r8, lsr #17
   36a44:	ldc	7, cr15, [r0], #832	; 0x340
   36a48:	strbmi	r9, [r8], -r3, lsl #18
   36a4c:			; <UNDEFINED> instruction: 0xf7d04652
   36a50:	bvs	ffb31340 <tcgetattr@plt+0xffb29be4>
   36a54:	movteq	pc, #19	; <UNPREDICTABLE>
   36a58:	blvs	92ab9c <tcgetattr@plt+0x923440>
   36a5c:	ldrdcs	pc, [r4, #-132]!	; 0xffffff7c
   36a60:	movwvs	pc, #1091	; 0x443	; <UNPREDICTABLE>
   36a64:	andeq	pc, r1, #34	; 0x22
   36a68:	addmi	pc, r0, #1107296256	; 0x42000000
   36a6c:	msrcs	SPSR_s, r4, asr #17
   36a70:	orrvc	pc, r0, #587202560	; 0x23000000
   36a74:			; <UNDEFINED> instruction: 0x63232200
   36a78:			; <UNDEFINED> instruction: 0xf8c44651
   36a7c:	andcs	r2, r2, r8, lsr r1
   36a80:	b	8749c8 <tcgetattr@plt+0x86d26c>
   36a84:			; <UNDEFINED> instruction: 0xf0114620
   36a88:	bvs	ffb359fc <tcgetattr@plt+0xffb2e2a0>
   36a8c:	strle	r0, [r6], #-1880	; 0xfffff8a8
   36a90:	strle	r0, [r1, #-1945]!	; 0xfffff867
   36a94:	ldrsbcs	pc, [r8], #139	; 0x8b	; <UNPREDICTABLE>
   36a98:			; <UNDEFINED> instruction: 0x06dbb1f2
   36a9c:	bmi	ff42bf40 <tcgetattr@plt+0xff4247e4>
   36aa0:	ldrbtmi	r4, [sl], #-3006	; 0xfffff442
   36aa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36aa8:	subsmi	r9, sl, r9, asr fp
   36aac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36ab0:	msrhi	SPSR_s, r0, asr #32
   36ab4:	subslt	r4, fp, r0, lsr #12
   36ab8:	svchi	0x00f0e8bd
   36abc:			; <UNDEFINED> instruction: 0xf7e06ba1
   36ac0:			; <UNDEFINED> instruction: 0x4649fe35
   36ac4:	strmi	r4, [r2], -r2, lsl #13
   36ac8:	ldrbtmi	r4, [r8], #-2245	; 0xfffff73b
   36acc:	blx	1df4a96 <tcgetattr@plt+0x1ded33a>
   36ad0:			; <UNDEFINED> instruction: 0xf7d04650
   36ad4:	str	lr, [r8, r2, lsr #20]
   36ad8:			; <UNDEFINED> instruction: 0x462106da
   36adc:	svclt	0x004c4658
   36ae0:	andcs	r2, r1, #0, 4
   36ae4:			; <UNDEFINED> instruction: 0xffd6f010
   36ae8:	ldrbeq	r6, [fp], fp, ror #21
   36aec:	popmi	{r0, r1, r2, r4, r6, r7, sl, ip, lr, pc}
   36af0:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
   36af4:	mrc2	7, 7, pc, cr8, cr2, {7}
   36af8:	ldmmi	fp!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   36afc:	subeq	pc, r8, #4, 2
   36b00:	msreq	SPSR_fs, r4, lsl #2
   36b04:	stmdals	r4, {r2, r7, r9, sl, lr}
   36b08:	andeq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
   36b0c:	andhi	pc, r0, sp, asr #17
   36b10:			; <UNDEFINED> instruction: 0xf0146800
   36b14:	mcrrne	10, 15, pc, r2, cr5	; <UNPREDICTABLE>
   36b18:			; <UNDEFINED> instruction: 0xf0006460
   36b1c:	stmdacs	r0, {r0, r1, r2, r3, r8, pc}
   36b20:	stfvsd	f5, [r0], #-508	; 0xfffffe04
   36b24:	b	ff074a6c <tcgetattr@plt+0xff06d310>
   36b28:			; <UNDEFINED> instruction: 0xf0402800
   36b2c:	stcge	0, cr8, [sl, #-664]	; 0xfffffd68
   36b30:	strtmi	r2, [r9], -r0
   36b34:	mrc	7, 0, APSR_nzcv, cr2, cr0, {6}
   36b38:			; <UNDEFINED> instruction: 0xf0402800
   36b3c:			; <UNDEFINED> instruction: 0xf8d78129
   36b40:			; <UNDEFINED> instruction: 0xb1cb3090
   36b44:	svcgt	0x0011f853
   36b48:	ldmvs	r8, {r0, r1, r2, r3, r4, r6, fp, sp, lr}
   36b4c:			; <UNDEFINED> instruction: 0xf8cd68da
   36b50:			; <UNDEFINED> instruction: 0xf8cdc039
   36b54:			; <UNDEFINED> instruction: 0xf8cd703d
   36b58:			; <UNDEFINED> instruction: 0xf8cd0041
   36b5c:			; <UNDEFINED> instruction: 0xf8d32045
   36b60:	ldmdbvs	pc, {r4, lr, pc}^	; <UNPREDICTABLE>
   36b64:	ldmibvs	sl, {r3, r4, r7, r8, fp, sp, lr}^
   36b68:	subgt	pc, r9, sp, asr #17
   36b6c:	subvc	pc, sp, sp, asr #17
   36b70:	subseq	pc, r1, sp, asr #17
   36b74:	subscs	pc, r5, sp, asr #17
   36b78:	strtmi	r2, [sl], -r0, lsl #2
   36b7c:	cmncs	pc, #8, 12	; 0x800000
   36b80:			; <UNDEFINED> instruction: 0xf7d074eb
   36b84:			; <UNDEFINED> instruction: 0x4605eb18
   36b88:			; <UNDEFINED> instruction: 0xf0402800
   36b8c:	andcs	r8, r3, r1, lsl #2
   36b90:	stc2l	0, cr15, [r2, #72]!	; 0x48
   36b94:	blmi	fe59d3ac <tcgetattr@plt+0xfe595c50>
   36b98:	ldmpl	r3, {r0, r8, sp}^
   36b9c:			; <UNDEFINED> instruction: 0xf7f56818
   36ba0:			; <UNDEFINED> instruction: 0x462afcbb
   36ba4:	andcs	r4, r2, r1, asr r6
   36ba8:	stmib	ip, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36bac:	blx	fe974b74 <tcgetattr@plt+0xfe96d418>
   36bb0:			; <UNDEFINED> instruction: 0xf7e24630
   36bb4:	blvs	19b5748 <tcgetattr@plt+0x19adfec>
   36bb8:	vadd.f32	d2, d0, d1
   36bbc:	blvs	ff8d6f48 <tcgetattr@plt+0xff8cf7ec>
   36bc0:	ldrmi	r2, [r0], -pc, lsr #2
   36bc4:			; <UNDEFINED> instruction: 0xf7d09203
   36bc8:	stccs	12, cr14, [r1, #-864]	; 0xfffffca0
   36bcc:	eorsle	r9, fp, r3, lsl #20
   36bd0:	tstlt	r8, r6, lsl #26
   36bd4:	blcs	54ce8 <tcgetattr@plt+0x4d58c>
   36bd8:	addshi	pc, r9, r0, asr #32
   36bdc:	strtmi	r4, [r8], -r4, lsl #19
   36be0:			; <UNDEFINED> instruction: 0xf0124479
   36be4:	stmdavs	r9!, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   36be8:	blvs	ff83f3f0 <tcgetattr@plt+0xff837c94>
   36bec:	stc	7, cr15, [r0], #832	; 0x340
   36bf0:			; <UNDEFINED> instruction: 0xf7d02001
   36bf4:	ldmdbmi	pc!, {r2, r5, r7, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   36bf8:	ldrdeq	pc, [r4], r7
   36bfc:			; <UNDEFINED> instruction: 0xf7f34479
   36c00:	stmdavc	r3, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   36c04:	blcs	48610 <tcgetattr@plt+0x40eb4>
   36c08:			; <UNDEFINED> instruction: 0xf8dfd172
   36c0c:	ldrbtmi	r9, [r9], #492	; 0x1ec
   36c10:			; <UNDEFINED> instruction: 0xf7d06be0
   36c14:	strbmi	lr, [r8], -r2, lsl #19
   36c18:	blx	11f2c6a <tcgetattr@plt+0x11eb50e>
   36c1c:	mvnvs	r4, #3145728	; 0x300000
   36c20:	blvs	930768 <tcgetattr@plt+0x92900c>
   36c24:	ldrbmi	lr, [r8], -r4, lsr #14
   36c28:			; <UNDEFINED> instruction: 0xf87af011
   36c2c:	ldrbmi	r4, [r8], -r4, lsl #12
   36c30:			; <UNDEFINED> instruction: 0xf7ef4621
   36c34:			; <UNDEFINED> instruction: 0xe67dfe51
   36c38:			; <UNDEFINED> instruction: 0x46484639
   36c3c:	mrc2	7, 4, pc, cr14, cr12, {7}
   36c40:	blx	cf2c92 <tcgetattr@plt+0xceb536>
   36c44:	str	r4, [sl], r0, lsl #13
   36c48:	ldmdavs	fp, {r0, r1, r5, r7, r8, r9, fp, sp, lr}
   36c4c:	stmdavc	r1, {r4, r8, ip, sp, pc}^
   36c50:	cmple	r2, r0, lsl #18
   36c54:	vstrge.16	s8, [r6, #-210]	; 0xffffff2e	; <UNPREDICTABLE>
   36c58:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
   36c5c:			; <UNDEFINED> instruction: 0xf0124628
   36c60:	blls	1359dc <tcgetattr@plt+0x12e280>
   36c64:	blvs	ff849604 <tcgetattr@plt+0xff841ea8>
   36c68:	stmdavs	r9!, {sl, sp}
   36c6c:	strls	r4, [r0], #-1146	; 0xfffffb86
   36c70:	mrrc	7, 13, pc, lr, cr0	; <UNPREDICTABLE>
   36c74:			; <UNDEFINED> instruction: 0xf7d02001
   36c78:			; <UNDEFINED> instruction: 0xf003e962
   36c7c:	msrlt	LR_irq, r9
   36c80:	b	4f4bc8 <tcgetattr@plt+0x4ed46c>
   36c84:			; <UNDEFINED> instruction: 0xf43f2800
   36c88:	ldmdami	lr, {r1, r4, r6, r8, r9, sl, fp, sp, pc}^
   36c8c:			; <UNDEFINED> instruction: 0xf7d04478
   36c90:	strb	lr, [ip, -ip, lsl #20]
   36c94:			; <UNDEFINED> instruction: 0x46304a5c
   36c98:	ldrbtmi	r4, [sl], #-2396	; 0xfffff6a4
   36c9c:			; <UNDEFINED> instruction: 0xf7e24479
   36ca0:	str	pc, [sl], r5, lsl #18
   36ca4:			; <UNDEFINED> instruction: 0xf10d495a
   36ca8:			; <UNDEFINED> instruction: 0xf8d70a1c
   36cac:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   36cb0:			; <UNDEFINED> instruction: 0xff80f7f3
   36cb4:	andeq	pc, r0, sl, asr #17
   36cb8:			; <UNDEFINED> instruction: 0xf43f2800
   36cbc:	stmdavc	r3, {r2, r5, r9, sl, fp, sp, pc}
   36cc0:			; <UNDEFINED> instruction: 0xf43f2b00
   36cc4:			; <UNDEFINED> instruction: 0xf04fae20
   36cc8:	ldr	r0, [r1], -r1, lsl #16
   36ccc:			; <UNDEFINED> instruction: 0xf8d94951
   36cd0:	ldrbtmi	r0, [r9], #-108	; 0xffffff94
   36cd4:			; <UNDEFINED> instruction: 0xf7e29103
   36cd8:	stmdacs	r0, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   36cdc:	mcrge	4, 3, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   36ce0:	stmdavs	r3, {r0, r2, r3, r6, r9, fp, lr}^
   36ce4:	stmdbls	r3, {r4, r5, r9, sl, lr}
   36ce8:			; <UNDEFINED> instruction: 0xf7e2447a
   36cec:			; <UNDEFINED> instruction: 0xe65bf8df
   36cf0:	blx	18f2d04 <tcgetattr@plt+0x18eb5a8>
   36cf4:	orrle	r2, r8, r0, lsl #16
   36cf8:	stmdbmi	r8, {r1, r3, r7, r8, r9, sl, sp, lr, pc}^
   36cfc:	mcrrne	13, 0, sl, r2, cr6
   36d00:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
   36d04:			; <UNDEFINED> instruction: 0xf0124628
   36d08:	blls	135934 <tcgetattr@plt+0x12e1d8>
   36d0c:	stmdbmi	r4, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   36d10:	strtmi	r1, [r8], -r2, asr #24
   36d14:			; <UNDEFINED> instruction: 0xf0124479
   36d18:	strb	pc, [r4, -r1, lsl #22]!	; <UNPREDICTABLE>
   36d1c:	ldrmi	sl, [ip], -r8, lsl #28
   36d20:			; <UNDEFINED> instruction: 0xf0114631
   36d24:	stmiavs	fp!, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   36d28:	ldmdbmi	lr!, {r0, r2, r4, r5, fp, sp, lr}
   36d2c:	ldmdavs	fp, {r1, r3, r4, r5, r6, fp, sp, lr}
   36d30:	stmdals	r5, {r0, r3, r4, r5, r6, sl, lr}
   36d34:			; <UNDEFINED> instruction: 0xf0129500
   36d38:			; <UNDEFINED> instruction: 0xe6b0faf1
   36d3c:			; <UNDEFINED> instruction: 0xf7d09003
   36d40:	stmdavs	r0, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   36d44:	b	fe074c8c <tcgetattr@plt+0xfe06d530>
   36d48:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
   36d4c:	stmdals	r5, {r1, r9, sl, lr}
   36d50:	blx	ff972da0 <tcgetattr@plt+0xff96b644>
   36d54:	blls	111904 <tcgetattr@plt+0x10a1a8>
   36d58:	usatvs	r0, #3, r5, asr #14
   36d5c:	andcs	sp, r0, #25165824	; 0x1800000
   36d60:	andcs	r4, r2, r1, asr r6
   36d64:			; <UNDEFINED> instruction: 0xf7d04614
   36d68:	ldr	lr, [r8], lr, lsr #17
   36d6c:			; <UNDEFINED> instruction: 0xf7f04620
   36d70:	strtmi	pc, [r1], -r7, lsr #17
   36d74:			; <UNDEFINED> instruction: 0xf0114658
   36d78:			; <UNDEFINED> instruction: 0xe7f0fd93
   36d7c:	ldmdb	r8!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36d80:	strtmi	r6, [r8], -r1, lsr #23
   36d84:	ldc2	7, cr15, [r2], #896	; 0x380
   36d88:	stmdavs	r0, {r0, r9, sl, lr}
   36d8c:	stmia	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36d90:			; <UNDEFINED> instruction: 0xf7d02001
   36d94:	svclt	0x0000e8d4
   36d98:	andeq	ip, r3, r4, lsr r3
   36d9c:	andeq	r0, r0, r8, ror r3
   36da0:	andeq	r1, r2, r4, asr fp
   36da4:	andeq	pc, r1, sl, lsl #21
   36da8:	strdeq	ip, [r3], -r8
   36dac:	andeq	r9, r1, r0, lsr #4
   36db0:	andeq	r5, r1, r2, lsl #26
   36db4:	andeq	r1, r2, r2, asr r9
   36db8:	andeq	r2, r2, r6, ror #19
   36dbc:	strdeq	r4, [r1], -r0
   36dc0:	andeq	r1, r2, lr, ror #19
   36dc4:	andeq	r1, r2, sl, lsr r9
   36dc8:	andeq	r1, r2, lr, asr #19
   36dcc:	andeq	r1, r2, ip, lsr r9
   36dd0:			; <UNDEFINED> instruction: 0x000219b8
   36dd4:	andeq	r2, r2, r2, lsr #19
   36dd8:	andeq	r1, r2, r0, lsr #18
   36ddc:	strdeq	ip, [r3], -r2
   36de0:	andeq	r1, r2, lr, asr r8
   36de4:	andeq	r6, r1, sl, asr #4
   36de8:	andeq	r0, r0, r8, lsl #8
   36dec:	andeq	r0, r0, r0, lsr #8
   36df0:	ldrdeq	r4, [r1], -ip
   36df4:			; <UNDEFINED> instruction: 0x0001f6bc
   36df8:	andeq	r7, r1, r6, lsr #11
   36dfc:	andeq	r2, r2, sl, asr r7
   36e00:	andeq	r4, r1, ip, asr fp
   36e04:	andeq	r1, r2, r0, lsl #18
   36e08:	andeq	r1, r2, lr, ror #12
   36e0c:	andeq	r2, r2, r8, lsl r7
   36e10:	strdeq	pc, [r1], -sl
   36e14:	andeq	r1, r2, lr, lsr #12
   36e18:	andeq	r2, r2, ip, asr #13
   36e1c:			; <UNDEFINED> instruction: 0x000226b2
   36e20:	andeq	r4, r1, r8, lsr #21
   36e24:			; <UNDEFINED> instruction: 0x000215b4
   36e28:	andeq	r1, r2, sl, lsl #12
   36e2c:	bmi	fe949cc0 <tcgetattr@plt+0xfe942564>
   36e30:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   36e34:			; <UNDEFINED> instruction: 0x460447f0
   36e38:	andeq	pc, ip, r3, lsl #2
   36e3c:	ldrbtmi	r4, [sl], #-2977	; 0xfffff45f
   36e40:	strmi	fp, [pc], -r6, lsl #1
   36e44:	ldmpl	r3, {r0, r5, r9, sl, lr}^
   36e48:	ldmdavs	fp, {r1, r2, r5, r6, fp, sp, lr}
   36e4c:			; <UNDEFINED> instruction: 0xf04f9305
   36e50:			; <UNDEFINED> instruction: 0xf8d40300
   36e54:			; <UNDEFINED> instruction: 0xf7ff8024
   36e58:	bvs	ff936044 <tcgetattr@plt+0xff92e8e8>
   36e5c:	strbtle	r0, [pc], #-1882	; 36e64 <tcgetattr@plt+0x2f708>
   36e60:	svccc	0x00fff1b8
   36e64:	ldmdbeq	r8!, {r1, r2, r8, ip, sp, lr, pc}^
   36e68:	adcshi	pc, sl, r0, asr #32
   36e6c:			; <UNDEFINED> instruction: 0xf8d64996
   36e70:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   36e74:	mrc2	7, 5, pc, cr8, cr3, {7}
   36e78:	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
   36e7c:	strbmi	r4, [r8], -r1, asr #12
   36e80:	stc2	0, cr15, [r2], #-64	; 0xffffffc0
   36e84:	adcvs	r4, r0, r5, lsl #12
   36e88:			; <UNDEFINED> instruction: 0xf0002800
   36e8c:	blge	15727c <tcgetattr@plt+0x14fb20>
   36e90:	rscscc	pc, pc, #79	; 0x4f
   36e94:	ldrtmi	r2, [r0], -r0, lsl #2
   36e98:	bge	11b6a0 <tcgetattr@plt+0x113f44>
   36e9c:	stc2l	7, cr15, [r0, #-980]!	; 0xfffffc2c
   36ea0:	ldrdeq	lr, [r3, -sp]
   36ea4:	stc2	0, cr15, [r0, #-64]	; 0xffffffc0
   36ea8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   36eac:	rscshi	pc, r0, r0
   36eb0:	stmiavs	r0!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, sp, lr}
   36eb4:			; <UNDEFINED> instruction: 0xf0002b00
   36eb8:	ldrbmi	r8, [r1], -r9, asr #1
   36ebc:			; <UNDEFINED> instruction: 0xf0116046
   36ec0:	bvs	ff936504 <tcgetattr@plt+0xff92eda8>
   36ec4:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   36ec8:	rscvs	r4, r3, #59768832	; 0x3900000
   36ecc:			; <UNDEFINED> instruction: 0xf7ff4620
   36ed0:	bvs	ff9361cc <tcgetattr@plt+0xff92ea70>
   36ed4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   36ed8:	sbchi	pc, sl, r0
   36edc:			; <UNDEFINED> instruction: 0xf100075d
   36ee0:	stmdbvs	r0!, {r0, r3, r5, r7, pc}^
   36ee4:			; <UNDEFINED> instruction: 0xf0002800
   36ee8:			; <UNDEFINED> instruction: 0xf01280bb
   36eec:	ldmdbmi	r7!, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   36ef0:	movwcs	r2, #512	; 0x200
   36ef4:			; <UNDEFINED> instruction: 0xf8ca4479
   36ef8:			; <UNDEFINED> instruction: 0xf8da0004
   36efc:			; <UNDEFINED> instruction: 0xf7f30110
   36f00:	bvs	ff936bac <tcgetattr@plt+0xff92f450>
   36f04:			; <UNDEFINED> instruction: 0xf1400798
   36f08:			; <UNDEFINED> instruction: 0x07598098
   36f0c:	ldmdami	r0!, {r0, r2, sl, ip, lr, pc}^
   36f10:			; <UNDEFINED> instruction: 0x46314652
   36f14:			; <UNDEFINED> instruction: 0xf7f24478
   36f18:			; <UNDEFINED> instruction: 0x4630fcb9
   36f1c:	blx	474f22 <tcgetattr@plt+0x46d7c6>
   36f20:	bmi	1b511bc <tcgetattr@plt+0x1b49a60>
   36f24:	ldrbtmi	r4, [sl], #-2919	; 0xfffff499
   36f28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36f2c:	subsmi	r9, sl, r5, lsl #22
   36f30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36f34:	adcshi	pc, pc, r0, asr #32
   36f38:	andlt	r4, r6, r8, lsr #12
   36f3c:			; <UNDEFINED> instruction: 0x87f0e8bd
   36f40:	ldrbeq	r6, [fp, r0, lsr #17]
   36f44:			; <UNDEFINED> instruction: 0xf8d56885
   36f48:	ldrle	r1, [r5, #-224]!	; 0xffffff20
   36f4c:	eorcc	pc, r4, #13697024	; 0xd10000
   36f50:	eorcs	pc, r8, #13697024	; 0xd10000
   36f54:	blcs	4f2e0 <tcgetattr@plt+0x47b84>
   36f58:			; <UNDEFINED> instruction: 0xf8c3d07f
   36f5c:			; <UNDEFINED> instruction: 0xf8d12228
   36f60:	andsvs	r2, r3, r8, lsr #4
   36f64:			; <UNDEFINED> instruction: 0xf7ef4628
   36f68:			; <UNDEFINED> instruction: 0x4628fcd5
   36f6c:	ldc2	0, cr15, [r0], #68	; 0x44
   36f70:			; <UNDEFINED> instruction: 0xf8d568e0
   36f74:			; <UNDEFINED> instruction: 0xf8c030e0
   36f78:	blcs	43810 <tcgetattr@plt+0x3c0b4>
   36f7c:			; <UNDEFINED> instruction: 0xf500d068
   36f80:			; <UNDEFINED> instruction: 0xf8c37209
   36f84:	strtmi	r2, [fp], -r8, lsr #4
   36f88:	eorsne	lr, lr, #3489792	; 0x354000
   36f8c:	svceq	0x00e0f843
   36f90:	eorcc	pc, r8, #192, 16	; 0xc00000
   36f94:			; <UNDEFINED> instruction: 0xf978f011
   36f98:	strtmi	r6, [r8], -r1, ror #17
   36f9c:	ldc2	7, cr15, [ip], {239}	; 0xef
   36fa0:	stmiavs	r1!, {r9, sp}^
   36fa4:			; <UNDEFINED> instruction: 0xf0104628
   36fa8:	bvs	ff936584 <tcgetattr@plt+0xff92ee28>
   36fac:			; <UNDEFINED> instruction: 0xf57f075a
   36fb0:			; <UNDEFINED> instruction: 0xf04faf57
   36fb4:	str	r0, [r5, r0, lsl #20]
   36fb8:	sbcle	r2, r7, r0, lsl #18
   36fbc:	and	r4, r3, fp, lsl #12
   36fc0:	eorcc	pc, r4, #13828096	; 0xd30000
   36fc4:	sbcle	r2, r1, r0, lsl #22
   36fc8:	andcc	r6, r1, #3488	; 0xda0
   36fcc:	stmdbmi	r2, {r3, r4, r5, r6, r7, ip, lr, pc}^
   36fd0:	stmdavs	r3, {r8, sl, sp}
   36fd4:	ldmdavs	r2!, {r3, r4, r5, r9, sl, lr}^
   36fd8:			; <UNDEFINED> instruction: 0xf0124479
   36fdc:			; <UNDEFINED> instruction: 0xe7a0f99f
   36fe0:	strbmi	r4, [r8], -r1, asr #12
   36fe4:	blx	cf302e <tcgetattr@plt+0xceb8d2>
   36fe8:	cmnlt	r8, #136314880	; 0x8200000
   36fec:			; <UNDEFINED> instruction: 0xf0156ae5
   36ff0:	subsle	r0, r9, r1, lsl #10
   36ff4:	ldrtmi	r6, [r1], -r3, asr #17
   36ff8:			; <UNDEFINED> instruction: 0xf0236882
   36ffc:	sbcvs	r0, r3, r7, lsl #6
   37000:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   37004:	mcrr2	7, 15, pc, r2, cr2	; <UNPREDICTABLE>
   37008:	rsbseq	pc, r0, r6, lsl #2
   3700c:			; <UNDEFINED> instruction: 0xf0104651
   37010:			; <UNDEFINED> instruction: 0x4651fbb7
   37014:			; <UNDEFINED> instruction: 0xf0114648
   37018:	mrcvs	13, 7, APSR_nzcv, cr3, cr9, {0}
   3701c:	bvs	ff908570 <tcgetattr@plt+0xff900e14>
   37020:	andcs	fp, r0, #1, 30
   37024:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   37028:	rscvs	r6, r3, #253755392	; 0xf200000
   3702c:			; <UNDEFINED> instruction: 0xf57f075a
   37030:	ldr	sl, [lr, r5, lsr #30]!
   37034:			; <UNDEFINED> instruction: 0xf53f079b
   37038:	stmiavs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, pc}
   3703c:	ldmdavs	r9, {r4, r5, r9, sl, lr}
   37040:	mrc2	7, 2, pc, cr10, cr14, {7}
   37044:	strb	r6, [r0, -r3, ror #21]!
   37048:	strb	r6, [pc, r3, ror #21]!
   3704c:			; <UNDEFINED> instruction: 0xe73466f0
   37050:	movwvc	pc, #38144	; 0x9500	; <UNPREDICTABLE>
   37054:	rsccc	pc, r4, r5, asr #17
   37058:			; <UNDEFINED> instruction: 0xf8c5e795
   3705c:	str	r2, [r0, r4, ror #1]
   37060:			; <UNDEFINED> instruction: 0xf7f24650
   37064:			; <UNDEFINED> instruction: 0xf012f8f9
   37068:			; <UNDEFINED> instruction: 0xf8caf91f
   3706c:	strb	r0, [r8, -r4]
   37070:			; <UNDEFINED> instruction: 0xf53f075f
   37074:	stmiavs	r1!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}
   37078:	rsbseq	pc, r8, r6, lsl #2
   3707c:	stc2l	0, cr15, [r6], #68	; 0x44
   37080:	ldmdbmi	r7, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   37084:	ldrtmi	r4, [r8], -r2, asr #12
   37088:			; <UNDEFINED> instruction: 0xf0124479
   3708c:	strb	pc, [r8, -r7, asr #18]	; <UNPREDICTABLE>
   37090:	strbmi	r6, [r8], -r1, lsr #17
   37094:	ldc2l	0, cr15, [sl], {17}
   37098:			; <UNDEFINED> instruction: 0x46424912
   3709c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   370a0:			; <UNDEFINED> instruction: 0xf0124655
   370a4:			; <UNDEFINED> instruction: 0xe73cf93b
   370a8:	strbmi	r4, [r2], -pc, lsl #18
   370ac:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   370b0:			; <UNDEFINED> instruction: 0xf934f012
   370b4:			; <UNDEFINED> instruction: 0xf7cfe735
   370b8:	svclt	0x0000ef9c
   370bc:	muleq	r2, r4, r5
   370c0:	andeq	fp, r3, r6, asr sp
   370c4:	andeq	r0, r0, r8, ror r3
   370c8:	andeq	r4, r1, lr, asr #29
   370cc:	andeq	r4, r1, r8, lsr lr
   370d0:	andeq	pc, r1, r0, lsl #3
   370d4:	andeq	fp, r3, lr, ror #24
   370d8:	ldrdeq	r1, [r2], -r0
   370dc:	andeq	pc, r1, r2, lsl #1
   370e0:	andeq	r1, r2, ip, ror #5
   370e4:	andeq	r1, r2, lr, ror #5
   370e8:			; <UNDEFINED> instruction: 0x000212b6
   370ec:	bmi	7c9568 <tcgetattr@plt+0x7c1e0c>
   370f0:	blmi	7c82dc <tcgetattr@plt+0x7c0b80>
   370f4:	addlt	fp, r2, r0, lsl r5
   370f8:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   370fc:	ldmdavs	r2, {r2, r3, r4, r8, fp, lr}
   37100:			; <UNDEFINED> instruction: 0xf04f9201
   37104:	bmi	6f790c <tcgetattr@plt+0x6f01b0>
   37108:	ldmpl	fp, {r0, r3, r4, r5, r6, sl, lr}
   3710c:			; <UNDEFINED> instruction: 0xf7f36818
   37110:	stmdavc	r3, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   37114:	blcs	c23788 <tcgetattr@plt+0xc1c02c>
   37118:	blcs	1feb198 <tcgetattr@plt+0x1fe3a3c>
   3711c:	stmdavc	r3, {r0, r1, r2, r3, r8, ip, lr, pc}^
   37120:	blcs	c08938 <tcgetattr@plt+0xc011dc>
   37124:			; <UNDEFINED> instruction: 0xf003d10b
   37128:	strmi	pc, [r2], -r3, ror #17
   3712c:	ldmdbmi	r2, {r3, r4, r5, r8, ip, sp, pc}
   37130:	strbtmi	r1, [r8], -r3, ror #24
   37134:			; <UNDEFINED> instruction: 0xf0124479
   37138:	stmdals	r0, {r0, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   3713c:	andcs	lr, r0, r0
   37140:	blmi	289980 <tcgetattr@plt+0x282224>
   37144:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37148:	blls	911b8 <tcgetattr@plt+0x89a5c>
   3714c:			; <UNDEFINED> instruction: 0xf04f405a
   37150:	mrsle	r0, LR_abt
   37154:	ldclt	0, cr11, [r0, #-8]
   37158:			; <UNDEFINED> instruction: 0xf8a6f012
   3715c:			; <UNDEFINED> instruction: 0xf7cfe7f0
   37160:	svclt	0x0000ef48
   37164:	andeq	fp, r3, r4, lsr #21
   37168:	andeq	r0, r0, r8, ror r3
   3716c:	muleq	r3, sl, sl
   37170:	strdeq	pc, [r1], -r0
   37174:	andeq	r0, r0, r8, ror #7
   37178:	andeq	r9, r1, r8, lsl #15
   3717c:	andeq	fp, r3, r0, asr sl
   37180:	blmi	909610 <tcgetattr@plt+0x901eb4>
   37184:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
   37188:	strbvc	pc, [lr], -r2, lsl #10	; <UNPREDICTABLE>
   3718c:	ldrpl	pc, [r0], #2258	; 0x8d2
   37190:	stmiapl	fp, {r2, r7, ip, sp, pc}^
   37194:			; <UNDEFINED> instruction: 0x46144630
   37198:	movwls	r6, #14363	; 0x381b
   3719c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   371a0:	svc	0x0064f7cf
   371a4:			; <UNDEFINED> instruction: 0xf8d4b19d
   371a8:	tstlt	r3, #24, 8	; 0x18000000
   371ac:	movwcs	r4, #2329	; 0x919
   371b0:	ldrdeq	pc, [r4], r5
   371b4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   371b8:			; <UNDEFINED> instruction: 0xf7f33301
   371bc:			; <UNDEFINED> instruction: 0x4602fd15
   371c0:	stmiblt	r0, {r0, ip, pc}
   371c4:			; <UNDEFINED> instruction: 0x46214814
   371c8:			; <UNDEFINED> instruction: 0xf7ef4478
   371cc:	bmi	5371b0 <tcgetattr@plt+0x52fa54>
   371d0:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   371d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   371d8:	subsmi	r9, sl, r3, lsl #22
   371dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   371e0:	andlt	sp, r4, r2, lsl r1
   371e4:	stmdbge	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   371e8:			; <UNDEFINED> instruction: 0xf7d04630
   371ec:	bls	b127c <tcgetattr@plt+0xa9b20>
   371f0:			; <UNDEFINED> instruction: 0xf8d4e7e8
   371f4:	blcs	4439c <tcgetattr@plt+0x3cc40>
   371f8:			; <UNDEFINED> instruction: 0xf8d4d1d8
   371fc:			; <UNDEFINED> instruction: 0xf0433410
   37200:			; <UNDEFINED> instruction: 0xf8c40310
   37204:	bfi	r3, r0, #8, #10
   37208:	cdp	7, 15, cr15, cr2, cr15, {6}
   3720c:	andeq	fp, r3, r0, lsl sl
   37210:	andeq	r0, r0, r8, ror r3
   37214:	ldrdeq	r7, [r1], -r4
   37218:	andeq	r1, r2, r8, lsl r2
   3721c:	andeq	fp, r3, r2, asr #19
   37220:			; <UNDEFINED> instruction: 0x23a8f8d0
   37224:	cmpvc	lr, #0, 10	; <UNPREDICTABLE>
   37228:	addsmi	fp, sl, #16, 10	; 0x4000000
   3722c:	andle	r4, r5, r4, lsl #12
   37230:			; <UNDEFINED> instruction: 0x33acf8d4
   37234:			; <UNDEFINED> instruction: 0xf8c43301
   37238:	ldclt	3, cr3, [r0, #-688]	; 0xfffffd50
   3723c:			; <UNDEFINED> instruction: 0xf0112030
   37240:			; <UNDEFINED> instruction: 0xf8d4ffd5
   37244:	vst3.8	{d18-d20}, [pc :64], r0
   37248:	vsubw.s8	<illegal reg q10.5>, q0, d0
   3724c:	andsmi	r0, r3, #128, 6
   37250:	ldrdne	pc, [r8], r4
   37254:			; <UNDEFINED> instruction: 0xf8d4bf0a
   37258:	andcs	r3, r0, #144, 8	; 0x90000000
   3725c:	ldrdcs	pc, [r0], r3
   37260:			; <UNDEFINED> instruction: 0xf8c42300
   37264:			; <UNDEFINED> instruction: 0xf7f903a8
   37268:			; <UNDEFINED> instruction: 0xf8d4f9cd
   3726c:	movwcc	r3, #5036	; 0x13ac
   37270:			; <UNDEFINED> instruction: 0x33acf8c4
   37274:	svclt	0x0000bd10
   37278:	mvnsmi	lr, #737280	; 0xb4000
   3727c:	stmdavs	r0, {r0, r1, r2, r9, sl, lr}
   37280:			; <UNDEFINED> instruction: 0xf012460e
   37284:	mcrcs	8, 0, pc, cr1, cr1, {0}	; <UNPREDICTABLE>
   37288:	stmdble	r1!, {r0, r2, r9, sl, lr}
   3728c:	streq	lr, [r6], r7, lsl #22
   37290:			; <UNDEFINED> instruction: 0xf04f3704
   37294:			; <UNDEFINED> instruction: 0xf8570800
   37298:	strtmi	r4, [r0], -r4, lsl #22
   3729c:	ldmda	r2, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   372a0:	strtmi	r4, [r8], -r1, lsl #13
   372a4:	stmda	lr, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   372a8:	svclt	0x00284548
   372ac:	cmnlt	r8, r8, asr #12
   372b0:	and	r1, r1, fp, lsr #16
   372b4:	stcmi	8, cr15, [r4], {87}	; 0x57
   372b8:			; <UNDEFINED> instruction: 0xf8133801
   372bc:	stcpl	13, cr1, [r2], #-4
   372c0:	svclt	0x00184291
   372c4:	andhi	pc, r0, r3, lsl #17
   372c8:	mvnsle	r2, r0, lsl #16
   372cc:	strhle	r4, [r2, #46]!	; 0x2e
   372d0:	pop	{r3, r5, r9, sl, lr}
   372d4:	svclt	0x000083f8
   372d8:	ldrlt	fp, [r8, #-456]!	; 0xfffffe38
   372dc:	ldmdbvs	ip, {r0, r1, r9, sl, lr}
   372e0:	ldmdbvs	sl, {r0, r2, r3, r9, sl, lr}^
   372e4:	cmplt	r4, r8, lsl r6
   372e8:	ldmdbvs	fp, {r1, r5, r6, r8, sp, lr}^
   372ec:			; <UNDEFINED> instruction: 0xf7cf601c
   372f0:			; <UNDEFINED> instruction: 0x4623ee14
   372f4:			; <UNDEFINED> instruction: 0x4618691c
   372f8:			; <UNDEFINED> instruction: 0x2c00695a
   372fc:	strdvs	sp, [sl], -r4	; <UNPREDICTABLE>
   37300:	ldmdbvs	fp, {r3, r4, r9, sl, lr}^
   37304:	pop	{r2, r3, r4, sp, lr}
   37308:			; <UNDEFINED> instruction: 0xf7cf4038
   3730c:	ldrbmi	fp, [r0, -r3, lsl #28]!
   37310:	ldrblt	r4, [r0, #-2842]!	; 0xfffff4e6
   37314:			; <UNDEFINED> instruction: 0x4604447b
   37318:			; <UNDEFINED> instruction: 0x5600e9d3
   3731c:			; <UNDEFINED> instruction: 0xf105b1dd
   37320:	strmi	r4, [r1], -r0, lsl #7
   37324:			; <UNDEFINED> instruction: 0xf8563b01
   37328:			; <UNDEFINED> instruction: 0xf7cf0023
   3732c:	orrlt	lr, r8, ip, ror sp
   37330:	tstle	r0, r4, ror #26
   37334:			; <UNDEFINED> instruction: 0xf8554635
   37338:			; <UNDEFINED> instruction: 0xf7cf0b04
   3733c:			; <UNDEFINED> instruction: 0xf44fedee
   37340:	ldrtmi	r7, [r0], -r6, asr #5
   37344:			; <UNDEFINED> instruction: 0xf7cf4629
   37348:	strtmi	lr, [r0], -r6, asr #27
   3734c:			; <UNDEFINED> instruction: 0xffacf011
   37350:	orreq	pc, ip, r6, asr #17
   37354:	stclne	13, cr11, [r9], #-448	; 0xfffffe40
   37358:	ldrtmi	r2, [r0], -r4, lsl #4
   3735c:			; <UNDEFINED> instruction: 0xff80f011
   37360:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   37364:	strtmi	r4, [r0], -r5, lsl #12
   37368:	subsvs	r6, sp, ip, lsl r8
   3736c:	andsvs	r1, sl, r2, ror #24
   37370:			; <UNDEFINED> instruction: 0xff9af011
   37374:	eoreq	pc, r4, r5, asr #16
   37378:	svclt	0x0000bd70
   3737c:	andeq	ip, r3, ip, lsr #16
   37380:	ldrdeq	ip, [r3], -lr
   37384:	stmdavc	r9, {r3, r8, sl, ip, sp, pc}
   37388:	svc	0x00e2f7cf
   3738c:	svclt	0x00183800
   37390:	stclt	0, cr2, [r8, #-4]
   37394:	blmi	cc9c60 <tcgetattr@plt+0xcc2504>
   37398:	ldrblt	r4, [r0, #1146]!	; 0x47a
   3739c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   373a0:	movwls	r6, #6171	; 0x181b
   373a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   373a8:	mcr2	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   373ac:			; <UNDEFINED> instruction: 0x4601b1f8
   373b0:	stmdami	ip!, {r2, r9, sl, lr}
   373b4:			; <UNDEFINED> instruction: 0xf7ef4478
   373b8:	stmdbmi	fp!, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
   373bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   373c0:	ldcl	7, cr15, [r4, #-828]	; 0xfffffcc4
   373c4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   373c8:			; <UNDEFINED> instruction: 0x4620d036
   373cc:			; <UNDEFINED> instruction: 0xf7cf466e
   373d0:	strcs	lr, [r0, -r4, lsr #27]
   373d4:	blls	6f3e0 <tcgetattr@plt+0x67c84>
   373d8:	ldrtmi	fp, [r1], -fp, lsr #19
   373dc:			; <UNDEFINED> instruction: 0xf0124628
   373e0:			; <UNDEFINED> instruction: 0x4604fa3b
   373e4:	mvnsle	r2, r0, lsl #16
   373e8:			; <UNDEFINED> instruction: 0xf7d04628
   373ec:	bmi	8315a4 <tcgetattr@plt+0x829e48>
   373f0:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   373f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   373f8:	subsmi	r9, sl, r1, lsl #22
   373fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37400:	andlt	sp, r3, r9, lsr #2
   37404:	mrcne	13, 2, fp, cr10, cr0, {7}
   37408:	stmdbcs	sl, {r0, r7, sl, fp, ip, lr}
   3740c:	mrrcne	0, 1, sp, r8, cr0
   37410:	mcr2	0, 7, pc, cr12, cr1, {0}	; <UNPREDICTABLE>
   37414:	bls	48ca0 <tcgetattr@plt+0x41544>
   37418:			; <UNDEFINED> instruction: 0xf7cf4604
   3741c:	blls	72a94 <tcgetattr@plt+0x6b338>
   37420:	strbtpl	r4, [r7], #1568	; 0x620
   37424:			; <UNDEFINED> instruction: 0xff74f7ff
   37428:			; <UNDEFINED> instruction: 0xf7cf4620
   3742c:			; <UNDEFINED> instruction: 0xe7d4ed76
   37430:			; <UNDEFINED> instruction: 0xf7ff5487
   37434:	ldrb	pc, [r0, sp, ror #30]	; <UNPREDICTABLE>
   37438:	svc	0x00bcf7cf
   3743c:			; <UNDEFINED> instruction: 0xf7cf6800
   37440:	strtmi	lr, [r1], -r4, lsl #30
   37444:	stmdami	sl, {r1, r9, sl, lr}
   37448:			; <UNDEFINED> instruction: 0xf7ef4478
   3744c:			; <UNDEFINED> instruction: 0x4620feb7
   37450:	stcl	7, cr15, [r2, #-828]!	; 0xfffffcc4
   37454:			; <UNDEFINED> instruction: 0xf7cfe7cb
   37458:	svclt	0x0000edcc
   3745c:	strdeq	fp, [r3], -ip
   37460:	andeq	r0, r0, r8, ror r3
   37464:	andeq	r1, r2, ip, asr #32
   37468:	andeq	r7, r1, sl, asr r8
   3746c:	andeq	fp, r3, r2, lsr #15
   37470:	andeq	r4, r1, ip, lsl #6
   37474:			; <UNDEFINED> instruction: 0xf7ffb570
   37478:	teqlt	r8, #912	; 0x390	; <UNPREDICTABLE>
   3747c:	strmi	r4, [r4], -r1, lsl #12
   37480:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   37484:	cdp2	7, 9, cr15, cr10, cr15, {7}
   37488:			; <UNDEFINED> instruction: 0x4620491a
   3748c:			; <UNDEFINED> instruction: 0xf7cf4479
   37490:	strmi	lr, [r5], -lr, ror #25
   37494:	mrcmi	1, 0, fp, cr8, cr8, {6}
   37498:			; <UNDEFINED> instruction: 0xf7cf4620
   3749c:	ldrbtmi	lr, [lr], #-3390	; 0xfffff2c2
   374a0:	cmnlt	r3, r3, lsr r8
   374a4:	ldmdavs	r3!, {sl, sp}^
   374a8:			; <UNDEFINED> instruction: 0xf8534629
   374ac:	strcc	r0, [r1], #-36	; 0xffffffdc
   374b0:	stmdb	r8, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   374b4:	andcs	r4, sl, r9, lsr #12
   374b8:	stm	r2, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   374bc:	adcmi	r6, r3, #3342336	; 0x330000
   374c0:			; <UNDEFINED> instruction: 0x4628d8f1
   374c4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   374c8:	svclt	0x00faf7cf
   374cc:			; <UNDEFINED> instruction: 0xf7cfbd70
   374d0:	stmdavs	r0, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   374d4:	cdp	7, 11, cr15, cr8, cr15, {6}
   374d8:	strmi	r4, [r2], -r1, lsr #12
   374dc:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   374e0:	cdp2	7, 6, cr15, cr12, cr15, {7}
   374e4:	pop	{r5, r9, sl, lr}
   374e8:			; <UNDEFINED> instruction: 0xf7cf4070
   374ec:	svclt	0x0000bd13
   374f0:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   374f4:	andeq	r5, r1, r4, lsr r1
   374f8:	andeq	ip, r3, r2, lsr #13
   374fc:	andeq	r4, r1, r6, ror r2
   37500:			; <UNDEFINED> instruction: 0xf500b570
   37504:			; <UNDEFINED> instruction: 0xf8d0754e
   37508:	umulllt	r6, r2, r0, r4
   3750c:	strtmi	r4, [r8], -r4, lsl #12
   37510:	ldcl	7, cr15, [sl, #-828]!	; 0xfffffcc4
   37514:			; <UNDEFINED> instruction: 0x4628b170
   37518:	stc	7, cr15, [r8, #828]!	; 0x33c
   3751c:	stmdbmi	lr, {r1, r2, r6, r8, ip, sp, pc}
   37520:	ldrdeq	pc, [r4], r6
   37524:			; <UNDEFINED> instruction: 0xf7f34479
   37528:	b	14762ac <tcgetattr@plt+0x146eb50>
   3752c:	tstle	fp, r1, lsl #6
   37530:	ldcllt	0, cr11, [r0, #-8]!
   37534:	strmi	r4, [r2], -r9, lsl #22
   37538:	mvnscc	pc, pc, asr #32
   3753c:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   37540:			; <UNDEFINED> instruction: 0xf7cf9400
   37544:	strb	lr, [r9, r4, ror #31]!
   37548:	tstcs	r0, r2, lsr #12
   3754c:	rscscc	pc, pc, pc, asr #32
   37550:	pop	{r1, ip, sp, pc}
   37554:			; <UNDEFINED> instruction: 0xe6134070
   37558:	andeq	r7, r1, r0, lsl #17
   3755c:			; <UNDEFINED> instruction: 0xfffffc3f
   37560:	bmi	24a184 <tcgetattr@plt+0x242a28>
   37564:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   37568:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   3756c:			; <UNDEFINED> instruction: 0x4620b134
   37570:			; <UNDEFINED> instruction: 0xffc6f7ff
   37574:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   37578:	mvnsle	r2, r0, lsl #24
   3757c:	svclt	0x0000bd10
   37580:	andeq	fp, r3, r0, lsr r6
   37584:	strdeq	r0, [r0], -ip
   37588:	ldrlt	r4, [r0, #-2317]	; 0xfffff6f3
   3758c:			; <UNDEFINED> instruction: 0x46044479
   37590:	ldrdeq	pc, [r4], r0
   37594:	blx	a7556a <tcgetattr@plt+0xa6de0e>
   37598:	addeq	pc, r0, r4, asr #17
   3759c:			; <UNDEFINED> instruction: 0xf04fb918
   375a0:			; <UNDEFINED> instruction: 0x67e333ff
   375a4:	stmdbmi	r7, {r4, r8, sl, fp, ip, sp, pc}
   375a8:	ldrdeq	pc, [r4], r4
   375ac:			; <UNDEFINED> instruction: 0xf7f34479
   375b0:	b	1476224 <tcgetattr@plt+0x146eac8>
   375b4:	svclt	0x000c0301
   375b8:	movwcs	r2, #4864	; 0x1300
   375bc:	ldclt	7, cr6, [r0, #-908]	; 0xfffffc74
   375c0:	andeq	r7, r1, r8, lsl r8
   375c4:			; <UNDEFINED> instruction: 0x0001eeb8
   375c8:	ldrne	pc, [r0], #-2256	; 0xfffff730
   375cc:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   375d0:	orreq	pc, r0, #192, 4
   375d4:	ldrcs	pc, [r0], #2256	; 0x8d0
   375d8:	tstle	fp, fp, lsl #4
   375dc:	blcs	93530 <tcgetattr@plt+0x8bdd4>
   375e0:	ldrmi	sp, [r8], -r1
   375e4:			; <UNDEFINED> instruction: 0xf8d04770
   375e8:			; <UNDEFINED> instruction: 0xf8d2308c
   375ec:	bne	6f77f4 <tcgetattr@plt+0x6f0098>
   375f0:			; <UNDEFINED> instruction: 0x47704618
   375f4:	mvnscc	pc, #79	; 0x4f
   375f8:	svclt	0x0000e7f3
   375fc:	ldrcs	pc, [r0], #-2256	; 0xfffff730
   37600:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   37604:	orreq	pc, r0, #192, 4
   37608:	svclt	0x00064213
   3760c:	ldrcc	pc, [r0], #2256	; 0x8d0
   37610:	ldrdeq	pc, [r0], r3
   37614:	ldrbmi	r2, [r0, -r0]!
   37618:	stmdale	pc, {r2, r9, fp, sp}	; <UNPREDICTABLE>
   3761c:	blx	100256 <tcgetattr@plt+0xf8afa>
   37620:			; <UNDEFINED> instruction: 0xf8d20202
   37624:	ldrsblt	r0, [r0, #-56]	; 0xffffffc8
   37628:	addmi	r6, fp, #8585216	; 0x830000
   3762c:	stmiavs	r3, {r1, fp, ip, lr, pc}^
   37630:	stmdale	r4, {r0, r1, r3, r7, r9, lr}
   37634:	stmdacs	r0, {r8, fp, sp, lr}
   37638:			; <UNDEFINED> instruction: 0x4770d1f6
   3763c:	ldrbmi	r2, [r0, -r0]!
   37640:	vqrshl.s8	d11, d24, d0
   37644:			; <UNDEFINED> instruction: 0xf5004214
   37648:	tstcs	r0, r6, ror r3
   3764c:	stmib	r3, {r2, r9, sl, lr}^
   37650:	movwcc	r1, #49920	; 0xc300
   37654:			; <UNDEFINED> instruction: 0xd1fa4293
   37658:	ldrbvc	pc, [lr, #-1284]	; 0xfffffafc	; <UNPREDICTABLE>
   3765c:	ldrdne	pc, [r8], r4
   37660:	andcs	r2, r1, #0, 6
   37664:			; <UNDEFINED> instruction: 0xf7f84628
   37668:			; <UNDEFINED> instruction: 0xf8c4ffcd
   3766c:	ldclt	3, cr5, [r8, #-672]!	; 0xfffffd60
   37670:			; <UNDEFINED> instruction: 0xf500b5f8
   37674:			; <UNDEFINED> instruction: 0xf500774e
   37678:			; <UNDEFINED> instruction: 0xf5007477
   3767c:	strmi	r6, [r5], -r3, lsl #13
   37680:	stceq	8, cr15, [r4], {84}	; 0x54
   37684:			; <UNDEFINED> instruction: 0xf7ff4621
   37688:	strcc	pc, [ip], #-3623	; 0xfffff1d9
   3768c:	ldceq	8, cr15, [r4], {84}	; 0x54
   37690:	mcrr	7, 12, pc, r2, cr15	; <UNPREDICTABLE>
   37694:	mvnsle	r4, r6, lsr #5
   37698:			; <UNDEFINED> instruction: 0xf7cf4638
   3769c:	stmiblt	r0, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
   376a0:			; <UNDEFINED> instruction: 0x03a8f8d5
   376a4:	ldrbvc	pc, [lr], #-1285	; 0xfffffafb	; <UNPREDICTABLE>
   376a8:	andle	r4, r5, r0, lsr #5
   376ac:			; <UNDEFINED> instruction: 0xff4cf7f8
   376b0:			; <UNDEFINED> instruction: 0x03a8f8d5
   376b4:	ldc	7, cr15, [r0], #-828	; 0xfffffcc4
   376b8:	pop	{r5, r9, sl, lr}
   376bc:			; <UNDEFINED> instruction: 0xf7f840f8
   376c0:	ldrtmi	fp, [r8], -r3, asr #30
   376c4:	ldcl	7, cr15, [r2], {207}	; 0xcf
   376c8:	svclt	0x0000e7ea
   376cc:	svcmi	0x00f0e92d
   376d0:	stc	6, cr4, [sp, #-16]!
   376d4:			; <UNDEFINED> instruction: 0xf5048b02
   376d8:	bmi	fe515858 <tcgetattr@plt+0xfe50e0fc>
   376dc:	ldrbtmi	r4, [sl], #-2963	; 0xfffff46d
   376e0:	ldmmi	r4, {r0, r1, r4, r7, r8, fp, lr}
   376e4:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
   376e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   376ec:	ldrge	pc, [r0], #2260	; 0x8d4
   376f0:	tstls	r7, #1769472	; 0x1b0000
   376f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   376f8:	ldrdvs	pc, [r8], r4
   376fc:	ldc2l	7, cr15, [lr, #-956]	; 0xfffffc44
   37700:			; <UNDEFINED> instruction: 0x33a8f8d4
   37704:			; <UNDEFINED> instruction: 0xf0404543
   37708:			; <UNDEFINED> instruction: 0xf8d4810b
   3770c:	vst3.8	{d16-d18}, [pc :64], r0
   37710:	vqdmlal.s<illegal width 8>	<illegal reg q10.5>, d0, d0
   37714:	b	679d1c <tcgetattr@plt+0x6725c0>
   37718:			; <UNDEFINED> instruction: 0xf0400900
   3771c:			; <UNDEFINED> instruction: 0xf8d480b5
   37720:			; <UNDEFINED> instruction: 0xf8d42490
   37724:			; <UNDEFINED> instruction: 0xf8d2308c
   37728:	bcs	3f930 <tcgetattr@plt+0x381d4>
   3772c:	blcs	67394 <tcgetattr@plt+0x5fc38>
   37730:			; <UNDEFINED> instruction: 0xf0009202
   37734:	svcge	0x000e80a9
   37738:			; <UNDEFINED> instruction: 0xf5044a7f
   3773c:			; <UNDEFINED> instruction: 0xf8da756c
   37740:	ldrtmi	r1, [r8], -r4, lsl #1
   37744:			; <UNDEFINED> instruction: 0xf002447a
   37748:			; <UNDEFINED> instruction: 0x4638fb9d
   3774c:			; <UNDEFINED> instruction: 0xf7e74629
   37750:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   37754:	adcshi	pc, r9, r0
   37758:	andls	pc, ip, sp, asr #17
   3775c:	orrcc	pc, r0, #212, 16	; 0xd40000
   37760:	adcsmi	r6, r2, #5898240	; 0x5a0000
   37764:	ldmvs	fp, {r0, r1, r8, ip, lr, pc}
   37768:	addsmi	r9, r3, #8192	; 0x2000
   3776c:	bls	eb798 <tcgetattr@plt+0xe403c>
   37770:	ldrtmi	r2, [r1], -r0, lsl #6
   37774:			; <UNDEFINED> instruction: 0xf7f84640
   37778:			; <UNDEFINED> instruction: 0xf04fffd1
   3777c:			; <UNDEFINED> instruction: 0xf8cd0901
   37780:	stcge	0, cr9, [r5, #-48]	; 0xffffffd0
   37784:	tstcs	r0, r2, asr #12
   37788:	strmi	r4, [r8], r8, lsr #12
   3778c:	blx	1f7576e <tcgetattr@plt+0x1f6e012>
   37790:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   37794:	strtmi	r4, [r0], -r2, asr #12
   37798:	svccs	0x0000f413
   3779c:	svclt	0x000c4641
   377a0:	movwcs	r2, #13057	; 0x3301
   377a4:	blx	af5738 <tcgetattr@plt+0xaedfdc>
   377a8:	strbmi	r4, [r3], -r1, lsr #12
   377ac:			; <UNDEFINED> instruction: 0xf8cd4642
   377b0:			; <UNDEFINED> instruction: 0xf5048000
   377b4:	mcr	4, 0, r7, cr8, cr7, {3}
   377b8:			; <UNDEFINED> instruction: 0xf7e30a10
   377bc:	ldmdbmi	pc, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   377c0:	ldrdeq	pc, [r4], sl
   377c4:			; <UNDEFINED> instruction: 0xf7f24479
   377c8:			; <UNDEFINED> instruction: 0x4683fb71
   377cc:			; <UNDEFINED> instruction: 0xf0002800
   377d0:	movwcs	r8, #149	; 0x95
   377d4:	ldrmi	r4, [r9], -r8, lsr #12
   377d8:			; <UNDEFINED> instruction: 0xf7f74642
   377dc:			; <UNDEFINED> instruction: 0x4641f935
   377e0:			; <UNDEFINED> instruction: 0xf7f24658
   377e4:	stmdacs	r0, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   377e8:	stmdavs	r1, {r1, r5, r6, ip, lr, pc}
   377ec:	beq	473054 <tcgetattr@plt+0x46b8f8>
   377f0:			; <UNDEFINED> instruction: 0xffe2f7e5
   377f4:	strmi	r9, [r2], r3, lsl #22
   377f8:			; <UNDEFINED> instruction: 0xf854b933
   377fc:	tstlt	r9, r8, lsl #24
   37800:	bl	475744 <tcgetattr@plt+0x46dfe8>
   37804:	suble	r2, pc, r0, lsl #16
   37808:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3780c:			; <UNDEFINED> instruction: 0xf109b146
   37810:	eorcs	r0, r0, #16384	; 0x4000
   37814:			; <UNDEFINED> instruction: 0x46284639
   37818:			; <UNDEFINED> instruction: 0xf880f7f8
   3781c:	mvnsle	r4, lr, asr #10
   37820:	strbmi	r2, [r2], -r0, lsl #6
   37824:			; <UNDEFINED> instruction: 0x46284619
   37828:			; <UNDEFINED> instruction: 0xf90ef7f7
   3782c:	stceq	8, cr15, [r4], {84}	; 0x54
   37830:			; <UNDEFINED> instruction: 0xf04f4621
   37834:			; <UNDEFINED> instruction: 0xf7ff0901
   37838:	svcne	0x0022fd4f
   3783c:			; <UNDEFINED> instruction: 0x46394653
   37840:	andls	r4, r0, #40, 12	; 0x2800000
   37844:			; <UNDEFINED> instruction: 0xf7e64632
   37848:			; <UNDEFINED> instruction: 0xf854f9bf
   3784c:			; <UNDEFINED> instruction: 0xf7cf0c08
   37850:			; <UNDEFINED> instruction: 0xf844eb64
   37854:	blls	e287c <tcgetattr@plt+0xdb120>
   37858:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   3785c:	ldrmi	r3, [r8, #1036]	; 0x40c
   37860:			; <UNDEFINED> instruction: 0x4628d3b7
   37864:	stc2l	7, cr15, [r2], #988	; 0x3dc
   37868:	beq	4730d0 <tcgetattr@plt+0x46b974>
   3786c:			; <UNDEFINED> instruction: 0xffbcf7e2
   37870:	ldmdbmi	r3!, {r0, r1, sl, fp, ip, pc}
   37874:	ldmdami	r3!, {r0, r1, r3, r6, r9, sl, lr}
   37878:			; <UNDEFINED> instruction: 0x46224479
   3787c:			; <UNDEFINED> instruction: 0xf7ef4478
   37880:	b	1176afc <tcgetattr@plt+0x116f3a0>
   37884:	and	r0, r0, r9
   37888:	bmi	bff894 <tcgetattr@plt+0xbf8138>
   3788c:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   37890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37894:	subsmi	r9, sl, r7, lsl fp
   37898:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3789c:	andslt	sp, r9, lr, lsr r1
   378a0:	blhi	f2b9c <tcgetattr@plt+0xeb440>
   378a4:	svchi	0x00f0e8bd
   378a8:			; <UNDEFINED> instruction: 0xf7cf4650
   378ac:			; <UNDEFINED> instruction: 0xe7d2eb36
   378b0:	sbcsle	r2, r0, r0, lsl #28
   378b4:			; <UNDEFINED> instruction: 0xf10a4682
   378b8:	eorcs	r0, r0, #4096	; 0x1000
   378bc:			; <UNDEFINED> instruction: 0x46284639
   378c0:			; <UNDEFINED> instruction: 0xf82cf7f8
   378c4:	mvnsle	r4, r6, asr r5
   378c8:			; <UNDEFINED> instruction: 0xf10de7c5
   378cc:	ssatmi	r0, #31, r8, asr #22
   378d0:	ldrcc	r4, [r0, #-1780]	; 0xfffff90c
   378d4:			; <UNDEFINED> instruction: 0x000fe8bc
   378d8:	mnfeqs	f7, #0.5
   378dc:			; <UNDEFINED> instruction: 0xf84545dc
   378e0:			; <UNDEFINED> instruction: 0xf8450c10
   378e4:			; <UNDEFINED> instruction: 0xf8451c0c
   378e8:			; <UNDEFINED> instruction: 0xf8452c08
   378ec:	mvnle	r3, r4, lsl #24
   378f0:	ldrdeq	pc, [r0], -lr
   378f4:	movwls	r2, #13057	; 0x3301
   378f8:	str	r6, [pc, -r8, lsr #32]!
   378fc:	blx	11e50e <tcgetattr@plt+0x116db2>
   37900:	ldrmi	pc, [lr], -r6, lsl #6
   37904:	adcle	r2, ip, r0, lsl #22
   37908:	bleq	b3d3c <tcgetattr@plt+0xac5e0>
   3790c:	ldrtmi	r2, [r9], -r0, lsr #4
   37910:			; <UNDEFINED> instruction: 0xf7f84628
   37914:	ldrmi	pc, [r3, #2051]!	; 0x803
   37918:			; <UNDEFINED> instruction: 0xe7a2d1f6
   3791c:	bl	1a75860 <tcgetattr@plt+0x1a6e104>
   37920:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   37924:	stc2l	7, cr15, [r4], {239}	; 0xef
   37928:			; <UNDEFINED> instruction: 0x0003b4b6
   3792c:	andeq	r0, r0, r8, ror r3
   37930:	andeq	r0, r2, ip, asr #27
   37934:	andeq	r0, r2, r6, asr #26
   37938:	andeq	r7, r1, r4, lsr r6
   3793c:	andeq	lr, r1, r8, lsr ip
   37940:	andeq	r0, r2, ip, lsr ip
   37944:	ldrdeq	r0, [r2], -r8
   37948:	andeq	fp, r3, r6, lsl #6
   3794c:	andeq	r0, r2, sl, lsl fp
   37950:			; <UNDEFINED> instruction: 0x4604b510
   37954:	ldreq	pc, [r8], #-2256	; 0xfffff730
   37958:			; <UNDEFINED> instruction: 0xf7cfb1a8
   3795c:			; <UNDEFINED> instruction: 0xf8d4eade
   37960:	andcs	r3, r0, #104, 8	; 0x68000000
   37964:	ldrcs	pc, [r8], #-2244	; 0xfffff73c
   37968:			; <UNDEFINED> instruction: 0xf8d4b1db
   3796c:			; <UNDEFINED> instruction: 0xf8d423ac
   37970:	bcc	849b8 <tcgetattr@plt+0x7d25c>
   37974:			; <UNDEFINED> instruction: 0x23acf8c4
   37978:	movtvc	pc, #67	; 0x43	; <UNPREDICTABLE>
   3797c:	orrvs	pc, r3, #1124073472	; 0x43000000
   37980:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   37984:	ldfltd	f3, [r0, #-8]
   37988:			; <UNDEFINED> instruction: 0x03a8f8d4
   3798c:	ldc2l	7, cr15, [ip, #992]	; 0x3e0
   37990:			; <UNDEFINED> instruction: 0x03a8f8d4
   37994:	b	ff0758d8 <tcgetattr@plt+0xff06e17c>
   37998:	cmpvc	lr, #4, 10	; 0x1000000	; <UNPREDICTABLE>
   3799c:			; <UNDEFINED> instruction: 0x33a8f8c4
   379a0:			; <UNDEFINED> instruction: 0xf8d4bd10
   379a4:			; <UNDEFINED> instruction: 0xf0233220
   379a8:			; <UNDEFINED> instruction: 0xf8c40303
   379ac:	ldrb	r3, [ip, r0, lsr #4]
   379b0:	ldrblt	fp, [r0, #-1038]!	; 0xfffffbf2
   379b4:	stcge	0, cr11, [sp, #-548]	; 0xfffffddc
   379b8:	blmi	e4a29c <tcgetattr@plt+0xe42b40>
   379bc:			; <UNDEFINED> instruction: 0xf8554604
   379c0:	ldrbtmi	r1, [sl], #-2820	; 0xfffff4fc
   379c4:	ldmpl	r3, {r0, r1, r8, ip, pc}^
   379c8:	movwls	r6, #30747	; 0x781b
   379cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   379d0:			; <UNDEFINED> instruction: 0xffbef7ff
   379d4:			; <UNDEFINED> instruction: 0xf7ff4620
   379d8:	stmdbls	r3, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
   379dc:			; <UNDEFINED> instruction: 0xf504462a
   379e0:	strls	r6, [r4, #-131]	; 0xffffff7d
   379e4:	stc2	0, cr15, [r4], {17}
   379e8:	strtmi	r4, [r0], -sp, lsr #18
   379ec:	ldrcs	pc, [r8], #-2260	; 0xfffff72c
   379f0:			; <UNDEFINED> instruction: 0xf7fb4479
   379f4:			; <UNDEFINED> instruction: 0xf8d4ff43
   379f8:	stmdbmi	sl!, {r4, r7, sl, ip, sp}
   379fc:	ldrdeq	pc, [r4], r3
   37a00:			; <UNDEFINED> instruction: 0xf7f34479
   37a04:	mcrne	8, 0, pc, cr3, cr1, {7}	; <UNPREDICTABLE>
   37a08:			; <UNDEFINED> instruction: 0xf8d4dc1a
   37a0c:			; <UNDEFINED> instruction: 0xf8d42220
   37a10:			; <UNDEFINED> instruction: 0xf0423410
   37a14:			; <UNDEFINED> instruction: 0xf8c40203
   37a18:	bmi	9002a0 <tcgetattr@plt+0x8f8b44>
   37a1c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   37a20:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   37a24:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   37a28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37a2c:	subsmi	r9, sl, r7, lsl #22
   37a30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37a34:	andlt	sp, r9, sp, lsr #2
   37a38:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   37a3c:	ldrbmi	fp, [r0, -r3]!
   37a40:	sbcspl	pc, r3, r4, asr #12
   37a44:	rsbeq	pc, r2, r1, asr #5
   37a48:	vst1.64	{d17}, [pc :64], sl
   37a4c:	blx	fe05403e <tcgetattr@plt+0xfe04c8e2>
   37a50:	vmax.s8	d0, d4, d3
   37a54:			; <UNDEFINED> instruction: 0x4628451c
   37a58:	adcne	lr, r6, #198656	; 0x30800
   37a5c:	blx	9c27a <tcgetattr@plt+0x94b1e>
   37a60:	blx	846b2 <tcgetattr@plt+0x7cf56>
   37a64:	movwls	pc, #25347	; 0x6303	; <UNPREDICTABLE>
   37a68:	b	ff3f59ac <tcgetattr@plt+0xff3ee250>
   37a6c:	blmi	426014 <tcgetattr@plt+0x41e8b8>
   37a70:	andcs	r4, r0, #40, 12	; 0x2800000
   37a74:	mvnscc	pc, pc, asr #32
   37a78:	strls	r4, [r0], #-1147	; 0xfffffb85
   37a7c:	stcl	7, cr15, [r6, #-828]	; 0xfffffcc4
   37a80:	strtmi	sl, [r8], -r5, lsl #18
   37a84:	bl	ff5759c8 <tcgetattr@plt+0xff56e26c>
   37a88:			; <UNDEFINED> instruction: 0x4628e7bf
   37a8c:	b	ffbf59d0 <tcgetattr@plt+0xffbee274>
   37a90:			; <UNDEFINED> instruction: 0xf7cfe7ed
   37a94:	svclt	0x0000eaae
   37a98:	ldrdeq	fp, [r3], -r2
   37a9c:	andeq	r0, r0, r8, ror r3
   37aa0:	andeq	r1, r2, r4, asr #19
   37aa4:	andeq	lr, r1, r8, lsl #18
   37aa8:	andeq	fp, r3, lr, ror #2
   37aac:	andeq	r0, r0, r5, lsr r0
   37ab0:			; <UNDEFINED> instruction: 0xf7ff4610
   37ab4:	svclt	0x0000bf4d
   37ab8:	blmi	170a428 <tcgetattr@plt+0x1702ccc>
   37abc:	push	{r1, r3, r4, r5, r6, sl, lr}
   37ac0:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
   37ac4:	ldrd	pc, [r8], r0
   37ac8:			; <UNDEFINED> instruction: 0x467458d3
   37acc:			; <UNDEFINED> instruction: 0x9321681b
   37ad0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37ad4:	svceq	0x0000f1be
   37ad8:	strmi	sp, [r4], -r4
   37adc:	ldrdeq	pc, [ip], r0
   37ae0:			; <UNDEFINED> instruction: 0x4604b978
   37ae4:	blmi	144a430 <tcgetattr@plt+0x1442cd4>
   37ae8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37aec:	blls	891b5c <tcgetattr@plt+0x88a400>
   37af0:			; <UNDEFINED> instruction: 0xf04f405a
   37af4:			; <UNDEFINED> instruction: 0xf0400300
   37af8:			; <UNDEFINED> instruction: 0x46208093
   37afc:	pop	{r0, r1, r5, ip, sp, pc}
   37b00:			; <UNDEFINED> instruction: 0xf8d48ff0
   37b04:	svcge	0x000c83a8
   37b08:	ldrlt	pc, [r0], #2260	; 0x8d4
   37b0c:	ldmdbeq	r0!, {r3, r8, ip, sp, lr, pc}
   37b10:			; <UNDEFINED> instruction: 0x464546bc
   37b14:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
   37b18:	stcne	8, cr15, [ip], {85}	; 0x55
   37b1c:			; <UNDEFINED> instruction: 0xf8554666
   37b20:			; <UNDEFINED> instruction: 0xf10c2c08
   37b24:			; <UNDEFINED> instruction: 0xf8550c10
   37b28:	strbmi	r3, [sp, #-3076]	; 0xfffff3fc
   37b2c:	mvnsle	ip, pc, lsl #12
   37b30:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
   37b34:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   37b38:	orreq	pc, r0, #192, 4
   37b3c:	cmnle	r6, r3, lsl r2
   37b40:	ldrdcs	pc, [r0], fp
   37b44:	svclt	0x00382a01
   37b48:	cdpne	2, 5, cr2, cr5, cr1, {0}
   37b4c:	ldrbtmi	r4, [r1], -sl, lsr #13
   37b50:	movwcs	r4, #1600	; 0x640
   37b54:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   37b58:	ldc2l	7, cr15, [r4, #-992]	; 0xfffffc20
   37b5c:			; <UNDEFINED> instruction: 0xf8d44834
   37b60:	cfmvdlrge	mvd3, r1
   37b64:			; <UNDEFINED> instruction: 0xf7f64478
   37b68:			; <UNDEFINED> instruction: 0xf8d4fa09
   37b6c:	bmi	c83d94 <tcgetattr@plt+0xc7c638>
   37b70:	ldrdne	pc, [r4], fp
   37b74:	sxtab16mi	r4, r1, sl, ror #8
   37b78:			; <UNDEFINED> instruction: 0x46404599
   37b7c:	ldrmi	fp, [r9], r8, lsr #30
   37b80:			; <UNDEFINED> instruction: 0xf980f002
   37b84:			; <UNDEFINED> instruction: 0x23a8f8d4
   37b88:	tstcs	r0, r0, lsr r6
   37b8c:			; <UNDEFINED> instruction: 0xf97cf7f6
   37b90:	ldrdne	pc, [r8], r4
   37b94:	ldrtmi	r2, [r0], -r0, lsl #6
   37b98:	strls	r4, [r1, #-1562]	; 0xfffff9e6
   37b9c:			; <UNDEFINED> instruction: 0xf5049100
   37ba0:			; <UNDEFINED> instruction: 0xf7f6715e
   37ba4:	movwcs	pc, #2633	; 0xa49	; <UNPREDICTABLE>
   37ba8:			; <UNDEFINED> instruction: 0x46304619
   37bac:	strcs	r4, [r0, #-1618]	; 0xfffff9ae
   37bb0:			; <UNDEFINED> instruction: 0xff4af7f6
   37bb4:	ldrdcc	pc, [r8], r4
   37bb8:	eorcs	fp, r0, #-1073741806	; 0xc0000012
   37bbc:	ldrtmi	r4, [r0], -r1, asr #12
   37bc0:			; <UNDEFINED> instruction: 0xf7f73501
   37bc4:			; <UNDEFINED> instruction: 0xf8d4feab
   37bc8:	adcmi	r3, fp, #136	; 0x88
   37bcc:	movwcs	sp, #2293	; 0x8f5
   37bd0:			; <UNDEFINED> instruction: 0x46194652
   37bd4:			; <UNDEFINED> instruction: 0xf7f64630
   37bd8:			; <UNDEFINED> instruction: 0xf8d4ff37
   37bdc:	blmi	5ccc44 <tcgetattr@plt+0x5c54e8>
   37be0:	strbmi	r4, [r9], -r2, asr #12
   37be4:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   37be8:			; <UNDEFINED> instruction: 0xf7f89500
   37bec:			; <UNDEFINED> instruction: 0x4630fa3f
   37bf0:	blx	775bd6 <tcgetattr@plt+0x76e47a>
   37bf4:			; <UNDEFINED> instruction: 0x33a8f8d4
   37bf8:	ldmvs	r8, {r1, r2, r3, r8, fp, ip, pc}
   37bfc:	stc2l	7, cr15, [r8, #924]!	; 0x39c
   37c00:	cmplt	r8, r4, lsl #12
   37c04:	strcs	r4, [r1], #-1592	; 0xfffff9c8
   37c08:	ldc2	7, cr15, [lr], {248}	; 0xf8
   37c0c:			; <UNDEFINED> instruction: 0xf04fe76a
   37c10:	andcs	r0, r1, #0, 20
   37c14:			; <UNDEFINED> instruction: 0xe79a4655
   37c18:			; <UNDEFINED> instruction: 0xf7f84638
   37c1c:			; <UNDEFINED> instruction: 0xe761fc95
   37c20:	stmib	r6!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37c24:	ldrdeq	fp, [r3], -r8
   37c28:	andeq	r0, r0, r8, ror r3
   37c2c:	andeq	fp, r3, ip, lsr #1
   37c30:	andeq	r1, r2, r0, asr r8
   37c34:	andeq	lr, r1, ip, lsl #16
   37c38:	andeq	r1, r2, lr, asr #15
   37c3c:			; <UNDEFINED> instruction: 0x4604b538
   37c40:	strbteq	pc, [r8], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   37c44:			; <UNDEFINED> instruction: 0xf8d4b370
   37c48:	teqlt	r3, r8, ror r4
   37c4c:	ldrbtcs	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   37c50:			; <UNDEFINED> instruction: 0x4610b11a
   37c54:			; <UNDEFINED> instruction: 0xf8d44798
   37c58:			; <UNDEFINED> instruction: 0xf7cf0468
   37c5c:	strcs	lr, [r0, #-2398]	; 0xfffff6a2
   37c60:	strbteq	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   37c64:	strbtpl	pc, [r8], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   37c68:	ldmdb	r6, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37c6c:	streq	pc, [r8], #2260	; 0x8d4
   37c70:	strbtpl	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   37c74:	ldmdb	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37c78:			; <UNDEFINED> instruction: 0x23acf8d4
   37c7c:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   37c80:	eorne	pc, r0, #212, 16	; 0xd40000
   37c84:			; <UNDEFINED> instruction: 0xf0433a01
   37c88:			; <UNDEFINED> instruction: 0xf8c47340
   37c8c:	vst3.32	{d21-d23}, [r3], r8
   37c90:			; <UNDEFINED> instruction: 0xf0216383
   37c94:			; <UNDEFINED> instruction: 0xf8c40103
   37c98:			; <UNDEFINED> instruction: 0xf8c423ac
   37c9c:			; <UNDEFINED> instruction: 0xf8c43410
   37ca0:	tstlt	r2, r0, lsr #4
   37ca4:			; <UNDEFINED> instruction: 0xf8d4bd38
   37ca8:			; <UNDEFINED> instruction: 0xf7f803a8
   37cac:			; <UNDEFINED> instruction: 0xf8d4fc4d
   37cb0:			; <UNDEFINED> instruction: 0xf7cf03a8
   37cb4:			; <UNDEFINED> instruction: 0xf504e932
   37cb8:			; <UNDEFINED> instruction: 0xf8c4735e
   37cbc:	ldclt	3, cr3, [r8, #-672]!	; 0xfffffd60
   37cc0:	svcmi	0x00f0e92d
   37cc4:	mcrmi	6, 2, r4, cr8, cr8, {4}
   37cc8:	mcrrmi	0, 8, fp, r8, cr5
   37ccc:	ldrbtmi	r2, [lr], #-768	; 0xfffffd00
   37cd0:	pkhbtmi	r4, r9, r5, lsl #12
   37cd4:	ldmdbpl	r4!, {r1, r3, r4, r9, sl, lr}
   37cd8:	ldmib	sp, {r0, r3, r4, r9, sl, lr}^
   37cdc:	stmdavs	r4!, {r1, r2, r3, r9, fp, ip, sp, pc}
   37ce0:			; <UNDEFINED> instruction: 0xf04f9403
   37ce4:	strmi	r0, [r4], -r0, lsl #8
   37ce8:			; <UNDEFINED> instruction: 0xff88f7e2
   37cec:	strtmi	r2, [r1], -r0, lsl #6
   37cf0:	movwls	r4, #1562	; 0x61a
   37cf4:			; <UNDEFINED> instruction: 0xf7e34606
   37cf8:	stccs	12, cr15, [r0, #-716]	; 0xfffffd34
   37cfc:	blls	46bec0 <tcgetattr@plt+0x464764>
   37d00:	strble	r0, [fp, #-1818]	; 0xfffff8e6
   37d04:			; <UNDEFINED> instruction: 0xf0114628
   37d08:	strmi	pc, [r5], -pc, asr #21
   37d0c:	strcs	r4, [r0, -r0, lsr #12]
   37d10:	mrc2	7, 0, pc, cr14, cr15, {7}
   37d14:			; <UNDEFINED> instruction: 0xf7ff4620
   37d18:	qadd8mi	pc, r0, r1	; <UNPREDICTABLE>
   37d1c:	blx	fe075d20 <tcgetattr@plt+0xfe06e5c4>
   37d20:	ldrtmi	r4, [r0], -r9, asr #12
   37d24:	stc2l	7, cr15, [r8, #-916]	; 0xfffffc6c
   37d28:	strtmi	r4, [r8], -r2, lsl #12
   37d2c:	strbtcs	pc, [r8], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   37d30:	cdp2	0, 6, cr15, cr8, cr7, {0}
   37d34:	strbteq	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   37d38:	cdp2	0, 3, cr15, cr6, cr7, {0}
   37d3c:			; <UNDEFINED> instruction: 0xf8c49b10
   37d40:			; <UNDEFINED> instruction: 0xf8c48474
   37d44:			; <UNDEFINED> instruction: 0xf8c4b478
   37d48:	ldrbeq	r3, [fp, -ip, lsl #9]
   37d4c:	ldrbtge	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   37d50:	strvc	pc, [r0], #2244	; 0x8c4
   37d54:	strvc	pc, [r4], #2244	; 0x8c4
   37d58:	ldrbteq	pc, [r0], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   37d5c:			; <UNDEFINED> instruction: 0xf8d4d424
   37d60:			; <UNDEFINED> instruction: 0xf8d42220
   37d64:			; <UNDEFINED> instruction: 0xf0423410
   37d68:			; <UNDEFINED> instruction: 0xf8c40203
   37d6c:			; <UNDEFINED> instruction: 0xf0432220
   37d70:			; <UNDEFINED> instruction: 0xf8c40310
   37d74:			; <UNDEFINED> instruction: 0x46283410
   37d78:	stmia	lr, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37d7c:			; <UNDEFINED> instruction: 0xf7e24630
   37d80:	bmi	737254 <tcgetattr@plt+0x72faf8>
   37d84:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   37d88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37d8c:	subsmi	r9, sl, r3, lsl #22
   37d90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37d94:	andlt	sp, r5, r6, lsr #2
   37d98:	svchi	0x00f0e8bd
   37d9c:	ldrtmi	r4, [r0], -r9, lsr #12
   37da0:	stc2	7, cr15, [sl, #-916]	; 0xfffffc6c
   37da4:	ldr	r4, [r1, r5, lsl #12]!
   37da8:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
   37dac:	andseq	pc, r0, #66	; 0x42
   37db0:	ldrcs	pc, [r0], #-2244	; 0xfffff73c
   37db4:	bcs	55e64 <tcgetattr@plt+0x4e708>
   37db8:	stmdbmi	lr, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
   37dbc:	stmdage	r2, {r1, r3, r5, r9, sl, lr}
   37dc0:			; <UNDEFINED> instruction: 0xf0114479
   37dc4:	ldrtmi	pc, [fp], -fp, lsr #21	; <UNPREDICTABLE>
   37dc8:	strtmi	r9, [r0], -r2, lsl #20
   37dcc:	ldrbtvc	pc, [r4], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   37dd0:	ldrbtne	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   37dd4:	stmdals	r2, {r3, r4, r5, r7, r8, r9, sl, lr}
   37dd8:	ldm	lr, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37ddc:	stcmi	7, cr14, [r6, #-812]	; 0xfffffcd4
   37de0:			; <UNDEFINED> instruction: 0xe78c447d
   37de4:	stmdb	r4, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37de8:	andeq	sl, r3, r6, asr #29
   37dec:	andeq	r0, r0, r8, ror r3
   37df0:	andeq	sl, r3, lr, lsl #28
   37df4:	andeq	r7, r1, r0, lsr r7
   37df8:	strdeq	r3, [r1], -ip
   37dfc:	push	{r8, r9, sp}
   37e00:			; <UNDEFINED> instruction: 0x468841f0
   37e04:	ldrmi	fp, [r7], -r2, lsl #1
   37e08:			; <UNDEFINED> instruction: 0x461a4619
   37e0c:	ldrmi	r4, [lr], -r4, lsl #12
   37e10:	cdp2	7, 15, cr15, cr4, cr2, {7}
   37e14:			; <UNDEFINED> instruction: 0x46334632
   37e18:	strls	r4, [r0], -r1, lsr #12
   37e1c:			; <UNDEFINED> instruction: 0xf7e34605
   37e20:			; <UNDEFINED> instruction: 0x4639fc1f
   37e24:			; <UNDEFINED> instruction: 0xf7e54628
   37e28:	strmi	pc, [r7], -r7, asr #25
   37e2c:	strbteq	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   37e30:	ldmda	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37e34:	strtmi	r4, [r8], -r1, asr #12
   37e38:	ldc2	7, cr15, [lr], #916	; 0x394
   37e3c:			; <UNDEFINED> instruction: 0xf8d44603
   37e40:			; <UNDEFINED> instruction: 0xf8c4046c
   37e44:			; <UNDEFINED> instruction: 0xf7cf3468
   37e48:	ldrtmi	lr, [r8], -r8, ror #16
   37e4c:	ldc2l	0, cr15, [sl, #28]
   37e50:	strbteq	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   37e54:	stc2	0, cr15, [r8, #28]!
   37e58:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   37e5c:	strvs	pc, [r0], #2244	; 0x8c4
   37e60:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   37e64:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   37e68:	ldrtmi	r4, [r8], -r2, lsl #12
   37e6c:	ldrbtcs	pc, [r0], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   37e70:	ldmda	r2, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37e74:	andlt	r4, r2, r8, lsr #12
   37e78:	ldrhmi	lr, [r0, #141]!	; 0x8d
   37e7c:	ldclt	7, cr15, [r4], #904	; 0x388
   37e80:	blmi	fe90a910 <tcgetattr@plt+0xfe9031b4>
   37e84:			; <UNDEFINED> instruction: 0xf8d0447a
   37e88:	push	{r3, r7, lr, pc}
   37e8c:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
   37e90:			; <UNDEFINED> instruction: 0x466458d3
   37e94:			; <UNDEFINED> instruction: 0x932b681b
   37e98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37e9c:	svceq	0x0000f1bc
   37ea0:	strmi	sp, [r4], -r4
   37ea4:	ldrdeq	pc, [ip], r0
   37ea8:			; <UNDEFINED> instruction: 0x4604b978
   37eac:	blmi	fe64a918 <tcgetattr@plt+0xfe6431bc>
   37eb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37eb4:	blls	b11f24 <tcgetattr@plt+0xb0a7c8>
   37eb8:			; <UNDEFINED> instruction: 0xf04f405a
   37ebc:			; <UNDEFINED> instruction: 0xf0400300
   37ec0:	strtmi	r8, [r0], -r2, lsr #2
   37ec4:	pop	{r0, r2, r3, r5, ip, sp, pc}
   37ec8:			; <UNDEFINED> instruction: 0xf8d48ff0
   37ecc:	blge	3b0d74 <tcgetattr@plt+0x3a9618>
   37ed0:	ldrhi	pc, [r0], #2260	; 0x8d4
   37ed4:	ldmdbeq	r0!, {r1, r2, r3, r8, ip, sp, lr, pc}
   37ed8:			; <UNDEFINED> instruction: 0x4675461f
   37edc:	stmdavs	r8!, {r0, r1, r8, r9, ip, pc}
   37ee0:			; <UNDEFINED> instruction: 0xf8553510
   37ee4:	ldrtmi	r1, [lr], -ip, lsl #24
   37ee8:	stccs	8, cr15, [r8], {85}	; 0x55
   37eec:			; <UNDEFINED> instruction: 0xf8553710
   37ef0:	strbmi	r3, [sp, #-3076]	; 0xfffff3fc
   37ef4:	mvnsle	ip, pc, lsl #12
   37ef8:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
   37efc:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   37f00:	orreq	pc, r0, #192, 4
   37f04:			; <UNDEFINED> instruction: 0xf0404213
   37f08:			; <UNDEFINED> instruction: 0xf8d880eb
   37f0c:	bcs	80114 <tcgetattr@plt+0x789b8>
   37f10:	andcs	fp, r1, #56, 30	; 0xe0
   37f14:	ssatmi	r1, #27, r7, asr #28
   37f18:	movwcs	r4, #1633	; 0x661
   37f1c:	mrcge	6, 0, r4, cr9, cr0, {3}
   37f20:	blx	1c75f0a <tcgetattr@plt+0x1c6e7ae>
   37f24:	strcc	pc, [r4], #2260	; 0x8d4
   37f28:	ldrdne	pc, [r4], r8
   37f2c:			; <UNDEFINED> instruction: 0xf0002b01
   37f30:	bmi	1e9827c <tcgetattr@plt+0x1e90b20>
   37f34:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   37f38:			; <UNDEFINED> instruction: 0xffa4f001
   37f3c:			; <UNDEFINED> instruction: 0xf10d46b6
   37f40:	ldm	lr!, {r3, r7, r8, fp}
   37f44:	strbmi	r0, [ip], pc
   37f48:	stmia	ip!, {r2, r8, sl, fp, sp, pc}
   37f4c:	ldm	lr!, {r0, r1, r2, r3}
   37f50:			; <UNDEFINED> instruction: 0xf8de000f
   37f54:	stmia	ip!, {sp, lr, pc}
   37f58:	ldmdami	r0!, {r0, r1, r2, r3}^
   37f5c:	and	pc, r0, ip, asr #17
   37f60:			; <UNDEFINED> instruction: 0x309df8bd
   37f64:			; <UNDEFINED> instruction: 0xf8d44478
   37f68:			; <UNDEFINED> instruction: 0xf0831468
   37f6c:			; <UNDEFINED> instruction: 0xf8ad0310
   37f70:			; <UNDEFINED> instruction: 0xf7f6309d
   37f74:			; <UNDEFINED> instruction: 0xf8d4f803
   37f78:			; <UNDEFINED> instruction: 0xf8d43088
   37f7c:	smlatbcs	r0, r8, r3, r2
   37f80:	ldrmi	r4, [r8, #1664]	; 0x680
   37f84:	svclt	0x00284628
   37f88:			; <UNDEFINED> instruction: 0xf7f54698
   37f8c:			; <UNDEFINED> instruction: 0xf8d4ff7d
   37f90:	movwcs	r1, #136	; 0x88
   37f94:			; <UNDEFINED> instruction: 0x4628461a
   37f98:	strcs	r9, [r0, -r1, lsl #14]
   37f9c:			; <UNDEFINED> instruction: 0xf5049100
   37fa0:			; <UNDEFINED> instruction: 0xf7f6715e
   37fa4:	movwcs	pc, #2121	; 0x849	; <UNPREDICTABLE>
   37fa8:			; <UNDEFINED> instruction: 0x46284619
   37fac:			; <UNDEFINED> instruction: 0xf7f64652
   37fb0:			; <UNDEFINED> instruction: 0xf8d4fd4b
   37fb4:	smlalbblt	r3, fp, r8, r0
   37fb8:	ldrtmi	r2, [r1], -r0, lsr #4
   37fbc:	strcc	r4, [r1, -r8, lsr #12]
   37fc0:	stc2	7, cr15, [ip], #988	; 0x3dc
   37fc4:	ldrdcc	pc, [r8], r4
   37fc8:	ldmle	r5!, {r0, r1, r3, r4, r5, r7, r9, lr}^
   37fcc:	ldrbmi	r2, [r2], -r0, lsl #6
   37fd0:			; <UNDEFINED> instruction: 0x46284619
   37fd4:	ldc2	7, cr15, [r8, #-984]!	; 0xfffffc28
   37fd8:	strbtvc	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   37fdc:			; <UNDEFINED> instruction: 0x46324b50
   37fe0:	strtmi	r4, [r8], -r1, asr #12
   37fe4:	smlsdxls	r0, fp, r4, r4
   37fe8:			; <UNDEFINED> instruction: 0xf840f7f8
   37fec:	movwcs	r4, #1618	; 0x652
   37ff0:	strtmi	r4, [r8], -r1, asr #12
   37ff4:	stc2	7, cr15, [r8, #-984]!	; 0xfffffc28
   37ff8:	ldrdge	pc, [r8], r4
   37ffc:			; <UNDEFINED> instruction: 0x0708ebba
   38000:	strtmi	sp, [r8], -pc, lsl #2
   38004:			; <UNDEFINED> instruction: 0xf912f7f7
   38008:			; <UNDEFINED> instruction: 0x33a8f8d4
   3800c:	ldmvs	r8, {r0, r1, r2, r3, r8, fp, ip, pc}
   38010:	blx	ff7f5fb6 <tcgetattr@plt+0xff7ee85a>
   38014:	stmdals	r3, {r2, r9, sl, lr}
   38018:	strcs	fp, [r1], #-260	; 0xfffffefc
   3801c:	blx	fe576004 <tcgetattr@plt+0xfe56e8a8>
   38020:			; <UNDEFINED> instruction: 0xf8d4e744
   38024:			; <UNDEFINED> instruction: 0xf8d41470
   38028:			; <UNDEFINED> instruction: 0xf007046c
   3802c:			; <UNDEFINED> instruction: 0xf04ffccb
   38030:			; <UNDEFINED> instruction: 0x468331ff
   38034:	strbteq	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   38038:	stc2l	0, cr15, [r4], {7}
   3803c:	ldmdble	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
   38040:			; <UNDEFINED> instruction: 0xf04f4287
   38044:	svclt	0x00280800
   38048:			; <UNDEFINED> instruction: 0xf8d44607
   3804c:	cfldrdvc	mvd2, [r3], {108}	; 0x6c
   38050:	blcs	4989c <tcgetattr@plt+0x42140>
   38054:	bl	26c198 <tcgetattr@plt+0x264a3c>
   38058:	strcs	r0, [r0, -r7, lsl #20]
   3805c:			; <UNDEFINED> instruction: 0xe00f46bb
   38060:			; <UNDEFINED> instruction: 0xf0074630
   38064:	ldrtmi	pc, [r1], -r3, lsr #20	; <UNPREDICTABLE>
   38068:			; <UNDEFINED> instruction: 0xf7f74628
   3806c:			; <UNDEFINED> instruction: 0xf8d4f901
   38070:			; <UNDEFINED> instruction: 0xf10b246c
   38074:	tstcs	r5, #1024	; 0x400
   38078:	tstcs	fp, r3, lsl #22	; <UNPREDICTABLE>
   3807c:	biclt	r7, r0, r8, asr #25
   38080:	svclt	0x008445b8
   38084:	ldmdane	pc!, {r0, r3, r8, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
   38088:	ldrmi	sp, [sl, #2291]!	; 0x8f3
   3808c:	vstrvc.16	s26, [r8, #-34]	; 0xffffffde	; <UNPREDICTABLE>
   38090:	ldrmi	r4, [sl, #1031]!	; 0x407
   38094:			; <UNDEFINED> instruction: 0xf8d4d30d
   38098:	ldrbmi	r0, [r8, #-1136]	; 0xfffffb90
   3809c:	strbmi	sp, [r8], -r0, ror #3
   380a0:	blx	1740c4 <tcgetattr@plt+0x16c968>
   380a4:	strtmi	r4, [r8], -r9, asr #12
   380a8:			; <UNDEFINED> instruction: 0xf8e2f7f7
   380ac:	strbtcs	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   380b0:			; <UNDEFINED> instruction: 0xf8d4e7df
   380b4:	ldmib	r2, {r3, r5, r7, r8, r9, sp}^
   380b8:	stmdavs	r2, {r1, r8}^
   380bc:	adcle	r4, r0, #268435465	; 0x10000009
   380c0:	ldrbtcs	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   380c4:	orrsle	r4, ip, #377487360	; 0x16800000
   380c8:	eorcs	r4, r0, #76546048	; 0x4900000
   380cc:			; <UNDEFINED> instruction: 0xf7f74628
   380d0:	ldr	pc, [r6, r5, lsr #24]
   380d4:			; <UNDEFINED> instruction: 0x46304a13
   380d8:			; <UNDEFINED> instruction: 0xf001447a
   380dc:			; <UNDEFINED> instruction: 0xe72dfed3
   380e0:	beq	74224 <tcgetattr@plt+0x6cac8>
   380e4:	ldrbmi	r2, [r7], -r1, lsl #4
   380e8:			; <UNDEFINED> instruction: 0xf1cae716
   380ec:	strbmi	r0, [r2], #2561	; 0xa01
   380f0:	stmdaeq	fp, {r1, r3, r8, r9, fp, sp, lr, pc}
   380f4:			; <UNDEFINED> instruction: 0xf8d4e7a9
   380f8:	ldmib	r3, {r3, r5, r7, r8, r9, ip, sp}^
   380fc:	stmdavs	fp, {r1, r9, ip}^
   38100:	mvnle	r4, #-1610612727	; 0xa0000009
   38104:			; <UNDEFINED> instruction: 0xf7cee77d
   38108:	svclt	0x0000ef74
   3810c:	andeq	sl, r3, r0, lsl sp
   38110:	andeq	r0, r0, r8, ror r3
   38114:	andeq	sl, r3, r4, ror #25
   38118:	andeq	lr, r1, sl, asr #8
   3811c:	andeq	r1, r2, r0, asr r4
   38120:	ldrdeq	r1, [r2], -r0
   38124:	andeq	lr, r1, ip, ror r2
   38128:	svcmi	0x00f0e92d
   3812c:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   38130:			; <UNDEFINED> instruction: 0xf8d08b04
   38134:			; <UNDEFINED> instruction: 0xf8df1490
   38138:			; <UNDEFINED> instruction: 0xf8d04e18
   3813c:	adcslt	r0, r1, ip, ror #8
   38140:	andls	r4, r2, #124, 8	; 0x7c000000
   38144:	mcrcs	8, 0, pc, cr12, cr15, {6}	; <UNPREDICTABLE>
   38148:			; <UNDEFINED> instruction: 0xf8df9303
   3814c:	ldrbtmi	r3, [sl], #-3596	; 0xfffff1f4
   38150:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   38154:			; <UNDEFINED> instruction: 0xf04f932f
   38158:			; <UNDEFINED> instruction: 0xf8d10300
   3815c:	ldrls	r3, [r1], #-132	; 0xffffff7c
   38160:			; <UNDEFINED> instruction: 0xf0079310
   38164:			; <UNDEFINED> instruction: 0xf8dafc21
   38168:			; <UNDEFINED> instruction: 0xf013348c
   3816c:	andls	r0, fp, r2, lsl #22
   38170:	ldmib	sp, {r0, r1, r4, r6, ip, lr, pc}^
   38174:			; <UNDEFINED> instruction: 0xf1b11202
   38178:	movwls	r0, #33584	; 0x8330
   3817c:	mvnscc	pc, #-2147483632	; 0x80000010
   38180:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
   38184:	cfstrscs	mvf3, [r0], {8}
   38188:	blcs	2e7db0 <tcgetattr@plt+0x2e0654>
   3818c:	ldmib	sp, {r0, r2, r3, r4, r9, ip, lr, pc}^
   38190:			; <UNDEFINED> instruction: 0xf64f0102
   38194:			; <UNDEFINED> instruction: 0xf6c072df
   38198:			; <UNDEFINED> instruction: 0xf1b072ff
   3819c:	tstls	r2, #32, 6	; 0x80000000
   381a0:	mvnscc	pc, r1, asr #2
   381a4:	ldmib	sp, {r0, r1, r4, r8, ip, pc}^
   381a8:	movwcs	r0, #274	; 0x112
   381ac:	svclt	0x0008428b
   381b0:	movwle	r4, #29314	; 0x7282
   381b4:	stmdals	r2, {r0, r3, r4, r8, sl, fp, sp, pc}
   381b8:			; <UNDEFINED> instruction: 0xf0074629
   381bc:	stmdacs	r1, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}
   381c0:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
   381c4:	bleq	74308 <tcgetattr@plt+0x6cbac>
   381c8:			; <UNDEFINED> instruction: 0xf8dae014
   381cc:			; <UNDEFINED> instruction: 0xf04f046c
   381d0:			; <UNDEFINED> instruction: 0xf0070b01
   381d4:			; <UNDEFINED> instruction: 0xf8dafc7b
   381d8:			; <UNDEFINED> instruction: 0x465b147c
   381dc:	ldrbtpl	pc, [r4], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   381e0:	strmi	r4, [r4], -r2, lsl #12
   381e4:	sbfxmi	r4, r0, #12, #9
   381e8:			; <UNDEFINED> instruction: 0xf7ff4650
   381ec:	strtmi	pc, [r0], -r7, lsr #26
   381f0:	cdp	7, 9, cr15, cr2, cr14, {6}
   381f4:	stclcs	8, cr15, [r4, #-892]!	; 0xfffffc84
   381f8:	ldclcc	8, cr15, [ip, #-892]	; 0xfffffc84
   381fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38200:	blls	c12270 <tcgetattr@plt+0xc0ab14>
   38204:			; <UNDEFINED> instruction: 0xf04f405a
   38208:			; <UNDEFINED> instruction: 0xf0410300
   3820c:			; <UNDEFINED> instruction: 0x465880f6
   38210:	ldc	0, cr11, [sp], #196	; 0xc4
   38214:	pop	{r2, r8, r9, fp, pc}
   38218:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   3821c:			; <UNDEFINED> instruction: 0xf8da0102
   38220:	vld3.32	{d3-d5}, [r1 :64], r0
   38224:			; <UNDEFINED> instruction: 0xf8df3280
   38228:	andls	r1, r2, r8, lsr sp
   3822c:			; <UNDEFINED> instruction: 0xf8d34479
   38230:	andls	r0, r3, #132	; 0x84
   38234:	ldc2l	7, cr15, [r8], {242}	; 0xf2
   38238:			; <UNDEFINED> instruction: 0xf0002801
   3823c:	ldmib	sp, {r0, r2, r3, r6, r8, pc}^
   38240:	cfstrscs	mvf3, [r0], {2}
   38244:	blcs	767e6c <tcgetattr@plt+0x760710>
   38248:			; <UNDEFINED> instruction: 0x4323d24c
   3824c:	ldmib	sp, {r1, r3, r4, r5, r7, ip, lr, pc}^
   38250:			; <UNDEFINED> instruction: 0xf1111202
   38254:	movwls	r3, #25599	; 0x63ff
   38258:	mvnscc	pc, #-2147483632	; 0x80000010
   3825c:	ldmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
   38260:	cfstrscs	mvf3, [r0], {6}
   38264:	blcs	727e8c <tcgetattr@plt+0x720730>
   38268:	blcs	6eccb4 <tcgetattr@plt+0x6e5558>
   3826c:	andge	sp, r2, #9371648	; 0x8f0000
   38270:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   38274:			; <UNDEFINED> instruction: 0x4710441a
   38278:	muleq	r0, pc, r3	; <UNPREDICTABLE>
   3827c:			; <UNDEFINED> instruction: 0x000003b9
   38280:	andeq	r0, r0, r9, asr #11
   38284:	andeq	r0, r0, r9, asr #7
   38288:	strdeq	r0, [r0], -fp
   3828c:	andeq	r0, r0, fp, lsl #8
   38290:	andeq	r0, r0, r9, asr #11
   38294:	andeq	r0, r0, sp, lsl r4
   38298:	andeq	r0, r0, sp, lsr r6
   3829c:	andeq	r0, r0, sp, ror r7
   382a0:	andeq	r0, r0, fp, asr #8
   382a4:			; <UNDEFINED> instruction: 0xffffff17
   382a8:	andeq	r0, r0, sp, ror r7
   382ac:	andeq	r0, r0, sp, ror #8
   382b0:			; <UNDEFINED> instruction: 0xffffff17
   382b4:	andeq	r0, r0, r1, asr #9
   382b8:			; <UNDEFINED> instruction: 0xffffff17
   382bc:	andeq	r0, r0, r7, ror #11
   382c0:	andeq	r0, r0, r7, lsr #16
   382c4:	andeq	r0, r0, sp, lsr #15
   382c8:	andeq	r0, r0, r1, lsl r8
   382cc:			; <UNDEFINED> instruction: 0xffffff17
   382d0:	andeq	r0, r0, pc, ror #9
   382d4:			; <UNDEFINED> instruction: 0xffffff17
   382d8:	andeq	r0, r0, sp, lsl #6
   382dc:			; <UNDEFINED> instruction: 0xffffff17
   382e0:	andeq	r0, r0, r9, asr #11
   382e4:	ldrdeq	lr, [r2, -sp]
   382e8:	movwcs	r2, #668	; 0x29c
   382ec:	andeq	pc, r0, #268435468	; 0x1000000c
   382f0:	svclt	0x0008428b
   382f4:	cmple	r5, #536870920	; 0x20000008
   382f8:	movwcs	r2, #644	; 0x284
   382fc:	andeq	pc, r0, #268435468	; 0x1000000c
   38300:	svclt	0x0008428b
   38304:			; <UNDEFINED> instruction: 0xf4bf4282
   38308:	ldmib	sp, {r1, r6, r8, r9, sl, fp, sp, pc}^
   3830c:			; <UNDEFINED> instruction: 0xf64f4502
   38310:			; <UNDEFINED> instruction: 0xf6ce737b
   38314:			; <UNDEFINED> instruction: 0xf04f73ff
   38318:	bl	544f1c <tcgetattr@plt+0x53d7c0>
   3831c:	bl	117a330 <tcgetattr@plt+0x1172bd4>
   38320:			; <UNDEFINED> instruction: 0xf1b90902
   38324:	svclt	0x00080f00
   38328:	svceq	0x0018f1b8
   3832c:	svcge	0x002ff4bf
   38330:	svceq	0x0017f1b8
   38334:	svcge	0x002bf63f
   38338:			; <UNDEFINED> instruction: 0xf853a302
   3833c:	ldrmi	r2, [r3], #-40	; 0xffffffd8
   38340:	svclt	0x00004718
   38344:	andeq	r0, r0, r1, asr r3
   38348:			; <UNDEFINED> instruction: 0xfffffe4b
   3834c:			; <UNDEFINED> instruction: 0xfffffe4b
   38350:			; <UNDEFINED> instruction: 0xfffffe4b
   38354:			; <UNDEFINED> instruction: 0xfffffe4b
   38358:			; <UNDEFINED> instruction: 0xfffffe4b
   3835c:			; <UNDEFINED> instruction: 0xfffffe4b
   38360:			; <UNDEFINED> instruction: 0xfffffe4b
   38364:			; <UNDEFINED> instruction: 0xfffffe4b
   38368:			; <UNDEFINED> instruction: 0xfffffe4b
   3836c:			; <UNDEFINED> instruction: 0xfffffe4b
   38370:			; <UNDEFINED> instruction: 0xfffffe4b
   38374:			; <UNDEFINED> instruction: 0xfffffe4b
   38378:			; <UNDEFINED> instruction: 0xfffffe4b
   3837c:	strdeq	r0, [r0], -sp
   38380:	ldrdeq	r0, [r0], -r3
   38384:	andeq	r0, r0, pc, lsr #6
   38388:			; <UNDEFINED> instruction: 0xfffffe4b
   3838c:			; <UNDEFINED> instruction: 0xfffffe4b
   38390:			; <UNDEFINED> instruction: 0xfffffe4b
   38394:	strdeq	r0, [r0], -r5
   38398:	andeq	r0, r0, r1, lsr #7
   3839c:	andeq	r0, r0, sp, ror #5
   383a0:	andeq	r0, r0, pc, lsr r3
   383a4:	ldrdeq	lr, [r2, -sp]
   383a8:	vst1.32	{d18-d21}, [pc :64], fp
   383ac:	vsubw.s8	q10, <illegal reg q8.5>, d0
   383b0:	addsmi	r0, r9, #0, 4
   383b4:	addsmi	fp, r0, #8, 30
   383b8:	cmnhi	r8, #0	; <UNPREDICTABLE>
   383bc:	svclt	0x0008428b
   383c0:	suble	r4, r0, #536870920	; 0x20000008
   383c4:	ldrdeq	lr, [r2, -sp]
   383c8:	vst1.32	{d18-d21}, [pc :64], ip
   383cc:	vsubw.s8	q10, <illegal reg q8.5>, d0
   383d0:	addsmi	r0, r9, #0, 4
   383d4:	addsmi	fp, r0, #8, 30
   383d8:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {3}
   383dc:	blne	fe176760 <tcgetattr@plt+0xfe16f004>
   383e0:	ldmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   383e4:	ldrbtmi	r9, [r9], #-2064	; 0xfffff7f0
   383e8:	blx	ff9763ba <tcgetattr@plt+0xff96ec5e>
   383ec:	ldrbtpl	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   383f0:	adcmi	r9, fp, #11264	; 0x2c00
   383f4:	andsle	r4, r8, r6, lsl #12
   383f8:	strbtvc	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   383fc:			; <UNDEFINED> instruction: 0xf8ca1c6c
   38400:	blx	2495ca <tcgetattr@plt+0x241e6e>
   38404:	stfvce	f7, [fp], {4}
   38408:			; <UNDEFINED> instruction: 0xf0402b01
   3840c:	stcvc	6, cr8, [fp, #-60]	; 0xffffffc4
   38410:			; <UNDEFINED> instruction: 0xf0402b01
   38414:	ldrtmi	r8, [r0], -fp, lsl #12
   38418:			; <UNDEFINED> instruction: 0xffb4f7fe
   3841c:			; <UNDEFINED> instruction: 0xf0002800
   38420:	blls	319c3c <tcgetattr@plt+0x3124e0>
   38424:	adcmi	r4, fp, #38797312	; 0x2500000
   38428:			; <UNDEFINED> instruction: 0xf8dfd1e6
   3842c:	ldmdals	r0, {r2, r3, r4, r5, r8, r9, fp, ip}
   38430:			; <UNDEFINED> instruction: 0xf7f24479
   38434:	stmdbcs	r0, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   38438:	stmdacs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
   3843c:	ldrthi	pc, [fp], -r0	; <UNPREDICTABLE>
   38440:	strvs	pc, [ip], #2266	; 0x8da
   38444:			; <UNDEFINED> instruction: 0xf5b1e03b
   38448:	svclt	0x00085f00
   3844c:			; <UNDEFINED> instruction: 0xf0002862
   38450:			; <UNDEFINED> instruction: 0xf5b1832d
   38454:	svclt	0x00085f00
   38458:	adcsle	r2, pc, r6, ror #16
   3845c:	stcls	6, cr14, [fp], {178}	; 0xb2
   38460:			; <UNDEFINED> instruction: 0xf8da2215
   38464:	cfstrsne	mvf0, [r1], #432	; 0x1b0
   38468:	mrc2	0, 7, pc, cr10, cr0, {0}
   3846c:	ldrbtne	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38470:			; <UNDEFINED> instruction: 0xf04f42a1
   38474:			; <UNDEFINED> instruction: 0x46030415
   38478:	strbteq	pc, [ip], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   3847c:	ldrhi	pc, [sl, #-0]!
   38480:	andmi	pc, r4, r1, lsl #22
   38484:	bne	14decb8 <tcgetattr@plt+0x14d755c>
   38488:	tsteq	r5, r0, lsr #3	; <UNPREDICTABLE>
   3848c:	ldrmi	r4, [r9], #-1048	; 0xfffffbe8
   38490:	andmi	pc, r4, #2048	; 0x800
   38494:	ldc	7, cr15, [lr, #-824]	; 0xfffffcc8
   38498:	strbtcc	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   3849c:	ldrbteq	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   384a0:	blx	149d4e <tcgetattr@plt+0x1425f2>
   384a4:			; <UNDEFINED> instruction: 0xf0073000
   384a8:			; <UNDEFINED> instruction: 0xf8daf801
   384ac:	movwcc	r3, #5232	; 0x1470
   384b0:	ldrbtcc	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   384b4:	strvs	pc, [ip], #2266	; 0x8da
   384b8:			; <UNDEFINED> instruction: 0xf10007f3
   384bc:			; <UNDEFINED> instruction: 0xf006852e
   384c0:			; <UNDEFINED> instruction: 0xf8da0604
   384c4:			; <UNDEFINED> instruction: 0xf0433410
   384c8:			; <UNDEFINED> instruction: 0xf8ca0310
   384cc:	cfmvdlrcs	mvd0, r3
   384d0:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
   384d4:	bic	r2, lr, sp, lsr r2
   384d8:	strcc	pc, [r4], #2266	; 0x8da
   384dc:			; <UNDEFINED> instruction: 0xf0402b00
   384e0:	ldmib	sp, {r1, r2, r5, r8, r9, pc}^
   384e4:	cfstrscs	mvf3, [r0], {2}
   384e8:	blcs	768110 <tcgetattr@plt+0x7609b4>
   384ec:	strbthi	pc, [r2], #128	; 0x80	; <UNPREDICTABLE>
   384f0:	svclt	0x00082c00
   384f4:			; <UNDEFINED> instruction: 0xf4ff2b03
   384f8:	ldmib	sp, {r0, r2, r5, r6, r9, sl, fp, sp, pc}^
   384fc:	cdpne	2, 12, cr1, cr14, cr2, {0}
   38500:	ldrbcc	pc, [pc, r2, asr #2]!	; <UNPREDICTABLE>
   38504:	svclt	0x00082f00
   38508:			; <UNDEFINED> instruction: 0xf4bf2e19
   3850c:	cdpcs	14, 1, cr10, cr8, cr0, {2}
   38510:	mrcge	6, 1, APSR_nzcv, cr13, cr15, {1}
   38514:			; <UNDEFINED> instruction: 0xf853a302
   38518:	ldrmi	r2, [r3], #-38	; 0xffffffda
   3851c:	svclt	0x00004718
   38520:			; <UNDEFINED> instruction: 0xfffffd1f
   38524:			; <UNDEFINED> instruction: 0xfffffc6f
   38528:			; <UNDEFINED> instruction: 0xfffffc6f
   3852c:			; <UNDEFINED> instruction: 0xfffffc6f
   38530:			; <UNDEFINED> instruction: 0xfffffc6f
   38534:			; <UNDEFINED> instruction: 0xfffffd1f
   38538:			; <UNDEFINED> instruction: 0xfffffd1f
   3853c:			; <UNDEFINED> instruction: 0xfffffd1f
   38540:			; <UNDEFINED> instruction: 0xfffffc6f
   38544:			; <UNDEFINED> instruction: 0xfffffc6f
   38548:			; <UNDEFINED> instruction: 0xfffffd1f
   3854c:			; <UNDEFINED> instruction: 0xfffffc6f
   38550:			; <UNDEFINED> instruction: 0xfffffc6f
   38554:			; <UNDEFINED> instruction: 0xfffffc6f
   38558:			; <UNDEFINED> instruction: 0xfffffc6f
   3855c:			; <UNDEFINED> instruction: 0xfffffc6f
   38560:			; <UNDEFINED> instruction: 0xfffffc6f
   38564:			; <UNDEFINED> instruction: 0xfffffc6f
   38568:			; <UNDEFINED> instruction: 0xfffffd1f
   3856c:			; <UNDEFINED> instruction: 0xfffffc6f
   38570:			; <UNDEFINED> instruction: 0xfffffd1f
   38574:			; <UNDEFINED> instruction: 0xfffffc6f
   38578:			; <UNDEFINED> instruction: 0xfffffc6f
   3857c:			; <UNDEFINED> instruction: 0xfffffc6f
   38580:	andeq	r0, r0, r7, asr r9
   38584:	strbteq	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38588:	blx	3f45ac <tcgetattr@plt+0x3ece50>
   3858c:	strvs	pc, [r8], #2266	; 0x8da
   38590:	ldrtmi	r9, [r0], -r2
   38594:			; <UNDEFINED> instruction: 0xf0002e00
   38598:			; <UNDEFINED> instruction: 0xf00785a3
   3859c:	strmi	pc, [r4], -r5, lsl #20
   385a0:	eorsle	r2, lr, r0, lsl #24
   385a4:	andscs	r9, r5, #2, 30
   385a8:	strbteq	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   385ac:	cfldr64ne	mvdx2, [r9], #-84	; 0xffffffac
   385b0:			; <UNDEFINED> instruction: 0xf0104421
   385b4:			; <UNDEFINED> instruction: 0xf8dafe55
   385b8:	blx	17d782 <tcgetattr@plt+0x176026>
   385bc:	addmi	pc, pc, #4, 16	; 0x40000
   385c0:	strbteq	pc, [ip], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   385c4:	strhi	pc, [r4], -r0
   385c8:	bne	16df1d8 <tcgetattr@plt+0x16d7a7c>
   385cc:	blx	17e762 <tcgetattr@plt+0x177006>
   385d0:	blx	b89de <tcgetattr@plt+0xb1282>
   385d4:	blx	18cdf2 <tcgetattr@plt+0x185696>
   385d8:			; <UNDEFINED> instruction: 0xf7ce0003
   385dc:			; <UNDEFINED> instruction: 0xf8daec7c
   385e0:			; <UNDEFINED> instruction: 0xf8da346c
   385e4:			; <UNDEFINED> instruction: 0x46420470
   385e8:	blx	189eb6 <tcgetattr@plt+0x18275a>
   385ec:			; <UNDEFINED> instruction: 0xf7ce3000
   385f0:			; <UNDEFINED> instruction: 0xf8daecb2
   385f4:	strtmi	r3, [r3], #-1136	; 0xfffffb90
   385f8:	ldrbtcc	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   385fc:	strcc	pc, [r8], #2266	; 0x8da
   38600:			; <UNDEFINED> instruction: 0xf43f429e
   38604:	shadd16mi	sl, r0, sp
   38608:	stc	7, cr15, [r6], {206}	; 0xce
   3860c:	strvs	pc, [ip], #2266	; 0x8da
   38610:	streq	pc, [r4], -r6
   38614:			; <UNDEFINED> instruction: 0xf8dae755
   38618:	tstlt	r3, r0, ror r4
   3861c:			; <UNDEFINED> instruction: 0xf8ca2300
   38620:			; <UNDEFINED> instruction: 0xf8da3470
   38624:			; <UNDEFINED> instruction: 0xf0433410
   38628:			; <UNDEFINED> instruction: 0xf8ca0310
   3862c:	strb	r3, [r1, #1040]!	; 0x410
   38630:	ldrbtcc	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38634:	rscsle	r2, r4, r0, lsl #22
   38638:			; <UNDEFINED> instruction: 0xf8ca3b01
   3863c:			; <UNDEFINED> instruction: 0xe7f03470
   38640:	ldrbtcc	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38644:	addsmi	r9, r3, #45056	; 0xb000
   38648:	stmdbls	fp, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
   3864c:	bne	ff240ea8 <tcgetattr@plt+0xff23974c>
   38650:	strbtne	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38654:	vqrdmulh.s<illegal width 8>	d15, d3, d2
   38658:	andcs	pc, r2, #0, 22
   3865c:	ldreq	pc, [r5], #-259	; 0xfffffefd
   38660:	strtmi	r1, [r1], #-2248	; 0xfffff738
   38664:	ldc	7, cr15, [r6], #-824	; 0xfffffcc8
   38668:	strvs	pc, [ip], #2266	; 0x8da
   3866c:	streq	pc, [r4], -r6
   38670:	bls	332314 <tcgetattr@plt+0x32abb8>
   38674:	ldrbtcc	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38678:	svclt	0x00184293
   3867c:	ldrbtcs	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   38680:			; <UNDEFINED> instruction: 0xf8dae7cf
   38684:	bls	30584c <tcgetattr@plt+0x2fe0f0>
   38688:	svclt	0x003c4293
   3868c:			; <UNDEFINED> instruction: 0xf8ca3301
   38690:			; <UNDEFINED> instruction: 0xe7c63470
   38694:	ldrbtcc	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38698:	sbcle	r2, r2, r0, lsl #22
   3869c:			; <UNDEFINED> instruction: 0xf8da9a0b
   386a0:	addsmi	r0, r3, #108, 8	; 0x6c000000
   386a4:	ldrbhi	pc, [ip, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   386a8:	tstcs	r5, r3, asr lr
   386ac:	ldrbtcc	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   386b0:	blx	80eba <tcgetattr@plt+0x7975e>
   386b4:	ldrbvc	r0, [sl], #771	; 0x303
   386b8:	strvs	pc, [ip], #2266	; 0x8da
   386bc:	streq	pc, [r4], -r6
   386c0:			; <UNDEFINED> instruction: 0xf8dae6ff
   386c4:	bls	30588c <tcgetattr@plt+0x2fe130>
   386c8:	adcle	r4, sl, #805306377	; 0x30000009
   386cc:	strbtne	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   386d0:	andcs	r2, r0, #21
   386d4:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   386d8:			; <UNDEFINED> instruction: 0xf8da74da
   386dc:			; <UNDEFINED> instruction: 0xf006648c
   386e0:	strbt	r0, [lr], r4, lsl #12
   386e4:	stmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   386e8:	stmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   386ec:			; <UNDEFINED> instruction: 0xf0002b00
   386f0:			; <UNDEFINED> instruction: 0xf8da84bc
   386f4:	bcs	418fc <tcgetattr@plt+0x3a1a0>
   386f8:	ldrthi	pc, [r7], #0	; <UNPREDICTABLE>
   386fc:			; <UNDEFINED> instruction: 0xf8ca3a01
   38700:	bcs	41908 <tcgetattr@plt+0x3a1ac>
   38704:	ldrthi	pc, [r1], #0	; <UNPREDICTABLE>
   38708:	bne	fe712834 <tcgetattr@plt+0xfe70b0d8>
   3870c:	eormi	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   38710:	addle	r2, r6, r0, lsl #24
   38714:	strbteq	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38718:	bl	ffff6658 <tcgetattr@plt+0xfffeeefc>
   3871c:			; <UNDEFINED> instruction: 0xf0074620
   38720:			; <UNDEFINED> instruction: 0xf8caf971
   38724:			; <UNDEFINED> instruction: 0xf007046c
   38728:			; <UNDEFINED> instruction: 0xf8daf93f
   3872c:			; <UNDEFINED> instruction: 0xf006648c
   38730:			; <UNDEFINED> instruction: 0xf8ca0604
   38734:	uxtab16	r0, r4, r0, ror #8
   38738:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3873c:	stmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   38740:			; <UNDEFINED> instruction: 0xf43f2b00
   38744:			; <UNDEFINED> instruction: 0xf8daaf6e
   38748:	addsmi	r2, r3, #128, 8	; 0x80000000
   3874c:	svcge	0x0069f43f
   38750:	stmdavs	r9, {r0, r9, ip, sp}^
   38754:			; <UNDEFINED> instruction: 0xf8ca1a9b
   38758:			; <UNDEFINED> instruction: 0xf8512480
   3875c:	stccs	0, cr4, [r0], {35}	; 0x23
   38760:	svcge	0x005ff43f
   38764:			; <UNDEFINED> instruction: 0xf8dfe7d6
   38768:			; <UNDEFINED> instruction: 0xf04f180c
   3876c:	ldmdals	r0, {r0, r2, r4, fp}
   38770:			; <UNDEFINED> instruction: 0xf7f24479
   38774:			; <UNDEFINED> instruction: 0xf8dafa1f
   38778:			; <UNDEFINED> instruction: 0x46074470
   3877c:	stccc	3, cr11, [r1], {44}	; 0x2c
   38780:	strbtpl	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38784:			; <UNDEFINED> instruction: 0xf604fb08
   38788:			; <UNDEFINED> instruction: 0x7ccb19a9
   3878c:	tstle	r7, r1, lsl #22
   38790:	blcs	97bc4 <tcgetattr@plt+0x90468>
   38794:	ldrtmi	sp, [r8], -r4, lsl #2
   38798:	ldc2l	7, cr15, [r4, #1016]!	; 0x3f8
   3879c:	mvnle	r2, r0, lsl #16
   387a0:	ldrtmi	r3, [r5], #-3605	; 0xfffff1eb
   387a4:	stfvcp	f3, [fp], #560	; 0x230
   387a8:	stccc	6, cr4, [r1], {38}	; 0x26
   387ac:	tstle	r9, r1, lsl #22
   387b0:	blcs	97c64 <tcgetattr@plt+0x90508>
   387b4:	strtmi	sp, [r9], -r6, lsl #2
   387b8:			; <UNDEFINED> instruction: 0xf7fe4638
   387bc:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   387c0:	strbthi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
   387c4:	stccs	13, cr3, [r0], {21}
   387c8:	strtmi	sp, [r6], -sp, ror #3
   387cc:	streq	pc, [r8], #2266	; 0x8da
   387d0:			; <UNDEFINED> instruction: 0xf7ce2515
   387d4:			; <UNDEFINED> instruction: 0xf8daeba2
   387d8:			; <UNDEFINED> instruction: 0x46283470
   387dc:	blne	6853e8 <tcgetattr@plt+0x67dc8c>
   387e0:	ldc2	0, cr15, [lr, #-64]	; 0xffffffc0
   387e4:	ldrbtcc	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   387e8:	strbtne	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   387ec:	ldrtmi	r1, [r1], #-2843	; 0xfffff4e5
   387f0:	vqdmulh.s<illegal width 8>	d15, d3, d5
   387f4:	streq	pc, [r8], #2250	; 0x8ca
   387f8:	bl	feb76738 <tcgetattr@plt+0xfeb6efdc>
   387fc:	ldrbtne	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38800:			; <UNDEFINED> instruction: 0xf8da9f0b
   38804:	bne	1ec59bc <tcgetattr@plt+0x1ebe260>
   38808:	blx	17ee72 <tcgetattr@plt+0x177716>
   3880c:	blx	c4c1a <tcgetattr@plt+0xbd4be>
   38810:			; <UNDEFINED> instruction: 0xf7ce5205
   38814:			; <UNDEFINED> instruction: 0xf8daeb60
   38818:			; <UNDEFINED> instruction: 0xf8da3470
   3881c:	tstcs	r0, ip, ror #8
   38820:	blne	6ff420 <tcgetattr@plt+0x6f7cc4>
   38824:	blx	1898c6 <tcgetattr@plt+0x18216a>
   38828:	blx	1b503e <tcgetattr@plt+0x1ad8e2>
   3882c:			; <UNDEFINED> instruction: 0xf7ce0006
   38830:			; <UNDEFINED> instruction: 0xf8daedf4
   38834:			; <UNDEFINED> instruction: 0xf8ca648c
   38838:			; <UNDEFINED> instruction: 0xf0064470
   3883c:	strb	r0, [r0], -r4, lsl #12
   38840:	ldrbtmi	pc, [r4], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38844:			; <UNDEFINED> instruction: 0xf8da2301
   38848:	andcs	r1, r0, #124, 8	; 0x7c000000
   3884c:	sbfxmi	r4, r0, #12, #1
   38850:			; <UNDEFINED> instruction: 0xf47f2800
   38854:	ldrbmi	sl, [r0], -r6, ror #29
   38858:			; <UNDEFINED> instruction: 0xf9f0f7ff
   3885c:			; <UNDEFINED> instruction: 0xf8dae6e1
   38860:	ldrbeq	r3, [r9, -ip, lsl #9]
   38864:	mrcge	5, 6, APSR_nzcv, cr13, cr15, {3}
   38868:			; <UNDEFINED> instruction: 0xf8da222d
   3886c:			; <UNDEFINED> instruction: 0xf0433410
   38870:			; <UNDEFINED> instruction: 0xf8ca0310
   38874:			; <UNDEFINED> instruction: 0xf8da3410
   38878:			; <UNDEFINED> instruction: 0xf04f046c
   3887c:	andls	r0, r2, #0, 22
   38880:			; <UNDEFINED> instruction: 0xf924f007
   38884:	usatne	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   38888:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   3888c:	strmi	r4, [r3], -r4, lsl #12
   38890:			; <UNDEFINED> instruction: 0xf010a818
   38894:	bls	677da8 <tcgetattr@plt+0x67064c>
   38898:	ldrbtne	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   3889c:			; <UNDEFINED> instruction: 0xf8da465b
   388a0:			; <UNDEFINED> instruction: 0x46505474
   388a4:	ldmdals	r8, {r3, r5, r7, r8, r9, sl, lr}
   388a8:	bl	df67e8 <tcgetattr@plt+0xdef08c>
   388ac:			; <UNDEFINED> instruction: 0xf7ce4620
   388b0:	ldr	lr, [pc], #2868	; 388b8 <tcgetattr@plt+0x3115c>
   388b4:	strbtcs	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   388b8:	blcs	57c0c <tcgetattr@plt+0x504b0>
   388bc:	mrcge	4, 5, APSR_nzcv, cr1, cr15, {1}
   388c0:	ldrbtne	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   388c4:			; <UNDEFINED> instruction: 0xf0402900
   388c8:	blcs	99824 <tcgetattr@plt+0x920c8>
   388cc:			; <UNDEFINED> instruction: 0x46154614
   388d0:	mvnhi	pc, #0
   388d4:	tstle	r6, r1, lsl #22
   388d8:	blcs	97d8c <tcgetattr@plt+0x90630>
   388dc:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}
   388e0:			; <UNDEFINED> instruction: 0xf0002b20
   388e4:	ldrcc	r8, [r5, #-723]	; 0xfffffd2d
   388e8:	blcs	57c9c <tcgetattr@plt+0x50540>
   388ec:	adcmi	sp, r5, #-2147483588	; 0x8000003c
   388f0:	mrcge	6, 4, APSR_nzcv, cr7, cr15, {3}
   388f4:	qadd16mi	sl, r6, pc	; <UNPREDICTABLE>
   388f8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   388fc:	bl	d7ccc <tcgetattr@plt+0xd0570>
   38900:	blcs	ff9528 <tcgetattr@plt+0xff1dcc>
   38904:	bl	22e934 <tcgetattr@plt+0x2271d8>
   38908:	ldrtmi	r0, [r1], -r8
   3890c:	bl	8f684c <tcgetattr@plt+0x8ef0f0>
   38910:			; <UNDEFINED> instruction: 0xf8163615
   38914:	adcsmi	r3, r5, #512	; 0x200
   38918:	stmiale	pc!, {r3, r4, r7, sl, lr}^	; <UNPREDICTABLE>
   3891c:			; <UNDEFINED> instruction: 0xf47f42b5
   38920:	blge	c64328 <tcgetattr@plt+0xc5cbcc>
   38924:	ldrcs	pc, [r0], #2266	; 0x8da
   38928:	strcs	r4, [r0], -r3, asr #8
   3892c:	mcrrvs	8, 0, pc, r4, cr3	; <UNPREDICTABLE>
   38930:			; <UNDEFINED> instruction: 0x307cf89d
   38934:	blcs	5d154 <tcgetattr@plt+0x559f8>
   38938:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {1}
   3893c:			; <UNDEFINED> instruction: 0x163cf8df
   38940:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   38944:	ldrls	r2, [r7], -r2, lsl #4
   38948:			; <UNDEFINED> instruction: 0x46404479
   3894c:	cdp	7, 12, cr15, cr0, cr14, {6}
   38950:			; <UNDEFINED> instruction: 0xf8dfb148
   38954:	andcs	r1, r2, #44, 12	; 0x2c00000
   38958:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   3895c:	cdp	7, 11, cr15, cr8, cr14, {6}
   38960:			; <UNDEFINED> instruction: 0xf0402800
   38964:	strbmi	r8, [r0], -sl, ror #11
   38968:	ldc2	0, cr15, [lr], {16}
   3896c:	andls	r4, r4, r6, lsl #12
   38970:	stcl	7, cr15, [r8], #824	; 0x338
   38974:	ldcpl	8, cr3, [r3], #-4
   38978:			; <UNDEFINED> instruction: 0xf0002b3a
   3897c:			; <UNDEFINED> instruction: 0xf8df86a7
   38980:	ldrbtmi	r6, [lr], #-1540	; 0xfffff9fc
   38984:			; <UNDEFINED> instruction: 0xf04f9a04
   38988:			; <UNDEFINED> instruction: 0xf8df31ff
   3898c:			; <UNDEFINED> instruction: 0xf10235fc
   38990:	bls	47ada0 <tcgetattr@plt+0x473644>
   38994:			; <UNDEFINED> instruction: 0x461858d3
   38998:			; <UNDEFINED> instruction: 0xf7fc9308
   3899c:	strmi	pc, [r0], r3, lsl #28
   389a0:			; <UNDEFINED> instruction: 0xf0002800
   389a4:			; <UNDEFINED> instruction: 0x4623869a
   389a8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   389ac:	ldrmi	r4, [pc], -r4, lsl #12
   389b0:	andhi	pc, r8, sp, asr #17
   389b4:	strtmi	lr, [r0], -r6
   389b8:	ldc2	7, cr15, [r8, #1008]!	; 0x3f0
   389bc:	stmdacs	r0, {r2, r9, sl, lr}
   389c0:	ldrhi	pc, [sl], #-0
   389c4:			; <UNDEFINED> instruction: 0xf7ce4648
   389c8:			; <UNDEFINED> instruction: 0x4649ecbe
   389cc:	stmdavs	r0!, {r1, r9, sl, lr}^
   389d0:	cdp	7, 7, cr15, cr14, cr14, {6}
   389d4:	mvnle	r2, r0, lsl #16
   389d8:	strbmi	r9, [r0], -r2, lsl #22
   389dc:	lfmne	f2, 4, [r9], {4}
   389e0:	ldc2	0, cr15, [lr], #-64	; 0xffffffc0
   389e4:	stmdavs	r2!, {r1, r8, r9, fp, ip, pc}^
   389e8:			; <UNDEFINED> instruction: 0xf8404680
   389ec:	movwcc	r2, #4131	; 0x1023
   389f0:	strb	r9, [r0, r2, lsl #6]!
   389f4:	strbteq	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   389f8:			; <UNDEFINED> instruction: 0xf868f007
   389fc:	strmi	r7, [r4], -r3, lsl #16
   38a00:			; <UNDEFINED> instruction: 0xf0402b00
   38a04:			; <UNDEFINED> instruction: 0xf8da836a
   38a08:	movwcs	r5, #5236	; 0x1474
   38a0c:	ldrbtne	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38a10:	ldrbmi	r4, [r0], -r2, lsr #12
   38a14:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, lr}
   38a18:	cmphi	fp, #0	; <UNPREDICTABLE>
   38a1c:			; <UNDEFINED> instruction: 0xf7ce4620
   38a20:	ldrb	lr, [lr, #2684]!	; 0xa7c
   38a24:	ldrbtmi	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38a28:	adcmi	r9, r3, #11264	; 0x2c00
   38a2c:	strcc	fp, [r1], #-3976	; 0xfffff078
   38a30:			; <UNDEFINED> instruction: 0xf67f2c01
   38a34:	ldrcs	sl, [r5, #-3574]	; 0xfffff20a
   38a38:	blx	1a42a6 <tcgetattr@plt+0x19cb4a>
   38a3c:			; <UNDEFINED> instruction: 0xf8daf504
   38a40:	ldrtmi	r1, [r0], -ip, ror #8
   38a44:	streq	pc, [sl, -r5, lsr #3]!
   38a48:	ldrtmi	r3, [r9], #-3349	; 0xfffff2eb
   38a4c:	stc2	0, cr15, [lr, #-24]!	; 0xffffffe8
   38a50:	strbtne	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38a54:	strtmi	r1, [r9], #-2504	; 0xfffff638
   38a58:	stc2	0, cr15, [r8, #-24]!	; 0xffffffe8
   38a5c:	strbteq	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38a60:	strtmi	r4, [r8], #-1585	; 0xfffff9cf
   38a64:	stc2	0, cr15, [r2, #-24]!	; 0xffffffe8
   38a68:	strvs	pc, [ip], #2266	; 0x8da
   38a6c:	ldrbtmi	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   38a70:	streq	pc, [r4], -r6
   38a74:			; <UNDEFINED> instruction: 0xf8dae525
   38a78:	andcs	r3, r0, #16, 8	; 0x10000000
   38a7c:	strcs	pc, [r4], #2250	; 0x8ca
   38a80:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   38a84:	ldrcc	pc, [r0], #-2250	; 0xfffff736
   38a88:	strbtcs	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38a8c:	ldrbvc	r2, [r3], #768	; 0x300
   38a90:	strvs	pc, [ip], #2266	; 0x8da
   38a94:	ldrbtcc	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   38a98:	streq	pc, [r4], -r6
   38a9c:			; <UNDEFINED> instruction: 0xf8dae511
   38aa0:	ldrbeq	r3, [sl, -ip, lsl #9]
   38aa4:	cfldr32ge	mvfx15, [sp, #508]!	; 0x1fc
   38aa8:	ldrb	r2, [lr], fp, lsr #4
   38aac:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   38ab0:	ldmdals	r0, {r0, r2, r4, r9, sl, sp}
   38ab4:			; <UNDEFINED> instruction: 0xf7f24479
   38ab8:			; <UNDEFINED> instruction: 0xf8daf87d
   38abc:	sxtab16mi	r4, r0, r0, ror #8
   38ac0:			; <UNDEFINED> instruction: 0xf43f2c00
   38ac4:	stccc	12, cr10, [r1], {189}	; 0xbd
   38ac8:	strbtpl	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38acc:	ldrbtmi	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   38ad0:			; <UNDEFINED> instruction: 0xf704fb06
   38ad4:			; <UNDEFINED> instruction: 0x7ccb19e9
   38ad8:	tstle	r7, r1, lsl #22
   38adc:	blcs	97f10 <tcgetattr@plt+0x907b4>
   38ae0:	strbmi	sp, [r0], -r4, lsl #2
   38ae4:	mcrr2	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
   38ae8:	mvnle	r2, r0, lsl #16
   38aec:	strvs	pc, [ip], #2266	; 0x8da
   38af0:	streq	pc, [r4], -r6
   38af4:			; <UNDEFINED> instruction: 0xf43f2c00
   38af8:	svccc	0x0015ace4
   38afc:	and	r4, r3, sp, lsr r4
   38b00:	stccs	13, cr3, [r0], {21}
   38b04:	cfldrdge	mvd15, [sp], {63}	; 0x3f
   38b08:	stccc	6, cr4, [r1], {39}	; 0x27
   38b0c:	ldrbtmi	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   38b10:	blcs	97ec4 <tcgetattr@plt+0x90768>
   38b14:	stfvcd	f5, [fp, #-976]!	; 0xfffffc30
   38b18:	mvnsle	r2, r1, lsl #22
   38b1c:	strbmi	r4, [r0], -r9, lsr #12
   38b20:	ldc2	7, cr15, [r0], #-1016	; 0xfffffc08
   38b24:	rscle	r2, fp, r0, lsl #16
   38b28:	ldrbtvc	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   38b2c:	ldmib	sp, {r0, r3, r6, r7, sl, sp, lr, pc}^
   38b30:	stmdbcs	r0, {r1, r8}
   38b34:	ldmdacs	fp, {r3, r8, r9, sl, fp, ip, sp, pc}
   38b38:	orrshi	pc, r2, r0
   38b3c:	movteq	pc, #4528	; 0x11b0	; <UNPREDICTABLE>
   38b40:			; <UNDEFINED> instruction: 0xf1419314
   38b44:	tstls	r5, #-67108861	; 0xfc000003
   38b48:	ldrcc	lr, [r4], #-2525	; 0xfffff623
   38b4c:	svclt	0x00082c00
   38b50:	rsbsle	r2, r6, #52224	; 0xcc00
   38b54:	ldmdale	r4!, {r1, r4, r5, r8, r9, fp, sp}^
   38b58:			; <UNDEFINED> instruction: 0xf852a202
   38b5c:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   38b60:	svclt	0x00004710
   38b64:	andeq	r0, r0, sp, asr #1
   38b68:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b6c:	andeq	r0, r0, sp, asr #1
   38b70:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b74:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b78:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b7c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b80:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b84:	andeq	r0, r0, sp, asr #1
   38b88:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b8c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b90:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b94:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b98:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38b9c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38ba0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38ba4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38ba8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bac:			; <UNDEFINED> instruction: 0xffffff13
   38bb0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bb4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bb8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bbc:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bc0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bc4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bc8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bcc:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bd0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bd4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bd8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bdc:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38be0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38be4:	andeq	r0, r0, sp, asr #1
   38be8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bec:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bf0:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bf4:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bf8:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38bfc:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c00:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c04:	strdeq	r0, [r0], -sp
   38c08:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c0c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c10:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c14:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c18:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c1c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c20:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c24:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c28:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   38c2c:	andeq	r0, r0, sp, asr #1
   38c30:	ldrcc	pc, [r0], #-2266	; 0xfffff726
   38c34:			; <UNDEFINED> instruction: 0xf8ca2200
   38c38:			; <UNDEFINED> instruction: 0xf0432484
   38c3c:			; <UNDEFINED> instruction: 0xf8ca0310
   38c40:	ldmib	sp, {r4, sl, ip, sp}^
   38c44:	cfstrscs	mvf3, [r0], {2}
   38c48:	blcs	1ea8870 <tcgetattr@plt+0x1ea1114>
   38c4c:	lslhi	pc, r0, #1	; <UNPREDICTABLE>
   38c50:	svclt	0x00082c00
   38c54:			; <UNDEFINED> instruction: 0xf4ff2b03
   38c58:	ldmib	sp, {r0, r2, r3, r6, r7, r9, fp, sp, pc}^
   38c5c:	cdpne	2, 12, cr1, cr11, cr2, {0}
   38c60:			; <UNDEFINED> instruction: 0xf1429304
   38c64:	movwls	r3, #21503	; 0x53ff
   38c68:	strcc	lr, [r4], #-2525	; 0xfffff623
   38c6c:	svclt	0x00082c00
   38c70:			; <UNDEFINED> instruction: 0xf4bf2b76
   38c74:	blls	163778 <tcgetattr@plt+0x15c01c>
   38c78:			; <UNDEFINED> instruction: 0xf63f2b75
   38c7c:	andge	sl, r2, #765952	; 0xbb000
   38c80:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   38c84:			; <UNDEFINED> instruction: 0x4710441a
   38c88:			; <UNDEFINED> instruction: 0xfffff5b7
   38c8c:			; <UNDEFINED> instruction: 0xfffff56d
   38c90:			; <UNDEFINED> instruction: 0xfffff56d
   38c94:			; <UNDEFINED> instruction: 0xfffff56d
   38c98:			; <UNDEFINED> instruction: 0xfffff56d
   38c9c:			; <UNDEFINED> instruction: 0xfffff5b7
   38ca0:			; <UNDEFINED> instruction: 0xfffff56d
   38ca4:			; <UNDEFINED> instruction: 0xfffff5b7
   38ca8:			; <UNDEFINED> instruction: 0xfffff56d
   38cac:			; <UNDEFINED> instruction: 0xfffff56d
   38cb0:			; <UNDEFINED> instruction: 0xfffff5b7
   38cb4:			; <UNDEFINED> instruction: 0xfffff56d
   38cb8:			; <UNDEFINED> instruction: 0xfffff56d
   38cbc:			; <UNDEFINED> instruction: 0xfffff56d
   38cc0:			; <UNDEFINED> instruction: 0xfffff56d
   38cc4:			; <UNDEFINED> instruction: 0xfffff56d
   38cc8:			; <UNDEFINED> instruction: 0xfffff56d
   38ccc:			; <UNDEFINED> instruction: 0xfffff56d
   38cd0:			; <UNDEFINED> instruction: 0xfffff56d
   38cd4:			; <UNDEFINED> instruction: 0xfffff56d
   38cd8:			; <UNDEFINED> instruction: 0xfffff56d
   38cdc:			; <UNDEFINED> instruction: 0xfffff56d
   38ce0:			; <UNDEFINED> instruction: 0xfffff56d
   38ce4:			; <UNDEFINED> instruction: 0xfffff56d
   38ce8:			; <UNDEFINED> instruction: 0xfffff56d
   38cec:			; <UNDEFINED> instruction: 0xfffff56d
   38cf0:			; <UNDEFINED> instruction: 0xfffff56d
   38cf4:			; <UNDEFINED> instruction: 0xfffff56d
   38cf8:			; <UNDEFINED> instruction: 0xfffff56d
   38cfc:			; <UNDEFINED> instruction: 0xfffff56d
   38d00:			; <UNDEFINED> instruction: 0xfffff56d
   38d04:			; <UNDEFINED> instruction: 0xfffff56d
   38d08:			; <UNDEFINED> instruction: 0xfffff56d
   38d0c:			; <UNDEFINED> instruction: 0xfffff9eb
   38d10:			; <UNDEFINED> instruction: 0xfffff56d
   38d14:			; <UNDEFINED> instruction: 0xfffff56d
   38d18:			; <UNDEFINED> instruction: 0xfffff56d
   38d1c:			; <UNDEFINED> instruction: 0xfffff56d
   38d20:			; <UNDEFINED> instruction: 0xfffff56d
   38d24:			; <UNDEFINED> instruction: 0xfffff56d
   38d28:			; <UNDEFINED> instruction: 0xfffff56d
   38d2c:			; <UNDEFINED> instruction: 0xfffff56d
   38d30:			; <UNDEFINED> instruction: 0xfffff56d
   38d34:			; <UNDEFINED> instruction: 0xfffff56d
   38d38:			; <UNDEFINED> instruction: 0xfffff56d
   38d3c:			; <UNDEFINED> instruction: 0xfffff98f
   38d40:			; <UNDEFINED> instruction: 0xfffff56d
   38d44:			; <UNDEFINED> instruction: 0xfffff56d
   38d48:			; <UNDEFINED> instruction: 0xfffff56d
   38d4c:			; <UNDEFINED> instruction: 0xfffff56d
   38d50:			; <UNDEFINED> instruction: 0xfffff56d
   38d54:			; <UNDEFINED> instruction: 0xfffff56d
   38d58:			; <UNDEFINED> instruction: 0xfffff56d
   38d5c:			; <UNDEFINED> instruction: 0xfffff56d
   38d60:			; <UNDEFINED> instruction: 0xfffff56d
   38d64:			; <UNDEFINED> instruction: 0xfffff56d
   38d68:			; <UNDEFINED> instruction: 0xfffff56d
   38d6c:			; <UNDEFINED> instruction: 0xfffff56d
   38d70:			; <UNDEFINED> instruction: 0xfffff56d
   38d74:			; <UNDEFINED> instruction: 0xfffff56d
   38d78:			; <UNDEFINED> instruction: 0xfffff56d
   38d7c:			; <UNDEFINED> instruction: 0xfffff56d
   38d80:			; <UNDEFINED> instruction: 0xfffff9eb
   38d84:			; <UNDEFINED> instruction: 0xfffffe25
   38d88:			; <UNDEFINED> instruction: 0xfffffa3b
   38d8c:			; <UNDEFINED> instruction: 0xfffffa3b
   38d90:			; <UNDEFINED> instruction: 0xfffff755
   38d94:			; <UNDEFINED> instruction: 0xfffff56d
   38d98:			; <UNDEFINED> instruction: 0xfffff56d
   38d9c:			; <UNDEFINED> instruction: 0xfffff56d
   38da0:			; <UNDEFINED> instruction: 0xfffff98f
   38da4:			; <UNDEFINED> instruction: 0xfffff56d
   38da8:			; <UNDEFINED> instruction: 0xfffff56d
   38dac:			; <UNDEFINED> instruction: 0xfffff56d
   38db0:			; <UNDEFINED> instruction: 0xfffff56d
   38db4:			; <UNDEFINED> instruction: 0xfffff56d
   38db8:			; <UNDEFINED> instruction: 0xfffff56d
   38dbc:			; <UNDEFINED> instruction: 0xfffff56d
   38dc0:			; <UNDEFINED> instruction: 0xfffff56d
   38dc4:			; <UNDEFINED> instruction: 0xfffff56d
   38dc8:			; <UNDEFINED> instruction: 0xfffff56d
   38dcc:			; <UNDEFINED> instruction: 0xfffff56d
   38dd0:			; <UNDEFINED> instruction: 0xfffff56d
   38dd4:			; <UNDEFINED> instruction: 0xfffff56d
   38dd8:			; <UNDEFINED> instruction: 0xfffff755
   38ddc:			; <UNDEFINED> instruction: 0xfffffa0d
   38de0:			; <UNDEFINED> instruction: 0xfffff56d
   38de4:			; <UNDEFINED> instruction: 0xfffff56d
   38de8:			; <UNDEFINED> instruction: 0xfffff56d
   38dec:			; <UNDEFINED> instruction: 0xfffff56d
   38df0:			; <UNDEFINED> instruction: 0xfffff56d
   38df4:			; <UNDEFINED> instruction: 0xfffff98f
   38df8:			; <UNDEFINED> instruction: 0xfffff56d
   38dfc:			; <UNDEFINED> instruction: 0xfffff56d
   38e00:			; <UNDEFINED> instruction: 0xfffff9fb
   38e04:			; <UNDEFINED> instruction: 0xfffffe25
   38e08:			; <UNDEFINED> instruction: 0xfffff56d
   38e0c:			; <UNDEFINED> instruction: 0xfffffe01
   38e10:			; <UNDEFINED> instruction: 0xfffff755
   38e14:			; <UNDEFINED> instruction: 0xfffff56d
   38e18:			; <UNDEFINED> instruction: 0xfffff56d
   38e1c:			; <UNDEFINED> instruction: 0xfffff9a9
   38e20:			; <UNDEFINED> instruction: 0xfffff56d
   38e24:			; <UNDEFINED> instruction: 0xfffffa5d
   38e28:			; <UNDEFINED> instruction: 0xfffffab1
   38e2c:			; <UNDEFINED> instruction: 0xfffff9fb
   38e30:			; <UNDEFINED> instruction: 0xfffff56d
   38e34:			; <UNDEFINED> instruction: 0xfffff56d
   38e38:			; <UNDEFINED> instruction: 0xfffff56d
   38e3c:			; <UNDEFINED> instruction: 0xfffff8fd
   38e40:			; <UNDEFINED> instruction: 0xfffff56d
   38e44:			; <UNDEFINED> instruction: 0xfffff56d
   38e48:			; <UNDEFINED> instruction: 0xfffff9b9
   38e4c:			; <UNDEFINED> instruction: 0xfffff56d
   38e50:			; <UNDEFINED> instruction: 0xfffff56d
   38e54:			; <UNDEFINED> instruction: 0xfffff56d
   38e58:			; <UNDEFINED> instruction: 0xfffff755
   38e5c:			; <UNDEFINED> instruction: 0xfffff9b9
   38e60:	ldrcc	pc, [r0], #-2266	; 0xfffff726
   38e64:			; <UNDEFINED> instruction: 0xf8ca2200
   38e68:			; <UNDEFINED> instruction: 0xf0432484
   38e6c:			; <UNDEFINED> instruction: 0xf8ca0310
   38e70:			; <UNDEFINED> instruction: 0xf7ff3410
   38e74:			; <UNDEFINED> instruction: 0xf8dab9bf
   38e78:	andcs	r3, r1, #16, 8	; 0x10000000
   38e7c:	strcs	pc, [r4], #2250	; 0x8ca
   38e80:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   38e84:	ldrcc	pc, [r0], #-2250	; 0xfffff736
   38e88:	ldmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38e8c:	sfmvc	f4, 2, [fp], #680	; 0x2a8
   38e90:	blcs	ad6c4 <tcgetattr@plt+0xa5f68>
   38e94:	stfvcd	f5, [fp, #-36]!	; 0xffffffdc
   38e98:	tstle	r9, r1, lsl #22
   38e9c:	blcs	856f50 <tcgetattr@plt+0x84f7f4>
   38ea0:	ldfccd	f5, [r5, #-24]	; 0xffffffe8
   38ea4:	adcmi	r7, sl, #60160	; 0xeb00
   38ea8:	blcs	6de7c <tcgetattr@plt+0x66720>
   38eac:	cfldrsge	mvf15, [pc, #-252]	; 38db8 <tcgetattr@plt+0x3165c>
   38eb0:	ldr	r3, [ip, #-1301]	; 0xfffffaeb
   38eb4:	strmi	lr, [r2, #-2525]	; 0xfffff623
   38eb8:	cmnvc	fp, #82837504	; 0x4f00000	; <UNPREDICTABLE>
   38ebc:	mvnsvc	pc, #216006656	; 0xce00000
   38ec0:	rscscc	pc, pc, #79	; 0x4f
   38ec4:	movwls	r1, #51427	; 0xc8e3
   38ec8:	movweq	lr, #11077	; 0x2b45
   38ecc:	ldmib	sp, {r0, r2, r3, r8, r9, ip, pc}^
   38ed0:	cfstrscs	mvf3, [r0], {12}
   38ed4:	blcs	668afc <tcgetattr@plt+0x6613a0>
   38ed8:	ldmdbge	r9, {r0, r1, r2, r3, r4, r5, r7, sl, ip, sp, lr, pc}^
   38edc:	addsmi	r9, r8, ip, lsl #22
   38ee0:	movweq	pc, #4684	; 0x124c	; <UNPREDICTABLE>
   38ee4:	mvnseq	pc, #192, 4
   38ee8:	blcs	48efc <tcgetattr@plt+0x417a0>
   38eec:	stmdbge	pc, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   38ef0:	stmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38ef4:	strtmi	r9, [r9], -fp, lsl #20
   38ef8:	andeq	pc, r2, r4, lsl #22
   38efc:	blx	ff5f4f1c <tcgetattr@plt+0xff5ed7c0>
   38f00:	ldrbtcc	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38f04:	strbtne	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38f08:	movwcc	r2, #4608	; 0x1200
   38f0c:	ldrbtcc	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   38f10:	movwne	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
   38f14:			; <UNDEFINED> instruction: 0xf7ff74da
   38f18:			; <UNDEFINED> instruction: 0xf8dabacd
   38f1c:			; <UNDEFINED> instruction: 0xf006046c
   38f20:			; <UNDEFINED> instruction: 0x4604fdd5
   38f24:	b	3f6e64 <tcgetattr@plt+0x3ef708>
   38f28:	strmi	r2, [r3], -r1, lsl #16
   38f2c:			; <UNDEFINED> instruction: 0xf8dad10c
   38f30:			; <UNDEFINED> instruction: 0x46225474
   38f34:	ldrbtne	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   38f38:	sbfxmi	r4, r0, #12, #9
   38f3c:	strtmi	fp, [r0], -r0, lsr #2
   38f40:	svc	0x00eaf7cd
   38f44:	blt	1f76f48 <tcgetattr@plt+0x1f6f7ec>
   38f48:			; <UNDEFINED> instruction: 0xf7fe4650
   38f4c:			; <UNDEFINED> instruction: 0xe7f6fe77
   38f50:	andeq	sl, r3, r4, asr sl
   38f54:	andeq	sl, r3, r6, asr #20
   38f58:	andeq	r0, r0, r8, ror r3
   38f5c:	muleq	r3, r8, r9
   38f60:	strdeq	lr, [r1], -r0
   38f64:	andeq	r7, r1, r6, lsl sl
   38f68:	andeq	sp, r1, ip, ror #31
   38f6c:	andeq	fp, r3, r8, asr r4
   38f70:	andeq	fp, r3, r4, lsl #8
   38f74:	andeq	r7, r1, ip, lsl #13
   38f78:	andeq	pc, r1, r2, lsr #24
   38f7c:	andeq	pc, r1, ip, lsr #22
   38f80:	andeq	pc, r1, lr, lsl fp	; <UNPREDICTABLE>
   38f84:	andeq	r3, r1, sl, asr r1
   38f88:	andeq	r0, r0, r8, ror #6
   38f8c:	andeq	r7, r1, r8, asr #6
   38f90:	strmi	lr, [r2, #-2525]	; 0xfffff623
   38f94:	cmnvc	fp, #82837504	; 0x4f00000	; <UNPREDICTABLE>
   38f98:	mvnsvc	pc, #216006656	; 0xce00000
   38f9c:	rscscc	pc, pc, #79	; 0x4f
   38fa0:	movwls	r1, #59619	; 0xe8e3
   38fa4:	bl	10ca858 <tcgetattr@plt+0x10c30fc>
   38fa8:	movwls	r0, #62211	; 0xf303
   38fac:	strcc	lr, [lr], #-2525	; 0xfffff623
   38fb0:	svclt	0x00082c00
   38fb4:			; <UNDEFINED> instruction: 0xf4bf2b18
   38fb8:	blls	3e3434 <tcgetattr@plt+0x3dbcd8>
   38fbc:			; <UNDEFINED> instruction: 0xf63f2b17
   38fc0:	andge	sl, r2, #409600	; 0x64000
   38fc4:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   38fc8:			; <UNDEFINED> instruction: 0x4710441a
   38fcc:			; <UNDEFINED> instruction: 0xfffff6c9
   38fd0:			; <UNDEFINED> instruction: 0xfffff229
   38fd4:			; <UNDEFINED> instruction: 0xfffff229
   38fd8:			; <UNDEFINED> instruction: 0xfffff229
   38fdc:			; <UNDEFINED> instruction: 0xfffff229
   38fe0:			; <UNDEFINED> instruction: 0xfffff229
   38fe4:			; <UNDEFINED> instruction: 0xfffff229
   38fe8:			; <UNDEFINED> instruction: 0xfffff229
   38fec:			; <UNDEFINED> instruction: 0xfffff229
   38ff0:			; <UNDEFINED> instruction: 0xfffff229
   38ff4:			; <UNDEFINED> instruction: 0xfffff229
   38ff8:			; <UNDEFINED> instruction: 0xfffff229
   38ffc:			; <UNDEFINED> instruction: 0xfffff229
   39000:			; <UNDEFINED> instruction: 0xfffff229
   39004:			; <UNDEFINED> instruction: 0xfffff675
   39008:			; <UNDEFINED> instruction: 0xfffff229
   3900c:			; <UNDEFINED> instruction: 0xfffff229
   39010:			; <UNDEFINED> instruction: 0xfffff229
   39014:			; <UNDEFINED> instruction: 0xfffff229
   39018:			; <UNDEFINED> instruction: 0xfffff229
   3901c:			; <UNDEFINED> instruction: 0xfffff76d
   39020:			; <UNDEFINED> instruction: 0xfffff719
   39024:			; <UNDEFINED> instruction: 0xfffff665
   39028:			; <UNDEFINED> instruction: 0xfffff6b7
   3902c:	addsmi	r9, ip, #11264	; 0x2c00
   39030:	ldmibge	fp!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   39034:	tstcs	r5, #8388608	; 0x800000
   39038:	strvc	pc, [r5, #-2819]	; 0xfffff4fd
   3903c:	strcc	r9, [r1], #-3851	; 0xfffff0f5
   39040:	ldrbtmi	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   39044:	blcs	983f8 <tcgetattr@plt+0x90c9c>
   39048:	stfvcd	f5, [fp, #-36]!	; 0xffffffdc
   3904c:	tstle	r6, r1, lsl #22
   39050:	ldrtmi	r4, [r0], -r9, lsr #12
   39054:			; <UNDEFINED> instruction: 0xf996f7fe
   39058:			; <UNDEFINED> instruction: 0xf47f2800
   3905c:	adcsmi	sl, ip, #3768320	; 0x398000
   39060:	ldreq	pc, [r5, #-261]	; 0xfffffefb
   39064:			; <UNDEFINED> instruction: 0xf7ffd1eb
   39068:			; <UNDEFINED> instruction: 0xf8dfb9e0
   3906c:	ldrbtmi	r4, [ip], #-1704	; 0xfffff958
   39070:	bllt	1477074 <tcgetattr@plt+0x146f918>
   39074:	ldrcs	r3, [r5, #-2305]	; 0xfffff6ff
   39078:	strcs	pc, [r1, #-2821]	; 0xfffff4fb
   3907c:	strtmi	r4, [ip], -sl, lsr #5
   39080:	sfmvc	f5, 3, [r3], #44	; 0x2c
   39084:	tstle	r5, r1, lsl #22
   39088:	blcs	9851c <tcgetattr@plt+0x90dc0>
   3908c:	stmdavc	r1!, {r1, r8, ip, lr, pc}
   39090:	andle	r2, r7, r0, lsr #18
   39094:	adcmi	r3, r2, #5376	; 0x1500
   39098:	stclvc	3, cr13, [r3], #972	; 0x3cc
   3909c:			; <UNDEFINED> instruction: 0xf47f2b01
   390a0:	stcvc	12, cr10, [r3, #-140]!	; 0xffffff74
   390a4:			; <UNDEFINED> instruction: 0xf47f2b01
   390a8:	stmdavc	r3!, {r0, r1, r2, r3, r4, sl, fp, sp, pc}
   390ac:	svclt	0x00082b20
   390b0:	rscsle	r3, r2, r5, lsl r4
   390b4:			; <UNDEFINED> instruction: 0xf8dae418
   390b8:	blcs	46280 <tcgetattr@plt+0x3eb24>
   390bc:	stmibge	r0, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   390c0:	strvs	pc, [ip], #2266	; 0x8da
   390c4:			; <UNDEFINED> instruction: 0xf8ca3b01
   390c8:			; <UNDEFINED> instruction: 0xf0063470
   390cc:			; <UNDEFINED> instruction: 0xf7ff0604
   390d0:			; <UNDEFINED> instruction: 0x4650b9f8
   390d4:	ldc2	7, cr15, [r2, #1016]!	; 0x3f8
   390d8:			; <UNDEFINED> instruction: 0xf7fee4a0
   390dc:	ldr	pc, [r2], #2329	; 0x919
   390e0:	ldc2l	7, cr15, [r2], #-968	; 0xfffffc38
   390e4:			; <UNDEFINED> instruction: 0xf43f2800
   390e8:	ldmdbge	r8, {r2, r3, r4, r7, r9, fp, sp, pc}
   390ec:	mcrr2	7, 15, pc, r0, cr2	; <UNPREDICTABLE>
   390f0:	andscs	r9, r5, #24, 18	; 0x60000
   390f4:	strmi	r3, [r0], r1, lsl #2
   390f8:			; <UNDEFINED> instruction: 0xf0104630
   390fc:	blls	6773c8 <tcgetattr@plt+0x66fc6c>
   39100:	blcs	4a920 <tcgetattr@plt+0x431c4>
   39104:			; <UNDEFINED> instruction: 0x4681d03a
   39108:	and	r2, lr, r0, lsl #8
   3910c:			; <UNDEFINED> instruction: 0xf1a17839
   39110:	blcs	17b9d98 <tcgetattr@plt+0x17b263c>
   39114:			; <UNDEFINED> instruction: 0x4648d833
   39118:	ldreq	pc, [r5, #-265]	; 0xfffffef7
   3911c:			; <UNDEFINED> instruction: 0xf9b2f006
   39120:	strcc	r9, [r1], #-2840	; 0xfffff4e8
   39124:	addsmi	r4, ip, #177209344	; 0xa900000
   39128:			; <UNDEFINED> instruction: 0xf818d029
   3912c:	strbmi	r1, [r8], -r4
   39130:	blx	1375150 <tcgetattr@plt+0x136d9f4>
   39134:	streq	lr, [r4, -r8, lsl #22]
   39138:	stmdacs	r0, {r0, r2, r3, r6, r9, sl, lr}
   3913c:	blls	66d8dc <tcgetattr@plt+0x666180>
   39140:	adcmi	r3, r3, #16777216	; 0x1000000
   39144:			; <UNDEFINED> instruction: 0xf817d014
   39148:	strbmi	r1, [r8], -r1, lsl #30
   3914c:			; <UNDEFINED> instruction: 0xf9eaf006
   39150:	strcc	r9, [r1], #-2840	; 0xfffff4e8
   39154:	svclt	0x00181ae2
   39158:	stmdacs	r0, {r0, r9, sp}
   3915c:	andcs	fp, r0, #24, 30	; 0x60
   39160:	mvnsle	r2, r0, lsl #20
   39164:	svclt	0x00042801
   39168:	ldreq	pc, [r5, #-265]	; 0xfffffef7
   3916c:	sbcsle	r4, sl, r9, lsr #13
   39170:	mulscc	r2, r9, r8
   39174:	bl	23fd0c <tcgetattr@plt+0x2385b0>
   39178:	strb	r0, [r7, r4, lsl #14]
   3917c:	blne	feb0a998 <tcgetattr@plt+0xfeb0323c>
   39180:	ldrtvc	pc, [sp], #-1612	; 0xfffff9b4	; <UNPREDICTABLE>
   39184:	ldrbtmi	pc, [r3], #1731	; 0x6c3	; <UNPREDICTABLE>
   39188:	strbtvc	r2, [sl], #512	; 0x200
   3918c:			; <UNDEFINED> instruction: 0xf403fb04
   39190:	blt	1f7194 <tcgetattr@plt+0x1efa38>
   39194:			; <UNDEFINED> instruction: 0x46342315
   39198:			; <UNDEFINED> instruction: 0xf606fb03
   3919c:	bllt	5f71a0 <tcgetattr@plt+0x5efa44>
   391a0:	andscs	r9, r5, #180224	; 0x2c000
   391a4:	blx	bfcd2 <tcgetattr@plt+0xb8576>
   391a8:	blx	b5dbe <tcgetattr@plt+0xae662>
   391ac:			; <UNDEFINED> instruction: 0xf1a32202
   391b0:	stmiane	r1, {r0, r2, r4, sl}^
   391b4:			; <UNDEFINED> instruction: 0xf7cd4420
   391b8:			; <UNDEFINED> instruction: 0xf8daee8e
   391bc:			; <UNDEFINED> instruction: 0xf8da3470
   391c0:	blcc	923f8 <tcgetattr@plt+0x8ac9c>
   391c4:	ldrbtcc	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   391c8:	streq	pc, [r4], -r6
   391cc:	ldmdblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   391d0:	strbmi	r9, [r2], -r2, lsl #22
   391d4:	blx	18aaa2 <tcgetattr@plt+0x183346>
   391d8:			; <UNDEFINED> instruction: 0xf7cd0003
   391dc:			; <UNDEFINED> instruction: 0xf8daeebc
   391e0:			; <UNDEFINED> instruction: 0xf8da3470
   391e4:	andcs	r1, r0, #108, 8	; 0x6c000000
   391e8:			; <UNDEFINED> instruction: 0xf8ca441c
   391ec:	blx	18a3b6 <tcgetattr@plt+0x182c5a>
   391f0:	strbtvc	r1, [r2], #1028	; 0x404
   391f4:	blt	f71f8 <tcgetattr@plt+0xefa9c>
   391f8:	ldrtmi	r9, [ip], -r2, lsl #22
   391fc:			; <UNDEFINED> instruction: 0xf0002b01
   39200:	blls	d9638 <tcgetattr@plt+0xd1edc>
   39204:	ldrmi	fp, [r9], -r3, lsr #2
   39208:			; <UNDEFINED> instruction: 0xf7fe4640
   3920c:	andsls	pc, r7, r5, lsr r8	; <UNPREDICTABLE>
   39210:	blcs	5fe74 <tcgetattr@plt+0x58718>
   39214:	rscshi	pc, r3, r0, asr #32
   39218:	ldmvc	fp, {r2, r8, r9, fp, ip, pc}
   3921c:			; <UNDEFINED> instruction: 0xf0002b3a
   39220:	stmdals	r8, {r1, r5, r8, pc}
   39224:	mvnscc	pc, pc, asr #32
   39228:			; <UNDEFINED> instruction: 0xf9bcf7fc
   3922c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   39230:			; <UNDEFINED> instruction: 0xf8dfd064
   39234:			; <UNDEFINED> instruction: 0xf8df24e4
   39238:	ldrbtmi	r3, [sl], #-1252	; 0xfffffb1c
   3923c:	subge	pc, r0, sp, asr #17
   39240:			; <UNDEFINED> instruction: 0xf8dd447b
   39244:	cdp	0, 0, cr10, cr8, cr8, {0}
   39248:			; <UNDEFINED> instruction: 0xf8cd2a10
   3924c:			; <UNDEFINED> instruction: 0x469bb030
   39250:	strls	r9, [r8], #-1286	; 0xfffffafa
   39254:	rsbseq	pc, r8, r6, lsl #2
   39258:	mvnscc	pc, pc, asr #32
   3925c:	cdp2	0, 9, cr15, cr8, cr13, {0}
   39260:	stmdacs	r0, {r2, r9, sl, lr}
   39264:	svcge	0x0018d03c
   39268:			; <UNDEFINED> instruction: 0x4628e01b
   3926c:	cdp	7, 5, cr15, cr4, cr13, {6}
   39270:	bne	474ad8 <tcgetattr@plt+0x46d37c>
   39274:			; <UNDEFINED> instruction: 0x46386872
   39278:			; <UNDEFINED> instruction: 0xf0106823
   3927c:	strbmi	pc, [r8], -pc, asr #16	; <UNPREDICTABLE>
   39280:	stmda	r0!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39284:			; <UNDEFINED> instruction: 0x46499d18
   39288:	strtmi	r4, [r8], -r2, lsl #12
   3928c:	b	8771cc <tcgetattr@plt+0x86fa70>
   39290:	strtmi	fp, [r8], -r8, asr #3
   39294:	cdp	7, 4, cr15, cr0, cr13, {6}
   39298:			; <UNDEFINED> instruction: 0xf00d4620
   3929c:	strmi	pc, [r4], -r9, asr #28
   392a0:	stmiavs	r3!, {r4, r5, r6, r7, r8, ip, sp, pc}
   392a4:	ldmdavs	r2!, {r0, r3, r4, r6, r9, sl, lr}^
   392a8:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}^
   392ac:			; <UNDEFINED> instruction: 0xf836f010
   392b0:			; <UNDEFINED> instruction: 0xf7ce4648
   392b4:	ldcls	8, cr14, [r8, #-288]	; 0xfffffee0
   392b8:	strmi	r4, [r2], -r9, asr #12
   392bc:			; <UNDEFINED> instruction: 0xf7ce4628
   392c0:	stmdacs	r0, {r3, r9, fp, sp, lr, pc}
   392c4:			; <UNDEFINED> instruction: 0xf10ad1d1
   392c8:	strbmi	r0, [r0], -r1, lsl #10
   392cc:	strtmi	r2, [r9], -r4, lsl #4
   392d0:			; <UNDEFINED> instruction: 0xffc6f00f
   392d4:	pkhbtmi	r9, r0, r8, lsl #22
   392d8:	eorcc	pc, sl, r0, asr #16
   392dc:	ldrb	r4, [fp, sl, lsr #13]
   392e0:			; <UNDEFINED> instruction: 0xf7fc4630
   392e4:	strmi	pc, [r6], -r3, lsr #18
   392e8:			; <UNDEFINED> instruction: 0xd1b32800
   392ec:	andge	pc, r8, sp, asr #17
   392f0:	stcls	13, cr9, [r8], {6}
   392f4:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
   392f8:	ldrdge	pc, [r0], #-141	; 0xffffff73
   392fc:	blcs	9ff0c <tcgetattr@plt+0x987b0>
   39300:	addshi	pc, sl, r0
   39304:	blcs	5ff14 <tcgetattr@plt+0x587b8>
   39308:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
   3930c:	cmnlt	fp, r7, lsl fp
   39310:	ldmdage	r8, {r2, r9, fp, ip, pc}
   39314:	strvs	pc, [r8], #-2271	; 0xfffff721
   39318:	strne	pc, [r8], #-2271	; 0xfffff721
   3931c:	ldrbtmi	r7, [lr], #-2130	; 0xfffff7ae
   39320:			; <UNDEFINED> instruction: 0x96004479
   39324:			; <UNDEFINED> instruction: 0xfffaf00f
   39328:	tstls	r7, #24, 22	; 0x6000
   3932c:			; <UNDEFINED> instruction: 0xf7cd9804
   39330:			; <UNDEFINED> instruction: 0x4640edf4
   39334:	ldcl	7, cr15, [r0, #820]!	; 0x334
   39338:	mcrcs	14, 0, r9, cr0, cr7, {0}
   3933c:	ldmdbge	r1!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   39340:			; <UNDEFINED> instruction: 0xf04f9b0b
   39344:			; <UNDEFINED> instruction: 0xf8da0915
   39348:	strtmi	r2, [r9], -ip, ror #8
   3934c:	movwls	r3, #8961	; 0x2301
   39350:	bls	bfe14 <tcgetattr@plt+0xb86b8>
   39354:	teqvc	sp, #76, 12	; 0x4c00000	; <UNPREDICTABLE>
   39358:	mvnsmi	pc, #204472320	; 0xc300000
   3935c:	movwls	r4, #17952	; 0x4620
   39360:	ldrcs	pc, [r7, -r3, lsl #22]
   39364:	ldmcc	pc!, {r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   39368:	bleq	b5a88 <tcgetattr@plt+0xae32c>
   3936c:			; <UNDEFINED> instruction: 0xf707fb09
   39370:			; <UNDEFINED> instruction: 0xf7cd463a
   39374:			; <UNDEFINED> instruction: 0x4630edb0
   39378:	svc	0x00e4f7cd
   3937c:	blne	adff8c <tcgetattr@plt+0xad8830>
   39380:	blls	14abfc <tcgetattr@plt+0x1434a0>
   39384:	tstpl	r2, #3072	; 0xc00	; <UNPREDICTABLE>
   39388:	strmi	r4, [r1], -sl, asr #12
   3938c:	strbteq	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   39390:	bne	98a3fc <tcgetattr@plt+0x982ca0>
   39394:			; <UNDEFINED> instruction: 0xff64f00f
   39398:	ldrtmi	r4, [r0], -r4, lsl #12
   3939c:	strbtmi	pc, [ip], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   393a0:			; <UNDEFINED> instruction: 0xf7cd442c
   393a4:			; <UNDEFINED> instruction: 0x463aefd0
   393a8:	strtmi	r4, [r5], -r1, lsr #12
   393ac:	andmi	pc, r0, r9, lsl #22
   393b0:	ldc	7, cr15, [r0, #820]	; 0x334
   393b4:	strtmi	lr, [r8], -r5
   393b8:	svcne	0x0001f818
   393bc:			; <UNDEFINED> instruction: 0xf862f006
   393c0:			; <UNDEFINED> instruction: 0x46303515
   393c4:	svc	0x00bef7cd
   393c8:	movweq	lr, #35595	; 0x8b0b
   393cc:	ldmle	r2!, {r3, r4, r7, r9, lr}^
   393d0:	strbtcc	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   393d4:	teqvc	sp, ip, asr #12	; <UNPREDICTABLE>
   393d8:	mvnsmi	pc, r3, asr #13
   393dc:	bne	ff90abec <tcgetattr@plt+0xff903490>
   393e0:	blx	8acaa <tcgetattr@plt+0x8354e>
   393e4:			; <UNDEFINED> instruction: 0xf8ca2303
   393e8:			; <UNDEFINED> instruction: 0xf7cd3470
   393ec:			; <UNDEFINED> instruction: 0xf8daed96
   393f0:			; <UNDEFINED> instruction: 0xf006648c
   393f4:			; <UNDEFINED> instruction: 0xf7ff0604
   393f8:			; <UNDEFINED> instruction: 0xf7cdb864
   393fc:	bls	174bec <tcgetattr@plt+0x16d490>
   39400:	stmibmi	r9, {r3, r4, fp, sp, pc}^
   39404:	ldrbtmi	r7, [r9], #-2130	; 0xfffff7ae
   39408:			; <UNDEFINED> instruction: 0xf00f9600
   3940c:	ldmdals	r7, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   39410:	stc	7, cr15, [r2, #820]	; 0x334
   39414:	tstls	r7, #24, 22	; 0x6000
   39418:			; <UNDEFINED> instruction: 0xf8d8e788
   3941c:			; <UNDEFINED> instruction: 0xf00f0000
   39420:	andsls	pc, r7, r3, asr #30
   39424:	ldrdeq	pc, [r0], -r8
   39428:			; <UNDEFINED> instruction: 0xf8e6f7fc
   3942c:			; <UNDEFINED> instruction: 0xf43f2800
   39430:	cdpmi	14, 11, cr10, cr14, cr15, {7}
   39434:	uxtab	r4, fp, lr, ror #8
   39438:	ldrdeq	pc, [r0], -r8
   3943c:			; <UNDEFINED> instruction: 0xff34f00f
   39440:	ldrbtmi	r4, [r9], #-2491	; 0xfffff645
   39444:	blls	61d4a8 <tcgetattr@plt+0x615d4c>
   39448:	cmnle	r0, r0, lsl #22
   3944c:	ldrdls	pc, [r8], -sp
   39450:	streq	pc, [r4, -r8, lsr #3]
   39454:			; <UNDEFINED> instruction: 0xf8572600
   39458:	strcc	r0, [r1], -r4, lsl #30
   3945c:	ldcl	7, cr15, [ip, #-820]	; 0xfffffccc
   39460:	mvnsle	r4, #327155712	; 0x13800000
   39464:	stmdals	r6, {r1, r5, r6, r8, r9, sl, sp, lr, pc}
   39468:	mvnscc	pc, pc, asr #32
   3946c:			; <UNDEFINED> instruction: 0xf00d3078
   39470:	blmi	fec78ab4 <tcgetattr@plt+0xfec71358>
   39474:	ldrbtmi	r9, [fp], #-3842	; 0xfffff0fe
   39478:	cdp	4, 0, cr9, cr8, cr6, {0}
   3947c:	blge	647ec4 <tcgetattr@plt+0x640768>
   39480:	bcc	474ca8 <tcgetattr@plt+0x46d54c>
   39484:	ldrbtmi	r4, [fp], #-2988	; 0xfffff454
   39488:	bcc	474cb4 <tcgetattr@plt+0x46d558>
   3948c:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   39490:	ldmvs	r3!, {r1, r3, r4, r5, ip, lr, pc}
   39494:	bne	fe474cfc <tcgetattr@plt+0xfe46d5a0>
   39498:	beq	474d00 <tcgetattr@plt+0x46d5a4>
   3949c:			; <UNDEFINED> instruction: 0xf00f685a
   394a0:			; <UNDEFINED> instruction: 0x4648ff3d
   394a4:	svc	0x004ef7cd
   394a8:			; <UNDEFINED> instruction: 0x46499c18
   394ac:	strtmi	r4, [r0], -r2, lsl #12
   394b0:	stmdb	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   394b4:	strtmi	fp, [r0], -r8, ror #3
   394b8:	stc	7, cr15, [lr, #-820]!	; 0xfffffccc
   394bc:	bne	474d28 <tcgetattr@plt+0x46d5cc>
   394c0:	mrc	8, 0, r6, cr8, cr2, {1}
   394c4:			; <UNDEFINED> instruction: 0xf00f0a10
   394c8:	strbmi	pc, [r8], -r9, lsr #30	; <UNPREDICTABLE>
   394cc:	svc	0x003af7cd
   394d0:			; <UNDEFINED> instruction: 0x46499c18
   394d4:	strtmi	r4, [r0], -r2, lsl #12
   394d8:	ldm	sl!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   394dc:	strtmi	fp, [r0], -r8, asr #2
   394e0:			; <UNDEFINED> instruction: 0xf7cd463c
   394e4:			; <UNDEFINED> instruction: 0x4630ed1a
   394e8:			; <UNDEFINED> instruction: 0xf00d4627
   394ec:	strmi	pc, [r6], -r1, lsr #26
   394f0:	ldclne	7, cr14, [ip], #-820	; 0xfffffccc
   394f4:	andcs	r4, r4, #64, 12	; 0x4000000
   394f8:			; <UNDEFINED> instruction: 0xf00f4621
   394fc:	blls	678fc8 <tcgetattr@plt+0x67186c>
   39500:			; <UNDEFINED> instruction: 0xf8404680
   39504:	strb	r3, [lr, r7, lsr #32]!
   39508:	strls	r9, [r2, -r6, lsl #24]
   3950c:	bls	1730ec <tcgetattr@plt+0x16b990>
   39510:	ldmdavc	r2, {r3, r4, fp, sp, pc}^
   39514:	stmibmi	r9, {r8, ip, pc}
   39518:			; <UNDEFINED> instruction: 0xf00f4479
   3951c:	blls	679120 <tcgetattr@plt+0x6719c4>
   39520:	blls	de184 <tcgetattr@plt+0xd6a28>
   39524:	orrsle	r2, r1, r0, lsl #22
   39528:	ldrmi	lr, [r9], -r0, lsl #14
   3952c:			; <UNDEFINED> instruction: 0xf7fd4640
   39530:	stmibmi	r3, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   39534:	andsls	r4, r7, r9, ror r4
   39538:	blge	6b3354 <tcgetattr@plt+0x6abbf8>
   3953c:	movwls	r4, #9792	; 0x2640
   39540:			; <UNDEFINED> instruction: 0x461f46b1
   39544:	cdp	7, 15, cr15, cr14, cr13, {6}
   39548:	ldrsbgt	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
   3954c:	ldrsb	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
   39550:	mcr	4, 0, r4, cr8, cr12, {7}
   39554:	ldm	ip!, {r4, r9, fp}
   39558:	strgt	r0, [pc, -pc]
   3955c:	muleq	r3, ip, r8
   39560:	stm	r7, {r0, r4, r8, r9, fp, ip, pc}
   39564:			; <UNDEFINED> instruction: 0xf8530003
   39568:			; <UNDEFINED> instruction: 0xf857700e
   3956c:	biclt	r3, fp, r4, lsl #22
   39570:	bcs	474dd8 <tcgetattr@plt+0x46d67c>
   39574:	ldmdavs	r8, {r0, r6, r9, sl, lr}
   39578:	stmia	sl!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3957c:	mvnsle	r2, r0, lsl #16
   39580:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
   39584:	andcs	r4, r4, #48, 12	; 0x3000000
   39588:			; <UNDEFINED> instruction: 0xf00f9104
   3958c:			; <UNDEFINED> instruction: 0xf857fe69
   39590:	strmi	r3, [r6], -r4, lsl #24
   39594:			; <UNDEFINED> instruction: 0xf00f6818
   39598:	stmdbls	r4, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
   3959c:	eoreq	pc, r9, r6, asr #16
   395a0:	strb	r4, [r2, r9, lsl #13]!
   395a4:	bls	48c350 <tcgetattr@plt+0x484bf4>
   395a8:			; <UNDEFINED> instruction: 0x373858d7
   395ac:	ldrcc	lr, [r8, -r0]!
   395b0:	ldceq	8, cr15, [r8], #-348	; 0xfffffea4
   395b4:	mrc	3, 0, fp, cr8, cr0, {1}
   395b8:			; <UNDEFINED> instruction: 0x46412a10
   395bc:	stm	r8, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   395c0:	mvnsle	r2, r0, lsl #16
   395c4:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
   395c8:	andcs	r4, r4, #48, 12	; 0x3000000
   395cc:			; <UNDEFINED> instruction: 0xf00f9104
   395d0:	strmi	pc, [r6], -r7, asr #28
   395d4:	ldceq	8, cr15, [r8], #-348	; 0xfffffea4
   395d8:	cdp2	0, 6, cr15, cr6, cr15, {0}
   395dc:			; <UNDEFINED> instruction: 0xf8469904
   395e0:	strmi	r0, [r9], r9, lsr #32
   395e4:			; <UNDEFINED> instruction: 0xf109e7e3
   395e8:	ldrtmi	r0, [r0], -r1, lsl #2
   395ec:	tstls	r4, r4, lsl #4
   395f0:	cdp2	0, 3, cr15, cr6, cr15, {0}
   395f4:	ldrtmi	r4, [r8], -r6, lsl #12
   395f8:	cdp2	0, 5, cr15, cr6, cr15, {0}
   395fc:			; <UNDEFINED> instruction: 0xf8469904
   39600:	strmi	r0, [r9], r9, lsr #32
   39604:			; <UNDEFINED> instruction: 0xf8539b02
   39608:	movwls	r7, #11012	; 0x2b04
   3960c:	mnfem	f3, f7
   39610:			; <UNDEFINED> instruction: 0x46412a10
   39614:			; <UNDEFINED> instruction: 0xf7ce4638
   39618:	stmdacs	r0, {r2, r3, r4, r6, fp, sp, lr, pc}
   3961c:			; <UNDEFINED> instruction: 0xe7e2d1f2
   39620:	bls	48c354 <tcgetattr@plt+0x484bf8>
   39624:	ldmpl	r3, {r0, r1, r3, r6, r8, fp, lr}^
   39628:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3962c:	ldc2	7, cr15, [r8], {240}	; 0xf0
   39630:			; <UNDEFINED> instruction: 0xf7f1b3b8
   39634:	strls	pc, [r2, #-2393]	; 0xfffff6a7
   39638:	andsge	pc, r0, sp, asr #17
   3963c:	strtmi	r4, [r2], r5, asr #12
   39640:			; <UNDEFINED> instruction: 0xf1b84680
   39644:	eorle	r0, r8, r0, lsl #30
   39648:			; <UNDEFINED> instruction: 0xf7f14640
   3964c:	teqcs	sp, r1, ror #18	; <UNPREDICTABLE>
   39650:	strtmi	r6, [r0], -r4, lsl #16
   39654:	cdp	7, 7, cr15, cr12, cr13, {6}
   39658:	mrc	1, 0, fp, cr8, cr0, {6}
   3965c:	blne	203ea4 <tcgetattr@plt+0x1fc748>
   39660:	ldmdale	r5, {r1, r3, r4, r5, r7, r9, lr}
   39664:	strtmi	r4, [r0], -r9, lsr #12
   39668:	ldmda	r2!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3966c:			; <UNDEFINED> instruction: 0xf109b980
   39670:	ldrtmi	r0, [r0], -r1, lsl #6
   39674:	movwls	r2, #25092	; 0x6204
   39678:			; <UNDEFINED> instruction: 0xf00f4619
   3967c:			; <UNDEFINED> instruction: 0x4639fdf1
   39680:	strtmi	r4, [r0], -r6, lsl #12
   39684:	cdp2	0, 2, cr15, cr2, cr15, {0}
   39688:			; <UNDEFINED> instruction: 0xf8469b06
   3968c:	ldrmi	r0, [r9], r9, lsr #32
   39690:			; <UNDEFINED> instruction: 0xf7f14640
   39694:			; <UNDEFINED> instruction: 0x4680f939
   39698:			; <UNDEFINED> instruction: 0x4654e7d3
   3969c:			; <UNDEFINED> instruction: 0xf8dd9d02
   396a0:			; <UNDEFINED> instruction: 0xf8dfa010
   396a4:			; <UNDEFINED> instruction: 0x270080b4
   396a8:	strd	r4, [r6], -r8
   396ac:	eorcs	pc, r7, r6, asr r8	; <UNPREDICTABLE>
   396b0:			; <UNDEFINED> instruction: 0x46404639
   396b4:			; <UNDEFINED> instruction: 0xf7ed3701
   396b8:	strbmi	pc, [pc, #-3457]	; 3893f <tcgetattr@plt+0x311e3>	; <UNPREDICTABLE>
   396bc:	ldmdblt	r7!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   396c0:			; <UNDEFINED> instruction: 0x46309717
   396c4:	stc	7, cr15, [r8], #-820	; 0xfffffccc
   396c8:			; <UNDEFINED> instruction: 0xe6369e17
   396cc:	movwcs	r9, #2564	; 0xa04
   396d0:	ldrpl	r4, [r3], #-3618	; 0xfffff1de
   396d4:			; <UNDEFINED> instruction: 0xf7ff447e
   396d8:	andls	fp, r2, r5, asr r9
   396dc:			; <UNDEFINED> instruction: 0xf1b9e598
   396e0:	andle	r0, pc, r1, lsl #30
   396e4:	ldrtmi	r4, [r0], -r9, asr #12
   396e8:	stc2l	7, cr15, [r6, #1012]	; 0x3f4
   396ec:	bl	1dd750 <tcgetattr@plt+0x1d5ff4>
   396f0:	ldrtmi	r0, [r7], -r9, lsl #19
   396f4:			; <UNDEFINED> instruction: 0xf857e003
   396f8:			; <UNDEFINED> instruction: 0xf7cd0b04
   396fc:	ldrmi	lr, [r9, #3086]!	; 0xc0e
   39700:			; <UNDEFINED> instruction: 0xe7ded1f9
   39704:	ldmdage	r7, {r1, r2, r4, r8, fp, lr}
   39708:	ldrbtmi	r6, [r9], #-2098	; 0xfffff7ce
   3970c:	cdp2	0, 0, cr15, cr6, cr15, {0}
   39710:	svclt	0x0000e7ed
   39714:	andeq	r2, r1, lr, ror #20
   39718:	andeq	pc, r1, sl, ror #4
   3971c:	andeq	pc, r1, ip, asr r2	; <UNPREDICTABLE>
   39720:			; <UNDEFINED> instruction: 0x000127be
   39724:	andeq	pc, r1, ip, ror #2
   39728:	andeq	pc, r1, r6, lsl #1
   3972c:	andeq	r2, r1, ip, asr r8
   39730:	andeq	ip, r1, lr, ror sl
   39734:	andeq	pc, r1, lr, lsl r0	; <UNPREDICTABLE>
   39738:	andeq	pc, r1, r2, lsl r0	; <UNPREDICTABLE>
   3973c:	andeq	lr, r1, r4, ror pc
   39740:	andeq	r2, r1, r8, lsr #11
   39744:	andeq	r9, r3, ip, lsr lr
   39748:	andeq	r0, r0, r0, asr #6
   3974c:	andeq	r0, r0, ip, lsl #7
   39750:	andeq	r0, r0, r8, ror #7
   39754:	andeq	r5, r1, ip, asr #29
   39758:	ldrdeq	lr, [r1], -r4
   3975c:			; <UNDEFINED> instruction: 0x000125bc
   39760:	ldrdeq	r1, [r2], -sl
   39764:	svcmi	0x00f0e92d
   39768:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
   3976c:	ldrmi	r8, [r5], -r2, lsl #22
   39770:	strtcc	pc, [r0], #-2271	; 0xfffff721
   39774:	strtne	pc, [r0], #-2271	; 0xfffff721
   39778:	ldmdavc	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   3977c:			; <UNDEFINED> instruction: 0xf8df4479
   39780:	sbcslt	r2, r3, ip, lsl r4
   39784:			; <UNDEFINED> instruction: 0xf10d681b
   39788:	stmpl	sl, {r6, r8, fp}
   3978c:	subsls	r6, r1, #1179648	; 0x120000
   39790:	andeq	pc, r0, #79	; 0x4f
   39794:			; <UNDEFINED> instruction: 0xf8a90c1a
   39798:			; <UNDEFINED> instruction: 0xf88d3000
   3979c:	stmiblt	ip, {r1, r6, sp}
   397a0:	ldmibmi	pc!, {r8, r9, sp}^	; <UNPREDICTABLE>
   397a4:	ldrbtmi	r4, [r9], #-2813	; 0xfffff503
   397a8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   397ac:	subsmi	r9, r1, r1, asr sl
   397b0:	andeq	pc, r0, #79	; 0x4f
   397b4:	mvnhi	pc, r0, asr #32
   397b8:	subslt	r4, r3, r8, lsl r6
   397bc:	blhi	f4ab8 <tcgetattr@plt+0xed35c>
   397c0:	svchi	0x00f0e8bd
   397c4:	rndeqs	f7, f0
   397c8:	strmi	r4, [r6], -r0, lsl #13
   397cc:	stfeqd	f7, [r8], {13}
   397d0:	andgt	pc, r0, sp, asr #17
   397d4:			; <UNDEFINED> instruction: 0x36106830
   397d8:	stcne	8, cr15, [ip], {86}	; 0x56
   397dc:			; <UNDEFINED> instruction: 0xf8564667
   397e0:			; <UNDEFINED> instruction: 0xf10c2c08
   397e4:			; <UNDEFINED> instruction: 0xf8560c10
   397e8:	ldrbmi	r3, [r6, #-3076]!	; 0xfffff3fc
   397ec:	mvnsle	ip, pc, lsl #14
   397f0:	ldmdavs	r1!, {r2, r3, r5, r6, r7, r8, r9, fp, lr}^
   397f4:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
   397f8:			; <UNDEFINED> instruction: 0xb3acf8df
   397fc:	bcc	475024 <tcgetattr@plt+0x46d8c8>
   39800:	ldrbtmi	r4, [fp], #3050	; 0xbea
   39804:	andeq	lr, r3, ip, lsr #17
   39808:			; <UNDEFINED> instruction: 0x4621447b
   3980c:	bcc	fe475034 <tcgetattr@plt+0xfe46d8d8>
   39810:			; <UNDEFINED> instruction: 0xf7cd4648
   39814:			; <UNDEFINED> instruction: 0x4607ed9e
   39818:	stmdavc	r9!, {r5, r8, ip, sp, pc}^
   3981c:	adcsle	r2, pc, r0, lsl #18
   39820:	ldrb	r3, [r5, r1, lsl #10]!
   39824:	strtmi	r4, [r8], -r9, asr #12
   39828:	bl	6f7764 <tcgetattr@plt+0x6f0008>
   3982c:			; <UNDEFINED> instruction: 0x460428ff
   39830:	mrshi	pc, R8_usr	; <UNPREDICTABLE>
   39834:			; <UNDEFINED> instruction: 0x4602ae11
   39838:	vst1.8	{d20-d22}, [pc :128], r9
   3983c:	ldrtmi	r7, [r0], -r0, lsl #7
   39840:	ldcl	7, cr15, [r6], #-820	; 0xfffffccc
   39844:			; <UNDEFINED> instruction: 0x46594630
   39848:			; <UNDEFINED> instruction: 0xf7cd5537
   3984c:	stmiblt	r8, {r2, r4, r5, sl, fp, sp, lr, pc}^
   39850:			; <UNDEFINED> instruction: 0x3018f8da
   39854:	andscc	pc, r8, r8, asr #17
   39858:			; <UNDEFINED> instruction: 0x301cf8da
   3985c:	andscc	pc, ip, r8, asr #17
   39860:			; <UNDEFINED> instruction: 0x3015f8ba
   39864:	andscc	pc, r5, r8, lsr #17
   39868:	mulscc	r7, sl, r8
   3986c:	andscc	pc, r7, r8, lsl #17
   39870:	strbmi	r1, [r9], -r8, lsr #18
   39874:	svc	0x0066f7cd
   39878:	strmi	r4, [r5], #-1056	; 0xfffffbe0
   3987c:	stmdbcs	r0, {r0, r3, r5, fp, ip, sp, lr}
   39880:	str	sp, [sp, r6, asr #3]
   39884:	bne	4750ec <tcgetattr@plt+0x46d990>
   39888:			; <UNDEFINED> instruction: 0xf7cd4630
   3988c:	ldmdblt	r0, {r2, r4, sl, fp, sp, lr, pc}
   39890:	eoreq	pc, ip, r8, asr #17
   39894:	cdp	7, 1, cr14, cr8, cr12, {7}
   39898:	andcs	r1, r5, #144, 20	; 0x90000
   3989c:			; <UNDEFINED> instruction: 0xf7cd4630
   398a0:	ldmdblt	r8, {r4, r7, r8, sl, fp, sp, lr, pc}^
   398a4:			; <UNDEFINED> instruction: 0xf10d49c2
   398a8:	ldrbtmi	r0, [r9], #-1609	; 0xfffff9b7
   398ac:			; <UNDEFINED> instruction: 0xf7cd4630
   398b0:	ldmiblt	r0, {r1, sl, fp, sp, lr, pc}
   398b4:			; <UNDEFINED> instruction: 0xf8c82301
   398b8:	ldrb	r3, [r9, ip, lsr #32]
   398bc:			; <UNDEFINED> instruction: 0x463049bd
   398c0:			; <UNDEFINED> instruction: 0xf7cd4479
   398c4:	ldmiblt	r0, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   398c8:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
   398cc:			; <UNDEFINED> instruction: 0xf8c86b1a
   398d0:	blvs	701998 <tcgetattr@plt+0x6fa23c>
   398d4:	eorscc	pc, r4, r8, asr #17
   398d8:	ldmibmi	r8!, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   398dc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   398e0:	bl	ffa7781c <tcgetattr@plt+0xffa700c0>
   398e4:	movwcs	fp, #11040	; 0x2b20
   398e8:	eorcc	pc, ip, r8, asr #17
   398ec:	stccs	7, cr14, [r6], {192}	; 0xc0
   398f0:	ldmibmi	r3!, {r0, r1, r2, r3, r5, r8, fp, ip, lr, pc}
   398f4:	ldrtmi	r2, [r0], -r6, lsl #4
   398f8:			; <UNDEFINED> instruction: 0xf7cd4479
   398fc:	andls	lr, r1, r2, ror #26
   39900:	teqle	r6, r0, lsl #16
   39904:	strbeq	pc, [sl, -sp, lsl #2]	; <UNPREDICTABLE>
   39908:			; <UNDEFINED> instruction: 0x4638217c
   3990c:	stc	7, cr15, [r0, #-820]!	; 0xfffffccc
   39910:			; <UNDEFINED> instruction: 0xf0402800
   39914:	stmibmi	fp!, {r3, r5, r7, pc}
   39918:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   3991c:	bl	ff2f7858 <tcgetattr@plt+0xff2f00fc>
   39920:			; <UNDEFINED> instruction: 0xf0402800
   39924:			; <UNDEFINED> instruction: 0x270180b9
   39928:	stmib	r8, {r8, r9, sp}^
   3992c:	ldr	r7, [pc, ip, lsl #6]
   39930:	ldrtmi	r4, [r0], -r5, lsr #19
   39934:			; <UNDEFINED> instruction: 0xf7cd4479
   39938:	lsrslt	lr, lr	; <illegal shifter operand>
   3993c:	ldrtmi	r4, [r0], -r3, lsr #19
   39940:			; <UNDEFINED> instruction: 0xf7cd4479
   39944:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   39948:	movwcs	sp, #16756	; 0x4174
   3994c:	eorcc	pc, ip, r8, asr #17
   39950:	ldmibmi	pc, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   39954:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   39958:	bl	feb77894 <tcgetattr@plt+0xfeb70138>
   3995c:	blmi	fe7a8604 <tcgetattr@plt+0xfe7a0ea8>
   39960:	bvs	fe70ab54 <tcgetattr@plt+0xfe7033f8>
   39964:	eorcc	pc, r8, r8, asr #17
   39968:	movwcs	lr, #14210	; 0x3782
   3996c:	eorcc	pc, ip, r8, asr #17
   39970:	ldmibmi	r9, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   39974:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   39978:	bl	fe7778b4 <tcgetattr@plt+0xfe770158>
   3997c:	rscle	r2, lr, r0, lsl #16
   39980:	andcs	r4, r6, #2457600	; 0x258000
   39984:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   39988:	ldc	7, cr15, [sl, #-820]	; 0xfffffccc
   3998c:	ldmibmi	r4, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
   39990:	strbeq	pc, [sl], -sp, lsl #2	; <UNPREDICTABLE>
   39994:			; <UNDEFINED> instruction: 0x46304479
   39998:	bl	fe3778d4 <tcgetattr@plt+0xfe370178>
   3999c:			; <UNDEFINED> instruction: 0xf0402800
   399a0:	movwcs	r8, #4288	; 0x10c0
   399a4:	eorcc	pc, r8, r8, asr #17
   399a8:	stccs	7, cr14, [r6], {98}	; 0x62
   399ac:	stccs	0, cr13, [r3], {14}
   399b0:	stmibmi	ip, {r2, r4, fp, ip, lr, pc}
   399b4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   399b8:	bl	1f778f4 <tcgetattr@plt+0x1f70198>
   399bc:	cmple	pc, r0, lsl #16
   399c0:			; <UNDEFINED> instruction: 0xf8882300
   399c4:			; <UNDEFINED> instruction: 0xf8883015
   399c8:	smmla	r1, r6, r0, r3
   399cc:	andcs	r4, r5, #2195456	; 0x218000
   399d0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   399d4:	ldcl	7, cr15, [r4], #820	; 0x334
   399d8:	subsle	r2, r4, r0, lsl #16
   399dc:			; <UNDEFINED> instruction: 0xf10d4983
   399e0:	andcs	r0, r2, #69	; 0x45
   399e4:			; <UNDEFINED> instruction: 0xf7cd4479
   399e8:	stmdacs	r0, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   399ec:	stmibmi	r0, {r2, r5, r6, ip, lr, pc}
   399f0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   399f4:	bl	17f7930 <tcgetattr@plt+0x17f01d4>
   399f8:	rscle	r2, r1, r0, lsl #16
   399fc:	andcs	r4, r2, #2048000	; 0x1f4000
   39a00:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   39a04:	ldcl	7, cr15, [ip], {205}	; 0xcd
   39a08:			; <UNDEFINED> instruction: 0xf0002800
   39a0c:	ldrtmi	r8, [r0], -r6, lsr #1
   39a10:	blx	ff3f7954 <tcgetattr@plt+0xff3f01f8>
   39a14:	andle	r1, sp, r3, asr #24
   39a18:			; <UNDEFINED> instruction: 0x3015f8b8
   39a1c:			; <UNDEFINED> instruction: 0xf8a84318
   39a20:			; <UNDEFINED> instruction: 0xe7250015
   39a24:	svcvs	0x0001f813
   39a28:	subsle	r2, r9, r0, lsl #28
   39a2c:	andscs	pc, r6, r0, lsr r8	; <UNPREDICTABLE>
   39a30:	ldrbtle	r0, [r7], #1298	; 0x512
   39a34:	cdpge	13, 0, cr9, cr14, cr0, {0}
   39a38:			; <UNDEFINED> instruction: 0xf108462c
   39a3c:	stcgt	8, cr0, [pc], {16}
   39a40:	adcsmi	r3, r4, #16, 10	; 0x4000000
   39a44:	ldceq	8, cr15, [r0], {72}	; 0x48
   39a48:	stcne	8, cr15, [ip], {72}	; 0x48
   39a4c:	stccs	8, cr15, [r8], {72}	; 0x48
   39a50:	stccc	8, cr15, [r4], {72}	; 0x48
   39a54:	stfgtd	f5, [r3, #-960]	; 0xfffffc40
   39a58:	mvnscc	pc, #79	; 0x4f
   39a5c:	andeq	pc, r0, r8, asr #17
   39a60:	andne	pc, r4, r8, asr #17
   39a64:	blls	b34e0 <tcgetattr@plt+0xabd84>
   39a68:			; <UNDEFINED> instruction: 0xf8024602
   39a6c:	stmdavc	r6, {r0, r8, r9, fp, ip, sp}^
   39a70:	cdpcs	2, 0, cr9, cr0, cr1, {0}
   39a74:			; <UNDEFINED> instruction: 0xf7cdd0de
   39a78:	blls	b4b58 <tcgetattr@plt+0xad3fc>
   39a7c:	ldrb	r6, [r5, r0, lsl #16]
   39a80:	bicle	r2, r4, r3, lsl #24
   39a84:			; <UNDEFINED> instruction: 0xf10de7ba
   39a88:			; <UNDEFINED> instruction: 0xf7de0049
   39a8c:	mcrrne	11, 2, pc, r6, cr3	; <UNPREDICTABLE>
   39a90:			; <UNDEFINED> instruction: 0xf8c8d0d0
   39a94:	strbt	r0, [fp], r4, lsr #32
   39a98:			; <UNDEFINED> instruction: 0x46384957
   39a9c:			; <UNDEFINED> instruction: 0xf7cd4479
   39aa0:	stmdacs	r0, {r1, r3, r8, r9, fp, sp, lr, pc}
   39aa4:	ldmdbmi	r5, {r0, r1, r2, r6, ip, lr, pc}^
   39aa8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   39aac:	bl	f79e8 <tcgetattr@plt+0xf028c>
   39ab0:			; <UNDEFINED> instruction: 0xf47f2800
   39ab4:	sbfx	sl, sp, #29, #30
   39ab8:	subeq	pc, r7, sp, lsl #2
   39abc:	blx	2f7a3e <tcgetattr@plt+0x2f02e2>
   39ac0:	adcsle	r1, r7, r1, asr #24
   39ac4:			; <UNDEFINED> instruction: 0xf003782b
   39ac8:	blcs	11baa4c <tcgetattr@plt+0x11b32f0>
   39acc:	stmdacs	r8, {r0, r1, r4, r6, r8, ip, lr, pc}
   39ad0:			; <UNDEFINED> instruction: 0xf8c8bf12
   39ad4:			; <UNDEFINED> instruction: 0xf8da0018
   39ad8:			; <UNDEFINED> instruction: 0xf8c83018
   39adc:			; <UNDEFINED> instruction: 0xe6c73018
   39ae0:	ldrtmi	r4, [r8], -r7, asr #18
   39ae4:			; <UNDEFINED> instruction: 0xf7cd4479
   39ae8:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
   39aec:	stmdbmi	r5, {r1, r5, r7, ip, lr, pc}^
   39af0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   39af4:	b	ff7f7a30 <tcgetattr@plt+0xff7f02d4>
   39af8:	addsle	r2, fp, r0, lsl #16
   39afc:	ldrtmi	r4, [r8], -r2, asr #18
   39b00:			; <UNDEFINED> instruction: 0xf7cd4479
   39b04:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
   39b08:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {3}
   39b0c:	stmdals	r1, {r0, r1, r8, r9, sp}
   39b10:	andcs	r4, sl, #51380224	; 0x3100000
   39b14:	eorscc	pc, r0, r8, asr #17
   39b18:	ldmib	r0, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39b1c:	eorseq	pc, r4, r8, asr #17
   39b20:	ldmdbmi	sl!, {r1, r2, r5, r7, r9, sl, sp, lr, pc}
   39b24:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   39b28:	b	ff177a64 <tcgetattr@plt+0xff170308>
   39b2c:	movwcs	fp, #10568	; 0x2948
   39b30:	eorcc	pc, r8, r8, asr #17
   39b34:	movwcs	lr, #9884	; 0x269c
   39b38:	eorseq	pc, r4, r8, asr #17
   39b3c:	eorscc	pc, r0, r8, asr #17
   39b40:	ldmdbmi	r3!, {r1, r2, r4, r7, r9, sl, sp, lr, pc}
   39b44:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   39b48:	b	fed77a84 <tcgetattr@plt+0xfed70328>
   39b4c:			; <UNDEFINED> instruction: 0xf47f2800
   39b50:	movwcs	sl, #16241	; 0x3f71
   39b54:	eorcc	pc, r8, r8, asr #17
   39b58:			; <UNDEFINED> instruction: 0xf10de68a
   39b5c:			; <UNDEFINED> instruction: 0xf7cf0046
   39b60:	mcrrne	10, 2, pc, r2, cr7	; <UNPREDICTABLE>
   39b64:	svcge	0x0066f43f
   39b68:			; <UNDEFINED> instruction: 0x3015f8b8
   39b6c:	andeq	lr, r0, r3, lsr #20
   39b70:	andseq	pc, r5, r8, lsr #17
   39b74:	blcs	10f356c <tcgetattr@plt+0x10ebe10>
   39b78:	svcge	0x005cf47f
   39b7c:	svclt	0x00122808
   39b80:	andseq	pc, ip, r8, asr #17
   39b84:			; <UNDEFINED> instruction: 0x301cf8da
   39b88:	andscc	pc, ip, r8, asr #17
   39b8c:			; <UNDEFINED> instruction: 0xf7cde670
   39b90:	svclt	0x0000ea30
   39b94:	andeq	r2, r1, r4, ror #15
   39b98:	andeq	r9, r3, r8, lsl r4
   39b9c:	andeq	r0, r0, r8, ror r3
   39ba0:	andeq	r9, r3, lr, ror #7
   39ba4:	ldrdeq	lr, [r1], -r0
   39ba8:	andeq	r1, r1, sl, lsr pc
   39bac:	andeq	lr, r1, r4, asr #25
   39bb0:	andeq	r6, r1, r2, lsr #28
   39bb4:	andeq	lr, r1, r8, lsr ip
   39bb8:	ldrdeq	r9, [r3], -sl
   39bbc:	strdeq	lr, [r1], -r6
   39bc0:	andeq	lr, r1, r8, lsl #24
   39bc4:	muleq	r1, r2, r0
   39bc8:	andeq	lr, r1, r8, lsr #23
   39bcc:	andeq	lr, r1, r8, lsr #23
   39bd0:	andeq	lr, r1, r6, asr #23
   39bd4:	andeq	r9, r3, r4, asr #20
   39bd8:	andeq	lr, r1, r6, lsr #23
   39bdc:	andeq	lr, r1, r2, lsl #23
   39be0:	andeq	r3, r1, r8, lsl r0
   39be4:	andeq	lr, r1, r6, lsl #18
   39be8:	andeq	lr, r1, lr, lsr fp
   39bec:	andeq	lr, r1, r4, lsr fp
   39bf0:	andeq	lr, r1, sl, asr #17
   39bf4:	andeq	r5, r1, lr, lsl r3
   39bf8:	andeq	r2, r1, r8, lsr #30
   39bfc:	andeq	r4, r1, lr, ror #29
   39c00:	andeq	r2, r1, r8, asr #29
   39c04:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   39c08:	muleq	r1, r8, lr
   39c0c:			; <UNDEFINED> instruction: 0x0001d5ba
   39c10:	andeq	r2, r1, lr, ror lr
   39c14:			; <UNDEFINED> instruction: 0x4605b5f0
   39c18:	addlt	r4, r9, r3, ror r8
   39c1c:	andcs	r4, r0, #1884160	; 0x1cc000
   39c20:	blmi	1d0ae08 <tcgetattr@plt+0x1d036ac>
   39c24:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
   39c28:	tstls	r7, r9, lsl #16
   39c2c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   39c30:	bvs	ffb55ca0 <tcgetattr@plt+0xffb4e544>
   39c34:	stfcsd	f3, [r1], {116}	; 0x74
   39c38:	adchi	pc, r4, r0
   39c3c:			; <UNDEFINED> instruction: 0xf0002c02
   39c40:	stccs	0, cr8, [r3], {187}	; 0xbb
   39c44:	adchi	pc, pc, r0
   39c48:			; <UNDEFINED> instruction: 0xf0002c04
   39c4c:	svcmi	0x006980c8
   39c50:	adds	r4, r9, pc, ror r4
   39c54:	ldrbtmi	r4, [pc], #-3944	; 39c5c <tcgetattr@plt+0x32500>
   39c58:	blvs	b0b558 <tcgetattr@plt+0xb03dfc>
   39c5c:	blcs	a6330 <tcgetattr@plt+0x9ebd4>
   39c60:	addhi	pc, sp, r0
   39c64:			; <UNDEFINED> instruction: 0xf0002b02
   39c68:	blcs	119f00 <tcgetattr@plt+0x1127a4>
   39c6c:	adchi	pc, sl, r0
   39c70:			; <UNDEFINED> instruction: 0xf5c44862
   39c74:	bmi	18d627c <tcgetattr@plt+0x18ceb20>
   39c78:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   39c7c:	strtmi	r9, [r0], #-1792	; 0xfffff900
   39c80:			; <UNDEFINED> instruction: 0xf00f447a
   39c84:	vmovmi.s8	pc, d31[0]
   39c88:	strmi	r4, [r4], #-1150	; 0xfffffb82
   39c8c:			; <UNDEFINED> instruction: 0xb1ab6aab
   39c90:	rsbsle	r2, r1, r1, lsl #22
   39c94:			; <UNDEFINED> instruction: 0xf0002b02
   39c98:	blcs	119ee8 <tcgetattr@plt+0x11278c>
   39c9c:	addhi	pc, r6, r0
   39ca0:			; <UNDEFINED> instruction: 0xf5c44859
   39ca4:	bmi	16962ac <tcgetattr@plt+0x168eb50>
   39ca8:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   39cac:	strtmi	r9, [r0], #-1792	; 0xfffff900
   39cb0:			; <UNDEFINED> instruction: 0xf00f447a
   39cb4:	vmovmi.s8	pc, d6[3]
   39cb8:	strmi	r4, [r4], #-1150	; 0xfffffb82
   39cbc:	stmdacs	r8, {r3, r5, r6, r9, fp, sp, lr}
   39cc0:			; <UNDEFINED> instruction: 0xf7ded00f
   39cc4:	bmi	15381d8 <tcgetattr@plt+0x1530a7c>
   39cc8:	orrvc	pc, r0, r4, asr #11
   39ccc:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   39cd0:	ldrbtmi	r4, [lr], #-3665	; 0xfffff1af
   39cd4:	ldmdbne	r0, {ip, pc}
   39cd8:	ldrbtmi	r4, [sl], #-2640	; 0xfffff5b0
   39cdc:	blx	19f5d22 <tcgetattr@plt+0x19ee5c6>
   39ce0:	stmibvs	r8!, {r2, sl, lr}
   39ce4:	andle	r2, pc, r8, lsl #16
   39ce8:			; <UNDEFINED> instruction: 0xf930f7de
   39cec:			; <UNDEFINED> instruction: 0xf5c44a4c
   39cf0:	ldrtmi	r7, [r3], -r0, lsl #3
   39cf4:	mcrmi	4, 2, r4, cr11, cr10, {3}
   39cf8:	andls	r4, r0, lr, ror r4
   39cfc:	bmi	12c0144 <tcgetattr@plt+0x12b89e8>
   39d00:			; <UNDEFINED> instruction: 0xf00f447a
   39d04:	strmi	pc, [r4], #-2899	; 0xfffff4ad
   39d08:	stmdacs	r8, {r3, r5, r6, r7, r8, fp, sp, lr}
   39d0c:			; <UNDEFINED> instruction: 0xf7ded00f
   39d10:	bmi	11f818c <tcgetattr@plt+0x11f0a30>
   39d14:	orrvc	pc, r0, r4, asr #11
   39d18:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   39d1c:	ldrbtmi	r4, [lr], #-3652	; 0xfffff1bc
   39d20:	ldmdbne	r0, {ip, pc}
   39d24:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
   39d28:	blx	1075d6e <tcgetattr@plt+0x106e612>
   39d2c:			; <UNDEFINED> instruction: 0xf8b54404
   39d30:			; <UNDEFINED> instruction: 0xf0200015
   39d34:	stmiblt	fp, {r7, r8, r9}
   39d38:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   39d3c:	stmdblt	fp, {r0, r1, fp, ip, sp, lr}
   39d40:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   39d44:	blmi	a8c644 <tcgetattr@plt+0xa84ee8>
   39d48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   39d4c:	blls	213dbc <tcgetattr@plt+0x20c660>
   39d50:			; <UNDEFINED> instruction: 0xf04f405a
   39d54:	mrsle	r0, (UNDEF: 117)
   39d58:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   39d5c:			; <UNDEFINED> instruction: 0xf84ef7cf
   39d60:			; <UNDEFINED> instruction: 0xf5c44a38
   39d64:	ldrtmi	r7, [r3], -r0, lsl #3
   39d68:	andls	r4, r0, sl, ror r4
   39d6c:	bmi	dc01b4 <tcgetattr@plt+0xdb8a58>
   39d70:			; <UNDEFINED> instruction: 0xf00f447a
   39d74:	bfi	pc, fp, #22, #10	; <UNPREDICTABLE>
   39d78:	ldrbtmi	r4, [pc], #-3892	; 39d80 <tcgetattr@plt+0x32624>
   39d7c:	svcmi	0x0034e790
   39d80:			; <UNDEFINED> instruction: 0xe775447f
   39d84:	ldrbtmi	r4, [pc], #-3891	; 39d8c <tcgetattr@plt+0x32630>
   39d88:			; <UNDEFINED> instruction: 0xf44f4b33
   39d8c:	bmi	d16394 <tcgetattr@plt+0xd0ec38>
   39d90:	ldrbtmi	r4, [fp], #-2099	; 0xfffff7cd
   39d94:	smlsdxls	r0, sl, r4, r4
   39d98:	mrcmi	4, 1, r4, cr2, cr8, {3}
   39d9c:	blx	1f5de2 <tcgetattr@plt+0x1ee686>
   39da0:			; <UNDEFINED> instruction: 0x4604447e
   39da4:	svcmi	0x0030e759
   39da8:			; <UNDEFINED> instruction: 0xe7ed447f
   39dac:	ldrbtmi	r4, [pc], #-3887	; 39db4 <tcgetattr@plt+0x32658>
   39db0:	svcmi	0x002fe776
   39db4:			; <UNDEFINED> instruction: 0xe75b447f
   39db8:	ldrbtmi	r4, [pc], #-3886	; 39dc0 <tcgetattr@plt+0x32664>
   39dbc:	svcmi	0x002ee7e4
   39dc0:			; <UNDEFINED> instruction: 0xe76d447f
   39dc4:	stmdage	r3, {r1, r3, r5, r6, r8, r9, fp, sp, lr}
   39dc8:	tstcs	r0, #44, 30	; 0xb0
   39dcc:	ldrbtmi	r4, [pc], #-1561	; 39dd4 <tcgetattr@plt+0x32678>
   39dd0:	strls	r9, [r0, -r1, lsl #4]
   39dd4:	strmi	r2, [r7], -r1, lsl #4
   39dd8:	stc	7, cr15, [lr], #820	; 0x334
   39ddc:	svcmi	0x0028e748
   39de0:			; <UNDEFINED> instruction: 0xe7d1447f
   39de4:	stmdb	r4, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39de8:	andeq	r8, r3, r4, ror pc
   39dec:	andeq	r0, r0, r8, ror r3
   39df0:	andeq	r9, r3, r2, lsr #30
   39df4:	andeq	r1, r1, ip, lsl #29
   39df8:	andeq	r1, r1, r6, lsl #29
   39dfc:	andeq	r9, r3, lr, asr #29
   39e00:			; <UNDEFINED> instruction: 0x0001e8bc
   39e04:	andeq	r2, r1, ip, lsr fp
   39e08:	muleq	r3, lr, lr
   39e0c:	muleq	r1, r8, r8
   39e10:	andeq	r2, r1, ip, lsl #22
   39e14:	andeq	r9, r3, sl, ror lr
   39e18:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   39e1c:	andeq	lr, r1, sl, ror r8
   39e20:	andeq	r9, r3, r4, asr lr
   39e24:	andeq	r2, r1, ip, asr #21
   39e28:	andeq	lr, r1, r0, ror #16
   39e2c:	andeq	r9, r3, lr, lsr #28
   39e30:	andeq	r2, r1, r6, lsr #21
   39e34:	andeq	lr, r1, r2, asr #16
   39e38:	andeq	r9, r3, lr, lsl #28
   39e3c:	strdeq	r1, [r1], -sl
   39e40:	andeq	r8, r3, ip, asr #28
   39e44:	andeq	r9, r3, r0, ror #27
   39e48:	andeq	r6, r1, ip, asr #22
   39e4c:	andeq	r2, r1, r2, lsr ip
   39e50:	andeq	r2, r1, ip, lsr #24
   39e54:	andeq	r6, r1, r6, asr #18
   39e58:	andeq	r1, r1, sl, asr #26
   39e5c:	muleq	r1, r0, r7
   39e60:			; <UNDEFINED> instruction: 0x00039db0
   39e64:	andeq	r2, r1, r4, lsr #20
   39e68:	andeq	lr, r1, r4, lsr r7
   39e6c:	andeq	r2, r1, r6, lsl ip
   39e70:	andeq	r2, r1, r0, lsl ip
   39e74:	andeq	lr, r1, sl, lsl r7
   39e78:	andeq	sp, r1, r0, lsr #6
   39e7c:	andeq	lr, r1, r2, ror #14
   39e80:	andeq	lr, r1, r8, lsl #14
   39e84:			; <UNDEFINED> instruction: 0x4604b5f8
   39e88:			; <UNDEFINED> instruction: 0x46084e15
   39e8c:			; <UNDEFINED> instruction: 0x46114b15
   39e90:			; <UNDEFINED> instruction: 0x4625447e
   39e94:			; <UNDEFINED> instruction: 0xf10358f3
   39e98:	ldmdavs	sl, {r5, r9, sl}
   39e9c:			; <UNDEFINED> instruction: 0xf8533310
   39ea0:	ldrcc	ip, [r0, #-3084]	; 0xfffff3f4
   39ea4:	stcvc	8, cr15, [r8], {83}	; 0x53
   39ea8:	ldccs	8, cr15, [r0], {69}	; 0x45
   39eac:	stccs	8, cr15, [r4], {83}	; 0x53
   39eb0:			; <UNDEFINED> instruction: 0xf84542b3
   39eb4:			; <UNDEFINED> instruction: 0xf845cc0c
   39eb8:			; <UNDEFINED> instruction: 0xf8457c08
   39ebc:	mvnle	r2, r4, lsl #24
   39ec0:	eorvs	r6, fp, fp, lsl r8
   39ec4:	mcr2	7, 5, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   39ec8:			; <UNDEFINED> instruction: 0x3015f8b4
   39ecc:	andne	lr, r6, #208, 18	; 0x340000
   39ed0:	mvnvs	r6, r1, lsr #3
   39ed4:			; <UNDEFINED> instruction: 0x2015f8b0
   39ed8:			; <UNDEFINED> instruction: 0xf8a44313
   39edc:	ldcllt	0, cr3, [r8, #84]!	; 0x54
   39ee0:	andeq	r8, r3, r4, lsl #26
   39ee4:	andeq	r0, r0, r4, asr #6
   39ee8:	ldrmi	r4, [r1], -fp, lsl #12
   39eec:			; <UNDEFINED> instruction: 0x4604b510
   39ef0:			; <UNDEFINED> instruction: 0xf7f04618
   39ef4:	stmibvs	r3, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   39ef8:	svclt	0x00182b08
   39efc:	stmibvs	r3, {r0, r1, r5, r7, r8, sp, lr}^
   39f00:	svclt	0x00182b08
   39f04:			; <UNDEFINED> instruction: 0xf8b061e3
   39f08:			; <UNDEFINED> instruction: 0xb1233015
   39f0c:			; <UNDEFINED> instruction: 0x2015f8b4
   39f10:			; <UNDEFINED> instruction: 0xf8a44313
   39f14:	ldclt	0, cr3, [r0, #-84]	; 0xffffffac
   39f18:			; <UNDEFINED> instruction: 0x4605b5f0
   39f1c:			; <UNDEFINED> instruction: 0x460c4e18
   39f20:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
   39f24:	rndeqs	f7, f6
   39f28:			; <UNDEFINED> instruction: 0x371046b4
   39f2c:			; <UNDEFINED> instruction: 0x000fe8bc
   39f30:	ldrbmi	r3, [r4, #1552]!	; 0x610
   39f34:	ldceq	8, cr15, [r0], {71}	; 0x47
   39f38:	stcne	8, cr15, [ip], {71}	; 0x47
   39f3c:	stccs	8, cr15, [r8], {71}	; 0x47
   39f40:	stccc	8, cr15, [r4], {71}	; 0x47
   39f44:	fltgtdz	f3, sp
   39f48:	strtcc	r4, [r0], #-1571	; 0xfffff9dd
   39f4c:	eorsvs	r4, r8, sl, lsr #12
   39f50:	ldmdavs	lr, {r0, r3, r4, r5, r6, sp, lr}
   39f54:			; <UNDEFINED> instruction: 0xf8533310
   39f58:	andscc	r5, r0, #12, 24	; 0xc00
   39f5c:	stceq	8, cr15, [r8], {83}	; 0x53
   39f60:	stcne	8, cr15, [r4], {83}	; 0x53
   39f64:			; <UNDEFINED> instruction: 0xf84242a3
   39f68:			; <UNDEFINED> instruction: 0xf8426c10
   39f6c:			; <UNDEFINED> instruction: 0xf8425c0c
   39f70:			; <UNDEFINED> instruction: 0xf8420c08
   39f74:	mvnle	r1, r4, lsl #24
   39f78:	andsvs	r6, r3, fp, lsl r8
   39f7c:	svclt	0x0000bdf0
   39f80:	andeq	r9, r3, r2, lsl #9
   39f84:	teqeq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
   39f88:	tstcc	r0, r0, ror r4
   39f8c:	ldcvs	8, cr15, [r0], {81}	; 0x51
   39f90:			; <UNDEFINED> instruction: 0xf8513010
   39f94:			; <UNDEFINED> instruction: 0xf8515c0c
   39f98:			; <UNDEFINED> instruction: 0xf8514c08
   39f9c:	addsmi	r2, r9, #4, 24	; 0x400
   39fa0:	ldcvs	8, cr15, [r0], {64}	; 0x40
   39fa4:	stcpl	8, cr15, [ip], {64}	; 0x40
   39fa8:	stcmi	8, cr15, [r8], {64}	; 0x40
   39fac:	stccs	8, cr15, [r4], {64}	; 0x40
   39fb0:	stmdavs	sl, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   39fb4:	ldcllt	8, cr6, [r0], #-300	; 0xfffffed4
   39fb8:	subvs	r6, r3, r2
   39fbc:	svclt	0x00004770
   39fc0:	stmibvs	fp, {r1, r7, r8, fp, sp, lr}
   39fc4:			; <UNDEFINED> instruction: 0xd103429a
   39fc8:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   39fcc:	mulle	r2, sl, r2
   39fd0:	ldrmi	r2, [r8], -r0, lsl #6
   39fd4:			; <UNDEFINED> instruction: 0xf8b04770
   39fd8:			; <UNDEFINED> instruction: 0xf8b13015
   39fdc:	subsmi	r2, r3, r5, lsl r0
   39fe0:	orreq	pc, r0, #51	; 0x33
   39fe4:	bvs	12ee7bc <tcgetattr@plt+0x12e7060>
   39fe8:	bvs	1167030 <tcgetattr@plt+0x115f8d4>
   39fec:			; <UNDEFINED> instruction: 0xd1054294
   39ff0:	bvs	fe254a04 <tcgetattr@plt+0xfe24d2a8>
   39ff4:	blx	fed00868 <tcgetattr@plt+0xfecf910c>
   39ff8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   39ffc:			; <UNDEFINED> instruction: 0xf85d4618
   3a000:	ldrbmi	r4, [r0, -r4, lsl #22]!
   3a004:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   3a008:	svclt	0x00daf7ff
   3a00c:	muleq	r3, lr, r3
   3a010:	mvnsmi	lr, #737280	; 0xb4000
   3a014:	ldmdbmi	r2, {r1, r2, r3, r9, sl, lr}^
   3a018:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
   3a01c:	addlt	r4, r3, r1, asr sl
   3a020:			; <UNDEFINED> instruction: 0xf50d4479
   3a024:	movwcc	r5, #17283	; 0x4383
   3a028:	stmpl	sl, {r0, r1, r2, r9, sl, lr}
   3a02c:	andsvs	r6, sl, r2, lsl r8
   3a030:	andeq	pc, r0, #79	; 0x4f
   3a034:	eorsvs	r2, r3, r0, lsl #6
   3a038:	rsbsle	r2, ip, r0, lsl #16
   3a03c:	svc	0x003cf7cc
   3a040:	strmi	sl, [r0], r2, lsl #24
   3a044:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
   3a048:	stmia	r4!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a04c:	stmdavc	r3, {r4, r8, ip, sp, pc}
   3a050:	cmnle	r3, r0, lsl #22
   3a054:			; <UNDEFINED> instruction: 0xf1a44a45
   3a058:	stmdbmi	r5, {r3, r8, fp}^
   3a05c:	ldrbtmi	r4, [sl], #-1603	; 0xfffff9bd
   3a060:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   3a064:			; <UNDEFINED> instruction: 0xf95af00f
   3a068:			; <UNDEFINED> instruction: 0xf854ad19
   3a06c:			; <UNDEFINED> instruction: 0xf44f0c08
   3a070:	strtmi	r5, [r9], -r0, lsl #5
   3a074:	ldmda	sl!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a078:	suble	r2, r8, r0, lsl #16
   3a07c:	mvnvc	pc, pc, asr #8
   3a080:			; <UNDEFINED> instruction: 0xf7cd4628
   3a084:			; <UNDEFINED> instruction: 0xb120e9b0
   3a088:	ldmib	r4, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a08c:	blcs	4940a0 <tcgetattr@plt+0x48c944>
   3a090:			; <UNDEFINED> instruction: 0x4622d11e
   3a094:	andcs	r4, r3, r9, lsr #12
   3a098:	b	ff5f7fd4 <tcgetattr@plt+0xff5f0878>
   3a09c:	stmdbvs	r3!, {r6, r7, r8, fp, ip, sp, pc}
   3a0a0:	rsbsmi	pc, r0, #50331648	; 0x3000000
   3a0a4:	svcmi	0x0080f5b2
   3a0a8:	stmibvs	r2!, {r1, r2, r3, r8, ip, lr, pc}
   3a0ac:	cmple	pc, r2, asr #10
   3a0b0:	cmple	sp, fp, asr r7
   3a0b4:	svcne	0x0020492f
   3a0b8:			; <UNDEFINED> instruction: 0x462a463b
   3a0bc:			; <UNDEFINED> instruction: 0xf00f4479
   3a0c0:			; <UNDEFINED> instruction: 0xf854f92d
   3a0c4:	ands	r0, r0, r4, lsl #24
   3a0c8:	ldmdb	r4!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a0cc:	andvs	r2, r3, r4, lsl r3
   3a0d0:	ldmdb	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a0d4:			; <UNDEFINED> instruction: 0xf7cd6800
   3a0d8:	stmdbmi	r7!, {r3, r4, r5, r7, fp, sp, lr, pc}
   3a0dc:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   3a0e0:	ldrtmi	r4, [r0], -r3, lsl #12
   3a0e4:			; <UNDEFINED> instruction: 0xf91af00f
   3a0e8:	stmdbmi	r4!, {sp}
   3a0ec:	orrpl	pc, r3, #54525952	; 0x3400000
   3a0f0:	movwcc	r4, #18972	; 0x4a1c
   3a0f4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   3a0f8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   3a0fc:			; <UNDEFINED> instruction: 0xf04f4051
   3a100:			; <UNDEFINED> instruction: 0xd12a0200
   3a104:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
   3a108:	pop	{r0, r1, ip, sp, pc}
   3a10c:			; <UNDEFINED> instruction: 0xf85483f0
   3a110:			; <UNDEFINED> instruction: 0xf44f1c08
   3a114:	strtmi	r5, [r8], -r0, lsl #5
   3a118:	stc2l	0, cr15, [sl, #-60]	; 0xffffffc4
   3a11c:	svcpl	0x0080f5b0
   3a120:			; <UNDEFINED> instruction: 0xf7cdd3ac
   3a124:	eorcs	lr, r2, #72, 18	; 0x120000
   3a128:			; <UNDEFINED> instruction: 0xf8d94603
   3a12c:	andsvs	r0, sl, r0
   3a130:	cdp	7, 15, cr15, cr2, cr12, {6}
   3a134:	svcmi	0x0012e7cc
   3a138:			; <UNDEFINED> instruction: 0xe77f447f
   3a13c:	stmdbeq	r8, {r2, r5, r7, r8, ip, sp, lr, pc}
   3a140:			; <UNDEFINED> instruction: 0x46024910
   3a144:	ldrbtmi	r4, [r9], #-1603	; 0xfffff9bd
   3a148:			; <UNDEFINED> instruction: 0xf00f4648
   3a14c:	str	pc, [fp, r7, ror #17]
   3a150:	ldmdb	r0!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a154:	andvs	r2, r3, sp, lsl #6
   3a158:			; <UNDEFINED> instruction: 0xf7cce7ba
   3a15c:	svclt	0x0000ef4a
   3a160:	andeq	r8, r3, r4, ror fp
   3a164:	andeq	r0, r0, r8, ror r3
   3a168:	andeq	lr, r1, sl, lsr #10
   3a16c:	andeq	lr, r1, sl, lsr #10
   3a170:	andeq	lr, r1, sl, lsl r5
   3a174:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   3a178:			; <UNDEFINED> instruction: 0x0001dfb2
   3a17c:	andeq	r8, r3, r0, lsr #21
   3a180:	andeq	r1, r1, r4, lsl #12
   3a184:	andeq	lr, r1, r6, lsr r4
   3a188:	blmi	2675b0 <tcgetattr@plt+0x25fe54>
   3a18c:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
   3a190:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   3a194:	ldc2	0, cr15, [r0], {15}
   3a198:	tstcs	r1, r6, lsl #20
   3a19c:			; <UNDEFINED> instruction: 0x4603447a
   3a1a0:			; <UNDEFINED> instruction: 0xf7cd4620
   3a1a4:	andcs	lr, r1, r0, ror r9
   3a1a8:	stmia	lr!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a1ac:	andeq	r8, r3, r6, lsl #20
   3a1b0:	andeq	r0, r0, r4, lsr #7
   3a1b4:	strdeq	lr, [r1], -r4
   3a1b8:			; <UNDEFINED> instruction: 0x212fb510
   3a1bc:			; <UNDEFINED> instruction: 0xf7cd4604
   3a1c0:	ldrdlt	lr, [r0, -ip]
   3a1c4:			; <UNDEFINED> instruction: 0xf00f1c44
   3a1c8:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   3a1cc:	strtmi	r4, [r0], -r1, lsl #12
   3a1d0:	svclt	0x00082b2d
   3a1d4:			; <UNDEFINED> instruction: 0xf7cc3101
   3a1d8:	blx	fec75a78 <tcgetattr@plt+0xfec6e31c>
   3a1dc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3a1e0:	svclt	0x0000bd10
   3a1e4:	ldrlt	fp, [r0, #-400]	; 0xfffffe70
   3a1e8:	stmdavc	r3, {r2, r9, sl, lr}
   3a1ec:	andle	r2, r1, pc, lsr #22
   3a1f0:	ldclt	0, cr2, [r0, #-0]
   3a1f4:			; <UNDEFINED> instruction: 0xffe0f7ff
   3a1f8:	mvnsle	r2, r0, lsl #16
   3a1fc:	tstcs	r1, r0, lsr #12
   3a200:	stmdb	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a204:			; <UNDEFINED> instruction: 0xf080fab0
   3a208:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   3a20c:	ldrbmi	r2, [r0, -r0]!
   3a210:			; <UNDEFINED> instruction: 0x460db538
   3a214:	strmi	r2, [r4], -r3, lsl #2
   3a218:	ldm	r8!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a21c:	andle	r1, sl, r3, asr #24
   3a220:	andvs	pc, r0, #64, 8	; 0x40000000
   3a224:	vld4.8	{d11,d13,d15,d17}, [r0]!
   3a228:	strtmi	r6, [r0], -r0, lsl #4
   3a22c:	pop	{r2, r8, sp}
   3a230:			; <UNDEFINED> instruction: 0xf7cd4038
   3a234:	ldclt	8, cr11, [r8, #-932]!	; 0xfffffc5c
   3a238:	vst2.8	{d20-d21}, [pc :128], r7
   3a23c:	ldrblt	r5, [r0, #-384]!	; 0xfffffe80
   3a240:	cfstrsmi	mvf4, [r6, #-480]!	; 0xfffffe20
   3a244:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   3a248:	addlt	r4, r4, r5, lsr #20
   3a24c:			; <UNDEFINED> instruction: 0xf50d447d
   3a250:	movwcc	r5, #49920	; 0xc300
   3a254:	strtmi	r5, [r8], -r2, lsl #17
   3a258:	andsvs	r6, sl, r2, lsl r8
   3a25c:	andeq	pc, r0, #79	; 0x4f
   3a260:	stmda	r6, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a264:	cmplt	r8, r4, lsl #12
   3a268:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   3a26c:	svc	0x00d2f7cc
   3a270:	tstlt	r8, r4, lsl #12
   3a274:	ldmiblt	fp, {r0, r1, fp, ip, sp, lr}
   3a278:	ldrbtmi	r4, [ip], #-3099	; 0xfffff3e5
   3a27c:			; <UNDEFINED> instruction: 0xf50d491b
   3a280:	bmi	60ee88 <tcgetattr@plt+0x60772c>
   3a284:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   3a288:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   3a28c:	subsmi	r6, r1, sl, lsl r8
   3a290:	andeq	pc, r0, #79	; 0x4f
   3a294:			; <UNDEFINED> instruction: 0x4620d11e
   3a298:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   3a29c:	ldcllt	0, cr11, [r0, #-16]!
   3a2a0:			; <UNDEFINED> instruction: 0xf44fae03
   3a2a4:	ldrtmi	r5, [r1], -r0, lsl #5
   3a2a8:	svc	0x0060f7cc
   3a2ac:	rscle	r2, r3, r0, lsl #16
   3a2b0:	orrpl	pc, r0, sp, lsl #10
   3a2b4:	tstcc	ip, r8, lsr #12
   3a2b8:	addpl	pc, r0, #1325400064	; 0x4f000000
   3a2bc:			; <UNDEFINED> instruction: 0xf7cc9101
   3a2c0:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   3a2c4:	stmdbls	r1, {r3, r4, r6, r7, ip, lr, pc}
   3a2c8:			; <UNDEFINED> instruction: 0xf7cc4630
   3a2cc:	stmdacs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
   3a2d0:			; <UNDEFINED> instruction: 0xe7d1d0d4
   3a2d4:	cdp	7, 8, cr15, cr12, cr12, {6}
   3a2d8:	andeq	r8, r3, r4, asr r9
   3a2dc:	andeq	r9, r3, r0, lsl #20
   3a2e0:	andeq	r0, r0, r8, ror r3
   3a2e4:	muleq	r1, sl, r3
   3a2e8:	ldrdeq	r9, [r3], -r2
   3a2ec:	andeq	r8, r3, lr, lsl #18
   3a2f0:	cfstr32mi	mvfx11, [lr], {16}
   3a2f4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   3a2f8:	ldfltd	f3, [r0, #-0]
   3a2fc:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   3a300:	svc	0x0088f7cc
   3a304:	tstlt	r0, r0, lsr #32
   3a308:	blcs	5831c <tcgetattr@plt+0x50bc0>
   3a30c:			; <UNDEFINED> instruction: 0xf7ccd1f5
   3a310:			; <UNDEFINED> instruction: 0xf7ccedd4
   3a314:			; <UNDEFINED> instruction: 0xb120ed9a
   3a318:	stmdbvs	r0, {r1, r2, r8, r9, fp, lr}^
   3a31c:	andsvs	r4, r8, fp, ror r4
   3a320:	blmi	1a9768 <tcgetattr@plt+0x1a200c>
   3a324:	andsvs	r4, r8, fp, ror r4
   3a328:	svclt	0x0000bd10
   3a32c:	andeq	r9, r3, r4, asr r9
   3a330:	andeq	r3, r1, sl, asr r5
   3a334:	andeq	r9, r3, ip, lsr #18
   3a338:	andeq	r9, r3, r4, lsr #18
   3a33c:			; <UNDEFINED> instruction: 0x4604b510
   3a340:			; <UNDEFINED> instruction: 0xf8d0b160
   3a344:	bicscs	r0, r0, r0, lsr #3
   3a348:	cdp2	0, 6, cr15, cr10, cr0, {0}
   3a34c:			; <UNDEFINED> instruction: 0xf8d4b938
   3a350:			; <UNDEFINED> instruction: 0xf013319c
   3a354:	svclt	0x000c0f08
   3a358:	andcs	r2, r0, r1
   3a35c:			; <UNDEFINED> instruction: 0xf8d4bd10
   3a360:	bicscs	r0, r0, r0, lsr #3
   3a364:	cdp2	0, 13, cr15, cr12, cr0, {0}
   3a368:	mvnsle	r2, r0, lsl #16
   3a36c:	ldclt	0, cr2, [r0, #-4]
   3a370:			; <UNDEFINED> instruction: 0x460eb570
   3a374:			; <UNDEFINED> instruction: 0xf7ff4604
   3a378:	smlalttlt	pc, r0, r1, pc	; <UNPREDICTABLE>
   3a37c:	ldrdcc	pc, [r0, r4]!
   3a380:			; <UNDEFINED> instruction: 0xf8133604
   3a384:	tstlt	r8, r6, lsl r0
   3a388:	subeq	lr, r6, r3, lsl #22
   3a38c:	stcmi	13, cr11, [lr, #-448]	; 0xfffffe40
   3a390:	ldrbtmi	r2, [sp], #-1060	; 0xfffffbdc
   3a394:	addmi	r1, r4, #2293760	; 0x230000
   3a398:	cmpeq	r3, #323584	; 0x4f000
   3a39c:			; <UNDEFINED> instruction: 0xf815d90d
   3a3a0:	bl	182474 <tcgetattr@plt+0x17ad18>
   3a3a4:	bne	fecbaab8 <tcgetattr@plt+0xfecb335c>
   3a3a8:	blle	244bb0 <tcgetattr@plt+0x23d454>
   3a3ac:	mrrcne	0, 0, sp, r8, cr9
   3a3b0:	addmi	r1, r4, #2293760	; 0x230000
   3a3b4:	cmpeq	r3, #323584	; 0x4f000
   3a3b8:	strdcs	sp, [r0], -r1
   3a3bc:			; <UNDEFINED> instruction: 0x461cbd70
   3a3c0:	stmdavs	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   3a3c4:	svclt	0x0000bd70
   3a3c8:			; <UNDEFINED> instruction: 0x00036db2
   3a3cc:	svclt	0x00182800
   3a3d0:	eorle	r2, r7, r0, lsl #20
   3a3d4:	stmdavc	sp, {r4, r5, sl, ip, sp, pc}
   3a3d8:	adcmi	r7, ip, #4, 16	; 0x40000
   3a3dc:	svclt	0x0088d009
   3a3e0:	stmdale	r2, {r8, fp, sp, lr}
   3a3e4:	stmdbvs	r0, {r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   3a3e8:	strdlt	sp, [r0, #39]	; 0x27
   3a3ec:	adcmi	r7, ip, #4, 16	; 0x40000
   3a3f0:	ldmdavs	ip, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   3a3f4:			; <UNDEFINED> instruction: 0xf1043a01
   3a3f8:	andsvs	r0, ip, r1, lsl #8
   3a3fc:	stmibvs	r4, {r4, ip, lr, pc}
   3a400:	stmdavc	sp, {r2, r5, r8, ip, sp, pc}^
   3a404:	tstcc	r1, r0, lsr #12
   3a408:	strb	r7, [r6, r4, lsr #16]!
   3a40c:	strmi	lr, [r2, #-2512]	; 0xfffff630
   3a410:	mvnsvc	pc, #82837504	; 0x4f00000
   3a414:	addsmi	r2, sp, #0, 4
   3a418:	addsmi	fp, r4, #8, 30
   3a41c:	andcs	sp, r0, r0, lsl #2
   3a420:			; <UNDEFINED> instruction: 0x4770bc30
   3a424:	ldrbmi	r2, [r0, -r0]!
   3a428:	mvnsmi	lr, #737280	; 0xb4000
   3a42c:	ldrmi	r4, [r1], r5, lsl #12
   3a430:	bmi	d4bc78 <tcgetattr@plt+0xd4451c>
   3a434:	ldrmi	r4, [r8], ip, lsl #12
   3a438:	blmi	d0bca4 <tcgetattr@plt+0xd04548>
   3a43c:	addlt	r4, r5, sl, ror r4
   3a440:	ldmpl	r3, {r9, sl, sp}^
   3a444:	movwls	r6, #14363	; 0x381b
   3a448:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3a44c:	stc2l	7, cr15, [r4, #-936]	; 0xfffffc58
   3a450:	strtmi	r4, [r0], -r7, lsl #12
   3a454:	svc	0x0076f7cc
   3a458:	strtmi	sl, [r1], -r2, lsl #22
   3a45c:	strmi	r9, [r2], -r2, lsl #12
   3a460:	andeq	pc, r8, #13959168	; 0xd50000
   3a464:			; <UNDEFINED> instruction: 0xffb2f7ff
   3a468:			; <UNDEFINED> instruction: 0x4606b1b8
   3a46c:	strtmi	r4, [r1], -r7, lsr #16
   3a470:	ldrbtmi	r4, [r8], #-1610	; 0xfffff9b6
   3a474:	strls	r4, [r0, -r3, asr #12]
   3a478:	cdp2	7, 10, cr15, cr0, cr12, {7}
   3a47c:	stmdals	r2, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
   3a480:	blmi	88cd14 <tcgetattr@plt+0x8855b8>
   3a484:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3a488:	blls	1144f8 <tcgetattr@plt+0x10cd9c>
   3a48c:			; <UNDEFINED> instruction: 0xf04f405a
   3a490:	teqle	r4, r0, lsl #6
   3a494:	pop	{r0, r2, ip, sp, pc}
   3a498:	ldmdami	lr, {r4, r5, r6, r7, r8, r9, pc}
   3a49c:	strls	r4, [r0, -sl, asr #12]
   3a4a0:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
   3a4a4:			; <UNDEFINED> instruction: 0xf7ec4621
   3a4a8:			; <UNDEFINED> instruction: 0xf505fe89
   3a4ac:	strcs	r7, [r0], -r2, lsl #10
   3a4b0:	ldrbvc	pc, [lr, pc, asr #12]!	; <UNPREDICTABLE>
   3a4b4:	cmnlt	r8, r8, lsr #16
   3a4b8:	stmdavc	r2!, {r0, r1, fp, ip, sp, lr}
   3a4bc:	mulsle	r5, sl, r2
   3a4c0:			; <UNDEFINED> instruction: 0xf100bf38
   3a4c4:	mvnsle	r0, #16, 10	; 0x4000000
   3a4c8:			; <UNDEFINED> instruction: 0xf100bf88
   3a4cc:	stmdavs	r8!, {r2, r4, r8, sl}
   3a4d0:	mvnsle	r2, r0, lsl #16
   3a4d4:	andcs	r2, r1, r0, lsr #2
   3a4d8:	cdp2	0, 10, cr15, cr2, cr14, {0}
   3a4dc:	stmdavc	r3!, {r3, r5, sp, lr}
   3a4e0:	strvs	lr, [r2, -r0, asr #19]
   3a4e4:	stmdavc	r2!, {r0, r1, ip, sp, lr}
   3a4e8:			; <UNDEFINED> instruction: 0xd1e9429a
   3a4ec:	tstlt	fp, r3, ror #16
   3a4f0:			; <UNDEFINED> instruction: 0xf1003401
   3a4f4:	bfi	r0, r8, #10, #20
   3a4f8:	stmdals	r2, {r6, r7, r8, fp, sp, lr, pc}
   3a4fc:			; <UNDEFINED> instruction: 0xf7cce7c0
   3a500:	svclt	0x0000ed78
   3a504:	andeq	r8, r3, r8, asr r7
   3a508:	andeq	r0, r0, r8, ror r3
   3a50c:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   3a510:	andeq	r8, r3, r0, lsl r7
   3a514:			; <UNDEFINED> instruction: 0x0001e2b6
   3a518:			; <UNDEFINED> instruction: 0x4604b510
   3a51c:	smlabblt	r8, r0, r9, r6
   3a520:			; <UNDEFINED> instruction: 0xfffaf7ff
   3a524:	tstlt	r8, r0, lsr #18
   3a528:			; <UNDEFINED> instruction: 0xfff6f7ff
   3a52c:	tstlt	r8, r0, ror #18
   3a530:			; <UNDEFINED> instruction: 0xfff2f7ff
   3a534:	pop	{r5, r9, sl, lr}
   3a538:			; <UNDEFINED> instruction: 0xf7cc4010
   3a53c:	svclt	0x0000bceb
   3a540:	ldrbmi	lr, [r0, sp, lsr #18]!
   3a544:			; <UNDEFINED> instruction: 0xf8dfb08a
   3a548:	strmi	lr, [r2], r8, asr #2
   3a54c:	strmi	r6, [ip], -r5, lsl #16
   3a550:	ldrbtmi	r9, [lr], #3859	; 0xf13
   3a554:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   3a558:			; <UNDEFINED> instruction: 0xf8dd4690
   3a55c:	ldrmi	r9, [lr], -r8, asr #32
   3a560:	ldrmi	r4, [r3], -sp, asr #16
   3a564:	stmib	sp, {r0, r3, r5, fp, sp, lr}^
   3a568:	ldrbtmi	r4, [r8], #-1792	; 0xfffff900
   3a56c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   3a570:	ldrdgt	pc, [r0], -ip
   3a574:	eorgt	pc, r4, sp, asr #17
   3a578:	stceq	0, cr15, [r0], {79}	; 0x4f
   3a57c:	cdp2	7, 1, cr15, cr14, cr12, {7}
   3a580:			; <UNDEFINED> instruction: 0xf8da2300
   3a584:	strbmi	r0, [r2], -r8, lsl #4
   3a588:	andcc	pc, r0, r9, asr #17
   3a58c:	strbmi	r4, [fp], -r1, lsr #12
   3a590:			; <UNDEFINED> instruction: 0xff1cf7ff
   3a594:	ldmib	r0, {r4, r7, r8, r9, ip, sp, pc}^
   3a598:			; <UNDEFINED> instruction: 0xf64f2302
   3a59c:			; <UNDEFINED> instruction: 0x468271fe
   3a5a0:	addmi	r2, fp, #0
   3a5a4:	addmi	fp, r2, #8, 30
   3a5a8:			; <UNDEFINED> instruction: 0xf8dfd028
   3a5ac:			; <UNDEFINED> instruction: 0x465480f0
   3a5b0:	strd	r4, [r1], -r8
   3a5b4:	movwcs	lr, #10708	; 0x29d4
   3a5b8:	strbmi	r6, [r0], -r9, lsr #16
   3a5bc:	ldc2l	7, cr15, [lr, #944]!	; 0x3b0
   3a5c0:			; <UNDEFINED> instruction: 0x2c0069a4
   3a5c4:	blx	fee2eda4 <tcgetattr@plt+0xfee27648>
   3a5c8:			; <UNDEFINED> instruction: 0xf8daf787
   3a5cc:	ldmdbeq	pc!, {r3, r4, ip, sp}^	; <UNPREDICTABLE>
   3a5d0:	svclt	0x00082b00
   3a5d4:	stmiblt	pc!, {r8, r9, sl, sp}^	; <UNPREDICTABLE>
   3a5d8:	movwcs	lr, #10714	; 0x29da
   3a5dc:	stmib	r6, {r5, r9, sl, lr}^
   3a5e0:	bmi	c031e8 <tcgetattr@plt+0xbfba8c>
   3a5e4:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   3a5e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a5ec:	subsmi	r9, sl, r9, lsl #22
   3a5f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3a5f4:	andlt	sp, sl, sl, asr #2
   3a5f8:			; <UNDEFINED> instruction: 0x87f0e8bd
   3a5fc:			; <UNDEFINED> instruction: 0x464a4633
   3a600:	strtmi	r4, [r0], -r1, asr #12
   3a604:	cdp2	0, 15, cr15, cr12, cr14, {0}
   3a608:	rscle	r2, sl, r0, lsl #16
   3a60c:	svclt	0x00082801
   3a610:	tstle	r1, r0, lsl #30
   3a614:	strb	r2, [r4, r1]!
   3a618:	beq	376a54 <tcgetattr@plt+0x36f2f8>
   3a61c:	ldrbmi	r7, [r0], -r1, lsr #16
   3a620:			; <UNDEFINED> instruction: 0xffd4f004
   3a624:			; <UNDEFINED> instruction: 0xf89dbb78
   3a628:	strbmi	r3, [r3, #-31]	; 0xffffffe1
   3a62c:	andcc	pc, r0, r9, asr #17
   3a630:	blcs	b06d4 <tcgetattr@plt+0xa8f78>
   3a634:	strtmi	fp, [r0], r8, lsl #31
   3a638:	strbmi	sp, [r7], -r5, lsr #18
   3a63c:			; <UNDEFINED> instruction: 0xf8184650
   3a640:	strcc	r1, [r2, -r1, lsl #30]
   3a644:			; <UNDEFINED> instruction: 0xff6ef004
   3a648:	mulscc	pc, sp, r8	; <UNPREDICTABLE>
   3a64c:	adcsmi	r1, fp, #64512	; 0xfc00
   3a650:	stmdacs	r1, {r0, r1, r4, r5, r6, r7, fp, ip, lr, pc}
   3a654:	stmdbge	r2, {r0, r1, r2, r4, r8, ip, lr, pc}
   3a658:			; <UNDEFINED> instruction: 0xf0044650
   3a65c:	stmdacs	r1, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3a660:	bls	eeaac <tcgetattr@plt+0xe7350>
   3a664:	stmdami	pc, {r0, r1, r5, r9, sl, lr}	; <UNPREDICTABLE>
   3a668:	stmdavs	r9!, {sl, sp}
   3a66c:	rsbsvs	r4, r4, r8, ror r4
   3a670:	eorsvs	r9, r2, r1, lsl #8
   3a674:			; <UNDEFINED> instruction: 0xf89d9200
   3a678:			; <UNDEFINED> instruction: 0xf7ec201f
   3a67c:			; <UNDEFINED> instruction: 0x4620fd9f
   3a680:	svccs	0x0000e7af
   3a684:			; <UNDEFINED> instruction: 0xf04fd0c6
   3a688:			; <UNDEFINED> instruction: 0xe7aa30ff
   3a68c:	ldc	7, cr15, [r0], #816	; 0x330
   3a690:	andeq	r8, r3, r2, asr #12
   3a694:	andeq	r0, r0, r8, ror r3
   3a698:	andeq	lr, r1, r6, lsr #4
   3a69c:	andeq	lr, r1, r8, lsl #4
   3a6a0:	andeq	r8, r3, lr, lsr #11
   3a6a4:	andeq	lr, r1, r4, ror #2
   3a6a8:			; <UNDEFINED> instruction: 0x4605b5f8
   3a6ac:	andeq	pc, r8, #208, 16	; 0xd00000
   3a6b0:	ldrbtmi	r4, [lr], #-3628	; 0xfffff1d4
   3a6b4:			; <UNDEFINED> instruction: 0xf7ffb108
   3a6b8:	stcmi	15, cr15, [fp], #-188	; 0xffffff44
   3a6bc:	stmdbmi	fp!, {r0, r1, r3, r4, r8, r9, sp}
   3a6c0:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
   3a6c4:	andcs	pc, r8, #12910592	; 0xc50000
   3a6c8:			; <UNDEFINED> instruction: 0xf5044479
   3a6cc:	ldmdblt	r3!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr}
   3a6d0:			; <UNDEFINED> instruction: 0xd00b42bc
   3a6d4:	svcne	0x0010f854
   3a6d8:	blcs	5870c <tcgetattr@plt+0x50fb0>
   3a6dc:	ldmib	r4, {r3, r4, r5, r6, r7, ip, lr, pc}^
   3a6e0:	strtmi	r2, [r8], -r2, lsl #6
   3a6e4:	mcr2	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   3a6e8:	ldrhle	r4, [r3, #44]!	; 0x2c
   3a6ec:	cmpcs	r4, r0, lsr #24
   3a6f0:			; <UNDEFINED> instruction: 0xf504447c
   3a6f4:	and	r6, r3, r7, lsl #14
   3a6f8:			; <UNDEFINED> instruction: 0xd01042bc
   3a6fc:	svcne	0x0010f854
   3a700:	ldrdeq	pc, [r0, r5]!
   3a704:	ldc2	0, cr15, [r4], {0}
   3a708:	blcs	5871c <tcgetattr@plt+0x50fc0>
   3a70c:			; <UNDEFINED> instruction: 0x4601d0f4
   3a710:	movwcs	lr, #10708	; 0x29d4
   3a714:			; <UNDEFINED> instruction: 0xf7ff4628
   3a718:	adcsmi	pc, ip, #2160	; 0x870
   3a71c:	blmi	5aeedc <tcgetattr@plt+0x5a7780>
   3a720:	ldmpl	r3!, {r0, r2, r4, r8, fp, lr}^
   3a724:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3a728:	blx	ff0786ee <tcgetattr@plt+0xff070f92>
   3a72c:			; <UNDEFINED> instruction: 0xf7f0b1c8
   3a730:			; <UNDEFINED> instruction: 0x4606f8db
   3a734:	ldrtmi	fp, [r0], -r8, lsr #3
   3a738:			; <UNDEFINED> instruction: 0xf8e8f7f0
   3a73c:	ldrtmi	r4, [r0], -r4, lsl #12
   3a740:			; <UNDEFINED> instruction: 0xf8e6f7f0
   3a744:	andpl	pc, r0, #20, 2
   3a748:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3a74c:	stmdavs	r1, {r0, r1, r3, r4, r6, r8, lr}
   3a750:			; <UNDEFINED> instruction: 0xf7ff4628
   3a754:	ldrtmi	pc, [r0], -r9, ror #28	; <UNPREDICTABLE>
   3a758:			; <UNDEFINED> instruction: 0xf8d6f7f0
   3a75c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3a760:	ldfltp	f5, [r8, #932]!	; 0x3a4
   3a764:	andeq	r8, r3, r2, ror #9
   3a768:	andeq	r6, r3, r2, lsr #23
   3a76c:	andeq	r6, r1, r0, lsl r8
   3a770:	muleq	r1, r4, r3
   3a774:	andeq	r0, r0, r8, ror #7
   3a778:	andeq	r4, r1, r0, lsr r6
   3a77c:	andeq	pc, r8, #208, 16	; 0xd00000
   3a780:	svclt	0x0000e6ca
   3a784:	svcmi	0x00f0e92d
   3a788:			; <UNDEFINED> instruction: 0xf8dfb0b5
   3a78c:			; <UNDEFINED> instruction: 0xf10d5774
   3a790:			; <UNDEFINED> instruction: 0xf8df0938
   3a794:			; <UNDEFINED> instruction: 0xf10d3770
   3a798:	ldrbtmi	r0, [sp], #-2096	; 0xfffff7d0
   3a79c:	subscs	r4, r0, #4, 12	; 0x400000
   3a7a0:	stmiapl	fp!, {r8, sp}^
   3a7a4:			; <UNDEFINED> instruction: 0xf8d44648
   3a7a8:	ldmdavs	fp, {sp, pc}
   3a7ac:			; <UNDEFINED> instruction: 0xf04f9333
   3a7b0:			; <UNDEFINED> instruction: 0xf8df0300
   3a7b4:			; <UNDEFINED> instruction: 0xf7cc7754
   3a7b8:	tstcs	r0, r0, lsr lr
   3a7bc:	ldrbtmi	r4, [pc], #-1600	; 3a7c4 <tcgetattr@plt+0x33068>
   3a7c0:	ldcl	7, cr15, [lr], #816	; 0x330
   3a7c4:	ldrdeq	pc, [r8], r4
   3a7c8:	mvnscc	pc, pc, asr #32
   3a7cc:			; <UNDEFINED> instruction: 0xf7cc9703
   3a7d0:			; <UNDEFINED> instruction: 0x4606eb90
   3a7d4:	ldrdeq	pc, [r8], r4
   3a7d8:	cdp	7, 7, cr15, cr10, cr12, {6}
   3a7dc:	strcs	fp, [r0, -r8, lsl #19]
   3a7e0:			; <UNDEFINED> instruction: 0x2728f8df
   3a7e4:			; <UNDEFINED> instruction: 0x371cf8df
   3a7e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3a7ec:	blls	d1485c <tcgetattr@plt+0xd0d100>
   3a7f0:			; <UNDEFINED> instruction: 0xf04f405a
   3a7f4:			; <UNDEFINED> instruction: 0xf0400300
   3a7f8:			; <UNDEFINED> instruction: 0x46388359
   3a7fc:	pop	{r0, r2, r4, r5, ip, sp, pc}
   3a800:			; <UNDEFINED> instruction: 0x46038ff0
   3a804:	strmi	r4, [r5], -r2, lsl #12
   3a808:			; <UNDEFINED> instruction: 0x0704f8df
   3a80c:	ldrdne	pc, [r0], -sl
   3a810:			; <UNDEFINED> instruction: 0x96004478
   3a814:	ldc2l	7, cr15, [r2], {236}	; 0xec
   3a818:	movwls	r2, #37632	; 0x9300
   3a81c:	bcs	7188ec <tcgetattr@plt+0x711190>
   3a820:	stfcsd	f5, [r1, #-388]	; 0xfffffe7c
   3a824:	rschi	pc, r7, r0
   3a828:	bcs	17989f8 <tcgetattr@plt+0x179129c>
   3a82c:	teqhi	sp, r0	; <UNPREDICTABLE>
   3a830:	bcs	17148bc <tcgetattr@plt+0x170d160>
   3a834:			; <UNDEFINED> instruction: 0xf0409105
   3a838:	stfcsd	f0, [r2, #-256]	; 0xffffff00
   3a83c:	addhi	pc, r2, #0
   3a840:	bcs	1018b10 <tcgetattr@plt+0x10113b4>
   3a844:	teqhi	r9, r0, asr #32	; <UNPREDICTABLE>
   3a848:			; <UNDEFINED> instruction: 0xf0002d03
   3a84c:	lfmne	f0, 1, [r1], #492	; 0x1ec
   3a850:	addeq	pc, fp, sp, lsl #2
   3a854:	and	r1, r7, pc, ror #29
   3a858:			; <UNDEFINED> instruction: 0xf000429f
   3a85c:	movwcc	r8, #4723	; 0x1273
   3a860:	svccs	0x0001f800
   3a864:	eorsle	r2, sl, pc, lsr fp
   3a868:	svccs	0x0001f811
   3a86c:	mvnsle	r2, r3, ror #20
   3a870:	stmdbge	sl, {r2, r4, r5, r9, fp, sp, pc}
   3a874:	movwcc	r1, #18640	; 0x48d0
   3a878:	movwls	r2, #37386	; 0x920a
   3a87c:			; <UNDEFINED> instruction: 0xf8002300
   3a880:	stmdage	r3!, {r2, r6, sl, fp, ip, sp}
   3a884:			; <UNDEFINED> instruction: 0xf7cc9103
   3a888:	blls	2f5dc0 <tcgetattr@plt+0x2ee664>
   3a88c:	ldmdavc	sl, {r0, r1, r8, fp, ip, pc}
   3a890:			; <UNDEFINED> instruction: 0x46072a3b
   3a894:	sbcshi	pc, r2, #0
   3a898:			; <UNDEFINED> instruction: 0xf8df2706
   3a89c:			; <UNDEFINED> instruction: 0x46395678
   3a8a0:			; <UNDEFINED> instruction: 0xf5044620
   3a8a4:	ldrbtmi	r7, [sp], #-3044	; 0xfffff41c
   3a8a8:	stc2l	0, cr15, [r0], #4
   3a8ac:	streq	lr, [r7, #2821]	; 0xb05
   3a8b0:			; <UNDEFINED> instruction: 0xf8df9b05
   3a8b4:			; <UNDEFINED> instruction: 0xf8d50664
   3a8b8:	ldmdavs	r9, {r5, r6, r7, r8, sl, ip, lr}
   3a8bc:	bls	28baa4 <tcgetattr@plt+0x284348>
   3a8c0:	strls	r4, [r0, #-1587]	; 0xfffff9cd
   3a8c4:	ldc2l	7, cr15, [sl], #-944	; 0xfffffc50
   3a8c8:			; <UNDEFINED> instruction: 0xf64f2200
   3a8cc:			; <UNDEFINED> instruction: 0x461773fe
   3a8d0:			; <UNDEFINED> instruction: 0xf8da920a
   3a8d4:	ldrmi	r1, [r8], r0
   3a8d8:	movwls	r9, #47625	; 0xba09
   3a8dc:	ldmdavc	r2!, {r4, r5, sp, lr, pc}
   3a8e0:			; <UNDEFINED> instruction: 0xf0002a1b
   3a8e4:			; <UNDEFINED> instruction: 0xf50480ea
   3a8e8:	movwls	r7, #17380	; 0x43e4
   3a8ec:			; <UNDEFINED> instruction: 0xb010f8dd
   3a8f0:	stmdbge	r9, {r8, r9, sl, sp}
   3a8f4:	tstls	r5, sl, lsl #22
   3a8f8:	tstls	r0, sl, lsr #12
   3a8fc:	ldrtmi	r4, [r1], -r0, lsr #12
   3a900:	movwls	r9, #18177	; 0x4701
   3a904:	mrc2	7, 0, pc, cr12, cr15, {7}
   3a908:			; <UNDEFINED> instruction: 0xf0002800
   3a90c:	stmdacs	r1, {r0, r1, r3, r4, r6, r9, pc}
   3a910:	ldmdavc	r0!, {r1, r2, r4, r5, r6, ip, lr, pc}
   3a914:	blls	145d20 <tcgetattr@plt+0x13e5c4>
   3a918:	andseq	pc, fp, #160, 2	; 0x28
   3a91c:			; <UNDEFINED> instruction: 0xf282fab2
   3a920:	subsne	lr, r2, #323584	; 0x4f000
   3a924:	andcs	fp, r0, #152, 30	; 0x260
   3a928:			; <UNDEFINED> instruction: 0xf0402a00
   3a92c:			; <UNDEFINED> instruction: 0xf8da825a
   3a930:	sbclt	r1, r7, #0
   3a934:			; <UNDEFINED> instruction: 0xf04f2201
   3a938:	andls	r0, r9, #0, 16
   3a93c:	stmdavc	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3a940:	ldrbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   3a944:	stmib	sp, {r0, r1, r4, r5, r9, sl, lr}^
   3a948:	ldrbtmi	r7, [r8], #-2048	; 0xfffff800
   3a94c:	ldc2	7, cr15, [r6], #-944	; 0xfffffc50
   3a950:	msrcs	CPSR_sxc, r4	; <illegal shifter operand>
   3a954:	stflsd	f3, [fp, #-520]	; 0xfffffdf8
   3a958:	stmdals	sl, {r1, r4, r6, r7, r9, ip, sp, pc}
   3a95c:	vld2.8	{d2-d5}, [r5], r0
   3a960:	addsmi	r3, r9, #120, 2
   3a964:	addsmi	fp, r0, #8, 30
   3a968:	vst4.8	{d13,d15,d17,d19}, [r5], r6
   3a96c:	orrcs	r3, r5, #120, 10	; 0x1e000000
   3a970:	vabal.s8	<illegal reg q12.5>, d1, d11
   3a974:	movwls	r0, #41728	; 0xa300
   3a978:			; <UNDEFINED> instruction: 0xf8d49909
   3a97c:			; <UNDEFINED> instruction: 0xf7cc0088
   3a980:	ldrbmi	lr, [r8], -r4, lsl #29
   3a984:	bl	10788bc <tcgetattr@plt+0x1071160>
   3a988:			; <UNDEFINED> instruction: 0xf0402800
   3a98c:	ldmib	sp, {r2, r3, r4, r5, r7, r8, pc}^
   3a990:	strcs	r0, [r1], -sl, lsl #2
   3a994:	vabdl.s8	q9, d1, d0
   3a998:	adcsmi	r0, r9, #0, 12
   3a99c:			; <UNDEFINED> instruction: 0x319cf8d4
   3a9a0:	adcsmi	fp, r0, #8, 30
   3a9a4:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
   3a9a8:	orrscc	pc, ip, r4, asr #17
   3a9ac:			; <UNDEFINED> instruction: 0x81aff000
   3a9b0:	svclt	0x00082900
   3a9b4:	svcpl	0x0080f1b0
   3a9b8:			; <UNDEFINED> instruction: 0x81b2f000
   3a9bc:	mvnsvc	pc, #82837504	; 0x4f00000
   3a9c0:			; <UNDEFINED> instruction: 0xf04f4299
   3a9c4:	svclt	0x00080200
   3a9c8:	mulsle	r2, r0, r2
   3a9cc:			; <UNDEFINED> instruction: 0xf00e2058
   3a9d0:	ldmib	sp, {r0, r2, r3, sl, fp, ip, sp, lr, pc}^
   3a9d4:	strbmi	r4, [r9], -sl, lsl #10
   3a9d8:			; <UNDEFINED> instruction: 0x46062250
   3a9dc:	strmi	lr, [r2, #-2272]	; 0xfffff720
   3a9e0:	b	fee78918 <tcgetattr@plt+0xfee711bc>
   3a9e4:			; <UNDEFINED> instruction: 0x46504631
   3a9e8:	blx	df89d0 <tcgetattr@plt+0xdf1274>
   3a9ec:			; <UNDEFINED> instruction: 0xf0002800
   3a9f0:	strcs	r8, [r1, -r4, lsr #3]
   3a9f4:			; <UNDEFINED> instruction: 0xf504e6f4
   3a9f8:	movwls	r7, #17380	; 0x43e4
   3a9fc:			; <UNDEFINED> instruction: 0xb010f8dd
   3aa00:	ldreq	pc, [ip, #-2271]	; 0xfffff721
   3aa04:			; <UNDEFINED> instruction: 0xf8da4633
   3aa08:	strtmi	r1, [sl], -r0
   3aa0c:			; <UNDEFINED> instruction: 0xf7ec4478
   3aa10:			; <UNDEFINED> instruction: 0xf8d4fbd5
   3aa14:			; <UNDEFINED> instruction: 0xf017719c
   3aa18:	andle	r0, pc, r4, lsl #14
   3aa1c:			; <UNDEFINED> instruction: 0xf7cc4658
   3aa20:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   3aa24:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
   3aa28:	andcs	r2, r0, #1073741824	; 0x40000000
   3aa2c:			; <UNDEFINED> instruction: 0x460f4658
   3aa30:	b	478968 <tcgetattr@plt+0x47120c>
   3aa34:			; <UNDEFINED> instruction: 0xf43f2800
   3aa38:			; <UNDEFINED> instruction: 0xe6d0af5c
   3aa3c:	vst1.8	{d25-d26}, [pc], r3
   3aa40:			; <UNDEFINED> instruction: 0xf8df757a
   3aa44:			; <UNDEFINED> instruction: 0xf8df34e0
   3aa48:	ldmpl	r3, {r5, r6, r7, sl, ip}^
   3aa4c:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3aa50:			; <UNDEFINED> instruction: 0xf8caf7f0
   3aa54:	bicspl	pc, r3, #68, 12	; 0x4400000
   3aa58:	msreq	SPSR_x, #268435468	; 0x1000000c
   3aa5c:	movwcs	pc, #2947	; 0xb83	; <UNPREDICTABLE>
   3aa60:	strmi	r1, [r1], -r2, asr #15
   3aa64:	bl	ff0cc3cc <tcgetattr@plt+0xff0c4c70>
   3aa68:	movwls	r1, #50083	; 0xc3a3
   3aa6c:	tstne	r3, #5120	; 0x1400	; <UNPREDICTABLE>
   3aa70:	vqrdmulh.s<illegal width 8>	d15, d3, d5
   3aa74:			; <UNDEFINED> instruction: 0xf7cc930d
   3aa78:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
   3aa7c:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
   3aa80:	strtcc	pc, [r8], #2271	; 0x8df
   3aa84:			; <UNDEFINED> instruction: 0xf04f2200
   3aa88:			; <UNDEFINED> instruction: 0x465831ff
   3aa8c:	strls	r4, [r0], #-1147	; 0xfffffb85
   3aa90:	ldc	7, cr15, [ip, #-816]!	; 0xfffffcd0
   3aa94:	ldrbmi	r4, [r8], -r1, asr #12
   3aa98:	bl	ff2f89d0 <tcgetattr@plt+0xff2f1274>
   3aa9c:			; <UNDEFINED> instruction: 0x319cf8d4
   3aaa0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   3aaa4:	orrscc	pc, ip, r4, asr #17
   3aaa8:	stccs	6, cr14, [r2, #-616]	; 0xfffffd98
   3aaac:	ldmvc	r3!, {r0, r1, r5, r7, ip, lr, pc}
   3aab0:			; <UNDEFINED> instruction: 0xf0002b35
   3aab4:	stmdavs	r3!, {r1, r2, r4, r5, r7, pc}
   3aab8:	ldmdavc	r3!, {r0, r2, r8, r9, ip, pc}^
   3aabc:			; <UNDEFINED> instruction: 0xf47f2b5b
   3aac0:	stccs	15, cr10, [r2, #-72]	; 0xffffffb8
   3aac4:	ldmvc	r3!, {r0, r1, r2, r4, r7, ip, lr, pc}
   3aac8:			; <UNDEFINED> instruction: 0xf0002b4d
   3aacc:	blcs	f5afcc <tcgetattr@plt+0xf53870>
   3aad0:	svcge	0x0009f47f
   3aad4:	addsmi	r2, sp, #201326592	; 0xc000000
   3aad8:	stmible	ip, {r0, r3, r8, r9, ip, pc}
   3aadc:	ldcne	14, cr1, [r2], #416	; 0x1a0
   3aae0:			; <UNDEFINED> instruction: 0xf1c64430
   3aae4:	strcs	r0, [r0, -r2, lsl #24]
   3aae8:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   3aaec:			; <UNDEFINED> instruction: 0xf1a3e00b
   3aaf0:	stmdbcs	r9, {r4, r5, r8}
   3aaf4:	mrcge	6, 7, APSR_nzcv, cr7, cr15, {1}
   3aaf8:	strcc	pc, [r7, -lr, lsl #22]
   3aafc:			; <UNDEFINED> instruction: 0xf1a74282
   3ab00:			; <UNDEFINED> instruction: 0xf43f0730
   3ab04:	bl	3668ec <tcgetattr@plt+0x35f190>
   3ab08:	tstls	r9, r2, lsl #2
   3ab0c:	svccc	0x0001f812
   3ab10:	mvnle	r2, fp, lsr fp
   3ab14:	strls	r4, [r4, -sp, lsl #5]
   3ab18:			; <UNDEFINED> instruction: 0xf101bf81
   3ab1c:	ldmibne	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
   3ab20:	bleq	76c64 <tcgetattr@plt+0x6f508>
   3ab24:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   3ab28:	strb	sp, [r4, -ip, lsl #16]!
   3ab2c:	teqeq	r0, r2, lsr #3	; <UNPREDICTABLE>
   3ab30:			; <UNDEFINED> instruction: 0xf63f2909
   3ab34:	blx	3e669e <tcgetattr@plt+0x3def42>
   3ab38:	addmi	r2, r3, #11264	; 0x2c00
   3ab3c:	bleq	c771f0 <tcgetattr@plt+0xc6fa94>
   3ab40:	svcge	0x0059f43f
   3ab44:	tsteq	r3, ip, lsl #22
   3ab48:			; <UNDEFINED> instruction: 0xf8139109
   3ab4c:	bcs	f06758 <tcgetattr@plt+0xefeffc>
   3ab50:	addmi	sp, sp, #236, 2	; 0x3b
   3ab54:	svcge	0x004ff67f
   3ab58:			; <UNDEFINED> instruction: 0xf8cd1e4b
   3ab5c:	ldrtmi	fp, [r3], #-24	; 0xffffffe8
   3ab60:			; <UNDEFINED> instruction: 0xf04f2100
   3ab64:	strmi	r0, [r3], sl, lsl #28
   3ab68:			; <UNDEFINED> instruction: 0xf1a7e00b
   3ab6c:	bcs	27b434 <tcgetattr@plt+0x273cd8>
   3ab70:	mrcge	6, 5, APSR_nzcv, cr9, cr15, {1}
   3ab74:	tstvc	r1, lr, lsl #22	; <UNPREDICTABLE>
   3ab78:			; <UNDEFINED> instruction: 0xf1a1455b
   3ab7c:			; <UNDEFINED> instruction: 0xf43f0130
   3ab80:	bl	366870 <tcgetattr@plt+0x35f114>
   3ab84:	andls	r0, r9, #805306368	; 0x30000000
   3ab88:	svcvc	0x0001f813
   3ab8c:	sbcseq	pc, pc, r7
   3ab90:	mvnle	r2, sp, asr #16
   3ab94:	stmiami	r6!, {r0, r2, r8, r9, fp, ip, pc}^
   3ab98:			; <UNDEFINED> instruction: 0xb018f8dd
   3ab9c:	tstls	r6, r8, ror r4
   3aba0:			; <UNDEFINED> instruction: 0x46336819
   3aba4:	blx	2f8b5e <tcgetattr@plt+0x2f1402>
   3aba8:	svceq	0x0000f1bb
   3abac:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {1}
   3abb0:	blcs	617d0 <tcgetattr@plt+0x5a074>
   3abb4:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {1}
   3abb8:	svccs	0x006d9b06
   3abbc:	ldrdne	pc, [r0], -sl
   3abc0:	ldrbcc	pc, [pc, #267]!	; 3acd3 <tcgetattr@plt+0x33577>	; <UNPREDICTABLE>
   3abc4:	mvnscc	pc, #-1073741824	; 0xc0000000
   3abc8:	movwls	r9, #14857	; 0x3a09
   3abcc:	cmnhi	r2, r0	; <UNPREDICTABLE>
   3abd0:			; <UNDEFINED> instruction: 0xf5049b04
   3abd4:	ldrtmi	r7, [ip], r4, ror #23
   3abd8:			; <UNDEFINED> instruction: 0xf04f9803
   3abdc:	vmull.p8	q8, d1, d5
   3abe0:			; <UNDEFINED> instruction: 0xf8cd0e00
   3abe4:			; <UNDEFINED> instruction: 0xf04fc07c
   3abe8:	ldrls	r0, [r4, #-3072]	; 0xfffff400
   3abec:	tsteq	r5, #3358720	; 0x334000
   3abf0:	stmdals	r4, {r0, r1, r2, r4, r5, r6, r9, sl, lr}
   3abf4:			; <UNDEFINED> instruction: 0xf8cd46e0
   3abf8:			; <UNDEFINED> instruction: 0xf8cde028
   3abfc:	eorls	ip, r0, ip, lsr #32
   3ac00:	asrseq	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   3ac04:	asrspl	pc, r4, #17	; <UNPREDICTABLE>
   3ac08:			; <UNDEFINED> instruction: 0xf8d49017
   3ac0c:			; <UNDEFINED> instruction: 0x901801b4
   3ac10:			; <UNDEFINED> instruction: 0xf8c49803
   3ac14:			; <UNDEFINED> instruction: 0xf8d401b4
   3ac18:			; <UNDEFINED> instruction: 0xf8c401b8
   3ac1c:			; <UNDEFINED> instruction: 0x901931b8
   3ac20:	stccs	6, cr14, [r3, #-568]	; 0xfffffdc8
   3ac24:	mcrge	4, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   3ac28:	blcs	cd8ffc <tcgetattr@plt+0xcd18a0>
   3ac2c:	svcge	0x0043f47f
   3ac30:			; <UNDEFINED> instruction: 0xf43f2d04
   3ac34:	ldmdbvc	r3!, {r5, r6, r7, r9, sl, fp, sp, pc}
   3ac38:			; <UNDEFINED> instruction: 0xf47f2b3b
   3ac3c:			; <UNDEFINED> instruction: 0xf504af3c
   3ac40:	stccs	3, cr7, [r5, #-912]	; 0xfffffc70
   3ac44:	ldrmi	r9, [sl], -r4, lsl #6
   3ac48:			; <UNDEFINED> instruction: 0xf43f469b
   3ac4c:	ldcne	14, cr10, [r3, #-860]!	; 0xfffffca4
   3ac50:	ldrmi	r2, [r7], -r5
   3ac54:	stmdacs	r5, {r2, r3, sp, lr, pc}
   3ac58:			; <UNDEFINED> instruction: 0xf813d006
   3ac5c:	ldmdbcs	fp, {r0, sl, fp, ip}
   3ac60:	bcs	176a888 <tcgetattr@plt+0x176312c>
   3ac64:	adcshi	pc, r4, r0
   3ac68:	addmi	r3, r5, #1
   3ac6c:	adcshi	pc, r0, r0, asr #4
   3ac70:	svccs	0x0001f813
   3ac74:	mvnle	r2, r7, lsl #20
   3ac78:	strls	r4, [r4, -r5, lsl #5]
   3ac7c:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {1}
   3ac80:	stmdacc	r5, {r0, r1, r6, sl, fp, ip}
   3ac84:			; <UNDEFINED> instruction: 0xf1069309
   3ac88:	tstle	r3, r5, lsl #6
   3ac8c:	stmdacc	r1, {r2, r3, r4, r9, sl, sp, lr, pc}
   3ac90:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {1}
   3ac94:	movwcc	r4, #5784	; 0x1698
   3ac98:	mulcs	r0, r8, r8
   3ac9c:	mvnsle	r2, fp, lsr sl
   3aca0:			; <UNDEFINED> instruction: 0xf67f2801
   3aca4:	mcrne	14, 2, sl, cr2, cr1, {0}
   3aca8:			; <UNDEFINED> instruction: 0xf00e9203
   3acac:			; <UNDEFINED> instruction: 0xf108fa9f
   3acb0:	bls	fb0bc <tcgetattr@plt+0xf3960>
   3acb4:			; <UNDEFINED> instruction: 0xf7cc4607
   3acb8:	bls	1351f8 <tcgetattr@plt+0x12da9c>
   3acbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3acc0:	ldrtpl	r0, [fp], #2192	; 0x890
   3acc4:	subeq	lr, r0, r0, lsl #22
   3acc8:	blx	fe476d08 <tcgetattr@plt+0xfe46f5ac>
   3accc:	strmi	r4, [r1], -sl, lsr #12
   3acd0:	ldrtmi	r4, [r8], -r0, lsl #13
   3acd4:	bl	ff478c0c <tcgetattr@plt+0xff4714b0>
   3acd8:	strmi	r1, [r5], -r3, asr #24
   3acdc:	sbcshi	pc, r6, r0
   3ace0:			; <UNDEFINED> instruction: 0xf7cc4638
   3ace4:	ldmibmi	r3, {r1, r3, r4, r8, fp, sp, lr, pc}
   3ace8:			; <UNDEFINED> instruction: 0x462a4893
   3acec:			; <UNDEFINED> instruction: 0x46434479
   3acf0:	tstvs	r8, r1, lsl #10	; <UNPREDICTABLE>
   3acf4:			; <UNDEFINED> instruction: 0xf7ec4478
   3acf8:	strtmi	pc, [sl], -r1, ror #20
   3acfc:	andcs	r4, r0, r1, asr #12
   3ad00:			; <UNDEFINED> instruction: 0xf84ef7f1
   3ad04:	ldrbmi	lr, [r8], -r0, ror #11
   3ad08:	ldmib	r0!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ad0c:	stmdavs	r2!, {r0, r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}
   3ad10:			; <UNDEFINED> instruction: 0xf8d22701
   3ad14:	vld3.8	{d3-d5}, [r3 :64], r0
   3ad18:			; <UNDEFINED> instruction: 0xf8c24300
   3ad1c:	ldrb	r3, [pc, #-1040]	; 3a914 <tcgetattr@plt+0x331b8>
   3ad20:	strcs	r6, [r1, -r2, lsr #16]
   3ad24:	ldrcc	pc, [r0], #-2258	; 0xfffff72e
   3ad28:	movwmi	pc, #1091	; 0x443	; <UNPREDICTABLE>
   3ad2c:	ldrcc	pc, [r0], #-2242	; 0xfffff73e
   3ad30:			; <UNDEFINED> instruction: 0x4658e556
   3ad34:	ldmib	sl, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ad38:	ldrtmi	lr, [r0], -r2, lsr #13
   3ad3c:			; <UNDEFINED> instruction: 0xf7cc2701
   3ad40:	strb	lr, [sp, #-2284]	; 0xfffff714
   3ad44:	blvc	ff97815c <tcgetattr@plt+0xff970a00>
   3ad48:	stccs	6, cr14, [r3, #-360]	; 0xfffffe98
   3ad4c:	blvc	ff978164 <tcgetattr@plt+0xff970a08>
   3ad50:	andslt	pc, r0, sp, asr #17
   3ad54:	addhi	pc, sp, r0
   3ad58:	movwls	r2, #37636	; 0x9304
   3ad5c:	stccs	8, cr7, [r4, #-972]	; 0xfffffc34
   3ad60:			; <UNDEFINED> instruction: 0xf43f9307
   3ad64:	ldmdbvc	r2!, {r0, r2, r3, r6, r9, sl, fp, sp, pc}
   3ad68:	addsmi	r2, sp, #335544320	; 0x14000000
   3ad6c:	andls	r9, r6, #603979776	; 0x24000000
   3ad70:	mcrge	4, 2, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   3ad74:	andcs	r9, r6, #81920	; 0x14000
   3ad78:			; <UNDEFINED> instruction: 0x46334870
   3ad7c:	stmdavs	r9, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr}
   3ad80:	andls	r4, r9, #120, 8	; 0x78000000
   3ad84:	blx	6f8d3c <tcgetattr@plt+0x6f15e0>
   3ad88:	blcs	8219ac <tcgetattr@plt+0x81a250>
   3ad8c:	stcge	6, cr15, [lr, #508]!	; 0x1fc
   3ad90:	blcc	8615b0 <tcgetattr@plt+0x859e54>
   3ad94:	ldrdne	pc, [r0], -sl
   3ad98:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   3ad9c:	svclt	0x008e2a20
   3ada0:	streq	pc, [r1, #-418]!	; 0xfffffe5e
   3ada4:			; <UNDEFINED> instruction: 0xf5c29a06
   3ada8:	svccs	0x00207580
   3adac:	svclt	0x008e463a
   3adb0:	eoreq	pc, r1, #-1073741783	; 0xc0000029
   3adb4:			; <UNDEFINED> instruction: 0xf5c2463a
   3adb8:	andls	r7, r3, #128, 4
   3adbc:	andls	r2, r4, #0, 4
   3adc0:	str	r9, [r9, -r9, lsl #20]
   3adc4:	ldmib	sp, {r0, r3, r9, fp, ip, pc}^
   3adc8:			; <UNDEFINED> instruction: 0xf8da780a
   3adcc:	ldr	r1, [r7, #0]!
   3add0:	strls	r4, [r4, -r5, lsl #5]
   3add4:	mrcge	4, 0, APSR_nzcv, cr2, cr15, {1}
   3add8:	stmdacc	r5, {r0, r1, r7, sl, fp, ip}
   3addc:	ldclne	3, cr9, [r3, #-36]!	; 0xffffffdc
   3ade0:	bls	1b4b48 <tcgetattr@plt+0x1ad3ec>
   3ade4:			; <UNDEFINED> instruction: 0x46201c71
   3ade8:	andls	r9, r0, #262144	; 0x40000
   3adec:			; <UNDEFINED> instruction: 0xf7ff1e6a
   3adf0:	stmiblt	r8, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   3adf4:	strne	lr, [sl, #-2525]	; 0xfffff623
   3adf8:	vst1.8	{d4-d6}, [r5], r2
   3adfc:	tstmi	r3, #128, 6
   3ae00:	ldrcs	sp, [fp, #-57]	; 0xffffffc7
   3ae04:			; <UNDEFINED> instruction: 0xf8da2301
   3ae08:	strtmi	r1, [pc], -r0
   3ae0c:	ldrmi	r4, [sl], -r0, lsl #13
   3ae10:	andls	r9, fp, sl, lsl #10
   3ae14:	ldr	r9, [r3, #777]	; 0x309
   3ae18:			; <UNDEFINED> instruction: 0xf43f2801
   3ae1c:	ldmdavc	r0!, {r0, r4, r5, r6, r7, r8, sl, fp, sp, pc}
   3ae20:			; <UNDEFINED> instruction: 0xf47f281b
   3ae24:	ldmdavc	r7!, {r2, r7, r8, sl, fp, sp, pc}^
   3ae28:			; <UNDEFINED> instruction: 0xf8da2302
   3ae2c:	vst4.8	{d17-d20}, [pc], r0
   3ae30:	ldrmi	r5, [sl], -r0, lsl #16
   3ae34:	stmib	sp, {r0, r3, r8, r9, ip, pc}^
   3ae38:	str	r7, [r1, #2058]	; 0x80a
   3ae3c:	andcs	r1, sl, #88, 24	; 0x5800
   3ae40:	b	1bf8d78 <tcgetattr@plt+0x1bf161c>
   3ae44:	ldmdavc	fp, {r1, r3, r8, r9, fp, ip, pc}
   3ae48:	blcs	f27b3c <tcgetattr@plt+0xf203e0>
   3ae4c:	svccs	0x003ed025
   3ae50:	stmdale	r7, {r0, r1, r2, r3, r6, ip, lr, pc}
   3ae54:			; <UNDEFINED> instruction: 0xf43f2f01
   3ae58:	svccs	0x0006ad20
   3ae5c:	smladcs	r6, r4, pc, fp	; <UNPREDICTABLE>
   3ae60:	ldr	r2, [sl, #-1794]	; 0xfffff8fe
   3ae64:	eorle	r2, r3, pc, lsr pc
   3ae68:	svclt	0x00142f40
   3ae6c:	strcs	r2, [r5, -r6, lsl #14]
   3ae70:	strls	lr, [r9, #-1299]	; 0xfffffaed
   3ae74:	bls	2b458c <tcgetattr@plt+0x2ace30>
   3ae78:	vst1.8	{d20-d22}, [r5]
   3ae7c:			; <UNDEFINED> instruction: 0xf8da5800
   3ae80:	andcc	r1, r1, #0
   3ae84:	stmdavc	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3ae88:	ldrb	r9, [r9, #-521]	; 0xfffffdf7
   3ae8c:			; <UNDEFINED> instruction: 0xf7cc4640
   3ae90:	ldrtmi	lr, [r8], -r4, asr #16
   3ae94:	stmda	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ae98:	svccs	0x003ee516
   3ae9c:	stmiale	r1!, {r0, r3, r5, ip, lr, pc}^
   3aea0:	bicsle	r2, sl, r1, lsl #30
   3aea4:			; <UNDEFINED> instruction: 0xd1262802
   3aea8:	ldrbt	r2, [r6], #1792	; 0x700
   3aeac:	stmia	r0!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3aeb0:	ldrbt	r2, [r2], #1796	; 0x704
   3aeb4:			; <UNDEFINED> instruction: 0xf0409804
   3aeb8:	strbeq	r0, [r0], -r3, lsl #6
   3aebc:			; <UNDEFINED> instruction: 0xf504d403
   3aec0:	ldrtmi	r7, [ip], r4, ror #23
   3aec4:	ldmdami	lr, {r3, r7, r9, sl, sp, lr, pc}
   3aec8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3aecc:			; <UNDEFINED> instruction: 0xf04f4633
   3aed0:	ldrbtmi	r0, [r8], #-2053	; 0xfffff7fb
   3aed4:	stmdaeq	r0, {r0, r6, r7, r9, ip, sp, lr, pc}
   3aed8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3aedc:	stmib	sp, {r0, r8, r9, sl, sp}^
   3aee0:			; <UNDEFINED> instruction: 0xf7ec890a
   3aee4:			; <UNDEFINED> instruction: 0xf8d4f96b
   3aee8:	stmdbls	r9, {r3, r7}
   3aeec:	bl	ff378e24 <tcgetattr@plt+0xff3716c8>
   3aef0:	smlsdxcs	r3, r6, r4, lr
   3aef4:	stmdacs	r0, {r0, r4, r6, r7, sl, sp, lr, pc}
   3aef8:	cfstrdge	mvd15, [lr], {127}	; 0x7f
   3aefc:	svclt	0x0000e4cd
   3af00:	strdeq	r8, [r3], -sl
   3af04:	andeq	r0, r0, r8, ror r3
   3af08:	ldrdeq	r8, [r3], -r6
   3af0c:	andeq	r8, r3, ip, lsr #7
   3af10:	ldrdeq	sp, [r1], -ip
   3af14:			; <UNDEFINED> instruction: 0x000369be
   3af18:	andeq	sp, r1, r8, asr #30
   3af1c:	andeq	sp, r1, lr, lsr pc
   3af20:	andeq	sp, r1, r4, ror #28
   3af24:	andeq	r0, r0, r8, ror #7
   3af28:	andeq	fp, r1, r4, ror r7
   3af2c:			; <UNDEFINED> instruction: 0x000004b5
   3af30:	muleq	r1, ip, ip
   3af34:	muleq	r1, r8, sp
   3af38:	andeq	r0, r1, r4, lsr #21
   3af3c:	andeq	sp, r1, r0, lsr #21
   3af40:	andeq	sp, r1, r2, lsl #19
   3af44:			; <UNDEFINED> instruction: 0x319cf8d2
   3af48:	strle	r0, [r7, #-1883]	; 0xfffff8a5
   3af4c:			; <UNDEFINED> instruction: 0x4614b510
   3af50:			; <UNDEFINED> instruction: 0xf7ff4620
   3af54:	stmdacs	r0, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
   3af58:	ldfltd	f5, [r0, #-1000]	; 0xfffffc18
   3af5c:	svclt	0x00004770
   3af60:	stmdavs	ip, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   3af64:	teqlt	r3, #3, 26	; 0xc0
   3af68:	strcs	r4, [r0, #-3604]	; 0xfffff1ec
   3af6c:	cdpvc	6, 15, cr15, cr14, cr1, {2}
   3af70:	and	r4, r7, lr, ror r4
   3af74:	eorsvc	r4, r3, r5, ror r5
   3af78:			; <UNDEFINED> instruction: 0xf1064615
   3af7c:	andsle	r0, sl, r1, lsl #12
   3af80:			; <UNDEFINED> instruction: 0xb1b35d03
   3af84:	stclne	12, cr1, [r7], #-424	; 0xfffffe58
   3af88:			; <UNDEFINED> instruction: 0x46942b3a
   3af8c:	shadd16mi	fp, ip, r8
   3af90:			; <UNDEFINED> instruction: 0xf810d1f0
   3af94:	strcc	ip, [r2], #-7
   3af98:	svceq	0x003af1bc
   3af9c:	smlalle	r4, r9, r4, r6
   3afa0:	andvs	r4, pc, ip, lsr #13
   3afa4:	andcs	r4, r0, #6144	; 0x1800
   3afa8:			; <UNDEFINED> instruction: 0x4618447b
   3afac:	andcs	pc, ip, r3, lsl #16
   3afb0:	strdvs	fp, [ip], -r0
   3afb4:	strdcs	lr, [r0], -r6
   3afb8:	svclt	0x0000bdf0
   3afbc:	andeq	r9, r3, r0, ror #27
   3afc0:	andeq	r9, r3, r8, lsr #27
   3afc4:			; <UNDEFINED> instruction: 0x477020d4
   3afc8:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}^
   3afcc:	subvs	r3, r4, r1, lsl #24
   3afd0:	ldmib	r0, {r2, r3, r5, r8, r9, fp, ip, sp, pc}^
   3afd4:	strmi	r2, [r5], -r4, lsl #3
   3afd8:			; <UNDEFINED> instruction: 0xf8c2b11a
   3afdc:			; <UNDEFINED> instruction: 0xf8d01214
   3afe0:			; <UNDEFINED> instruction: 0xf8d51214
   3afe4:	andvs	r0, sl, r8, lsl #4
   3afe8:			; <UNDEFINED> instruction: 0xf5b4e002
   3afec:	ldrdle	r6, [ip], -r4
   3aff0:	stmdbne	r1, {r1, r8, fp, ip, lr}
   3aff4:	bcs	8801c <tcgetattr@plt+0x808c0>
   3aff8:	stmdavs	r8, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3affc:	svc	0x008cf7cb
   3b000:	svcvs	0x00d4f5b4
   3b004:	andeq	pc, r8, #13959168	; 0xd50000
   3b008:			; <UNDEFINED> instruction: 0xf7cbd1f2
   3b00c:	stmdavs	r8!, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
   3b010:	svc	0x0082f7cb
   3b014:	pop	{r3, r5, r9, sl, lr}
   3b018:			; <UNDEFINED> instruction: 0xf7cb4038
   3b01c:	ldclt	15, cr11, [r8, #-492]!	; 0xfffffe14
   3b020:	andcc	pc, r8, #208, 16	; 0xd00000
   3b024:	eorseq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   3b028:	svclt	0x00183800
   3b02c:	ldrbmi	r2, [r0, -r1]!
   3b030:	andcs	pc, r8, #208, 16	; 0xd00000
   3b034:	bl	e845c <tcgetattr@plt+0xe0d00>
   3b038:			; <UNDEFINED> instruction: 0xf85200c1
   3b03c:			; <UNDEFINED> instruction: 0xb1233031
   3b040:	svclt	0x00082b01
   3b044:	tstle	r3, r0, asr #16
   3b048:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
   3b04c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   3b050:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   3b054:			; <UNDEFINED> instruction: 0xf92cf7ec
   3b058:	muleq	r1, r0, sl
   3b05c:	andeq	lr, r1, r6, asr #5
   3b060:	addlt	fp, r6, r0, lsl r5
   3b064:			; <UNDEFINED> instruction: 0xf7ff4614
   3b068:	movwcs	pc, #4067	; 0xfe3	; <UNPREDICTABLE>
   3b06c:	ldrmi	r4, [sl], -r1, lsr #12
   3b070:	movwcc	lr, #18893	; 0x49cd
   3b074:	movwcc	lr, #10701	; 0x29cd
   3b078:	movwcc	lr, #2509	; 0x9cd
   3b07c:	b	1078fb4 <tcgetattr@plt+0x1071858>
   3b080:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   3b084:	addlt	fp, r8, r0, lsr #10
   3b088:	movwls	r4, #30229	; 0x7615
   3b08c:			; <UNDEFINED> instruction: 0xffd0f7ff
   3b090:	bls	203c98 <tcgetattr@plt+0x1fc53c>
   3b094:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   3b098:	stmib	sp, {r2, r8, r9, ip, sp}^
   3b09c:	stmib	sp, {r1, r8, r9, ip, sp}^
   3b0a0:			; <UNDEFINED> instruction: 0xf7cc3300
   3b0a4:	andlt	lr, r8, lr, lsr #20
   3b0a8:	svclt	0x0000bd20
   3b0ac:	addlt	fp, r8, r0, lsl r5
   3b0b0:	movwls	r4, #30228	; 0x7614
   3b0b4:			; <UNDEFINED> instruction: 0xffbcf7ff
   3b0b8:	bls	20c944 <tcgetattr@plt+0x2051e8>
   3b0bc:	blls	2c40c4 <tcgetattr@plt+0x2bc968>
   3b0c0:	strmi	lr, [r4], #-2509	; 0xfffff633
   3b0c4:	strmi	lr, [r2], #-2509	; 0xfffff633
   3b0c8:	strmi	lr, [r0], #-2509	; 0xfffff633
   3b0cc:	b	679004 <tcgetattr@plt+0x6718a8>
   3b0d0:	ldclt	0, cr11, [r0, #-32]	; 0xffffffe0
   3b0d4:	addlt	fp, r6, r0, lsl r5
   3b0d8:			; <UNDEFINED> instruction: 0xf7ff4614
   3b0dc:	movwcs	pc, #4009	; 0xfa9	; <UNPREDICTABLE>
   3b0e0:	ldrmi	r4, [sl], -r1, lsr #12
   3b0e4:	movwcc	lr, #18893	; 0x49cd
   3b0e8:	movwcc	lr, #10701	; 0x29cd
   3b0ec:	movwcc	lr, #2509	; 0x9cd
   3b0f0:	b	1f9028 <tcgetattr@plt+0x1f18cc>
   3b0f4:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
   3b0f8:	addlt	fp, r8, r0, lsr #10
   3b0fc:	movwls	r4, #30229	; 0x7615
   3b100:			; <UNDEFINED> instruction: 0xff96f7ff
   3b104:	bls	203d0c <tcgetattr@plt+0x1fc5b0>
   3b108:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   3b10c:	stmib	sp, {r2, r8, r9, ip, sp}^
   3b110:	stmib	sp, {r1, r8, r9, ip, sp}^
   3b114:			; <UNDEFINED> instruction: 0xf7cc3300
   3b118:	strdlt	lr, [r8], -r4
   3b11c:	svclt	0x0000bd20
   3b120:	andcs	pc, r8, #208, 16	; 0xd00000
   3b124:	bl	e856c <tcgetattr@plt+0xe0e10>
   3b128:			; <UNDEFINED> instruction: 0xf85204c1
   3b12c:	tstlt	r8, r1, lsr r0
   3b130:	svclt	0x00082802
   3b134:	tstle	r0, r0, ror #16
   3b138:	stmdami	r2, {r4, r8, sl, fp, ip, sp, pc}
   3b13c:			; <UNDEFINED> instruction: 0xf7ec4478
   3b140:	svclt	0x0000f8b7
   3b144:	strdeq	lr, [r1], -r0
   3b148:	andcs	pc, r8, #208, 16	; 0xd00000
   3b14c:	bl	e8594 <tcgetattr@plt+0xe0e38>
   3b150:			; <UNDEFINED> instruction: 0xf85204c1
   3b154:	tstlt	r8, r1, lsr r0
   3b158:	svclt	0x00082803
   3b15c:	tstle	r0, r0, ror #16
   3b160:	stmdami	r2, {r4, r8, sl, fp, ip, sp, pc}
   3b164:			; <UNDEFINED> instruction: 0xf7ec4478
   3b168:	svclt	0x0000f8a3
   3b16c:	ldrdeq	lr, [r1], -ip
   3b170:	sbceq	fp, sp, r0, ror r5
   3b174:	ldmdbmi	r9!, {r2, r3, r9, sl, lr}
   3b178:	adclt	r4, r4, r9, lsr sl
   3b17c:			; <UNDEFINED> instruction: 0xf8d04479
   3b180:	stmpl	sl, {r3, r9, ip, sp}
   3b184:	eorls	r6, r3, #1179648	; 0x120000
   3b188:	andeq	pc, r0, #79	; 0x4f
   3b18c:			; <UNDEFINED> instruction: 0xf853195a
   3b190:	blcs	107268 <tcgetattr@plt+0xffb0c>
   3b194:	ldm	pc, {r0, r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3b198:	msrcc	CPSR_s, #3
   3b19c:	blmi	c7bacc <tcgetattr@plt+0xc74370>
   3b1a0:	ldrbtmi	r6, [fp], #-2129	; 0xfffff7af
   3b1a4:	stmdavs	sl!, {r0, r2, r3, r4, sl, lr}^
   3b1a8:	cmple	r1, r0, lsl #18
   3b1ac:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
   3b1b0:	vst2.8	{d20-d21}, [pc :128], lr
   3b1b4:	andls	r7, r0, #128, 2
   3b1b8:	ldrbtmi	r4, [r8], #-2605	; 0xfffff5d3
   3b1bc:	strtmi	r9, [r3], -r1, lsl #6
   3b1c0:			; <UNDEFINED> instruction: 0xf00e447a
   3b1c4:	bmi	b39598 <tcgetattr@plt+0xb31e3c>
   3b1c8:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   3b1cc:	ldmpl	r3, {r1, r3, r5, fp, lr}^
   3b1d0:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}
   3b1d4:	subsmi	r9, sl, r3, lsr #22
   3b1d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b1dc:	eorlt	sp, r4, fp, lsr r1
   3b1e0:	stmdami	r6!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3b1e4:	bmi	9cca78 <tcgetattr@plt+0x9c531c>
   3b1e8:	orrvc	pc, r0, pc, asr #8
   3b1ec:	strmi	r4, [r5], #-1144	; 0xfffffb88
   3b1f0:	ldrbtmi	r4, [sl], #-2084	; 0xfffff7dc
   3b1f4:	ldrbtmi	r6, [r8], #-2156	; 0xfffff794
   3b1f8:			; <UNDEFINED> instruction: 0xf00e9400
   3b1fc:	ubfx	pc, r7, #17, #3
   3b200:	ldmdavs	r1, {r0, r1, r9, sl, fp, sp, pc}^
   3b204:	addcs	r2, r0, #1811939328	; 0x6c000000
   3b208:			; <UNDEFINED> instruction: 0xf00f4630
   3b20c:	bmi	7f9fe8 <tcgetattr@plt+0x7f288c>
   3b210:	ldmdami	lr, {r0, r1, r5, r9, sl, lr}
   3b214:	vst3.16	{d20-d22}, [pc :256], sl
   3b218:	ldrmi	r7, [r5], #-384	; 0xfffffe80
   3b21c:			; <UNDEFINED> instruction: 0x96014a1c
   3b220:	stmdavs	ip!, {r3, r4, r5, r6, sl, lr}^
   3b224:	strls	r4, [r0], #-1146	; 0xfffffb86
   3b228:			; <UNDEFINED> instruction: 0xf8c0f00e
   3b22c:	ldmdami	r9, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   3b230:	ldmdavs	r6, {r0, r1, r5, r9, sl, lr}^
   3b234:	orrvc	pc, r0, pc, asr #8
   3b238:	bmi	60c420 <tcgetattr@plt+0x604cc4>
   3b23c:	ldmdami	r7, {r0, r2, sl, lr}
   3b240:	stmdavs	ip!, {r1, r3, r4, r5, r6, sl, lr}^
   3b244:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   3b248:			; <UNDEFINED> instruction: 0xf00e4600
   3b24c:	ldr	pc, [sl, pc, lsr #17]!
   3b250:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   3b254:			; <UNDEFINED> instruction: 0xf7cbe7ac
   3b258:	svclt	0x0000eecc
   3b25c:	andeq	r7, r3, r8, lsl sl
   3b260:	andeq	r0, r0, r8, ror r3
   3b264:			; <UNDEFINED> instruction: 0x000366be
   3b268:	andeq	lr, r1, sl, lsr #3
   3b26c:	muleq	r3, r2, sl
   3b270:	andeq	lr, r1, r4, ror #3
   3b274:	andeq	r7, r3, sl, asr #19
   3b278:	andeq	r9, r3, ip, ror sl
   3b27c:	andeq	r6, r3, r4, ror r6
   3b280:	andeq	lr, r1, lr, ror #2
   3b284:	andeq	r9, r3, r6, asr sl
   3b288:	andeq	r6, r3, ip, asr #12
   3b28c:	andeq	r9, r3, ip, lsr #20
   3b290:	andeq	lr, r1, r0, asr r1
   3b294:	andeq	r6, r3, r8, lsr #12
   3b298:	andeq	lr, r1, ip, asr #2
   3b29c:	andeq	r9, r3, r8, lsl #20
   3b2a0:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   3b2a4:	svcmi	0x00f0e92d
   3b2a8:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   3b2ac:			; <UNDEFINED> instruction: 0xf8df8b04
   3b2b0:	ldrbtmi	r3, [fp], #-1668	; 0xfffff97c
   3b2b4:	beq	fe476ae0 <tcgetattr@plt+0xfe46f384>
   3b2b8:			; <UNDEFINED> instruction: 0xf8d3b091
   3b2bc:	andls	r1, fp, #0, 2
   3b2c0:			; <UNDEFINED> instruction: 0x2674f8df
   3b2c4:			; <UNDEFINED> instruction: 0x3674f8df
   3b2c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3b2cc:	movwls	r6, #63515	; 0xf81b
   3b2d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b2d4:			; <UNDEFINED> instruction: 0x3668f8df
   3b2d8:	movwls	r4, #42107	; 0xa47b
   3b2dc:			; <UNDEFINED> instruction: 0x460db311
   3b2e0:	and	r4, r2, r6, lsl #12
   3b2e4:	andspl	pc, r0, #13959168	; 0xd50000
   3b2e8:	stmdavs	r8!, {r0, r2, r5, r6, r7, r8, ip, sp, pc}
   3b2ec:			; <UNDEFINED> instruction: 0xf7cb4631
   3b2f0:	stmdacs	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   3b2f4:	stmdavs	fp!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3b2f8:	movwcc	r9, #5380	; 0x1504
   3b2fc:			; <UNDEFINED> instruction: 0xf8df606b
   3b300:			; <UNDEFINED> instruction: 0xf8df2644
   3b304:	ldrbtmi	r3, [sl], #-1592	; 0xfffff9c8
   3b308:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b30c:	subsmi	r9, sl, pc, lsl #22
   3b310:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b314:	movwhi	pc, #8256	; 0x2040	; <UNPREDICTABLE>
   3b318:	andslt	r9, r1, r4, lsl #16
   3b31c:	blhi	176618 <tcgetattr@plt+0x16eebc>
   3b320:	svchi	0x00f0e8bd
   3b324:			; <UNDEFINED> instruction: 0x0620f8df
   3b328:	bne	fe476b94 <tcgetattr@plt+0xfe46f438>
   3b32c:			; <UNDEFINED> instruction: 0xf7eb4478
   3b330:			; <UNDEFINED> instruction: 0xf44fff45
   3b334:			; <UNDEFINED> instruction: 0xf00d7006
   3b338:			; <UNDEFINED> instruction: 0x4605ff59
   3b33c:	cdp	0, 1, cr9, cr9, cr4, {0}
   3b340:			; <UNDEFINED> instruction: 0xf00d0a90
   3b344:	movwcs	pc, #8113	; 0x1fb1	; <UNPREDICTABLE>
   3b348:	stmib	r5, {r3, r8, sp}^
   3b34c:	movwcs	r0, #768	; 0x300
   3b350:			; <UNDEFINED> instruction: 0xf8c520d4
   3b354:			; <UNDEFINED> instruction: 0xf00d320c
   3b358:			; <UNDEFINED> instruction: 0xf8dfff63
   3b35c:	ldrbtmi	r3, [fp], #-1520	; 0xfffffa10
   3b360:	ldrdcc	pc, [r0, -r3]
   3b364:	andscc	pc, r0, #12910592	; 0xc50000
   3b368:	andeq	pc, r8, #12910592	; 0xc50000
   3b36c:			; <UNDEFINED> instruction: 0xf505b11b
   3b370:			; <UNDEFINED> instruction: 0xf8c37204
   3b374:	sfmls	f2, 4, [r4, #-80]	; 0xffffffb0
   3b378:			; <UNDEFINED> instruction: 0xf8df4621
   3b37c:	bge	348ad4 <tcgetattr@plt+0x341378>
   3b380:	beq	fe476bec <tcgetattr@plt+0xfe46f490>
   3b384:			; <UNDEFINED> instruction: 0xf503447b
   3b388:			; <UNDEFINED> instruction: 0xf8c57480
   3b38c:			; <UNDEFINED> instruction: 0xf8c34214
   3b390:			; <UNDEFINED> instruction: 0xf7cc5100
   3b394:	stmdacs	r0, {r1, r3, r7, fp, sp, lr, pc}
   3b398:	subhi	pc, r1, #64	; 0x40
   3b39c:	ldrcc	pc, [r4, #2271]!	; 0x8df
   3b3a0:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
   3b3a4:	ldmvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3b3a8:	beq	b74ec <tcgetattr@plt+0xafd90>
   3b3ac:	movwls	r4, #33915	; 0x847b
   3b3b0:	stmdaeq	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   3b3b4:	streq	pc, [r8, #-259]	; 0xfffffefd
   3b3b8:	ldmibvs	r5, {r0, r1, r8, sl, ip, sp, lr, pc}^
   3b3bc:	ldrcc	pc, [r8, #2271]	; 0x8df
   3b3c0:	ldrbtmi	r9, [fp], #-5
   3b3c4:			; <UNDEFINED> instruction: 0xf8df9306
   3b3c8:	ldrbtmi	r3, [fp], #-1428	; 0xfffffa6c
   3b3cc:	and	r9, r8, r7, lsl #6
   3b3d0:	svceq	0x0001f1ba
   3b3d4:	msrhi	SPSR_x, r0
   3b3d8:	strmi	r3, [r9, #1288]!	; 0x508
   3b3dc:			; <UNDEFINED> instruction: 0xf855d01e
   3b3e0:	blls	166408 <tcgetattr@plt+0x15ecac>
   3b3e4:	bleq	1b600c <tcgetattr@plt+0x1ae8b0>
   3b3e8:	svceq	0x0002f1ba
   3b3ec:	andvc	pc, r8, #13828096	; 0xd30000
   3b3f0:	bl	22200c <tcgetattr@plt+0x21a8b0>
   3b3f4:			; <UNDEFINED> instruction: 0xf847060b
   3b3f8:			; <UNDEFINED> instruction: 0xf000300b
   3b3fc:			; <UNDEFINED> instruction: 0xf1ba8146
   3b400:	mvnle	r0, r3, lsl #30
   3b404:	stceq	8, cr15, [r4], {85}	; 0x55
   3b408:	stcl	7, cr15, [r2, #812]	; 0x32c
   3b40c:	rscle	r1, r3, r3, asr #24
   3b410:	andge	pc, fp, r7, asr #16
   3b414:	rsbsvs	r3, r0, r8, lsl #10
   3b418:	mvnle	r4, r9, lsr #11
   3b41c:			; <UNDEFINED> instruction: 0xf8df9a0a
   3b420:			; <UNDEFINED> instruction: 0xf8df3540
   3b424:	ldmpl	r3, {r6, r8, sl, ip}^
   3b428:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   3b42c:	ldc2	7, cr15, [r8, #-952]	; 0xfffffc48
   3b430:	blx	16f93f4 <tcgetattr@plt+0x16f1c98>
   3b434:	stmdacs	r0, {r0, r1, r2, ip, pc}
   3b438:	addshi	pc, r6, r0
   3b43c:	vmla.f64	d10, d8, d13
   3b440:			; <UNDEFINED> instruction: 0xf8df3a10
   3b444:	ldrbtmi	r3, [fp], #-1316	; 0xfffffadc
   3b448:	bcc	476c74 <tcgetattr@plt+0x46f518>
   3b44c:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
   3b450:	movwls	r4, #38011	; 0x947b
   3b454:	strcs	r9, [r0], #-2055	; 0xfffff7f9
   3b458:	blx	16f941c <tcgetattr@plt+0x16f1cc0>
   3b45c:	bne	476cc4 <tcgetattr@plt+0x46f568>
   3b460:	strls	r6, [sp], #-2051	; 0xfffff7fd
   3b464:	mcr	6, 0, r4, cr8, cr8, {0}
   3b468:			; <UNDEFINED> instruction: 0xf7ff3a90
   3b46c:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   3b470:	blls	16f644 <tcgetattr@plt+0x167ee8>
   3b474:	ldmdavs	r9, {r1, r5, r9, sl, lr}
   3b478:	cdp	7, 12, cr15, cr0, cr11, {6}
   3b47c:	cmnle	ip, r0, lsl #16
   3b480:	bne	476ce8 <tcgetattr@plt+0x46f58c>
   3b484:	beq	fe476cec <tcgetattr@plt+0xfe46f590>
   3b488:	stc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
   3b48c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   3b490:			; <UNDEFINED> instruction: 0xf89ad063
   3b494:	blcs	4749c <tcgetattr@plt+0x3fd40>
   3b498:	ldrshcs	sp, [sp, -r2]!
   3b49c:	svc	0x0058f7cb
   3b4a0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   3b4a4:	cmnhi	r6, r0	; <UNPREDICTABLE>
   3b4a8:	movwcs	r4, #1540	; 0x604
   3b4ac:	blcc	b94c4 <tcgetattr@plt+0xb1d68>
   3b4b0:			; <UNDEFINED> instruction: 0xf00d4620
   3b4b4:			; <UNDEFINED> instruction: 0x4621fef9
   3b4b8:			; <UNDEFINED> instruction: 0xf00f4681
   3b4bc:	andcc	pc, r1, r3, asr #24
   3b4c0:	orrshi	pc, r1, r0
   3b4c4:			; <UNDEFINED> instruction: 0xf8999a04
   3b4c8:	ldmdavs	r1, {ip, sp}
   3b4cc:			; <UNDEFINED> instruction: 0xf0402b00
   3b4d0:			; <UNDEFINED> instruction: 0xf8df8175
   3b4d4:			; <UNDEFINED> instruction: 0x4652049c
   3b4d8:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
   3b4dc:	cdp2	7, 6, cr15, cr14, cr11, {7}
   3b4e0:			; <UNDEFINED> instruction: 0xf06f9a09
   3b4e4:			; <UNDEFINED> instruction: 0xf8df030b
   3b4e8:			; <UNDEFINED> instruction: 0xf102148c
   3b4ec:	bls	23cd24 <tcgetattr@plt+0x2355c8>
   3b4f0:	bne	fe70c6dc <tcgetattr@plt+0xfe704f80>
   3b4f4:	blvs	feb77d04 <tcgetattr@plt+0xfeb705a8>
   3b4f8:	and	r9, pc, r5, lsl #6
   3b4fc:	stcvc	8, cr15, [ip], {86}	; 0x56
   3b500:			; <UNDEFINED> instruction: 0xf0002f02
   3b504:	svccs	0x0003811c
   3b508:	msrhi	CPSR_fsc, r0
   3b50c:			; <UNDEFINED> instruction: 0xf0002f01
   3b510:	strcc	r8, [r8], -fp, lsl #2
   3b514:			; <UNDEFINED> instruction: 0xd01445b3
   3b518:	stcne	8, cr15, [r8], {86}	; 0x56
   3b51c:			; <UNDEFINED> instruction: 0xf7cb4650
   3b520:	stmdacs	r0, {r1, r7, sl, fp, sp, lr, pc}
   3b524:	blls	16fd00 <tcgetattr@plt+0x1685a4>
   3b528:	andpl	pc, r8, #13828096	; 0xd30000
   3b52c:	ldmibne	ip, {r0, r2, r8, r9, fp, ip, pc}
   3b530:	bl	1a2150 <tcgetattr@plt+0x19a9f4>
   3b534:	blcs	3d54c <tcgetattr@plt+0x35df0>
   3b538:	strcc	sp, [r8], -r0, ror #1
   3b53c:	ldrmi	r5, [r3, #296]!	; 0x128
   3b540:	strbmi	sp, [r8], -sl, ror #3
   3b544:	stcl	7, cr15, [r8], #812	; 0x32c
   3b548:	bne	476db0 <tcgetattr@plt+0x46f654>
   3b54c:	beq	fe476db4 <tcgetattr@plt+0xfe46f658>
   3b550:	stc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   3b554:	stmdacs	r0, {r1, r7, r9, sl, lr}
   3b558:	stmdals	r7, {r0, r1, r3, r4, r7, r8, ip, lr, pc}
   3b55c:			; <UNDEFINED> instruction: 0xf9d4f7ef
   3b560:	stmdacs	r0, {r0, r1, r2, ip, pc}
   3b564:	svcge	0x0076f47f
   3b568:			; <UNDEFINED> instruction: 0xf8df9a0a
   3b56c:	ldmpl	r3, {r2, r3, sl, ip, sp}^
   3b570:			; <UNDEFINED> instruction: 0xf7cc6818
   3b574:	blls	1755e4 <tcgetattr@plt+0x16de88>
   3b578:	andmi	pc, r8, #13828096	; 0xd30000
   3b57c:	blcs	56410 <tcgetattr@plt+0x4ecb4>
   3b580:	orrhi	pc, r1, r0
   3b584:			; <UNDEFINED> instruction: 0x3098f8d4
   3b588:			; <UNDEFINED> instruction: 0xf0002b00
   3b58c:			; <UNDEFINED> instruction: 0xf8d48182
   3b590:	blcs	47798 <tcgetattr@plt+0x4003c>
   3b594:	teqhi	r3, r0	; <UNPREDICTABLE>
   3b598:	blcs	5682c <tcgetattr@plt+0x4f0d0>
   3b59c:	rschi	pc, sp, r0
   3b5a0:			; <UNDEFINED> instruction: 0xf0402b02
   3b5a4:	stfvsp	f0, [r3], #756	; 0x2f4
   3b5a8:	vqrdmlah.s<illegal width 8>	q9, q8, <illegal reg q15.5>
   3b5ac:	bls	15b94c <tcgetattr@plt+0x1541f0>
   3b5b0:	andcc	pc, ip, #13762560	; 0xd20000
   3b5b4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3b5b8:	andcc	pc, ip, #12713984	; 0xc20000
   3b5bc:			; <UNDEFINED> instruction: 0x3690f8d4
   3b5c0:	blcs	127a74 <tcgetattr@plt+0x120318>
   3b5c4:			; <UNDEFINED> instruction: 0x81b1f040
   3b5c8:			; <UNDEFINED> instruction: 0x3694f8d4
   3b5cc:	bls	169aa0 <tcgetattr@plt+0x162344>
   3b5d0:	andcc	pc, ip, #13762560	; 0xd20000
   3b5d4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   3b5d8:	andcc	pc, ip, #12713984	; 0xc20000
   3b5dc:			; <UNDEFINED> instruction: 0xf44f9b04
   3b5e0:	mrscs	r7, R8_usr
   3b5e4:	andeq	pc, r8, r3, lsl #2
   3b5e8:	svc	0x0016f7cb
   3b5ec:	blcs	55680 <tcgetattr@plt+0x4df24>
   3b5f0:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   3b5f4:			; <UNDEFINED> instruction: 0xf0402b01
   3b5f8:	stmdavs	r2!, {r2, r3, r7, r8, pc}^
   3b5fc:	cmplt	fp, r3, lsl r8
   3b600:	stmdals	r4, {r0, r4, r6, fp, ip, sp, lr}
   3b604:	movwcc	fp, #16705	; 0x4141
   3b608:	andsne	pc, r3, r0, lsl #16
   3b60c:	svccc	0x0002f812
   3b610:	ldmdavc	r1, {r0, r1, r4, r8, ip, sp, pc}^
   3b614:	mvnsle	r2, r0, lsl #18
   3b618:			; <UNDEFINED> instruction: 0x3698f8d4
   3b61c:	blcs	127bd0 <tcgetattr@plt+0x120474>
   3b620:	msrhi	SPSR_f, r0, asr #32
   3b624:			; <UNDEFINED> instruction: 0x369cf8d4
   3b628:			; <UNDEFINED> instruction: 0xf8d4b13b
   3b62c:	stmdblt	r3!, {r3, r4, r5, r6, r9, sl, ip, sp}
   3b630:			; <UNDEFINED> instruction: 0x3110f8d4
   3b634:			; <UNDEFINED> instruction: 0xf0002b00
   3b638:			; <UNDEFINED> instruction: 0xf8d48111
   3b63c:	blcs	49004 <tcgetattr@plt+0x418a8>
   3b640:	rscshi	pc, pc, r0
   3b644:			; <UNDEFINED> instruction: 0xf0402b03
   3b648:			; <UNDEFINED> instruction: 0xf8d4815f
   3b64c:	blcs	49024 <tcgetattr@plt+0x418c8>
   3b650:	rscshi	pc, r7, r0
   3b654:			; <UNDEFINED> instruction: 0x3608f8d4
   3b658:			; <UNDEFINED> instruction: 0xf8d4b923
   3b65c:	blcs	48e64 <tcgetattr@plt+0x41708>
   3b660:	tsthi	sp, r0	; <UNPREDICTABLE>
   3b664:	bvc	fe476ed0 <tcgetattr@plt+0xfe46f774>
   3b668:	cfstrdmi	mvd2, [r4]
   3b66c:	ldrbtmi	r9, [sp], #-3588	; 0xfffff1fc
   3b670:	ldrtmi	r4, [r0], -r1, lsr #12
   3b674:	ldc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   3b678:	ldrtmi	r3, [r9], -r1, lsl #8
   3b67c:	strtmi	r4, [r8], -r2, lsl #12
   3b680:	ldc2	7, cr15, [ip, #940]	; 0x3ac
   3b684:	ldrsble	r2, [r3, #196]!	; 0xc4
   3b688:			; <UNDEFINED> instruction: 0xf855e639
   3b68c:			; <UNDEFINED> instruction: 0xf7cb0c04
   3b690:	vstmiane	r4, {d14-d31}
   3b694:			; <UNDEFINED> instruction: 0xf63f2c01
   3b698:			; <UNDEFINED> instruction: 0xe69daebb
   3b69c:	stceq	8, cr15, [r4], {85}	; 0x55
   3b6a0:	svc	0x0076f7cb
   3b6a4:	ldfccp	f7, [pc]	; 3b6ac <tcgetattr@plt+0x33f50>
   3b6a8:			; <UNDEFINED> instruction: 0xf11c4604
   3b6ac:			; <UNDEFINED> instruction: 0xf63f0f03
   3b6b0:			; <UNDEFINED> instruction: 0x2124ae93
   3b6b4:	andge	pc, fp, r7, asr #16
   3b6b8:	cdp	7, 4, cr15, cr10, cr11, {6}
   3b6bc:			; <UNDEFINED> instruction: 0xf0002800
   3b6c0:	stmdavc	r3!, {r1, r3, r4, r7, pc}
   3b6c4:	movtlt	r4, #13850	; 0x361a
   3b6c8:			; <UNDEFINED> instruction: 0xf6419a07
   3b6cc:			; <UNDEFINED> instruction: 0xf10270ff
   3b6d0:	andcs	r3, r0, #65280	; 0xff00
   3b6d4:	andcc	lr, r1, #7
   3b6d8:	svccc	0x0001f80c
   3b6dc:	andsle	r4, ip, r2, lsl #5
   3b6e0:	strcc	r7, [r1], #-2147	; 0xfffff79d
   3b6e4:	blcs	967e18 <tcgetattr@plt+0x9606bc>
   3b6e8:	stmdavc	r1!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3b6ec:	mvnsle	r2, ip, lsr r9
   3b6f0:	and	r1, r1, r3, ror #24
   3b6f4:	svcne	0x0001f813
   3b6f8:	svclt	0x00182900
   3b6fc:			; <UNDEFINED> instruction: 0x461c293e
   3b700:	ldmdbcs	lr!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3b704:	ldmdavc	fp, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3b708:	stmdavc	r3!, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
   3b70c:	addmi	r3, r2, #268435456	; 0x10000000
   3b710:	streq	pc, [r1], #-260	; 0xfffffefc
   3b714:	svccc	0x0001f80c
   3b718:	blls	1efea8 <tcgetattr@plt+0x1e874c>
   3b71c:	blls	18cf84 <tcgetattr@plt+0x185828>
   3b720:			; <UNDEFINED> instruction: 0xf00d5483
   3b724:	ldrbt	pc, [r5], -r1, asr #27	; <UNPREDICTABLE>
   3b728:	blcs	91bdc <tcgetattr@plt+0x8a480>
   3b72c:	strbmi	sp, [r8], -r0, lsr #32
   3b730:	ldc2	0, cr15, [sl, #52]!	; 0x34
   3b734:			; <UNDEFINED> instruction: 0xf8c82301
   3b738:			; <UNDEFINED> instruction: 0x512b0004
   3b73c:	stmdbge	lr, {r0, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   3b740:	andmi	pc, r0, #111	; 0x6f
   3b744:	strbmi	r2, [r8], -r0, lsl #6
   3b748:	movwcs	lr, #2509	; 0x9cd
   3b74c:	andcs	r2, r0, #0, 6
   3b750:			; <UNDEFINED> instruction: 0xf00e9102
   3b754:	blls	3fa0b8 <tcgetattr@plt+0x3f295c>
   3b758:			; <UNDEFINED> instruction: 0xf47f2b00
   3b75c:			; <UNDEFINED> instruction: 0xf8c8aeda
   3b760:			; <UNDEFINED> instruction: 0x512f0004
   3b764:	movwcs	lr, #5845	; 0x16d5
   3b768:	andcc	pc, r4, r8, asr #17
   3b76c:	ldrb	r5, [r0], pc, lsr #2
   3b770:	ldrdeq	pc, [r4], -r8
   3b774:	bl	ff4796a8 <tcgetattr@plt+0xff471f4c>
   3b778:			; <UNDEFINED> instruction: 0xf8d4e7d9
   3b77c:	blcs	48e64 <tcgetattr@plt+0x41708>
   3b780:	svcge	0x001cf43f
   3b784:			; <UNDEFINED> instruction: 0xf8d29a04
   3b788:			; <UNDEFINED> instruction: 0xf043320c
   3b78c:			; <UNDEFINED> instruction: 0xf8c20301
   3b790:	ldr	r3, [r3, -ip, lsl #4]
   3b794:			; <UNDEFINED> instruction: 0xf7cb4650
   3b798:	stmdacc	r1, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   3b79c:	andcc	pc, r0, sl, lsl r8	; <UNPREDICTABLE>
   3b7a0:	andsle	r2, r4, r0, asr #22
   3b7a4:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
   3b7a8:	ldc2l	0, cr15, [lr, #-52]!	; 0xffffffcc
   3b7ac:	ldmdavs	r1, {r2, r9, fp, ip, pc}
   3b7b0:			; <UNDEFINED> instruction: 0xf8994681
   3b7b4:	blcs	477bc <tcgetattr@plt+0x40060>
   3b7b8:	mcrge	4, 4, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   3b7bc:	cfmsub32	mvax2, mvfx4, mvfx9, mvfx11
   3b7c0:			; <UNDEFINED> instruction: 0x46520a10
   3b7c4:	ldc2l	7, cr15, [sl], #940	; 0x3ac
   3b7c8:	movwls	r2, #25344	; 0x6300
   3b7cc:	blls	1751f4 <tcgetattr@plt+0x16da98>
   3b7d0:			; <UNDEFINED> instruction: 0xf80a4652
   3b7d4:	stmdami	fp!, {ip, pc}^
   3b7d8:	movwcs	r6, #6169	; 0x1819
   3b7dc:	movwls	r4, #25720	; 0x6478
   3b7e0:	stc2l	7, cr15, [ip], #940	; 0x3ac
   3b7e4:			; <UNDEFINED> instruction: 0x4648e67c
   3b7e8:	bl	fe5f971c <tcgetattr@plt+0xfe5f1fc0>
   3b7ec:			; <UNDEFINED> instruction: 0xf00d4620
   3b7f0:	pkhtbmi	pc, r1, fp, asr #26	; <UNPREDICTABLE>
   3b7f4:	strtmi	lr, [r0], -r6, ror #12
   3b7f8:	ldc2l	0, cr15, [r6, #-52]	; 0xffffffcc
   3b7fc:	svcvs	0x00a3e60a
   3b800:			; <UNDEFINED> instruction: 0xf47f2b00
   3b804:	stmdbmi	r0!, {r0, r3, r6, r7, r9, sl, fp, sp, pc}^
   3b808:	ldrbtmi	r9, [r9], #-2059	; 0xfffff7f5
   3b80c:	stc2	0, cr15, [r6, #52]	; 0x34
   3b810:	bmi	17f385c <tcgetattr@plt+0x17ec100>
   3b814:	stmdals	r4, {r0, r1, r5, r8, sp}
   3b818:	ldrbtmi	r2, [sl], #-865	; 0xfffffc9f
   3b81c:	blls	3753ec <tcgetattr@plt+0x36dc90>
   3b820:	subsle	r2, pc, r0, lsl #22
   3b824:	subsle	r2, r5, r1, lsl #22
   3b828:	suble	r3, sp, r1, lsl #6
   3b82c:	stmdals	fp, {r3, r4, r6, r8, fp, lr}
   3b830:			; <UNDEFINED> instruction: 0xf00d4479
   3b834:	stmdals	r4, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   3b838:	movwls	r2, #17152	; 0x4300
   3b83c:	blx	ff179842 <tcgetattr@plt+0xff1720e6>
   3b840:			; <UNDEFINED> instruction: 0xf8d4e55d
   3b844:	blcs	48f2c <tcgetattr@plt+0x417d0>
   3b848:	svcge	0x000cf43f
   3b84c:	cmple	r6, r3, lsl #22
   3b850:	ldrcc	pc, [ip, #2260]!	; 0x8d4
   3b854:			; <UNDEFINED> instruction: 0xf43f2b00
   3b858:	ldrbt	sl, [fp], r5, lsl #30
   3b85c:	strcs	r4, [r1], -sp, asr #16
   3b860:			; <UNDEFINED> instruction: 0xf00d4478
   3b864:			; <UNDEFINED> instruction: 0xf8c4fd21
   3b868:			; <UNDEFINED> instruction: 0xf8c46678
   3b86c:	stcls	6, cr0, [r4], {124}	; 0x7c
   3b870:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
   3b874:	andpl	pc, r8, #212, 16	; 0xd40000
   3b878:	ldc2	0, cr15, [r6, #-52]	; 0xffffffcc
   3b87c:	andmi	pc, r8, #212, 16	; 0xd40000
   3b880:	subvs	lr, r4, r5, asr #19
   3b884:	stmdbmi	r5, {r0, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
   3b888:	ldrbtmi	r9, [r9], #-2059	; 0xfffff7f5
   3b88c:	stc2l	0, cr15, [r6, #-52]	; 0xffffffcc
   3b890:	stmdbmi	r3, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   3b894:	ldrbtmi	r9, [r9], #-2059	; 0xfffff7f5
   3b898:	stc2l	0, cr15, [r0, #-52]	; 0xffffffcc
   3b89c:	stmdami	r1, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   3b8a0:	ldrbtmi	r2, [r8], #-1537	; 0xfffff9ff
   3b8a4:	stc2	0, cr15, [r0, #-52]	; 0xffffffcc
   3b8a8:			; <UNDEFINED> instruction: 0xf8d39b04
   3b8ac:			; <UNDEFINED> instruction: 0xf8c45208
   3b8b0:			; <UNDEFINED> instruction: 0xf8c46608
   3b8b4:	ldmdami	ip!, {r2, r3, r9, sl}
   3b8b8:			; <UNDEFINED> instruction: 0xf00d4478
   3b8bc:			; <UNDEFINED> instruction: 0xf8c5fcf5
   3b8c0:			; <UNDEFINED> instruction: 0xf8c56600
   3b8c4:	strb	r0, [sp], r4, lsl #12
   3b8c8:	stmdals	fp, {r3, r4, r5, r8, fp, lr}
   3b8cc:			; <UNDEFINED> instruction: 0xf00d4479
   3b8d0:	ldr	pc, [r0, r5, lsr #26]!
   3b8d4:			; <UNDEFINED> instruction: 0xee194936
   3b8d8:	stmdals	fp, {r4, r7, r9, fp, sp}
   3b8dc:			; <UNDEFINED> instruction: 0xf00d4479
   3b8e0:			; <UNDEFINED> instruction: 0xe7a8fd1d
   3b8e4:			; <UNDEFINED> instruction: 0xee194933
   3b8e8:	stmdals	fp, {r4, r7, r9, fp, sp}
   3b8ec:			; <UNDEFINED> instruction: 0xf00d4479
   3b8f0:			; <UNDEFINED> instruction: 0xe7a0fd15
   3b8f4:	bicscs	r4, r3, r0, lsr r8
   3b8f8:			; <UNDEFINED> instruction: 0xf7eb4478
   3b8fc:	stmdami	pc!, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   3b900:	ldrbtmi	r2, [r8], #-439	; 0xfffffe49
   3b904:	ldc2l	7, cr15, [r4], {235}	; 0xeb
   3b908:	biccs	r4, lr, sp, lsr #16
   3b90c:			; <UNDEFINED> instruction: 0xf7eb4478
   3b910:	stmdami	ip!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   3b914:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   3b918:	stc2l	7, cr15, [sl], {235}	; 0xeb
   3b91c:	bl	1a79850 <tcgetattr@plt+0x1a720f4>
   3b920:	tstcs	r9, r9, lsr #16
   3b924:			; <UNDEFINED> instruction: 0xf7eb4478
   3b928:	stmdami	r8!, {r0, r1, r6, r7, sl, fp, ip, sp, lr, pc}
   3b92c:	ldrbtmi	r2, [r8], #-466	; 0xfffffe2e
   3b930:	ldc2	7, cr15, [lr], #940	; 0x3ac
   3b934:	muleq	r3, sl, r9
   3b938:	andeq	r7, r3, ip, asr #17
   3b93c:	andeq	r0, r0, r8, ror r3
   3b940:			; <UNDEFINED> instruction: 0x000378bc
   3b944:	andeq	r7, r3, lr, lsl #17
   3b948:	strheq	lr, [r1], -ip
   3b94c:	andeq	r9, r3, lr, ror #17
   3b950:	andeq	r9, r3, r8, asr #17
   3b954:			; <UNDEFINED> instruction: 0x000364b4
   3b958:	andeq	fp, r3, lr, lsl #19
   3b95c:	andeq	fp, r3, r6, lsl #19
   3b960:	andeq	r0, r0, r8, ror #7
   3b964:	strdeq	sl, [r1], -r0
   3b968:	andeq	lr, r1, sl, asr #32
   3b96c:	andeq	r6, r3, r0, lsl r4
   3b970:	andeq	sp, r1, r6, lsr #31
   3b974:	andeq	sp, r1, r8, asr #29
   3b978:	andeq	r0, r0, r4, ror #7
   3b97c:	andeq	r5, r1, lr, asr #4
   3b980:	andeq	r0, r1, r6, lsr r3
   3b984:	muleq	r1, r0, ip
   3b988:	ldrdeq	sp, [r1], -sl
   3b98c:	andeq	sp, r1, r6, lsr #23
   3b990:	andeq	sp, r1, ip, lsr #24
   3b994:	andeq	sp, r1, ip, lsr #25
   3b998:	andeq	r5, r1, sl, lsr #15
   3b99c:	andeq	sp, r1, sl, lsl ip
   3b9a0:	andeq	sp, r1, lr, lsr #24
   3b9a4:	andeq	sp, r1, r2, ror ip
   3b9a8:	andeq	sp, r1, r8, ror ip
   3b9ac:	andeq	sp, r1, r0, ror fp
   3b9b0:	andeq	sp, r1, ip, lsl fp
   3b9b4:	andeq	sp, r1, ip, lsr #22
   3b9b8:	andeq	sp, r1, r8, asr #20
   3b9bc:	andeq	sp, r1, lr, lsr sl
   3b9c0:	andeq	sp, r1, r4, lsr sl
   3b9c4:	andeq	sp, r1, r2, lsl #20
   3b9c8:	andeq	sp, r1, r8, lsl #20
   3b9cc:	andeq	sp, r1, r2, lsl sl
   3b9d0:	blmi	100ded0 <tcgetattr@plt+0x1006774>
   3b9d4:			; <UNDEFINED> instruction: 0xf8d24479
   3b9d8:	ldrblt	r0, [r0, #204]!	; 0xcc
   3b9dc:	stmiapl	fp, {r0, r2, r7, ip, sp, pc}^
   3b9e0:	ldmdavs	r7, {r2, r4, r9, sl, lr}
   3b9e4:	movwls	r6, #14363	; 0x381b
   3b9e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b9ec:	ldcl	7, cr15, [r0, #-812]!	; 0xfffffcd4
   3b9f0:	strmi	r6, [r6], -r1, ror #24
   3b9f4:	ldrdeq	pc, [ip], #132	; 0x84
   3b9f8:	ldc	7, cr15, [sl, #-812]	; 0xfffffcd4
   3b9fc:	andsle	r1, ip, r3, asr #24
   3ba00:	strmi	r4, [r5], -r2, lsl #12
   3ba04:			; <UNDEFINED> instruction: 0x46334833
   3ba08:	ldrbtmi	r6, [r8], #-2105	; 0xfffff7c7
   3ba0c:	blx	ff5f99c2 <tcgetattr@plt+0xff5f2266>
   3ba10:	addsvs	pc, r8, #14090240	; 0xd70000
   3ba14:	adcmi	fp, lr, #-2147483589	; 0x8000003b
   3ba18:	svclt	0x0088482f
   3ba1c:	ldmdavs	r9!, {r1, r4, r5, r6, r8, r9, fp, ip}
   3ba20:	andcs	fp, r0, #152, 30	; 0x260
   3ba24:			; <UNDEFINED> instruction: 0xf8c74478
   3ba28:			; <UNDEFINED> instruction: 0xf7eb2298
   3ba2c:			; <UNDEFINED> instruction: 0xf8d4fbc7
   3ba30:			; <UNDEFINED> instruction: 0xf7cb00cc
   3ba34:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
   3ba38:	bmi	a6ff40 <tcgetattr@plt+0xa687e4>
   3ba3c:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   3ba40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ba44:	subsmi	r9, sl, r3, lsl #22
   3ba48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ba4c:	andlt	sp, r5, ip, lsr r1
   3ba50:			; <UNDEFINED> instruction: 0xf8d4bdf0
   3ba54:	stmdavs	r7!, {r2, r3, r6, r7}
   3ba58:	ldc	7, cr15, [sl, #-812]!	; 0xfffffcd4
   3ba5c:	movwne	lr, #6612	; 0x19d4
   3ba60:	adcvs	pc, r0, #72, 4	; 0x80000004
   3ba64:	vsubhn.i16	d25, q0, <illegal reg q0.5>
   3ba68:	andls	r0, r2, #268435456	; 0x10000000
   3ba6c:	vqrdmulh.s<illegal width 8>	d15, d1, d3
   3ba70:	movwcc	r0, #4315	; 0x10db
   3ba74:			; <UNDEFINED> instruction: 0x46054298
   3ba78:			; <UNDEFINED> instruction: 0xf8d4d3d9
   3ba7c:			; <UNDEFINED> instruction: 0xf013319c
   3ba80:	bicsle	r0, sl, r0, lsl #13
   3ba84:	ldmdami	r6, {r1, r9, sl, lr}
   3ba88:	orreq	pc, r0, #67	; 0x43
   3ba8c:			; <UNDEFINED> instruction: 0xf8c46839
   3ba90:	ldrbtmi	r3, [r8], #-412	; 0xfffffe64
   3ba94:	blx	fe4f9a4a <tcgetattr@plt+0xfe4f22ee>
   3ba98:			; <UNDEFINED> instruction: 0xf8d44629
   3ba9c:			; <UNDEFINED> instruction: 0xf7cb00cc
   3baa0:			; <UNDEFINED> instruction: 0xf8d7edf4
   3baa4:			; <UNDEFINED> instruction: 0xf1042294
   3baa8:	stmdbge	r1, {r4, r6, r7}
   3baac:			; <UNDEFINED> instruction: 0xf8c7442a
   3bab0:			; <UNDEFINED> instruction: 0xf8c42294
   3bab4:			; <UNDEFINED> instruction: 0xf7cb6110
   3bab8:			; <UNDEFINED> instruction: 0xe7beebbc
   3babc:	addeq	pc, ip, r4, lsl #2
   3bac0:			; <UNDEFINED> instruction: 0xf7cb2100
   3bac4:			; <UNDEFINED> instruction: 0xe7b8ebb6
   3bac8:	b	fe4f99fc <tcgetattr@plt+0xfe4f22a0>
   3bacc:	andeq	r7, r3, r0, asr #3
   3bad0:	andeq	r0, r0, r8, ror r3
   3bad4:	andeq	lr, r1, r2, ror #1
   3bad8:	andeq	lr, r1, r4, ror #1
   3badc:	andeq	r7, r3, r6, asr r1
   3bae0:	muleq	r1, lr, r0
   3bae4:	mvnsmi	lr, #737280	; 0xb4000
   3bae8:	ldrbeq	pc, [r4, r1, lsl #2]!	; <UNPREDICTABLE>
   3baec:			; <UNDEFINED> instruction: 0xf1016b0b
   3baf0:			; <UNDEFINED> instruction: 0x460c06bc
   3baf4:	ldrbeq	r4, [r9], #1541	; 0x605
   3baf8:	stmibvs	fp!, {r1, r3, r5, sl, ip, lr, pc}
   3bafc:	andle	r2, r4, r8, lsl #22
   3bb00:	blcs	2562b4 <tcgetattr@plt+0x24eb58>
   3bb04:	pop	{r0, r1, r4, ip, lr, pc}
   3bb08:	stmiavs	r3!, {r3, r4, r5, r6, r7, r8, r9, pc}
   3bb0c:	ldrsbcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   3bb10:	eorsle	r4, pc, r3, lsr #5
   3bb14:	stmdbcs	r8, {r0, r4, r5, r7, r8, fp, sp, lr}
   3bb18:	rscsle	r6, r1, r9, lsr #3
   3bb1c:			; <UNDEFINED> instruction: 0xf00c4620
   3bb20:	stmibvs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   3bb24:	svclt	0x00181c42
   3bb28:	blcs	2541d0 <tcgetattr@plt+0x24ca74>
   3bb2c:	stmiavs	r3!, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
   3bb30:	ldrsbcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   3bb34:	eorle	r4, r7, r3, lsr #5
   3bb38:	stmdbcs	r8, {r0, r4, r5, r6, r7, r8, fp, sp, lr}
   3bb3c:	rscle	r6, r2, r9, ror #3
   3bb40:			; <UNDEFINED> instruction: 0xf00c4620
   3bb44:	mcrrne	12, 14, pc, r3, cr13	; <UNPREDICTABLE>
   3bb48:	mvnvs	fp, r8, lsl pc
   3bb4c:	mvnshi	lr, #12386304	; 0xbd0000
   3bb50:	ldrdhi	pc, [ip], -r4
   3bb54:	orrpl	pc, r0, #587202560	; 0x23000000
   3bb58:			; <UNDEFINED> instruction: 0x63234911
   3bb5c:			; <UNDEFINED> instruction: 0x46404479
   3bb60:			; <UNDEFINED> instruction: 0xf85ef7ef
   3bb64:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   3bb68:	strbmi	r4, [r0], -r1, lsl #13
   3bb6c:			; <UNDEFINED> instruction: 0xf858f7ef
   3bb70:	strmi	r4, [r0], r9, asr #12
   3bb74:			; <UNDEFINED> instruction: 0xf7fe4638
   3bb78:	ldrtmi	pc, [r0], -r5, lsl #20	; <UNPREDICTABLE>
   3bb7c:	strbmi	r4, [pc], -r1, asr #12
   3bb80:	blx	79b80 <tcgetattr@plt+0x72424>
   3bb84:	ldr	r4, [r8, r6, asr #12]!
   3bb88:	stmdbcs	r8, {r0, r3, r4, r5, r6, r7, r8, fp, sp, lr}
   3bb8c:	mvnvs	fp, r8, lsl pc
   3bb90:			; <UNDEFINED> instruction: 0xe7d1d1d6
   3bb94:	stmdbcs	r8, {r0, r3, r4, r5, r7, r8, fp, sp, lr}
   3bb98:			; <UNDEFINED> instruction: 0x61a9bf18
   3bb9c:			; <UNDEFINED> instruction: 0xe7b9d1be
   3bba0:	andeq	r2, r1, r4, lsl #27
   3bba4:	andeq	r2, r1, sl, asr sp
   3bba8:			; <UNDEFINED> instruction: 0xf100b5f8
   3bbac:	svcmi	0x00110c20
   3bbb0:	stcvc	6, cr4, [r6, #-16]
   3bbb4:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   3bbb8:			; <UNDEFINED> instruction: 0xf8543410
   3bbbc:	ldrtmi	r1, [sp], -ip, lsl #24
   3bbc0:	stccs	8, cr15, [r8], {84}	; 0x54
   3bbc4:			; <UNDEFINED> instruction: 0xf8543710
   3bbc8:	strbmi	r3, [r4, #-3076]!	; 0xfffff3fc
   3bbcc:	mvnsle	ip, pc, lsl #10
   3bbd0:	cdpcs	8, 1, cr6, cr2, cr0, {1}
   3bbd4:	ldrtmi	r4, [r2], -r8, lsl #24
   3bbd8:	msreq	CPSR_s, #79	; 0x4f
   3bbdc:	andscs	fp, r2, #40, 30	; 0xa0
   3bbe0:	eorsvs	r4, r8, ip, ror r4
   3bbe4:			; <UNDEFINED> instruction: 0x4620215f
   3bbe8:			; <UNDEFINED> instruction: 0xf7cb74e2
   3bbec:			; <UNDEFINED> instruction: 0x4620e9ba
   3bbf0:	svclt	0x0000bdf8
   3bbf4:	muleq	r3, ip, r1
   3bbf8:	andeq	sp, r3, r0, ror r1
   3bbfc:	addlt	fp, r2, r0, ror r5
   3bc00:	ldrdeq	pc, [r8], r2
   3bc04:	ldmdavs	r6, {r2, r4, r9, sl, lr}
   3bc08:	stcl	7, cr15, [r2], #-812	; 0xfffffcd4
   3bc0c:			; <UNDEFINED> instruction: 0xf04f6c61
   3bc10:			; <UNDEFINED> instruction: 0x460532ff
   3bc14:	ldrdeq	pc, [r8], r4
   3bc18:	bl	fe9f9b4c <tcgetattr@plt+0xfe9f23f0>
   3bc1c:	andls	r1, r1, r3, asr #24
   3bc20:	stmdble	sp, {r0, r8, r9, fp, sp}
   3bc24:	stmdami	fp, {r1, r9, sl, lr}
   3bc28:			; <UNDEFINED> instruction: 0x462b6831
   3bc2c:			; <UNDEFINED> instruction: 0xf7eb4478
   3bc30:	strtmi	pc, [r0], -r5, asr #21
   3bc34:	stc2	7, cr15, [r6, #1016]!	; 0x3f8
   3bc38:	mvnsle	r2, r0, lsl #16
   3bc3c:	ldcllt	0, cr11, [r0, #-8]!
   3bc40:	subeq	pc, r8, r4, lsl #2
   3bc44:	b	4f9b78 <tcgetattr@plt+0x4f241c>
   3bc48:	andlt	r6, r2, r0, lsr #16
   3bc4c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3bc50:	mcrrlt	7, 15, pc, r2, cr6	; <UNPREDICTABLE>
   3bc54:	andeq	sp, r1, r8, lsr #30
   3bc58:			; <UNDEFINED> instruction: 0x4604b5f8
   3bc5c:			; <UNDEFINED> instruction: 0x019cf8d0
   3bc60:			; <UNDEFINED> instruction: 0x06004615
   3bc64:			; <UNDEFINED> instruction: 0xf8d4d505
   3bc68:	strtmi	r2, [sl], #-272	; 0xfffffef0
   3bc6c:	tstcs	r0, r4, asr #17	; <UNPREDICTABLE>
   3bc70:	stmdavs	r7!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   3bc74:			; <UNDEFINED> instruction: 0xf8d4460e
   3bc78:			; <UNDEFINED> instruction: 0xf7cb00cc
   3bc7c:	ldmdami	r0, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   3bc80:			; <UNDEFINED> instruction: 0x462a4633
   3bc84:	ldmdavs	r9!, {r3, r4, r5, r6, sl, lr}
   3bc88:	blx	fe679c3c <tcgetattr@plt+0xfe6724e0>
   3bc8c:			; <UNDEFINED> instruction: 0xf8d74a0d
   3bc90:	ldrbtmi	r3, [sl], #-656	; 0xfffffd70
   3bc94:			; <UNDEFINED> instruction: 0xf8c7442b
   3bc98:	ldmdavs	r0, {r4, r7, r9, ip, sp}
   3bc9c:	andle	r1, r3, r2, asr #24
   3bca0:	ldrtmi	r4, [r1], -sl, lsr #12
   3bca4:	bl	ff8f9bd8 <tcgetattr@plt+0xff8f247c>
   3bca8:			; <UNDEFINED> instruction: 0x319cf8d4
   3bcac:	ldrble	r0, [pc, #1755]	; 3c38f <tcgetattr@plt+0x34c33>
   3bcb0:	addeq	pc, ip, r4, lsl #2
   3bcb4:	pop	{r8, sp}
   3bcb8:			; <UNDEFINED> instruction: 0xf7cb40f8
   3bcbc:	svclt	0x0000bab7
   3bcc0:	andeq	pc, r0, r4, lsl fp	; <UNPREDICTABLE>
   3bcc4:	andeq	r7, r3, lr, asr #14
   3bcc8:	mvnsmi	lr, sp, lsr #18
   3bccc:	bmi	94d52c <tcgetattr@plt+0x945dd0>
   3bcd0:	blmi	967f00 <tcgetattr@plt+0x9607a4>
   3bcd4:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
   3bcd8:	ldmpl	r3, {r1, r8, sp}^
   3bcdc:	movwls	r6, #38939	; 0x981b
   3bce0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3bce4:	blx	c79ce8 <tcgetattr@plt+0xc7258c>
   3bce8:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
   3bcec:	teqle	r3, r0, lsl #16
   3bcf0:	usatmi	r4, #12, lr, lsl #20
   3bcf4:	ldmpl	ip, {r0, r1, r2, r5, r6, r9, sl, lr}
   3bcf8:	abseqs	f7, f4
   3bcfc:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
   3bd00:	stcne	8, cr15, [ip], {84}	; 0x54
   3bd04:			; <UNDEFINED> instruction: 0xf854463d
   3bd08:	ldrcc	r2, [r0, -r8, lsl #24]
   3bd0c:	stccc	8, cr15, [r4], {84}	; 0x54
   3bd10:	strgt	r4, [pc, #-1396]	; 3b7a4 <tcgetattr@plt+0x34048>
   3bd14:	stmdavs	r0!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   3bd18:			; <UNDEFINED> instruction: 0xf1b86038
   3bd1c:	andle	r0, r3, r0, lsl #30
   3bd20:	strbtmi	r4, [r0], -r1, asr #12
   3bd24:	mrc2	7, 6, pc, cr14, cr15, {7}
   3bd28:	cdpcs	14, 0, cr3, cr1, cr8, {0}
   3bd2c:	andcs	fp, r1, r8, lsl #31
   3bd30:	stmdals	r7, {r0, r2, fp, ip, lr, pc}
   3bd34:	stmdacs	r1, {r3, fp, ip, sp}
   3bd38:	mulcs	r0, r4, pc	; <UNPREDICTABLE>
   3bd3c:	bmi	343d48 <tcgetattr@plt+0x33c5ec>
   3bd40:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3bd44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3bd48:	subsmi	r9, sl, r9, lsl #22
   3bd4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3bd50:	andlt	sp, sl, r4, lsl #2
   3bd54:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3bd58:	ldrb	r2, [r0, r0]!
   3bd5c:	stmdb	r8, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3bd60:			; <UNDEFINED> instruction: 0x00036ebe
   3bd64:	andeq	r0, r0, r8, ror r3
   3bd68:	andeq	r6, r3, sl, lsr #29
   3bd6c:	andeq	r0, r0, r4, asr #6
   3bd70:	andeq	r6, r3, r2, asr lr
   3bd74:	mvnsmi	lr, #737280	; 0xb4000
   3bd78:	blvs	28d5b0 <tcgetattr@plt+0x285e54>
   3bd7c:	andcs	fp, r1, r1, lsl r9
   3bd80:	mvnshi	lr, #12386304	; 0xbd0000
   3bd84:	stmdavs	r0, {r0, r2, r9, sl, lr}
   3bd88:	stmdbvc	r9, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
   3bd8c:			; <UNDEFINED> instruction: 0x46984616
   3bd90:	ldc2	7, cr15, [sl], {251}	; 0xfb
   3bd94:	andcs	fp, r0, r8, asr #3
   3bd98:	ldmibne	sl!, {r3, r8, fp, ip, pc}
   3bd9c:	ldmdane	r1, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
   3bda0:	stmdble	pc, {r0, r3, r4, r7, r9, lr}	; <UNPREDICTABLE>
   3bda4:	strmi	r6, [fp], #-3041	; 0xfffff41f
   3bda8:	andle	r4, fp, #-1610612727	; 0xa0000009
   3bdac:	bl	2a25d8 <tcgetattr@plt+0x29ae7c>
   3bdb0:	blvs	fe87c9d8 <tcgetattr@plt+0xfe87527c>
   3bdb4:	addmi	r1, sl, #10092544	; 0x9a0000
   3bdb8:			; <UNDEFINED> instruction: 0x6c22d904
   3bdbc:	ldmdane	r1, {r1, r3, sl, lr}
   3bdc0:	bicsle	r4, ip, #-1342177272	; 0xb0000008
   3bdc4:	ldmfd	sp!, {sp}
   3bdc8:	stmdavs	r8!, {r3, r4, r5, r6, r7, r8, r9, pc}
   3bdcc:	ldc2	7, cr15, [r6], {251}	; 0xfb
   3bdd0:	svclt	0x0000e7e2
   3bdd4:	mvnsmi	lr, #737280	; 0xb4000
   3bdd8:	stmdavs	sp, {r0, r1, r7, ip, sp, pc}
   3bddc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3bde0:	strmi	r9, [ip], -sl, lsl #30
   3bde4:			; <UNDEFINED> instruction: 0xf8d54616
   3bde8:	ldrmi	r9, [sp], -r8, lsr #32
   3bdec:	stmdavc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3bdf0:			; <UNDEFINED> instruction: 0xffc0f7ff
   3bdf4:	bvs	fe8e8a1c <tcgetattr@plt+0xfe8e12c0>
   3bdf8:	tsteq	r6, r9, lsl #22
   3bdfc:	stmibne	r8, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
   3be00:	bne	ffb8ce5c <tcgetattr@plt+0xffb85700>
   3be04:	andsvs	r9, sp, lr, lsl #22
   3be08:	blvs	ff916b98 <tcgetattr@plt+0xff90f43c>
   3be0c:	ldmdale	r7, {r1, r3, r7, r9, lr}
   3be10:	movwcs	r4, #1050	; 0x41a
   3be14:	bls	30c824 <tcgetattr@plt+0x3050c8>
   3be18:	bvs	18d3e6c <tcgetattr@plt+0x18cc710>
   3be1c:	stmdbls	ip, {r2, r3, r4, r9, ip, lr, pc}
   3be20:	blvs	190ce80 <tcgetattr@plt+0x1905724>
   3be24:	strdvs	r1, [sl], -r2
   3be28:	ldrmi	r6, [r3], #-3042	; 0xfffff41e
   3be2c:	blls	382cac <tcgetattr@plt+0x37b550>
   3be30:	adcsmi	r6, r7, #30
   3be34:	andcs	fp, r1, r8, lsr #30
   3be38:	andlt	sp, r3, r6, lsr #6
   3be3c:	mvnshi	lr, #12386304	; 0xbd0000
   3be40:	addmi	r4, r3, #318767104	; 0x13000000
   3be44:	blls	330698 <tcgetattr@plt+0x328f3c>
   3be48:	movwcs	r6, #26
   3be4c:	andsvs	r9, r3, ip, lsl #20
   3be50:	blvs	ff9e2a8c <tcgetattr@plt+0xff9db330>
   3be54:			; <UNDEFINED> instruction: 0xe7ec601e
   3be58:	ldrmi	r6, [r6], #-2915	; 0xfffff49d
   3be5c:	bne	ffdcd764 <tcgetattr@plt+0xffdc6008>
   3be60:	andsvs	r9, lr, ip, lsl #22
   3be64:	andsvs	r9, pc, sp, lsl #22
   3be68:	pop	{r0, r1, ip, sp, pc}
   3be6c:	bvs	189ce34 <tcgetattr@plt+0x18956d8>
   3be70:	movwcs	r1, #2962	; 0xb92
   3be74:	stmdbls	fp, {r1, r4, r6, r9, fp, ip}
   3be78:	bls	353ea8 <tcgetattr@plt+0x34c74c>
   3be7c:	blls	393ed0 <tcgetattr@plt+0x38c774>
   3be80:	blne	fefd5ec0 <tcgetattr@plt+0xfefce764>
   3be84:	bfi	r6, lr, #0, #21
   3be88:	ldrtmi	r4, [fp], -r3, lsl #18
   3be8c:	ldrtmi	r4, [r2], -r3, lsl #16
   3be90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3be94:	blx	379e48 <tcgetattr@plt+0x3726ec>
   3be98:	ldrdeq	sp, [r1], -ip
   3be9c:	andeq	sp, r1, r2, ror #25
   3bea0:	addlt	fp, r2, r0, lsl r5
   3bea4:	strmi	r4, [r8], -r4, lsl #12
   3bea8:			; <UNDEFINED> instruction: 0xf7cb9101
   3beac:	stmdbls	r1, {r2, r3, r6, r9, fp, sp, lr, pc}
   3beb0:	strtmi	r4, [r0], -r2, lsl #12
   3beb4:	pop	{r1, ip, sp, pc}
   3beb8:			; <UNDEFINED> instruction: 0xe6cd4010
   3bebc:			; <UNDEFINED> instruction: 0x4604b510
   3bec0:	ldrdeq	pc, [r0, r0]!
   3bec4:			; <UNDEFINED> instruction: 0xf8ccf7ff
   3bec8:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
   3becc:			; <UNDEFINED> instruction: 0x4601bd10
   3bed0:	pop	{r5, r9, sl, lr}
   3bed4:			; <UNDEFINED> instruction: 0xe7e34010
   3bed8:			; <UNDEFINED> instruction: 0x4604b510
   3bedc:	ldrdeq	pc, [r0, r0]!
   3bee0:			; <UNDEFINED> instruction: 0xf8d0f7ff
   3bee4:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
   3bee8:			; <UNDEFINED> instruction: 0x4601bd10
   3beec:	pop	{r5, r9, sl, lr}
   3bef0:	bfi	r4, r0, #0, #22
   3bef4:	addlt	fp, r3, r0, lsr r5
   3bef8:			; <UNDEFINED> instruction: 0xf8d04604
   3befc:	stflss	f0, [r6, #-640]	; 0xfffffd80
   3bf00:			; <UNDEFINED> instruction: 0xf7ff9500
   3bf04:	stmdavc	r3, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
   3bf08:	andlt	fp, r3, fp, lsl #18
   3bf0c:			; <UNDEFINED> instruction: 0x4601bd30
   3bf10:	andlt	r4, r3, r0, lsr #12
   3bf14:	ldrhtmi	lr, [r0], -sp
   3bf18:	svclt	0x0000e7c2
   3bf1c:	mvnsmi	lr, sp, lsr #18
   3bf20:	bmi	148d784 <tcgetattr@plt+0x1486028>
   3bf24:	pkhbtvc	pc, r0, r1	; <UNPREDICTABLE>
   3bf28:	addlt	r4, ip, r0, asr fp
   3bf2c:			; <UNDEFINED> instruction: 0x4605447a
   3bf30:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   3bf34:	movwls	r6, #47131	; 0xb81b
   3bf38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3bf3c:			; <UNDEFINED> instruction: 0xf8d0d01e
   3bf40:	sbclt	r3, ip, #168, 2	; 0x2a
   3bf44:	strble	r0, [r8, #-2009]	; 0xfffff827
   3bf48:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   3bf4c:	ldrtmi	r4, [fp], -r8, asr #20
   3bf50:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
   3bf54:	strls	r4, [r0], #-1600	; 0xfffff9c0
   3bf58:	blx	a77f94 <tcgetattr@plt+0xa70838>
   3bf5c:	stmdami	r5, {r0, r1, r3, r5, fp, sp, lr}^
   3bf60:	ldmdavs	r9, {r1, r6, r9, sl, lr}
   3bf64:			; <UNDEFINED> instruction: 0xf7eb4478
   3bf68:			; <UNDEFINED> instruction: 0xf89df929
   3bf6c:	teqlt	r6, #12
   3bf70:	strtmi	r4, [r8], -r1, asr #12
   3bf74:			; <UNDEFINED> instruction: 0xff94f7ff
   3bf78:	eor	r2, r0, r0, lsl #12
   3bf7c:	strble	r0, [r2, #-395]!	; 0xfffffe75
   3bf80:			; <UNDEFINED> instruction: 0xf8d0783b
   3bf84:	blcs	cfc60c <tcgetattr@plt+0xcf4eb0>
   3bf88:	biccs	sp, r0, r3, asr #32
   3bf8c:			; <UNDEFINED> instruction: 0xf848f7ff
   3bf90:	subsle	r2, r8, r0, lsl #16
   3bf94:	rsbsmi	pc, pc, r4, lsr #32
   3bf98:	movweq	pc, #45325	; 0xb10d	; <UNPREDICTABLE>
   3bf9c:	andeq	pc, sl, #1073741827	; 0x40000003
   3bfa0:	tsteq	r9, sp, lsl #2	; <UNPREDICTABLE>
   3bfa4:			; <UNDEFINED> instruction: 0xffc8f7db
   3bfa8:	mulmi	fp, sp, r8
   3bfac:	mulcc	sl, sp, r8
   3bfb0:			; <UNDEFINED> instruction: 0xf89d4628
   3bfb4:	biccs	r2, r0, r9
   3bfb8:			; <UNDEFINED> instruction: 0xf7ff9400
   3bfbc:	bmi	bfbe30 <tcgetattr@plt+0xbf46d4>
   3bfc0:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   3bfc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3bfc8:	subsmi	r9, sl, fp, lsl #22
   3bfcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3bfd0:	ldrtmi	sp, [r0], -r8, asr #2
   3bfd4:	pop	{r2, r3, ip, sp, pc}
   3bfd8:			; <UNDEFINED> instruction: 0xf8d081f0
   3bfdc:			; <UNDEFINED> instruction: 0x21b701a0
   3bfe0:			; <UNDEFINED> instruction: 0xf81ef7ff
   3bfe4:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3bfe8:			; <UNDEFINED> instruction: 0xf8d5d1ae
   3bfec:			; <UNDEFINED> instruction: 0xf8d001a0
   3bff0:	ldrbeq	r3, [sl, ip, lsl #4]
   3bff4:	ldmdavc	fp!, {r3, r5, r7, r8, sl, ip, lr, pc}
   3bff8:	eorle	r2, r7, r3, lsr fp
   3bffc:			; <UNDEFINED> instruction: 0xf7ff21be
   3c000:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
   3c004:	strtmi	sp, [r2], -r0, lsr #1
   3c008:			; <UNDEFINED> instruction: 0x21be4628
   3c00c:			; <UNDEFINED> instruction: 0xff56f7ff
   3c010:	ldrdcs	lr, [r1, #117]	; 0x75
   3c014:			; <UNDEFINED> instruction: 0xf804f7ff
   3c018:			; <UNDEFINED> instruction: 0xf024b1a8
   3c01c:			; <UNDEFINED> instruction: 0xf10d407f
   3c020:			; <UNDEFINED> instruction: 0xf10d030b
   3c024:			; <UNDEFINED> instruction: 0xf10d020a
   3c028:			; <UNDEFINED> instruction: 0xf7db0109
   3c02c:			; <UNDEFINED> instruction: 0xf89dff85
   3c030:			; <UNDEFINED> instruction: 0xf89d400b
   3c034:	strtmi	r3, [r8], -sl
   3c038:	mulcs	r9, sp, r8
   3c03c:	strls	r2, [r0], #-449	; 0xfffffe3f
   3c040:			; <UNDEFINED> instruction: 0xff58f7ff
   3c044:			; <UNDEFINED> instruction: 0xf04fe7bb
   3c048:			; <UNDEFINED> instruction: 0xe7b836ff
   3c04c:			; <UNDEFINED> instruction: 0xf7fe21bf
   3c050:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3c054:	svcge	0x0078f43f
   3c058:	strtmi	r4, [r8], -r2, lsr #12
   3c05c:			; <UNDEFINED> instruction: 0xf7ff21bf
   3c060:	str	pc, [ip, sp, lsr #30]!
   3c064:	svc	0x00c4f7ca
   3c068:	andeq	r6, r3, r8, ror #24
   3c06c:	andeq	r0, r0, r8, ror r3
   3c070:	andeq	sp, r1, sl, lsr ip
   3c074:	andeq	sp, r1, r4, lsr ip
   3c078:	ldrdeq	r6, [r3], -r2
   3c07c:			; <UNDEFINED> instruction: 0x4604b510
   3c080:	ldrdeq	pc, [r0, r0]!
   3c084:			; <UNDEFINED> instruction: 0xf826f7ff
   3c088:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
   3c08c:			; <UNDEFINED> instruction: 0x4601bd10
   3c090:	pop	{r5, r9, sl, lr}
   3c094:	smlad	r3, r0, r0, r4
   3c098:			; <UNDEFINED> instruction: 0x460db570
   3c09c:	ldrmi	r4, [r6], -r9, lsr #18
   3c0a0:	addslt	r4, r6, r9, lsr #20
   3c0a4:			; <UNDEFINED> instruction: 0xf8d04479
   3c0a8:	stmpl	sl, {r2, r3, r5, r7, r8, ip, sp}
   3c0ac:	ldmdavs	r2, {r0, r2, r8, r9, fp, sp}
   3c0b0:			; <UNDEFINED> instruction: 0xf04f9215
   3c0b4:			; <UNDEFINED> instruction: 0xd12d0200
   3c0b8:	strmi	r6, [r4], -r3, asr #23
   3c0bc:	eorsle	r4, r5, fp, lsr #5
   3c0c0:	andcc	lr, sp, #212, 18	; 0x350000
   3c0c4:	tsteq	r3, r2, asr sl
   3c0c8:	tstcs	ip, r3, lsl #8
   3c0cc:			; <UNDEFINED> instruction: 0xf7ff4620
   3c0d0:	stmib	r4, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}^
   3c0d4:	stmdblt	sp, {r0, r1, r2, r3, r9, sl, ip, lr}^
   3c0d8:	blcc	9626c <tcgetattr@plt+0x8eb10>
   3c0dc:	svclt	0x0002429e
   3c0e0:	tstcc	fp, #72351744	; 0x4500000	; <UNPREDICTABLE>
   3c0e4:	cmneq	r3, #192, 4	; <UNPREDICTABLE>
   3c0e8:	andle	r9, ip, r5, lsl #6
   3c0ec:	movtcs	r4, #2071	; 0x817
   3c0f0:	strcc	r3, [r1, #-1537]	; 0xfffff9ff
   3c0f4:			; <UNDEFINED> instruction: 0x46194478
   3c0f8:	andcs	r9, r1, #0
   3c0fc:	strls	sl, [r2], -r5, lsl #16
   3c100:			; <UNDEFINED> instruction: 0xf7cb9501
   3c104:			; <UNDEFINED> instruction: 0xf89deb1a
   3c108:	ldmiblt	fp, {r2, r4, ip, sp}
   3c10c:	mvnscc	pc, #79	; 0x4f
   3c110:	movwcc	lr, #14788	; 0x39c4
   3c114:	blmi	34e954 <tcgetattr@plt+0x3471f8>
   3c118:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c11c:	blls	59618c <tcgetattr@plt+0x58ea30>
   3c120:			; <UNDEFINED> instruction: 0xf04f405a
   3c124:	mrsle	r0, (UNDEF: 58)
   3c128:	ldcllt	0, cr11, [r0, #-88]!	; 0xffffffa8
   3c12c:	adcsmi	r6, r3, #768	; 0x300
   3c130:	strb	sp, [pc, r6, asr #3]!
   3c134:	strtmi	sl, [r0], -r5, lsl #18
   3c138:	mrc2	7, 5, pc, cr2, cr15, {7}
   3c13c:			; <UNDEFINED> instruction: 0xf7cae7e6
   3c140:	svclt	0x0000ef58
   3c144:	strdeq	r6, [r3], -r0
   3c148:	andeq	r0, r0, r8, ror r3
   3c14c:	andeq	sp, r1, r0, asr #21
   3c150:	andeq	r6, r3, ip, ror sl
   3c154:	ldrtlt	r6, [r0], #-2059	; 0xfffff7f5
   3c158:	ldmibvs	sp, {r2, r3, r6, r9, fp, sp, lr}
   3c15c:	vnmulne.f64	d22, d3, d10
   3c160:	bne	fe88d214 <tcgetattr@plt+0xfe885ab8>
   3c164:			; <UNDEFINED> instruction: 0xbc301a9a
   3c168:	svclt	0x0000e796
   3c16c:	blmi	74e9e0 <tcgetattr@plt+0x747284>
   3c170:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3c174:	ldmpl	r3, {r1, r4, r7, ip, sp, pc}^
   3c178:	ldmdavs	fp, {r0, sl, fp, sp, pc}
   3c17c:			; <UNDEFINED> instruction: 0xf04f9311
   3c180:			; <UNDEFINED> instruction: 0xf7cb0300
   3c184:	bmi	63647c <tcgetattr@plt+0x62ed20>
   3c188:	ldrbtmi	r2, [sl], #-320	; 0xfffffec0
   3c18c:	strtmi	r4, [r0], -r3, lsl #12
   3c190:			; <UNDEFINED> instruction: 0xf90cf00d
   3c194:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   3c198:	vmax.s8	d20, d0, d16
   3c19c:			; <UNDEFINED> instruction: 0xf7cb2141
   3c1a0:	bmi	4b63e8 <tcgetattr@plt+0x4aec8c>
   3c1a4:	cfstrdne	mvd4, [r3], {122}	; 0x7a
   3c1a8:	tstle	fp, r0, lsl r0
   3c1ac:	blmi	34e9f0 <tcgetattr@plt+0x347294>
   3c1b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c1b4:	blls	496224 <tcgetattr@plt+0x48eac8>
   3c1b8:			; <UNDEFINED> instruction: 0xf04f405a
   3c1bc:	mrsle	r0, (UNDEF: 59)
   3c1c0:	ldclt	0, cr11, [r0, #-72]	; 0xffffffb8
   3c1c4:	tstcs	r2, r1, lsl #4
   3c1c8:	stmdb	r0!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c1cc:	mvnle	r3, r1
   3c1d0:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   3c1d4:			; <UNDEFINED> instruction: 0xf840f7eb
   3c1d8:	svc	0x000af7ca
   3c1dc:	andeq	r6, r3, r4, lsr #20
   3c1e0:	andeq	r0, r0, r8, ror r3
   3c1e4:	andeq	sp, r1, r6, lsr sl
   3c1e8:	andeq	r7, r3, ip, lsr r2
   3c1ec:	andeq	r6, r3, r4, ror #19
   3c1f0:	andeq	sp, r1, r2, lsl #20
   3c1f4:			; <UNDEFINED> instruction: 0x4604b5f8
   3c1f8:			; <UNDEFINED> instruction: 0x46164610
   3c1fc:	ldrmi	r4, [sp], -pc, lsl #12
   3c200:	b	13fa134 <tcgetattr@plt+0x13f29d8>
   3c204:	vst2.8	{d27-d30}, [pc :256], r8
   3c208:	tstcs	r0, r3, lsl #4
   3c20c:			; <UNDEFINED> instruction: 0xf7cb4620
   3c210:	tstlt	sp, r4, lsl #18
   3c214:	stmiblt	r3, {r0, r1, r3, r5, fp, ip, sp, lr}^
   3c218:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   3c21c:			; <UNDEFINED> instruction: 0xf844f00d
   3c220:			; <UNDEFINED> instruction: 0x01a4f8c4
   3c224:	strcs	r4, [r0, #-2062]	; 0xfffff7f2
   3c228:	eorvs	r6, r7, r6, ror #8
   3c22c:	smcvs	21576	; 0x5448
   3c230:			; <UNDEFINED> instruction: 0xf83af00d
   3c234:			; <UNDEFINED> instruction: 0xf8c42306
   3c238:			; <UNDEFINED> instruction: 0xf8c4519c
   3c23c:			; <UNDEFINED> instruction: 0xf8c451a8
   3c240:	strmi	r3, [r2], -ip, lsr #3
   3c244:			; <UNDEFINED> instruction: 0x61a24628
   3c248:			; <UNDEFINED> instruction: 0x4628bdf8
   3c24c:			; <UNDEFINED> instruction: 0xf82cf00d
   3c250:			; <UNDEFINED> instruction: 0x01a4f8c4
   3c254:			; <UNDEFINED> instruction: 0xf04fe7e6
   3c258:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   3c25c:	andeq	r0, r1, r6, lsr r5
   3c260:			; <UNDEFINED> instruction: 0x0000f8b0
   3c264:	andne	lr, r1, #192, 18	; 0x300000
   3c268:	svclt	0x00004770
   3c26c:			; <UNDEFINED> instruction: 0xf8c02905
   3c270:	andle	r1, r0, ip, lsr #3
   3c274:	stmdbmi	r1, {r4, r5, r6, r8, r9, sl, lr}
   3c278:			; <UNDEFINED> instruction: 0xe6114479
   3c27c:	andeq	sp, r1, ip, ror #18
   3c280:			; <UNDEFINED> instruction: 0x4607b5f8
   3c284:	strmi	r4, [lr], -r8, lsl #12
   3c288:	ldmda	ip, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c28c:	strmi	r2, [r4], -r5, lsl #10
   3c290:			; <UNDEFINED> instruction: 0x46226c78
   3c294:			; <UNDEFINED> instruction: 0xf7cb4631
   3c298:	cdpne	8, 0, cr14, cr3, cr10, {7}
   3c29c:	bne	ff972ec4 <tcgetattr@plt+0xff96b768>
   3c2a0:	andle	r4, r4, lr, lsl r4
   3c2a4:			; <UNDEFINED> instruction: 0xf7ca2064
   3c2a8:	stccc	15, cr14, [r1, #-416]	; 0xfffffe60
   3c2ac:	ldfltp	f5, [r8, #960]!	; 0x3c0
   3c2b0:	mvnsle	r3, r1, lsl #6
   3c2b4:	ldmda	lr!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c2b8:	blcs	3162cc <tcgetattr@plt+0x30eb70>
   3c2bc:	ldcllt	0, cr13, [r8, #968]!	; 0x3c8
   3c2c0:	blmi	1e8eca8 <tcgetattr@plt+0x1e8754c>
   3c2c4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3c2c8:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   3c2cc:	movwls	r6, #14363	; 0x381b
   3c2d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3c2d4:			; <UNDEFINED> instruction: 0x319cf8d0
   3c2d8:	strle	r0, [ip], #-1756	; 0xfffff924
   3c2dc:	blmi	1ccecb0 <tcgetattr@plt+0x1cc7554>
   3c2e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c2e4:	blls	116354 <tcgetattr@plt+0x10ebf8>
   3c2e8:			; <UNDEFINED> instruction: 0xf04f405a
   3c2ec:			; <UNDEFINED> instruction: 0xf0400300
   3c2f0:	ldrdlt	r8, [r4], -r6
   3c2f4:			; <UNDEFINED> instruction: 0x4604bd10
   3c2f8:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   3c2fc:			; <UNDEFINED> instruction: 0xf8c430d0
   3c300:			; <UNDEFINED> instruction: 0xf7ca319c
   3c304:			; <UNDEFINED> instruction: 0xf8d4eeb4
   3c308:			; <UNDEFINED> instruction: 0xf104319c
   3c30c:			; <UNDEFINED> instruction: 0xf0230048
   3c310:			; <UNDEFINED> instruction: 0xf8c40380
   3c314:			; <UNDEFINED> instruction: 0xf7ca319c
   3c318:			; <UNDEFINED> instruction: 0xf104eeaa
   3c31c:			; <UNDEFINED> instruction: 0xf7ca008c
   3c320:	stclvs	14, cr14, [r0], #-664	; 0xfffffd68
   3c324:	vpmax.s8	d26, d5, d1
   3c328:			; <UNDEFINED> instruction: 0xf7ca4113
   3c32c:	andcc	lr, r1, lr, lsl #30
   3c330:	stclvs	0, cr13, [r0], #-848	; 0xfffffcb0
   3c334:	addvc	pc, sl, #4, 10	; 0x1000000
   3c338:			; <UNDEFINED> instruction: 0xf7ca2100
   3c33c:	andcc	lr, r1, ip, lsr pc
   3c340:			; <UNDEFINED> instruction: 0xf8bdd0cc
   3c344:	andcs	r3, r0, #4
   3c348:			; <UNDEFINED> instruction: 0xf8d4210c
   3c34c:	blcc	7c9d4 <tcgetattr@plt+0x75278>
   3c350:	mrc2	7, 4, pc, cr8, cr14, {7}
   3c354:	strtmi	r4, [r0], -r1, lsl #12
   3c358:			; <UNDEFINED> instruction: 0xff92f7ff
   3c35c:			; <UNDEFINED> instruction: 0xf7fd4620
   3c360:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3c364:	biccs	sp, r3, sl, asr r1
   3c368:	ldrdeq	pc, [r0, r4]!
   3c36c:	mcr2	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   3c370:	strtmi	r4, [r0], -r1, lsl #12
   3c374:			; <UNDEFINED> instruction: 0xff84f7ff
   3c378:			; <UNDEFINED> instruction: 0xf8d421bc
   3c37c:			; <UNDEFINED> instruction: 0xf7fe01a0
   3c380:			; <UNDEFINED> instruction: 0x4601fe57
   3c384:			; <UNDEFINED> instruction: 0xf7ff4620
   3c388:	tstcs	r7, fp, ror pc	; <UNPREDICTABLE>
   3c38c:	ldrdeq	pc, [r0, r4]!
   3c390:	mcr2	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   3c394:	strtmi	r4, [r0], -r1, lsl #12
   3c398:			; <UNDEFINED> instruction: 0xff72f7ff
   3c39c:	ldrdeq	pc, [r0, r4]!
   3c3a0:			; <UNDEFINED> instruction: 0xf7fe21cd
   3c3a4:	tstlt	r0, sp, lsr lr	; <UNPREDICTABLE>
   3c3a8:	blcs	5693c <tcgetattr@plt+0x4f1e0>
   3c3ac:	blvs	9308fc <tcgetattr@plt+0x9291a0>
   3c3b0:	strble	r0, [r3], #-1369	; 0xfffffaa7
   3c3b4:			; <UNDEFINED> instruction: 0xf8d4210a
   3c3b8:			; <UNDEFINED> instruction: 0xf7fe01a0
   3c3bc:			; <UNDEFINED> instruction: 0x4601fe39
   3c3c0:			; <UNDEFINED> instruction: 0xf7ff4620
   3c3c4:	tstcs	r8, sp, asr pc	; <UNPREDICTABLE>
   3c3c8:	ldrdeq	pc, [r0, r4]!
   3c3cc:	mrc2	7, 1, pc, cr0, cr14, {7}
   3c3d0:	strtmi	r4, [r0], -r1, lsl #12
   3c3d4:			; <UNDEFINED> instruction: 0xff54f7ff
   3c3d8:	ldrdeq	pc, [r0, r4]!
   3c3dc:			; <UNDEFINED> instruction: 0xf7fe2198
   3c3e0:	bllt	a7bc64 <tcgetattr@plt+0xa74508>
   3c3e4:	ldrdeq	pc, [r0, r4]!
   3c3e8:			; <UNDEFINED> instruction: 0xf7fe21d3
   3c3ec:	tstlt	r8, sp, lsr #29	; <UNPREDICTABLE>
   3c3f0:			; <UNDEFINED> instruction: 0x319cf8d4
   3c3f4:	ldrtle	r0, [sp], #-1626	; 0xfffff9a6
   3c3f8:	ldrdcc	pc, [ip, r4]!
   3c3fc:	eorle	r2, r3, r5, lsl #22
   3c400:	ldrdeq	pc, [r0, r4]!
   3c404:			; <UNDEFINED> instruction: 0xf7fe21bb
   3c408:			; <UNDEFINED> instruction: 0x4601fe13
   3c40c:			; <UNDEFINED> instruction: 0xf7ff4620
   3c410:	stclvs	15, cr15, [r0], #-220	; 0xffffff24
   3c414:			; <UNDEFINED> instruction: 0xf7fd2101
   3c418:	smmlsr	pc, fp, lr, pc	; <UNPREDICTABLE>
   3c41c:	ldrdeq	pc, [r0, r4]!
   3c420:			; <UNDEFINED> instruction: 0xf7fe21ba
   3c424:	strmi	pc, [r1], -r5, lsl #28
   3c428:			; <UNDEFINED> instruction: 0xf7ff4620
   3c42c:	ldr	pc, [sl, r9, lsr #30]
   3c430:			; <UNDEFINED> instruction: 0x4620491f
   3c434:			; <UNDEFINED> instruction: 0xf7ff4479
   3c438:	ldrb	pc, [r3, r3, lsr #30]	; <UNPREDICTABLE>
   3c43c:			; <UNDEFINED> instruction: 0x4620491d
   3c440:			; <UNDEFINED> instruction: 0xf7ff4479
   3c444:			; <UNDEFINED> instruction: 0xe7b5ff1d
   3c448:			; <UNDEFINED> instruction: 0x4620491b
   3c44c:			; <UNDEFINED> instruction: 0xf7ff4479
   3c450:	bfi	pc, r7, (invalid: 30:21)	; <UNPREDICTABLE>
   3c454:	ldrdeq	pc, [r0, r4]!
   3c458:			; <UNDEFINED> instruction: 0xf7fe21bd
   3c45c:	orrslt	pc, r8, r1, ror #27
   3c460:	ldrdeq	pc, [r0, r4]!
   3c464:			; <UNDEFINED> instruction: 0xf7fe21bd
   3c468:	strmi	pc, [r1], -r3, ror #27
   3c46c:			; <UNDEFINED> instruction: 0xf7ff4620
   3c470:	ldr	pc, [ip, r7, lsl #30]
   3c474:			; <UNDEFINED> instruction: 0xf0234911
   3c478:	strtmi	r0, [r0], -r0, asr #6
   3c47c:	orrscc	pc, ip, r4, asr #17
   3c480:			; <UNDEFINED> instruction: 0xf7ff4479
   3c484:			; <UNDEFINED> instruction: 0xe7b7fefd
   3c488:	biccs	r4, sp, r2, lsl #12
   3c48c:	ldrdeq	pc, [r0, r4]!
   3c490:	stc2l	7, cr15, [r6, #1016]!	; 0x3f8
   3c494:	strtmi	r4, [r0], -r1, lsl #12
   3c498:	mrc2	7, 7, pc, cr2, cr15, {7}
   3c49c:			; <UNDEFINED> instruction: 0xf7cae787
   3c4a0:	svclt	0x0000eda8
   3c4a4:	ldrdeq	r6, [r3], -r0
   3c4a8:	andeq	r0, r0, r8, ror r3
   3c4ac:			; <UNDEFINED> instruction: 0x000368b4
   3c4b0:	andeq	sp, r1, r4, asr #15
   3c4b4:	andeq	sp, r1, ip, lsr #15
   3c4b8:	ldrdeq	sp, [r1], -ip
   3c4bc:	muleq	r1, ip, r7
   3c4c0:			; <UNDEFINED> instruction: 0xf500b538
   3c4c4:	strmi	r7, [r4], -r4, ror #11
   3c4c8:			; <UNDEFINED> instruction: 0xf7ca4628
   3c4cc:	bllt	1c77b4c <tcgetattr@plt+0x1c703f0>
   3c4d0:			; <UNDEFINED> instruction: 0xf7ff4620
   3c4d4:			; <UNDEFINED> instruction: 0xf8d4fef5
   3c4d8:			; <UNDEFINED> instruction: 0x069a319c
   3c4dc:	cfstrdvs	mvd13, [r0], #-36	; 0xffffffdc
   3c4e0:	tstle	r0, r3, asr #24
   3c4e4:			; <UNDEFINED> instruction: 0xf7cbbd38
   3c4e8:			; <UNDEFINED> instruction: 0xf04fe908
   3c4ec:	strbtvs	r3, [r3], #-1023	; 0xfffffc01
   3c4f0:			; <UNDEFINED> instruction: 0xf8d4bd38
   3c4f4:			; <UNDEFINED> instruction: 0xf7ca0088
   3c4f8:			; <UNDEFINED> instruction: 0xf104edfe
   3c4fc:			; <UNDEFINED> instruction: 0xf7ca0048
   3c500:			; <UNDEFINED> instruction: 0xf8d4edb6
   3c504:			; <UNDEFINED> instruction: 0xf7ca00cc
   3c508:			; <UNDEFINED> instruction: 0xf104edf6
   3c50c:			; <UNDEFINED> instruction: 0xf7ca008c
   3c510:			; <UNDEFINED> instruction: 0xf8d4edae
   3c514:			; <UNDEFINED> instruction: 0xf7fe01a0
   3c518:			; <UNDEFINED> instruction: 0x4620fd57
   3c51c:			; <UNDEFINED> instruction: 0xf92ef7fe
   3c520:			; <UNDEFINED> instruction: 0x319cf8d4
   3c524:	nopeq	{35}	; 0x23
   3c528:	orrscc	pc, ip, r4, asr #17
   3c52c:			; <UNDEFINED> instruction: 0x4628e7d7
   3c530:	ldc	7, cr15, [ip, #808]	; 0x328
   3c534:	svclt	0x0000e7cc
   3c538:			; <UNDEFINED> instruction: 0x4604b510
   3c53c:			; <UNDEFINED> instruction: 0xffc0f7ff
   3c540:			; <UNDEFINED> instruction: 0xf7ca69a0
   3c544:			; <UNDEFINED> instruction: 0xf8d4ecea
   3c548:	pop	{r2, r5, r7, r8}
   3c54c:			; <UNDEFINED> instruction: 0xf7ca4010
   3c550:	svclt	0x0000bce1
   3c554:			; <UNDEFINED> instruction: 0x4604b510
   3c558:	ldrdeq	pc, [r0, r0]!
   3c55c:	stc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
   3c560:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
   3c564:			; <UNDEFINED> instruction: 0x4601bd10
   3c568:	pop	{r5, r9, sl, lr}
   3c56c:	ldr	r4, [r7], #16
   3c570:			; <UNDEFINED> instruction: 0x4605b5f8
   3c574:	ldrdeq	pc, [r0, r0]!
   3c578:			; <UNDEFINED> instruction: 0x461f4616
   3c57c:			; <UNDEFINED> instruction: 0xf7fe460c
   3c580:	stmdblt	r8, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
   3c584:	teqlt	r7, ip, ror lr
   3c588:	ldrtmi	r3, [r1], -r1, lsl #24
   3c58c:			; <UNDEFINED> instruction: 0xf7ff4628
   3c590:	stclne	15, cr15, [r3], #-900	; 0xfffffc7c
   3c594:	ldfltp	f5, [r8, #992]!	; 0x3e0
   3c598:	blle	fff481a0 <tcgetattr@plt+0xfff40a44>
   3c59c:			; <UNDEFINED> instruction: 0x4621463a
   3c5a0:	pop	{r3, r5, r9, sl, lr}
   3c5a4:	str	r4, [r9], #248	; 0xf8
   3c5a8:			; <UNDEFINED> instruction: 0x460cb538
   3c5ac:	strmi	r7, [r5], -fp, lsl #16
   3c5b0:	tstcs	sl, r3, asr r9
   3c5b4:			; <UNDEFINED> instruction: 0xffcef7ff
   3c5b8:			; <UNDEFINED> instruction: 0xf7ca69a8
   3c5bc:	strtmi	lr, [r0], -lr, lsr #25
   3c5c0:	cdp2	0, 7, cr15, cr2, cr12, {0}
   3c5c4:	ldflts	f6, [r8, #-672]!	; 0xfffffd60
   3c5c8:	tstcs	fp, sl, lsl #12
   3c5cc:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
   3c5d0:	svclt	0x0000e7f2
   3c5d4:	blle	46ddc <tcgetattr@plt+0x3f680>
   3c5d8:			; <UNDEFINED> instruction: 0x4770e470
   3c5dc:			; <UNDEFINED> instruction: 0x0c03ea52
   3c5e0:	ldrbmi	sp, [r0, -r0, lsl #10]!
   3c5e4:	svclt	0x0000e478
   3c5e8:	b	11296b0 <tcgetattr@plt+0x1121f54>
   3c5ec:	cfstrsls	mvf0, [r2, #-8]
   3c5f0:	strle	r4, [r1, #-812]	; 0xfffffcd4
   3c5f4:			; <UNDEFINED> instruction: 0x4770bc30
   3c5f8:	ldrbt	fp, [fp], #-3120	; 0xfffff3d0
   3c5fc:	ldr	fp, [sp, #-258]!	; 0xfffffefe
   3c600:	svclt	0x00004770
   3c604:	svclt	0x00182a00
   3c608:	tstle	r0, r0, lsl #22
   3c60c:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   3c610:			; <UNDEFINED> instruction: 0xf8d04604
   3c614:			; <UNDEFINED> instruction: 0xf7fe01a0
   3c618:	stmdavc	r3, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   3c61c:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   3c620:	strtmi	r4, [r0], -r1, lsl #12
   3c624:			; <UNDEFINED> instruction: 0x4010e8bd
   3c628:	svclt	0x0000e43a
   3c62c:	stmdblt	r3, {r0, r1, r3, fp, ip, sp, lr}
   3c630:	ldrt	r4, [r5], #-1904	; 0xfffff890
   3c634:	ldrdcc	pc, [r0, r0]!
   3c638:			; <UNDEFINED> instruction: 0x4604b530
   3c63c:	andcc	pc, ip, #13828096	; 0xd30000
   3c640:	ldreq	fp, [r8, r3, lsl #1]
   3c644:	andne	pc, r7, sp, lsl #17
   3c648:	sbclt	sp, fp, #37748736	; 0x2400000
   3c64c:	svclt	0x00182b7f
   3c650:	stmdble	r4, {r0, r1, r2, r3, r4, r8, r9, fp, sp}
   3c654:	stmdbvs	r2!, {r0, r1, r5, r7, fp, sp, lr}
   3c658:	addsmi	r3, sl, #1024	; 0x400
   3c65c:			; <UNDEFINED> instruction: 0xf8b4d044
   3c660:	ldreq	r3, [sl], -r5, ror #2
   3c664:			; <UNDEFINED> instruction: 0xf89dd532
   3c668:	strtmi	r1, [r0], -r7
   3c66c:	mcr2	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   3c670:	cmplt	r8, #5242880	; 0x500000
   3c674:	cdp	7, 6, cr15, cr6, cr10, {6}
   3c678:	strmi	r4, [r2], -r9, lsr #12
   3c67c:			; <UNDEFINED> instruction: 0xf7ff4620
   3c680:			; <UNDEFINED> instruction: 0xf89dfaeb
   3c684:	blcs	20086a8 <tcgetattr@plt+0x2000f4c>
   3c688:	blcs	82c2f0 <tcgetattr@plt+0x824b94>
   3c68c:	stmiavs	r3!, {r2, r3, r4, r8, fp, ip, lr, pc}^
   3c690:	addsmi	r6, r3, #6422528	; 0x620000
   3c694:	movwcc	fp, #7996	; 0x1f3c
   3c698:	tstle	r5, #227	; 0xe3
   3c69c:	tstcs	r1, r3, lsr #18
   3c6a0:	rscvs	r6, r1, r2, ror #22
   3c6a4:	svclt	0x001c4293
   3c6a8:			; <UNDEFINED> instruction: 0x6123185b
   3c6ac:	ldrdcc	pc, [r0, r4]!
   3c6b0:	andcc	pc, ip, #13828096	; 0xd30000
   3c6b4:	strle	r0, [r7, #-1947]	; 0xfffff865
   3c6b8:	bcs	56b48 <tcgetattr@plt+0x4f3ec>
   3c6bc:	strtmi	sp, [r0], -r4, lsl #22
   3c6c0:	tstcs	r3, r1, lsl #6
   3c6c4:	stc2	7, cr15, [r8], {255}	; 0xff
   3c6c8:	ldclt	0, cr11, [r0, #-12]!
   3c6cc:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
   3c6d0:	strtmi	r2, [r0], -r1, lsl #4
   3c6d4:	blx	ff07a6d8 <tcgetattr@plt+0xff072f7c>
   3c6d8:	mulcc	r7, sp, r8
   3c6dc:	svclt	0x00182b7f
   3c6e0:	ldmle	r4, {r0, r1, r2, r3, r4, r8, r9, fp, sp}^
   3c6e4:	ldclt	0, cr11, [r0, #-12]!
   3c6e8:	stmdavs	r2!, {r0, r1, r5, r6, r7, fp, sp, lr}^
   3c6ec:	addsmi	r3, r3, #67108864	; 0x4000000
   3c6f0:			; <UNDEFINED> instruction: 0xe7e9d3b5
   3c6f4:			; <UNDEFINED> instruction: 0x4604b570
   3c6f8:	ldrdeq	pc, [r0, r0]!
   3c6fc:			; <UNDEFINED> instruction: 0xf8d0461d
   3c700:	ldreq	r3, [fp, ip, lsl #4]
   3c704:	stmiavs	r3!, {r2, r8, sl, ip, lr, pc}
   3c708:	blcc	96b90 <tcgetattr@plt+0x8f434>
   3c70c:	mulsle	r6, r8, r2
   3c710:			; <UNDEFINED> instruction: 0xf7ff4620
   3c714:	stmiavs	r3!, {r0, r5, r7, r9, fp, ip, sp, lr, pc}^
   3c718:	strtmi	r6, [fp], #-2146	; 0xfffff79e
   3c71c:	svclt	0x00984293
   3c720:	stmdble	fp, {r0, r1, r5, r6, r7, sp, lr}
   3c724:	smlalvs	r1, r3, fp, sl
   3c728:	svclt	0x002d429a
   3c72c:			; <UNDEFINED> instruction: 0xf04f6923
   3c730:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   3c734:	movwcc	r3, #4867	; 0x1303
   3c738:			; <UNDEFINED> instruction: 0x6123bf28
   3c73c:	stmiavs	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   3c740:	stmne	r6, {r0, r1, r5, r6, fp, sp, lr}
   3c744:	svclt	0x0024429e
   3c748:	rscscc	pc, pc, #-1073741824	; 0xc0000000
   3c74c:	bfi	r1, r2, #20, #12
   3c750:	ldrblt	r4, [r0, #-2839]!	; 0xfffff4e9
   3c754:			; <UNDEFINED> instruction: 0x4605447b
   3c758:			; <UNDEFINED> instruction: 0xf893460c
   3c75c:	bcs	8447f4 <tcgetattr@plt+0x83d098>
   3c760:			; <UNDEFINED> instruction: 0xf103d006
   3c764:	vst4.8	{d16-d19}, [pc :128], r4
   3c768:	strdcs	r7, [r0, -sl]!
   3c76c:	cdp	7, 5, cr15, cr4, cr10, {6}
   3c770:	svcvc	0x00faf5b4
   3c774:			; <UNDEFINED> instruction: 0x4e0fd918
   3c778:			; <UNDEFINED> instruction: 0x3624447e
   3c77c:	mvnsvc	pc, #1325400064	; 0x4f000000
   3c780:	ldrbtvc	pc, [sl], #1444	; 0x5a4	; <UNPREDICTABLE>
   3c784:			; <UNDEFINED> instruction: 0x4631461a
   3c788:			; <UNDEFINED> instruction: 0xf7ff4628
   3c78c:			; <UNDEFINED> instruction: 0xf5b4ffb3
   3c790:	ldmle	r3!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
   3c794:	strtmi	r4, [r8], -r8, lsl #18
   3c798:	strtmi	r4, [r2], -r3, lsr #12
   3c79c:	pop	{r0, r3, r4, r5, r6, sl, lr}
   3c7a0:			; <UNDEFINED> instruction: 0x31244070
   3c7a4:	svclt	0x00a6f7ff
   3c7a8:	mvnsle	r2, r0, lsl #24
   3c7ac:	svclt	0x0000bd70
   3c7b0:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   3c7b4:	ldrdeq	ip, [r3], -r8
   3c7b8:			; <UNDEFINED> instruction: 0x0003c5b4
   3c7bc:			; <UNDEFINED> instruction: 0x460db538
   3c7c0:	biccs	r4, pc, r4, lsl #12
   3c7c4:	ldrdeq	pc, [r0, r0]!
   3c7c8:	stc2	7, cr15, [sl], #-1016	; 0xfffffc08
   3c7cc:			; <UNDEFINED> instruction: 0xbd38b900
   3c7d0:	ldrdeq	pc, [r0, r4]!
   3c7d4:			; <UNDEFINED> instruction: 0xf7fe2122
   3c7d8:	stmdacs	r0, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
   3c7dc:	strdcs	sp, [pc, #7]	; 3c7eb <tcgetattr@plt+0x3508f>
   3c7e0:			; <UNDEFINED> instruction: 0xf7ff4620
   3c7e4:	stmdavc	fp!, {r0, r1, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   3c7e8:	strtmi	fp, [r0], -fp, lsr #18
   3c7ec:	pop	{r1, r5, r8, sp}
   3c7f0:			; <UNDEFINED> instruction: 0xf7ff4038
   3c7f4:	strtmi	fp, [r9], -pc, lsr #29
   3c7f8:			; <UNDEFINED> instruction: 0xf7ff4620
   3c7fc:	ubfx	pc, r1, #22, #21
   3c800:			; <UNDEFINED> instruction: 0x4604b5f8
   3c804:	ldrmi	r4, [r7], -sp, lsl #12
   3c808:	ldmibvs	r6, {r1, r4, r5, r8, ip, sp, pc}
   3c80c:	ldrtmi	r6, [r0], -r1, lsl #19
   3c810:	bl	27a740 <tcgetattr@plt+0x272fe4>
   3c814:	cmple	sl, r0, lsl #16
   3c818:			; <UNDEFINED> instruction: 0x319cf8d4
   3c81c:	ldrbeq	r6, [r9, r6, lsr #22]
   3c820:			; <UNDEFINED> instruction: 0xf025bf48
   3c824:	rsbmi	r0, lr, r1, lsl #10
   3c828:	strtle	r0, [r3], #-1586	; 0xfffff9ce
   3c82c:	strtle	r0, [sp], #-2035	; 0xfffff80d
   3c830:	stmdbvs	r2!, {r0, r1, r2, r3, r4, r8, ip, sp, pc}^
   3c834:	addsmi	r6, sl, #2015232	; 0x1ec000
   3c838:			; <UNDEFINED> instruction: 0xf416d130
   3c83c:	andle	r5, lr, r3, lsl #31
   3c840:	svcpl	0x0083f415
   3c844:	blvs	930d80 <tcgetattr@plt+0x929624>
   3c848:	strbtle	r0, [r1], #-1247	; 0xfffffb21
   3c84c:	ldrble	r0, [r9], #-1624	; 0xfffff9a8
   3c850:	ldrbtle	r0, [r7], #-1689	; 0xfffff967
   3c854:	strtmi	r4, [r0], -r1, asr #18
   3c858:			; <UNDEFINED> instruction: 0xf7ff4479
   3c85c:	ldrbeq	pc, [r2, #-2849]!	; 0xfffff4df	; <UNPREDICTABLE>
   3c860:	strbeq	sp, [fp, #-1286]!	; 0xfffffafa
   3c864:	ldmdbmi	lr!, {r2, r3, r5, r8, sl, ip, lr, pc}
   3c868:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3c86c:	blx	67a872 <tcgetattr@plt+0x673116>
   3c870:	ldcllt	3, cr6, [r8, #148]!	; 0x94
   3c874:	ldrdeq	pc, [r0, r4]!
   3c878:			; <UNDEFINED> instruction: 0xf7fe2116
   3c87c:	bllt	167b7c8 <tcgetattr@plt+0x167406c>
   3c880:	strtmi	r2, [r0], -r8, lsl #2
   3c884:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   3c888:	streq	pc, [r1], -r6, asr #32
   3c88c:	strtmi	r0, [r0], -r8, ror #15
   3c890:	tstcs	r8, ip, asr #30
   3c894:			; <UNDEFINED> instruction: 0xf7ff2106
   3c898:			; <UNDEFINED> instruction: 0xe7c9fe5d
   3c89c:	ldrdeq	pc, [r0, r4]!
   3c8a0:			; <UNDEFINED> instruction: 0xf7fe21cd
   3c8a4:	ldmdbvs	sl!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   3c8a8:	bcs	68db0 <tcgetattr@plt+0x61654>
   3c8ac:	bcs	7098c <tcgetattr@plt+0x69230>
   3c8b0:	biccs	sp, sp, r4, lsl #22
   3c8b4:			; <UNDEFINED> instruction: 0xf7ff4620
   3c8b8:	ldmdbvs	sl!, {r0, r8, r9, fp, ip, sp, lr, pc}^
   3c8bc:	ldr	r6, [ip, r2, ror #2]!
   3c8c0:	strtmi	r4, [r0], -r8, lsr #18
   3c8c4:			; <UNDEFINED> instruction: 0xf7ff4479
   3c8c8:	msrvs	CPSR_sc, #962560	; 0xeb000
   3c8cc:			; <UNDEFINED> instruction: 0x4631bdf8
   3c8d0:			; <UNDEFINED> instruction: 0xf7ff4620
   3c8d4:	ldr	pc, [pc, r9, ror #28]
   3c8d8:			; <UNDEFINED> instruction: 0x46202116
   3c8dc:	mrc2	7, 1, pc, cr10, cr15, {7}
   3c8e0:	stmdbmi	r1!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   3c8e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3c8e8:	blx	ff6fa8ec <tcgetattr@plt+0xff6f3190>
   3c8ec:	ldrle	r0, [sp], #-1257	; 0xfffffb17
   3c8f0:	strtle	r0, [sp], #-1642	; 0xfffff996
   3c8f4:	ldrle	r0, [r2, #1707]!	; 0x6ab
   3c8f8:			; <UNDEFINED> instruction: 0x4620491c
   3c8fc:			; <UNDEFINED> instruction: 0xf7ff4479
   3c900:	str	pc, [ip, pc, asr #21]!
   3c904:			; <UNDEFINED> instruction: 0x4620491a
   3c908:			; <UNDEFINED> instruction: 0xf7ff4479
   3c90c:	str	pc, [r1, r9, asr #21]!
   3c910:			; <UNDEFINED> instruction: 0x46204918
   3c914:			; <UNDEFINED> instruction: 0xf7ff4479
   3c918:	ldr	pc, [fp, r3, asr #21]
   3c91c:	ldrdeq	pc, [r0, r4]!
   3c920:			; <UNDEFINED> instruction: 0xf7fe21bd
   3c924:	ldmdblt	r8!, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   3c928:			; <UNDEFINED> instruction: 0xe7c0697a
   3c92c:			; <UNDEFINED> instruction: 0x46204912
   3c930:			; <UNDEFINED> instruction: 0xf7ff4479
   3c934:			; <UNDEFINED> instruction: 0xe792fab5
   3c938:			; <UNDEFINED> instruction: 0x462021bd
   3c93c:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   3c940:			; <UNDEFINED> instruction: 0xe7bb697a
   3c944:	strtmi	r4, [r0], -sp, lsl #18
   3c948:			; <UNDEFINED> instruction: 0xf7ff4479
   3c94c:	str	pc, [r1, r9, lsr #21]
   3c950:	strtmi	r4, [r0], -fp, lsl #18
   3c954:			; <UNDEFINED> instruction: 0xf7ff4479
   3c958:	str	pc, [r0, r3, lsr #21]
   3c95c:	andeq	sp, r1, ip, lsr #8
   3c960:	andeq	sp, r1, r6, lsr #8
   3c964:	andeq	sp, r1, r8, lsr #6
   3c968:	andeq	sp, r1, sl, asr #6
   3c96c:	andeq	sp, r1, r8, asr r3
   3c970:	andeq	sp, r1, r4, ror #6
   3c974:	andeq	sp, r1, ip, asr #6
   3c978:	andeq	sp, r1, ip, lsl #6
   3c97c:	andeq	sp, r1, r0, lsr r3
   3c980:	strdeq	sp, [r1], -r4
   3c984:	ldmib	r0, {r3, r4, r5, r8, sl, ip, sp, pc}^
   3c988:			; <UNDEFINED> instruction: 0xf8d33100
   3c98c:	mrcvs	4, 6, r2, cr2, cr0, {4}
   3c990:			; <UNDEFINED> instruction: 0xf8d56895
   3c994:	addsmi	r2, r1, #248	; 0xf8
   3c998:	andcs	fp, r1, r8, lsr pc
   3c99c:	lfmlt	f5, 1, [r8, #-0]
   3c9a0:	ldrmi	r6, [r8], -r4, lsl #17
   3c9a4:	mcr2	7, 1, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
   3c9a8:	ldrsbtcc	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   3c9ac:	addsmi	r1, r8, #32, 20	; 0x20000
   3c9b0:	andcs	fp, r0, ip, lsr #30
   3c9b4:	ldclt	0, cr2, [r8, #-4]!
   3c9b8:	bvs	1a9a80 <tcgetattr@plt+0x1a2324>
   3c9bc:	andvs	r9, sp, r2, lsl #24
   3c9c0:	andsvs	r6, r1, r1, asr #20
   3c9c4:	andsvs	r6, sl, r2, lsl #21
   3c9c8:	eorvs	r6, r3, r3, asr #21
   3c9cc:	stmibvs	r0, {r4, r5, sl, fp, ip, sp, pc}^
   3c9d0:	svclt	0x00004770
   3c9d4:	svcmi	0x00f0e92d
   3c9d8:			; <UNDEFINED> instruction: 0xf8d0b089
   3c9dc:			; <UNDEFINED> instruction: 0xf0155410
   3c9e0:	tstle	r2, r1, lsl #10
   3c9e4:	pop	{r0, r3, ip, sp, pc}
   3c9e8:			; <UNDEFINED> instruction: 0xf8d08ff0
   3c9ec:	strmi	r7, [r4], -r4, lsl #1
   3c9f0:	ldrcc	pc, [r0], #2263	; 0x8d7
   3c9f4:	mrcvs	6, 6, r4, cr11, cr8, {1}
   3c9f8:	ldrdlt	pc, [r8], -r3
   3c9fc:	ldrsbls	pc, [r8], #139	; 0x8b	; <UNPREDICTABLE>
   3ca00:	ldc2l	7, cr15, [ip, #1000]!	; 0x3e8
   3ca04:	ldrsbtcc	pc, [r8], #139	; 0x8b	; <UNPREDICTABLE>
   3ca08:	ldrdhi	lr, [r2, -r4]!
   3ca0c:	tstle	r9, #152, 10	; 0x26000000
   3ca10:	ldrsbtgt	pc, [ip], #139	; 0x8b	; <UNPREDICTABLE>
   3ca14:	beq	778a0 <tcgetattr@plt+0x70144>
   3ca18:	rsbsle	r4, r1, #947912704	; 0x38800000
   3ca1c:	ldrcs	pc, [ip], #2263	; 0x8d7
   3ca20:			; <UNDEFINED> instruction: 0xd1154593
   3ca24:			; <UNDEFINED> instruction: 0xf8c72300
   3ca28:	ldrmi	r3, [r9], r0, lsr #9
   3ca2c:	strtvs	pc, [r4], #2263	; 0x8d7
   3ca30:	movweq	lr, #43782	; 0xab06
   3ca34:	ldmdble	r6!, {r0, r1, r5, r6, r8, sl, lr}
   3ca38:	streq	lr, [ip], -r0, lsl #22
   3ca3c:			; <UNDEFINED> instruction: 0xf8c71a76
   3ca40:	eors	r6, r0, r4, lsr #9
   3ca44:	ldrcs	pc, [ip], #2263	; 0x8d7
   3ca48:	beq	778d4 <tcgetattr@plt+0x70178>
   3ca4c:	mlsle	r0, r3, r5, r4
   3ca50:	teqcs	ip, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
   3ca54:			; <UNDEFINED> instruction: 0xf0166a56
   3ca58:	svclt	0x00080601
   3ca5c:			; <UNDEFINED> instruction: 0xd01f46b1
   3ca60:	ldrdvs	pc, [r8], -r9	; <UNPREDICTABLE>
   3ca64:	ldrd	pc, [ip], -r2
   3ca68:	ldrdgt	pc, [ip], -r9	; <UNPREDICTABLE>
   3ca6c:	ldmdbvs	r2, {r1, r2, r4, r5, r6, sl, lr}
   3ca70:	strbtmi	r4, [r2], #-1456	; 0xfffffa50
   3ca74:			; <UNDEFINED> instruction: 0xf04fbf88
   3ca78:	stmdale	r5, {r8, fp}
   3ca7c:	stmdbeq	r8, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   3ca80:	svclt	0x0098454e
   3ca84:	ldmdbeq	r8, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}^
   3ca88:	svclt	0x00384552
   3ca8c:	movwle	r2, #30208	; 0x7600
   3ca90:	ldrsbtvs	pc, [ip], #139	; 0x8b	; <UNPREDICTABLE>
   3ca94:	bne	1dcdab4 <tcgetattr@plt+0x1dc6358>
   3ca98:	svclt	0x009842b2
   3ca9c:	ldrbeq	lr, [sl], -r2, lsr #23
   3caa0:			; <UNDEFINED> instruction: 0xf8c72300
   3caa4:			; <UNDEFINED> instruction: 0xf8d4349c
   3caa8:			; <UNDEFINED> instruction: 0xf8c430a4
   3caac:	strbmi	r5, [fp, #-160]	; 0xffffff60
   3cab0:	ldrdcs	lr, [sl], -r4	; <UNPREDICTABLE>
   3cab4:	ldrsbtpl	pc, [r0], r4	; <UNPREDICTABLE>
   3cab8:	adcsmi	sp, r2, #1073741824	; 0x40000000
   3cabc:	ldmdbmi	lr, {r0, r1, r3, r4, ip, lr, pc}
   3cac0:	streq	lr, [r1, #-2509]	; 0xfffff633
   3cac4:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
   3cac8:	bhi	1b7204 <tcgetattr@plt+0x1afaa8>
   3cacc:	stmib	sp, {r4, r8, ip, sp}^
   3cad0:	ldrbtmi	r9, [r8], #-1539	; 0xfffff9fd
   3cad4:	stmdavs	r2!, {r9, ip, pc}
   3cad8:	blx	1c7aa8a <tcgetattr@plt+0x1c7332e>
   3cadc:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   3cae0:	strtls	lr, [r9], -r4, asr #19
   3cae4:	tsteq	r8, #67	; 0x43	; <UNPREDICTABLE>
   3cae8:	bhi	b37200 <tcgetattr@plt+0xb2faa4>
   3caec:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   3caf0:	pop	{r0, r3, ip, sp, pc}
   3caf4:	strbmi	r8, [r0, #-4080]	; 0xfffff010
   3caf8:	ldrbmi	sp, [r5, #-481]	; 0xfffffe1f
   3cafc:			; <UNDEFINED> instruction: 0xe771d1df
   3cb00:	strbtmi	r2, [r2], r0, lsl #4
   3cb04:			; <UNDEFINED> instruction: 0x46984616
   3cb08:			; <UNDEFINED> instruction: 0x46154691
   3cb0c:	ldrcs	pc, [ip], #2247	; 0x8c7
   3cb10:			; <UNDEFINED> instruction: 0xf8d7e7c9
   3cb14:			; <UNDEFINED> instruction: 0xf8db94a0
   3cb18:	bl	26cf10 <tcgetattr@plt+0x2657b4>
   3cb1c:	addsmi	r0, r3, #-1879048192	; 0x90000000
   3cb20:	bl	fe92c818 <tcgetattr@plt+0xfe9250bc>
   3cb24:			; <UNDEFINED> instruction: 0xf8c70908
   3cb28:	ldrbmi	r9, [r4, #1184]	; 0x4a0
   3cb2c:	svcge	0x007ef63f
   3cb30:			; <UNDEFINED> instruction: 0xf8c72600
   3cb34:	ldr	r6, [r6, r4, lsr #9]!
   3cb38:	andeq	sp, r1, r6, lsr #7
   3cb3c:	andeq	sp, r1, sl, asr #3
   3cb40:	blmi	3aa028 <tcgetattr@plt+0x3a28cc>
   3cb44:	ldrbtmi	r4, [fp], #-2573	; 0xfffff5f3
   3cb48:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   3cb4c:			; <UNDEFINED> instruction: 0x4605b19c
   3cb50:			; <UNDEFINED> instruction: 0xf8d4e002
   3cb54:	ldrshlt	r4, [r4, #-72]!	; 0xffffffb8
   3cb58:	ldrcc	pc, [r0], #2260	; 0x8d4
   3cb5c:	rscsle	r2, r8, r0, lsl #22
   3cb60:	ldmvs	fp, {r0, r1, r3, r4, r6, r7, r9, sl, fp, sp, lr}
   3cb64:	mvnsle	r4, fp, lsr #5
   3cb68:			; <UNDEFINED> instruction: 0xf7ff4620
   3cb6c:			; <UNDEFINED> instruction: 0xf8d4ff33
   3cb70:	cfstrscs	mvf4, [r0], {248}	; 0xf8
   3cb74:	ldfltd	f5, [r8, #-960]!	; 0xfffffc40
   3cb78:	andeq	r6, r3, lr, asr #32
   3cb7c:	strdeq	r0, [r0], -ip
   3cb80:	stmdavs	lr, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   3cb84:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
   3cb88:	blvs	ce90a8 <tcgetattr@plt+0xce194c>
   3cb8c:			; <UNDEFINED> instruction: 0xd1050794
   3cb90:	strmi	r4, [sp], -r3, lsr #20
   3cb94:	ldmpl	fp, {r0, r1, r2, r9, sl, lr}
   3cb98:	bllt	356c10 <tcgetattr@plt+0x34f4b4>
   3cb9c:	ldmdbvs	r3!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   3cba0:	biclt	r4, fp, r0, lsr #12
   3cba4:	ldrdcc	pc, [r4], r4	; <UNPREDICTABLE>
   3cba8:			; <UNDEFINED> instruction: 0xf8d4636b
   3cbac:			; <UNDEFINED> instruction: 0x63ab30a8
   3cbb0:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
   3cbb4:			; <UNDEFINED> instruction: 0xf8d463eb
   3cbb8:	strtvs	r3, [fp], #-176	; 0xffffff50
   3cbbc:	ldrdne	pc, [r0], r4	; <UNPREDICTABLE>
   3cbc0:	movwcs	lr, #43478	; 0xa9d6
   3cbc4:	stmib	r5, {r0, r3, r5, r8, r9, sp, lr}^
   3cbc8:			; <UNDEFINED> instruction: 0xf7fa2309
   3cbcc:	ldrshlt	pc, [r0, #205]!	; 0xcd	; <UNPREDICTABLE>
   3cbd0:	addeq	pc, r4, r4, lsl #2
   3cbd4:	ldrmi	r4, [r8, r9, lsr #12]!
   3cbd8:	ldrbtmi	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   3cbdc:	sbcsle	r2, sp, r0, lsl #24
   3cbe0:	ldrcc	pc, [r0], #2260	; 0x8d4
   3cbe4:	rscsle	r2, r7, r0, lsl #22
   3cbe8:	eorcs	pc, r4, #212, 16	; 0xd40000
   3cbec:	rscsle	r2, r3, r0, lsl #20
   3cbf0:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
   3cbf4:	svceq	0x0048f012
   3cbf8:			; <UNDEFINED> instruction: 0xf8d4d1ee
   3cbfc:	ldreq	r2, [r2, r0, lsr #4]
   3cc00:	cdpvs	4, 13, cr13, cr10, cr10, {7}
   3cc04:	ldmvs	r2, {r0, r1, r4, r5, r7, fp, sp, lr}
   3cc08:			; <UNDEFINED> instruction: 0xd1e5429a
   3cc0c:	strtmi	lr, [r0], -r7, asr #15
   3cc10:	ldc2l	7, cr15, [r4], #1000	; 0x3e8
   3cc14:	ldrmi	r6, [r8], #-2731	; 0xfffff555
   3cc18:	ldrb	r6, [r9, r8, lsr #5]
   3cc1c:	andeq	r6, r3, lr
   3cc20:	strdeq	r0, [r0], -ip
   3cc24:			; <UNDEFINED> instruction: 0x460cb570
   3cc28:	strmi	fp, [r5], -r2, lsl #1
   3cc2c:			; <UNDEFINED> instruction: 0xf8d021b4
   3cc30:			; <UNDEFINED> instruction: 0xf7fe01a0
   3cc34:	stmdblt	r8, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   3cc38:	ldcllt	0, cr11, [r0, #-8]!
   3cc3c:			; <UNDEFINED> instruction: 0xf64a68e3
   3cc40:			; <UNDEFINED> instruction: 0xf6ca22ab
   3cc44:	movwcc	r2, #8874	; 0x22aa
   3cc48:	movwcs	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
   3cc4c:	addseq	r0, fp, fp, asr r8
   3cc50:	movwls	r3, #4865	; 0x1301
   3cc54:			; <UNDEFINED> instruction: 0xf00c4618
   3cc58:	blls	bb784 <tcgetattr@plt+0xb4028>
   3cc5c:	strmi	r4, [r2], -r6, lsl #12
   3cc60:	ldrdne	lr, [r3], -r4
   3cc64:	ldmdb	r0, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cc68:	ldrtmi	fp, [r0], -lr, lsr #18
   3cc6c:	pop	{r1, ip, sp, pc}
   3cc70:			; <UNDEFINED> instruction: 0xf7ca4070
   3cc74:	bmi	26b1b8 <tcgetattr@plt+0x263a5c>
   3cc78:			; <UNDEFINED> instruction: 0xf8d54633
   3cc7c:			; <UNDEFINED> instruction: 0x21b401a0
   3cc80:			; <UNDEFINED> instruction: 0xf7fe447a
   3cc84:	stmdavc	r3, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   3cc88:	rscle	r2, lr, r0, lsl #22
   3cc8c:	strtmi	r4, [r8], -r1, lsl #12
   3cc90:			; <UNDEFINED> instruction: 0xf906f7ff
   3cc94:	svclt	0x0000e7e9
   3cc98:	andeq	lr, r0, ip, asr lr
   3cc9c:			; <UNDEFINED> instruction: 0xf500b5f8
   3cca0:	blmi	ada348 <tcgetattr@plt+0xad2bec>
   3cca4:	bmi	ace4c4 <tcgetattr@plt+0xac6d68>
   3cca8:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   3ccac:			; <UNDEFINED> instruction: 0x4621589c
   3ccb0:	blx	ff37ac42 <tcgetattr@plt+0xff3734e6>
   3ccb4:			; <UNDEFINED> instruction: 0xf8b6bb00
   3ccb8:	ldreq	r3, [fp], -r5, ror #2
   3ccbc:	biccs	sp, r3, fp, lsr r4
   3ccc0:			; <UNDEFINED> instruction: 0xf1044630
   3ccc4:			; <UNDEFINED> instruction: 0xf7ff0720
   3ccc8:	strtmi	pc, [fp], -r5, asr #24
   3cccc:	ldmdavs	r1, {r1, r5, r9, sl, lr}
   3ccd0:			; <UNDEFINED> instruction: 0xf8523210
   3ccd4:	tstcc	r0, #12, 24	; 0xc00
   3ccd8:	stceq	8, cr15, [r8], {82}	; 0x52
   3ccdc:	ldcne	8, cr15, [r0], {67}	; 0x43
   3cce0:	stcne	8, cr15, [r4], {82}	; 0x52
   3cce4:			; <UNDEFINED> instruction: 0xf84342ba
   3cce8:			; <UNDEFINED> instruction: 0xf8435c0c
   3ccec:			; <UNDEFINED> instruction: 0xf8430c08
   3ccf0:	mvnle	r1, r4, lsl #24
   3ccf4:	andsvs	r6, sl, r2, lsl r8
   3ccf8:			; <UNDEFINED> instruction: 0x73bcf506
   3ccfc:	eoreq	pc, r0, #4, 2
   3cd00:	stmdavs	r8, {r0, r5, r9, sl, lr}
   3cd04:			; <UNDEFINED> instruction: 0xf8513110
   3cd08:	tstcc	r0, #12, 24	; 0xc00
   3cd0c:	stcmi	8, cr15, [r8], {81}	; 0x51
   3cd10:	ldceq	8, cr15, [r0], {67}	; 0x43
   3cd14:	stceq	8, cr15, [r4], {81}	; 0x51
   3cd18:			; <UNDEFINED> instruction: 0xf8434291
   3cd1c:			; <UNDEFINED> instruction: 0xf8435c0c
   3cd20:			; <UNDEFINED> instruction: 0xf8434c08
   3cd24:	mvnle	r0, r4, lsl #24
   3cd28:			; <UNDEFINED> instruction: 0xf04f6809
   3cd2c:			; <UNDEFINED> instruction: 0x601932ff
   3cd30:	cmncs	r4, r6, asr #17	; <UNPREDICTABLE>
   3cd34:			; <UNDEFINED> instruction: 0x4630bdf8
   3cd38:	blx	7ad36 <tcgetattr@plt+0x735da>
   3cd3c:	adcsle	r2, lr, r0, lsl #16
   3cd40:			; <UNDEFINED> instruction: 0x463021ba
   3cd44:	stc2	7, cr15, [r6], {255}	; 0xff
   3cd48:	svclt	0x0000e7b9
   3cd4c:	andeq	r5, r3, sl, ror #29
   3cd50:	andeq	r0, r0, r4, asr #6
   3cd54:	tstcs	r0, r2, asr #16
   3cd58:			; <UNDEFINED> instruction: 0xf7ff3a01
   3cd5c:	svclt	0x0000b99d
   3cd60:	mvnsmi	lr, #737280	; 0xb4000
   3cd64:	stmdavs	r0, {r2, r9, sl, lr}^
   3cd68:	ldrdhi	pc, [ip], -r4
   3cd6c:	stmdbvs	r7!, {r0, fp, ip, sp}
   3cd70:	svclt	0x00284281
   3cd74:	strmi	r4, [r8, #1537]	; 0x601
   3cd78:	addsmi	fp, r7, #8, 30
   3cd7c:	strbmi	sp, [r0, #-18]	; 0xffffffee
   3cd80:			; <UNDEFINED> instruction: 0x460e4615
   3cd84:	b	14f19b0 <tcgetattr@plt+0x14ea254>
   3cd88:			; <UNDEFINED> instruction: 0xf8d40301
   3cd8c:	andsle	r9, r2, r0, lsr #3
   3cd90:	adcmi	fp, pc, #1073741872	; 0x40000030
   3cd94:	ldrmi	sp, [r0, #80]!	; 0x50
   3cd98:	b	15b0e30 <tcgetattr@plt+0x15a96d4>
   3cd9c:	strle	r0, [r3, #-774]	; 0xfffffcfa
   3cda0:	strvs	lr, [r3, #-2500]	; 0xfffff63c
   3cda4:	mvnshi	lr, #12386304	; 0xbd0000
   3cda8:			; <UNDEFINED> instruction: 0x462a4633
   3cdac:			; <UNDEFINED> instruction: 0x46202113
   3cdb0:			; <UNDEFINED> instruction: 0xf892f7ff
   3cdb4:	strdcs	lr, [r3, -r4]!
   3cdb8:			; <UNDEFINED> instruction: 0xf7fe4648
   3cdbc:	stmdacs	r0, {r0, r4, r5, r8, fp, ip, sp, lr, pc}
   3cdc0:	addshi	pc, r7, r0, asr #32
   3cdc4:	adcmi	r1, fp, #31488	; 0x7b00
   3cdc8:	adcmi	sp, pc, #89	; 0x59
   3cdcc:			; <UNDEFINED> instruction: 0xf8d4d1e3
   3cdd0:	blcs	189488 <tcgetattr@plt+0x181d2c>
   3cdd4:	blvs	ff9311e0 <tcgetattr@plt+0xff929a84>
   3cdd8:	tstcs	sp, r3, ror fp
   3cddc:			; <UNDEFINED> instruction: 0xf7ff4620
   3cde0:	ldrb	pc, [sp, r9, lsr #24]	; <UNPREDICTABLE>
   3cde4:	adcsmi	r6, fp, #166912	; 0x28c00
   3cde8:	cdpne	0, 7, cr13, cr11, cr3, {0}
   3cdec:			; <UNDEFINED> instruction: 0xf00042ab
   3cdf0:	blvs	191d050 <tcgetattr@plt+0x19158f4>
   3cdf4:			; <UNDEFINED> instruction: 0xd00342bb
   3cdf8:	adcmi	r1, fp, #31488	; 0x7b00
   3cdfc:	addshi	pc, fp, r0
   3ce00:	stmdaeq	r5, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   3ce04:	mvnvc	lr, #136, 20	; 0x88000
   3ce08:	mvnvc	lr, #166912	; 0x28c00
   3ce0c:	stmdale	sl, {r0, r1, r3, r5, r7, r9, lr}^
   3ce10:	svceq	0x0000f1b8
   3ce14:	strbeq	lr, [r5, -r7, asr #23]
   3ce18:	blvs	fe933be0 <tcgetattr@plt+0xfe92c484>
   3ce1c:	stmdale	r2, {r0, r1, r3, r4, r5, r7, r9, lr}^
   3ce20:	tstcs	r4, r8, asr #12
   3ce24:			; <UNDEFINED> instruction: 0xf8fcf7fe
   3ce28:	adcsle	r2, r6, r0, lsl #16
   3ce2c:	tstcs	r4, r2, asr #12
   3ce30:			; <UNDEFINED> instruction: 0xf7ff4620
   3ce34:	ldr	pc, [r3, r3, asr #16]!
   3ce38:	mvnscc	pc, #8, 2
   3ce3c:			; <UNDEFINED> instruction: 0xf00042b3
   3ce40:			; <UNDEFINED> instruction: 0xf1088092
   3ce44:	adcsmi	r0, r3, #67108864	; 0x4000000
   3ce48:	addshi	pc, r9, r0
   3ce4c:	stmdaeq	r6, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   3ce50:	mvnvc	lr, #136, 20	; 0x88000
   3ce54:	mvnvc	lr, #166912	; 0x28c00
   3ce58:	ldmdale	r8!, {r0, r1, r4, r5, r7, r9, lr}^
   3ce5c:	svceq	0x0000f1b8
   3ce60:	addsle	sp, sl, r1, lsr ip
   3ce64:	tstcs	r1, r8, asr #12
   3ce68:			; <UNDEFINED> instruction: 0xf8daf7fe
   3ce6c:	addsle	r2, r4, r0, lsl #16
   3ce70:	andeq	pc, r0, #200, 2	; 0x32
   3ce74:			; <UNDEFINED> instruction: 0x46202111
   3ce78:			; <UNDEFINED> instruction: 0xf820f7ff
   3ce7c:	blvs	1936cc4 <tcgetattr@plt+0x192f568>
   3ce80:	strhtle	r4, [r2], fp
   3ce84:	ldrdcc	pc, [ip, r4]!
   3ce88:	tstle	r3, r5, lsl #22
   3ce8c:	blcs	57e20 <tcgetattr@plt+0x506c4>
   3ce90:	svcge	0x007ff47f
   3ce94:	tstcs	sp, r0, lsr #12
   3ce98:	blx	ff37ae9e <tcgetattr@plt+0xff373742>
   3ce9c:	strtmi	r2, [r0], -sl, lsl #2
   3cea0:	blx	ff27aea6 <tcgetattr@plt+0xff27374a>
   3cea4:			; <UNDEFINED> instruction: 0x4648e77c
   3cea8:			; <UNDEFINED> instruction: 0xf7fe21d1
   3ceac:	stmdacs	r0, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   3ceb0:	svcge	0x0073f43f
   3ceb4:			; <UNDEFINED> instruction: 0xf6ff2d00
   3ceb8:	qsub16mi	sl, sl, r3
   3cebc:			; <UNDEFINED> instruction: 0x462021d1
   3cec0:			; <UNDEFINED> instruction: 0xfffcf7fe
   3cec4:	tstcs	sp, ip, ror #14
   3cec8:			; <UNDEFINED> instruction: 0xf7fe4648
   3cecc:	stmdacs	r0, {r0, r3, r5, r7, fp, ip, sp, lr, pc}
   3ced0:	svcge	0x0063f43f
   3ced4:	svceq	0x0002f1b8
   3ced8:	strbmi	sp, [r8], -r5, lsl #2
   3cedc:			; <UNDEFINED> instruction: 0xf7fe210e
   3cee0:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
   3cee4:			; <UNDEFINED> instruction: 0x4642d157
   3cee8:	strtmi	r2, [r0], -sp, lsl #2
   3ceec:			; <UNDEFINED> instruction: 0xffe6f7fe
   3cef0:			; <UNDEFINED> instruction: 0x2123e756
   3cef4:			; <UNDEFINED> instruction: 0xf7ff4620
   3cef8:	ldrb	pc, [r1, -sp, lsr #22]	; <UNPREDICTABLE>
   3cefc:	adcsmi	r6, fp, #101376	; 0x18c00
   3cf00:			; <UNDEFINED> instruction: 0x4648d3d1
   3cf04:			; <UNDEFINED> instruction: 0xf7fe210f
   3cf08:	stmdacs	r0, {r0, r1, r3, r7, fp, ip, sp, lr, pc}
   3cf0c:	svcge	0x0045f43f
   3cf10:	andeq	pc, r0, #200, 2	; 0x32
   3cf14:	strtmi	r2, [r0], -pc, lsl #2
   3cf18:			; <UNDEFINED> instruction: 0xffd0f7fe
   3cf1c:	tstcs	r5, r0, asr #14
   3cf20:			; <UNDEFINED> instruction: 0xf7fe4648
   3cf24:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   3cf28:	svcge	0x0063f43f
   3cf2c:			; <UNDEFINED> instruction: 0x46202115
   3cf30:	blx	47af36 <tcgetattr@plt+0x4737da>
   3cf34:	tstcs	r0, r4, lsr r7
   3cf38:			; <UNDEFINED> instruction: 0xf7fe4648
   3cf3c:	stmdacs	r0, {r0, r4, r5, r6, fp, ip, sp, lr, pc}
   3cf40:	svcge	0x005ef43f
   3cf44:			; <UNDEFINED> instruction: 0x46202110
   3cf48:	blx	17af4e <tcgetattr@plt+0x1737f2>
   3cf4c:			; <UNDEFINED> instruction: 0x2124e728
   3cf50:			; <UNDEFINED> instruction: 0xf7fe4648
   3cf54:	stmdacs	r0, {r0, r2, r5, r6, fp, ip, sp, lr, pc}
   3cf58:	ldrtmi	sp, [r2], -r0, lsl #1
   3cf5c:	strtmi	r2, [r0], -r4, lsr #2
   3cf60:			; <UNDEFINED> instruction: 0xffacf7fe
   3cf64:	tstcs	lr, ip, lsl r7
   3cf68:			; <UNDEFINED> instruction: 0xf7fe4648
   3cf6c:	stmdacs	r0, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
   3cf70:	svcge	0x0067f43f
   3cf74:	strtmi	r2, [r0], -lr, lsl #2
   3cf78:	blx	ffb7af7c <tcgetattr@plt+0xffb73820>
   3cf7c:	tstcs	r2, r0, lsl r7
   3cf80:			; <UNDEFINED> instruction: 0xf7fe4648
   3cf84:	stmdacs	r0, {r0, r2, r3, r6, fp, ip, sp, lr, pc}
   3cf88:	svcge	0x0060f43f
   3cf8c:			; <UNDEFINED> instruction: 0x46202112
   3cf90:	blx	ff87af94 <tcgetattr@plt+0xff873838>
   3cf94:	tstcs	lr, r4, lsl #14
   3cf98:			; <UNDEFINED> instruction: 0xf7ff4620
   3cf9c:	ubfx	pc, fp, #21, #10
   3cfa0:	mvnsmi	lr, #737280	; 0xb4000
   3cfa4:	addlt	r4, r3, r4, lsl #12
   3cfa8:			; <UNDEFINED> instruction: 0x461d4835
   3cfac:			; <UNDEFINED> instruction: 0xf8dd6823
   3cfb0:	ldrbtmi	r8, [r8], #-40	; 0xffffffd8
   3cfb4:			; <UNDEFINED> instruction: 0xf100460f
   3cfb8:	ldmdami	r2!, {r2, r3, r5, r8}
   3cfbc:	ldmdavs	sl, {r1, r2, r4, r9, sl, lr}
   3cfc0:	ldrbtmi	r4, [r8], #-1603	; 0xfffff9bd
   3cfc4:	strls	r9, [r0, #-1537]	; 0xfffff9ff
   3cfc8:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   3cfcc:			; <UNDEFINED> instruction: 0xf8f6f7ea
   3cfd0:	svceq	0x0000f1b8
   3cfd4:	andlt	sp, r3, r2, lsl #2
   3cfd8:	mvnshi	lr, #12386304	; 0xbd0000
   3cfdc:	ldrdeq	pc, [r0, r4]!
   3cfe0:	ldrtmi	r4, [r9], -sl, asr #12
   3cfe4:	mrc2	7, 3, pc, cr0, cr14, {7}
   3cfe8:	stmdavs	r3!, {r3, r7, r8, fp, ip, sp, pc}^
   3cfec:	streq	lr, [r5, -r8, lsl #22]
   3cff0:	ldrdeq	pc, [r0, r4]!
   3cff4:	andsle	r4, r6, #-268435447	; 0xf0000009
   3cff8:			; <UNDEFINED> instruction: 0x2120b92d
   3cffc:			; <UNDEFINED> instruction: 0xf810f7fe
   3d000:			; <UNDEFINED> instruction: 0xf8d4bb50
   3d004:	tstcs	sp, r0, lsr #3
   3d008:			; <UNDEFINED> instruction: 0xf80af7fe
   3d00c:	strtmi	fp, [r9], -r0, lsr #19
   3d010:	ldrtmi	r4, [r2], -r0, lsr #12
   3d014:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   3d018:	strtmi	r4, [r0], -r1, asr #12
   3d01c:	pop	{r0, r1, ip, sp, pc}
   3d020:			; <UNDEFINED> instruction: 0xf7ff43f0
   3d024:			; <UNDEFINED> instruction: 0x211fbb95
   3d028:			; <UNDEFINED> instruction: 0xfffaf7fd
   3d02c:			; <UNDEFINED> instruction: 0xf8d4bb00
   3d030:	stfcss	f0, [r0, #-640]	; 0xfffffd80
   3d034:	strb	sp, [r0, r7, ror #3]!
   3d038:			; <UNDEFINED> instruction: 0x46294632
   3d03c:			; <UNDEFINED> instruction: 0xf7ff4620
   3d040:			; <UNDEFINED> instruction: 0xf1b8fe8f
   3d044:	blle	ff1c0c4c <tcgetattr@plt+0xff1b94f0>
   3d048:	strtmi	r4, [r0], -r2, asr #12
   3d04c:	andlt	r2, r3, sp, lsl r1
   3d050:	mvnsmi	lr, #12386304	; 0xbd0000
   3d054:	svclt	0x0032f7fe
   3d058:			; <UNDEFINED> instruction: 0x46201e79
   3d05c:			; <UNDEFINED> instruction: 0xf7ff4632
   3d060:			; <UNDEFINED> instruction: 0x4620fe7f
   3d064:	andlt	r2, r3, r0, lsr #2
   3d068:	mvnsmi	lr, #12386304	; 0xbd0000
   3d06c:	blt	1cfb070 <tcgetattr@plt+0x1cf3914>
   3d070:	strtmi	r4, [r0], -r9, lsr #12
   3d074:			; <UNDEFINED> instruction: 0xf7ff4632
   3d078:			; <UNDEFINED> instruction: 0x4620fe73
   3d07c:			; <UNDEFINED> instruction: 0xe7f2211f
   3d080:			; <UNDEFINED> instruction: 0x0001ceba
   3d084:	andeq	ip, r1, r2, lsl sp
   3d088:	mvnsmi	lr, sp, lsr #18
   3d08c:	addlt	r4, ip, r4, lsl #12
   3d090:			; <UNDEFINED> instruction: 0xf8df4824
   3d094:			; <UNDEFINED> instruction: 0x461de094
   3d098:			; <UNDEFINED> instruction: 0xc090f8df
   3d09c:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
   3d0a0:			; <UNDEFINED> instruction: 0xf8dd44fe
   3d0a4:	strmi	r8, [pc], -r8, asr #32
   3d0a8:	teqeq	ip, r0, lsl #2	; <UNPREDICTABLE>
   3d0ac:	ldrmi	r4, [r6], -r0, lsr #16
   3d0b0:	strls	r6, [r0, #-2074]	; 0xfffff7e6
   3d0b4:			; <UNDEFINED> instruction: 0x96014478
   3d0b8:			; <UNDEFINED> instruction: 0xf85e4643
   3d0bc:			; <UNDEFINED> instruction: 0xf8dcc00c
   3d0c0:			; <UNDEFINED> instruction: 0xf8cdc000
   3d0c4:			; <UNDEFINED> instruction: 0xf04fc02c
   3d0c8:			; <UNDEFINED> instruction: 0xf7ea0c00
   3d0cc:			; <UNDEFINED> instruction: 0x462af877
   3d0d0:	stcge	6, cr4, [sl, #-204]	; 0xffffff34
   3d0d4:	strls	r4, [r4, #-1593]	; 0xfffff9c7
   3d0d8:	stcge	6, cr4, [r9, #-128]	; 0xffffff80
   3d0dc:	andhi	pc, r0, sp, asr #17
   3d0e0:	cfstr32ge	mvfx9, [r8, #-12]
   3d0e4:	cfstr32ge	mvfx9, [r7, #-8]
   3d0e8:			; <UNDEFINED> instruction: 0xf7fe9501
   3d0ec:	stmdblt	r0!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   3d0f0:	blmi	3cf938 <tcgetattr@plt+0x3c81dc>
   3d0f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d0f8:	blls	317168 <tcgetattr@plt+0x30fa0c>
   3d0fc:			; <UNDEFINED> instruction: 0xf04f405a
   3d100:	mrsle	r0, SP_mon
   3d104:	pop	{r2, r3, ip, sp, pc}
   3d108:	bls	51d8d0 <tcgetattr@plt+0x516174>
   3d10c:	blls	28e994 <tcgetattr@plt+0x287238>
   3d110:	ldmdavs	r9!, {r0, r9, ip, pc}
   3d114:	movwls	r9, #2570	; 0xa0a
   3d118:			; <UNDEFINED> instruction: 0xf7ff9b08
   3d11c:	strb	pc, [r7, r1, asr #30]!	; <UNPREDICTABLE>
   3d120:	svc	0x0066f7c9
   3d124:	ldrdeq	ip, [r1], -r0
   3d128:	strdeq	r5, [r3], -r4
   3d12c:	andeq	r0, r0, r8, ror r3
   3d130:	andeq	ip, r1, r0, lsr #24
   3d134:	andeq	r5, r3, r0, lsr #21
   3d138:	stmvs	sp, {r4, r5, r6, r7, sl, ip, sp, pc}
   3d13c:			; <UNDEFINED> instruction: 0x4609e9d1
   3d140:	tstlt	r5, r3, lsr r4
   3d144:	ldrmi	fp, [r4], #-316	; 0xfffffec4
   3d148:	blvs	fe2d7e84 <tcgetattr@plt+0xfe2d0728>
   3d14c:	bne	fe6c3ed8 <tcgetattr@plt+0xfe6bc77c>
   3d150:			; <UNDEFINED> instruction: 0xf7ffbcf0
   3d154:	stmdavs	lr, {r0, r2, r9, sl, fp, ip, sp, pc}
   3d158:			; <UNDEFINED> instruction: 0xf8d66845
   3d15c:	ldmvs	r6!, {r2, r3, r4, r5, r8, sp, lr}
   3d160:	adcmi	r6, lr, #7733248	; 0x760000
   3d164:			; <UNDEFINED> instruction: 0xf8d0d3ef
   3d168:			; <UNDEFINED> instruction: 0xf8d661a0
   3d16c:			; <UNDEFINED> instruction: 0xf006620c
   3d170:	tstmi	r6, #2097152	; 0x200000
   3d174:	stmdbvs	r6, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
   3d178:	addsmi	r1, pc, #30464	; 0x7700
   3d17c:	stmiavs	r7, {r0, r1, r5, r6, r7, r8, ip, lr, pc}^
   3d180:	stmiale	r0!, {r0, r2, r3, r4, r5, r7, r9, lr}^
   3d184:	adcmi	r6, lr, #70656	; 0x11400
   3d188:	stmdbmi	r5, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
   3d18c:	stmdami	r5, {r0, r1, r4, r5, r9, sl, lr}
   3d190:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   3d194:	ldrbtmi	fp, [r8], #-3312	; 0xfffff310
   3d198:			; <UNDEFINED> instruction: 0xf7ea3150
   3d19c:	svclt	0x0000b80f
   3d1a0:	ldrdeq	ip, [r1], -sl
   3d1a4:	andeq	ip, r1, r2, asr fp
   3d1a8:	ldrblt	r6, [r0, #-2883]!	; 0xfffff4bd
   3d1ac:			; <UNDEFINED> instruction: 0x46044293
   3d1b0:	ldrmi	r4, [r5], -lr, lsl #12
   3d1b4:	blvs	fe1315c4 <tcgetattr@plt+0xfe129e68>
   3d1b8:	andsle	r4, r2, fp, lsl #5
   3d1bc:	ldrdeq	pc, [r0, r4]!
   3d1c0:			; <UNDEFINED> instruction: 0xf7fd210c
   3d1c4:	msrlt	SPSR_irq, sp
   3d1c8:	stmdavs	r3!, {r1, r5, r6, r7, fp, sp, lr}^
   3d1cc:	strpl	lr, [sp], -r4, asr #19
   3d1d0:	andsle	r4, r2, #-1610612727	; 0xa0000009
   3d1d4:	movweq	lr, #23126	; 0x5a56
   3d1d8:			; <UNDEFINED> instruction: 0xf04fd504
   3d1dc:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   3d1e0:	ldcllt	3, cr3, [r0, #-12]!
   3d1e4:	ldrtmi	r4, [r2], -fp, lsr #12
   3d1e8:	strtmi	r2, [r0], -ip, lsl #2
   3d1ec:	mrc2	7, 3, pc, cr4, cr14, {7}
   3d1f0:	mvnscc	pc, #79	; 0x4f
   3d1f4:	movwcc	lr, #14788	; 0x39c4
   3d1f8:	stmdbvs	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3d1fc:	strtmi	r2, [r0], -r0, lsl #2
   3d200:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
   3d204:			; <UNDEFINED> instruction: 0x560de9d4
   3d208:	movweq	lr, #23126	; 0x5a56
   3d20c:	strb	sp, [r9, r5, ror #9]!
   3d210:	smlabbcs	r0, r2, r8, r6
   3d214:	strb	r3, [r7, r1, lsl #20]
   3d218:			; <UNDEFINED> instruction: 0xf500b5f8
   3d21c:	blmi	e598c4 <tcgetattr@plt+0xe52168>
   3d220:	bmi	e4ea38 <tcgetattr@plt+0xe472dc>
   3d224:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3d228:	eoreq	pc, r0, r3, lsl #2
   3d22c:	ldmdavs	r5, {r1, r3, r4, r9, sl, lr}
   3d230:			; <UNDEFINED> instruction: 0xf8523210
   3d234:	tstcc	r0, ip, lsl #24
   3d238:	stcvs	8, cr15, [r8], {82}	; 0x52
   3d23c:	ldcpl	8, cr15, [r0], {65}	; 0x41
   3d240:	stcpl	8, cr15, [r4], {82}	; 0x52
   3d244:			; <UNDEFINED> instruction: 0xf8414282
   3d248:			; <UNDEFINED> instruction: 0xf8417c0c
   3d24c:			; <UNDEFINED> instruction: 0xf8416c08
   3d250:	mvnle	r5, r4, lsl #24
   3d254:			; <UNDEFINED> instruction: 0xf1036810
   3d258:			; <UNDEFINED> instruction: 0xf5040520
   3d25c:			; <UNDEFINED> instruction: 0x600872bc
   3d260:	tstcc	r0, #1638400	; 0x190000
   3d264:	stcvs	8, cr15, [ip], {83}	; 0x53
   3d268:			; <UNDEFINED> instruction: 0xf8533210
   3d26c:			; <UNDEFINED> instruction: 0xf8420c08
   3d270:			; <UNDEFINED> instruction: 0xf8531c10
   3d274:	adcmi	r1, fp, #4, 24	; 0x400
   3d278:	stcvs	8, cr15, [ip], {66}	; 0x42
   3d27c:	stceq	8, cr15, [r8], {66}	; 0x42
   3d280:	stcne	8, cr15, [r4], {66}	; 0x42
   3d284:	ldmdavs	r9, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   3d288:	mvnscc	pc, #79	; 0x4f
   3d28c:			; <UNDEFINED> instruction: 0xf8d46011
   3d290:			; <UNDEFINED> instruction: 0xf8c4219c
   3d294:	stmib	r4, {r2, r4, r5, r6, r8, ip, sp}^
   3d298:	stmib	r4, {r0, r1, r8, r9, ip, sp}^
   3d29c:	strtvs	r3, [r3], #-782	; 0xfffffcf2
   3d2a0:	ldrbeq	r6, [r3], r3, ror #6
   3d2a4:			; <UNDEFINED> instruction: 0xf8d4d522
   3d2a8:	blcs	189960 <tcgetattr@plt+0x182204>
   3d2ac:	strtmi	sp, [r0], -r1, lsr #32
   3d2b0:			; <UNDEFINED> instruction: 0xf7ff21c3
   3d2b4:			; <UNDEFINED> instruction: 0xf06ff94f
   3d2b8:			; <UNDEFINED> instruction: 0x4620437f
   3d2bc:	andcs	r6, r0, #-1946157056	; 0x8c000000
   3d2c0:			; <UNDEFINED> instruction: 0xf7ff2101
   3d2c4:	andcs	pc, r0, #643072	; 0x9d000
   3d2c8:			; <UNDEFINED> instruction: 0x46204611
   3d2cc:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   3d2d0:	strtmi	r6, [r0], -r2, lsr #17
   3d2d4:	bcc	856dc <tcgetattr@plt+0x7df80>
   3d2d8:			; <UNDEFINED> instruction: 0xff66f7ff
   3d2dc:	strtmi	r6, [r0], -r2, ror #16
   3d2e0:	pop	{r8, sp}
   3d2e4:	bcc	8d6cc <tcgetattr@plt+0x85f70>
   3d2e8:	mrclt	7, 6, APSR_nzcv, cr6, cr14, {7}
   3d2ec:			; <UNDEFINED> instruction: 0x63232301
   3d2f0:	stmdbmi	r5, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   3d2f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3d2f8:	ldc2l	7, cr15, [r2, #1016]	; 0x3f8
   3d2fc:	svclt	0x0000e7d7
   3d300:	andeq	r5, r3, r0, ror r9
   3d304:	andeq	r0, r0, r4, asr #6
   3d308:	andeq	ip, r1, lr, ror #17
   3d30c:	strdlt	fp, [r7], r0
   3d310:			; <UNDEFINED> instruction: 0x46044d1d
   3d314:	bge	10ff90 <tcgetattr@plt+0x108834>
   3d318:	cfstrdvs	mvd4, [r0], {125}	; 0x7d
   3d31c:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
   3d320:	stmiapl	fp!, {r0, r1, r2, r5, fp, sp, lr}^
   3d324:	movwls	r6, #22555	; 0x581b
   3d328:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d32c:	svc	0x000cf7c9
   3d330:	eorle	r3, r4, r1
   3d334:			; <UNDEFINED> instruction: 0x600ef8bd
   3d338:			; <UNDEFINED> instruction: 0x500cf8bd
   3d33c:	svclt	0x00082e00
   3d340:	stccs	6, cr2, [r0, #-320]	; 0xfffffec0
   3d344:	ldrcs	fp, [r8, #-3848]	; 0xfffff0f8
   3d348:			; <UNDEFINED> instruction: 0x46334911
   3d34c:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   3d350:	cmncc	ip, sl, lsr r8
   3d354:	strls	r4, [r0, #-1144]	; 0xfffffb88
   3d358:			; <UNDEFINED> instruction: 0xff30f7e9
   3d35c:	stmib	r4, {r5, r9, sl, lr}^
   3d360:			; <UNDEFINED> instruction: 0xf7ff6501
   3d364:	bmi	37d0d0 <tcgetattr@plt+0x375974>
   3d368:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3d36c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d370:	subsmi	r9, sl, r5, lsl #22
   3d374:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d378:	andlt	sp, r7, r4, lsl #2
   3d37c:	ldrcs	fp, [r8, #-3568]	; 0xfffff210
   3d380:	ubfx	r2, r0, #12, #2
   3d384:	cdp	7, 3, cr15, cr4, cr9, {6}
   3d388:	andeq	r5, r3, ip, ror r8
   3d38c:	andeq	r0, r0, r8, ror r3
   3d390:	andeq	ip, r1, lr, lsl fp
   3d394:	andeq	ip, r1, ip, lsr #19
   3d398:	andeq	r5, r3, sl, lsr #16
   3d39c:			; <UNDEFINED> instruction: 0x4614b570
   3d3a0:	addlt	r4, r4, r6, lsr #20
   3d3a4:	strcs	r4, [r0], -r6, lsr #22
   3d3a8:	ldrbtmi	r6, [sl], #-2085	; 0xfffff7db
   3d3ac:	ldmpl	r3, {r0, r2, r5, fp, lr}^
   3d3b0:	ldrbtmi	r6, [r8], #-2089	; 0xfffff7d7
   3d3b4:			; <UNDEFINED> instruction: 0x2110f8d4
   3d3b8:	movwls	r6, #14363	; 0x381b
   3d3bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d3c0:	movvs	pc, #72, 4	; 0x80000004
   3d3c4:	vsubhn.i16	d25, q0, <illegal reg q0.5>
   3d3c8:	movwls	r0, #8961	; 0x2301
   3d3cc:	cdp2	7, 15, cr15, cr6, cr9, {7}
   3d3d0:	movweq	lr, #6612	; 0x19d4
   3d3d4:	ldrcs	pc, [r0], #-2261	; 0xfffff72b
   3d3d8:	addsne	pc, r4, #13959168	; 0xd50000
   3d3dc:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   3d3e0:			; <UNDEFINED> instruction: 0x0110f8d4
   3d3e4:	subvc	pc, r0, #66	; 0x42
   3d3e8:	addvs	pc, r3, #1107296256	; 0x42000000
   3d3ec:			; <UNDEFINED> instruction: 0xf8c54401
   3d3f0:			; <UNDEFINED> instruction: 0xf8c52410
   3d3f4:	ldmeq	fp, {r2, r4, r7, r9, ip}^
   3d3f8:	addsmi	r3, r8, #67108864	; 0x4000000
   3d3fc:			; <UNDEFINED> instruction: 0xf104d312
   3d400:	stmdbge	r1, {r4, r6, r7}
   3d404:	tstvs	r0, r4, asr #17	; <UNPREDICTABLE>
   3d408:	svc	0x0012f7c9
   3d40c:	blmi	34fc4c <tcgetattr@plt+0x3484f0>
   3d410:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d414:	blls	117484 <tcgetattr@plt+0x10fd28>
   3d418:			; <UNDEFINED> instruction: 0xf04f405a
   3d41c:	mrsle	r0, (UNDEF: 59)
   3d420:	ldcllt	0, cr11, [r0, #-16]!
   3d424:			; <UNDEFINED> instruction: 0x319cf8d4
   3d428:			; <UNDEFINED> instruction: 0xf0234620
   3d42c:			; <UNDEFINED> instruction: 0xf8c40380
   3d430:			; <UNDEFINED> instruction: 0xf7ff319c
   3d434:			; <UNDEFINED> instruction: 0xe7e9fef1
   3d438:	ldcl	7, cr15, [sl, #804]	; 0x324
   3d43c:	andeq	r5, r3, sl, ror #15
   3d440:	andeq	r0, r0, r8, ror r3
   3d444:	andeq	ip, r1, r2, ror #18
   3d448:	andeq	r5, r3, r4, lsl #15
   3d44c:	blmi	1b8fe04 <tcgetattr@plt+0x1b886a8>
   3d450:	push	{r1, r3, r4, r5, r6, sl, lr}
   3d454:			; <UNDEFINED> instruction: 0x460443f0
   3d458:			; <UNDEFINED> instruction: 0xb09158d3
   3d45c:			; <UNDEFINED> instruction: 0xf8df6c40
   3d460:	ldmdavs	fp, {r3, r5, r7, r8, pc}
   3d464:			; <UNDEFINED> instruction: 0xf04f930f
   3d468:	mcrrne	3, 0, r0, r3, cr0
   3d46c:	ldrdls	pc, [r0], -r4
   3d470:	ldrshle	r4, [r1, #-72]	; 0xffffffb8
   3d474:	strtmi	r2, [r0], -r6, asr #3
   3d478:			; <UNDEFINED> instruction: 0xf86cf7ff
   3d47c:	strtmi	r2, [r0], -r8, asr #3
   3d480:			; <UNDEFINED> instruction: 0xf868f7ff
   3d484:	strtmi	r2, [r0], -r7, lsl #2
   3d488:			; <UNDEFINED> instruction: 0xf864f7ff
   3d48c:			; <UNDEFINED> instruction: 0xf7fc4620
   3d490:			; <UNDEFINED> instruction: 0xf8d9ff55
   3d494:	stmdacs	r0, {ip}
   3d498:	ldmdami	ip, {r0, r3, r4, r5, ip, lr, pc}^
   3d49c:			; <UNDEFINED> instruction: 0xf7e94478
   3d4a0:	smlawbcs	r1, sp, lr, pc	; <UNPREDICTABLE>
   3d4a4:			; <UNDEFINED> instruction: 0xf7ff4620
   3d4a8:	tstcs	r8, r5, asr r8	; <UNPREDICTABLE>
   3d4ac:			; <UNDEFINED> instruction: 0xf7ff4620
   3d4b0:			; <UNDEFINED> instruction: 0xf8d4f851
   3d4b4:	orrscs	r0, r8, r0, lsr #3
   3d4b8:	ldc2	7, cr15, [r2, #1012]!	; 0x3f4
   3d4bc:	cmnle	r4, r0, lsl #16
   3d4c0:	ldrdeq	pc, [r0, r4]!
   3d4c4:			; <UNDEFINED> instruction: 0xf7fd21d3
   3d4c8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   3d4cc:			; <UNDEFINED> instruction: 0xf8d4d179
   3d4d0:			; <UNDEFINED> instruction: 0x4620319c
   3d4d4:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   3d4d8:	orrscc	pc, ip, r4, asr #17
   3d4dc:	mrc2	7, 4, pc, cr12, cr15, {7}
   3d4e0:	strtmi	r4, [r0], -fp, asr #18
   3d4e4:			; <UNDEFINED> instruction: 0xf7ff4479
   3d4e8:	bmi	12fb66c <tcgetattr@plt+0x12f3f10>
   3d4ec:	stmib	r4, {r8, r9, sp}^
   3d4f0:			; <UNDEFINED> instruction: 0xf8c4336f
   3d4f4:	ldrbtmi	r3, [sl], #-452	; 0xfffffe3c
   3d4f8:	ldmpl	r3, {r1, r6, r8, r9, fp, lr}^
   3d4fc:	blls	41756c <tcgetattr@plt+0x40fe10>
   3d500:			; <UNDEFINED> instruction: 0xf04f405a
   3d504:	cmnle	r9, r0, lsl #6
   3d508:	pop	{r0, r4, ip, sp, pc}
   3d50c:	stmdami	r2, {r4, r5, r6, r7, r8, r9, pc}^
   3d510:			; <UNDEFINED> instruction: 0xf7e94478
   3d514:			; <UNDEFINED> instruction: 0xe7c8fe53
   3d518:	strvc	pc, [sl, #1284]	; 0x504
   3d51c:			; <UNDEFINED> instruction: 0xf7ca4629
   3d520:			; <UNDEFINED> instruction: 0x4606e91e
   3d524:			; <UNDEFINED> instruction: 0xd1a52800
   3d528:	stclvs	6, cr4, [r0], #-4
   3d52c:	mrc2	7, 3, pc, cr0, cr12, {7}
   3d530:	subeq	pc, r8, r4, lsl #2
   3d534:			; <UNDEFINED> instruction: 0xf7c94631
   3d538:			; <UNDEFINED> instruction: 0x46ecee7c
   3d53c:	cdpvc	5, 10, cr15, cr2, cr4, {0}
   3d540:	stmdavs	r8!, {r0, r1, r2, r5, r6, r9, sl, lr}
   3d544:			; <UNDEFINED> instruction: 0xf8553510
   3d548:	ldrtmi	r1, [lr], -ip, lsl #24
   3d54c:	stccs	8, cr15, [r8], {85}	; 0x55
   3d550:			; <UNDEFINED> instruction: 0xf8553710
   3d554:	ldrbmi	r3, [r5, #-3076]!	; 0xfffff3fc
   3d558:	mvnsle	ip, pc, lsl #12
   3d55c:	vst2.8	{d22-d23}, [pc :128], r8
   3d560:	stmdavs	r9!, {r7, r9, sl, ip, sp, lr}^
   3d564:	strgt	r6, [r7, -sl, lsr #17]
   3d568:	blls	4eef8 <tcgetattr@plt+0x4779c>
   3d56c:	stmdals	r3, {r8, sp}
   3d570:			; <UNDEFINED> instruction: 0xf4239d01
   3d574:	vld2.16	{d5-d8}, [r0 :64], r7
   3d578:			; <UNDEFINED> instruction: 0xf023470e
   3d57c:	stclvs	3, cr0, [r0], #-128	; 0xffffff80
   3d580:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3d584:	ldrbeq	pc, [fp, -r7, lsr #32]	; <UNPREDICTABLE>
   3d588:	streq	pc, [sp, #-37]!	; 0xffffffdb
   3d58c:	strls	r9, [r3, -r0, lsl #6]
   3d590:			; <UNDEFINED> instruction: 0xf8ad9501
   3d594:			; <UNDEFINED> instruction: 0xf7c96016
   3d598:	stmdacs	r0, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
   3d59c:	svcge	0x006af47f
   3d5a0:	tstcs	r2, r0, ror #24
   3d5a4:	stcl	7, cr15, [lr], #-804	; 0xfffffcdc
   3d5a8:	ldmdbmi	ip, {r2, r5, r6, r8, r9, sl, sp, lr, pc}
   3d5ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3d5b0:	ldc2l	7, cr15, [r6], #-1016	; 0xfffffc08
   3d5b4:	ldrdeq	pc, [r0, r4]!
   3d5b8:			; <UNDEFINED> instruction: 0xf7fd21d3
   3d5bc:	stmdacs	r0, {r0, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3d5c0:	blmi	6317dc <tcgetattr@plt+0x62a080>
   3d5c4:			; <UNDEFINED> instruction: 0xf8584917
   3d5c8:	ldrbtmi	r3, [r9], #-3
   3d5cc:			; <UNDEFINED> instruction: 0xf7ed6818
   3d5d0:	b	147c204 <tcgetattr@plt+0x1474aa8>
   3d5d4:	tstle	r5, r1, lsl #6
   3d5d8:			; <UNDEFINED> instruction: 0x46204913
   3d5dc:			; <UNDEFINED> instruction: 0xf7fe4479
   3d5e0:			; <UNDEFINED> instruction: 0xe774fc5f
   3d5e4:			; <UNDEFINED> instruction: 0x319cf8d4
   3d5e8:	ldmdbmi	r0, {r5, r9, sl, lr}
   3d5ec:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   3d5f0:	orrscc	pc, ip, r4, asr #17
   3d5f4:			; <UNDEFINED> instruction: 0xf7fe4479
   3d5f8:	ubfx	pc, r3, #24, #14
   3d5fc:	ldcl	7, cr15, [r8], #804	; 0x324
   3d600:	andeq	r5, r3, r4, asr #14
   3d604:	andeq	r0, r0, r8, ror r3
   3d608:	andeq	r5, r3, r4, lsr #14
   3d60c:	andeq	ip, r1, ip, lsl #17
   3d610:	strdeq	lr, [r0], -r8
   3d614:	muleq	r3, lr, r6
   3d618:	andeq	ip, r1, r8, lsr r8
   3d61c:	andeq	ip, r1, sl, asr #12
   3d620:	andeq	r0, r0, r8, ror #7
   3d624:	andeq	r8, r1, lr, lsl ip
   3d628:	strdeq	fp, [r1], -r0
   3d62c:	andeq	ip, r1, ip, ror #14
   3d630:			; <UNDEFINED> instruction: 0x460ab510
   3d634:	mcrrvs	6, 0, r4, r1, cr4
   3d638:			; <UNDEFINED> instruction: 0xf8d0b082
   3d63c:			; <UNDEFINED> instruction: 0xf7fd01a4
   3d640:			; <UNDEFINED> instruction: 0xf8c4fe31
   3d644:	movslt	r0, #160, 2	; 0x28
   3d648:			; <UNDEFINED> instruction: 0x119cf8d4
   3d64c:	subeq	pc, r8, r4, lsl #2
   3d650:	andscs	r4, r2, #30720	; 0x7800
   3d654:	orreq	pc, r7, r1, lsr #32
   3d658:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
   3d65c:	msreq	CPSR_, r1, asr #32
   3d660:	orrsne	pc, ip, r4, asr #17
   3d664:			; <UNDEFINED> instruction: 0xf7c96c61
   3d668:			; <UNDEFINED> instruction: 0xf7c9ef52
   3d66c:			; <UNDEFINED> instruction: 0xf8c4ef7a
   3d670:	teqlt	r0, #136	; 0x88
   3d674:			; <UNDEFINED> instruction: 0xf1044b16
   3d678:	andcs	r0, r4, #140	; 0x8c
   3d67c:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
   3d680:			; <UNDEFINED> instruction: 0xf7c96c61
   3d684:			; <UNDEFINED> instruction: 0xf7c9ef44
   3d688:			; <UNDEFINED> instruction: 0xf8c4ef6c
   3d68c:	biclt	r0, r0, ip, asr #1
   3d690:	andcs	r4, r0, #16, 22	; 0x4000
   3d694:	mvnscc	pc, pc, asr #32
   3d698:	sbcseq	pc, r0, r4, lsl #2
   3d69c:	strls	r4, [r0], #-1147	; 0xfffffb85
   3d6a0:	svc	0x0034f7c9
   3d6a4:			; <UNDEFINED> instruction: 0xf7ff4620
   3d6a8:			; <UNDEFINED> instruction: 0x4620fed1
   3d6ac:			; <UNDEFINED> instruction: 0xfffcf7fc
   3d6b0:	andlt	r2, r2, r0
   3d6b4:			; <UNDEFINED> instruction: 0x4620bd10
   3d6b8:			; <UNDEFINED> instruction: 0xff02f7fe
   3d6bc:	rscscc	pc, pc, pc, asr #32
   3d6c0:	stmdami	r5, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3d6c4:			; <UNDEFINED> instruction: 0xf7e94478
   3d6c8:	svclt	0x0000fdc7
   3d6cc:			; <UNDEFINED> instruction: 0xffffe59f
   3d6d0:			; <UNDEFINED> instruction: 0xffffe34f
   3d6d4:			; <UNDEFINED> instruction: 0xfffffcfd
   3d6d8:	strdeq	r0, [r1], -r8
   3d6dc:			; <UNDEFINED> instruction: 0x4604b510
   3d6e0:	ldrdcs	lr, [r3, -r1]
   3d6e4:	blx	fee7b6e4 <tcgetattr@plt+0xfee73f88>
   3d6e8:	pop	{r5, r9, sl, lr}
   3d6ec:	ldr	r4, [r3, #16]
   3d6f0:	svcmi	0x00f0e92d
   3d6f4:	stmdavs	lr, {r0, r1, r2, r4, r7, ip, sp, pc}
   3d6f8:			; <UNDEFINED> instruction: 0xf8df461f
   3d6fc:			; <UNDEFINED> instruction: 0x4615c29c
   3d700:	ldrdge	pc, [r0], sp
   3d704:			; <UNDEFINED> instruction: 0xf8d64613
   3d708:	ldrbtmi	fp, [ip], #40	; 0x28
   3d70c:	ldrdls	pc, [ip], -r6	; <UNPREDICTABLE>
   3d710:	cdpmi	2, 10, cr2, cr2, cr0, {0}
   3d714:	strmi	r4, [r0], ip, lsl #12
   3d718:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   3d71c:			; <UNDEFINED> instruction: 0x96156836
   3d720:	streq	pc, [r0], -pc, asr #32
   3d724:			; <UNDEFINED> instruction: 0xf8cd9701
   3d728:			; <UNDEFINED> instruction: 0xf7fea000
   3d72c:	stmdacs	r0, {r0, r1, r5, r8, r9, fp, ip, sp, lr, pc}
   3d730:	addhi	pc, r8, r0
   3d734:	bl	2d84c8 <tcgetattr@plt+0x2d0d6c>
   3d738:	blvs	ff9bdb6c <tcgetattr@plt+0xff9b6410>
   3d73c:	bl	10edb0 <tcgetattr@plt+0x107654>
   3d740:	movwle	r0, #29190	; 0x7206
   3d744:	addsmi	r6, r1, #417792	; 0x66000
   3d748:	bleq	1385e8 <tcgetattr@plt+0x130e8c>
   3d74c:	addshi	pc, r1, r0, lsl #4
   3d750:	and	r4, ip, r6, asr r6
   3d754:	svclt	0x00884291
   3d758:	bleq	7989c <tcgetattr@plt+0x72140>
   3d75c:	bvs	19f3774 <tcgetattr@plt+0x19ec018>
   3d760:	bleq	798a4 <tcgetattr@plt+0x72148>
   3d764:	bne	ffdce8c4 <tcgetattr@plt+0xffdc7168>
   3d768:			; <UNDEFINED> instruction: 0xf0c045b2
   3d76c:	blvs	fe91db80 <tcgetattr@plt+0xfe916424>
   3d770:			; <UNDEFINED> instruction: 0xf8d444a9
   3d774:	bl	22587c <tcgetattr@plt+0x21e120>
   3d778:	ldrmi	r0, [r9, #9]
   3d77c:	tsteq	r3, sl, lsl #22
   3d780:	addmi	sp, r1, #-536870906	; 0xe0000006
   3d784:	strcs	fp, [r0, #-3896]	; 0xfffff0c8
   3d788:	bvs	fe8f23a8 <tcgetattr@plt+0xfe8eac4c>
   3d78c:	beq	2383a8 <tcgetattr@plt+0x230c4c>
   3d790:	ldrmi	r2, [r2], #1280	; 0x500
   3d794:	beq	138644 <tcgetattr@plt+0x130ee8>
   3d798:			; <UNDEFINED> instruction: 0xf0c04557
   3d79c:			; <UNDEFINED> instruction: 0xf8d880f4
   3d7a0:	ldrtmi	r2, [r3], -r0
   3d7a4:	ldmdami	pc!, {r1, r2, r3, r4, r5, r6, r8, fp, lr}^	; <UNPREDICTABLE>
   3d7a8:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   3d7ac:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   3d7b0:			; <UNDEFINED> instruction: 0xf8cdb501
   3d7b4:	orrcc	sl, r8, r0
   3d7b8:			; <UNDEFINED> instruction: 0xf7e96824
   3d7bc:			; <UNDEFINED> instruction: 0xf1bafcff
   3d7c0:	svclt	0x00180f00
   3d7c4:	eorsle	r2, sp, r0, lsl #28
   3d7c8:	strtmi	r9, [r1], -r1, lsr #20
   3d7cc:	ldrdeq	pc, [r0, r8]!
   3d7d0:	streq	lr, [sl, -r5, lsl #22]
   3d7d4:	blx	1e7b7d4 <tcgetattr@plt+0x1e74078>
   3d7d8:	cmple	r8, r0, lsl #16
   3d7dc:	svceq	0x0000f1bb
   3d7e0:			; <UNDEFINED> instruction: 0xf8d8d14c
   3d7e4:	adcsmi	r3, r3, #4
   3d7e8:			; <UNDEFINED> instruction: 0xf8d8d848
   3d7ec:	adcsmi	r3, fp, #8
   3d7f0:	addshi	pc, r9, r0, asr #4
   3d7f4:	ldrdcc	pc, [ip, r8]!
   3d7f8:			; <UNDEFINED> instruction: 0xf0002b05
   3d7fc:			; <UNDEFINED> instruction: 0xf1ba80a4
   3d800:	stmdble	r4, {r1, r8, r9, sl, fp}^
   3d804:	ldrdeq	pc, [r0, r8]!
   3d808:			; <UNDEFINED> instruction: 0xf7fd210c
   3d80c:	biclt	pc, r8, #2304	; 0x900
   3d810:	ldrdeq	pc, [r0, r8]!
   3d814:			; <UNDEFINED> instruction: 0xf7fd2129
   3d818:	orrslt	pc, r8, #768	; 0x300
   3d81c:			; <UNDEFINED> instruction: 0x46291e7a
   3d820:			; <UNDEFINED> instruction: 0xf7ff4640
   3d824:			; <UNDEFINED> instruction: 0xf8d8fcc1
   3d828:	tstcs	r0, r4
   3d82c:	bcc	8f134 <tcgetattr@plt+0x879d8>
   3d830:	ldc2	7, cr15, [r2], #-1016	; 0xfffffc08
   3d834:	svceq	0x0000f1ba
   3d838:	ldrbmi	sp, [r2], -r4, lsl #22
   3d83c:			; <UNDEFINED> instruction: 0x21294640
   3d840:	blx	f7b842 <tcgetattr@plt+0xf740e6>
   3d844:	blmi	15901ac <tcgetattr@plt+0x1588a50>
   3d848:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d84c:	blls	5978bc <tcgetattr@plt+0x590160>
   3d850:			; <UNDEFINED> instruction: 0xf04f405a
   3d854:			; <UNDEFINED> instruction: 0xf0400300
   3d858:	andslt	r8, r7, fp, lsl #1
   3d85c:	svchi	0x00f0e8bd
   3d860:	addmi	r6, r1, #663552	; 0xa2000
   3d864:	beq	f8480 <tcgetattr@plt+0xf0d24>
   3d868:	streq	lr, [r3, #-2986]	; 0xfffff456
   3d86c:	ldrtmi	sp, [sl], r3, lsl #6
   3d870:	blne	fe5f76cc <tcgetattr@plt+0xfe5eff70>
   3d874:	bl	fe8b765c <tcgetattr@plt+0xfe8aff00>
   3d878:	str	r0, [sp, sl, lsl #20]
   3d87c:	ldrdcc	pc, [ip, r8]!
   3d880:	eorsle	r2, r5, r5, lsl #22
   3d884:	svclt	0x00882e02
   3d888:	svceq	0x0002f1ba
   3d88c:	adcmi	sp, pc, #917504	; 0xe0000
   3d890:	blls	8b3ff8 <tcgetattr@plt+0x8ac89c>
   3d894:	strtmi	r4, [r1], -sl, lsr #12
   3d898:	strbmi	r3, [r0], -r1, lsl #10
   3d89c:	movwls	r9, #5632	; 0x1600
   3d8a0:			; <UNDEFINED> instruction: 0xf7ff465b
   3d8a4:	adcsmi	pc, sp, #128000	; 0x1f400
   3d8a8:			; <UNDEFINED> instruction: 0xe7cbd1f3
   3d8ac:	ldrdeq	pc, [r0, r8]!
   3d8b0:			; <UNDEFINED> instruction: 0xf7fd210c
   3d8b4:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   3d8b8:			; <UNDEFINED> instruction: 0xf8d8d0e9
   3d8bc:	blcs	189f74 <tcgetattr@plt+0x182818>
   3d8c0:			; <UNDEFINED> instruction: 0xf8d8d1e5
   3d8c4:	smulwbcs	r9, r0, r1
   3d8c8:	blx	feafb8c6 <tcgetattr@plt+0xfeaf416a>
   3d8cc:	sbcsle	r2, lr, r0, lsl #16
   3d8d0:			; <UNDEFINED> instruction: 0x46291e7a
   3d8d4:			; <UNDEFINED> instruction: 0xf7ff4640
   3d8d8:	bl	33ca7c <tcgetattr@plt+0x335320>
   3d8dc:	bcc	7e0fc <tcgetattr@plt+0x769a0>
   3d8e0:			; <UNDEFINED> instruction: 0x46404659
   3d8e4:	blx	ff67b8e6 <tcgetattr@plt+0xff67418a>
   3d8e8:	svceq	0x0000f1ba
   3d8ec:	str	sp, [r9, r5, lsr #21]!
   3d8f0:	blcc	26457c <tcgetattr@plt+0x25ce20>
   3d8f4:	stmible	r5, {r0, r8, r9, fp, sp}^
   3d8f8:			; <UNDEFINED> instruction: 0xac054a2c
   3d8fc:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   3d900:	movwls	r4, #1118	; 0x45e
   3d904:	cfstrdne	mvd4, [fp], #-488	; 0xfffffe18
   3d908:	cmpcs	r0, r0, lsr #12
   3d90c:	strls	r9, [r1, -r2, lsl #12]
   3d910:	stc2l	0, cr15, [ip, #-44]	; 0xffffffd4
   3d914:	mulscc	r4, sp, r8
   3d918:	addsle	r2, r3, r0, lsl #22
   3d91c:	strbmi	r4, [r0], -r1, lsr #12
   3d920:	blx	feffb920 <tcgetattr@plt+0xfeff41c4>
   3d924:			; <UNDEFINED> instruction: 0xf8d8e78e
   3d928:	tstcs	lr, r0, lsr #3
   3d92c:	blx	1e7b92a <tcgetattr@plt+0x1e741ce>
   3d930:			; <UNDEFINED> instruction: 0xf8d8b9a0
   3d934:	blcs	189fec <tcgetattr@plt+0x182890>
   3d938:			; <UNDEFINED> instruction: 0xf8d8d00b
   3d93c:	adcsmi	r3, r3, #4
   3d940:	svcge	0x005df67f
   3d944:	blls	8b77c4 <tcgetattr@plt+0x8b0068>
   3d948:	blcs	8c570 <tcgetattr@plt+0x84e14>
   3d94c:	svcge	0x0057f67f
   3d950:	blls	8b78a0 <tcgetattr@plt+0x8b0144>
   3d954:	blcs	8c57c <tcgetattr@plt+0x84e20>
   3d958:	strb	sp, [sp, pc, ror #19]
   3d95c:			; <UNDEFINED> instruction: 0x46404659
   3d960:			; <UNDEFINED> instruction: 0xf7ff462a
   3d964:			; <UNDEFINED> instruction: 0x4640f9fd
   3d968:			; <UNDEFINED> instruction: 0xf7fe211e
   3d96c:			; <UNDEFINED> instruction: 0xe769fdf3
   3d970:	bl	ffb89c <tcgetattr@plt+0xff4140>
   3d974:	ldrbmi	r4, [r3], -lr, lsl #18
   3d978:	ldrtmi	r4, [r2], -lr, lsl #16
   3d97c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3d980:			; <UNDEFINED> instruction: 0xf7e93178
   3d984:	stmdbmi	ip, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   3d988:	stmdami	ip, {r0, r1, r3, r4, r5, r9, sl, lr}
   3d98c:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
   3d990:	cmncc	r8, r8, ror r4
   3d994:	stc2	7, cr15, [ip], {233}	; 0xe9
   3d998:	andeq	r5, r3, sl, lsl #9
   3d99c:	andeq	r0, r0, r8, ror r3
   3d9a0:	andeq	ip, r1, r4, asr #13
   3d9a4:	ldrdeq	ip, [r1], -r8
   3d9a8:	andeq	r5, r3, ip, asr #6
   3d9ac:	muleq	r1, r8, r4
   3d9b0:	strdeq	ip, [r1], -r0
   3d9b4:	strdeq	ip, [r1], -r6
   3d9b8:	ldrdeq	ip, [r1], -lr
   3d9bc:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   3d9c0:	ldrbmi	lr, [r0, sp, lsr #18]!
   3d9c4:			; <UNDEFINED> instruction: 0xf8df4604
   3d9c8:	addslt	r0, r4, r8, ror #15
   3d9cc:	ubfxcc	pc, pc, #17, #5
   3d9d0:	ldrbtmi	r4, [r8], #-1680	; 0xfffff970
   3d9d4:	ubfxvc	pc, pc, #17, #1
   3d9d8:	ldrbtmi	r5, [pc], #-2243	; 3d9e0 <tcgetattr@plt+0x36284>
   3d9dc:	tstls	r3, #1769472	; 0x1b0000
   3d9e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d9e4:			; <UNDEFINED> instruction: 0xf0002a00
   3d9e8:	ldmdavs	r2, {r1, r4, r5, r6, r9, pc}
   3d9ec:	ldrsbcc	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   3d9f0:			; <UNDEFINED> instruction: 0xf000429a
   3d9f4:			; <UNDEFINED> instruction: 0xf50481b8
   3d9f8:			; <UNDEFINED> instruction: 0xf10179bc
   3d9fc:	strmi	r0, [fp], -r0, lsr #24
   3da00:	cmncs	r4, r4, asr #17	; <UNPREDICTABLE>
   3da04:	tstcc	r0, #1966080	; 0x1e0000
   3da08:	stcpl	8, cr15, [ip], {83}	; 0x53
   3da0c:	ldmdbeq	r0, {r0, r3, r8, ip, sp, lr, pc}
   3da10:	stceq	8, cr15, [r8], {83}	; 0x53
   3da14:	stccs	8, cr15, [r4], {83}	; 0x53
   3da18:			; <UNDEFINED> instruction: 0xf8494563
   3da1c:			; <UNDEFINED> instruction: 0xf8496c10
   3da20:			; <UNDEFINED> instruction: 0xf8495c0c
   3da24:			; <UNDEFINED> instruction: 0xf8490c08
   3da28:	mvnle	r2, r4, lsl #24
   3da2c:	ldrdcc	pc, [r0], -ip
   3da30:	beq	279e6c <tcgetattr@plt+0x272710>
   3da34:	ldrbmi	r4, [r6], sp, lsl #12
   3da38:	andcc	pc, r0, r9, asr #17
   3da3c:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
   3da40:	stcne	8, cr15, [ip], {85}	; 0x55
   3da44:			; <UNDEFINED> instruction: 0xf8554676
   3da48:			; <UNDEFINED> instruction: 0xf10e2c08
   3da4c:			; <UNDEFINED> instruction: 0xf8550e10
   3da50:	strbmi	r3, [r5, #-3076]!	; 0xfffff3fc
   3da54:	mvnsle	ip, pc, lsl #12
   3da58:	strbmi	r6, [r1], -r8, lsr #16
   3da5c:	andeq	pc, r0, lr, asr #17
   3da60:			; <UNDEFINED> instruction: 0xf7fe4650
   3da64:			; <UNDEFINED> instruction: 0x21bef83f
   3da68:	ldrdeq	pc, [r0, r4]!
   3da6c:	blx	ff67ba68 <tcgetattr@plt+0xff67430c>
   3da70:	stmdblt	r0!, {r3, r8, fp, ip, pc}^
   3da74:			; <UNDEFINED> instruction: 0x301df8bd
   3da78:	ldrbeq	r9, [sl], r8, lsl #18
   3da7c:	addhi	pc, r0, #64, 2
   3da80:	bcs	c59b0 <tcgetattr@plt+0xbe254>
   3da84:			; <UNDEFINED> instruction: 0xf023d903
   3da88:			; <UNDEFINED> instruction: 0xf8ad0310
   3da8c:			; <UNDEFINED> instruction: 0xf89d301d
   3da90:			; <UNDEFINED> instruction: 0x069b301f
   3da94:	rschi	pc, fp, r0, asr #2
   3da98:			; <UNDEFINED> instruction: 0xf8d40188
   3da9c:			; <UNDEFINED> instruction: 0xf10021a0
   3daa0:			; <UNDEFINED> instruction: 0xf8d480fa
   3daa4:			; <UNDEFINED> instruction: 0xf8d211a8
   3daa8:	movwmi	r3, #45580	; 0xb20c
   3daac:			; <UNDEFINED> instruction: 0xf14007d9
   3dab0:			; <UNDEFINED> instruction: 0xf89d8243
   3dab4:	stmdbls	r9, {r0, r1, r2, r3, r4, ip, sp}
   3dab8:			; <UNDEFINED> instruction: 0xf140069e
   3dabc:	orreq	r8, r8, r5, ror #3
   3dac0:	ldrdcs	pc, [r0, r4]!
   3dac4:	bichi	pc, r4, r0, lsl #2
   3dac8:	ldrdne	pc, [r8, r4]!
   3dacc:	andcc	pc, ip, #13762560	; 0xd20000
   3dad0:	ldrbeq	r4, [r9, fp, lsl #6]
   3dad4:	subhi	pc, r5, #64, 2
   3dad8:	mulscc	pc, sp, r8	; <UNPREDICTABLE>
   3dadc:	ldreq	r9, [lr], sl, lsl #16
   3dae0:			; <UNDEFINED> instruction: 0x81a3f140
   3dae4:	cps	#1
   3dae8:			; <UNDEFINED> instruction: 0xf8bd819c
   3daec:			; <UNDEFINED> instruction: 0xf8b4201d
   3daf0:	orrsmi	r3, r3, #1073741849	; 0x40000019
   3daf4:	addhi	pc, r9, r0, asr #32
   3daf8:			; <UNDEFINED> instruction: 0xf8d49a0a
   3dafc:	bne	fe70a0c4 <tcgetattr@plt+0xfe702968>
   3db00:	movwcs	fp, #7960	; 0x1f18
   3db04:	svclt	0x00182a00
   3db08:	blcs	46710 <tcgetattr@plt+0x3efb4>
   3db0c:	blls	272108 <tcgetattr@plt+0x26a9ac>
   3db10:	ldrdne	pc, [r8, #-132]!	; 0xffffff7c
   3db14:			; <UNDEFINED> instruction: 0xf000428b
   3db18:			; <UNDEFINED> instruction: 0xf1a38081
   3db1c:	bcs	7e344 <tcgetattr@plt+0x76be8>
   3db20:	bls	2b4060 <tcgetattr@plt+0x2ac904>
   3db24:	bcs	8c34c <tcgetattr@plt+0x84bf0>
   3db28:	addsmi	sp, r9, #1212416	; 0x128000
   3db2c:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
   3db30:			; <UNDEFINED> instruction: 0xf1a19909
   3db34:	blcs	7e75c <tcgetattr@plt+0x77000>
   3db38:			; <UNDEFINED> instruction: 0xf8d4d904
   3db3c:	addmi	r3, fp, #108, 2
   3db40:	rschi	pc, r2, r0, asr #32
   3db44:			; <UNDEFINED> instruction: 0xf8d4980a
   3db48:	addsmi	r3, r8, #112, 2
   3db4c:	adcshi	pc, pc, r0, asr #32
   3db50:			; <UNDEFINED> instruction: 0x301df8bd
   3db54:	strhcs	pc, [r5, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   3db58:			; <UNDEFINED> instruction: 0xf8a4b29d
   3db5c:	b	98a0f8 <tcgetattr@plt+0x98299c>
   3db60:	strbeq	r0, [r9, r2, lsl #10]!
   3db64:	msrhi	SPSR_fsxc, r0, lsl #2
   3db68:			; <UNDEFINED> instruction: 0xf10007aa
   3db6c:	strbteq	r8, [fp], -r7, ror #2
   3db70:	teqhi	r6, r0, lsl #2	; <UNPREDICTABLE>
   3db74:	movwvs	pc, #17985	; 0x4641	; <UNPREDICTABLE>
   3db78:	cmple	ip, sp, lsl r2
   3db7c:			; <UNDEFINED> instruction: 0xf100072f
   3db80:	usateq	r8, #14, r3, lsl #2
   3db84:	tsthi	r7, r0, lsl #2	; <UNPREDICTABLE>
   3db88:			; <UNDEFINED> instruction: 0xf10006a8
   3db8c:	strbeq	r8, [r9, #411]!	; 0x19b
   3db90:	orrshi	pc, r3, r0, lsl #2
   3db94:			; <UNDEFINED> instruction: 0xf10004aa
   3db98:	strteq	r8, [fp], -fp, lsl #3
   3db9c:	cmnhi	sp, r0, lsl #2	; <UNPREDICTABLE>
   3dba0:			; <UNDEFINED> instruction: 0x2618f8df
   3dba4:			; <UNDEFINED> instruction: 0x360cf8df
   3dba8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3dbac:	blls	517c1c <tcgetattr@plt+0x5104c0>
   3dbb0:			; <UNDEFINED> instruction: 0xf04f405a
   3dbb4:			; <UNDEFINED> instruction: 0xf0400300
   3dbb8:			; <UNDEFINED> instruction: 0xb01482f9
   3dbbc:			; <UNDEFINED> instruction: 0x87f0e8bd
   3dbc0:	ldrdeq	pc, [r0, r4]!
   3dbc4:			; <UNDEFINED> instruction: 0xf7fd2101
   3dbc8:			; <UNDEFINED> instruction: 0x4605fabf
   3dbcc:			; <UNDEFINED> instruction: 0xf0002800
   3dbd0:	blls	25e378 <tcgetattr@plt+0x256c1c>
   3dbd4:	andeq	pc, r8, #-1073741784	; 0xc0000028
   3dbd8:	vpmax.s8	d18, d0, d1
   3dbdc:	bls	29e508 <tcgetattr@plt+0x296dac>
   3dbe0:	smlatbeq	r8, r2, r1, pc	; <UNPREDICTABLE>
   3dbe4:	vmla.i8	d2, d0, d1
   3dbe8:			; <UNDEFINED> instruction: 0xf8d481ed
   3dbec:			; <UNDEFINED> instruction: 0xf1a1116c
   3dbf0:	stmdacs	r1, {r3}
   3dbf4:	eorshi	pc, r6, #64, 4
   3dbf8:			; <UNDEFINED> instruction: 0xf0402d00
   3dbfc:	stmdbcs	r0, {r0, r1, r7, r9, pc}
   3dc00:	adcshi	pc, ip, #64	; 0x40
   3dc04:	msrcs	SPSR_fs, r4, asr #17
   3dc08:			; <UNDEFINED> instruction: 0x4620e1d7
   3dc0c:			; <UNDEFINED> instruction: 0xf846f7ff
   3dc10:			; <UNDEFINED> instruction: 0xf8d49b08
   3dc14:	addmi	r1, fp, #104, 2
   3dc18:	svcge	0x007ff47f
   3dc1c:	ldrdcs	pc, [ip, #-132]!	; 0xffffff7c
   3dc20:	addsmi	r9, r0, #589824	; 0x90000
   3dc24:	svcge	0x0079f47f
   3dc28:	ldrsbcs	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   3dc2c:	addsmi	r9, r0, #655360	; 0xa0000
   3dc30:	svcge	0x0073f47f
   3dc34:	strbeq	lr, [lr, -ip, lsl #15]!
   3dc38:	adchi	pc, pc, r0, lsl #2
   3dc3c:	ldrdeq	pc, [r0, r4]!
   3dc40:			; <UNDEFINED> instruction: 0xf7fd21ca
   3dc44:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   3dc48:	adchi	pc, r7, r0
   3dc4c:			; <UNDEFINED> instruction: 0xf10005a8
   3dc50:	strbeq	r8, [r9, #-588]!	; 0xfffffdb4
   3dc54:	addhi	pc, ip, #0, 2
   3dc58:			; <UNDEFINED> instruction: 0xf100052a
   3dc5c:	strbteq	r8, [fp], #571	; 0x23b
   3dc60:	andcs	sp, r5, #140, 10	; 0x23000000
   3dc64:	strtmi	r2, [r0], -sl, asr #3
   3dc68:			; <UNDEFINED> instruction: 0xf928f7fe
   3dc6c:	stmdbcs	r7, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
   3dc70:			; <UNDEFINED> instruction: 0xf8bddc04
   3dc74:	bfieq	r3, sp, #0, #31
   3dc78:	cmpcc	sl, r8, asr #30
   3dc7c:			; <UNDEFINED> instruction: 0xf00a4640
   3dc80:			; <UNDEFINED> instruction: 0xf8d4fc4f
   3dc84:	stfnee	f2, [r5], {160}	; 0xa0
   3dc88:	svclt	0x00144601
   3dc8c:	stmdbls	r8, {r3, r8, ip, pc}
   3dc90:			; <UNDEFINED> instruction: 0xf57f0188
   3dc94:	ldrmi	sl, [r0], -r6, lsl #30
   3dc98:			; <UNDEFINED> instruction: 0xf7fd21c1
   3dc9c:	stmdacs	r0, {r0, r6, r7, r8, fp, ip, sp, lr, pc}
   3dca0:	svcge	0x0007f47f
   3dca4:			; <UNDEFINED> instruction: 0xf10d9808
   3dca8:			; <UNDEFINED> instruction: 0xf10d0307
   3dcac:			; <UNDEFINED> instruction: 0xf10d0206
   3dcb0:			; <UNDEFINED> instruction: 0xf7da0105
   3dcb4:			; <UNDEFINED> instruction: 0xf89df941
   3dcb8:			; <UNDEFINED> instruction: 0xf89d2007
   3dcbc:			; <UNDEFINED> instruction: 0xf89d1006
   3dcc0:			; <UNDEFINED> instruction: 0xf7da0005
   3dcc4:			; <UNDEFINED> instruction: 0xf8d4f87b
   3dcc8:	andls	r2, r8, r0, lsr #3
   3dccc:	orreq	lr, r5, r9, ror #13
   3dcd0:	svcge	0x003ef57f
   3dcd4:	movweq	pc, #28941	; 0x710d	; <UNPREDICTABLE>
   3dcd8:	andeq	pc, r6, #1073741827	; 0x40000003
   3dcdc:	tsteq	r5, sp, lsl #2	; <UNPREDICTABLE>
   3dce0:			; <UNDEFINED> instruction: 0xf92af7da
   3dce4:	mulpl	r5, sp, r8
   3dce8:	mulcc	r6, sp, r8
   3dcec:			; <UNDEFINED> instruction: 0xf89d21c2
   3dcf0:	strtmi	r2, [r0], -r7
   3dcf4:	movwcs	lr, #23299	; 0x5b03
   3dcf8:	andcs	lr, r3, #2048	; 0x800
   3dcfc:			; <UNDEFINED> instruction: 0xf8def7fe
   3dd00:			; <UNDEFINED> instruction: 0xf8c49b0a
   3dd04:			; <UNDEFINED> instruction: 0xe7233170
   3dd08:	svcvc	0x0040f011
   3dd0c:	msrhi	SPSR_sc, r0
   3dd10:	strtcs	pc, [ip], #2271	; 0x8df
   3dd14:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3dd18:			; <UNDEFINED> instruction: 0xf900f7fe
   3dd1c:			; <UNDEFINED> instruction: 0xf47f2800
   3dd20:	stmdbls	r9, {r0, r4, r8, r9, sl, fp, sp, pc}
   3dd24:			; <UNDEFINED> instruction: 0xf8d4980a
   3dd28:			; <UNDEFINED> instruction: 0xf8c43170
   3dd2c:	addsmi	r1, r8, #108, 2
   3dd30:	svcge	0x000ef43f
   3dd34:			; <UNDEFINED> instruction: 0xf013e7cb
   3dd38:			; <UNDEFINED> instruction: 0xf0007f40
   3dd3c:			; <UNDEFINED> instruction: 0xf8df815c
   3dd40:	ldrmi	r2, [r9], -r4, lsl #9
   3dd44:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   3dd48:			; <UNDEFINED> instruction: 0xf8e8f7fe
   3dd4c:			; <UNDEFINED> instruction: 0xf47f2800
   3dd50:	blls	269914 <tcgetattr@plt+0x2621b8>
   3dd54:			; <UNDEFINED> instruction: 0xf8c49909
   3dd58:			; <UNDEFINED> instruction: 0xf1a13168
   3dd5c:	blcs	7e984 <tcgetattr@plt+0x77228>
   3dd60:	mcrge	6, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   3dd64:			; <UNDEFINED> instruction: 0xf8b1e6ee
   3dd68:			; <UNDEFINED> instruction: 0xf8b40015
   3dd6c:	addsmi	r3, r8, #1073741859	; 0x40000023
   3dd70:	mcrge	4, 2, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   3dd74:			; <UNDEFINED> instruction: 0xf8d46988
   3dd78:	addsmi	r3, r8, #144, 2	; 0x24
   3dd7c:	mrcge	4, 1, APSR_nzcv, cr11, cr15, {3}
   3dd80:			; <UNDEFINED> instruction: 0xf8d469c8
   3dd84:	addsmi	r3, r8, #148, 2	; 0x25
   3dd88:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {3}
   3dd8c:			; <UNDEFINED> instruction: 0xf8d46a08
   3dd90:	addsmi	r3, r8, #152, 2	; 0x26
   3dd94:	mcrge	4, 1, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   3dd98:	biccs	lr, fp, r2, lsl #14
   3dd9c:			; <UNDEFINED> instruction: 0xf7fe4620
   3dda0:			; <UNDEFINED> instruction: 0x072ffbd9
   3dda4:	mcrge	5, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   3dda8:	strtmi	r2, [r0], -r4, lsl #2
   3ddac:	blx	ff4fbdae <tcgetattr@plt+0xff4f4652>
   3ddb0:			; <UNDEFINED> instruction: 0xf57f06ee
   3ddb4:			; <UNDEFINED> instruction: 0xf8d4aee9
   3ddb8:			; <UNDEFINED> instruction: 0x21b601a0
   3ddbc:			; <UNDEFINED> instruction: 0xf930f7fd
   3ddc0:			; <UNDEFINED> instruction: 0xf0402800
   3ddc4:			; <UNDEFINED> instruction: 0xf8d48105
   3ddc8:	biccs	r0, r9, r0, lsr #3
   3ddcc:			; <UNDEFINED> instruction: 0xf928f7fd
   3ddd0:			; <UNDEFINED> instruction: 0xf43f2800
   3ddd4:	ldrdcs	sl, [r9, #233]	; 0xe9
   3ddd8:			; <UNDEFINED> instruction: 0xf7fe4620
   3dddc:			; <UNDEFINED> instruction: 0xe6d3fbbb
   3dde0:	ldrdeq	pc, [r0, r4]!
   3dde4:			; <UNDEFINED> instruction: 0xf7fd21c4
   3dde8:			; <UNDEFINED> instruction: 0xb1a8f91b
   3ddec:	ldmibmi	r7!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   3ddf0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   3ddf4:			; <UNDEFINED> instruction: 0xf7ec6818
   3ddf8:	ldmibmi	r5!, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   3ddfc:			; <UNDEFINED> instruction: 0x46064479
   3de00:	ldmda	r0, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3de04:	ldmibmi	r3!, {r6, r8, ip, sp, pc}^
   3de08:	andcs	r4, r7, #48, 12	; 0x3000000
   3de0c:			; <UNDEFINED> instruction: 0xf7c94479
   3de10:	stmdacs	r0, {r5, r6, sl, fp, sp, lr, pc}
   3de14:	msrhi	SPSR_s, r0, asr #32
   3de18:	strtmi	r2, [r0], -r9, asr #3
   3de1c:	blx	fe6fbe1e <tcgetattr@plt+0xfe6f46c2>
   3de20:			; <UNDEFINED> instruction: 0xf7dae6a8
   3de24:	ldrdls	pc, [sl], -pc	; <UNPREDICTABLE>
   3de28:			; <UNDEFINED> instruction: 0x4601e65f
   3de2c:			; <UNDEFINED> instruction: 0xf00a4640
   3de30:	mcrrne	11, 7, pc, r5, cr7	; <UNPREDICTABLE>
   3de34:	andls	fp, sl, r4, lsl pc
   3de38:	ldrb	r9, [r3], -sl, lsl #16
   3de3c:			; <UNDEFINED> instruction: 0x46202119
   3de40:	blx	fe27be42 <tcgetattr@plt+0xfe2746e6>
   3de44:			; <UNDEFINED> instruction: 0x2105e693
   3de48:			; <UNDEFINED> instruction: 0xf7fe4620
   3de4c:	str	pc, [fp], r3, lsl #23
   3de50:	biccs	r4, r0, r0, lsl r6
   3de54:			; <UNDEFINED> instruction: 0xf8e4f7fd
   3de58:			; <UNDEFINED> instruction: 0xf47f2800
   3de5c:	stmdals	r9, {r0, r2, r3, r4, r5, r9, sl, fp, sp, pc}
   3de60:	movweq	pc, #28941	; 0x710d	; <UNPREDICTABLE>
   3de64:	andeq	pc, r6, #1073741827	; 0x40000003
   3de68:	tsteq	r5, sp, lsl #2	; <UNPREDICTABLE>
   3de6c:			; <UNDEFINED> instruction: 0xf864f7da
   3de70:	mulcs	r7, sp, r8
   3de74:	mulne	r6, sp, r8
   3de78:	muleq	r5, sp, r8
   3de7c:			; <UNDEFINED> instruction: 0xff9ef7d9
   3de80:	ldrdcs	pc, [r0, r4]!
   3de84:	ldr	r9, [pc], -r9
   3de88:			; <UNDEFINED> instruction: 0xf00a4640
   3de8c:	mcrrne	11, 4, pc, r5, cr9	; <UNPREDICTABLE>
   3de90:	svclt	0x00144601
   3de94:	stmdbls	r9, {r0, r3, r8, ip, pc}
   3de98:			; <UNDEFINED> instruction: 0x4620e611
   3de9c:	blx	13fbe94 <tcgetattr@plt+0x13f4738>
   3dea0:			; <UNDEFINED> instruction: 0xf43f2800
   3dea4:			; <UNDEFINED> instruction: 0x4620ae7d
   3dea8:			; <UNDEFINED> instruction: 0xf7fe21c5
   3deac:			; <UNDEFINED> instruction: 0xe677fb53
   3deb0:	strtmi	r2, [r0], -r7, asr #3
   3deb4:	blx	13fbeb6 <tcgetattr@plt+0x13f475a>
   3deb8:	biccs	lr, ip, pc, ror #12
   3debc:			; <UNDEFINED> instruction: 0xf7fe4620
   3dec0:	strbt	pc, [r7], -r9, asr #22	; <UNPREDICTABLE>
   3dec4:	strtmi	r2, [r0], -sl, lsr #2
   3dec8:	blx	117beca <tcgetattr@plt+0x117476e>
   3decc:			; <UNDEFINED> instruction: 0xf504e65f
   3ded0:			; <UNDEFINED> instruction: 0xf10172bc
   3ded4:	strmi	r0, [fp], -r0, lsr #24
   3ded8:	rscscc	pc, pc, pc, asr #32
   3dedc:	cmneq	r4, r4, asr #17	; <UNPREDICTABLE>
   3dee0:	ldrd	pc, [r0], -r3
   3dee4:			; <UNDEFINED> instruction: 0xf8533310
   3dee8:	andscc	r6, r0, #12, 24	; 0xc00
   3deec:	stcpl	8, cr15, [r8], {83}	; 0x53
   3def0:	stceq	8, cr15, [r4], {83}	; 0x53
   3def4:			; <UNDEFINED> instruction: 0xf8424563
   3def8:			; <UNDEFINED> instruction: 0xf842ec10
   3defc:			; <UNDEFINED> instruction: 0xf8426c0c
   3df00:			; <UNDEFINED> instruction: 0xf8425c08
   3df04:	mvnle	r0, r4, lsl #24
   3df08:	ldrdcc	pc, [r0], -ip
   3df0c:	mvfeqe	f7, #5.0
   3df10:	andsvs	r4, r3, sp, lsl #12
   3df14:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
   3df18:	stcne	8, cr15, [ip], {85}	; 0x55
   3df1c:			; <UNDEFINED> instruction: 0xf8554676
   3df20:			; <UNDEFINED> instruction: 0xf10e2c08
   3df24:			; <UNDEFINED> instruction: 0xf8550e10
   3df28:	strbmi	r3, [r5, #-3076]!	; 0xfffff3fc
   3df2c:	mvnsle	ip, pc, lsl #12
   3df30:			; <UNDEFINED> instruction: 0xf8ce6828
   3df34:	ldr	r0, [r6]
   3df38:	tstcs	r9, r0, lsl r6
   3df3c:			; <UNDEFINED> instruction: 0xf8f0f7fd
   3df40:	bicseq	r9, sl, r8, lsl #22
   3df44:	ldrbtle	r4, [r4], #-1541	; 0xfffff9fb
   3df48:	blcs	20ccb8 <tcgetattr@plt+0x20555c>
   3df4c:	stmdacs	pc, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   3df50:	movwls	fp, #36767	; 0x8f9f
   3df54:			; <UNDEFINED> instruction: 0x201df8bd
   3df58:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   3df5c:	andscc	pc, sp, sp, lsr #17
   3df60:	ldrmi	lr, [r0], -r7, lsr #11
   3df64:			; <UNDEFINED> instruction: 0xf7fd2109
   3df68:	blls	2bc2dc <tcgetattr@plt+0x2b4b80>
   3df6c:			; <UNDEFINED> instruction: 0x460501da
   3df70:	blcc	16f30b4 <tcgetattr@plt+0x16eb958>
   3df74:	svclt	0x00982b07
   3df78:	svclt	0x0098280f
   3df7c:	str	r9, [fp, #777]!	; 0x309
   3df80:			; <UNDEFINED> instruction: 0xf1a29a09
   3df84:	bcs	3dfac <tcgetattr@plt+0x36850>
   3df88:	stmdacs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3df8c:			; <UNDEFINED> instruction: 0xf043bf84
   3df90:			; <UNDEFINED> instruction: 0xf8ad0310
   3df94:			; <UNDEFINED> instruction: 0xf89d301d
   3df98:			; <UNDEFINED> instruction: 0x069b301f
   3df9c:	cfldr64ge	mvdx15, [ip, #-252]!	; 0xffffff04
   3dfa0:			; <UNDEFINED> instruction: 0xf8d4e665
   3dfa4:			; <UNDEFINED> instruction: 0x21b501a0
   3dfa8:			; <UNDEFINED> instruction: 0xf83af7fd
   3dfac:			; <UNDEFINED> instruction: 0xf43f2800
   3dfb0:			; <UNDEFINED> instruction: 0x4620ae10
   3dfb4:	mrc2	7, 3, pc, cr2, cr14, {7}
   3dfb8:			; <UNDEFINED> instruction: 0xf1a39b08
   3dfbc:	bcs	7e7e4 <tcgetattr@plt+0x77088>
   3dfc0:	ldcge	6, cr15, [r6, #508]!	; 0x1fc
   3dfc4:	ldrdne	pc, [r8, #-132]!	; 0xffffff7c
   3dfc8:			; <UNDEFINED> instruction: 0xf43f4299
   3dfcc:			; <UNDEFINED> instruction: 0xe6b2adb1
   3dfd0:			; <UNDEFINED> instruction: 0x462021b6
   3dfd4:	blx	feffbfd4 <tcgetattr@plt+0xfeff4878>
   3dfd8:			; <UNDEFINED> instruction: 0xf1a1e5d6
   3dfdc:	blcs	1fed4c <tcgetattr@plt+0x1f75f0>
   3dfe0:	adchi	pc, lr, r0, asr #4
   3dfe4:			; <UNDEFINED> instruction: 0xf6ff2900
   3dfe8:			; <UNDEFINED> instruction: 0x460aae9d
   3dfec:			; <UNDEFINED> instruction: 0x21be4620
   3dff0:			; <UNDEFINED> instruction: 0xff64f7fd
   3dff4:			; <UNDEFINED> instruction: 0xf1a3e695
   3dff8:	bcs	1fe968 <tcgetattr@plt+0x1f720c>
   3dffc:	addhi	pc, sl, r0, asr #4
   3e000:			; <UNDEFINED> instruction: 0xf6ff2b00
   3e004:	ldrmi	sl, [sl], -r7, lsr #29
   3e008:			; <UNDEFINED> instruction: 0x462021bf
   3e00c:			; <UNDEFINED> instruction: 0xff56f7fd
   3e010:			; <UNDEFINED> instruction: 0xf5b0e69f
   3e014:			; <UNDEFINED> instruction: 0xf43f7f80
   3e018:			; <UNDEFINED> instruction: 0x4618ad5f
   3e01c:			; <UNDEFINED> instruction: 0xf9eef7da
   3e020:	strle	r0, [r4, #-1795]	; 0xfffff8fd
   3e024:	andeq	pc, r7, r0
   3e028:	svclt	0x00882d0f
   3e02c:	andls	r3, r9, sl, asr r0
   3e030:			; <UNDEFINED> instruction: 0xf5b0e552
   3e034:			; <UNDEFINED> instruction: 0xf43f7f80
   3e038:			; <UNDEFINED> instruction: 0x4618ad3c
   3e03c:			; <UNDEFINED> instruction: 0xf9def7da
   3e040:	andls	r0, r8, r3, lsl #14
   3e044:	cfstr32cs	mvfx13, [pc, #-224]	; 3df6c <tcgetattr@plt+0x36810>
   3e048:	andeq	pc, r7, r0
   3e04c:	svclt	0x008b9008
   3e050:			; <UNDEFINED> instruction: 0xf8bd305a
   3e054:	andls	r3, r8, sp, lsl r0
   3e058:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3e05c:			; <UNDEFINED> instruction: 0xf8adbf98
   3e060:	str	r3, [r6, #-29]!	; 0xffffffe3
   3e064:	andeq	pc, r8, #-1073741784	; 0xc0000028
   3e068:			; <UNDEFINED> instruction: 0xf67f2a01
   3e06c:	str	sl, [r9, fp, ror #26]!
   3e070:	ldrdcs	pc, [r8, #-132]!	; 0xffffff7c
   3e074:	smlatbeq	r8, r2, r1, pc	; <UNPREDICTABLE>
   3e078:	ldmdble	r5, {r0, r8, fp, sp}
   3e07c:	bcs	22cff8 <tcgetattr@plt+0x22589c>
   3e080:	stmdbls	r9, {r0, r5, r8, ip, lr, pc}
   3e084:	msrcc	SPSR_f, r4, asr #17
   3e088:	andeq	pc, r8, r1, lsr #3
   3e08c:	strmi	r2, [sl], -r1, lsl #16
   3e090:	stcge	6, cr15, [fp, #508]!	; 0x1fc
   3e094:	andeq	pc, r8, #-1073741784	; 0xc0000028
   3e098:	ldmle	r3, {r0, r9, fp, sp}
   3e09c:	ldrdcc	pc, [ip, #-132]!	; 0xffffff7c
   3e0a0:			; <UNDEFINED> instruction: 0xf43f428b
   3e0a4:	strt	sl, [pc], -pc, asr #26
   3e0a8:			; <UNDEFINED> instruction: 0xf1a19909
   3e0ac:	stmdacs	r1, {r3}
   3e0b0:			; <UNDEFINED> instruction: 0xf63f460a
   3e0b4:	ldr	sl, [r8, #3394]	; 0xd42
   3e0b8:			; <UNDEFINED> instruction: 0x301df8bd
   3e0bc:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   3e0c0:	andscc	pc, sp, sp, lsr #17
   3e0c4:	andcs	lr, r7, #-184549376	; 0xf5000000
   3e0c8:			; <UNDEFINED> instruction: 0x462021bf
   3e0cc:	mrc2	7, 7, pc, cr6, cr13, {7}
   3e0d0:	ldrb	r9, [r6, r8, lsl #22]
   3e0d4:	biccs	r2, sl, r4, lsl #4
   3e0d8:			; <UNDEFINED> instruction: 0xf7fd4620
   3e0dc:	strb	pc, [sp, #-3823]	; 0xfffff111	; <UNPREDICTABLE>
   3e0e0:	strtmi	r2, [r0], -r4, asr #3
   3e0e4:	blx	dfc0e4 <tcgetattr@plt+0xdf4988>
   3e0e8:	andcs	lr, r2, #68, 10	; 0x11000000
   3e0ec:	strtmi	r2, [r0], -sl, asr #3
   3e0f0:	mcr2	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   3e0f4:	ldmdbmi	r8!, {r1, r6, r8, sl, sp, lr, pc}
   3e0f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3e0fc:	mrc2	7, 6, pc, cr0, cr13, {7}
   3e100:	ldr	r9, [lr, r8, lsl #22]!
   3e104:			; <UNDEFINED> instruction: 0x46204935
   3e108:			; <UNDEFINED> instruction: 0xf7fd4479
   3e10c:	ldmib	sp, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   3e110:	ldrb	r3, [r7, #-520]!	; 0xfffffdf8
   3e114:	ldrdcs	pc, [r8, r4]!
   3e118:	ldrle	r0, [r7, #-2002]!	; 0xfffff82e
   3e11c:	vstrge	s8, [fp, #-192]	; 0xffffff40
   3e120:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
   3e124:			; <UNDEFINED> instruction: 0xf00b4628
   3e128:			; <UNDEFINED> instruction: 0xf89df941
   3e12c:	blcs	4a1e4 <tcgetattr@plt+0x42a88>
   3e130:	cfmvdhrge	mvd15, pc
   3e134:	strtmi	r4, [r0], -r9, lsr #12
   3e138:	mrc2	7, 5, pc, cr2, cr13, {7}
   3e13c:	str	r9, [r9], -r8, lsl #22
   3e140:	ldrdcc	pc, [r8, r4]!
   3e144:	strle	r0, [r9, #-2014]!	; 0xfffff822
   3e148:	vstrge	s8, [fp, #-152]	; 0xffffff68
   3e14c:	movweq	pc, #41217	; 0xa101	; <UNPREDICTABLE>
   3e150:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
   3e154:			; <UNDEFINED> instruction: 0xf00b4628
   3e158:			; <UNDEFINED> instruction: 0xf89df929
   3e15c:	blcs	4a214 <tcgetattr@plt+0x42ab8>
   3e160:	cfldrdge	mvd15, [pc, #252]	; 3e264 <tcgetattr@plt+0x36b08>
   3e164:	strtmi	r4, [r0], -r9, lsr #12
   3e168:	mrc2	7, 4, pc, cr10, cr13, {7}
   3e16c:	ldrb	r9, [r9, #2313]	; 0x909
   3e170:	biccs	r2, sl, r3, lsl #4
   3e174:			; <UNDEFINED> instruction: 0xf7fd4620
   3e178:	ldrbt	pc, [pc], #3745	; 3e180 <tcgetattr@plt+0x36a24>	; <UNPREDICTABLE>
   3e17c:			; <UNDEFINED> instruction: 0x21be462a
   3e180:			; <UNDEFINED> instruction: 0xf7fd4620
   3e184:	ldmib	sp, {r0, r1, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   3e188:	ldr	r3, [fp, #-520]!	; 0xfffffdf8
   3e18c:	subseq	pc, r2, #-1073741784	; 0xc0000028
   3e190:			; <UNDEFINED> instruction: 0x462021bf
   3e194:	mrc2	7, 4, pc, cr2, cr13, {7}
   3e198:	ldrb	r9, [fp, #2824]	; 0xb08
   3e19c:	subseq	pc, r2, #1073741864	; 0x40000028
   3e1a0:			; <UNDEFINED> instruction: 0x21be4620
   3e1a4:	mcr2	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
   3e1a8:	ldr	r9, [fp, #2313]!	; 0x909
   3e1ac:	svc	0x0020f7c8
   3e1b0:	andeq	r5, r3, r2, asr #3
   3e1b4:	andeq	r0, r0, r8, ror r3
   3e1b8:			; <UNDEFINED> instruction: 0x000351ba
   3e1bc:	andeq	r4, r3, ip, ror #31
   3e1c0:	strheq	ip, [r1], -r6
   3e1c4:	andeq	ip, r1, sl, ror r0
   3e1c8:	andeq	r0, r0, r8, ror #7
   3e1cc:			; <UNDEFINED> instruction: 0x00011fbe
   3e1d0:			; <UNDEFINED> instruction: 0x000183bc
   3e1d4:	andeq	fp, r1, r4, asr #31
   3e1d8:			; <UNDEFINED> instruction: 0x0001bcb6
   3e1dc:			; <UNDEFINED> instruction: 0x0001bcb0
   3e1e0:	andeq	fp, r1, r2, lsr #25
   3e1e4:	andeq	fp, r1, r2, ror ip
   3e1e8:			; <UNDEFINED> instruction: 0x46944b14
   3e1ec:	mvnsmi	lr, sp, lsr #18
   3e1f0:	cfldrsmi	mvf4, [r3], {123}	; 0x7b
   3e1f4:	ldcmi	6, cr4, [r3, #-28]	; 0xffffffe4
   3e1f8:	ldmdbpl	ip, {r1, r2, r3, r7, r9, sl, lr}
   3e1fc:			; <UNDEFINED> instruction: 0xf505447d
   3e200:			; <UNDEFINED> instruction: 0xf1047506
   3e204:	stmdavs	r0!, {r5, fp}
   3e208:			; <UNDEFINED> instruction: 0xf8543410
   3e20c:	strtmi	r1, [lr], -ip, lsl #24
   3e210:	stccs	8, cr15, [r8], {84}	; 0x54
   3e214:			; <UNDEFINED> instruction: 0xf8543510
   3e218:	strbmi	r3, [r4, #-3076]	; 0xfffff3fc
   3e21c:	mvnsle	ip, pc, lsl #12
   3e220:	ldrbtmi	r6, [r2], -r0, lsr #16
   3e224:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   3e228:			; <UNDEFINED> instruction: 0xf5036028
   3e22c:	ldrtmi	r7, [r8], -r6, lsl #2
   3e230:	ldrhmi	lr, [r0, #141]!	; 0x8d
   3e234:	eorsgt	pc, r4, #12779520	; 0xc30000
   3e238:	bllt	ff0fc23c <tcgetattr@plt+0xff0f4ae0>
   3e23c:	andeq	r4, r3, r4, lsr #19
   3e240:	andeq	r0, r0, r4, asr #6
   3e244:	andeq	sl, r3, r4, asr fp
   3e248:	andeq	sl, r3, sl, lsr #22
   3e24c:			; <UNDEFINED> instruction: 0x460cb5f0
   3e250:	addlt	r6, r3, lr, lsl #16
   3e254:	strmi	r6, [r5], -sl, asr #21
   3e258:			; <UNDEFINED> instruction: 0xf7ff4631
   3e25c:	bvs	ffa3e178 <tcgetattr@plt+0xffa36a1c>
   3e260:	strtmi	r6, [r1], -r2, lsr #19
   3e264:	movwcs	r4, #1576	; 0x628
   3e268:			; <UNDEFINED> instruction: 0xf8d69701
   3e26c:	stmiavs	r4!, {r2, r3, r4, r5, r8, lr}
   3e270:	strls	r6, [r0], #-2148	; 0xfffff79c
   3e274:			; <UNDEFINED> instruction: 0xff08f7fe
   3e278:	ldcllt	0, cr11, [r0, #12]!
   3e27c:			; <UNDEFINED> instruction: 0x460cb5f0
   3e280:	addlt	r6, r3, lr, lsl #16
   3e284:	strmi	r6, [r5], -sl, asr #21
   3e288:			; <UNDEFINED> instruction: 0xf7ff4631
   3e28c:	bvs	ffa3e148 <tcgetattr@plt+0xffa369ec>
   3e290:	strtmi	r6, [r1], -r3, ror #18
   3e294:	strtmi	r6, [r8], -r2, lsr #19
   3e298:			; <UNDEFINED> instruction: 0xf8d69701
   3e29c:	stmiavs	r4!, {r2, r3, r4, r5, r8, lr}
   3e2a0:	bne	ff958438 <tcgetattr@plt+0xff950cdc>
   3e2a4:			; <UNDEFINED> instruction: 0xf7fe9400
   3e2a8:	andlt	pc, r3, pc, ror #29
   3e2ac:	svclt	0x0000bdf0
   3e2b0:			; <UNDEFINED> instruction: 0x460cb570
   3e2b4:	bvs	ff2ea4c4 <tcgetattr@plt+0xff2e2d68>
   3e2b8:	strmi	r6, [r5], -r9, lsl #16
   3e2bc:			; <UNDEFINED> instruction: 0xff94f7ff
   3e2c0:	stmdbvs	r3!, {r1, r2, r5, r6, r7, r9, fp, sp, lr}^
   3e2c4:	stmibvs	r2!, {r3, r5, r9, sl, lr}
   3e2c8:	movwcc	r4, #5665	; 0x1621
   3e2cc:	strcc	lr, [r0], -sp, asr #19
   3e2d0:			; <UNDEFINED> instruction: 0xf7fe2300
   3e2d4:	ldrdlt	pc, [r2], -r9
   3e2d8:	svclt	0x0000bd70
   3e2dc:			; <UNDEFINED> instruction: 0x460cb5f0
   3e2e0:	addlt	r6, r3, lr, lsl #16
   3e2e4:	strmi	r6, [r5], -sl, asr #21
   3e2e8:			; <UNDEFINED> instruction: 0xf7ff4631
   3e2ec:			; <UNDEFINED> instruction: 0xf8d6ff7d
   3e2f0:	bvs	fe88a7e8 <tcgetattr@plt+0xfe88308c>
   3e2f4:	blvs	fe8cfb9c <tcgetattr@plt+0xfe8c8440>
   3e2f8:	mcrne	8, 2, r6, cr11, cr15, {4}
   3e2fc:	bne	fe284d70 <tcgetattr@plt+0xfe27d614>
   3e300:	ldrmi	r6, [sl], #-2234	; 0xfffff746
   3e304:			; <UNDEFINED> instruction: 0xff50f7fe
   3e308:	strtmi	r6, [r8], -sl, ror #16
   3e30c:	bcc	86714 <tcgetattr@plt+0x7efb8>
   3e310:	mcr2	7, 6, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   3e314:	teqcc	ip, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
   3e318:	strtmi	r6, [r1], -r7, ror #21
   3e31c:	ldmvs	r8, {r1, r5, r7, r8, fp, sp, lr}
   3e320:			; <UNDEFINED> instruction: 0x0c02ea6f
   3e324:	stmvs	r3, {r0, r9, ip, sp}
   3e328:	stmdavs	r7, {r0, r8, r9, sl, ip, pc}^
   3e32c:	strtmi	r4, [r8], -r3, ror #8
   3e330:			; <UNDEFINED> instruction: 0xf7ff9700
   3e334:	bvs	ffa3cab0 <tcgetattr@plt+0xffa35354>
   3e338:	strtmi	r6, [r1], -r3, ror #18
   3e33c:	strtmi	r6, [r8], -r2, lsr #19
   3e340:			; <UNDEFINED> instruction: 0xf8d69701
   3e344:	stmiavs	r4!, {r2, r3, r4, r5, r8, lr}
   3e348:	bne	ff9584e0 <tcgetattr@plt+0xff950d84>
   3e34c:			; <UNDEFINED> instruction: 0xf7fe9400
   3e350:	mullt	r3, fp, lr
   3e354:	svclt	0x0000bdf0
   3e358:			; <UNDEFINED> instruction: 0x460cb5f0
   3e35c:	addlt	r6, r3, lr, lsl #16
   3e360:	strmi	r6, [r5], -sl, asr #21
   3e364:			; <UNDEFINED> instruction: 0xf7ff4631
   3e368:			; <UNDEFINED> instruction: 0xf8d6ff3f
   3e36c:	bvs	fe88a864 <tcgetattr@plt+0xfe883108>
   3e370:	blvs	fe8cfc18 <tcgetattr@plt+0xfe8c84bc>
   3e374:	mcrne	8, 2, r6, cr11, cr15, {4}
   3e378:	bne	fe284dec <tcgetattr@plt+0xfe27d690>
   3e37c:	ldrmi	r6, [sl], #-2234	; 0xfffff746
   3e380:			; <UNDEFINED> instruction: 0xff12f7fe
   3e384:	strtmi	r6, [r8], -sl, ror #16
   3e388:	bcc	86790 <tcgetattr@plt+0x7f034>
   3e38c:	mcr2	7, 4, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   3e390:	stmibvs	r3!, {r0, r1, r2, r5, r6, r7, r9, fp, sp, lr}
   3e394:	strtmi	r4, [r8], -r1, lsr #12
   3e398:	strls	r2, [r1, -r0, lsl #4]
   3e39c:	teqvs	ip, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
   3e3a0:	ldmdavs	r6!, {r1, r2, r4, r5, r7, fp, sp, lr}^
   3e3a4:			; <UNDEFINED> instruction: 0xf7ff9600
   3e3a8:	bvs	ff9fca3c <tcgetattr@plt+0xff9f52e0>
   3e3ac:	strtmi	r6, [r8], -r3, ror #18
   3e3b0:	strtmi	r6, [r1], -r2, lsr #19
   3e3b4:	stmib	sp, {r0, r8, r9, ip, sp}^
   3e3b8:	movwcs	r3, #1536	; 0x600
   3e3bc:	mcr2	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   3e3c0:	ldcllt	0, cr11, [r0, #12]!
   3e3c4:			; <UNDEFINED> instruction: 0x460cb5f0
   3e3c8:	addlt	r6, r3, lr, lsl #16
   3e3cc:	strmi	r6, [r5], -sl, asr #21
   3e3d0:			; <UNDEFINED> instruction: 0xf7ff4631
   3e3d4:			; <UNDEFINED> instruction: 0xf8d6ff09
   3e3d8:	bvs	fe88a8d0 <tcgetattr@plt+0xfe883174>
   3e3dc:	blvs	fe8cfc84 <tcgetattr@plt+0xfe8c8528>
   3e3e0:	mcrne	8, 2, r6, cr11, cr15, {4}
   3e3e4:	bne	fe284e58 <tcgetattr@plt+0xfe27d6fc>
   3e3e8:	ldrmi	r6, [sl], #-2234	; 0xfffff746
   3e3ec:	mrc2	7, 6, pc, cr12, cr14, {7}
   3e3f0:	strtmi	r6, [r8], -sl, ror #16
   3e3f4:	bcc	867fc <tcgetattr@plt+0x7f0a0>
   3e3f8:	mcr2	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   3e3fc:	teqcc	ip, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
   3e400:	bvs	ff9cfc8c <tcgetattr@plt+0xff9c8530>
   3e404:	andcs	r4, r0, #40, 12	; 0x2800000
   3e408:	stmiavs	r3!, {r2, r3, r4, r7, fp, sp, lr}
   3e40c:	stmdavs	r4!, {r0, r9, sl, ip, pc}^
   3e410:			; <UNDEFINED> instruction: 0xf7ff9400
   3e414:	andlt	pc, r3, sp, ror #18
   3e418:	svclt	0x0000bdf0
   3e41c:	svcmi	0x00f0e92d
   3e420:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   3e424:	strmi	r8, [r8], -r6, lsl #22
   3e428:	ldrvc	pc, [r8, #2271]	; 0x8df
   3e42c:			; <UNDEFINED> instruction: 0xf8df4616
   3e430:			; <UNDEFINED> instruction: 0x469a4598
   3e434:	beq	479c5c <tcgetattr@plt+0x472500>
   3e438:			; <UNDEFINED> instruction: 0xf5ad447f
   3e43c:	ldrbtmi	r7, [ip], #-3361	; 0xfffff2df
   3e440:	mcr	4, 0, r3, cr9, cr8, {4}
   3e444:	ldmls	r2!, {r4, r9, fp, sp}
   3e448:	ldcls	6, cr4, [r1, #104]!	; 0x68
   3e44c:	blls	fec4fcd8 <tcgetattr@plt+0xfec4857c>
   3e450:			; <UNDEFINED> instruction: 0x900146b3
   3e454:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   3e458:			; <UNDEFINED> instruction: 0xf8df9500
   3e45c:	ldmdapl	r8!, {r2, r4, r5, r6, r8, sl, ip, pc}
   3e460:	stmdavs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
   3e464:			; <UNDEFINED> instruction: 0xf04f909f
   3e468:	ldmls	r3!, {}	; <UNPREDICTABLE>
   3e46c:			; <UNDEFINED> instruction: 0xf8df9002
   3e470:	ldmvs	r7!, {r2, r5, r6, r8, sl}
   3e474:			; <UNDEFINED> instruction: 0xf7e84478
   3e478:			; <UNDEFINED> instruction: 0xf8d8fea1
   3e47c:			; <UNDEFINED> instruction: 0x4632319c
   3e480:	ldrsbtne	pc, [r0], -r8	; <UNPREDICTABLE>
   3e484:	streq	pc, [r1], -r3, asr #32
   3e488:			; <UNDEFINED> instruction: 0xf8c84640
   3e48c:			; <UNDEFINED> instruction: 0xf003619c
   3e490:	movwls	r0, #41729	; 0xa301
   3e494:			; <UNDEFINED> instruction: 0xf9b4f7fe
   3e498:	ldrdcs	pc, [r8], -r8
   3e49c:	tstcs	r0, r0, asr #12
   3e4a0:	bvc	fe479cc8 <tcgetattr@plt+0xfe47256c>
   3e4a4:			; <UNDEFINED> instruction: 0xf7fe3a01
   3e4a8:			; <UNDEFINED> instruction: 0xf8d8fe7f
   3e4ac:	strbmi	r2, [r0], -r4
   3e4b0:	bcc	868b8 <tcgetattr@plt+0x7f15c>
   3e4b4:	ldc2l	7, cr15, [r0, #1012]!	; 0x3f4
   3e4b8:			; <UNDEFINED> instruction: 0xf8db6939
   3e4bc:	ldrtmi	r3, [r8], -r8
   3e4c0:	ldrmi	r9, [r1], #-2736	; 0xfffff550
   3e4c4:			; <UNDEFINED> instruction: 0xf7e0685e
   3e4c8:			; <UNDEFINED> instruction: 0xf8d8ffb3
   3e4cc:	adcsmi	r3, r5, #4
   3e4d0:	svclt	0x0028462a
   3e4d4:	addsmi	r4, lr, #52428800	; 0x3200000
   3e4d8:	svclt	0x00289206
   3e4dc:	addsmi	r4, r6, #31457280	; 0x1e00000
   3e4e0:	ldrmi	fp, [r6], -r8, lsr #30
   3e4e4:	stmdavs	r7, {r4, r5, r7, r9, fp, ip, pc}^
   3e4e8:	svclt	0x002842b7
   3e4ec:	bcs	4fdd0 <tcgetattr@plt+0x48674>
   3e4f0:			; <UNDEFINED> instruction: 0x81b9f040
   3e4f4:	addsmi	r9, sl, #24576	; 0x6000
   3e4f8:	blls	fecf2d20 <tcgetattr@plt+0xfeceb5c4>
   3e4fc:	bls	1ec9d0 <tcgetattr@plt+0x1e5274>
   3e500:	movweq	lr, #43783	; 0xab07
   3e504:	addsmi	r9, r3, #469762048	; 0x1c000000
   3e508:	mvnshi	pc, r0, asr #32
   3e50c:	movwls	r2, #33536	; 0x8300
   3e510:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   3e514:	andls	sl, r5, #90112	; 0x16000
   3e518:			; <UNDEFINED> instruction: 0xf8594616
   3e51c:			; <UNDEFINED> instruction: 0xf1044003
   3e520:	stmdavs	r0!, {r5, sl, fp}
   3e524:			; <UNDEFINED> instruction: 0xf8543410
   3e528:	ldrtmi	r1, [r5], -ip, lsl #24
   3e52c:	stccs	8, cr15, [r8], {84}	; 0x54
   3e530:			; <UNDEFINED> instruction: 0xf8543610
   3e534:	strbmi	r3, [r4, #-3076]!	; 0xfffff3fc
   3e538:	mvnsle	ip, pc, lsl #10
   3e53c:	eorsvs	r6, r0, r0, lsr #16
   3e540:			; <UNDEFINED> instruction: 0xf0002f00
   3e544:	bl	21ee10 <tcgetattr@plt+0x2176b4>
   3e548:	movwls	r0, #29450	; 0x730a
   3e54c:	movwls	r2, #45825	; 0xb301
   3e550:	strcc	pc, [r8], #2271	; 0x8df
   3e554:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e558:	strcs	pc, [r4], #2271	; 0x8df
   3e55c:	bleq	d7a998 <tcgetattr@plt+0xd7323c>
   3e560:			; <UNDEFINED> instruction: 0x464f447b
   3e564:	orrscc	r4, r8, #2046820352	; 0x7a000000
   3e568:	andsls	pc, r0, sp, asr #17
   3e56c:	bcs	479d9c <tcgetattr@plt+0x472640>
   3e570:	bcc	fe479d9c <tcgetattr@plt+0xfe472640>
   3e574:	mrc	6, 0, r4, cr8, cr11, {2}
   3e578:	bls	fec40fc0 <tcgetattr@plt+0xfec39864>
   3e57c:			; <UNDEFINED> instruction: 0xf7e04651
   3e580:			; <UNDEFINED> instruction: 0xf89bfb55
   3e584:	blcs	8a5d8 <tcgetattr@plt+0x82e7c>
   3e588:	addshi	pc, sl, r0
   3e58c:			; <UNDEFINED> instruction: 0x319cf8d8
   3e590:			; <UNDEFINED> instruction: 0xf100071a
   3e594:			; <UNDEFINED> instruction: 0x4658809a
   3e598:	blx	1fc596 <tcgetattr@plt+0x1f4e3a>
   3e59c:			; <UNDEFINED> instruction: 0xf1b94605
   3e5a0:			; <UNDEFINED> instruction: 0xf0400f00
   3e5a4:	stclvc	0, cr8, [fp, #604]!	; 0x25c
   3e5a8:			; <UNDEFINED> instruction: 0xf10006dc
   3e5ac:			; <UNDEFINED> instruction: 0xf8dd80ca
   3e5b0:			; <UNDEFINED> instruction: 0xf105c014
   3e5b4:	strtmi	r0, [ip], -r0, lsr #28
   3e5b8:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
   3e5bc:	stcne	8, cr15, [ip], {84}	; 0x54
   3e5c0:			; <UNDEFINED> instruction: 0xf8544666
   3e5c4:			; <UNDEFINED> instruction: 0xf10c2c08
   3e5c8:			; <UNDEFINED> instruction: 0xf8540c10
   3e5cc:	ldrbmi	r3, [r4, #-3076]!	; 0xfffff3fc
   3e5d0:	mvnsle	ip, pc, lsl #12
   3e5d4:			; <UNDEFINED> instruction: 0xf8cc6820
   3e5d8:	stcvc	0, cr0, [fp, #-0]
   3e5dc:	ldrtmi	r9, [fp], #-2566	; 0xfffff5fa
   3e5e0:			; <UNDEFINED> instruction: 0xf0c0429a
   3e5e4:			; <UNDEFINED> instruction: 0xf8b580ba
   3e5e8:			; <UNDEFINED> instruction: 0x06183015
   3e5ec:	rschi	pc, r3, r0, lsl #2
   3e5f0:	stclvc	8, cr10, [sl], #124	; 0x7c
   3e5f4:	strtmi	r4, [r9], -r8, asr #8
   3e5f8:	stc	7, cr15, [ip], #800	; 0x320
   3e5fc:	stcvc	12, cr7, [fp, #-936]!	; 0xfffffc58
   3e600:	bls	14f84c <tcgetattr@plt+0x1480f0>
   3e604:	andls	r4, r4, #436207616	; 0x1a000000
   3e608:			; <UNDEFINED> instruction: 0xf10a9b07
   3e60c:	ldrbmi	r0, [r3, #-2561]	; 0xfffff5ff
   3e610:			; <UNDEFINED> instruction: 0xf1b9d1b0
   3e614:	eorle	r0, r9, r0, lsl #30
   3e618:	vldrvc	s19, [r3, #20]
   3e61c:	strle	r0, [r2, #-1625]	; 0xfffff9a7
   3e620:	blcs	258d74 <tcgetattr@plt+0x251618>
   3e624:	stcls	0, cr13, [r5], {34}	; 0x22
   3e628:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx0
   3e62c:			; <UNDEFINED> instruction: 0x46212a10
   3e630:			; <UNDEFINED> instruction: 0xf9c6f7ff
   3e634:	ldrbeq	r7, [fp], -r3, ror #27
   3e638:	lslhi	pc, r0, #2	; <UNPREDICTABLE>
   3e63c:	bls	fece5264 <tcgetattr@plt+0xfecddb08>
   3e640:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   3e644:			; <UNDEFINED> instruction: 0xf003433a
   3e648:	svclt	0x00180301
   3e64c:			; <UNDEFINED> instruction: 0xb12b2301
   3e650:	adcscc	lr, r2, #3620864	; 0x374000
   3e654:	ldmne	r9!, {r6, r9, sl, lr}^
   3e658:	blx	fe0fc65a <tcgetattr@plt+0xfe0f4efe>
   3e65c:	ldmdbge	pc, {r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   3e660:	strbmi	r4, [r0], -sl, asr #12
   3e664:			; <UNDEFINED> instruction: 0xf846f7fe
   3e668:	ldrmi	r9, [pc], #-2820	; 3e670 <tcgetattr@plt+0x36f14>
   3e66c:	bls	1e52a0 <tcgetattr@plt+0x1ddb44>
   3e670:	svclt	0x009442ba
   3e674:			; <UNDEFINED> instruction: 0xf0032300
   3e678:	blcs	3f284 <tcgetattr@plt+0x37b28>
   3e67c:	msrhi	CPSR_, r0, asr #32
   3e680:			; <UNDEFINED> instruction: 0x319cf8d8
   3e684:	stcls	6, cr4, [sl], {64}	; 0x40
   3e688:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   3e68c:	bcs	479ef8 <tcgetattr@plt+0x47279c>
   3e690:			; <UNDEFINED> instruction: 0xf8d84323
   3e694:			; <UNDEFINED> instruction: 0xf8c81030
   3e698:			; <UNDEFINED> instruction: 0xf7fe319c
   3e69c:	bmi	ff4bc968 <tcgetattr@plt+0xff4b520c>
   3e6a0:	ldrbtmi	r4, [sl], #-3018	; 0xfffff436
   3e6a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e6a8:			; <UNDEFINED> instruction: 0x405a9b9f
   3e6ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e6b0:	orrhi	pc, r5, r0, asr #32
   3e6b4:	cfstr32vc	mvfx15, [r1, #-52]!	; 0xffffffcc
   3e6b8:	blhi	1f99b4 <tcgetattr@plt+0x1f2258>
   3e6bc:	svchi	0x00f0e8bd
   3e6c0:	mulcc	r0, fp, r8
   3e6c4:			; <UNDEFINED> instruction: 0xf63f2b7e
   3e6c8:	ldrbmi	sl, [sp], -r1, ror #30
   3e6cc:	svceq	0x0000f1b9
   3e6d0:	svcge	0x0069f43f
   3e6d4:			; <UNDEFINED> instruction: 0xf8b59b04
   3e6d8:	ldmibne	ip, {r0, r2, r4, sp}^
   3e6dc:	strle	r0, [r5], #-1555	; 0xfffff9ed
   3e6e0:			; <UNDEFINED> instruction: 0x7deb9905
   3e6e4:	addsmi	r7, r9, #12864	; 0x3240
   3e6e8:	addshi	pc, r8, r0
   3e6ec:	strbmi	r9, [r0], -r5, lsl #28
   3e6f0:	bcs	479f58 <tcgetattr@plt+0x4727fc>
   3e6f4:			; <UNDEFINED> instruction: 0xf7ff4631
   3e6f8:			; <UNDEFINED> instruction: 0x7df3f963
   3e6fc:	ldrbtle	r0, [r8], #-1630	; 0xfffff9a2
   3e700:	bls	fece5328 <tcgetattr@plt+0xfecddbcc>
   3e704:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   3e708:			; <UNDEFINED> instruction: 0xf003433a
   3e70c:	svclt	0x00180301
   3e710:			; <UNDEFINED> instruction: 0xb12b2301
   3e714:			; <UNDEFINED> instruction: 0x46409bb2
   3e718:	ldmibne	r9, {r0, r1, r4, r5, r7, r9, fp, ip, pc}^
   3e71c:	blx	87c71e <tcgetattr@plt+0x874fc2>
   3e720:	ldmdbge	pc, {r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   3e724:	strbmi	r4, [r0], -sl, asr #12
   3e728:			; <UNDEFINED> instruction: 0xffe4f7fd
   3e72c:	strtmi	r7, [r7], -fp, ror #27
   3e730:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e734:	eorls	pc, r0, sp, asr #17
   3e738:			; <UNDEFINED> instruction: 0xf8cd06dc
   3e73c:			; <UNDEFINED> instruction: 0xf57f9010
   3e740:	qasxmi	sl, sl, r6
   3e744:	beq	479fb0 <tcgetattr@plt+0x472854>
   3e748:			; <UNDEFINED> instruction: 0xf7f29905
   3e74c:	vstmdbvc	fp!, {s30-s46}
   3e750:	ldrtmi	r9, [fp], #-2566	; 0xfffff5fa
   3e754:			; <UNDEFINED> instruction: 0xf4bf429a
   3e758:	cdp	15, 1, cr10, cr8, cr6, {2}
   3e75c:			; <UNDEFINED> instruction: 0x46402a10
   3e760:			; <UNDEFINED> instruction: 0xf7ff9905
   3e764:	ldmib	sp, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}^
   3e768:			; <UNDEFINED> instruction: 0x464032b2
   3e76c:			; <UNDEFINED> instruction: 0xf7fe18f9
   3e770:	vstmdbvc	fp!, {s30-s276}
   3e774:			; <UNDEFINED> instruction: 0xf43f2b00
   3e778:	blls	1ea49c <tcgetattr@plt+0x1e2d40>
   3e77c:			; <UNDEFINED> instruction: 0xf4ff42bb
   3e780:			; <UNDEFINED> instruction: 0xf8cdaf43
   3e784:	ldclne	0, cr11, [ip], #-144	; 0xffffff70
   3e788:			; <UNDEFINED> instruction: 0x260046d3
   3e78c:	ldrmi	r4, [r9], sl, asr #13
   3e790:	strcc	lr, [r2, -r2]
   3e794:	movwle	r4, #34233	; 0x85b9
   3e798:	strbmi	r2, [r0], -r0, lsr #2
   3e79c:			; <UNDEFINED> instruction: 0xff4af7fd
   3e7a0:	stmibne	r2!, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr}
   3e7a4:	adcsmi	r3, r3, #1048576	; 0x100000
   3e7a8:			; <UNDEFINED> instruction: 0x46d1d8f3
   3e7ac:			; <UNDEFINED> instruction: 0x46da4617
   3e7b0:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
   3e7b4:	cdp	7, 1, cr14, cr8, cr8, {1}
   3e7b8:			; <UNDEFINED> instruction: 0x46402a10
   3e7bc:	vmulne.f16	s19, s28, s10	; <UNPREDICTABLE>
   3e7c0:			; <UNDEFINED> instruction: 0xf8fef7ff
   3e7c4:	adcscc	lr, r2, #3620864	; 0x374000
   3e7c8:	ldmne	r9!, {r6, r9, sl, lr}^
   3e7cc:	blx	ff27c7cc <tcgetattr@plt+0xff275070>
   3e7d0:	cmplt	r3, fp, ror #25
   3e7d4:			; <UNDEFINED> instruction: 0x46404634
   3e7d8:	svcne	0x0001f816
   3e7dc:			; <UNDEFINED> instruction: 0xf7fd3402
   3e7e0:	stclvc	15, cr15, [fp], #164	; 0xa4
   3e7e4:	adcmi	r1, r3, #100, 22	; 0x19000
   3e7e8:			; <UNDEFINED> instruction: 0xf89bd8f4
   3e7ec:	ldrmi	r3, [pc], #-20	; 3e7f4 <tcgetattr@plt+0x37098>
   3e7f0:	cdp	7, 1, cr14, cr9, cr10, {0}
   3e7f4:			; <UNDEFINED> instruction: 0x464a1a90
   3e7f8:	beq	47a068 <tcgetattr@plt+0x47290c>
   3e7fc:	ldc2l	7, cr15, [lr], {232}	; 0xe8
   3e800:	vnmls.f64	d9, d8, d5
   3e804:	bls	fed0504c <tcgetattr@plt+0xfecfd8f0>
   3e808:	blls	158f70 <tcgetattr@plt+0x151814>
   3e80c:	strbmi	r9, [r0], -r1
   3e810:	blls	fece3418 <tcgetattr@plt+0xfecdbcbc>
   3e814:			; <UNDEFINED> instruction: 0xf7fe443b
   3e818:	str	pc, [r7, r3, asr #23]
   3e81c:			; <UNDEFINED> instruction: 0xf8b19905
   3e820:	addsmi	r1, r1, #21
   3e824:	svcge	0x0062f47f
   3e828:	stmibvs	r9!, {r0, r2, r9, fp, ip, pc}
   3e82c:	addsmi	r6, r1, #2392064	; 0x248000
   3e830:	svcge	0x005cf47f
   3e834:	stmibvs	r9!, {r0, r2, r9, fp, ip, pc}^
   3e838:	addsmi	r6, r1, #3440640	; 0x348000
   3e83c:	svcge	0x0056f47f
   3e840:	bvs	aa505c <tcgetattr@plt+0xa9d900>
   3e844:	addsmi	r6, r1, #73728	; 0x12000
   3e848:	svcge	0x0050f47f
   3e84c:	stmdbls	r6, {r1, r3, r5, r8, sl, fp, ip, sp, lr}
   3e850:	addmi	r4, sl, #570425344	; 0x22000000
   3e854:	svcge	0x004af63f
   3e858:			; <UNDEFINED> instruction: 0xf5c97cea
   3e85c:	addsmi	r7, r1, #0, 2
   3e860:	mcrge	4, 5, pc, cr2, cr15, {5}	; <UNPREDICTABLE>
   3e864:	cdp	7, 1, cr14, cr8, cr2, {2}
   3e868:			; <UNDEFINED> instruction: 0x1e510a90
   3e86c:	ldrmi	r6, [r9], #-2307	; 0xfffff6fd
   3e870:	ldc2l	7, cr15, [lr, #896]	; 0x380
   3e874:	bcc	47a0dc <tcgetattr@plt+0x472980>
   3e878:	svclt	0x00182800
   3e87c:	andle	r2, r4, r0, lsl #22
   3e880:			; <UNDEFINED> instruction: 0xf0106940
   3e884:	movwls	r0, #33537	; 0x8301
   3e888:			; <UNDEFINED> instruction: 0xf8d8d102
   3e88c:	ldrt	r3, [r1], -r4
   3e890:	blcs	65760 <tcgetattr@plt+0x5e004>
   3e894:	mrcge	4, 1, APSR_nzcv, cr10, cr15, {3}
   3e898:			; <UNDEFINED> instruction: 0xf8d89b06
   3e89c:			; <UNDEFINED> instruction: 0xf8d82004
   3e8a0:	addsmi	r1, sl, #12
   3e8a4:	movwcs	fp, #3988	; 0xf94
   3e8a8:	addsmi	r2, r1, #67108864	; 0x4000000
   3e8ac:			; <UNDEFINED> instruction: 0xf043bf38
   3e8b0:	blcs	3f4bc <tcgetattr@plt+0x37d60>
   3e8b4:	blls	1f2aac <tcgetattr@plt+0x1eb350>
   3e8b8:			; <UNDEFINED> instruction: 0xf63f429a
   3e8bc:	strt	sl, [r5], -r0, lsr #28
   3e8c0:	blne	ff550dec <tcgetattr@plt+0xff549690>
   3e8c4:	strbmi	r4, [fp], -r9, asr #16
   3e8c8:			; <UNDEFINED> instruction: 0x46224479
   3e8cc:	orrscc	r4, r8, r8, ror r4
   3e8d0:	ldc2l	7, cr15, [r4], #-928	; 0xfffffc60
   3e8d4:	bne	47a13c <tcgetattr@plt+0x4729e0>
   3e8d8:	andcs	r4, r8, #64, 12	; 0x4000000
   3e8dc:	stc2	7, cr15, [r4], {255}	; 0xff
   3e8e0:	strls	r9, [r0], #-2994	; 0xfffff44e
   3e8e4:	strcs	r4, [r8], #-1600	; 0xfffff9c0
   3e8e8:	bne	47a150 <tcgetattr@plt+0x4729f4>
   3e8ec:	ldmne	fp!, {r0, r1, r4, r5, r7, r9, fp, ip, pc}^
   3e8f0:			; <UNDEFINED> instruction: 0xf7fe9401
   3e8f4:			; <UNDEFINED> instruction: 0xe6c3fb55
   3e8f8:	ldrdeq	pc, [r0, r8]!
   3e8fc:			; <UNDEFINED> instruction: 0xf7fc2120
   3e900:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   3e904:	cfmvdhrge	mvd2, pc
   3e908:	bne	47a170 <tcgetattr@plt+0x472a14>
   3e90c:			; <UNDEFINED> instruction: 0xf8d82208
   3e910:			; <UNDEFINED> instruction: 0xf7fd01a0
   3e914:	ldrdls	pc, [r8], -r9
   3e918:			; <UNDEFINED> instruction: 0xf47f2800
   3e91c:	mrc	13, 0, sl, cr8, cr7, {7}
   3e920:	andcs	r1, r8, #16, 20	; 0x10000
   3e924:	ldcge	6, cr4, [r6], {64}	; 0x40
   3e928:			; <UNDEFINED> instruction: 0xf7ff9405
   3e92c:	blls	1fdaa8 <tcgetattr@plt+0x1f634c>
   3e930:	bls	fed10238 <tcgetattr@plt+0xfed08adc>
   3e934:			; <UNDEFINED> instruction: 0xf7fe1e59
   3e938:	msrcs	R8_usr, r3
   3e93c:			; <UNDEFINED> instruction: 0xf7fd4640
   3e940:	blmi	9be16c <tcgetattr@plt+0x9b6a10>
   3e944:			; <UNDEFINED> instruction: 0xf85946a4
   3e948:			; <UNDEFINED> instruction: 0xf1066003
   3e94c:	ldmdavs	r0!, {r5, r8, sl}
   3e950:			; <UNDEFINED> instruction: 0xf8563610
   3e954:	strbtmi	r1, [r4], -ip, lsl #24
   3e958:	stccs	8, cr15, [r8], {86}	; 0x56
   3e95c:	ldfeqd	f7, [r0], {12}
   3e960:	stccc	8, cr15, [r4], {86}	; 0x56
   3e964:	strgt	r4, [pc], #-686	; 3e96c <tcgetattr@plt+0x37210>
   3e968:	ldmdavs	r0!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   3e96c:	andeq	pc, r0, ip, asr #17
   3e970:			; <UNDEFINED> instruction: 0xf43f2f00
   3e974:	movwcs	sl, #3717	; 0xe85
   3e978:	strb	r9, [r9, #779]!	; 0x30b
   3e97c:			; <UNDEFINED> instruction: 0x464a491c
   3e980:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
   3e984:	orrscc	r4, r8, r8, ror r4
   3e988:	ldc2	7, cr15, [r8], {232}	; 0xe8
   3e98c:	vnmls.f64	d9, d8, d5
   3e990:	bls	fed051d8 <tcgetattr@plt+0xfecfda7c>
   3e994:	blls	1590fc <tcgetattr@plt+0x1519a0>
   3e998:	strbmi	r9, [r0], -r1
   3e99c:	blls	fece35a4 <tcgetattr@plt+0xfecdbe48>
   3e9a0:			; <UNDEFINED> instruction: 0xf7fe18fb
   3e9a4:			; <UNDEFINED> instruction: 0xe65ffafd
   3e9a8:	ldrtmi	r2, [r9], r1, lsl #6
   3e9ac:	ldrb	r9, [sp], -fp, lsl #6
   3e9b0:			; <UNDEFINED> instruction: 0x46214811
   3e9b4:	ldrbtmi	r9, [r8], #-2739	; 0xfffff54d
   3e9b8:	stc2	7, cr15, [r0], {232}	; 0xe8
   3e9bc:			; <UNDEFINED> instruction: 0xf7c8e5a8
   3e9c0:	svclt	0x0000eb18
   3e9c4:	andeq	r4, r3, ip, asr r7
   3e9c8:	andeq	fp, r1, lr, lsr #20
   3e9cc:	andeq	r0, r0, r8, ror r3
   3e9d0:	andeq	r4, r3, r4, lsr r7
   3e9d4:	andeq	fp, r1, r4, ror #18
   3e9d8:	andeq	r0, r0, r4, asr #6
   3e9dc:	andeq	fp, r1, ip, lsl #18
   3e9e0:	andeq	fp, r1, ip, lsr #17
   3e9e4:	strdeq	r4, [r3], -r2
   3e9e8:	andeq	fp, r1, r4, lsr #11
   3e9ec:	andeq	fp, r1, ip, ror #10
   3e9f0:	andeq	fp, r1, sl, ror #9
   3e9f4:	muleq	r1, ip, r4
   3e9f8:	andeq	fp, r1, r6, asr #8
   3e9fc:	ldrbmi	lr, [r0, sp, lsr #18]!
   3ea00:			; <UNDEFINED> instruction: 0xf8d1460c
   3ea04:	strmi	r9, [r0], r0
   3ea08:	ldrmi	r6, [r3], -r1, lsl #16
   3ea0c:	ldrmi	r4, [r5], -sl, lsr #16
   3ea10:	addlt	r4, ip, sl, lsr #20
   3ea14:			; <UNDEFINED> instruction: 0xf8d94478
   3ea18:	blvs	9e6f10 <tcgetattr@plt+0x9df7b4>
   3ea1c:			; <UNDEFINED> instruction: 0xf8da5882
   3ea20:	ldmdavs	r2, {r3, ip, sp, lr}
   3ea24:			; <UNDEFINED> instruction: 0xf04f920b
   3ea28:	stmdavs	sl, {r9}
   3ea2c:	stmdami	r5!, {r2, r5, r8, fp, lr}
   3ea30:	ldmdavs	pc!, {r0, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   3ea34:	ldrbtmi	r3, [r8], #-424	; 0xfffffe58
   3ea38:			; <UNDEFINED> instruction: 0xf7e89600
   3ea3c:	blvs	93d940 <tcgetattr@plt+0x9361e4>
   3ea40:	blge	2eb794 <tcgetattr@plt+0x2e4038>
   3ea44:	movwls	sl, #18951	; 0x4a07
   3ea48:	blge	2902d4 <tcgetattr@plt+0x288b78>
   3ea4c:	movwls	r9, #12801	; 0x3201
   3ea50:	blge	247258 <tcgetattr@plt+0x23fafc>
   3ea54:	movwls	r4, #9792	; 0x2640
   3ea58:	strls	r4, [r0, -fp, lsr #12]
   3ea5c:			; <UNDEFINED> instruction: 0xf9baf7fd
   3ea60:	bmi	6acfe8 <tcgetattr@plt+0x6a588c>
   3ea64:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   3ea68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ea6c:	subsmi	r9, sl, fp, lsl #22
   3ea70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ea74:	andlt	sp, ip, sp, lsl r1
   3ea78:			; <UNDEFINED> instruction: 0x87f0e8bd
   3ea7c:	ldrbmi	r9, [r2], -sl, lsl #22
   3ea80:	strbmi	r9, [r9], -r8, lsl #24
   3ea84:	strbmi	r9, [r0], -r9, lsl #28
   3ea88:	stmib	sp, {r8, sl, ip, pc}^
   3ea8c:	strls	r4, [r1], -r2, lsl #6
   3ea90:			; <UNDEFINED> instruction: 0xf7ff9b07
   3ea94:	strb	pc, [r4, r3, asr #25]!	; <UNPREDICTABLE>
   3ea98:	strvs	lr, [r9], #-2516	; 0xfffff62c
   3ea9c:	strls	r4, [r0, #-1618]	; 0xfffff9ae
   3eaa0:	strtmi	r4, [r5], #-1609	; 0xfffff9b7
   3eaa4:	strls	r4, [r1, -r0, asr #12]
   3eaa8:	strvs	lr, [r2, #-2509]	; 0xfffff633
   3eaac:	ldc2	7, cr15, [r6], #1020	; 0x3fc
   3eab0:			; <UNDEFINED> instruction: 0xf7c8e7d7
   3eab4:	svclt	0x0000ea9e
   3eab8:	andeq	r4, r3, r0, lsl #3
   3eabc:	andeq	r0, r0, r8, ror r3
   3eac0:	andeq	fp, r1, ip, lsr r4
   3eac4:	andeq	fp, r1, r6, lsr #8
   3eac8:	andeq	r4, r3, lr, lsr #2
   3eacc:	push	{r1, r3, fp, sp, lr}
   3ead0:			; <UNDEFINED> instruction: 0x460d41f0
   3ead4:	teqhi	ip, r2	; <illegal shifter operand>	; <UNPREDICTABLE>
   3ead8:	ldmib	r1, {r1, r2, r9, sl, lr}^
   3eadc:			; <UNDEFINED> instruction: 0xf8d87307
   3eae0:	blne	ff642b08 <tcgetattr@plt+0xff63b3ac>
   3eae4:	bl	fec58d10 <tcgetattr@plt+0xfec515b4>
   3eae8:	eorle	r0, r2, #324	; 0x144
   3eaec:	addsmi	r6, ip, #172, 18	; 0x2b0000
   3eaf0:	movwcs	fp, #3988	; 0xf94
   3eaf4:	adcsmi	r2, ip, #67108864	; 0x4000000
   3eaf8:			; <UNDEFINED> instruction: 0xf043bf38
   3eafc:	cmnlt	r3, r1, lsl #6
   3eb00:	andle	r4, sl, #140, 4	; 0xc0000008
   3eb04:	strtmi	r4, [r9], -r2, lsr #12
   3eb08:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   3eb0c:			; <UNDEFINED> instruction: 0xff76f7ff
   3eb10:	ldrdcc	pc, [r8], -r8
   3eb14:	adcmi	r6, r3, #10158080	; 0x9b0000
   3eb18:	pop	{r2, r4, r5, r6, r7, fp, ip, lr, pc}
   3eb1c:			; <UNDEFINED> instruction: 0x463a81f0
   3eb20:	ldrtmi	r4, [r0], -r9, lsr #12
   3eb24:			; <UNDEFINED> instruction: 0xf7ff3701
   3eb28:	bvs	b3e8d4 <tcgetattr@plt+0xb37178>
   3eb2c:	rscsle	r4, r6, #-1342177269	; 0xb000000b
   3eb30:	blvs	538b04 <tcgetattr@plt+0x5313a8>
   3eb34:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3eb38:	pop	{r0, r1, r4, r8, r9, sp, lr}
   3eb3c:	svclt	0x000081f0
   3eb40:			; <UNDEFINED> instruction: 0x460cb5f8
   3eb44:	strmi	r6, [r5], -fp, lsl #22
   3eb48:	bvs	132d07c <tcgetattr@plt+0x1325920>
   3eb4c:	stmdavs	r9, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}
   3eb50:			; <UNDEFINED> instruction: 0xf8d16843
   3eb54:	ldmvs	r2, {r2, r3, r4, r5, r8, sp}
   3eb58:	addsmi	r6, sl, #5373952	; 0x520000
   3eb5c:	strtmi	sp, [r1], -r4, lsl #4
   3eb60:	pop	{r3, r5, r9, sl, lr}
   3eb64:			; <UNDEFINED> instruction: 0xe7b140f8
   3eb68:			; <UNDEFINED> instruction: 0xf8d06ae2
   3eb6c:			; <UNDEFINED> instruction: 0xf7fd01a0
   3eb70:	strmi	pc, [r6], -fp, lsr #17
   3eb74:	mvnsle	r2, r0, lsl #16
   3eb78:	ldrdeq	pc, [r0, r5]!
   3eb7c:			; <UNDEFINED> instruction: 0xf7fc210c
   3eb80:	stmdacs	r0, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
   3eb84:			; <UNDEFINED> instruction: 0xf8d5d0eb
   3eb88:	smulwbcs	r8, r0, r1
   3eb8c:	blx	127cb84 <tcgetattr@plt+0x1275428>
   3eb90:	rscle	r2, r4, r0, lsl #16
   3eb94:	stmibvs	fp, {r0, r5, fp, sp, lr}
   3eb98:	rscle	r2, r0, r1, lsl #22
   3eb9c:	blcs	992d0 <tcgetattr@plt+0x91b74>
   3eba0:	bvs	ff8f2f1c <tcgetattr@plt+0xff8eb7c0>
   3eba4:			; <UNDEFINED> instruction: 0xf7ff4628
   3eba8:	bvs	fe93d82c <tcgetattr@plt+0xfe9360d0>
   3ebac:	strtmi	r6, [r8], -r2, lsr #20
   3ebb0:	blvs	fe899354 <tcgetattr@plt+0xfe891bf8>
   3ebb4:	ldrtmi	r4, [fp], #-1050	; 0xfffffbe6
   3ebb8:	bne	1685508 <tcgetattr@plt+0x167ddac>
   3ebbc:	blx	ffd7cbbc <tcgetattr@plt+0xffd75460>
   3ebc0:	ldrtmi	r6, [r1], -sl, ror #16
   3ebc4:	bcc	9046c <tcgetattr@plt+0x88d10>
   3ebc8:	blx	19fcbc4 <tcgetattr@plt+0x19f5468>
   3ebcc:	bvs	191966c <tcgetattr@plt+0x1911f10>
   3ebd0:	stmibvs	r2!, {r3, r5, r9, sl, lr}
   3ebd4:	ldrtmi	r6, [r2], #-2401	; 0xfffff69f
   3ebd8:	ldrmi	r6, [r9], #-2982	; 0xfffff45a
   3ebdc:	blne	fe4d9970 <tcgetattr@plt+0xfe4d2214>
   3ebe0:			; <UNDEFINED> instruction: 0xf7fe1ac9
   3ebe4:	stmiavs	r3!, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}^
   3ebe8:			; <UNDEFINED> instruction: 0x21272228
   3ebec:			; <UNDEFINED> instruction: 0xf7fd4628
   3ebf0:			; <UNDEFINED> instruction: 0xf04ffcbf
   3ebf4:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   3ebf8:	ldcllt	3, cr3, [r8, #12]!
   3ebfc:			; <UNDEFINED> instruction: 0x460cb5f8
   3ec00:	strmi	r6, [r5], -fp, lsl #22
   3ec04:	bvs	132d138 <tcgetattr@plt+0x13259dc>
   3ec08:	stmdavs	r9, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}
   3ec0c:			; <UNDEFINED> instruction: 0xf8d16843
   3ec10:	ldmvs	r2, {r2, r3, r4, r5, r8, sp}
   3ec14:	addsmi	r6, sl, #5373952	; 0x520000
   3ec18:	strtmi	sp, [r1], -r4, lsl #4
   3ec1c:	pop	{r3, r5, r9, sl, lr}
   3ec20:	smmlsr	r3, r8, r0, r4
   3ec24:			; <UNDEFINED> instruction: 0xf8d06ae2
   3ec28:			; <UNDEFINED> instruction: 0xf7fd01a0
   3ec2c:	strmi	pc, [r6], -sp, asr #16
   3ec30:	mvnsle	r2, r0, lsl #16
   3ec34:	ldrdeq	pc, [r0, r5]!
   3ec38:			; <UNDEFINED> instruction: 0xf7fc210c
   3ec3c:	stmdacs	r0, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   3ec40:			; <UNDEFINED> instruction: 0xf8d5d0eb
   3ec44:	tstcs	fp, r0, lsr #3
   3ec48:			; <UNDEFINED> instruction: 0xf9eaf7fc
   3ec4c:	rscle	r2, r4, r0, lsl #16
   3ec50:	stmibvs	fp, {r0, r5, fp, sp, lr}
   3ec54:	rscle	r2, r0, r1, lsl #22
   3ec58:	blcs	9938c <tcgetattr@plt+0x91c30>
   3ec5c:	bvs	ff8f2fd8 <tcgetattr@plt+0xff8eb87c>
   3ec60:			; <UNDEFINED> instruction: 0xf7ff4628
   3ec64:	bvs	fe93d770 <tcgetattr@plt+0xfe936014>
   3ec68:	strtmi	r6, [r8], -r2, lsr #20
   3ec6c:	blvs	fe899410 <tcgetattr@plt+0xfe891cb4>
   3ec70:	ldrtmi	r4, [fp], #-1050	; 0xfffffbe6
   3ec74:	bne	16855c4 <tcgetattr@plt+0x167de68>
   3ec78:	blx	fe5fcc78 <tcgetattr@plt+0xfe5f551c>
   3ec7c:	ldrtmi	r6, [r1], -sl, ror #16
   3ec80:	bcc	90528 <tcgetattr@plt+0x88dcc>
   3ec84:	blx	27cc80 <tcgetattr@plt+0x275524>
   3ec88:	bvs	1919728 <tcgetattr@plt+0x1911fcc>
   3ec8c:	stmibvs	r2!, {r3, r5, r9, sl, lr}
   3ec90:	ldrtmi	r6, [r2], #-2401	; 0xfffff69f
   3ec94:	ldrmi	r6, [r9], #-2982	; 0xfffff45a
   3ec98:	blne	fe4d9a2c <tcgetattr@plt+0xfe4d22d0>
   3ec9c:			; <UNDEFINED> instruction: 0xf7fe1ac9
   3eca0:	stmiavs	r3!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
   3eca4:	tstcs	sl, fp, lsl r2
   3eca8:			; <UNDEFINED> instruction: 0xf7fd4628
   3ecac:			; <UNDEFINED> instruction: 0xf04ffc61
   3ecb0:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   3ecb4:	ldcllt	3, cr3, [r8, #12]!
   3ecb8:	ldmib	r1, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   3ecbc:	addsmi	r2, sl, #402653184	; 0x18000000
   3ecc0:	blvs	333248 <tcgetattr@plt+0x32baec>
   3ecc4:	strmi	r4, [r5], -ip, lsl #12
   3ecc8:	bvs	132d19c <tcgetattr@plt+0x1325a40>
   3eccc:	cmplt	r3, lr, lsl #16
   3ecd0:	ldrdcc	pc, [ip, r5]!
   3ecd4:	andle	r2, fp, r5, lsl #22
   3ecd8:	strtmi	r4, [r8], -r1, lsr #12
   3ecdc:	ldrhtmi	lr, [r8], #141	; 0x8d
   3ece0:			; <UNDEFINED> instruction: 0xf8d6e6f4
   3ece4:	stmdavs	r3, {r2, r3, r4, r5, r8, sp}^
   3ece8:	ldmdavs	r2, {r1, r4, r7, fp, sp, lr}^
   3ecec:	mvnle	r4, #-1610612727	; 0xa0000009
   3ecf0:	ldrdeq	pc, [r0, r5]!
   3ecf4:	ldrtmi	r2, [r1], -r8, lsl #4
   3ecf8:			; <UNDEFINED> instruction: 0xffe6f7fc
   3ecfc:	mvnle	r2, r0, lsl #16
   3ed00:	ldrdeq	pc, [r0, r5]!
   3ed04:			; <UNDEFINED> instruction: 0xf7fc210c
   3ed08:	stmdacs	r0, {r0, r1, r3, r7, r8, fp, ip, sp, lr, pc}
   3ed0c:			; <UNDEFINED> instruction: 0xf8d5d0e4
   3ed10:			; <UNDEFINED> instruction: 0x21b801a0
   3ed14:			; <UNDEFINED> instruction: 0xf984f7fc
   3ed18:	eorsle	r2, r4, r0, lsl #16
   3ed1c:	ldmibvs	sl, {r0, r1, r5, fp, sp, lr}
   3ed20:	sbcsle	r2, r9, r1, lsl #20
   3ed24:	blcs	99498 <tcgetattr@plt+0x91d3c>
   3ed28:			; <UNDEFINED> instruction: 0x4631d0d6
   3ed2c:	strtmi	r6, [r8], -r2, ror #21
   3ed30:	blx	16fcd34 <tcgetattr@plt+0x16f55d8>
   3ed34:	stmibvs	r6!, {r0, r1, r5, r7, r9, fp, sp, lr}^
   3ed38:	bvs	8d05e0 <tcgetattr@plt+0x8c8e84>
   3ed3c:	ldrmi	r6, [sl], #-2977	; 0xfffff45f
   3ed40:	bne	14cfe14 <tcgetattr@plt+0x14c86b8>
   3ed44:			; <UNDEFINED> instruction: 0xf7fe1a59
   3ed48:	strtmi	pc, [r1], -pc, lsr #20
   3ed4c:			; <UNDEFINED> instruction: 0xf7fd4628
   3ed50:	bvs	fe8bd55c <tcgetattr@plt+0xfe8b5e00>
   3ed54:	strtmi	r6, [r8], -r2, ror #19
   3ed58:	bvs	19d92ec <tcgetattr@plt+0x19d1b90>
   3ed5c:	blvs	fea0fd8c <tcgetattr@plt+0xfea08630>
   3ed60:	ldrtmi	r6, [r3], #-2913	; 0xfffff49f
   3ed64:	bne	1685cb4 <tcgetattr@plt+0x167e558>
   3ed68:			; <UNDEFINED> instruction: 0xfffaf7fd
   3ed6c:	ldrdeq	pc, [r0, r5]!
   3ed70:			; <UNDEFINED> instruction: 0xf7fc21b8
   3ed74:	cmnlt	r0, r5, asr r9	; <UNPREDICTABLE>
   3ed78:			; <UNDEFINED> instruction: 0x21b84628
   3ed7c:	ldrhtmi	lr, [r8], #141	; 0x8d
   3ed80:	bllt	ffa7cd7c <tcgetattr@plt+0xffa75620>
   3ed84:			; <UNDEFINED> instruction: 0xf8d5bdf8
   3ed88:			; <UNDEFINED> instruction: 0x21b901a0
   3ed8c:			; <UNDEFINED> instruction: 0xf948f7fc
   3ed90:	bicle	r2, r3, r0, lsl #16
   3ed94:	strtmi	lr, [r8], -r0, lsr #15
   3ed98:	pop	{r0, r9, sp}
   3ed9c:	ldrshcs	r4, [r9, r8]!
   3eda0:	stmlt	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3eda4:	ldrblt	r6, [r8, #2442]!	; 0x98a
   3eda8:	addsmi	r6, sl, #45056	; 0xb000
   3edac:	blvs	333310 <tcgetattr@plt+0x32bbb4>
   3edb0:	strmi	r4, [r5], -ip, lsl #12
   3edb4:	bvs	132d288 <tcgetattr@plt+0x1325b2c>
   3edb8:	cmplt	r3, lr, lsl #16
   3edbc:	ldrdcc	pc, [ip, r5]!
   3edc0:	andle	r2, fp, r5, lsl #22
   3edc4:	strtmi	r4, [r8], -r1, lsr #12
   3edc8:	ldrhtmi	lr, [r8], #141	; 0x8d
   3edcc:			; <UNDEFINED> instruction: 0xf8d6e67e
   3edd0:	stmdavs	r3, {r2, r3, r4, r5, r8, sp}^
   3edd4:	ldmdavs	r2, {r1, r4, r7, fp, sp, lr}^
   3edd8:	mvnle	r4, #-1610612727	; 0xa0000009
   3eddc:	ldrdeq	pc, [r0, r5]!
   3ede0:	ldrtmi	r2, [r1], -r8, lsl #4
   3ede4:			; <UNDEFINED> instruction: 0xff70f7fc
   3ede8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3edec:			; <UNDEFINED> instruction: 0xf8d5d1ea
   3edf0:	smlatbcs	ip, r0, r1, r0
   3edf4:			; <UNDEFINED> instruction: 0xf914f7fc
   3edf8:	rscle	r2, r3, r0, lsl #16
   3edfc:	blcs	994d0 <tcgetattr@plt+0x91d74>
   3ee00:	ldmibvs	r3!, {r5, r6, r7, ip, lr, pc}^
   3ee04:	sbcsle	r2, sp, r1, lsl #22
   3ee08:	bvs	ff8d06d4 <tcgetattr@plt+0xff8c8f78>
   3ee0c:			; <UNDEFINED> instruction: 0xf7ff4628
   3ee10:	bvs	fe93d5c4 <tcgetattr@plt+0xfe935e68>
   3ee14:	strtmi	r6, [r8], -r2, lsr #20
   3ee18:	blvs	fe8995b8 <tcgetattr@plt+0xfe891e5c>
   3ee1c:	ldrtmi	r4, [r3], #-1050	; 0xfffffbe6
   3ee20:	bne	1685770 <tcgetattr@plt+0x167e014>
   3ee24:			; <UNDEFINED> instruction: 0xf9c0f7fe
   3ee28:	strtmi	r4, [r8], -r1, lsr #12
   3ee2c:			; <UNDEFINED> instruction: 0xf992f7fd
   3ee30:	stmdbvs	r2!, {r0, r1, r5, r6, r9, fp, sp, lr}^
   3ee34:	ldrmi	r6, [r3], #-3113	; 0xfffff3d7
   3ee38:	ldmdble	r1, {r0, r1, r3, r7, r9, lr}
   3ee3c:	ldrdcc	pc, [ip, r5]!
   3ee40:	bvs	fe8d94c8 <tcgetattr@plt+0xfe8d1d6c>
   3ee44:	strmi	r2, [r2], #-2821	; 0xfffff4fb
   3ee48:	shadd16mi	fp, r9, r8
   3ee4c:			; <UNDEFINED> instruction: 0xf7fd4628
   3ee50:	strtmi	pc, [r8], -r7, lsl #31
   3ee54:	pop	{r1, r3, r8, sp}
   3ee58:			; <UNDEFINED> instruction: 0xf7fd40f8
   3ee5c:			; <UNDEFINED> instruction: 0xbdf8bbeb
   3ee60:	strtmi	r6, [r8], -r2, lsr #19
   3ee64:	ldmib	r4, {r0, r1, r2, r5, r7, r9, fp, sp, lr}^
   3ee68:	ldrtmi	r1, [sl], #-1549	; 0xfffff9f3
   3ee6c:	bne	1685cbc <tcgetattr@plt+0x167e560>
   3ee70:			; <UNDEFINED> instruction: 0xff76f7fd
   3ee74:	svclt	0x0000e7ed
   3ee78:			; <UNDEFINED> instruction: 0x460cb5f8
   3ee7c:	strmi	r6, [r5], -fp, lsl #22
   3ee80:	cmple	r8, r0, lsl #22
   3ee84:	stmdavs	lr, {r0, r1, r3, r6, r9, fp, sp, lr}
   3ee88:	suble	r2, r9, r0, lsl #22
   3ee8c:	ldrdcc	pc, [ip, r5]!
   3ee90:	cmple	r0, r5, lsl #22
   3ee94:	ldrdeq	pc, [r0, r5]!
   3ee98:	ldrtmi	r2, [r1], -r8, lsl #4
   3ee9c:			; <UNDEFINED> instruction: 0xff14f7fc
   3eea0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3eea4:			; <UNDEFINED> instruction: 0xf8d5d137
   3eea8:	smlatbcs	ip, r0, r1, r0
   3eeac:			; <UNDEFINED> instruction: 0xf8b8f7fc
   3eeb0:	ldmibvs	r3!, {r3, r7, r8, r9, ip, sp, pc}
   3eeb4:	eorle	r2, lr, r1, lsl #22
   3eeb8:	blcs	9968c <tcgetattr@plt+0x91f30>
   3eebc:	ldrtmi	sp, [r1], -fp, lsr #32
   3eec0:	strtmi	r6, [r8], -r2, ror #21
   3eec4:			; <UNDEFINED> instruction: 0xf990f7ff
   3eec8:	bvs	8d995c <tcgetattr@plt+0x8d2200>
   3eecc:	stmibvs	r6!, {r3, r5, r9, sl, lr}^
   3eed0:	ldrmi	r6, [sl], #-2977	; 0xfffff45f
   3eed4:	bne	14cffa8 <tcgetattr@plt+0x14c884c>
   3eed8:			; <UNDEFINED> instruction: 0xf7fe1a59
   3eedc:	strtmi	pc, [r1], -r5, ror #18
   3eee0:			; <UNDEFINED> instruction: 0xf7fd4628
   3eee4:	stmiavs	r3!, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}^
   3eee8:			; <UNDEFINED> instruction: 0xd1252b01
   3eeec:	ldrdcc	pc, [ip, r5]!
   3eef0:	blcs	199ca0 <tcgetattr@plt+0x192544>
   3eef4:	tstcs	r0, r5, lsr r0
   3eef8:			; <UNDEFINED> instruction: 0xf7fd4628
   3eefc:	stmiavs	r3!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   3ef00:	teqlt	fp, r0, lsl #12
   3ef04:	strtmi	r2, [r8], -sl, lsl #2
   3ef08:	blx	fe57cf06 <tcgetattr@plt+0xfe5757aa>
   3ef0c:	strcc	r6, [r1], -r3, ror #17
   3ef10:	ldmle	r7!, {r0, r1, r4, r5, r7, r9, lr}^
   3ef14:			; <UNDEFINED> instruction: 0x4621bdf8
   3ef18:	pop	{r3, r5, r9, sl, lr}
   3ef1c:	ldrb	r4, [r5, #248]	; 0xf8
   3ef20:	teqcs	ip, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
   3ef24:	ldmvs	r2, {r0, r1, r6, fp, sp, lr}
   3ef28:	addsmi	r6, sl, #5373952	; 0x520000
   3ef2c:			; <UNDEFINED> instruction: 0xf8d5d2b2
   3ef30:	blcs	18b5e8 <tcgetattr@plt+0x183e8c>
   3ef34:	str	sp, [sp, pc, ror #3]!
   3ef38:	ldrdeq	pc, [r0, r5]!
   3ef3c:			; <UNDEFINED> instruction: 0xf7fc2129
   3ef40:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   3ef44:	stmdbvs	sl!, {r1, r4, r6, r7, ip, lr, pc}
   3ef48:			; <UNDEFINED> instruction: 0x46284639
   3ef4c:			; <UNDEFINED> instruction: 0xff08f7fd
   3ef50:	bcs	592e0 <tcgetattr@plt+0x51b84>
   3ef54:			; <UNDEFINED> instruction: 0x4628dbde
   3ef58:	pop	{r0, r3, r5, r8, sp}
   3ef5c:			; <UNDEFINED> instruction: 0xf7fc40f8
   3ef60:	stcvs	15, cr11, [r9], #-692	; 0xfffffd4c
   3ef64:			; <UNDEFINED> instruction: 0xf7fd4628
   3ef68:			; <UNDEFINED> instruction: 0xe7c8fefb
   3ef6c:	ldrblt	r6, [r0, #-2827]!	; 0xfffff4f5
   3ef70:	strmi	r4, [r5], -ip, lsl #12
   3ef74:	bvs	132d5e8 <tcgetattr@plt+0x1325e8c>
   3ef78:			; <UNDEFINED> instruction: 0xb1ab680e
   3ef7c:	ldrdcc	pc, [ip, r5]!
   3ef80:	tstle	ip, r5, lsl #22
   3ef84:	ldrdeq	pc, [r0, r5]!
   3ef88:	ldrtmi	r2, [r1], -r8, lsl #4
   3ef8c:	mrc2	7, 4, pc, cr12, cr12, {7}
   3ef90:			; <UNDEFINED> instruction: 0xf8d5b928
   3ef94:	smlatbcs	ip, r0, r1, r0
   3ef98:			; <UNDEFINED> instruction: 0xf842f7fc
   3ef9c:	strtmi	fp, [r1], -r0, lsl #19
   3efa0:	pop	{r3, r5, r9, sl, lr}
   3efa4:	ldr	r4, [r1, #112]	; 0x70
   3efa8:	teqcs	ip, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
   3efac:	ldmvs	r2, {r0, r1, r6, fp, sp, lr}
   3efb0:	addsmi	r6, sl, #5373952	; 0x520000
   3efb4:			; <UNDEFINED> instruction: 0xf8d5d2e6
   3efb8:	blcs	18b670 <tcgetattr@plt+0x183f14>
   3efbc:	strb	sp, [r1, pc, ror #3]!
   3efc0:	ldrdeq	pc, [r0, r5]!
   3efc4:			; <UNDEFINED> instruction: 0xf7fc21b8
   3efc8:	stmdacs	r0, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
   3efcc:	ldmibvs	r3!, {r0, r6, ip, lr, pc}
   3efd0:	rscle	r2, r4, r1, lsl #22
   3efd4:	blcs	997a8 <tcgetattr@plt+0x9204c>
   3efd8:	ldrtmi	sp, [r1], -r1, ror #1
   3efdc:	strtmi	r6, [r8], -r2, ror #21
   3efe0:			; <UNDEFINED> instruction: 0xf902f7ff
   3efe4:	stmibvs	r6!, {r0, r1, r5, r7, r9, fp, sp, lr}^
   3efe8:	bvs	8d0890 <tcgetattr@plt+0x8c9134>
   3efec:	ldrmi	r6, [sl], #-2977	; 0xfffff45f
   3eff0:	bne	14d00c4 <tcgetattr@plt+0x14c8968>
   3eff4:			; <UNDEFINED> instruction: 0xf7fe1a59
   3eff8:			; <UNDEFINED> instruction: 0x4621f8d7
   3effc:			; <UNDEFINED> instruction: 0xf7fd4628
   3f000:	bvs	fe8bd2ac <tcgetattr@plt+0xfe8b5b50>
   3f004:	strtmi	r6, [r8], -r2, ror #19
   3f008:	strmi	r6, [sl], #-2403	; 0xfffff69d
   3f00c:	bvs	19d9e98 <tcgetattr@plt+0x19d273c>
   3f010:	blvs	1885960 <tcgetattr@plt+0x187e204>
   3f014:	bne	16900e8 <tcgetattr@plt+0x168898c>
   3f018:	mcr2	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   3f01c:	ldrdeq	pc, [r0, r5]!
   3f020:			; <UNDEFINED> instruction: 0xf7fb21b9
   3f024:	strdlt	pc, [r0, #-253]	; 0xffffff03
   3f028:	bcs	593b8 <tcgetattr@plt+0x51c5c>
   3f02c:			; <UNDEFINED> instruction: 0x4628db10
   3f030:	pop	{r0, r3, r4, r5, r7, r8, sp}
   3f034:			; <UNDEFINED> instruction: 0xf7fc4070
   3f038:	stmiavs	r3!, {r0, r6, r8, r9, sl, fp, ip, sp, pc}^
   3f03c:	teqlt	fp, r6, lsl #12
   3f040:			; <UNDEFINED> instruction: 0x462821b8
   3f044:	blx	fe1fd040 <tcgetattr@plt+0xfe1f58e4>
   3f048:	strcc	r6, [r1], -r3, ror #17
   3f04c:	ldmle	r7!, {r0, r1, r4, r5, r7, r9, lr}^
   3f050:			; <UNDEFINED> instruction: 0xf8d5bd70
   3f054:			; <UNDEFINED> instruction: 0x21b901a0
   3f058:			; <UNDEFINED> instruction: 0xffe2f7fb
   3f05c:			; <UNDEFINED> instruction: 0xd1b62800
   3f060:	svclt	0x0000e79d
   3f064:	ldrblt	r6, [r0, #-2827]!	; 0xfffff4f5
   3f068:	strmi	r4, [r5], -ip, lsl #12
   3f06c:	bvs	132d5a0 <tcgetattr@plt+0x1325e44>
   3f070:	stmdavs	lr, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}
   3f074:			; <UNDEFINED> instruction: 0xf8d66843
   3f078:	ldmvs	r2, {r2, r3, r4, r5, r8, sp}
   3f07c:	addsmi	r6, sl, #5373952	; 0x520000
   3f080:	stmibvs	r2!, {r0, r2, r9, ip, lr, pc}
   3f084:	strtmi	r4, [r1], -r8, lsr #12
   3f088:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3f08c:	bvs	ff2f836c <tcgetattr@plt+0xff2f0c10>
   3f090:			; <UNDEFINED> instruction: 0xf8d04631
   3f094:			; <UNDEFINED> instruction: 0xf7fc01a0
   3f098:	stmdacs	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   3f09c:			; <UNDEFINED> instruction: 0xf8d5d1f1
   3f0a0:	smulwbcs	r5, r0, r1
   3f0a4:			; <UNDEFINED> instruction: 0xffbcf7fb
   3f0a8:			; <UNDEFINED> instruction: 0xf8d5b930
   3f0ac:	smulwbcs	r6, r0, r1
   3f0b0:			; <UNDEFINED> instruction: 0xffb6f7fb
   3f0b4:	rscle	r2, r4, r0, lsl #16
   3f0b8:	ldrtmi	r6, [r1], -r2, ror #21
   3f0bc:			; <UNDEFINED> instruction: 0xf7ff4628
   3f0c0:	bvs	fe8bd314 <tcgetattr@plt+0xfe8b5bb8>
   3f0c4:	strtmi	r6, [r8], -r2, lsr #19
   3f0c8:	strmi	r6, [sl], #-2403	; 0xfffff69d
   3f0cc:	bvs	19d9f58 <tcgetattr@plt+0x19d27fc>
   3f0d0:	blvs	1885a20 <tcgetattr@plt+0x187e2c4>
   3f0d4:	bne	16901a8 <tcgetattr@plt+0x1688a4c>
   3f0d8:	mcr2	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
   3f0dc:	strtmi	r6, [r8], -r3, ror #17
   3f0e0:	pop	{r1, r2, r5, r9, sp}
   3f0e4:			; <UNDEFINED> instruction: 0x21254070
   3f0e8:	blt	10fd0e4 <tcgetattr@plt+0x10f5988>
   3f0ec:	ldrblt	r6, [r0, #-2827]!	; 0xfffff4f5
   3f0f0:	strmi	r4, [r5], -ip, lsl #12
   3f0f4:	bvs	132d628 <tcgetattr@plt+0x1325ecc>
   3f0f8:	stmdavs	lr, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}
   3f0fc:			; <UNDEFINED> instruction: 0xf8d66843
   3f100:	ldmvs	r2, {r2, r3, r4, r5, r8, sp}
   3f104:	addsmi	r6, sl, #5373952	; 0x520000
   3f108:	stmibvs	r2!, {r0, r2, r9, ip, lr, pc}
   3f10c:	strtmi	r4, [r1], -r8, lsr #12
   3f110:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3f114:	bvs	ff2f82e4 <tcgetattr@plt+0xff2f0b88>
   3f118:			; <UNDEFINED> instruction: 0xf8d04631
   3f11c:			; <UNDEFINED> instruction: 0xf7fc01a0
   3f120:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3f124:			; <UNDEFINED> instruction: 0xf8d5d1f1
   3f128:	tstcs	r7, r0, lsr #3
   3f12c:			; <UNDEFINED> instruction: 0xff78f7fb
   3f130:			; <UNDEFINED> instruction: 0xf8d5b930
   3f134:	tstcs	r8, r0, lsr #3
   3f138:			; <UNDEFINED> instruction: 0xff72f7fb
   3f13c:	rscle	r2, r4, r0, lsl #16
   3f140:	ldrtmi	r6, [r1], -r2, ror #21
   3f144:			; <UNDEFINED> instruction: 0xf7ff4628
   3f148:	bvs	fe8bd28c <tcgetattr@plt+0xfe8b5b30>
   3f14c:	strtmi	r6, [r8], -r2, lsr #19
   3f150:	strmi	r6, [sl], #-2403	; 0xfffff69d
   3f154:	bvs	19d9fe0 <tcgetattr@plt+0x19d2884>
   3f158:	blvs	1885aa8 <tcgetattr@plt+0x187e34c>
   3f15c:	bne	1690230 <tcgetattr@plt+0x1688ad4>
   3f160:	ldc2l	7, cr15, [lr, #1012]!	; 0x3f4
   3f164:	strtmi	r6, [r8], -r3, ror #17
   3f168:	pop	{r3, r4, r9, sp}
   3f16c:	tstcs	r7, r0, ror r0
   3f170:	ldmiblt	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f174:	ldrblt	r6, [r0, #-2827]!	; 0xfffff4f5
   3f178:	bllt	1b109b0 <tcgetattr@plt+0x1b09254>
   3f17c:	strmi	r6, [r5], -sl, asr #21
   3f180:			; <UNDEFINED> instruction: 0xf7ff6809
   3f184:	bvs	fe8bd250 <tcgetattr@plt+0xfe8b5af4>
   3f188:	strtmi	r6, [r8], -r2, lsr #19
   3f18c:	strmi	r6, [sl], #-2403	; 0xfffff69d
   3f190:	bvs	19da01c <tcgetattr@plt+0x19d28c0>
   3f194:	blvs	1885ae4 <tcgetattr@plt+0x187e388>
   3f198:	bne	169026c <tcgetattr@plt+0x1688b10>
   3f19c:	stc2l	7, cr15, [r0, #1012]!	; 0x3f4
   3f1a0:	ldrdeq	pc, [r0, r5]!
   3f1a4:			; <UNDEFINED> instruction: 0xf7fb211d
   3f1a8:	cmnlt	r8, fp, lsr pc	; <UNPREDICTABLE>
   3f1ac:	andcs	r6, r8, #2162688	; 0x210000
   3f1b0:	ldrdeq	pc, [r0, r5]!
   3f1b4:	stc2	7, cr15, [r8, #1008]	; 0x3f0
   3f1b8:	stmiavs	r2!, {r6, r8, fp, ip, sp, pc}^
   3f1bc:	blle	4099c4 <tcgetattr@plt+0x402268>
   3f1c0:	tstcs	sp, r8, lsr #12
   3f1c4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3f1c8:	mrclt	7, 3, APSR_nzcv, cr8, cr12, {7}
   3f1cc:	strtmi	r6, [r8], -r1, ror #17
   3f1d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3f1d4:	blt	fef7d1d0 <tcgetattr@plt+0xfef75a74>
   3f1d8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3f1dc:	str	r6, [sp], #-2442	; 0xfffff676
   3f1e0:	svclt	0x0000bd70
   3f1e4:	mvnsmi	lr, sp, lsr #18
   3f1e8:	blmi	959e2c <tcgetattr@plt+0x9526d0>
   3f1ec:	ldrbtmi	r6, [fp], #-2058	; 0xfffff7f6
   3f1f0:	blvs	52b6b4 <tcgetattr@plt+0x523f58>
   3f1f4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3f1f8:	pop	{r0, r1, r4, r8, r9, sp, lr}
   3f1fc:			; <UNDEFINED> instruction: 0x460e81f0
   3f200:			; <UNDEFINED> instruction: 0xf8d2491f
   3f204:			; <UNDEFINED> instruction: 0x4604513c
   3f208:			; <UNDEFINED> instruction: 0xf7fe5859
   3f20c:	stmiavs	fp!, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   3f210:			; <UNDEFINED> instruction: 0x46206ab2
   3f214:			; <UNDEFINED> instruction: 0xf8d36bb1
   3f218:	cdpne	0, 5, cr12, cr3, cr8, {0}
   3f21c:	bne	1485b90 <tcgetattr@plt+0x147e434>
   3f220:	andeq	lr, ip, #3072	; 0xc00
   3f224:			; <UNDEFINED> instruction: 0xffc0f7fd
   3f228:	ldrtmi	r6, [r9], -r2, ror #16
   3f22c:	bcc	90ab4 <tcgetattr@plt+0x89358>
   3f230:			; <UNDEFINED> instruction: 0xff32f7fc
   3f234:	ldmvs	fp, {r0, r1, r3, r5, r7, fp, sp, lr}
   3f238:	sbcsle	r2, lr, r0, lsl #22
   3f23c:	bvs	fecd0d24 <tcgetattr@plt+0xfecc95c8>
   3f240:	blvs	fee10ac8 <tcgetattr@plt+0xfee0936c>
   3f244:	bvs	1c9a018 <tcgetattr@plt+0x1c928bc>
   3f248:	strbmi	r1, [r2], #-3026	; 0xfffff42e
   3f24c:			; <UNDEFINED> instruction: 0xf7fd1ac9
   3f250:	stmiavs	fp!, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   3f254:	cmplt	sl, sl, asr r8
   3f258:	cmpcs	r5, r0, lsl #14
   3f25c:			; <UNDEFINED> instruction: 0xf7fd4620
   3f260:	stmiavs	fp!, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   3f264:	ldmdavs	sl, {r0, r8, r9, sl, ip, sp}^
   3f268:	ldmle	r6!, {r1, r3, r4, r5, r7, r9, lr}^
   3f26c:			; <UNDEFINED> instruction: 0xf108689b
   3f270:	strbmi	r0, [r3, #-2049]	; 0xfffff7ff
   3f274:	pop	{r0, r1, r5, r6, r7, fp, ip, lr, pc}
   3f278:	svclt	0x000081f0
   3f27c:	andeq	r3, r3, r6, lsr #19
   3f280:	andeq	r0, r0, r4, asr #6
   3f284:	strdlt	fp, [r3], r0
   3f288:	strcs	r6, [r1], -fp, lsl #19
   3f28c:	strmi	r6, [ip], -sl, asr #18
   3f290:	strvs	lr, [r0], -sp, asr #19
   3f294:			; <UNDEFINED> instruction: 0xf7fc4605
   3f298:	teqlt	r8, #6976	; 0x1b40	; <UNPREDICTABLE>
   3f29c:	stmdbvs	r3!, {r0, r5, r6, r9, fp, sp, lr}^
   3f2a0:	stmdavs	r8!, {r1, r5, r6, r8, r9, fp, sp, lr}^
   3f2a4:	bne	fe7102d8 <tcgetattr@plt+0xfe708b7c>
   3f2a8:	addsmi	r1, r3, #1056	; 0x420
   3f2ac:	bvs	9356c8 <tcgetattr@plt+0x92df6c>
   3f2b0:	addsmi	r6, lr, #2719744	; 0x298000
   3f2b4:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   3f2b8:	tstcs	r0, sp, asr #32
   3f2bc:			; <UNDEFINED> instruction: 0xf7fc4628
   3f2c0:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   3f2c4:	strtmi	r2, [r8], -r5, lsl #6
   3f2c8:			; <UNDEFINED> instruction: 0xf7fd4621
   3f2cc:			; <UNDEFINED> instruction: 0xf8d5ff35
   3f2d0:	stmdavs	r6!, {r5, r7, r8, ip, sp}^
   3f2d4:	andcc	pc, ip, #13828096	; 0xd30000
   3f2d8:	strle	r0, [r4, #-1944]	; 0xfffff868
   3f2dc:	stmdbvs	sl!, {r0, r1, r3, r5, r7, fp, sp, lr}
   3f2e0:	addsmi	r3, sl, #1024	; 0x400
   3f2e4:	ldclvc	0, cr13, [r3, #96]!	; 0x60
   3f2e8:	strle	r0, [r1, #-1881]	; 0xfffff8a7
   3f2ec:	ldcllt	0, cr11, [r0, #12]!
   3f2f0:	ldrtmi	r6, [r1], -r2, lsr #16
   3f2f4:			; <UNDEFINED> instruction: 0xf7fe4628
   3f2f8:	fldmiaxvc	r2!, {d31-d79}	;@ Deprecated
   3f2fc:	andsle	r2, r1, r1, lsl #20
   3f300:			; <UNDEFINED> instruction: 0x319cf8d5
   3f304:	ldrle	r0, [r4, #-1819]	; 0xfffff8e5
   3f308:			; <UNDEFINED> instruction: 0x46287d33
   3f30c:	andlt	r4, r3, r1, lsr r6
   3f310:	ldrhtmi	lr, [r0], #141	; 0x8d
   3f314:	stmiblt	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f318:	stmiavs	sl!, {r0, r1, r3, r5, r6, fp, sp, lr}^
   3f31c:	addsmi	r3, sl, #1024	; 0x400
   3f320:	strb	sp, [r3, r1, ror #3]!
   3f324:	ldmdbcs	lr!, {r0, r4, r5, fp, ip, sp, lr}^
   3f328:			; <UNDEFINED> instruction: 0xf8d5d90b
   3f32c:			; <UNDEFINED> instruction: 0x071a319c
   3f330:	ldrtmi	sp, [r0], -r7, lsl #8
   3f334:	ldc2	7, cr15, [r8], #-1008	; 0xfffffc10
   3f338:	strmi	r7, [r6], -r2, asr #25
   3f33c:	mvnle	r2, r1, lsl #20
   3f340:	ldmdbcs	pc!, {r0, fp, ip, sp, lr}^	; <UNPREDICTABLE>
   3f344:	ldmdbcs	pc, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   3f348:			; <UNDEFINED> instruction: 0x4628d9d0
   3f34c:	pop	{r0, r1, ip, sp, pc}
   3f350:			; <UNDEFINED> instruction: 0xf7fd40f0
   3f354:	stmdavs	r1!, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, pc}
   3f358:	teqne	ip, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
   3f35c:	stmdavs	r9, {r0, r3, r7, fp, sp, lr}^
   3f360:	stmiale	sl!, {r3, r7, r9, lr}
   3f364:	strtmi	r6, [r8], -r6, lsr #21
   3f368:	blvs	fe899b0c <tcgetattr@plt+0xfe8923b0>
   3f36c:	ldrtmi	r1, [lr], #-2458	; 0xfffff666
   3f370:	bne	1c85cc0 <tcgetattr@plt+0x1c7e564>
   3f374:			; <UNDEFINED> instruction: 0xff18f7fd
   3f378:	bcc	99528 <tcgetattr@plt+0x91dcc>
   3f37c:	svclt	0x0000e79d
   3f380:	strdlt	fp, [r3], r0
   3f384:	strcs	r6, [r1], -pc, asr #17
   3f388:	movwcs	lr, #22993	; 0x59d1
   3f38c:	strmi	r4, [r5], -ip, lsl #12
   3f390:	strvc	lr, [r0], -sp, asr #19
   3f394:			; <UNDEFINED> instruction: 0xf7fc680e
   3f398:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   3f39c:	blvs	933500 <tcgetattr@plt+0x92bda4>
   3f3a0:	bvs	192b914 <tcgetattr@plt+0x19241b8>
   3f3a4:	blvs	18d9930 <tcgetattr@plt+0x18d21d4>
   3f3a8:	addsmi	r4, r1, #419430400	; 0x19000000
   3f3ac:	stmiavs	r0!, {r0, r1, r2, r3, r4, r8, r9, ip, lr, pc}^
   3f3b0:	strmi	r6, [r8], #-3047	; 0xfffff419
   3f3b4:	addsmi	r4, r0, #973078528	; 0x3a000000
   3f3b8:	stmdavs	sl!, {r0, r3, r4, fp, ip, lr, pc}^
   3f3bc:	tstcs	r0, r8, lsr #12
   3f3c0:			; <UNDEFINED> instruction: 0xf7fc3a01
   3f3c4:	ldmib	r4, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   3f3c8:	strtmi	r2, [r1], -r5, lsl #6
   3f3cc:			; <UNDEFINED> instruction: 0xf7fd4628
   3f3d0:	ldmib	r4, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   3f3d4:	strtmi	r2, [r8], -r0, lsl #2
   3f3d8:	blx	ffcfd3d8 <tcgetattr@plt+0xffcf5c7c>
   3f3dc:	stmdbvs	r1!, {r0, r1, r5, r6, r7, fp, sp, lr}
   3f3e0:	ldrmi	r4, [sl], -r8, lsr #12
   3f3e4:	pop	{r0, r1, ip, sp, pc}
   3f3e8:			; <UNDEFINED> instruction: 0xf7fd40f0
   3f3ec:	blcc	6da00 <tcgetattr@plt+0x662a4>
   3f3f0:	stmibvs	r2!, {r5, r7, fp, sp, lr}
   3f3f4:	movwcs	fp, #7960	; 0x1f18
   3f3f8:	svclt	0x00082800
   3f3fc:	teqlt	r3, r1, lsl #6
   3f400:	strtmi	r4, [r8], -r1, lsr #12
   3f404:	pop	{r0, r1, ip, sp, pc}
   3f408:			; <UNDEFINED> instruction: 0xf7ff40f0
   3f40c:	stmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, pc}
   3f410:			; <UNDEFINED> instruction: 0xf8d0686b
   3f414:	stmvs	r0, {r2, r3, r4, r5, r8}
   3f418:	addsmi	r6, r8, #64, 16	; 0x400000
   3f41c:			; <UNDEFINED> instruction: 0xf8d5d3f0
   3f420:			; <UNDEFINED> instruction: 0xf8d001a0
   3f424:			; <UNDEFINED> instruction: 0xf000020c
   3f428:	movwmi	r0, #4098	; 0x1002
   3f42c:	stmdbvs	r8!, {r3, r5, r6, r7, r8, ip, lr, pc}
   3f430:	mcrrne	10, 10, r6, r7, cr1
   3f434:	adcsmi	r4, r9, #285212672	; 0x11000000
   3f438:	stmiavs	r9!, {r1, r5, r6, r7, r8, ip, lr, pc}^
   3f43c:	ldmle	pc, {r0, r1, r3, r7, r9, lr}^	; <UNPREDICTABLE>
   3f440:	addsmi	r6, r8, #109568	; 0x1ac00
   3f444:	blvs	d337bc <tcgetattr@plt+0xd2c060>
   3f448:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3f44c:	andlt	r6, r3, r3, lsr r3
   3f450:	svclt	0x0000bdf0
   3f454:			; <UNDEFINED> instruction: 0x4605b538
   3f458:	stc	7, cr15, [r8, #-796]!	; 0xfffffce4
   3f45c:			; <UNDEFINED> instruction: 0x460428ff
   3f460:	strtmi	sp, [r0], -r1, lsl #16
   3f464:			; <UNDEFINED> instruction: 0x4602bd38
   3f468:	strtmi	r4, [r9], -r5, lsl #16
   3f46c:			; <UNDEFINED> instruction: 0xf7e74478
   3f470:	stccs	14, cr15, [r0], {165}	; 0xa5
   3f474:	strcs	fp, [r1], #-4020	; 0xfffff04c
   3f478:	ldrbtcc	pc, [pc], #79	; 3f480 <tcgetattr@plt+0x37d24>	; <UNPREDICTABLE>
   3f47c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3f480:			; <UNDEFINED> instruction: 0x0001aab8
   3f484:			; <UNDEFINED> instruction: 0x4604b4f0
   3f488:	strmi	r4, [pc], -r7, lsl #26
   3f48c:	cfstrsgt	mvf4, [pc, #-500]	; 3f2a0 <tcgetattr@plt+0x37b44>
   3f490:	stmdbvc	lr!, {r5, sp, lr}
   3f494:	rsbvs	r6, r1, r8, lsr #16
   3f498:	rscvs	r6, r3, r2, lsr #1
   3f49c:			; <UNDEFINED> instruction: 0x61207027
   3f4a0:	cfldr64lt	mvdx7, [r0], #152	; 0x98
   3f4a4:	svclt	0x00004770
   3f4a8:	andeq	sl, r1, r8, lsl #22
   3f4ac:	stmdavs	fp, {r4, r5, sl, ip, sp, pc}
   3f4b0:	stmdavs	sp, {r1, r3, r6, r7, fp, sp, lr}^
   3f4b4:	andvs	r6, r3, ip, lsl #17
   3f4b8:	addvs	r6, r4, r5, asr #32
   3f4bc:	stmdbvs	fp, {r1, r6, r7, sp, lr}
   3f4c0:	stfvce	f6, [r3], {3}
   3f4c4:	blcs	49e8f4 <tcgetattr@plt+0x497198>
   3f4c8:	stmdale	r6, {r1, r8, sl, ip, sp, lr}
   3f4cc:	andscc	r4, r2, r3, lsl #8
   3f4d0:			; <UNDEFINED> instruction: 0xf8032200
   3f4d4:	addmi	r2, r3, #1024	; 0x400
   3f4d8:	ldfltd	f5, [r0], #-1004	; 0xfffffc14
   3f4dc:	svclt	0x00004770
   3f4e0:			; <UNDEFINED> instruction: 0x4604b510
   3f4e4:	strmi	r7, [r8], -r2, ror #25
   3f4e8:			; <UNDEFINED> instruction: 0xf7c84621
   3f4ec:	mcrrne	9, 3, lr, r3, cr2	; <UNPREDICTABLE>
   3f4f0:	stmdacs	r0, {r2, ip, lr, pc}
   3f4f4:	andcs	fp, r1, r4, lsl pc
   3f4f8:	ldclt	0, cr2, [r0, #-8]
   3f4fc:	svc	0x005af7c7
   3f500:	strtmi	r7, [r2], -r1, ror #25
   3f504:	stmdami	r6, {r0, r1, fp, sp, lr}
   3f508:			; <UNDEFINED> instruction: 0xf7e74478
   3f50c:			; <UNDEFINED> instruction: 0xf7c7fe57
   3f510:	tstcs	r0, ip, asr #28
   3f514:	strmi	r4, [r8], -r2, lsl #12
   3f518:	ldmdb	sl, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f51c:	ldclt	0, cr2, [r0, #-8]
   3f520:	andeq	sl, r1, r8, lsr sl
   3f524:			; <UNDEFINED> instruction: 0x4604b530
   3f528:	addlt	r7, r3, r3, lsl #25
   3f52c:	bmi	9115bc <tcgetattr@plt+0x909e60>
   3f530:	stmpl	r2, {r3, r4, r5, r6, sl, lr}
   3f534:	ldmdavs	r2, {r5, r6, r7, sl, fp, ip, sp, lr}
   3f538:			; <UNDEFINED> instruction: 0xf04f9201
   3f53c:	addmi	r0, r3, #0, 4
   3f540:	ldmdacs	r2, {r1, r2, r4, r5, r9, ip, lr, pc}
   3f544:			; <UNDEFINED> instruction: 0xb12bd830
   3f548:	sbceq	pc, r0, #1
   3f54c:	svclt	0x001c2a80
   3f550:	strvc	r2, [r2, #-767]!	; 0xfffffd01
   3f554:	sbcslt	r1, r2, #23040	; 0x5a00
   3f558:	addsmi	r7, r0, #-1577058304	; 0xa2000000
   3f55c:	svclt	0x001854e1
   3f560:	tstle	sl, r0, lsl #10
   3f564:	blcs	1e9f8 <tcgetattr@plt+0x1729c>
   3f568:	strbtmi	sp, [r9], -r6
   3f56c:			; <UNDEFINED> instruction: 0xf7ff4620
   3f570:	stmdacs	r1, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3f574:	andle	r4, sp, r5, lsl #12
   3f578:	bmi	488988 <tcgetattr@plt+0x48122c>
   3f57c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   3f580:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f584:	subsmi	r9, sl, r1, lsl #22
   3f588:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f58c:	strtmi	sp, [r8], -sl, lsl #2
   3f590:	ldclt	0, cr11, [r0, #-12]!
   3f594:			; <UNDEFINED> instruction: 0xf7ff9800
   3f598:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3f59c:	strvc	fp, [r0, #-4008]!	; 0xfffff058
   3f5a0:	strb	sp, [r9, fp, ror #21]!
   3f5a4:	stc	7, cr15, [r4, #-796]!	; 0xfffffce4
   3f5a8:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   3f5ac:	cdp2	7, 8, cr15, cr0, cr7, {7}
   3f5b0:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   3f5b4:	cdp2	7, 7, cr15, cr12, cr7, {7}
   3f5b8:	andeq	r3, r3, r4, ror #12
   3f5bc:	andeq	r0, r0, r8, ror r3
   3f5c0:	andeq	r3, r3, r6, lsl r6
   3f5c4:	andeq	sl, r1, sl, asr #19
   3f5c8:	andeq	sl, r1, r6, lsr #19
   3f5cc:	eorseq	pc, lr, #1073741824	; 0x40000000
   3f5d0:	sbcslt	fp, r2, #8, 10	; 0x2000000
   3f5d4:			; <UNDEFINED> instruction: 0xf04f2a1d
   3f5d8:	mrsvs	r0, SP_svc
   3f5dc:	subvs	r6, r3, r3
   3f5e0:	sbcvs	r6, r3, r3, lsl #1
   3f5e4:	svclt	0x009c7503
   3f5e8:	strbvc	r2, [r3], #770	; 0x302
   3f5ec:			; <UNDEFINED> instruction: 0xf101d910
   3f5f0:	sbcslt	r0, fp, #32, 6	; 0x80000000
   3f5f4:	svclt	0x009c2b0f
   3f5f8:	strbvc	r2, [r3], #771	; 0x303
   3f5fc:			; <UNDEFINED> instruction: 0xf101d908
   3f600:	sbcslt	r0, fp, #16, 6	; 0x40000000
   3f604:	svclt	0x00882b04
   3f608:	stmdale	r4, {r1, sp}
   3f60c:	strbvc	r2, [r3], #772	; 0x304
   3f610:			; <UNDEFINED> instruction: 0xff88f7ff
   3f614:	stclt	0, cr2, [r8, #-0]
   3f618:	blmi	691e80 <tcgetattr@plt+0x68a724>
   3f61c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   3f620:	strmi	fp, [r6], -r7, lsl #1
   3f624:	ldmpl	r3, {r0, r8, r9, sl, fp, sp, pc}^
   3f628:	ldrtmi	r4, [r1], -sp, lsl #12
   3f62c:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   3f630:			; <UNDEFINED> instruction: 0xf04f9305
   3f634:			; <UNDEFINED> instruction: 0xf7c70300
   3f638:	vmlsne.f64	d30, d19, d30
   3f63c:	svclt	0x00882b11
   3f640:	stmdale	ip, {r1, sp}
   3f644:	strmi	r4, [r4], -r2, lsl #12
   3f648:			; <UNDEFINED> instruction: 0x46284639
   3f64c:	stc	7, cr15, [r2], {199}	; 0xc7
   3f650:	strbtvc	r4, [ip], #1584	; 0x630
   3f654:	mrc2	7, 7, pc, cr14, cr15, {7}
   3f658:	andcs	r4, r1, r3, lsl #12
   3f65c:	bmi	29cb10 <tcgetattr@plt+0x2953b4>
   3f660:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   3f664:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f668:	subsmi	r9, sl, r5, lsl #22
   3f66c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f670:	andlt	sp, r7, r1, lsl #2
   3f674:			; <UNDEFINED> instruction: 0xf7c7bdf0
   3f678:	svclt	0x0000ecbc
   3f67c:	andeq	r3, r3, r6, ror r5
   3f680:	andeq	r0, r0, r8, ror r3
   3f684:	andeq	r3, r3, r2, lsr r5
   3f688:	svcmi	0x00f0e92d
   3f68c:	bmi	12c58cc <tcgetattr@plt+0x12be170>
   3f690:	blmi	12d1104 <tcgetattr@plt+0x12c99a8>
   3f694:	ldrbtmi	r4, [sl], #-689	; 0xfffffd4f
   3f698:	strmi	fp, [r2], r9, lsl #1
   3f69c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f6a0:			; <UNDEFINED> instruction: 0xf04f9307
   3f6a4:			; <UNDEFINED> instruction: 0xf0800300
   3f6a8:	svcge	0x00018082
   3f6ac:	ldmibcc	pc!, {r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3f6b0:	strmi	r4, [r0], sp, lsl #12
   3f6b4:	strbmi	lr, [sp, #-6]
   3f6b8:	adcsmi	sp, r5, #1677721601	; 0x64000001
   3f6bc:	adcsmi	sp, r4, #2013265921	; 0x78000001
   3f6c0:	eorle	r4, fp, #38797312	; 0x2500000
   3f6c4:	ldrtmi	r4, [r8], -ip, lsr #12
   3f6c8:	blne	bd720 <tcgetattr@plt+0xb5fc4>
   3f6cc:			; <UNDEFINED> instruction: 0xff7ef7ff
   3f6d0:	eorsle	r2, r5, r0, lsl #16
   3f6d4:	stmdbcs	r4!, {r0, r3, r5, fp, ip, sp, lr}
   3f6d8:	strbmi	sp, [sp, #-493]	; 0xfffffe13
   3f6dc:			; <UNDEFINED> instruction: 0xf7c7d2ed
   3f6e0:	stmdavc	fp!, {r1, r9, sl, fp, sp, lr, pc}^
   3f6e4:	andeq	pc, r1, #8, 2
   3f6e8:	blcs	1f10f84 <tcgetattr@plt+0x1f09828>
   3f6ec:	blcs	182f354 <tcgetattr@plt+0x1827bf8>
   3f6f0:	tstcs	r1, ip, lsl #30
   3f6f4:	stmdavs	r0, {r8, sp}
   3f6f8:	andscc	pc, r3, r0, lsr r8	; <UNPREDICTABLE>
   3f6fc:	orrcs	pc, r0, #201326595	; 0xc000003
   3f700:	svclt	0x000b430b
   3f704:	cmpcs	ip, #19922944	; 0x1300000
   3f708:			; <UNDEFINED> instruction: 0xf8084642
   3f70c:	svclt	0x00083b02
   3f710:	adcsmi	r4, r4, #152, 12	; 0x9800000
   3f714:	msreq	CPSR_s, #79	; 0x4f
   3f718:	bicsle	r7, r3, #19
   3f71c:	andeq	lr, sl, r8, lsr #23
   3f720:	movwcs	r4, #2599	; 0xa27
   3f724:	andcc	pc, r0, r8, lsl #17
   3f728:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   3f72c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f730:	subsmi	r9, sl, r7, lsl #22
   3f734:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f738:	andlt	sp, r9, ip, lsr r1
   3f73c:	svchi	0x00f0e8bd
   3f740:	stmdble	pc, {r1, r2, r5, r7, r9, lr}	; <UNPREDICTABLE>
   3f744:	blne	bd79c <tcgetattr@plt+0xb6040>
   3f748:			; <UNDEFINED> instruction: 0xf7ff4638
   3f74c:	adcmi	pc, r6, #3760	; 0xeb0
   3f750:	movwcs	fp, #3988	; 0xf94
   3f754:	stmdacs	r0, {r0, r8, r9, sp}
   3f758:	movwcs	fp, #3864	; 0xf18
   3f75c:	mvnsle	r2, r0, lsl #22
   3f760:	andsle	r2, r2, r1, lsl #16
   3f764:	mulspl	r6, sp, r8
   3f768:			; <UNDEFINED> instruction: 0x1c6c1b65
   3f76c:			; <UNDEFINED> instruction: 0x4640e7b2
   3f770:	ldrbmi	r7, [sl], -fp, ror #16
   3f774:			; <UNDEFINED> instruction: 0xff50f00a
   3f778:	str	r4, [r0, r0, lsl #13]!
   3f77c:	movwcs	r4, #1600	; 0x640
   3f780:			; <UNDEFINED> instruction: 0xf00a465a
   3f784:	strmi	pc, [r0], r9, asr #30
   3f788:			; <UNDEFINED> instruction: 0xf89de799
   3f78c:	blcs	4b7f0 <tcgetattr@plt+0x44094>
   3f790:			; <UNDEFINED> instruction: 0xf10dd095
   3f794:	ldrmi	r0, [r3], -r3, lsl #4
   3f798:	svcne	0x0001f812
   3f79c:	blne	ff70c3ac <tcgetattr@plt+0xff704c50>
   3f7a0:	blne	bd7c8 <tcgetattr@plt+0xb606c>
   3f7a4:	mulsne	r7, sp, r8
   3f7a8:	ldmle	r4!, {r0, r3, r4, r7, r9, lr}^
   3f7ac:	strmi	lr, [r0], r7, lsl #15
   3f7b0:	ldr	r2, [r5, r0]!
   3f7b4:	ldc	7, cr15, [ip], {199}	; 0xc7
   3f7b8:	strdeq	r3, [r3], -lr
   3f7bc:	andeq	r0, r0, r8, ror r3
   3f7c0:	andeq	r3, r3, sl, ror #8
   3f7c4:	addlt	fp, r2, r0, ror r5
   3f7c8:	strmi	r4, [r8], -r6, lsl #12
   3f7cc:	andls	r4, r1, #12, 12	; 0xc00000
   3f7d0:	ldc	7, cr15, [r8, #796]!	; 0x31c
   3f7d4:	stfnee	f2, [r2], {4}
   3f7d8:			; <UNDEFINED> instruction: 0xf0092000
   3f7dc:	strmi	pc, [r5], -r1, asr #26
   3f7e0:			; <UNDEFINED> instruction: 0xf7c74620
   3f7e4:	blls	baeac <tcgetattr@plt+0xb3750>
   3f7e8:	strmi	r4, [r2], -r1, lsr #12
   3f7ec:			; <UNDEFINED> instruction: 0xf7ff4628
   3f7f0:	strmi	pc, [r4], -fp, asr #30
   3f7f4:	stclne	6, cr4, [r1], #-160	; 0xffffff60
   3f7f8:	ldc2l	0, cr15, [r2, #-36]	; 0xffffffdc
   3f7fc:	strtmi	r4, [r0], -r3, lsl #12
   3f800:	andlt	r6, r2, r3, lsr r0
   3f804:	svclt	0x0000bd70
   3f808:	blmi	892090 <tcgetattr@plt+0x88a934>
   3f80c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   3f810:	ldmpl	r3, {r3, r7, ip, sp, pc}^
   3f814:	ldmdavs	fp, {r2, r9, sl, lr}
   3f818:			; <UNDEFINED> instruction: 0xf04f9307
   3f81c:			; <UNDEFINED> instruction: 0xf7c70300
   3f820:	stmdane	r5!, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
   3f824:	andle	r4, ip, #172, 4	; 0xc000000a
   3f828:	stmdavc	r1!, {r0, r9, sl, fp, sp, pc}
   3f82c:			; <UNDEFINED> instruction: 0xf7ff4630
   3f830:	smlalbtlt	pc, r0, sp, lr	; <UNPREDICTABLE>
   3f834:	blcc	85d8c8 <tcgetattr@plt+0x85616c>
   3f838:	ldmdale	r7, {r1, r2, r3, r4, r6, r8, r9, fp, sp}
   3f83c:	adcmi	r3, r5, #16777216	; 0x1000000
   3f840:	strdcs	sp, [r1], -r3
   3f844:	strcc	lr, [r1], #-19	; 0xffffffed
   3f848:	stmdble	pc, {r0, r2, r5, r7, r9, lr}	; <UNPREDICTABLE>
   3f84c:	blne	bd8a4 <tcgetattr@plt+0xb6148>
   3f850:			; <UNDEFINED> instruction: 0xf7ff4630
   3f854:	adcmi	pc, r5, #1648	; 0x670
   3f858:	movwcs	fp, #3988	; 0xf94
   3f85c:	stmdacs	r0, {r0, r8, r9, sp}
   3f860:	movwcs	fp, #3864	; 0xf18
   3f864:	mvnsle	r2, r0, lsl #22
   3f868:	rscle	r2, r8, r1, lsl #16
   3f86c:	bmi	287874 <tcgetattr@plt+0x280118>
   3f870:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   3f874:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f878:	subsmi	r9, sl, r7, lsl #22
   3f87c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f880:	andlt	sp, r8, r1, lsl #2
   3f884:			; <UNDEFINED> instruction: 0xf7c7bd70
   3f888:	svclt	0x0000ebb4
   3f88c:	andeq	r3, r3, r8, lsl #7
   3f890:	andeq	r0, r0, r8, ror r3
   3f894:	andeq	r3, r3, r2, lsr #6
   3f898:	blmi	10921a0 <tcgetattr@plt+0x108aa44>
   3f89c:	push	{r1, r3, r4, r5, r6, sl, lr}
   3f8a0:	strdlt	r4, [r8], r0
   3f8a4:	ldmpl	r3, {r1, r2, fp, ip, sp, lr}^
   3f8a8:	movwls	r6, #30747	; 0x781b
   3f8ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f8b0:	eorsle	r2, sp, r0, lsl #28
   3f8b4:	svcge	0x00012600
   3f8b8:	ldrtmi	r4, [r5], -r2, lsl #13
   3f8bc:	ldmdbeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3f8c0:			; <UNDEFINED> instruction: 0xf89ae00d
   3f8c4:	ldcne	0, cr3, [r1]
   3f8c8:			; <UNDEFINED> instruction: 0xf1a346a2
   3f8cc:	bcs	17c0154 <tcgetattr@plt+0x17b89f8>
   3f8d0:	strpl	fp, [fp, #3988]!	; 0xf94
   3f8d4:	andls	pc, r6, r5, lsl #16
   3f8d8:	stmdavc	r3!, {r1, r2, r6, r9, sl, lr}
   3f8dc:			; <UNDEFINED> instruction: 0xf106b353
   3f8e0:	strtmi	r0, [r8], -r1, lsl #16
   3f8e4:	ldrbmi	r2, [r4], -r1, lsl #4
   3f8e8:			; <UNDEFINED> instruction: 0xf0094641
   3f8ec:			; <UNDEFINED> instruction: 0xf814fcb9
   3f8f0:	strmi	r1, [r5], -r1, lsl #22
   3f8f4:			; <UNDEFINED> instruction: 0xf7ff4638
   3f8f8:	stmdacs	r0, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   3f8fc:			; <UNDEFINED> instruction: 0xf89ad1e1
   3f900:	cmnlt	r1, r1
   3f904:			; <UNDEFINED> instruction: 0xf7ff4638
   3f908:			; <UNDEFINED> instruction: 0xf814fe0d
   3f90c:	cdpne	15, 0, cr1, cr11, cr1, {0}
   3f910:	movwcs	fp, #7960	; 0x1f18
   3f914:	svclt	0x00182800
   3f918:	blcs	48520 <tcgetattr@plt+0x40dc4>
   3f91c:	stmdacs	r1, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   3f920:			; <UNDEFINED> instruction: 0xf89dd01b
   3f924:	bl	fe967984 <tcgetattr@plt+0xfe960228>
   3f928:			; <UNDEFINED> instruction: 0xf10a0a0a
   3f92c:	strb	r0, [r8, r1, lsl #8]
   3f930:	ldrtmi	r2, [r5], -r1, lsl #2
   3f934:	strtmi	r2, [r8], -r1, lsl #4
   3f938:	ldc2	0, cr15, [r2], {9}
   3f93c:	blmi	648144 <tcgetattr@plt+0x6409e8>
   3f940:	bmi	654f50 <tcgetattr@plt+0x64d7f4>
   3f944:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f948:	blls	2199b8 <tcgetattr@plt+0x21225c>
   3f94c:			; <UNDEFINED> instruction: 0xf04f405a
   3f950:			; <UNDEFINED> instruction: 0xd1200300
   3f954:	pop	{r3, ip, sp, pc}
   3f958:			; <UNDEFINED> instruction: 0xf89d87f0
   3f95c:			; <UNDEFINED> instruction: 0x46021018
   3f960:	ldrtmi	r4, [r1], #-1576	; 0xfffff9d8
   3f964:	ldc2l	0, cr15, [ip], #-36	; 0xffffffdc
   3f968:	mulscc	r8, sp, r8
   3f96c:	cmnlt	fp, r5, lsl #12
   3f970:			; <UNDEFINED> instruction: 0xf1c54430
   3f974:	strmi	r0, [r3], -r1, lsl #24
   3f978:	streq	lr, [r3], -ip, lsl #22
   3f97c:	blls	bd990 <tcgetattr@plt+0xb6234>
   3f980:	mulsne	r8, sp, r8
   3f984:	addsmi	r1, r1, #106496	; 0x1a000
   3f988:	ldclne	8, cr13, [r1], #-984	; 0xfffffc28
   3f98c:	str	r4, [r4, r2, lsr #13]!
   3f990:	strtmi	r4, [r2], r1, asr #12
   3f994:			; <UNDEFINED> instruction: 0xf7c7e7a1
   3f998:	svclt	0x0000eb2c
   3f99c:	strdeq	r3, [r3], -r8
   3f9a0:	andeq	r0, r0, r8, ror r3
   3f9a4:	andeq	r3, r3, r0, asr r2
   3f9a8:	smlalbtlt	r7, r3, r3, ip
   3f9ac:	andcs	r4, r0, r3, lsl #12
   3f9b0:	mlacs	r8, r3, r8, pc	; <UNPREDICTABLE>
   3f9b4:	andcc	r3, r1, r5, lsl r3
   3f9b8:	mvnsle	r2, r0, lsl #20
   3f9bc:			; <UNDEFINED> instruction: 0x46184770
   3f9c0:	svclt	0x00004770
   3f9c4:	stclvc	6, cr4, [r0], {3}
   3f9c8:	ldrbtlt	fp, [r0], #448	; 0x1c0
   3f9cc:	svclt	0x00181c4f
   3f9d0:			; <UNDEFINED> instruction: 0xb1a12701
   3f9d4:	tstcc	r5, #0
   3f9d8:	and	r4, r0, r2, lsl #12
   3f9dc:			; <UNDEFINED> instruction: 0x7cdcb966
   3f9e0:			; <UNDEFINED> instruction: 0xf8133201
   3f9e4:	addsmi	r5, r1, #256	; 0x100
   3f9e8:			; <UNDEFINED> instruction: 0x2600bf14
   3f9ec:	streq	pc, [r1], -r7
   3f9f0:	strtmi	r3, [r8], #-789	; 0xfffffceb
   3f9f4:	mvnsle	r2, r0, lsl #24
   3f9f8:			; <UNDEFINED> instruction: 0x4770bcf0
   3f9fc:			; <UNDEFINED> instruction: 0x46084770
   3fa00:	svclt	0x0000e7fa
   3fa04:	svcmi	0x00f0e92d
   3fa08:	stmdavc	r3, {r0, r1, r7, ip, sp, pc}
   3fa0c:	subsle	r2, r6, r0, lsl #22
   3fa10:			; <UNDEFINED> instruction: 0xf04f4b2d
   3fa14:	strmi	r0, [r7], -r0, lsl #18
   3fa18:			; <UNDEFINED> instruction: 0xf04f46c8
   3fa1c:	ldrbtmi	r0, [fp], #-2837	; 0xfffff4eb
   3fa20:			; <UNDEFINED> instruction: 0xf8cd9301
   3fa24:			; <UNDEFINED> instruction: 0xf1099000
   3fa28:	strbmi	r0, [r0], -r1, lsl #18
   3fa2c:			; <UNDEFINED> instruction: 0x46492215
   3fa30:			; <UNDEFINED> instruction: 0xf009463d
   3fa34:	blx	33ea92 <tcgetattr@plt+0x337336>
   3fa38:			; <UNDEFINED> instruction: 0xf815fa09
   3fa3c:			; <UNDEFINED> instruction: 0xf1aa1b01
   3fa40:	strmi	r0, [r4], #-1045	; 0xfffffbeb
   3fa44:	strtmi	r4, [r0], -r0, lsl #13
   3fa48:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
   3fa4c:	cdpls	3, 0, cr11, cr1, cr0, {0}
   3fa50:	mul	r0, r7, r8
   3fa54:	eorvs	ip, r0, pc, lsl #28
   3fa58:	mulgt	r4, r6, r8
   3fa5c:	rsbvs	r6, r1, r0, lsr r8
   3fa60:	rscvs	r6, r3, r2, lsr #1
   3fa64:	and	pc, r0, r4, lsl #17
   3fa68:			; <UNDEFINED> instruction: 0xf8846120
   3fa6c:	ldmdavc	r9!, {r2, r4, lr, pc}^
   3fa70:	stmdbcs	r0, {r0, r1, r2, r3, r5, r9, sl, lr}
   3fa74:	stmdbls	r0, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   3fa78:	strbmi	r3, [r0], -r2, lsl #2
   3fa7c:			; <UNDEFINED> instruction: 0xf0092215
   3fa80:	movwcs	pc, #3055	; 0xbef	; <UNPREDICTABLE>
   3fa84:			; <UNDEFINED> instruction: 0xf88a4482
   3fa88:	andlt	r3, r3, r3, lsl r0
   3fa8c:	svchi	0x00f0e8bd
   3fa90:	orrlt	r7, r1, r9, ror r8
   3fa94:			; <UNDEFINED> instruction: 0xf7ff4620
   3fa98:			; <UNDEFINED> instruction: 0xf815fd45
   3fa9c:	blx	fec476a8 <tcgetattr@plt+0xfec3ff4c>
   3faa0:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
   3faa4:	svclt	0x00082900
   3faa8:	blcs	486b0 <tcgetattr@plt+0x40f54>
   3faac:	stmdacs	r1, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   3fab0:	strtmi	fp, [pc], -r8, lsl #30
   3fab4:	stcvc	0, cr13, [r7], #884	; 0x374
   3fab8:			; <UNDEFINED> instruction: 0x1c7d1bef
   3fabc:	ldrmi	lr, [sl], r7, asr #15
   3fac0:	ldrmi	r2, [r8], r1, lsl #2
   3fac4:	svclt	0x0000e7d9
   3fac8:	andeq	sl, r1, r6, ror r5
   3facc:	cfstr64vc	mvdx11, [r1], {112}	; 0x70
   3fad0:	strcs	fp, [r0], -r1, ror #3
   3fad4:	ldrtmi	r4, [r5], -r4, lsl #12
   3fad8:			; <UNDEFINED> instruction: 0x46284431
   3fadc:			; <UNDEFINED> instruction: 0xf0092201
   3fae0:	fstmiaxvc	r2!, {d31-d125}	;@ Deprecated
   3fae4:	ldrcc	r4, [r5], #-1569	; 0xfffff9df
   3fae8:	ldrtmi	r4, [r0], #-1541	; 0xfffff9fb
   3faec:	b	cfda10 <tcgetattr@plt+0xcf62b4>
   3faf0:	stccc	8, cr15, [r2], {20}
   3faf4:	cfstrdvc	mvd4, [r1], #120	; 0x78
   3faf8:	mvnle	r2, r0, lsl #18
   3fafc:			; <UNDEFINED> instruction: 0x46281c71
   3fb00:			; <UNDEFINED> instruction: 0xf0092201
   3fb04:	andcs	pc, r0, #177152	; 0x2b400
   3fb08:	cfldr64lt	mvdx5, [r0, #-520]!	; 0xfffffdf8
   3fb0c:	tstcs	r1, lr, lsl #12
   3fb10:			; <UNDEFINED> instruction: 0xe7f44635
   3fb14:	blmi	a123b4 <tcgetattr@plt+0xa0ac58>
   3fb18:	ldrblt	r4, [r0, #1146]!	; 0x47a
   3fb1c:	stmdavc	r1, {r0, r3, r7, ip, sp, pc}
   3fb20:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3fb24:			; <UNDEFINED> instruction: 0xf04f9307
   3fb28:	stmdbcs	r0, {r8, r9}
   3fb2c:	stcge	0, cr13, [r1, #-236]	; 0xffffff14
   3fb30:	strcs	r4, [r0], -r7, lsl #12
   3fb34:	ldclne	6, cr4, [ip], #-160	; 0xffffff60
   3fb38:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
   3fb3c:	ldmdavc	fp!, {r4, r5, r7, r8, ip, sp, pc}
   3fb40:			; <UNDEFINED> instruction: 0x46277879
   3fb44:	svclt	0x00182b7f
   3fb48:	svclt	0x00882b1f
   3fb4c:	stmdbcs	r0, {r0, r9, sl, ip, sp}
   3fb50:	bmi	6b4318 <tcgetattr@plt+0x6acbbc>
   3fb54:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   3fb58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3fb5c:	subsmi	r9, sl, r7, lsl #22
   3fb60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3fb64:	ldrtmi	sp, [r0], -r1, lsr #2
   3fb68:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   3fb6c:	cmnlt	r1, r9, ror r8
   3fb70:			; <UNDEFINED> instruction: 0xf7ff4628
   3fb74:			; <UNDEFINED> instruction: 0xf814fcd7
   3fb78:	cdpne	15, 0, cr1, cr11, cr1, {0}
   3fb7c:	movwcs	fp, #7960	; 0x1f18
   3fb80:	svclt	0x00182800
   3fb84:	blcs	4878c <tcgetattr@plt+0x41030>
   3fb88:	stmdacs	r1, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   3fb8c:			; <UNDEFINED> instruction: 0xf89dd004
   3fb90:	blne	ffa1bbf0 <tcgetattr@plt+0xffa14494>
   3fb94:			; <UNDEFINED> instruction: 0xe7d21c7c
   3fb98:	mulscc	r8, sp, r8
   3fb9c:	ldrmi	r4, [lr], #-1575	; 0xfffff9d9
   3fba0:	bicle	r2, r7, r0, lsl #18
   3fba4:			; <UNDEFINED> instruction: 0x460ee7d5
   3fba8:			; <UNDEFINED> instruction: 0xf7c7e7d3
   3fbac:	svclt	0x0000ea22
   3fbb0:	andeq	r3, r3, ip, ror r0
   3fbb4:	andeq	r0, r0, r8, ror r3
   3fbb8:	andeq	r3, r3, lr, lsr r0
   3fbbc:	mvnsmi	lr, sp, lsr #18
   3fbc0:	strmi	r4, [r4], -sp, lsl #12
   3fbc4:			; <UNDEFINED> instruction: 0xffa6f7ff
   3fbc8:	eorle	r4, r2, #168, 4	; 0x8000000a
   3fbcc:	strtmi	r4, [r0], -r6, lsl #12
   3fbd0:	bl	fee7daf4 <tcgetattr@plt+0xfee76398>
   3fbd4:	strmi	r1, [r0], fp, ror #24
   3fbd8:	strbmi	r1, [r0], #-2968	; 0xfffff468
   3fbdc:	blx	1fbc0a <tcgetattr@plt+0x1f44ae>
   3fbe0:	cdpne	6, 6, cr4, cr12, cr1, {1}
   3fbe4:	blne	fe9514f4 <tcgetattr@plt+0xfe949d98>
   3fbe8:	strmi	r4, [r7], -r4, asr #8
   3fbec:	ldmib	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fbf0:	mvnscc	pc, #8, 2
   3fbf4:	ldrtmi	r4, [fp], #-1084	; 0xfffffbc4
   3fbf8:			; <UNDEFINED> instruction: 0xf8032220
   3fbfc:	adcmi	r2, r3, #1, 30
   3fc00:	blne	febb43f4 <tcgetattr@plt+0xfebacc98>
   3fc04:	movwcs	r4, #1208	; 0x4b8
   3fc08:			; <UNDEFINED> instruction: 0xf8084638
   3fc0c:	pop	{r0, r2, ip, sp}
   3fc10:			; <UNDEFINED> instruction: 0x462081f0
   3fc14:	ldrhmi	lr, [r0, #141]!	; 0x8d
   3fc18:	bllt	11fbc44 <tcgetattr@plt+0x11f44e8>
   3fc1c:			; <UNDEFINED> instruction: 0x460eb5f8
   3fc20:	mrc2	7, 7, pc, cr0, cr15, {7}
   3fc24:	strmi	r7, [r7], -r3, asr #25
   3fc28:	ldfvcp	f3, [r5], #460	; 0x1cc
   3fc2c:	addsmi	r4, sp, #4, 12	; 0x400000
   3fc30:	strtmi	r4, [sl], -r0, lsr #12
   3fc34:	ldreq	pc, [r5], #-260	; 0xfffffefc
   3fc38:	tstle	r2, r1, lsr r6
   3fc3c:	ldmib	sl!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fc40:	stfvcp	f3, [r3], #256	; 0x100
   3fc44:	mvnsle	r2, r0, lsl #22
   3fc48:			; <UNDEFINED> instruction: 0x4638461c
   3fc4c:	stmdb	r4!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3fc50:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   3fc54:	strcs	r4, [r1], #-1592	; 0xfffff9c8
   3fc58:	ldmdb	lr, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3fc5c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   3fc60:			; <UNDEFINED> instruction: 0x4605b538
   3fc64:	strmi	r6, [ip], -r0, lsl #20
   3fc68:			; <UNDEFINED> instruction: 0xf80af7e8
   3fc6c:	andle	r4, r8, r4, lsl #5
   3fc70:			; <UNDEFINED> instruction: 0xf7eb6820
   3fc74:			; <UNDEFINED> instruction: 0xb118febb
   3fc78:	ldrhtmi	lr, [r8], -sp
   3fc7c:	cdplt	7, 11, cr15, cr12, cr11, {7}
   3fc80:	bvs	a6f168 <tcgetattr@plt+0xa67a0c>
   3fc84:			; <UNDEFINED> instruction: 0xf7e72100
   3fc88:	ldrb	pc, [r1, r5, ror #31]!	; <UNPREDICTABLE>
   3fc8c:	bvs	659ea0 <tcgetattr@plt+0x652744>
   3fc90:	stcllt	7, cr15, [r8], {232}	; 0xe8
   3fc94:	stmvs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   3fc98:	bvs	a6c8b4 <tcgetattr@plt+0xa65158>
   3fc9c:			; <UNDEFINED> instruction: 0xf9a0f7e8
   3fca0:	cmnlt	fp, fp, lsr #22
   3fca4:	bvs	ffb08cac <tcgetattr@plt+0xffb01550>
   3fca8:	eorvs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3fcac:	ldmdavs	r0!, {r0, sl, ip, sp}
   3fcb0:	ldmdb	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fcb4:			; <UNDEFINED> instruction: 0xf7c74630
   3fcb8:	blvs	b3a180 <tcgetattr@plt+0xb32a24>
   3fcbc:	ldmle	r2!, {r0, r1, r5, r7, r9, lr}^
   3fcc0:			; <UNDEFINED> instruction: 0xf7c76ae8
   3fcc4:	bvs	fea7a174 <tcgetattr@plt+0xfea72a18>
   3fcc8:	stmdb	r6!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fccc:			; <UNDEFINED> instruction: 0xf7c76a68
   3fcd0:	strtmi	lr, [r8], -r4, lsr #18
   3fcd4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3fcd8:	ldmdblt	ip, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fcdc:	svclt	0x0000bd70
   3fce0:	mvnsmi	lr, sp, lsr #18
   3fce4:	bmi	f11540 <tcgetattr@plt+0xf09de4>
   3fce8:	blmi	f2bf18 <tcgetattr@plt+0xf247bc>
   3fcec:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
   3fcf0:	andcs	r4, r1, pc, lsl #12
   3fcf4:	ldmpl	r3, {r2, r4, r5, r8, sp}^
   3fcf8:	ldrdhi	pc, [r0], -r6
   3fcfc:	movwls	r6, #38939	; 0x981b
   3fd00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3fd04:	blx	fe37bd30 <tcgetattr@plt+0xfe3745d4>
   3fd08:			; <UNDEFINED> instruction: 0x46044639
   3fd0c:			; <UNDEFINED> instruction: 0xf84060b0
   3fd10:			; <UNDEFINED> instruction: 0xf7cd8b04
   3fd14:	vstrcs.16	s30, [r0, #-110]	; 0xffffff92	; <UNPREDICTABLE>
   3fd18:	qdaddcs	sp, r3, r6
   3fd1c:			; <UNDEFINED> instruction: 0xf7c84628
   3fd20:	stmdacs	r0, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   3fd24:	stmdami	sp!, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
   3fd28:			; <UNDEFINED> instruction: 0xf0094478
   3fd2c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   3fd30:	blcs	587b8 <tcgetattr@plt+0x5105c>
   3fd34:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, r8, ip, lr, pc}
   3fd38:			; <UNDEFINED> instruction: 0xf0094478
   3fd3c:	rsbvs	pc, r0, #741376	; 0xb5000
   3fd40:	strbmi	r4, [r0], -r8, lsr #28
   3fd44:	bmi	a921ec <tcgetattr@plt+0xa8aa90>
   3fd48:	blmi	a90f48 <tcgetattr@plt+0xa897ec>
   3fd4c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   3fd50:	strne	lr, [r3], -sp, asr #19
   3fd54:	andls	r4, r1, #2063597568	; 0x7b000000
   3fd58:	strcs	r9, [r3], -r0, lsl #6
   3fd5c:	bmi	9aa984 <tcgetattr@plt+0x9a3228>
   3fd60:	movwvs	lr, #22989	; 0x59cd
   3fd64:	blmi	951610 <tcgetattr@plt+0x949eb4>
   3fd68:	strls	r4, [r2], #-1146	; 0xfffffb86
   3fd6c:			; <UNDEFINED> instruction: 0xf7e8447b
   3fd70:	strtmi	pc, [r9], -r3, lsl #16
   3fd74:			; <UNDEFINED> instruction: 0xf7e86220
   3fd78:	bvs	87df1c <tcgetattr@plt+0x8767c0>
   3fd7c:			; <UNDEFINED> instruction: 0xf882f7e8
   3fd80:			; <UNDEFINED> instruction: 0xf7e86a20
   3fd84:	bmi	7be4b8 <tcgetattr@plt+0x7b6d5c>
   3fd88:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   3fd8c:	ldmpl	r3, {r3, fp, ip, pc}^
   3fd90:	blls	299e00 <tcgetattr@plt+0x2926a4>
   3fd94:			; <UNDEFINED> instruction: 0xf04f405a
   3fd98:	tstle	r8, r0, lsl #6
   3fd9c:	pop	{r1, r3, ip, sp, pc}
   3fda0:	strdcs	r8, [r6, #-16]
   3fda4:			; <UNDEFINED> instruction: 0xf7c84628
   3fda8:			; <UNDEFINED> instruction: 0xf009ffa9
   3fdac:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
   3fdb0:	blcs	58838 <tcgetattr@plt+0x510dc>
   3fdb4:	stmiavs	fp!, {r0, r1, r2, r3, r4, r5, r7, ip, lr, pc}
   3fdb8:			; <UNDEFINED> instruction: 0xf0096818
   3fdbc:	rsbvs	pc, r0, #479232	; 0x75000
   3fdc0:	stmdami	pc, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   3fdc4:			; <UNDEFINED> instruction: 0xf0094478
   3fdc8:	adcvs	pc, r0, #454656	; 0x6f000
   3fdcc:			; <UNDEFINED> instruction: 0xf7c7e7b3
   3fdd0:	svclt	0x0000e910
   3fdd4:	andeq	r2, r3, r6, lsr #29
   3fdd8:	andeq	r0, r0, r8, ror r3
   3fddc:	muleq	r1, ip, r2
   3fde0:	andeq	sl, r1, r4, ror r2
   3fde4:	muleq	r3, ip, r6
   3fde8:			; <UNDEFINED> instruction: 0x000321b8
   3fdec:			; <UNDEFINED> instruction: 0x000003bf
   3fdf0:	andeq	r0, r0, sp, lsr #1
   3fdf4:	ldrdeq	r0, [r0], -r1
   3fdf8:	andeq	r0, r0, r1, lsl r1
   3fdfc:	andeq	r2, r3, sl, lsl #28
   3fe00:	andeq	sl, r1, r0, lsl #4
   3fe04:			; <UNDEFINED> instruction: 0x4616b570
   3fe08:	addlt	r4, r2, sl, lsl sl
   3fe0c:			; <UNDEFINED> instruction: 0x460d4b1a
   3fe10:	stmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
   3fe14:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3fe18:			; <UNDEFINED> instruction: 0xf04f9301
   3fe1c:			; <UNDEFINED> instruction: 0xf7eb0300
   3fe20:	strmi	pc, [r4], -r5, ror #27
   3fe24:	stmdavs	r8!, {r3, r5, r8, ip, sp, pc}
   3fe28:			; <UNDEFINED> instruction: 0xf7c64631
   3fe2c:	cmnlt	r0, r4, asr #31
   3fe30:	bmi	4c7e3c <tcgetattr@plt+0x4c06e0>
   3fe34:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   3fe38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3fe3c:	subsmi	r9, sl, r1, lsl #22
   3fe40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3fe44:	andlt	sp, r2, r3, lsl r1
   3fe48:			; <UNDEFINED> instruction: 0x4669bd70
   3fe4c:			; <UNDEFINED> instruction: 0xf7eb4620
   3fe50:	strmi	pc, [r4], -pc, lsl #27
   3fe54:			; <UNDEFINED> instruction: 0xf7c74630
   3fe58:	stmdbls	r0, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
   3fe5c:			; <UNDEFINED> instruction: 0x46034632
   3fe60:			; <UNDEFINED> instruction: 0xf7c74620
   3fe64:	stmdacc	r0, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   3fe68:	andcs	fp, r1, r8, lsl pc
   3fe6c:			; <UNDEFINED> instruction: 0xf7c7e7e1
   3fe70:	svclt	0x0000e8c0
   3fe74:	andeq	r2, r3, r4, lsl #27
   3fe78:	andeq	r0, r0, r8, ror r3
   3fe7c:	andeq	r2, r3, lr, asr sp
   3fe80:	svcmi	0x00f0e92d
   3fe84:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
   3fe88:	ldrmi	r8, [r3], r2, lsl #22
   3fe8c:	stmdbmi	r3, {r3, fp, sp, lr}^
   3fe90:	ldrbtmi	r4, [r9], #-2883	; 0xfffff4bd
   3fe94:	vrshrn.i64	d6, q1, #19
   3fe98:	stmiapl	fp, {r2, r4, r8, sl, fp, lr}^
   3fe9c:	strbmi	pc, [r0], #-2269	; 0xfffff723	; <UNPREDICTABLE>
   3fea0:			; <UNDEFINED> instruction: 0xf8cd681b
   3fea4:			; <UNDEFINED> instruction: 0xf04f340c
   3fea8:	ldmvs	r3, {r8, r9}^
   3feac:			; <UNDEFINED> instruction: 0x9010f8d2
   3feb0:	bcc	47b6d8 <tcgetattr@plt+0x473f7c>
   3feb4:	ldc2	7, cr15, [sl, #940]	; 0x3ac
   3feb8:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
   3febc:	stmdacs	r0, {r0, r8, r9, ip, pc}
   3fec0:	svcge	0x0002d047
   3fec4:			; <UNDEFINED> instruction: 0xf7eb4639
   3fec8:			; <UNDEFINED> instruction: 0x4606fd53
   3fecc:	suble	r2, r0, r0, lsl #24
   3fed0:	andeq	lr, r4, #9216	; 0x2400
   3fed4:	bmi	d646dc <tcgetattr@plt+0xd5cf80>
   3fed8:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   3fedc:			; <UNDEFINED> instruction: 0x4604683b
   3fee0:	strmi	r4, [r3], #-1146	; 0xfffffb86
   3fee4:	bcs	fe47b70c <tcgetattr@plt+0xfe473fb0>
   3fee8:	svclt	0x0008429c
   3feec:	andsle	r2, pc, r0
   3fef0:	andcs	r4, r0, r5, lsr #12
   3fef4:	ldmdavs	fp!, {r2, sp, lr, pc}
   3fef8:	ldrtmi	r4, [r3], #-1580	; 0xfffff9d4
   3fefc:	mulsle	r4, sp, r2
   3ff00:	strtmi	r7, [ip], -r9, lsr #16
   3ff04:	stmdbcs	sl, {r0, r8, sl, ip, sp}
   3ff08:			; <UNDEFINED> instruction: 0xf5c0d00f
   3ff0c:	blcs	198d14 <tcgetattr@plt+0x1915b8>
   3ff10:	movwcs	sp, #2545	; 0x9f1
   3ff14:	andcs	r4, r9, #64, 8	; 0x40000000
   3ff18:			; <UNDEFINED> instruction: 0xf00a462c
   3ff1c:	ldmdavs	fp!, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   3ff20:	addsmi	r4, sp, #855638016	; 0x33000000
   3ff24:	andeq	lr, r8, r0, lsr #23
   3ff28:	ldrbmi	sp, [r0, #-490]	; 0xfffffe16
   3ff2c:	ldrbmi	fp, [r0], -r8, lsr #30
   3ff30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ff34:	andcc	pc, r0, r8, lsl #16
   3ff38:	mulcc	r0, r8, r8
   3ff3c:	ldmdavs	fp!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}
   3ff40:	addsmi	r4, ip, #855638016	; 0x33000000
   3ff44:	bls	73f60 <tcgetattr@plt+0x6c804>
   3ff48:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   3ff4c:	strbmi	r3, [sl, #-1025]	; 0xfffffbff
   3ff50:	bmi	5f4680 <tcgetattr@plt+0x5ecf24>
   3ff54:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   3ff58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ff5c:	strcc	pc, [ip], #-2269	; 0xfffff723
   3ff60:			; <UNDEFINED> instruction: 0xf04f405a
   3ff64:	tstle	r6, r0, lsl #6
   3ff68:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
   3ff6c:	blhi	fb268 <tcgetattr@plt+0xf3b0c>
   3ff70:	svchi	0x00f0e8bd
   3ff74:	bne	47b7dc <tcgetattr@plt+0x474080>
   3ff78:	ldrbmi	r4, [r8], -sl, asr #12
   3ff7c:			; <UNDEFINED> instruction: 0xf7ee2300
   3ff80:	stcls	13, cr15, [r1, #-396]	; 0xfffffe74
   3ff84:	strbmi	r4, [r3], -sl, lsl #18
   3ff88:	bcs	fe47b7f0 <tcgetattr@plt+0xfe474094>
   3ff8c:	stmdapl	r9!, {r3, r4, r6, r9, sl, lr}^
   3ff90:			; <UNDEFINED> instruction: 0xf83af7f0
   3ff94:			; <UNDEFINED> instruction: 0xf7c7e7d3
   3ff98:	svclt	0x0000e82c
   3ff9c:	andeq	r2, r3, r2, lsl #26
   3ffa0:	andeq	r0, r0, r8, ror r3
   3ffa4:	ldrdeq	r2, [r3], -sl
   3ffa8:	ldrdeq	r9, [r1], -r4
   3ffac:	andeq	r2, r3, lr, lsr ip
   3ffb0:	andeq	r0, r0, r4, asr #6
   3ffb4:	stmdavs	sl, {r0, r1, fp, sp, lr}
   3ffb8:	ldmvs	r1, {r3, r4, r7, fp, sp, lr}
   3ffbc:	stmdale	r6, {r3, r7, r9, lr}
   3ffc0:	ldmdavs	r1, {r0, r1, r8, r9, ip, lr, pc}
   3ffc4:			; <UNDEFINED> instruction: 0xf7c66818
   3ffc8:	andcs	fp, r1, fp, lsr #30
   3ffcc:			; <UNDEFINED> instruction: 0xf04f4770
   3ffd0:			; <UNDEFINED> instruction: 0x477030ff
   3ffd4:	stmdavs	sl, {r0, r1, fp, sp, lr}
   3ffd8:	ldmdavs	r1, {r3, r4, r6, fp, sp, lr}^
   3ffdc:	stmdale	r6, {r3, r7, r9, lr}
   3ffe0:	ldmdavs	r1, {r0, r1, r8, r9, ip, lr, pc}
   3ffe4:			; <UNDEFINED> instruction: 0xf7c66818
   3ffe8:	andcs	fp, r1, fp, lsl pc
   3ffec:			; <UNDEFINED> instruction: 0xf04f4770
   3fff0:			; <UNDEFINED> instruction: 0x477030ff
   3fff4:	stmdavs	fp, {r1, fp, sp, lr}
   3fff8:	ldmdavs	r9, {r4, fp, sp, lr}
   3fffc:	svclt	0x0010f7c6
   40000:	svcmi	0x00f0e92d
   40004:			; <UNDEFINED> instruction: 0xf8d0b085
   40008:	bge	3e0030 <tcgetattr@plt+0x3d88d4>
   4000c:	ldrdls	pc, [r0], -r0
   40010:	bleq	7c154 <tcgetattr@plt+0x749f8>
   40014:			; <UNDEFINED> instruction: 0x460e9b10
   40018:	ldrdvc	pc, [r0], -r8	; <UNPREDICTABLE>
   4001c:	bllt	7a758 <tcgetattr@plt+0x72ffc>
   40020:			; <UNDEFINED> instruction: 0xf7e84638
   40024:	ldmib	sp, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
   40028:	cfstr32cs	mvfx4, [r0, #-56]	; 0xffffffc8
   4002c:	mrrccs	15, 0, fp, r0, cr8
   40030:	stccs	0, cr13, [r0, #-312]	; 0xfffffec8
   40034:	svclt	0x00084682
   40038:	andsle	r2, sp, #20736	; 0x5100
   4003c:	svclt	0x00082d00
   40040:	eorsle	r2, r4, sp, lsl #24
   40044:	svclt	0x00082d00
   40048:	tstle	ip, r4, asr #24
   4004c:	ldrtmi	r4, [r8], -lr, lsr #18
   40050:			; <UNDEFINED> instruction: 0xf8cd4632
   40054:	ldrbtmi	fp, [r9], #-8
   40058:	strmi	lr, [r0, #-2509]	; 0xfffff633
   4005c:	cdp2	7, 5, cr15, cr0, cr7, {7}
   40060:			; <UNDEFINED> instruction: 0xf7e74638
   40064:			; <UNDEFINED> instruction: 0xf1baff0f
   40068:	eorsle	r0, ip, r0, lsl #30
   4006c:			; <UNDEFINED> instruction: 0xf0084648
   40070:	andlt	pc, r5, pc, asr fp	; <UNPREDICTABLE>
   40074:	svchi	0x00f0e8bd
   40078:	svclt	0x00082d00
   4007c:	tstle	r2, r4, ror #24
   40080:			; <UNDEFINED> instruction: 0xf7e74638
   40084:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   40088:	ldrtmi	r4, [r2], -lr, lsl #10
   4008c:	strmi	lr, [r0, #-2509]	; 0xfffff633
   40090:	strbmi	r4, [r0], -r1, lsl #12
   40094:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
   40098:			; <UNDEFINED> instruction: 0xf7e74638
   4009c:			; <UNDEFINED> instruction: 0xf1bafef3
   400a0:	mvnle	r0, r0, lsl #30
   400a4:	stccs	0, cr14, [r0, #-124]	; 0xffffff84
   400a8:	ldclcs	15, cr11, [r0], #-32	; 0xffffffe0
   400ac:			; <UNDEFINED> instruction: 0x4638d1db
   400b0:	stc2l	7, cr15, [r6, #924]!	; 0x39c
   400b4:	stmdavs	r0, {r2, r9, sl, lr}
   400b8:	ldc2	7, cr15, [r8], {235}	; 0xeb
   400bc:	sbcsle	r2, r5, r0, lsl #16
   400c0:	ldrtmi	r6, [r0], -r3, lsr #16
   400c4:	ldrdcs	pc, [r4], -r8	; <UNPREDICTABLE>
   400c8:			; <UNDEFINED> instruction: 0xf7e82100
   400cc:	strb	pc, [sp, r3, asr #30]	; <UNPREDICTABLE>
   400d0:	ldrtmi	r4, [r2], -lr, lsl #18
   400d4:			; <UNDEFINED> instruction: 0xf8cd4638
   400d8:	ldrbtmi	fp, [r9], #-8
   400dc:	strmi	lr, [r0, #-2509]	; 0xfffff633
   400e0:	cdp2	7, 0, cr15, cr14, cr7, {7}
   400e4:	ldrbmi	lr, [r0], -r2, asr #15
   400e8:	stc2l	7, cr15, [lr], #-940	; 0xfffffc54
   400ec:	adcsle	r2, sp, r0, lsl #16
   400f0:			; <UNDEFINED> instruction: 0xf7e84638
   400f4:			; <UNDEFINED> instruction: 0xf8d9f813
   400f8:			; <UNDEFINED> instruction: 0xf0433030
   400fc:			; <UNDEFINED> instruction: 0xf8c90301
   40100:	andlt	r3, r5, r0, lsr r0
   40104:	svchi	0x00f0e8bd
   40108:			; <UNDEFINED> instruction: 0xfffffc07
   4010c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   40110:	addlt	fp, r5, r0, lsr r5
   40114:			; <UNDEFINED> instruction: 0xf8d46804
   40118:			; <UNDEFINED> instruction: 0xb11441d4
   4011c:	addmi	r6, r5, #10813440	; 0xa50000
   40120:	andlt	sp, r5, r1
   40124:	strcs	fp, [r0, #-3376]	; 0xfffff2d0
   40128:	movwcs	lr, #2509	; 0x9cd
   4012c:	strtmi	r4, [fp], -r0, lsr #12
   40130:	strls	r4, [r2, #-1578]	; 0xfffff9d6
   40134:			; <UNDEFINED> instruction: 0xff64f7ff
   40138:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   4013c:	push	{r1, r8, r9, fp, sp, lr}
   40140:			; <UNDEFINED> instruction: 0x46044ff0
   40144:	strmi	fp, [r8], r9, lsl #1
   40148:			; <UNDEFINED> instruction: 0xb16a469a
   4014c:	bvs	ff909554 <tcgetattr@plt+0xff901df8>
   40150:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   40154:	ldmdavs	r0!, {r0, r8, sl, ip, sp}
   40158:	cdp	7, 13, cr15, cr14, cr6, {6}
   4015c:			; <UNDEFINED> instruction: 0xf7c64630
   40160:	blvs	93bcd8 <tcgetattr@plt+0x93457c>
   40164:	ldmle	r2!, {r0, r1, r3, r5, r7, r9, lr}^
   40168:			; <UNDEFINED> instruction: 0xf7c66ae0
   4016c:	movwcs	lr, #3798	; 0xed6
   40170:	stmib	r4, {r0, r2, r3, r4, r9, sl, lr}^
   40174:	eor	r3, r2, fp, lsl #6
   40178:	ldrdeq	lr, [fp, -r4]
   4017c:			; <UNDEFINED> instruction: 0xf0093101
   40180:			; <UNDEFINED> instruction: 0xf8d4f86f
   40184:	tstcs	ip, r0, lsr r0
   40188:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   4018c:	strmi	r6, [r7], -r3, lsr #6
   40190:	andcs	r6, r1, r0, ror #5
   40194:			; <UNDEFINED> instruction: 0xf844f009
   40198:	strtmi	r4, [r8], -r6, lsl #12
   4019c:	eorvs	pc, r9, r7, asr #16
   401a0:	blx	ff87e156 <tcgetattr@plt+0xff8769fa>
   401a4:			; <UNDEFINED> instruction: 0xf880f009
   401a8:			; <UNDEFINED> instruction: 0x46034631
   401ac:			; <UNDEFINED> instruction: 0xf8414628
   401b0:			; <UNDEFINED> instruction: 0xf7eb3b08
   401b4:			; <UNDEFINED> instruction: 0x4628fbdd
   401b8:	blx	ff5fe16e <tcgetattr@plt+0xff5f6a12>
   401bc:			; <UNDEFINED> instruction: 0x46286070
   401c0:	blx	ff77e176 <tcgetattr@plt+0xff776a1a>
   401c4:	strmi	r2, [r5], -r4, lsl #4
   401c8:	bicsle	r2, r5, r0, lsl #16
   401cc:	svceq	0x0001f1b8
   401d0:			; <UNDEFINED> instruction: 0xf1b8d066
   401d4:	rsbsle	r0, r3, r2, lsl #30
   401d8:	svceq	0x0000f1b8
   401dc:	stcne	0, cr13, [r0, #-416]!	; 0xfffffe60
   401e0:	cdp2	7, 10, cr15, cr4, cr12, {6}
   401e4:	subsle	r2, r8, r0, lsl #16
   401e8:	ldmib	r4, {r0, r1, r5, r7, r8, fp, sp, lr}^
   401ec:	movwls	r5, #31491	; 0x7b03
   401f0:	blcs	5ae84 <tcgetattr@plt+0x53728>
   401f4:	ldrbmi	sp, [r3], -lr, asr #32
   401f8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   401fc:	strtmi	r4, [r1], sl, lsr #13
   40200:			; <UNDEFINED> instruction: 0xf8d9461d
   40204:			; <UNDEFINED> instruction: 0xf853302c
   40208:	stmdavs	r0!, {r3, r5, lr}
   4020c:	blx	ffbfe1c2 <tcgetattr@plt+0xffbf6a66>
   40210:	ldrmi	r2, [sl], -r0, lsl #6
   40214:			; <UNDEFINED> instruction: 0x46074619
   40218:			; <UNDEFINED> instruction: 0xb3af4618
   4021c:	stc2l	7, cr15, [lr], #872	; 0x368
   40220:	ldrbmi	r9, [r2], -r7, lsl #22
   40224:	movwls	r2, #256	; 0x100
   40228:			; <UNDEFINED> instruction: 0x4606465b
   4022c:	blx	67e1a0 <tcgetattr@plt+0x676a44>
   40230:			; <UNDEFINED> instruction: 0x46304639
   40234:	blx	afe1b2 <tcgetattr@plt+0xaf6a56>
   40238:	ldrtmi	r4, [r0], -r9, lsr #12
   4023c:			; <UNDEFINED> instruction: 0xf7ddb14d
   40240:			; <UNDEFINED> instruction: 0x4607fabd
   40244:	mcr2	7, 3, pc, cr14, cr10, {6}	; <UNPREDICTABLE>
   40248:	ldrtmi	r4, [r8], -r3, lsl #12
   4024c:			; <UNDEFINED> instruction: 0xf7c6b1bb
   40250:			; <UNDEFINED> instruction: 0xf8d9ee64
   40254:	ldrtmi	r1, [r0], -r8, lsr #32
   40258:	blx	fec7e1d4 <tcgetattr@plt+0xfec76a78>
   4025c:	mvnscc	pc, #79	; 0x4f
   40260:	strtmi	r2, [r2], -r0, lsl #2
   40264:	movweq	lr, #14797	; 0x39cd
   40268:	stmdavs	r3!, {r0, r1, r2, r9, sl, lr}
   4026c:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
   40270:	stmdavs	r3!, {r1, r8, r9, ip, pc}^
   40274:	smlabtcc	r0, sp, r9, lr
   40278:	cdp2	7, 13, cr15, cr14, cr7, {7}
   4027c:			; <UNDEFINED> instruction: 0xf7c64638
   40280:	ldrtmi	lr, [r0], -ip, asr #28
   40284:	blx	fec7e1f4 <tcgetattr@plt+0xfec76a98>
   40288:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
   4028c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   40290:	ldmle	r6!, {r0, r1, r6, r8, sl, lr}
   40294:	pop	{r0, r3, ip, sp, pc}
   40298:			; <UNDEFINED> instruction: 0x46838ff0
   4029c:	str	r9, [r7, r7]!
   402a0:	andcs	r4, r4, #11264	; 0x2c00
   402a4:	ldrdeq	lr, [fp, -r4]
   402a8:			; <UNDEFINED> instruction: 0xf7c7447b
   402ac:			; <UNDEFINED> instruction: 0xe796e9b6
   402b0:	andcs	r4, r4, #8, 22	; 0x2000
   402b4:	ldrdeq	lr, [fp, -r4]
   402b8:			; <UNDEFINED> instruction: 0xf7c7447b
   402bc:	str	lr, [lr, lr, lsr #19]
   402c0:	andcs	r4, r4, #5120	; 0x1400
   402c4:	ldrdeq	lr, [fp, -r4]
   402c8:			; <UNDEFINED> instruction: 0xf7c7447b
   402cc:	str	lr, [r6, r6, lsr #19]
   402d0:			; <UNDEFINED> instruction: 0xfffffd49
   402d4:			; <UNDEFINED> instruction: 0xfffffd19
   402d8:			; <UNDEFINED> instruction: 0xfffffce9
   402dc:			; <UNDEFINED> instruction: 0x4605b570
   402e0:	strmi	r6, [ip], -r8, lsl #16
   402e4:			; <UNDEFINED> instruction: 0xf7eb4616
   402e8:	teqlt	r8, r1, lsl #23	; <UNPREDICTABLE>
   402ec:	ldrtmi	r6, [r0], -r3, lsr #16
   402f0:	tstcs	r0, sl, ror #20
   402f4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   402f8:	cdplt	7, 2, cr15, cr12, cr8, {7}
   402fc:	svclt	0x0000bd70
   40300:	ldmdavs	r8, {r0, r1, r7, fp, sp, lr}^
   40304:	stmiblt	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40308:	stmvs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   4030c:	stmdavs	r8!, {r0, r2, r8, r9, ip, sp, pc}^
   40310:	cdp2	7, 6, cr15, cr6, cr7, {7}
   40314:	cmnlt	fp, fp, ror #18
   40318:	stmdbvs	fp!, {sl, sp}
   4031c:	eorvs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   40320:	ldmdavs	r0!, {r0, sl, ip, sp}
   40324:			; <UNDEFINED> instruction: 0xf8b6f7f2
   40328:			; <UNDEFINED> instruction: 0xf7c64630
   4032c:	stmdbvs	fp!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   40330:	ldmle	r2!, {r0, r1, r5, r7, r9, lr}^
   40334:			; <UNDEFINED> instruction: 0xf7c66928
   40338:	stmiavs	r8!, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   4033c:	stcl	7, cr15, [ip, #792]!	; 0x318
   40340:			; <UNDEFINED> instruction: 0xf7c668e8
   40344:	strtmi	lr, [r8], -sl, ror #27
   40348:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   4034c:	stcllt	7, cr15, [r2, #792]!	; 0x318
   40350:	svclt	0x0000bd70
   40354:			; <UNDEFINED> instruction: 0x4615b5f0
   40358:	addlt	r4, fp, r6, lsr sl
   4035c:			; <UNDEFINED> instruction: 0x46064b36
   40360:	stmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
   40364:	andcs	r2, r1, r8, lsl r1
   40368:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4036c:			; <UNDEFINED> instruction: 0xf04f9309
   40370:			; <UNDEFINED> instruction: 0xf0080300
   40374:	adcsvs	pc, r0, r5, asr pc	; <UNPREDICTABLE>
   40378:	andvs	r4, r7, r4, lsl #12
   4037c:	subsle	r2, r1, r0, lsl #26
   40380:	strtmi	r2, [r8], -r6, asr #2
   40384:	blx	1cfe2ae <tcgetattr@plt+0x1cf6b52>
   40388:	teqle	fp, r0, lsl #16
   4038c:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   40390:			; <UNDEFINED> instruction: 0xff8af008
   40394:	adcvs	r6, r0, fp, ror #16
   40398:	teqle	sp, r0, lsl #22
   4039c:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   403a0:			; <UNDEFINED> instruction: 0xff82f008
   403a4:	bmi	a1872c <tcgetattr@plt+0xa10fd0>
   403a8:	blmi	a09bc0 <tcgetattr@plt+0xa02464>
   403ac:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   403b0:	ldrbtmi	r4, [fp], #-2342	; 0xfffff6da
   403b4:	movwls	r9, #4611	; 0x1203
   403b8:	blge	248bc0 <tcgetattr@plt+0x241464>
   403bc:	stmib	sp, {r9, ip, pc}^
   403c0:	ldrbtmi	r6, [r9], #-773	; 0xfffffcfb
   403c4:	bmi	913054 <tcgetattr@plt+0x90b8f8>
   403c8:	tstls	r4, fp, ror r4
   403cc:			; <UNDEFINED> instruction: 0x4629447a
   403d0:			; <UNDEFINED> instruction: 0xf7e79402
   403d4:			; <UNDEFINED> instruction: 0x4629fcd1
   403d8:			; <UNDEFINED> instruction: 0xf7e76060
   403dc:	stmdavs	r0!, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
   403e0:	ldc2l	7, cr15, [r0, #-924]	; 0xfffffc64
   403e4:			; <UNDEFINED> instruction: 0xf7e76860
   403e8:	bmi	73fe54 <tcgetattr@plt+0x7386f8>
   403ec:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   403f0:	ldmpl	r3, {r3, fp, ip, pc}^
   403f4:	blls	29a464 <tcgetattr@plt+0x292d08>
   403f8:			; <UNDEFINED> instruction: 0xf04f405a
   403fc:	tstle	r7, r0, lsl #6
   40400:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   40404:	strtmi	r2, [r8], -r6, asr #2
   40408:	ldc2l	7, cr15, [r8], #-800	; 0xfffffce0
   4040c:			; <UNDEFINED> instruction: 0xff4cf008
   40410:	adcvs	r6, r0, fp, ror #16
   40414:	sbcle	r2, r1, r0, lsl #22
   40418:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
   4041c:			; <UNDEFINED> instruction: 0xff44f008
   40420:	strb	r6, [r0, r0, ror #1]
   40424:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   40428:			; <UNDEFINED> instruction: 0xff3ef008
   4042c:	ldr	r6, [r5, r0, lsr #1]!
   40430:	ldcl	7, cr15, [lr, #792]	; 0x318
   40434:	andeq	r2, r3, r4, lsr r8
   40438:	andeq	r0, r0, r8, ror r3
   4043c:	andeq	r9, r1, r6, asr #25
   40440:	muleq	r1, lr, ip
   40444:	muleq	r3, lr, ip
   40448:	andeq	r0, r0, pc, asr #8
   4044c:	andeq	r3, r3, lr, lsr #32
   40450:	muleq	r0, r5, r0
   40454:	andeq	r0, r0, r1, ror #8
   40458:	andeq	r2, r3, r6, lsr #15
   4045c:	andeq	r9, r1, lr, lsr #24
   40460:	svcmi	0x00f0e92d
   40464:	stmdavs	lr, {r2, r4, r9, sl, lr}
   40468:			; <UNDEFINED> instruction: 0xf8d6b085
   4046c:			; <UNDEFINED> instruction: 0xb12a2490
   40470:			; <UNDEFINED> instruction: 0xf8d6461d
   40474:			; <UNDEFINED> instruction: 0xf4133410
   40478:	mulle	r2, r0, r9
   4047c:	pop	{r0, r2, ip, sp, pc}
   40480:	mrcvs	15, 6, r8, cr2, cr0, {7}
   40484:	stmdavs	r3!, {r4, r5, r9, sl, lr}^
   40488:	ldmvs	r2, {r1, r2, r3, r8, fp, ip, pc}
   4048c:			; <UNDEFINED> instruction: 0xa703e9d3
   40490:	tstls	r3, r2, lsl #18
   40494:	ldrsblt	pc, [r8], #130	; 0x82	; <UNPREDICTABLE>
   40498:			; <UNDEFINED> instruction: 0xf8b0f7f7
   4049c:			; <UNDEFINED> instruction: 0xf50b9b0e
   404a0:	strmi	r7, [r0], r0, lsr #23
   404a4:			; <UNDEFINED> instruction: 0x46304598
   404a8:	stmdbls	r3, {r0, r2, r4, r5, r9, ip, lr, pc}
   404ac:	movweq	lr, #35745	; 0x8ba1
   404b0:			; <UNDEFINED> instruction: 0xf7f79303
   404b4:	strmi	pc, [r1], r9, lsl #17
   404b8:			; <UNDEFINED> instruction: 0x4603bb90
   404bc:	andeq	lr, r8, #7168	; 0x1c00
   404c0:			; <UNDEFINED> instruction: 0x46204651
   404c4:	blx	ff07e484 <tcgetattr@plt+0xff076d28>
   404c8:	strtmi	r9, [sl], -r3, lsl #22
   404cc:			; <UNDEFINED> instruction: 0x46204659
   404d0:	cdp2	7, 8, cr15, cr0, cr15, {7}
   404d4:	svceq	0x0000f1b8
   404d8:	ldcne	0, cr13, [sl], #184	; 0xb8
   404dc:	ldrbmi	r4, [r1], -fp, asr #12
   404e0:			; <UNDEFINED> instruction: 0xf7ee4620
   404e4:			; <UNDEFINED> instruction: 0x464bfab1
   404e8:	strtmi	r4, [r9], -sl, asr #12
   404ec:			; <UNDEFINED> instruction: 0xf7ef4620
   404f0:			; <UNDEFINED> instruction: 0x464bfa53
   404f4:			; <UNDEFINED> instruction: 0x4651463a
   404f8:			; <UNDEFINED> instruction: 0xf7ee4620
   404fc:	movwcs	pc, #2725	; 0xaa5	; <UNPREDICTABLE>
   40500:	cmpvc	lr, r6, lsl #10	; <UNPREDICTABLE>
   40504:	ldrmi	r4, [sl], -r0, lsr #12
   40508:	stmdapl	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   4050c:	ldc2	7, cr15, [r4, #948]	; 0x3b4
   40510:	pop	{r0, r2, ip, sp, pc}
   40514:			; <UNDEFINED> instruction: 0xf7f78ff0
   40518:	pkhtbmi	pc, r0, r7, asr #16	; <UNPREDICTABLE>
   4051c:	strbmi	fp, [r8], r0, lsl #2
   40520:	ldrtmi	r2, [sl], -r0, lsl #6
   40524:			; <UNDEFINED> instruction: 0x46204651
   40528:	blx	fe3fe4e8 <tcgetattr@plt+0xfe3f6d8c>
   4052c:	strtmi	r9, [sl], -r3, lsl #22
   40530:			; <UNDEFINED> instruction: 0x46204659
   40534:	cdp2	7, 4, cr15, cr14, cr15, {7}
   40538:	ldrbmi	r9, [r1], -lr, lsl #22
   4053c:	ldrmi	r4, [pc], #-1568	; 40544 <tcgetattr@plt+0x38de8>
   40540:	bl	fea09148 <tcgetattr@plt+0xfea019ec>
   40544:	cdpne	7, 7, cr0, cr10, cr8, {0}
   40548:	blx	1ffe508 <tcgetattr@plt+0x1ff6dac>
   4054c:	ldrmi	r2, [sl], -r0, lsl #6
   40550:	strtmi	r4, [r0], -r9, lsr #12
   40554:	blx	87e518 <tcgetattr@plt+0x876dbc>
   40558:			; <UNDEFINED> instruction: 0x4651463a
   4055c:	strtmi	r2, [r0], -r0, lsl #6
   40560:	blx	1cfe520 <tcgetattr@plt+0x1cf6dc4>
   40564:	svclt	0x0000e7cb
   40568:	stmdavs	sl, {r0, r1, fp, sp, lr}
   4056c:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   40570:	mrcvs	14, 2, r6, cr1, cr8, {2}
   40574:	andle	r4, r8, r8, lsl #5
   40578:	svclt	0x00b4dc0b
   4057c:	tstcs	r0, r1, lsl #2
   40580:	ldmdavs	r1, {r0, r4, r6, r8, fp, ip, sp, pc}
   40584:			; <UNDEFINED> instruction: 0xf7c66818
   40588:	cdpvs	12, 9, cr11, cr8, cr11, {2}
   4058c:	addmi	r6, r8, #2320	; 0x910
   40590:			; <UNDEFINED> instruction: 0xf04fddf3
   40594:			; <UNDEFINED> instruction: 0x477030ff
   40598:	ldrbmi	r2, [r0, -r1]!
   4059c:	stmdavs	sl, {r0, r1, fp, sp, lr}
   405a0:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   405a4:	ldclvs	13, cr6, [r1, #864]	; 0x360
   405a8:	andle	r4, r8, r8, lsl #5
   405ac:	svclt	0x00b4dc0b
   405b0:	tstcs	r0, r1, lsl #2
   405b4:	ldmdavs	r1, {r0, r4, r6, r8, fp, ip, sp, pc}
   405b8:			; <UNDEFINED> instruction: 0xf7c66818
   405bc:	mrcvs	12, 0, fp, cr8, cr1, {1}
   405c0:	addmi	r6, r8, #272	; 0x110
   405c4:			; <UNDEFINED> instruction: 0xf04fddf3
   405c8:			; <UNDEFINED> instruction: 0x477030ff
   405cc:	ldrbmi	r2, [r0, -r1]!
   405d0:	stmdavs	sl, {r0, r1, fp, sp, lr}
   405d4:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   405d8:	ldrdeq	pc, [r8], r3
   405dc:	ldrdne	pc, [r8], r2
   405e0:	movwle	r4, #53896	; 0xd288
   405e4:			; <UNDEFINED> instruction: 0xf8d3d80a
   405e8:			; <UNDEFINED> instruction: 0xf8d2008c
   405ec:	addmi	r1, r8, #140	; 0x8c
   405f0:	stmdale	r3, {r1, r2, r8, r9, ip, lr, pc}
   405f4:	ldmdavs	r8, {r0, r4, fp, sp, lr}
   405f8:	ldclt	7, cr15, [r2], {198}	; 0xc6
   405fc:	ldrbmi	r2, [r0, -r1]!
   40600:	rscscc	pc, pc, pc, asr #32
   40604:	svclt	0x00004770
   40608:	stmdavs	fp, {r1, fp, sp, lr}
   4060c:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   40610:	ldmdavs	r9, {r4, fp, sp, lr}
   40614:	stclt	7, cr15, [r4], {198}	; 0xc6
   40618:			; <UNDEFINED> instruction: 0x4605b5f8
   4061c:	strmi	r6, [ip], -r0, asr #16
   40620:			; <UNDEFINED> instruction: 0x7606e9dd
   40624:	blx	b7e5ca <tcgetattr@plt+0xb76e6e>
   40628:	andsle	r4, sl, r4, lsl #5
   4062c:	eoreq	pc, r0, #39	; 0x27
   40630:	svclt	0x00082e00
   40634:	andle	r2, lr, r4, asr #20
   40638:	svclt	0x00082e00
   4063c:	andle	r2, r4, r8, asr sl
   40640:	svclt	0x00082e00
   40644:	andsle	r2, r1, sl, asr sl
   40648:	stmdavs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   4064c:	pop	{r1, r3, r6, r7, r8, sp}
   40650:			; <UNDEFINED> instruction: 0xf7f240f8
   40654:	stmdavs	r0!, {r0, r3, r7, r8, r9, fp, ip, sp, pc}
   40658:	pop	{r0, r3, r6, r7, r8, sp}
   4065c:			; <UNDEFINED> instruction: 0xf7f240f8
   40660:	stmdavs	r8!, {r0, r1, r7, r8, r9, fp, ip, sp, pc}^
   40664:			; <UNDEFINED> instruction: 0xf7e72100
   40668:			; <UNDEFINED> instruction: 0xe7dffaf5
   4066c:	pop	{r5, fp, sp, lr}
   40670:			; <UNDEFINED> instruction: 0xf7f240f8
   40674:	svclt	0x0000bb57
   40678:	svcmi	0x00f0e92d
   4067c:			; <UNDEFINED> instruction: 0xf8d0b085
   40680:	bge	3e06a8 <tcgetattr@plt+0x3d8f4c>
   40684:	ldrdls	pc, [r0], -r0
   40688:	bleq	7c7cc <tcgetattr@plt+0x75070>
   4068c:			; <UNDEFINED> instruction: 0x460e9b10
   40690:	ldrdvc	pc, [r4], -r8
   40694:	bllt	7add0 <tcgetattr@plt+0x73674>
   40698:			; <UNDEFINED> instruction: 0xf7e84638
   4069c:	ldmib	sp, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
   406a0:	blcs	492e0 <tcgetattr@plt+0x41b84>
   406a4:	bcs	1f302cc <tcgetattr@plt+0x1f28b70>
   406a8:	eorle	r4, r1, #136314880	; 0x8200000
   406ac:	svclt	0x00082b00
   406b0:	andsle	r2, r5, #88, 20	; 0x58000
   406b4:	svclt	0x00082b00
   406b8:	cmnle	r7, sp, lsl #20
   406bc:			; <UNDEFINED> instruction: 0xf7e74638
   406c0:			; <UNDEFINED> instruction: 0xf8d8fadf
   406c4:	ldrbmi	r2, [r9], -ip
   406c8:	ldrtmi	r6, [r0], -r3, lsl #16
   406cc:	ldrdcc	pc, [r0], r3
   406d0:	mcrr2	7, 14, pc, r0, cr8	; <UNPREDICTABLE>
   406d4:			; <UNDEFINED> instruction: 0xf0084648
   406d8:	andlt	pc, r5, fp, lsr #16
   406dc:	svchi	0x00f0e8bd
   406e0:	ldrbeq	pc, [r8], #-434	; 0xfffffe4e	; <UNPREDICTABLE>
   406e4:	ldrbcc	pc, [pc, #323]!	; 4082f <tcgetattr@plt+0x390d3>	; <UNPREDICTABLE>
   406e8:	svclt	0x00082d00
   406ec:	tstle	r0, #8960	; 0x2300
   406f0:	svceq	0x0000f1ba
   406f4:			; <UNDEFINED> instruction: 0xf7f0d1ee
   406f8:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   406fc:	ldrtmi	sp, [r8], -sl, ror #1
   40700:	stc2	7, cr15, [ip, #-924]	; 0xfffffc64
   40704:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
   40708:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   4070c:	eorscc	pc, r0, r9, asr #17
   40710:	stccs	7, cr14, [r2], #-908	; 0xfffffc74
   40714:	smlattge	r2, ip, r8, sp
   40718:	eoreq	pc, r4, r1, asr r8	; <UNPREDICTABLE>
   4071c:	strmi	r4, [r8, -r1, lsl #8]
   40720:	muleq	r0, r5, r0
   40724:			; <UNDEFINED> instruction: 0xffffffd1
   40728:	muleq	r0, r5, r0
   4072c:			; <UNDEFINED> instruction: 0xffffffd1
   40730:			; <UNDEFINED> instruction: 0xffffffd1
   40734:			; <UNDEFINED> instruction: 0xffffffd1
   40738:			; <UNDEFINED> instruction: 0xffffffd1
   4073c:			; <UNDEFINED> instruction: 0xffffffd1
   40740:			; <UNDEFINED> instruction: 0xffffffd1
   40744:			; <UNDEFINED> instruction: 0xffffffd1
   40748:			; <UNDEFINED> instruction: 0xffffffd1
   4074c:			; <UNDEFINED> instruction: 0xffffffd1
   40750:	strheq	r0, [r0], -r9
   40754:			; <UNDEFINED> instruction: 0xffffffd1
   40758:			; <UNDEFINED> instruction: 0xffffffd1
   4075c:			; <UNDEFINED> instruction: 0xffffffd1
   40760:			; <UNDEFINED> instruction: 0xffffffd1
   40764:			; <UNDEFINED> instruction: 0xffffffd1
   40768:			; <UNDEFINED> instruction: 0xffffffd1
   4076c:			; <UNDEFINED> instruction: 0xffffffd1
   40770:			; <UNDEFINED> instruction: 0xffffffd1
   40774:			; <UNDEFINED> instruction: 0xffffffd1
   40778:			; <UNDEFINED> instruction: 0xffffffd1
   4077c:			; <UNDEFINED> instruction: 0xffffffd1
   40780:			; <UNDEFINED> instruction: 0xffffffd1
   40784:			; <UNDEFINED> instruction: 0xffffffd1
   40788:			; <UNDEFINED> instruction: 0xffffffd1
   4078c:			; <UNDEFINED> instruction: 0xffffffd1
   40790:			; <UNDEFINED> instruction: 0xffffffd1
   40794:			; <UNDEFINED> instruction: 0xffffffd1
   40798:			; <UNDEFINED> instruction: 0xffffffd1
   4079c:			; <UNDEFINED> instruction: 0xffffffd1
   407a0:	strheq	r0, [r0], -r9
   407a4:			; <UNDEFINED> instruction: 0xffffffd1
   407a8:	strheq	r0, [r0], -r9
   407ac:	svclt	0x00082b00
   407b0:	orrsle	r2, sp, r4, asr #20
   407b4:			; <UNDEFINED> instruction: 0x46384912
   407b8:	movwcs	lr, #2509	; 0x9cd
   407bc:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   407c0:	movwls	r4, #9778	; 0x2632
   407c4:	blx	fe77e768 <tcgetattr@plt+0xfe77700c>
   407c8:			; <UNDEFINED> instruction: 0xf7e74638
   407cc:			; <UNDEFINED> instruction: 0xf1bafb5b
   407d0:			; <UNDEFINED> instruction: 0xf47f0f00
   407d4:			; <UNDEFINED> instruction: 0xe78eaf7f
   407d8:			; <UNDEFINED> instruction: 0xf7e74638
   407dc:	ldmib	sp, {r0, r4, r6, r9, fp, ip, sp, lr, pc}^
   407e0:	ldrtmi	r4, [r2], -lr, lsl #10
   407e4:	strmi	lr, [r0, #-2509]	; 0xfffff633
   407e8:	strbmi	r4, [r0], -r1, lsl #12
   407ec:			; <UNDEFINED> instruction: 0xff14f7ff
   407f0:			; <UNDEFINED> instruction: 0xf7e74638
   407f4:			; <UNDEFINED> instruction: 0xf1bafb47
   407f8:			; <UNDEFINED> instruction: 0xf47f0f00
   407fc:	ldrb	sl, [sl, -fp, ror #30]!
   40800:			; <UNDEFINED> instruction: 0xfffffe57
   40804:	addlt	fp, r5, r0, lsr r5
   40808:			; <UNDEFINED> instruction: 0xf8d46804
   4080c:			; <UNDEFINED> instruction: 0xb11441d4
   40810:	addmi	r6, r5, #10813440	; 0xa50000
   40814:	andlt	sp, r5, r1
   40818:	strcs	fp, [r0, #-3376]	; 0xfffff2d0
   4081c:	movwcs	lr, #2509	; 0x9cd
   40820:	strtmi	r4, [fp], -r0, lsr #12
   40824:	strls	r4, [r2, #-1578]	; 0xfffff9d6
   40828:			; <UNDEFINED> instruction: 0xff26f7ff
   4082c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   40830:	push	{r1, r6, r8, fp, sp, lr}
   40834:			; <UNDEFINED> instruction: 0x46044ff0
   40838:	ldrdls	pc, [r0, #-143]!	; 0xffffff71
   4083c:	strmi	fp, [lr], -r7, lsl #1
   40840:	ldrbtmi	r4, [r9], #1688	; 0x698
   40844:	cmnlt	r2, r0, lsl #10
   40848:			; <UNDEFINED> instruction: 0xf8536923
   4084c:	strcc	r7, [r1, #-37]	; 0xffffffdb
   40850:			; <UNDEFINED> instruction: 0xf7f16838
   40854:			; <UNDEFINED> instruction: 0x4638fe1f
   40858:	bl	17fe778 <tcgetattr@plt+0x17f701c>
   4085c:	adcmi	r6, fp, #1622016	; 0x18c000
   40860:	stmdbvs	r0!, {r1, r4, r5, r6, r7, fp, ip, lr, pc}
   40864:	bl	167e784 <tcgetattr@plt+0x1677028>
   40868:	andcs	r4, r0, #78848	; 0x13400
   4086c:	andcs	lr, r4, #196, 18	; 0x310000
   40870:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   40874:	movtlt	r6, #55325	; 0xd81d
   40878:	ldrcc	pc, [r0], #2261	; 0x8d5
   4087c:	bicslt	r2, fp, r4, lsl #4
   40880:	ldrcc	pc, [r0], #-2261	; 0xfffff72b
   40884:	ldrle	r0, [r7], #-1243	; 0xfffffb25
   40888:	ldrdeq	lr, [r4, -r4]
   4088c:			; <UNDEFINED> instruction: 0xf0083101
   40890:			; <UNDEFINED> instruction: 0xf8d4fce7
   40894:	tstcs	r4, r4, lsl r0
   40898:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   4089c:	strmi	r6, [r7], -r3, ror #2
   408a0:	andcs	r6, r1, r0, lsr #2
   408a4:	ldc2	0, cr15, [ip], #32
   408a8:	ldrcc	pc, [r8], #2261	; 0x8d5
   408ac:			; <UNDEFINED> instruction: 0xf8473301
   408b0:	andvs	r0, r5, r9, lsr #32
   408b4:	ldrcc	pc, [r8], #2245	; 0x8c5
   408b8:	ldrbtpl	pc, [r8], #2261	; 0x8d5	; <UNPREDICTABLE>
   408bc:	bicsle	r2, fp, r0, lsl #26
   408c0:	ldmdale	r0, {r0, r1, r9, sl, fp, sp}
   408c4:			; <UNDEFINED> instruction: 0xf006e8df
   408c8:			; <UNDEFINED> instruction: 0x664e565e
   408cc:	stmdale	r6, {r0, r1, r9, sl, fp, sp}^
   408d0:			; <UNDEFINED> instruction: 0xf006e8df
   408d4:	subeq	r5, r8, #88	; 0x58
   408d8:	blmi	cc8ce0 <tcgetattr@plt+0xcc1584>
   408dc:	andcs	r4, r4, #40, 12	; 0x2800000
   408e0:			; <UNDEFINED> instruction: 0xf7c6447b
   408e4:	stmdbvs	r3!, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
   408e8:	ldrtmi	r2, [r1], r0, lsl #12
   408ec:	stmdbvs	r2!, {r0, r1, r3, r4, r5, r7, r8, r9, ip, sp, pc}
   408f0:	strbmi	r2, [r1], -r0, lsl #6
   408f4:			; <UNDEFINED> instruction: 0xf8524618
   408f8:			; <UNDEFINED> instruction: 0xf8daa026
   408fc:			; <UNDEFINED> instruction: 0xf1b85000
   40900:	andle	r0, ip, r0, lsl #30
   40904:	stmib	sp, {r1, r3, r5, r9, sl, lr}^
   40908:			; <UNDEFINED> instruction: 0xf7dc9900
   4090c:			; <UNDEFINED> instruction: 0x4607ff95
   40910:	blx	27e882 <tcgetattr@plt+0x277126>
   40914:	ldrtmi	r4, [r8], -r3, lsl #12
   40918:			; <UNDEFINED> instruction: 0xf7c6b1db
   4091c:	movwcs	lr, #2814	; 0xafe
   40920:	ldrmi	r4, [r8], -sl, lsr #12
   40924:	stmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   40928:	b	141abb4 <tcgetattr@plt+0x1413458>
   4092c:			; <UNDEFINED> instruction: 0xf7dc7be5
   40930:			; <UNDEFINED> instruction: 0xf04fff83
   40934:			; <UNDEFINED> instruction: 0x465233ff
   40938:	strtmi	r2, [sl], r0, lsl #2
   4093c:	movweq	lr, #14797	; 0x39cd
   40940:	stmdavs	fp!, {r0, r1, r2, r9, sl, lr}
   40944:	blge	7b080 <tcgetattr@plt+0x73924>
   40948:	movwls	r6, #10336	; 0x2860
   4094c:	blx	1d7e8f2 <tcgetattr@plt+0x1d77196>
   40950:			; <UNDEFINED> instruction: 0xf7c64638
   40954:	stmdbvs	r3!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}^
   40958:	adcsmi	r3, r3, #1048576	; 0x100000
   4095c:	andlt	sp, r7, r7, asr #17
   40960:	svchi	0x00f0e8bd
   40964:	andcs	r4, r4, #16, 22	; 0x4000
   40968:	ldrdeq	lr, [r4, -r4]
   4096c:			; <UNDEFINED> instruction: 0xf7c6447b
   40970:	sbfx	lr, r4, #28, #25
   40974:	andcs	r4, r4, #13312	; 0x3400
   40978:	ldrdeq	lr, [r4, -r4]
   4097c:			; <UNDEFINED> instruction: 0xf7c6447b
   40980:	ldr	lr, [r0, ip, asr #28]!
   40984:	andcs	r4, r4, #10240	; 0x2800
   40988:	ldrdeq	lr, [r4, -r4]
   4098c:			; <UNDEFINED> instruction: 0xf7c6447b
   40990:	str	lr, [r8, r4, asr #28]!
   40994:	ldrdpl	lr, [r4, -r4]
   40998:	svclt	0x0000e79f
   4099c:	andeq	r2, r3, r2, asr r3
   409a0:	strdeq	r0, [r0], -ip
   409a4:			; <UNDEFINED> instruction: 0xfffffc85
   409a8:			; <UNDEFINED> instruction: 0xfffffc2d
   409ac:			; <UNDEFINED> instruction: 0xfffffc51
   409b0:			; <UNDEFINED> instruction: 0xfffffc79
   409b4:			; <UNDEFINED> instruction: 0xf0076800
   409b8:	svclt	0x0000bebb
   409bc:	stmvs	r4, {r4, r8, sl, ip, sp, pc}
   409c0:	eorseq	pc, r4, r4, lsl #2
   409c4:	bl	14fe8e4 <tcgetattr@plt+0x14f7188>
   409c8:			; <UNDEFINED> instruction: 0xf7ef4620
   409cc:			; <UNDEFINED> instruction: 0x4620fdbd
   409d0:			; <UNDEFINED> instruction: 0x4010e8bd
   409d4:	blt	fe7fe8f4 <tcgetattr@plt+0xfe7f7198>
   409d8:	svcmi	0x00f0e92d
   409dc:	stc	6, cr4, [sp, #-16]!
   409e0:	strmi	r8, [r8], r2, lsl #22
   409e4:	ldmmi	fp, {r0, r1, r7, fp, sp, lr}
   409e8:	ldrbtmi	r4, [r8], #-2715	; 0xfffff565
   409ec:	umlallt	r4, fp, fp, r9
   409f0:	stmpl	r2, {r0, r1, r3, r4, r7, r8, sl, fp, lr}
   409f4:			; <UNDEFINED> instruction: 0xf8d34479
   409f8:	svcge	0x00070110
   409fc:	eorls	r6, r9, #1179648	; 0x120000
   40a00:	andeq	pc, r0, #79	; 0x4f
   40a04:			; <UNDEFINED> instruction: 0xf8f0f7ea
   40a08:			; <UNDEFINED> instruction: 0xf10d68a3
   40a0c:	ldmibmi	r5, {r3, r4, r8, fp}
   40a10:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   40a14:			; <UNDEFINED> instruction: 0xf8d34606
   40a18:			; <UNDEFINED> instruction: 0xf7ea0110
   40a1c:	strbmi	pc, [r2], -r5, ror #17	; <UNPREDICTABLE>
   40a20:	strmi	r2, [r4], -r0, lsl #2
   40a24:			; <UNDEFINED> instruction: 0xf7ed4638
   40a28:	andcs	pc, r0, pc, lsr #20
   40a2c:	b	feafe94c <tcgetattr@plt+0xfeaf71f0>
   40a30:	strbmi	r4, [r8], -r3, lsl #12
   40a34:			; <UNDEFINED> instruction: 0xf7c69306
   40a38:	pkhbtmi	lr, r2, sl, lsl #24
   40a3c:			; <UNDEFINED> instruction: 0x4648b9b4
   40a40:			; <UNDEFINED> instruction: 0xf7c6ac19
   40a44:	bmi	fe27ba9c <tcgetattr@plt+0xfe274340>
   40a48:	ldrbtmi	r2, [sl], #-320	; 0xfffffec0
   40a4c:	strtmi	r4, [r0], -r3, lsl #12
   40a50:	stc	7, cr15, [r6], {198}	; 0xc6
   40a54:	ldrdcc	pc, [r8], -sl
   40a58:	blcs	309360 <tcgetattr@plt+0x301c04>
   40a5c:	sbcshi	pc, pc, r0, asr #6
   40a60:	strtmi	r4, [r0], -r2, lsl #19
   40a64:			; <UNDEFINED> instruction: 0xf0094479
   40a68:	and	pc, r7, r5, ror r8	; <UNPREDICTABLE>
   40a6c:			; <UNDEFINED> instruction: 0xac194a80
   40a70:	cmpcs	r0, r3, lsl #12
   40a74:			; <UNDEFINED> instruction: 0x4620447a
   40a78:	bl	ffcfe998 <tcgetattr@plt+0xffcf723c>
   40a7c:	ldrtmi	r2, [r8], -r8, lsl #2
   40a80:	blx	1b7ea40 <tcgetattr@plt+0x1b772e4>
   40a84:			; <UNDEFINED> instruction: 0xf7c64620
   40a88:			; <UNDEFINED> instruction: 0xf8d8ec5e
   40a8c:	movwcs	r2, #24584	; 0x6008
   40a90:	blx	11abde <tcgetattr@plt+0x113482>
   40a94:	addsmi	pc, r9, #0, 6
   40a98:	ldmvs	r3, {r1, r3, r4, r5, r6, r8, r9, ip, lr, pc}
   40a9c:	ldmdble	r7!, {r0, r2, r8, r9, fp, sp}^
   40aa0:	bl	53478 <tcgetattr@plt+0x4bd1c>
   40aa4:	ldmdaeq	fp, {r6}^
   40aa8:	cmpeq	r1, r0, asr #23
   40aac:	tstls	r1, r3, lsl #22
   40ab0:			; <UNDEFINED> instruction: 0xf10d9303
   40ab4:	stmiapl	sp!, {r6, r8, r9, fp}
   40ab8:			; <UNDEFINED> instruction: 0xf10546de
   40abc:	stmdavs	r8!, {r5, fp}
   40ac0:			; <UNDEFINED> instruction: 0xf8553510
   40ac4:	ldrbtmi	r1, [r4], ip, lsl #24
   40ac8:	stccs	8, cr15, [r8], {85}	; 0x55
   40acc:	mnfeqs	f7, #0.5
   40ad0:	stccc	8, cr15, [r4], {85}	; 0x55
   40ad4:	stmia	ip!, {r0, r2, r6, r8, sl, lr}
   40ad8:	mvnsle	r0, pc
   40adc:			; <UNDEFINED> instruction: 0xf8ce6828
   40ae0:			; <UNDEFINED> instruction: 0xf89d0000
   40ae4:			; <UNDEFINED> instruction: 0xf89d3064
   40ae8:			; <UNDEFINED> instruction: 0x96172057
   40aec:	eoreq	pc, r0, #66	; 0x42
   40af0:	subscs	pc, r7, sp, lsl #17
   40af4:	suble	r2, sp, r0, lsl #22
   40af8:			; <UNDEFINED> instruction: 0xee084a5f
   40afc:	stmdbls	r1, {r4, r9, fp, ip, sp, lr}
   40b00:	strls	r4, [r2], #-1146	; 0xfffffb86
   40b04:			; <UNDEFINED> instruction: 0xf1019204
   40b08:	andscc	r0, r9, #327680	; 0x50000
   40b0c:	ands	r9, r8, r5, lsl #4
   40b10:			; <UNDEFINED> instruction: 0xf0002b3a
   40b14:	blcs	10a0d5c <tcgetattr@plt+0x1099600>
   40b18:	addshi	pc, r3, r0
   40b1c:			; <UNDEFINED> instruction: 0xf0002b50
   40b20:	blcs	13a0d74 <tcgetattr@plt+0x1399618>
   40b24:			; <UNDEFINED> instruction: 0xf04fbf08
   40b28:	andsle	r0, r0, sp, lsl #20
   40b2c:			; <UNDEFINED> instruction: 0xf1089a02
   40b30:			; <UNDEFINED> instruction: 0xf8120806
   40b34:	andls	r3, r2, #1, 30
   40b38:	andcc	r9, r6, #4096	; 0x1000
   40b3c:	blcs	65348 <tcgetattr@plt+0x5dbec>
   40b40:			; <UNDEFINED> instruction: 0xf1a3d07c
   40b44:	blx	180340c <tcgetattr@plt+0x17fbcb0>
   40b48:	bcs	2bd578 <tcgetattr@plt+0x2b5e1c>
   40b4c:	tstcs	r9, #224, 16	; 0xe00000
   40b50:	blx	2ff764 <tcgetattr@plt+0x2f8008>
   40b54:	movwvs	lr, #14813	; 0x39dd
   40b58:	stmdbeq	sl, {r0, r1, r8, r9, fp, sp, lr, pc}
   40b5c:	ldrmi	r9, [sl], #2821	; 0xb05
   40b60:	mrc	6, 0, r4, cr8, cr7, {2}
   40b64:			; <UNDEFINED> instruction: 0x9c01aa10
   40b68:	movwcs	r4, #1613	; 0x64d
   40b6c:			; <UNDEFINED> instruction: 0x46214632
   40b70:			; <UNDEFINED> instruction: 0xf7ed4650
   40b74:			; <UNDEFINED> instruction: 0xf815ff69
   40b78:	blcs	4f784 <tcgetattr@plt+0x48028>
   40b7c:	strcc	sp, [r1], #-341	; 0xfffffeab
   40b80:	mvnsle	r4, r4, asr #10
   40b84:	stmdbeq	r5, {r0, r3, r8, ip, sp, lr, pc}
   40b88:	strbmi	r3, [pc, #-1537]	; 4058f <tcgetattr@plt+0x38e33>
   40b8c:	strb	sp, [sp, fp, ror #3]
   40b90:	andsle	r4, r1, #268435464	; 0x10000008
   40b94:			; <UNDEFINED> instruction: 0xf7ee4638
   40b98:	bmi	e7f8c4 <tcgetattr@plt+0xe78168>
   40b9c:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
   40ba0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   40ba4:	subsmi	r9, sl, r9, lsr #22
   40ba8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   40bac:	eorlt	sp, fp, pc, asr #2
   40bb0:	blhi	fbeac <tcgetattr@plt+0xf4750>
   40bb4:	svchi	0x00f0e8bd
   40bb8:	bcs	5ae08 <tcgetattr@plt+0x536ac>
   40bbc:	stmdaeq	r0, {r1, r3, r5, r6, r7, ip, lr, pc}^
   40bc0:	bl	ff0497c8 <tcgetattr@plt+0xff04206c>
   40bc4:	ldmdaeq	r2, {r0, r4, r6, r8}^
   40bc8:			; <UNDEFINED> instruction: 0xf10d4638
   40bcc:			; <UNDEFINED> instruction: 0xf7ed0b40
   40bd0:	blmi	a808c4 <tcgetattr@plt+0xa79168>
   40bd4:	stmiapl	sp!, {r1, r2, r3, r4, r6, r7, r9, sl, lr}^
   40bd8:	stmdaeq	r0!, {r0, r2, r8, ip, sp, lr, pc}
   40bdc:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
   40be0:	stcne	8, cr15, [ip], {85}	; 0x55
   40be4:			; <UNDEFINED> instruction: 0xf85546f4
   40be8:			; <UNDEFINED> instruction: 0xf10e2c08
   40bec:			; <UNDEFINED> instruction: 0xf8550e10
   40bf0:	strbmi	r3, [r5, #-3076]	; 0xfffff3fc
   40bf4:	andeq	lr, pc, ip, lsr #17
   40bf8:	stmdavs	r8!, {r4, r5, r6, r7, r8, ip, lr, pc}
   40bfc:	bmi	852490 <tcgetattr@plt+0x84ad34>
   40c00:			; <UNDEFINED> instruction: 0xf8ce4659
   40c04:	ldrbtmi	r0, [sl], #-0
   40c08:			; <UNDEFINED> instruction: 0x4057f89d
   40c0c:			; <UNDEFINED> instruction: 0x96164638
   40c10:	strteq	pc, [r0], #-68	; 0xffffffbc
   40c14:	subsmi	pc, r7, sp, lsl #17
   40c18:			; <UNDEFINED> instruction: 0xf9f6f7ef
   40c1c:	ldmdbmi	r9, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   40c20:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   40c24:			; <UNDEFINED> instruction: 0xff96f008
   40c28:	eorcs	lr, r0, #40, 14	; 0xa00000
   40c2c:			; <UNDEFINED> instruction: 0x46504659
   40c30:	cdp2	7, 7, cr15, cr4, cr14, {7}
   40c34:			; <UNDEFINED> instruction: 0xf04fe7a3
   40c38:	str	r0, [r8, sl, lsl #20]
   40c3c:	bvc	47c4a4 <tcgetattr@plt+0x474d48>
   40c40:			; <UNDEFINED> instruction: 0xf04fe7a8
   40c44:	str	r0, [r2, fp, lsl #20]
   40c48:	beq	37cd8c <tcgetattr@plt+0x375630>
   40c4c:			; <UNDEFINED> instruction: 0xf7c6e77f
   40c50:	svclt	0x0000e9d0
   40c54:	andeq	r2, r3, sl, lsr #3
   40c58:	andeq	r0, r0, r8, ror r3
   40c5c:	strdeq	r5, [r1], -ip
   40c60:	andeq	r2, r3, r4, lsl #3
   40c64:	strdeq	r5, [r1], -r2
   40c68:	andeq	r9, r1, lr, lsl #13
   40c6c:	andeq	r9, r1, ip, ror r6
   40c70:	andeq	r9, r1, r4, ror r6
   40c74:	andeq	r0, r0, r4, asr #6
   40c78:	strdeq	r9, [r1], -r0
   40c7c:	strdeq	r1, [r3], -r6
   40c80:	andeq	r8, r1, lr, lsr #15
   40c84:	andeq	r9, r1, r2, asr #9
   40c88:	movwcs	fp, #1296	; 0x510
   40c8c:	stmvs	r0, {r2, r9, sl, lr}
   40c90:	stc2l	7, cr15, [r4, #-956]	; 0xfffffc44
   40c94:	stmdavs	r0!, {r0, r5, r7, fp, sp, lr}
   40c98:			; <UNDEFINED> instruction: 0x4010e8bd
   40c9c:	svclt	0x0000e69c
   40ca0:	blmi	993538 <tcgetattr@plt+0x98bddc>
   40ca4:	push	{r1, r3, r4, r5, r6, sl, lr}
   40ca8:	strdlt	r4, [r6], r0
   40cac:			; <UNDEFINED> instruction: 0x460558d3
   40cb0:			; <UNDEFINED> instruction: 0x26002074
   40cb4:	movwls	r6, #22555	; 0x581b
   40cb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   40cbc:	ldrdhi	pc, [r0], -r5
   40cc0:	stmib	sp, {r0, r8, r9, sp}^
   40cc4:			; <UNDEFINED> instruction: 0xf0083603
   40cc8:			; <UNDEFINED> instruction: 0x4604fa91
   40ccc:	adcvs	r4, ip, r0, lsr r6
   40cd0:	ldreq	pc, [r4, -r4, lsl #2]!
   40cd4:	ldmdb	r6, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40cd8:			; <UNDEFINED> instruction: 0x46324b18
   40cdc:	mvnscc	pc, pc, asr #32
   40ce0:			; <UNDEFINED> instruction: 0x6320447b
   40ce4:	strls	r4, [r0, #-1592]	; 0xfffff9c8
   40ce8:	ldc	7, cr15, [r0], {198}	; 0xc6
   40cec:	ldrtmi	sl, [r8], -r3, lsl #18
   40cf0:	b	fe7fec10 <tcgetattr@plt+0xfe7f74b4>
   40cf4:	ldrdne	pc, [r8, #-136]	; 0xffffff78
   40cf8:			; <UNDEFINED> instruction: 0x46204633
   40cfc:	andne	lr, r1, #3424256	; 0x344000
   40d00:	stc2	7, cr15, [r0], {239}	; 0xef
   40d04:	stmiavs	r9!, {r0, r1, r5, r6, r9, fp, sp, lr}
   40d08:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   40d0c:	rsbvs	r6, r3, #40, 16	; 0x280000
   40d10:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   40d14:	blmi	253544 <tcgetattr@plt+0x24bde8>
   40d18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40d1c:	blls	19ad8c <tcgetattr@plt+0x193630>
   40d20:			; <UNDEFINED> instruction: 0xf04f405a
   40d24:	mrsle	r0, SP_svc
   40d28:	andlt	r4, r6, r0, lsr #12
   40d2c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   40d30:	ldmdb	lr, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40d34:	strdeq	r1, [r3], -r0
   40d38:	andeq	r0, r0, r8, ror r3
   40d3c:	andeq	r0, r0, r1, rrx
   40d40:	andeq	r1, r3, ip, ror lr
   40d44:	push	{r0, r2, r5, r8, fp, lr}
   40d48:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
   40d4c:	umullslt	r6, sl, r6, r8
   40d50:	ldrmi	r4, [r4], -r3, lsr #22
   40d54:	ldreq	pc, [r4, #-262]!	; 0xfffffefa
   40d58:			; <UNDEFINED> instruction: 0xf04f6817
   40d5c:	stmiapl	fp, {fp}^
   40d60:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   40d64:			; <UNDEFINED> instruction: 0xf04f9319
   40d68:	movwcs	r0, #4864	; 0x1300
   40d6c:	stmdacc	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   40d70:	ldmdb	ip!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40d74:	stmdbge	r1, {r3, r5, r9, sl, lr}
   40d78:	b	16fec98 <tcgetattr@plt+0x16f753c>
   40d7c:	ldrsbpl	pc, [r4, #135]	; 0x87	; <UNPREDICTABLE>
   40d80:	andle	r4, ip, r5, lsr #5
   40d84:	blmi	5d35e8 <tcgetattr@plt+0x5cbe8c>
   40d88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40d8c:	blls	69adfc <tcgetattr@plt+0x6936a0>
   40d90:			; <UNDEFINED> instruction: 0xf04f405a
   40d94:	tstle	pc, r0, lsl #6
   40d98:	pop	{r1, r3, r4, ip, sp, pc}
   40d9c:			; <UNDEFINED> instruction: 0x464081f0
   40da0:	ldm	r0!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40da4:	strmi	sl, [r3], -r3, lsl #18
   40da8:	movwls	r4, #1640	; 0x668
   40dac:	stmda	r0!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40db0:			; <UNDEFINED> instruction: 0xf106a90e
   40db4:			; <UNDEFINED> instruction: 0xf7c60030
   40db8:	bls	17ae30 <tcgetattr@plt+0x1736d4>
   40dbc:	addsmi	r9, sl, #15360	; 0x3c00
   40dc0:	blls	75148 <tcgetattr@plt+0x6d9ec>
   40dc4:	stmdavs	r8!, {r0, r3, r5, r7, fp, sp, lr}
   40dc8:			; <UNDEFINED> instruction: 0xf7ff6333
   40dcc:	blvs	f405e8 <tcgetattr@plt+0xf38e8c>
   40dd0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   40dd4:			; <UNDEFINED> instruction: 0xe7d5633b
   40dd8:	stmdb	sl, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40ddc:	andeq	r1, r3, sl, asr #28
   40de0:	andeq	r0, r0, r8, ror r3
   40de4:	andeq	r1, r3, ip, lsl #28
   40de8:	movwcs	r6, #2050	; 0x802
   40dec:	ldmvs	r2, {r3, r4, r9, sl, lr}
   40df0:	ldrbvs	r6, [r3, #-1235]	; 0xfffffb2d
   40df4:	svclt	0x00004770
   40df8:	ldrbmi	r2, [r0, -r2]!
   40dfc:	addlt	fp, r2, r0, lsl r5
   40e00:	strmi	r6, [r8], -r4, lsl #17
   40e04:	stmdbmi	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
   40e08:	ldrbtmi	r6, [sl], #-2787	; 0xfffff51d
   40e0c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   40e10:	blcc	48e18 <tcgetattr@plt+0x416bc>
   40e14:	movwcs	fp, #7960	; 0x1f18
   40e18:	mcr2	7, 5, pc, cr8, cr9, {6}	; <UNPREDICTABLE>
   40e1c:	blvs	fe91324c <tcgetattr@plt+0xfe90baf0>
   40e20:	ldrdcs	lr, [r0], -sp
   40e24:			; <UNDEFINED> instruction: 0xf7d94479
   40e28:	stmdbmi	r8, {r0, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   40e2c:	ldmib	sp, {r0, r1, r5, r7, r8, sl, fp, sp, lr}^
   40e30:	ldrbtmi	r2, [r9], #-0
   40e34:	pop	{r1, ip, sp, pc}
   40e38:			; <UNDEFINED> instruction: 0xf7d94010
   40e3c:	svclt	0x0000be97
   40e40:	andeq	r8, r1, r2, asr #10
   40e44:	andeq	r9, r1, r4, asr #8
   40e48:	andeq	r9, r1, r0, asr #8
   40e4c:	andeq	r9, r1, r2, asr #8
   40e50:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
   40e54:	ldmvs	fp, {r3, r8, fp, lr}
   40e58:			; <UNDEFINED> instruction: 0xf8d34479
   40e5c:			; <UNDEFINED> instruction: 0xf7e90110
   40e60:	stmdbcs	r0, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   40e64:	stmdacs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
   40e68:	stmdami	r4, {r1, ip, lr, pc}
   40e6c:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   40e70:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   40e74:	svclt	0x0000bd08
   40e78:	andeq	r5, r1, r0, asr #15
   40e7c:	andeq	fp, r0, r8, asr #3
   40e80:	andeq	r9, r1, r6, lsl r4
   40e84:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   40e88:	strmi	fp, [r5], -ip, ror #2
   40e8c:	b	7edac <tcgetattr@plt+0x77650>
   40e90:	and	r6, r2, r2, lsl #16
   40e94:	svcmi	0x0001f815
   40e98:			; <UNDEFINED> instruction: 0xf852b12c
   40e9c:	addsmi	r3, ip, #36	; 0x24
   40ea0:	strdcs	sp, [r0], -r8
   40ea4:	andcs	fp, r1, r8, lsr sp
   40ea8:	svclt	0x0000bd38
   40eac:	addslt	fp, r4, r0, ror r5
   40eb0:	ldrd	pc, [r4], pc	; <UNPREDICTABLE>
   40eb4:			; <UNDEFINED> instruction: 0xf8dfad01
   40eb8:	cdpge	0, 0, cr12, cr10, cr4, {5}
   40ebc:			; <UNDEFINED> instruction: 0x461c44fe
   40ec0:			; <UNDEFINED> instruction: 0xf85e462b
   40ec4:			; <UNDEFINED> instruction: 0xf8dcc00c
   40ec8:			; <UNDEFINED> instruction: 0xf8cdc000
   40ecc:			; <UNDEFINED> instruction: 0xf04fc04c
   40ed0:			; <UNDEFINED> instruction: 0xf7de0c00
   40ed4:	ldrtmi	pc, [r3], -r1, asr #24	; <UNPREDICTABLE>
   40ed8:	ldmdbls	r8, {r9, sp}
   40edc:			; <UNDEFINED> instruction: 0xf7de4620
   40ee0:			; <UNDEFINED> instruction: 0xf89dfc3b
   40ee4:			; <UNDEFINED> instruction: 0xf89d3017
   40ee8:	addsmi	r2, sl, #59	; 0x3b
   40eec:			; <UNDEFINED> instruction: 0xf89dd105
   40ef0:			; <UNDEFINED> instruction: 0xf89d1018
   40ef4:	addsmi	r3, r9, #60	; 0x3c
   40ef8:	andcs	sp, r0, ip
   40efc:	blmi	613764 <tcgetattr@plt+0x60c008>
   40f00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40f04:	blls	51af74 <tcgetattr@plt+0x513818>
   40f08:			; <UNDEFINED> instruction: 0xf04f405a
   40f0c:			; <UNDEFINED> instruction: 0xd1210300
   40f10:	ldcllt	0, cr11, [r0, #-80]!	; 0xffffffb0
   40f14:	movweq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
   40f18:	blx	fed27384 <tcgetattr@plt+0xfed1fc28>
   40f1c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   40f20:	svclt	0x00082900
   40f24:	ldmdblt	fp!, {r8, r9, sp}
   40f28:			; <UNDEFINED> instruction: 0x46284631
   40f2c:	stmda	r2, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40f30:			; <UNDEFINED> instruction: 0xf080fab0
   40f34:	strb	r0, [r1, r0, asr #18]!
   40f38:	stmib	sl!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40f3c:	mulne	r4, sp, r8
   40f40:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
   40f44:			; <UNDEFINED> instruction: 0xf8526802
   40f48:	bne	ff040fd4 <tcgetattr@plt+0xff039878>
   40f4c:			; <UNDEFINED> instruction: 0xf080fab0
   40f50:	ldrb	r0, [r3, r0, asr #18]
   40f54:	stmda	ip, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40f58:	ldrdeq	r1, [r3], -r8
   40f5c:	andeq	r0, r0, r8, ror r3
   40f60:	muleq	r3, r4, ip
   40f64:	svcmi	0x00f0e92d
   40f68:	ldmib	sp, {r0, r2, r7, ip, sp, pc}^
   40f6c:			; <UNDEFINED> instruction: 0xf8dd7a0e
   40f70:	ldrbmi	r9, [r7, #-64]	; 0xffffffc0
   40f74:	andsle	r9, pc, #805306368	; 0x30000000
   40f78:	strmi	r6, [r0], sp, asr #16
   40f7c:	ldrmi	r4, [fp], lr, lsl #12
   40f80:	ldrdcc	pc, [r4], -r8
   40f84:	addsmi	r1, r9, #3817472	; 0x3a4000
   40f88:	biclt	sp, sp, r6, lsl r8
   40f8c:	and	r2, r2, r0, lsl #8
   40f90:	adcmi	r3, r5, #16777216	; 0x1000000
   40f94:	stmibne	r1!, {r0, r1, r3, r8, fp, ip, lr, pc}^
   40f98:			; <UNDEFINED> instruction: 0x465a4633
   40f9c:			; <UNDEFINED> instruction: 0xf8cd4640
   40fa0:	strls	r9, [r0], #-4
   40fa4:			; <UNDEFINED> instruction: 0xff82f7ff
   40fa8:	stmdacs	r0, {r0, r2, r4, r5, r6, fp, sp, lr}
   40fac:	adcmi	sp, r5, #240, 2	; 0x3c
   40fb0:	strcc	sp, [r1, -r6]
   40fb4:	strhle	r4, [r3, #90]!	; 0x5a
   40fb8:	andlt	r2, r5, r0
   40fbc:	svchi	0x00f0e8bd
   40fc0:	andcs	r9, r1, r3, lsl #22
   40fc4:	andlt	r6, r5, pc, lsl r0
   40fc8:	svchi	0x00f0e8bd
   40fcc:	svcmi	0x00f0e92d
   40fd0:	stmvs	r4, {r0, r2, r3, r4, r7, ip, sp, pc}
   40fd4:	stmibmi	r6!, {r0, r1, r3, r8, ip, pc}
   40fd8:	ldrbtmi	r4, [r9], #-2726	; 0xfffff55a
   40fdc:	andls	r6, r6, r6, ror #21
   40fe0:	stmdavs	r7, {r1, r3, r7, fp, ip, lr}
   40fe4:	andsls	r6, fp, #1179648	; 0x120000
   40fe8:	andeq	pc, r0, #79	; 0x4f
   40fec:			; <UNDEFINED> instruction: 0xf0002e00
   40ff0:	andcs	r8, r1, pc, lsl r1
   40ff4:			; <UNDEFINED> instruction: 0xf8faf008
   40ff8:	andvc	r2, r3, r0, lsl #6
   40ffc:	stcvs	6, cr4, [r3], #24
   41000:	stclvs	12, cr6, [r5], #-136	; 0xffffff78
   41004:	movwls	r4, #666	; 0x29a
   41008:	andls	r6, r3, #232448	; 0x38c00
   4100c:	vcgt.s8	d25, d0, d2
   41010:	ldmib	sp, {r0, r2, r3, r4, r7, pc}^
   41014:	stmdbls	r0, {r1, r9, ip, sp}
   41018:	stmib	sp, {r9, ip, pc}^
   4101c:	ldrmi	r5, [sp], -r2, lsl #2
   41020:	stmdbls	r0, {r1, r2, r8, r9, fp, ip, pc}
   41024:	blvs	71b298 <tcgetattr@plt+0x713b3c>
   41028:			; <UNDEFINED> instruction: 0xf7df6898
   4102c:	stmiavs	r3!, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}
   41030:	ldmibmi	r1, {r1, r3, r4, r5, r7, fp, sp, lr}
   41034:	ldrbtmi	r6, [r9], #-2139	; 0xfffff7a5
   41038:	andls	r9, sl, r5, lsl #6
   4103c:			; <UNDEFINED> instruction: 0x0110f8d2
   41040:	ldc2l	7, cr15, [r2, #932]	; 0x3a4
   41044:	andls	r6, r9, r3, lsr #27
   41048:			; <UNDEFINED> instruction: 0xf0402b00
   4104c:	stmdbls	sl, {r0, r2, r7, pc}
   41050:	addmi	r4, sp, #44040192	; 0x2a00000
   41054:	strmi	fp, [sl], -r8, lsr #30
   41058:	andls	r9, r4, #147456	; 0x24000
   4105c:			; <UNDEFINED> instruction: 0xf0002900
   41060:	andcc	r8, r1, #236	; 0xec
   41064:	andls	r9, r4, #469762048	; 0x1c000000
   41068:	bls	67c7c <tcgetattr@plt+0x60520>
   4106c:	vqsub.s8	d4, d16, d3
   41070:	ldmib	sp, {r1, r3, r7, pc}^
   41074:			; <UNDEFINED> instruction: 0xf10d4502
   41078:			; <UNDEFINED> instruction: 0xf04f0830
   4107c:	ldmib	sp, {r8, r9, fp}^
   41080:	stmdbls	r0, {r2, r9, ip, sp}
   41084:	svclt	0x001842a9
   41088:	addsmi	r4, ip, #19922944	; 0x1300000
   4108c:	vmin.s8	d4, d0, d15
   41090:	blls	1e1314 <tcgetattr@plt+0x1d9bb8>
   41094:	ldmvs	fp, {r0, r3, r5, r9, sl, lr}
   41098:			; <UNDEFINED> instruction: 0xf8d36b1b
   4109c:	strbmi	r9, [r8], -r8
   410a0:			; <UNDEFINED> instruction: 0xf9c6f7de
   410a4:	ldrbeq	r6, [sl, r3, asr #18]
   410a8:	stmdavs	r3, {r1, r4, r5, r6, r8, sl, ip, lr, pc}^
   410ac:	ldrdcs	pc, [r4], -r9
   410b0:	stmdale	sp!, {r0, r1, r4, r7, r9, lr}^
   410b4:			; <UNDEFINED> instruction: 0x463a429c
   410b8:	ldrmi	fp, [ip], -r8, lsr #30
   410bc:	svclt	0x0028429f
   410c0:	addsmi	r4, pc, #27262976	; 0x1a00000
   410c4:	svclt	0x002c9201
   410c8:	movwcs	r2, #4864	; 0x1300
   410cc:	movwls	r4, #33442	; 0x82a2
   410d0:	addhi	pc, sl, r0, asr #4
   410d4:	beq	127d510 <tcgetattr@plt+0x1275db4>
   410d8:	ldrbmi	lr, [r9], #-17	; 0xffffffef
   410dc:			; <UNDEFINED> instruction: 0xf0084630
   410e0:			; <UNDEFINED> instruction: 0xf89df8df
   410e4:	strbmi	r2, [r1], -r3, asr #32
   410e8:	ldrbmi	r4, [r8], #-1542	; 0xfffff9fa
   410ec:	svc	0x0032f7c5
   410f0:	umaalcc	pc, r3, sp, r8	; <UNPREDICTABLE>
   410f4:	blls	92368 <tcgetattr@plt+0x8ac0c>
   410f8:	addsmi	r3, ip, #16777216	; 0x1000000
   410fc:			; <UNDEFINED> instruction: 0x4653d274
   41100:	strtmi	r4, [r1], -sl, lsr #12
   41104:			; <UNDEFINED> instruction: 0xf7de4648
   41108:			; <UNDEFINED> instruction: 0xf89dfb27
   4110c:			; <UNDEFINED> instruction: 0xf017705f
   41110:	mvnsle	r0, r4, lsl #14
   41114:			; <UNDEFINED> instruction: 0x46404651
   41118:			; <UNDEFINED> instruction: 0xf9c8f7fe
   4111c:	umaalne	pc, r3, sp, r8	; <UNPREDICTABLE>
   41120:	bicsle	r2, sl, r1, lsl #18
   41124:	ldrhcc	pc, [sp], #-141	; 0xffffff73	; <UNPREDICTABLE>
   41128:	ldrble	r0, [r6, #1563]	; 0x61b
   4112c:			; <UNDEFINED> instruction: 0xf89d4638
   41130:			; <UNDEFINED> instruction: 0xf7f91030
   41134:			; <UNDEFINED> instruction: 0x4607f91d
   41138:			; <UNDEFINED> instruction: 0xf7c6b128
   4113c:	ldmdacs	r2, {r2, r8, fp, sp, lr, pc}
   41140:	vmax.s8	d20, d0, d2
   41144:			; <UNDEFINED> instruction: 0xf89d808a
   41148:	strb	r1, [r6, r3, asr #32]
   4114c:	svcge	0x0068f47f
   41150:			; <UNDEFINED> instruction: 0xf4bf429d
   41154:	ldrb	sl, [ip, -r5, ror #30]
   41158:	blcs	9c4ec <tcgetattr@plt+0x94d90>
   4115c:	blvs	ff930d94 <tcgetattr@plt+0xff929638>
   41160:	movwls	r6, #11363	; 0x2c63
   41164:	vmulvs.f16	s18, s6, s4	; <UNPREDICTABLE>
   41168:	movwls	r4, #17035	; 0x428b
   4116c:	bls	2b7714 <tcgetattr@plt+0x2affb8>
   41170:	cmnle	sp, r0, lsl #20
   41174:	bls	67d84 <tcgetattr@plt+0x60628>
   41178:	blls	165d9c <tcgetattr@plt+0x15e640>
   4117c:	blls	125d98 <tcgetattr@plt+0x11e63c>
   41180:			; <UNDEFINED> instruction: 0xf67f4293
   41184:	shsub16mi	sl, r0, r6
   41188:			; <UNDEFINED> instruction: 0xf7c52600
   4118c:	sub	lr, r1, r6, asr #29
   41190:	strtmi	r9, [r9], -r6, lsl #22
   41194:	blvs	71b408 <tcgetattr@plt+0x713cac>
   41198:			; <UNDEFINED> instruction: 0xf7df6898
   4119c:	ldrtmi	pc, [fp], -fp, asr #25	; <UNPREDICTABLE>
   411a0:	svclt	0x00284287
   411a4:	addmi	r4, r4, #3145728	; 0x300000
   411a8:	svclt	0x00289301
   411ac:	adcmi	r4, r3, #4, 12	; 0x400000
   411b0:	movwcs	fp, #8068	; 0x1f84
   411b4:	stmle	sp, {r3, r8, r9, ip, pc}
   411b8:	streq	pc, [r1], #-267	; 0xfffffef5
   411bc:			; <UNDEFINED> instruction: 0x46214630
   411c0:			; <UNDEFINED> instruction: 0xf86ef008
   411c4:	movweq	pc, #41039	; 0xa04f	; <UNPREDICTABLE>
   411c8:			; <UNDEFINED> instruction: 0xf8004606
   411cc:	strtmi	r3, [r3], fp
   411d0:	strcc	r9, [r1, #-2816]	; 0xfffff500
   411d4:	movwle	r4, #58027	; 0xe2ab
   411d8:	bls	227de8 <tcgetattr@plt+0x22068c>
   411dc:	adcmi	r9, r9, #49152	; 0xc000
   411e0:	sadd16mi	fp, r3, r8
   411e4:	smlald	r4, sl, ip, r6
   411e8:	blcs	67e10 <tcgetattr@plt+0x606b4>
   411ec:	blls	75984 <tcgetattr@plt+0x6e228>
   411f0:	adcmi	r3, fp, #4194304	; 0x400000
   411f4:			; <UNDEFINED> instruction: 0xf1bbd2f0
   411f8:	sbcle	r0, r4, r0, lsl #30
   411fc:	bls	167e28 <tcgetattr@plt+0x1606cc>
   41200:	blcs	67630 <tcgetattr@plt+0x5fed4>
   41204:	addmi	fp, sl, #24, 30	; 0x60
   41208:	svclt	0x00989b0b
   4120c:	blcc	3d640 <tcgetattr@plt+0x35ee4>
   41210:	andlt	pc, r0, r3, asr #17
   41214:	blmi	613a80 <tcgetattr@plt+0x60c324>
   41218:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4121c:	blls	71b28c <tcgetattr@plt+0x713b30>
   41220:			; <UNDEFINED> instruction: 0xf04f405a
   41224:			; <UNDEFINED> instruction: 0xd1200300
   41228:	andslt	r4, sp, r0, lsr r6
   4122c:	svchi	0x00f0e8bd
   41230:	blcs	5c7c4 <tcgetattr@plt+0x55068>
   41234:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {3}
   41238:	blls	2bb1f0 <tcgetattr@plt+0x2b3a94>
   4123c:	ldr	r9, [r3, -r7, lsl #6]
   41240:	blls	e7a58 <tcgetattr@plt+0xe02fc>
   41244:	movwcc	r9, #4615	; 0x1207
   41248:	movwls	r9, #20994	; 0x5202
   4124c:	str	r9, [fp, -r4, lsl #6]
   41250:	tstls	r7, r1, lsl #6
   41254:	movwls	r9, #21252	; 0x5304
   41258:	ldrtmi	lr, [r9], -r6, lsl #14
   4125c:			; <UNDEFINED> instruction: 0x46402315
   41260:	subcs	pc, r3, sp, lsl #17
   41264:	svc	0x0064f7c5
   41268:			; <UNDEFINED> instruction: 0xf7c5e76d
   4126c:	svclt	0x0000eec2
   41270:			; <UNDEFINED> instruction: 0x00031bba
   41274:	andeq	r0, r0, r8, ror r3
   41278:	andeq	r5, r1, r2, ror #11
   4127c:	andeq	r1, r3, ip, ror r9
   41280:	blmi	e53b64 <tcgetattr@plt+0xe4c408>
   41284:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   41288:	ldmpl	r3, {r4, r7, ip, sp, pc}^
   4128c:	stmdavs	r6, {r2, r8, fp, sp, pc}
   41290:	ldmdavs	fp, {r8, sl, sp}
   41294:			; <UNDEFINED> instruction: 0xf04f930f
   41298:	strls	r0, [r3, #-768]	; 0xfffffd00
   4129c:	mrc2	7, 4, pc, cr6, cr15, {7}
   412a0:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
   412a4:	blmi	cae08c <tcgetattr@plt+0xca6930>
   412a8:	ldmdbmi	r1!, {r2, r9, sl, lr}
   412ac:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   412b0:			; <UNDEFINED> instruction: 0xf7e96818
   412b4:	b	1480520 <tcgetattr@plt+0x1478dc4>
   412b8:	teqle	r0, r1, lsl #6
   412bc:			; <UNDEFINED> instruction: 0xf7eaa803
   412c0:	stmdbls	r4, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
   412c4:	stmdbge	r5, {r3, r6, r7, r8, ip, sp, pc}
   412c8:	blx	14ff27a <tcgetattr@plt+0x14f7b1e>
   412cc:	stmdbls	r4, {r0, r2, r8, r9, fp, ip, pc}
   412d0:			; <UNDEFINED> instruction: 0x46054419
   412d4:			; <UNDEFINED> instruction: 0xf0074620
   412d8:	blls	1c126c <tcgetattr@plt+0x1b9b10>
   412dc:	strmi	r9, [r1], -r4, lsl #20
   412e0:	ldrmi	r4, [r8], #-1540	; 0xfffff9fc
   412e4:	ldcl	7, cr15, [r6, #788]!	; 0x314
   412e8:	bls	192b94 <tcgetattr@plt+0x18b438>
   412ec:			; <UNDEFINED> instruction: 0xf7c54620
   412f0:	ldmib	sp, {r1, r4, r5, r9, sl, fp, sp, lr, pc}^
   412f4:	ldrmi	r1, [r9], #-772	; 0xfffffcfc
   412f8:	bls	125710 <tcgetattr@plt+0x11dfb4>
   412fc:	strtmi	r2, [r0], -r0, lsl #6
   41300:	cdp2	7, 6, cr15, cr10, cr10, {7}
   41304:	bmi	72ffac <tcgetattr@plt+0x728850>
   41308:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   4130c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   41310:	subsmi	r9, sl, pc, lsl #22
   41314:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   41318:	andslt	sp, r0, pc, lsl r1
   4131c:	stmdage	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   41320:	ldrtmi	r4, [r1], -sl, lsr #12
   41324:			; <UNDEFINED> instruction: 0xf7ec9001
   41328:	bls	1809ec <tcgetattr@plt+0x179290>
   4132c:	stmdals	r1, {r0, r5, r9, sl, lr}
   41330:			; <UNDEFINED> instruction: 0xf868f7ef
   41334:			; <UNDEFINED> instruction: 0xf7ed9801
   41338:	stmdami	pc, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   4133c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   41340:	blx	7f2ea <tcgetattr@plt+0x77b8e>
   41344:			; <UNDEFINED> instruction: 0xf7eaa803
   41348:	stmdbls	r4, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   4134c:			; <UNDEFINED> instruction: 0xd1ba2800
   41350:			; <UNDEFINED> instruction: 0x4620e7d3
   41354:	stcl	7, cr15, [r0, #788]!	; 0x314
   41358:			; <UNDEFINED> instruction: 0xf7c5e7d5
   4135c:	svclt	0x0000ee4a
   41360:	andeq	r1, r3, r0, lsl r9
   41364:	andeq	r0, r0, r8, ror r3
   41368:	strdeq	r1, [r3], -r2
   4136c:	andeq	r0, r0, r8, ror #7
   41370:	andeq	pc, r0, r6, asr sp	; <UNPREDICTABLE>
   41374:	andeq	r1, r3, sl, lsl #17
   41378:	andeq	pc, r0, r2, ror #25
   4137c:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   41380:			; <UNDEFINED> instruction: 0xf1046884
   41384:			; <UNDEFINED> instruction: 0xf7c50098
   41388:	mcrvs	14, 7, lr, cr11, cr2, {3}
   4138c:	andle	r3, r3, r1, lsl #6
   41390:	blcc	9d144 <tcgetattr@plt+0x959e8>
   41394:			; <UNDEFINED> instruction: 0xb1bb676b
   41398:			; <UNDEFINED> instruction: 0xf5056fa0
   4139c:			; <UNDEFINED> instruction: 0xf7c575a0
   413a0:	svcvs	0x0060edbc
   413a4:	ldc	7, cr15, [r8, #788]!	; 0x314
   413a8:	adcmi	r6, r8, #32, 22	; 0x8000
   413ac:			; <UNDEFINED> instruction: 0xf7efd004
   413b0:	blvs	87f6e4 <tcgetattr@plt+0x877f88>
   413b4:	ldc	7, cr15, [r0, #788]!	; 0x314
   413b8:			; <UNDEFINED> instruction: 0xf7ef4620
   413bc:	strtmi	pc, [r0], -r5, asr #17
   413c0:	ldrhtmi	lr, [r8], -sp
   413c4:	stclt	7, cr15, [r6, #788]!	; 0x314
   413c8:	tstcs	r6, r8, lsr #30
   413cc:	ldmdb	r2, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   413d0:	svclt	0x0000e7e2
   413d4:	mvnsmi	lr, sp, lsr #18
   413d8:			; <UNDEFINED> instruction: 0x460521d8
   413dc:	andcs	fp, r1, r2, lsl #1
   413e0:	ldrdhi	pc, [r0], -r5
   413e4:			; <UNDEFINED> instruction: 0xff1cf007
   413e8:	strmi	r2, [r4], -r0, lsl #6
   413ec:			; <UNDEFINED> instruction: 0xf8d860a8
   413f0:	strbtvs	r0, [r3], #544	; 0x220
   413f4:	cmnlt	r0, #415236096	; 0x18c00000
   413f8:	strvs	r2, [r3, -r1, lsl #6]!
   413fc:			; <UNDEFINED> instruction: 0xff54f007
   41400:	strcs	r6, [r0], -r0, ror #14
   41404:	addsvs	pc, r4, r4, lsl #17
   41408:	ldrdne	pc, [r8, #-136]	; 0xffffff78
   4140c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   41410:			; <UNDEFINED> instruction: 0x46204633
   41414:	ldmib	r1, {r1, r2, r5, r7, r8, r9, sl, sp, lr}^
   41418:			; <UNDEFINED> instruction: 0xf8c41201
   4141c:	stmib	r4, {r4, r7, sp, lr}^
   41420:			; <UNDEFINED> instruction: 0xf8c47722
   41424:			; <UNDEFINED> instruction: 0xf7ef7084
   41428:			; <UNDEFINED> instruction: 0xf8d8f8ed
   4142c:	stmdbmi	fp, {r3, ip, sp}
   41430:			; <UNDEFINED> instruction: 0x0110f8d3
   41434:			; <UNDEFINED> instruction: 0xf7e94479
   41438:	blmi	2c039c <tcgetattr@plt+0x2b8c40>
   4143c:			; <UNDEFINED> instruction: 0x46394632
   41440:	strvs	r4, [r0, #-1147]!	; 0xfffffb85
   41444:	addseq	pc, r8, r4, lsl #2
   41448:			; <UNDEFINED> instruction: 0xf7c69500
   4144c:	strtmi	lr, [r0], -r0, ror #16
   41450:	pop	{r1, ip, sp, pc}
   41454:	stmib	r4, {r4, r5, r6, r7, r8, pc}^
   41458:	bfi	r0, ip, #0, #19
   4145c:	andeq	r5, r1, r4, ror #3
   41460:	andeq	r3, r0, r1, ror #1
   41464:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   41468:			; <UNDEFINED> instruction: 0xffb4f7ff
   4146c:	eorscs	r4, r0, r4, lsl #12
   41470:	cdp2	0, 11, cr15, cr12, cr7, {0}
   41474:	ldrdne	pc, [r8, #-133]	; 0xffffff7b
   41478:	mvnscc	pc, #79	; 0x4f
   4147c:	andne	lr, r1, #3424256	; 0x344000
   41480:			; <UNDEFINED> instruction: 0xf7ef6320
   41484:			; <UNDEFINED> instruction: 0x4620f8bf
   41488:	svclt	0x0000bd38
   4148c:	ldrblt	r6, [r0, #2819]!	; 0xb03
   41490:			; <UNDEFINED> instruction: 0xf8d0689b
   41494:	ldmdavs	r4, {r3, r4, r5, lr, pc}
   41498:	stmdavs	lr, {r0, r1, r2, r3, r4, r8, fp, sp, lr}
   4149c:	movweq	lr, #52135	; 0xcba7
   414a0:	andle	r4, r6, #156, 4	; 0xc0000009
   414a4:	stmiblt	r8, {r7, r8, sl, fp, sp, lr}^
   414a8:	strmi	r4, [r6], -r5, lsl #12
   414ac:	andsvs	r6, r5, lr
   414b0:			; <UNDEFINED> instruction: 0xf8d0bdf0
   414b4:			; <UNDEFINED> instruction: 0xf8dee008
   414b8:	stccc	0, cr5, [r1, #-32]	; 0xffffffe0
   414bc:	addsmi	r4, ip, #721420288	; 0x2b000000
   414c0:	strbtmi	fp, [r4], #-3998	; 0xfffff062
   414c4:	andcs	r1, r1, r5, ror #23
   414c8:	vstrvs.16	s26, [r3, #480]	; 0x1e0	; <UNPREDICTABLE>
   414cc:			; <UNDEFINED> instruction: 0xf8deb913
   414d0:	cdpcc	0, 0, cr6, cr1, cr4, {0}
   414d4:	andcs	r6, r2, lr
   414d8:	ldcllt	0, cr6, [r0, #84]!	; 0x54
   414dc:	andvs	r2, lr, r0
   414e0:	andsvs	r4, r5, r5, lsl #12
   414e4:	svclt	0x0000bdf0
   414e8:	ldrbmi	lr, [r0, sp, lsr #18]!
   414ec:	stmvs	r5, {r2, r3, r9, sl, lr}
   414f0:	cfstr32vc	mvfx15, [lr, #-692]	; 0xfffffd4c
   414f4:	ldrdgt	pc, [r8, pc]!	; <UNPREDICTABLE>
   414f8:	ldrmi	sl, [r7], -r4, lsl #28
   414fc:			; <UNDEFINED> instruction: 0xf8d54a69
   41500:			; <UNDEFINED> instruction: 0x461d1110
   41504:	ldrbtmi	r4, [ip], #2920	; 0xb68
   41508:			; <UNDEFINED> instruction: 0x4630447a
   4150c:			; <UNDEFINED> instruction: 0x919cf8df
   41510:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   41514:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   41518:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   4151c:			; <UNDEFINED> instruction: 0xf04f938d
   41520:			; <UNDEFINED> instruction: 0xf7f80300
   41524:	ldclvc	12, cr15, [r3, #700]!	; 0x2bc
   41528:	nopeq	{67}	; 0x43
   4152c:	pushlt	{r0, r1, r4, r5, r6, r7, r8, sl, ip, sp, lr}
   41530:	movwcs	lr, #31188	; 0x79d4
   41534:	svclt	0x0028429a
   41538:	tstle	r5, #168, 12	; 0xa800000
   4153c:	ldmdavs	fp, {r0, r1, r5, r7, fp, sp, lr}^
   41540:	stmdale	r2, {r0, r1, r6, r8, sl, lr}^
   41544:	addsmi	r6, sp, #1584	; 0x630
   41548:	bmi	16b56d4 <tcgetattr@plt+0x16adf78>
   4154c:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
   41550:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   41554:	subsmi	r9, sl, sp, lsl #23
   41558:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4155c:	addshi	pc, sp, r0, asr #32
   41560:	cfstr32vc	mvfx15, [lr, #-52]	; 0xffffffcc
   41564:			; <UNDEFINED> instruction: 0x87f0e8bd
   41568:	svcvs	0x00a26b21
   4156c:	stmvs	r9, {r5, r7, r8, r9, fp, sp, lr}
   41570:	bcs	5b99c <tcgetattr@plt+0x54240>
   41574:	addhi	pc, r4, r0
   41578:	tstcs	pc, #212, 18	; 0x350000
   4157c:	beq	d7d9b8 <tcgetattr@plt+0xd7625c>
   41580:	svccc	0x00fff1b3
   41584:	andls	sp, r0, #112	; 0x70
   41588:	stmib	sp, {r1, r3, r6, r9, fp, lr}^
   4158c:	ldrbmi	r0, [r0], -r1, lsl #2
   41590:	vst3.16	{d20-d22}, [pc :256], sl
   41594:			; <UNDEFINED> instruction: 0xf0077100
   41598:	strmi	pc, [r0], r9, lsl #30
   4159c:	movwcs	r6, #2209	; 0x8a1
   415a0:			; <UNDEFINED> instruction: 0x4638461a
   415a4:	strmi	r6, [r8, #2121]	; 0x849
   415a8:	strmi	fp, [r8], r8, lsr #30
   415ac:	smlatbeq	r8, r1, fp, lr
   415b0:	blx	12ff56c <tcgetattr@plt+0x12f7e10>
   415b4:	ldrbmi	r4, [r3], -r0, asr #20
   415b8:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   415bc:			; <UNDEFINED> instruction: 0xf7ee4638
   415c0:	stmiavs	r3!, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}
   415c4:	strbmi	r6, [r3, #-2139]	; 0xfffff7a5
   415c8:	movwcs	sp, #2492	; 0x9bc
   415cc:	ldrmi	r4, [r9], -sl, lsr #12
   415d0:			; <UNDEFINED> instruction: 0xf7ed4638
   415d4:	blvs	8bfec0 <tcgetattr@plt+0x8b8764>
   415d8:	andcs	r6, r1, r2, lsr #17
   415dc:	ldrsbt	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   415e0:			; <UNDEFINED> instruction: 0xf8d4688b
   415e4:	ldmdbvs	fp, {r3, r4, r5, lr, pc}
   415e8:	ldrtmi	r9, [r8], -r1
   415ec:	movweq	lr, #52131	; 0xcba3
   415f0:	str	lr, [r2], -sp, asr #19
   415f4:	ldrdgt	pc, [r4], -r2
   415f8:	andcs	r4, r0, #721420288	; 0x2b000000
   415fc:	stmdaeq	r8, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   41600:	andhi	pc, r0, sp, asr #17
   41604:	ldc2l	7, cr15, [lr, #-952]	; 0xfffffc48
   41608:	addsmi	r6, sp, #1584	; 0x630
   4160c:			; <UNDEFINED> instruction: 0xf8d4d19d
   41610:	cdpvs	0, 2, cr8, cr2, cr8, {0}
   41614:	ldrdcc	pc, [r4], -r8
   41618:			; <UNDEFINED> instruction: 0xd196429a
   4161c:	ldrtmi	r4, [r6], r7, lsr #22
   41620:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   41624:	stmdbeq	r0!, {r2, r8, ip, sp, lr, pc}
   41628:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
   4162c:	stcne	8, cr15, [ip], {84}	; 0x54
   41630:			; <UNDEFINED> instruction: 0xf85446f4
   41634:			; <UNDEFINED> instruction: 0xf10e2c08
   41638:			; <UNDEFINED> instruction: 0xf8540e10
   4163c:	strbmi	r3, [ip, #-3076]	; 0xfffff3fc
   41640:	andeq	lr, pc, ip, lsr #17
   41644:	stmdavs	r0!, {r4, r5, r6, r7, r8, ip, lr, pc}
   41648:	movwcs	r4, #1578	; 0x62a
   4164c:	andeq	pc, r0, lr, asr #17
   41650:			; <UNDEFINED> instruction: 0xf8d84638
   41654:	stmdbcc	r1, {r2, ip}
   41658:			; <UNDEFINED> instruction: 0xf9f6f7ed
   4165c:			; <UNDEFINED> instruction: 0x46384631
   41660:			; <UNDEFINED> instruction: 0xf7ee2224
   41664:			; <UNDEFINED> instruction: 0xe770f95b
   41668:	bmi	592ebc <tcgetattr@plt+0x58b760>
   4166c:	smlabteq	r0, sp, r9, lr
   41670:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   41674:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   41678:	cdp2	0, 9, cr15, cr8, cr7, {0}
   4167c:	str	r4, [sp, r0, lsl #13]
   41680:			; <UNDEFINED> instruction: 0xf10d4a10
   41684:			; <UNDEFINED> instruction: 0x46030a34
   41688:	ldrbtmi	r9, [sl], #-256	; 0xffffff00
   4168c:	vst1.16	{d20-d22}, [pc :64], r0
   41690:			; <UNDEFINED> instruction: 0xf0077100
   41694:	strmi	pc, [r0], fp, lsl #29
   41698:			; <UNDEFINED> instruction: 0xf7c5e780
   4169c:	svclt	0x0000ecaa
   416a0:	andeq	r1, r3, lr, lsl #13
   416a4:	andeq	r4, r1, ip, lsr r9
   416a8:	andeq	r0, r0, r8, ror r3
   416ac:	andeq	r1, r3, ip, ror r6
   416b0:	andeq	r1, r3, r6, asr #12
   416b4:	andeq	r8, r1, r8, lsr #26
   416b8:	strdeq	r7, [r1], -sl
   416bc:	andeq	r0, r0, r4, asr #6
   416c0:	andeq	r8, r1, lr, lsr #24
   416c4:	andeq	r8, r1, lr, lsl #24
   416c8:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   416cc:	push	{r0, r2, r3, r4, r8, r9, fp, lr}
   416d0:	ldrbtmi	r4, [ip], #496	; 0x1f0
   416d4:	strmi	fp, [ip], -sl, lsl #1
   416d8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   416dc:	strbtmi	r1, [pc], -r6, lsr #17
   416e0:	strmi	r6, [r5], -r1, lsl #16
   416e4:	ldrtmi	r2, [r8], -r0, lsl #4
   416e8:	ldrdhi	pc, [r8], -r5
   416ec:	movwls	r6, #38939	; 0x981b
   416f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   416f4:	blx	ff27f6ae <tcgetattr@plt+0xff277f52>
   416f8:	andle	r4, r8, #180, 4	; 0x4000000b
   416fc:	stmiavs	r9!, {r0, r1, r5, r9, sl, lr}
   41700:	strcc	r6, [r1], #-2088	; 0xfffff7d8
   41704:			; <UNDEFINED> instruction: 0xf7ff463a
   41708:	adcsmi	pc, r4, #3824	; 0xef0
   4170c:	ldmib	r8, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   41710:	movwcs	r1, #536	; 0x218
   41714:			; <UNDEFINED> instruction: 0xf7ed4638
   41718:			; <UNDEFINED> instruction: 0x4638f997
   4171c:	stc2	7, cr15, [r6, #948]	; 0x3b4
   41720:	blmi	253f4c <tcgetattr@plt+0x24c7f0>
   41724:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   41728:	blls	29b798 <tcgetattr@plt+0x29403c>
   4172c:			; <UNDEFINED> instruction: 0xf04f405a
   41730:	mrsle	r0, LR_svc
   41734:	pop	{r1, r3, ip, sp, pc}
   41738:			; <UNDEFINED> instruction: 0xf7c581f0
   4173c:	svclt	0x0000ec5a
   41740:	andeq	r1, r3, r2, asr #9
   41744:	andeq	r0, r0, r8, ror r3
   41748:	andeq	r1, r3, r0, ror r4
   4174c:	push	{r0, r2, r3, r6, r9, fp, lr}
   41750:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
   41754:	strmi	r6, [sp], -r4, lsl #17
   41758:	addslt	r4, r2, fp, asr #22
   4175c:	stmdavs	r0, {r1, r2, r9, sl, lr}
   41760:	ldmpl	r3, {r0, r5, r8, r9, fp, sp, lr}^
   41764:	ldmdavs	fp, {r1, r5, r7, r8, r9, fp, sp, lr}
   41768:			; <UNDEFINED> instruction: 0xf04f9311
   4176c:	cdpvs	3, 6, cr0, cr3, cr0, {0}
   41770:	bne	fe71b99c <tcgetattr@plt+0xfe714240>
   41774:	stmvs	r0, {r1, r5, r6, r7, sl, fp, sp, lr}
   41778:	bcs	9bba4 <tcgetattr@plt+0x94448>
   4177c:			; <UNDEFINED> instruction: 0xf8d06e27
   41780:	strmi	r8, [fp], #-272	; 0xfffffef0
   41784:	bcs	f58c4 <tcgetattr@plt+0xee168>
   41788:	stmib	r4, {r1, r2, r3, r6, r8, ip, lr, pc}^
   4178c:	bge	19e3d0 <tcgetattr@plt+0x196c74>
   41790:	strtmi	sl, [r0], -r4, lsl #18
   41794:	movwvc	lr, #18893	; 0x49cd
   41798:	mrc2	7, 3, pc, cr8, cr15, {7}
   4179c:	bge	21ca30 <tcgetattr@plt+0x2152d4>
   417a0:	movwls	sl, #30982	; 0x7906
   417a4:	stclvs	6, cr4, [r0], #-28	; 0xffffffe4
   417a8:	ldmvs	r0!, {r1, r2, ip, pc}
   417ac:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   417b0:	bl	fea0d3bc <tcgetattr@plt+0xfea05c60>
   417b4:	blx	fec417bc <tcgetattr@plt+0xfec3a060>
   417b8:	b	143d9c0 <tcgetattr@plt+0x1436264>
   417bc:	svclt	0x00081050
   417c0:	stmdacs	r0, {sp}
   417c4:	svcge	0x0008d133
   417c8:			; <UNDEFINED> instruction: 0x46414a30
   417cc:	streq	pc, [r1, #-5]
   417d0:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   417d4:	blx	15ff7be <tcgetattr@plt+0x15f8062>
   417d8:	stcvs	7, cr9, [r2, #-12]!
   417dc:	blls	213064 <tcgetattr@plt+0x20b908>
   417e0:	mlasvc	r7, sp, r8, pc	; <UNPREDICTABLE>
   417e4:	sfmvs	f1, 1, [r2, #8]!
   417e8:	streq	pc, [r0, -r7, asr #32]!
   417ec:	blls	1e63f4 <tcgetattr@plt+0x1dec98>
   417f0:	ldmib	sp, {r0, r9, ip, pc}^
   417f4:			; <UNDEFINED> instruction: 0xf88d1204
   417f8:			; <UNDEFINED> instruction: 0xf7ef7037
   417fc:	stcvs	8, cr15, [r1, #732]!	; 0x2dc
   41800:	stmdbcs	r0, {r0, sp}
   41804:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   41808:	bmi	8afee4 <tcgetattr@plt+0x8a8788>
   4180c:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   41810:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   41814:	subsmi	r9, sl, r1, lsl fp
   41818:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4181c:	andslt	sp, r2, r0, lsr r1
   41820:	ldrhhi	lr, [r0, #141]!	; 0x8d
   41824:	tstvc	r1, #196, 18	; 0x310000
   41828:	movwvc	lr, #63956	; 0xf9d4
   4182c:	strtmi	lr, [r0], -pc, lsr #15
   41830:			; <UNDEFINED> instruction: 0xf8e0f7ef
   41834:	strb	r2, [r8, r0]!
   41838:	cdpvs	12, 6, cr6, cr3, cr5, {7}
   4183c:	andle	r2, pc, r1, lsl #26
   41840:	addsmi	r9, r9, #114688	; 0x1c000
   41844:	mcrrne	15, 2, fp, sl, cr13
   41848:	andeq	pc, r1, #1073741872	; 0x40000030
   4184c:			; <UNDEFINED> instruction: 0x46304630
   41850:	ldmne	r2, {r1, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   41854:			; <UNDEFINED> instruction: 0x46191ad2
   41858:			; <UNDEFINED> instruction: 0xff36f7ff
   4185c:	ldrb	r2, [r4, r1]
   41860:	addsmi	r9, r9, #81920	; 0x14000
   41864:	mcrrne	15, 2, fp, sl, cr13
   41868:	andeq	pc, r1, #1073741872	; 0x40000030
   4186c:			; <UNDEFINED> instruction: 0x46304630
   41870:	ldmne	r2, {r1, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
   41874:			; <UNDEFINED> instruction: 0x46191ad2
   41878:			; <UNDEFINED> instruction: 0xff26f7ff
   4187c:	strb	r4, [r4, r8, lsr #12]
   41880:	bl	fedff79c <tcgetattr@plt+0xfedf8040>
   41884:	andeq	r1, r3, r2, asr #8
   41888:	andeq	r0, r0, r8, ror r3
   4188c:	andeq	r4, r1, r2, ror r6
   41890:	andeq	r1, r3, r6, lsl #7
   41894:	bvs	ff6dbaa8 <tcgetattr@plt+0xff6d434c>
   41898:	ldrb	fp, [r7, -r2, lsl #2]
   4189c:	blcs	5ce10 <tcgetattr@plt+0x556b4>
   418a0:			; <UNDEFINED> instruction: 0x4618d1fb
   418a4:	svclt	0x00004770
   418a8:	andcs	r6, r0, #0, 16
   418ac:	tstcs	r1, r8, lsl #10
   418b0:	stmib	r3, {r0, r1, r7, fp, sp, lr}^
   418b4:			; <UNDEFINED> instruction: 0xf7ff2218
   418b8:	andcs	pc, r1, sp, ror #31
   418bc:	svclt	0x0000bd08
   418c0:	tstcs	r1, r0, lsl #16
   418c4:	strcs	fp, [r0], #-1296	; 0xfffffaf0
   418c8:	ldmvs	r3, {r1, r7, fp, sp, lr}
   418cc:	ldmvs	fp, {r2, r4, r9, sl, sp, lr}
   418d0:	sbcmi	r3, fp, r1, lsl #22
   418d4:			; <UNDEFINED> instruction: 0xf7ff6653
   418d8:	ldrdcs	pc, [r1], -sp
   418dc:	svclt	0x0000bd10
   418e0:	tstcs	r1, r0, lsl #16
   418e4:	strcs	fp, [r0], #-1296	; 0xfffffaf0
   418e8:	ldmvs	sl, {r0, r1, r7, fp, sp, lr}
   418ec:	ldmvs	r2, {r2, r3, r4, r9, sl, sp, lr}
   418f0:	ldrbvs	r3, [sl], -r1, lsl #20
   418f4:			; <UNDEFINED> instruction: 0xffcef7ff
   418f8:	ldclt	0, cr2, [r0, #-4]
   418fc:	smlabbcs	r1, r3, r8, r6
   41900:	blvs	7ae9c8 <tcgetattr@plt+0x7a726c>
   41904:	vmovvs.s8	r6, d26[0]
   41908:	blne	4dbbc4 <tcgetattr@plt+0x4d4468>
   4190c:	pushvs	{r2, r3, r4, r9, sl, fp, sp, lr}
   41910:	strtmi	r6, [sl], #-988	; 0xfffffc24
   41914:	ldrcs	lr, [r0], #-2499	; 0xfffff63d
   41918:	tstcs	r2, r3, asr #19
   4191c:			; <UNDEFINED> instruction: 0xe715bc30
   41920:	strdlt	fp, [sp], r0
   41924:			; <UNDEFINED> instruction: 0x46054e1f
   41928:	ldrbtmi	r4, [lr], #-2847	; 0xfffff4e1
   4192c:	stmdavs	r7, {r2, r7, fp, sp, lr}
   41930:	ldmib	r4, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
   41934:	ldmdavs	fp, {r3, r4, sl, fp, sp, lr}
   41938:			; <UNDEFINED> instruction: 0xf04f930b
   4193c:	stmiavs	r3!, {r8, r9}
   41940:	stmib	r4, {r0, r1, r3, r4, r6, fp, sp, lr}^
   41944:	adcsmi	r1, r3, #24, 4	; 0x80000001
   41948:	addsmi	sp, r9, #34	; 0x22
   4194c:	stmdage	r2, {r1, r3, r4, ip, lr, pc}
   41950:	andcs	r4, r0, #59768832	; 0x3900000
   41954:			; <UNDEFINED> instruction: 0xf7ec9001
   41958:	stmdals	r1, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}
   4195c:	andsne	lr, r8, #212, 18	; 0x350000
   41960:			; <UNDEFINED> instruction: 0xf7ed2300
   41964:	stmdals	r1, {r0, r4, r5, r6, fp, ip, sp, lr, pc}
   41968:	stc2l	7, cr15, [r0], #-948	; 0xfffffc4c
   4196c:	blmi	3d41b0 <tcgetattr@plt+0x3cca54>
   41970:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   41974:	blls	31b9e4 <tcgetattr@plt+0x314288>
   41978:			; <UNDEFINED> instruction: 0xf04f405a
   4197c:	mrsle	r0, SP_hyp
   41980:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   41984:	strtmi	r6, [r8], -r1, ror #28
   41988:			; <UNDEFINED> instruction: 0xf7ff2201
   4198c:			; <UNDEFINED> instruction: 0xe7edfe9d
   41990:	andcs	r4, r1, #101711872	; 0x6100000
   41994:	mrc2	7, 4, pc, cr8, cr15, {7}
   41998:	cdpvs	8, 2, cr6, cr1, cr3, {5}
   4199c:			; <UNDEFINED> instruction: 0xe7d4685b
   419a0:	bl	9ff8bc <tcgetattr@plt+0x9f8160>
   419a4:	andeq	r1, r3, sl, ror #4
   419a8:	andeq	r0, r0, r8, ror r3
   419ac:	andeq	r1, r3, r4, lsr #4
   419b0:			; <UNDEFINED> instruction: 0x4605b538
   419b4:	strtmi	r6, [r0], -r4, lsl #17
   419b8:			; <UNDEFINED> instruction: 0xf814f7ef
   419bc:	stmiavs	r8!, {r1, r5, r8, r9, fp, sp, lr}
   419c0:	ldmvs	r1, {r0, r1, r5, r6, r9, sl, fp, sp, lr}
   419c4:	blvs	fe8dc5cc <tcgetattr@plt+0xfe8d4e70>
   419c8:	bne	fe71bdf4 <tcgetattr@plt+0xfe714698>
   419cc:	andcs	r6, r0, #128, 16	; 0x800000
   419d0:	strbtvs	r4, [r2], #1049	; 0x419
   419d4:			; <UNDEFINED> instruction: 0xf7df6562
   419d8:	cdpvs	8, 2, cr15, cr3, cr13, {5}
   419dc:	stmdale	r0, {r0, r1, r7, r9, lr}
   419e0:	mcrvs	13, 3, fp, cr2, cr8, {1}
   419e4:	strtmi	r4, [r8], -r1, lsl #12
   419e8:	ldrhtmi	lr, [r8], -sp
   419ec:	svclt	0x0000e798
   419f0:	strlt	r6, [r8, #-2048]	; 0xfffff800
   419f4:			; <UNDEFINED> instruction: 0xffdcf7ff
   419f8:	stclt	0, cr2, [r8, #-4]
   419fc:	strlt	r6, [r0, #-2307]	; 0xfffff6fd
   41a00:	stmdavs	r0, {r0, r1, r7, ip, sp, pc}
   41a04:	andls	fp, r1, fp, lsl r1
   41a08:	ldc2	7, cr15, [sl], #-1020	; 0xfffffc04
   41a0c:			; <UNDEFINED> instruction: 0xf7ff9801
   41a10:	andcs	pc, r2, pc, asr #31
   41a14:			; <UNDEFINED> instruction: 0xf85db003
   41a18:	svclt	0x0000fb04
   41a1c:	strlt	r6, [r0, #-2307]	; 0xfffff6fd
   41a20:	stmdavs	r0, {r0, r1, r7, ip, sp, pc}
   41a24:	andls	fp, r1, fp, lsl r1
   41a28:	stc2	7, cr15, [sl], #-1020	; 0xfffffc04
   41a2c:			; <UNDEFINED> instruction: 0xf7ff9801
   41a30:			; <UNDEFINED> instruction: 0x2001ffbf
   41a34:			; <UNDEFINED> instruction: 0xf85db003
   41a38:	svclt	0x0000fb04
   41a3c:	ldrblt	r6, [r0, #-2179]!	; 0xfffff77d
   41a40:	bvs	ff693258 <tcgetattr@plt+0xff68bafc>
   41a44:	stmdbcs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr}
   41a48:	bcs	b5b4c <tcgetattr@plt+0xae3f0>
   41a4c:	andcs	fp, r2, #4, 30
   41a50:	andle	r6, r3, sl, asr r5
   41a54:	svclt	0x00042a02
   41a58:	ldrbvs	r2, [sl, #-513]	; 0xfffffdff
   41a5c:	bcs	9cdcc <tcgetattr@plt+0x95670>
   41a60:			; <UNDEFINED> instruction: 0xf032d02e
   41a64:	eorsle	r0, r3, r2, lsl #2
   41a68:	ldmib	r3, {r1, r9, fp, sp}^
   41a6c:	eorle	r0, r9, r1, lsl r1
   41a70:	blvs	fe79c6e0 <tcgetattr@plt+0xfe794f84>
   41a74:	ldmdbvs	r2, {r1, r4, r7, fp, sp, lr}
   41a78:	blne	145b2e0 <tcgetattr@plt+0x1453b84>
   41a7c:	ldmdale	sl, {r3, r7, r9, lr}
   41a80:	ldmvs	r6!, {r1, r2, r3, r4, r7, fp, sp, lr}
   41a84:	addmi	r4, r8, #48, 8	; 0x30000000
   41a88:			; <UNDEFINED> instruction: 0xf106bf35
   41a8c:	bne	feacf690 <tcgetattr@plt+0xfeac7f34>
   41a90:	ldmdane	r2, {r1, r4, r7, r8, fp, ip}^
   41a94:	bne	14f1790 <tcgetattr@plt+0x14ea034>
   41a98:	orrsvs	r6, sl, #98566144	; 0x5e00000
   41a9c:	tstcs	r1, sl, asr r6
   41aa0:			; <UNDEFINED> instruction: 0xf7ff4620
   41aa4:	stmiavs	r3!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   41aa8:	tstcs	r0, r0, lsr #12
   41aac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   41ab0:	ldmvs	sl, {r0, r1, r3, r4, r7, fp, sp, lr}
   41ab4:	bne	14fb2dc <tcgetattr@plt+0x14f3b80>
   41ab8:	orrsvs	r2, sl, #0, 2
   41abc:	ubfx	r6, r9, #12, #15
   41ac0:	ldrbvs	r2, [sl], #514	; 0x202
   41ac4:	ldrdeq	lr, [pc, -r3]
   41ac8:	bcs	7ba18 <tcgetattr@plt+0x742bc>
   41acc:	ldfltp	f5, [r0, #-756]!	; 0xfffffd0c
   41ad0:	lfmvs	f2, 2, [r8], {1}
   41ad4:	ldrbvs	r6, [sl], #3225	; 0xc99
   41ad8:	svclt	0x0000e7ca
   41adc:	strlt	r6, [r8, #-2048]	; 0xfffff800
   41ae0:	ldrbeq	r6, [fp, r3, lsl #18]
   41ae4:	andcs	sp, r0, r1, lsl #8
   41ae8:			; <UNDEFINED> instruction: 0xf7ffbd08
   41aec:	andcs	pc, r0, r7, lsr #31
   41af0:	svclt	0x0000bd08
   41af4:	ldrlt	r6, [r0, #-2048]!	; 0xfffff800
   41af8:	stmvs	r4, {r0, r1, r7, ip, sp, pc}
   41afc:	fstmdbxvs	r2!, {d22-d38}	;@ Deprecated
   41b00:	bcs	9bd74 <tcgetattr@plt+0x94618>
   41b04:	andle	r6, r9, fp, lsl r9
   41b08:	smlatbcs	r1, r3, r3, r6
   41b0c:	stmib	r4, {r8, r9, sp}^
   41b10:			; <UNDEFINED> instruction: 0xf7ff3318
   41b14:			; <UNDEFINED> instruction: 0x2001febf
   41b18:	ldclt	0, cr11, [r0, #-12]!
   41b1c:	blvs	fe99d4ac <tcgetattr@plt+0xfe995d50>
   41b20:	blne	14dcbac <tcgetattr@plt+0x14d5450>
   41b24:	addsmi	r4, r1, #436207616	; 0x1a000000
   41b28:	andls	sp, r1, lr, ror #3
   41b2c:			; <UNDEFINED> instruction: 0xff86f7ff
   41b30:	stmdals	r1, {r0, r1, r5, r8, r9, fp, sp, lr}
   41b34:	ldmdbvs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}
   41b38:	svclt	0x0000e7e6
   41b3c:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   41b40:	stclvs	8, cr6, [r3, #-688]!	; 0xfffffd50
   41b44:	blcs	dc7d4 <tcgetattr@plt+0xd5078>
   41b48:	mulle	lr, r0, r8
   41b4c:	ldmvs	r9, {r0, r1, r5, r7, fp, sp, lr}
   41b50:	strbtvs	r3, [r1], -r1, lsl #18
   41b54:			; <UNDEFINED> instruction: 0xffeef7de
   41b58:	mrscs	r2, SP_irq
   41b5c:	strtvs	r6, [r0], -r3, lsr #7
   41b60:			; <UNDEFINED> instruction: 0xf7ff4628
   41b64:	mulcs	r1, r7, lr
   41b68:	blvs	fe8f1050 <tcgetattr@plt+0xfe8e98f4>
   41b6c:	stmdbvs	r1, {r0, r1, r5, r6, r9, sl, fp, sp, lr}
   41b70:	vstmiavs	r2!, {s2-s156}
   41b74:	addsmi	r4, sl, #184549376	; 0xb000000
   41b78:	strtmi	sp, [r8], -r8, ror #3
   41b7c:			; <UNDEFINED> instruction: 0xff5ef7ff
   41b80:	blvs	71be34 <tcgetattr@plt+0x7146d8>
   41b84:			; <UNDEFINED> instruction: 0xe7e16898
   41b88:	ldrblt	r6, [r0, #-2179]!	; 0xfffff77d
   41b8c:	blvs	6533a4 <tcgetattr@plt+0x64bc48>
   41b90:	stmvs	r0, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr}
   41b94:	stmdbvs	r1, {r0, r3, r4, r9, sl, sp, lr}
   41b98:	blne	fe25bdb4 <tcgetattr@plt+0xfe254658>
   41b9c:	stmdale	r6, {r4, r7, r9, lr}
   41ba0:	addsmi	r4, r0, #40, 8	; 0x28000000
   41ba4:	ldrtmi	sp, [r2], #-2307	; 0xfffff6fd
   41ba8:			; <UNDEFINED> instruction: 0x66591a51
   41bac:	adcmi	lr, sl, #3
   41bb0:	ldrbvs	sp, [sl], -sp, lsl #4
   41bb4:			; <UNDEFINED> instruction: 0x21016399
   41bb8:			; <UNDEFINED> instruction: 0xf7ff4620
   41bbc:	stmiavs	r3!, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   41bc0:	tstcs	r0, r0, lsr #12
   41bc4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   41bc8:	ldmvs	sl, {r0, r1, r3, r4, r7, fp, sp, lr}
   41bcc:	stmiaeq	lr!, {r2, r3, r4, r5, r6, r8, sl, sp, lr, pc}
   41bd0:	blne	fe0480f8 <tcgetattr@plt+0xfe04099c>
   41bd4:	andle	r4, r2, #144, 4
   41bd8:	tstcs	r0, r2, asr sl
   41bdc:	bne	fe2bbb88 <tcgetattr@plt+0xfe2b442c>
   41be0:	blne	fe288a90 <tcgetattr@plt+0xfe281334>
   41be4:	strtmi	r6, [r9], #-1626	; 0xfffff9a6
   41be8:	svclt	0x0000e7e4
   41bec:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   41bf0:			; <UNDEFINED> instruction: 0xb32e692e
   41bf4:	blvs	6dbea8 <tcgetattr@plt+0x6d474c>
   41bf8:	blvs	fe69d570 <tcgetattr@plt+0xfe695e14>
   41bfc:	bne	195be44 <tcgetattr@plt+0x19546e8>
   41c00:	stmiane	r4!, {r1, r8, fp, sp, lr}
   41c04:	ands	sp, sp, r5, lsl #2
   41c08:	andsle	r3, fp, r1, lsl #24
   41c0c:	blvs	71bec0 <tcgetattr@plt+0x714764>
   41c10:			; <UNDEFINED> instruction: 0x46216898
   41c14:			; <UNDEFINED> instruction: 0xff8ef7de
   41c18:	rscsle	r2, r5, r0, lsl #16
   41c1c:	stccc	0, cr14, [r1], {1}
   41c20:	stmiavs	fp!, {r4, ip, lr, pc}
   41c24:	blvs	7134b0 <tcgetattr@plt+0x70bd54>
   41c28:			; <UNDEFINED> instruction: 0xf7de6898
   41c2c:	stmdacs	r0, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   41c30:			; <UNDEFINED> instruction: 0x4622d1f5
   41c34:	strtmi	r2, [r8], -r0, lsl #2
   41c38:			; <UNDEFINED> instruction: 0xffa6f7ff
   41c3c:	bicsle	r3, r9, r1, lsl #28
   41c40:	ldcllt	0, cr2, [r0, #-0]
   41c44:	tstcs	r0, r0, lsl #8
   41c48:	strtmi	r4, [r8], -r2, lsr #12
   41c4c:			; <UNDEFINED> instruction: 0xff9cf7ff
   41c50:	bicle	r3, pc, r1, lsl #28
   41c54:	svclt	0x0000e7f4
   41c58:	stmdavs	r7, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   41c5c:			; <UNDEFINED> instruction: 0x2e00693e
   41c60:	ldmvs	fp!, {r1, r2, r4, r5, ip, lr, pc}
   41c64:	ldmvs	sl, {r0, r3, r4, r8, r9, fp, sp, lr}
   41c68:	stmvs	r8, {r2, r3, r4, r6, r9, sl, fp, sp, lr}
   41c6c:	blvs	fe69bec8 <tcgetattr@plt+0xfe69476c>
   41c70:	vstrcc.16	s12, [r1, #-4]	; <UNPREDICTABLE>
   41c74:	ldrmi	r1, [r4], #-2660	; 0xfffff59c
   41c78:	adcmi	r4, ip, #352321536	; 0x15000000
   41c7c:	eor	sp, r9, r5, lsl #6
   41c80:	strcc	r6, [r1], #-2843	; 0xfffff4e5
   41c84:	ldmvs	r8, {r0, r2, r5, r7, r9, lr}
   41c88:			; <UNDEFINED> instruction: 0x4621d018
   41c8c:			; <UNDEFINED> instruction: 0xff52f7de
   41c90:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
   41c94:	blvs	73606c <tcgetattr@plt+0x72e910>
   41c98:	ldmvs	r8, {r0, r2, r5, r7, r9, lr}
   41c9c:	ands	sp, r9, r5, lsl #16
   41ca0:	strcc	r6, [r1], #-2843	; 0xfffff4e5
   41ca4:	ldmvs	r8, {r0, r2, r5, r7, r9, lr}
   41ca8:	strtmi	sp, [r1], -r8
   41cac:			; <UNDEFINED> instruction: 0xff42f7de
   41cb0:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
   41cb4:	blvs	73648c <tcgetattr@plt+0x72ed30>
   41cb8:	ldmvs	r8, {r0, r2, r5, r9, sl, lr}
   41cbc:			; <UNDEFINED> instruction: 0xf7de4629
   41cc0:	qasxmi	pc, sl, r9	; <UNPREDICTABLE>
   41cc4:	ldrtmi	r4, [r8], -r1, lsl #12
   41cc8:			; <UNDEFINED> instruction: 0xff5ef7ff
   41ccc:	bicle	r3, r8, r1, lsl #28
   41cd0:	ldcllt	0, cr2, [r8]
   41cd4:	ldrb	r4, [r1, r5, lsr #12]!
   41cd8:	tstcs	r0, r0, ror r5
   41cdc:	stmiavs	ip!, {r0, r2, fp, sp, lr}
   41ce0:			; <UNDEFINED> instruction: 0x6da36b20
   41ce4:	stmvs	r0, {r1, r5, r6, r9, sl, fp, sp, lr}
   41ce8:			; <UNDEFINED> instruction: 0xf383fab3
   41cec:	strbvs	r6, [r1, #-2982]!	; 0xfffff45a
   41cf0:	stmdbvs	r1, {r0, r1, r3, r4, r6, r8, fp}
   41cf4:	strvs	r1, [r3, #2962]!	; 0xb92
   41cf8:			; <UNDEFINED> instruction: 0xf7de4411
   41cfc:	mcrvs	15, 1, pc, cr3, cr11, {0}	; <UNPREDICTABLE>
   41d00:	movwle	r4, #49816	; 0xc298
   41d04:	strtmi	r2, [r8], -r1, lsl #2
   41d08:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
   41d0c:	strtmi	r6, [r8], -fp, lsr #17
   41d10:	ldmvs	fp, {r8, sp}
   41d14:			; <UNDEFINED> instruction: 0xf7ff689a
   41d18:	ldrdcs	pc, [r0], -r7
   41d1c:			; <UNDEFINED> instruction: 0x4601bd70
   41d20:	strtmi	r6, [r8], -r2, ror #28
   41d24:	ldc2l	7, cr15, [ip, #1020]!	; 0x3fc
   41d28:	svclt	0x0000e7ec
   41d2c:	ldrbmi	lr, [r0, sp, lsr #18]!
   41d30:			; <UNDEFINED> instruction: 0xf8d04682
   41d34:	addlt	r9, sl, r8
   41d38:	blmi	c145f8 <tcgetattr@plt+0xc0ce9c>
   41d3c:	ldrsbtvc	pc, [r0], -r9	; <UNPREDICTABLE>
   41d40:			; <UNDEFINED> instruction: 0xf8d9447a
   41d44:	ldmpl	r3, {r2, r5, r6, ip, lr}^
   41d48:			; <UNDEFINED> instruction: 0xf8d968b8
   41d4c:	ldmdavs	fp, {r3, r4, r5, sp}
   41d50:			; <UNDEFINED> instruction: 0xf04f9309
   41d54:			; <UNDEFINED> instruction: 0xf8d90300
   41d58:	bne	feb91ee0 <tcgetattr@plt+0xfeb8a784>
   41d5c:	strcc	r6, [r2], #-2306	; 0xfffff6fe
   41d60:			; <UNDEFINED> instruction: 0x46294415
   41d64:	mcr2	7, 7, pc, cr6, cr14, {6}	; <UNPREDICTABLE>
   41d68:	eorle	r4, r8, #132, 4	; 0x40000008
   41d6c:	strbtmi	r4, [r8], r6, lsl #12
   41d70:	strcc	lr, [r1], #-2
   41d74:	eorle	r4, r2, #180, 4	; 0x4000000b
   41d78:	strtmi	r4, [r1], -r3, asr #12
   41d7c:			; <UNDEFINED> instruction: 0x462a68b8
   41d80:	stc2l	7, cr15, [sl], #884	; 0x374
   41d84:	mulsne	r7, sp, r8
   41d88:	ldrbtle	r0, [r2], #1867	; 0x74b
   41d8c:	mulscc	r3, sp, r8
   41d90:	mvnle	r2, r1, lsl #22
   41d94:	mulcs	r0, sp, r8
   41d98:	umullscc	pc, r4, r9, r8	; <UNPREDICTABLE>
   41d9c:			; <UNDEFINED> instruction: 0xd1e8429a
   41da0:	ldrdcs	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   41da4:	ldrbmi	r1, [r0], -r1, ror #28
   41da8:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
   41dac:	ldrdcc	pc, [r8], -sl
   41db0:	ldrdlt	r6, [sl, sl]
   41db4:	ldrbmi	r2, [r0], -r1, lsl #2
   41db8:	stc2l	7, cr15, [r8], {255}	; 0xff
   41dbc:	bmi	4303c4 <tcgetattr@plt+0x428c68>
   41dc0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   41dc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   41dc8:	subsmi	r9, sl, r9, lsl #22
   41dcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   41dd0:	andlt	sp, sl, sp, lsl #2
   41dd4:			; <UNDEFINED> instruction: 0x87f0e8bd
   41dd8:	blcs	5d34c <tcgetattr@plt+0x55bf0>
   41ddc:	strb	sp, [lr, sl, ror #3]!
   41de0:	ldrdne	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   41de4:	andcs	r4, r1, #80, 12	; 0x5000000
   41de8:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
   41dec:			; <UNDEFINED> instruction: 0xf7c5e7e7
   41df0:	svclt	0x0000e900
   41df4:	andeq	r0, r3, r4, asr lr
   41df8:	andeq	r0, r0, r8, ror r3
   41dfc:	ldrdeq	r0, [r3], -r2
   41e00:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   41e04:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}^
   41e08:	cmnlt	r2, sl, lsl r8
   41e0c:	tstcs	r5, r5, lsl #16
   41e10:	stmdbvs	ip!, {r1, r3, r5, r7, fp, sp, lr}
   41e14:	addsne	pc, r0, r2, asr #17
   41e18:			; <UNDEFINED> instruction: 0xf882781b
   41e1c:			; <UNDEFINED> instruction: 0xb1243094
   41e20:			; <UNDEFINED> instruction: 0xf7ff4628
   41e24:	stccc	15, cr15, [r1], {131}	; 0x83
   41e28:	strdcs	sp, [r0], -sl
   41e2c:	svclt	0x0000bd38
   41e30:	mvnsmi	lr, #737280	; 0xb4000
   41e34:			; <UNDEFINED> instruction: 0xf8d04681
   41e38:	addlt	r8, fp, r8
   41e3c:	blmi	b946f4 <tcgetattr@plt+0xb8cf98>
   41e40:			; <UNDEFINED> instruction: 0xf8d8466e
   41e44:	ldrbtmi	r7, [sl], #-48	; 0xffffffd0
   41e48:	ldrdpl	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   41e4c:	ldmvs	r8!, {r0, r1, r4, r6, r7, fp, ip, lr}
   41e50:	ldrsbtcs	pc, [r8], -r8	; <UNPREDICTABLE>
   41e54:	movwls	r6, #38939	; 0x981b
   41e58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   41e5c:	ldrdmi	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   41e60:	stmdbvs	r2, {r0, r2, r3, r5, r7, r9, fp, ip}
   41e64:	ldrmi	r2, [r5], #-3073	; 0xfffff3ff
   41e68:	stccc	15, cr11, [r2], {140}	; 0x8c
   41e6c:	ldrtmi	r2, [r3], -r0, lsl #8
   41e70:	strtmi	r4, [sl], -r1, lsr #12
   41e74:	ldc2l	7, cr15, [r0], #-884	; 0xfffffc8c
   41e78:	mulsne	r7, sp, r8
   41e7c:	strle	r0, [r3], #-1867	; 0xfffff8b5
   41e80:	mulscc	r3, sp, r8
   41e84:	andle	r2, r3, r1, lsl #22
   41e88:	ldmvs	r8!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
   41e8c:	strb	r3, [lr, r1, lsl #24]!
   41e90:	mulcs	r0, sp, r8
   41e94:	umullscc	pc, r4, r8, r8	; <UNPREDICTABLE>
   41e98:			; <UNDEFINED> instruction: 0xd1f5429a
   41e9c:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   41ea0:	strbmi	r1, [r8], -r1, ror #24
   41ea4:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   41ea8:	ldrdcc	pc, [r8], -r9
   41eac:	ldrdlt	r6, [sl, sl]
   41eb0:	strbmi	r2, [r8], -r1, lsl #2
   41eb4:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
   41eb8:	bmi	4304c0 <tcgetattr@plt+0x428d64>
   41ebc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   41ec0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   41ec4:	subsmi	r9, sl, r9, lsl #22
   41ec8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   41ecc:	andlt	sp, fp, sp, lsl #2
   41ed0:	mvnshi	lr, #12386304	; 0xbd0000
   41ed4:	blcs	5d448 <tcgetattr@plt+0x55cec>
   41ed8:	strb	sp, [lr, sl, ror #3]!
   41edc:	ldrdne	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   41ee0:	andcs	r4, r1, #72, 12	; 0x4800000
   41ee4:	blx	ffc7feea <tcgetattr@plt+0xffc7878e>
   41ee8:			; <UNDEFINED> instruction: 0xf7c5e7e7
   41eec:	svclt	0x0000e882
   41ef0:	andeq	r0, r3, lr, asr #26
   41ef4:	andeq	r0, r0, r8, ror r3
   41ef8:	ldrdeq	r0, [r3], -r6
   41efc:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   41f00:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}^
   41f04:	cmnlt	r2, sl, lsl r8
   41f08:	tstcs	r6, r5, lsl #16
   41f0c:	stmdbvs	ip!, {r1, r3, r5, r7, fp, sp, lr}
   41f10:	addsne	pc, r0, r2, asr #17
   41f14:			; <UNDEFINED> instruction: 0xf882781b
   41f18:			; <UNDEFINED> instruction: 0xb1243094
   41f1c:			; <UNDEFINED> instruction: 0xf7ff4628
   41f20:	stccc	15, cr15, [r1], {135}	; 0x87
   41f24:	strdcs	sp, [r0], -sl
   41f28:	svclt	0x0000bd38
   41f2c:	mvnsmi	lr, #737280	; 0xb4000
   41f30:			; <UNDEFINED> instruction: 0xf8d04681
   41f34:	addlt	r8, fp, r8
   41f38:	blmi	b547ec <tcgetattr@plt+0xb4d090>
   41f3c:	ldrsbtvc	pc, [r0], -r8	; <UNPREDICTABLE>
   41f40:			; <UNDEFINED> instruction: 0xf8d8447a
   41f44:	ldmpl	r3, {r2, r5, r6, ip, lr}^
   41f48:			; <UNDEFINED> instruction: 0xf8d868b8
   41f4c:	ldmdavs	fp, {r3, r4, r5, sp}
   41f50:			; <UNDEFINED> instruction: 0xf04f9309
   41f54:			; <UNDEFINED> instruction: 0xf8d80300
   41f58:	bne	feb920e0 <tcgetattr@plt+0xfeb8a984>
   41f5c:	ldrmi	r6, [r5], #-2306	; 0xfffff6fe
   41f60:	stfccd	f3, [r1], {4}
   41f64:	ldrtmi	r4, [r3], -lr, ror #12
   41f68:	strtmi	r4, [sl], -r1, lsr #12
   41f6c:	blx	ffd7feea <tcgetattr@plt+0xffd7878e>
   41f70:	mulsne	r7, sp, r8
   41f74:	strle	r0, [r3], #-1867	; 0xfffff8b5
   41f78:	mulscc	r3, sp, r8
   41f7c:	andle	r2, r3, r1, lsl #22
   41f80:	ldmvs	r8!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
   41f84:	strb	r3, [lr, r1, lsl #24]!
   41f88:	mulcs	r0, sp, r8
   41f8c:	umullscc	pc, r4, r8, r8	; <UNPREDICTABLE>
   41f90:			; <UNDEFINED> instruction: 0xd1f5429a
   41f94:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   41f98:	strbmi	r4, [r8], -r1, lsr #12
   41f9c:	stc2l	7, cr15, [r0], {255}	; 0xff
   41fa0:	ldrdcc	pc, [r8], -r9
   41fa4:	ldrdlt	r6, [sl, sl]
   41fa8:	strbmi	r2, [r8], -r1, lsl #2
   41fac:	blx	ff3fffb2 <tcgetattr@plt+0xff3f8856>
   41fb0:	bmi	4305b8 <tcgetattr@plt+0x428e5c>
   41fb4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   41fb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   41fbc:	subsmi	r9, sl, r9, lsl #22
   41fc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   41fc4:	andlt	sp, fp, sp, lsl #2
   41fc8:	mvnshi	lr, #12386304	; 0xbd0000
   41fcc:	blcs	5d540 <tcgetattr@plt+0x55de4>
   41fd0:	strb	sp, [lr, sl, ror #3]!
   41fd4:	ldrdne	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   41fd8:	andcs	r4, r1, #72, 12	; 0x4800000
   41fdc:	blx	1d7ffe2 <tcgetattr@plt+0x1d78886>
   41fe0:			; <UNDEFINED> instruction: 0xf7c5e7e7
   41fe4:	svclt	0x0000e806
   41fe8:	andeq	r0, r3, r4, asr ip
   41fec:	andeq	r0, r0, r8, ror r3
   41ff0:	ldrdeq	r0, [r3], -lr
   41ff4:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   41ff8:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}^
   41ffc:	cmnlt	r2, sl, lsl r8
   42000:	tstcs	r4, r5, lsl #16
   42004:	stmdbvs	ip!, {r1, r3, r5, r7, fp, sp, lr}
   42008:	addsne	pc, r0, r2, asr #17
   4200c:			; <UNDEFINED> instruction: 0xf882781b
   42010:			; <UNDEFINED> instruction: 0xb1243094
   42014:			; <UNDEFINED> instruction: 0xf7ff4628
   42018:	stccc	15, cr15, [r1], {137}	; 0x89
   4201c:	strdcs	sp, [r0], -sl
   42020:	svclt	0x0000bd38
   42024:	ldrbmi	lr, [r0, sp, lsr #18]!
   42028:			; <UNDEFINED> instruction: 0xf8d04682
   4202c:	addlt	r9, sl, r8
   42030:	blmi	c148f0 <tcgetattr@plt+0xc0d194>
   42034:	ldrsbtvc	pc, [r0], -r9	; <UNPREDICTABLE>
   42038:			; <UNDEFINED> instruction: 0xf8d9447a
   4203c:	ldmpl	r3, {r2, r5, r6, ip, lr}^
   42040:			; <UNDEFINED> instruction: 0xf8d968b8
   42044:	ldmdavs	fp, {r3, r4, r5, sp}
   42048:			; <UNDEFINED> instruction: 0xf04f9309
   4204c:			; <UNDEFINED> instruction: 0xf8d90300
   42050:	bne	feb921d8 <tcgetattr@plt+0xfeb8aa7c>
   42054:	strcc	r6, [r1], #-2306	; 0xfffff6fe
   42058:			; <UNDEFINED> instruction: 0x46294415
   4205c:	stc2l	7, cr15, [sl, #-888]!	; 0xfffffc88
   42060:	eorle	r4, r8, #132, 4	; 0x40000008
   42064:	strbtmi	r4, [r8], r6, lsl #12
   42068:	strcc	lr, [r1], #-2
   4206c:	eorle	r4, r2, #180, 4	; 0x4000000b
   42070:	strtmi	r4, [r1], -r3, asr #12
   42074:			; <UNDEFINED> instruction: 0x462a68b8
   42078:	blx	1bffff6 <tcgetattr@plt+0x1bf889a>
   4207c:	mulsne	r7, sp, r8
   42080:	ldrbtle	r0, [r2], #1867	; 0x74b
   42084:	mulscc	r3, sp, r8
   42088:	mvnle	r2, r1, lsl #22
   4208c:	mulcs	r0, sp, r8
   42090:	umullscc	pc, r4, r9, r8	; <UNPREDICTABLE>
   42094:			; <UNDEFINED> instruction: 0xd1e8429a
   42098:	ldrdcs	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   4209c:	ldrbmi	r4, [r0], -r1, lsr #12
   420a0:	ldc2	7, cr15, [lr], #-1020	; 0xfffffc04
   420a4:	ldrdcc	pc, [r8], -sl
   420a8:	ldrdlt	r6, [sl, sl]
   420ac:	ldrbmi	r2, [r0], -r1, lsl #2
   420b0:	blx	13800b6 <tcgetattr@plt+0x137895a>
   420b4:	bmi	4306bc <tcgetattr@plt+0x428f60>
   420b8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   420bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   420c0:	subsmi	r9, sl, r9, lsl #22
   420c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   420c8:	andlt	sp, sl, sp, lsl #2
   420cc:			; <UNDEFINED> instruction: 0x87f0e8bd
   420d0:	blcs	5d644 <tcgetattr@plt+0x55ee8>
   420d4:	strb	sp, [lr, sl, ror #3]!
   420d8:	ldrdne	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   420dc:	andcs	r4, r1, #80, 12	; 0x5000000
   420e0:	blx	ffd000e4 <tcgetattr@plt+0xffcf8988>
   420e4:			; <UNDEFINED> instruction: 0xf7c4e7e7
   420e8:	svclt	0x0000ef84
   420ec:	andeq	r0, r3, ip, asr fp
   420f0:	andeq	r0, r0, r8, ror r3
   420f4:	ldrdeq	r0, [r3], -sl
   420f8:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   420fc:	stmdbvs	ip!, {r0, r1, r3, r5, r7, fp, sp, lr}
   42100:			; <UNDEFINED> instruction: 0x3090f8d3
   42104:	blcs	110d18 <tcgetattr@plt+0x1095bc>
   42108:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   4210c:	strne	pc, [r4, -r3]!
   42110:			; <UNDEFINED> instruction: 0xb124020a
   42114:			; <UNDEFINED> instruction: 0xf7ff4628
   42118:	stccc	14, cr15, [r1], {9}
   4211c:	strdcs	sp, [r0], -sl
   42120:	stccs	13, cr11, [r0], {56}	; 0x38
   42124:			; <UNDEFINED> instruction: 0x4628d0fb
   42128:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   4212c:	rscsle	r3, r6, r1, lsl #24
   42130:			; <UNDEFINED> instruction: 0xf7ff4628
   42134:	stccc	14, cr15, [r1], {125}	; 0x7d
   42138:	udf	#3349	; 0xd15
   4213c:	rscle	r2, lr, r0, lsl #24
   42140:			; <UNDEFINED> instruction: 0xf7ff4628
   42144:	stccc	15, cr15, [r1], {111}	; 0x6f
   42148:	strtmi	sp, [r8], -r9, ror #1
   4214c:			; <UNDEFINED> instruction: 0xff6af7ff
   42150:	mvnsle	r3, r1, lsl #24
   42154:	stccs	7, cr14, [r0], {227}	; 0xe3
   42158:	strtmi	sp, [r8], -r1, ror #1
   4215c:	mcr2	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   42160:	sbcsle	r3, ip, r1, lsl #24
   42164:			; <UNDEFINED> instruction: 0xf7ff4628
   42168:	stccc	14, cr15, [r1], {225}	; 0xe1
   4216c:			; <UNDEFINED> instruction: 0xe7d6d1f5
   42170:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   42174:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, sp, lr}^
   42178:	cmnlt	r2, sl, lsl r8
   4217c:	tstcs	r3, r5, lsl #16
   42180:	stmdbvs	ip!, {r1, r3, r5, r7, fp, sp, lr}
   42184:	addsne	pc, r0, r2, asr #17
   42188:			; <UNDEFINED> instruction: 0xf882781b
   4218c:			; <UNDEFINED> instruction: 0xb1243094
   42190:			; <UNDEFINED> instruction: 0xf7ff4628
   42194:	stccc	15, cr15, [r1], {71}	; 0x47
   42198:	strdcs	sp, [r0], -sl
   4219c:	svclt	0x0000bd38
   421a0:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   421a4:	stmdbvs	ip!, {r0, r1, r3, r5, r7, fp, sp, lr}
   421a8:			; <UNDEFINED> instruction: 0x3090f8d3
   421ac:	blcs	110dc0 <tcgetattr@plt+0x109664>
   421b0:	ldm	pc, {r0, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   421b4:	strne	pc, [r4, -r3]!
   421b8:			; <UNDEFINED> instruction: 0xb124020a
   421bc:			; <UNDEFINED> instruction: 0xf7ff4628
   421c0:	stccc	14, cr15, [r1], {55}	; 0x37
   421c4:	strdcs	sp, [r0], -sl
   421c8:	stccs	13, cr11, [r0], {56}	; 0x38
   421cc:			; <UNDEFINED> instruction: 0x4628d0fb
   421d0:	stc2	7, cr15, [ip, #1020]!	; 0x3fc
   421d4:	rscsle	r3, r6, r1, lsl #24
   421d8:			; <UNDEFINED> instruction: 0xf7ff4628
   421dc:	stccc	13, cr15, [r1], {167}	; 0xa7
   421e0:	udf	#3349	; 0xd15
   421e4:	rscle	r2, lr, r0, lsl #24
   421e8:			; <UNDEFINED> instruction: 0xf7ff4628
   421ec:	stccc	14, cr15, [r1], {159}	; 0x9f
   421f0:	strtmi	sp, [r8], -r9, ror #1
   421f4:	mrc2	7, 4, pc, cr10, cr15, {7}
   421f8:	mvnsle	r3, r1, lsl #24
   421fc:	stccs	7, cr14, [r0], {227}	; 0xe3
   42200:	strtmi	sp, [r8], -r1, ror #1
   42204:			; <UNDEFINED> instruction: 0xff0ef7ff
   42208:	sbcsle	r3, ip, r1, lsl #24
   4220c:			; <UNDEFINED> instruction: 0xf7ff4628
   42210:	stccc	15, cr15, [r1], {9}
   42214:			; <UNDEFINED> instruction: 0xe7d6d1f5
   42218:	mvnsmi	lr, #737280	; 0xb4000
   4221c:			; <UNDEFINED> instruction: 0xf8d0b08b
   42220:	bmi	ba2228 <tcgetattr@plt+0xb9aacc>
   42224:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
   42228:	ldrdvc	pc, [r8], -r8
   4222c:	mrcvs	8, 3, r5, cr12, cr3, {6}
   42230:	movwls	r6, #38939	; 0x981b
   42234:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   42238:	blvs	feedcf2c <tcgetattr@plt+0xfeed57d0>
   4223c:	bne	fe95c4a4 <tcgetattr@plt+0xfe954d48>
   42240:	ldrmi	r6, [r4], #-2306	; 0xfffff6fe
   42244:			; <UNDEFINED> instruction: 0xf7de4621
   42248:			; <UNDEFINED> instruction: 0x4606fc75
   4224c:	eorsle	r2, pc, r0, lsl #16
   42250:	strcs	r4, [r0, #-1769]	; 0xfffff917
   42254:			; <UNDEFINED> instruction: 0xf89de006
   42258:	bcs	84a260 <tcgetattr@plt+0x842b04>
   4225c:	strcc	sp, [r1, #-269]	; 0xfffffef3
   42260:	andle	r4, sl, lr, lsr #5
   42264:			; <UNDEFINED> instruction: 0x46226b38
   42268:	strtmi	r4, [r9], -fp, asr #12
   4226c:			; <UNDEFINED> instruction: 0xf7dd6880
   42270:			; <UNDEFINED> instruction: 0xf89dfa73
   42274:	bcs	8a2c8 <tcgetattr@plt+0x82b6c>
   42278:	cdpvs	0, 7, cr13, cr10, cr13, {7}
   4227c:	strbmi	r4, [r0], -r9, lsr #12
   42280:	blx	1400286 <tcgetattr@plt+0x13f8b2a>
   42284:	ldrdcc	pc, [r8], -r8
   42288:			; <UNDEFINED> instruction: 0xb1926ada
   4228c:	strbmi	r2, [r0], -r1, lsl #2
   42290:	blx	1780294 <tcgetattr@plt+0x1778b38>
   42294:	bmi	4f095c <tcgetattr@plt+0x4e9200>
   42298:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   4229c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   422a0:	subsmi	r9, sl, r9, lsl #22
   422a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   422a8:	andcs	sp, r0, r4, lsl r1
   422ac:	pop	{r0, r1, r3, ip, sp, pc}
   422b0:	ldclvs	3, cr8, [fp, #-960]	; 0xfffffc40
   422b4:	rscle	r2, lr, r0, lsl #22
   422b8:	strbmi	r2, [r0], -r1, lsl #2
   422bc:	blx	12002c0 <tcgetattr@plt+0x11f8b64>
   422c0:	rscle	r2, r8, r0, lsl #16
   422c4:			; <UNDEFINED> instruction: 0x46406e79
   422c8:			; <UNDEFINED> instruction: 0xf7ff2201
   422cc:			; <UNDEFINED> instruction: 0xe7e2f9fd
   422d0:	ldrb	r4, [r2, r5, lsl #12]
   422d4:	cdp	7, 8, cr15, cr12, cr4, {6}
   422d8:	andeq	r0, r3, lr, ror #18
   422dc:	andeq	r0, r0, r8, ror r3
   422e0:	strdeq	r0, [r3], -sl
   422e4:	blmi	914b74 <tcgetattr@plt+0x90d418>
   422e8:	ldrblt	r4, [r0, #1146]!	; 0x47a
   422ec:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   422f0:	movwls	r6, #22555	; 0x581b
   422f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   422f8:	ldmvs	fp, {r0, r1, r6, fp, sp, lr}
   422fc:	ldmdavc	sl, {r0, r1, r3, r4, r6, fp, sp, lr}
   42300:	bmi	7b0890 <tcgetattr@plt+0x7a9134>
   42304:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   42308:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4230c:	subsmi	r9, sl, r5, lsl #22
   42310:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   42314:	andcs	sp, r0, sl, lsr #2
   42318:	ldcllt	0, cr11, [r0, #28]!
   4231c:			; <UNDEFINED> instruction: 0xf06f6804
   42320:	ldrmi	r4, [r8], -r0, lsl #12
   42324:	blge	14bf2c <tcgetattr@plt+0x1447d0>
   42328:	rscscc	pc, pc, #79	; 0x4f
   4232c:	movwls	r6, #10405	; 0x28a5
   42330:	mvnscc	pc, #79	; 0x4f
   42334:	strvs	lr, [r0, -sp, asr #19]
   42338:	stc2l	0, cr15, [r4], #-28	; 0xffffffe4
   4233c:	blcs	68f54 <tcgetattr@plt+0x617f8>
   42340:	blvs	b36ac4 <tcgetattr@plt+0xb2f368>
   42344:	ldmvs	fp, {fp, sp}
   42348:	blle	dc7bc <tcgetattr@plt+0xd5060>
   4234c:	svclt	0x00284283
   42350:			; <UNDEFINED> instruction: 0x63ab4603
   42354:	strtmi	r2, [r0], -r1, lsl #2
   42358:	blx	fe78035c <tcgetattr@plt+0xfe778c00>
   4235c:	strtmi	r6, [r0], -r3, lsr #17
   42360:	ldmvs	fp, {r8, sp}
   42364:			; <UNDEFINED> instruction: 0xf7ff689a
   42368:	strb	pc, [sl, pc, lsr #19]	; <UNPREDICTABLE>
   4236c:	cdp	7, 4, cr15, cr0, cr4, {6}
   42370:	andeq	r0, r3, ip, lsr #17
   42374:	andeq	r0, r0, r8, ror r3
   42378:	andeq	r0, r3, lr, lsl #17
   4237c:	svcmi	0x00f0e92d
   42380:	ldrmi	fp, [pc], -sp, lsl #1
   42384:	andls	r4, r2, #99328	; 0x18400
   42388:	cfmsub32ls	mvax0, mvfx4, mvfx6, mvfx5
   4238c:			; <UNDEFINED> instruction: 0xf8dd4a60
   42390:	ldrbtmi	sl, [sl], #-92	; 0xffffffa4
   42394:	ldmpl	r3, {r4, r5, r6, fp, sp, lr}^
   42398:	movwls	r6, #47131	; 0xb81b
   4239c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   423a0:	subsle	r2, r6, r0, lsl #16
   423a4:			; <UNDEFINED> instruction: 0x468968b3
   423a8:	ldmdavs	ip, {r1, r3, r5, r7, fp, sp, lr}
   423ac:			; <UNDEFINED> instruction: 0xf1ba9203
   423b0:	andle	r0, r7, r0, lsl #30
   423b4:	ldrdcc	pc, [r0], -sl
   423b8:			; <UNDEFINED> instruction: 0xf8dab123
   423bc:			; <UNDEFINED> instruction: 0xf0122020
   423c0:	rsble	r0, pc, r0, asr #4
   423c4:			; <UNDEFINED> instruction: 0xf04f4b53
   423c8:	ldmdami	r3, {r8, r9, fp}^
   423cc:	strls	r4, [r5, #-1147]	; 0xfffffb85
   423d0:	ldmdaeq	r8, {r0, r1, r8, ip, sp, lr, pc}^
   423d4:	ldrbtmi	r9, [r8], #-2818	; 0xfffff4fe
   423d8:	bvs	1fcb14 <tcgetattr@plt+0x1f53b8>
   423dc:	eorls	pc, r0, sp, asr #17
   423e0:	strcc	lr, [r9, -sp, asr #19]
   423e4:			; <UNDEFINED> instruction: 0xf10be008
   423e8:			; <UNDEFINED> instruction: 0xf1080b01
   423ec:			; <UNDEFINED> instruction: 0xf1bb0810
   423f0:	andle	r0, lr, lr, lsr pc
   423f4:	ldceq	8, cr15, [r0], {88}	; 0x58
   423f8:			; <UNDEFINED> instruction: 0xf7c44621
   423fc:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
   42400:	blmi	11f6bcc <tcgetattr@plt+0x11ef470>
   42404:	ldrbtmi	r6, [fp], #-2161	; 0xfffff78f
   42408:	andne	lr, fp, #3072	; 0xc00
   4240c:	addsmi	r6, r9, #54016	; 0xd300
   42410:	stmdbmi	r3, {r0, r1, r2, r3, r5, sl, fp, ip, lr, pc}^
   42414:	andcs	r4, r7, #32, 12	; 0x2000000
   42418:			; <UNDEFINED> instruction: 0xf7c54479
   4241c:			; <UNDEFINED> instruction: 0xb328e95a
   42420:	strcs	r9, [r1], #-2819	; 0xfffff4fd
   42424:	movwlt	r6, #49051	; 0xbf9b
   42428:	svcvs	0x00b068ae
   4242c:	ldcl	7, cr15, [r4, #-784]!	; 0xfffffcf0
   42430:	movwcs	r9, #2563	; 0xa03
   42434:			; <UNDEFINED> instruction: 0xf04f67b3
   42438:			; <UNDEFINED> instruction: 0xf8c233ff
   4243c:			; <UNDEFINED> instruction: 0xf8c23088
   42440:	stccs	0, cr3, [r2], {132}	; 0x84
   42444:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   42448:	cmple	r3, fp, lsr #2
   4244c:			; <UNDEFINED> instruction: 0xf0066828
   42450:	bmi	d80a14 <tcgetattr@plt+0xd792b8>
   42454:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
   42458:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4245c:	subsmi	r9, sl, fp, lsl #22
   42460:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   42464:	andlt	sp, sp, r0, asr r1
   42468:	svchi	0x00f0e8bd
   4246c:			; <UNDEFINED> instruction: 0x612b2301
   42470:	ldcvs	7, cr14, [r3, #-956]	; 0xfffffc44
   42474:	addsmi	r3, r9, #16384	; 0x4000
   42478:	ldclvs	12, cr13, [r3, #-812]	; 0xfffffcd4
   4247c:	ldrmi	sl, [r8, r5, lsl #16]
   42480:	andcs	r4, r7, #671744	; 0xa4000
   42484:			; <UNDEFINED> instruction: 0x46034479
   42488:	ldrmi	r4, [ip], -r0, lsr #12
   4248c:	stmdb	r0!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42490:	sbcsle	r2, r6, r0, lsl #16
   42494:	svcvs	0x009b9b03
   42498:	sbcsle	r2, r2, r0, lsl #22
   4249c:	svclt	0x00382c01
   424a0:	strb	r2, [r1, r1, lsl #8]
   424a4:			; <UNDEFINED> instruction: 0x46504611
   424a8:	blx	fe900406 <tcgetattr@plt+0xfe8f8caa>
   424ac:	addle	r2, r9, r0, lsl #16
   424b0:	ldrsbhi	pc, [r4, #128]	; 0x80	; <UNPREDICTABLE>
   424b4:	svceq	0x0000f1b8
   424b8:	bmi	7766d0 <tcgetattr@plt+0x76ef74>
   424bc:	ldrdcc	pc, [r4], -r8
   424c0:			; <UNDEFINED> instruction: 0xf102447a
   424c4:	addsmi	r0, r3, #36, 2
   424c8:	addmi	fp, fp, #24, 30	; 0x60
   424cc:	movwcs	fp, #7956	; 0x1f14
   424d0:			; <UNDEFINED> instruction: 0xf47f2300
   424d4:	movwls	sl, #3959	; 0xf77
   424d8:	blge	1accf0 <tcgetattr@plt+0x1a5594>
   424dc:			; <UNDEFINED> instruction: 0xf7d54651
   424e0:	stmdacs	r0, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   424e4:	svcge	0x006ef47f
   424e8:	andne	lr, r4, #3620864	; 0x374000
   424ec:			; <UNDEFINED> instruction: 0xf7ff4640
   424f0:			; <UNDEFINED> instruction: 0xe767fa17
   424f4:			; <UNDEFINED> instruction: 0xd1ac2c01
   424f8:	strtmi	r6, [r8], -fp, lsr #17
   424fc:	ldmvs	fp, {r8, sp}
   42500:			; <UNDEFINED> instruction: 0xf7ff689a
   42504:	str	pc, [r4, r1, ror #17]!
   42508:	ldcl	7, cr15, [r2, #-784]!	; 0xfffffcf0
   4250c:	andeq	r0, r0, r8, ror r3
   42510:	andeq	r0, r3, r2, lsl #16
   42514:	andeq	pc, r2, r0, lsr #27
   42518:	strdeq	r7, [r1], -sl
   4251c:	andeq	pc, r2, r6, ror #26
   42520:	andeq	r7, r1, ip, asr #29
   42524:	andeq	r0, r3, lr, lsr r7
   42528:	andeq	r7, r1, r0, ror #28
   4252c:	andeq	pc, r2, ip, lsr #25
   42530:			; <UNDEFINED> instruction: 0x4617b5f0
   42534:	addlt	r4, fp, sp, lsr #20
   42538:	strmi	r4, [r6], -sp, lsr #22
   4253c:	stmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}
   42540:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   42544:			; <UNDEFINED> instruction: 0xf04f9309
   42548:			; <UNDEFINED> instruction: 0xf7fe0300
   4254c:	cdpvs	15, 14, cr15, cr3, cr3, {2}
   42550:	strmi	r3, [r5], -r1, lsl #6
   42554:	svcvs	0x0063d004
   42558:			; <UNDEFINED> instruction: 0x67621c5a
   4255c:	eorsle	r2, sp, r0, lsl #22
   42560:	ldrdcs	pc, [ip, #-132]	; 0xffffff7c
   42564:			; <UNDEFINED> instruction: 0xf8d44638
   42568:	cmncs	r5, r0, asr r1
   4256c:	strtvc	pc, [r0], #1284	; 0x504
   42570:	strtvs	r6, [sl], -ip, lsr #6
   42574:	strbtvs	r4, [fp], -pc, ror #12
   42578:	blx	1e80498 <tcgetattr@plt+0x1e78d3c>
   4257c:	cdpvs	14, 6, cr6, cr11, cr9, {1}
   42580:	smlattcs	r0, r9, r0, r6
   42584:	strmi	r6, [r2], -fp, lsr #2
   42588:	strbvs	r4, [sl, #1592]!	; 0x638
   4258c:			; <UNDEFINED> instruction: 0xf7eb462a
   42590:	stmiavs	fp!, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   42594:			; <UNDEFINED> instruction: 0xb15b689b
   42598:	strtmi	r2, [r3], -r0, lsl #8
   4259c:	ldmdavs	r0!, {r0, r4, r5, r7, fp, sp, lr}
   425a0:			; <UNDEFINED> instruction: 0xf7fe463a
   425a4:	stmiavs	fp!, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   425a8:	ldmvs	fp, {r0, sl, ip, sp}
   425ac:	ldmle	r4!, {r0, r1, r5, r7, r9, lr}^
   425b0:	andsne	lr, r8, #3489792	; 0x354000
   425b4:	ldrtmi	r2, [r8], -r0, lsl #6
   425b8:	blx	1200570 <tcgetattr@plt+0x11f8e14>
   425bc:			; <UNDEFINED> instruction: 0xf7ec4638
   425c0:	bmi	381e9c <tcgetattr@plt+0x37a740>
   425c4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   425c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   425cc:	subsmi	r9, sl, r9, lsl #22
   425d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   425d4:	strtmi	sp, [r8], -r7, lsl #2
   425d8:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   425dc:	tstcs	r6, r0, lsr #30
   425e0:	mrrc	7, 12, pc, r8, cr4	; <UNPREDICTABLE>
   425e4:			; <UNDEFINED> instruction: 0xf7c4e7bc
   425e8:	svclt	0x0000ed04
   425ec:	andeq	r0, r3, r8, asr r6
   425f0:	andeq	r0, r0, r8, ror r3
   425f4:	andeq	r0, r3, lr, asr #11
   425f8:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   425fc:	ldrbtmi	fp, [ip], #1392	; 0x570
   42600:	addlt	r6, sl, r6, lsl #22
   42604:			; <UNDEFINED> instruction: 0x461c4813
   42608:	strtmi	r4, [fp], -sp, ror #12
   4260c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   42610:	andls	r6, r9, r0, lsl #16
   42614:	andeq	pc, r0, pc, asr #32
   42618:			; <UNDEFINED> instruction: 0xf7dd68b0
   4261c:			; <UNDEFINED> instruction: 0xf89df89d
   42620:	smmlaeq	fp, r7, r0, r3
   42624:	andcs	fp, r0, r8, asr #30
   42628:	strtmi	sp, [r9], -r3, lsl #8
   4262c:			; <UNDEFINED> instruction: 0xf7fd4620
   42630:	bmi	2c120c <tcgetattr@plt+0x2b9ab0>
   42634:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   42638:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4263c:	subsmi	r9, sl, r9, lsl #22
   42640:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   42644:	andlt	sp, sl, r1, lsl #2
   42648:			; <UNDEFINED> instruction: 0xf7c4bd70
   4264c:	svclt	0x0000ecd2
   42650:	muleq	r3, r6, r5
   42654:	andeq	r0, r0, r8, ror r3
   42658:	andeq	r0, r3, lr, asr r5
   4265c:	blmi	1bd5018 <tcgetattr@plt+0x1bcd8bc>
   42660:	push	{r1, r3, r4, r5, r6, sl, lr}
   42664:	strdlt	r4, [r1], r0	; <UNPREDICTABLE>
   42668:	pkhtbmi	r5, sl, r3, asr #17
   4266c:	ldrdhi	pc, [ip, pc]!	; <UNPREDICTABLE>
   42670:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
   42674:			; <UNDEFINED> instruction: 0xf04f931f
   42678:	blvs	103280 <tcgetattr@plt+0xfbb24>
   4267c:	svcvs	0x004144f8
   42680:			; <UNDEFINED> instruction: 0xf1ba689d
   42684:			; <UNDEFINED> instruction: 0xf0000f00
   42688:			; <UNDEFINED> instruction: 0xf8da8094
   4268c:	bge	50e6b4 <tcgetattr@plt+0x506f58>
   42690:	ldmdavs	ip, {r0, r1, r2, r9, ip, pc}^
   42694:			; <UNDEFINED> instruction: 0xf7fe4608
   42698:			; <UNDEFINED> instruction: 0x4603fbf5
   4269c:	movwls	r6, #24504	; 0x5fb8
   426a0:	ldc	7, cr15, [sl], #-784	; 0xfffffcf0
   426a4:	tstcs	r1, sl, lsr #18
   426a8:			; <UNDEFINED> instruction: 0xf8d568ab
   426ac:	bl	ee6c4 <tcgetattr@plt+0xe6f68>
   426b0:	blx	3046c6 <tcgetattr@plt+0x2fcf6a>
   426b4:	andcc	pc, r7, r8
   426b8:			; <UNDEFINED> instruction: 0xf7c408c0
   426bc:			; <UNDEFINED> instruction: 0x67b8eb76
   426c0:	svceq	0x0000f1b8
   426c4:	adchi	pc, r0, r0
   426c8:			; <UNDEFINED> instruction: 0xf04f1e63
   426cc:			; <UNDEFINED> instruction: 0xf10d0800
   426d0:	ldrbmi	r0, [lr], r4, lsr #18
   426d4:	ldrmi	r4, [fp], r6, asr #12
   426d8:	rscscc	pc, pc, #79	; 0x4f
   426dc:	strcs	r9, [r1], #-518	; 0xfffffdfa
   426e0:	stceq	0, cr15, [r0], {79}	; 0x4f
   426e4:	eorgt	pc, r4, sp, asr #17
   426e8:	ldrtmi	r9, [r3], -r5, lsl #20
   426ec:	ldrdne	pc, [r8], -sl
   426f0:			; <UNDEFINED> instruction: 0xf8cd4628
   426f4:	andls	lr, r2, #4
   426f8:			; <UNDEFINED> instruction: 0xf8cd464a
   426fc:			; <UNDEFINED> instruction: 0xf7fec000
   42700:	orrlt	pc, r8, #12544	; 0x3100
   42704:	ldrdgt	pc, [r4], -sp	; <UNPREDICTABLE>
   42708:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   4270c:	strbmi	r6, [r3, #-3643]!	; 0xfffff1c5
   42710:	expvse	f5, #1.0
   42714:	stmdbvs	r9!, {r3, r4, r5, r7, r8, r9, fp, sp, lr}
   42718:	ldrmi	r1, [r9], #-2587	; 0xfffff5e5
   4271c:	adcsmi	r9, r1, #6144	; 0x1800
   42720:	strbmi	fp, [r3], -r8, lsl #30
   42724:			; <UNDEFINED> instruction: 0xf8d59306
   42728:	svcvs	0x00b8e004
   4272c:	andgt	pc, lr, #6144	; 0x1800
   42730:	movweq	lr, #11019	; 0x2b0b
   42734:	lfmle	f4, 4, [r2], {154}	; 0x9a
   42738:	mvfeqs	f7, f3
   4273c:			; <UNDEFINED> instruction: 0xf00210d1
   42740:	andcc	r0, r1, #469762048	; 0x1c000000
   42744:	vpmax.u8	d15, d3, d4
   42748:	andgt	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
   4274c:	b	1113d1c <tcgetattr@plt+0x110c5c0>
   42750:	strbpl	r0, [r3], #-780	; 0xfffffcf4
   42754:			; <UNDEFINED> instruction: 0xf8ddd1f2
   42758:			; <UNDEFINED> instruction: 0xf8d5c024
   4275c:			; <UNDEFINED> instruction: 0xf10ce004
   42760:			; <UNDEFINED> instruction: 0xf8cd0c01
   42764:	ldr	ip, [pc, r4, lsr #32]!
   42768:	strcc	r6, [r1], -fp, lsr #18
   4276c:	ldrmi	r6, [r3], #-2218	; 0xfffff756
   42770:	andle	r4, r2, #-536870903	; 0xe0000009
   42774:	ldrd	pc, [r4], -r5
   42778:	bls	1fc644 <tcgetattr@plt+0x1f4ee8>
   4277c:	movwcc	r4, #5651	; 0x1613
   42780:			; <UNDEFINED> instruction: 0xf108d003
   42784:	bne	fe703390 <tcgetattr@plt+0xfe6fbc34>
   42788:	blls	1e73a8 <tcgetattr@plt+0x1dfc4c>
   4278c:	tsthi	pc, #3260416	; 0x31c000
   42790:	ldrmi	r9, [sl, #2823]	; 0xb07
   42794:	bmi	8f686c <tcgetattr@plt+0x8ef110>
   42798:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   4279c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   427a0:	subsmi	r9, sl, pc, lsl fp
   427a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   427a8:			; <UNDEFINED> instruction: 0x4640d132
   427ac:	pop	{r0, r5, ip, sp, pc}
   427b0:	mrcmi	15, 0, r8, cr12, cr0, {7}
   427b4:	movwls	sl, #31507	; 0x7b13
   427b8:			; <UNDEFINED> instruction: 0x4630447e
   427bc:	blx	ff800772 <tcgetattr@plt+0xff7f9016>
   427c0:			; <UNDEFINED> instruction: 0x901cf8dd
   427c4:	andcs	r4, r1, #87031808	; 0x5300000
   427c8:	strbmi	r4, [r8], -r4, lsl #12
   427cc:			; <UNDEFINED> instruction: 0xf7ed4621
   427d0:	stmdage	sl, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   427d4:			; <UNDEFINED> instruction: 0x464a4651
   427d8:			; <UNDEFINED> instruction: 0xf7eb9005
   427dc:			; <UNDEFINED> instruction: 0x4633fb55
   427e0:	svcvs	0x007e4a11
   427e4:	mvnscc	pc, pc, asr #32
   427e8:	strbmi	r9, [sl], r5, lsl #16
   427ec:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   427f0:			; <UNDEFINED> instruction: 0xf7ed9600
   427f4:	stmdals	r5, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   427f8:	ldc2	7, cr15, [r8, #-944]	; 0xfffffc50
   427fc:	smlsldx	r6, r9, r9, pc	; <UNPREDICTABLE>
   42800:			; <UNDEFINED> instruction: 0xf7ed4650
   42804:	strb	pc, [r6, r1, lsr #29]	; <UNPREDICTABLE>
   42808:	mvnscc	pc, #79	; 0x4f
   4280c:	ldr	r9, [ip, r6, lsl #6]!
   42810:	bl	ffc00728 <tcgetattr@plt+0xffbf8fcc>
   42814:	andeq	r0, r3, r4, lsr r5
   42818:	andeq	r0, r0, r8, ror r3
   4281c:	andeq	r0, r3, r8, lsl r5
   42820:	strdeq	r0, [r3], -sl
   42824:	strdeq	r6, [r1], -ip
   42828:	andeq	r0, r0, r4, asr #6
   4282c:	mvnsmi	lr, #737280	; 0xb4000
   42830:	ldcmi	6, cr4, [r8], #-20	; 0xffffffec
   42834:	stmvs	r6, {r0, r1, r3, r7, ip, sp, pc}
   42838:	stmdavs	r7, {r0, r8, r9, sp}
   4283c:	ldmdami	r6!, {r2, r3, r4, r5, r6, sl, lr}
   42840:			; <UNDEFINED> instruction: 0xf5074688
   42844:	stmdapl	r0!, {r5, r7, r8, r9, sl, ip, sp, lr}
   42848:	stmdavs	r0, {r2, r4, r9, sl, lr}
   4284c:			; <UNDEFINED> instruction: 0xf04f9009
   42850:	ldrtmi	r0, [r0], -r0
   42854:			; <UNDEFINED> instruction: 0xff62f7ed
   42858:	adcsmi	r6, r8, #48, 22	; 0xc000
   4285c:	movwcs	sp, #4101	; 0x1005
   42860:	strbmi	r4, [r1], -r2, lsr #12
   42864:			; <UNDEFINED> instruction: 0xff5af7ed
   42868:	vmovvs.s8	r6, d2[5]
   4286c:	ldmvs	fp!, {r0, sl, fp, ip, sp}
   42870:	adcmi	r4, r2, #40, 12	; 0x2800000
   42874:	svclt	0x00886e32
   42878:	strcs	r6, [r0], #-1652	; 0xfffff98c
   4287c:	strbmi	r6, [r2, #-2331]	; 0xfffff6e5
   42880:	svclt	0x00886bb2
   42884:	rsbhi	pc, r0, r6, asr #17
   42888:	addsmi	r4, sl, #232, 12	; 0xe800000
   4288c:			; <UNDEFINED> instruction: 0x63b3bf88
   42890:	ldrsbtls	pc, [r8], #-134	; 0xffffff7a	; <UNPREDICTABLE>
   42894:			; <UNDEFINED> instruction: 0xf88cf7ff
   42898:	svcvs	0x00b868af
   4289c:	bl	f807b4 <tcgetattr@plt+0xf79058>
   428a0:			; <UNDEFINED> instruction: 0x462167bc
   428a4:	ldrtmi	r4, [r2], -r0, asr #12
   428a8:	blx	ffc0085c <tcgetattr@plt+0xffbf9100>
   428ac:	ldmvs	pc, {r0, r1, r4, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
   428b0:	andle	r3, r8, r1, lsl #30
   428b4:	strcc	r6, [r1], #-2217	; 0xfffff757
   428b8:	movwcs	r6, #2088	; 0x828
   428bc:			; <UNDEFINED> instruction: 0xf7fe4642
   428c0:	adcmi	pc, r7, #304	; 0x130
   428c4:			; <UNDEFINED> instruction: 0x4640d1f6
   428c8:	ldc2	7, cr15, [r0], #944	; 0x3b0
   428cc:	svceq	0x0000f1b9
   428d0:	stmiavs	r8!, {r0, r1, ip, lr, pc}
   428d4:			; <UNDEFINED> instruction: 0xf7ff2100
   428d8:	stmiavs	fp!, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   428dc:	cdpvs	6, 7, cr4, cr4, cr8, {1}
   428e0:	rsfvss	f2, f5, f0
   428e4:	blvs	fed1cb54 <tcgetattr@plt+0xfed153f8>
   428e8:	addpl	pc, r4, r6, asr #17
   428ec:	stmib	r6, {r1, r4, r7, fp, sp, lr}^
   428f0:			; <UNDEFINED> instruction: 0xf7fe4322
   428f4:	bmi	2c24a0 <tcgetattr@plt+0x2bad44>
   428f8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   428fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   42900:	subsmi	r9, sl, r9, lsl #22
   42904:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   42908:	andlt	sp, fp, r2, lsl #2
   4290c:	mvnshi	lr, #12386304	; 0xbd0000
   42910:	bl	1c00828 <tcgetattr@plt+0x1bf90cc>
   42914:	andeq	r0, r3, r8, asr r3
   42918:	andeq	r0, r0, r8, ror r3
   4291c:	muleq	r3, sl, r2
   42920:	mvnsmi	lr, sp, lsr #18
   42924:	cdpmi	0, 2, cr11, cr0, cr12, {4}
   42928:	stcmi	6, cr4, [r0, #-512]!	; 0xfffffe00
   4292c:	ldrbtmi	r4, [lr], #-1551	; 0xfffff9f1
   42930:	stmdbmi	r0!, {r0, r1, r2, r3, r4, sl, fp, lr}
   42934:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
   42938:	ldrbtmi	r4, [r9], #-3615	; 0xfffff1e1
   4293c:	strls	r6, [fp, #-2093]	; 0xfffff7d3
   42940:	streq	pc, [r0, #-79]	; 0xffffffb1
   42944:	stmibpl	r0!, {r0, r2, r4, r9, sl, lr}
   42948:	stmdavs	r0, {r1, r2, r3, r4, r9, sl, lr}
   4294c:			; <UNDEFINED> instruction: 0xf94cf7e8
   42950:	movweq	lr, #6736	; 0x1a50
   42954:			; <UNDEFINED> instruction: 0x4632d111
   42958:	ldrtmi	r4, [r8], -r9, lsr #12
   4295c:	blx	880908 <tcgetattr@plt+0x8791ac>
   42960:	blmi	4d51c0 <tcgetattr@plt+0x4cda64>
   42964:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42968:	blls	31c9d8 <tcgetattr@plt+0x31527c>
   4296c:			; <UNDEFINED> instruction: 0xf04f405a
   42970:	tstle	r6, r0, lsl #6
   42974:	pop	{r2, r3, ip, sp, pc}
   42978:	stmdage	r2, {r4, r5, r6, r7, r8, pc}
   4297c:	andcs	r4, r0, #68157440	; 0x4100000
   42980:			; <UNDEFINED> instruction: 0xf7eb9001
   42984:	strtmi	pc, [r9], -r1, lsl #21
   42988:	ldrtmi	r9, [r2], -r1, lsl #16
   4298c:	ldc2	7, cr15, [sl, #-948]!	; 0xfffffc4c
   42990:			; <UNDEFINED> instruction: 0xf7ec9801
   42994:	stmdami	sl, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
   42998:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   4299c:			; <UNDEFINED> instruction: 0xffd2f7e6
   429a0:			; <UNDEFINED> instruction: 0xf7c4e7d9
   429a4:	svclt	0x0000eb26
   429a8:	andeq	r0, r3, r6, ror #4
   429ac:	andeq	r0, r0, r8, ror r3
   429b0:	andeq	r0, r3, lr, asr r2
   429b4:	andeq	lr, r0, sl, asr #13
   429b8:	andeq	r0, r0, r8, ror #7
   429bc:	andeq	r0, r3, r0, lsr r2
   429c0:	andeq	lr, r0, r6, lsl #13
   429c4:	blmi	4d5210 <tcgetattr@plt+0x4cdab4>
   429c8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   429cc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   429d0:	strbtmi	r4, [r9], -sp, lsl #12
   429d4:	ldmdavs	fp, {r2, r9, sl, lr}
   429d8:			; <UNDEFINED> instruction: 0xf04f9301
   429dc:			; <UNDEFINED> instruction: 0xf7fe0300
   429e0:	strdlt	pc, [r8, -r5]!
   429e4:	blls	541f4 <tcgetattr@plt+0x4ca98>
   429e8:	strtmi	r6, [r9], -r0, lsr #16
   429ec:			; <UNDEFINED> instruction: 0xff98f7ff
   429f0:	blmi	215218 <tcgetattr@plt+0x20dabc>
   429f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   429f8:	blls	9ca68 <tcgetattr@plt+0x9530c>
   429fc:			; <UNDEFINED> instruction: 0xf04f405a
   42a00:	mrsle	r0, SP_irq
   42a04:	ldclt	0, cr11, [r0, #-12]!
   42a08:	b	ffd00920 <tcgetattr@plt+0xffcf91c4>
   42a0c:	andeq	r0, r3, ip, asr #3
   42a10:	andeq	r0, r0, r8, ror r3
   42a14:	andeq	r0, r3, r0, lsr #3
   42a18:	strdlt	fp, [r3], r0
   42a1c:	movwvs	lr, #2512	; 0x9d0
   42a20:	ldmdavs	r9, {r0, r2, r8, fp, sp, lr}^
   42a24:	svclt	0x00182902
   42a28:	andle	r2, sl, r0, lsl #8
   42a2c:			; <UNDEFINED> instruction: 0x4630b11d
   42a30:			; <UNDEFINED> instruction: 0xf7ff4621
   42a34:	strtmi	pc, [r0], -r7, asr #31
   42a38:	b	1c00950 <tcgetattr@plt+0x1bf91f4>
   42a3c:	andlt	r2, r3, r0
   42a40:			; <UNDEFINED> instruction: 0x4602bdf0
   42a44:	ldmdbvs	r4, {r0, r3, r4, r7, fp, sp, lr}^
   42a48:	ldmdavs	r7!, {r0, r1, r3, r5, r9, sl, lr}
   42a4c:	stmdavs	r9, {sp}^
   42a50:	stmib	sp, {r1, r4, r6, r7, fp, sp, lr}^
   42a54:			; <UNDEFINED> instruction: 0xf7da4700
   42a58:	strmi	pc, [r4], -pc, ror #29
   42a5c:	svclt	0x0000e7e6
   42a60:	stmdavs	r4, {r4, r8, sl, ip, sp, pc}
   42a64:			; <UNDEFINED> instruction: 0xffd8f7ff
   42a68:			; <UNDEFINED> instruction: 0xf7fe4620
   42a6c:	andcs	pc, r2, r1, lsr #31
   42a70:	svclt	0x0000bd10
   42a74:	stmdavs	r4, {r4, r8, sl, ip, sp, pc}
   42a78:			; <UNDEFINED> instruction: 0xffcef7ff
   42a7c:			; <UNDEFINED> instruction: 0xf7fe4620
   42a80:	mulcs	r1, r7, pc	; <UNPREDICTABLE>
   42a84:	svclt	0x0000bd10
   42a88:	blmi	d15358 <tcgetattr@plt+0xd0dbfc>
   42a8c:	push	{r1, r3, r4, r5, r6, sl, lr}
   42a90:	strdlt	r4, [r9], r0
   42a94:			; <UNDEFINED> instruction: 0x460458d3
   42a98:	ldmdavs	fp, {r1, r6, r7, fp, sp, lr}
   42a9c:			; <UNDEFINED> instruction: 0xf04f9307
   42aa0:	ldmib	r0, {r8, r9}^
   42aa4:	ldmib	r0, {r8, r9, ip, sp, lr}^
   42aa8:	ldmdavs	r9, {r2, fp, ip, lr}^
   42aac:	ldrdls	pc, [r0], -r7
   42ab0:	svclt	0x00182903
   42ab4:	eorsle	r2, lr, r0, lsl #12
   42ab8:	stmdavs	r3!, {r0, r2, r5, r8, ip, sp, pc}^
   42abc:	ldmdavs	r9, {r0, r1, r3, r4, r7, fp, sp, lr}^
   42ac0:	stmiblt	r3, {r0, r1, r3, fp, ip, sp, lr}
   42ac4:			; <UNDEFINED> instruction: 0xf7c44630
   42ac8:	bmi	97d370 <tcgetattr@plt+0x975c14>
   42acc:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   42ad0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   42ad4:	subsmi	r9, sl, r7, lsl #22
   42ad8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   42adc:	andcs	sp, r0, r7, lsr r1
   42ae0:	pop	{r0, r3, ip, sp, pc}
   42ae4:			; <UNDEFINED> instruction: 0x462b83f0
   42ae8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   42aec:			; <UNDEFINED> instruction: 0xf7da2000
   42af0:	stmdbge	r6, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   42af4:	ldrtmi	r4, [r8], -r0, lsl #13
   42af8:	blx	1a80af8 <tcgetattr@plt+0x1a7939c>
   42afc:	lslslt	r4, r4, #12
   42b00:	strtmi	r2, [r9], -r0, lsl #6
   42b04:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   42b08:	movwls	r3, #769	; 0x301
   42b0c:	andls	r2, r3, r1
   42b10:			; <UNDEFINED> instruction: 0xf7e04640
   42b14:			; <UNDEFINED> instruction: 0xf7e1fffd
   42b18:	bls	20124c <tcgetattr@plt+0x1f9af0>
   42b1c:			; <UNDEFINED> instruction: 0xf7c44621
   42b20:	ldmdavs	r8!, {r5, r7, r8, sl, fp, sp, lr, pc}
   42b24:	strtmi	r9, [r2], -r6, lsl #22
   42b28:			; <UNDEFINED> instruction: 0xf7ff4631
   42b2c:			; <UNDEFINED> instruction: 0x4640fef9
   42b30:	ldmib	r2!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42b34:	ldmvs	r9, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   42b38:	strtmi	r2, [fp], -r0
   42b3c:	stmvs	r9, {r0, r2, r9, ip, pc}
   42b40:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   42b44:	mrc2	7, 3, pc, cr8, cr10, {6}
   42b48:	strmi	r9, [r6], -r5, lsl #20
   42b4c:			; <UNDEFINED> instruction: 0xf7c4e7b4
   42b50:	svclt	0x0000ea50
   42b54:	andeq	r0, r3, r8, lsl #2
   42b58:	andeq	r0, r0, r8, ror r3
   42b5c:	andeq	r0, r3, r6, asr #1
   42b60:	stmdavs	r4, {r4, r8, sl, ip, sp, pc}
   42b64:			; <UNDEFINED> instruction: 0xff90f7ff
   42b68:			; <UNDEFINED> instruction: 0xf7fe4620
   42b6c:	andcs	pc, r2, r1, lsr #30
   42b70:	svclt	0x0000bd10
   42b74:	stmdavs	r4, {r4, r8, sl, ip, sp, pc}
   42b78:			; <UNDEFINED> instruction: 0xff86f7ff
   42b7c:			; <UNDEFINED> instruction: 0xf7fe4620
   42b80:	andcs	pc, r1, r7, lsl pc	; <UNPREDICTABLE>
   42b84:	svclt	0x0000bd10
   42b88:	andcs	fp, r0, #200, 2	; 0x32
   42b8c:	strlt	r4, [r8, #-1544]	; 0xfffff9f8
   42b90:			; <UNDEFINED> instruction: 0xf7d54611
   42b94:	orrlt	pc, r8, sp, lsr #16
   42b98:	ldrsbcs	pc, [r4, #128]	; 0x80	; <UNPREDICTABLE>
   42b9c:	blmi	26f16c <tcgetattr@plt+0x267a10>
   42ba0:	ldrbtmi	r6, [fp], #-2129	; 0xfffff7af
   42ba4:	eoreq	pc, r4, r3, lsl #2
   42ba8:	svclt	0x00184281
   42bac:			; <UNDEFINED> instruction: 0xd1054299
   42bb0:	pop	{r4, r7, fp, sp, lr}
   42bb4:	addscc	r4, r8, r8
   42bb8:	blt	1600ad0 <tcgetattr@plt+0x15f9374>
   42bbc:	ldrbmi	fp, [r0, -r8, lsl #26]!
   42bc0:	andeq	pc, r2, sl, asr #11
   42bc4:	svcmi	0x00f0e92d
   42bc8:	ldrmi	fp, [r7], -fp, lsl #1
   42bcc:	andls	r4, r7, fp, asr #20
   42bd0:	blmi	1314438 <tcgetattr@plt+0x130ccdc>
   42bd4:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   42bd8:	pkhbtmi	fp, r8, r5, lsl #20
   42bdc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   42be0:			; <UNDEFINED> instruction: 0xf04f9309
   42be4:	blls	6437ec <tcgetattr@plt+0x63c090>
   42be8:	blls	56f95c <tcgetattr@plt+0x568200>
   42bec:	ldmdale	pc, {r0, r1, r3, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>
   42bf0:	ldrmi	sl, [sp], -r8, lsl #28
   42bf4:	and	r4, r2, r4, asr r6
   42bf8:	strmi	r3, [fp, #1281]!	; 0x501
   42bfc:			; <UNDEFINED> instruction: 0xf8d8d357
   42c00:	strtmi	ip, [fp], -r4
   42c04:	ldrtmi	r9, [r2], -r0
   42c08:			; <UNDEFINED> instruction: 0x46404639
   42c0c:			; <UNDEFINED> instruction: 0xf8cd9402
   42c10:			; <UNDEFINED> instruction: 0xf7fec004
   42c14:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}
   42c18:	stcls	0, cr13, [r8], {238}	; 0xee
   42c1c:	strtmi	r9, [sl], -r7, lsl #16
   42c20:			; <UNDEFINED> instruction: 0xf7fe4621
   42c24:			; <UNDEFINED> instruction: 0x2001ffb1
   42c28:	blmi	d95508 <tcgetattr@plt+0xd8ddac>
   42c2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42c30:	blls	29cca0 <tcgetattr@plt+0x295544>
   42c34:			; <UNDEFINED> instruction: 0xf04f405a
   42c38:	cmple	ip, r0, lsl #6
   42c3c:	pop	{r0, r1, r3, ip, sp, pc}
   42c40:	blls	566c08 <tcgetattr@plt+0x55f4ac>
   42c44:	ldrbmi	r1, [sp, #-3165]	; 0xfffff3a3
   42c48:			; <UNDEFINED> instruction: 0xf8cdd938
   42c4c:	ssatmi	sl, #11, r8, asr #0
   42c50:	strmi	r6, [r4], -r9, asr #16
   42c54:	strcc	r9, [r1], #-3350	; 0xfffff2ea
   42c58:	bcc	3f088 <tcgetattr@plt+0x3792c>
   42c5c:	ldmdavs	fp!, {r3, ip, lr, pc}^
   42c60:	mcrrne	6, 1, r4, fp, cr8
   42c64:			; <UNDEFINED> instruction: 0x3c011b1b
   42c68:	andle	r4, r5, #805306376	; 0x30000008
   42c6c:	mvnsle	r2, r0, lsl #24
   42c70:	stmdble	r2!, {r1, r3, r4, r6, r7, r8, sl, lr}
   42c74:	strb	r4, [lr, ip, lsl #12]!
   42c78:	strtmi	fp, [r1], r0, lsr #6
   42c7c:	and	r2, r3, r0, lsl #12
   42c80:			; <UNDEFINED> instruction: 0x36016878
   42c84:	andle	r4, fp, #1610612744	; 0x60000008
   42c88:	tsteq	r6, r9, lsl #22
   42c8c:			; <UNDEFINED> instruction: 0x4652463b
   42c90:	strls	r4, [r1, #-1600]	; 0xfffff9c0
   42c94:			; <UNDEFINED> instruction: 0xf7fe9600
   42c98:	stmdacs	r0, {r0, r3, r8, fp, ip, sp, lr, pc}
   42c9c:	ldmdavs	r8!, {r4, r5, r6, r7, r8, ip, lr, pc}^
   42ca0:			; <UNDEFINED> instruction: 0xd00f42b0
   42ca4:	ldrdne	pc, [r4], -r8
   42ca8:	bicsle	r2, sl, r0, lsl #24
   42cac:	strtmi	lr, [r2], r0, ror #15
   42cb0:			; <UNDEFINED> instruction: 0xb12b9b17
   42cb4:	ldrmi	r2, [r8], -r0, lsl #6
   42cb8:	strtmi	lr, [sl], lr
   42cbc:	stmdblt	r3!, {r0, r1, r2, r4, r8, r9, fp, ip, pc}
   42cc0:	ldr	r2, [r1, r0]!
   42cc4:	strls	r4, [r8], #-1621	; 0xfffff9ab
   42cc8:	ldmib	r8, {r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   42ccc:			; <UNDEFINED> instruction: 0xf8d83201
   42cd0:	blcc	82d18 <tcgetattr@plt+0x7b5bc>
   42cd4:	stmdacc	r1, {r4, sl, lr}
   42cd8:	strcs	r9, [r0], #-2584	; 0xfffff5e8
   42cdc:	andls	r9, r0, r4, lsl r9
   42ce0:	ldrtmi	r9, [sl], -r4, lsl #4
   42ce4:	strbmi	r9, [r1], -r1, lsl #2
   42ce8:			; <UNDEFINED> instruction: 0xf8cd9807
   42cec:	strls	sl, [r3], #-8
   42cf0:			; <UNDEFINED> instruction: 0xff68f7ff
   42cf4:			; <UNDEFINED> instruction: 0xf7c4e798
   42cf8:	svclt	0x0000e97c
   42cfc:	andeq	pc, r2, r0, asr #31
   42d00:	andeq	r0, r0, r8, ror r3
   42d04:	andeq	pc, r2, r8, ror #30
   42d08:	blmi	18d5694 <tcgetattr@plt+0x18cdf38>
   42d0c:	svcmi	0x00f0e92d
   42d10:	adclt	r4, r1, sl, ror r4
   42d14:			; <UNDEFINED> instruction: 0xf8d06884
   42d18:	strmi	sl, [r5], -r0
   42d1c:	svcge	0x00139106
   42d20:			; <UNDEFINED> instruction: 0xf8da58d3
   42d24:	ldmdavs	fp, {r5, r9}
   42d28:			; <UNDEFINED> instruction: 0xf04f931f
   42d2c:	blvs	903934 <tcgetattr@plt+0x8fc1d8>
   42d30:	ldrdhi	pc, [r4, #-143]!	; 0xffffff71
   42d34:	ldrdlt	pc, [r8], -r3
   42d38:	movwls	r4, #38136	; 0x94f8
   42d3c:	stmia	ip!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42d40:			; <UNDEFINED> instruction: 0xf0066f60
   42d44:	blvs	941810 <tcgetattr@plt+0x93a0b4>
   42d48:	vmulvs.f64	d22, d22, d18
   42d4c:	bne	feddcfc0 <tcgetattr@plt+0xfedd5864>
   42d50:	ldrdls	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   42d54:	ldmne	r3!, {r0, r1, r3, r4, r8, fp, sp, lr}^
   42d58:	strmi	r9, [r1], -r7, lsl #6
   42d5c:			; <UNDEFINED> instruction: 0xf8ca4640
   42d60:	svcvs	0x00611220
   42d64:			; <UNDEFINED> instruction: 0xf90af7eb
   42d68:	andcs	r2, r1, #0, 6
   42d6c:	ldrtmi	r4, [r8], -r1, lsl #12
   42d70:	mcrr2	7, 14, pc, r8, cr13	; <UNPREDICTABLE>
   42d74:	ldrtmi	sl, [sl], -sl, lsl #16
   42d78:	andls	r2, r8, r0, lsl #2
   42d7c:			; <UNDEFINED> instruction: 0xf884f7eb
   42d80:	strbmi	r4, [r3], -r6, asr #20
   42d84:	svcvs	0x00664946
   42d88:	stmdals	r8, {r1, r3, r4, r5, r6, sl, lr}
   42d8c:			; <UNDEFINED> instruction: 0xf04f5852
   42d90:			; <UNDEFINED> instruction: 0x960031ff
   42d94:			; <UNDEFINED> instruction: 0xf96af7ed
   42d98:			; <UNDEFINED> instruction: 0xf7ec9808
   42d9c:	stmdbls	r6, {r0, r1, r2, r6, r9, fp, ip, sp, lr, pc}
   42da0:	eorsle	r2, pc, r0, lsl #18
   42da4:	ldmvs	r2, {r0, r3, r9, fp, ip, pc}
   42da8:	blcc	9cefc <tcgetattr@plt+0x957a0>
   42dac:	svclt	0x00184599
   42db0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   42db4:			; <UNDEFINED> instruction: 0xf8dad05c
   42db8:	ldmdbmi	sl!, {r3, ip, sp}
   42dbc:			; <UNDEFINED> instruction: 0x0110f8d3
   42dc0:			; <UNDEFINED> instruction: 0xf7e74479
   42dc4:			; <UNDEFINED> instruction: 0x4603ff11
   42dc8:	ldrmi	r6, [ip], -r0, ror #30
   42dcc:			; <UNDEFINED> instruction: 0xf85af7fe
   42dd0:			; <UNDEFINED> instruction: 0x2010f8db
   42dd4:	ldrdcc	pc, [r8], -fp
   42dd8:	bcc	93e48 <tcgetattr@plt+0x8c6ec>
   42ddc:	ldrbmi	r9, [r9], -r6, lsl #22
   42de0:	bls	2275ec <tcgetattr@plt+0x21fe90>
   42de4:	strbmi	r9, [fp], -r4, lsl #6
   42de8:	andls	r9, r2, r3, lsl #8
   42dec:	andls	r4, r0, #40, 12	; 0x2800000
   42df0:			; <UNDEFINED> instruction: 0xf7ff9a15
   42df4:	ldrtmi	pc, [r9], -r7, ror #29	; <UNPREDICTABLE>
   42df8:	stmiavs	r8!, {r2, r9, sl, lr}
   42dfc:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
   42e00:			; <UNDEFINED> instruction: 0x4638bb70
   42e04:	blx	fe880dc2 <tcgetattr@plt+0xfe879666>
   42e08:	blmi	8d56ac <tcgetattr@plt+0x8cdf50>
   42e0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42e10:	blls	81ce80 <tcgetattr@plt+0x815724>
   42e14:			; <UNDEFINED> instruction: 0xf04f405a
   42e18:	teqle	r7, r0, lsl #6
   42e1c:	eorlt	r4, r1, r0, lsr #12
   42e20:	svchi	0x00f0e8bd
   42e24:	svceq	0x0000f1b9
   42e28:			; <UNDEFINED> instruction: 0xf109d010
   42e2c:			; <UNDEFINED> instruction: 0xf8da39ff
   42e30:	ldmdbmi	lr, {r3, ip, sp}
   42e34:			; <UNDEFINED> instruction: 0x0110f8d3
   42e38:			; <UNDEFINED> instruction: 0xf7e74479
   42e3c:			; <UNDEFINED> instruction: 0x4603fed5
   42e40:	ldrmi	r6, [ip], -r0, ror #30
   42e44:			; <UNDEFINED> instruction: 0xf81ef7fe
   42e48:	strb	r2, [r7, r0, lsl #4]
   42e4c:	bicslt	r9, r2, r7, lsl #20
   42e50:	bcc	a9a7c <tcgetattr@plt+0xa2320>
   42e54:	ldmvs	fp, {r0, r1, r2, r9, ip, pc}
   42e58:			; <UNDEFINED> instruction: 0xf103685b
   42e5c:			; <UNDEFINED> instruction: 0xe7e639ff
   42e60:	strtmi	r6, [r8], -fp, lsr #17
   42e64:	ldmvs	fp, {r8, sp}
   42e68:			; <UNDEFINED> instruction: 0xf7fe689a
   42e6c:	strb	pc, [r8, sp, lsr #24]	; <UNPREDICTABLE>
   42e70:	ldmvs	r2, {r0, r1, r4, r8, fp, sp, lr}
   42e74:	bls	213ec8 <tcgetattr@plt+0x20c76c>
   42e78:	umullsle	r4, ip, sl, r2
   42e7c:			; <UNDEFINED> instruction: 0xf04f3201
   42e80:	andls	r0, r7, #0, 18
   42e84:			; <UNDEFINED> instruction: 0xf8dde797
   42e88:	bfi	r9, ip, #0, #17
   42e8c:	ldm	r0!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42e90:	andeq	pc, r2, r4, lsl #29
   42e94:	andeq	r0, r0, r8, ror r3
   42e98:	andeq	r6, r1, ip, ror r6
   42e9c:	andeq	pc, r2, ip, lsl #28
   42ea0:	andeq	r0, r0, r4, asr #6
   42ea4:	andeq	r3, r1, r8, lsl sl
   42ea8:	andeq	pc, r2, r8, lsl #27
   42eac:	andeq	r3, r1, r0, lsr #19
   42eb0:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   42eb4:	ldmdavs	lr, {r0, r1, r3, r4, r7, fp, sp, lr}^
   42eb8:	stmdblt	fp, {r0, r1, r4, r5, fp, ip, sp, lr}
   42ebc:	ldcllt	0, cr2, [r8]
   42ec0:	movwcs	r6, #10245	; 0x2805
   42ec4:	stmdbvs	ip!, {r0, r1, r2, r3, r5, r7, fp, sp, lr}
   42ec8:			; <UNDEFINED> instruction: 0x673b6f78
   42ecc:	stmda	r4!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42ed0:			; <UNDEFINED> instruction: 0xf0064630
   42ed4:	ldrbvs	pc, [r8, -r9, ror #19]!	; <UNPREDICTABLE>
   42ed8:	rscle	r2, pc, r0, lsl #24
   42edc:	strtmi	r2, [r8], -r1, lsl #2
   42ee0:			; <UNDEFINED> instruction: 0xff12f7ff
   42ee4:	mvnsle	r3, r1, lsl #24
   42ee8:	ldcllt	0, cr2, [r8]
   42eec:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   42ef0:	stmdbvs	ip!, {r0, r1, r3, r5, r7, fp, sp, lr}
   42ef4:	blcs	9eb68 <tcgetattr@plt+0x9740c>
   42ef8:	blcs	f6f48 <tcgetattr@plt+0xef7ec>
   42efc:	andcs	sp, r0, r1
   42f00:	stccs	13, cr11, [r0], {56}	; 0x38
   42f04:	strdcs	sp, [r0, -fp]
   42f08:			; <UNDEFINED> instruction: 0xf7ff4628
   42f0c:	stccc	14, cr15, [r1], {253}	; 0xfd
   42f10:	strdcs	sp, [r0, -r5]
   42f14:			; <UNDEFINED> instruction: 0xf7ff4628
   42f18:	stccc	14, cr15, [r1], {247}	; 0xf7
   42f1c:			; <UNDEFINED> instruction: 0xe7eed1f3
   42f20:	rscle	r2, ip, r0, lsl #24
   42f24:	strtmi	r2, [r8], -r1, lsl #2
   42f28:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   42f2c:	mvnsle	r3, r1, lsl #24
   42f30:	ldclt	0, cr2, [r8, #-0]
   42f34:	svcmi	0x00f8e92d
   42f38:	movwls	lr, #2512	; 0x9d0
   42f3c:			; <UNDEFINED> instruction: 0xf8d9689b
   42f40:			; <UNDEFINED> instruction: 0xf8d34008
   42f44:			; <UNDEFINED> instruction: 0xf8d48004
   42f48:			; <UNDEFINED> instruction: 0xf8d46084
   42f4c:	ldclne	0, cr10, [r3], #-464	; 0xfffffe30
   42f50:			; <UNDEFINED> instruction: 0xf8154645
   42f54:	eorle	r7, r2, r1, lsl #22
   42f58:	ldrdlt	pc, [r8], r4
   42f5c:	svccc	0x00fff1bb
   42f60:			; <UNDEFINED> instruction: 0xf1bad01d
   42f64:	rsble	r0, r2, r0, lsl #30
   42f68:			; <UNDEFINED> instruction: 0x46284651
   42f6c:	svc	0x005af7c3
   42f70:	subsle	r2, sl, r0, lsl #16
   42f74:	ldrdcc	pc, [ip], r4
   42f78:	strcs	r6, [r1], -r6, lsr #12
   42f7c:	rsblt	pc, r4, r4, asr #17
   42f80:			; <UNDEFINED> instruction: 0xf89863a3
   42f84:			; <UNDEFINED> instruction: 0xf1b88001
   42f88:	tstle	r5, r0, lsl #30
   42f8c:	strcs	r6, [r1], -r0, lsr #31
   42f90:	svc	0x00c2f7c3
   42f94:			; <UNDEFINED> instruction: 0xf8c44630
   42f98:	pop	{r3, r4, r5, r6, pc}
   42f9c:	mcrvs	15, 1, r8, cr0, cr8, {7}
   42fa0:	cdpvs	6, 6, cr2, cr2, cr0, {0}
   42fa4:	stmib	r4, {r0, r1, r5, r7, r8, r9, fp, sp, lr}^
   42fa8:			; <UNDEFINED> instruction: 0xf8c40221
   42fac:			; <UNDEFINED> instruction: 0xf898308c
   42fb0:			; <UNDEFINED> instruction: 0xf1b88001
   42fb4:	rscle	r0, r9, r0, lsl #30
   42fb8:	andsle	r2, lr, sp, lsr #30
   42fbc:	andle	r2, r4, sp, lsr pc
   42fc0:	andle	r2, r2, fp, lsr #30
   42fc4:	pop	{r4, r5, r9, sl, lr}
   42fc8:	movwcs	r8, #12280	; 0x2ff8
   42fcc:			; <UNDEFINED> instruction: 0x67234650
   42fd0:	svc	0x00a2f7c3
   42fd4:			; <UNDEFINED> instruction: 0xf0064628
   42fd8:	tstcs	r1, r7, ror #18	; <UNPREDICTABLE>
   42fdc:	strbmi	r6, [r8], -r0, ror #14
   42fe0:	mrc2	7, 4, pc, cr2, cr15, {7}
   42fe4:	stmdacs	r0, {r2, r9, sl, lr}
   42fe8:			; <UNDEFINED> instruction: 0xf8d9d1ec
   42fec:	strcs	r5, [r1], -r8
   42ff0:			; <UNDEFINED> instruction: 0xf7c36fa8
   42ff4:			; <UNDEFINED> instruction: 0x67acef92
   42ff8:	ldrbmi	lr, [r0], -r4, ror #15
   42ffc:	strvs	r2, [r7, -r1, lsl #14]!
   43000:	svc	0x008af7c3
   43004:			; <UNDEFINED> instruction: 0xf0064628
   43008:	tstcs	r0, pc, asr #18	; <UNPREDICTABLE>
   4300c:	strbmi	r6, [r8], -r0, ror #14
   43010:	mrc2	7, 3, pc, cr10, cr15, {7}
   43014:	stmdacs	r0, {r2, r9, sl, lr}
   43018:			; <UNDEFINED> instruction: 0xf8d9d1d4
   4301c:	ldrtmi	r5, [lr], -r8
   43020:			; <UNDEFINED> instruction: 0xf7c36fa8
   43024:			; <UNDEFINED> instruction: 0x67acef7a
   43028:	strmi	lr, [r6], -ip, asr #15
   4302c:			; <UNDEFINED> instruction: 0x4656e7bf
   43030:	svclt	0x0000e7bd
   43034:	svcmi	0x00f8e92d
   43038:	movwhi	lr, #2512	; 0x9d0
   4303c:			; <UNDEFINED> instruction: 0xf8d8689b
   43040:	ldmdavs	pc, {r3, lr}^	; <UNPREDICTABLE>
   43044:	ldrdvs	pc, [r4], r4
   43048:	ldrsbtge	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   4304c:			; <UNDEFINED> instruction: 0x463d1c73
   43050:	blls	c10ac <tcgetattr@plt+0xb9950>
   43054:			; <UNDEFINED> instruction: 0xf8d4d01e
   43058:			; <UNDEFINED> instruction: 0xf1bbb088
   4305c:			; <UNDEFINED> instruction: 0xd0193fff
   43060:	svceq	0x0000f1ba
   43064:	ldrbmi	sp, [r1], -lr, asr #32
   43068:			; <UNDEFINED> instruction: 0xf7c34628
   4306c:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   43070:			; <UNDEFINED> instruction: 0xf8d4d046
   43074:	strtvs	r3, [r6], -ip, lsl #1
   43078:			; <UNDEFINED> instruction: 0xf8c42601
   4307c:			; <UNDEFINED> instruction: 0x63a3b064
   43080:	ldmiblt	r7, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr}
   43084:	strcs	r6, [r1], -r0, lsr #31
   43088:	svc	0x0046f7c3
   4308c:	ldrtmi	r6, [r0], -r7, lsr #15
   43090:	svchi	0x00f8e8bd
   43094:	strcs	r6, [r0], -r0, lsr #28
   43098:	blvs	fe91ea28 <tcgetattr@plt+0xfe9172cc>
   4309c:	eoreq	lr, r1, #196, 18	; 0x310000
   430a0:	addcc	pc, ip, r4, asr #17
   430a4:	svccs	0x0000787f
   430a8:			; <UNDEFINED> instruction: 0xf009d0ec
   430ac:	blcs	b84070 <tcgetattr@plt+0xb7c914>
   430b0:			; <UNDEFINED> instruction: 0xf1b9d01c
   430b4:	mvnle	r0, fp, lsr #30
   430b8:	ldrbmi	r2, [r0], -r2, lsl #6
   430bc:			; <UNDEFINED> instruction: 0xf7c36723
   430c0:	strtmi	lr, [r8], -ip, lsr #30
   430c4:			; <UNDEFINED> instruction: 0xf8f0f006
   430c8:	strbvs	r2, [r0, -r1, lsl #2]!
   430cc:			; <UNDEFINED> instruction: 0xf7ff4640
   430d0:			; <UNDEFINED> instruction: 0x4604fe1b
   430d4:	bicsle	r2, sl, r0, lsl #16
   430d8:	ldrdpl	pc, [r8], -r8
   430dc:	svcvs	0x00a82601
   430e0:	svc	0x001af7c3
   430e4:			; <UNDEFINED> instruction: 0x67ac4630
   430e8:	svchi	0x00f8e8bd
   430ec:	smlsdcs	r1, r0, r6, r4
   430f0:			; <UNDEFINED> instruction: 0xf7c36727
   430f4:	qadd16mi	lr, r8, r2
   430f8:			; <UNDEFINED> instruction: 0xf8d6f006
   430fc:	strb	r2, [r4, r0, lsl #2]!
   43100:	strb	r4, [pc, r6, lsl #12]
   43104:			; <UNDEFINED> instruction: 0xe7cd4656
   43108:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   4310c:	ldmdavs	lr, {r0, r1, r3, r4, r7, fp, sp, lr}^
   43110:	stmdblt	fp, {r0, r1, r4, r5, fp, ip, sp, lr}
   43114:	ldcllt	0, cr2, [r8]
   43118:	movwcs	r6, #6149	; 0x1805
   4311c:	stmdbvs	ip!, {r0, r1, r2, r3, r5, r7, fp, sp, lr}
   43120:			; <UNDEFINED> instruction: 0x673b6f78
   43124:	cdp	7, 15, cr15, cr8, cr3, {6}
   43128:			; <UNDEFINED> instruction: 0xf0064630
   4312c:			; <UNDEFINED> instruction: 0x6778f8bd
   43130:	rscle	r2, pc, r0, lsl #24
   43134:	strtmi	r2, [r8], -r0, lsl #2
   43138:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
   4313c:	mvnsle	r3, r1, lsl #24
   43140:	ldcllt	0, cr2, [r8]
   43144:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   43148:	stmdbvs	ip!, {r0, r1, r3, r5, r7, fp, sp, lr}
   4314c:	blcs	9edc0 <tcgetattr@plt+0x97664>
   43150:	blcs	f71a0 <tcgetattr@plt+0xefa44>
   43154:	andcs	sp, r0, r1
   43158:	stccs	13, cr11, [r0], {56}	; 0x38
   4315c:	strdcs	sp, [r1, -fp]
   43160:			; <UNDEFINED> instruction: 0xf7ff4628
   43164:	stccc	13, cr15, [r1], {209}	; 0xd1
   43168:	strdcs	sp, [r1, -r5]
   4316c:			; <UNDEFINED> instruction: 0xf7ff4628
   43170:	stccc	13, cr15, [r1], {203}	; 0xcb
   43174:			; <UNDEFINED> instruction: 0xe7eed1f3
   43178:	rscle	r2, ip, r0, lsl #24
   4317c:	strtmi	r2, [r8], -r0, lsl #2
   43180:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
   43184:	mvnsle	r3, r1, lsl #24
   43188:	ldclt	0, cr2, [r8, #-0]
   4318c:	blmi	1d55b60 <tcgetattr@plt+0x1d4e404>
   43190:	push	{r1, r3, r4, r5, r6, sl, lr}
   43194:	strdlt	r4, [fp], r0
   43198:	strmi	r6, [r5], -r4, lsl #17
   4319c:			; <UNDEFINED> instruction: 0x460f58d3
   431a0:	movwls	r6, #38939	; 0x981b
   431a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   431a8:	blvs	fe89de3c <tcgetattr@plt+0xfe8966e0>
   431ac:	ldmvs	r8, {r1, r2, r5, r6, r9, sl, fp, sp, lr}
   431b0:	stmdbvs	r1, {r1, r2, r4, r5, r6, r9, fp, ip}
   431b4:	ldrtmi	r4, [r1], -lr, lsl #8
   431b8:	ldc2	7, cr15, [ip], #884	; 0x374
   431bc:	addmi	r6, r3, #560	; 0x230
   431c0:	stmib	r4, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   431c4:	stclvs	0, cr3, [r3, #-104]!	; 0xffffff98
   431c8:			; <UNDEFINED> instruction: 0xf0002b01
   431cc:	cdpvs	0, 10, cr8, cr1, cr10, {5}
   431d0:			; <UNDEFINED> instruction: 0x6e62b917
   431d4:	cmnle	ip, r0, lsl #20
   431d8:	ldrdls	pc, [r8], -r5
   431dc:			; <UNDEFINED> instruction: 0xf8d96621
   431e0:	ldmvs	fp, {r4, r5, ip, sp}
   431e4:	blcs	5d658 <tcgetattr@plt+0x55efc>
   431e8:			; <UNDEFINED> instruction: 0xf8d9d03f
   431ec:	mrcne	0, 2, r6, cr10, cr8, {1}
   431f0:	svclt	0x009c4296
   431f4:			; <UNDEFINED> instruction: 0x26011c73
   431f8:	addhi	pc, sp, r0, lsl #4
   431fc:	ldrdlt	pc, [r0], -r5
   43200:	strmi	r2, [r8], r0, lsl #2
   43204:			; <UNDEFINED> instruction: 0xf8c946ea
   43208:			; <UNDEFINED> instruction: 0x46283038
   4320c:	blx	110120e <tcgetattr@plt+0x10f9ab2>
   43210:			; <UNDEFINED> instruction: 0x46504659
   43214:			; <UNDEFINED> instruction: 0xf7ea4642
   43218:			; <UNDEFINED> instruction: 0x4650fe37
   4321c:	strbmi	r4, [r1], -r2, asr #12
   43220:			; <UNDEFINED> instruction: 0xf7eb4643
   43224:			; <UNDEFINED> instruction: 0x4650fc11
   43228:	ldrtmi	r2, [r1], -r8, lsl #4
   4322c:			; <UNDEFINED> instruction: 0xf9b6f7eb
   43230:			; <UNDEFINED> instruction: 0xf10868a9
   43234:	stmdavs	r8!, {r0, fp}
   43238:	ldrbmi	r2, [r2], -r0, lsl #6
   4323c:			; <UNDEFINED> instruction: 0xf954f7fe
   43240:	ldrhle	r4, [r5, #80]!	; 0x50
   43244:	ldrdcc	pc, [ip], -r9	; <UNPREDICTABLE>
   43248:			; <UNDEFINED> instruction: 0xf8d9b123
   4324c:	ldmvs	fp, {r3, ip, sp}
   43250:	ldmdale	r2!, {r0, r1, r6, r8, sl, lr}^
   43254:	rsbsle	r2, r7, r1, lsl #28
   43258:	ldmib	r9, {r4, r6, r9, sl, lr}^
   4325c:	movwcs	r1, #536	; 0x218
   43260:	blx	ffd01216 <tcgetattr@plt+0xffcf9aba>
   43264:			; <UNDEFINED> instruction: 0xf7eb4650
   43268:	svccs	0x0000ffe1
   4326c:	bvs	ff937778 <tcgetattr@plt+0xff93001c>
   43270:	stfvsd	f3, [r3, #620]!	; 0x26c
   43274:	stfvsp	f3, [r3, #-556]!	; 0xfffffdd4
   43278:	eorle	r2, r6, r1, lsl #22
   4327c:	subsle	r2, r8, r2, lsl #22
   43280:	blmi	e15b68 <tcgetattr@plt+0xe0e40c>
   43284:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   43288:	blls	29d2f8 <tcgetattr@plt+0x295b9c>
   4328c:			; <UNDEFINED> instruction: 0xf04f405a
   43290:	cmnle	r0, r0, lsl #6
   43294:	pop	{r0, r1, r3, ip, sp, pc}
   43298:	blvs	8a7260 <tcgetattr@plt+0x89fb04>
   4329c:	blvs	fe85d54c <tcgetattr@plt+0xfe855df0>
   432a0:	blvs	4dd4cc <tcgetattr@plt+0x4d5d70>
   432a4:	stmdbvs	r9, {r0, r1, r5, r6, r9, sl, fp, sp, lr}
   432a8:	ldmvs	r0, {r0, r1, r3, r4, r9, fp, ip}
   432ac:			; <UNDEFINED> instruction: 0xf7dd4419
   432b0:	cdpvs	12, 2, cr15, cr3, cr1, {2}
   432b4:	addsmi	r6, r3, #3616	; 0xe20
   432b8:	addmi	sp, r3, #-1677721600	; 0x9c000000
   432bc:			; <UNDEFINED> instruction: 0x4628d0db
   432c0:			; <UNDEFINED> instruction: 0xf99af000
   432c4:	blcs	9e858 <tcgetattr@plt+0x970fc>
   432c8:			; <UNDEFINED> instruction: 0x4628d1d8
   432cc:			; <UNDEFINED> instruction: 0xf994f000
   432d0:	bcc	bd230 <tcgetattr@plt+0xb5ad4>
   432d4:			; <UNDEFINED> instruction: 0xf7fe4628
   432d8:	stmiavs	fp!, {r0, r1, r5, r8, r9, fp, ip, sp, lr, pc}
   432dc:	ldmdblt	r2, {r1, r3, r4, r6, r7, r9, fp, sp, lr}
   432e0:	blcs	5e854 <tcgetattr@plt+0x570f8>
   432e4:	smlabtcs	r1, r3, r0, sp
   432e8:			; <UNDEFINED> instruction: 0xf7fe4628
   432ec:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
   432f0:	stmiavs	r3!, {r0, r2, r3, r4, r5, r7, ip, lr, pc}
   432f4:	cdpvs	6, 6, cr4, cr1, cr8, {1}
   432f8:	blcc	9d56c <tcgetattr@plt+0x95e10>
   432fc:	svclt	0x000c4299
   43300:	andcs	r2, r2, #268435456	; 0x10000000
   43304:			; <UNDEFINED> instruction: 0xf9e0f7fe
   43308:	addmi	lr, r3, #46399488	; 0x2c40000
   4330c:			; <UNDEFINED> instruction: 0x4628d9b3
   43310:			; <UNDEFINED> instruction: 0xf972f000
   43314:	blne	fe7fd274 <tcgetattr@plt+0xfe7f5b18>
   43318:	svcge	0x0070f47f
   4331c:	adcle	r2, r6, r0, lsl #30
   43320:	stcvs	7, cr14, [r3], #-924	; 0xfffffc64
   43324:			; <UNDEFINED> instruction: 0xf47f42b3
   43328:	qsaxmi	sl, r8, r2
   4332c:	blx	fe20132e <tcgetattr@plt+0xfe1f9bd2>
   43330:	strtmi	lr, [r8], -sp, asr #14
   43334:			; <UNDEFINED> instruction: 0xf818f000
   43338:	stmiavs	r9!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   4333c:	stmdavs	r8!, {r0, r1, r6, r9, sl, lr}
   43340:			; <UNDEFINED> instruction: 0xf7fe4652
   43344:			; <UNDEFINED> instruction: 0xe787f8d1
   43348:	ldrtmi	r6, [r3], -r9, lsr #17
   4334c:	ldrbmi	r6, [r2], -r8, lsr #16
   43350:			; <UNDEFINED> instruction: 0xf8caf7fe
   43354:			; <UNDEFINED> instruction: 0xf7c3e780
   43358:	svclt	0x0000ee4c
   4335c:	andeq	pc, r2, r4, lsl #20
   43360:	andeq	r0, r0, r8, ror r3
   43364:	andeq	pc, r2, r0, lsl r9	; <UNPREDICTABLE>
   43368:			; <UNDEFINED> instruction: 0x4604b5f8
   4336c:	ldmib	r7, {r0, r1, r2, r7, fp, sp, lr}^
   43370:	stmiblt	fp!, {r3, r4, r9, ip, sp}^
   43374:	ldmiblt	fp, {r0, r1, r3, r4, r5, r6, r8, sl, fp, sp, lr}^
   43378:	blvs	fee9e078 <tcgetattr@plt+0xfee9691c>
   4337c:	bne	149d658 <tcgetattr@plt+0x1495efc>
   43380:	stmiane	r9, {r0, r1, r3, r5, r8, fp, sp, lr}^
   43384:	ands	sp, r3, r9, lsl #2
   43388:			; <UNDEFINED> instruction: 0xff00f7ff
   4338c:	mrcvs	8, 3, r6, cr10, cr3, {5}
   43390:	ldmdbvs	fp, {r0, r3, r4, r5, r7, r8, r9, fp, sp, lr}
   43394:	stmiane	r9, {r0, r4, r6, r9, fp, ip}^
   43398:	stmdbcc	r1, {r1, r3, ip, lr, pc}
   4339c:			; <UNDEFINED> instruction: 0xf7dc4628
   433a0:	tstcs	r0, r7, asr #16	; <UNPREDICTABLE>
   433a4:	strtmi	r4, [r0], -r3, lsl #12
   433a8:			; <UNDEFINED> instruction: 0x07db695b
   433ac:	cdpvs	4, 7, cr13, cr10, cr12, {7}
   433b0:	strtmi	r2, [r0], -r0, lsl #2
   433b4:	blx	fed813b4 <tcgetattr@plt+0xfed79c58>
   433b8:	bvs	ff6dd64c <tcgetattr@plt+0xff6d5ef0>
   433bc:	tstcs	r1, r2, ror #2
   433c0:			; <UNDEFINED> instruction: 0xf7fe4620
   433c4:	stmdblt	r0, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}
   433c8:	mrcvs	13, 3, fp, cr9, cr8, {7}
   433cc:	andcs	r4, r1, #32, 12	; 0x2000000
   433d0:	ldrhtmi	lr, [r8], #141	; 0x8d
   433d4:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   433d8:	blcs	5e94c <tcgetattr@plt+0x571f0>
   433dc:	ldfltp	f5, [r8, #956]!	; 0x3bc
   433e0:	blmi	fe115df0 <tcgetattr@plt+0xfe10e694>
   433e4:	push	{r1, r3, r4, r5, r6, sl, lr}
   433e8:	strdlt	r4, [fp], r0
   433ec:	strmi	r6, [r5], -r4, lsl #17
   433f0:			; <UNDEFINED> instruction: 0x460f58d3
   433f4:	movwls	r6, #38939	; 0x981b
   433f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   433fc:	blvs	fe89e090 <tcgetattr@plt+0xfe896934>
   43400:	ldmvs	r8, {r1, r2, r5, r6, r9, sl, fp, sp, lr}
   43404:	stmdbvs	r1, {r1, r2, r4, r5, r6, r9, fp, ip}
   43408:	ldrtmi	r4, [r1], -lr, lsl #8
   4340c:	blx	fe50138a <tcgetattr@plt+0xfe4f9c2e>
   43410:	addmi	r6, r3, #560	; 0x230
   43414:	stmib	r4, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   43418:	stclvs	0, cr3, [r3, #-104]!	; 0xffffff98
   4341c:			; <UNDEFINED> instruction: 0xf0002b02
   43420:	mcrvs	0, 5, r8, cr1, cr3, {5}
   43424:	stmiavs	r3!, {r0, r1, r2, r4, r5, r8, fp, ip, sp, pc}
   43428:	ldmvs	fp, {r1, r5, r6, r9, sl, fp, sp, lr}
   4342c:	addsmi	r3, sl, #1024	; 0x400
   43430:	addhi	pc, lr, r0, asr #32
   43434:	strtvs	r6, [r1], -lr, lsr #17
   43438:	blcs	5e30c <tcgetattr@plt+0x56bb0>
   4343c:	svccs	0x0000d13e
   43440:	bvs	ff937914 <tcgetattr@plt+0xff9301b8>
   43444:	stfvsd	f3, [r3, #684]!	; 0x2ac
   43448:	stfvsp	f3, [r3, #-620]!	; 0xfffffd94
   4344c:	eorle	r2, r8, r1, lsl #22
   43450:			; <UNDEFINED> instruction: 0xf0002b02
   43454:	bmi	1a23770 <tcgetattr@plt+0x1a1c014>
   43458:	ldrbtmi	r4, [sl], #-2917	; 0xfffff49b
   4345c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   43460:	subsmi	r9, sl, r9, lsl #22
   43464:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   43468:	adcshi	pc, lr, r0, asr #32
   4346c:	pop	{r0, r1, r3, ip, sp, pc}
   43470:	blvs	8a7438 <tcgetattr@plt+0x89fcdc>
   43474:	blvs	fe85d724 <tcgetattr@plt+0xfe855fc8>
   43478:	blvs	4dd6a4 <tcgetattr@plt+0x4d5f48>
   4347c:	stmdbvs	r9, {r0, r1, r5, r6, r9, sl, fp, sp, lr}
   43480:	ldmvs	r0, {r0, r1, r3, r4, r9, fp, ip}
   43484:			; <UNDEFINED> instruction: 0xf7dd4419
   43488:			; <UNDEFINED> instruction: 0x6e23fb55
   4348c:	addsmi	r6, r3, #3616	; 0xe20
   43490:	addmi	sp, r3, #-872415231	; 0xcc000001
   43494:			; <UNDEFINED> instruction: 0x4628d0d9
   43498:			; <UNDEFINED> instruction: 0xf8aef000
   4349c:	blcs	9ea30 <tcgetattr@plt+0x972d4>
   434a0:			; <UNDEFINED> instruction: 0x4628d1d6
   434a4:			; <UNDEFINED> instruction: 0xf8a8f000
   434a8:	mcrvs	7, 3, lr, cr1, cr5, {6}
   434ac:	sbcle	r2, r8, r0, lsl #18
   434b0:	andcs	r3, r2, #16384	; 0x4000
   434b4:			; <UNDEFINED> instruction: 0xf7fe4628
   434b8:	strb	pc, [r2, r7, lsl #18]	; <UNPREDICTABLE>
   434bc:	ldrdls	pc, [r0], -r5
   434c0:	strbtmi	r3, [r8], r1, lsl #22
   434c4:			; <UNDEFINED> instruction: 0x210063b3
   434c8:			; <UNDEFINED> instruction: 0xf7fe4628
   434cc:	strbmi	pc, [r9], -r3, ror #19	; <UNPREDICTABLE>
   434d0:	andcs	r4, r0, #64, 12	; 0x4000000
   434d4:	ldc2l	7, cr15, [r8], {234}	; 0xea
   434d8:	ldrmi	r2, [sl], -r0, lsl #6
   434dc:			; <UNDEFINED> instruction: 0x46404619
   434e0:	bcc	3f624 <tcgetattr@plt+0x37ec8>
   434e4:	blx	fec81498 <tcgetattr@plt+0xfec79d3c>
   434e8:	andcs	r4, r8, #64, 12	; 0x4000000
   434ec:			; <UNDEFINED> instruction: 0xf7eb2101
   434f0:	ldmvs	r3!, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}
   434f4:	ldrdlt	pc, [r8], -r3
   434f8:	beq	2fe16c <tcgetattr@plt+0x2f6a10>
   434fc:	ldrbmi	fp, [r1], r8, lsr #30
   43500:	movwcs	sp, #539	; 0x21b
   43504:	stmdavs	r8!, {r0, r3, r5, r7, fp, sp, lr}
   43508:			; <UNDEFINED> instruction: 0xf7fd4642
   4350c:	ldmvs	r3!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   43510:	blcs	9d784 <tcgetattr@plt+0x96028>
   43514:	bvs	ffd3964c <tcgetattr@plt+0xffd31ef0>
   43518:	ldmvs	r3!, {r0, r1, r3, r4, r8, ip, sp, pc}
   4351c:	blcs	9d790 <tcgetattr@plt+0x96034>
   43520:			; <UNDEFINED> instruction: 0x4640d857
   43524:	andsne	lr, r8, #3506176	; 0x358000
   43528:			; <UNDEFINED> instruction: 0xf7eb2300
   4352c:	strbmi	pc, [r0], -sp, lsl #21	; <UNPREDICTABLE>
   43530:	cdp2	7, 7, cr15, cr12, cr11, {7}
   43534:	addle	r2, r4, r0, lsl #30
   43538:	stmiavs	r9!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   4353c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   43540:	ldrbmi	r6, [r3], -r8, lsr #16
   43544:			; <UNDEFINED> instruction: 0xf7fd4642
   43548:	strbmi	pc, [fp, #4047]	; 0xfcf	; <UNPREDICTABLE>
   4354c:			; <UNDEFINED> instruction: 0xe7d8d1f5
   43550:	strtmi	r3, [r8], -r1, lsl #4
   43554:			; <UNDEFINED> instruction: 0xf9e4f7fe
   43558:	bvs	ff6dd80c <tcgetattr@plt+0xff6d60b0>
   4355c:	smlattcs	r1, r2, r1, fp
   43560:			; <UNDEFINED> instruction: 0xf7fe4628
   43564:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   43568:	svcge	0x006bf43f
   4356c:	andcs	r6, r2, #1552	; 0x610
   43570:	stmdbcc	r1, {r3, r5, r9, sl, lr}
   43574:			; <UNDEFINED> instruction: 0xf8a8f7fe
   43578:	addmi	lr, r3, #25952256	; 0x18c0000
   4357c:	svcge	0x0065f67f
   43580:			; <UNDEFINED> instruction: 0xf0004628
   43584:			; <UNDEFINED> instruction: 0xe789f839
   43588:	adcsmi	r6, r3, #41728	; 0xa300
   4358c:	svcge	0x0049f47f
   43590:			; <UNDEFINED> instruction: 0xf7fe4628
   43594:	smlsld	pc, r4, r3, sl	; <UNPREDICTABLE>
   43598:	blcs	5eb0c <tcgetattr@plt+0x573b0>
   4359c:	svcge	0x0051f43f
   435a0:	strtmi	r2, [r8], -r1, lsl #2
   435a4:			; <UNDEFINED> instruction: 0xf8d2f7fe
   435a8:			; <UNDEFINED> instruction: 0xf43f2800
   435ac:	ldrb	sl, [sp, sl, asr #30]
   435b0:	stmiavs	r9!, {r0, r8, r9, sp}
   435b4:	strbmi	r6, [r2], -r8, lsr #16
   435b8:			; <UNDEFINED> instruction: 0xff96f7fd
   435bc:	ldmvs	fp, {r0, r1, r4, r5, r7, fp, sp, lr}
   435c0:	stmible	r8!, {r0, r1, r8, r9, fp, sp}
   435c4:	blcc	dd870 <tcgetattr@plt+0xd6114>
   435c8:	strbmi	r6, [r2], -r8, lsr #16
   435cc:			; <UNDEFINED> instruction: 0xff8cf7fd
   435d0:	stmiavs	r9!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
   435d4:	stmdavs	r8!, {r1, r8, r9, fp, ip, sp}
   435d8:			; <UNDEFINED> instruction: 0xf7fd4642
   435dc:	str	pc, [r0, r5, lsl #31]!
   435e0:			; <UNDEFINED> instruction: 0xf7ff4628
   435e4:	ldr	pc, [r6, -r1, asr #29]!
   435e8:	stc	7, cr15, [r2, #-780]	; 0xfffffcf4
   435ec:			; <UNDEFINED> instruction: 0x0002f7b0
   435f0:	andeq	r0, r0, r8, ror r3
   435f4:	andeq	pc, r2, sl, lsr r7	; <UNPREDICTABLE>
   435f8:	mvnsmi	lr, #737280	; 0xb4000
   435fc:			; <UNDEFINED> instruction: 0xf8d04606
   43600:			; <UNDEFINED> instruction: 0xf8d88008
   43604:			; <UNDEFINED> instruction: 0xf8d87030
   43608:			; <UNDEFINED> instruction: 0xf8d83038
   4360c:			; <UNDEFINED> instruction: 0xf8d74064
   43610:	bne	ff967638 <tcgetattr@plt+0xff95fedc>
   43614:			; <UNDEFINED> instruction: 0x3010f8d9
   43618:	ldrmi	r4, [ip], #-1608	; 0xfffff9b8
   4361c:			; <UNDEFINED> instruction: 0xf7dd4621
   43620:			; <UNDEFINED> instruction: 0xf8d8fa89
   43624:	addmi	r3, r3, #96	; 0x60
   43628:	eorle	r4, r0, r5, lsl #12
   4362c:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   43630:	ldrtmi	r4, [r0], -r9, lsr #12
   43634:			; <UNDEFINED> instruction: 0xf974f7fe
   43638:	bvs	ff6dd90c <tcgetattr@plt+0xff6d61b0>
   4363c:	tstcs	r1, r2, lsr r1
   43640:			; <UNDEFINED> instruction: 0xf7fe4630
   43644:	ldmdblt	r0, {r0, r1, r7, fp, ip, sp, lr, pc}^
   43648:	mvnshi	lr, #12386304	; 0xbd0000
   4364c:	blcs	5ebc0 <tcgetattr@plt+0x57464>
   43650:	strdcs	sp, [r1, -sl]
   43654:			; <UNDEFINED> instruction: 0xf7fe4630
   43658:	stmdacs	r0, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   4365c:			; <UNDEFINED> instruction: 0xf8d8d0f4
   43660:	ldrtmi	r1, [r0], -r4, rrx
   43664:	pop	{r0, r9, sp}
   43668:			; <UNDEFINED> instruction: 0xf7fe43f8
   4366c:			; <UNDEFINED> instruction: 0xf8d8b82d
   43670:	blcs	4f7c8 <tcgetattr@plt+0x4806c>
   43674:			; <UNDEFINED> instruction: 0xf8d8d1da
   43678:			; <UNDEFINED> instruction: 0xb123302c
   4367c:	ldrsbcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   43680:	ldmvs	fp!, {r0, r1, r3, r8, ip, sp, pc}
   43684:			; <UNDEFINED> instruction: 0x4621685d
   43688:			; <UNDEFINED> instruction: 0xf7db4648
   4368c:	stmdbvs	r3, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   43690:	strble	r0, [fp, #2010]	; 0x7da
   43694:			; <UNDEFINED> instruction: 0x3010f8d9
   43698:	ldrdcs	pc, [r8], -r9
   4369c:	addsmi	r4, ip, #318767104	; 0x13000000
   436a0:	ands	sp, sl, r1, lsl r3
   436a4:	mrc2	7, 4, pc, cr12, cr15, {7}
   436a8:			; <UNDEFINED> instruction: 0xf8d868bb
   436ac:			; <UNDEFINED> instruction: 0xf8d82038
   436b0:	ldmdbvs	r9, {r2, r5, r6, lr}
   436b4:			; <UNDEFINED> instruction: 0xf8d91aa4
   436b8:			; <UNDEFINED> instruction: 0xf8d93008
   436bc:	strmi	r2, [ip], #-16
   436c0:	adcmi	r4, r3, #318767104	; 0x13000000
   436c4:	strtmi	sp, [r1], -r9, lsl #18
   436c8:			; <UNDEFINED> instruction: 0xf7db4648
   436cc:			; <UNDEFINED> instruction: 0x2100feb1
   436d0:	ldrtmi	r4, [r0], -r3, lsl #12
   436d4:			; <UNDEFINED> instruction: 0x07db695b
   436d8:	ldmvs	r3!, {r2, r5, r6, r7, sl, ip, lr, pc}
   436dc:	blvs	714f68 <tcgetattr@plt+0x70d80c>
   436e0:			; <UNDEFINED> instruction: 0xf7dd6898
   436e4:	strmi	pc, [r5], -r7, lsr #20
   436e8:	svclt	0x0000e7a0
   436ec:			; <UNDEFINED> instruction: 0x4605b570
   436f0:	strmi	r6, [lr], -r4, lsl #17
   436f4:	blvs	fe89e384 <tcgetattr@plt+0xfe896c28>
   436f8:	ldmvs	r0, {r0, r1, r5, r6, r9, sl, fp, sp, lr}
   436fc:	stmdbvs	r1, {r0, r1, r3, r4, r6, r9, fp, ip}
   43700:			; <UNDEFINED> instruction: 0xf7dd4419
   43704:			; <UNDEFINED> instruction: 0x6e23fa17
   43708:	addmi	r6, r3, #10616832	; 0xa20000
   4370c:	stmib	r4, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
   43710:	mcrvs	0, 5, r3, cr3, cr10, {0}
   43714:	ldmvs	r3, {r0, r1, r5, r9, sl, sp, lr}
   43718:	svclt	0x00982b02
   4371c:	stmdble	r2, {r0, r8, r9, sp}
   43720:	eorsle	r2, r9, r0, lsl #28
   43724:	blvs	885898 <tcgetattr@plt+0x87e13c>
   43728:	stmvs	r9, {r1, r5, r7, r8, r9, fp, sp, lr}
   4372c:	stmdbvs	r8, {r1, r3, r4, sl, lr}
   43730:	svclt	0x00984282
   43734:	stmdble	r6, {r1, r5, r7, r8, r9, sp, lr}
   43738:	movvs	r6, #1568	; 0x620
   4373c:	svclt	0x002c429a
   43740:	movwcs	r1, #2771	; 0xad3
   43744:	bvs	ff91d0d8 <tcgetattr@plt+0xff91597c>
   43748:	stfvsd	f3, [r3, #44]!	; 0x2c
   4374c:	stmiavs	fp!, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
   43750:	vmulvs.f64	d22, d17, d18
   43754:	bne	fe29e3c8 <tcgetattr@plt+0xfe296c6c>
   43758:	ldmvs	r8, {r0, sl, lr}
   4375c:			; <UNDEFINED> instruction: 0xf9eaf7dd
   43760:	cdpvs	14, 14, cr6, cr2, cr3, {1}
   43764:	tstle	r1, #805306377	; 0x30000009
   43768:	andle	r4, r2, r3, lsl #5
   4376c:			; <UNDEFINED> instruction: 0xf7ff4628
   43770:	tstcs	r1, r3, asr #30	; <UNPREDICTABLE>
   43774:			; <UNDEFINED> instruction: 0xf7fe4628
   43778:	stmiavs	fp!, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
   4377c:	tstcs	r0, r8, lsr #12
   43780:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   43784:	ldmvs	sl, {r0, r1, r3, r4, r7, fp, sp, lr}
   43788:	svclt	0x009ef7fd
   4378c:	ldmible	r0!, {r0, r1, r7, r9, lr}^
   43790:			; <UNDEFINED> instruction: 0xf7ff4628
   43794:			; <UNDEFINED> instruction: 0xe7ecff31
   43798:	strb	r3, [r4, r2, lsl #22]
   4379c:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   437a0:			; <UNDEFINED> instruction: 0xb12c692c
   437a4:	strtmi	r2, [r8], -r0, lsl #2
   437a8:			; <UNDEFINED> instruction: 0xffa0f7ff
   437ac:	mvnsle	r3, r1, lsl #24
   437b0:	ldclt	0, cr2, [r8, #-0]
   437b4:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   437b8:			; <UNDEFINED> instruction: 0xb12c692c
   437bc:	strtmi	r2, [r8], -r1, lsl #2
   437c0:			; <UNDEFINED> instruction: 0xff94f7ff
   437c4:	mvnsle	r3, r1, lsl #24
   437c8:	ldclt	0, cr2, [r8, #-0]
   437cc:			; <UNDEFINED> instruction: 0x4616b5f8
   437d0:	strmi	r6, [r5], -r4, lsl #17
   437d4:	blvs	8d5018 <tcgetattr@plt+0x8cd8bc>
   437d8:	vmulvs.f64	d22, d17, d19
   437dc:	bne	ff29da24 <tcgetattr@plt+0xff2962c8>
   437e0:	ldrmi	r6, [r9], #-2307	; 0xfffff6fd
   437e4:			; <UNDEFINED> instruction: 0xf9a6f7dd
   437e8:	stmiavs	r2!, {r0, r1, r5, r9, sl, fp, sp, lr}
   437ec:	svclt	0x00144283
   437f0:	andscc	lr, sl, r4, asr #19
   437f4:	strtvs	r6, [r3], -r3, lsr #29
   437f8:	blcs	dda4c <tcgetattr@plt+0xd62f0>
   437fc:	movwcs	fp, #8088	; 0x1f98
   43800:	svccs	0x0000d902
   43804:	ldmdaeq	fp, {r2, r6, ip, lr, pc}^
   43808:	addsmi	r6, sl, #165888	; 0x28800
   4380c:	bne	ff5334a4 <tcgetattr@plt+0xff52bd48>
   43810:	andle	r6, ip, #-1946157054	; 0x8c000002
   43814:	andcs	r6, r0, r2, lsr #22
   43818:	movvs	r6, #1552	; 0x610
   4381c:	strmi	r6, [fp], #-2194	; 0xfffff76e
   43820:	addsmi	r6, r3, #9568256	; 0x920000
   43824:	uqasxvs	fp, r3, r2
   43828:	rscscc	pc, pc, #-2147483648	; 0x80000000
   4382c:	bvs	ff91d1bc <tcgetattr@plt+0xff915a60>
   43830:	stfvsd	f3, [r3, #588]!	; 0x24c
   43834:	tstlt	r6, r3, lsl #3
   43838:	andcs	r6, r1, r3, lsr #23
   4383c:	tstcs	r1, fp, asr r1
   43840:			; <UNDEFINED> instruction: 0xf7fe4628
   43844:	stmiavs	fp!, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
   43848:	tstcs	r0, r8, lsr #12
   4384c:	ldmvs	sl, {r0, r1, r3, r4, r7, fp, sp, lr}
   43850:			; <UNDEFINED> instruction: 0xff3af7fd
   43854:	ldcllt	0, cr2, [r8]
   43858:	stmiavs	sl!, {r0, r5, r8, r9, fp, sp, lr}
   4385c:	stmvs	r9, {r5, r7, r8, r9, fp, sp, lr}
   43860:	vmovvs.8	d3[4], r6
   43864:	bne	71dc90 <tcgetattr@plt+0x716534>
   43868:	ldrmi	r6, [r9], #-2192	; 0xfffff770
   4386c:			; <UNDEFINED> instruction: 0xf962f7dd
   43870:	cdpvs	14, 14, cr6, cr2, cr3, {1}
   43874:	movwle	r4, #21139	; 0x5293
   43878:	sbcsle	r4, ip, r3, lsl #5
   4387c:			; <UNDEFINED> instruction: 0xf7ff4628
   43880:			; <UNDEFINED> instruction: 0xe7d8febb
   43884:	ldmible	r6, {r0, r1, r7, r9, lr}^
   43888:			; <UNDEFINED> instruction: 0xf7ff4628
   4388c:			; <UNDEFINED> instruction: 0xe7d2feb5
   43890:	ldr	r3, [r9, r2, lsl #22]!
   43894:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   43898:	ldmdblt	r4, {r2, r3, r5, r8, fp, sp, lr}
   4389c:	stccc	0, cr14, [r1], {10}
   438a0:	andcs	sp, r1, #8
   438a4:	strtmi	r2, [r8], -r0, lsl #2
   438a8:			; <UNDEFINED> instruction: 0xff90f7ff
   438ac:	rscsle	r2, r6, r0, lsl #16
   438b0:	ldclt	0, cr2, [r8, #-8]!
   438b4:	ldclt	0, cr2, [r8, #-0]
   438b8:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   438bc:	stmiavs	lr!, {r2, r3, r5, r8, fp, sp, lr}
   438c0:	and	fp, sl, r4, lsl r9
   438c4:	andle	r3, r8, r1, lsl #24
   438c8:	strdcs	r6, [r0, -r2]
   438cc:			; <UNDEFINED> instruction: 0xf7ff4628
   438d0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   438d4:	strdcs	sp, [r2], -r6
   438d8:	andcs	fp, r0, r0, ror sp
   438dc:	svclt	0x0000bd70
   438e0:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   438e4:	ldmdblt	r4, {r2, r3, r5, r8, fp, sp, lr}
   438e8:	stccc	0, cr14, [r1], {10}
   438ec:	andcs	sp, r1, #8
   438f0:	ldrmi	r4, [r1], -r8, lsr #12
   438f4:			; <UNDEFINED> instruction: 0xff6af7ff
   438f8:	rscsle	r2, r6, r0, lsl #16
   438fc:	ldclt	0, cr2, [r8, #-8]!
   43900:	ldclt	0, cr2, [r8, #-0]
   43904:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   43908:	stmiavs	lr!, {r2, r3, r5, r8, fp, sp, lr}
   4390c:	and	fp, sl, r4, lsl r9
   43910:	andle	r3, r8, r1, lsl #24
   43914:	strdcs	r6, [r1, -r2]
   43918:			; <UNDEFINED> instruction: 0xf7ff4628
   4391c:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   43920:	strdcs	sp, [r2], -r6
   43924:	andcs	fp, r0, r0, ror sp
   43928:	svclt	0x0000bd70
   4392c:	strlt	r6, [r8, #-2048]	; 0xfffff800
   43930:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   43934:	stclt	0, cr2, [r8, #-0]
   43938:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   4393c:	stmiavs	lr!, {r2, r3, r5, r8, fp, sp, lr}
   43940:	tstcs	r1, ip, lsr #2
   43944:			; <UNDEFINED> instruction: 0xf7ff4628
   43948:	stccc	13, cr15, [r1], {75}	; 0x4b
   4394c:	blvs	fed38138 <tcgetattr@plt+0xfed309dc>
   43950:	svclt	0x000c2b00
   43954:	andcs	r2, r0, r2
   43958:	svclt	0x0000bd70
   4395c:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   43960:	stmiavs	lr!, {r2, r3, r5, r8, fp, sp, lr}
   43964:	tstcs	r1, ip, lsr #2
   43968:			; <UNDEFINED> instruction: 0xf7ff4628
   4396c:	stccc	13, cr15, [r1], {57}	; 0x39
   43970:	ldfvsp	f5, [r0, #996]!	; 0x3e4
   43974:	blvs	fed2fdfc <tcgetattr@plt+0xfed286a0>
   43978:	svclt	0x00142b00
   4397c:	andcs	r2, r2, r0
   43980:	svclt	0x0000bd70
   43984:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   43988:			; <UNDEFINED> instruction: 0xb12c692c
   4398c:	strtmi	r2, [r8], -r0, lsl #2
   43990:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
   43994:	mvnsle	r3, r1, lsl #24
   43998:	ldclt	0, cr2, [r8, #-0]
   4399c:	svcmi	0x00f0e92d
   439a0:	stmvs	r7, {r1, r2, r9, sl, lr}
   439a4:	strmi	fp, [fp], r3, lsl #1
   439a8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   439ac:	ldrsbtge	pc, [r0], -r7	; <UNPREDICTABLE>
   439b0:	vmovvs.s8	r6, d26[5]
   439b4:	ldrdeq	pc, [r8], -sl
   439b8:			; <UNDEFINED> instruction: 0x6e3c1ad2
   439bc:	bl	dddd0 <tcgetattr@plt+0xd6674>
   439c0:	strbmi	r0, [r9], -r3, lsl #18
   439c4:			; <UNDEFINED> instruction: 0xf8b6f7dd
   439c8:	ldrdne	pc, [r8], -sl
   439cc:	stmvs	r9, {r0, r1, r3, r8, fp, sp, lr}
   439d0:	blcc	94a04 <tcgetattr@plt+0x8d2a8>
   439d4:	strmi	r9, [r5], -r1, lsl #6
   439d8:			; <UNDEFINED> instruction: 0xf04f42ac
   439dc:	ldrtmi	r0, [r0], -r0, lsl #2
   439e0:	blls	b9e38 <tcgetattr@plt+0xb26dc>
   439e4:	ldrmi	r2, [r9, #1024]	; 0x400
   439e8:			; <UNDEFINED> instruction: 0xf7ffd026
   439ec:			; <UNDEFINED> instruction: 0xf8dafcf9
   439f0:	ldmvs	r0!, {r3, sp}
   439f4:	vmovvs.s8	r6, d25[5]
   439f8:	blne	129de48 <tcgetattr@plt+0x12966ec>
   439fc:	bl	9e604 <tcgetattr@plt+0x96ea8>
   43a00:	stmvs	r0, {r1, r8, fp}
   43a04:			; <UNDEFINED> instruction: 0xf7dd4649
   43a08:			; <UNDEFINED> instruction: 0x4605f895
   43a0c:			; <UNDEFINED> instruction: 0x465b68b0
   43a10:	strtmi	r4, [r1], -sl, asr #12
   43a14:	ldc2l	7, cr15, [r0, #1016]!	; 0x3f8
   43a18:	andsle	r4, r0, r0, asr #10
   43a1c:	svceq	0x0000f1b8
   43a20:	adcmi	sp, ip, #-1073741821	; 0xc0000003
   43a24:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   43a28:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   43a2c:	stmible	sp!, {r4, r5, r9, sl, lr}^
   43a30:	strcs	r9, [r0], #-2817	; 0xfffff4ff
   43a34:			; <UNDEFINED> instruction: 0xd1d84599
   43a38:	pop	{r0, r1, ip, sp, pc}
   43a3c:	strcc	r8, [r1], #-4080	; 0xfffff010
   43a40:	cdpvs	7, 7, cr14, cr10, cr10, {6}
   43a44:	ldrtmi	r4, [r0], -r1, lsr #12
   43a48:			; <UNDEFINED> instruction: 0xff6af7fd
   43a4c:	bvs	ff6ddd20 <tcgetattr@plt+0xff6d65c4>
   43a50:	tstcs	r1, sl, ror #2
   43a54:			; <UNDEFINED> instruction: 0xf7fd4630
   43a58:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   43a5c:	cdpvs	0, 7, cr13, cr9, cr12, {7}
   43a60:	andcs	r4, r1, #48, 12	; 0x3000000
   43a64:	pop	{r0, r1, ip, sp, pc}
   43a68:			; <UNDEFINED> instruction: 0xf7fd4ff0
   43a6c:	ldclvs	14, cr11, [fp, #-180]	; 0xffffff4c
   43a70:	rscle	r2, r1, r0, lsl #22
   43a74:	ldrtmi	r2, [r0], -r1, lsl #2
   43a78:	mcr2	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   43a7c:	sbcsle	r2, fp, r0, lsl #16
   43a80:	svclt	0x0000e7ed
   43a84:	stmdavs	r6, {r4, r5, r6, r8, sl, ip, sp, pc}
   43a88:	stmdbmi	r8, {r0, r1, r8, fp, sp, lr}
   43a8c:			; <UNDEFINED> instruction: 0xf8d36934
   43a90:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   43a94:			; <UNDEFINED> instruction: 0xf88ef7e7
   43a98:			; <UNDEFINED> instruction: 0x4605b134
   43a9c:	ldrtmi	r4, [r0], -r9, lsr #12
   43aa0:			; <UNDEFINED> instruction: 0xff7cf7ff
   43aa4:	mvnsle	r3, r1, lsl #24
   43aa8:	ldcllt	0, cr2, [r0, #-0]
   43aac:	andeq	ip, r0, sl, ror #6
   43ab0:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   43ab4:	teqlt	ip, ip, lsr #18
   43ab8:	ldrbtmi	r4, [lr], #-3588	; 0xfffff1fc
   43abc:			; <UNDEFINED> instruction: 0x46284631
   43ac0:			; <UNDEFINED> instruction: 0xff6cf7ff
   43ac4:	mvnsle	r3, r1, lsl #24
   43ac8:	ldcllt	0, cr2, [r0, #-0]
   43acc:	andeq	r2, r1, r6, lsl #8
   43ad0:	svcmi	0x00f0e92d
   43ad4:			; <UNDEFINED> instruction: 0xf8d04606
   43ad8:	strmi	r8, [fp], r8
   43adc:	addlt	r6, r3, r3, lsl #16
   43ae0:	ldrsbtge	pc, [r0], -r8	; <UNPREDICTABLE>
   43ae4:	ldrsbtne	pc, [r8], -r8	; <UNPREDICTABLE>
   43ae8:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   43aec:	ldrdeq	pc, [r8], -sl
   43af0:	ldmvs	r9, {r1, r4, r6, r9, fp, ip}
   43af4:	ldrdmi	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   43af8:			; <UNDEFINED> instruction: 0xf8d16903
   43afc:	bl	dff44 <tcgetattr@plt+0xd87e8>
   43b00:	strbmi	r0, [r9], -r3, lsl #18
   43b04:			; <UNDEFINED> instruction: 0xf816f7dd
   43b08:	ldrdcs	pc, [r8], -sl
   43b0c:	ldmdbvs	r3, {r0, r3, r4, r5, r8, fp, lr}
   43b10:			; <UNDEFINED> instruction: 0x46054479
   43b14:	ldmvs	r7, {r3, r4, r5, r9, sl, lr}
   43b18:	blcc	94c0c <tcgetattr@plt+0x8d4b0>
   43b1c:			; <UNDEFINED> instruction: 0xf7e79300
   43b20:	stmdacs	r1, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
   43b24:	suble	r9, r8, r1
   43b28:	adcmi	r2, ip, #262144	; 0x40000
   43b2c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   43b30:	ldmdble	r6, {r4, r5, r9, sl, lr}
   43b34:	strcs	r9, [r0], #-2816	; 0xfffff500
   43b38:	mlasle	r9, r9, r5, r4
   43b3c:	mrrc2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
   43b40:	ldrdcs	pc, [r8], -sl
   43b44:			; <UNDEFINED> instruction: 0xf8d868b0
   43b48:			; <UNDEFINED> instruction: 0xf8d85038
   43b4c:	ldmdbvs	r2, {r2, r5, r6, ip}
   43b50:	blvs	4a87c <tcgetattr@plt+0x43120>
   43b54:	stmdbeq	r2, {r0, r8, r9, fp, sp, lr, pc}
   43b58:	strbmi	r6, [r9], -r0, lsl #17
   43b5c:			; <UNDEFINED> instruction: 0xffeaf7dc
   43b60:	ldmvs	r0!, {r0, r2, r9, sl, lr}
   43b64:			; <UNDEFINED> instruction: 0x464a465b
   43b68:			; <UNDEFINED> instruction: 0xf7fe4621
   43b6c:	adcsmi	pc, r8, #4416	; 0x1140
   43b70:	svccs	0x0000d021
   43b74:	strcs	fp, [r1, -ip, lsl #30]
   43b78:	bicsle	r2, r6, r0, lsl #14
   43b7c:			; <UNDEFINED> instruction: 0x2c009b01
   43b80:	movweq	pc, #4515	; 0x11a3	; <UNPREDICTABLE>
   43b84:			; <UNDEFINED> instruction: 0xf383fab3
   43b88:	cmpne	r3, #323584	; 0x4f000
   43b8c:	movwcs	fp, #3848	; 0xf08
   43b90:	stfccd	f3, [r1], {3}
   43b94:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   43b98:	ldrtmi	r4, [r0], -r1, lsr #12
   43b9c:	mcr2	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   43ba0:	bvs	ff6dde74 <tcgetattr@plt+0xff6d6718>
   43ba4:			; <UNDEFINED> instruction: 0x2101b19a
   43ba8:			; <UNDEFINED> instruction: 0xf7fd4630
   43bac:	ldmiblt	r8!, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   43bb0:	pop	{r0, r1, ip, sp, pc}
   43bb4:	strcc	r8, [r1], #-4080	; 0xfffff010
   43bb8:	ldmvs	r0!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   43bbc:			; <UNDEFINED> instruction: 0x464a465b
   43bc0:			; <UNDEFINED> instruction: 0xf7fe4621
   43bc4:	stmdacs	r0, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   43bc8:	strcc	sp, [r1], #-430	; 0xfffffe52
   43bcc:	ldclvs	7, cr14, [fp, #-688]	; 0xfffffd50
   43bd0:	rscle	r2, sp, r0, lsl #22
   43bd4:	ldrtmi	r2, [r0], -r1, lsl #2
   43bd8:	ldc2	7, cr15, [r8, #1012]!	; 0x3f4
   43bdc:	rscle	r2, r7, r0, lsl #16
   43be0:	ldrdne	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   43be4:	andcs	r4, r1, #48, 12	; 0x3000000
   43be8:	pop	{r0, r1, ip, sp, pc}
   43bec:			; <UNDEFINED> instruction: 0xf7fd4ff0
   43bf0:	svclt	0x0000bd6b
   43bf4:	andeq	r2, r1, r8, lsl #22
   43bf8:	stmdavs	r6, {r4, r5, r6, r8, sl, ip, sp, pc}
   43bfc:	stmdbmi	r8, {r0, r1, r8, fp, sp, lr}
   43c00:			; <UNDEFINED> instruction: 0xf8d36934
   43c04:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   43c08:			; <UNDEFINED> instruction: 0xffd4f7e6
   43c0c:			; <UNDEFINED> instruction: 0x4605b134
   43c10:	ldrtmi	r4, [r0], -r9, lsr #12
   43c14:			; <UNDEFINED> instruction: 0xff5cf7ff
   43c18:	mvnsle	r3, r1, lsl #24
   43c1c:	ldcllt	0, cr2, [r0, #-0]
   43c20:	strdeq	ip, [r0], -r6
   43c24:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   43c28:	teqlt	ip, ip, lsr #18
   43c2c:	ldrbtmi	r4, [lr], #-3588	; 0xfffff1fc
   43c30:			; <UNDEFINED> instruction: 0x46284631
   43c34:			; <UNDEFINED> instruction: 0xff4cf7ff
   43c38:	mvnsle	r3, r1, lsl #24
   43c3c:	ldcllt	0, cr2, [r0, #-0]
   43c40:	muleq	r1, r2, r2
   43c44:	strdlt	fp, [r3], r0
   43c48:	movwpl	lr, #2512	; 0x9d0
   43c4c:	ldmdavs	r9, {r0, r1, r2, r8, fp, sp, lr}^
   43c50:	stmdbcs	r2, {r2, r3, r5, r8, fp, sp, lr}
   43c54:			; <UNDEFINED> instruction: 0x2600bf18
   43c58:			; <UNDEFINED> instruction: 0x4628d01f
   43c5c:	mcr2	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   43c60:	stmdble	r6, {r0, sl, fp, sp}
   43c64:	tstcs	r0, r1, lsl #24
   43c68:			; <UNDEFINED> instruction: 0xf7ff4628
   43c6c:			; <UNDEFINED> instruction: 0x2c01fbb9
   43c70:			; <UNDEFINED> instruction: 0x4628d1f8
   43c74:	stc2l	7, cr15, [r0], {255}	; 0xff
   43c78:	ldrtmi	fp, [r0], -pc, lsr #18
   43c7c:	stmdb	ip, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43c80:	andlt	r2, r3, r1
   43c84:			; <UNDEFINED> instruction: 0x4628bdf0
   43c88:			; <UNDEFINED> instruction: 0xf7fe4631
   43c8c:			; <UNDEFINED> instruction: 0x4630fe9b
   43c90:	stmdb	r2, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43c94:	andlt	r2, r3, r2
   43c98:	ldmvs	r9, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   43c9c:	ldmdbvs	r6, {r1, r9, sl, lr}^
   43ca0:	ldmvs	r2, {r0, r1, r3, r4, r5, r9, sl, lr}^
   43ca4:			; <UNDEFINED> instruction: 0xf8d12000
   43ca8:	stmdavs	r9!, {r2, lr, pc}
   43cac:	tstls	r1, r0, lsl #12
   43cb0:			; <UNDEFINED> instruction: 0xf7d94661
   43cb4:	strmi	pc, [r6], -r1, asr #27
   43cb8:	svclt	0x0000e7cf
   43cbc:	strlt	r6, [r8, #-2048]	; 0xfffff800
   43cc0:	blx	1501cc6 <tcgetattr@plt+0x14fa56a>
   43cc4:	stclt	0, cr2, [r8, #-0]
   43cc8:	tstcs	r1, r8, lsr r5
   43ccc:	andcs	r6, r0, #327680	; 0x50000
   43cd0:	strtmi	r6, [r8], -fp, lsr #17
   43cd4:	stmib	r3, {r2, r3, r5, r8, fp, sp, lr}^
   43cd8:			; <UNDEFINED> instruction: 0xf7ff1215
   43cdc:	strtmi	pc, [r8], -r5, asr #22
   43ce0:	mcr2	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   43ce4:	stmdble	r6, {r0, sl, fp, sp}
   43ce8:	tstcs	r0, r1, lsl #24
   43cec:			; <UNDEFINED> instruction: 0xf7ff4628
   43cf0:			; <UNDEFINED> instruction: 0x2c01fb77
   43cf4:			; <UNDEFINED> instruction: 0x4628d1f8
   43cf8:	ldc2l	7, cr15, [lr], #-1020	; 0xfffffc04
   43cfc:	ldclt	0, cr2, [r8, #-4]!
   43d00:	svcmi	0x00f0e92d
   43d04:	bmi	10aff38 <tcgetattr@plt+0x10a87dc>
   43d08:	ldrdhi	pc, [r0], -r0
   43d0c:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
   43d10:			; <UNDEFINED> instruction: 0x7010f8d8
   43d14:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   43d18:			; <UNDEFINED> instruction: 0xf04f9309
   43d1c:	svccs	0x00000300
   43d20:	strbtmi	sp, [r9], r1, asr #32
   43d24:	ldrdmi	pc, [r8], -r8
   43d28:	vmulvs.f64	d22, d6, d19
   43d2c:	ldmvs	r8, {r0, r5, r7, r8, r9, fp, sp, lr}
   43d30:	bne	1dde8c0 <tcgetattr@plt+0x1dd7164>
   43d34:			; <UNDEFINED> instruction: 0xf8d06905
   43d38:	strtmi	fp, [lr], #-8
   43d3c:	suble	r2, r0, r0, lsl #20
   43d40:	blcs	5f3d4 <tcgetattr@plt+0x57c78>
   43d44:	stmiavs	r3!, {r0, r2, r3, r4, r5, ip, lr, pc}
   43d48:			; <UNDEFINED> instruction: 0xf8d36e21
   43d4c:	ldrbmi	sl, [r1, #-4]
   43d50:	blvs	938650 <tcgetattr@plt+0x930ef4>
   43d54:	cdpvs	12, 6, cr1, cr2, cr13, {2}
   43d58:	blvs	fe9d5408 <tcgetattr@plt+0xfe9cdcac>
   43d5c:	bl	fe8ddfc4 <tcgetattr@plt+0xfe8d6868>
   43d60:	stmdbvs	r3, {r1, r2, r9, sl}
   43d64:	stmdale	r5, {r1, r2, r3, r4, sl, lr}
   43d68:	strcc	lr, [r1, #-14]
   43d6c:	stmdble	sl, {r1, r3, r5, r7, r8, sl, lr}
   43d70:	ldmvs	r8, {r0, r1, r5, r8, r9, fp, sp, lr}
   43d74:	ldrtmi	r4, [r2], -fp, asr #12
   43d78:			; <UNDEFINED> instruction: 0xf7db4629
   43d7c:			; <UNDEFINED> instruction: 0xf89dfced
   43d80:	smmlaeq	fp, r7, r0, r3
   43d84:	mcrvs	4, 3, sp, cr2, cr1, {7}
   43d88:	strbmi	r4, [r0], -r9, lsr #12
   43d8c:	stc2l	7, cr15, [r8, #1012]	; 0x3f4
   43d90:	ldrdcc	pc, [r8], -r8
   43d94:	movtlt	r6, #10970	; 0x2ada
   43d98:	strbmi	r2, [r0], -r1, lsl #2
   43d9c:	ldc2l	7, cr15, [r6], {253}	; 0xfd
   43da0:	svccc	0x0001bb60
   43da4:	bmi	7384a4 <tcgetattr@plt+0x730d48>
   43da8:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   43dac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   43db0:	subsmi	r9, sl, r9, lsl #22
   43db4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   43db8:	andcs	sp, r0, r6, lsr #2
   43dbc:	pop	{r0, r1, r3, ip, sp, pc}
   43dc0:	shsub8mi	r8, r1, r0
   43dc4:	mrc2	7, 5, pc, cr6, cr12, {6}
   43dc8:	strmi	r6, [r2], r1, lsr #28
   43dcc:	bicle	r4, r0, #339738624	; 0x14400000
   43dd0:	movweq	lr, #47877	; 0xbb05
   43dd4:	addsmi	r3, lr, #1024	; 0x400
   43dd8:	strbmi	sp, [r0], -r3, ror #5
   43ddc:	blx	ff181de0 <tcgetattr@plt+0xff17a684>
   43de0:	strbmi	r2, [r0], -r0, lsl #2
   43de4:	blx	fff81de8 <tcgetattr@plt+0xfff7a68c>
   43de8:	ldclvs	7, cr14, [fp, #-876]	; 0xfffffc94
   43dec:	sbcsle	r2, r8, r0, lsl #22
   43df0:	strbmi	r2, [r0], -r1, lsl #2
   43df4:	stc2	7, cr15, [sl], #1012	; 0x3f4
   43df8:	sbcsle	r2, r2, r0, lsl #16
   43dfc:	andcs	r6, r1, #1552	; 0x610
   43e00:			; <UNDEFINED> instruction: 0xf7fd4640
   43e04:	strb	pc, [ip, r1, ror #24]	; <UNPREDICTABLE>
   43e08:	ldm	r2!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43e0c:	andeq	lr, r2, r6, lsl #29
   43e10:	andeq	r0, r0, r8, ror r3
   43e14:	andeq	lr, r2, sl, ror #27
   43e18:	strdlt	fp, [r3], r0
   43e1c:	movwpl	lr, #2512	; 0x9d0
   43e20:	ldmdavs	r9, {r0, r1, r2, r8, fp, sp, lr}^
   43e24:	stmdbcs	r2, {r2, r3, r5, r8, fp, sp, lr}
   43e28:			; <UNDEFINED> instruction: 0x2600bf18
   43e2c:	strtmi	sp, [r8], -r2, lsr #32
   43e30:	blx	fe701e34 <tcgetattr@plt+0xfe6fa6d8>
   43e34:			; <UNDEFINED> instruction: 0xf7fd4628
   43e38:	stccs	13, cr15, [r1], {97}	; 0x61
   43e3c:			; <UNDEFINED> instruction: 0x3c01d906
   43e40:	strtmi	r2, [r8], -r0, lsl #2
   43e44:	blx	ff381e48 <tcgetattr@plt+0xff37a6ec>
   43e48:	mvnsle	r2, r1, lsl #24
   43e4c:			; <UNDEFINED> instruction: 0xf7ff4628
   43e50:	stmdblt	pc!, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   43e54:			; <UNDEFINED> instruction: 0xf7c34630
   43e58:	andcs	lr, r1, r0, ror #16
   43e5c:	ldcllt	0, cr11, [r0, #12]!
   43e60:	ldrtmi	r4, [r1], -r8, lsr #12
   43e64:	stc2	7, cr15, [lr, #1016]!	; 0x3f8
   43e68:			; <UNDEFINED> instruction: 0xf7c34630
   43e6c:	andcs	lr, r2, r6, asr r8
   43e70:	ldcllt	0, cr11, [r0, #12]!
   43e74:			; <UNDEFINED> instruction: 0x46026899
   43e78:			; <UNDEFINED> instruction: 0x463b6956
   43e7c:	ldrdcs	r6, [r0], -r2
   43e80:	ldrdgt	pc, [r4], -r1
   43e84:	strls	r6, [r0], -r9, lsr #16
   43e88:	strbtmi	r9, [r1], -r1, lsl #2
   43e8c:	ldc2l	7, cr15, [r4], {217}	; 0xd9
   43e90:	strb	r4, [ip, r6, lsl #12]
   43e94:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   43e98:			; <UNDEFINED> instruction: 0xb12c692c
   43e9c:	strtmi	r2, [r8], -r1, lsl #2
   43ea0:			; <UNDEFINED> instruction: 0xf974f7ff
   43ea4:	mvnsle	r3, r1, lsl #24
   43ea8:	ldclt	0, cr2, [r8, #-0]
   43eac:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   43eb0:			; <UNDEFINED> instruction: 0xb12c692c
   43eb4:	strtmi	r2, [r8], -r0, lsl #2
   43eb8:			; <UNDEFINED> instruction: 0xf968f7ff
   43ebc:	mvnsle	r3, r1, lsl #24
   43ec0:	ldclt	0, cr2, [r8, #-0]
   43ec4:	mvnsmi	lr, #737280	; 0xb4000
   43ec8:	bmi	c700fc <tcgetattr@plt+0xc689a0>
   43ecc:	ldrdhi	pc, [r0], -r0
   43ed0:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   43ed4:			; <UNDEFINED> instruction: 0x7010f8d8
   43ed8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   43edc:			; <UNDEFINED> instruction: 0xf04f9309
   43ee0:	movtlt	r0, #62208	; 0xf300
   43ee4:			; <UNDEFINED> instruction: 0xf8d846e9
   43ee8:	blvs	d1bf10 <tcgetattr@plt+0xd147b4>
   43eec:	vmovvs.s8	r6, d21[5]
   43ef0:	mrcvs	8, 1, r6, cr4, cr8, {4}
   43ef4:	stmdbvs	r2, {r0, r2, r3, r5, r7, r9, fp, ip}
   43ef8:	ldmdblt	ip, {r0, r2, r4, sl, lr}
   43efc:	movtlt	lr, #49194	; 0xc02a
   43f00:	ldmvs	r8, {r0, r1, r4, r5, r8, r9, fp, sp, lr}
   43f04:	strtmi	r4, [r1], -fp, asr #12
   43f08:	stccc	6, cr4, [r1], {42}	; 0x2a
   43f0c:	stc2	7, cr15, [r4], #-876	; 0xfffffc94
   43f10:	mulscc	r7, sp, r8
   43f14:	ldrbtle	r0, [r2], #1883	; 0x75b
   43f18:			; <UNDEFINED> instruction: 0x46216e72
   43f1c:			; <UNDEFINED> instruction: 0xf7fd4640
   43f20:			; <UNDEFINED> instruction: 0xf8d8fcff
   43f24:	bvs	ff6cff4c <tcgetattr@plt+0xff6c87f0>
   43f28:	strdcs	fp, [r1, -r2]
   43f2c:			; <UNDEFINED> instruction: 0xf7fd4640
   43f30:	bllt	482f6c <tcgetattr@plt+0x47b810>
   43f34:	bicsle	r3, r6, r1, lsl #30
   43f38:	blmi	596798 <tcgetattr@plt+0x58f03c>
   43f3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   43f40:	blls	29dfb0 <tcgetattr@plt+0x296854>
   43f44:			; <UNDEFINED> instruction: 0xf04f405a
   43f48:	tstle	ip, r0, lsl #6
   43f4c:	andlt	r2, fp, r0
   43f50:	mvnshi	lr, #12386304	; 0xbd0000
   43f54:	rscle	r2, sp, r0, lsl #26
   43f58:	tstcs	r0, r0, asr #12
   43f5c:			; <UNDEFINED> instruction: 0xf916f7ff
   43f60:			; <UNDEFINED> instruction: 0xf7ff4640
   43f64:	strb	pc, [r5, r9, asr #22]!	; <UNPREDICTABLE>
   43f68:	blcs	5f4dc <tcgetattr@plt+0x57d80>
   43f6c:	smlattcs	r1, r2, r0, sp
   43f70:			; <UNDEFINED> instruction: 0xf7fd4640
   43f74:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   43f78:	mrcvs	0, 3, sp, cr1, cr12, {6}
   43f7c:	strbmi	r2, [r0], -r1, lsl #4
   43f80:	blx	fe901f7e <tcgetattr@plt+0xfe8fa822>
   43f84:			; <UNDEFINED> instruction: 0xf7c3e7d6
   43f88:	svclt	0x0000e834
   43f8c:	andeq	lr, r2, r2, asr #25
   43f90:	andeq	r0, r0, r8, ror r3
   43f94:	andeq	lr, r2, r8, asr ip
   43f98:	mvnsmi	lr, #737280	; 0xb4000
   43f9c:	stmvs	r6, {r0, r1, r2, r9, sl, lr}
   43fa0:	blvs	cd59c8 <tcgetattr@plt+0xcce26c>
   43fa4:	vmovvs.s8	r6, d19[5]
   43fa8:	blne	171e1f8 <tcgetattr@plt+0x1716a9c>
   43fac:	ldmdbvs	r5, {r2, r4, r5, r9, sl, fp, sp, lr}
   43fb0:	cmplt	r4, sp, lsl r4
   43fb4:	ldmvs	r8!, {r0, sl, fp, ip, sp}
   43fb8:	strtmi	r4, [sl], -r3, asr #12
   43fbc:			; <UNDEFINED> instruction: 0xf7fe4621
   43fc0:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
   43fc4:	stccs	0, cr13, [r0], {51}	; 0x33
   43fc8:	mrcvs	1, 3, sp, cr2, cr4, {7}
   43fcc:	ldrtmi	r2, [r8], -r0, lsl #2
   43fd0:	blvs	d324e0 <tcgetattr@plt+0xd2ad84>
   43fd4:	ldmdbvs	ip, {r0, r1, r3, r4, r7, fp, sp, lr}
   43fd8:	stccs	14, cr1, [r0], {99}	; 0x63
   43fdc:	blvs	fed78114 <tcgetattr@plt+0xfed709b8>
   43fe0:	suble	r4, fp, #156, 4	; 0xc0000009
   43fe4:			; <UNDEFINED> instruction: 0xf8d2f7ff
   43fe8:	ldmvs	sl!, {r0, r4, r5, r8, r9, fp, sp, lr}
   43fec:	stmvs	r8, {r0, r1, r4, r5, r6, r9, sl, fp, sp, lr}
   43ff0:	blvs	4deebc <tcgetattr@plt+0x4d7760>
   43ff4:	bne	171e410 <tcgetattr@plt+0x1716cb4>
   43ff8:	ldmvs	r0, {r0, r2, r3, r4, sl, lr}
   43ffc:			; <UNDEFINED> instruction: 0xf7dc4629
   44000:			; <UNDEFINED> instruction: 0x4604fd99
   44004:	rscle	r2, r0, r0, lsl #16
   44008:	strbmi	r1, [r3], -r1, asr #28
   4400c:			; <UNDEFINED> instruction: 0x462a68b8
   44010:	blx	ffd02010 <tcgetattr@plt+0xffcfa8b4>
   44014:	sbcle	r2, ip, r0, lsl #16
   44018:	ldmibcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   4401c:	strtmi	r4, [sl], -r3, asr #12
   44020:	ldmvs	r8!, {r2, r3, r4, r6, r8, ip, sp, pc}
   44024:			; <UNDEFINED> instruction: 0xf7fe4649
   44028:	ldmdblt	r0!, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   4402c:			; <UNDEFINED> instruction: 0xf104464c
   44030:			; <UNDEFINED> instruction: 0x464339ff
   44034:	stccs	6, cr4, [r0], {42}	; 0x2a
   44038:	mrcvs	1, 3, sp, cr2, cr3, {7}
   4403c:	ldrtmi	r4, [r8], -r1, lsr #12
   44040:	stc2l	7, cr15, [lr], #-1012	; 0xfffffc0c
   44044:	bvs	ff6de338 <tcgetattr@plt+0xff6d6bdc>
   44048:	tstcs	r1, r2, lsr r1
   4404c:			; <UNDEFINED> instruction: 0xf7fd4638
   44050:	ldmdblt	r0, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   44054:	mvnshi	lr, #12386304	; 0xbd0000
   44058:	blcs	5f5cc <tcgetattr@plt+0x57e70>
   4405c:	strdcs	sp, [r1, -sl]
   44060:			; <UNDEFINED> instruction: 0xf7fd4638
   44064:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   44068:	mrcvs	0, 3, sp, cr1, cr4, {7}
   4406c:	andcs	r4, r1, #56, 12	; 0x3800000
   44070:	mvnsmi	lr, #12386304	; 0xbd0000
   44074:	bllt	a82070 <tcgetattr@plt+0xa7a914>
   44078:	ldrb	r4, [pc, r2, lsr #12]
   4407c:	bfi	r4, r4, #12, #18
   44080:	stmdavs	r6, {r4, r5, r6, r8, sl, ip, sp, pc}
   44084:	stmdbmi	r8, {r0, r1, r8, fp, sp, lr}
   44088:			; <UNDEFINED> instruction: 0xf8d36934
   4408c:	ldrbtmi	r0, [r9], #-132	; 0xffffff7c
   44090:	ldc2	7, cr15, [r0, #920]	; 0x398
   44094:			; <UNDEFINED> instruction: 0x4605b134
   44098:	ldrtmi	r4, [r0], -r9, lsr #12
   4409c:			; <UNDEFINED> instruction: 0xff7cf7ff
   440a0:	mvnsle	r3, r1, lsl #24
   440a4:	ldcllt	0, cr2, [r0, #-0]
   440a8:	andeq	fp, r0, lr, ror #26
   440ac:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   440b0:	teqlt	ip, ip, lsr #18
   440b4:	ldrbtmi	r4, [lr], #-3588	; 0xfffff1fc
   440b8:			; <UNDEFINED> instruction: 0x46284631
   440bc:			; <UNDEFINED> instruction: 0xff6cf7ff
   440c0:	mvnsle	r3, r1, lsl #24
   440c4:	ldcllt	0, cr2, [r0, #-0]
   440c8:	andeq	r1, r1, sl, lsl #28
   440cc:	andcs	fp, r0, #48, 10	; 0xc000000
   440d0:	addlt	r6, r3, r4, lsl #16
   440d4:	strcs	r6, [r1, #-2304]	; 0xfffff700
   440d8:	stmiavs	r3!, {r0, r1, r3, r8, fp, lr}
   440dc:	ldrdeq	pc, [r4], r0
   440e0:	stmib	r3, {r0, r3, r4, r5, r6, sl, lr}^
   440e4:			; <UNDEFINED> instruction: 0xf7e65215
   440e8:	strmi	pc, [r1], -r5, ror #26
   440ec:	tstls	r1, r0, lsr #12
   440f0:			; <UNDEFINED> instruction: 0xff52f7ff
   440f4:			; <UNDEFINED> instruction: 0xf7fd4620
   440f8:	strtmi	pc, [r0], -r1, lsl #24
   440fc:			; <UNDEFINED> instruction: 0xf7ff9901
   44100:	strtmi	pc, [r8], -r7, ror #25
   44104:	ldclt	0, cr11, [r0, #-12]!
   44108:	andeq	fp, r0, ip, lsl sp
   4410c:	svcmi	0x00f0e92d
   44110:	vpush	{s8-s104}
   44114:			; <UNDEFINED> instruction: 0xf8d08b02
   44118:	ldrbtmi	r9, [sl], #-0
   4411c:			; <UNDEFINED> instruction: 0xf8d94b5f
   44120:	addslt	r7, r1, r8
   44124:			; <UNDEFINED> instruction: 0xf8d958d3
   44128:	ldmdavs	fp, {r4, ip, sp, pc}
   4412c:			; <UNDEFINED> instruction: 0xf04f930f
   44130:			; <UNDEFINED> instruction: 0xf8d70300
   44134:			; <UNDEFINED> instruction: 0xf6458030
   44138:	vbic.i32	<illegal reg q9.5>, #2816	; 0x00000b00
   4413c:	movwls	r0, #54056	; 0xd328
   44140:	cmnpl	sp, #72351744	; 0x4500000	; <UNPREDICTABLE>
   44144:	msreq	CPSR_fc, #192, 4
   44148:			; <UNDEFINED> instruction: 0xf1bb930e
   4414c:	rsbsle	r0, sl, r0, lsl #30
   44150:			; <UNDEFINED> instruction: 0x46414b53
   44154:	mcr	4, 0, r4, cr8, cr11, {3}
   44158:			; <UNDEFINED> instruction: 0xf8d83a10
   4415c:	cdpvs	0, 7, cr0, cr11, cr8, {0}
   44160:	stmdbvs	r4, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr}
   44164:	stmvs	r8, {r0, r1, r3, r4, r7, r9, fp, ip}
   44168:	mrcvs	4, 1, r4, cr13, cr12, {0}
   4416c:			; <UNDEFINED> instruction: 0xf7dc4621
   44170:	stmdacs	r0, {r0, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   44174:			; <UNDEFINED> instruction: 0xf10dd067
   44178:			; <UNDEFINED> instruction: 0x26000a10
   4417c:	movwls	sl, #6926	; 0x1b0e
   44180:			; <UNDEFINED> instruction: 0xf8d84622
   44184:	ldrbmi	r0, [r3], -r8
   44188:			; <UNDEFINED> instruction: 0xf7db4629
   4418c:			; <UNDEFINED> instruction: 0xf89dfae5
   44190:	bcs	8c224 <tcgetattr@plt+0x84ac8>
   44194:	ldcvs	0, cr13, [fp, #-48]!	; 0xffffffd0
   44198:	cmple	r5, r0, lsl #22
   4419c:	streq	pc, [r1], -r6, lsl #1
   441a0:	svclt	0x00082d00
   441a4:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
   441a8:	stccc	0, cr13, [r1, #-276]	; 0xfffffeec
   441ac:	strb	r2, [r7, r1, lsl #12]!
   441b0:	mlacc	r7, sp, r8, pc	; <UNPREDICTABLE>
   441b4:	ldrbeq	r9, [sl, -r2, lsl #4]
   441b8:			; <UNDEFINED> instruction: 0xf89dd4ed
   441bc:	stmdals	r1, {r4, ip}
   441c0:			; <UNDEFINED> instruction: 0xf7c39103
   441c4:	ldmib	sp, {r1, r2, r6, r7, fp, sp, lr, pc}^
   441c8:	stmdacs	r0, {r1, r8, sp}
   441cc:	blls	b8560 <tcgetattr@plt+0xb0e04>
   441d0:	tstls	r2, r6, lsl r6
   441d4:	blge	44acdc <tcgetattr@plt+0x443580>
   441d8:			; <UNDEFINED> instruction: 0xf812181a
   441dc:	movwls	r3, #7180	; 0x1c0c
   441e0:	suble	r2, r0, r0, lsl #26
   441e4:	ldrbmi	r3, [r3], -r1, lsl #26
   441e8:	ldrdeq	pc, [r8], -r8
   441ec:	strtmi	r4, [r9], -r2, lsr #12
   441f0:	blx	fed02164 <tcgetattr@plt+0xfecfaa08>
   441f4:	mlacc	r3, sp, r8, pc	; <UNPREDICTABLE>
   441f8:	mvnsle	r2, r1, lsl #22
   441fc:	mlacc	r7, sp, r8, pc	; <UNPREDICTABLE>
   44200:	strbtle	r0, [sp], #1883	; 0x75b
   44204:	mulscc	r0, sp, r8
   44208:	addsmi	r9, r3, #8192	; 0x2000
   4420c:	strcc	fp, [r1], -r8, lsl #30
   44210:	bls	b8224 <tcgetattr@plt+0xb0ac8>
   44214:			; <UNDEFINED> instruction: 0xd1e34293
   44218:	cdpcs	14, 0, cr3, cr0, cr1, {0}
   4421c:	strtmi	sp, [r2], -r0, ror #3
   44220:	strbmi	r4, [r8], -r9, lsr #12
   44224:	ldc2	7, cr15, [r0], #1012	; 0x3f4
   44228:	bleq	c091c <tcgetattr@plt+0xb91c0>
   4422c:			; <UNDEFINED> instruction: 0xf8d9d00b
   44230:	blvs	690258 <tcgetattr@plt+0x688afc>
   44234:	mrc	7, 0, lr, cr8, cr1, {4}
   44238:			; <UNDEFINED> instruction: 0x46481a10
   4423c:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   44240:	bleq	c0934 <tcgetattr@plt+0xb91d8>
   44244:	bmi	638a18 <tcgetattr@plt+0x6312bc>
   44248:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   4424c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44250:	subsmi	r9, sl, pc, lsl #22
   44254:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44258:	andcs	sp, r0, ip, lsl r1
   4425c:	ldc	0, cr11, [sp], #68	; 0x44
   44260:	pop	{r1, r8, r9, fp, pc}
   44264:	stccs	15, cr8, [r0], {240}	; 0xf0
   44268:			; <UNDEFINED> instruction: 0xf8d9d0de
   4426c:	stccc	0, cr3, [r1], {8}
   44270:	blvs	715afc <tcgetattr@plt+0x70e3a0>
   44274:			; <UNDEFINED> instruction: 0xf7dc6898
   44278:	mcrne	12, 1, pc, cr3, cr13, {2}	; <UNPREDICTABLE>
   4427c:	movwcs	fp, #7960	; 0x1f18
   44280:	svclt	0x00182800
   44284:	blcs	4ce8c <tcgetattr@plt+0x45730>
   44288:	b	1578a4c <tcgetattr@plt+0x15712f0>
   4428c:	sbcle	r0, fp, r0, lsl #6
   44290:	str	r1, [r8, r5, asr #28]!
   44294:	cdp	7, 10, cr15, cr12, cr2, {6}
   44298:	andeq	lr, r2, sl, ror sl
   4429c:	andeq	r0, r0, r8, ror r3
   442a0:	muleq	r1, r8, r1
   442a4:	andeq	lr, r2, sl, asr #18
   442a8:	svcmi	0x00f0e92d
   442ac:	vpush	{s8-s160}
   442b0:	blmi	fe6a6ec0 <tcgetattr@plt+0xfe69f764>
   442b4:			; <UNDEFINED> instruction: 0xf8d0447a
   442b8:	ldmpl	r3, {ip, sp, pc}^
   442bc:			; <UNDEFINED> instruction: 0xf8dbb093
   442c0:	ldmdavs	fp, {r3, pc}
   442c4:			; <UNDEFINED> instruction: 0xf04f9311
   442c8:			; <UNDEFINED> instruction: 0xf6450300
   442cc:	vbic.i32	<illegal reg q9.5>, #2816	; 0x00000b00
   442d0:	movwls	r0, #62248	; 0xf328
   442d4:	cmnpl	sp, #72351744	; 0x4500000	; <UNPREDICTABLE>
   442d8:	msreq	CPSR_fc, #192, 4
   442dc:			; <UNDEFINED> instruction: 0xf8db9310
   442e0:			; <UNDEFINED> instruction: 0xf8d83010
   442e4:	andls	r9, r5, r0, lsr r0
   442e8:	blcs	68ef0 <tcgetattr@plt+0x61794>
   442ec:	adcshi	pc, sl, r0
   442f0:	strbmi	r4, [r9], -sl, lsl #23
   442f4:	mcr	4, 0, r4, cr8, cr11, {3}
   442f8:			; <UNDEFINED> instruction: 0xf8d93a10
   442fc:			; <UNDEFINED> instruction: 0xf8d80008
   44300:			; <UNDEFINED> instruction: 0xf8d83064
   44304:	stmdbvs	r7, {r3, r4, r5, sp}
   44308:	stmvs	r8, {r1, r3, r4, r7, r9, fp, ip}
   4430c:			; <UNDEFINED> instruction: 0xf8d84417
   44310:	ldrtmi	r4, [r9], -r0, rrx
   44314:	stc2	7, cr15, [lr], {220}	; 0xdc
   44318:	ldrdne	pc, [r8], -r9
   4431c:	strmi	r6, [r6], -fp, lsl #18
   44320:	strmi	r6, [r3], #-2184	; 0xfffff778
   44324:	movwls	r3, #6913	; 0x1b01
   44328:			; <UNDEFINED> instruction: 0xf0002e00
   4432c:			; <UNDEFINED> instruction: 0xf10d809b
   44330:	strcs	r0, [r0, #-2584]	; 0xfffff5e8
   44334:	blge	455b5c <tcgetattr@plt+0x44e400>
   44338:	blge	428f48 <tcgetattr@plt+0x4217ec>
   4433c:	strtmi	r9, [r1], -r3, lsl #6
   44340:			; <UNDEFINED> instruction: 0x463a4653
   44344:	blx	2822b8 <tcgetattr@plt+0x27ab5c>
   44348:	mlane	fp, sp, r8, pc	; <UNPREDICTABLE>
   4434c:	eorle	r2, fp, r1, lsl #18
   44350:	ldrsbcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   44354:			; <UNDEFINED> instruction: 0xf085b96b
   44358:	adcsmi	r0, r4, #4194304	; 0x400000
   4435c:	strcs	fp, [r0, #-3980]	; 0xfffff074
   44360:	streq	pc, [r1, #-5]
   44364:	rsbsle	r2, r4, r0, lsl #26
   44368:	strcs	r3, [r1, #-1025]	; 0xfffffbff
   4436c:	ldrdeq	pc, [r8], -r9
   44370:	adcsmi	lr, r4, #60030976	; 0x3940000
   44374:	blls	ba928 <tcgetattr@plt+0xb31cc>
   44378:	mulle	sp, pc, r2	; <UNPREDICTABLE>
   4437c:	ldrdeq	pc, [r8], -r9
   44380:			; <UNDEFINED> instruction: 0xf7db4639
   44384:	stmdbvs	r3, {r0, r2, r4, r6, fp, ip, sp, lr, pc}^
   44388:	strle	r0, [r5, #-2010]	; 0xfffff826
   4438c:	ldrdcc	pc, [r8], -r9
   44390:	ldmdavs	fp, {r1, r6, fp, sp, lr}^
   44394:	ldmdble	r5!, {r1, r3, r4, r7, r9, lr}^
   44398:	blcc	aafa0 <tcgetattr@plt+0xa3844>
   4439c:	rsble	r9, r1, r0, lsl #6
   443a0:	ldrdcc	pc, [r8], -fp
   443a4:			; <UNDEFINED> instruction: 0xe7a86b19
   443a8:	mlacc	pc, sp, r8, pc	; <UNPREDICTABLE>
   443ac:	strble	r0, [pc], #1880	; 443b4 <tcgetattr@plt+0x3cc58>
   443b0:	mulsne	r8, sp, r8
   443b4:	tstls	r4, r2, lsl #16
   443b8:	svc	0x00caf7c2
   443bc:	tstlt	r8, r4, lsl #18
   443c0:	ldrsbcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   443c4:	rsble	r2, sl, r1, lsl #22
   443c8:	tstls	r4, r3, lsl #16
   443cc:	svc	0x00c0f7c2
   443d0:	stmdacs	r0, {r2, r8, fp, ip, pc}
   443d4:	blls	1386cc <tcgetattr@plt+0x130f70>
   443d8:	bne	fe47fc00 <tcgetattr@plt+0xfe4784a4>
   443dc:	bne	ff08d7e8 <tcgetattr@plt+0xff08608c>
   443e0:	ldrmi	sl, [r9], #-2834	; 0xfffff4ee
   443e4:	stccc	8, cr15, [r8], {17}
   443e8:	adcsmi	r9, r4, #134217728	; 0x8000000
   443ec:	blls	ba948 <tcgetattr@plt+0xb31ec>
   443f0:	smullsle	r4, r1, pc, r2	; <UNPREDICTABLE>
   443f4:	ldrdcc	pc, [r8], -fp
   443f8:	strcs	r3, [r0], #-1793	; 0xfffff8ff
   443fc:	blvs	715ce8 <tcgetattr@plt+0x70e58c>
   44400:			; <UNDEFINED> instruction: 0xf7dc6898
   44404:			; <UNDEFINED> instruction: 0x4606fb97
   44408:			; <UNDEFINED> instruction: 0xf8d9463a
   4440c:	ldrbmi	r0, [r3], -r8
   44410:			; <UNDEFINED> instruction: 0xf7db4621
   44414:			; <UNDEFINED> instruction: 0xf89df9a1
   44418:	bcs	8c4cc <tcgetattr@plt+0x84d70>
   4441c:			; <UNDEFINED> instruction: 0xf89dd1e5
   44420:	ldrbeq	r3, [fp, -pc, lsr #32]
   44424:	cdp	4, 1, cr13, cr8, cr1, {7}
   44428:			; <UNDEFINED> instruction: 0xf89d2a90
   4442c:	addsmi	r3, r3, #24
   44430:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
   44434:	bls	f8448 <tcgetattr@plt+0xf0cec>
   44438:			; <UNDEFINED> instruction: 0xd1d64293
   4443c:	stccs	13, cr3, [r0, #-4]
   44440:			; <UNDEFINED> instruction: 0x463ad1d3
   44444:	ldrbmi	r4, [r8], -r1, lsr #12
   44448:	blx	fe802446 <tcgetattr@plt+0xfe7facea>
   4444c:	strcc	lr, [r1], #-1956	; 0xfffff85c
   44450:	cdp	7, 1, cr14, cr8, cr12, {4}
   44454:			; <UNDEFINED> instruction: 0x46581a10
   44458:	blx	f0245e <tcgetattr@plt+0xefad02>
   4445c:	blcc	ab064 <tcgetattr@plt+0xa3908>
   44460:	orrsle	r9, sp, r0, lsl #6
   44464:	blmi	b56d24 <tcgetattr@plt+0xb4f5c8>
   44468:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4446c:	blls	49e4dc <tcgetattr@plt+0x496d80>
   44470:			; <UNDEFINED> instruction: 0xf04f405a
   44474:	mrsle	r0, (UNDEF: 123)
   44478:	andslt	r2, r3, r0
   4447c:	blhi	ff778 <tcgetattr@plt+0xf801c>
   44480:	svchi	0x00f0e8bd
   44484:	ldrdcc	pc, [r8], -fp
   44488:	strcs	r3, [r0], #-1793	; 0xfffff8ff
   4448c:	blvs	715d78 <tcgetattr@plt+0x70e61c>
   44490:			; <UNDEFINED> instruction: 0xf7dc6898
   44494:	strmi	pc, [r6], -pc, asr #22
   44498:	strcc	lr, [r1], #-1896	; 0xfffff898
   4449c:			; <UNDEFINED> instruction: 0xf8d9e7b4
   444a0:	strtmi	r5, [r1], -r8
   444a4:	ldrdvs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   444a8:			; <UNDEFINED> instruction: 0xf8d84653
   444ac:			; <UNDEFINED> instruction: 0x46ba4038
   444b0:	stmdbvs	fp!, {r0, r1, r2, r3, r4, r9, sl, lr}
   444b4:	blne	d55e04 <tcgetattr@plt+0xd4e6a8>
   444b8:	ldrmi	r4, [ip], #-1624	; 0xfffff9a8
   444bc:	ldrdpl	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   444c0:	blx	19024be <tcgetattr@plt+0x18fad62>
   444c4:			; <UNDEFINED> instruction: 0xf7ff9805
   444c8:			; <UNDEFINED> instruction: 0xf8d9fe21
   444cc:			; <UNDEFINED> instruction: 0xf8d80008
   444d0:	ldrtmi	r1, [fp], -r4, rrx
   444d4:	ldrsbtcs	pc, [r8], -r8	; <UNPREDICTABLE>
   444d8:	bne	fe2de8f8 <tcgetattr@plt+0xfe2d719c>
   444dc:	ldrdne	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
   444e0:			; <UNDEFINED> instruction: 0xf7db4432
   444e4:			; <UNDEFINED> instruction: 0xf89df939
   444e8:	blcs	9059c <tcgetattr@plt+0x88e40>
   444ec:			; <UNDEFINED> instruction: 0xf89dd10a
   444f0:	ldrbeq	r3, [r9, -pc, lsr #32]
   444f4:	stmdals	r2, {r1, r2, sl, ip, lr, pc}
   444f8:	mulsne	r8, sp, r8
   444fc:	svc	0x0028f7c2
   44500:			; <UNDEFINED> instruction: 0xd1af2800
   44504:	strtmi	r4, [r9], -r2, lsr #12
   44508:			; <UNDEFINED> instruction: 0xf7fd4658
   4450c:			; <UNDEFINED> instruction: 0xe7a9fb3d
   44510:	stcl	7, cr15, [lr, #-776]!	; 0xfffffcf8
   44514:	andeq	lr, r2, r0, ror #17
   44518:	andeq	r0, r0, r8, ror r3
   4451c:	andeq	r6, r1, r0
   44520:	andeq	lr, r2, ip, lsr #14
   44524:			; <UNDEFINED> instruction: 0x4614b5f0
   44528:	addlt	r4, r5, pc, lsl r9
   4452c:	andcs	r6, r0, #10813440	; 0xa50000
   44530:	ldrbtmi	r4, [r9], #-2846	; 0xfffff4e2
   44534:			; <UNDEFINED> instruction: 0xf1056826
   44538:	stmiapl	fp, {r3, r4, r7, r8, r9, sl}^
   4453c:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   44540:			; <UNDEFINED> instruction: 0xf04f9303
   44544:	vcgt.s8	d16, d12, d0
   44548:	stmib	sp, {r4, r6, r8, r9, ip, sp}^
   4454c:			; <UNDEFINED> instruction: 0xf7c22301
   44550:			; <UNDEFINED> instruction: 0xf8d6ed8e
   44554:	adcmi	r6, r6, #212, 2	; 0x35
   44558:	bmi	5b858c <tcgetattr@plt+0x5b0e30>
   4455c:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   44560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44564:	subsmi	r9, sl, r3, lsl #22
   44568:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4456c:	andlt	sp, r5, sl, lsl r1
   44570:	mcrvs	13, 3, fp, cr10, cr0, {7}
   44574:	stmiavs	fp!, {r1, r3, r5, r6, r8, ip, sp, pc}
   44578:	blcc	9e7ec <tcgetattr@plt+0x97090>
   4457c:			; <UNDEFINED> instruction: 0xd1ec429a
   44580:	ldrtmi	sl, [r8], -r1, lsl #18
   44584:	cdp	7, 5, cr15, cr4, cr2, {6}
   44588:	tstcs	r1, r0, lsr r6
   4458c:			; <UNDEFINED> instruction: 0xff28f7fe
   44590:	stmdbge	r1, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   44594:			; <UNDEFINED> instruction: 0xf7c24638
   44598:	ldrtmi	lr, [r0], -ip, asr #28
   4459c:			; <UNDEFINED> instruction: 0xf7fe2101
   445a0:			; <UNDEFINED> instruction: 0xe7dafdf5
   445a4:	stc	7, cr15, [r4, #-776]!	; 0xfffffcf8
   445a8:	andeq	lr, r2, r2, ror #12
   445ac:	andeq	r0, r0, r8, ror r3
   445b0:	andeq	lr, r2, r6, lsr r6
   445b4:	blmi	1196ecc <tcgetattr@plt+0x118f770>
   445b8:	push	{r1, r3, r4, r5, r6, sl, lr}
   445bc:	strdlt	r4, [r9], r0
   445c0:	andcs	r5, r0, #13828096	; 0xd30000
   445c4:	movwls	r6, #30747	; 0x781b
   445c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   445cc:	cmpcc	r0, #76, 4	; 0xc0000004	; <UNPREDICTABLE>
   445d0:	movwcs	lr, #22989	; 0x59cd
   445d4:	strmi	fp, [ip], -r0, lsr #6
   445d8:			; <UNDEFINED> instruction: 0x46204611
   445dc:	blx	282532 <tcgetattr@plt+0x27add6>
   445e0:	mvnlt	r4, r5, lsl #12
   445e4:	ldrsbvc	pc, [r4, #128]	; 0x80	; <UNPREDICTABLE>
   445e8:	mrcmi	1, 1, fp, cr9, cr7, {6}
   445ec:	ldrbtmi	r6, [lr], #-2171	; 0xfffff785
   445f0:	eoreq	pc, r4, #-2147483647	; 0x80000001
   445f4:	svclt	0x001842b3
   445f8:	svclt	0x00144293
   445fc:	strcs	r2, [r0], -r1, lsl #12
   44600:			; <UNDEFINED> instruction: 0xf8d7d10e
   44604:			; <UNDEFINED> instruction: 0xf1088008
   44608:			; <UNDEFINED> instruction: 0x46480998
   4460c:	stc	7, cr15, [lr, #-776]!	; 0xfffffcf8
   44610:	bge	12f228 <tcgetattr@plt+0x127acc>
   44614:	strtmi	r4, [r8], -r1, lsr #12
   44618:			; <UNDEFINED> instruction: 0xf7d39600
   4461c:	smclt	4001	; 0xfa1
   44620:	blmi	ad6ed8 <tcgetattr@plt+0xacf77c>
   44624:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   44628:	blls	21e698 <tcgetattr@plt+0x216f3c>
   4462c:			; <UNDEFINED> instruction: 0xf04f405a
   44630:	mrsle	r0, SPSR_und
   44634:	pop	{r0, r3, ip, sp, pc}
   44638:	bls	165600 <tcgetattr@plt+0x15dea4>
   4463c:	stmdbls	r3, {r3, r4, r5, r9, sl, lr}
   44640:	ldrpl	lr, [r8], #-2520	; 0xfffff628
   44644:			; <UNDEFINED> instruction: 0xf96cf7fd
   44648:	bvs	ff6de93c <tcgetattr@plt+0xff6d71e0>
   4464c:	tstcs	r1, sl, lsr r3
   44650:			; <UNDEFINED> instruction: 0xf7fd4638
   44654:	smclt	36747	; 0x8f8b
   44658:			; <UNDEFINED> instruction: 0x463868bb
   4465c:	addsmi	r6, ip, #1456	; 0x5b0
   44660:	ldrmi	fp, [r9], -r4, lsl #31
   44664:			; <UNDEFINED> instruction: 0xf1034623
   44668:	svclt	0x00980301
   4466c:	bne	16d5ef8 <tcgetattr@plt+0x16ce79c>
   44670:			; <UNDEFINED> instruction: 0xf82af7fd
   44674:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   44678:	andsle	r4, r4, r3, lsr #5
   4467c:			; <UNDEFINED> instruction: 0xb1ba9a04
   44680:	ldrdcc	pc, [r8], -r8
   44684:	blcc	9e8f8 <tcgetattr@plt+0x9719c>
   44688:			; <UNDEFINED> instruction: 0xd1c9429a
   4468c:	strbmi	sl, [r8], -r5, lsl #18
   44690:	stcl	7, cr15, [lr, #776]	; 0x308
   44694:	tstcs	r1, r8, lsr r6
   44698:	mcr2	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   4469c:	ldclvs	7, cr14, [fp, #-768]	; 0xfffffd00
   446a0:	bicsle	r2, r4, r0, lsl #22
   446a4:			; <UNDEFINED> instruction: 0xf8d8e7e6
   446a8:	adcmi	r3, fp, #96	; 0x60
   446ac:			; <UNDEFINED> instruction: 0xe7e5d1b8
   446b0:	strbmi	sl, [r8], -r5, lsl #18
   446b4:	ldc	7, cr15, [ip, #776]!	; 0x308
   446b8:	tstcs	r1, r8, lsr r6
   446bc:	stc2l	7, cr15, [r6, #-1016]!	; 0xfffffc08
   446c0:			; <UNDEFINED> instruction: 0xf7c2e7ae
   446c4:	svclt	0x0000ec96
   446c8:	ldrdeq	lr, [r2], -ip
   446cc:	andeq	r0, r0, r8, ror r3
   446d0:	andeq	sp, r2, lr, ror fp
   446d4:	andeq	lr, r2, r0, ror r5
   446d8:	svcmi	0x00f0e92d
   446dc:			; <UNDEFINED> instruction: 0xf8d0b0a1
   446e0:	pkhtbmi	sl, r9, r4, asr #3
   446e4:			; <UNDEFINED> instruction: 0xf5004940
   446e8:	andls	r7, r3, #160, 6	; 0x80000002
   446ec:	ldrdvs	pc, [r8], -sl
   446f0:	bmi	fd58dc <tcgetattr@plt+0xfce180>
   446f4:	ldrsbthi	pc, [r0], -r6	; <UNPREDICTABLE>
   446f8:	ldrmi	r5, [r8, #2186]	; 0x88a
   446fc:	andsls	r6, pc, #1179648	; 0x120000
   44700:	andeq	pc, r0, #79	; 0x4f
   44704:	ldrbtmi	r4, [sl], #-2618	; 0xfffff5c6
   44708:	blmi	ef8850 <tcgetattr@plt+0xef10f4>
   4470c:	bleq	1680b48 <tcgetattr@plt+0x16793ec>
   44710:	ldrbmi	r4, [ip], r7, lsl #12
   44714:			; <UNDEFINED> instruction: 0xf10458d4
   44718:	stmdavs	r0!, {r5, r9, sl, fp}
   4471c:			; <UNDEFINED> instruction: 0xf8543410
   44720:	strbtmi	r1, [r5], -ip, lsl #24
   44724:	stccs	8, cr15, [r8], {84}	; 0x54
   44728:	ldfeqd	f7, [r0], {12}
   4472c:	stccc	8, cr15, [r4], {84}	; 0x54
   44730:	strgt	r4, [pc, #-1396]	; 441c4 <tcgetattr@plt+0x3ca68>
   44734:	stmdavs	r0!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   44738:	strbmi	sl, [r2], -r4, lsl #24
   4473c:			; <UNDEFINED> instruction: 0xf8cc2100
   44740:	strtmi	r0, [r0], -r0
   44744:	ldrdcc	pc, [r8], -r8
   44748:			; <UNDEFINED> instruction: 0xf7e9691d
   4474c:	blvs	1d435c8 <tcgetattr@plt+0x1d3be6c>
   44750:	teqle	r8, r0, lsl #22
   44754:	cmnvs	r3, #67108864	; 0x4000000
   44758:	strbmi	r9, [fp], -r3, lsl #16
   4475c:	tstcs	r0, sl, asr r6
   44760:			; <UNDEFINED> instruction: 0x9010f8d8
   44764:	strtmi	r9, [r0], -r0
   44768:	blx	fee0271e <tcgetattr@plt+0xfedfafc2>
   4476c:			; <UNDEFINED> instruction: 0xf7ea4620
   44770:	blvs	c83cec <tcgetattr@plt+0xc7c590>
   44774:	blvs	fed16060 <tcgetattr@plt+0xfed0e904>
   44778:	ldrtmi	sl, [r2], -sp, lsl #24
   4477c:	strtmi	r6, [r0], -r7, lsl #17
   44780:	ldrtmi	r6, [fp], #-2367	; 0xfffff6c1
   44784:			; <UNDEFINED> instruction: 0x63b51b5d
   44788:	blx	2002736 <tcgetattr@plt+0x1ffafda>
   4478c:	ldmvs	fp, {r0, r1, r4, r5, r8, r9, fp, sp, lr}
   44790:	bllt	31ec04 <tcgetattr@plt+0x3174a8>
   44794:			; <UNDEFINED> instruction: 0x2010f8d8
   44798:			; <UNDEFINED> instruction: 0x46494650
   4479c:	bl	fe8d0fa8 <tcgetattr@plt+0xfe8c984c>
   447a0:			; <UNDEFINED> instruction: 0xf7fc0209
   447a4:	qadd8mi	pc, r0, r1	; <UNPREDICTABLE>
   447a8:	stc2l	7, cr15, [r0, #-936]	; 0xfffffc58
   447ac:	blmi	416ffc <tcgetattr@plt+0x40f8a0>
   447b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   447b4:	blls	81e824 <tcgetattr@plt+0x8170c8>
   447b8:			; <UNDEFINED> instruction: 0xf04f405a
   447bc:	tstle	r1, r0, lsl #6
   447c0:	pop	{r0, r5, ip, sp, pc}
   447c4:	qsub8mi	r8, r0, r0
   447c8:	blx	ff802778 <tcgetattr@plt+0xff7fb01c>
   447cc:	tstcs	r0, r8, lsl #4
   447d0:			; <UNDEFINED> instruction: 0xf7ea4620
   447d4:	sbfx	pc, sp, #19, #32
   447d8:	tstcs	r0, r1, lsl #4
   447dc:			; <UNDEFINED> instruction: 0xf7fc4650
   447e0:			; <UNDEFINED> instruction: 0xe7d7ff73
   447e4:	stc	7, cr15, [r4], {194}	; 0xc2
   447e8:	andeq	lr, r2, r4, lsr #9
   447ec:	andeq	r0, r0, r8, ror r3
   447f0:	andeq	lr, r2, lr, lsl #9
   447f4:	andeq	r0, r0, r4, asr #6
   447f8:	andeq	lr, r2, r4, ror #7
   447fc:	ldmdbmi	r0, {r1, r2, r3, sl, ip, sp, pc}
   44800:	addlt	fp, r2, r0, lsl #10
   44804:	bge	117448 <tcgetattr@plt+0x10fcec>
   44808:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   4480c:	blne	18295c <tcgetattr@plt+0x17b200>
   44810:	movwls	r6, #6171	; 0x181b
   44814:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44818:			; <UNDEFINED> instruction: 0xf7ff9200
   4481c:	bmi	304598 <tcgetattr@plt+0x2fce3c>
   44820:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   44824:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44828:	subsmi	r9, sl, r1, lsl #22
   4482c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44830:	andlt	sp, r2, r4, lsl #2
   44834:	bl	1829b0 <tcgetattr@plt+0x17b254>
   44838:	ldrbmi	fp, [r0, -r3]!
   4483c:	bl	ff68274c <tcgetattr@plt+0xff67aff0>
   44840:	andeq	lr, r2, ip, lsl #7
   44844:	andeq	r0, r0, r8, ror r3
   44848:	andeq	lr, r2, r2, ror r3
   4484c:	ldrsbeq	pc, [r4, #128]	; 0x80	; <UNPREDICTABLE>
   44850:	svclt	0x004cf7fe
   44854:	blmi	a570f8 <tcgetattr@plt+0xa4f99c>
   44858:	ldrblt	r4, [r0, #1146]!	; 0x47a
   4485c:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   44860:	movwls	r6, #22555	; 0x581b
   44864:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44868:	andcs	fp, r0, #224, 2	; 0x38
   4486c:	strmi	r4, [r4], -lr, lsl #12
   44870:	ldrmi	r4, [r1], -r8, lsl #12
   44874:			; <UNDEFINED> instruction: 0xf9bcf7d3
   44878:			; <UNDEFINED> instruction: 0xf8d0b1a0
   4487c:	ldrdlt	r5, [sp, r4]
   44880:	stmdavs	sl!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   44884:			; <UNDEFINED> instruction: 0xf103447b
   44888:	addsmi	r0, sl, #36, 2
   4488c:	addmi	fp, sl, #24, 30	; 0x60
   44890:	andcs	sp, r1, #8, 2
   44894:	andls	sl, r0, #4, 22	; 0x1000
   44898:	bge	116164 <tcgetattr@plt+0x10ea08>
   4489c:			; <UNDEFINED> instruction: 0xf930f7d3
   448a0:	cmplt	r8, r7, lsl #12
   448a4:	blmi	557104 <tcgetattr@plt+0x54f9a8>
   448a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   448ac:	blls	19e91c <tcgetattr@plt+0x1971c0>
   448b0:			; <UNDEFINED> instruction: 0xf04f405a
   448b4:	tstle	fp, r0, lsl #6
   448b8:	ldcllt	0, cr11, [r0, #28]!
   448bc:			; <UNDEFINED> instruction: 0x46284911
   448c0:	bls	15750c <tcgetattr@plt+0x14fdb0>
   448c4:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   448c8:	orrsne	lr, r1, #196, 18	; 0x310000
   448cc:			; <UNDEFINED> instruction: 0xf7fd9903
   448d0:	strtmi	pc, [r8], -r7, lsr #16
   448d4:			; <UNDEFINED> instruction: 0xf812f7fd
   448d8:	ldrtmi	r6, [r9], -fp, lsr #17
   448dc:	ldmvs	fp, {r3, r5, r9, sl, lr}
   448e0:			; <UNDEFINED> instruction: 0xf7fc689a
   448e4:			; <UNDEFINED> instruction: 0x4631fef1
   448e8:			; <UNDEFINED> instruction: 0xf7ff4620
   448ec:	ldrb	pc, [r9, r3, ror #28]	; <UNPREDICTABLE>
   448f0:	bl	2002800 <tcgetattr@plt+0x1ffb0a4>
   448f4:	andeq	lr, r2, ip, lsr r3
   448f8:	andeq	r0, r0, r8, ror r3
   448fc:	andeq	sp, r2, r8, ror #17
   44900:	andeq	lr, r2, ip, ror #5
   44904:			; <UNDEFINED> instruction: 0xfffffced
   44908:			; <UNDEFINED> instruction: 0xffffe2bf
   4490c:	strlt	r6, [r8, #-2177]	; 0xfffff77f
   44910:	stmiavs	r0, {r0, r5, r8, ip, sp, pc}^
   44914:			; <UNDEFINED> instruction: 0xff9ef7ff
   44918:	stclt	0, cr2, [r8, #-0]
   4491c:	stmvs	r3, {fp, sp, lr}
   44920:			; <UNDEFINED> instruction: 0xf7fc6559
   44924:	andcs	pc, r1, fp, ror #31
   44928:	svclt	0x0000bd08
   4492c:	stmdavs	fp, {r1, fp, sp, lr}
   44930:	ldmdavs	fp, {r1, r4, r6, fp, sp, lr}^
   44934:	movwle	r4, #12954	; 0x329a
   44938:	andcs	fp, r1, ip, lsl #31
   4493c:	ldrbmi	r2, [r0, -r0]!
   44940:	rscscc	pc, pc, pc, asr #32
   44944:	svclt	0x00004770
   44948:	ldrblt	fp, [r0, #890]!	; 0x37a
   4494c:	ldmdavc	r7, {r2, r4, r9, sl, lr}
   44950:	teqlt	pc, #133	; 0x85
   44954:	strmi	r6, [sp], -fp, asr #16
   44958:	strmi	fp, [r6], -r3, lsr #22
   4495c:	ldc	7, cr15, [r8], {194}	; 0xc2
   44960:			; <UNDEFINED> instruction: 0xf8536803
   44964:	blcs	1e90a08 <tcgetattr@plt+0x1e892ac>
   44968:	stmdavc	r3!, {r2, r3, r4, r8, ip, lr, pc}^
   4496c:	ldrdcs	fp, [r0], -r3
   44970:	mvnsvc	pc, pc, asr #12
   44974:	smlabteq	r0, sp, r9, lr
   44978:	stmdbmi	sp, {r0, r8, r9, sp}
   4497c:	movwls	r4, #9778	; 0x2632
   44980:	stmiavs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
   44984:			; <UNDEFINED> instruction: 0xf9bcf7e3
   44988:	stmdbmi	sl, {r0, r1, r3, r5, r7, fp, sp, lr}
   4498c:	stmdami	sl, {r1, r3, r5, r9, sl, lr}
   44990:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
   44994:	ldrbtmi	r6, [r8], #-171	; 0xffffff55
   44998:	cdp2	7, 4, cr15, cr6, cr13, {6}
   4499c:	ldrtmi	r4, [r0], -r1, lsl #12
   449a0:	ldc2l	7, cr15, [r0, #-820]	; 0xfffffccc
   449a4:	andlt	r2, r5, r0
   449a8:	strdcs	fp, [r0], -r0
   449ac:	svclt	0x00004770
   449b0:	andeq	r0, r0, r1, lsl #9
   449b4:	andeq	r0, r0, fp, lsr r3
   449b8:	andeq	r5, r1, r2, ror #24
   449bc:	ldmvs	r8, {r0, r1, r7, fp, sp, lr}^
   449c0:	cdplt	7, 3, cr15, cr0, cr3, {7}
   449c4:	svcmi	0x00f0e92d
   449c8:	strmi	fp, [r5], -r3, lsl #1
   449cc:			; <UNDEFINED> instruction: 0xf8dd469b
   449d0:			; <UNDEFINED> instruction: 0x46179038
   449d4:			; <UNDEFINED> instruction: 0xf8dd460e
   449d8:			; <UNDEFINED> instruction: 0x46488030
   449dc:	ldc	7, cr15, [r2], #776	; 0x308
   449e0:	andeq	pc, r1, #168, 2	; 0x2a
   449e4:			; <UNDEFINED> instruction: 0xf282fab2
   449e8:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
   449ec:			; <UNDEFINED> instruction: 0xf1bb0952
   449f0:	svclt	0x00080f00
   449f4:	strmi	r2, [r4], -r1, lsl #4
   449f8:	svclt	0x00944558
   449fc:			; <UNDEFINED> instruction: 0xf0424610
   44a00:	tstlt	r0, r1
   44a04:	pop	{r0, r1, ip, sp, pc}
   44a08:			; <UNDEFINED> instruction: 0xf10b8ff0
   44a0c:			; <UNDEFINED> instruction: 0xf1080201
   44a10:	blne	4c4e1c <tcgetattr@plt+0x4bd6c0>
   44a14:	b	140f228 <tcgetattr@plt+0x1407acc>
   44a18:	b	1405764 <tcgetattr@plt+0x13fe008>
   44a1c:	movwls	r0, #4434	; 0x1152
   44a20:	stmdble	fp, {r8, ip, pc}
   44a24:	mvnscc	pc, #-1073741822	; 0xc0000002
   44a28:	addsmi	r1, sl, #6422528	; 0x620000
   44a2c:	movwcs	fp, #3884	; 0xf2c
   44a30:			; <UNDEFINED> instruction: 0xf1b82301
   44a34:	svclt	0x00980f02
   44a38:	ldmiblt	fp, {r8, r9, sp}
   44a3c:	strtmi	r9, [r8], -r1, lsl #22
   44a40:			; <UNDEFINED> instruction: 0x461a443b
   44a44:	ldrtmi	r9, [r3], #-2816	; 0xfffff500
   44a48:	movwcs	r4, #1561	; 0x619
   44a4c:			; <UNDEFINED> instruction: 0xfffcf7e9
   44a50:	strbmi	r4, [fp], -ip, lsl #20
   44a54:	ldrbtmi	r4, [sl], #-1617	; 0xfffff9af
   44a58:	andlt	r4, r3, r8, lsr #12
   44a5c:	svcmi	0x00f0e8bd
   44a60:	blt	ff502a14 <tcgetattr@plt+0xff4fb2b8>
   44a64:	stmdals	r1, {r0, r1, r9, sl, lr}
   44a68:	mrcne	14, 3, r1, cr1, cr10, {3}
   44a6c:	stmdals	r0, {r1, sl, lr}
   44a70:	strtmi	r4, [r8], -r1, lsl #8
   44a74:			; <UNDEFINED> instruction: 0xffe8f7e9
   44a78:	andcs	r1, r3, #41216	; 0xa100
   44a7c:			; <UNDEFINED> instruction: 0xf7eb4628
   44a80:	ldrb	pc, [fp, r1, lsl #17]	; <UNPREDICTABLE>
   44a84:	andeq	r4, r1, lr, asr r9
   44a88:	stmdavs	sl, {r0, r1, fp, sp, lr}
   44a8c:	ldmibvs	r1, {r3, r4, r6, r7, r8, fp, sp, lr}^
   44a90:	andle	r4, r8, r8, lsl #5
   44a94:	svclt	0x00b4dc0b
   44a98:	tstcs	r0, r1, lsl #2
   44a9c:	ldmdavs	r1, {r0, r4, r6, r8, fp, ip, sp, pc}^
   44aa0:			; <UNDEFINED> instruction: 0xf7c26858
   44aa4:	bvs	6731a0 <tcgetattr@plt+0x66ba44>
   44aa8:	addmi	r6, r8, #69632	; 0x11000
   44aac:			; <UNDEFINED> instruction: 0xf04fddf3
   44ab0:			; <UNDEFINED> instruction: 0x477030ff
   44ab4:	ldrbmi	r2, [r0, -r1]!
   44ab8:	stmdavs	fp, {r1, fp, sp, lr}
   44abc:	ldmdavs	r9, {r4, r6, fp, sp, lr}^
   44ac0:	stmiblt	lr!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44ac4:	stmdavs	sl, {r0, r1, fp, sp, lr}
   44ac8:	ldmvs	r2, {r0, r1, r3, r4, r7, fp, sp, lr}
   44acc:	ldrsbeq	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   44ad0:	ldrsbne	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
   44ad4:	andle	r4, r8, r8, lsl #5
   44ad8:	svclt	0x00b4dc0d
   44adc:	tstcs	r0, r1, lsl #2
   44ae0:	ldmdavs	r1, {r0, r5, r6, r8, fp, ip, sp, pc}^
   44ae4:			; <UNDEFINED> instruction: 0xf7c26858
   44ae8:			; <UNDEFINED> instruction: 0xf8d3b99b
   44aec:			; <UNDEFINED> instruction: 0xf8d200d4
   44af0:	addmi	r1, r8, #212	; 0xd4
   44af4:			; <UNDEFINED> instruction: 0xf04fddf1
   44af8:			; <UNDEFINED> instruction: 0x477030ff
   44afc:	ldrbmi	r2, [r0, -r1]!
   44b00:	stmdavs	fp, {r1, fp, sp, lr}
   44b04:	ldmvs	fp, {r1, r4, r7, fp, sp, lr}
   44b08:	ldmdavs	r9, {r4, r6, fp, sp, lr}^
   44b0c:	stmiblt	r8, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44b10:	mvnsmi	lr, #737280	; 0xb4000
   44b14:	bmi	1496370 <tcgetattr@plt+0x148ec14>
   44b18:	blmi	14b0d4c <tcgetattr@plt+0x14a95f0>
   44b1c:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   44b20:	ldrdhi	pc, [r0], -r0
   44b24:	andcs	r4, r1, lr, lsl #12
   44b28:	ldrdcs	r5, [r0, #-131]!	; 0xffffff7d
   44b2c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   44b30:	movwls	r6, #38939	; 0x981b
   44b34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44b38:	blx	1d00b52 <tcgetattr@plt+0x1cf93f6>
   44b3c:			; <UNDEFINED> instruction: 0x46042173
   44b40:			; <UNDEFINED> instruction: 0x462860b8
   44b44:	andhi	pc, r0, r4, asr #17
   44b48:	andls	pc, r8, r4, asr #17
   44b4c:			; <UNDEFINED> instruction: 0xff8ef7c3
   44b50:	rsble	r2, pc, r0, lsl #16
   44b54:	subls	pc, r4, r4, asr #17
   44b58:	ldmdavs	r2!, {r0, r4, r5, fp, sp, lr}^
   44b5c:	ldmvs	r0!, {r0, r1, r4, r5, r7, fp, sp, lr}^
   44b60:	rscvs	r6, r2, #268435466	; 0x1000000a
   44b64:	cmnvs	r0, #-1946157056	; 0x8c000000
   44b68:	ldmdbvs	r2!, {r0, r4, r5, r8, fp, sp, lr}^
   44b6c:			; <UNDEFINED> instruction: 0x63a169b3
   44b70:	strtvs	r6, [r3], #-994	; 0xfffffc1e
   44b74:	rsble	r2, r8, r0, lsl #26
   44b78:	strtmi	r2, [r8], -r6, asr #2
   44b7c:			; <UNDEFINED> instruction: 0xff76f7c3
   44b80:	cmple	r7, r0, lsl #16
   44b84:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   44b88:	blx	fe400ba2 <tcgetattr@plt+0xfe3f9446>
   44b8c:			; <UNDEFINED> instruction: 0x6120686b
   44b90:	cmple	r9, r0, lsl #22
   44b94:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
   44b98:	blx	fe200bb2 <tcgetattr@plt+0xfe1f9456>
   44b9c:	cmpcs	r7, r0, ror #2
   44ba0:			; <UNDEFINED> instruction: 0xf7c34628
   44ba4:	svcmi	0x0031ff63
   44ba8:	bmi	cd8474 <tcgetattr@plt+0xcd0d18>
   44bac:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   44bb0:	ldrbtmi	r4, [sl], #-2353	; 0xfffff6cf
   44bb4:	blx	fec55da0 <tcgetattr@plt+0xfec4e644>
   44bb8:	strbmi	pc, [r0], -r0, lsl #7	; <UNPREDICTABLE>
   44bbc:			; <UNDEFINED> instruction: 0x61a3095b
   44bc0:	stmib	sp, {r3, r8, r9, fp, sp, pc}^
   44bc4:	andls	r6, r0, #786432	; 0xc0000
   44bc8:	bmi	b4e3dc <tcgetattr@plt+0xb46c80>
   44bcc:	movwvs	lr, #22989	; 0x59cd
   44bd0:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   44bd4:	strtmi	r9, [r9], -r1, lsl #2
   44bd8:	strls	r4, [r2], #-1147	; 0xfffffb85
   44bdc:			; <UNDEFINED> instruction: 0xf8ccf7e3
   44be0:	rscvs	r4, r0, r9, lsr #12
   44be4:			; <UNDEFINED> instruction: 0xf930f7e3
   44be8:			; <UNDEFINED> instruction: 0xf7e368e0
   44bec:	stmiavs	r0!, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
   44bf0:	blx	fe582b84 <tcgetattr@plt+0xfe57b428>
   44bf4:	movwcs	r4, #2595	; 0xa23
   44bf8:	blmi	69dd8c <tcgetattr@plt+0x696630>
   44bfc:	stmdals	r8, {r1, r3, r4, r5, r6, sl, lr}
   44c00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44c04:	subsmi	r9, sl, r9, lsl #22
   44c08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44c0c:	andlt	sp, fp, r3, lsr #2
   44c10:	mvnshi	lr, #12386304	; 0xbd0000
   44c14:	strtmi	r2, [r8], -r6, asr #2
   44c18:			; <UNDEFINED> instruction: 0xf870f7c4
   44c1c:	blx	1180c36 <tcgetattr@plt+0x11794da>
   44c20:			; <UNDEFINED> instruction: 0x6120686b
   44c24:	adcsle	r2, r5, r0, lsl #22
   44c28:	ldmdavs	r8, {r0, r1, r3, r5, r7, fp, sp, lr}
   44c2c:	blx	f80c46 <tcgetattr@plt+0xf794ea>
   44c30:	ldr	r6, [r4, r0, ror #2]!
   44c34:			; <UNDEFINED> instruction: 0x46282177
   44c38:			; <UNDEFINED> instruction: 0xff18f7c3
   44c3c:	movwcs	fp, #8464	; 0x2110
   44c40:	str	r6, [r9, r3, ror #8]
   44c44:	strbtvs	r2, [r3], #-771	; 0xfffffcfd
   44c48:	stmdami	pc, {r1, r2, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   44c4c:			; <UNDEFINED> instruction: 0xf0044478
   44c50:	msrvs	LR_irq, fp
   44c54:			; <UNDEFINED> instruction: 0xf7c2e79e
   44c58:	svclt	0x0000e9cc
   44c5c:	andeq	lr, r2, r6, ror r0
   44c60:	andeq	r0, r0, r8, ror r3
   44c64:	andeq	r5, r1, r6, lsr #21
   44c68:	andeq	r5, r1, lr, ror sl
   44c6c:	andeq	lr, r2, r4, asr r8
   44c70:	andeq	sp, r2, r6, ror #19
   44c74:	andeq	r0, r0, r7, asr #18
   44c78:	andeq	r0, r0, r9, lsl r9
   44c7c:	andeq	r1, r0, pc, lsr #4
   44c80:	andeq	r0, r0, r9, ror #19
   44c84:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   44c88:	andeq	r5, r1, r0, ror #19
   44c8c:			; <UNDEFINED> instruction: 0x4605b538
   44c90:	cmplt	fp, r3, lsl #20
   44c94:	stmibvs	fp!, {sl, sp}^
   44c98:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   44c9c:			; <UNDEFINED> instruction: 0xf7c23401
   44ca0:	bvs	b3f198 <tcgetattr@plt+0xb37a3c>
   44ca4:	mvnsle	r4, #156, 4	; 0xc0000009
   44ca8:			; <UNDEFINED> instruction: 0xf7c269e8
   44cac:	stmdbvs	r8!, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   44cb0:	ldmdb	r2!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44cb4:			; <UNDEFINED> instruction: 0xf7c26968
   44cb8:			; <UNDEFINED> instruction: 0x4628e930
   44cbc:	ldrhtmi	lr, [r8], -sp
   44cc0:	stmdblt	r8!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44cc4:	blcc	9eed8 <tcgetattr@plt+0x9777c>
   44cc8:	stmdblt	r3, {r0, r1, r7, sp, lr}
   44ccc:			; <UNDEFINED> instruction: 0x4770e7de
   44cd0:	ldrlt	r6, [r0, #-2123]	; 0xfffff7b5
   44cd4:	cmplt	r3, ip, lsl #12
   44cd8:	blcc	9ef6c <tcgetattr@plt+0x97810>
   44cdc:	ldmdblt	r3, {r0, r1, r5, r7, sp, lr}
   44ce0:			; <UNDEFINED> instruction: 0xf7ff4620
   44ce4:	ldrdcs	pc, [r0], -r3
   44ce8:	stmiavs	r8, {r4, r8, sl, fp, ip, sp, pc}^
   44cec:			; <UNDEFINED> instruction: 0xf8caf7e3
   44cf0:			; <UNDEFINED> instruction: 0xf7e368e0
   44cf4:	stmdavs	r2!, {r0, r1, r4, r9, fp, ip, sp, lr, pc}
   44cf8:			; <UNDEFINED> instruction: 0xf0436b13
   44cfc:	tstvs	r3, #67108864	; 0x4000000
   44d00:	svclt	0x0000e7ea
   44d04:	stmvs	r4, {r4, r8, sl, ip, sp, pc}
   44d08:	movwcs	fp, #4452	; 0x1164
   44d0c:	rsbvs	r6, r3, r0, ror #17
   44d10:			; <UNDEFINED> instruction: 0xf966f7e3
   44d14:	blcc	9efa8 <tcgetattr@plt+0x9784c>
   44d18:	ldmdblt	fp, {r0, r1, r5, r7, sp, lr}
   44d1c:	pop	{r5, r9, sl, lr}
   44d20:			; <UNDEFINED> instruction: 0xe7b34010
   44d24:	svclt	0x0000bd10
   44d28:	ldmdavc	r3, {r1, r4, r6, r8, r9, ip, sp, pc}
   44d2c:	ldrblt	fp, [r0, #-835]!	; 0xfffffcbd
   44d30:	stmdavs	lr, {r2, r3, r9, sl, lr}^
   44d34:	tstlt	r6, r4, lsl #1
   44d38:	andlt	r2, r4, r0
   44d3c:	subvs	fp, sl, #112, 26	; 0x1c00
   44d40:	tstls	r2, r1, lsl #2
   44d44:	stmdbmi	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
   44d48:	mvnsvc	pc, #82837504	; 0x4f00000
   44d4c:	stmib	sp, {r9, sp}^
   44d50:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   44d54:	stmiavs	r0!, {r1, r9, sl, lr}^
   44d58:			; <UNDEFINED> instruction: 0xffd2f7e2
   44d5c:	stmdbmi	sl, {r0, r1, r5, r7, fp, sp, lr}
   44d60:	stmdami	sl, {r1, r5, r9, sl, lr}
   44d64:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
   44d68:	rsbvs	r6, r6, #163	; 0xa3
   44d6c:			; <UNDEFINED> instruction: 0xf7cd4478
   44d70:			; <UNDEFINED> instruction: 0x4601fc5b
   44d74:			; <UNDEFINED> instruction: 0xf7cd4628
   44d78:	andcs	pc, r0, r5, ror #22
   44d7c:	ldcllt	0, cr11, [r0, #-16]!
   44d80:	ldrbmi	r2, [r0, -r0]!
   44d84:	muleq	r0, pc, r2	; <UNPREDICTABLE>
   44d88:			; <UNDEFINED> instruction: 0xffffff67
   44d8c:	andeq	r5, r1, ip, lsl #17
   44d90:			; <UNDEFINED> instruction: 0x461eb5f8
   44d94:	movwcs	r4, #1540	; 0x604
   44d98:	strmi	r6, [pc], -r0, asr #16
   44d9c:			; <UNDEFINED> instruction: 0x46156033
   44da0:			; <UNDEFINED> instruction: 0xf7f06013
   44da4:	eorsvs	pc, r8, r7, asr ip	; <UNPREDICTABLE>
   44da8:	stmdavs	r3!, {r3, r6, r7, r8, ip, sp, pc}
   44dac:	andsle	r2, fp, r1, lsl #22
   44db0:	rsbscc	r6, r8, r1, lsr #17
   44db4:	mcrr2	0, 0, pc, sl, cr2	; <UNPREDICTABLE>
   44db8:	mvnlt	r6, r8, lsr #32
   44dbc:	blcs	dee50 <tcgetattr@plt+0xd76f4>
   44dc0:	stmiavs	r0!, {r0, r1, r3, r4, ip, lr, pc}^
   44dc4:	blx	980dd8 <tcgetattr@plt+0x97967c>
   44dc8:	strmi	r6, [r1], -fp, lsr #16
   44dcc:	ldmvs	r8, {r4, r5, sp, lr}
   44dd0:	cdp2	0, 5, cr15, cr0, cr2, {0}
   44dd4:	eorsvs	fp, r0, r0, lsr #18
   44dd8:	eorsvs	r2, fp, r0, lsl #6
   44ddc:	ldcllt	0, cr6, [r8, #172]!	; 0xac
   44de0:	blcs	5eeb4 <tcgetattr@plt+0x57758>
   44de4:	ldcllt	0, cr13, [r8, #992]!	; 0x3e0
   44de8:	ldmvs	sl, {r0, r1, r6, r7, r9, sl, fp, sp, lr}
   44dec:			; <UNDEFINED> instruction: 0xf8d2602b
   44df0:	ldrsbtvs	r3, [r3], -r8
   44df4:	ldrshtvs	fp, [r8], -r8
   44df8:	stmvs	r3, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   44dfc:	ldrsbcc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   44e00:	ldcllt	0, cr6, [r8, #204]!	; 0xcc
   44e04:	addlt	fp, r4, r0, lsl r5
   44e08:	ldrd	pc, [r0], pc	; <UNPREDICTABLE>
   44e0c:			; <UNDEFINED> instruction: 0xf8df460c
   44e10:	strmi	ip, [r8], -r0, lsl #1
   44e14:	blge	d6214 <tcgetattr@plt+0xceab8>
   44e18:	strbtmi	sl, [r9], -r1, lsl #20
   44e1c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   44e20:	ldrdgt	pc, [r0], -ip
   44e24:	andgt	pc, ip, sp, asr #17
   44e28:	stceq	0, cr15, [r0], {79}	; 0x4f
   44e2c:			; <UNDEFINED> instruction: 0xffb0f7ff
   44e30:	stccs	8, cr6, [r2], {36}	; 0x24
   44e34:	stccs	0, cr13, [r3], {15}
   44e38:	stccs	0, cr13, [r1], {32}
   44e3c:	bmi	5b8e8c <tcgetattr@plt+0x5b1730>
   44e40:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   44e44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44e48:	subsmi	r9, sl, r3, lsl #22
   44e4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44e50:	andlt	sp, r4, sl, lsl r1
   44e54:	blls	b429c <tcgetattr@plt+0xacb40>
   44e58:	rscsle	r2, r0, r0, lsl #22
   44e5c:			; <UNDEFINED> instruction: 0xf7ef6898
   44e60:	ubfx	pc, r1, #19, #13
   44e64:	stmdacs	r0, {fp, ip, pc}
   44e68:			; <UNDEFINED> instruction: 0xf7efd0e9
   44e6c:	bmi	303030 <tcgetattr@plt+0x2fb8d4>
   44e70:	strtmi	r9, [r1], -r0, lsl #16
   44e74:			; <UNDEFINED> instruction: 0xf7f0447a
   44e78:			; <UNDEFINED> instruction: 0xe7e0ff9d
   44e7c:	stmdacs	r0, {r1, fp, ip, pc}
   44e80:			; <UNDEFINED> instruction: 0xf7efd0dd
   44e84:	ldrb	pc, [sl, r5, lsr #20]	; <UNPREDICTABLE>
   44e88:	ldm	r2!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44e8c:	andeq	sp, r2, r0, lsl #27
   44e90:	andeq	r0, r0, r8, ror r3
   44e94:	andeq	sp, r2, r2, asr sp
   44e98:	andeq	r5, r1, ip, lsr #19
   44e9c:	ldrblt	fp, [r0, #890]!	; 0x37a
   44ea0:	ldmdavc	r7, {r2, r4, r9, sl, lr}
   44ea4:	teqlt	pc, #131	; 0x83
   44ea8:	strmi	r6, [sp], -fp, asr #16
   44eac:	strmi	fp, [r6], -r3, lsr #22
   44eb0:	stmib	lr!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44eb4:			; <UNDEFINED> instruction: 0xf8536803
   44eb8:	blcs	1e90f5c <tcgetattr@plt+0x1e89800>
   44ebc:	stmdavc	r3!, {r2, r3, r4, r8, ip, lr, pc}^
   44ec0:	stmiavs	r8!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}^
   44ec4:	cdp2	7, 13, cr15, cr12, cr2, {7}
   44ec8:	mvnsvc	pc, #82837504	; 0x4f00000
   44ecc:	stmib	sp, {r9, sp}^
   44ed0:	ldrtmi	r2, [r2], -r0, lsl #6
   44ed4:	strtmi	r4, [r8], -r1, lsl #12
   44ed8:			; <UNDEFINED> instruction: 0xff94f7ff
   44edc:	stmdbmi	r9, {r0, r1, r3, r5, r7, fp, sp, lr}
   44ee0:	stmdami	r9, {r1, r3, r5, r9, sl, lr}
   44ee4:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
   44ee8:	ldrbtmi	r6, [r8], #-171	; 0xffffff55
   44eec:	blx	fe782e2a <tcgetattr@plt+0xfe77b6ce>
   44ef0:	ldrtmi	r4, [r0], -r1, lsl #12
   44ef4:	blx	fea02e30 <tcgetattr@plt+0xfe9fb6d4>
   44ef8:	andlt	r2, r3, r0
   44efc:	strdcs	fp, [r0], -r0
   44f00:	svclt	0x00004770
   44f04:			; <UNDEFINED> instruction: 0xfffffde7
   44f08:	andeq	r5, r1, lr, lsl #14
   44f0c:	addlt	fp, r9, r0, lsr r5
   44f10:	ldrd	pc, [r8], #143	; 0x8f
   44f14:			; <UNDEFINED> instruction: 0xf8dfab05
   44f18:	bge	175240 <tcgetattr@plt+0x16dae4>
   44f1c:			; <UNDEFINED> instruction: 0x460544fe
   44f20:	stmdbge	r3, {r2, r3, r9, sl, lr}
   44f24:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   44f28:	ldrdgt	pc, [r0], -ip
   44f2c:	andsgt	pc, ip, sp, asr #17
   44f30:	stceq	0, cr15, [r0], {79}	; 0x4f
   44f34:			; <UNDEFINED> instruction: 0xff2cf7ff
   44f38:	andcs	r6, r0, #2818048	; 0x2b0000
   44f3c:	blcs	e975c <tcgetattr@plt+0xe2000>
   44f40:	blcs	138f98 <tcgetattr@plt+0x13183c>
   44f44:	blcs	b901c <tcgetattr@plt+0xb18c0>
   44f48:	strtmi	sp, [r0], -r7, lsr #32
   44f4c:			; <UNDEFINED> instruction: 0xf7c72100
   44f50:	bmi	984e9c <tcgetattr@plt+0x97d740>
   44f54:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   44f58:	ldmpl	r3, {r1, r2, fp, ip, pc}^
   44f5c:	blls	21efcc <tcgetattr@plt+0x217870>
   44f60:			; <UNDEFINED> instruction: 0xf04f405a
   44f64:	teqle	r7, r0, lsl #6
   44f68:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   44f6c:	bcs	6b780 <tcgetattr@plt+0x64024>
   44f70:	blls	179324 <tcgetattr@plt+0x171bc8>
   44f74:	rscle	r2, r8, r0, lsl #22
   44f78:	stmdage	r6, {r0, r1, r3, r4, r8, fp, lr}
   44f7c:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}^
   44f80:			; <UNDEFINED> instruction: 0xf0044479
   44f84:	blls	2036b8 <tcgetattr@plt+0x1fbf5c>
   44f88:	sbcsle	r2, lr, r0, lsl #22
   44f8c:	andne	lr, r4, #3620864	; 0x374000
   44f90:	movwcs	r4, #1568	; 0x620
   44f94:			; <UNDEFINED> instruction: 0xf8bcf7c8
   44f98:	blls	13ef0c <tcgetattr@plt+0x1377b0>
   44f9c:	sbcsle	r2, r4, r0, lsl #22
   44fa0:	stmdage	r6, {r1, r4, r8, fp, lr}
   44fa4:	ldrbtmi	r6, [r9], #-2138	; 0xfffff7a6
   44fa8:			; <UNDEFINED> instruction: 0xf9b8f004
   44fac:	strb	r9, [fp, r6, lsl #22]!
   44fb0:	bcs	6b7c4 <tcgetattr@plt+0x64068>
   44fb4:	blls	1792e0 <tcgetattr@plt+0x171b84>
   44fb8:	sbcle	r2, r6, r0, lsl #22
   44fbc:	stmdbcs	r0, {r0, r2, r8, fp, ip, pc}
   44fc0:	stmdavs	sp, {r0, r1, r6, r7, ip, lr, pc}
   44fc4:	stmdbmi	sl, {r1, r2, fp, sp, pc}
   44fc8:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}^
   44fcc:	strls	r4, [r0, #-1145]	; 0xfffffb87
   44fd0:			; <UNDEFINED> instruction: 0xf9a4f004
   44fd4:	ldrb	r9, [r7, r6, lsl #22]
   44fd8:	stmda	sl, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44fdc:	andeq	sp, r2, r8, ror ip
   44fe0:	andeq	r0, r0, r8, ror r3
   44fe4:	andeq	sp, r2, lr, lsr ip
   44fe8:	andeq	r5, r1, r4, ror #15
   44fec:			; <UNDEFINED> instruction: 0x000157b6
   44ff0:	andeq	r5, r1, r0, lsr #15
   44ff4:			; <UNDEFINED> instruction: 0x4615b5f0
   44ff8:	addlt	r4, r9, r3, lsl sl
   44ffc:			; <UNDEFINED> instruction: 0x46064b13
   45000:			; <UNDEFINED> instruction: 0x466f447a
   45004:	ldrtmi	r4, [r9], -r8, lsl #12
   45008:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4500c:			; <UNDEFINED> instruction: 0xf04f9307
   45010:			; <UNDEFINED> instruction: 0xf7ff0300
   45014:			; <UNDEFINED> instruction: 0x4604ff7b
   45018:	bvs	1cf14c0 <tcgetattr@plt+0x1ce9d64>
   4501c:			; <UNDEFINED> instruction: 0x46284639
   45020:			; <UNDEFINED> instruction: 0xf7e34623
   45024:	qadd8mi	pc, r0, r7	; <UNPREDICTABLE>
   45028:	svc	0x0076f7c1
   4502c:	blmi	217854 <tcgetattr@plt+0x2100f8>
   45030:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   45034:	blls	21f0a4 <tcgetattr@plt+0x217948>
   45038:			; <UNDEFINED> instruction: 0xf04f405a
   4503c:	mrsle	r0, SP_irq
   45040:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   45044:	svc	0x00d4f7c1
   45048:	muleq	r2, r4, fp
   4504c:	andeq	r0, r0, r8, ror r3
   45050:	andeq	sp, r2, r4, ror #22
   45054:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   45058:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   4505c:	svcmi	0x00f0e92d
   45060:	stmvs	r4, {r1, r3, r4, r5, r6, sl, lr}
   45064:	ldmpl	r3, {r0, r3, r4, r7, ip, sp, pc}^
   45068:			; <UNDEFINED> instruction: 0xf8d0460e
   4506c:			; <UNDEFINED> instruction: 0xf04fa000
   45070:	stmiavs	r0!, {r8, fp}^
   45074:	tstls	r7, #1769472	; 0x1b0000
   45078:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4507c:			; <UNDEFINED> instruction: 0xb090f8dd
   45080:	eorls	pc, r4, sp, asr #17
   45084:	ldc2l	7, cr15, [ip, #904]!	; 0x388
   45088:	bge	316954 <tcgetattr@plt+0x30f1f8>
   4508c:			; <UNDEFINED> instruction: 0x4607465b
   45090:	andls	r6, r1, #224, 16	; 0xe00000
   45094:	andls	sl, r0, #40960	; 0xa000
   45098:			; <UNDEFINED> instruction: 0xf7e3aa22
   4509c:	pkhtbmi	pc, r0, sp, asr #22	; <UNPREDICTABLE>
   450a0:			; <UNDEFINED> instruction: 0xf7e268e0
   450a4:	ldmib	sp, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   450a8:	vld2.8	{d2-d5}, [r3 :128], r2
   450ac:	addmi	r3, r7, #120, 24	; 0x7800
   450b0:			; <UNDEFINED> instruction: 0xf64f4605
   450b4:			; <UNDEFINED> instruction: 0xf6ce70fb
   450b8:	svclt	0x001870ff
   450bc:	subls	pc, r8, r4, asr #17
   450c0:			; <UNDEFINED> instruction: 0xf04f1811
   450c4:	strdls	r3, [r6, -pc]
   450c8:	tsteq	r7, ip, asr #22
   450cc:	ldmib	sp, {r0, r1, r2, r8, ip, pc}^
   450d0:	stmdbcs	r0, {r1, r2, r8}
   450d4:	stmcs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   450d8:	smladxcs	r1, r4, pc, fp	; <UNPREDICTABLE>
   450dc:			; <UNDEFINED> instruction: 0xf1bb2700
   450e0:	svclt	0x00080f00
   450e4:	svccs	0x00002700
   450e8:	adcshi	pc, pc, r0, asr #32
   450ec:	svclt	0x00082b00
   450f0:			; <UNDEFINED> instruction: 0xf0802a59
   450f4:	blcs	65300 <tcgetattr@plt+0x5dba4>
   450f8:	bcs	ef4d20 <tcgetattr@plt+0xeed5c4>
   450fc:			; <UNDEFINED> instruction: 0xf1b2d366
   45100:	tstls	r4, sl, lsr r1
   45104:	mvnscc	pc, #-1073741808	; 0xc0000010
   45108:	ldmib	sp, {r0, r2, r8, r9, ip, pc}^
   4510c:	blcs	4dd24 <tcgetattr@plt+0x465c8>
   45110:	bcs	834d38 <tcgetattr@plt+0x82d5dc>
   45114:			; <UNDEFINED> instruction: 0xf1b8d314
   45118:			; <UNDEFINED> instruction: 0xf0000f00
   4511c:			; <UNDEFINED> instruction: 0x4650809c
   45120:	blx	201136 <tcgetattr@plt+0x1f99da>
   45124:	blmi	ff697c94 <tcgetattr@plt+0xff690538>
   45128:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4512c:	blls	61f19c <tcgetattr@plt+0x617a40>
   45130:			; <UNDEFINED> instruction: 0xf04f405a
   45134:			; <UNDEFINED> instruction: 0xf0400300
   45138:	andslt	r8, r9, r5, lsr #3
   4513c:	svchi	0x00f0e8bd
   45140:	blcs	7d6974 <tcgetattr@plt+0x7cf218>
   45144:	andge	sp, r2, #15138816	; 0xe70000
   45148:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   4514c:			; <UNDEFINED> instruction: 0x4710441a
   45150:	muleq	r0, fp, r1
   45154:			; <UNDEFINED> instruction: 0xffffffc7
   45158:	andeq	r0, r0, r3, ror #3
   4515c:			; <UNDEFINED> instruction: 0xffffffc7
   45160:	andeq	r0, r0, r1, asr r1
   45164:			; <UNDEFINED> instruction: 0xffffffc7
   45168:			; <UNDEFINED> instruction: 0xffffffc7
   4516c:			; <UNDEFINED> instruction: 0xffffffc7
   45170:			; <UNDEFINED> instruction: 0xffffffc7
   45174:			; <UNDEFINED> instruction: 0xffffffc7
   45178:			; <UNDEFINED> instruction: 0xffffffc7
   4517c:			; <UNDEFINED> instruction: 0xffffffc7
   45180:			; <UNDEFINED> instruction: 0xffffffc7
   45184:			; <UNDEFINED> instruction: 0xffffffc7
   45188:			; <UNDEFINED> instruction: 0xffffffc7
   4518c:			; <UNDEFINED> instruction: 0xffffffc7
   45190:			; <UNDEFINED> instruction: 0xffffffc7
   45194:			; <UNDEFINED> instruction: 0xffffffc7
   45198:			; <UNDEFINED> instruction: 0xffffffc7
   4519c:			; <UNDEFINED> instruction: 0xffffffc7
   451a0:			; <UNDEFINED> instruction: 0xffffffc7
   451a4:			; <UNDEFINED> instruction: 0xffffffc7
   451a8:			; <UNDEFINED> instruction: 0xffffffc7
   451ac:			; <UNDEFINED> instruction: 0xffffffc7
   451b0:			; <UNDEFINED> instruction: 0xffffffc7
   451b4:			; <UNDEFINED> instruction: 0xffffffc7
   451b8:			; <UNDEFINED> instruction: 0xffffffc7
   451bc:			; <UNDEFINED> instruction: 0xffffffc7
   451c0:			; <UNDEFINED> instruction: 0xffffffc7
   451c4:			; <UNDEFINED> instruction: 0xffffffc7
   451c8:	andeq	r0, r0, r9, asr r1
   451cc:	svclt	0x00042b00
   451d0:			; <UNDEFINED> instruction: 0xf10d2a0d
   451d4:	orrsle	r0, lr, r0, asr #18
   451d8:	strbmi	r4, [r9], -r8, lsr #12
   451dc:	mrc2	7, 4, pc, cr6, cr15, {7}
   451e0:			; <UNDEFINED> instruction: 0xb1284605
   451e4:	ldrtmi	r6, [r0], -r2, ror #18
   451e8:	tstcs	r0, fp, lsr #12
   451ec:	cdp2	7, 11, cr15, cr2, cr3, {7}
   451f0:			; <UNDEFINED> instruction: 0xf7c14628
   451f4:			; <UNDEFINED> instruction: 0xe792ee92
   451f8:	svclt	0x00082b00
   451fc:	orrle	r2, sl, r8, ror sl
   45200:	bge	3efe44 <tcgetattr@plt+0x3e86e8>
   45204:	strtmi	sl, [r8], -sp, lsl #18
   45208:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
   4520c:	blcs	df2c0 <tcgetattr@plt+0xd7b64>
   45210:	sbcshi	pc, r0, r0
   45214:			; <UNDEFINED> instruction: 0xf0002b03
   45218:	blcs	a5638 <tcgetattr@plt+0x9dedc>
   4521c:	rscshi	pc, r8, r0
   45220:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
   45224:	svcge	0x0077f43f
   45228:	ldrtmi	r6, [r0], -r2, lsr #17
   4522c:			; <UNDEFINED> instruction: 0x26094d99
   45230:	blmi	fe691a3c <tcgetattr@plt+0xfe68a2e0>
   45234:	ldrbtmi	r6, [sp], #-162	; 0xffffff5e
   45238:	ldrbtmi	r4, [fp], #-2712	; 0xfffff568
   4523c:	strpl	lr, [r0], #-2509	; 0xfffff633
   45240:			; <UNDEFINED> instruction: 0x9602447a
   45244:	ldc2	7, cr15, [ip, #-968]!	; 0xfffffc38
   45248:			; <UNDEFINED> instruction: 0xf7c19809
   4524c:			; <UNDEFINED> instruction: 0xf1b8ee66
   45250:			; <UNDEFINED> instruction: 0xf47f0f00
   45254:	stmiavs	r0!, {r2, r5, r6, r8, r9, sl, fp, sp, pc}^
   45258:			; <UNDEFINED> instruction: 0xff60f7e2
   4525c:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
   45260:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   45264:	eorscc	pc, r0, sl, asr #17
   45268:	andcs	lr, sp, ip, asr r7
   4526c:	vaddw.s8	q9, <illegal reg q0.5>, d0
   45270:	addmi	r0, fp, #0
   45274:	addmi	fp, r2, #8, 30
   45278:	addhi	pc, sl, r0, asr #32
   4527c:			; <UNDEFINED> instruction: 0xf8dd6ce3
   45280:	mrrcne	0, 2, fp, r8, cr8
   45284:	ldrmi	sp, [fp, #89]	; 0x59
   45288:			; <UNDEFINED> instruction: 0x6d22d94f
   4528c:			; <UNDEFINED> instruction: 0xf0001c51
   45290:	ldrmi	r8, [r3, #133]	; 0x85
   45294:	addhi	pc, r2, r0, asr #1
   45298:	movwcs	r2, #574	; 0x23e
   4529c:			; <UNDEFINED> instruction: 0x2322e9cd
   452a0:	movwcc	r6, #7331	; 0x1ca3
   452a4:	ldr	r6, [r6, -r3, lsr #9]!
   452a8:			; <UNDEFINED> instruction: 0xf7e268e0
   452ac:	stmdacs	r0, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   452b0:	svcge	0x0031f43f
   452b4:			; <UNDEFINED> instruction: 0x4602497a
   452b8:	strcs	sl, [r9, #-2057]	; 0xfffff7f7
   452bc:			; <UNDEFINED> instruction: 0xf0044479
   452c0:	stmiavs	r1!, {r0, r2, r3, r5, fp, ip, sp, lr, pc}
   452c4:			; <UNDEFINED> instruction: 0x46304a77
   452c8:	blmi	1e116d4 <tcgetattr@plt+0x1e09f78>
   452cc:	ldrbtmi	r6, [sl], #-161	; 0xffffff5f
   452d0:	strcs	lr, [r0], #-2509	; 0xfffff633
   452d4:	bmi	1d964c8 <tcgetattr@plt+0x1d8ed6c>
   452d8:	ldrbtmi	r9, [sl], #-2313	; 0xfffff6f7
   452dc:			; <UNDEFINED> instruction: 0xf7f29502
   452e0:	stmdals	r9, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   452e4:	cdp	7, 1, cr15, cr8, cr1, {6}
   452e8:	stmiavs	r0!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   452ec:	ldc2l	7, cr15, [r8], #904	; 0x388
   452f0:	subsle	r2, r9, r0, lsl #16
   452f4:	strmi	r4, [r2], -lr, ror #18
   452f8:	ldrbtmi	sl, [r9], #-2057	; 0xfffff7f7
   452fc:			; <UNDEFINED> instruction: 0xf80ef004
   45300:	ldrtmi	r6, [r0], -r1, lsr #17
   45304:	strcs	r4, [r8, #-2667]	; 0xfffff595
   45308:	blmi	1b11714 <tcgetattr@plt+0x1b09fb8>
   4530c:	ldrbtmi	r6, [sl], #-161	; 0xffffff5f
   45310:	strcs	lr, [r0], #-2509	; 0xfffff633
   45314:	bmi	1a96508 <tcgetattr@plt+0x1a8edac>
   45318:	ldrbtmi	r9, [sl], #-2313	; 0xfffff6f7
   4531c:			; <UNDEFINED> instruction: 0xf7f29502
   45320:	stmdals	r9, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   45324:	ldcl	7, cr15, [r8, #772]!	; 0x304
   45328:	eorscs	lr, ip, #256901120	; 0xf500000
   4532c:	stmib	sp, {r8, r9, sp}^
   45330:	stcvs	3, cr2, [r3], #136	; 0x88
   45334:	strtvs	r3, [r3], #2817	; 0xb01
   45338:	stcvs	6, cr14, [r3, #-948]!	; 0xfffffc4c
   4533c:	andle	r1, r1, sl, asr ip
   45340:	adcle	r4, r9, #650117120	; 0x26c00000
   45344:	svceq	0x0000f1bb
   45348:			; <UNDEFINED> instruction: 0xf10bd015
   4534c:			; <UNDEFINED> instruction: 0xf1bb3bff
   45350:	andsle	r0, r0, r0, lsl #30
   45354:	ldrsbls	pc, [r8], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   45358:	svceq	0x0000f1b9
   4535c:	addshi	pc, r0, r0
   45360:	stclvs	6, cr4, [r1, #352]!	; 0x160
   45364:	cdp2	0, 13, cr15, cr4, cr5, {0}
   45368:	strmi	r6, [r3], #-3427	; 0xfffff29d
   4536c:	ldrmi	r4, [r9, #1667]	; 0x683
   45370:			; <UNDEFINED> instruction: 0xf109bf98
   45374:			; <UNDEFINED> instruction: 0xf10d3bff
   45378:	bge	407880 <tcgetattr@plt+0x400124>
   4537c:	strtmi	sl, [r8], -lr, lsl #18
   45380:			; <UNDEFINED> instruction: 0xf7ff464b
   45384:	stmdavs	fp!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
   45388:	subsle	r2, sp, r1, lsl #22
   4538c:	andsle	r2, ip, r2, lsl #22
   45390:			; <UNDEFINED> instruction: 0xf64f2200
   45394:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
   45398:	ldrt	r2, [ip], r2, lsr #6
   4539c:	bleq	140250 <tcgetattr@plt+0x138af4>
   453a0:	svceq	0x0000f1bb
   453a4:	ubfx	sp, r6, #3, #7
   453a8:	stmdage	r9, {r0, r2, r6, r8, fp, lr}
   453ac:			; <UNDEFINED> instruction: 0xf0034479
   453b0:			; <UNDEFINED> instruction: 0xe7a5ffb5
   453b4:	blcs	6bff4 <tcgetattr@plt+0x64898>
   453b8:	svcge	0x0032f43f
   453bc:	stmdage	r9, {r0, r6, r8, fp, lr}
   453c0:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
   453c4:			; <UNDEFINED> instruction: 0xffaaf003
   453c8:	blls	43f078 <tcgetattr@plt+0x43791c>
   453cc:	sbcsle	r2, pc, r0, lsl #22
   453d0:			; <UNDEFINED> instruction: 0xf7e268e0
   453d4:	blls	444bc0 <tcgetattr@plt+0x43d464>
   453d8:			; <UNDEFINED> instruction: 0xf8d3689b
   453dc:	andsls	r2, r0, #224	; 0xe0
   453e0:	stfvsp	f3, [r1, #-552]!	; 0xfffffdd8
   453e4:	strmi	r2, [r3], -r0
   453e8:	and	r4, r4, fp, lsl #9
   453ec:	eorcs	pc, r4, #13762560	; 0xd20000
   453f0:	cmplt	r2, r1, lsl #6
   453f4:	ldrmi	r4, [fp, #1592]	; 0x638
   453f8:	strdlt	sp, [r0, -r8]
   453fc:	stmiavs	r0!, {r4, r9, ip, pc}^
   45400:			; <UNDEFINED> instruction: 0xf7e217d3
   45404:	andcs	pc, sp, #17152	; 0x4300
   45408:	stmib	sp, {r8, r9, sp}^
   4540c:	strbt	r2, [r3], r2, lsr #6
   45410:	blcs	6c04c <tcgetattr@plt+0x648f0>
   45414:	svcge	0x0004f43f
   45418:	stmdage	r9, {r0, r1, r3, r5, r8, fp, lr}
   4541c:	ldrbtmi	r6, [r9], #-2138	; 0xfffff7a6
   45420:			; <UNDEFINED> instruction: 0xff7cf003
   45424:	stmdals	pc, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   45428:			; <UNDEFINED> instruction: 0xf43f2800
   4542c:	stmdbge	ip, {r0, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   45430:	cdp2	0, 0, cr15, cr8, cr2, {0}
   45434:			; <UNDEFINED> instruction: 0xf47f2800
   45438:	stmdbmi	r4!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   4543c:	bls	36f468 <tcgetattr@plt+0x367d0c>
   45440:			; <UNDEFINED> instruction: 0xf0034479
   45444:	strbt	pc, [fp], fp, ror #30	; <UNPREDICTABLE>
   45448:	blcs	6c088 <tcgetattr@plt+0x6492c>
   4544c:	stmiavs	r0!, {r5, r7, ip, lr, pc}^
   45450:			; <UNDEFINED> instruction: 0xf7e22700
   45454:	stmdals	lr, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   45458:	mvnscc	pc, pc, asr #32
   4545c:			; <UNDEFINED> instruction: 0xf0013078
   45460:	mulls	pc, r7, sp	; <UNPREDICTABLE>
   45464:			; <UNDEFINED> instruction: 0xe7ceb930
   45468:	stc2l	0, cr15, [r2, #-4]!
   4546c:	andls	r3, pc, r1, lsl #14
   45470:	sbcle	r2, r8, r0, lsl #16
   45474:	ldrbmi	r6, [fp], #-3427	; 0xfffff29d
   45478:	ldrhle	r4, [r5, #43]!	; 0x2b
   4547c:	ldr	r4, [lr, r2, lsl #12]!
   45480:	ldrb	r4, [r8, -fp, asr #13]!
   45484:	ldc	7, cr15, [r4, #772]!	; 0x304
   45488:	andeq	sp, r2, r4, lsr fp
   4548c:	andeq	r0, r0, r8, ror r3
   45490:	andeq	sp, r2, ip, ror #20
   45494:			; <UNDEFINED> instruction: 0xfffffa8b
   45498:			; <UNDEFINED> instruction: 0xfffffc5f
   4549c:	muleq	r0, ip, r8
   454a0:	strdeq	r5, [r1], -r4
   454a4:			; <UNDEFINED> instruction: 0xfffff9f3
   454a8:			; <UNDEFINED> instruction: 0xfffff671
   454ac:	andeq	r6, r0, r2, lsl #16
   454b0:	andeq	r5, r1, sl, asr #9
   454b4:			; <UNDEFINED> instruction: 0xfffff9b3
   454b8:			; <UNDEFINED> instruction: 0xfffffa11
   454bc:	andeq	r6, r0, r2, asr #15
   454c0:	andeq	r5, r1, r8, lsr #8
   454c4:	andeq	r5, r1, sl, asr #7
   454c8:	andeq	r5, r1, sl, asr r3
   454cc:	andeq	r5, r1, r0, ror #6
   454d0:	addlt	fp, r5, r0, lsr r5
   454d4:			; <UNDEFINED> instruction: 0xf8d46804
   454d8:			; <UNDEFINED> instruction: 0xb11441d4
   454dc:	addmi	r6, r5, #10813440	; 0xa50000
   454e0:	andlt	sp, r5, r1
   454e4:	strcs	fp, [r0, #-3376]	; 0xfffff2d0
   454e8:	movwcs	lr, #2509	; 0x9cd
   454ec:	strtmi	r4, [fp], -r0, lsr #12
   454f0:	strls	r4, [r2, #-1578]	; 0xfffff9d6
   454f4:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
   454f8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   454fc:	ldrsbtgt	pc, [r8], pc	; <UNPREDICTABLE>
   45500:	ldrblt	r4, [r0, #-1544]!	; 0xfffff9f8
   45504:	mcrmi	4, 1, r4, cr13, cr12, {7}
   45508:	blge	f1720 <tcgetattr@plt+0xe9fc4>
   4550c:	ldrmi	r4, [r5], -ip, lsl #12
   45510:			; <UNDEFINED> instruction: 0xf85c4669
   45514:	bge	9d534 <tcgetattr@plt+0x95dd8>
   45518:			; <UNDEFINED> instruction: 0x96036836
   4551c:	streq	pc, [r0], -pc, asr #32
   45520:	ldc2	7, cr15, [r6], #-1020	; 0xfffffc04
   45524:	blcs	df5b8 <tcgetattr@plt+0xd7e5c>
   45528:	blcs	139574 <tcgetattr@plt+0x131e18>
   4552c:	blcs	b95bc <tcgetattr@plt+0xb1e60>
   45530:	strcs	sp, [r0], #-21	; 0xffffffeb
   45534:	blmi	897dc4 <tcgetattr@plt+0x890668>
   45538:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4553c:	blls	11f5ac <tcgetattr@plt+0x117e50>
   45540:			; <UNDEFINED> instruction: 0xf04f405a
   45544:	teqle	r4, r0, lsl #6
   45548:	andlt	r4, r4, r0, lsr #12
   4554c:	blls	74b14 <tcgetattr@plt+0x6d3b8>
   45550:	rscle	r2, lr, r0, lsl #22
   45554:	blcs	6c160 <tcgetattr@plt+0x64a04>
   45558:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
   4555c:	blls	7d56c <tcgetattr@plt+0x75e10>
   45560:	rscle	r2, r6, r0, lsl #22
   45564:			; <UNDEFINED> instruction: 0x46296858
   45568:	stc	7, cr15, [r4], #-772	; 0xfffffcfc
   4556c:	svclt	0x00181e04
   45570:	ldrb	r2, [pc, r1, lsl #8]
   45574:	blcs	6c17c <tcgetattr@plt+0x64a20>
   45578:	blls	b98ec <tcgetattr@plt+0xb2190>
   4557c:	sbcsle	r2, r8, r0, lsl #22
   45580:	blcs	6c190 <tcgetattr@plt+0x64a34>
   45584:	mrcvs	0, 6, sp, cr8, cr5, {6}
   45588:	cmpeq	r8, r3, lsl #2	; <UNPREDICTABLE>
   4558c:			; <UNDEFINED> instruction: 0xf812f004
   45590:	stmdacs	r0, {r1, r2, r9, sl, lr}
   45594:	stmdavc	r3, {r0, r2, r3, r6, r7, ip, lr, pc}
   45598:	sbcle	r2, sl, r0, lsl #22
   4559c:			; <UNDEFINED> instruction: 0xf7c14629
   455a0:	strmi	lr, [r4], -sl, lsl #24
   455a4:	ldrtmi	r3, [r0], -r0, lsl #24
   455a8:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   455ac:	ldc	7, cr15, [r4], #772	; 0x304
   455b0:			; <UNDEFINED> instruction: 0xf7c1e7c0
   455b4:	svclt	0x0000ed1e
   455b8:	muleq	r2, r0, r6
   455bc:	andeq	r0, r0, r8, ror r3
   455c0:	andeq	sp, r2, ip, asr r6
   455c4:	svcmi	0x00f0e92d
   455c8:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   455cc:	strmi	r8, [r8], -r4, lsl #22
   455d0:			; <UNDEFINED> instruction: 0x77c4f8df
   455d4:			; <UNDEFINED> instruction: 0xf8df460d
   455d8:	ldrmi	r6, [r4], -r4, asr #15
   455dc:			; <UNDEFINED> instruction: 0x469b447f
   455e0:	ldmibpl	lr!, {r0, r5, r7, ip, sp, pc}
   455e4:	ldmdbge	r1, {r0, r1, r4, r8, r9, fp, sp, pc}
   455e8:	ldmdavs	r6!, {r1, r4, r9, fp, sp, pc}
   455ec:			; <UNDEFINED> instruction: 0xf04f961f
   455f0:			; <UNDEFINED> instruction: 0xf7ff0600
   455f4:	ldmdbls	r3, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   455f8:	sbfxcc	pc, pc, #17, #5
   455fc:	hvclt	5195	; 0x144b
   45600:	cdpcs	8, 0, cr6, cr2, cr14, {1}
   45604:	mcrcs	0, 0, sp, cr3, cr7, {0}
   45608:	teqhi	pc, r0	; <UNPREDICTABLE>
   4560c:			; <UNDEFINED> instruction: 0xf0002e01
   45610:			; <UNDEFINED> instruction: 0xf8df80a0
   45614:			; <UNDEFINED> instruction: 0xf8df2790
   45618:	ldrbtmi	r3, [sl], #-1924	; 0xfffff87c
   4561c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   45620:	subsmi	r9, sl, pc, lsl fp
   45624:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   45628:			; <UNDEFINED> instruction: 0x83b3f040
   4562c:	ldc	0, cr11, [sp], #132	; 0x84
   45630:	pop	{r2, r8, r9, fp, pc}
   45634:	stmdavs	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   45638:	ldmdals	r2, {r1, r2, r4, r8, sl, fp, sp, pc}
   4563c:	movwls	r9, #18705	; 0x4911
   45640:	ldmvs	r3, {r7, fp, sp, lr}^
   45644:			; <UNDEFINED> instruction: 0xa010f8d2
   45648:	movwls	r9, #38149	; 0x9505
   4564c:	ldrdhi	pc, [r4], r1
   45650:			; <UNDEFINED> instruction: 0xf0029006
   45654:	blls	184ae0 <tcgetattr@plt+0x17d384>
   45658:			; <UNDEFINED> instruction: 0xf8df46ac
   4565c:	ldmpl	sp, {r2, r3, r6, r8, r9, sl, sp}
   45660:	abseqs	f7, f5
   45664:	strmi	r9, [r7], -r4, lsl #10
   45668:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
   4566c:	stcne	8, cr15, [ip], {85}	; 0x55
   45670:			; <UNDEFINED> instruction: 0xf8554666
   45674:			; <UNDEFINED> instruction: 0xf10c2c08
   45678:			; <UNDEFINED> instruction: 0xf8550c10
   4567c:	ldrbmi	r3, [r5, #-3076]!	; 0xfffff3fc
   45680:	mvnsle	ip, pc, lsl #12
   45684:			; <UNDEFINED> instruction: 0xf8df6828
   45688:			; <UNDEFINED> instruction: 0xf8cc1724
   4568c:	ldrbtmi	r0, [r9], #-0
   45690:			; <UNDEFINED> instruction: 0xf7e54640
   45694:			; <UNDEFINED> instruction: 0xf8dffaa9
   45698:	ldrbtmi	r1, [r9], #-1816	; 0xfffff8e8
   4569c:	strbmi	r4, [r0], -r3, lsl #12
   456a0:			; <UNDEFINED> instruction: 0xf7e5930a
   456a4:	ldrtmi	pc, [r9], -r1, lsr #21	; <UNPREDICTABLE>
   456a8:	ldrbmi	r4, [r8], -r3, lsl #12
   456ac:			; <UNDEFINED> instruction: 0xf005930b
   456b0:	blls	204b74 <tcgetattr@plt+0x1fd418>
   456b4:	ldrdvs	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   456b8:			; <UNDEFINED> instruction: 0x46302817
   456bc:	tsthi	r2, r0, asr #4	; <UNPREDICTABLE>
   456c0:	tstcs	r0, sl, lsr r6
   456c4:			; <UNDEFINED> instruction: 0xf0002e00
   456c8:	blls	1e6428 <tcgetattr@plt+0x1deccc>
   456cc:	ldrsbpl	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   456d0:	and	r2, r3, r0, lsl #6
   456d4:	eoreq	pc, r4, #208, 16	; 0xd00000
   456d8:	tstlt	r8, r1, lsl #6
   456dc:	mvnsle	r4, r5, lsl #5
   456e0:	vqsub.s8	d20, d16, d10
   456e4:	strcs	r8, [r0, #-775]	; 0xfffffcf9
   456e8:	strtmi	r4, [fp], -ip, lsl #13
   456ec:			; <UNDEFINED> instruction: 0xf8d94696
   456f0:	adcmi	r0, r8, #72	; 0x48
   456f4:			; <UNDEFINED> instruction: 0xf8c9bfbc
   456f8:	strtmi	r5, [r8], -r8, asr #32
   456fc:	vrshl.u8	q2, q8, q0
   45700:	strmi	r8, [r2], #-441	; 0xfffffe47
   45704:	bne	fefa9f2c <tcgetattr@plt+0xfefa27d0>
   45708:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   4570c:	movwls	r1, #30747	; 0x781b
   45710:	svclt	0x0015462b
   45714:	tstcs	r0, r9, lsr #12
   45718:	andcs	r2, r0, #268435456	; 0x10000000
   4571c:			; <UNDEFINED> instruction: 0xf0002900
   45720:			; <UNDEFINED> instruction: 0xf1bb81b4
   45724:	vmax.f32	d0, d0, d6
   45728:	ldrbmi	r8, [r3, #221]!	; 0xdd
   4572c:	svcge	0x0071f4ff
   45730:			; <UNDEFINED> instruction: 0x46584671
   45734:	cdp2	0, 1, cr15, cr10, cr5, {0}
   45738:	mvnscc	pc, #79	; 0x4f
   4573c:	subcc	pc, ip, r9, asr #17
   45740:	movwls	r2, #49920	; 0xc300
   45744:	smlabbls	sp, r0, r6, r4
   45748:	mvnscc	pc, #79	; 0x4f
   4574c:	subscc	pc, r0, r9, asr #17
   45750:	movwls	lr, #16666	; 0x411a
   45754:	blls	4b0bb4 <tcgetattr@plt+0x4a9458>
   45758:			; <UNDEFINED> instruction: 0xf1036862
   4575c:	strls	r0, [r5, #-2168]	; 0xfffff788
   45760:			; <UNDEFINED> instruction: 0xf8d3930a
   45764:	strbmi	r3, [r0], -r4, lsl #1
   45768:	bcc	480f90 <tcgetattr@plt+0x479834>
   4576c:	movwls	r6, #47315	; 0xb8d3
   45770:			; <UNDEFINED> instruction: 0xee086913
   45774:			; <UNDEFINED> instruction: 0xf0013a90
   45778:	blls	1855dc <tcgetattr@plt+0x17de80>
   4577c:			; <UNDEFINED> instruction: 0xf8df46ac
   45780:	ldmpl	sp, {r3, r5, r9, sl, sp}
   45784:	abseqs	f7, f5
   45788:	strmi	r9, [r2], r4, lsl #10
   4578c:	ldrcc	r6, [r0, #-2088]	; 0xfffff7d8
   45790:	stcne	8, cr15, [ip], {85}	; 0x55
   45794:			; <UNDEFINED> instruction: 0xf8554667
   45798:			; <UNDEFINED> instruction: 0xf10c2c08
   4579c:			; <UNDEFINED> instruction: 0xf8550c10
   457a0:	ldrbmi	r3, [r5, #-3076]!	; 0xfffff3fc
   457a4:	mvnsle	ip, pc, lsl #14
   457a8:			; <UNDEFINED> instruction: 0xf8df6828
   457ac:			; <UNDEFINED> instruction: 0xf8cc1608
   457b0:	ldrbtmi	r0, [r9], #-0
   457b4:	beq	48101c <tcgetattr@plt+0x4798c0>
   457b8:	blx	603754 <tcgetattr@plt+0x5fbff8>
   457bc:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   457c0:			; <UNDEFINED> instruction: 0x46034479
   457c4:	beq	48102c <tcgetattr@plt+0x4798d0>
   457c8:			; <UNDEFINED> instruction: 0xf7e5930c
   457cc:	ldrbmi	pc, [r1], -sp, lsl #20	; <UNPREDICTABLE>
   457d0:	ldrbmi	r4, [r8], -r3, lsl #12
   457d4:			; <UNDEFINED> instruction: 0xf005930d
   457d8:	ldmdacs	r7, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   457dc:			; <UNDEFINED> instruction: 0xf04fd95d
   457e0:			; <UNDEFINED> instruction: 0x464031ff
   457e4:	blx	ff5817f2 <tcgetattr@plt+0xff57a096>
   457e8:			; <UNDEFINED> instruction: 0xf0002800
   457ec:	ldrbmi	r8, [r6], -sl, asr #5
   457f0:	strcs	r2, [r0, -r0, lsl #10]
   457f4:	bmi	48101c <tcgetattr@plt+0x4798c0>
   457f8:			; <UNDEFINED> instruction: 0x462f463c
   457fc:	and	r9, r3, sl, lsl #26
   45800:			; <UNDEFINED> instruction: 0xf0013401
   45804:			; <UNDEFINED> instruction: 0xb110fb95
   45808:	addmi	r6, r3, #3760	; 0xeb0
   4580c:			; <UNDEFINED> instruction: 0x463dd1f8
   45810:	adcsmi	r4, lr, #40894464	; 0x2700000
   45814:	bmi	48107c <tcgetattr@plt+0x479920>
   45818:	rsbshi	pc, r6, #64, 4
   4581c:	strtmi	r2, [sl], -r0
   45820:	ldrtmi	r4, [r7], -r1, lsl #12
   45824:	ldrdcc	pc, [r8], #-137	; 0xffffff77
   45828:	svclt	0x00bc4283
   4582c:	subeq	pc, r8, r9, asr #17
   45830:	addsmi	r4, r3, #3145728	; 0x300000
   45834:	eorshi	pc, r5, #0, 6
   45838:	andls	r1, r9, #15859712	; 0xf20000
   4583c:			; <UNDEFINED> instruction: 0x0602ebba
   45840:			; <UNDEFINED> instruction: 0x2601bf18
   45844:	ldrtmi	r1, [r2], -fp, asr #17
   45848:	svclt	0x00159308
   4584c:	tstcs	r0, r1, lsr r6
   45850:	movwcs	r2, #769	; 0x301
   45854:			; <UNDEFINED> instruction: 0xf0002900
   45858:			; <UNDEFINED> instruction: 0xf1bb8230
   4585c:	vmax.f32	d0, d0, d6
   45860:	ldrmi	r8, [fp, #306]!	; 0x132
   45864:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {7}
   45868:			; <UNDEFINED> instruction: 0x46584639
   4586c:	ldc2l	0, cr15, [lr, #-20]!	; 0xffffffec
   45870:	mvnscc	pc, #79	; 0x4f
   45874:	subcc	pc, ip, r9, asr #17
   45878:	movwls	r2, #58112	; 0xe300
   4587c:	tstls	pc, r6
   45880:	mvnscc	pc, #79	; 0x4f
   45884:	subscc	pc, r0, r9, asr #17
   45888:	blls	bfde50 <tcgetattr@plt+0xbf66f4>
   4588c:	lslvc	pc, r1, #10	; <UNPREDICTABLE>
   45890:			; <UNDEFINED> instruction: 0x4620465a
   45894:	ldc2	7, cr15, [lr], {234}	; 0xea
   45898:			; <UNDEFINED> instruction: 0xf1bbe6bb
   4589c:	vrecps.f32	d16, d0, d7
   458a0:			; <UNDEFINED> instruction: 0xf04f824a
   458a4:			; <UNDEFINED> instruction: 0x464031ff
   458a8:	blx	1d018b6 <tcgetattr@plt+0x1cfa15a>
   458ac:	strtcs	pc, [fp], sl, asr #12
   458b0:	strtcs	pc, [sl], sl, asr #13
   458b4:	strcc	pc, [fp], -r6, lsr #23
   458b8:	bl	feac7d98 <tcgetattr@plt+0xfeac063c>
   458bc:	stmdacs	r0, {r1, r2, r8, sl}
   458c0:			; <UNDEFINED> instruction: 0xe7abd197
   458c4:	svceq	0x0017f1bb
   458c8:	eorhi	pc, r9, #64, 4
   458cc:	adccs	pc, fp, #77594624	; 0x4a00000
   458d0:	adccs	pc, sl, #211812352	; 0xca00000
   458d4:	andcc	pc, fp, #165888	; 0x28800
   458d8:	bne	fee87d28 <tcgetattr@plt+0xfee805cc>
   458dc:			; <UNDEFINED> instruction: 0xf47f2e00
   458e0:			; <UNDEFINED> instruction: 0xe700aef4
   458e4:	andeq	pc, r6, fp, lsr #3
   458e8:			; <UNDEFINED> instruction: 0xf4ff4570
   458ec:			; <UNDEFINED> instruction: 0x4671ae92
   458f0:			; <UNDEFINED> instruction: 0xf0052501
   458f4:			; <UNDEFINED> instruction: 0x4680fd3b
   458f8:	mvflse	f1, #5.0
   458fc:	ldrbmi	r2, [r2], -r0, lsl #6
   45900:	ldcne	6, cr4, [r1], #128	; 0x80
   45904:	subne	pc, ip, r9, asr #17
   45908:			; <UNDEFINED> instruction: 0xf89ef7e9
   4590c:	ldrmi	r2, [sl], -r0, lsl #6
   45910:	strtmi	r9, [r0], -lr, lsr #18
   45914:	strls	r2, [ip, -r1, lsl #14]
   45918:			; <UNDEFINED> instruction: 0xf8b2f7ea
   4591c:	ldrtmi	r9, [r1], -lr, lsr #20
   45920:	movwcs	r4, #1568	; 0x620
   45924:	subseq	lr, r2, #10240	; 0x2800
   45928:			; <UNDEFINED> instruction: 0xf88ef7e9
   4592c:	strcs	pc, [ip], #2271	; 0x8df
   45930:	strtmi	r9, [r0], -r4, lsl #18
   45934:			; <UNDEFINED> instruction: 0xf7ea447a
   45938:	vstrcs	d15, [r0, #-412]	; 0xfffffe64
   4593c:	andshi	pc, r7, #0
   45940:	ldrbmi	r9, [r2], -r9, lsl #22
   45944:	ldrmi	r4, [fp], #1568	; 0x620
   45948:			; <UNDEFINED> instruction: 0xf1ab2300
   4594c:			; <UNDEFINED> instruction: 0xf8c90103
   45950:			; <UNDEFINED> instruction: 0xf7e91050
   45954:	movwcs	pc, #2169	; 0x879	; <UNPREDICTABLE>
   45958:	stmdbls	lr!, {r1, r3, r4, r9, sl, lr}
   4595c:			; <UNDEFINED> instruction: 0xf7ea4620
   45960:	bls	c03ba4 <tcgetattr@plt+0xbfc448>
   45964:			; <UNDEFINED> instruction: 0xf10b2300
   45968:			; <UNDEFINED> instruction: 0x462031ff
   4596c:	subseq	lr, r2, #10240	; 0x2800
   45970:			; <UNDEFINED> instruction: 0xf86af7e9
   45974:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   45978:	strtmi	r9, [r0], -r4, lsl #18
   4597c:			; <UNDEFINED> instruction: 0xf7ea447a
   45980:	blls	204694 <tcgetattr@plt+0x1fcf38>
   45984:	ldrdvs	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   45988:	bls	22c5b0 <tcgetattr@plt+0x224e54>
   4598c:			; <UNDEFINED> instruction: 0xf583fab3
   45990:	subshi	pc, ip, r9, asr #17
   45994:	stmib	r9, {r0, r2, r3, r5, r6, r8, fp}^
   45998:	mcrcs	3, 0, r2, cr0, cr5, {0}
   4599c:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   459a0:			; <UNDEFINED> instruction: 0xf47f2d00
   459a4:			; <UNDEFINED> instruction: 0xf8dfae36
   459a8:	ssatmi	r2, #10, ip, lsl #8
   459ac:	movwls	r3, #19201	; 0x4b01
   459b0:	mcr	4, 0, r4, cr8, cr10, {3}
   459b4:	blls	2101fc <tcgetattr@plt+0x208aa0>
   459b8:	ldmdale	r2, {r0, r1, r3, r5, r7, r9, lr}^
   459bc:	ldmib	sp, {r1, r2, r8, r9, fp, ip, pc}^
   459c0:	blx	28a1f2 <tcgetattr@plt+0x282a96>
   459c4:			; <UNDEFINED> instruction: 0xf8d3f708
   459c8:	adcsmi	r3, r3, #216	; 0xd8
   459cc:			; <UNDEFINED> instruction: 0x460abf18
   459d0:	andsls	r9, ip, #12, 22	; 0x3000
   459d4:	strcc	fp, [r3, -r3, lsl #2]
   459d8:	ldrbmi	r9, [r2], -r4, lsl #22
   459dc:	adcmi	r4, fp, #32, 12	; 0x2000000
   459e0:			; <UNDEFINED> instruction: 0xf108bf12
   459e4:	blls	3949e8 <tcgetattr@plt+0x38d28c>
   459e8:	bleq	140610 <tcgetattr@plt+0x138eb4>
   459ec:	ldrmi	r9, [pc], #-2825	; 459f4 <tcgetattr@plt+0x3e298>
   459f0:	ldrtmi	r2, [r9], -r0, lsl #6
   459f4:			; <UNDEFINED> instruction: 0xf828f7e9
   459f8:	blls	bd7368 <tcgetattr@plt+0xbcfc0c>
   459fc:	lslvc	pc, r6, #10	; <UNPREDICTABLE>
   45a00:			; <UNDEFINED> instruction: 0xf7ea4620
   45a04:	ldmdbge	r4, {r0, r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   45a08:			; <UNDEFINED> instruction: 0xf0024630
   45a0c:	bls	584680 <tcgetattr@plt+0x57cf24>
   45a10:	strtmi	fp, [sl], -r8, lsl #2
   45a14:	mrc	5, 0, r9, cr8, cr4, {0}
   45a18:	ldmdage	r5, {r4, r9, fp, ip}
   45a1c:	ldc2l	0, cr15, [lr], #-12
   45a20:	blls	1abe7c <tcgetattr@plt+0x1a4720>
   45a24:	bls	bd72ac <tcgetattr@plt+0xbcfb50>
   45a28:	ldrtmi	r9, [r9], -r2, lsl #2
   45a2c:	strbmi	r9, [r3], -r1, lsl #6
   45a30:	ldrbmi	r9, [r2], -r0, lsl #4
   45a34:			; <UNDEFINED> instruction: 0xffc6f7fe
   45a38:			; <UNDEFINED> instruction: 0xf7c19815
   45a3c:	blls	1803fc <tcgetattr@plt+0x178ca0>
   45a40:	andle	r4, ip, fp, lsr #5
   45a44:	tsteq	fp, r7, lsl #22
   45a48:	ldrbmi	r2, [r2], -r0, lsl #6
   45a4c:			; <UNDEFINED> instruction: 0xf7e84620
   45a50:	movwcs	pc, #4091	; 0xffb	; <UNPREDICTABLE>
   45a54:	ldrmi	r9, [sl], -lr, lsr #18
   45a58:			; <UNDEFINED> instruction: 0xf7ea4620
   45a5c:			; <UNDEFINED> instruction: 0xf109f811
   45a60:			; <UNDEFINED> instruction: 0xf8d60901
   45a64:	strcc	r6, [r1, #-548]	; 0xfffffddc
   45a68:	vmlacs.f64	d9, d0, d8
   45a6c:	adcmi	fp, fp, #24, 30	; 0x60
   45a70:	strb	sp, [lr, #417]	; 0x1a1
   45a74:			; <UNDEFINED> instruction: 0xf04f185b
   45a78:	movwls	r0, #29952	; 0x7500
   45a7c:	svclt	0x0014462b
   45a80:	strtmi	r2, [sl], -r1, lsl #4
   45a84:	subgt	pc, r8, r9, asr #17
   45a88:	tstmi	r3, #8, 14	; 0x200000
   45a8c:	mcrge	4, 2, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
   45a90:	svceq	0x0003f1bb
   45a94:	mcrge	6, 2, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   45a98:	streq	pc, [r3], -fp, lsr #3
   45a9c:			; <UNDEFINED> instruction: 0x46774671
   45aa0:			; <UNDEFINED> instruction: 0xf0054630
   45aa4:	adcsmi	pc, lr, #25344	; 0x6300
   45aa8:	smlabbls	sp, r0, r6, r4
   45aac:	cfldrsge	mvf15, [r1, #1020]!	; 0x3fc
   45ab0:	blcs	6c6d4 <tcgetattr@plt+0x64f78>
   45ab4:	svcge	0x0021f47f
   45ab8:	movwls	r9, #51975	; 0xcb07
   45abc:	mvnscc	pc, #79	; 0x4f
   45ac0:	subcc	pc, ip, r9, asr #17
   45ac4:			; <UNDEFINED> instruction: 0xf1abe739
   45ac8:	adcsmi	r0, r8, #6
   45acc:	cfstrsge	mvf15, [r1, #1020]!	; 0x3fc
   45ad0:			; <UNDEFINED> instruction: 0x26014639
   45ad4:	mcrr2	0, 0, pc, sl, cr5	; <UNPREDICTABLE>
   45ad8:	tstls	pc, r6
   45adc:	bge	fe481344 <tcgetattr@plt+0xfe479be8>
   45ae0:	stcls	3, cr2, [fp, #-0]
   45ae4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx0
   45ae8:			; <UNDEFINED> instruction: 0x27012a90
   45aec:			; <UNDEFINED> instruction: 0xf8c91ca9
   45af0:			; <UNDEFINED> instruction: 0xf7e8104c
   45af4:	movwcs	pc, #4009	; 0xfa9	; <UNPREDICTABLE>
   45af8:	stmdbls	lr!, {r1, r3, r4, r9, sl, lr}
   45afc:	strls	r4, [lr, -r0, lsr #12]
   45b00:			; <UNDEFINED> instruction: 0xffbef7e9
   45b04:	strtmi	r9, [r0], -lr, lsr #18
   45b08:	bl	2ce710 <tcgetattr@plt+0x2c6fb4>
   45b0c:			; <UNDEFINED> instruction: 0x46290251
   45b10:			; <UNDEFINED> instruction: 0xff9af7e8
   45b14:	stmdbls	r4, {r2, r3, r5, r7, r9, fp, lr}
   45b18:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   45b1c:	blx	1d83acc <tcgetattr@plt+0x1d7c370>
   45b20:			; <UNDEFINED> instruction: 0xf43f2e00
   45b24:	cdp	14, 1, cr10, cr8, cr13, {5}
   45b28:			; <UNDEFINED> instruction: 0x46205a90
   45b2c:	vnmls.f64	d9, d8, d11
   45b30:	ldrmi	r2, [fp], #2704	; 0xa90
   45b34:			; <UNDEFINED> instruction: 0xf1ab2300
   45b38:			; <UNDEFINED> instruction: 0xf8c90103
   45b3c:			; <UNDEFINED> instruction: 0xf7e81050
   45b40:	movwcs	pc, #3971	; 0xf83	; <UNPREDICTABLE>
   45b44:	stmdbls	lr!, {r1, r3, r4, r9, sl, lr}
   45b48:			; <UNDEFINED> instruction: 0xf7e94620
   45b4c:	stmdals	lr!, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   45b50:	mvnscc	pc, fp, lsl #2
   45b54:	bl	18e75c <tcgetattr@plt+0x187000>
   45b58:			; <UNDEFINED> instruction: 0x46200250
   45b5c:			; <UNDEFINED> instruction: 0xff74f7e8
   45b60:	stmdbls	r4, {r1, r3, r4, r7, r9, fp, lr}
   45b64:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   45b68:	blx	1403b18 <tcgetattr@plt+0x13fc3bc>
   45b6c:	strbmi	r9, [r0], -r8, lsl #22
   45b70:			; <UNDEFINED> instruction: 0xf04f9f09
   45b74:			; <UNDEFINED> instruction: 0xf8c931ff
   45b78:	blls	1d1cd0 <tcgetattr@plt+0x1ca574>
   45b7c:	subsvc	pc, r8, r9, asr #17
   45b80:	subscc	pc, ip, r9, asr #17
   45b84:	blx	181b90 <tcgetattr@plt+0x17a434>
   45b88:			; <UNDEFINED> instruction: 0xf680fab0
   45b8c:	ldmdbeq	r6!, {r0, r2, r9, sl, lr}^
   45b90:	svclt	0x00082f00
   45b94:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx1
   45b98:	cfldrsge	mvf15, [fp, #-508]!	; 0xfffffe04
   45b9c:	vaddne.f32	s9, s23, s24
   45ba0:	bge	fe481408 <tcgetattr@plt+0xfe479cac>
   45ba4:	movwls	r4, #29818	; 0x747a
   45ba8:	cfmadd32	mvax0, mvfx9, mvfx8, mvfx4
   45bac:	bmi	fe2903f4 <tcgetattr@plt+0xfe288c98>
   45bb0:	mcr	4, 0, r4, cr9, cr10, {3}
   45bb4:	eor	r2, ip, r0, lsl sl
   45bb8:	strbmi	r9, [r3], -r5, lsl #20
   45bbc:	strtmi	r9, [r0], -lr, lsr #18
   45bc0:	andls	pc, r8, sp, asr #17
   45bc4:	ldrbmi	r9, [r2], -r1, lsl #4
   45bc8:	ldrtmi	r9, [r9], -r0, lsl #2
   45bcc:	mrc2	7, 7, pc, cr10, cr14, {7}
   45bd0:			; <UNDEFINED> instruction: 0xf7c19815
   45bd4:	blls	240264 <tcgetattr@plt+0x238b08>
   45bd8:			; <UNDEFINED> instruction: 0xd00c42b3
   45bdc:	tsteq	r8, r7, lsl #22
   45be0:	ldrbmi	r2, [r2], -r0, lsl #6
   45be4:			; <UNDEFINED> instruction: 0xf7e84620
   45be8:	movwcs	pc, #3887	; 0xf2f	; <UNPREDICTABLE>
   45bec:	ldrmi	r9, [sl], -lr, lsr #18
   45bf0:			; <UNDEFINED> instruction: 0xf7e94620
   45bf4:	blls	185910 <tcgetattr@plt+0x17e1b4>
   45bf8:	movwls	r3, #17153	; 0x4301
   45bfc:	strcc	r4, [r1], -r8, lsr #12
   45c00:			; <UNDEFINED> instruction: 0xf996f001
   45c04:	adcsmi	r9, r3, #9216	; 0x2400
   45c08:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   45c0c:			; <UNDEFINED> instruction: 0xf43f4605
   45c10:	blls	271018 <tcgetattr@plt+0x2698bc>
   45c14:	ldmle	r1!, {r0, r1, r4, r5, r7, r9, lr}^
   45c18:	ldmib	sp, {r1, r3, r8, r9, fp, ip, pc}^
   45c1c:			; <UNDEFINED> instruction: 0xf8d5120c
   45c20:	cdpvs	0, 13, cr9, cr11, cr8, {0}
   45c24:	svclt	0x001842ab
   45c28:	blls	157458 <tcgetattr@plt+0x14fcfc>
   45c2c:	bls	1ea4a4 <tcgetattr@plt+0x1e2d48>
   45c30:			; <UNDEFINED> instruction: 0xf702fb03
   45c34:	tstlt	r3, lr, lsl #22
   45c38:	blls	21384c <tcgetattr@plt+0x20c0f0>
   45c3c:			; <UNDEFINED> instruction: 0xf10d4620
   45c40:	adcsmi	r0, r3, #84, 22	; 0x15000
   45c44:	svclt	0x000a9b06
   45c48:			; <UNDEFINED> instruction: 0xf1039a0f
   45c4c:	bl	114050 <tcgetattr@plt+0x10c8f4>
   45c50:	blls	307c60 <tcgetattr@plt+0x300504>
   45c54:	ldrmi	r4, [pc], #-1618	; 45c5c <tcgetattr@plt+0x3e500>
   45c58:	ldrtmi	r2, [r9], -r0, lsl #6
   45c5c:	cdp2	7, 15, cr15, cr4, cr8, {7}
   45c60:	ldrsbne	pc, [r8], #137	; 0x89	; <UNPREDICTABLE>
   45c64:	strbmi	r9, [r2], -lr, lsr #22
   45c68:	lslvc	pc, r1, #10	; <UNPREDICTABLE>
   45c6c:			; <UNDEFINED> instruction: 0xf7ea4620
   45c70:			; <UNDEFINED> instruction: 0xf8d9fab1
   45c74:	cdp	0, 1, cr3, cr8, cr4, {0}
   45c78:			; <UNDEFINED> instruction: 0x46581a10
   45c7c:			; <UNDEFINED> instruction: 0xf003682a
   45c80:			; <UNDEFINED> instruction: 0xf8ddfb4d
   45c84:			; <UNDEFINED> instruction: 0x46489054
   45c88:	bl	1783b94 <tcgetattr@plt+0x177c438>
   45c8c:	addsle	r4, r3, #128, 10	; 0x20000000
   45c90:	bne	4814fc <tcgetattr@plt+0x479da0>
   45c94:	stmdavs	sl!, {r3, r4, r6, r9, sl, lr}
   45c98:	blx	1081cae <tcgetattr@plt+0x107a552>
   45c9c:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   45ca0:	stmdbne	fp, {r1, r3, r7, r8, r9, sl, sp, lr, pc}^
   45ca4:	streq	pc, [r0], -pc, asr #32
   45ca8:			; <UNDEFINED> instruction: 0xf8c99308
   45cac:	svclt	0x00142048
   45cb0:	ldrtmi	r2, [r3], -r1, lsl #6
   45cb4:			; <UNDEFINED> instruction: 0xf8cd4632
   45cb8:	tstmi	r3, #36	; 0x24
   45cbc:	cfldrdge	mvd15, [r1, #252]	; 0xfc
   45cc0:	svceq	0x0003f1bb
   45cc4:	stclge	6, cr15, [sp, #508]	; 0x1fc
   45cc8:	streq	pc, [r3, #-427]	; 0xfffffe55
   45ccc:			; <UNDEFINED> instruction: 0x46284639
   45cd0:	blx	1381cee <tcgetattr@plt+0x137a592>
   45cd4:			; <UNDEFINED> instruction: 0x900642bd
   45cd8:			; <UNDEFINED> instruction: 0xf4ff910f
   45cdc:	blls	270f4c <tcgetattr@plt+0x2697f0>
   45ce0:			; <UNDEFINED> instruction: 0xf47f2b00
   45ce4:	blls	2718d8 <tcgetattr@plt+0x26a17c>
   45ce8:			; <UNDEFINED> instruction: 0xf04f930e
   45cec:			; <UNDEFINED> instruction: 0xf8c933ff
   45cf0:	ldr	r3, [r5, -ip, asr #32]
   45cf4:	eorle	r4, ip, #-1342177272	; 0xb0000008
   45cf8:	cmpeq	r2, #166912	; 0x28c00
   45cfc:	ldrmi	r4, [sl], #-1686	; 0xfffff96a
   45d00:	bne	fee9667c <tcgetattr@plt+0xfee8ef20>
   45d04:	ldrbt	r4, [r2], #1676	; 0x68c
   45d08:	eorle	r4, r9, #-268435446	; 0xf000000a
   45d0c:	cmpeq	r6, r7, lsr #23
   45d10:	strmi	r4, [lr], #-1591	; 0xfffff9c9
   45d14:	bl	fead663c <tcgetattr@plt+0xfeaceee0>
   45d18:	strtmi	r0, [sl], -r6, lsl #10
   45d1c:	cdpne	5, 7, cr14, cr9, cr2, {4}
   45d20:	cdpcs	2, 0, cr2, cr0, cr1, {0}
   45d24:	cfldrdge	mvd15, [r1], {127}	; 0x7f
   45d28:	strmi	r2, [ip], r1, lsl #6
   45d2c:			; <UNDEFINED> instruction: 0x461a469e
   45d30:			; <UNDEFINED> instruction: 0x46334635
   45d34:			; <UNDEFINED> instruction: 0xf04fe4db
   45d38:			; <UNDEFINED> instruction: 0x464031ff
   45d3c:			; <UNDEFINED> instruction: 0xf928f001
   45d40:	ldrbcc	pc, [pc, #266]!	; 45e52 <tcgetattr@plt+0x3e6f6>	; <UNPREDICTABLE>
   45d44:	strtmi	r2, [sl], -r1, lsl #14
   45d48:	stmdacs	r0, {r0, r9, sl, lr}
   45d4c:	cfldrdge	mvd15, [r1, #-508]	; 0xfffffe04
   45d50:	submi	lr, sp, #104, 10	; 0x1a000000
   45d54:	tstcs	r0, fp, lsl #12
   45d58:	pkhbtmi	r4, ip, r6, lsl #13
   45d5c:	strb	r4, [r6], #1594	; 0x63a
   45d60:	strtmi	r4, [r9], -r8, ror #4
   45d64:	ldrtmi	r2, [r7], -r0, lsl #10
   45d68:	ldrbmi	r4, [r6], -sl, lsr #12
   45d6c:	blls	1ff2dc <tcgetattr@plt+0x1f7b80>
   45d70:	ldrdvs	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   45d74:	ldrtmi	lr, [r9], -r8, ror #9
   45d78:	rscle	r2, sl, r0, lsl #30
   45d7c:			; <UNDEFINED> instruction: 0x4631463a
   45d80:			; <UNDEFINED> instruction: 0x4655e4b1
   45d84:			; <UNDEFINED> instruction: 0xf1ba4656
   45d88:	rscle	r0, r9, r0, lsl #30
   45d8c:	ldrbmi	r4, [r6], -r5, lsl #12
   45d90:			; <UNDEFINED> instruction: 0xf7c1e544
   45d94:	svclt	0x0000e92e
   45d98:			; <UNDEFINED> instruction: 0x0002d5b8
   45d9c:	andeq	r0, r0, r8, ror r3
   45da0:	muleq	r2, r8, r5
   45da4:	andeq	sp, r2, sl, ror r5
   45da8:	andeq	r0, r0, r4, asr #6
   45dac:	andeq	r6, r0, lr, asr ip
   45db0:	andeq	r6, r0, sl, ror #24
   45db4:	andeq	r6, r0, sl, lsr fp
   45db8:	andeq	r6, r0, r4, asr #22
   45dbc:	andeq	sl, r0, r4, asr lr
   45dc0:	andeq	sl, r0, r0, lsl lr
   45dc4:	andeq	r4, r1, r8, lsr lr
   45dc8:	andeq	sl, r0, lr, ror #24
   45dcc:	andeq	sl, r0, r6, lsr #24
   45dd0:	andeq	r4, r1, ip, lsr ip
   45dd4:	andeq	r4, r1, r8, lsr ip
   45dd8:			; <UNDEFINED> instruction: 0x460cb5f8
   45ddc:	strmi	r6, [r6], -r9, lsl #16
   45de0:	stmdavs	r0, {r2, r9, sp}
   45de4:			; <UNDEFINED> instruction: 0xf0033101
   45de8:	stmdavs	r7!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   45dec:	ldfnee	f2, [fp], #-64	; 0xffffffc0
   45df0:			; <UNDEFINED> instruction: 0x46056030
   45df4:	andcs	r6, r1, r3, lsr #32
   45df8:	blx	501e0c <tcgetattr@plt+0x4fa6b0>
   45dfc:	eoreq	pc, r7, r5, asr #16
   45e00:	svclt	0x0000bdf8
   45e04:	svcmi	0x00f0e92d
   45e08:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   45e0c:	strcs	r8, [r0], #-2828	; 0xfffff4f4
   45e10:			; <UNDEFINED> instruction: 0xf8df6b00
   45e14:	addslt	r7, fp, r0, asr #10
   45e18:	andsls	r4, r5, #2130706432	; 0x7f000000
   45e1c:	ldrcs	pc, [r8, #-2271]!	; 0xfffff721
   45e20:			; <UNDEFINED> instruction: 0xf8df930c
   45e24:	ldrbtmi	r3, [sl], #-1336	; 0xfffffac8
   45e28:	ldmpl	r3, {r1, r2, r3, r8, ip, pc}^
   45e2c:	tstls	r9, #1769472	; 0x1b0000
   45e30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   45e34:			; <UNDEFINED> instruction: 0xff8cf7ef
   45e38:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   45e3c:	cmplt	r3, r6, lsl #12
   45e40:			; <UNDEFINED> instruction: 0x301cf8da
   45e44:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   45e48:			; <UNDEFINED> instruction: 0xf7c13401
   45e4c:			; <UNDEFINED> instruction: 0xf8dae866
   45e50:	adcmi	r3, r3, #32
   45e54:			; <UNDEFINED> instruction: 0xf8dad8f4
   45e58:	strcs	r0, [r0, #-28]	; 0xffffffe4
   45e5c:	ldmda	ip, {r0, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   45e60:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   45e64:	andspl	pc, ip, sl, asr #17
   45e68:	mvnscc	pc, pc, asr #32
   45e6c:	eorpl	pc, r0, sl, asr #17
   45e70:			; <UNDEFINED> instruction: 0x462f58f8
   45e74:	blx	fe603e3a <tcgetattr@plt+0xfe5fc6de>
   45e78:	ldmdblt	r8!, {r2, r9, sl, lr}^
   45e7c:	strtmi	lr, [r0], -pc, asr #4
   45e80:			; <UNDEFINED> instruction: 0xff66f7ef
   45e84:	addmi	fp, r6, #112, 2
   45e88:	andshi	pc, r7, #0
   45e8c:	adcmi	r6, r3, #4390912	; 0x430000
   45e90:	strtmi	sp, [r0], -r8
   45e94:	blx	1303e5a <tcgetattr@plt+0x12fc6fe>
   45e98:	lsllt	r4, r4, #12
   45e9c:			; <UNDEFINED> instruction: 0x3018f8da
   45ea0:	mvnle	r2, r0, lsl #22
   45ea4:	stmdaeq	r1, {r0, r2, r8, ip, sp, lr, pc}
   45ea8:	andcs	r4, r4, #56, 12	; 0x3800000
   45eac:			; <UNDEFINED> instruction: 0xf0034641
   45eb0:			; <UNDEFINED> instruction: 0xf840f9d7
   45eb4:	strmi	r4, [r7], -r5, lsr #32
   45eb8:	strbmi	r4, [r5], -r0, lsr #12
   45ebc:	blx	e03e82 <tcgetattr@plt+0xdfc726>
   45ec0:	stmdacs	r0, {r2, r9, sl, lr}
   45ec4:	blls	3fa674 <tcgetattr@plt+0x3f2f18>
   45ec8:	blcs	abb20 <tcgetattr@plt+0xa43c4>
   45ecc:	andshi	pc, r1, #0
   45ed0:			; <UNDEFINED> instruction: 0xf0002b02
   45ed4:	stfcsd	f0, [r0, #-992]	; 0xfffffc20
   45ed8:	orrhi	pc, ip, r0
   45edc:	strcc	pc, [r4], #2271	; 0x8df
   45ee0:	ldrbtmi	r4, [fp], #-1747	; 0xfffff92d
   45ee4:	bcc	fe48171c <tcgetattr@plt+0xfe479fc0>
   45ee8:	bl	12cb40 <tcgetattr@plt+0x1253e4>
   45eec:	andsls	r0, r3, #1342177288	; 0x50000008
   45ef0:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   45ef4:	ldrbtmi	r9, [sl], #-781	; 0xfffffcf3
   45ef8:	bcs	481734 <tcgetattr@plt+0x479fd8>
   45efc:	andseq	pc, ip, #-2147483646	; 0x80000002
   45f00:	bcs	fe481728 <tcgetattr@plt+0xfe479fcc>
   45f04:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   45f08:	mcr	4, 0, r4, cr11, cr10, {3}
   45f0c:			; <UNDEFINED> instruction: 0xf10a2a90
   45f10:	cdp	2, 0, cr0, cr8, cr0, {1}
   45f14:			; <UNDEFINED> instruction: 0xf8df2a10
   45f18:	ldrbtmi	r2, [sl], #-1112	; 0xfffffba8
   45f1c:	bcs	481754 <tcgetattr@plt+0x479ff8>
   45f20:	strcs	r9, [r0], #-2829	; 0xfffff4f3
   45f24:	bne	48178c <tcgetattr@plt+0x47a030>
   45f28:	ldrbcc	pc, [pc, #79]!	; 45f7f <tcgetattr@plt+0x3e823>	; <UNPREDICTABLE>
   45f2c:	beq	fe481794 <tcgetattr@plt+0xfe47a038>
   45f30:	blhi	184084 <tcgetattr@plt+0x17c928>
   45f34:			; <UNDEFINED> instruction: 0xf7ff930d
   45f38:			; <UNDEFINED> instruction: 0xf8d8ff4f
   45f3c:	movwcs	r2, #4096	; 0x1000
   45f40:			; <UNDEFINED> instruction: 0x1010f8db
   45f44:	andvs	r4, r3, r7, lsl #12
   45f48:	strbmi	r6, [r3], -r2, asr #32
   45f4c:	strtmi	r6, [r2], -r5, lsl #1
   45f50:	ldrshls	r6, [r2], -sp
   45f54:	stmib	sp, {r5, r9, sl, lr}^
   45f58:			; <UNDEFINED> instruction: 0xf7d74400
   45f5c:			; <UNDEFINED> instruction: 0xf8dbfc6d
   45f60:	ldrtmi	r3, [sl], -r4, asr #32
   45f64:	svclt	0x00183b01
   45f68:	movwls	r2, #17153	; 0x4301
   45f6c:	strmi	r9, [r6], -r3
   45f70:	ldrdcc	pc, [r4], -r8
   45f74:	strbne	r4, [r1, r0, asr #12]
   45f78:	smlabteq	r0, sp, r9, lr
   45f7c:			; <UNDEFINED> instruction: 0xf8db4621
   45f80:	movwls	r0, #8204	; 0x200c
   45f84:			; <UNDEFINED> instruction: 0xf858f7e2
   45f88:	ldrtmi	r4, [r0], -r3, lsl #12
   45f8c:	bcc	4817b8 <tcgetattr@plt+0x47a05c>
   45f90:	svc	0x00c2f7c0
   45f94:			; <UNDEFINED> instruction: 0xf1084629
   45f98:			; <UNDEFINED> instruction: 0xf0000078
   45f9c:			; <UNDEFINED> instruction: 0x4605fff9
   45fa0:			; <UNDEFINED> instruction: 0xf0002800
   45fa4:	strtmi	r8, [r6], -r7, lsl #3
   45fa8:	strtmi	r3, [r0], -r1, lsl #12
   45fac:	ldrtmi	r2, [r1], -r4, lsl #4
   45fb0:			; <UNDEFINED> instruction: 0xf956f003
   45fb4:	orreq	lr, r6, #0, 22
   45fb8:	strtmi	r4, [r8], -r4, lsl #12
   45fbc:	stcpl	8, cr15, [r4], {67}	; 0x43
   45fc0:			; <UNDEFINED> instruction: 0xffb6f000
   45fc4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   45fc8:	strls	sp, [r8], -lr, ror #3
   45fcc:	blls	3eb000 <tcgetattr@plt+0x3e38a4>
   45fd0:			; <UNDEFINED> instruction: 0xf0002b01
   45fd4:	blcs	e6530 <tcgetattr@plt+0xdedd4>
   45fd8:	mnfe	f5, f6
   45fdc:	andcs	r3, r4, #16, 20	; 0x10000
   45fe0:	stmdals	fp, {r3, r8, fp, ip, pc}
   45fe4:	bl	683ef0 <tcgetattr@plt+0x67c794>
   45fe8:	blcs	6cc10 <tcgetattr@plt+0x654b4>
   45fec:	cmphi	r3, r0	; <UNPREDICTABLE>
   45ff0:	stmdbls	r8, {r5, r6, r7, r8, r9, fp, lr}
   45ff4:	mcr	4, 0, r4, cr10, cr11, {3}
   45ff8:	blls	314a40 <tcgetattr@plt+0x30d2e4>
   45ffc:	addeq	lr, r1, #3072	; 0xc00
   46000:	bge	5ea84c <tcgetattr@plt+0x5e30f0>
   46004:	movwcs	r9, #777	; 0x309
   46008:	cdp	3, 0, cr9, cr11, cr10, {0}
   4600c:	blls	290854 <tcgetattr@plt+0x2890f8>
   46010:	cfmuls	mvf2, mvf8, mvf0
   46014:	vmov	r1, s16
   46018:			; <UNDEFINED> instruction: 0xf8530a90
   4601c:	movwls	r5, #39684	; 0x9b04
   46020:	mrc2	7, 6, pc, cr10, cr15, {7}
   46024:	ldrdcs	pc, [r0], -r8
   46028:	mvnscc	pc, #79	; 0x4f
   4602c:	strmi	r6, [r6], -r9, lsr #16
   46030:	adcsvs	r2, r1, r2
   46034:	andeq	lr, r0, #3244032	; 0x318000
   46038:	rscsvs	r4, r3, r2, lsr #12
   4603c:	strbmi	r4, [r3], -r0, lsr #12
   46040:	strpl	lr, [r0], #-2509	; 0xfffff633
   46044:			; <UNDEFINED> instruction: 0x1010f8db
   46048:	blx	ffe03fae <tcgetattr@plt+0xffdfc852>
   4604c:	bne	fe4818bc <tcgetattr@plt+0xfe47a160>
   46050:	strmi	r6, [r7], -sl, lsr #16
   46054:	beq	4818c8 <tcgetattr@plt+0x47a16c>
   46058:			; <UNDEFINED> instruction: 0xf960f003
   4605c:	ldrdcc	pc, [r4], #-139	; 0xffffff75
   46060:	smladxls	r3, r2, r6, r4
   46064:	strbne	r3, [r9, r1, lsl #22]!
   46068:	strtmi	r2, [r8], -r1, lsl #22
   4606c:	smlabteq	r0, sp, r9, lr
   46070:	movwcs	fp, #3988	; 0xf94
   46074:	movwls	r2, #17153	; 0x4301
   46078:	vmov.32	r9, d9[0]
   4607c:	movwls	r1, #10768	; 0x2a10
   46080:	ldrdeq	pc, [ip], -fp
   46084:			; <UNDEFINED> instruction: 0xffd8f7e1
   46088:	ldrtmi	r4, [r8], -r1, lsl #13
   4608c:	svc	0x0044f7c0
   46090:			; <UNDEFINED> instruction: 0xf7c09816
   46094:	stmiavs	fp!, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
   46098:	ldrdvc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   4609c:			; <UNDEFINED> instruction: 0xf0002f00
   460a0:			; <UNDEFINED> instruction: 0xf8d780d6
   460a4:	bcs	4e93c <tcgetattr@plt+0x471e0>
   460a8:	adcshi	pc, pc, r0
   460ac:	mcr	6, 0, r4, cr9, cr11, {2}
   460b0:	ssatmi	r9, #20, r0, lsl #21
   460b4:	strtmi	r4, [r2], r1, asr #13
   460b8:	ldrmi	r4, [lr], -r8, lsr #13
   460bc:	orrlt	r9, r3, ip, lsl #22
   460c0:	strbmi	r2, [fp], -r0, lsl #4
   460c4:	ldrmi	r9, [r0], -ip, lsl #18
   460c8:	strhi	lr, [r0, -sp, asr #19]
   460cc:	blx	fed84032 <tcgetattr@plt+0xfed7c8d6>
   460d0:			; <UNDEFINED> instruction: 0xf7d49007
   460d4:	blls	245d78 <tcgetattr@plt+0x23e61c>
   460d8:	ldrmi	r4, [r8], -r5, lsl #12
   460dc:	svc	0x001cf7c0
   460e0:			; <UNDEFINED> instruction: 0xf10ab155
   460e4:	strtmi	r0, [r0], -r1, lsl #10
   460e8:	strtmi	r2, [r9], -r4, lsl #4
   460ec:			; <UNDEFINED> instruction: 0xf8b8f003
   460f0:	eorvc	pc, sl, r0, asr #16
   460f4:	strtmi	r4, [sl], r4, lsl #12
   460f8:	eorvc	pc, r4, #14090240	; 0xd70000
   460fc:	bicsle	r2, sp, r0, lsl #30
   46100:			; <UNDEFINED> instruction: 0x46454633
   46104:			; <UNDEFINED> instruction: 0x46c8465e
   46108:	mrc	6, 0, r4, cr9, cr11, {4}
   4610c:			; <UNDEFINED> instruction: 0xf1ba9a90
   46110:			; <UNDEFINED> instruction: 0xf0000f00
   46114:	blls	3e638c <tcgetattr@plt+0x3dec30>
   46118:			; <UNDEFINED> instruction: 0xf0002b02
   4611c:	bl	1663c8 <tcgetattr@plt+0x15ec6c>
   46120:	movwls	r0, #62346	; 0xf38a
   46124:			; <UNDEFINED> instruction: 0x46caab18
   46128:	strbmi	r9, [r1], r7, lsl #8
   4612c:	bcc	48195c <tcgetattr@plt+0x47a200>
   46130:	ssatmi	sl, #1, r7, lsl #22
   46134:	cfmadd32	mvax1, mvfx4, mvfx9, mvfx12
   46138:	blls	214b80 <tcgetattr@plt+0x20d424>
   4613c:	bne	4819ac <tcgetattr@plt+0x47a250>
   46140:	blvc	184294 <tcgetattr@plt+0x17cb38>
   46144:	movwls	r4, #30264	; 0x7638
   46148:			; <UNDEFINED> instruction: 0xff7cf001
   4614c:	bne	4819b4 <tcgetattr@plt+0x47a258>
   46150:	beq	fe4819b8 <tcgetattr@plt+0xfe47a25c>
   46154:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   46158:			; <UNDEFINED> instruction: 0xf8d96839
   4615c:	andcs	r3, r0, #0
   46160:	tstls	r0, r5, lsr #16
   46164:	strmi	r2, [r6], -r3, lsl #2
   46168:	stmib	r6, {r4, r9, sl, lr}^
   4616c:	strbmi	r1, [fp], -r0, lsl #6
   46170:	adcsvs	r9, r5, r0, lsl r9
   46174:			; <UNDEFINED> instruction: 0xf8db60f1
   46178:	stmib	sp, {r4, ip}^
   4617c:			; <UNDEFINED> instruction: 0xf7d74700
   46180:	mrc	11, 0, APSR_nzcv, cr11, cr11, {2}
   46184:	bls	64cbcc <tcgetattr@plt+0x645470>
   46188:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx5
   4618c:			; <UNDEFINED> instruction: 0xf0030a90
   46190:	blls	6444ac <tcgetattr@plt+0x63cd50>
   46194:			; <UNDEFINED> instruction: 0x46514632
   46198:			; <UNDEFINED> instruction: 0xf04f463e
   4619c:	movwls	r3, #8447	; 0x20ff
   461a0:	strls	r1, [r3, #-2047]	; 0xfffff801
   461a4:	strvs	lr, [r0, -sp, asr #19]
   461a8:			; <UNDEFINED> instruction: 0xf8db9004
   461ac:			; <UNDEFINED> instruction: 0xf7e1000c
   461b0:	strtmi	pc, [r8], -r3, asr #30
   461b4:	cdp	7, 11, cr15, cr0, cr0, {6}
   461b8:			; <UNDEFINED> instruction: 0xf7c09817
   461bc:	bls	441c7c <tcgetattr@plt+0x43a520>
   461c0:	addsmi	r9, sl, #7168	; 0x1c00
   461c4:			; <UNDEFINED> instruction: 0x4644d1b9
   461c8:	strtmi	r4, [r0], -r8, asr #13
   461cc:	cdp	7, 10, cr15, cr4, cr0, {6}
   461d0:	bls	2ace1c <tcgetattr@plt+0x2a56c0>
   461d4:			; <UNDEFINED> instruction: 0xf47f4293
   461d8:	blls	2f1e48 <tcgetattr@plt+0x2ea6ec>
   461dc:	addsmi	r9, r3, #8, 20	; 0x8000
   461e0:	stmdals	fp, {r0, r3, r4, r6, ip, lr, pc}
   461e4:	cdp	7, 9, cr15, cr8, cr0, {6}
   461e8:	bls	3ace3c <tcgetattr@plt+0x3a56e0>
   461ec:			; <UNDEFINED> instruction: 0xf47f4293
   461f0:			; <UNDEFINED> instruction: 0x46daae97
   461f4:			; <UNDEFINED> instruction: 0xf7c09814
   461f8:			; <UNDEFINED> instruction: 0xf8daee90
   461fc:	blcs	d2314 <tcgetattr@plt+0xcabb8>
   46200:	blcs	13a3c8 <tcgetattr@plt+0x132c6c>
   46204:	blcs	ba3a8 <tcgetattr@plt+0xb2c4c>
   46208:	bmi	173a3fc <tcgetattr@plt+0x1732ca0>
   4620c:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   46210:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   46214:	subsmi	r9, sl, r9, lsl fp
   46218:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4621c:	addshi	pc, r7, r0, asr #32
   46220:	ldc	0, cr11, [sp], #108	; 0x6c
   46224:	pop	{r2, r3, r8, r9, fp, pc}
   46228:	stmdbls	ip, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4622c:	sbcle	r2, pc, r0, lsl #18
   46230:	ldrmi	r4, [r0], -r3, asr #12
   46234:	strls	r9, [r1, -r0, lsl #10]
   46238:	blx	419c <calloc@plt-0x2c08>
   4623c:			; <UNDEFINED> instruction: 0xf7d44605
   46240:			; <UNDEFINED> instruction: 0x4604fe71
   46244:			; <UNDEFINED> instruction: 0xf7c04628
   46248:	stccs	14, cr14, [r0], {104}	; 0x68
   4624c:	blls	2fa954 <tcgetattr@plt+0x2f31f8>
   46250:	movwcc	r4, #5680	; 0x1630
   46254:			; <UNDEFINED> instruction: 0xf7c0930a
   46258:			; <UNDEFINED> instruction: 0xf8dbee60
   4625c:			; <UNDEFINED> instruction: 0xf8db3020
   46260:	strbmi	r0, [r9], -ip
   46264:			; <UNDEFINED> instruction: 0xf8cb3b01
   46268:			; <UNDEFINED> instruction: 0xf7e13020
   4626c:			; <UNDEFINED> instruction: 0xe7afff3f
   46270:	bcc	481ae8 <tcgetattr@plt+0x47a38c>
   46274:	ldrbmi	r2, [r1], -r4, lsl #4
   46278:			; <UNDEFINED> instruction: 0xf7c14620
   4627c:	strb	lr, [lr, -lr, asr #19]
   46280:	bcc	fe481af8 <tcgetattr@plt+0xfe47a39c>
   46284:	stmdbls	r8, {r2, r9, sp}
   46288:			; <UNDEFINED> instruction: 0xf7c1980b
   4628c:	blls	2809ac <tcgetattr@plt+0x279250>
   46290:			; <UNDEFINED> instruction: 0xf47f2b00
   46294:	ldmdals	r2, {r0, r2, r3, r5, r7, r9, sl, fp, sp, pc}
   46298:	cdp	7, 3, cr15, cr14, cr0, {6}
   4629c:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
   462a0:	bne	481b0c <tcgetattr@plt+0x47a3b0>
   462a4:			; <UNDEFINED> instruction: 0xf8db3b01
   462a8:			; <UNDEFINED> instruction: 0xf8cb000c
   462ac:			; <UNDEFINED> instruction: 0xf7e13020
   462b0:			; <UNDEFINED> instruction: 0xe796ff1d
   462b4:	andls	r9, r8, fp
   462b8:			; <UNDEFINED> instruction: 0xf8dae689
   462bc:	adcmi	r3, r3, #48	; 0x30
   462c0:	cfstrdge	mvd15, [r7, #508]!	; 0x1fc
   462c4:	blmi	bbfa84 <tcgetattr@plt+0xbb8328>
   462c8:	ldmdals	r4, {r2, r9, sp}
   462cc:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   462d0:	stmib	r2!, {r0, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   462d4:			; <UNDEFINED> instruction: 0xf8dae5ff
   462d8:	ldmvs	r8, {r2, r4, r5, ip, sp}
   462dc:	cdp2	0, 13, cr15, cr12, cr1, {0}
   462e0:	tstle	r5, r1, lsl #16
   462e4:	ldrsbtcs	pc, [r4], -sl	; <UNPREDICTABLE>
   462e8:	bfine	r9, r5, #18, #2
   462ec:	movwcs	lr, #2497	; 0x9c1
   462f0:	blmi	940124 <tcgetattr@plt+0x9389c8>
   462f4:	ldmdals	r4, {r2, r9, sp}
   462f8:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   462fc:	stmib	ip, {r0, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46300:			; <UNDEFINED> instruction: 0xf8dae5e9
   46304:	ldmdbls	r5, {r4, r5, sp}
   46308:	stmib	r1, {r0, r1, r4, r6, r7, r8, r9, sl, ip}^
   4630c:	ldrb	r2, [ip, -r0, lsl #6]!
   46310:	ldrsbtcs	pc, [ip], -sl	; <UNPREDICTABLE>
   46314:	bfine	r9, r5, #18, #2
   46318:	movwcs	lr, #2497	; 0x9c1
   4631c:	blls	4000f8 <tcgetattr@plt+0x3f899c>
   46320:	andle	r2, ip, r1, lsl #22
   46324:	svclt	0x00182b02
   46328:			; <UNDEFINED> instruction: 0xf47f9014
   4632c:	blmi	5b20c0 <tcgetattr@plt+0x5aa964>
   46330:	strtmi	r2, [r1], -r4, lsl #4
   46334:	ldrbtmi	r9, [fp], #-1044	; 0xfffffbec
   46338:	stmdb	lr!, {r0, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4633c:	blmi	5000ac <tcgetattr@plt+0x4f8950>
   46340:	strtmi	r2, [r1], -r4, lsl #4
   46344:	ldrbtmi	r9, [fp], #-1044	; 0xfffffbec
   46348:	stmdb	r6!, {r0, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4634c:			; <UNDEFINED> instruction: 0xf7c0e752
   46350:	svclt	0x0000ee50
   46354:	andeq	ip, r2, ip, ror sp
   46358:	andeq	ip, r2, lr, ror #26
   4635c:	andeq	r0, r0, r8, ror r3
   46360:	andeq	r0, r0, r8, ror #6
   46364:			; <UNDEFINED> instruction: 0xffffec1b
   46368:			; <UNDEFINED> instruction: 0xffffebcb
   4636c:	strdeq	sl, [r0], -r8
   46370:			; <UNDEFINED> instruction: 0xffffea0f
   46374:	andeq	sl, r0, ip, lsl #24
   46378:	andeq	ip, r2, r6, lsl #19
   4637c:			; <UNDEFINED> instruction: 0xffffe7b7
   46380:			; <UNDEFINED> instruction: 0xffffe7bb
   46384:			; <UNDEFINED> instruction: 0xffffe74f
   46388:			; <UNDEFINED> instruction: 0xffffe76f
   4638c:			; <UNDEFINED> instruction: 0x460cb5f8
   46390:			; <UNDEFINED> instruction: 0xf8d36f0b
   46394:	ldrtmi	r7, [r8], -r8, lsl #1
   46398:	ldm	sl, {r0, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4639c:	teqcs	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   463a0:	teqne	r0, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   463a4:	strmi	r1, [r5], -r6, lsl #21
   463a8:	movwcs	fp, #7956	; 0x1f14
   463ac:			; <UNDEFINED> instruction: 0xf1b12300
   463b0:	svclt	0x000c3fff
   463b4:			; <UNDEFINED> instruction: 0xf0032300
   463b8:	ldmdblt	r3!, {r0, r8, r9}^
   463bc:	strtmi	r4, [sl], -lr, lsl #16
   463c0:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   463c4:	cdp2	7, 15, cr15, cr10, cr0, {7}
   463c8:			; <UNDEFINED> instruction: 0xf7dd4620
   463cc:			; <UNDEFINED> instruction: 0x4638fb5b
   463d0:	ldmda	lr!, {r0, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   463d4:	teqeq	r8, r4, asr #17	; <UNPREDICTABLE>
   463d8:			; <UNDEFINED> instruction: 0xf04fbdf8
   463dc:			; <UNDEFINED> instruction: 0x463831ff
   463e0:	stc	7, cr15, [r6, #768]	; 0x300
   463e4:	teqcc	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   463e8:			; <UNDEFINED> instruction: 0x46014632
   463ec:	teqeq	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   463f0:			; <UNDEFINED> instruction: 0xf7c14419
   463f4:			; <UNDEFINED> instruction: 0xe7e1e936
   463f8:	andeq	r4, r1, r6, ror r4
   463fc:	svcmi	0x00f8e92d
   46400:			; <UNDEFINED> instruction: 0xf8d04688
   46404:			; <UNDEFINED> instruction: 0xf04fa2a4
   46408:			; <UNDEFINED> instruction: 0x460631ff
   4640c:	stcmi	6, cr4, [r2], #-92	; 0xffffffa4
   46410:			; <UNDEFINED> instruction: 0xf7c04650
   46414:	ldrbtmi	lr, [ip], #-3438	; 0xfffff292
   46418:	ldrbmi	r4, [r0], -r1, lsl #13
   4641c:	ldmda	r8, {r0, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   46420:	ldmdavs	sp!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   46424:	strmi	r5, [r3], r3, ror #17
   46428:	cmplt	r8, r8, lsl r8
   4642c:	blne	b60444 <tcgetattr@plt+0xb58ce8>
   46430:	svclt	0x00b82c00
   46434:	eoreq	pc, ip, #208, 16	; 0xd00000
   46438:			; <UNDEFINED> instruction: 0xd01bdbf7
   4643c:	eorseq	pc, r0, #208, 16	; 0xd00000
   46440:	mvnsle	r2, r0, lsl #16
   46444:	ldrcc	pc, [r0], #-2262	; 0xfffff72a
   46448:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   4644c:	ldrcc	pc, [r0], #-2246	; 0xfffff73a
   46450:			; <UNDEFINED> instruction: 0x46504659
   46454:	ldmdb	r8, {r0, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   46458:	ldrtmi	r2, [r0], -r0, lsl #6
   4645c:	addscc	pc, ip, #12976128	; 0xc60000
   46460:			; <UNDEFINED> instruction: 0xf818f7ec
   46464:			; <UNDEFINED> instruction: 0xf7cc6838
   46468:	ldrtmi	pc, [r8], -pc, ror #16	; <UNPREDICTABLE>
   4646c:	svcmi	0x00f8e8bd
   46470:	ldcllt	7, cr15, [r0, #-768]	; 0xfffffd00
   46474:	svceq	0x0000f1b8
   46478:			; <UNDEFINED> instruction: 0xf8d6d1ea
   4647c:	ldreq	r2, [r3, #1040]	; 0x410
   46480:	strbmi	sp, [r9], -r6, ror #9
   46484:			; <UNDEFINED> instruction: 0xf7dd465a
   46488:			; <UNDEFINED> instruction: 0x4659fa5b
   4648c:	pop	{r4, r6, r9, sl, lr}
   46490:			; <UNDEFINED> instruction: 0xf7c14ff8
   46494:	svclt	0x0000b8f7
   46498:	andeq	ip, r2, lr, ror r7
   4649c:	andeq	r0, r0, r8, asr #6
   464a0:	ldrdcc	pc, [r8, -r1]!
   464a4:			; <UNDEFINED> instruction: 0xf0002b00
   464a8:	ldrbtlt	r8, [r0], #194	; 0xc2
   464ac:	strcs	r2, [r1], -r0, lsl #10
   464b0:			; <UNDEFINED> instruction: 0xb124e02b
   464b4:	ldrdvc	pc, [ip, -r4]!
   464b8:			; <UNDEFINED> instruction: 0xf0002f01
   464bc:			; <UNDEFINED> instruction: 0xf8d38083
   464c0:	addmi	r4, ip, #32, 2
   464c4:			; <UNDEFINED> instruction: 0xf8d2d05f
   464c8:			; <UNDEFINED> instruction: 0xf8c34124
   464cc:			; <UNDEFINED> instruction: 0xf8c2512c
   464d0:			; <UNDEFINED> instruction: 0xf8d4612c
   464d4:			; <UNDEFINED> instruction: 0xf8c23120
   464d8:	tstlt	fp, r4, lsr #2
   464dc:	smlawtcs	r8, r3, r8, pc	; <UNPREDICTABLE>
   464e0:	ldrdcc	pc, [r8, -r2]!
   464e4:	smlawtcc	r8, r4, r8, pc	; <UNPREDICTABLE>
   464e8:	rsble	r2, r9, r0, lsl #22
   464ec:	ldrdvc	pc, [r0, -r3]!
   464f0:	svclt	0x000c4297
   464f4:	smlawtmi	r0, r3, r8, pc	; <UNPREDICTABLE>
   464f8:	smlawtmi	r4, r3, r8, pc	; <UNPREDICTABLE>
   464fc:	smlawtcs	r0, r4, r8, pc	; <UNPREDICTABLE>
   46500:	smlawtmi	r8, r2, r8, pc	; <UNPREDICTABLE>
   46504:	ldrdcc	pc, [r8, -r1]!
   46508:			; <UNDEFINED> instruction: 0xf8d3b3bb
   4650c:	bcs	8e9c4 <tcgetattr@plt+0x87268>
   46510:			; <UNDEFINED> instruction: 0xf8d3d133
   46514:			; <UNDEFINED> instruction: 0xf8d22128
   46518:	addsmi	r4, ip, #32, 2
   4651c:			; <UNDEFINED> instruction: 0xf8d2d1c9
   46520:	tstlt	ip, r4, lsr #2
   46524:	ldrdvc	pc, [ip, -r4]!
   46528:	suble	r2, fp, r1, lsl #30
   4652c:	ldrdmi	pc, [r4, -r3]!
   46530:	svclt	0x0018428c
   46534:	suble	r4, sp, ip, lsl r6
   46538:	ldrdvc	pc, [r4, -r4]!
   4653c:	smlawtpl	ip, r3, r8, pc	; <UNPREDICTABLE>
   46540:	smlawtvs	ip, r2, r8, pc	; <UNPREDICTABLE>
   46544:	smlawtvc	r0, r2, r8, pc	; <UNPREDICTABLE>
   46548:			; <UNDEFINED> instruction: 0xf8c7b10f
   4654c:			; <UNDEFINED> instruction: 0xf8d22128
   46550:			; <UNDEFINED> instruction: 0xf8c43128
   46554:	blcs	529fc <tcgetattr@plt+0x4b2a0>
   46558:			; <UNDEFINED> instruction: 0xf8d3d059
   4655c:	addsmi	r7, r7, #32, 2
   46560:			; <UNDEFINED> instruction: 0xf8c3bf0c
   46564:			; <UNDEFINED> instruction: 0xf8c34120
   46568:			; <UNDEFINED> instruction: 0xf8c44124
   4656c:			; <UNDEFINED> instruction: 0xf8c22124
   46570:			; <UNDEFINED> instruction: 0xf8d14128
   46574:	blcs	52a1c <tcgetattr@plt+0x4b2c0>
   46578:	stmdavs	r3, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
   4657c:	lfmlt	f2, 2, [r0]
   46580:	smlawtcs	ip, r3, r8, pc	; <UNPREDICTABLE>
   46584:			; <UNDEFINED> instruction: 0xf8d14770
   46588:			; <UNDEFINED> instruction: 0xf8c34124
   4658c:	stfcss	f4, [r0], {32}
   46590:			; <UNDEFINED> instruction: 0xf8c4d041
   46594:			; <UNDEFINED> instruction: 0xf8d33128
   46598:			; <UNDEFINED> instruction: 0xf8c14128
   4659c:	biclt	r4, r4, #40, 2
   465a0:	ldrdvc	pc, [r0, -r4]!
   465a4:	svclt	0x000c429f
   465a8:	smlawtne	r0, r4, r8, pc	; <UNPREDICTABLE>
   465ac:	smlawtne	r4, r4, r8, pc	; <UNPREDICTABLE>
   465b0:			; <UNDEFINED> instruction: 0xf8c1460c
   465b4:			; <UNDEFINED> instruction: 0xf8c33124
   465b8:	ldrmi	r1, [r9], -r8, lsr #2
   465bc:	str	r4, [r2, r3, lsr #12]
   465c0:	ldr	r6, [fp, r4]
   465c4:	smlawtpl	ip, r4, r8, pc	; <UNPREDICTABLE>
   465c8:			; <UNDEFINED> instruction: 0xf8c34611
   465cc:			; <UNDEFINED> instruction: 0xf8c2512c
   465d0:	ldr	r7, [r7, ip, lsr #2]
   465d4:	ldrdmi	pc, [r0, -r1]!
   465d8:	smlawtmi	r4, r3, r8, pc	; <UNPREDICTABLE>
   465dc:			; <UNDEFINED> instruction: 0xf8c4b1fc
   465e0:			; <UNDEFINED> instruction: 0xf8d33128
   465e4:			; <UNDEFINED> instruction: 0xf8c14128
   465e8:	mvnslt	r4, r8, lsr #2
   465ec:	ldrdvc	pc, [r0, -r4]!
   465f0:	svclt	0x0018429f
   465f4:	smlawtne	r4, r4, r8, pc	; <UNPREDICTABLE>
   465f8:			; <UNDEFINED> instruction: 0x460fd014
   465fc:	smlawtcc	r0, r1, r8, pc	; <UNPREDICTABLE>
   46600:	smlawtne	r8, r3, r8, pc	; <UNPREDICTABLE>
   46604:			; <UNDEFINED> instruction: 0xf8d24619
   46608:	ldrtmi	r4, [fp], -r0, lsr #2
   4660c:	mulvs	r4, r4, r7
   46610:	andvs	lr, r1, fp, lsr #15
   46614:	ldrmi	lr, [r4], -ip, asr #15
   46618:	smlawtcs	r8, r1, r8, pc	; <UNPREDICTABLE>
   4661c:	ldrmi	lr, [r4], -r0, asr #15
   46620:	smlawtcs	r8, r1, r8, pc	; <UNPREDICTABLE>
   46624:	smlawtne	r0, r4, r8, pc	; <UNPREDICTABLE>
   46628:	andvs	lr, r1, r7, ror #15
   4662c:	stmdavs	r3, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   46630:			; <UNDEFINED> instruction: 0xf8c32200
   46634:	ldrbmi	r2, [r0, -ip, lsr #2]!
   46638:	strcs	fp, [r1, #-1264]	; 0xfffffb10
   4663c:	tstlt	sl, r0, lsl #12
   46640:	ldrdcc	pc, [ip, -r2]!
   46644:	cmple	pc, r0, lsl #22
   46648:	addsmi	r6, r3, #196608	; 0x30000
   4664c:			; <UNDEFINED> instruction: 0xf8d1d05b
   46650:	addsmi	r3, r3, #32, 2
   46654:			; <UNDEFINED> instruction: 0xf8d3d01a
   46658:	bcs	8eb10 <tcgetattr@plt+0x873b4>
   4665c:			; <UNDEFINED> instruction: 0xf8d3d07a
   46660:			; <UNDEFINED> instruction: 0xb1222120
   46664:	ldrdmi	pc, [ip, -r2]!
   46668:			; <UNDEFINED> instruction: 0xf0402c00
   4666c:			; <UNDEFINED> instruction: 0xf8d3809d
   46670:			; <UNDEFINED> instruction: 0xb1244124
   46674:	ldrdvc	pc, [ip, -r4]!
   46678:			; <UNDEFINED> instruction: 0xf0402f00
   4667c:			; <UNDEFINED> instruction: 0xf8c380c0
   46680:	strmi	r5, [sl], -ip, lsr #2
   46684:	ldrdcc	pc, [r8, -r1]!
   46688:	bfi	r4, r9, #12, #13
   4668c:	ldrdcc	pc, [r4, -r1]!
   46690:	ldrdmi	pc, [ip, -r3]!
   46694:	ldrdcs	pc, [r0, -r3]!
   46698:	eorsle	r2, sl, r1, lsl #24
   4669c:			; <UNDEFINED> instruction: 0xf8d2b122
   466a0:	stfcss	f4, [r0], {44}	; 0x2c
   466a4:	sbcshi	pc, sp, r0, asr #32
   466a8:	ldrdmi	pc, [r4, -r3]!
   466ac:	rscle	r2, r6, r0, lsl #24
   466b0:	ldrdcs	pc, [ip, -r4]!
   466b4:	rscle	r2, r2, r0, lsl #20
   466b8:	ldrdvs	pc, [ip, -r1]!
   466bc:			; <UNDEFINED> instruction: 0xf8d12200
   466c0:			; <UNDEFINED> instruction: 0xf8c35124
   466c4:			; <UNDEFINED> instruction: 0xf8c1612c
   466c8:	movwcs	r2, #300	; 0x12c
   466cc:	smlawtcc	ip, r4, r8, pc	; <UNPREDICTABLE>
   466d0:	ldrdcc	pc, [r0, -r5]!
   466d4:	smlawtcc	r4, r1, r8, pc	; <UNPREDICTABLE>
   466d8:			; <UNDEFINED> instruction: 0xf8c3b10b
   466dc:			; <UNDEFINED> instruction: 0xf8d11128
   466e0:			; <UNDEFINED> instruction: 0xf8c53128
   466e4:	blcs	52b8c <tcgetattr@plt+0x4b430>
   466e8:	rscshi	pc, r2, r0
   466ec:	ldrdcs	pc, [r0, -r3]!
   466f0:	stmdavs	r2, {r1, r3, r7, r9, lr}
   466f4:			; <UNDEFINED> instruction: 0xf8c3bf0c
   466f8:			; <UNDEFINED> instruction: 0xf8c35120
   466fc:			; <UNDEFINED> instruction: 0xf8c55124
   46700:			; <UNDEFINED> instruction: 0xf8c11120
   46704:	tstlt	r2, r8, lsr #2
   46708:			; <UNDEFINED> instruction: 0xf8c22300
   4670c:	ldflte	f3, [r0], #176	; 0xb0
   46710:			; <UNDEFINED> instruction: 0xf8c34770
   46714:			; <UNDEFINED> instruction: 0xf8c1612c
   46718:			; <UNDEFINED> instruction: 0xf8c1412c
   4671c:	tstlt	sl, r4, lsr #2
   46720:	smlawtne	r8, r2, r8, pc	; <UNPREDICTABLE>
   46724:	ldrdmi	pc, [r8, -r1]!
   46728:	smlawtmi	r8, r3, r8, pc	; <UNPREDICTABLE>
   4672c:			; <UNDEFINED> instruction: 0xf8d4b3b4
   46730:	addmi	r7, pc, #32, 2
   46734:			; <UNDEFINED> instruction: 0xf8c4bf15
   46738:			; <UNDEFINED> instruction: 0xf8c43124
   4673c:			; <UNDEFINED> instruction: 0xf8d13120
   46740:	ldrmi	r4, [r4], -r4, lsr #2
   46744:	smlawtne	r0, r3, r8, pc	; <UNPREDICTABLE>
   46748:	ldrdcs	pc, [r0, -r4]!
   4674c:	smlawtcc	r8, r1, r8, pc	; <UNPREDICTABLE>
   46750:	str	r4, [r3, r3, lsr #12]!
   46754:	ldrdmi	pc, [r4, -r3]!
   46758:	smlawtvs	ip, r3, r8, pc	; <UNPREDICTABLE>
   4675c:	smlawtcs	ip, r1, r8, pc	; <UNPREDICTABLE>
   46760:	smlawtmi	r0, r1, r8, pc	; <UNPREDICTABLE>
   46764:			; <UNDEFINED> instruction: 0xf8c4b10c
   46768:			; <UNDEFINED> instruction: 0xf8d11128
   4676c:			; <UNDEFINED> instruction: 0xf8c32128
   46770:	orrlt	r2, sl, r8, lsr #2
   46774:	ldrdvc	pc, [r8, -r1]!
   46778:	ldrdvc	pc, [r0, -r7]!
   4677c:	svclt	0x000a428f
   46780:	smlawtcc	r0, r2, r8, pc	; <UNPREDICTABLE>
   46784:	smlawtcc	r4, r2, r8, pc	; <UNPREDICTABLE>
   46788:	ldrdmi	pc, [r0, -r1]!
   4678c:	smlawtne	r4, r3, r8, pc	; <UNPREDICTABLE>
   46790:	smlawtcc	r8, r1, r8, pc	; <UNPREDICTABLE>
   46794:	strb	r4, [r2, -r3, lsr #12]!
   46798:	ldrb	r6, [r7, r3]!
   4679c:	andvs	r4, r3, r4, lsl r6
   467a0:			; <UNDEFINED> instruction: 0xf8d2e7d0
   467a4:	cmnlt	r5, #44, 2
   467a8:	ldrdvs	pc, [ip, -r1]!
   467ac:			; <UNDEFINED> instruction: 0xf8d12400
   467b0:			; <UNDEFINED> instruction: 0xf8c35120
   467b4:			; <UNDEFINED> instruction: 0xf8c1612c
   467b8:	movwcs	r4, #300	; 0x12c
   467bc:	smlawtcc	ip, r2, r8, pc	; <UNPREDICTABLE>
   467c0:	ldrdcc	pc, [r4, -r5]!
   467c4:	smlawtcc	r0, r1, r8, pc	; <UNPREDICTABLE>
   467c8:			; <UNDEFINED> instruction: 0xf8c3b10b
   467cc:			; <UNDEFINED> instruction: 0xf8d11128
   467d0:			; <UNDEFINED> instruction: 0xf8c53128
   467d4:	blcs	52c7c <tcgetattr@plt+0x4b520>
   467d8:			; <UNDEFINED> instruction: 0xf8d1d040
   467dc:			; <UNDEFINED> instruction: 0xf8d22128
   467e0:	addmi	r2, sl, #32, 2
   467e4:	svclt	0x000c6802
   467e8:	smlawtpl	r0, r3, r8, pc	; <UNPREDICTABLE>
   467ec:	smlawtpl	r4, r3, r8, pc	; <UNPREDICTABLE>
   467f0:	smlawtne	r4, r5, r8, pc	; <UNPREDICTABLE>
   467f4:	smlawtpl	r8, r1, r8, pc	; <UNPREDICTABLE>
   467f8:	orrle	r2, r5, r0, lsl #20
   467fc:	bcs	80620 <tcgetattr@plt+0x78ec4>
   46800:			; <UNDEFINED> instruction: 0xf8d4d1cf
   46804:	strcs	r2, [r0, #-288]	; 0xfffffee0
   46808:	smlawtpl	ip, r4, r8, pc	; <UNPREDICTABLE>
   4680c:			; <UNDEFINED> instruction: 0xf8c32501
   46810:			; <UNDEFINED> instruction: 0xf8c3512c
   46814:	tstlt	sl, r4, lsr #2
   46818:	smlawtcc	r8, r2, r8, pc	; <UNPREDICTABLE>
   4681c:	ldrdcs	pc, [r8, -r3]!
   46820:	smlawtcs	r8, r4, r8, pc	; <UNPREDICTABLE>
   46824:	subsle	r2, r1, r0, lsl #20
   46828:	ldrdpl	pc, [r0, -r2]!
   4682c:	svclt	0x000c429d
   46830:	smlawtmi	r0, r2, r8, pc	; <UNPREDICTABLE>
   46834:	smlawtmi	r4, r2, r8, pc	; <UNPREDICTABLE>
   46838:	smlawtcc	r0, r4, r8, pc	; <UNPREDICTABLE>
   4683c:			; <UNDEFINED> instruction: 0xf8d12600
   46840:			; <UNDEFINED> instruction: 0xf8d15120
   46844:			; <UNDEFINED> instruction: 0xf8c3712c
   46848:			; <UNDEFINED> instruction: 0xf8d54128
   4684c:			; <UNDEFINED> instruction: 0xf8c52120
   46850:			; <UNDEFINED> instruction: 0xf8c1712c
   46854:	bcs	5ed0c <tcgetattr@plt+0x575b0>
   46858:			; <UNDEFINED> instruction: 0xe7aed0b2
   4685c:	andvs	r4, r5, sl, lsr #12
   46860:			; <UNDEFINED> instruction: 0xf8d3e7c6
   46864:			; <UNDEFINED> instruction: 0xb1244124
   46868:	ldrdpl	pc, [ip, -r4]!
   4686c:			; <UNDEFINED> instruction: 0xf47f2d00
   46870:			; <UNDEFINED> instruction: 0xf8d2af23
   46874:	strcs	r4, [r0, #-292]	; 0xfffffedc
   46878:	smlawtpl	ip, r2, r8, pc	; <UNPREDICTABLE>
   4687c:			; <UNDEFINED> instruction: 0xf8c32501
   46880:			; <UNDEFINED> instruction: 0xf8c3512c
   46884:	tstlt	ip, r0, lsr #2
   46888:	smlawtcc	r8, r4, r8, pc	; <UNPREDICTABLE>
   4688c:	ldrdmi	pc, [r8, -r3]!
   46890:	smlawtmi	r8, r2, r8, pc	; <UNPREDICTABLE>
   46894:			; <UNDEFINED> instruction: 0xf8d4b1fc
   46898:	addsmi	r5, sp, #32, 2
   4689c:			; <UNDEFINED> instruction: 0xf8c4bf0c
   468a0:			; <UNDEFINED> instruction: 0xf8c42120
   468a4:			; <UNDEFINED> instruction: 0xf8c22124
   468a8:	strcs	r3, [r0], -r4, lsr #2
   468ac:	ldrdpl	pc, [r4, -r1]!
   468b0:	ldrdvc	pc, [ip, -r1]!
   468b4:	smlawtcs	r8, r3, r8, pc	; <UNPREDICTABLE>
   468b8:	ldrdmi	pc, [r4, -r5]!
   468bc:	smlawtvc	ip, r5, r8, pc	; <UNPREDICTABLE>
   468c0:	smlawtvs	ip, r1, r8, pc	; <UNPREDICTABLE>
   468c4:			; <UNDEFINED> instruction: 0xf43f2c00
   468c8:	ldrbt	sl, [lr], r3, lsl #30
   468cc:	ldr	r6, [r3, r4]!
   468d0:	andvs	r4, r5, sl, lsr #12
   468d4:	andvs	lr, r2, r3, lsl r7
   468d8:	svclt	0x0000e7e5
   468dc:	mvnsmi	lr, sp, lsr #18
   468e0:	ldmib	r1, {r2, r7, r9, sl, lr}^
   468e4:	strmi	r3, [sp], -r8, asr #8
   468e8:	subsle	r2, ip, r0, lsl #22
   468ec:	suble	r2, r1, r0, lsl #24
   468f0:			; <UNDEFINED> instruction: 0xf8d44626
   468f4:	stfcss	f4, [r0], {32}
   468f8:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   468fc:			; <UNDEFINED> instruction: 0xf8d64749
   46900:	ldrtmi	r8, [sl], -ip, lsr #2
   46904:			; <UNDEFINED> instruction: 0xf8c4b11c
   46908:			; <UNDEFINED> instruction: 0xf8d67128
   4690c:	svccs	0x00002128
   46910:			; <UNDEFINED> instruction: 0xf8d7d055
   46914:	adcsmi	r3, r3, #32, 2
   46918:			; <UNDEFINED> instruction: 0xf8c7bf0c
   4691c:			; <UNDEFINED> instruction: 0xf8c74120
   46920:			; <UNDEFINED> instruction: 0xf5054124
   46924:	adcmi	r7, sl, #144, 6	; 0x40000002
   46928:	ldrtmi	fp, [r7], -r8, lsl #30
   4692c:	cdpvc	5, 9, cr15, cr0, cr6, {0}
   46930:	stm	lr, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   46934:			; <UNDEFINED> instruction: 0xf8d5000f
   46938:	blcs	52de0 <tcgetattr@plt+0x4b684>
   4693c:			; <UNDEFINED> instruction: 0xf8d3d03c
   46940:	adcmi	r2, sl, #32, 2
   46944:			; <UNDEFINED> instruction: 0xf8c3bf0c
   46948:			; <UNDEFINED> instruction: 0xf8c36120
   4694c:	ldmib	r5, {r2, r5, r8, sp, lr}^
   46950:			; <UNDEFINED> instruction: 0xf8c22348
   46954:	tstlt	fp, r8, lsr #2
   46958:	smlawtvs	r8, r3, r8, pc	; <UNPREDICTABLE>
   4695c:	ldrtmi	fp, [fp], -r7, lsr #2
   46960:	ldrdcc	pc, [r8, -r3]!
   46964:	mvnsle	r2, r0, lsl #22
   46968:	svceq	0x0000f1b8
   4696c:			; <UNDEFINED> instruction: 0x4628d013
   46970:	ldrhhi	lr, [r0, #141]!	; 0x8d
   46974:	stmdavc	sl, {r0, r4, r6, r7, r8, fp, sp, lr, pc}^
   46978:			; <UNDEFINED> instruction: 0xf8c4461c
   4697c:	biclt	r7, r7, r8, lsr #2
   46980:	ldrdcc	pc, [r0, -r7]!
   46984:	svclt	0x000c42ab
   46988:	smlawtmi	r0, r7, r8, pc	; <UNPREDICTABLE>
   4698c:	smlawtmi	r4, r7, r8, pc	; <UNPREDICTABLE>
   46990:	svceq	0x0000f1b8
   46994:	strbtmi	sp, [r0], -fp, ror #3
   46998:	ldrtmi	r4, [r9], -r2, lsr #12
   4699c:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   469a0:	pop	{r3, r5, r9, sl, lr}
   469a4:	ldmib	r1, {r4, r5, r6, r7, r8, pc}^
   469a8:	stccs	8, cr7, [r0], {74}	; 0x4a
   469ac:	svccs	0x0000d1e5
   469b0:			; <UNDEFINED> instruction: 0xf8ccd1e6
   469b4:	ldrb	r4, [r7, r0]
   469b8:	andvs	pc, r0, ip, asr #17
   469bc:			; <UNDEFINED> instruction: 0xf8cce7c7
   469c0:	str	r4, [lr, r0]!
   469c4:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
   469c8:	stmdavs	sp, {r1, r8, r9, ip, sp, pc}
   469cc:	bne	ffb20a20 <tcgetattr@plt+0xffb192c4>
   469d0:	svclt	0x00b82b00
   469d4:	ldrdmi	pc, [r0, -r2]!
   469d8:	andsle	sp, r5, r2, lsl #22
   469dc:	ldrdmi	pc, [r4, -r2]!
   469e0:	strtmi	fp, [r2], -ip, lsl #2
   469e4:	blcs	809b4 <tcgetattr@plt+0x79258>
   469e8:	smlawtcs	r8, r1, r8, pc	; <UNPREDICTABLE>
   469ec:	strbmi	lr, [r8], #-2497	; 0xfffff63f
   469f0:	streq	pc, [r1, #-79]	; 0xffffffb1
   469f4:	smlawtpl	ip, r1, r8, pc	; <UNPREDICTABLE>
   469f8:			; <UNDEFINED> instruction: 0xf8c2bfb4
   469fc:			; <UNDEFINED> instruction: 0xf8c21120
   46a00:			; <UNDEFINED> instruction: 0xf7ff1124
   46a04:	andcs	pc, r0, #4928	; 0x1340
   46a08:	ldclt	6, cr4, [r8, #-64]!	; 0xffffffc0
   46a0c:			; <UNDEFINED> instruction: 0xf8c12301
   46a10:	stmib	r1, {r3, r5, r8, sp}^
   46a14:			; <UNDEFINED> instruction: 0xf8c12248
   46a18:	andvs	r3, r1, ip, lsr #2
   46a1c:	svclt	0x0000e7f1
   46a20:	cmnlt	r0, r0, lsl #16
   46a24:	stmdavs	r3, {r1, r3, fp, sp, lr}
   46a28:	blcs	4d57c <tcgetattr@plt+0x45e20>
   46a2c:			; <UNDEFINED> instruction: 0xf8d0bfb8
   46a30:	blle	c6eb8 <tcgetattr@plt+0xbf75c>
   46a34:			; <UNDEFINED> instruction: 0xf8d0d003
   46a38:	stmdacs	r0, {r2, r5, r8}
   46a3c:			; <UNDEFINED> instruction: 0x4770d1f3
   46a40:	orrlt	r6, fp, r3, lsl #16
   46a44:	andcs	r6, r0, r9, lsl #16
   46a48:	bne	fe2e0ab8 <tcgetattr@plt+0xfe2d935c>
   46a4c:	blle	191254 <tcgetattr@plt+0x189af8>
   46a50:			; <UNDEFINED> instruction: 0xf8d3d00a
   46a54:	blcs	52eec <tcgetattr@plt+0x4b790>
   46a58:			; <UNDEFINED> instruction: 0x4770d1f6
   46a5c:			; <UNDEFINED> instruction: 0xf8d34618
   46a60:	blcs	52ee8 <tcgetattr@plt+0x4b78c>
   46a64:	udf	#36112	; 0x8d10
   46a68:			; <UNDEFINED> instruction: 0x47704618
   46a6c:	ldrdcc	pc, [r4, -r0]!
   46a70:			; <UNDEFINED> instruction: 0xb12b4602
   46a74:			; <UNDEFINED> instruction: 0xf8d34618
   46a78:	blcs	52f00 <tcgetattr@plt+0x4b7a4>
   46a7c:			; <UNDEFINED> instruction: 0x4770d1fa
   46a80:	ldrdeq	pc, [r8, -r0]!
   46a84:			; <UNDEFINED> instruction: 0xf8d0b118
   46a88:	addsmi	r3, r3, #32, 2
   46a8c:	ldrbmi	sp, [r0, -r5, lsl #2]!
   46a90:	ldrdcc	pc, [r8, -r0]!
   46a94:	blcs	582fc <tcgetattr@plt+0x50ba0>
   46a98:			; <UNDEFINED> instruction: 0xf8d0d0f9
   46a9c:	addsmi	r3, r3, #36, 2
   46aa0:	rscsle	r4, r5, r2, lsl #12
   46aa4:	svclt	0x00004770
   46aa8:	ldrdcc	pc, [r0, -r0]!
   46aac:			; <UNDEFINED> instruction: 0xb12b4602
   46ab0:			; <UNDEFINED> instruction: 0xf8d34618
   46ab4:	blcs	52f4c <tcgetattr@plt+0x4b7f0>
   46ab8:			; <UNDEFINED> instruction: 0x4770d1fa
   46abc:	ldrdeq	pc, [r8, -r0]!
   46ac0:			; <UNDEFINED> instruction: 0xf8d0b118
   46ac4:	addsmi	r3, r3, #36, 2
   46ac8:	ldrbmi	sp, [r0, -r5, lsl #2]!
   46acc:	ldrdcc	pc, [r8, -r0]!
   46ad0:	blcs	58338 <tcgetattr@plt+0x50bdc>
   46ad4:			; <UNDEFINED> instruction: 0xf8d0d0f9
   46ad8:	addsmi	r3, r3, #32, 2
   46adc:	rscsle	r4, r5, r2, lsl #12
   46ae0:	svclt	0x00004770
   46ae4:	stmdblt	r8, {fp, sp, lr}
   46ae8:	ldrmi	lr, [r8], -r9
   46aec:	movtcs	lr, #35280	; 0x89d0
   46af0:			; <UNDEFINED> instruction: 0x0321ea33
   46af4:	ldrmi	fp, [r3], -r8, lsr #30
   46af8:	mvnsle	r2, r0, lsl #22
   46afc:			; <UNDEFINED> instruction: 0x47704770
   46b00:	blcs	61134 <tcgetattr@plt+0x599d8>
   46b04:	addhi	pc, r3, r0
   46b08:	strcs	fp, [r0, #-1264]	; 0xfffffb10
   46b0c:	ands	r2, sl, r1, lsl #12
   46b10:	stmibvs	r7!, {r2, r4, r8, ip, sp, pc}^
   46b14:	subsle	r2, r5, r1, lsl #30
   46b18:	addmi	r6, ip, #28, 18	; 0x70000
   46b1c:	ldmdbvs	r4, {r0, r2, r3, r4, r5, ip, lr, pc}^
   46b20:	ldrsbvs	r6, [r6, #29]
   46b24:	cmpvs	r3, r3, lsr #18
   46b28:	orrsvs	fp, sl, r3, lsl #2
   46b2c:			; <UNDEFINED> instruction: 0x61a36993
   46b30:	suble	r2, r5, r0, lsl #22
   46b34:	addsmi	r6, r7, #507904	; 0x7c000
   46b38:	tstvs	ip, ip, lsl #30
   46b3c:			; <UNDEFINED> instruction: 0x6122615c
   46b40:	stmibvs	fp, {r2, r4, r7, r8, sp, lr}
   46b44:	ldmibvs	sl, {r0, r1, r5, r8, r9, ip, sp, pc}^
   46b48:			; <UNDEFINED> instruction: 0xd1212a01
   46b4c:	ldmdbvs	r4, {r1, r3, r4, r7, r8, fp, sp, lr}
   46b50:			; <UNDEFINED> instruction: 0xd1dd429c
   46b54:	tstlt	r4, r4, asr r9
   46b58:	svccs	0x000169e7
   46b5c:	ldmdbvs	ip, {r1, r4, r5, ip, lr, pc}^
   46b60:	svclt	0x0018428c
   46b64:	eorsle	r4, r2, ip, lsl r6
   46b68:	bicsvs	r6, sp, r7, ror #18
   46b6c:			; <UNDEFINED> instruction: 0x611761d6
   46b70:			; <UNDEFINED> instruction: 0x61bab107
   46b74:			; <UNDEFINED> instruction: 0x61a36993
   46b78:	eorsle	r2, fp, r0, lsl #22
   46b7c:	addsmi	r6, r7, #507904	; 0x7c000
   46b80:	tstvs	ip, ip, lsl #30
   46b84:	cmnvs	r2, ip, asr r1
   46b88:	stmibvs	fp, {r2, r4, r7, r8, sp, lr}
   46b8c:	bicsle	r2, sl, r0, lsl #22
   46b90:	andcs	r6, r0, #196608	; 0x30000
   46b94:	ldrshvs	fp, [sl, #192]	; 0xc0
   46b98:	stmdbvs	ip, {r4, r5, r6, r8, r9, sl, lr}^
   46b9c:	stfcss	f6, [r0], {28}
   46ba0:			; <UNDEFINED> instruction: 0x61a3d02c
   46ba4:			; <UNDEFINED> instruction: 0x618c699c
   46ba8:	stmdbvs	r7!, {r2, r4, r5, r8, r9, ip, sp, pc}
   46bac:	svclt	0x000c429f
   46bb0:	cmnvs	r1, r1, lsr #2
   46bb4:	cmpvs	fp, ip, lsl #12
   46bb8:			; <UNDEFINED> instruction: 0x46196199
   46bbc:	str	r4, [lr, r3, lsr #12]!
   46bc0:	ldr	r6, [ip, r4]!
   46bc4:	ldrmi	r6, [r1], -r5, ror #3
   46bc8:	ldrsbvs	r6, [r7, #29]
   46bcc:	stmdbvs	ip, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   46bd0:			; <UNDEFINED> instruction: 0xb1b4615c
   46bd4:	ldmibvs	ip, {r0, r1, r5, r7, r8, sp, lr}
   46bd8:			; <UNDEFINED> instruction: 0xb1b4618c
   46bdc:	addsmi	r6, pc, #638976	; 0x9c000
   46be0:	cmnvs	r1, r8, lsl pc
   46be4:	strmi	sp, [pc], -pc
   46be8:	orrsvs	r6, r9, fp, lsl #2
   46bec:	ldmdbvs	r4, {r0, r3, r4, r9, sl, lr}
   46bf0:			; <UNDEFINED> instruction: 0xe7b9463b
   46bf4:	strb	r6, [r6, r4]
   46bf8:	ldrb	r6, [fp, r1]
   46bfc:	orrvs	r4, sl, r4, lsl r6
   46c00:			; <UNDEFINED> instruction: 0x4614e7d3
   46c04:	smlawbvs	r1, sl, r1, r6
   46c08:	andvs	lr, r1, sp, ror #15
   46c0c:	stmdavs	r3, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   46c10:	bicsvs	r2, sl, r0, lsl #4
   46c14:	svclt	0x00004770
   46c18:	strcs	fp, [r1, #-1264]	; 0xfffffb10
   46c1c:	tstlt	r2, r0, lsl #12
   46c20:	blcs	61374 <tcgetattr@plt+0x59c18>
   46c24:	stmdavs	r3, {r6, r8, ip, lr, pc}
   46c28:	mlasle	ip, r3, r2, r4
   46c2c:	addsmi	r6, r3, #180224	; 0x2c000
   46c30:	ldmibvs	sl, {r0, r4, ip, lr, pc}^
   46c34:	suble	r2, pc, r1, lsl #20
   46c38:	tstlt	r2, sl, lsl r9
   46c3c:			; <UNDEFINED> instruction: 0x2c0069d4
   46c40:	ldmdbvs	ip, {r0, r2, r5, r6, r8, ip, lr, pc}^
   46c44:	stmibvs	r7!, {r2, r4, r8, ip, sp, pc}^
   46c48:	cmnle	fp, r0, lsl #30
   46c4c:			; <UNDEFINED> instruction: 0x460a61dd
   46c50:	ldrmi	r6, [r9], -fp, lsl #19
   46c54:	stmdbvs	fp, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   46c58:	ldmdbvs	sl, {r2, r3, r4, r6, r7, r8, fp, sp, lr}
   46c5c:	eorle	r2, r7, r1, lsl #24
   46c60:	ldmibvs	r4, {r1, r3, r4, r8, ip, sp, pc}^
   46c64:			; <UNDEFINED> instruction: 0xf0402c00
   46c68:	ldmdbvs	ip, {r1, r2, r3, r7, pc}^
   46c6c:	rscle	r2, sp, r0, lsl #24
   46c70:	bcs	61400 <tcgetattr@plt+0x59ca4>
   46c74:	stmibvs	lr, {r1, r3, r5, r6, r7, ip, lr, pc}^
   46c78:	stmdbvs	sp, {r9, sp}^
   46c7c:	ldrdvs	r6, [sl, #30]
   46c80:	mvnvs	r2, r0, lsl #6
   46c84:	cmpvs	fp, fp, lsr #18
   46c88:	orrsvs	fp, r9, r3, lsl #2
   46c8c:			; <UNDEFINED> instruction: 0x61ab698b
   46c90:			; <UNDEFINED> instruction: 0xf0002b00
   46c94:	ldmdbvs	sl, {r2, r3, r4, r7, pc}
   46c98:	stmdavs	r2, {r1, r3, r7, r9, lr}
   46c9c:	tstvs	sp, ip, lsl #30
   46ca0:			; <UNDEFINED> instruction: 0x6129615d
   46ca4:	smlabblt	sl, sp, r1, r6
   46ca8:	bicsvs	r2, r3, r0, lsl #6
   46cac:			; <UNDEFINED> instruction: 0x4770bcf0
   46cb0:	ldrdvs	r6, [ip, #30]
   46cb4:	tstlt	r2, sl, asr #2
   46cb8:	stmibvs	ip, {r0, r4, r7, r8, sp, lr}
   46cbc:	movwlt	r6, #49564	; 0xc19c
   46cc0:	addmi	r6, pc, #638976	; 0x9c000
   46cc4:	cmnvs	r3, r5, lsl pc
   46cc8:	stmdbvs	ip, {r0, r1, r5, r8, sp, lr}^
   46ccc:	tstvs	r9, r4, lsl r6
   46cd0:	orrvs	r6, fp, r2, lsr #18
   46cd4:	strb	r4, [r3, r3, lsr #12]
   46cd8:	bicsvs	r6, lr, ip, asr r9
   46cdc:	smlabtvs	ip, sl, r1, r6
   46ce0:			; <UNDEFINED> instruction: 0x61a1b104
   46ce4:	orrsvs	r6, sl, sl, lsl #19
   46ce8:	stmibvs	pc, {r1, r4, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
   46cec:	addmi	r6, pc, #1032192	; 0xfc000
   46cf0:	tstvs	r3, sl, lsl #30
   46cf4:	stmdbvs	ip, {r0, r1, r4, r6, r8, sp, lr}
   46cf8:	orrvs	r6, fp, r9, asr r1
   46cfc:	ldr	r4, [fp, r3, lsr #12]
   46d00:	ldrb	r6, [r9, r3]!
   46d04:	andvs	r4, r3, r4, lsl r6
   46d08:	ldmibvs	r5, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   46d0c:	stmibvs	lr, {r0, r2, r5, r6, r7, r8, ip, sp, pc}^
   46d10:	stmdbvs	sp, {sl, sp}
   46d14:	ldrdvs	r6, [ip, #30]
   46d18:	bicsvs	r2, r3, r0, lsl #6
   46d1c:	tstvs	fp, fp, ror #18
   46d20:	orrsvs	fp, r9, r3, lsl #2
   46d24:			; <UNDEFINED> instruction: 0x61ab698b
   46d28:	eorle	r2, r9, r0, lsl #22
   46d2c:	ldmdbvs	r2, {r1, r3, r7, r8, fp, sp, lr}
   46d30:	stmdavs	r2, {r1, r3, r7, r9, lr}
   46d34:	tstvs	sp, ip, lsl #30
   46d38:	cmnvs	r9, sp, asr r1
   46d3c:	bcs	5f378 <tcgetattr@plt+0x57c1c>
   46d40:			; <UNDEFINED> instruction: 0xe7b3d1b2
   46d44:	mvnle	r2, r0, lsl #20
   46d48:	strcs	r6, [r0, #-2338]	; 0xfffff6de
   46d4c:	strcs	r6, [r1, #-485]	; 0xfffffe1b
   46d50:	ldrsbvs	r6, [sl, #-29]	; 0xffffffe3
   46d54:	orrsvs	fp, r3, r2, lsl #2
   46d58:			; <UNDEFINED> instruction: 0x61a2699a
   46d5c:	eorsle	r2, r4, r0, lsl #20
   46d60:	addsmi	r6, sp, #344064	; 0x54000
   46d64:	tstvs	r4, ip, lsl #30
   46d68:			; <UNDEFINED> instruction: 0x61236154
   46d6c:	stmdbvs	sp, {r9, sl, sp}
   46d70:	orrsvs	r6, ip, pc, asr #19
   46d74:	mvnvs	r6, sl, lsr #18
   46d78:	bcs	5f4b8 <tcgetattr@plt+0x57d5c>
   46d7c:	strb	sp, [fp, lr, asr #1]
   46d80:	andvs	r4, r5, sl, lsr #12
   46d84:	ldmdbvs	ip, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   46d88:	stmibvs	r5!, {r2, r3, r4, r8, ip, sp, pc}^
   46d8c:			; <UNDEFINED> instruction: 0xf47f2d00
   46d90:	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   46d94:	bicsvs	r2, r5, r0, lsl #10
   46d98:	bicsvs	r2, sp, r1, lsl #10
   46d9c:	tstlt	r4, ip, lsl r1
   46da0:	ldmibvs	ip, {r0, r1, r5, r7, r8, sp, lr}
   46da4:			; <UNDEFINED> instruction: 0xb1ac6194
   46da8:	addsmi	r6, sp, #606208	; 0x94000
   46dac:			; <UNDEFINED> instruction: 0x6122bf0c
   46db0:	cmpvs	r3, r2, ror #2
   46db4:	stmdbvs	sp, {r9, sl, sp}^
   46db8:	orrsvs	r6, sl, pc, asr #19
   46dbc:	mvnvs	r6, ip, ror #18
   46dc0:	stfcss	f6, [r0], {206}	; 0xce
   46dc4:	svcge	0x005ef43f
   46dc8:	andvs	lr, r4, sl, asr r7
   46dcc:	strtmi	lr, [sl], -sp, asr #15
   46dd0:	strb	r6, [r6, -r5]!
   46dd4:	strb	r6, [ip, r2]!
   46dd8:	mvnsmi	lr, sp, lsr #18
   46ddc:	ldmib	r1, {r2, r7, r9, sl, lr}^
   46de0:	strmi	r3, [sp], -r4, lsl #8
   46de4:	suble	r2, fp, r0, lsl #22
   46de8:	eorsle	r2, r4, r0, lsl #24
   46dec:	stmdbvs	r4!, {r1, r2, r5, r9, sl, lr}
   46df0:	mvnsle	r2, r0, lsl #24
   46df4:			; <UNDEFINED> instruction: 0x4705e9d6
   46df8:			; <UNDEFINED> instruction: 0x801cf8d6
   46dfc:	tstlt	ip, sl, lsr r6
   46e00:	ldmibvs	r2!, {r0, r1, r2, r5, r7, r8, sp, lr}
   46e04:	suble	r2, r7, r0, lsl #30
   46e08:	adcsmi	r6, r3, #966656	; 0xec000
   46e0c:	teqvs	ip, ip, lsl #30
   46e10:			; <UNDEFINED> instruction: 0xf105617c
   46e14:	adcmi	r0, sl, #16, 6	; 0x40000000
   46e18:	ldrtmi	fp, [r7], -r8, lsl #30
   46e1c:	mnfeqs	f7, f6
   46e20:	stm	lr, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   46e24:	stmibvs	fp!, {r0, r1, r2, r3}
   46e28:	eorsle	r2, r2, r0, lsl #22
   46e2c:	adcmi	r6, sl, #425984	; 0x68000
   46e30:	tstvs	lr, ip, lsl #30
   46e34:	ldmib	r5, {r1, r2, r3, r4, r6, r8, sp, lr}^
   46e38:	orrsvs	r2, r6, r4, lsl #6
   46e3c:	orrsvs	fp, lr, r3, lsl #2
   46e40:			; <UNDEFINED> instruction: 0x463bb11f
   46e44:	blcs	614b8 <tcgetattr@plt+0x59d5c>
   46e48:			; <UNDEFINED> instruction: 0xf1b8d1fc
   46e4c:	andle	r0, pc, r0, lsl #30
   46e50:	pop	{r3, r5, r9, sl, lr}
   46e54:	ldmib	r1, {r4, r5, r6, r7, r8, pc}^
   46e58:	ldrmi	r7, [ip], -r6, lsl #16
   46e5c:			; <UNDEFINED> instruction: 0xb1af61a7
   46e60:	adcmi	r6, fp, #966656	; 0xec000
   46e64:	teqvs	ip, ip, lsl #30
   46e68:			; <UNDEFINED> instruction: 0xf1b8617c
   46e6c:	mvnle	r0, r0, lsl #30
   46e70:	strtmi	r4, [r2], -r0, ror #12
   46e74:			; <UNDEFINED> instruction: 0xf7ff4639
   46e78:	strtmi	pc, [r8], -pc, asr #29
   46e7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   46e80:	stmdavc	r6, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   46e84:	mvnle	r2, r0, lsl #24
   46e88:	mvnle	r2, r0, lsl #30
   46e8c:	andmi	pc, r0, ip, asr #17
   46e90:			; <UNDEFINED> instruction: 0xf8cce7db
   46e94:	strb	r6, [lr, r0]
   46e98:	andmi	pc, r0, ip, asr #17
   46e9c:	svclt	0x0000e7b9
   46ea0:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
   46ea4:	stmdavs	sp, {r1, r4, r6, r7, r8, ip, sp, pc}
   46ea8:	bne	ffb20efc <tcgetattr@plt+0xffb197a0>
   46eac:	svclt	0x00b82b00
   46eb0:	blle	a1308 <tcgetattr@plt+0x99bac>
   46eb4:	ldmdbvs	r4, {r4, ip, lr, pc}^
   46eb8:	strtmi	fp, [r2], -ip, lsl #2
   46ebc:	blcs	80e94 <tcgetattr@plt+0x79738>
   46ec0:	stmib	r1, {r1, r3, r7, r8, sp, lr}^
   46ec4:			; <UNDEFINED> instruction: 0xf04f4404
   46ec8:	bicvs	r0, sp, r1, lsl #10
   46ecc:			; <UNDEFINED> instruction: 0x6111bfb4
   46ed0:			; <UNDEFINED> instruction: 0xf7ff6151
   46ed4:	andcs	pc, r0, #336	; 0x150
   46ed8:	ldclt	6, cr4, [r8, #-64]!	; 0xffffffc0
   46edc:	orrvs	r2, sl, r1, lsl #6
   46ee0:	andcs	lr, r4, #3162112	; 0x304000
   46ee4:	andvs	r6, r1, fp, asr #3
   46ee8:	svclt	0x0000e7f3
   46eec:	cmplt	r0, r0, lsl #16
   46ef0:	stmdavs	r3, {r1, r3, fp, sp, lr}
   46ef4:	blcs	4da48 <tcgetattr@plt+0x462ec>
   46ef8:	stmdbvs	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   46efc:	andle	sp, r2, r1, lsl #22
   46f00:	stmdacs	r0, {r6, r8, fp, sp, lr}
   46f04:			; <UNDEFINED> instruction: 0x4770d1f5
   46f08:	cmnlt	fp, r3, lsl #16
   46f0c:	andcs	r6, r0, r9, lsl #16
   46f10:	bne	fe2e0f80 <tcgetattr@plt+0xfe2d9824>
   46f14:	blle	15171c <tcgetattr@plt+0x149fc0>
   46f18:	ldmdbvs	fp, {r3, ip, lr, pc}^
   46f1c:	mvnsle	r2, r0, lsl #22
   46f20:			; <UNDEFINED> instruction: 0x46184770
   46f24:	blcs	61398 <tcgetattr@plt+0x59c3c>
   46f28:	udf	#40210	; 0x9d12
   46f2c:			; <UNDEFINED> instruction: 0x47704618
   46f30:	strmi	r6, [r2], -r3, asr #18
   46f34:	ldrmi	fp, [r8], -r3, lsr #2
   46f38:	blcs	613ac <tcgetattr@plt+0x59c50>
   46f3c:			; <UNDEFINED> instruction: 0x4770d1fb
   46f40:	tstlt	r0, r0, lsl #19
   46f44:	addsmi	r6, r3, #49152	; 0xc000
   46f48:	ldrbmi	sp, [r0, -r4, lsl #2]!
   46f4c:	ldrmi	r6, [r8], -r3, lsl #19
   46f50:	rscsle	r2, sl, r0, lsl #22
   46f54:	addsmi	r6, sl, #1097728	; 0x10c000
   46f58:	rscsle	r4, r7, r2, lsl #12
   46f5c:	svclt	0x00004770
   46f60:	strmi	r6, [r2], -r3, lsl #18
   46f64:	ldrmi	fp, [r8], -r3, lsr #2
   46f68:	blcs	614dc <tcgetattr@plt+0x59d80>
   46f6c:			; <UNDEFINED> instruction: 0x4770d1fb
   46f70:	tstlt	r0, r0, lsl #19
   46f74:	addsmi	r6, r3, #1097728	; 0x10c000
   46f78:	ldrbmi	sp, [r0, -r4, lsl #2]!
   46f7c:	ldrmi	r6, [r8], -r3, lsl #19
   46f80:	rscsle	r2, sl, r0, lsl #22
   46f84:	addsmi	r6, sl, #49152	; 0xc000
   46f88:	rscsle	r4, r7, r2, lsl #12
   46f8c:	svclt	0x00004770
   46f90:	stmdblt	r8, {fp, sp, lr}
   46f94:	ldrmi	lr, [r8], -r9
   46f98:	movwcs	lr, #18896	; 0x49d0
   46f9c:			; <UNDEFINED> instruction: 0x0321ea33
   46fa0:	ldrmi	fp, [r3], -r8, lsr #30
   46fa4:	mvnsle	r2, r0, lsl #22
   46fa8:			; <UNDEFINED> instruction: 0x47704770
   46fac:	eorscc	pc, r4, #13697024	; 0xd10000
   46fb0:			; <UNDEFINED> instruction: 0xf0002b00
   46fb4:	ldrbtlt	r8, [r0], #194	; 0xc2
   46fb8:	strcs	r2, [r1], -r0, lsl #10
   46fbc:			; <UNDEFINED> instruction: 0xb124e02b
   46fc0:	eorsvc	pc, r8, #212, 16	; 0xd40000
   46fc4:			; <UNDEFINED> instruction: 0xf0002f01
   46fc8:			; <UNDEFINED> instruction: 0xf8d38083
   46fcc:	addmi	r4, ip, #44, 4	; 0xc0000002
   46fd0:			; <UNDEFINED> instruction: 0xf8d2d05f
   46fd4:			; <UNDEFINED> instruction: 0xf8c34230
   46fd8:			; <UNDEFINED> instruction: 0xf8c25238
   46fdc:			; <UNDEFINED> instruction: 0xf8d46238
   46fe0:			; <UNDEFINED> instruction: 0xf8c2322c
   46fe4:	tstlt	fp, r0, lsr r2
   46fe8:	eorscs	pc, r4, #12779520	; 0xc30000
   46fec:	eorscc	pc, r4, #13762560	; 0xd20000
   46ff0:	eorscc	pc, r4, #196, 16	; 0xc40000
   46ff4:	rsble	r2, r9, r0, lsl #22
   46ff8:	eorvc	pc, ip, #13828096	; 0xd30000
   46ffc:	svclt	0x000c4297
   47000:	eormi	pc, ip, #12779520	; 0xc30000
   47004:	eorsmi	pc, r0, #12779520	; 0xc30000
   47008:	eorcs	pc, ip, #196, 16	; 0xc40000
   4700c:	eorsmi	pc, r4, #12713984	; 0xc20000
   47010:	eorscc	pc, r4, #13697024	; 0xd10000
   47014:			; <UNDEFINED> instruction: 0xf8d3b3bb
   47018:	bcs	8f900 <tcgetattr@plt+0x881a4>
   4701c:			; <UNDEFINED> instruction: 0xf8d3d133
   47020:			; <UNDEFINED> instruction: 0xf8d22234
   47024:	addsmi	r4, ip, #44, 4	; 0xc0000002
   47028:			; <UNDEFINED> instruction: 0xf8d2d1c9
   4702c:	tstlt	ip, r0, lsr r2
   47030:	eorsvc	pc, r8, #212, 16	; 0xd40000
   47034:	suble	r2, fp, r1, lsl #30
   47038:	eorsmi	pc, r0, #13828096	; 0xd30000
   4703c:	svclt	0x0018428c
   47040:	suble	r4, sp, ip, lsl r6
   47044:	eorsvc	pc, r0, #212, 16	; 0xd40000
   47048:	eorspl	pc, r8, #12779520	; 0xc30000
   4704c:	eorsvs	pc, r8, #12713984	; 0xc20000
   47050:	eorvc	pc, ip, #12713984	; 0xc20000
   47054:			; <UNDEFINED> instruction: 0xf8c7b10f
   47058:			; <UNDEFINED> instruction: 0xf8d22234
   4705c:			; <UNDEFINED> instruction: 0xf8c43234
   47060:	blcs	53938 <tcgetattr@plt+0x4c1dc>
   47064:			; <UNDEFINED> instruction: 0xf8d3d059
   47068:	addsmi	r7, r7, #44, 4	; 0xc0000002
   4706c:			; <UNDEFINED> instruction: 0xf8c3bf0c
   47070:			; <UNDEFINED> instruction: 0xf8c3422c
   47074:			; <UNDEFINED> instruction: 0xf8c44230
   47078:			; <UNDEFINED> instruction: 0xf8c22230
   4707c:			; <UNDEFINED> instruction: 0xf8d14234
   47080:	blcs	53958 <tcgetattr@plt+0x4c1fc>
   47084:	stmdavs	r3, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
   47088:	lfmlt	f2, 2, [r0]
   4708c:	eorscs	pc, r8, #12779520	; 0xc30000
   47090:			; <UNDEFINED> instruction: 0xf8d14770
   47094:			; <UNDEFINED> instruction: 0xf8c34230
   47098:	sfmcs	f4, 4, [r0], {44}	; 0x2c
   4709c:			; <UNDEFINED> instruction: 0xf8c4d041
   470a0:			; <UNDEFINED> instruction: 0xf8d33234
   470a4:			; <UNDEFINED> instruction: 0xf8c14234
   470a8:	biclt	r4, r4, #52, 4	; 0x40000003
   470ac:	eorvc	pc, ip, #212, 16	; 0xd40000
   470b0:	svclt	0x000c429f
   470b4:	eorne	pc, ip, #196, 16	; 0xc40000
   470b8:	eorsne	pc, r0, #196, 16	; 0xc40000
   470bc:			; <UNDEFINED> instruction: 0xf8c1460c
   470c0:			; <UNDEFINED> instruction: 0xf8c33230
   470c4:			; <UNDEFINED> instruction: 0x46191234
   470c8:	str	r4, [r2, r3, lsr #12]
   470cc:	ldr	r6, [fp, r4]
   470d0:	eorspl	pc, r8, #196, 16	; 0xc40000
   470d4:			; <UNDEFINED> instruction: 0xf8c34611
   470d8:			; <UNDEFINED> instruction: 0xf8c25238
   470dc:			; <UNDEFINED> instruction: 0xe7977238
   470e0:	eormi	pc, ip, #13697024	; 0xd10000
   470e4:	eorsmi	pc, r0, #12779520	; 0xc30000
   470e8:			; <UNDEFINED> instruction: 0xf8c4b1fc
   470ec:			; <UNDEFINED> instruction: 0xf8d33234
   470f0:			; <UNDEFINED> instruction: 0xf8c14234
   470f4:	mvnslt	r4, r4, lsr r2
   470f8:	eorvc	pc, ip, #212, 16	; 0xd40000
   470fc:	svclt	0x0018429f
   47100:	eorsne	pc, r0, #196, 16	; 0xc40000
   47104:			; <UNDEFINED> instruction: 0x460fd014
   47108:	eorcc	pc, ip, #12648448	; 0xc10000
   4710c:	eorsne	pc, r4, #12779520	; 0xc30000
   47110:			; <UNDEFINED> instruction: 0xf8d24619
   47114:	ldrtmi	r4, [fp], -ip, lsr #4
   47118:	mulvs	r4, r4, r7
   4711c:	andvs	lr, r1, fp, lsr #15
   47120:	ldrmi	lr, [r4], -ip, asr #15
   47124:	eorscs	pc, r4, #12648448	; 0xc10000
   47128:	ldrmi	lr, [r4], -r0, asr #15
   4712c:	eorscs	pc, r4, #12648448	; 0xc10000
   47130:	eorne	pc, ip, #196, 16	; 0xc40000
   47134:	andvs	lr, r1, r7, ror #15
   47138:	stmdavs	r3, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   4713c:			; <UNDEFINED> instruction: 0xf8c32200
   47140:			; <UNDEFINED> instruction: 0x47702238
   47144:	strcs	fp, [r1, #-1264]	; 0xfffffb10
   47148:	tstlt	sl, r0, lsl #12
   4714c:	eorscc	pc, r8, #13762560	; 0xd20000
   47150:	cmple	pc, r0, lsl #22
   47154:	addsmi	r6, r3, #196608	; 0x30000
   47158:			; <UNDEFINED> instruction: 0xf8d1d05b
   4715c:	addsmi	r3, r3, #44, 4	; 0xc0000002
   47160:			; <UNDEFINED> instruction: 0xf8d3d01a
   47164:	bcs	8fa4c <tcgetattr@plt+0x882f0>
   47168:			; <UNDEFINED> instruction: 0xf8d3d07a
   4716c:			; <UNDEFINED> instruction: 0xb122222c
   47170:	eorsmi	pc, r8, #13762560	; 0xd20000
   47174:			; <UNDEFINED> instruction: 0xf0402c00
   47178:			; <UNDEFINED> instruction: 0xf8d3809d
   4717c:			; <UNDEFINED> instruction: 0xb1244230
   47180:	eorsvc	pc, r8, #212, 16	; 0xd40000
   47184:			; <UNDEFINED> instruction: 0xf0402f00
   47188:			; <UNDEFINED> instruction: 0xf8c380c0
   4718c:			; <UNDEFINED> instruction: 0x460a5238
   47190:	eorscc	pc, r4, #13697024	; 0xd10000
   47194:	bfi	r4, r9, #12, #13
   47198:	eorscc	pc, r0, #13697024	; 0xd10000
   4719c:	eorsmi	pc, r8, #13828096	; 0xd30000
   471a0:	eorcs	pc, ip, #13828096	; 0xd30000
   471a4:	eorsle	r2, sl, r1, lsl #24
   471a8:			; <UNDEFINED> instruction: 0xf8d2b122
   471ac:	sfmcs	f4, 4, [r0], {56}	; 0x38
   471b0:	sbcshi	pc, sp, r0, asr #32
   471b4:	eorsmi	pc, r0, #13828096	; 0xd30000
   471b8:	rscle	r2, r6, r0, lsl #24
   471bc:	eorscs	pc, r8, #212, 16	; 0xd40000
   471c0:	rscle	r2, r2, r0, lsl #20
   471c4:	eorsvs	pc, r8, #13697024	; 0xd10000
   471c8:			; <UNDEFINED> instruction: 0xf8d12200
   471cc:			; <UNDEFINED> instruction: 0xf8c35230
   471d0:			; <UNDEFINED> instruction: 0xf8c16238
   471d4:	movwcs	r2, #568	; 0x238
   471d8:	eorscc	pc, r8, #196, 16	; 0xc40000
   471dc:	eorcc	pc, ip, #13959168	; 0xd50000
   471e0:	eorscc	pc, r0, #12648448	; 0xc10000
   471e4:			; <UNDEFINED> instruction: 0xf8c3b10b
   471e8:			; <UNDEFINED> instruction: 0xf8d11234
   471ec:			; <UNDEFINED> instruction: 0xf8c53234
   471f0:	blcs	53ac8 <tcgetattr@plt+0x4c36c>
   471f4:	rscshi	pc, r2, r0
   471f8:	eorcs	pc, ip, #13828096	; 0xd30000
   471fc:	stmdavs	r2, {r1, r3, r7, r9, lr}
   47200:			; <UNDEFINED> instruction: 0xf8c3bf0c
   47204:			; <UNDEFINED> instruction: 0xf8c3522c
   47208:			; <UNDEFINED> instruction: 0xf8c55230
   4720c:			; <UNDEFINED> instruction: 0xf8c1122c
   47210:	tstlt	r2, r4, lsr r2
   47214:			; <UNDEFINED> instruction: 0xf8c22300
   47218:	lfmlt	f3, 2, [r0], #224	; 0xe0
   4721c:			; <UNDEFINED> instruction: 0xf8c34770
   47220:			; <UNDEFINED> instruction: 0xf8c16238
   47224:			; <UNDEFINED> instruction: 0xf8c14238
   47228:	tstlt	sl, r0, lsr r2
   4722c:	eorsne	pc, r4, #12713984	; 0xc20000
   47230:	eorsmi	pc, r4, #13697024	; 0xd10000
   47234:	eorsmi	pc, r4, #12779520	; 0xc30000
   47238:			; <UNDEFINED> instruction: 0xf8d4b3b4
   4723c:	addmi	r7, pc, #44, 4	; 0xc0000002
   47240:			; <UNDEFINED> instruction: 0xf8c4bf15
   47244:			; <UNDEFINED> instruction: 0xf8c43230
   47248:			; <UNDEFINED> instruction: 0xf8d1322c
   4724c:			; <UNDEFINED> instruction: 0x46144230
   47250:	eorne	pc, ip, #12779520	; 0xc30000
   47254:	eorcs	pc, ip, #212, 16	; 0xd40000
   47258:	eorscc	pc, r4, #12648448	; 0xc10000
   4725c:	str	r4, [r3, r3, lsr #12]!
   47260:	eorsmi	pc, r0, #13828096	; 0xd30000
   47264:	eorsvs	pc, r8, #12779520	; 0xc30000
   47268:	eorscs	pc, r8, #12648448	; 0xc10000
   4726c:	eormi	pc, ip, #12648448	; 0xc10000
   47270:			; <UNDEFINED> instruction: 0xf8c4b10c
   47274:			; <UNDEFINED> instruction: 0xf8d11234
   47278:			; <UNDEFINED> instruction: 0xf8c32234
   4727c:	orrlt	r2, sl, r4, lsr r2
   47280:	eorsvc	pc, r4, #13697024	; 0xd10000
   47284:	eorvc	pc, ip, #14090240	; 0xd70000
   47288:	svclt	0x000a428f
   4728c:	eorcc	pc, ip, #12713984	; 0xc20000
   47290:	eorscc	pc, r0, #12713984	; 0xc20000
   47294:	eormi	pc, ip, #13697024	; 0xd10000
   47298:	eorsne	pc, r0, #12779520	; 0xc30000
   4729c:	eorscc	pc, r4, #12648448	; 0xc10000
   472a0:	strb	r4, [r2, -r3, lsr #12]!
   472a4:	ldrb	r6, [r7, r3]!
   472a8:	andvs	r4, r3, r4, lsl r6
   472ac:			; <UNDEFINED> instruction: 0xf8d2e7d0
   472b0:	cmnlt	r5, #56, 4	; 0x80000003
   472b4:	eorsvs	pc, r8, #13697024	; 0xd10000
   472b8:			; <UNDEFINED> instruction: 0xf8d12400
   472bc:			; <UNDEFINED> instruction: 0xf8c3522c
   472c0:			; <UNDEFINED> instruction: 0xf8c16238
   472c4:	movwcs	r4, #568	; 0x238
   472c8:	eorscc	pc, r8, #12713984	; 0xc20000
   472cc:	eorscc	pc, r0, #13959168	; 0xd50000
   472d0:	eorcc	pc, ip, #12648448	; 0xc10000
   472d4:			; <UNDEFINED> instruction: 0xf8c3b10b
   472d8:			; <UNDEFINED> instruction: 0xf8d11234
   472dc:			; <UNDEFINED> instruction: 0xf8c53234
   472e0:	blcs	53bb8 <tcgetattr@plt+0x4c45c>
   472e4:			; <UNDEFINED> instruction: 0xf8d1d040
   472e8:			; <UNDEFINED> instruction: 0xf8d22234
   472ec:	addmi	r2, sl, #44, 4	; 0xc0000002
   472f0:	svclt	0x000c6802
   472f4:	eorpl	pc, ip, #12779520	; 0xc30000
   472f8:	eorspl	pc, r0, #12779520	; 0xc30000
   472fc:	eorsne	pc, r0, #12910592	; 0xc50000
   47300:	eorspl	pc, r4, #12648448	; 0xc10000
   47304:	orrle	r2, r5, r0, lsl #20
   47308:	bcs	8112c <tcgetattr@plt+0x799d0>
   4730c:			; <UNDEFINED> instruction: 0xf8d4d1cf
   47310:	strcs	r2, [r0, #-556]	; 0xfffffdd4
   47314:	eorspl	pc, r8, #196, 16	; 0xc40000
   47318:			; <UNDEFINED> instruction: 0xf8c32501
   4731c:			; <UNDEFINED> instruction: 0xf8c35238
   47320:	tstlt	sl, r0, lsr r2
   47324:	eorscc	pc, r4, #12713984	; 0xc20000
   47328:	eorscs	pc, r4, #13828096	; 0xd30000
   4732c:	eorscs	pc, r4, #196, 16	; 0xc40000
   47330:	subsle	r2, r1, r0, lsl #20
   47334:	eorpl	pc, ip, #13762560	; 0xd20000
   47338:	svclt	0x000c429d
   4733c:	eormi	pc, ip, #12713984	; 0xc20000
   47340:	eorsmi	pc, r0, #12713984	; 0xc20000
   47344:	eorcc	pc, ip, #196, 16	; 0xc40000
   47348:			; <UNDEFINED> instruction: 0xf8d12600
   4734c:			; <UNDEFINED> instruction: 0xf8d1522c
   47350:			; <UNDEFINED> instruction: 0xf8c37238
   47354:			; <UNDEFINED> instruction: 0xf8d54234
   47358:			; <UNDEFINED> instruction: 0xf8c5222c
   4735c:			; <UNDEFINED> instruction: 0xf8c17238
   47360:	bcs	5fc48 <tcgetattr@plt+0x584ec>
   47364:			; <UNDEFINED> instruction: 0xe7aed0b2
   47368:	andvs	r4, r5, sl, lsr #12
   4736c:			; <UNDEFINED> instruction: 0xf8d3e7c6
   47370:			; <UNDEFINED> instruction: 0xb1244230
   47374:	eorspl	pc, r8, #212, 16	; 0xd40000
   47378:			; <UNDEFINED> instruction: 0xf47f2d00
   4737c:			; <UNDEFINED> instruction: 0xf8d2af23
   47380:	strcs	r4, [r0, #-560]	; 0xfffffdd0
   47384:	eorspl	pc, r8, #12713984	; 0xc20000
   47388:			; <UNDEFINED> instruction: 0xf8c32501
   4738c:			; <UNDEFINED> instruction: 0xf8c35238
   47390:	tstlt	ip, ip, lsr #4
   47394:	eorscc	pc, r4, #196, 16	; 0xc40000
   47398:	eorsmi	pc, r4, #13828096	; 0xd30000
   4739c:	eorsmi	pc, r4, #12713984	; 0xc20000
   473a0:			; <UNDEFINED> instruction: 0xf8d4b1fc
   473a4:	addsmi	r5, sp, #44, 4	; 0xc0000002
   473a8:			; <UNDEFINED> instruction: 0xf8c4bf0c
   473ac:			; <UNDEFINED> instruction: 0xf8c4222c
   473b0:			; <UNDEFINED> instruction: 0xf8c22230
   473b4:			; <UNDEFINED> instruction: 0x26003230
   473b8:	eorspl	pc, r0, #13697024	; 0xd10000
   473bc:	eorsvc	pc, r8, #13697024	; 0xd10000
   473c0:	eorscs	pc, r4, #12779520	; 0xc30000
   473c4:	eorsmi	pc, r0, #13959168	; 0xd50000
   473c8:	eorsvc	pc, r8, #12910592	; 0xc50000
   473cc:	eorsvs	pc, r8, #12648448	; 0xc10000
   473d0:			; <UNDEFINED> instruction: 0xf43f2c00
   473d4:	ldrbt	sl, [lr], r3, lsl #30
   473d8:	ldr	r6, [r3, r4]!
   473dc:	andvs	r4, r5, sl, lsr #12
   473e0:	andvs	lr, r2, r3, lsl r7
   473e4:	svclt	0x0000e7e5
   473e8:	mvnsmi	lr, sp, lsr #18
   473ec:	ldmib	r1, {r2, r7, r9, sl, lr}^
   473f0:	strmi	r3, [sp], -fp, lsl #9
   473f4:	subsle	r2, ip, r0, lsl #22
   473f8:	suble	r2, r1, r0, lsl #24
   473fc:			; <UNDEFINED> instruction: 0xf8d44626
   47400:	sfmcs	f4, 4, [r0], {44}	; 0x2c
   47404:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   47408:			; <UNDEFINED> instruction: 0xf8d6478c
   4740c:			; <UNDEFINED> instruction: 0x463a8238
   47410:			; <UNDEFINED> instruction: 0xf8c4b11c
   47414:			; <UNDEFINED> instruction: 0xf8d67234
   47418:	svccs	0x00002234
   4741c:			; <UNDEFINED> instruction: 0xf8d7d055
   47420:	adcsmi	r3, r3, #44, 4	; 0xc0000002
   47424:			; <UNDEFINED> instruction: 0xf8c7bf0c
   47428:			; <UNDEFINED> instruction: 0xf8c7422c
   4742c:			; <UNDEFINED> instruction: 0xf5054230
   47430:	adcmi	r7, sl, #738197504	; 0x2c000000
   47434:	ldrtmi	fp, [r7], -r8, lsl #30
   47438:	cfsh32vc	mvfx15, mvfx11, #6
   4743c:	stm	lr, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   47440:			; <UNDEFINED> instruction: 0xf8d5000f
   47444:	blcs	53d1c <tcgetattr@plt+0x4c5c0>
   47448:			; <UNDEFINED> instruction: 0xf8d3d03c
   4744c:	adcmi	r2, sl, #44, 4	; 0xc0000002
   47450:			; <UNDEFINED> instruction: 0xf8c3bf0c
   47454:			; <UNDEFINED> instruction: 0xf8c3622c
   47458:	ldmib	r5, {r4, r5, r9, sp, lr}^
   4745c:			; <UNDEFINED> instruction: 0xf8c2238b
   47460:	tstlt	fp, r4, lsr r2
   47464:	eorsvs	pc, r4, #12779520	; 0xc30000
   47468:	ldrtmi	fp, [fp], -r7, lsr #2
   4746c:	eorscc	pc, r4, #13828096	; 0xd30000
   47470:	mvnsle	r2, r0, lsl #22
   47474:	svceq	0x0000f1b8
   47478:			; <UNDEFINED> instruction: 0x4628d013
   4747c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   47480:	stmvc	sp, {r0, r4, r6, r7, r8, fp, sp, lr, pc}
   47484:			; <UNDEFINED> instruction: 0xf8c4461c
   47488:	biclt	r7, r7, r4, lsr r2
   4748c:	eorcc	pc, ip, #14090240	; 0xd70000
   47490:	svclt	0x000c42ab
   47494:	eormi	pc, ip, #13041664	; 0xc70000
   47498:	eorsmi	pc, r0, #13041664	; 0xc70000
   4749c:	svceq	0x0000f1b8
   474a0:	strbtmi	sp, [r0], -fp, ror #3
   474a4:	ldrtmi	r4, [r9], -r2, lsr #12
   474a8:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   474ac:	pop	{r3, r5, r9, sl, lr}
   474b0:	ldmib	r1, {r4, r5, r6, r7, r8, pc}^
   474b4:	stccs	8, cr7, [r0], {141}	; 0x8d
   474b8:	svccs	0x0000d1e5
   474bc:			; <UNDEFINED> instruction: 0xf8ccd1e6
   474c0:	ldrb	r4, [r7, r0]
   474c4:	andvs	pc, r0, ip, asr #17
   474c8:			; <UNDEFINED> instruction: 0xf8cce7c7
   474cc:	str	r4, [lr, r0]!
   474d0:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
   474d4:	stmdavs	sp, {r1, r8, r9, ip, sp, pc}
   474d8:	bne	ffb2152c <tcgetattr@plt+0xffb19dd0>
   474dc:	svclt	0x00b82b00
   474e0:	eormi	pc, ip, #13762560	; 0xd20000
   474e4:	andsle	sp, r5, r2, lsl #22
   474e8:	eorsmi	pc, r0, #13762560	; 0xd20000
   474ec:	strtmi	fp, [r2], -ip, lsl #2
   474f0:	blcs	814c0 <tcgetattr@plt+0x79d64>
   474f4:	eorscs	pc, r4, #12648448	; 0xc10000
   474f8:	strmi	lr, [fp], #2497	; 0x9c1
   474fc:	streq	pc, [r1, #-79]	; 0xffffffb1
   47500:	eorspl	pc, r8, #12648448	; 0xc10000
   47504:			; <UNDEFINED> instruction: 0xf8c2bfb4
   47508:			; <UNDEFINED> instruction: 0xf8c2122c
   4750c:			; <UNDEFINED> instruction: 0xf7ff1230
   47510:	andcs	pc, r0, #4928	; 0x1340
   47514:	ldclt	6, cr4, [r8, #-64]!	; 0xffffffc0
   47518:			; <UNDEFINED> instruction: 0xf8c12301
   4751c:	stmib	r1, {r2, r4, r5, r9, sp}^
   47520:			; <UNDEFINED> instruction: 0xf8c1228b
   47524:	andvs	r3, r1, r8, lsr r2
   47528:	svclt	0x0000e7f1
   4752c:	cmnlt	r0, r0, lsl #16
   47530:	stmdavs	r3, {r1, r3, fp, sp, lr}
   47534:	blcs	4e088 <tcgetattr@plt+0x4692c>
   47538:			; <UNDEFINED> instruction: 0xf8d0bfb8
   4753c:	blle	c7df4 <tcgetattr@plt+0xc0698>
   47540:			; <UNDEFINED> instruction: 0xf8d0d003
   47544:	stmdacs	r0, {r4, r5, r9}
   47548:			; <UNDEFINED> instruction: 0x4770d1f3
   4754c:	orrlt	r6, fp, r3, lsl #16
   47550:	andcs	r6, r0, r9, lsl #16
   47554:	bne	fe2e15c4 <tcgetattr@plt+0xfe2d9e68>
   47558:	blle	191d60 <tcgetattr@plt+0x18a604>
   4755c:			; <UNDEFINED> instruction: 0xf8d3d00a
   47560:	blcs	53e28 <tcgetattr@plt+0x4c6cc>
   47564:			; <UNDEFINED> instruction: 0x4770d1f6
   47568:			; <UNDEFINED> instruction: 0xf8d34618
   4756c:	blcs	53e24 <tcgetattr@plt+0x4c6c8>
   47570:	udf	#36112	; 0x8d10
   47574:			; <UNDEFINED> instruction: 0x47704618
   47578:	eorscc	pc, r0, #208, 16	; 0xd00000
   4757c:			; <UNDEFINED> instruction: 0xb12b4602
   47580:			; <UNDEFINED> instruction: 0xf8d34618
   47584:	blcs	53e3c <tcgetattr@plt+0x4c6e0>
   47588:			; <UNDEFINED> instruction: 0x4770d1fa
   4758c:	eorseq	pc, r4, #208, 16	; 0xd00000
   47590:			; <UNDEFINED> instruction: 0xf8d0b118
   47594:	addsmi	r3, r3, #44, 4	; 0xc0000002
   47598:	ldrbmi	sp, [r0, -r5, lsl #2]!
   4759c:	eorscc	pc, r4, #208, 16	; 0xd00000
   475a0:	blcs	58e08 <tcgetattr@plt+0x516ac>
   475a4:			; <UNDEFINED> instruction: 0xf8d0d0f9
   475a8:	addsmi	r3, r3, #48, 4
   475ac:	rscsle	r4, r5, r2, lsl #12
   475b0:	svclt	0x00004770
   475b4:	eorcc	pc, ip, #208, 16	; 0xd00000
   475b8:			; <UNDEFINED> instruction: 0xb12b4602
   475bc:			; <UNDEFINED> instruction: 0xf8d34618
   475c0:	blcs	53e88 <tcgetattr@plt+0x4c72c>
   475c4:			; <UNDEFINED> instruction: 0x4770d1fa
   475c8:	eorseq	pc, r4, #208, 16	; 0xd00000
   475cc:			; <UNDEFINED> instruction: 0xf8d0b118
   475d0:	addsmi	r3, r3, #48, 4
   475d4:	ldrbmi	sp, [r0, -r5, lsl #2]!
   475d8:	eorscc	pc, r4, #208, 16	; 0xd00000
   475dc:	blcs	58e44 <tcgetattr@plt+0x516e8>
   475e0:			; <UNDEFINED> instruction: 0xf8d0d0f9
   475e4:	addsmi	r3, r3, #44, 4	; 0xc0000002
   475e8:	rscsle	r4, r5, r2, lsl #12
   475ec:	svclt	0x00004770
   475f0:	stmdblt	r8, {fp, sp, lr}
   475f4:	ldrmi	lr, [r8], -r9
   475f8:	orrcs	lr, fp, #208, 18	; 0x340000
   475fc:			; <UNDEFINED> instruction: 0x0321ea33
   47600:	ldrmi	fp, [r3], -r8, lsr #30
   47604:	mvnsle	r2, r0, lsl #22
   47608:			; <UNDEFINED> instruction: 0x47704770
   4760c:	stmdavs	fp, {fp, sp, lr}
   47610:	ldrbmi	r1, [r0, -r0, asr #21]!
   47614:	stmdavs	fp, {fp, sp, lr}
   47618:	ldrbmi	r1, [r0, -r0, asr #21]!
   4761c:	stmdavs	fp, {fp, sp, lr}
   47620:	ldrbmi	r1, [r0, -r0, asr #21]!
   47624:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
   47628:	ldrmi	fp, [r8], -fp, ror #2
   4762c:	blcs	61aa0 <tcgetattr@plt+0x5a344>
   47630:	stmvs	r3, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   47634:	andle	r4, r5, fp, lsl #5
   47638:	ldc2l	7, cr15, [sl], #-1020	; 0xfffffc04
   4763c:	stmvs	r3, {r4, r8, ip, sp, pc}
   47640:	mvnsle	r4, fp, lsl #5
   47644:	ldrmi	fp, [r8], -r8, lsl #26
   47648:	svclt	0x0000bd08
   4764c:	strlt	r2, [r8, #-2304]	; 0xfffff700
   47650:	stmdavs	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   47654:	cmplt	r8, fp, lsl #22
   47658:	bne	ff32166c <tcgetattr@plt+0xff319f10>
   4765c:	svclt	0x00b82b00
   47660:	blle	ffe61a68 <tcgetattr@plt+0xffe5a30c>
   47664:	stmdbvs	r0, {r1, ip, lr, pc}^
   47668:	mvnsle	r2, r0, lsl #16
   4766c:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
   47670:			; <UNDEFINED> instruction: 0xf7df4478
   47674:	svclt	0x0000fe1d
   47678:	ldrdeq	r3, [r1], -ip
   4767c:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
   47680:			; <UNDEFINED> instruction: 0x4618b17b
   47684:	blcs	61af8 <tcgetattr@plt+0x5a39c>
   47688:	stmvs	r3, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   4768c:	addmi	r6, fp, #1769472	; 0x1b0000
   47690:			; <UNDEFINED> instruction: 0xf7ffd006
   47694:	tstlt	r8, sp, asr #24	; <UNPREDICTABLE>
   47698:	ldmdavs	fp, {r0, r1, r7, fp, sp, lr}
   4769c:	mvnsle	r4, fp, lsl #5
   476a0:	ldrmi	fp, [r8], -r8, lsl #26
   476a4:	svclt	0x0000bd08
   476a8:	cmplt	r9, r1, lsl #16
   476ac:	strmi	fp, [r8], -r8, lsl #10
   476b0:	stmdbcs	r0, {r0, r3, r8, fp, sp, lr}
   476b4:	strdcc	sp, [r1, -fp]
   476b8:	ldc2	7, cr15, [sl], #-1020	; 0xfffffc04
   476bc:	mvnsle	r2, r0, lsl #16
   476c0:	stclt	6, cr4, [r8, #-32]	; 0xffffffe0
   476c4:	ldrbmi	r4, [r0, -r8, lsl #12]!
   476c8:	mvnsmi	lr, sp, lsr #18
   476cc:	strmi	r1, [r6], -ip, lsl #28
   476d0:	mvnmi	sp, #135168	; 0x21000
   476d4:	stmdami	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   476d8:	and	r4, r6, r7, lsr #12
   476dc:			; <UNDEFINED> instruction: 0xf1044544
   476e0:	svclt	0x00080401
   476e4:	adcmi	r2, r7, #0, 8
   476e8:			; <UNDEFINED> instruction: 0x4621d019
   476ec:			; <UNDEFINED> instruction: 0xf7ff4630
   476f0:	strmi	pc, [r5], -sp, lsr #31
   476f4:	mvnsle	r2, r0, lsl #16
   476f8:	andle	r1, r9, r3, ror #24
   476fc:	andcs	r2, r1, r0, lsr r1
   47700:	stc2	0, cr15, [lr, #4]
   47704:	ldrtmi	r4, [r0], -r5, lsl #12
   47708:	eorvs	r4, ip, r9, lsr #12
   4770c:	blx	ff285712 <tcgetattr@plt+0xff27dfb6>
   47710:	pop	{r3, r5, r9, sl, lr}
   47714:			; <UNDEFINED> instruction: 0xf7ff81f0
   47718:	stmdacs	r0, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   4771c:	strcs	sp, [r0, #-238]	; 0xffffff12
   47720:	pop	{r3, r5, r9, sl, lr}
   47724:	svclt	0x000081f0
   47728:	stclt	7, cr15, [r2], {255}	; 0xff
   4772c:	ldclt	7, cr15, [r8], {255}	; 0xff
   47730:	cfmvr64lne	fp, mvdx4
   47734:	and	sp, lr, r2, lsl #24
   47738:	andle	r3, ip, r1, lsl #24
   4773c:	blx	ffe85742 <tcgetattr@plt+0xffe7dfe6>
   47740:	mvnsle	r2, r0, lsl #16
   47744:	blcs	63578 <tcgetattr@plt+0x5be1c>
   47748:			; <UNDEFINED> instruction: 0x4618d0f6
   4774c:	blcs	61bc0 <tcgetattr@plt+0x5a464>
   47750:	stfccd	f5, [r1], {251}	; 0xfb
   47754:	ldfltd	f5, [r0, #-968]	; 0xfffffc38
   47758:	cfmvr64lne	fp, mvdx4
   4775c:	and	sp, lr, r2, lsl #24
   47760:	andle	r3, ip, r1, lsl #24
   47764:	blx	fff8576a <tcgetattr@plt+0xfff7e00e>
   47768:	mvnsle	r2, r0, lsl #16
   4776c:	blcs	635a0 <tcgetattr@plt+0x5be44>
   47770:			; <UNDEFINED> instruction: 0x4618d0f6
   47774:	blcs	61ce8 <tcgetattr@plt+0x5a58c>
   47778:	stfccd	f5, [r1], {251}	; 0xfb
   4777c:	ldfltd	f5, [r0, #-968]	; 0xfffffc38
   47780:	stmdavs	r3, {r0, r3, r5, r6, r8, ip, sp, pc}
   47784:	and	fp, sl, r3, lsl r9
   47788:			; <UNDEFINED> instruction: 0xb1436a9b
   4778c:			; <UNDEFINED> instruction: 0xd1fb4299
   47790:	andcc	lr, sl, #3424256	; 0x344000
   47794:	sbcsvs	fp, sl, #-1073741816	; 0xc0000008
   47798:	andsvs	r6, r3, sl, asr #21
   4779c:			; <UNDEFINED> instruction: 0x47704770
   477a0:	andsvs	r6, r3, r2, asr #32
   477a4:	svclt	0x00004770
   477a8:	ldrlt	fp, [r8, #-393]!	; 0xfffffe77
   477ac:	strmi	r4, [ip], -r5, lsl #12
   477b0:			; <UNDEFINED> instruction: 0xffe6f7ff
   477b4:	strmi	r6, [fp], -r2, lsl #16
   477b8:	svccs	0x0028f843
   477bc:	sbcsvs	fp, r3, #-2147483642	; 0x80000006
   477c0:	rscvs	r6, r5, #44	; 0x2c
   477c4:	subvs	fp, r3, r8, lsr sp
   477c8:	rscvs	r6, r5, #44	; 0x2c
   477cc:			; <UNDEFINED> instruction: 0x4770bd38
   477d0:	blmi	81a050 <tcgetattr@plt+0x8128f4>
   477d4:	ldrblt	r4, [r0, #1146]	; 0x47a
   477d8:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   477dc:	ldmdavs	fp, {r0, r2, r3, r4, sl, fp, lr}
   477e0:			; <UNDEFINED> instruction: 0xf04f9305
   477e4:	stmdavc	r3, {r8, r9}
   477e8:	blcs	10589e0 <tcgetattr@plt+0x1051284>
   477ec:	blge	17bc6c <tcgetattr@plt+0x174510>
   477f0:	movwls	r2, #8704	; 0x2200
   477f4:	movwcs	r3, #1
   477f8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   477fc:	stmib	sp, {r8, r9, sl, sp}^
   47800:			; <UNDEFINED> instruction: 0xf0026700
   47804:	blls	186008 <tcgetattr@plt+0x17e8ac>
   47808:	ldmdblt	fp!, {r1, r9, sl, lr}^
   4780c:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
   47810:	cmplt	r8, r8, lsl r8
   47814:	bne	ff521828 <tcgetattr@plt+0xff51a0cc>
   47818:	svclt	0x00b82b00
   4781c:	ldrdeq	pc, [r0, -r0]!
   47820:	strdle	sp, [r4], -r7
   47824:	ldrdeq	pc, [r4, -r0]!
   47828:	mvnsle	r2, r0, lsl #16
   4782c:	bmi	30f834 <tcgetattr@plt+0x3080d8>
   47830:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   47834:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   47838:	subsmi	r9, sl, r5, lsl #22
   4783c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   47840:	andlt	sp, r6, r1, lsl #2
   47844:			; <UNDEFINED> instruction: 0xf7bfbdd0
   47848:	svclt	0x0000ebd4
   4784c:	andeq	fp, r2, r0, asr #7
   47850:	andeq	r0, r0, r8, ror r3
   47854:	andeq	fp, r2, ip, lsr #7
   47858:			; <UNDEFINED> instruction: 0x000003b8
   4785c:	andeq	fp, r2, r2, ror #6
   47860:	strmi	r4, [r2], -r9, lsl #22
   47864:	ldrbtmi	r4, [fp], #-2313	; 0xfffff6f7
   47868:	ldmdavs	r8, {r0, r1, r3, r4, r6, fp, ip, lr}
   4786c:	stmdavs	r3, {r3, r4, r6, r8, ip, sp, pc}
   47870:	blcs	4e3c4 <tcgetattr@plt+0x46c68>
   47874:			; <UNDEFINED> instruction: 0xf8d0bfb8
   47878:	blle	ffe07d00 <tcgetattr@plt+0xffe005a4>
   4787c:			; <UNDEFINED> instruction: 0xf8d0d003
   47880:	stmdacs	r0, {r2, r5, r8}
   47884:			; <UNDEFINED> instruction: 0x4770d1f3
   47888:	andeq	fp, r2, lr, lsr #6
   4788c:			; <UNDEFINED> instruction: 0x000003b8
   47890:	tstcs	r0, r0, lsl r5
   47894:	sbcscc	r4, r0, r4, lsl #12
   47898:	ldc	7, cr15, [r2], {191}	; 0xbf
   4789c:	tstcs	r2, r0, lsr #12
   478a0:			; <UNDEFINED> instruction: 0x4010e8bd
   478a4:	stclt	7, cr15, [lr, #-768]!	; 0xfffffd00
   478a8:	mvnsmi	lr, sp, lsr #18
   478ac:	strmi	r4, [pc], -r0, lsl #13
   478b0:	vst4.8	{d18-d21}, [pc], r1
   478b4:	mrcmi	1, 0, r7, cr15, cr8, {4}
   478b8:	ldc2	0, cr15, [r2], #4
   478bc:	ldrbtmi	r4, [lr], #-2846	; 0xfffff4e2
   478c0:	strmi	r2, [r2], -r0, lsl #10
   478c4:			; <UNDEFINED> instruction: 0xf8c06045
   478c8:	strmi	r5, [r4], -r0, lsl #2
   478cc:	svcpl	0x00e0f842
   478d0:	rscshi	pc, r8, r0, asr #17
   478d4:	rsccs	pc, r4, r0, asr #17
   478d8:	rscscc	pc, pc, #79	; 0x4f
   478dc:	sbcspl	pc, r8, r0, asr #17
   478e0:	rscpl	pc, ip, r0, asr #17
   478e4:	rscsvc	pc, ip, r0, asr #17
   478e8:	strvc	pc, [ip, r4, lsl #10]
   478ec:	rsccs	pc, r8, r0, asr #17
   478f0:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   478f4:	blx	fe785884 <tcgetattr@plt+0xfe77e128>
   478f8:	blmi	49a140 <tcgetattr@plt+0x4929e4>
   478fc:	stmib	r4, {r1, r3, r4, r5, r6, sl, lr}^
   47900:			; <UNDEFINED> instruction: 0xf8c45545
   47904:	ldmdavs	r1, {r2, r3, r4, r8, ip, sp, lr}
   47908:			; <UNDEFINED> instruction: 0xf8c46021
   4790c:	stfnee	f0, [r8], {16}
   47910:	andsvs	r4, r0, r1, lsr #12
   47914:			; <UNDEFINED> instruction: 0xf7ff58f0
   47918:			; <UNDEFINED> instruction: 0x4629f855
   4791c:	sbcseq	pc, r0, r4, lsl #2
   47920:	mcrr	7, 11, pc, lr, cr15	; <UNPREDICTABLE>
   47924:	tstcs	r2, r0, lsr #12
   47928:	stc2l	7, cr15, [ip], #768	; 0x300
   4792c:	pop	{r5, r9, sl, lr}
   47930:	svclt	0x000081f0
   47934:	ldrdeq	fp, [r2], -r6
   47938:	andeq	r0, r0, r8, lsr r4
   4793c:	muleq	r3, r0, r6
   47940:			; <UNDEFINED> instruction: 0x000003b8
   47944:	blmi	6da1b0 <tcgetattr@plt+0x6d2a54>
   47948:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   4794c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   47950:	ldmdavs	fp, {r2, r9, sl, lr}
   47954:			; <UNDEFINED> instruction: 0xf04f9301
   47958:			; <UNDEFINED> instruction: 0xf8d00300
   4795c:	movwcc	r3, #4400	; 0x1130
   47960:	blvs	87bda0 <tcgetattr@plt+0x874644>
   47964:	andcs	pc, r0, r0, asr #7
   47968:	blmi	49a1b8 <tcgetattr@plt+0x492a5c>
   4796c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   47970:	blls	a19e0 <tcgetattr@plt+0x9a284>
   47974:			; <UNDEFINED> instruction: 0xf04f405a
   47978:	tstle	r5, r0, lsl #6
   4797c:	ldclt	0, cr11, [r0, #-8]
   47980:	teqcc	r4, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   47984:	ldrdeq	pc, [ip], r3
   47988:	stc	7, cr15, [r2, #764]!	; 0x2fc
   4798c:			; <UNDEFINED> instruction: 0x6ee0b950
   47990:	vmax.s8	q10, <illegal reg q2.5>, q13
   47994:			; <UNDEFINED> instruction: 0xf7bf411b
   47998:	ldrdcc	lr, [r1], -r8
   4799c:	blls	7bd28 <tcgetattr@plt+0x745cc>
   479a0:	vldrle	d18, [lr]
   479a4:	ldrb	r2, [pc, r0]
   479a8:	bl	9058ac <tcgetattr@plt+0x8fe150>
   479ac:	andeq	fp, r2, ip, asr #4
   479b0:	andeq	r0, r0, r8, ror r3
   479b4:	andeq	fp, r2, r8, lsr #4
   479b8:	ldrlt	r4, [r0, #-2058]	; 0xfffff7f6
   479bc:			; <UNDEFINED> instruction: 0x46144478
   479c0:			; <UNDEFINED> instruction: 0xf7df6811
   479c4:	blvs	9469b8 <tcgetattr@plt+0x93f25c>
   479c8:	vst1.8	{d20-d22}, [r3 :128], r0
   479cc:			; <UNDEFINED> instruction: 0x63237380
   479d0:			; <UNDEFINED> instruction: 0xffb8f7ff
   479d4:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
   479d8:	tstcs	r1, r0, lsr #12
   479dc:			; <UNDEFINED> instruction: 0x4010e8bd
   479e0:	stclt	7, cr15, [lr], #944	; 0x3b0
   479e4:	muleq	r1, ip, lr
   479e8:			; <UNDEFINED> instruction: 0x460bb510
   479ec:			; <UNDEFINED> instruction: 0x4114f8d0
   479f0:	stmdavs	r2, {r1, r7, ip, sp, pc}
   479f4:	stmdbmi	r5, {r0, sl, ip, sp}
   479f8:	tstmi	r4, r0, asr #17	; <UNPREDICTABLE>
   479fc:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
   47a00:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
   47a04:	blx	ff70598a <tcgetattr@plt+0xff6fe22e>
   47a08:	ldclt	0, cr11, [r0, #-8]
   47a0c:	andeq	r2, r1, lr, lsl #31
   47a10:	andeq	r2, r1, r2, ror #28
   47a14:			; <UNDEFINED> instruction: 0x4605b530
   47a18:			; <UNDEFINED> instruction: 0xf8554604
   47a1c:	addlt	r0, r3, r4, lsl #30
   47a20:			; <UNDEFINED> instruction: 0xf7bf9101
   47a24:	stmdbls	r1, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   47a28:			; <UNDEFINED> instruction: 0x4628221b
   47a2c:	mcr2	7, 6, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
   47a30:	strtmi	r4, [r1], -r3, lsl #16
   47a34:	andlt	r4, r3, r8, ror r4
   47a38:	ldrhtmi	lr, [r0], -sp
   47a3c:	svclt	0x0054f7e1
   47a40:	andeq	lr, r0, r0, ror r6
   47a44:	strdlt	fp, [r3], r0
   47a48:	strmi	r4, [r4], -r8, lsl #30
   47a4c:	andls	r4, r0, #22020096	; 0x1500000
   47a50:	ldrbtmi	r6, [pc], #-2050	; 47a58 <tcgetattr@plt+0x402fc>
   47a54:	strmi	r4, [lr], -r6, lsl #16
   47a58:			; <UNDEFINED> instruction: 0xf107460b
   47a5c:	ldrbtmi	r0, [r8], #-272	; 0xfffffef0
   47a60:	blx	feb859e6 <tcgetattr@plt+0xfeb7e28a>
   47a64:	ldrvs	lr, [lr, #-2500]!	; 0xfffff63c
   47a68:	ldcllt	0, cr11, [r0, #12]!
   47a6c:	andeq	r2, r1, sl, lsr pc
   47a70:	andeq	r2, r1, sl, lsl lr
   47a74:	ldrdeq	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
   47a78:	addmi	fp, r8, #80, 2
   47a7c:	and	sp, r6, r2, lsl #2
   47a80:	andle	r4, r4, r1, lsl #5
   47a84:	eoreq	pc, r4, #208, 16	; 0xd00000
   47a88:	mvnsle	r2, r0, lsl #16
   47a8c:	andcs	r4, r1, r0, ror r7
   47a90:	svclt	0x00004770
   47a94:	ldrblt	r4, [r0, #-2837]!	; 0xfffff4eb
   47a98:	ldmdami	r5, {r0, r2, r9, sl, lr}
   47a9c:			; <UNDEFINED> instruction: 0x460c447b
   47aa0:			; <UNDEFINED> instruction: 0xf1034616
   47aa4:	ldrbtmi	r0, [r8], #-288	; 0xfffffee0
   47aa8:			; <UNDEFINED> instruction: 0xf7df6822
   47aac:			; <UNDEFINED> instruction: 0xf8d5fb87
   47ab0:	adcmi	r3, r3, #216	; 0xd8
   47ab4:	andcs	fp, r0, r8, lsl #30
   47ab8:	stmdbmi	lr, {r4, ip, lr, pc}
   47abc:	stmib	r5, {r3, r5, r9, sl, lr}^
   47ac0:	ldrbtmi	r4, [r9], #-822	; 0xfffffcca
   47ac4:	stmdavs	fp, {r1, r5, r8, r9, fp, sp, lr}^
   47ac8:	addeq	pc, r0, #66	; 0x42
   47acc:	rsbvs	r6, r3, r2, lsr #6
   47ad0:	subvs	r3, fp, r1, lsl #6
   47ad4:			; <UNDEFINED> instruction: 0xf834f7f5
   47ad8:	stmdblt	r6, {r0, sp}
   47adc:	stmdami	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   47ae0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   47ae4:			; <UNDEFINED> instruction: 0xff00f7e1
   47ae8:	ldcllt	0, cr2, [r0, #-4]!
   47aec:	strdeq	r2, [r1], -r0
   47af0:	andeq	r2, r1, sl, ror #27
   47af4:	andeq	r1, r3, sl, asr #9
   47af8:	andeq	lr, r0, lr, lsl #11
   47afc:	ldrdeq	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
   47b00:	ldrlt	fp, [r0], #-776	; 0xfffffcf8
   47b04:			; <UNDEFINED> instruction: 0xf8d36883
   47b08:	streq	r4, [r4, -r0, lsl #2]!
   47b0c:			; <UNDEFINED> instruction: 0xf8d3d503
   47b10:	addmi	r3, r3, #216	; 0xd8
   47b14:	bvs	fe13bf5c <tcgetattr@plt+0xfe134800>
   47b18:	stmdale	sp, {r0, r1, r3, r7, r9, lr}
   47b1c:	strtmi	r6, [r3], #-2436	; 0xfffff67c
   47b20:	movwle	r4, #37515	; 0x928b
   47b24:	addsmi	r6, r3, #798720	; 0xc3000
   47b28:	stmibvs	r4, {r1, r2, fp, ip, lr, pc}^
   47b2c:	addsmi	r4, r3, #587202560	; 0x23000000
   47b30:			; <UNDEFINED> instruction: 0xf85dd302
   47b34:	ldrbmi	r4, [r0, -r4, lsl #22]!
   47b38:	eoreq	pc, r4, #208, 16	; 0xd00000
   47b3c:	mvnle	r2, r0, lsl #16
   47b40:	blmi	185cbc <tcgetattr@plt+0x17e560>
   47b44:			; <UNDEFINED> instruction: 0x47704770
   47b48:	mvnsmi	lr, #737280	; 0xb4000
   47b4c:			; <UNDEFINED> instruction: 0xf8d04604
   47b50:			; <UNDEFINED> instruction: 0x460d80f8
   47b54:	ldmdbmi	r1!, {r3, r9, sl, lr}
   47b58:	ldrsbtvc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   47b5c:	b	1418d48 <tcgetattr@plt+0x14115ec>
   47b60:			; <UNDEFINED> instruction: 0xf7bf0658
   47b64:	stmdacs	r0, {r3, r5, r7, r9, fp, sp, lr, pc}
   47b68:	pushmi	{r1, r6, ip, lr, pc}
   47b6c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   47b70:	b	fe885a74 <tcgetattr@plt+0xfe87e318>
   47b74:			; <UNDEFINED> instruction: 0xf107b940
   47b78:			; <UNDEFINED> instruction: 0x464a39ff
   47b7c:			; <UNDEFINED> instruction: 0x46204631
   47b80:	mvnsmi	lr, #12386304	; 0xbd0000
   47b84:	svclt	0x00baf7ff
   47b88:	strtmi	r4, [r8], -r6, lsr #18
   47b8c:	ldmdbeq	r7, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   47b90:			; <UNDEFINED> instruction: 0xf7bf4479
   47b94:	orrslt	lr, r8, #144, 20	; 0x90000
   47b98:	strtmi	r4, [r8], -r3, lsr #18
   47b9c:	ldrbtcc	pc, [pc], r8, lsl #2	; <UNPREDICTABLE>
   47ba0:			; <UNDEFINED> instruction: 0xf7bf4479
   47ba4:	stmdacs	r0, {r3, r7, r9, fp, sp, lr, pc}
   47ba8:	stmdbmi	r0!, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
   47bac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   47bb0:	b	fe085ab4 <tcgetattr@plt+0xfe07e358>
   47bb4:	ldmdbmi	lr, {r5, r6, r8, r9, ip, sp, pc}
   47bb8:			; <UNDEFINED> instruction: 0xf1084628
   47bbc:	ldrbtmi	r3, [r9], #-1791	; 0xfffff901
   47bc0:	b	1e85ac4 <tcgetattr@plt+0x1e7e368>
   47bc4:	stmdacs	r0, {r0, r7, r9, sl, lr}
   47bc8:	ldmdbmi	sl, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
   47bcc:			; <UNDEFINED> instruction: 0xf1074628
   47bd0:	ldrbtmi	r3, [r9], #-2559	; 0xfffff601
   47bd4:	b	1c05ad8 <tcgetattr@plt+0x1bfe37c>
   47bd8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   47bdc:	ldmdbmi	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
   47be0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   47be4:	b	1a05ae8 <tcgetattr@plt+0x19fe38c>
   47be8:			; <UNDEFINED> instruction: 0xf108b9a8
   47bec:			; <UNDEFINED> instruction: 0xe7c236ff
   47bf0:	ldrtmi	r4, [r1], -r1, lsl #13
   47bf4:	strtmi	r4, [r0], -sl, asr #12
   47bf8:	mvnsmi	lr, #12386304	; 0xbd0000
   47bfc:	svclt	0x007ef7ff
   47c00:	strbmi	r4, [sl], -r6, lsl #12
   47c04:			; <UNDEFINED> instruction: 0x46204631
   47c08:	mvnsmi	lr, #12386304	; 0xbd0000
   47c0c:	svclt	0x0076f7ff
   47c10:	strmi	r4, [r6], -r1, lsl #13
   47c14:			; <UNDEFINED> instruction: 0x2000e7b1
   47c18:	mvnshi	lr, #12386304	; 0xbd0000
   47c1c:	ldrdeq	r2, [r1], -r8
   47c20:			; <UNDEFINED> instruction: 0x000128b6
   47c24:	andeq	r4, r0, ip, lsl lr
   47c28:	andeq	r4, r0, r4, lsr #28
   47c2c:	strdeq	r4, [r0], -sl
   47c30:	andeq	r4, r0, r2, lsl #28
   47c34:	andeq	r4, r0, sl, lsl #28
   47c38:	andeq	r4, r0, r6, lsl lr
   47c3c:	stmvs	r5, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   47c40:	ldrdvc	pc, [r0, -r5]
   47c44:	smuadeq	r8, r7, r0
   47c48:			; <UNDEFINED> instruction: 0xf8d5d13a
   47c4c:	strmi	r3, [r6], -r0, ror #1
   47c50:	ldrmi	fp, [sl], -fp, lsl #7
   47c54:			; <UNDEFINED> instruction: 0xf8d2463c
   47c58:	strcc	r2, [r1], #-548	; 0xfffffddc
   47c5c:	mvnsle	r2, r0, lsl #20
   47c60:	eorle	r2, sp, r1, lsl #24
   47c64:	ldrsbcs	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   47c68:	mulle	r7, r6, r2
   47c6c:	ldrtmi	r2, [r1], -r1, lsl #4
   47c70:			; <UNDEFINED> instruction: 0xf7ff4628
   47c74:			; <UNDEFINED> instruction: 0xf8d5ff0f
   47c78:	teqlt	fp, r0, ror #1
   47c7c:	ldmdbvs	sl, {sl, sp}
   47c80:	andmi	lr, r4, #3194880	; 0x30c000
   47c84:	eorcc	pc, r4, #13828096	; 0xd30000
   47c88:	mvnsle	r2, r0, lsl #22
   47c8c:	ldrdcc	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
   47c90:			; <UNDEFINED> instruction: 0x46284631
   47c94:	rscscc	pc, r0, r5, asr #17
   47c98:	mrc2	7, 0, pc, cr14, cr14, {6}
   47c9c:	ldrdcc	pc, [r0, -r5]
   47ca0:	strtmi	r4, [r9], -r9, lsl #16
   47ca4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   47ca8:	smlabtcc	r0, r5, r8, pc	; <UNPREDICTABLE>
   47cac:			; <UNDEFINED> instruction: 0xf7e14478
   47cb0:			; <UNDEFINED> instruction: 0x4638fe1b
   47cb4:			; <UNDEFINED> instruction: 0xf8d5bdf8
   47cb8:	addsmi	r3, r8, #216	; 0xd8
   47cbc:	ubfx	sp, r6, #3, #6
   47cc0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   47cc4:	svclt	0x0000e7f5
   47cc8:	muleq	r0, r0, r0
   47ccc:			; <UNDEFINED> instruction: 0xf8d0b538
   47cd0:	ldreq	r3, [sl, -r0, lsl #2]
   47cd4:			; <UNDEFINED> instruction: 0x4605d51f
   47cd8:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
   47cdc:	smlabtcc	r0, r0, r8, pc	; <UNPREDICTABLE>
   47ce0:			; <UNDEFINED> instruction: 0xf7de2400
   47ce4:			; <UNDEFINED> instruction: 0xf8d5fe17
   47ce8:			; <UNDEFINED> instruction: 0xf8d520f0
   47cec:	stmib	r5, {r5, r6, r7, ip, sp}^
   47cf0:	teqlt	r3, fp, lsr r4
   47cf4:	stmib	r3, {r1, r3, r4, r6, r8, fp, sp, lr}^
   47cf8:			; <UNDEFINED> instruction: 0xf8d32404
   47cfc:	blcs	54594 <tcgetattr@plt+0x4ce38>
   47d00:			; <UNDEFINED> instruction: 0x4628d1f8
   47d04:	stc2	7, cr15, [r2, #-888]	; 0xfffffc88
   47d08:	strtmi	r4, [r9], -r4, lsl #16
   47d0c:			; <UNDEFINED> instruction: 0xf7e14478
   47d10:	andcs	pc, r0, fp, ror #27
   47d14:			; <UNDEFINED> instruction: 0xf04fbd38
   47d18:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   47d1c:	andeq	r5, r0, r0, lsr r0
   47d20:	svcmi	0x00f0e92d
   47d24:	bmi	1e59778 <tcgetattr@plt+0x1e5201c>
   47d28:	blmi	1e595ac <tcgetattr@plt+0x1e51e50>
   47d2c:	ldrbtmi	fp, [sl], #-149	; 0xffffff6b
   47d30:	ldrsbge	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
   47d34:	strmi	r4, [r8], r6, lsl #12
   47d38:	ldrbtmi	r5, [sl], #2259	; 0x8d3
   47d3c:	tstls	r3, #1769472	; 0x1b0000
   47d40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   47d44:			; <UNDEFINED> instruction: 0xf0002900
   47d48:			; <UNDEFINED> instruction: 0xf8d680c0
   47d4c:	vst4.<illegal width 64>	{d19-d22}, [pc :256], r8
   47d50:			; <UNDEFINED> instruction: 0xf8d6710f
   47d54:	strdcs	r2, [r1], -ip
   47d58:	movwls	r2, #5376	; 0x1500
   47d5c:			; <UNDEFINED> instruction: 0xf0019200
   47d60:			; <UNDEFINED> instruction: 0x4604fa5f
   47d64:			; <UNDEFINED> instruction: 0x0110f8d6
   47d68:			; <UNDEFINED> instruction: 0xf50460a6
   47d6c:			; <UNDEFINED> instruction: 0xf7e279a0
   47d70:			; <UNDEFINED> instruction: 0xf8dff85f
   47d74:			; <UNDEFINED> instruction: 0xf8dfe1a0
   47d78:	vst4.32	{d28,d30,d32,d34}, [pc :128], r0
   47d7c:	ldrbtmi	r5, [lr], #384	; 0x180
   47d80:	strtmi	r6, [r1], -r1, lsr #6
   47d84:			; <UNDEFINED> instruction: 0xf8de60e0
   47d88:	eorvs	r0, r0, r8
   47d8c:			; <UNDEFINED> instruction: 0xf8ce3001
   47d90:			; <UNDEFINED> instruction: 0xf85a0008
   47d94:			; <UNDEFINED> instruction: 0xf10d000c
   47d98:			; <UNDEFINED> instruction: 0xf7ff0a08
   47d9c:	blls	c6c08 <tcgetattr@plt+0xbf4ac>
   47da0:			; <UNDEFINED> instruction: 0xf5049a00
   47da4:	strbmi	r7, [r8], -sl, ror #25
   47da8:	bicsgt	pc, r8, r4, asr #17
   47dac:			; <UNDEFINED> instruction: 0xf04f4619
   47db0:	strdvs	r3, [r3, pc]!
   47db4:	stmib	r4, {r0, r1, r3, r4, r6, r9, sl, lr}^
   47db8:			; <UNDEFINED> instruction: 0xf8c42207
   47dbc:			; <UNDEFINED> instruction: 0xf8c4c06c
   47dc0:	stmib	r4, {r4, r5, r8, lr, pc}^
   47dc4:	cmnvs	r5, #26880	; 0x6900
   47dc8:	strpl	lr, [lr, #-2500]	; 0xfffff63c
   47dcc:	strvs	r6, [r5, -r5, lsr #8]!
   47dd0:	bicspl	pc, r4, r4, asr #17
   47dd4:	stmib	r4, {r0, r2, r5, r8, sp, lr}^
   47dd8:	stmib	r4, {r1, r3, r8, sl, ip, lr}^
   47ddc:			; <UNDEFINED> instruction: 0xf8c4554d
   47de0:			; <UNDEFINED> instruction: 0xf7e851ac
   47de4:	andcs	pc, r1, #3840	; 0xf00
   47de8:	adcsvc	pc, r8, r4, lsl #10
   47dec:			; <UNDEFINED> instruction: 0x462b4611
   47df0:	teqls	ip, r4, asr #17	; <UNPREDICTABLE>
   47df4:	stc2	7, cr15, [r6], {232}	; 0xe8
   47df8:	cmpcs	r1, r0, asr r6
   47dfc:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}^
   47e00:	suble	r2, r4, r0, lsl #16
   47e04:			; <UNDEFINED> instruction: 0xf5044620
   47e08:			; <UNDEFINED> instruction: 0xf7db7509
   47e0c:			; <UNDEFINED> instruction: 0xf8d6fd4b
   47e10:	blcs	54198 <tcgetattr@plt+0x4ca3c>
   47e14:			; <UNDEFINED> instruction: 0xf007d048
   47e18:			; <UNDEFINED> instruction: 0xf0170920
   47e1c:	ldmdavs	r2!, {r3, r8, r9, sl}
   47e20:	tstle	lr, r3, lsr #16
   47e24:	ldmdami	lr!, {r0, r2, r3, r4, r5, r8, fp, lr}
   47e28:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   47e2c:			; <UNDEFINED> instruction: 0xf7df3138
   47e30:			; <UNDEFINED> instruction: 0xf1b9f9c5
   47e34:	subsle	r0, r3, r0, lsl #30
   47e38:	ldrdcc	pc, [r4], #134	; 0x86	; <UNPREDICTABLE>
   47e3c:	orrvc	lr, r9, #196, 18	; 0x310000
   47e40:			; <UNDEFINED> instruction: 0xf8c6601c
   47e44:	bmi	e1c1dc <tcgetattr@plt+0xe14a80>
   47e48:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   47e4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   47e50:	subsmi	r9, sl, r3, lsl fp
   47e54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   47e58:			; <UNDEFINED> instruction: 0x4620d153
   47e5c:	pop	{r0, r2, r4, ip, sp, pc}
   47e60:	ldmdbmi	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47e64:	ldrbtmi	r4, [r9], #-2097	; 0xfffff7cf
   47e68:	teqcc	r8, r8, ror r4
   47e6c:			; <UNDEFINED> instruction: 0xf9a6f7df
   47e70:	svceq	0x0000f1b9
   47e74:			; <UNDEFINED> instruction: 0xf8d6d02c
   47e78:			; <UNDEFINED> instruction: 0xf8c430e0
   47e7c:	movwlt	r3, #45604	; 0xb224
   47e80:	eorpl	pc, r8, #12779520	; 0xc30000
   47e84:	svcmi	0x00e0f846
   47e88:	eorvs	pc, r8, #196, 16	; 0xc40000
   47e8c:			; <UNDEFINED> instruction: 0x4651e7db
   47e90:			; <UNDEFINED> instruction: 0xf7e84648
   47e94:	strtmi	pc, [r0], -r9, ror #23
   47e98:	stc2	7, cr15, [r4, #-876]	; 0xfffffc94
   47e9c:	ldrdcc	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
   47ea0:	strvc	pc, [r9, #-1284]	; 0xfffffafc
   47ea4:			; <UNDEFINED> instruction: 0xd1b62b00
   47ea8:	stmdami	r2!, {r0, r5, r8, fp, lr}
   47eac:	ldmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}
   47eb0:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
   47eb4:			; <UNDEFINED> instruction: 0xf982f7df
   47eb8:	ldrdcc	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
   47ebc:	eorcc	pc, r4, #196, 16	; 0xc40000
   47ec0:	bicsle	r2, sp, r0, lsl #22
   47ec4:	rscpl	pc, r4, r6, asr #17
   47ec8:			; <UNDEFINED> instruction: 0xf8d0e7dc
   47ecc:			; <UNDEFINED> instruction: 0xe73c80d8
   47ed0:	eorcc	pc, r8, #216, 16	; 0xd80000
   47ed4:	orrhi	lr, r9, #196, 18	; 0x310000
   47ed8:			; <UNDEFINED> instruction: 0xf8c8601c
   47edc:	ldr	r5, [r2, r8, lsr #4]!
   47ee0:	eorcc	pc, r4, #216, 16	; 0xd80000
   47ee4:	eorcc	pc, r4, #196, 16	; 0xc40000
   47ee8:			; <UNDEFINED> instruction: 0xf8c3b143
   47eec:			; <UNDEFINED> instruction: 0xf5085228
   47ef0:			; <UNDEFINED> instruction: 0xf8c87109
   47ef4:			; <UNDEFINED> instruction: 0xf8c44224
   47ef8:	str	r1, [r4, r8, lsr #4]!
   47efc:	rscpl	pc, r4, r6, asr #17
   47f00:			; <UNDEFINED> instruction: 0xf7bfe7f5
   47f04:	svclt	0x0000e876
   47f08:	andeq	sl, r2, r6, ror #28
   47f0c:	andeq	r0, r0, r8, ror r3
   47f10:	andeq	sl, r2, sl, asr lr
   47f14:	andeq	r1, r3, lr, lsl #4
   47f18:	andeq	r0, r0, r8, asr #6
   47f1c:	andeq	r2, r1, r4, ror #22
   47f20:	muleq	r1, lr, sl
   47f24:	andeq	sl, r2, sl, asr #26
   47f28:	andeq	r2, r1, r6, lsr #22
   47f2c:	andeq	r2, r1, ip, asr #20
   47f30:	andeq	r2, r1, r0, ror #21
   47f34:	andeq	r2, r1, lr, ror #19
   47f38:			; <UNDEFINED> instruction: 0x4604b570
   47f3c:			; <UNDEFINED> instruction: 0x460d4e1f
   47f40:	ldmdami	pc, {r1, fp, sp, lr}	; <UNPREDICTABLE>
   47f44:	stmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   47f48:	cmpeq	r8, r6, lsl #2	; <UNPREDICTABLE>
   47f4c:			; <UNDEFINED> instruction: 0xf7df4478
   47f50:	blmi	78642c <tcgetattr@plt+0x77ecd0>
   47f54:	ldrbtmi	r4, [fp], #-2588	; 0xfffff5e4
   47f58:	ldmdbvs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}^
   47f5c:	andsle	r4, sl, fp, lsr #5
   47f60:	teqcs	r6, #212, 18	; 0x350000
   47f64:	andle	r4, r5, sl, lsr #5
   47f68:	svclt	0x0004429d
   47f6c:			; <UNDEFINED> instruction: 0xf8c42300
   47f70:	ldcllt	0, cr3, [r0, #-880]!	; 0xfffffc90
   47f74:			; <UNDEFINED> instruction: 0xf8c42200
   47f78:			; <UNDEFINED> instruction: 0xf8c430d8
   47f7c:	ldrdlt	r2, [fp, #-12]!
   47f80:			; <UNDEFINED> instruction: 0x46216b1a
   47f84:			; <UNDEFINED> instruction: 0xf0424811
   47f88:	tstvs	sl, #128, 4
   47f8c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   47f90:			; <UNDEFINED> instruction: 0xf7e14478
   47f94:			; <UNDEFINED> instruction: 0xf7ecbca9
   47f98:	strb	pc, [r1, r5, asr #23]!	; <UNPREDICTABLE>
   47f9c:	eorcc	pc, r8, #13959168	; 0xd50000
   47fa0:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
   47fa4:	sbcscc	pc, r8, r4, asr #17
   47fa8:	mvnle	r2, r0, lsl #22
   47fac:	eorcc	pc, r4, #13959168	; 0xd50000
   47fb0:	sbcscc	pc, r8, r4, asr #17
   47fb4:	mvnle	r2, r0, lsl #22
   47fb8:	svclt	0x0000bd70
   47fbc:	andeq	r2, r1, r8, asr #20
   47fc0:	muleq	r1, r0, r9
   47fc4:	andeq	sl, r2, lr, lsr ip
   47fc8:	andeq	r0, r0, r0, ror #6
   47fcc:	andeq	lr, r0, r0, ror #1
   47fd0:			; <UNDEFINED> instruction: 0x460cb538
   47fd4:	strmi	r4, [r5], -sl, lsl #18
   47fd8:			; <UNDEFINED> instruction: 0x0110f8d0
   47fdc:			; <UNDEFINED> instruction: 0xf7e24479
   47fe0:			; <UNDEFINED> instruction: 0xf8d5fe03
   47fe4:	smlalttlt	r3, fp, r0, r0
   47fe8:	smlatble	r2, r0, r2, r4
   47fec:	addmi	lr, r4, #6
   47ff0:			; <UNDEFINED> instruction: 0xf8d3d004
   47ff4:	andcc	r3, r1, r4, lsr #4
   47ff8:	mvnsle	r2, r0, lsl #22
   47ffc:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   48000:	andeq	lr, r0, r0, ror r6
   48004:	and	fp, r9, r2, lsl r9
   48008:	andle	r3, r7, r1, lsl #20
   4800c:	eorne	pc, r4, #13697024	; 0xd10000
   48010:	mvnsle	r2, r0, lsl #18
   48014:			; <UNDEFINED> instruction: 0xf8d03a01
   48018:	mvnsle	r1, r0, ror #1
   4801c:	ldrbmi	r4, [r0, -r8, lsl #12]!
   48020:	and	fp, sp, r2, lsl r9
   48024:	andle	r3, fp, r1, lsl #20
   48028:	eorcc	pc, r8, #13697024	; 0xd10000
   4802c:	ldmdavs	r9, {r0, r1, r3, r4, r6, fp, sp, lr}
   48030:	mvnsle	r2, r0, lsl #18
   48034:	ldrdcc	pc, [r4], #128	; 0x80	; <UNPREDICTABLE>
   48038:	ldmdavs	fp, {r0, r9, fp, ip, sp}^
   4803c:	mvnsle	r6, r9, lsl r8
   48040:	ldrbmi	r4, [r0, -r8, lsl #12]!
   48044:			; <UNDEFINED> instruction: 0x460eb570
   48048:	strmi	r6, [r5], -r4, lsl #17
   4804c:			; <UNDEFINED> instruction: 0xf8d44911
   48050:	ldrbtmi	r0, [r9], #-272	; 0xfffffef0
   48054:	stc2l	7, cr15, [r8, #904]	; 0x388
   48058:	ldrdcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   4805c:			; <UNDEFINED> instruction: 0xb1a36030
   48060:	svclt	0x001c429d
   48064:	andcc	r4, r1, #2097152	; 0x200000
   48068:	ands	sp, r1, r3, lsl #2
   4806c:	mulle	r9, sp, r2
   48070:			; <UNDEFINED> instruction: 0xf8d34622
   48074:	lfmne	f3, 2, [r4], {36}	; 0x24
   48078:	mvnsle	r2, r0, lsl #22
   4807c:	rscscc	pc, pc, pc, asr #32
   48080:	ldcllt	0, cr6, [r0, #-200]!	; 0xffffff38
   48084:	eorsvs	r2, r2, r0
   48088:			; <UNDEFINED> instruction: 0xf04fbd70
   4808c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   48090:	ldcllt	0, cr2, [r0, #-0]
   48094:	strdeq	lr, [r0], -sl
   48098:	ldrdcc	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
   4809c:	andcs	fp, r0, r3, lsr r1
   480a0:	eorcc	pc, r4, #13828096	; 0xd30000
   480a4:	blcs	540b0 <tcgetattr@plt+0x4c954>
   480a8:			; <UNDEFINED> instruction: 0x4770d1fa
   480ac:			; <UNDEFINED> instruction: 0x47704618
   480b0:	ldrblt	r6, [r0, #-2243]!	; 0xfffff73d
   480b4:	streq	pc, [r2], #-19	; 0xffffffed
   480b8:	strmi	r4, [r5], -r7, lsr #28
   480bc:	ldrbtmi	r6, [lr], #-2114	; 0xfffff7be
   480c0:	stmdbmi	r6!, {r2, ip, lr, pc}
   480c4:	eorcs	r2, r3, r1, lsl #8
   480c8:	movwvc	r4, #33913	; 0x8479
   480cc:	strle	r0, [r5, #-2008]	; 0xfffff828
   480d0:	eorcs	r4, r1, r3, lsr #18
   480d4:	strtmi	r4, [r1], #-1145	; 0xfffffb87
   480d8:	movwvc	r3, #33793	; 0x8401
   480dc:	strle	r0, [r5, #-1881]	; 0xfffff8a7
   480e0:	cmncs	lr, r0, lsr #22
   480e4:	strtmi	r4, [r3], #-1147	; 0xfffffb85
   480e8:	tstvc	r9, #16777216	; 0x1000000
   480ec:	adcmi	r6, fp, #3376	; 0xd30
   480f0:	svcvs	0x0013d023
   480f4:	andsle	r4, r9, fp, lsr #5
   480f8:	blx	12060b2 <tcgetattr@plt+0x11fe956>
   480fc:	blmi	6f4584 <tcgetattr@plt+0x6ece28>
   48100:	ldmvs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
   48104:	andsle	r4, pc, fp, lsr #5
   48108:			; <UNDEFINED> instruction: 0xf8d368ab
   4810c:	ldreq	r3, [fp, -r0, lsl #2]
   48110:	blmi	5fd52c <tcgetattr@plt+0x5f5dd0>
   48114:	ldrbtmi	r2, [fp], #-602	; 0xfffffda6
   48118:	strcc	r4, [r1], #-1059	; 0xfffffbdd
   4811c:	ldmdami	r4, {r1, r3, r4, r8, r9, ip, sp, lr}
   48120:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   48124:	andcc	r4, ip, r4, lsl #8
   48128:	ldcllt	3, cr7, [r0, #-140]!	; 0xffffff74
   4812c:	eorcs	r4, sp, #17408	; 0x4400
   48130:	strtmi	r4, [r3], #-1147	; 0xfffffb85
   48134:	tstvc	sl, #16777216	; 0x1000000
   48138:	blmi	4420b8 <tcgetattr@plt+0x43a95c>
   4813c:	ldrbtmi	r2, [fp], #-298	; 0xfffffed6
   48140:	strcc	r4, [r1], #-1059	; 0xfffffbdd
   48144:	bfi	r7, r9, #6, #15
   48148:	subcs	r4, sp, #12, 22	; 0x3000
   4814c:	strtmi	r4, [r3], #-1147	; 0xfffffb85
   48150:	tstvc	sl, #16777216	; 0x1000000
   48154:	svclt	0x0000e7d8
   48158:	ldrdeq	sl, [r2], -r6
   4815c:	andeq	r0, r3, r4, asr #29
   48160:			; <UNDEFINED> instruction: 0x00030eb8
   48164:	andeq	r0, r3, r8, lsr #29
   48168:	andeq	r0, r0, r0, ror #6
   4816c:	andeq	r0, r3, r6, ror lr
   48170:	andeq	r0, r3, sl, ror #28
   48174:	andeq	r0, r3, ip, asr lr
   48178:	andeq	r0, r3, lr, asr #28
   4817c:	andeq	r0, r3, r0, asr #28
   48180:	blmi	81aa00 <tcgetattr@plt+0x8132a4>
   48184:	ldrblt	r4, [r0, #1146]	; 0x47a
   48188:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
   4818c:	ldmdavs	fp, {r0, r2, r3, r4, sl, fp, lr}
   48190:			; <UNDEFINED> instruction: 0xf04f9305
   48194:	stmdavc	r3, {r8, r9}
   48198:	blcs	999390 <tcgetattr@plt+0x991c34>
   4819c:	blge	17c61c <tcgetattr@plt+0x174ec0>
   481a0:	movwls	r2, #8704	; 0x2200
   481a4:	movwcs	r3, #1
   481a8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   481ac:	stmib	sp, {r8, r9, sl, sp}^
   481b0:			; <UNDEFINED> instruction: 0xf0016700
   481b4:	blls	187658 <tcgetattr@plt+0x17fefc>
   481b8:	ldmdblt	fp!, {r1, r9, sl, lr}^
   481bc:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
   481c0:	cmplt	r8, r8, lsl r8
   481c4:	bne	ff5221d8 <tcgetattr@plt+0xff51aa7c>
   481c8:	svclt	0x00b82b00
   481cc:	eoreq	pc, ip, #208, 16	; 0xd00000
   481d0:	strdle	sp, [r4], -r7
   481d4:	eorseq	pc, r0, #208, 16	; 0xd00000
   481d8:	mvnsle	r2, r0, lsl #16
   481dc:	bmi	3101e4 <tcgetattr@plt+0x308a88>
   481e0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   481e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   481e8:	subsmi	r9, sl, r5, lsl #22
   481ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   481f0:	andlt	sp, r6, r1, lsl #2
   481f4:			; <UNDEFINED> instruction: 0xf7bebdd0
   481f8:	svclt	0x0000eefc
   481fc:	andeq	sl, r2, r0, lsl sl
   48200:	andeq	r0, r0, r8, ror r3
   48204:	strdeq	sl, [r2], -ip
   48208:	andeq	r0, r0, r8, asr #6
   4820c:			; <UNDEFINED> instruction: 0x0002a9b2
   48210:	strmi	r4, [r2], -r9, lsl #22
   48214:	ldrbtmi	r4, [fp], #-2313	; 0xfffff6f7
   48218:	ldmdavs	r8, {r0, r1, r3, r4, r6, fp, ip, lr}
   4821c:	stmdavs	r3, {r3, r4, r6, r8, ip, sp, pc}
   48220:	blcs	4ed74 <tcgetattr@plt+0x47618>
   48224:			; <UNDEFINED> instruction: 0xf8d0bfb8
   48228:	blle	ffe08ae0 <tcgetattr@plt+0xffe01384>
   4822c:			; <UNDEFINED> instruction: 0xf8d0d003
   48230:	stmdacs	r0, {r4, r5, r9}
   48234:			; <UNDEFINED> instruction: 0x4770d1f3
   48238:	andeq	sl, r2, lr, ror r9
   4823c:	andeq	r0, r0, r8, asr #6
   48240:	addlt	fp, r4, r0, lsl r5
   48244:	tstcs	r0, r4, lsl #12
   48248:	cdpvs	0, 12, cr9, cr0, cr3, {0}
   4824c:			; <UNDEFINED> instruction: 0xffe0f7f1
   48250:	stmdbmi	ip, {r0, r1, r3, r8, r9, fp, lr}
   48254:	strls	r2, [r0], #-512	; 0xfffffe00
   48258:	mcrvs	4, 7, r4, cr0, cr11, {3}
   4825c:			; <UNDEFINED> instruction: 0xf7bf4479
   48260:	vst2.32	{d30,d32}, [pc :256], r6
   48264:	andcs	r5, r0, #128, 6
   48268:	strvs	r2, [r0, -r2, lsl #2]!
   4826c:	mcr	7, 5, pc, cr14, cr14, {5}	; <UNPREDICTABLE>
   48270:	tstcs	r6, r0, lsr #30
   48274:	pop	{r2, ip, sp, pc}
   48278:			; <UNDEFINED> instruction: 0xf7bf4010
   4827c:	svclt	0x0000b9b9
   48280:			; <UNDEFINED> instruction: 0xfffff75d
   48284:			; <UNDEFINED> instruction: 0xffffe12d
   48288:	ldrblt	r6, [r0, #-2435]!	; 0xfffff67d
   4828c:	addlt	r4, r2, fp, lsl #5
   48290:	strmi	r4, [sp], -r4, lsl #12
   48294:	tstle	r2, r6, lsl r6
   48298:	addsmi	r6, r3, #3194880	; 0x30c000
   4829c:	ldmdbmi	r3, {r0, r1, r5, ip, lr, pc}
   482a0:	ldmdami	r3, {r0, r1, r3, r5, r9, sl, lr}
   482a4:	stmib	r4, {r0, r3, r4, r5, r6, sl, lr}^
   482a8:	cmpcc	ip, r6, lsl #12
   482ac:			; <UNDEFINED> instruction: 0x96004478
   482b0:			; <UNDEFINED> instruction: 0xf7de6822
   482b4:			; <UNDEFINED> instruction: 0xf8d4ff83
   482b8:			; <UNDEFINED> instruction: 0xf50431ac
   482bc:	ldrtmi	r7, [r2], -r0, lsr #1
   482c0:			; <UNDEFINED> instruction: 0xf383fab3
   482c4:	ldmdbeq	fp, {r0, r3, r5, r9, sl, lr}^
   482c8:	blx	a86270 <tcgetattr@plt+0xa7eb14>
   482cc:	ldrsbeq	pc, [r4, #132]	; 0x84	; <UNPREDICTABLE>
   482d0:	stmdavs	r3, {r3, r5, r8, ip, sp, pc}^
   482d4:	tstlt	r3, fp, lsl r9
   482d8:			; <UNDEFINED> instruction: 0x46294632
   482dc:	blvs	91a144 <tcgetattr@plt+0x9129e8>
   482e0:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   482e4:	andlt	r6, r2, r3, lsr #6
   482e8:	svclt	0x0000bd70
   482ec:	andeq	r2, r1, r8, ror #13
   482f0:	andeq	r2, r1, r4, asr #12
   482f4:	mvnsmi	lr, #737280	; 0xb4000
   482f8:			; <UNDEFINED> instruction: 0xf8d0b083
   482fc:	tstlt	r5, ip, lsr #3
   48300:	pop	{r0, r1, ip, sp, pc}
   48304:			; <UNDEFINED> instruction: 0x460e83f0
   48308:	strmi	r4, [r7], -r9, lsr #18
   4830c:	ldrbtmi	r6, [r9], #-2240	; 0xfffff740
   48310:			; <UNDEFINED> instruction: 0xf7e24614
   48314:	b	14874c0 <tcgetattr@plt+0x147fd64>
   48318:	rscsle	r0, r1, r1, lsl #6
   4831c:	ldrdcc	pc, [r8, #-135]	; 0xffffff79
   48320:	ldmib	r3, {r1, r3, r5, r9, sl, lr}^
   48324:	strbmi	r9, [r1], -r1, lsl #16
   48328:			; <UNDEFINED> instruction: 0xf7d74648
   4832c:			; <UNDEFINED> instruction: 0xf8d7f8b3
   48330:	strtmi	r2, [r9], -r8, asr #2
   48334:			; <UNDEFINED> instruction: 0xf8c76913
   48338:			; <UNDEFINED> instruction: 0xf8cd01ac
   4833c:			; <UNDEFINED> instruction: 0xf7d88000
   48340:	tstlt	ip, fp, lsl r9	; <UNPREDICTABLE>
   48344:	cmpcs	r3, #3522560	; 0x35c000
   48348:	cmncs	r9, #3260416	; 0x31c000
   4834c:			; <UNDEFINED> instruction: 0xf5074631
   48350:			; <UNDEFINED> instruction: 0x362074d8
   48354:	tstcc	r0, sp, lsl #16
   48358:	stceq	8, cr15, [ip], {81}	; 0x51
   4835c:			; <UNDEFINED> instruction: 0xf8513410
   48360:			; <UNDEFINED> instruction: 0xf8512c08
   48364:	adcsmi	r3, r1, #4, 24	; 0x400
   48368:	ldcpl	8, cr15, [r0], {68}	; 0x44
   4836c:	stceq	8, cr15, [ip], {68}	; 0x44
   48370:	stccs	8, cr15, [r8], {68}	; 0x44
   48374:	stccc	8, cr15, [r4], {68}	; 0x44
   48378:	stmdavs	sp, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   4837c:			; <UNDEFINED> instruction: 0xf8cd2200
   48380:	andcs	r8, r8, r0
   48384:	ldrmi	r4, [r1], -fp, asr #12
   48388:	andls	r6, r1, r5, lsr #32
   4838c:	ldrdeq	pc, [r8, #-135]	; 0xffffff79
   48390:	stc2	7, cr15, [r0], #856	; 0x358
   48394:	ldrdne	pc, [r8, #-135]	; 0xffffff79
   48398:	stmdavs	sl, {r0, r1, r3, r4, r5, r8, r9, fp, sp, lr}
   4839c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   483a0:	andeq	pc, r1, #34	; 0x22
   483a4:	teqvs	fp, #10
   483a8:	pop	{r0, r1, ip, sp, pc}
   483ac:	svclt	0x000083f0
   483b0:	andeq	lr, r0, r6, lsl #5
   483b4:			; <UNDEFINED> instruction: 0x460eb5f0
   483b8:	addlt	r4, r3, ip, lsr r9
   483bc:	stmiavs	r0, {r2, r9, sl, lr}^
   483c0:			; <UNDEFINED> instruction: 0x46154479
   483c4:	ldc2	7, cr15, [r0], {226}	; 0xe2
   483c8:	movweq	lr, #6736	; 0x1a50
   483cc:	orrlt	sp, r5, #97	; 0x61
   483d0:	ldrdpl	pc, [r4, r4]!
   483d4:	eorle	r1, ip, fp, ror #24
   483d8:	ldrdgt	pc, [r8, r4]!
   483dc:	svccc	0x00fff1bc
   483e0:			; <UNDEFINED> instruction: 0xf8d4d027
   483e4:			; <UNDEFINED> instruction: 0xf5042148
   483e8:			; <UNDEFINED> instruction: 0xf50473d8
   483ec:	ldrtmi	r7, [r1], -r8, ror #15
   483f0:	andeq	lr, r1, #3440640	; 0x348000
   483f4:	bcc	96400 <tcgetattr@plt+0x8eca4>
   483f8:	svclt	0x002842a8
   483fc:	strbmi	r4, [r2, #-1576]!	; 0xfffff9d8
   48400:	strbtmi	fp, [r2], -r8, lsr #30
   48404:	subseq	lr, r3, #196, 18	; 0x310000
   48408:	tstcc	r0, #1966080	; 0x1e0000
   4840c:	stcpl	8, cr15, [ip], {83}	; 0x53
   48410:			; <UNDEFINED> instruction: 0xf8533110
   48414:			; <UNDEFINED> instruction: 0xf8530c08
   48418:	adcsmi	r2, fp, #4, 24	; 0x400
   4841c:	ldcvs	8, cr15, [r0], {65}	; 0x41
   48420:	stcpl	8, cr15, [ip], {65}	; 0x41
   48424:	stceq	8, cr15, [r8], {65}	; 0x41
   48428:	stccs	8, cr15, [r4], {65}	; 0x41
   4842c:	ldmdavs	fp, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   48430:			; <UNDEFINED> instruction: 0xf8d4600b
   48434:	cmnlt	r2, #172, 2	; 0x2b
   48438:	ldrdeq	pc, [r8, #-132]	; 0xffffff7c
   4843c:	strvc	pc, [r0, r4, lsl #10]!
   48440:	ldmib	r0, {r0, r1, r4, r7, fp, sp, lr}^
   48444:	adcmi	r6, fp, #4194304	; 0x400000
   48448:	stmdbvs	r1, {r0, r2, r5, r8, r9, ip, lr, pc}
   4844c:	strls	r2, [r0, #-768]	; 0xfffffd00
   48450:			; <UNDEFINED> instruction: 0xf892f7d8
   48454:	ldrdeq	pc, [ip, r4]!
   48458:	ldrdcs	pc, [r8, #-132]	; 0xffffff7c
   4845c:	ldmdavs	r3, {r0, r7, fp, sp, lr}
   48460:			; <UNDEFINED> instruction: 0xf04342a9
   48464:	andsvs	r0, r3, r1, lsl #6
   48468:	stmdavs	r3, {r1, r8, r9, ip, lr, pc}^
   4846c:			; <UNDEFINED> instruction: 0xd00742b3
   48470:			; <UNDEFINED> instruction: 0x462a4638
   48474:	movwcs	r4, #5681	; 0x1631
   48478:			; <UNDEFINED> instruction: 0xf950f7e8
   4847c:	ldrdeq	pc, [ip, r4]!
   48480:			; <UNDEFINED> instruction: 0xf824f7d7
   48484:	andcs	r6, r0, #35840	; 0x8c00
   48488:			; <UNDEFINED> instruction: 0x21acf8c4
   4848c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   48490:	andlt	r6, r3, r3, lsr #6
   48494:			; <UNDEFINED> instruction: 0x461abdf0
   48498:	movwcs	r4, #5688	; 0x1638
   4849c:			; <UNDEFINED> instruction: 0xf7e84631
   484a0:			; <UNDEFINED> instruction: 0xf8d4f93d
   484a4:			; <UNDEFINED> instruction: 0xf8d40148
   484a8:	strb	r2, [lr, ip, lsr #3]
   484ac:	ldrdeq	lr, [r0], -r4
   484b0:	stmdale	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}
   484b4:			; <UNDEFINED> instruction: 0x4604b570
   484b8:	ldrdeq	pc, [ip, -r0]!
   484bc:	ldrmi	r4, [r6], -sp, lsl #12
   484c0:			; <UNDEFINED> instruction: 0xf840b138
   484c4:	blvs	920560 <tcgetattr@plt+0x918e04>
   484c8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   484cc:	ldcllt	3, cr6, [r0, #-140]!	; 0xffffff74
   484d0:	tstcs	r4, r0, ror r7
   484d4:	addvc	pc, r0, pc, asr #8
   484d8:	cdp2	0, 10, cr15, cr2, cr0, {0}
   484dc:	smlawteq	ip, r4, r8, pc	; <UNPREDICTABLE>
   484e0:	svclt	0x0000e7ef
   484e4:	stmdale	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, sp}
   484e8:	ldrdcc	pc, [ip, -r0]!
   484ec:	andcs	fp, r0, #-1073741812	; 0xc000000c
   484f0:	eorcs	pc, r1, r3, asr #16
   484f4:			; <UNDEFINED> instruction: 0xf0436b03
   484f8:	movwvs	r0, #13057	; 0x3301
   484fc:	svclt	0x00004770
   48500:			; <UNDEFINED> instruction: 0x4604b510
   48504:	ldrdeq	pc, [ip, -r0]!
   48508:			; <UNDEFINED> instruction: 0xf7beb140
   4850c:	blvs	94392c <tcgetattr@plt+0x93c1d0>
   48510:			; <UNDEFINED> instruction: 0xf8c42200
   48514:			; <UNDEFINED> instruction: 0xf043212c
   48518:			; <UNDEFINED> instruction: 0x63230301
   4851c:	svclt	0x0000bd10
   48520:			; <UNDEFINED> instruction: 0xf8d0b1f0
   48524:	bicslt	r3, fp, ip, lsr #2
   48528:			; <UNDEFINED> instruction: 0xdc062907
   4852c:	eoreq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   48530:	svclt	0x00082800
   48534:	rscscc	pc, pc, pc, asr #32
   48538:			; <UNDEFINED> instruction: 0xf1a14770
   4853c:	bcs	208eac <tcgetattr@plt+0x201750>
   48540:			; <UNDEFINED> instruction: 0xf101d809
   48544:	ldmdbcc	r2, {r7, r8, lr}^
   48548:	eoreq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   4854c:	svclt	0x00082800
   48550:	rscscc	pc, pc, pc, asr #32
   48554:	biceq	r4, sl, r0, ror r7
   48558:			; <UNDEFINED> instruction: 0xf021d502
   4855c:	strb	r7, [r5, r0, lsl #3]!
   48560:	rscscc	pc, pc, pc, asr #32
   48564:	svclt	0x00004770
   48568:	ldrsbcc	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   4856c:	eorsle	r4, r5, fp, lsl #5
   48570:			; <UNDEFINED> instruction: 0x4606b570
   48574:	and	r4, r8, ip, lsl #12
   48578:			; <UNDEFINED> instruction: 0xf0436b23
   4857c:			; <UNDEFINED> instruction: 0x63230301
   48580:	ldrsbcc	pc, [r8], #134	; 0x86	; <UNPREDICTABLE>
   48584:	ldrmi	r4, [ip], -r3, lsr #5
   48588:			; <UNDEFINED> instruction: 0xf104d027
   4858c:			; <UNDEFINED> instruction: 0xf10401f4
   48590:			; <UNDEFINED> instruction: 0xf7f100bc
   48594:			; <UNDEFINED> instruction: 0x4603fd15
   48598:	blcs	59e20 <tcgetattr@plt+0x526c4>
   4859c:			; <UNDEFINED> instruction: 0xf8d4d0ec
   485a0:			; <UNDEFINED> instruction: 0xf7ff10d4
   485a4:			; <UNDEFINED> instruction: 0xf8d4ffbd
   485a8:	strmi	r1, [r5], -ip, lsl #2
   485ac:			; <UNDEFINED> instruction: 0xf7ff4620
   485b0:	addmi	pc, r5, #732	; 0x2dc
   485b4:			; <UNDEFINED> instruction: 0xf8d4d1e0
   485b8:			; <UNDEFINED> instruction: 0x462010d8
   485bc:			; <UNDEFINED> instruction: 0xffb0f7ff
   485c0:			; <UNDEFINED> instruction: 0x1110f8d4
   485c4:	strtmi	r4, [r0], -r5, lsl #12
   485c8:			; <UNDEFINED> instruction: 0xffaaf7ff
   485cc:	bicsle	r4, r3, r5, lsl #5
   485d0:	ldrsbcc	pc, [r8], #134	; 0x86	; <UNPREDICTABLE>
   485d4:	ldrmi	r4, [ip], -r3, lsr #5
   485d8:	ldfltp	f5, [r0, #-860]!	; 0xfffffca4
   485dc:	svclt	0x00004770
   485e0:	mvnsmi	lr, #737280	; 0xb4000
   485e4:	bmi	139a02c <tcgetattr@plt+0x13928d0>
   485e8:	blmi	139a054 <tcgetattr@plt+0x13928f8>
   485ec:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
   485f0:	ldrsbeq	pc, [r4, #128]	; 0x80	; <UNPREDICTABLE>
   485f4:	strmi	fp, [pc], -r9, lsl #1
   485f8:	andcs	r5, r0, #13828096	; 0xd30000
   485fc:	movwls	r6, #30747	; 0x781b
   48600:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   48604:	stmib	sp, {r1, r3, r8, r9, sp}^
   48608:			; <UNDEFINED> instruction: 0xb1203205
   4860c:	addmi	r6, fp, #4390912	; 0x430000
   48610:	andcs	fp, r1, r8, lsl #30
   48614:	andcs	sp, r0, sp, asr #32
   48618:	ldc	7, cr15, [r4], #760	; 0x2f8
   4861c:	ldrsbcs	pc, [r4, #134]	; 0x86	; <UNPREDICTABLE>
   48620:	andseq	pc, ip, #12976128	; 0xc60000
   48624:	subsle	r2, lr, r0, lsl #20
   48628:			; <UNDEFINED> instruction: 0x46116855
   4862c:	adcsmi	r6, sp, #1343488	; 0x148000
   48630:	bcs	7c6b0 <tcgetattr@plt+0x74f54>
   48634:			; <UNDEFINED> instruction: 0x211cd1f8
   48638:			; <UNDEFINED> instruction: 0xf0002001
   4863c:			; <UNDEFINED> instruction: 0xf8d6fdf1
   48640:	andcs	r3, r1, #212, 2	; 0x35
   48644:	andvs	r4, r6, r4, lsl #12
   48648:	stmib	r0, {r0, r1, r2, r6, sp, lr}^
   4864c:	blcs	51264 <tcgetattr@plt+0x49b08>
   48650:			; <UNDEFINED> instruction: 0xf104d05c
   48654:	orrsvs	r0, sl, r4, lsl r2
   48658:			; <UNDEFINED> instruction: 0xf50668bb
   4865c:			; <UNDEFINED> instruction: 0xf8c670ea
   48660:			; <UNDEFINED> instruction: 0x464a41d4
   48664:	strbmi	r6, [r1], -r0, lsr #3
   48668:	ldrmi	r4, [r8, r0, lsr #12]
   4866c:	ands	r6, r1, r0, ror #1
   48670:	cmplt	sl, #2277376	; 0x22c000
   48674:	stmibvs	fp, {r0, r1, r4, r7, r8, sp, lr}
   48678:			; <UNDEFINED> instruction: 0x460b601a
   4867c:	ldrsbcs	pc, [r4, #134]	; 0x86	; <UNPREDICTABLE>
   48680:	svccs	0x0014f843
   48684:	orrsvs	fp, r3, r2, ror #6
   48688:			; <UNDEFINED> instruction: 0xf50668c8
   4868c:			; <UNDEFINED> instruction: 0xf8c673ea
   48690:	ldrdvs	r1, [fp, r4]
   48694:			; <UNDEFINED> instruction: 0xf8c66b33
   48698:			; <UNDEFINED> instruction: 0xf043013c
   4869c:	ldmvs	r0!, {r0, r7, r8, r9}
   486a0:			; <UNDEFINED> instruction: 0xf7eb6333
   486a4:	ldmdami	pc, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   486a8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   486ac:			; <UNDEFINED> instruction: 0xf94af7e1
   486b0:	bmi	7906b8 <tcgetattr@plt+0x788f5c>
   486b4:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   486b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   486bc:	subsmi	r9, sl, r7, lsl #22
   486c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   486c4:	andlt	sp, r9, r7, lsr #2
   486c8:	mvnshi	lr, #12386304	; 0xbd0000
   486cc:	bicscc	pc, r8, r6, asr #17
   486d0:			; <UNDEFINED> instruction: 0x460b601a
   486d4:	ldrsbcs	pc, [r4, #134]	; 0x86	; <UNPREDICTABLE>
   486d8:	svccs	0x0014f843
   486dc:	bicsle	r2, r2, r0, lsl #20
   486e0:	bicscc	pc, r8, r6, asr #17
   486e4:	blmi	4c262c <tcgetattr@plt+0x4baed0>
   486e8:	rscvc	pc, lr, r6, lsl #10
   486ec:	mvnscc	pc, pc, asr #32
   486f0:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
   486f4:			; <UNDEFINED> instruction: 0xf7be9003
   486f8:	stmdals	r3, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
   486fc:			; <UNDEFINED> instruction: 0xf7bea905
   48700:			; <UNDEFINED> instruction: 0xf8d6ed98
   48704:	bcs	50e5c <tcgetattr@plt+0x49700>
   48708:	ldr	sp, [r4, lr, lsl #3]
   4870c:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
   48710:	bicscc	pc, r8, r6, asr #17
   48714:			; <UNDEFINED> instruction: 0xf7bee7a0
   48718:	svclt	0x0000ec6c
   4871c:	andeq	sl, r2, r6, lsr #11
   48720:	andeq	r0, r0, r8, ror r3
   48724:			; <UNDEFINED> instruction: 0x0000d9b2
   48728:	ldrdeq	sl, [r2], -lr
   4872c:	muleq	r0, r3, r3
   48730:			; <UNDEFINED> instruction: 0xf8d0b538
   48734:	stfcss	f5, [r0, #-848]	; 0xfffffcb0
   48738:	ldmib	r5, {r0, r2, r6, ip, lr, pc}^
   4873c:	strmi	r3, [r4], -r5, lsl #4
   48740:	eorsle	r2, sp, r0, lsl #22
   48744:	stmibvs	sl!, {r1, r3, r4, r7, r8, sp, lr}
   48748:	strtmi	r6, [r8], -r9, ror #16
   4874c:	stmiavs	fp, {r0, r1, r4, sp, lr}^
   48750:			; <UNDEFINED> instruction: 0x46284798
   48754:	bl	ff886654 <tcgetattr@plt+0xff87eef8>
   48758:	ldrsbpl	pc, [r4, #132]	; 0x84	; <UNPREDICTABLE>
   4875c:	stmdavs	fp!, {r0, r2, r8, r9, ip, sp, pc}^
   48760:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   48764:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   48768:	cmncc	r0, r8, ror r4
   4876c:	stc2	7, cr15, [r6, #-888]!	; 0xfffffc88
   48770:	stmiavs	sl!, {r0, r1, r3, r5, r6, fp, sp, lr}^
   48774:			; <UNDEFINED> instruction: 0xf8c4691b
   48778:	tstlt	fp, ip, lsr r1
   4877c:	andne	lr, r6, #212, 18	; 0x350000
   48780:	ldrmi	r4, [r8, r8, lsr #12]
   48784:	stmiavs	r0!, {r0, r1, r5, r8, r9, fp, sp, lr}
   48788:	orreq	pc, r1, #67	; 0x43
   4878c:			; <UNDEFINED> instruction: 0xf7eb6323
   48790:	stmdami	pc, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   48794:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   48798:	ldrhtmi	lr, [r8], -sp
   4879c:	ldmlt	r2, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   487a0:	stmdami	sp, {r2, r3, r8, fp, lr}
   487a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   487a8:			; <UNDEFINED> instruction: 0xf7de3170
   487ac:			; <UNDEFINED> instruction: 0xf504fd07
   487b0:			; <UNDEFINED> instruction: 0xf7be70ee
   487b4:			; <UNDEFINED> instruction: 0xf504ec5c
   487b8:			; <UNDEFINED> instruction: 0xf8c473a0
   487bc:			; <UNDEFINED> instruction: 0xe7e1313c
   487c0:	bicscs	pc, r8, r0, asr #17
   487c4:	ldclt	7, cr14, [r8, #-768]!	; 0xfffffd00
   487c8:	andeq	r2, r1, r8, lsr #4
   487cc:			; <UNDEFINED> instruction: 0x000121b4
   487d0:	andeq	sp, r0, r6, asr #17
   487d4:	andeq	r2, r1, r8, ror #3
   487d8:	andeq	r2, r1, r2, ror #2
   487dc:	ldrsbcc	pc, [r4, #128]	; 0x80	; <UNPREDICTABLE>
   487e0:			; <UNDEFINED> instruction: 0x4604b570
   487e4:	ldrbtmi	r4, [sp], #-3372	; 0xfffff2d4
   487e8:			; <UNDEFINED> instruction: 0x4620b133
   487ec:			; <UNDEFINED> instruction: 0xffa0f7ff
   487f0:	ldrsbcc	pc, [r4, #132]	; 0x84	; <UNPREDICTABLE>
   487f4:	mvnsle	r2, r0, lsl #22
   487f8:	eoreq	pc, r0, #212, 16	; 0xd40000
   487fc:	bl	fe3866fc <tcgetattr@plt+0xfe37efa0>
   48800:	mcrrne	14, 14, r6, r3, cr0
   48804:			; <UNDEFINED> instruction: 0xf7bed007
   48808:	svcvs	0x0020ed62
   4880c:	mrc	7, 4, APSR_nzcv, cr6, cr14, {5}
   48810:			; <UNDEFINED> instruction: 0xf7be6ee0
   48814:	qsub16mi	lr, r0, r2
   48818:			; <UNDEFINED> instruction: 0xffcef7da
   4881c:	adcsvc	pc, r8, r4, lsl #10
   48820:	cdp2	7, 9, cr15, cr2, cr7, {7}
   48824:	adcvc	pc, r0, r4, lsl #10
   48828:	cdp2	7, 8, cr15, cr14, cr7, {7}
   4882c:	ldrdeq	pc, [ip, r4]!
   48830:			; <UNDEFINED> instruction: 0xf7d6b108
   48834:			; <UNDEFINED> instruction: 0xf8d4fe4b
   48838:	movwcc	r3, #4400	; 0x1130
   4883c:			; <UNDEFINED> instruction: 0xf8d4d007
   48840:			; <UNDEFINED> instruction: 0xf7be0134
   48844:			; <UNDEFINED> instruction: 0xf8d4ee7c
   48848:			; <UNDEFINED> instruction: 0xf7be0130
   4884c:			; <UNDEFINED> instruction: 0xf104ef56
   48850:			; <UNDEFINED> instruction: 0x46300678
   48854:	bl	ff686754 <tcgetattr@plt+0xff67eff8>
   48858:	blmi	476fa0 <tcgetattr@plt+0x46f844>
   4885c:	stmiapl	r8!, {r0, r5, r9, sl, lr}^
   48860:	stc2l	7, cr15, [r2, #1016]	; 0x3f8
   48864:			; <UNDEFINED> instruction: 0xf7e168e0
   48868:	stcvs	12, cr15, [r0], #-820	; 0xfffffccc
   4886c:	bl	158676c <tcgetattr@plt+0x157f010>
   48870:			; <UNDEFINED> instruction: 0xf7be6be0
   48874:	ldmib	r4, {r1, r4, r6, r8, r9, fp, sp, lr, pc}^
   48878:			; <UNDEFINED> instruction: 0xf7ce010d
   4887c:			; <UNDEFINED> instruction: 0xf8d4ff53
   48880:			; <UNDEFINED> instruction: 0xf7be012c
   48884:	strtmi	lr, [r0], -sl, asr #22
   48888:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   4888c:	bllt	110678c <tcgetattr@plt+0x10ff030>
   48890:			; <UNDEFINED> instruction: 0xf7be4630
   48894:	strb	lr, [r0, ip, ror #23]!
   48898:	andeq	sl, r2, lr, lsr #7
   4889c:	andeq	r0, r0, r8, asr #6
   488a0:			; <UNDEFINED> instruction: 0x460cb538
   488a4:			; <UNDEFINED> instruction: 0xf7ff4605
   488a8:	ldmib	r4, {r0, r1, r2, r6, r8, r9, fp, ip, sp, lr, pc}^
   488ac:	smlalbblt	r3, r3, r9, r2	; <UNPREDICTABLE>
   488b0:	eorcs	pc, r8, #12779520	; 0xc30000
   488b4:			; <UNDEFINED> instruction: 0xf8d44620
   488b8:	andsvs	r2, r3, r8, lsr #4
   488bc:	ldrhtmi	lr, [r8], -sp
   488c0:			; <UNDEFINED> instruction: 0xf8c5e78c
   488c4:	strtmi	r2, [r0], -r4, ror #1
   488c8:	pop	{r0, r1, r4, sp, lr}
   488cc:			; <UNDEFINED> instruction: 0xe7854038
   488d0:			; <UNDEFINED> instruction: 0x4604b510
   488d4:	ldrdeq	pc, [r0], #128	; 0x80	; <UNPREDICTABLE>
   488d8:	ands	fp, r6, r0, asr r9
   488dc:	eorcc	pc, r8, #12713984	; 0xc20000
   488e0:	eorcc	pc, r8, #208, 16	; 0xd00000
   488e4:			; <UNDEFINED> instruction: 0xf7ff601a
   488e8:			; <UNDEFINED> instruction: 0xf8d4ff79
   488ec:	smulttlt	r0, r0, r0
   488f0:	orrcs	lr, r9, #208, 18	; 0x340000
   488f4:	mvnsle	r2, r0, lsl #20
   488f8:	rsccc	pc, r4, r4, asr #17
   488fc:			; <UNDEFINED> instruction: 0xf7ff601a
   48900:			; <UNDEFINED> instruction: 0xf8d4ff6d
   48904:	stmdacs	r0, {r5, r6, r7}
   48908:	ldfltd	f5, [r0, #-968]	; 0xfffffc38
   4890c:			; <UNDEFINED> instruction: 0x4604b530
   48910:			; <UNDEFINED> instruction: 0xf8d0b083
   48914:	stfmis	f0, [sp, #-80]!	; 0xffffffb0
   48918:	stmdavs	r2!, {r0, r1, r3, r9, sl, lr}
   4891c:			; <UNDEFINED> instruction: 0xf8c43801
   48920:	ldrbtmi	r0, [sp], #-276	; 0xfffffeec
   48924:			; <UNDEFINED> instruction: 0xf1059000
   48928:	stmdami	r9!, {r3, r7, r8}
   4892c:	ldrbtmi	r4, [r8], #-3369	; 0xfffff2d7
   48930:	mcrr2	7, 13, pc, r4, cr14	; <UNPREDICTABLE>
   48934:			; <UNDEFINED> instruction: 0x2114f8d4
   48938:	tstlt	sl, sp, ror r4
   4893c:	ldclt	0, cr11, [r0, #-12]!
   48940:	stmdavs	r1!, {r0, r2, r5, fp, lr}
   48944:			; <UNDEFINED> instruction: 0xf7de4478
   48948:	blmi	987a34 <tcgetattr@plt+0x9802d8>
   4894c:	stmiapl	r8!, {r0, r5, r9, sl, lr}^
   48950:			; <UNDEFINED> instruction: 0xffc4f7fd
   48954:	ldrdeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   48958:			; <UNDEFINED> instruction: 0xf7ddb108
   4895c:			; <UNDEFINED> instruction: 0xf8d4fdfb
   48960:	strdlt	r0, [r8, -r0]
   48964:	ldc2l	7, cr15, [r6, #884]!	; 0x374
   48968:	ldrsbteq	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   4896c:	streq	pc, [r8, #-260]	; 0xfffffefc
   48970:	b	ff506870 <tcgetattr@plt+0xff4ff114>
   48974:			; <UNDEFINED> instruction: 0xf7ff4620
   48978:	strtmi	pc, [r8], -fp, lsr #31
   4897c:	bl	118687c <tcgetattr@plt+0x117f120>
   48980:			; <UNDEFINED> instruction: 0xf104bb00
   48984:			; <UNDEFINED> instruction: 0x46280550
   48988:	bl	1006888 <tcgetattr@plt+0xfff12c>
   4898c:			; <UNDEFINED> instruction: 0xf104b9b0
   48990:			; <UNDEFINED> instruction: 0x46280590
   48994:	bl	e86894 <tcgetattr@plt+0xe7f138>
   48998:			; <UNDEFINED> instruction: 0xf8d4b960
   4899c:			; <UNDEFINED> instruction: 0xf7e10110
   489a0:	stmdavs	r0!, {r0, r4, r5, sl, fp, ip, sp, lr, pc}^
   489a4:	b	fee868a4 <tcgetattr@plt+0xfee7f148>
   489a8:	andlt	r4, r3, r0, lsr #12
   489ac:	ldrhtmi	lr, [r0], -sp
   489b0:	blt	fec868b0 <tcgetattr@plt+0xfec7f154>
   489b4:			; <UNDEFINED> instruction: 0xf7be4628
   489b8:	ubfx	lr, sl, #22, #15
   489bc:			; <UNDEFINED> instruction: 0xf7be4628
   489c0:	ubfx	lr, r6, #22, #5
   489c4:			; <UNDEFINED> instruction: 0xf7be4628
   489c8:			; <UNDEFINED> instruction: 0xe7daeb52
   489cc:	andeq	r2, r1, sl, rrx
   489d0:	andeq	r1, r1, r6, lsr pc
   489d4:	andeq	sl, r2, ip, asr r2
   489d8:	andeq	r1, r1, ip, ror #31
   489dc:			; <UNDEFINED> instruction: 0x000003b8
   489e0:			; <UNDEFINED> instruction: 0x4604b570
   489e4:	addlt	r6, r2, r0, lsl #17
   489e8:	cmplt	r0, sp, lsl #12
   489ec:	movwcs	lr, #35284	; 0x89d4
   489f0:	subsvs	fp, r3, #1744830464	; 0x68000000
   489f4:	ldmdbmi	r2, {r0, r1, r5, r6, r9, fp, sp, lr}
   489f8:	ldrbtmi	r6, [r9], #-26	; 0xffffffe6
   489fc:			; <UNDEFINED> instruction: 0xf7ff319c
   48a00:			; <UNDEFINED> instruction: 0xf8d5ff85
   48a04:			; <UNDEFINED> instruction: 0xf104211c
   48a08:			; <UNDEFINED> instruction: 0xf8d50620
   48a0c:	movwcs	r0, #276	; 0x114
   48a10:	eorvs	r4, r3, #12, 18	; 0x30000
   48a14:	rsbvs	r3, r2, #1
   48a18:	andsvs	r4, r4, r9, ror r4
   48a1c:	orrseq	pc, ip, #1073741824	; 0x40000000
   48a20:	tstvs	ip, r5, asr #17	; <UNPREDICTABLE>
   48a24:	adcvs	r9, r5, r0
   48a28:	tsteq	r4, r5, asr #17	; <UNPREDICTABLE>
   48a2c:	stmdavs	sl!, {r1, r2, fp, lr}
   48a30:			; <UNDEFINED> instruction: 0xf7de4478
   48a34:	andlt	pc, r2, r3, asr #23
   48a38:			; <UNDEFINED> instruction: 0xf8c0bd70
   48a3c:	bfi	r3, ip, #2, #25
   48a40:	muleq	r1, r2, pc	; <UNPREDICTABLE>
   48a44:	andeq	r1, r1, r4, ror pc
   48a48:	andeq	r1, r1, r4, lsr lr
   48a4c:			; <UNDEFINED> instruction: 0x4605b538
   48a50:	strmi	r6, [ip], -r8, lsl #17
   48a54:	ldmib	r1, {r4, r6, r8, ip, sp, pc}^
   48a58:	orrlt	r2, r2, r8, lsl #6
   48a5c:	bvs	13213b0 <tcgetattr@plt+0x1319c54>
   48a60:	andsvs	r4, sl, r8, lsl #18
   48a64:	rorscc	r4, r9, r4
   48a68:			; <UNDEFINED> instruction: 0xff50f7ff
   48a6c:	strtmi	r4, [r1], -r8, lsr #12
   48a70:			; <UNDEFINED> instruction: 0xf9b2f7fe
   48a74:	pop	{r5, r9, sl, lr}
   48a78:			; <UNDEFINED> instruction: 0xf7be4038
   48a7c:			; <UNDEFINED> instruction: 0xf8c0ba4b
   48a80:			; <UNDEFINED> instruction: 0xe7ed311c
   48a84:	andeq	r1, r1, r8, lsr #30
   48a88:	blmi	a1af28 <tcgetattr@plt+0xa137cc>
   48a8c:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
   48a90:	strbtvc	pc, [lr], r2, lsl #10	; <UNPREDICTABLE>
   48a94:	stmiapl	fp, {r2, r7, ip, sp, pc}^
   48a98:			; <UNDEFINED> instruction: 0x46144630
   48a9c:	movwls	r6, #14363	; 0x381b
   48aa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   48aa4:	movwcs	r2, #42240	; 0xa500
   48aa8:	stmib	sp, {r1, r8, sl, ip, pc}^
   48aac:			; <UNDEFINED> instruction: 0xf7be5300
   48ab0:	stmdbge	r1, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   48ab4:			; <UNDEFINED> instruction: 0xf7be4630
   48ab8:	ldmdami	ip, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   48abc:	andscs	pc, ip, #212, 16	; 0xd40000
   48ac0:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   48ac4:	blx	1f06a46 <tcgetattr@plt+0x1eff2ea>
   48ac8:			; <UNDEFINED> instruction: 0xf8d44628
   48acc:			; <UNDEFINED> instruction: 0xf7be521c
   48ad0:	ldmcc	r4!, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
   48ad4:	blle	3194f0 <tcgetattr@plt+0x311d94>
   48ad8:	blmi	51b334 <tcgetattr@plt+0x513bd8>
   48adc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   48ae0:	blls	122b50 <tcgetattr@plt+0x11b3f4>
   48ae4:			; <UNDEFINED> instruction: 0xf04f405a
   48ae8:	tstle	r8, r0, lsl #6
   48aec:	ldcllt	0, cr11, [r0, #-16]!
   48af0:	strbtmi	r6, [sl], -r0, ror #29
   48af4:	tstmi	fp, r5, asr #4	; <UNPREDICTABLE>
   48af8:	bl	a069f8 <tcgetattr@plt+0x9ff29c>
   48afc:	andle	r3, r2, r1
   48b00:	blcs	6f708 <tcgetattr@plt+0x67fac>
   48b04:			; <UNDEFINED> instruction: 0xf8d4dde8
   48b08:	blcs	55260 <tcgetattr@plt+0x4db04>
   48b0c:	strtmi	sp, [r0], -r4, ror #1
   48b10:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   48b14:	ldrsbcc	pc, [r4, #132]	; 0x84	; <UNPREDICTABLE>
   48b18:	mvnsle	r2, r0, lsl #22
   48b1c:			; <UNDEFINED> instruction: 0xf7bee7dc
   48b20:	svclt	0x0000ea68
   48b24:	andeq	sl, r2, r8, lsl #2
   48b28:	andeq	r0, r0, r8, ror r3
   48b2c:	muleq	r1, r6, lr
   48b30:	strheq	sl, [r2], -r8
   48b34:	ldrsbcc	pc, [r4, #128]	; 0x80	; <UNPREDICTABLE>
   48b38:	ldrlt	fp, [r0, #-331]	; 0xfffffeb5
   48b3c:	strtmi	r4, [r0], -r4, lsl #12
   48b40:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
   48b44:	ldrsbcc	pc, [r4, #132]	; 0x84	; <UNPREDICTABLE>
   48b48:	mvnsle	r2, r0, lsl #22
   48b4c:			; <UNDEFINED> instruction: 0x4770bd10
   48b50:	svcmi	0x00f0e92d
   48b54:			; <UNDEFINED> instruction: 0xf64fb087
   48b58:			; <UNDEFINED> instruction: 0xf6ce75fb
   48b5c:			; <UNDEFINED> instruction: 0xf8dd75ff
   48b60:			; <UNDEFINED> instruction: 0xf04fa040
   48b64:			; <UNDEFINED> instruction: 0xf8dd3cff
   48b68:	bl	6ecc80 <tcgetattr@plt+0x6e5524>
   48b6c:			; <UNDEFINED> instruction: 0xf8dd0605
   48b70:	vld4.16	{d8-d11}, [r9], r8
   48b74:	tstls	r3, r8, ror r4
   48b78:	streq	lr, [ip, -r4, asr #22]
   48b7c:	svclt	0x00082f00
   48b80:	svclt	0x00342e80
   48b84:	strcs	r2, [r0, #-1281]	; 0xfffffaff
   48b88:	svceq	0x0000f1b8
   48b8c:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
   48b90:			; <UNDEFINED> instruction: 0xf8d0b9b5
   48b94:			; <UNDEFINED> instruction: 0x4604b1d4
   48b98:	svceq	0x0000f1bb
   48b9c:	mcrvs	1, 6, sp, cr3, cr3, {0}
   48ba0:	andle	r3, sp, r1, lsl #6
   48ba4:			; <UNDEFINED> instruction: 0xf0136b03
   48ba8:	tstle	r9, r0, asr #22
   48bac:			; <UNDEFINED> instruction: 0x464b4652
   48bb0:	andhi	pc, r0, sp, asr #17
   48bb4:			; <UNDEFINED> instruction: 0xfffef7d7
   48bb8:	svclt	0x00082f00
   48bbc:	andsle	r2, sp, #128, 28	; 0x800
   48bc0:	pop	{r0, r1, r2, ip, sp, pc}
   48bc4:	qsub8mi	r8, r8, r0
   48bc8:	movwcs	lr, #18893	; 0x49cd
   48bcc:	ldmib	sl, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}^
   48bd0:	ldrdne	pc, [r4], -fp
   48bd4:	andseq	pc, ip, #196, 16	; 0xc40000
   48bd8:			; <UNDEFINED> instruction: 0x2c00694c
   48bdc:	vld4.<illegal width 64>	{d13-d16}, [r9 :256], r0
   48be0:	blls	1951e8 <tcgetattr@plt+0x18da8c>
   48be4:	ldmdane	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   48be8:	ldmib	sp, {r3, r4, r6, r9, sl, lr}^
   48bec:	strtmi	r1, [r4], r3, lsl #4
   48bf0:	subge	pc, r0, sp, asr #17
   48bf4:	pop	{r0, r1, r2, ip, sp, pc}
   48bf8:			; <UNDEFINED> instruction: 0x47604ff0
   48bfc:	ldmdbmi	r8, {r0, r1, r5, r7, fp, sp, lr}
   48c00:			; <UNDEFINED> instruction: 0x0110f8d3
   48c04:			; <UNDEFINED> instruction: 0xf7e14479
   48c08:	b	1488bcc <tcgetattr@plt+0x1481470>
   48c0c:	sbcsle	r0, r7, r1, lsl #6
   48c10:			; <UNDEFINED> instruction: 0xf8d368a3
   48c14:	stccs	0, cr5, [r0, #-896]	; 0xfffffc80
   48c18:			; <UNDEFINED> instruction: 0x46d8d0d2
   48c1c:			; <UNDEFINED> instruction: 0xf8d5e003
   48c20:	sfmcs	f5, 4, [r0, #-144]	; 0xffffff70
   48c24:	adcmi	sp, ip, #204	; 0xcc
   48c28:			; <UNDEFINED> instruction: 0xf8d5d0f9
   48c2c:	blcs	55384 <tcgetattr@plt+0x4dc28>
   48c30:	mcrvs	1, 7, sp, cr11, cr5, {7}
   48c34:	rscsle	r3, r2, r1, lsl #6
   48c38:	ldrbeq	r6, [r8], -fp, lsr #22
   48c3c:	stmiavs	lr!, {r0, r1, r2, r3, r5, r6, r7, sl, ip, lr, pc}
   48c40:	ldrbmi	r4, [r2], -r8, lsr #12
   48c44:			; <UNDEFINED> instruction: 0xf8d6464b
   48c48:	streq	r1, [r9, -r0, lsl #2]
   48c4c:			; <UNDEFINED> instruction: 0xf8d6d503
   48c50:	adcmi	r1, r9, #216	; 0xd8
   48c54:			; <UNDEFINED> instruction: 0xf8cdd1e3
   48c58:			; <UNDEFINED> instruction: 0xf7d78000
   48c5c:	ldrb	pc, [lr, fp, lsr #31]	; <UNPREDICTABLE>
   48c60:			; <UNDEFINED> instruction: 0x000074b8
   48c64:			; <UNDEFINED> instruction: 0xf8d36883
   48c68:	ldreq	r2, [r2, -r0, lsl #2]
   48c6c:			; <UNDEFINED> instruction: 0xf8d3bf41
   48c70:	bne	654fd8 <tcgetattr@plt+0x64d87c>
   48c74:			; <UNDEFINED> instruction: 0xf080fab0
   48c78:	svclt	0x00580940
   48c7c:	ldrbmi	r2, [r0, -r1]!
   48c80:	svcmi	0x00f0e92d
   48c84:	mcrrmi	6, 8, r4, ip, cr0
   48c88:	stmdami	ip, {r0, r2, r3, r7, ip, sp, pc}^
   48c8c:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
   48c90:	stmdapl	r0!, {r1, r3, r9, sl, lr}
   48c94:	andls	r6, fp, r0, lsl #16
   48c98:	andeq	pc, r0, pc, asr #32
   48c9c:	andls	r2, r2, r0
   48ca0:	rsbsle	r2, fp, r0, lsl #30
   48ca4:			; <UNDEFINED> instruction: 0xac032b00
   48ca8:	andcs	fp, r1, #12, 30	; 0x30
   48cac:	strtmi	r2, [r0], -r3, lsl #4
   48cb0:	ldc	7, cr15, [r2], {190}	; 0xbe
   48cb4:	cmple	lr, r0, lsl #16
   48cb8:	ldrdeq	pc, [r8, #-136]	; 0xffffff78
   48cbc:	cdpcs	8, 0, cr6, cr0, cr6, {4}
   48cc0:			; <UNDEFINED> instruction: 0xf8dfd068
   48cc4:			; <UNDEFINED> instruction: 0x260090fc
   48cc8:			; <UNDEFINED> instruction: 0x46b24634
   48ccc:			; <UNDEFINED> instruction: 0xf10944f9
   48cd0:	stmdavs	r3, {r6, r7, r8, fp}^
   48cd4:	tstcs	r0, r2, lsr r6
   48cd8:			; <UNDEFINED> instruction: 0xf8fef7d6
   48cdc:			; <UNDEFINED> instruction: 0xf7be4605
   48ce0:			; <UNDEFINED> instruction: 0x4683eb32
   48ce4:			; <UNDEFINED> instruction: 0xf7beb190
   48ce8:			; <UNDEFINED> instruction: 0xf10beafe
   48cec:			; <UNDEFINED> instruction: 0xf1c533ff
   48cf0:	strtmi	r0, [fp], #-3073	; 0xfffff3ff
   48cf4:	bl	780d08 <tcgetattr@plt+0x7795ac>
   48cf8:	subsvc	r0, ip, r3, lsl #30
   48cfc:			; <UNDEFINED> instruction: 0xf813d006
   48d00:	stmdavs	r2, {r0, r8, fp, ip}
   48d04:	andscs	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
   48d08:	ldrbtle	r0, [r4], #1170	; 0x492
   48d0c:	strtmi	r4, [sl], -sp, lsr #16
   48d10:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   48d14:	blx	1506c94 <tcgetattr@plt+0x14ff538>
   48d18:	stmdals	r2, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}
   48d1c:			; <UNDEFINED> instruction: 0x4629463a
   48d20:	b	1b86c20 <tcgetattr@plt+0x1b7f4c4>
   48d24:	blx	fe0877ee <tcgetattr@plt+0xfe080092>
   48d28:	blne	174366c <tcgetattr@plt+0x173bf10>
   48d2c:			; <UNDEFINED> instruction: 0xf7be4628
   48d30:			; <UNDEFINED> instruction: 0xf1bbe8f4
   48d34:	tstle	r5, r0, lsl #30
   48d38:	ldrdeq	pc, [r8, #-136]	; 0xffffff78
   48d3c:	stmvs	r3, {r0, r9, sl, ip, sp}
   48d40:	stmiale	r6, {r0, r1, r4, r5, r7, r9, lr}^
   48d44:	bllt	c33d58 <tcgetattr@plt+0xc2c5fc>
   48d48:			; <UNDEFINED> instruction: 0xf7be9802
   48d4c:			; <UNDEFINED> instruction: 0xf8d8e8e6
   48d50:	ldmvs	fp, {r3, r6, r8, ip, sp}
   48d54:	svclt	0x001842b3
   48d58:	andle	r1, ip, r0, ror ip
   48d5c:	blmi	61b5cc <tcgetattr@plt+0x613e70>
   48d60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   48d64:	blls	322dd4 <tcgetattr@plt+0x31b678>
   48d68:			; <UNDEFINED> instruction: 0xf04f405a
   48d6c:			; <UNDEFINED> instruction: 0xd1200300
   48d70:	pop	{r0, r2, r3, ip, sp, pc}
   48d74:	strdcs	r8, [r0], -r0
   48d78:	movwcs	lr, #2032	; 0x7f0
   48d7c:	ldrmi	sl, [sl], -r3, lsl #16
   48d80:			; <UNDEFINED> instruction: 0xf8cd4629
   48d84:			; <UNDEFINED> instruction: 0xf7bea000
   48d88:	blx	fec833b8 <tcgetattr@plt+0xfec7bc5c>
   48d8c:	b	1447b94 <tcgetattr@plt+0x1440438>
   48d90:			; <UNDEFINED> instruction: 0xe7cb1b5b
   48d94:			; <UNDEFINED> instruction: 0xf7be4620
   48d98:			; <UNDEFINED> instruction: 0xe7d8e9de
   48d9c:	stmdage	r2, {r0, r1, r3, r8, fp, lr}
   48da0:			; <UNDEFINED> instruction: 0xf0004479
   48da4:			; <UNDEFINED> instruction: 0xf8d8fabb
   48da8:	stmvs	r6, {r3, r6, r8}
   48dac:	orrle	r2, r8, r0, lsl #28
   48db0:			; <UNDEFINED> instruction: 0xf7bee7ca
   48db4:	svclt	0x0000e91e
   48db8:	andeq	r9, r2, r6, lsl #30
   48dbc:	andeq	r0, r0, r8, ror r3
   48dc0:	andeq	r1, r1, r0, asr #25
   48dc4:	andeq	r2, r0, r2, asr #20
   48dc8:	andeq	r9, r2, r4, lsr lr
   48dcc:	ldrdeq	r1, [r1], -r0
   48dd0:	ldrbmi	lr, [r0, sp, lsr #18]!
   48dd4:	strmi	r4, [r4], -r6, lsl #12
   48dd8:	suble	r2, r3, r0, lsl #16
   48ddc:	ldmdbmi	r2!, {r2, r7, fp, sp, lr}
   48de0:			; <UNDEFINED> instruction: 0x0110f8d4
   48de4:			; <UNDEFINED> instruction: 0xf7e14479
   48de8:	bvs	ffe489ec <tcgetattr@plt+0xffe41290>
   48dec:	eorsle	r2, ip, r1, lsl #16
   48df0:	subsle	r2, r4, r2, lsl #16
   48df4:	eorsle	r2, sl, r0, lsl #30
   48df8:	ldrdmi	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   48dfc:	ldrdls	pc, [r8], -r6	; <UNPREDICTABLE>
   48e00:	bl	2a34d4 <tcgetattr@plt+0x29bd78>
   48e04:	cmplt	r4, #196608	; 0x30000
   48e08:	strtmi	r2, [r8], -r0, lsl #10
   48e0c:	strbmi	lr, [r2, #-21]	; 0xffffffeb
   48e10:	ldrmi	sp, [r9, #2311]	; 0x907
   48e14:	andcs	fp, r0, #140, 30	; 0x230
   48e18:	ldrmi	r2, [r8, #513]	; 0x201
   48e1c:	andcs	fp, r0, #56, 30	; 0xe0
   48e20:			; <UNDEFINED> instruction: 0xf105b142
   48e24:	andcs	r0, r4, #4096	; 0x1000
   48e28:			; <UNDEFINED> instruction: 0xf0004651
   48e2c:			; <UNDEFINED> instruction: 0xf840fa19
   48e30:	ldrbmi	r4, [r5], -r5, lsr #32
   48e34:	eormi	pc, r4, #212, 16	; 0xd40000
   48e38:	adcmi	fp, r6, #236, 2	; 0x3b
   48e3c:	bvs	ff93d22c <tcgetattr@plt+0xff935ad0>
   48e40:	ldrmi	r6, [r3], #-2530	; 0xfffff61e
   48e44:	adcsmi	r3, fp, #67108864	; 0x4000000
   48e48:	bvs	fe8fd620 <tcgetattr@plt+0xfe8f5ec4>
   48e4c:	strbmi	r6, [sl, #-2467]	; 0xfffff65d
   48e50:			; <UNDEFINED> instruction: 0xf1034413
   48e54:	sbcsle	r3, sl, #-67108861	; 0xfc000003
   48e58:	mvnle	r4, #152, 10	; 0x26000000
   48e5c:			; <UNDEFINED> instruction: 0x4620e7d9
   48e60:	ldmda	sl, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}^
   48e64:	pop	{r5, r9, sl, lr}
   48e68:	svccs	0x000187f0
   48e6c:			; <UNDEFINED> instruction: 0xf8d4d1c4
   48e70:			; <UNDEFINED> instruction: 0x370170fc
   48e74:	stccs	7, cr14, [r0, #-768]	; 0xfffffd00
   48e78:	stccs	0, cr13, [r1, #-968]	; 0xfffffc38
   48e7c:	stmible	pc!, {r2, fp, sp, lr}^	; <UNPREDICTABLE>
   48e80:	streq	lr, [r5, #2816]	; 0xb00
   48e84:			; <UNDEFINED> instruction: 0xf8531d03
   48e88:	stmdavs	r1!, {r2, r8, r9, fp, sp}^
   48e8c:	addmi	r6, lr, #5636096	; 0x560000
   48e90:	ldrmi	fp, [r4], -r8, lsl #31
   48e94:	mvnsle	r4, fp, lsr #5
   48e98:	ldmda	lr!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}
   48e9c:	svccs	0x0000e7e2
   48ea0:			; <UNDEFINED> instruction: 0xf8d4d1aa
   48ea4:			; <UNDEFINED> instruction: 0xe7a770fc
   48ea8:			; <UNDEFINED> instruction: 0x00005fb4
   48eac:	ldrbmi	lr, [r0, sp, lsr #18]!
   48eb0:	strmi	r4, [r4], -r6, lsl #12
   48eb4:	suble	r2, r8, r0, lsl #16
   48eb8:	ldmdbmi	r1!, {r2, r7, fp, sp, lr}
   48ebc:			; <UNDEFINED> instruction: 0x0110f8d4
   48ec0:			; <UNDEFINED> instruction: 0xf7e14479
   48ec4:	ldmibvs	r3!, {r0, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   48ec8:	ldrmi	r6, [pc], #-2807	; 48ed0 <tcgetattr@plt+0x41774>
   48ecc:	ldrsbtcc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   48ed0:	stmdacs	r1, {r0, r8, r9, sl, ip, sp}
   48ed4:	stmdacs	r2, {r4, r6, ip, lr, pc}
   48ed8:			; <UNDEFINED> instruction: 0xf103bf08
   48edc:	adcsmi	r3, fp, #-67108861	; 0xfc000003
   48ee0:			; <UNDEFINED> instruction: 0x2700bf98
   48ee4:	ldrdmi	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   48ee8:	ldrdls	pc, [r8], -r6	; <UNPREDICTABLE>
   48eec:	bl	2a35c0 <tcgetattr@plt+0x29be64>
   48ef0:	teqlt	ip, #196608	; 0x30000
   48ef4:	strtmi	r2, [r8], -r0, lsl #10
   48ef8:	strbmi	lr, [r2, #-21]	; 0xffffffeb
   48efc:	ldrmi	sp, [r9, #2311]	; 0x907
   48f00:	andcs	fp, r0, #140, 30	; 0x230
   48f04:	ldrmi	r2, [r8, #513]	; 0x201
   48f08:	andcs	fp, r0, #56, 30	; 0xe0
   48f0c:			; <UNDEFINED> instruction: 0xf105b142
   48f10:	andcs	r0, r4, #4096	; 0x1000
   48f14:			; <UNDEFINED> instruction: 0xf0004651
   48f18:			; <UNDEFINED> instruction: 0xf840f9a3
   48f1c:	ldrbmi	r4, [r5], -r5, lsr #32
   48f20:	eormi	pc, r4, #212, 16	; 0xd40000
   48f24:	adcmi	fp, r6, #164, 2	; 0x29
   48f28:	bvs	ff93d318 <tcgetattr@plt+0xff935bbc>
   48f2c:	ldrhle	r4, [r7, #43]!	; 0x2b
   48f30:	stmibvs	r3!, {r1, r5, r7, r9, fp, sp, lr}
   48f34:	ldrmi	r4, [r3], #-1354	; 0xfffffab6
   48f38:	mvnscc	pc, #-1073741824	; 0xc0000000
   48f3c:	ldrmi	sp, [r8, #733]	; 0x2dd
   48f40:	ldrb	sp, [ip, r5, ror #7]
   48f44:			; <UNDEFINED> instruction: 0xf7bd4620
   48f48:	strtmi	lr, [r0], -r8, ror #31
   48f4c:			; <UNDEFINED> instruction: 0x87f0e8bd
   48f50:	rscsle	r2, r8, r0, lsl #26
   48f54:	stmdavs	r4, {r0, r8, sl, fp, sp}
   48f58:	bl	7f734 <tcgetattr@plt+0x77fd8>
   48f5c:	cfstr32ne	mvfx0, [r3, #-532]	; 0xfffffdec
   48f60:	blcs	1870b4 <tcgetattr@plt+0x17f958>
   48f64:	ldmdavs	r6, {r0, r5, r6, fp, sp, lr}^
   48f68:	svclt	0x0088428e
   48f6c:	adcmi	r4, fp, #20, 12	; 0x1400000
   48f70:			; <UNDEFINED> instruction: 0xf7bdd1f6
   48f74:	ubfx	lr, r2, #31, #9
   48f78:	svclt	0x009842bb
   48f7c:	ldr	r2, [r1, r1, lsl #14]!
   48f80:	ldrdeq	r5, [r0], -r8
   48f84:	ldrbmi	lr, [r0, sp, lsr #18]!
   48f88:	stmdacs	r0, {r1, r2, r9, sl, lr}
   48f8c:	bvs	fe23d0dc <tcgetattr@plt+0xfe235980>
   48f90:	svccs	0x00006883
   48f94:			; <UNDEFINED> instruction: 0xf8d3d048
   48f98:			; <UNDEFINED> instruction: 0xf8d640e0
   48f9c:	ldmibvs	r3!, {r2, r3, r5, ip, pc}^
   48fa0:	stmdaeq	r3, {r0, r3, r8, r9, fp, sp, lr, pc}
   48fa4:	suble	r2, r3, r0, lsl #24
   48fa8:	strtmi	r2, [r8], -r0, lsl #10
   48fac:	strbmi	lr, [r2, #-21]	; 0xffffffeb
   48fb0:	ldrmi	sp, [r9, #2311]	; 0x907
   48fb4:	andcs	fp, r0, #140, 30	; 0x230
   48fb8:	ldrmi	r2, [r8, #513]	; 0x201
   48fbc:	andcs	fp, r0, #56, 30	; 0xe0
   48fc0:			; <UNDEFINED> instruction: 0xf105b142
   48fc4:	andcs	r0, r4, #4096	; 0x1000
   48fc8:			; <UNDEFINED> instruction: 0xf0004651
   48fcc:			; <UNDEFINED> instruction: 0xf840f949
   48fd0:	ldrbmi	r4, [r5], -r5, lsr #32
   48fd4:	eormi	pc, r4, #212, 16	; 0xd40000
   48fd8:	adcmi	fp, r6, #140, 2	; 0x23
   48fdc:	bvs	fe93d3cc <tcgetattr@plt+0xfe935c70>
   48fe0:	ldrmi	r6, [r3], #-2466	; 0xfffff65e
   48fe4:	adcsmi	r3, fp, #67108864	; 0x4000000
   48fe8:	bvs	ff8fd7c0 <tcgetattr@plt+0xff8f6064>
   48fec:	strbmi	r6, [sl, #-2531]	; 0xfffff61d
   48ff0:			; <UNDEFINED> instruction: 0xf1034413
   48ff4:	sbcsle	r3, sl, #-67108861	; 0xfc000003
   48ff8:	mvnle	r4, #152, 10	; 0x26000000
   48ffc:	ldrsblt	lr, [r5, #-121]!	; 0xffffff87
   49000:	stmdavs	r4, {r0, r8, sl, fp, sp}
   49004:	bl	7f438 <tcgetattr@plt+0x77cdc>
   49008:	cfstr32ne	mvfx0, [r3, #-532]	; 0xfffffdec
   4900c:	blcs	187160 <tcgetattr@plt+0x17fa04>
   49010:	ldmdavs	r6, {r0, r5, r6, fp, sp, lr}^
   49014:	svclt	0x0088428e
   49018:	adcmi	r4, fp, #20, 12	; 0x1400000
   4901c:			; <UNDEFINED> instruction: 0xf7bdd1f6
   49020:	qsub16mi	lr, r0, ip
   49024:			; <UNDEFINED> instruction: 0x87f0e8bd
   49028:	ldrsbtvc	pc, [r8], #131	; 0x83	; <UNPREDICTABLE>
   4902c:	ldr	r3, [r2, r1, lsl #14]!
   49030:	ldrb	r4, [r4, r0, lsr #12]!
   49034:	ldrb	r4, [r4, r4, lsl #12]!
   49038:	ldrbmi	lr, [r0, sp, lsr #18]!
   4903c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   49040:	stmvs	r3, {r0, r4, r6, ip, lr, pc}
   49044:	bvs	fe223654 <tcgetattr@plt+0xfe21bef8>
   49048:	ldrdmi	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   4904c:			; <UNDEFINED> instruction: 0xf8d04417
   49050:			; <UNDEFINED> instruction: 0xf8d3902c
   49054:			; <UNDEFINED> instruction: 0x370120f8
   49058:	adcsmi	r6, sl, #3194880	; 0x30c000
   4905c:			; <UNDEFINED> instruction: 0x2700bf98
   49060:	stmdaeq	r3, {r0, r3, r8, r9, fp, sp, lr, pc}
   49064:	eorsle	r2, ip, r0, lsl #24
   49068:	strtmi	r2, [r8], -r0, lsl #10
   4906c:	strbmi	lr, [r2, #-21]	; 0xffffffeb
   49070:	ldrmi	sp, [r9, #2311]	; 0x907
   49074:	andcs	fp, r0, #140, 30	; 0x230
   49078:	ldrmi	r2, [r8, #513]	; 0x201
   4907c:	andcs	fp, r0, #56, 30	; 0xe0
   49080:			; <UNDEFINED> instruction: 0xf105b142
   49084:	andcs	r0, r4, #4096	; 0x1000
   49088:			; <UNDEFINED> instruction: 0xf0004651
   4908c:			; <UNDEFINED> instruction: 0xf840f8e9
   49090:	ldrbmi	r4, [r5], -r5, lsr #32
   49094:	eormi	pc, r4, #212, 16	; 0xd40000
   49098:	adcmi	fp, r6, #116, 2
   4909c:	bvs	fe93d48c <tcgetattr@plt+0xfe935d30>
   490a0:	ldrhle	r4, [r7, #43]!	; 0x2b
   490a4:	stmibvs	r3!, {r1, r5, r6, r7, r9, fp, sp, lr}^
   490a8:	ldrmi	r4, [r3], #-1354	; 0xfffffab6
   490ac:	mvnscc	pc, #-1073741824	; 0xc0000000
   490b0:	ldrmi	sp, [r8, #733]	; 0x2dd
   490b4:	ldrb	sp, [ip, r5, ror #7]
   490b8:	stfcsd	f3, [r1, #-468]	; 0xfffffe2c
   490bc:	stmdble	fp, {r2, fp, sp, lr}
   490c0:	streq	lr, [r5, #2816]	; 0xb00
   490c4:			; <UNDEFINED> instruction: 0xf8531d03
   490c8:	stmdavs	r1!, {r2, r8, r9, fp, sp}^
   490cc:	addmi	r6, lr, #5636096	; 0x560000
   490d0:	ldrmi	fp, [r4], -r8, lsl #31
   490d4:	mvnsle	r4, fp, lsr #5
   490d8:	svc	0x001ef7bd
   490dc:	pop	{r5, r9, sl, lr}
   490e0:			; <UNDEFINED> instruction: 0x462087f0
   490e4:			; <UNDEFINED> instruction: 0x4604e7f8
   490e8:	svclt	0x0000e7f8
   490ec:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
   490f0:			; <UNDEFINED> instruction: 0x4118f8d3
   490f4:	ldrdcs	pc, [r0, -r3]
   490f8:	andeq	pc, r7, #34	; 0x22
   490fc:	smlabtcs	r0, r3, r8, pc	; <UNPREDICTABLE>
   49100:	and	fp, sp, r4, lsl r9
   49104:	cmplt	ip, r4, lsr #20
   49108:	ldrbeq	r6, [sl, -r3, ror #17]
   4910c:	stmdavs	r0!, {r1, r3, r4, r5, r6, r7, ip, lr, pc}^
   49110:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   49114:			; <UNDEFINED> instruction: 0xf7ea60e3
   49118:	bvs	98871c <tcgetattr@plt+0x980fc0>
   4911c:	mvnsle	r2, r0, lsl #24
   49120:	svclt	0x0000bd10
   49124:	mvnsmi	lr, #737280	; 0xb4000
   49128:	orrslt	fp, r9, #135	; 0x87
   4912c:			; <UNDEFINED> instruction: 0xf06f680b
   49130:			; <UNDEFINED> instruction: 0xf1034500
   49134:	strmi	r0, [r9, #2305]!	; 0x901
   49138:	eorle	r4, fp, r8, asr #13
   4913c:	ldrbeq	pc, [r8, -r0, lsl #2]!	; <UNPREDICTABLE>
   49140:	strbmi	r4, [ip], -r6, lsl #12
   49144:	strcc	lr, [r1], #-2
   49148:	eorle	r4, r3, ip, lsr #5
   4914c:	ldrtmi	r4, [r8], -r1, lsr #12
   49150:	blx	1f87150 <tcgetattr@plt+0x1f7f9f4>
   49154:	mvnsle	r2, r0, lsl #16
   49158:	svclt	0x00b845a0
   4915c:	ble	71a978 <tcgetattr@plt+0x71321c>
   49160:	cfstrscc	mvf9, [r1], {5}
   49164:			; <UNDEFINED> instruction: 0x46214638
   49168:	blx	1c87168 <tcgetattr@plt+0x1c7fa0c>
   4916c:	ldrtmi	r9, [r2], -r5, lsl #22
   49170:	strls	r9, [r1, #-1282]	; 0xfffffafe
   49174:	strmi	r9, [r1], -r0, lsl #10
   49178:	ldrtmi	r9, [r0], -r5
   4917c:	cdp2	7, 6, cr15, cr2, cr10, {7}
   49180:	ldrtmi	r9, [r0], -r5, lsl #18
   49184:			; <UNDEFINED> instruction: 0xff88f7ea
   49188:	mvnle	r4, r4, asr #10
   4918c:	andlt	r4, r7, r8, asr #12
   49190:	mvnshi	lr, #12386304	; 0xbd0000
   49194:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   49198:	andlt	r4, r7, r8, asr #12
   4919c:	mvnshi	lr, #12386304	; 0xbd0000
   491a0:	push	{r0, r1, r8, r9, fp, sp, lr}
   491a4:	ldreq	r4, [fp, #-496]	; 0xfffffe10
   491a8:	ldrmi	r6, [r6], -pc, asr #17
   491ac:			; <UNDEFINED> instruction: 0x4604d510
   491b0:	strmi	r2, [sp], -r8
   491b4:			; <UNDEFINED> instruction: 0xf81af000
   491b8:	ldrtmi	r6, [r3], -r1, lsr #16
   491bc:	andvs	r4, r5, r2, lsl #12
   491c0:			; <UNDEFINED> instruction: 0x46386051
   491c4:	pop	{r0, r1, r2, r8, fp, lr}
   491c8:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
   491cc:	svclt	0x00a8f7ea
   491d0:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   491d4:			; <UNDEFINED> instruction: 0xf868f000
   491d8:			; <UNDEFINED> instruction: 0xf04f6030
   491dc:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   491e0:	svclt	0x000081f0
   491e4:			; <UNDEFINED> instruction: 0xffffd22f
   491e8:	andeq	r1, r1, r6, lsr #15
   491ec:			; <UNDEFINED> instruction: 0xb120b510
   491f0:			; <UNDEFINED> instruction: 0xf7be4604
   491f4:			; <UNDEFINED> instruction: 0xb120e816
   491f8:	stmdami	r7, {r4, r8, sl, fp, ip, sp, pc}
   491fc:			; <UNDEFINED> instruction: 0xf7de4478
   49200:			; <UNDEFINED> instruction: 0xf7bef857
   49204:	stmdavs	r0, {r3, r4, r6, r7, fp, sp, lr, pc}
   49208:	ldmda	lr, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}
   4920c:	strmi	r4, [r2], -r1, lsr #12
   49210:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   49214:			; <UNDEFINED> instruction: 0xf84cf7de
   49218:	andeq	r1, r1, r4, ror #16
   4921c:	andeq	r1, r1, r2, ror #16
   49220:	svclt	0x00182800
   49224:	ldrlt	r2, [r8, #-2304]!	; 0xfffff700
   49228:	strmi	sp, [r4], -r5
   4922c:			; <UNDEFINED> instruction: 0xf7bd460d
   49230:			; <UNDEFINED> instruction: 0xb120edbc
   49234:	stmdami	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   49238:			; <UNDEFINED> instruction: 0xf7de4478
   4923c:			; <UNDEFINED> instruction: 0xf7bef839
   49240:	stmdavs	r0, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
   49244:	stmda	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}
   49248:	strtmi	r4, [r1], -sl, lsr #12
   4924c:	stmdami	r3, {r0, r1, r9, sl, lr}
   49250:			; <UNDEFINED> instruction: 0xf7de4478
   49254:	svclt	0x0000f82d
   49258:	andeq	r1, r1, r0, ror #16
   4925c:	andeq	r1, r1, ip, asr r8
   49260:	svclt	0x00182a00
   49264:	ldrlt	r2, [r8, #-2304]!	; 0xfffff700
   49268:	strmi	sp, [ip], -r5
   4926c:			; <UNDEFINED> instruction: 0xf7bd4615
   49270:			; <UNDEFINED> instruction: 0xb120ee46
   49274:	stmdami	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   49278:			; <UNDEFINED> instruction: 0xf7de4478
   4927c:			; <UNDEFINED> instruction: 0xf7bef819
   49280:	stmdavs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
   49284:	svc	0x00e0f7bd
   49288:	strtmi	r4, [r1], -sl, lsr #12
   4928c:	stmdami	r3, {r0, r1, r9, sl, lr}
   49290:			; <UNDEFINED> instruction: 0xf7de4478
   49294:	svclt	0x0000f80d
   49298:	andeq	r1, r1, ip, asr r8
   4929c:	andeq	r1, r1, r0, ror #16
   492a0:	tstcs	r1, sl, lsl #12
   492a4:	svclt	0x00dcf7ff
   492a8:			; <UNDEFINED> instruction: 0xf7bdb508
   492ac:			; <UNDEFINED> instruction: 0xb100ee9c
   492b0:			; <UNDEFINED> instruction: 0xf7bebd08
   492b4:	stmdavs	r0, {r7, fp, sp, lr, pc}
   492b8:	svc	0x00c6f7bd
   492bc:	stmdami	r2, {r0, r9, sl, lr}
   492c0:			; <UNDEFINED> instruction: 0xf7dd4478
   492c4:	svclt	0x0000fff5
   492c8:	andeq	r1, r1, r0, ror #16
   492cc:			; <UNDEFINED> instruction: 0xf7bdb508
   492d0:	tstlt	r0, r0, lsr lr
   492d4:			; <UNDEFINED> instruction: 0xf7bebd08
   492d8:	stmdavs	r0, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
   492dc:	svc	0x00b4f7bd
   492e0:	stmdami	r2, {r0, r9, sl, lr}
   492e4:			; <UNDEFINED> instruction: 0xf7dd4478
   492e8:	svclt	0x0000ffe3
   492ec:	andeq	r1, r1, r8, asr #16
   492f0:	ldrmi	fp, [r3], -r8, lsl #10
   492f4:	tstcs	r1, sl, lsl #12
   492f8:	stmda	lr!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}^
   492fc:	andle	r1, r0, r3, asr #24
   49300:			; <UNDEFINED> instruction: 0xf7bebd08
   49304:	stmdavs	r0, {r3, r4, r6, fp, sp, lr, pc}
   49308:	svc	0x009ef7bd
   4930c:	stmdami	r2, {r0, r9, sl, lr}
   49310:			; <UNDEFINED> instruction: 0xf7dd4478
   49314:	svclt	0x0000ffcd
   49318:	andeq	r1, r1, ip, lsr #16
   4931c:	ldmdbmi	r0, {r1, r2, r3, sl, ip, sp, pc}
   49320:	addlt	fp, r2, r0, lsl #10
   49324:	bge	11bf68 <tcgetattr@plt+0x11480c>
   49328:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   4932c:	blne	18747c <tcgetattr@plt+0x17fd20>
   49330:	movwls	r6, #6171	; 0x181b
   49334:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   49338:			; <UNDEFINED> instruction: 0xf7ff9200
   4933c:	bmi	3092a8 <tcgetattr@plt+0x301b4c>
   49340:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   49344:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   49348:	subsmi	r9, sl, r1, lsl #22
   4934c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   49350:	andlt	sp, r2, r4, lsl #2
   49354:	bl	1874d0 <tcgetattr@plt+0x17fd74>
   49358:	ldrbmi	fp, [r0, -r3]!
   4935c:	mcr	7, 2, pc, cr8, cr13, {5}	; <UNPREDICTABLE>
   49360:	andeq	r9, r2, ip, ror #16
   49364:	andeq	r0, r0, r8, ror r3
   49368:	andeq	r9, r2, r2, asr r8
   4936c:	cfmv64lrne	mvdx12, fp
   49370:	blle	435580 <tcgetattr@plt+0x42de24>
   49374:			; <UNDEFINED> instruction: 0xf04f9301
   49378:	andls	r3, r0, #-67108861	; 0xfc000003
   4937c:			; <UNDEFINED> instruction: 0xf7bd2201
   49380:	addmi	lr, r4, #228, 26	; 0x3900
   49384:	smlabtcs	r0, ip, pc, fp	; <UNPREDICTABLE>
   49388:	b	1491794 <tcgetattr@plt+0x148a038>
   4938c:	ldrdle	r7, [r5, -r0]
   49390:	ldclt	0, cr11, [r0, #-8]
   49394:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   49398:			; <UNDEFINED> instruction: 0xff8af7dd
   4939c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   493a0:			; <UNDEFINED> instruction: 0xff86f7dd
   493a4:			; <UNDEFINED> instruction: 0x000117b6
   493a8:	andeq	r1, r1, sl, asr #15
   493ac:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   493b0:	ldrbtmi	fp, [ip], #1036	; 0x40c
   493b4:	strlt	r4, [r0, #-2576]	; 0xfffff5f0
   493b8:			; <UNDEFINED> instruction: 0xf85cb083
   493bc:	blge	1513cc <tcgetattr@plt+0x149c70>
   493c0:	andls	r6, r1, #1179648	; 0x120000
   493c4:	andeq	pc, r0, #79	; 0x4f
   493c8:	blcs	18751c <tcgetattr@plt+0x17fdc0>
   493cc:			; <UNDEFINED> instruction: 0xf7ff9300
   493d0:	bmi	30930c <tcgetattr@plt+0x301bb0>
   493d4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   493d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   493dc:	subsmi	r9, sl, r1, lsl #22
   493e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   493e4:	andlt	sp, r3, r4, lsl #2
   493e8:	bl	187564 <tcgetattr@plt+0x17fe08>
   493ec:	ldrbmi	fp, [r0, -r2]!
   493f0:	ldcl	7, cr15, [lr, #756]!	; 0x2f4
   493f4:	andeq	r9, r2, r2, ror #15
   493f8:	andeq	r0, r0, r8, ror r3
   493fc:			; <UNDEFINED> instruction: 0x000297be
   49400:	ldrbmi	lr, [r0, sp, lsr #18]!
   49404:	cdpmi	7, 3, cr2, cr6, cr0, {0}
   49408:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   4940c:	ldrsbgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   49410:	ldrbtmi	r4, [ip], #1150	; 0x47e
   49414:	suble	r2, sp, r0, lsl #18
   49418:	ldmdavc	r5!, {sl, sp}
   4941c:	and	r4, r9, r0, lsr #13
   49420:	andls	pc, r4, r0, lsl r8	; <UNPREDICTABLE>
   49424:	teqle	sp, r9, lsr #11
   49428:	svcpl	0x0001f816
   4942c:			; <UNDEFINED> instruction: 0xb3bd3401
   49430:	suble	r4, pc, r1, lsr #5
   49434:	mvnsle	r2, pc, asr sp
   49438:	vstrcs	d1, [r1, #-52]	; 0xffffffcc
   4943c:	vstrpl.16	s26, [r5, #-148]	; 0xffffff6c	; <UNPREDICTABLE>
   49440:	blx	1818908 <tcgetattr@plt+0x18111ac>
   49444:			; <UNDEFINED> instruction: 0xf1b8f885
   49448:	stmdale	fp!, {r0, r3, r8, r9, sl, fp}
   4944c:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
   49450:	andhi	pc, r9, r0, lsl r8	; <UNPREDICTABLE>
   49454:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   49458:	blx	fe287ddc <tcgetattr@plt+0xfe280680>
   4945c:	svceq	0x0009f1ba
   49460:	strcc	fp, [r2], #-3994	; 0xfffff066
   49464:	strhi	pc, [r5, #-2830]	; 0xfffff4f2
   49468:			; <UNDEFINED> instruction: 0xf015464c
   4946c:			; <UNDEFINED> instruction: 0xf1050f01
   49470:	svclt	0x001435ff
   49474:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49478:	stmdami	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   4947c:	svceq	0x0002f015
   49480:			; <UNDEFINED> instruction: 0xf448bf18
   49484:			; <UNDEFINED> instruction: 0xf0155800
   49488:	svclt	0x00180f04
   4948c:	stmmi	r0, {r3, r6, sl, ip, sp, lr, pc}
   49490:			; <UNDEFINED> instruction: 0xf816072d
   49494:	svclt	0x00485f01
   49498:	stmdapl	r0, {r3, r6, sl, ip, sp, lr, pc}
   4949c:	bicle	r2, r7, r0, lsl #26
   494a0:	and	r6, r8, r4, lsl r0
   494a4:	svccs	0x00393701
   494a8:	bl	37d50c <tcgetattr@plt+0x375db0>
   494ac:	stmiavs	r6!, {r0, r1, r2, sl, ip}
   494b0:			; <UNDEFINED> instruction: 0xd1b12900
   494b4:	bmi	35aedc <tcgetattr@plt+0x353780>
   494b8:	andcs	r0, r0, pc, lsr r1
   494bc:	ldmibne	r4, {r1, r3, r4, r5, r6, sl, lr}^
   494c0:	stmdavs	r2!, {r0, r4, r6, r7, r8, fp, ip, lr}^
   494c4:	stmdaeq	r2, {r3, r6, r9, fp, sp, lr, pc}
   494c8:	vst4.8	{d22-d25}, [r8 :64], r9
   494cc:	subsvs	r3, sl, r0, lsl #5
   494d0:			; <UNDEFINED> instruction: 0x87f0e8bd
   494d4:	pop	{r0, sp}
   494d8:			; <UNDEFINED> instruction: 0xf04f87f0
   494dc:	udf	#29455	; 0x730f
   494e0:	andeq	r1, r1, ip, ror #14
   494e4:	andeq	r9, r2, sl, asr #5
   494e8:	andeq	r9, r2, r0, lsr #4
   494ec:	mvnsmi	lr, #737280	; 0xb4000
   494f0:	vst2.8	{d2-d5}, [r1], r0
   494f4:	ldrmi	r4, [ip], -r0, lsl #10
   494f8:	andeq	lr, r5, #84, 20	; 0x54000
   494fc:	strpl	pc, [r0, -r1, lsl #8]
   49500:	stmibmi	r0, {r0, sl, ip, sp, lr, pc}
   49504:			; <UNDEFINED> instruction: 0x4698461e
   49508:	b	15fd920 <tcgetattr@plt+0x15f61c4>
   4950c:	suble	r0, r1, r7, lsl #4
   49510:	and	r2, r3, r3, lsl #12
   49514:	movweq	lr, #31318	; 0x7a56
   49518:			; <UNDEFINED> instruction: 0x2604d035
   4951c:	movweq	lr, #39512	; 0x9a58
   49520:	strcc	sp, [r4], -r0
   49524:	ldrcc	pc, [r0, #1025]	; 0x401
   49528:			; <UNDEFINED> instruction: 0xf5b52300
   4952c:	svclt	0x00085f00
   49530:	eorsle	r2, r4, r0, lsl #22
   49534:			; <UNDEFINED> instruction: 0xf04f4a1c
   49538:	vld2.32	{d0-d1}, [r1], r6
   4953c:	vbic.i32	<illegal reg q9.5>, #1572864	; 0x00180000
   49540:	ldrbtmi	r0, [sl], #-2048	; 0xfffff800
   49544:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49548:			; <UNDEFINED> instruction: 0x46043210
   4954c:	movwcc	lr, #4100	; 0x1004
   49550:	eorle	r2, r4, r9, lsr fp
   49554:	stmdbhi	r4, {r1, r4, r6, r8, fp, sp, lr, pc}
   49558:			; <UNDEFINED> instruction: 0xf102454d
   4955c:	svclt	0x00080210
   49560:	mvnsle	r4, r4, asr #10
   49564:			; <UNDEFINED> instruction: 0x36304a11
   49568:	bl	da758 <tcgetattr@plt+0xd2ffc>
   4956c:	ldmvs	r8, {r0, r1, r8, r9, ip}
   49570:	mrc2	7, 4, pc, cr10, cr15, {7}
   49574:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
   49578:			; <UNDEFINED> instruction: 0xf7bd4604
   4957c:	strtpl	lr, [r6], #-3186	; 0xfffff38e
   49580:	pop	{r5, r9, sl, lr}
   49584:	b	166a56c <tcgetattr@plt+0x1662e10>
   49588:	svclt	0x00080309
   4958c:	sbcle	r2, r9, r2, lsl #12
   49590:	strb	r2, [r7, r6, lsl #12]
   49594:	andeq	lr, r9, #88, 20	; 0x58000
   49598:			; <UNDEFINED> instruction: 0x2605d0f2
   4959c:	strcs	lr, [r0], #-1986	; 0xfffff83e
   495a0:	pop	{r5, r9, sl, lr}
   495a4:	svclt	0x000083f8
   495a8:	muleq	r2, sl, r1
   495ac:	andeq	r9, r2, r4, ror r1
   495b0:	andeq	r1, r1, lr, lsl #12
   495b4:	blmi	9dbe50 <tcgetattr@plt+0x9d46f4>
   495b8:	ldrblt	r4, [r0, #1146]!	; 0x47a
   495bc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   495c0:	movwls	r6, #6171	; 0x181b
   495c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   495c8:	mrc	7, 5, APSR_nzcv, cr6, cr13, {5}
   495cc:	svclt	0x00081c43
   495d0:	eorle	r2, r7, r0, lsl #8
   495d4:	bfcne	r4, (invalid: 18:3)
   495d8:	strbtmi	r4, [r8], -r2, lsl #12
   495dc:			; <UNDEFINED> instruction: 0xf7ff4479
   495e0:	ldmdbmi	sp, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   495e4:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
   495e8:	mcrr	7, 11, pc, r0, cr13	; <UNPREDICTABLE>
   495ec:	stmdals	r0, {r0, r1, r2, r9, sl, lr}
   495f0:	strcs	fp, [r0], -pc, lsr #6
   495f4:	ldc	7, cr15, [r0], {189}	; 0xbd
   495f8:	and	r4, r6, r4, lsr r6
   495fc:			; <UNDEFINED> instruction: 0x46201cb1
   49600:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   49604:	strcc	r5, [r1], -r5, lsl #11
   49608:	ldrtmi	r4, [r8], -r4, lsl #12
   4960c:	svc	0x001cf7bd
   49610:	strmi	r1, [r5], -r3, asr #24
   49614:	ldmle	r1!, {r0, r8, r9, fp, sp}^
   49618:	movwcs	fp, #268	; 0x10c
   4961c:	ldrtmi	r5, [r8], -r3, lsr #11
   49620:	svc	0x0050f7bd
   49624:	blmi	2dbe60 <tcgetattr@plt+0x2d4704>
   49628:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4962c:	blls	a369c <tcgetattr@plt+0x9bf40>
   49630:			; <UNDEFINED> instruction: 0xf04f405a
   49634:	mrsle	r0, LR_und
   49638:	andlt	r4, r3, r0, lsr #12
   4963c:			; <UNDEFINED> instruction: 0x463cbdf0
   49640:	stcl	7, cr15, [sl], #-756	; 0xfffffd0c
   49644:			; <UNDEFINED> instruction: 0xf7bde7ee
   49648:	svclt	0x0000ecd4
   4964c:	ldrdeq	r9, [r2], -ip
   49650:	andeq	r0, r0, r8, ror r3
   49654:	ldrdeq	r1, [r1], -r8
   49658:	andeq	r5, r0, r2, lsr r6
   4965c:	andeq	r9, r2, ip, ror #10
   49660:	blmi	b9bf18 <tcgetattr@plt+0xb947bc>
   49664:	push	{r1, r3, r4, r5, r6, sl, lr}
   49668:	strdlt	r4, [r4], r0
   4966c:			; <UNDEFINED> instruction: 0x460558d3
   49670:	movwls	r6, #14363	; 0x381b
   49674:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   49678:	mrc	7, 2, APSR_nzcv, cr14, cr13, {5}
   4967c:	eorle	r1, fp, r2, asr #24
   49680:			; <UNDEFINED> instruction: 0x8098f8df
   49684:	cdpmi	15, 2, cr10, cr6, cr1, {0}
   49688:	ldrbtmi	r1, [r8], #1987	; 0x7c3
   4968c:	ldrbtmi	r4, [lr], #-1538	; 0xfffff9fe
   49690:			; <UNDEFINED> instruction: 0x46414638
   49694:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   49698:	vst1.8	{d20-d22}, [pc :256], r1
   4969c:	stmdals	r1, {r7, r9, ip, lr}
   496a0:	ldc	7, cr15, [sl, #-756]!	; 0xfffffd0c
   496a4:	stmdals	r1, {r2, r9, sl, lr}
   496a8:	ldc	7, cr15, [r6], #-756	; 0xfffffd0c
   496ac:	andsle	r1, r5, r3, ror #24
   496b0:	ldcle	12, cr2, [r1, #-0]
   496b4:	andcs	r4, r0, #27648	; 0x6c00
   496b8:			; <UNDEFINED> instruction: 0x4618447b
   496bc:	bmi	6deb2c <tcgetattr@plt+0x6d73d0>
   496c0:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   496c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   496c8:	subsmi	r9, sl, r3, lsl #22
   496cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   496d0:	andlt	sp, r4, sp, lsl r1
   496d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   496d8:	ldrb	r2, [r0, r0]!
   496dc:	strtmi	sl, [r8], -r2, lsl #20
   496e0:	msrmi	R9_fiq, r5
   496e4:	ldc	7, cr15, [r0, #-756]!	; 0xfffffd0c
   496e8:	rscsle	r3, r5, r1
   496ec:	strbmi	r9, [r1], -r2, lsl #20
   496f0:			; <UNDEFINED> instruction: 0x17d34638
   496f4:	mrc2	7, 0, pc, cr2, cr15, {7}
   496f8:	ldrtmi	r9, [r1], -r1, lsl #16
   496fc:	addpl	pc, r0, #1325400064	; 0x4f000000
   49700:	stc	7, cr15, [sl, #-756]	; 0xfffffd0c
   49704:	stmdals	r1, {r2, r9, sl, lr}
   49708:	stc	7, cr15, [r6], {189}	; 0xbd
   4970c:			; <UNDEFINED> instruction: 0xf7bde7d0
   49710:	svclt	0x0000ec70
   49714:	andeq	r9, r2, r0, lsr r5
   49718:	andeq	r0, r0, r8, ror r3
   4971c:	andeq	r1, r1, lr, lsr r7
   49720:	andeq	pc, r2, sl, lsr #18
   49724:	andeq	pc, r2, r0, lsl #18
   49728:	ldrdeq	r9, [r2], -r2
   4972c:	andcs	fp, r1, #56, 10	; 0xe000000
   49730:	stmdbmi	r8, {r0, r1, r2, sl, fp, lr}
   49734:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   49738:			; <UNDEFINED> instruction: 0xf7bd4620
   4973c:			; <UNDEFINED> instruction: 0xf7bdee10
   49740:			; <UNDEFINED> instruction: 0x4605efbc
   49744:			; <UNDEFINED> instruction: 0xf7bd4620
   49748:			; <UNDEFINED> instruction: 0x4628efb2
   4974c:	svclt	0x0000bd38
   49750:	andeq	r1, r1, r4, lsr #13
   49754:	muleq	r0, sl, r6
   49758:	bmi	f5bc4c <tcgetattr@plt+0xf544f0>
   4975c:	mvnsmi	lr, #737280	; 0xb4000
   49760:			; <UNDEFINED> instruction: 0xf5ad4479
   49764:	strmi	r5, [r4], -r0, lsl #27
   49768:	stmpl	sl, {r0, r2, r7, ip, sp, pc}
   4976c:	orrpl	pc, r0, #54525952	; 0x3400000
   49770:	movwcc	sl, #52740	; 0xce04
   49774:	andsvs	r6, sl, r2, lsl r8
   49778:	andeq	pc, r0, #79	; 0x4f
   4977c:	ldc	7, cr15, [lr, #756]!	; 0x2f4
   49780:	bmi	d1145c <tcgetattr@plt+0xd09d00>
   49784:	orrpl	pc, r0, #1325400064	; 0x4f000000
   49788:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   4978c:	andcs	r9, r1, #0, 4
   49790:	strtmi	r9, [r8], -r1
   49794:	svc	0x00d0f7bd
   49798:			; <UNDEFINED> instruction: 0xf7bd4628
   4979c:	stmdacs	r0, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
   497a0:	cdpcc	0, 0, cr13, cr8, cr0, {2}
   497a4:			; <UNDEFINED> instruction: 0xf06f4607
   497a8:	ldrtmi	r4, [r8], -r0, lsl #16
   497ac:	mcr	7, 6, pc, cr12, cr13, {5}	; <UNPREDICTABLE>
   497b0:			; <UNDEFINED> instruction: 0xf100b318
   497b4:	andcs	r0, sl, #46137344	; 0x2c00000
   497b8:			; <UNDEFINED> instruction: 0x46284631
   497bc:	bl	10076b8 <tcgetattr@plt+0xffff5c>
   497c0:	addsmi	r6, sp, #3342336	; 0x330000
   497c4:	rscsle	r4, r0, r1, lsl #13
   497c8:	blcs	6783c <tcgetattr@plt+0x600e0>
   497cc:	strbmi	sp, [r0, #-493]	; 0xfffffe13
   497d0:	movwcs	fp, #3884	; 0xf2c
   497d4:	adcmi	r2, r0, #67108864	; 0x4000000
   497d8:	movwcs	fp, #4024	; 0xfb8
   497dc:	rscle	r2, r4, r0, lsl #22
   497e0:			; <UNDEFINED> instruction: 0xf7bd4638
   497e4:	strbmi	lr, [r8, #-3840]	; 0xfffff100
   497e8:			; <UNDEFINED> instruction: 0x4648d0df
   497ec:	svc	0x0084f7bd
   497f0:			; <UNDEFINED> instruction: 0xf7bd4638
   497f4:	stmdacs	r0, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   497f8:			; <UNDEFINED> instruction: 0x4638d1db
   497fc:	svc	0x0096f7bd
   49800:			; <UNDEFINED> instruction: 0xf50d4914
   49804:	bmi	49e60c <tcgetattr@plt+0x496eb0>
   49808:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
   4980c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   49810:	subsmi	r6, r1, sl, lsl r8
   49814:	andeq	pc, r0, #79	; 0x4f
   49818:			; <UNDEFINED> instruction: 0xf50dd114
   4981c:	andlt	r5, r5, r0, lsl #27
   49820:	mvnshi	lr, #12386304	; 0xbd0000
   49824:			; <UNDEFINED> instruction: 0xf7bd2004
   49828:	vmovne.16	d21[1], lr
   4982c:			; <UNDEFINED> instruction: 0xf44fbfb8
   49830:	adcmi	r7, r5, #128, 10	; 0x20000000
   49834:	strtmi	sp, [r0], -r4, ror #27
   49838:			; <UNDEFINED> instruction: 0xf7bd3401
   4983c:	adcmi	lr, r5, #376	; 0x178
   49840:			; <UNDEFINED> instruction: 0xe7ddd1f9
   49844:	bl	ff587740 <tcgetattr@plt+0xff57ffe4>
   49848:	andeq	r9, r2, r4, lsr r4
   4984c:	andeq	r0, r0, r8, ror r3
   49850:	andeq	r1, r1, lr, asr r6
   49854:	andeq	r9, r2, sl, lsl #7
   49858:	svclt	0x00182900
   4985c:	push	{fp, sp}
   49860:	strdlt	r4, [r2], r0
   49864:	stcmi	0, cr13, [fp], #-208	; 0xffffff30
   49868:	strmi	r4, [r9], r0, lsl #13
   4986c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   49870:	svcmi	0x0029b3bb
   49874:	ldrbtmi	r2, [pc], #-1536	; 4987c <tcgetattr@plt+0x42120>
   49878:	stccs	0, cr14, [sl], {1}
   4987c:			; <UNDEFINED> instruction: 0x4640d018
   49880:	beq	c5ca0 <tcgetattr@plt+0xbe544>
   49884:	svc	0x0032f7bd
   49888:	strmi	r1, [r4], -r3, asr #24
   4988c:	ldmib	r7, {r0, r4, ip, lr, pc}^
   49890:	ldrbmi	r5, [r2, #-512]	; 0xfffffe00
   49894:	ldrbmi	r5, [r6], -ip, lsr #11
   49898:	smlattcs	r2, pc, r1, sp
   4989c:			; <UNDEFINED> instruction: 0xf7bd4628
   498a0:	cmplt	r0, #47104	; 0xb800
   498a4:	b	14148d4 <tcgetattr@plt+0x140d178>
   498a8:	stmib	r7, {r1, r3, r6, r9}^
   498ac:	mvnle	r0, r0, lsl #4
   498b0:			; <UNDEFINED> instruction: 0xf8c94656
   498b4:	teqlt	r6, r0
   498b8:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   498bc:			; <UNDEFINED> instruction: 0x4618681b
   498c0:	pop	{r1, ip, sp, pc}
   498c4:	movwcs	r8, #2032	; 0x7f0
   498c8:	andlt	r4, r2, r8, lsl r6
   498cc:			; <UNDEFINED> instruction: 0x87f0e8bd
   498d0:	ldcl	7, cr15, [r0, #-756]!	; 0xfffffd0c
   498d4:	andscs	r2, r6, #0, 6
   498d8:	ldrmi	r6, [r8], -r2
   498dc:	pop	{r1, ip, sp, pc}
   498e0:	vst1.64	{d24}, [pc :256], r0
   498e4:	andcs	r5, r1, r0, lsl #2
   498e8:	b	18077e4 <tcgetattr@plt+0x1800088>
   498ec:	stmdacs	r0, {r5, sp, lr}
   498f0:	vst4.<illegal width 64>	{d29-d32}, [pc :128], r9
   498f4:	rsbvs	r5, r3, r0, lsl #6
   498f8:			; <UNDEFINED> instruction: 0x9001e7bb
   498fc:	ldcl	7, cr15, [sl, #-756]	; 0xfffffd0c
   49900:	strtmi	r4, [r8], -r4, lsl #12
   49904:			; <UNDEFINED> instruction: 0xf7bd6825
   49908:	blls	c4530 <tcgetattr@plt+0xbcdd4>
   4990c:	stmib	r7, {r0, r2, r5, sp, lr}^
   49910:	ldrb	r3, [r4, r0, lsl #6]
   49914:	andeq	r0, r3, r0, asr r7
   49918:	andeq	r0, r3, r6, asr #14
   4991c:	andeq	r0, r3, r2, lsl #14
   49920:			; <UNDEFINED> instruction: 0xf7bdb108
   49924:			; <UNDEFINED> instruction: 0x4770baf7
   49928:	bmi	85bdac <tcgetattr@plt+0x854650>
   4992c:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
   49930:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
   49934:	stmpl	sl, {r2, r7, ip, sp, pc}
   49938:	orrpl	pc, r1, #54525952	; 0x3400000
   4993c:	movwcc	sl, #52235	; 0xcc0b
   49940:	andsvs	r6, sl, r2, lsl r8
   49944:	andeq	pc, r0, #79	; 0x4f
   49948:	ldcl	7, cr15, [r8], {189}	; 0xbd
   4994c:	vst1.8	{d20-d21}, [pc :64], r8
   49950:	stcge	3, cr5, [r2, #-512]	; 0xfffffe00
   49954:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   49958:	andcs	lr, r0, sp, asr #19
   4995c:	andcs	r4, r1, #32, 12	; 0x2000000
   49960:	mcr	7, 7, pc, cr10, cr13, {5}	; <UNPREDICTABLE>
   49964:	strtmi	r2, [r0], -r0, lsl #4
   49968:	ldrmi	r4, [r1], -fp, lsr #12
   4996c:			; <UNDEFINED> instruction: 0xf7bd2400
   49970:	stmdblt	r8, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   49974:	cdpge	12, 0, cr9, cr4, cr2, {0}
   49978:			; <UNDEFINED> instruction: 0xf7bd4628
   4997c:	stmdbmi	sp, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   49980:			; <UNDEFINED> instruction: 0xf50d4a0a
   49984:	ldrbtmi	r5, [r9], #-897	; 0xfffffc7f
   49988:	stmpl	sl, {r2, r3, r8, r9, ip, sp}
   4998c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   49990:			; <UNDEFINED> instruction: 0xf04f4051
   49994:	mrsle	r0, R12_usr
   49998:			; <UNDEFINED> instruction: 0xf50d4620
   4999c:	andlt	r5, r4, r1, lsl #27
   499a0:			; <UNDEFINED> instruction: 0xf7bdbd70
   499a4:	svclt	0x0000eb26
   499a8:	andeq	r9, r2, r6, ror #4
   499ac:	andeq	r0, r0, r8, ror r3
   499b0:	andeq	r1, r1, r2, lsr #9
   499b4:	andeq	r9, r2, lr, lsl #4
   499b8:	bmi	11c5c8 <tcgetattr@plt+0x114e6c>
   499bc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   499c0:			; <UNDEFINED> instruction: 0x47706818
   499c4:	ldrdeq	r9, [r2], -r8
   499c8:	andeq	r0, r0, r4, lsr r4
   499cc:	rsble	r2, fp, r0, lsl #16
   499d0:			; <UNDEFINED> instruction: 0xf64fb5f8
   499d4:	adcsmi	r7, r3, #267386880	; 0xff00000
   499d8:	svclt	0x00944605
   499dc:	strcs	r2, [r1], #-1024	; 0xfffffc00
   499e0:	svclt	0x009442b2
   499e4:			; <UNDEFINED> instruction: 0xf0444626
   499e8:	bcs	4b1f4 <tcgetattr@plt+0x43a98>
   499ec:	strcs	fp, [r0], -r8, lsl #30
   499f0:	cmple	r2, r0, lsl #28
   499f4:	svccc	0x0080f5b1
   499f8:			; <UNDEFINED> instruction: 0xf044bf28
   499fc:	stmdbcs	r0, {r0, sl}
   49a00:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   49a04:			; <UNDEFINED> instruction: 0xf702fb03
   49a08:	cmple	r0, r0, lsl #24
   49a0c:			; <UNDEFINED> instruction: 0xf403fb01
   49a10:	stmdale	r3!, {r0, r1, r2, r5, r7, r9, lr}
   49a14:	bl	fedd09b4 <tcgetattr@plt+0xfedc9258>
   49a18:	tstle	r4, #84, 30	; 0x150
   49a1c:			; <UNDEFINED> instruction: 0xf7bd4638
   49a20:	strmi	lr, [r6], -r0, lsl #24
   49a24:	eorsle	r2, ip, r0, lsl #16
   49a28:			; <UNDEFINED> instruction: 0x4629463a
   49a2c:	b	fe507928 <tcgetattr@plt+0xfe5001cc>
   49a30:	strtmi	r4, [r1], -r8, lsr #12
   49a34:	rscscc	pc, pc, #79	; 0x4f
   49a38:	ldc	7, cr15, [r8, #756]	; 0x2f4
   49a3c:			; <UNDEFINED> instruction: 0xf7bd4628
   49a40:	ldrtmi	lr, [r0], -ip, ror #20
   49a44:			; <UNDEFINED> instruction: 0xf7bdbdf8
   49a48:	adcsmi	lr, r0, #38400	; 0x9600
   49a4c:	ldrtmi	sp, [r2], -r6, ror #19
   49a50:	smlattcs	r0, r8, r9, r1
   49a54:			; <UNDEFINED> instruction: 0xf7bd462e
   49a58:	ldrb	lr, [r2, r0, ror #25]!
   49a5c:			; <UNDEFINED> instruction: 0xf7bd4638
   49a60:	strmi	lr, [r6], -r0, ror #23
   49a64:	strtmi	fp, [r2], -r8, ror #3
   49a68:			; <UNDEFINED> instruction: 0xf7bd4629
   49a6c:	blne	f04444 <tcgetattr@plt+0xefcce8>
   49a70:	tstcs	r0, r0, lsr r9
   49a74:	ldcl	7, cr15, [r0], {189}	; 0xbd
   49a78:	blx	fe9039ea <tcgetattr@plt+0xfe8fc28e>
   49a7c:	stmdacs	r0, {r0, r1, sp, lr}
   49a80:			; <UNDEFINED> instruction: 0xf7bdd0b8
   49a84:			; <UNDEFINED> instruction: 0x2600ec98
   49a88:	andvs	r2, r3, ip, lsl #6
   49a8c:	blx	fe8c39fa <tcgetattr@plt+0xfe8bc29e>
   49a90:	bcs	4a2a4 <tcgetattr@plt+0x42b48>
   49a94:			; <UNDEFINED> instruction: 0xf7bdd0ba
   49a98:	strcs	lr, [r0], -lr, lsl #25
   49a9c:	andvs	r2, r3, r6, lsl r3
   49aa0:	strcs	lr, [r0], -pc, asr #15
   49aa4:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   49aa8:			; <UNDEFINED> instruction: 0x46104619
   49aac:	ldmdblt	sl!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}^
   49ab0:	tstcs	r0, #251658240	; 0xf000000
   49ab4:	addlt	fp, pc, r0, lsr r5	; <UNPREDICTABLE>
   49ab8:	ldrd	pc, [r8], pc	; <UNPREDICTABLE>
   49abc:			; <UNDEFINED> instruction: 0xf8dfad12
   49ac0:	stcge	0, cr12, [r5], {136}	; 0x88
   49ac4:			; <UNDEFINED> instruction: 0xf85544fe
   49ac8:	ldrmi	r2, [r9], -r4, lsl #22
   49acc:			; <UNDEFINED> instruction: 0xf85e4620
   49ad0:			; <UNDEFINED> instruction: 0xf8dcc00c
   49ad4:			; <UNDEFINED> instruction: 0xf8cdc000
   49ad8:			; <UNDEFINED> instruction: 0xf04fc034
   49adc:	stmib	sp, {sl, fp}^
   49ae0:	andcs	r2, r1, #0, 10
   49ae4:			; <UNDEFINED> instruction: 0xf7bd9504
   49ae8:	vstrge	s28, [r9, #-192]	; 0xffffff40
   49aec:			; <UNDEFINED> instruction: 0xff64f7ff
   49af0:	tstcs	r0, #90112	; 0x16000
   49af4:			; <UNDEFINED> instruction: 0x4619447a
   49af8:	andcs	r9, r1, #0, 4
   49afc:	streq	lr, [r1], #-2509	; 0xfffff633
   49b00:			; <UNDEFINED> instruction: 0xf7bd4628
   49b04:	stmdacs	pc, {r1, r3, r4, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   49b08:			; <UNDEFINED> instruction: 0x2120dd06
   49b0c:			; <UNDEFINED> instruction: 0xf7bd4628
   49b10:	tstlt	r8, r4, lsr sp
   49b14:	andvc	r2, r3, r0, lsl #6
   49b18:	andcs	r4, pc, r9, lsr #12
   49b1c:	stc	7, cr15, [r0], #756	; 0x2f4
   49b20:	blmi	29c354 <tcgetattr@plt+0x294bf8>
   49b24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   49b28:	blls	3a3b98 <tcgetattr@plt+0x39c43c>
   49b2c:			; <UNDEFINED> instruction: 0xf04f405a
   49b30:	mrsle	r0, LR_abt
   49b34:	pop	{r0, r1, r2, r3, ip, sp, pc}
   49b38:	andlt	r4, r4, r0, lsr r0
   49b3c:			; <UNDEFINED> instruction: 0xf7bd4770
   49b40:	svclt	0x0000ea58
   49b44:	ldrdeq	r9, [r2], -r0
   49b48:	andeq	r0, r0, r8, ror r3
   49b4c:	andeq	r1, r0, r0, ror #24
   49b50:	andeq	r9, r2, r0, ror r0
   49b54:	tstlt	sl, #248, 10	; 0x3e000000
   49b58:			; <UNDEFINED> instruction: 0x46031817
   49b5c:	addsmi	lr, pc, #2
   49b60:	andle	r4, r4, ip, lsl r6
   49b64:	movwcc	r4, #5660	; 0x161c
   49b68:	stccs	8, cr7, [r0, #-148]	; 0xffffff6c
   49b6c:	bne	a3e350 <tcgetattr@plt+0xa36bf4>
   49b70:			; <UNDEFINED> instruction: 0xd0161bd2
   49b74:	strmi	r7, [lr], -sp, lsl #16
   49b78:			; <UNDEFINED> instruction: 0x4623b175
   49b7c:	svclt	0x001c2a01
   49b80:	blpl	c7b94 <tcgetattr@plt+0xc0438>
   49b84:	rscscc	pc, pc, #-2147483648	; 0x80000000
   49b88:	svcpl	0x0001f816
   49b8c:	sadd16mi	fp, ip, r8
   49b90:	mvnsle	r2, r0, lsl #26
   49b94:	ldrtmi	r1, [r7], #-2678	; 0xfffff58a
   49b98:	ldrtmi	r2, [r8], -r0, lsl #6
   49b9c:	ldcllt	0, cr7, [r8, #140]!	; 0x8c
   49ba0:			; <UNDEFINED> instruction: 0x46084617
   49ba4:	bl	ff407aa0 <tcgetattr@plt+0xff400344>
   49ba8:	ldrtmi	r4, [r8], -r7, lsl #8
   49bac:	svclt	0x0000bdf8
   49bb0:	bcs	b6240 <tcgetattr@plt+0xaeae4>
   49bb4:	ldrbtlt	r4, [r0], #1547	; 0x60b
   49bb8:	andsle	r4, r8, r7, lsl #12
   49bbc:	and	r4, r1, r5, lsl #12
   49bc0:	andsle	r4, r3, r7, ror #5
   49bc4:	blvs	c7c18 <tcgetattr@plt+0xc04bc>
   49bc8:	blvs	c7be4 <tcgetattr@plt+0xc0488>
   49bcc:	ldrmi	r4, [r4], #-1004	; 0xfffffc14
   49bd0:	mvnsle	r2, r0, lsl #28
   49bd4:	stmdacc	r1, {r3, r4, r6, r9, fp, ip}
   49bd8:			; <UNDEFINED> instruction: 0x4770bcf0
   49bdc:			; <UNDEFINED> instruction: 0xf813460b
   49be0:	bcs	547ec <tcgetattr@plt+0x4d090>
   49be4:	bne	167e3d8 <tcgetattr@plt+0x1676c7c>
   49be8:	ldrbmi	r3, [r0, -r1, lsl #16]!
   49bec:	andcs	r4, r0, #49283072	; 0x2f00000
   49bf0:			; <UNDEFINED> instruction: 0xf813703a
   49bf4:	bcs	54800 <tcgetattr@plt+0x4d0a4>
   49bf8:	bne	167e3ec <tcgetattr@plt+0x1676c90>
   49bfc:	ldcllt	8, cr3, [r0], #4
   49c00:	svclt	0x00004770
   49c04:	ldrdgt	pc, [r4, -pc]!	; <UNPREDICTABLE>
   49c08:	svcmi	0x00f0e92d
   49c0c:			; <UNDEFINED> instruction: 0xf8df44fc
   49c10:	ldrmi	r9, [lr], r0, lsr #2
   49c14:			; <UNDEFINED> instruction: 0xf8df4616
   49c18:			; <UNDEFINED> instruction: 0x4605811c
   49c1c:	ldm	ip!, {r0, r3, r4, r5, r6, r7, sl, lr}
   49c20:	addlt	r0, fp, pc
   49c24:	andhi	pc, r8, r9, asr r8	; <UNPREDICTABLE>
   49c28:	ldrbtmi	sl, [r7], -r1, lsl #24
   49c2c:	blge	5843a8 <tcgetattr@plt+0x57cc4c>
   49c30:	ldrdhi	pc, [r0], -r8
   49c34:	eorhi	pc, r4, sp, asr #17
   49c38:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49c3c:	ldrsbhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   49c40:	ldm	ip, {r0, r1, r2, r3, sl, lr, pc}
   49c44:	stm	r4, {r0, r1, r2, r3}
   49c48:			; <UNDEFINED> instruction: 0xf7bd000f
   49c4c:	ldrmi	lr, [r2, #2996]!	; 0xbb4
   49c50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   49c54:	ldrdls	pc, [r0], -r0
   49c58:	andvs	r4, r3, r4, lsl #12
   49c5c:	movweq	lr, #31611	; 0x7b7b
   49c60:	movwcs	sp, #6686	; 0x1a1e
   49c64:	bl	f4494 <tcgetattr@plt+0xecd38>
   49c68:			; <UNDEFINED> instruction: 0xf85303c3
   49c6c:			; <UNDEFINED> instruction: 0xf1b81c20
   49c70:	eorsle	r0, fp, r0, lsl #30
   49c74:	stceq	8, cr15, [r4], #-332	; 0xfffffeb4
   49c78:	movwcs	r2, #512	; 0x200
   49c7c:	andeq	pc, r0, r8, asr #17
   49c80:	stmdami	sp!, {r0, r5, sp, lr}
   49c84:	ldrbtmi	r4, [r8], #-2347	; 0xfffff6d5
   49c88:	stmdavs	r8, {r0, r6, fp, ip, lr}
   49c8c:	submi	r9, r8, r9, lsl #18
   49c90:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   49c94:	ldrmi	sp, [r0], -r7, asr #2
   49c98:	andlt	r4, fp, r9, lsl r6
   49c9c:	svchi	0x00f0e8bd
   49ca0:	strbtmi	r2, [r9], -sl, lsl #4
   49ca4:			; <UNDEFINED> instruction: 0xf7bd4628
   49ca8:			; <UNDEFINED> instruction: 0xf8ddea5c
   49cac:	strmi	ip, [ip, #0]!
   49cb0:	strmi	r4, [fp], -r2, lsl #12
   49cb4:			; <UNDEFINED> instruction: 0xf89cd0d5
   49cb8:	stmdbcs	r0, {ip}
   49cbc:			; <UNDEFINED> instruction: 0xf1b3d1d1
   49cc0:	svclt	0x00084f00
   49cc4:	andsle	r2, r5, r0, lsl #20
   49cc8:	bl	1d1a798 <tcgetattr@plt+0x1d1303c>
   49ccc:	blle	64a0f0 <tcgetattr@plt+0x642994>
   49cd0:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
   49cd4:			; <UNDEFINED> instruction: 0xf04f428b
   49cd8:	svclt	0x000830ff
   49cdc:	andsle	r4, fp, r2, lsl #5
   49ce0:	bl	1f1b330 <tcgetattr@plt+0x1f13bd4>
   49ce4:	ble	3ca0f8 <tcgetattr@plt+0x3c299c>
   49ce8:	ldr	r2, [fp, r3, lsl #6]!
   49cec:	movwcs	r2, #512	; 0x200
   49cf0:	strb	r6, [r6, r1, lsr #32]
   49cf4:	stmdbcs	r2!, {r0, r5, fp, sp, lr}
   49cf8:	addsmi	sp, pc, #3
   49cfc:	addsmi	fp, r6, #8, 30
   49d00:	movwcs	sp, #8193	; 0x2001
   49d04:			; <UNDEFINED> instruction: 0xf1b8e7ae
   49d08:	andle	r0, r9, r0, lsl #30
   49d0c:			; <UNDEFINED> instruction: 0xf8c89901
   49d10:			; <UNDEFINED> instruction: 0xf8c41000
   49d14:	ldr	r9, [r4, r0]!
   49d18:	stmdbcs	r2!, {r0, r5, fp, sp, lr}
   49d1c:	strb	sp, [r3, r0, ror #3]!
   49d20:	andls	pc, r0, r4, asr #17
   49d24:			; <UNDEFINED> instruction: 0xf7bde7ad
   49d28:	svclt	0x0000e964
   49d2c:	andeq	r9, r2, ip, lsl r8
   49d30:	andeq	r8, r2, r8, ror pc
   49d34:	andeq	r0, r0, r8, ror r3
   49d38:	andeq	r8, r2, lr, lsl #30
   49d3c:			; <UNDEFINED> instruction: 0xf500b570
   49d40:	strmi	r3, [r4], -r0, lsl #11
   49d44:	andseq	pc, r0, r5, lsl #2
   49d48:			; <UNDEFINED> instruction: 0xf000460e
   49d4c:	strdcs	pc, [r0, -r9]
   49d50:	andeq	pc, r8, r4, lsl #2
   49d54:	vsubl.s8	q9, d0, d8
   49d58:			; <UNDEFINED> instruction: 0xf7bd0201
   49d5c:	stmib	r5, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
   49d60:			; <UNDEFINED> instruction: 0xf7bd6607
   49d64:	movwcs	lr, #2764	; 0xacc
   49d68:	stmib	r4, {r3, r5, r6, r9, sp, lr}^
   49d6c:	cfldrdlt	mvd3, [r0, #-0]
   49d70:	blmi	16dc6dc <tcgetattr@plt+0x16d4f80>
   49d74:	ldrbmi	lr, [r0, sp, lsr #18]!
   49d78:			; <UNDEFINED> instruction: 0xf500447a
   49d7c:	addlt	r3, lr, r0, lsl #13
   49d80:	stcge	8, cr5, [r2, #-844]	; 0xfffffcb4
   49d84:			; <UNDEFINED> instruction: 0x468068f4
   49d88:	movwls	r6, #55323	; 0xd81b
   49d8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   49d90:	movweq	pc, #33032	; 0x8108	; <UNPREDICTABLE>
   49d94:	cmnmi	pc, r4, asr #11	; <UNPREDICTABLE>
   49d98:	mvnscc	r4, r3, lsr #8
   49d9c:	andcs	sl, r1, r9, lsl #20
   49da0:	andls	r9, r5, r6, lsl #4
   49da4:	tstcs	ip, r1, lsl #2
   49da8:	movwcs	r9, #768	; 0x300
   49dac:	movwls	r6, #8299	; 0x206b
   49db0:	stmib	sp, {r0, r1, r3, r5, r7, r8, sp, lr}^
   49db4:	stmib	sp, {r0, r3, r8, r9, ip, sp}^
   49db8:	strbtmi	r3, [fp], -fp, lsl #6
   49dbc:	tstcs	r0, #4, 6	; 0x10000000
   49dc0:			; <UNDEFINED> instruction: 0xf7bc9307
   49dc4:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   49dc8:	addhi	pc, r3, r0
   49dcc:	strmi	r4, [r2], r4, asr #30
   49dd0:	ldrbtmi	r4, [pc], #-1665	; 49dd8 <tcgetattr@plt+0x4267c>
   49dd4:	bvs	c81e0c <tcgetattr@plt+0xc7a6b0>
   49dd8:	strtmi	r2, [r9], -r0, lsl #4
   49ddc:	ldc	7, cr15, [r6], {189}	; 0xbd
   49de0:	strmi	r1, [r4], -r3, asr #24
   49de4:			; <UNDEFINED> instruction: 0xf7bdd118
   49de8:	stmdavs	r3, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
   49dec:	tstle	r9, r4, lsl #22
   49df0:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
   49df4:	strmi	r6, [r4], #-2108	; 0xfffff7c4
   49df8:	b	1187cf4 <tcgetattr@plt+0x1180598>
   49dfc:	addmi	r3, r4, #16777216	; 0x1000000
   49e00:			; <UNDEFINED> instruction: 0xf7bddbe9
   49e04:	andcs	lr, fp, #216, 20	; 0xd8000
   49e08:	ldrbtcc	pc, [pc], #79	; 49e10 <tcgetattr@plt+0x426b4>	; <UNPREDICTABLE>
   49e0c:	ldrbmi	r4, [r0], -r3, lsl #12
   49e10:			; <UNDEFINED> instruction: 0xf7bd601a
   49e14:	and	lr, r8, r2, lsl #17
   49e18:	ldmvs	r3!, {r0, r1, r2, r9, fp, ip, pc}^
   49e1c:	strmi	r2, [r3], #-2571	; 0xfffff5f5
   49e20:	ldmdale	r0, {r0, r1, r4, r5, r6, r7, sp, lr}
   49e24:			; <UNDEFINED> instruction: 0xf7bd4648
   49e28:	bmi	c04010 <tcgetattr@plt+0xbfc8b4>
   49e2c:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   49e30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   49e34:	subsmi	r9, sl, sp, lsl #22
   49e38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   49e3c:	strtmi	sp, [r0], -r7, asr #2
   49e40:	pop	{r1, r2, r3, ip, sp, pc}
   49e44:	stcls	7, cr8, [r6, #-960]	; 0xfffffc40
   49e48:	stccs	6, cr2, [r0, #-0]
   49e4c:	ldmib	r5, {r1, r3, r5, r6, r7, ip, lr, pc}^
   49e50:	bcs	96658 <tcgetattr@plt+0x8eefc>
   49e54:	blcs	33deac <tcgetattr@plt+0x336750>
   49e58:	movwcc	sp, #14820	; 0x39e4
   49e5c:			; <UNDEFINED> instruction: 0xf0239a06
   49e60:	stmdbls	r7, {r0, r1, r8, r9}
   49e64:			; <UNDEFINED> instruction: 0xf105441d
   49e68:	strmi	r0, [sl], #-780	; 0xfffffcf4
   49e6c:	bicsle	r4, r9, #-1610612727	; 0xa0000009
   49e70:	movwcc	r6, #14379	; 0x382b
   49e74:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
   49e78:	addsmi	r4, sl, #721420288	; 0x2b000000
   49e7c:	ldrb	sp, [r1, r5, ror #5]
   49e80:	bcs	a4130 <tcgetattr@plt+0x9c9d4>
   49e84:			; <UNDEFINED> instruction: 0xf1a3d1e7
   49e88:			; <UNDEFINED> instruction: 0xf105020c
   49e8c:	ldmeq	r2, {r2, r3, r8, r9, sl}
   49e90:			; <UNDEFINED> instruction: 0xf105d0e1
   49e94:	stmiavs	r8!, {r3, r9, fp}^
   49e98:	beq	fe104ac8 <tcgetattr@plt+0xfe0fd36c>
   49e9c:	svceq	0x0000f1b9
   49ea0:			; <UNDEFINED> instruction: 0xf8d8d00d
   49ea4:	ldrmi	r3, [sl, #4]!
   49ea8:	andeq	pc, r8, r9, asr #17
   49eac:	movwvs	lr, #2505	; 0x9c9
   49eb0:	andls	pc, r0, r3, asr #17
   49eb4:	andls	pc, r4, r8, asr #17
   49eb8:			; <UNDEFINED> instruction: 0xf857d005
   49ebc:			; <UNDEFINED> instruction: 0xf7bd0f04
   49ec0:	ldrmi	lr, [sl, #3100]!	; 0xc1c
   49ec4:	stmdavs	fp!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   49ec8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   49ecc:			; <UNDEFINED> instruction: 0xf7bde7c3
   49ed0:			; <UNDEFINED> instruction: 0xf04fe890
   49ed4:			; <UNDEFINED> instruction: 0xe7a834ff
   49ed8:	andeq	r8, r2, ip, lsl lr
   49edc:	andeq	r0, r0, r8, ror r3
   49ee0:	strdeq	r0, [r3], -r2
   49ee4:	andeq	r8, r2, r6, ror #26
   49ee8:	svcmi	0x00f0e92d
   49eec:	stmibcc	r0, {r8, sl, ip, sp, lr, pc}
   49ef0:			; <UNDEFINED> instruction: 0xf8d9b083
   49ef4:	svccs	0x000f700c
   49ef8:	andcs	sp, r0, r3, lsl #16
   49efc:	pop	{r0, r1, ip, sp, pc}
   49f00:			; <UNDEFINED> instruction: 0x46808ff0
   49f04:			; <UNDEFINED> instruction: 0xf8584605
   49f08:	strmi	r0, [ip], -r8, lsl #30
   49f0c:	mvnsvc	pc, #70254592	; 0x4300000
   49f10:	ldrdvs	pc, [r4], -r8
   49f14:	ldrdcs	pc, [ip], -r8
   49f18:	ldrdne	pc, [r8], -r8
   49f1c:	stmiahi	r6!, {r1, r2, r5, r6, sp, lr}
   49f20:			; <UNDEFINED> instruction: 0xf1a660e2
   49f24:	eorvs	r0, r0, r0, lsl sl
   49f28:	blx	8221b4 <tcgetattr@plt+0x81aa58>
   49f2c:	addsmi	pc, sl, #-1610612728	; 0xa0000008
   49f30:	adcsmi	sp, lr, #4653056	; 0x470000
   49f34:			; <UNDEFINED> instruction: 0xf105d8e1
   49f38:			; <UNDEFINED> instruction: 0xf8c90118
   49f3c:			; <UNDEFINED> instruction: 0xf1ba1008
   49f40:	teqle	r1, r0, lsl #30
   49f44:	andsge	pc, r4, r4, asr #17
   49f48:	ldrbeq	r8, [fp, r3, ror #17]
   49f4c:			; <UNDEFINED> instruction: 0xf04fbf5c
   49f50:	strdvs	r3, [r3, -pc]!
   49f54:	stmdavs	r8!, {r0, r1, r2, r3, r8, sl, ip, lr, pc}
   49f58:	eorsle	r2, sl, r0, lsl #16
   49f5c:	ldmib	r0, {r0, r1, fp, sp, lr}^
   49f60:	cmnlt	r3, #1024	; 0x400
   49f64:	stmdavs	r2, {r1, r3, r4, r6, sp, lr}^
   49f68:			; <UNDEFINED> instruction: 0xf7bc6013
   49f6c:			; <UNDEFINED> instruction: 0xf8d9efd6
   49f70:			; <UNDEFINED> instruction: 0xf8c41008
   49f74:	stmdbvs	r0!, {r4, ip, sp, pc}^
   49f78:			; <UNDEFINED> instruction: 0xf7bc4652
   49f7c:	stmiahi	r1!, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   49f80:	svclt	0x002442b9
   49f84:			; <UNDEFINED> instruction: 0xf8c92300
   49f88:	movwle	r3, #12300	; 0x300c
   49f8c:	andlt	r4, r3, r0, lsr r6
   49f90:	svchi	0x00f0e8bd
   49f94:			; <UNDEFINED> instruction: 0x46401a7f
   49f98:	ldrtmi	r4, [sl], -r1, asr #8
   49f9c:	svc	0x009af7bc
   49fa0:			; <UNDEFINED> instruction: 0xf8c94630
   49fa4:	ldrb	r7, [r2, ip]!
   49fa8:	tstls	r1, r0, asr r6
   49fac:	ldmdb	r8!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}
   49fb0:	cmnvs	r0, r1, lsl #18
   49fb4:	bicle	r2, r7, r0, lsl #16
   49fb8:	rscscc	pc, pc, pc, asr #32
   49fbc:	mlsvs	sl, lr, r7, lr
   49fc0:			; <UNDEFINED> instruction: 0xf7bde7d1
   49fc4:	eorcs	lr, r2, #248, 18	; 0x3e0000
   49fc8:			; <UNDEFINED> instruction: 0xf04f4603
   49fcc:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   49fd0:			; <UNDEFINED> instruction: 0xf04fe794
   49fd4:			; <UNDEFINED> instruction: 0xe7ca3bff
   49fd8:	addlt	fp, r6, r0, lsl r5
   49fdc:	ldrd	pc, [ip], pc	; <UNPREDICTABLE>
   49fe0:	strhtmi	pc, [r0], -sp	; <UNPREDICTABLE>
   49fe4:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
   49fe8:	ldrcc	r4, [r0], #-1278	; 0xfffffb02
   49fec:			; <UNDEFINED> instruction: 0xf85eb2a4
   49ff0:			; <UNDEFINED> instruction: 0xf5b4c00c
   49ff4:			; <UNDEFINED> instruction: 0xf8dc4f80
   49ff8:			; <UNDEFINED> instruction: 0xf8cdc000
   49ffc:			; <UNDEFINED> instruction: 0xf04fc014
   4a000:	stmdale	r5!, {sl, fp}
   4a004:	tstcs	r0, r1, lsl #2
   4a008:	movwcs	lr, #14797	; 0x39cd
   4a00c:	andne	pc, sl, sp, lsr #17
   4a010:	strtmi	fp, [r0], -fp, asr #3
   4a014:	orrmi	pc, r0, pc, asr #8
   4a018:			; <UNDEFINED> instruction: 0xf934f000
   4a01c:			; <UNDEFINED> instruction: 0xb1284604
   4a020:	andscs	sl, r0, #16384	; 0x4000
   4a024:			; <UNDEFINED> instruction: 0xf93cf000
   4a028:	andsle	r3, r7, r1
   4a02c:	blmi	45c878 <tcgetattr@plt+0x45511c>
   4a030:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4a034:	blls	1a40a4 <tcgetattr@plt+0x19c948>
   4a038:			; <UNDEFINED> instruction: 0xf04f405a
   4a03c:	tstle	r2, r0, lsl #6
   4a040:	andlt	r4, r6, r0, lsr #12
   4a044:			; <UNDEFINED> instruction: 0xf500bd10
   4a048:	bvs	1116250 <tcgetattr@plt+0x110eaf4>
   4a04c:	strb	r9, [r0, r4, lsl #6]!
   4a050:	ldmib	r0!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}
   4a054:			; <UNDEFINED> instruction: 0x23222400
   4a058:	strb	r6, [r7, r3]!
   4a05c:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   4a060:			; <UNDEFINED> instruction: 0xf96af000
   4a064:			; <UNDEFINED> instruction: 0xf7bce7e2
   4a068:	svclt	0x0000efc4
   4a06c:	andeq	r8, r2, ip, lsr #23
   4a070:	andeq	r0, r0, r8, ror r3
   4a074:	andeq	r8, r2, r4, ror #22
   4a078:			; <UNDEFINED> instruction: 0x4614b570
   4a07c:			; <UNDEFINED> instruction: 0x4625b912
   4a080:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   4a084:			; <UNDEFINED> instruction: 0xf0004606
   4a088:	mcrrne	9, 0, pc, r3, cr11	; <UNPREDICTABLE>
   4a08c:	mvnsle	r4, r5, lsl #12
   4a090:			; <UNDEFINED> instruction: 0xf0004630
   4a094:	ubfx	pc, r1, #18, #20
   4a098:			; <UNDEFINED> instruction: 0xf500688a
   4a09c:	ldrlt	r3, [r0], #-128	; 0xffffff80
   4a0a0:	ldmhi	r3, {r4, ip, sp}^
   4a0a4:			; <UNDEFINED> instruction: 0xf02369cc
   4a0a8:	strcc	r0, [r1], #-769	; 0xfffffcff
   4a0ac:	blmi	188228 <tcgetattr@plt+0x180acc>
   4a0b0:	smullshi	fp, r3, fp, r2
   4a0b4:			; <UNDEFINED> instruction: 0xf043bf1c
   4a0b8:	sbcshi	r0, r3, r1, lsl #6
   4a0bc:	addshi	r6, r3, fp, asr #18
   4a0c0:	stmdblt	ip!, {ip, sp, lr, pc}
   4a0c4:	addlt	fp, r2, r0, ror r5
   4a0c8:			; <UNDEFINED> instruction: 0xf8bd4605
   4a0cc:	strls	r6, [r0], -r0, lsr #32
   4a0d0:			; <UNDEFINED> instruction: 0xff82f7ff
   4a0d4:	stmdbls	r7, {r3, r4, r5, r6, r8, ip, sp, pc}
   4a0d8:			; <UNDEFINED> instruction: 0x46044632
   4a0dc:			; <UNDEFINED> instruction: 0xffccf7ff
   4a0e0:	andle	r3, r8, r1
   4a0e4:	strtmi	r9, [r8], -r6, lsl #22
   4a0e8:	mvnvs	r4, r1, lsr #12
   4a0ec:			; <UNDEFINED> instruction: 0xffd4f7ff
   4a0f0:	andlt	r2, r2, r1
   4a0f4:			; <UNDEFINED> instruction: 0xf04fbd70
   4a0f8:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
   4a0fc:	svclt	0x0000bd70
   4a100:	mvnsmi	lr, #737280	; 0xb4000
   4a104:	strmi	fp, [r0], r3, lsl #1
   4a108:	stcls	15, cr9, [fp, #-48]	; 0xffffffd0
   4a10c:	stcle	15, cr2, [r9, #-0]
   4a110:	bl	19bb7c <tcgetattr@plt+0x194420>
   4a114:	strmi	r0, [ip], r7, asr #7
   4a118:			; <UNDEFINED> instruction: 0x462c4696
   4a11c:	stmdavs	r0!, {r9, sl, sp}^
   4a120:	addsmi	r3, ip, #8, 8	; 0x8000000
   4a124:	mvnsle	r4, r6, lsl #8
   4a128:			; <UNDEFINED> instruction: 0x464bb2b6
   4a12c:	ldrbtmi	r9, [r2], -r0, lsl #12
   4a130:	strbmi	r4, [r0], -r1, ror #12
   4a134:			; <UNDEFINED> instruction: 0xff50f7ff
   4a138:	strcs	r1, [r0, #-3372]	; 0xfffff2d4
   4a13c:	ldmdblt	r0, {r1, r2, r9, sl, lr}
   4a140:	adcmi	lr, pc, #11
   4a144:	stmdahi	r2!, {r0, r2, r4, ip, lr, pc}
   4a148:			; <UNDEFINED> instruction: 0xf8544630
   4a14c:	strcc	r1, [r1, #-3076]	; 0xfffff3fc
   4a150:			; <UNDEFINED> instruction: 0xff92f7ff
   4a154:	andcc	r3, r1, r8, lsl #8
   4a158:			; <UNDEFINED> instruction: 0xf04fd1f3
   4a15c:	strdlt	r3, [r3], -pc	; <UNPREDICTABLE>
   4a160:	mvnshi	lr, #12386304	; 0xbd0000
   4a164:	strls	r2, [r0], #-1024	; 0xfffffc00
   4a168:			; <UNDEFINED> instruction: 0xff36f7ff
   4a16c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   4a170:	blls	2fe544 <tcgetattr@plt+0x2f6de8>
   4a174:	ldrtmi	r4, [r1], -r0, asr #12
   4a178:			; <UNDEFINED> instruction: 0xf7ff61f3
   4a17c:	andcs	pc, r1, sp, lsl #31
   4a180:	pop	{r0, r1, ip, sp, pc}
   4a184:	svclt	0x000083f0
   4a188:	stmdbvs	r0, {r0, r7, fp, pc}^
   4a18c:			; <UNDEFINED> instruction: 0xf7ff3910
   4a190:	svclt	0x0000bbc7
   4a194:			; <UNDEFINED> instruction: 0xf500b538
   4a198:	strtmi	r3, [ip], -r0, lsl #11
   4a19c:	ldrcc	r3, [r0], #-1304	; 0xfffffae8
   4a1a0:			; <UNDEFINED> instruction: 0xf000e003
   4a1a4:	stmdacs	r0, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
   4a1a8:	stmdavs	fp!, {r0, r2, r8, sl, fp, ip, lr, pc}
   4a1ac:	blcs	5ba34 <tcgetattr@plt+0x542d8>
   4a1b0:			; <UNDEFINED> instruction: 0x4618d1f7
   4a1b4:			; <UNDEFINED> instruction: 0xf04fbd38
   4a1b8:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   4a1bc:			; <UNDEFINED> instruction: 0x4605b538
   4a1c0:	addcc	pc, r0, r0, lsl #10
   4a1c4:			; <UNDEFINED> instruction: 0xf0003010
   4a1c8:	stmdavs	r8!, {r0, r1, r5, r6, r8, fp, ip, sp, lr, pc}
   4a1cc:	ands	fp, r2, r0, ror #18
   4a1d0:	stmdavs	r2, {r1, r3, r4, r6, sp, lr}^
   4a1d4:			; <UNDEFINED> instruction: 0xf7bc6013
   4a1d8:	strtmi	lr, [r0], -r0, lsr #29
   4a1dc:	andle	r3, sl, r1, lsl #8
   4a1e0:	b	fe3080dc <tcgetattr@plt+0xfe300980>
   4a1e4:	teqlt	r0, r8, lsr #16
   4a1e8:	ldmib	r0, {r0, r1, fp, sp, lr}^
   4a1ec:	blcs	531f8 <tcgetattr@plt+0x4ba9c>
   4a1f0:	rsbvs	sp, sl, lr, ror #3
   4a1f4:	ldclt	7, cr14, [r8, #-948]!	; 0xfffffc4c
   4a1f8:	ldmib	r0, {r3, r4, r5, r8, sl, ip, sp, pc}^
   4a1fc:	strmi	r3, [sl], #-516	; 0xfffffdfc
   4a200:	stmdale	lr, {r1, r3, r4, r7, r9, lr}
   4a204:	strmi	r2, [r4], -r1, lsl #6
   4a208:	ldmib	r0, {r0, r2, r3, r9, sl, lr}^
   4a20c:			; <UNDEFINED> instruction: 0xf7ff0102
   4a210:			; <UNDEFINED> instruction: 0x4603fbdd
   4a214:	stmdbvs	r1!, {r3, r5, r6, r8, ip, sp, pc}^
   4a218:	adcvs	r2, r3, r0
   4a21c:	rscvs	r4, r1, r9, lsr #8
   4a220:			; <UNDEFINED> instruction: 0xf7bdbd38
   4a224:	eorcs	lr, r2, #200, 16	; 0xc80000
   4a228:			; <UNDEFINED> instruction: 0xf04f4603
   4a22c:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   4a230:			; <UNDEFINED> instruction: 0xf04fbd38
   4a234:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   4a238:			; <UNDEFINED> instruction: 0x4604b510
   4a23c:	ldrdeq	lr, [r2, -r0]
   4a240:	blx	1c08246 <tcgetattr@plt+0x1c00aea>
   4a244:	pop	{r5, r9, sl, lr}
   4a248:			; <UNDEFINED> instruction: 0xf7bc4010
   4a24c:	svclt	0x0000be63
   4a250:			; <UNDEFINED> instruction: 0x2120b538
   4a254:	andcs	r4, r1, r5, lsl #12
   4a258:	stc	7, cr15, [r6, #752]!	; 0x2f0
   4a25c:	cmplt	r0, r4, lsl #12
   4a260:			; <UNDEFINED> instruction: 0xf7bc4628
   4a264:			; <UNDEFINED> instruction: 0x4603efde
   4a268:	teqlt	r0, r0, lsr #1
   4a26c:	mvnscc	pc, #79	; 0x4f
   4a270:	rscvs	r6, r5, r5, lsr #2
   4a274:	strtmi	r6, [r0], -r3, ror #3
   4a278:			; <UNDEFINED> instruction: 0x4620bd38
   4a27c:			; <UNDEFINED> instruction: 0xf7bc461c
   4a280:	ldrb	lr, [r8, ip, asr #28]!
   4a284:	movwle	r4, #37505	; 0x9281
   4a288:			; <UNDEFINED> instruction: 0x460cb510
   4a28c:			; <UNDEFINED> instruction: 0xffe0f7ff
   4a290:	tstlt	r4, r0, lsl r1
   4a294:	ldflts	f6, [r0, #-16]
   4a298:	ldclt	0, cr2, [r0, #-0]
   4a29c:	ldrbmi	r2, [r0, -r0]!
   4a2a0:	ldrblt	r6, [r0, #-2371]!	; 0xfffff6bd
   4a2a4:	stmiavs	r2, {r0, r2, r4, r9, sl, lr}^
   4a2a8:	ldmdbne	r9, {r1, r2, r3, r9, sl, lr}^
   4a2ac:	addsmi	r4, r1, #4, 12	; 0x400000
   4a2b0:	strtmi	sp, [r9], -r5, lsl #18
   4a2b4:			; <UNDEFINED> instruction: 0xffa0f7ff
   4a2b8:	andle	r1, sl, r3, asr #24
   4a2bc:	stmiavs	r0!, {r0, r1, r5, r6, r8, fp, sp, lr}
   4a2c0:	ldrtmi	r4, [r1], -sl, lsr #12
   4a2c4:			; <UNDEFINED> instruction: 0xf7bc4418
   4a2c8:	stmdbvs	r2!, {r1, r2, r6, r9, sl, fp, sp, lr, pc}^
   4a2cc:	strtmi	r2, [sl], #-0
   4a2d0:	ldflte	f6, [r0, #-392]!	; 0xfffffe78
   4a2d4:	ldrblt	r6, [r0, #-2371]!	; 0xfffff6bd
   4a2d8:	stmiavs	r6, {r1, r3, r4, r6, fp, ip}^
   4a2dc:	adcsmi	r4, r2, #4, 12	; 0x400000
   4a2e0:	stmiavs	r0!, {r0, r1, fp, ip, lr, pc}
   4a2e4:	ldrmi	r6, [r8], #-354	; 0xfffffe9e
   4a2e8:			; <UNDEFINED> instruction: 0x460dbd70
   4a2ec:			; <UNDEFINED> instruction: 0xff84f7ff
   4a2f0:	andle	r3, r2, r1
   4a2f4:	stmiane	sl!, {r0, r1, r5, r6, r8, fp, sp, lr}^
   4a2f8:	strdcs	lr, [r0], -r3
   4a2fc:	svclt	0x0000bd70
   4a300:	strmi	r6, [sl], #-2371	; 0xfffff6bd
   4a304:	svclt	0x009a429a
   4a308:	stmdane	r0, {r7, fp, sp, lr}^
   4a30c:	ldrbmi	r2, [r0, -r0]!
   4a310:	ldrbmi	r6, [r0, -r0, asr #18]!
   4a314:	ldrdcs	lr, [r4], -r0
   4a318:			; <UNDEFINED> instruction: 0x47701a10
   4a31c:	stmvs	r3, {r1, r6, fp, sp, lr}
   4a320:	movwcc	fp, #5136	; 0x1410
   4a324:	subvs	r2, sl, r0, lsl #8
   4a328:	andsvs	r6, r1, ip
   4a32c:	blmi	1884a8 <tcgetattr@plt+0x180d4c>
   4a330:	movwne	lr, #6592	; 0x19c0
   4a334:	svclt	0x00004770
   4a338:	ldrb	fp, [sp, -r0, lsl #2]!
   4a33c:	svclt	0x00004770
   4a340:			; <UNDEFINED> instruction: 0xf04f2300
   4a344:	strdvs	r3, [r0], #-47	; 0xffffffd1
   4a348:	andcc	lr, r2, #192, 18	; 0x300000
   4a34c:	ldrbmi	r6, [r0, -r3]!
   4a350:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   4a354:	svclt	0x00182900
   4a358:	andle	r2, r7, r0, lsl #24
   4a35c:	strmi	r4, [sp], -r7, lsl #12
   4a360:	movwne	lr, #22996	; 0x59d4
   4a364:	addmi	r1, sl, #1474560	; 0x168000
   4a368:			; <UNDEFINED> instruction: 0x61a2d201
   4a36c:	stmdavs	r6!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   4a370:	ldrmi	r1, [sp], #-2651	; 0xfffff5a5
   4a374:	orrlt	r6, lr, r3, ror #16
   4a378:	rsbsvs	r6, r3, r0, ror #19
   4a37c:	mcrrne	8, 6, r6, r2, cr3
   4a380:	tstle	r1, lr, lsl r0
   4a384:			; <UNDEFINED> instruction: 0x462068bb
   4a388:	blcc	9bc60 <tcgetattr@plt+0x94504>
   4a38c:			; <UNDEFINED> instruction: 0xf7ff60bb
   4a390:	mcrcs	15, 0, pc, cr0, cr3, {2}	; <UNPREDICTABLE>
   4a394:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
   4a398:	ldfltp	f5, [r8, #904]!	; 0x388
   4a39c:	stmdavs	r3!, {r0, r1, r3, r4, r5, r6, sp, lr}^
   4a3a0:	andsvs	r6, lr, r0, ror #19
   4a3a4:	andle	r1, r2, r3, asr #24
   4a3a8:	stmib	r6!, {r0, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}
   4a3ac:	ldmvs	fp!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   4a3b0:	blcc	9bc38 <tcgetattr@plt+0x944dc>
   4a3b4:	pop	{r0, r1, r3, r4, r5, r7, sp, lr}
   4a3b8:			; <UNDEFINED> instruction: 0xe73d40f8
   4a3bc:			; <UNDEFINED> instruction: 0xf5adb5f0
   4a3c0:	svcmi	0x00305d00
   4a3c4:	ldcmi	0, cr11, [r0], #-524	; 0xfffffdf4
   4a3c8:	ldrbtmi	sl, [pc], #-3329	; 4a3d0 <tcgetattr@plt+0x42c74>
   4a3cc:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   4a3d0:	strmi	r3, [r6], -r4, lsl #6
   4a3d4:	vst2.8	{d21,d23}, [pc :256], ip
   4a3d8:	strtmi	r5, [r8], -r0, lsl #4
   4a3dc:	stmdavs	r4!, {r8, sp}
   4a3e0:			; <UNDEFINED> instruction: 0xf04f601c
   4a3e4:			; <UNDEFINED> instruction: 0xf7bd0400
   4a3e8:	ldmdavs	r3!, {r3, r4, fp, sp, lr, pc}
   4a3ec:	bicslt	r4, fp, ip, lsl r6
   4a3f0:	vhsub.s8	d18, d0, d1
   4a3f4:	and	r4, r2, r1, lsl #24
   4a3f8:	strbmi	r3, [r2, #-513]!	; 0xfffffdff
   4a3fc:	ldmibvs	pc, {r0, r2, r3, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
   4a400:	sbceq	lr, r2, r5, lsl #22
   4a404:	ldmdbvs	r9, {r2, r3, r4, r7, fp, sp, lr}^
   4a408:			; <UNDEFINED> instruction: 0xf840443c
   4a40c:	ldmdavs	fp, {r3, sl, fp, lr}
   4a410:			; <UNDEFINED> instruction: 0xf8401bc9
   4a414:	blcs	5142c <tcgetattr@plt+0x49cd0>
   4a418:	ldrmi	sp, [r4], -lr, ror #3
   4a41c:			; <UNDEFINED> instruction: 0xf7bce004
   4a420:	stmdavs	r3, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   4a424:			; <UNDEFINED> instruction: 0xd1232b04
   4a428:			; <UNDEFINED> instruction: 0x462268f0
   4a42c:			; <UNDEFINED> instruction: 0xf7bd4629
   4a430:	mcrrne	8, 4, lr, r3, cr2
   4a434:	rscsle	r4, r2, r7, lsl #12
   4a438:			; <UNDEFINED> instruction: 0xf7bcb9a0
   4a43c:			; <UNDEFINED> instruction: 0x6007efbc
   4a440:			; <UNDEFINED> instruction: 0xf50d4912
   4a444:	bmi	45f04c <tcgetattr@plt+0x4578f0>
   4a448:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   4a44c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   4a450:	subsmi	r6, r1, sl, lsl r8
   4a454:	andeq	pc, r0, #79	; 0x4f
   4a458:			; <UNDEFINED> instruction: 0x4638d112
   4a45c:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   4a460:	ldcllt	0, cr11, [r0, #12]!
   4a464:	ldrtmi	r4, [r0], -r1, lsl #12
   4a468:			; <UNDEFINED> instruction: 0xff72f7ff
   4a46c:	strb	r2, [r7, r1, lsl #14]!
   4a470:	svclt	0x00042b69
   4a474:	andvs	r2, r3, fp, lsl #6
   4a478:	vst1.64	{d30}, [pc :128], r2
   4a47c:	ldrb	r6, [r3, r0, lsl #9]
   4a480:	ldc	7, cr15, [r6, #752]!	; 0x2f0
   4a484:	andeq	r8, r2, sl, asr #15
   4a488:	andeq	r0, r0, r8, ror r3
   4a48c:	andeq	r8, r2, sl, asr #14
   4a490:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   4a494:			; <UNDEFINED> instruction: 0x4605b1bc
   4a498:	subsvs	lr, sl, pc
   4a49c:	stmibvs	r0!, {r1, r5, r6, fp, sp, lr}^
   4a4a0:	mcrrne	0, 1, r6, r3, cr3
   4a4a4:			; <UNDEFINED> instruction: 0xf7bdd001
   4a4a8:	stmiavs	fp!, {r3, r5, r8, fp, sp, lr, pc}
   4a4ac:	blcc	9bd34 <tcgetattr@plt+0x945d8>
   4a4b0:			; <UNDEFINED> instruction: 0xf7ff60ab
   4a4b4:	stmdavs	ip!, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   4a4b8:	ldmib	r4, {r2, r3, r5, r8, ip, sp, pc}^
   4a4bc:	blcs	56cc4 <tcgetattr@plt+0x4f568>
   4a4c0:	rsbvs	sp, sl, fp, ror #3
   4a4c4:	ldclt	7, cr14, [r8, #-936]!	; 0xfffffc58
   4a4c8:	mvnsmi	lr, #737280	; 0xb4000
   4a4cc:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   4a4d0:	addlt	r4, sp, lr, asr #26
   4a4d4:			; <UNDEFINED> instruction: 0xf10d4c4e
   4a4d8:	ldrbtmi	r0, [sp], #-2096	; 0xfffff7d0
   4a4dc:	streq	pc, [r4], -r8, lsr #3
   4a4e0:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   4a4e4:	stmdbpl	ip!, {r0, r1, r2, r9, sl, lr}
   4a4e8:	vst4.8	{d18,d20,d22,d24}, [pc], r0
   4a4ec:	ldrtmi	r5, [r0], -r0, lsl #4
   4a4f0:	stmdavs	r4!, {r2, r3, r5, r8, r9, ip, sp}
   4a4f4:			; <UNDEFINED> instruction: 0xf04f601c
   4a4f8:			; <UNDEFINED> instruction: 0xf7bc0400
   4a4fc:	ldmdavs	ip!, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   4a500:	ldmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
   4a504:	ldreq	pc, [r0, #-424]!	; 0xfffffe58
   4a508:			; <UNDEFINED> instruction: 0xf8482300
   4a50c:			; <UNDEFINED> instruction: 0xf8483c30
   4a510:			; <UNDEFINED> instruction: 0x46213c14
   4a514:	movwcc	lr, #6597	; 0x19c5
   4a518:	movwcc	lr, #14789	; 0x39c5
   4a51c:	movwcc	lr, #22981	; 0x59c5
   4a520:	movwcc	lr, #6601	; 0x19c9
   4a524:	andcc	pc, ip, r9, asr #17
   4a528:	subsle	r2, r7, r0, lsl #24
   4a52c:	vrhadd.s8	d18, d0, d1
   4a530:	and	r4, r5, r1, lsl #28
   4a534:	stccs	8, cr6, [r0], {36}	; 0x24
   4a538:	qaddcc	sp, r0, r1
   4a53c:	subsle	r4, r1, r1, ror r5
   4a540:			; <UNDEFINED> instruction: 0xc018f8d4
   4a544:	sbceq	lr, r1, r6, lsl #22
   4a548:	stmiavs	r3!, {r1, r5, r6, r8, fp, sp, lr}
   4a54c:	andeq	lr, ip, #165888	; 0x28800
   4a550:	stccs	8, cr15, [r4], {64}	; 0x40
   4a554:	strbtmi	r6, [r3], #-2530	; 0xfffff61e
   4a558:	stccc	8, cr15, [r8], {64}	; 0x40
   4a55c:	rscle	r1, r9, r0, asr ip
   4a560:	smlabtvs	r2, r5, r9, lr
   4a564:	movwcs	r2, #4368	; 0x1110
   4a568:	andsls	pc, r0, r5, asr #17
   4a56c:	andcs	pc, ip, r9, asr #17
   4a570:			; <UNDEFINED> instruction: 0xf8486169
   4a574:	stmib	r9, {r2, r4, sl, fp, ip}^
   4a578:	and	r3, r4, r1, lsl #6
   4a57c:	svc	0x001af7bc
   4a580:	blcs	164594 <tcgetattr@plt+0x15ce38>
   4a584:	strtmi	sp, [r9], -r5, lsr #2
   4a588:	andcs	r6, r0, #248, 16	; 0xf80000
   4a58c:	stc	7, cr15, [ip, #-752]	; 0xfffffd10
   4a590:	strmi	r1, [r6], -r1, asr #24
   4a594:	stmdacs	r0, {r1, r4, r5, r6, r7, ip, lr, pc}
   4a598:	tstlt	r4, r2, lsr r0
   4a59c:	mcrrne	9, 14, r6, r2, cr0	; <UNPREDICTABLE>
   4a5a0:	ldrtmi	sp, [r1], -r8, lsr #2
   4a5a4:			; <UNDEFINED> instruction: 0xf7ff4638
   4a5a8:			; <UNDEFINED> instruction: 0x2601fed3
   4a5ac:			; <UNDEFINED> instruction: 0xf50d4919
   4a5b0:	bmi	61f1b8 <tcgetattr@plt+0x617a5c>
   4a5b4:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
   4a5b8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   4a5bc:	subsmi	r6, r1, sl, lsl r8
   4a5c0:	andeq	pc, r0, #79	; 0x4f
   4a5c4:	ldrtmi	sp, [r0], -r0, lsr #2
   4a5c8:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
   4a5cc:	pop	{r0, r2, r3, ip, sp, pc}
   4a5d0:	blcs	1aab598 <tcgetattr@plt+0x1aa3e3c>
   4a5d4:	movwcs	fp, #48900	; 0xbf04
   4a5d8:	strb	r6, [r7, r3]!
   4a5dc:	adcvs	r2, lr, r0, lsl #8
   4a5e0:	ldrb	r6, [r0, r9, ror #1]
   4a5e4:	vst2.<illegal width 64>	{d22,d24}, [pc :128], r2
   4a5e8:	rscvs	r6, fp, r0, lsl #7
   4a5ec:	adcvs	r1, lr, r3, asr ip
   4a5f0:	ldr	sp, [r7, r9, asr #1]!
   4a5f4:	stm	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}
   4a5f8:	mvnscc	pc, #79	; 0x4f
   4a5fc:	ldrb	r6, [r0, r3, ror #3]
   4a600:	mrc	7, 6, APSR_nzcv, cr8, cr12, {5}
   4a604:	ldrb	r6, [r1, r6]
   4a608:	ldcl	7, cr15, [r2], #752	; 0x2f0
   4a60c:			; <UNDEFINED> instruction: 0x000286ba
   4a610:	andeq	r0, r0, r8, ror r3
   4a614:	ldrdeq	r8, [r2], -lr
   4a618:	ldrblt	r2, [r8, #2396]!	; 0x95c
   4a61c:	strmi	r4, [ip], -r6, lsl #12
   4a620:			; <UNDEFINED> instruction: 0x461f4615
   4a624:	rschi	pc, r6, r0
   4a628:	ldrtle	r0, [r4], #-1361	; 0xfffffaaf
   4a62c:	vfma.f32	q9, q8, <illegal reg q15.5>
   4a630:			; <UNDEFINED> instruction: 0xf1a480cf
   4a634:			; <UNDEFINED> instruction: 0xf0850320
   4a638:	blx	fed0ae50 <tcgetattr@plt+0xfed036f4>
   4a63c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   4a640:	orrseq	lr, r2, #77824	; 0x13000
   4a644:	rschi	pc, r5, r0, asr #32
   4a648:	movweq	pc, #37284	; 0x91a4	; <UNPREDICTABLE>
   4a64c:	andeq	pc, r8, #133	; 0x85
   4a650:			; <UNDEFINED> instruction: 0xf383fab3
   4a654:	b	50cbc8 <tcgetattr@plt+0x50546c>
   4a658:			; <UNDEFINED> instruction: 0xf04003d2
   4a65c:			; <UNDEFINED> instruction: 0xf1a480da
   4a660:			; <UNDEFINED> instruction: 0xf085030a
   4a664:	blx	fed0aeac <tcgetattr@plt+0xfed03750>
   4a668:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   4a66c:	tstne	r2, #77824	; 0x13000
   4a670:	sbchi	pc, pc, r0, asr #32
   4a674:	strle	r0, [lr, #-1707]	; 0xfffff955
   4a678:	stccs	15, cr1, [sp], {227}	; 0xe3
   4a67c:	blcs	ba2e4 <tcgetattr@plt+0xb2b88>
   4a680:	sbchi	pc, r0, r0, asr #4
   4a684:	mcr	7, 1, pc, cr14, cr12, {5}	; <UNPREDICTABLE>
   4a688:	stmdavs	r3, {r1, r5, r6, r7, r9, ip, sp, pc}
   4a68c:	andscc	pc, r2, r3, lsr r9	; <UNPREDICTABLE>
   4a690:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   4a694:			; <UNDEFINED> instruction: 0x07a880b7
   4a698:			; <UNDEFINED> instruction: 0xf004d43f
   4a69c:	svccs	0x0020077f
   4a6a0:	addhi	pc, r4, r0
   4a6a4:			; <UNDEFINED> instruction: 0xf10007e9
   4a6a8:	strbeq	r8, [fp, #129]!	; 0x81
   4a6ac:			; <UNDEFINED> instruction: 0xf1a4d513
   4a6b0:			; <UNDEFINED> instruction: 0xf1a40323
   4a6b4:	blx	feccb028 <tcgetattr@plt+0xfecc38cc>
   4a6b8:	blcs	7870c8 <tcgetattr@plt+0x77f96c>
   4a6bc:	subsne	lr, r2, #323584	; 0x4f000
   4a6c0:	orrcs	sp, r1, r7, lsl #16
   4a6c4:	smlabteq	r0, r1, r2, pc	; <UNPREDICTABLE>
   4a6c8:	vpmax.u8	d15, d3, d17
   4a6cc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   4a6d0:	bcs	5b340 <tcgetattr@plt+0x53be4>
   4a6d4:	strbteq	sp, [sp], -sl, ror #2
   4a6d8:	cmpcs	ip, #92, 30	; 0x170
   4a6dc:	blcc	c86fc <tcgetattr@plt+0xc0fa0>
   4a6e0:	svclt	0x00530620
   4a6e4:	movtcs	fp, #53989	; 0xd2e5
   4a6e8:	blcc	c8708 <tcgetattr@plt+0xc0fac>
   4a6ec:	svclt	0x00484627
   4a6f0:			; <UNDEFINED> instruction: 0xf7bc463d
   4a6f4:	rscslt	lr, fp, #248, 26	; 0x3e00
   4a6f8:	ldcne	8, cr6, [r0], #8
   4a6fc:	andscs	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
   4a700:			; <UNDEFINED> instruction: 0xf1400791
   4a704:	svccs	0x007f8095
   4a708:	subseq	pc, lr, #79	; 0x4f
   4a70c:	movtcc	fp, #3864	; 0xf18
   4a710:	svclt	0x00087032
   4a714:	rsbsvc	r2, r3, pc, lsr r3
   4a718:	stccs	0, cr14, [r0], #-348	; 0xfffffea4
   4a71c:	movwge	sp, #10429	; 0x28bd
   4a720:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   4a724:			; <UNDEFINED> instruction: 0x47184413
   4a728:	andeq	r0, r0, r1, lsl #3
   4a72c:			; <UNDEFINED> instruction: 0xffffff73
   4a730:			; <UNDEFINED> instruction: 0xffffff73
   4a734:			; <UNDEFINED> instruction: 0xffffff73
   4a738:			; <UNDEFINED> instruction: 0xffffff73
   4a73c:			; <UNDEFINED> instruction: 0xffffff73
   4a740:			; <UNDEFINED> instruction: 0xffffff73
   4a744:	andeq	r0, r0, r3, ror r1
   4a748:	andeq	r0, r0, r5, ror #2
   4a74c:	andeq	r0, r0, r7, asr r1
   4a750:	andeq	r0, r0, r9, asr #2
   4a754:	andeq	r0, r0, fp, lsr r1
   4a758:	andeq	r0, r0, sp, lsr #2
   4a75c:	andeq	r0, r0, pc, lsl r1
   4a760:			; <UNDEFINED> instruction: 0xffffff73
   4a764:			; <UNDEFINED> instruction: 0xffffff73
   4a768:			; <UNDEFINED> instruction: 0xffffff73
   4a76c:			; <UNDEFINED> instruction: 0xffffff73
   4a770:			; <UNDEFINED> instruction: 0xffffff73
   4a774:			; <UNDEFINED> instruction: 0xffffff73
   4a778:			; <UNDEFINED> instruction: 0xffffff73
   4a77c:			; <UNDEFINED> instruction: 0xffffff73
   4a780:			; <UNDEFINED> instruction: 0xffffff73
   4a784:			; <UNDEFINED> instruction: 0xffffff73
   4a788:			; <UNDEFINED> instruction: 0xffffff73
   4a78c:			; <UNDEFINED> instruction: 0xffffff73
   4a790:			; <UNDEFINED> instruction: 0xffffff73
   4a794:			; <UNDEFINED> instruction: 0xffffff73
   4a798:			; <UNDEFINED> instruction: 0xffffff73
   4a79c:			; <UNDEFINED> instruction: 0xffffff73
   4a7a0:			; <UNDEFINED> instruction: 0xffffff73
   4a7a4:			; <UNDEFINED> instruction: 0xffffff73
   4a7a8:	andeq	r0, r0, r1, lsl r1
   4a7ac:	vmvn.i32	d17, #12648447	; 0x00c0ffff
   4a7b0:	vsubl.u8	<illegal reg q8.5>, d20, d1
   4a7b4:			; <UNDEFINED> instruction: 0xf00403c2
   4a7b8:	teqcc	r0, #117440512	; 0x7000000
   4a7bc:	ldrtcc	r3, [r0], #-560	; 0xfffffdd0
   4a7c0:	ldrhtvc	r7, [r2], #-3
   4a7c4:	rscsvc	r2, r4, ip, asr r3
   4a7c8:	movwcs	r7, #51	; 0x33
   4a7cc:	ldcllt	0, cr7, [r8, #12]!
   4a7d0:			; <UNDEFINED> instruction: 0xf53f0622
   4a7d4:			; <UNDEFINED> instruction: 0xf1b4af2e
   4a7d8:			; <UNDEFINED> instruction: 0xf1a4035b
   4a7dc:	svclt	0x00180223
   4a7e0:	bcs	7533ec <tcgetattr@plt+0x74bc90>
   4a7e4:	strexcs	fp, pc, [r1]	; <UNPREDICTABLE>
   4a7e8:	smlabteq	r0, r1, r2, pc	; <UNPREDICTABLE>
   4a7ec:	vpmax.s8	d15, d2, d17
   4a7f0:			; <UNDEFINED> instruction: 0xb1cb4393
   4a7f4:	ldcl	7, cr15, [r6, #-752]!	; 0xfffffd10
   4a7f8:			; <UNDEFINED> instruction: 0xf9336803
   4a7fc:	blcs	56854 <tcgetattr@plt+0x4f0f8>
   4a800:	svcge	0x0017f6bf
   4a804:	tstle	sl, r2, lsr #24
   4a808:	strle	r0, [r2, #-1455]	; 0xfffffa51
   4a80c:			; <UNDEFINED> instruction: 0xf806235c
   4a810:	ldrtmi	r3, [r0], -r1, lsl #22
   4a814:			; <UNDEFINED> instruction: 0xf8002300
   4a818:	rsbsvc	r4, r3, r1, lsl #22
   4a81c:	mrrccs	13, 15, fp, ip, cr8
   4a820:			; <UNDEFINED> instruction: 0x066dd1f7
   4a824:	udf	#7493	; 0x1d45
   4a828:			; <UNDEFINED> instruction: 0xf53f05ea
   4a82c:	strb	sl, [r1, r2, lsl #30]!
   4a830:			; <UNDEFINED> instruction: 0x232d7073
   4a834:			; <UNDEFINED> instruction: 0xe7c87033
   4a838:	subscs	r4, ip, #48, 12	; 0x3000000
   4a83c:			; <UNDEFINED> instruction: 0xf8002373
   4a840:	rsbsvc	r2, r3, r2, lsl #22
   4a844:	ldrtmi	lr, [r0], -r1, asr #15
   4a848:	cmncs	r2, #92, 4	; 0xc0000005
   4a84c:	blcs	108854 <tcgetattr@plt+0x1010f8>
   4a850:			; <UNDEFINED> instruction: 0xe7ba7073
   4a854:	subscs	r4, ip, #48, 12	; 0x3000000
   4a858:			; <UNDEFINED> instruction: 0xf8002366
   4a85c:	rsbsvc	r2, r3, r2, lsl #22
   4a860:			; <UNDEFINED> instruction: 0x4630e7b3
   4a864:	cmncs	r6, #92, 4	; 0xc0000005
   4a868:	blcs	108870 <tcgetattr@plt+0x101114>
   4a86c:			; <UNDEFINED> instruction: 0xe7ac7073
   4a870:	subscs	r4, ip, #48, 12	; 0x3000000
   4a874:			; <UNDEFINED> instruction: 0xf800236e
   4a878:	rsbsvc	r2, r3, r2, lsl #22
   4a87c:	ldrtmi	lr, [r0], -r5, lsr #15
   4a880:	cmncs	r4, #92, 4	; 0xc0000005
   4a884:	blcs	10888c <tcgetattr@plt+0x101130>
   4a888:			; <UNDEFINED> instruction: 0xe79e7073
   4a88c:	subscs	r4, ip, #48, 12	; 0x3000000
   4a890:			; <UNDEFINED> instruction: 0xf8002362
   4a894:	rsbsvc	r2, r3, r2, lsl #22
   4a898:			; <UNDEFINED> instruction: 0x4630e797
   4a89c:	cmncs	r1, #92, 4	; 0xc0000005
   4a8a0:	blcs	1088a8 <tcgetattr@plt+0x10114c>
   4a8a4:			; <UNDEFINED> instruction: 0xe7907073
   4a8a8:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   4a8ac:	cmpcs	ip, r0, lsr r2
   4a8b0:	sbcslt	r7, fp, #114	; 0x72
   4a8b4:	blcs	226980 <tcgetattr@plt+0x21f224>
   4a8b8:	umlalsvc	fp, r2, r7, pc	; <UNPREDICTABLE>
   4a8bc:	ldcne	12, cr1, [r0, #-704]!	; 0xfffffd40
   4a8c0:			; <UNDEFINED> instruction: 0xe78270f2
   4a8c4:			; <UNDEFINED> instruction: 0x460db5f8
   4a8c8:	strmi	r7, [r7], -r9, lsl #16
   4a8cc:			; <UNDEFINED> instruction: 0x4616b179
   4a8d0:			; <UNDEFINED> instruction: 0xf8154604
   4a8d4:	strtmi	r3, [r0], -r1, lsl #30
   4a8d8:			; <UNDEFINED> instruction: 0xf7ff4632
   4a8dc:	stmdavc	r9!, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   4a8e0:	stmdbcs	r0, {r2, r9, sl, lr}
   4a8e4:	movwcs	sp, #501	; 0x1f5
   4a8e8:	eorvc	r1, r3, r0, asr #23
   4a8ec:			; <UNDEFINED> instruction: 0x4604bdf8
   4a8f0:	strmi	r2, [r8], -r0, lsl #6
   4a8f4:	ldcllt	0, cr7, [r8, #140]!	; 0x8c
   4a8f8:	svcmi	0x00f0e92d
   4a8fc:			; <UNDEFINED> instruction: 0xf102b089
   4a900:			; <UNDEFINED> instruction: 0x461e3aff
   4a904:	strmi	r9, [r2], #515	; 0x203
   4a908:	strmi	r4, [pc], -r8, ror #20
   4a90c:	ldrbtmi	r4, [sl], #-2920	; 0xfffff498
   4a910:	andls	r7, r2, ip, lsl #16
   4a914:	stccs	8, cr5, [r0], {211}	; 0xd3
   4a918:	ldrbmi	fp, [r0, #-3864]	; 0xfffff0e8
   4a91c:	movwls	r6, #30747	; 0x781b
   4a920:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4a924:	adcshi	pc, sl, r0, lsl #1
   4a928:	bleq	186b48 <tcgetattr@plt+0x17f3ec>
   4a92c:	vrsubhn.i16	d20, <illegal reg q5.5>, <illegal reg q2.5>
   4a930:	strmi	r0, [r8], r0, lsl #7
   4a934:	sub	r9, ip, r1, lsl #6
   4a938:	strtle	r0, [fp], #-1393	; 0xfffffa8f
   4a93c:	ldrble	r0, [sp, #-1571]!	; 0xfffff9dd
   4a940:			; <UNDEFINED> instruction: 0x2c209b01
   4a944:	movwcs	fp, #3860	; 0xf14
   4a948:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   4a94c:	cmple	r3, r0, lsl #22
   4a950:	andeq	pc, r9, #164, 2	; 0x29
   4a954:	movweq	pc, #32902	; 0x8086	; <UNPREDICTABLE>
   4a958:			; <UNDEFINED> instruction: 0xf282fab2
   4a95c:	b	4cceac <tcgetattr@plt+0x4c5750>
   4a960:	ldrdle	r0, [r9, #-51]	; 0xffffffcd
   4a964:	andeq	pc, sl, #164, 2	; 0x29
   4a968:	tsteq	r0, #134	; 0x86	; <UNPREDICTABLE>
   4a96c:			; <UNDEFINED> instruction: 0xf282fab2
   4a970:	b	4ccec0 <tcgetattr@plt+0x4c5764>
   4a974:	teqle	pc, r3, lsl r3	; <UNPREDICTABLE>
   4a978:	strle	r0, [fp, #-1712]	; 0xfffff950
   4a97c:	stccs	15, cr1, [sp], {227}	; 0xe3
   4a980:	blcs	ba5e8 <tcgetattr@plt+0xb2e8c>
   4a984:			; <UNDEFINED> instruction: 0xf7bcd92e
   4a988:	stmdavs	r3, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
   4a98c:	andscc	pc, r4, r3, lsr r9	; <UNPREDICTABLE>
   4a990:	blle	a15598 <tcgetattr@plt+0xa0de3c>
   4a994:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   4a998:			; <UNDEFINED> instruction: 0xf8984621
   4a99c:	ldrtmi	r3, [r2], -r1
   4a9a0:			; <UNDEFINED> instruction: 0xf1084648
   4a9a4:			; <UNDEFINED> instruction: 0xf7ff0701
   4a9a8:	smuadxls	r0, r7, lr
   4a9ac:	bleq	2c5834 <tcgetattr@plt+0x2be0d8>
   4a9b0:	streq	lr, [fp], #-2821	; 0xfffff4fb
   4a9b4:	ldmdale	r9, {r2, r4, r6, r8, sl, lr}^
   4a9b8:	strbmi	r4, [r9], -r8, lsr #12
   4a9bc:			; <UNDEFINED> instruction: 0x4625465a
   4a9c0:	b	ff2888b8 <tcgetattr@plt+0xff28115c>
   4a9c4:	ldmdavc	ip, {r8, r9, fp, ip, pc}
   4a9c8:	stccs	6, cr4, [r0], {152}	; 0x98
   4a9cc:	ldrbmi	fp, [r5, #-3864]	; 0xfffff0e8
   4a9d0:	lfmcs	f5, 3, [ip], {31}
   4a9d4:			; <UNDEFINED> instruction: 0xf7bcd1b0
   4a9d8:	stmdavs	r3, {r1, r2, r7, sl, fp, sp, lr, pc}
   4a9dc:	andscc	pc, r4, r3, lsr r9	; <UNPREDICTABLE>
   4a9e0:	ble	feb955e8 <tcgetattr@plt+0xfeb8de8c>
   4a9e4:	teqle	ip, r2, lsr #24
   4a9e8:	strle	r0, [r5, #-1457]	; 0xfffffa4f
   4a9ec:	ldrbmi	r1, [r3, #-3179]	; 0xfffff395
   4a9f0:	subscs	sp, ip, #1879048197	; 0x70000005
   4a9f4:	ldrmi	r7, [sp], -sl, lsr #32
   4a9f8:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   4a9fc:	blmi	c8a18 <tcgetattr@plt+0xc12bc>
   4aa00:	bleq	c6b44 <tcgetattr@plt+0xbf3e8>
   4aa04:			; <UNDEFINED> instruction: 0x461f781c
   4aa08:	stccs	6, cr4, [r0], {152}	; 0x98
   4aa0c:	ldrbmi	fp, [r5, #-3864]	; 0xfffff0e8
   4aa10:	bl	1bf994 <tcgetattr@plt+0x1b8238>
   4aa14:	blls	10ba48 <tcgetattr@plt+0x1042ec>
   4aa18:	strmi	fp, [r2, #2907]!	; 0xb5b
   4aa1c:	blls	ff6dc <tcgetattr@plt+0xf7f80>
   4aa20:	bne	ffa5d2b8 <tcgetattr@plt+0xffa55b5c>
   4aa24:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   4aa28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4aa2c:	subsmi	r9, sl, r7, lsl #22
   4aa30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4aa34:	andlt	sp, r9, r8, lsr r1
   4aa38:	svchi	0x00f0e8bd
   4aa3c:	cmpeq	fp, #180, 2	; 0x2d	; <UNPREDICTABLE>
   4aa40:	msreq	CPSR_xc, r4, lsr #3
   4aa44:	movwcs	fp, #7960	; 0x1f18
   4aa48:	svclt	0x009f291c
   4aa4c:	vsubl.s8	q9, d17, d1
   4aa50:	sbcmi	r0, sl, r0, lsl #4
   4aa54:	blcs	5b8a8 <tcgetattr@plt+0x5414c>
   4aa58:	ldrbeq	sp, [r7, #445]!	; 0x1bd
   4aa5c:	svcge	0x0070f53f
   4aa60:	mrrccs	7, 11, lr, ip, cr9
   4aa64:	ldrbteq	sp, [r3], -r8, asr #3
   4aa68:	ldr	sp, [pc, r6, asr #9]!
   4aa6c:	strbmi	r9, [r7], -r3, lsl #22
   4aa70:	strmi	fp, [r2, #291]!	; 0x123
   4aa74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4aa78:	sbcsle	r7, r0, #43	; 0x2b
   4aa7c:	stmdbcs	r0, {r0, r3, r4, r5, fp, ip, sp, lr}
   4aa80:	stcge	0, cr13, [r5], {205}	; 0xcd
   4aa84:	svccc	0x0001f817
   4aa88:			; <UNDEFINED> instruction: 0x46204632
   4aa8c:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
   4aa90:	blne	68b7c <tcgetattr@plt+0x61420>
   4aa94:	stmdbcs	r0, {r0, r2, sl, lr}
   4aa98:			; <UNDEFINED> instruction: 0xe7c0d1f4
   4aa9c:	strtmi	r9, [ip], -r2, lsl #26
   4aaa0:	stcne	7, cr14, [ip], #740	; 0x2e4
   4aaa4:	ldr	r4, [r6, r7, asr #12]!
   4aaa8:	b	fe9089a0 <tcgetattr@plt+0xfe901244>
   4aaac:	andeq	r8, r2, r6, lsl #5
   4aab0:	andeq	r0, r0, r8, ror r3
   4aab4:	andeq	r8, r2, lr, ror #2
   4aab8:	mvnsmi	lr, sp, lsr #18
   4aabc:	strmi	r4, [r8], -r6, lsl #12
   4aac0:	ldrmi	r4, [r7], -sp, lsl #12
   4aac4:	ldc	7, cr15, [lr], #-752	; 0xfffffd10
   4aac8:	andcs	r4, r4, r1, lsl #12
   4aacc:			; <UNDEFINED> instruction: 0xf7bc3101
   4aad0:	orrslt	lr, r8, ip, ror #18
   4aad4:			; <UNDEFINED> instruction: 0x4629463a
   4aad8:			; <UNDEFINED> instruction: 0xf7ff4604
   4aadc:			; <UNDEFINED> instruction: 0x4605fef3
   4aae0:	stcl	7, cr15, [r8], #-752	; 0xfffffd10
   4aae4:	strmi	r1, [r7], -r9, ror #24
   4aae8:			; <UNDEFINED> instruction: 0xf8d74620
   4aaec:			; <UNDEFINED> instruction: 0xf7bc8000
   4aaf0:	eorsvs	lr, r0, sl, lsr #21
   4aaf4:	strtmi	fp, [r8], -r8, lsr #2
   4aaf8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   4aafc:	ldrbcc	pc, [pc, #79]!	; 4ab53 <tcgetattr@plt+0x433f7>	; <UNPREDICTABLE>
   4ab00:	ldrshtvs	lr, [r4], -r9
   4ab04:	andhi	pc, r0, r7, asr #17
   4ab08:	svclt	0x0000e7f5
   4ab0c:	ldrblt	r2, [r8, #2561]!	; 0xa01
   4ab10:	strmi	r4, [ip], -r6, lsl #12
   4ab14:	ldmdble	r4, {r0, r1, r2, r3, r4, r9, sl, lr}
   4ab18:	strmi	r1, [sp], #-3669	; 0xfffff1ab
   4ab1c:	ldrtmi	r7, [sl], -r1, lsr #16
   4ab20:	svccc	0x0001f814
   4ab24:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   4ab28:	mvnsle	r4, r5, lsr #5
   4ab2c:	ldrtmi	r7, [sl], -r9, lsr #16
   4ab30:			; <UNDEFINED> instruction: 0xf7ff2300
   4ab34:			; <UNDEFINED> instruction: 0x4603fd71
   4ab38:	ldrmi	r1, [lr], -r0, lsl #23
   4ab3c:	eorsvc	r2, r3, r0, lsl #6
   4ab40:			; <UNDEFINED> instruction: 0x4610bdf8
   4ab44:	movwcs	fp, #2322	; 0x912
   4ab48:	ldcllt	0, cr7, [r8, #204]!	; 0xcc
   4ab4c:	ldrtmi	r4, [r0], -sp, lsl #12
   4ab50:	svclt	0x0000e7ec
   4ab54:	ldrtlt	r6, [r0], #-2067	; 0xfffff7ed
   4ab58:	stmdale	sl, {r1, r2, r8, r9, fp, sp}^
   4ab5c:			; <UNDEFINED> instruction: 0xf003e8df
   4ab60:	cfstrdvc	mvd0, [r1, #-448]	; 0xfffffe40
   4ab64:	rsbeq	r5, r0, r6, lsl #9
   4ab68:	streq	pc, [sl], #-417	; 0xfffffe5f
   4ab6c:	stmdale	r0, {r2, r3, r5, r6, sl, fp, sp}^
   4ab70:			; <UNDEFINED> instruction: 0xf004e8df
   4ab74:	svccc	0x003f3f8f
   4ab78:	svccc	0x003f3f3f
   4ab7c:	svccc	0x003f3f3f
   4ab80:	svccc	0x003f3f3f
   4ab84:	svccc	0x003f3f3f
   4ab88:	svccc	0x003f3f3f
   4ab8c:	svccc	0x008f3f3f
   4ab90:	svccc	0x003f3f3f
   4ab94:	svccc	0x003f3f3f
   4ab98:			; <UNDEFINED> instruction: 0xb6b63f3f
   4ab9c:			; <UNDEFINED> instruction: 0xb6b6b6b6
   4aba0:	svccc	0x003fb6b6
   4aba4:	svccc	0x003f3f3f
   4aba8:	svccc	0x003f3f3f
   4abac:	ldcgt	15, cr3, [pc], #-252	; 4aab8 <tcgetattr@plt+0x4335c>
   4abb0:	svccc	0x003f3f3f
   4abb4:	shasxgt	r3, pc, pc	; <UNPREDICTABLE>
   4abb8:	svccc	0x003f3f3f
   4abbc:	svccc	0x003f3f3f
   4abc0:	svccc	0x003f3f3f
   4abc4:	svccc	0x00b13f3f
   4abc8:	ldcge	15, cr3, [pc], #-280	; 4aab8 <tcgetattr@plt+0x4335c>
   4abcc:	svccc	0x003f3fa7
   4abd0:	svccc	0x003f3fa2
   4abd4:	svccc	0x003f3f3f
   4abd8:	svccc	0x003f3f9d
   4abdc:	svccc	0x00c19398
   4abe0:	pushcs	{r2, r3, r4, r5, r7}
   4abe4:	tstcs	r3, r2, lsl #30
   4abe8:	andsvs	r2, r1, r0, lsl #6
   4abec:	ldmdbcs	lr, {r0, r2, ip, lr, pc}^
   4abf0:			; <UNDEFINED> instruction: 0xf04fd006
   4abf4:	strdcs	r3, [r0, -pc]
   4abf8:			; <UNDEFINED> instruction: 0x46186011
   4abfc:			; <UNDEFINED> instruction: 0x4770bc30
   4ac00:	movwcs	r2, #260	; 0x104
   4ac04:			; <UNDEFINED> instruction: 0xe7f86011
   4ac08:	sbclt	r3, r9, #48, 18	; 0xc0000
   4ac0c:	ldmdale	ip!, {r0, r1, r2, r8, fp, sp}
   4ac10:	strcs	r7, [r6], #-2053	; 0xfffff7fb
   4ac14:	bl	9381c <tcgetattr@plt+0x8c0c0>
   4ac18:	andvc	r0, r1, r5, asr #3
   4ac1c:			; <UNDEFINED> instruction: 0xe7ec6014
   4ac20:	movwcs	r3, #2352	; 0x930
   4ac24:	sbclt	r6, r9, #19
   4ac28:	svclt	0x009b2907
   4ac2c:	movwcs	r7, #6146	; 0x1802
   4ac30:	bl	93840 <tcgetattr@plt+0x8c0e4>
   4ac34:	svclt	0x009801c2
   4ac38:	ldrmi	r7, [r8], -r1
   4ac3c:			; <UNDEFINED> instruction: 0x4770bc30
   4ac40:			; <UNDEFINED> instruction: 0xf04f295c
   4ac44:	andvc	r0, r4, r0, lsl #8
   4ac48:	movwcs	fp, #7962	; 0x1f1a
   4ac4c:	tstcs	r1, r1
   4ac50:	ldclt	6, cr4, [r0], #-96	; 0xffffffa0
   4ac54:	andsvs	fp, r1, r8, lsl #30
   4ac58:	movwcs	r4, #1904	; 0x770
   4ac5c:	stmdavc	r2, {r0, r1, r4, sp, lr}
   4ac60:	tstmi	r1, #67108864	; 0x4000000
   4ac64:	ldrmi	r7, [r8], -r1
   4ac68:			; <UNDEFINED> instruction: 0x4770bc30
   4ac6c:	ldmdbcs	pc!, {r0, r1, fp, ip, sp, lr}	; <UNPREDICTABLE>
   4ac70:			; <UNDEFINED> instruction: 0xf001bf16
   4ac74:			; <UNDEFINED> instruction: 0xf043011f
   4ac78:	tstmi	r9, #-1073741793	; 0xc000001f
   4ac7c:	andvc	r2, r1, r1, lsl #6
   4ac80:	ldrmi	r2, [r8], -r0, lsl #2
   4ac84:	andsvs	fp, r1, r0, lsr ip
   4ac88:	tstcs	r0, r0, ror r7
   4ac8c:	andsvs	r2, r1, r2, lsl #6
   4ac90:			; <UNDEFINED> instruction: 0x2100e7b3
   4ac94:	andsvs	r2, r1, r3, lsl #6
   4ac98:	strtcs	lr, [r0], #-1967	; 0xfffff851
   4ac9c:	andvc	r2, r4, r0, lsl #2
   4aca0:			; <UNDEFINED> instruction: 0xe7aa6011
   4aca4:	tstcs	r0, sp, lsl #8
   4aca8:	andsvs	r7, r1, r4
   4acac:	strcs	lr, [sl], #-1957	; 0xfffff85b
   4acb0:	andvc	r2, r4, r0, lsl #2
   4acb4:			; <UNDEFINED> instruction: 0xe7a06011
   4acb8:	tstcs	r0, ip, lsl #8
   4acbc:	andsvs	r7, r1, r4
   4acc0:	strcs	lr, [r8], #-1947	; 0xfffff865
   4acc4:	andvc	r2, r4, r0, lsl #2
   4acc8:			; <UNDEFINED> instruction: 0xe7966011
   4accc:	tstcs	r0, r7, lsl #8
   4acd0:	andsvs	r7, r1, r4
   4acd4:	ldrbcs	lr, [ip], #-1937	; 0xfffff86f
   4acd8:	andvc	r2, r4, r0, lsl #2
   4acdc:	usada8	ip, r1, r0, r6
   4ace0:	strcs	r3, [r5], #-2352	; 0xfffff6d0
   4ace4:	movwcs	r7, #1
   4ace8:	usada8	r6, r4, r0, r6
   4acec:	tstcs	r0, fp, lsl #8
   4acf0:	andsvs	r7, r1, r4
   4acf4:	strcs	lr, [r9], #-1921	; 0xfffff87f
   4acf8:	andvc	r2, r4, r0, lsl #2
   4acfc:			; <UNDEFINED> instruction: 0xe77c6011
   4ad00:	smlabbcs	r2, r0, r3, r2
   4ad04:	movwcs	r7, #3
   4ad08:			; <UNDEFINED> instruction: 0xe7766011
   4ad0c:	tstcs	r0, fp, lsl r4
   4ad10:	andsvs	r7, r1, r4
   4ad14:	svclt	0x0000e771
   4ad18:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   4ad1c:	ldrlt	sp, [r0], #-17	; 0xffffffef
   4ad20:	ldmdavs	r2, {r2, r4, r9, sl, lr}
   4ad24:	stmdbcs	r1, {r0, r4, r6, r8, r9, sl, fp, ip}
   4ad28:	andcs	fp, r0, #156, 30	; 0x270
   4ad2c:	stmdble	r4, {r1, r5, sp, lr}
   4ad30:	svclt	0x000c2a00
   4ad34:			; <UNDEFINED> instruction: 0xf04f2303
   4ad38:			; <UNDEFINED> instruction: 0x461833ff
   4ad3c:	blmi	188eb8 <tcgetattr@plt+0x18175c>
   4ad40:	smlsdx	r7, r0, r7, r4
   4ad44:	blmi	91d5d4 <tcgetattr@plt+0x915e78>
   4ad48:	mvnsmi	lr, sp, lsr #18
   4ad4c:			; <UNDEFINED> instruction: 0x460d447a
   4ad50:			; <UNDEFINED> instruction: 0xf815b082
   4ad54:	strmi	r4, [r0], r1, lsl #22
   4ad58:			; <UNDEFINED> instruction: 0x462058d3
   4ad5c:	movwls	r6, #6171	; 0x181b
   4ad60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4ad64:	movwls	r2, #768	; 0x300
   4ad68:	strbmi	fp, [r6], -ip, asr #3
   4ad6c:	ldrtmi	r4, [sl], -pc, ror #12
   4ad70:	ldrtmi	r4, [r0], -r1, lsr #12
   4ad74:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   4ad78:	stmdale	r4!, {r0, r1, fp, sp}
   4ad7c:			; <UNDEFINED> instruction: 0xf000e8df
   4ad80:	tsteq	pc, #805306368	; 0x30000000
   4ad84:			; <UNDEFINED> instruction: 0xf8153601
   4ad88:			; <UNDEFINED> instruction: 0x2c004b01
   4ad8c:	blls	7f550 <tcgetattr@plt+0x77df4>
   4ad90:	blcs	999ac <tcgetattr@plt+0x92250>
   4ad94:			; <UNDEFINED> instruction: 0x3601bf98
   4ad98:	andeq	lr, r8, r6, lsr #23
   4ad9c:	movwcs	r4, #1712	; 0x6b0
   4ada0:	andcc	pc, r0, r8, lsl #17
   4ada4:	blmi	31d5dc <tcgetattr@plt+0x315e80>
   4ada8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4adac:	blls	a4e1c <tcgetattr@plt+0x9d6c0>
   4adb0:			; <UNDEFINED> instruction: 0xf04f405a
   4adb4:	mrsle	r0, LR_abt
   4adb8:	pop	{r1, ip, sp, pc}
   4adbc:			; <UNDEFINED> instruction: 0x360181f0
   4adc0:			; <UNDEFINED> instruction: 0xf7bce7d5
   4adc4:	movwcs	lr, #2326	; 0x916
   4adc8:	rscscc	pc, pc, pc, asr #32
   4adcc:			; <UNDEFINED> instruction: 0xe7e97033
   4add0:	andeq	r7, r2, r8, asr #28
   4add4:	andeq	r0, r0, r8, ror r3
   4add8:	andeq	r7, r2, ip, ror #27
   4addc:	ldrbmi	lr, [r0, sp, lsr #18]!
   4ade0:	ldcmi	6, cr4, [r2], #-28	; 0xffffffe4
   4ade4:	ldmdami	r2!, {r2, r7, ip, sp, pc}
   4ade8:	ldrbtmi	r1, [ip], #-3667	; 0xfffff1ad
   4adec:	stmdaeq	r3, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
   4adf0:	stmdavs	r0, {r5, fp, ip, lr}
   4adf4:			; <UNDEFINED> instruction: 0xf04f9003
   4adf8:	andcs	r0, r0, r0
   4adfc:	tstlt	r2, r2
   4ae00:			; <UNDEFINED> instruction: 0x460c54f8
   4ae04:	blpl	c8e5c <tcgetattr@plt+0xc1700>
   4ae08:	movtlt	r4, #54824	; 0xd628
   4ae0c:	beq	287248 <tcgetattr@plt+0x27faec>
   4ae10:	stmdbeq	r7, {r0, r2, r3, r8, ip, sp, lr, pc}
   4ae14:			; <UNDEFINED> instruction: 0x4652463e
   4ae18:	strbmi	r4, [r8], -r9, lsr #12
   4ae1c:	mrc2	7, 4, pc, cr10, cr15, {7}
   4ae20:	ldmdale	r9!, {r0, r1, fp, sp}
   4ae24:			; <UNDEFINED> instruction: 0xf000e8df
   4ae28:	beq	b8b658 <tcgetattr@plt+0xb83efc>
   4ae2c:			; <UNDEFINED> instruction: 0xf1064546
   4ae30:	svclt	0x003c0601
   4ae34:	mulcc	r7, sp, r8
   4ae38:	stccc	8, cr15, [r1], {6}
   4ae3c:	blpl	c8e94 <tcgetattr@plt+0xc1738>
   4ae40:	mvnle	r2, r0, lsl #26
   4ae44:	blcc	1b1a54 <tcgetattr@plt+0x1aa2f8>
   4ae48:	stmdale	r7, {r0, r8, r9, fp, sp}
   4ae4c:			; <UNDEFINED> instruction: 0xf1064546
   4ae50:	svclt	0x003c0601
   4ae54:	mulcc	r7, sp, r8
   4ae58:	stccc	8, cr15, [r1], {6}
   4ae5c:			; <UNDEFINED> instruction: 0x46371bf0
   4ae60:	svclt	0x009c4547
   4ae64:	eorsvc	r2, fp, r0, lsl #6
   4ae68:	blmi	49d6b8 <tcgetattr@plt+0x495f5c>
   4ae6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4ae70:	blls	124ee0 <tcgetattr@plt+0x11d784>
   4ae74:			; <UNDEFINED> instruction: 0xf04f405a
   4ae78:	mrsle	r0, (UNDEF: 59)
   4ae7c:	pop	{r2, ip, sp, pc}
   4ae80:	strbmi	r8, [r6, #-2032]	; 0xfffff810
   4ae84:	streq	pc, [r1], -r6, lsl #2
   4ae88:			; <UNDEFINED> instruction: 0xf89dbf3c
   4ae8c:			; <UNDEFINED> instruction: 0xf8063007
   4ae90:	strb	r3, [r0, r1, lsl #24]
   4ae94:	stmia	ip!, {r2, r3, r4, r5, r7, r8, r9, sl, ip, sp, lr, pc}
   4ae98:	stmdale	r4, {r1, r2, r6, r8, sl, lr}
   4ae9c:			; <UNDEFINED> instruction: 0xf04f2300
   4aea0:	ldrshtvc	r3, [r3], -pc
   4aea4:			; <UNDEFINED> instruction: 0xf04fe7e0
   4aea8:			; <UNDEFINED> instruction: 0xe7dd30ff
   4aeac:	andeq	r7, r2, sl, lsr #27
   4aeb0:	andeq	r0, r0, r8, ror r3
   4aeb4:	andeq	r7, r2, r8, lsr #26
   4aeb8:	svcmi	0x00f0e92d
   4aebc:			; <UNDEFINED> instruction: 0xf8dfb085
   4aec0:	ldrbtmi	r8, [r8], #476	; 0x1dc
   4aec4:			; <UNDEFINED> instruction: 0xf0002a00
   4aec8:	blmi	1dab130 <tcgetattr@plt+0x1da39d4>
   4aecc:	pkhbtmi	r4, r1, r5, lsl #12
   4aed0:			; <UNDEFINED> instruction: 0xf858468a
   4aed4:	ldmdavs	sl, {r0, r1, ip, sp}
   4aed8:	bmi	1cf9b68 <tcgetattr@plt+0x1cf240c>
   4aedc:	ldmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}
   4aee0:	mvnslt	r7, r7, lsr r8
   4aee4:	ldmdbmi	r0!, {r0, r1, r4, r5, r6, sl, fp, ip}^
   4aee8:	bmi	1c56bd8 <tcgetattr@plt+0x1c4f47c>
   4aeec:	ldrbtmi	r4, [r9], #-1596	; 0xfffff9c4
   4aef0:	andvs	r9, fp, r2, lsl #6
   4aef4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   4aef8:	cmnle	r3, r7, lsl r0
   4aefc:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, ip, sp, lr}
   4af00:	ldrbtmi	r4, [r9], #-2411	; 0xfffff695
   4af04:	movwcc	r6, #6155	; 0x180b
   4af08:	blmi	1ae2f3c <tcgetattr@plt+0x1adb7e0>
   4af0c:	ldrbtmi	r9, [fp], #-514	; 0xfffffdfe
   4af10:	tstlt	r3, fp, asr r8
   4af14:	blcs	ee8fc8 <tcgetattr@plt+0xee186c>
   4af18:	ldrtcs	sp, [pc], #-335	; 4af20 <tcgetattr@plt+0x437c4>
   4af1c:	andlt	r4, r5, r0, lsr #12
   4af20:	svchi	0x00f0e8bd
   4af24:	andcs	r4, r0, #100, 18	; 0x190000
   4af28:	ldrbtmi	r6, [r9], #-26	; 0xffffffe6
   4af2c:	strbmi	r6, [fp, #-2059]	; 0xfffff7f5
   4af30:	adchi	pc, fp, r0, lsl #5
   4af34:	eorlt	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   4af38:			; <UNDEFINED> instruction: 0xf89b4a60
   4af3c:	ldrbtmi	r4, [sl], #-0
   4af40:			; <UNDEFINED> instruction: 0xf8c22c2d
   4af44:			; <UNDEFINED> instruction: 0xf040b000
   4af48:	ldrbmi	r8, [lr], -r0, lsr #1
   4af4c:	svcvc	0x0001f816
   4af50:	blmi	15f9b94 <tcgetattr@plt+0x15f2438>
   4af54:	andsvs	r4, r6, r1, lsr #12
   4af58:			; <UNDEFINED> instruction: 0xf8584628
   4af5c:	andsvs	r2, r4, r3
   4af60:			; <UNDEFINED> instruction: 0xf7bc9202
   4af64:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   4af68:	bls	ff08c <tcgetattr@plt+0xf7930>
   4af6c:	blcs	ee9080 <tcgetattr@plt+0xee1924>
   4af70:	blmi	153f090 <tcgetattr@plt+0x1537934>
   4af74:			; <UNDEFINED> instruction: 0xf8582200
   4af78:	andsvs	r3, sl, r3
   4af7c:	mulcc	r1, fp, r8
   4af80:	bicle	r2, fp, r0, lsl #22
   4af84:	strtmi	r4, [r0], -pc, asr #20
   4af88:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   4af8c:	andsvs	r3, r3, r1, lsl #6
   4af90:	pop	{r0, r2, ip, sp, pc}
   4af94:	svccs	0x002d8ff0
   4af98:	svclt	0x00186016
   4af9c:	movweq	pc, #8459	; 0x210b	; <UNPREDICTABLE>
   4afa0:			; <UNDEFINED> instruction: 0xf89bd1a1
   4afa4:	stmdacs	r0, {r1}
   4afa8:	stmdami	r7, {r0, r1, r2, r4, r5, r7, r8, ip, lr, pc}^
   4afac:			; <UNDEFINED> instruction: 0xf04f3301
   4afb0:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
   4afb4:	andsvs	r4, r0, r8, ror r4
   4afb8:	blmi	1184e80 <tcgetattr@plt+0x117d724>
   4afbc:			; <UNDEFINED> instruction: 0xf858243f
   4afc0:	ldmdavs	lr, {r0, r1, ip, sp}
   4afc4:	ldc2l	7, cr15, [r8], #1016	; 0x3f8
   4afc8:	tstcs	r1, r2, lsl #20
   4afcc:	bmi	1065028 <tcgetattr@plt+0x105d8cc>
   4afd0:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
   4afd4:	ldrtmi	r4, [r0], -r3, lsl #12
   4afd8:	b	1588ed0 <tcgetattr@plt+0x1581774>
   4afdc:	andlt	r4, r5, r0, lsr #12
   4afe0:	svchi	0x00f0e8bd
   4afe4:			; <UNDEFINED> instruction: 0x46284639
   4afe8:			; <UNDEFINED> instruction: 0xf7bc9203
   4afec:	ldmib	sp, {r1, r4, r5, r7, r8, fp, sp, lr, pc}^
   4aff0:	stmdacs	r0, {r1, r9, ip, sp}
   4aff4:	svccs	0x002dd146
   4aff8:			; <UNDEFINED> instruction: 0xf04fd180
   4affc:			; <UNDEFINED> instruction: 0xe78d34ff
   4b000:			; <UNDEFINED> instruction: 0xf89b4834
   4b004:	ldrbtmi	r7, [r8], #-1
   4b008:	mcrrne	8, 0, r6, fp, cr1
   4b00c:	bmi	b77610 <tcgetattr@plt+0xb6feb4>
   4b010:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   4b014:	ldmdbmi	r0!, {r1, r2, r4, sp, lr}
   4b018:	ldrbtmi	r4, [r9], #-2608	; 0xfffff5d0
   4b01c:	ldrbtmi	r4, [sl], #-2096	; 0xfffff7d0
   4b020:	andvs	r4, r8, r8, ror r4
   4b024:			; <UNDEFINED> instruction: 0x46206013
   4b028:	pop	{r0, r2, ip, sp, pc}
   4b02c:	ldrmi	r8, [r9, #4080]	; 0xff0
   4b030:	ldcle	0, cr6, [pc], {3}
   4b034:	stmdavc	ip!, {r0, r1, r3, r5, r8, r9, fp, lr}
   4b038:	ldrbtmi	r4, [fp], #-3627	; 0xfffff1d5
   4b03c:	ldrbtmi	r2, [lr], #-3130	; 0xfffff3c6
   4b040:			; <UNDEFINED> instruction: 0xf43f601e
   4b044:	stmdavs	r3, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   4b048:			; <UNDEFINED> instruction: 0xf43f2b00
   4b04c:	blmi	836dec <tcgetattr@plt+0x82f690>
   4b050:	andls	r2, r2, #1056964608	; 0x3f000000
   4b054:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4b058:			; <UNDEFINED> instruction: 0xf7fe681e
   4b05c:	bls	10a318 <tcgetattr@plt+0x102bbc>
   4b060:	ldmdavs	r5, {r0, r8, sp}
   4b064:	strls	r4, [r0, #-2593]	; 0xfffff5df
   4b068:			; <UNDEFINED> instruction: 0x4603447a
   4b06c:			; <UNDEFINED> instruction: 0xf7bc4630
   4b070:	ldrb	lr, [r3, -sl, lsl #20]
   4b074:			; <UNDEFINED> instruction: 0xf85a4a12
   4b078:	stcne	0, cr0, [fp], {35}	; 0x23
   4b07c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   4b080:	bfi	r6, r0, #0, #9
   4b084:			; <UNDEFINED> instruction: 0x461e46b3
   4b088:	blmi	6c4e50 <tcgetattr@plt+0x6bd6f4>
   4b08c:	ldrbtcc	pc, [pc], #79	; 4b094 <tcgetattr@plt+0x43938>	; <UNPREDICTABLE>
   4b090:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
   4b094:	andsvs	r4, sl, sl, ror r4
   4b098:	svclt	0x0000e740
   4b09c:	ldrdeq	r7, [r2], -r2
   4b0a0:	andeq	r0, r0, ip, lsl r4
   4b0a4:	andeq	r8, r2, r4, ror r5
   4b0a8:	andeq	r8, r2, r2, ror #10
   4b0ac:	muleq	r0, r0, r3
   4b0b0:	andeq	r8, r2, r6, asr #10
   4b0b4:	andeq	r8, r2, sl, lsr r5
   4b0b8:	andeq	r8, r2, lr, lsl r5
   4b0bc:	andeq	r8, r2, r2, lsl r5
   4b0c0:			; <UNDEFINED> instruction: 0x000003b0
   4b0c4:	andeq	r8, r2, r0, asr #9
   4b0c8:	andeq	r0, r0, r8, lsr #22
   4b0cc:	andeq	r0, r0, r4, lsr #7
   4b0d0:	andeq	pc, r0, lr, asr #28
   4b0d4:	andeq	r8, r2, r2, asr #8
   4b0d8:	andeq	r8, r2, r6, lsr r4
   4b0dc:	andeq	r8, r2, sl, lsr #8
   4b0e0:			; <UNDEFINED> instruction: 0x00000abc
   4b0e4:	andeq	r8, r2, r6, lsl r4
   4b0e8:	muleq	r0, lr, sl
   4b0ec:	ldrdeq	pc, [r0], -r4
   4b0f0:			; <UNDEFINED> instruction: 0x000283be
   4b0f4:	andeq	r0, r0, r8, asr #20
   4b0f8:	andmi	pc, r0, pc, rrx
   4b0fc:	svclt	0x00004770
   4b100:	ldrmi	r4, [r1], -r8, lsl #12
   4b104:	blls	5c974 <tcgetattr@plt+0x55218>
   4b108:	blt	fff89000 <tcgetattr@plt+0xfff818a4>
   4b10c:	andeq	r0, r0, r0
   4b110:	svclt	0x00081e4a
   4b114:			; <UNDEFINED> instruction: 0xf0c04770
   4b118:	addmi	r8, r8, #36, 2
   4b11c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   4b120:			; <UNDEFINED> instruction: 0xf0004211
   4b124:	blx	fec6b588 <tcgetattr@plt+0xfec63e2c>
   4b128:	blx	fecc7f30 <tcgetattr@plt+0xfecc07d4>
   4b12c:	bl	fe907b38 <tcgetattr@plt+0xfe9003dc>
   4b130:			; <UNDEFINED> instruction: 0xf1c30303
   4b134:	andge	r0, r4, #2080374784	; 0x7c000000
   4b138:	movwne	lr, #15106	; 0x3b02
   4b13c:	andeq	pc, r0, #79	; 0x4f
   4b140:	svclt	0x0000469f
   4b144:	andhi	pc, r0, pc, lsr #7
   4b148:	svcvc	0x00c1ebb0
   4b14c:	bl	10fad54 <tcgetattr@plt+0x10f35f8>
   4b150:	svclt	0x00280202
   4b154:	sbcvc	lr, r1, r0, lsr #23
   4b158:	svcvc	0x0081ebb0
   4b15c:	bl	10fad64 <tcgetattr@plt+0x10f3608>
   4b160:	svclt	0x00280202
   4b164:	addvc	lr, r1, r0, lsr #23
   4b168:	svcvc	0x0041ebb0
   4b16c:	bl	10fad74 <tcgetattr@plt+0x10f3618>
   4b170:	svclt	0x00280202
   4b174:	subvc	lr, r1, r0, lsr #23
   4b178:	svcvc	0x0001ebb0
   4b17c:	bl	10fad84 <tcgetattr@plt+0x10f3628>
   4b180:	svclt	0x00280202
   4b184:	andvc	lr, r1, r0, lsr #23
   4b188:	svcvs	0x00c1ebb0
   4b18c:	bl	10fad94 <tcgetattr@plt+0x10f3638>
   4b190:	svclt	0x00280202
   4b194:	sbcvs	lr, r1, r0, lsr #23
   4b198:	svcvs	0x0081ebb0
   4b19c:	bl	10fada4 <tcgetattr@plt+0x10f3648>
   4b1a0:	svclt	0x00280202
   4b1a4:	addvs	lr, r1, r0, lsr #23
   4b1a8:	svcvs	0x0041ebb0
   4b1ac:	bl	10fadb4 <tcgetattr@plt+0x10f3658>
   4b1b0:	svclt	0x00280202
   4b1b4:	subvs	lr, r1, r0, lsr #23
   4b1b8:	svcvs	0x0001ebb0
   4b1bc:	bl	10fadc4 <tcgetattr@plt+0x10f3668>
   4b1c0:	svclt	0x00280202
   4b1c4:	andvs	lr, r1, r0, lsr #23
   4b1c8:	svcpl	0x00c1ebb0
   4b1cc:	bl	10fadd4 <tcgetattr@plt+0x10f3678>
   4b1d0:	svclt	0x00280202
   4b1d4:	sbcpl	lr, r1, r0, lsr #23
   4b1d8:	svcpl	0x0081ebb0
   4b1dc:	bl	10fade4 <tcgetattr@plt+0x10f3688>
   4b1e0:	svclt	0x00280202
   4b1e4:	addpl	lr, r1, r0, lsr #23
   4b1e8:	svcpl	0x0041ebb0
   4b1ec:	bl	10fadf4 <tcgetattr@plt+0x10f3698>
   4b1f0:	svclt	0x00280202
   4b1f4:	subpl	lr, r1, r0, lsr #23
   4b1f8:	svcpl	0x0001ebb0
   4b1fc:	bl	10fae04 <tcgetattr@plt+0x10f36a8>
   4b200:	svclt	0x00280202
   4b204:	andpl	lr, r1, r0, lsr #23
   4b208:	svcmi	0x00c1ebb0
   4b20c:	bl	10fae14 <tcgetattr@plt+0x10f36b8>
   4b210:	svclt	0x00280202
   4b214:	sbcmi	lr, r1, r0, lsr #23
   4b218:	svcmi	0x0081ebb0
   4b21c:	bl	10fae24 <tcgetattr@plt+0x10f36c8>
   4b220:	svclt	0x00280202
   4b224:	addmi	lr, r1, r0, lsr #23
   4b228:	svcmi	0x0041ebb0
   4b22c:	bl	10fae34 <tcgetattr@plt+0x10f36d8>
   4b230:	svclt	0x00280202
   4b234:	submi	lr, r1, r0, lsr #23
   4b238:	svcmi	0x0001ebb0
   4b23c:	bl	10fae44 <tcgetattr@plt+0x10f36e8>
   4b240:	svclt	0x00280202
   4b244:	andmi	lr, r1, r0, lsr #23
   4b248:	svccc	0x00c1ebb0
   4b24c:	bl	10fae54 <tcgetattr@plt+0x10f36f8>
   4b250:	svclt	0x00280202
   4b254:	sbccc	lr, r1, r0, lsr #23
   4b258:	svccc	0x0081ebb0
   4b25c:	bl	10fae64 <tcgetattr@plt+0x10f3708>
   4b260:	svclt	0x00280202
   4b264:	addcc	lr, r1, r0, lsr #23
   4b268:	svccc	0x0041ebb0
   4b26c:	bl	10fae74 <tcgetattr@plt+0x10f3718>
   4b270:	svclt	0x00280202
   4b274:	subcc	lr, r1, r0, lsr #23
   4b278:	svccc	0x0001ebb0
   4b27c:	bl	10fae84 <tcgetattr@plt+0x10f3728>
   4b280:	svclt	0x00280202
   4b284:	andcc	lr, r1, r0, lsr #23
   4b288:	svccs	0x00c1ebb0
   4b28c:	bl	10fae94 <tcgetattr@plt+0x10f3738>
   4b290:	svclt	0x00280202
   4b294:	sbccs	lr, r1, r0, lsr #23
   4b298:	svccs	0x0081ebb0
   4b29c:	bl	10faea4 <tcgetattr@plt+0x10f3748>
   4b2a0:	svclt	0x00280202
   4b2a4:	addcs	lr, r1, r0, lsr #23
   4b2a8:	svccs	0x0041ebb0
   4b2ac:	bl	10faeb4 <tcgetattr@plt+0x10f3758>
   4b2b0:	svclt	0x00280202
   4b2b4:	subcs	lr, r1, r0, lsr #23
   4b2b8:	svccs	0x0001ebb0
   4b2bc:	bl	10faec4 <tcgetattr@plt+0x10f3768>
   4b2c0:	svclt	0x00280202
   4b2c4:	andcs	lr, r1, r0, lsr #23
   4b2c8:	svcne	0x00c1ebb0
   4b2cc:	bl	10faed4 <tcgetattr@plt+0x10f3778>
   4b2d0:	svclt	0x00280202
   4b2d4:	sbcne	lr, r1, r0, lsr #23
   4b2d8:	svcne	0x0081ebb0
   4b2dc:	bl	10faee4 <tcgetattr@plt+0x10f3788>
   4b2e0:	svclt	0x00280202
   4b2e4:	addne	lr, r1, r0, lsr #23
   4b2e8:	svcne	0x0041ebb0
   4b2ec:	bl	10faef4 <tcgetattr@plt+0x10f3798>
   4b2f0:	svclt	0x00280202
   4b2f4:	subne	lr, r1, r0, lsr #23
   4b2f8:	svcne	0x0001ebb0
   4b2fc:	bl	10faf04 <tcgetattr@plt+0x10f37a8>
   4b300:	svclt	0x00280202
   4b304:	andne	lr, r1, r0, lsr #23
   4b308:	svceq	0x00c1ebb0
   4b30c:	bl	10faf14 <tcgetattr@plt+0x10f37b8>
   4b310:	svclt	0x00280202
   4b314:	sbceq	lr, r1, r0, lsr #23
   4b318:	svceq	0x0081ebb0
   4b31c:	bl	10faf24 <tcgetattr@plt+0x10f37c8>
   4b320:	svclt	0x00280202
   4b324:	addeq	lr, r1, r0, lsr #23
   4b328:	svceq	0x0041ebb0
   4b32c:	bl	10faf34 <tcgetattr@plt+0x10f37d8>
   4b330:	svclt	0x00280202
   4b334:	subeq	lr, r1, r0, lsr #23
   4b338:	svceq	0x0001ebb0
   4b33c:	bl	10faf44 <tcgetattr@plt+0x10f37e8>
   4b340:	svclt	0x00280202
   4b344:	andeq	lr, r1, r0, lsr #23
   4b348:			; <UNDEFINED> instruction: 0x47704610
   4b34c:	andcs	fp, r1, ip, lsl #30
   4b350:	ldrbmi	r2, [r0, -r0]!
   4b354:			; <UNDEFINED> instruction: 0xf281fab1
   4b358:	andseq	pc, pc, #-2147483600	; 0x80000030
   4b35c:			; <UNDEFINED> instruction: 0xf002fa20
   4b360:	tstlt	r8, r0, ror r7
   4b364:	rscscc	pc, pc, pc, asr #32
   4b368:	stmdalt	lr, {ip, sp, lr, pc}
   4b36c:	rscsle	r2, r8, r0, lsl #18
   4b370:	andmi	lr, r3, sp, lsr #18
   4b374:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   4b378:			; <UNDEFINED> instruction: 0x4006e8bd
   4b37c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   4b380:	smlatbeq	r3, r1, fp, lr
   4b384:	svclt	0x00004770
   4b388:			; <UNDEFINED> instruction: 0xf04fb502
   4b38c:			; <UNDEFINED> instruction: 0xf7bb0008
   4b390:	stclt	13, cr14, [r2, #-120]	; 0xffffff88
   4b394:	mvnsmi	lr, #737280	; 0xb4000
   4b398:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   4b39c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   4b3a0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   4b3a4:	stcl	7, cr15, [lr], #748	; 0x2ec
   4b3a8:	blne	1ddc5a4 <tcgetattr@plt+0x1dd4e48>
   4b3ac:	strhle	r1, [sl], -r6
   4b3b0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   4b3b4:	svccc	0x0004f855
   4b3b8:	strbmi	r3, [sl], -r1, lsl #8
   4b3bc:	ldrtmi	r4, [r8], -r1, asr #12
   4b3c0:	adcmi	r4, r6, #152, 14	; 0x2600000
   4b3c4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   4b3c8:	svclt	0x000083f8
   4b3cc:	andeq	r0, r2, lr, ror #10
   4b3d0:	andeq	r0, r2, r4, ror #10
   4b3d4:	svclt	0x00004770

Disassembly of section .fini:

0004b3d8 <.fini>:
   4b3d8:	push	{r3, lr}
   4b3dc:	pop	{r3, pc}
