{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676938275041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676938275049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 18:11:14 2023 " "Processing started: Mon Feb 20 18:11:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676938275049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938275049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938275049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676938275814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676938275814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284887 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder4 " "Found entity 2: adder4" {  } { { "full_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/full_adder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_1 " "Found entity 1: mux2_1_1" {  } { { "mux2_1_1.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/mux2_1_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_4 " "Found entity 1: mux2_1_4" {  } { { "mux2_1_4.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/mux2_1_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_adder4.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_adder4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder4 " "Found entity 1: select_adder4" {  } { { "select_adder4.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/select_adder4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addercla.sv 2 2 " "Found 2 design units, including 2 entities, in source file addercla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addercla " "Found entity 1: addercla" {  } { { "addercla.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/addercla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284911 ""} { "Info" "ISGN_ENTITY_NAME" "2 addercla4 " "Found entity 2: addercla4" {  } { { "addercla.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/addercla.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_toplevel " "Found entity 1: adder_toplevel" {  } { { "adder_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/control.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "reg_17.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_17 " "Found entity 1: mux2_1_17" {  } { { "mux2_1_17.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/mux2_1_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookahead_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookahead_adder " "Found entity 1: lookahead_adder" {  } { { "lookahead_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284944 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676938284949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "select_adder.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676938284957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938284957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_toplevel " "Elaborating entity \"adder_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676938285010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:run_once " "Elaborating entity \"control\" for hierarchy \"control:run_once\"" {  } { { "adder_toplevel.sv" "run_once" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_17 mux2_1_17:m_mux " "Elaborating entity \"mux2_1_17\" for hierarchy \"mux2_1_17:m_mux\"" {  } { { "adder_toplevel.sv" "m_mux" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:reg_unit " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:reg_unit\"" {  } { { "adder_toplevel.sv" "reg_unit" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_adder select_adder:adders " "Elaborating entity \"select_adder\" for hierarchy \"select_adder:adders\"" {  } { { "adder_toplevel.sv" "adders" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_adder4 select_adder:adders\|select_adder4:SA0 " "Elaborating entity \"select_adder4\" for hierarchy \"select_adder:adders\|select_adder4:SA0\"" {  } { { "select_adder.sv" "SA0" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/select_adder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 select_adder:adders\|select_adder4:SA0\|adder4:A40 " "Elaborating entity \"adder4\" for hierarchy \"select_adder:adders\|select_adder4:SA0\|adder4:A40\"" {  } { { "select_adder4.sv" "A40" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/select_adder4.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder select_adder:adders\|select_adder4:SA0\|adder4:A40\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"select_adder:adders\|select_adder4:SA0\|adder4:A40\|full_adder:FA0\"" {  } { { "full_adder.sv" "FA0" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/full_adder.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_1 select_adder:adders\|select_adder4:SA0\|mux2_1_1:MU1 " "Elaborating entity \"mux2_1_1\" for hierarchy \"select_adder:adders\|select_adder4:SA0\|mux2_1_1:MU1\"" {  } { { "select_adder4.sv" "MU1" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/select_adder4.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_4 select_adder:adders\|select_adder4:SA0\|mux2_1_4:MU4 " "Elaborating entity \"mux2_1_4\" for hierarchy \"select_adder:adders\|select_adder4:SA0\|mux2_1_4:MU4\"" {  } { { "select_adder4.sv" "MU4" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/select_adder4.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AHex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AHex0\"" {  } { { "adder_toplevel.sv" "AHex0" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938285104 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "adder_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676938285647 "|adder_toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "adder_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676938285647 "|adder_toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "adder_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676938285647 "|adder_toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "adder_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676938285647 "|adder_toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "adder_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676938285647 "|adder_toplevel|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "adder_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676938285647 "|adder_toplevel|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "adder_toplevel.sv" "" { Text "C:/intelFPGA_lite/18.1/ECE 385/Lab3/adder_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676938285647 "|adder_toplevel|LED[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676938285647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676938285749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676938286200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ECE 385/Lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ECE 385/Lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938286234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676938286336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676938286336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676938286373 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676938286373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676938286373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676938286373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676938286388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 18:11:26 2023 " "Processing ended: Mon Feb 20 18:11:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676938286388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676938286388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676938286388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676938286388 ""}
