INFO-FLOW: Workspace C:/FPGA/MemBench/ddrbench_sol opened at Mon Mar 13 14:23:01 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.13 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.133 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.266 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.428 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.482 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.135 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./MemBench/ddrbench_sol/directives.tcl 
INFO: [HLS 200-1510] Running: source ./MemBench/ddrbench_sol/directives.tcl
Execute     set_directive_top -name ddrBenchmark ddrBenchmark 
INFO: [HLS 200-1510] Running: set_directive_top -name ddrBenchmark ddrBenchmark 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] Analyzing design file 'MemBench/src/ddrbenchmark.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling MemBench/src/ddrbenchmark.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang MemBench/src/ddrbenchmark.cpp -foptimization-record-file=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.cpp.clang.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.cpp.clang.err.log 
Command       ap_eval done; 1.096 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.1 seconds per iteration
Execute       set_directive_top ddrBenchmark -name=ddrBenchmark 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/clang.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.714 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/.systemc_flag -fix-errors C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.849 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/all.directive.json -fix-errors C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.127 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.15 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.202 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.742 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp.clang.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.837 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.288 seconds; current allocated memory: 1.110 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.0.bc -args  "C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrbenchmark.g.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.0.bc > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.1.lower.bc -args C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.1.lower.bc > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.266 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.269 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.2.m1.bc -args C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.2.m1.bc > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.53 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.533 sec.
Execute       run_link_or_opt -opt -out C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.3.fpc.bc -args C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ddrBenchmark -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=ddrBenchmark -reflow-float-conversion -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.3.fpc.bc > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.93 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.934 sec.
Execute       run_link_or_opt -out C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.4.m2.bc -args C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.4.m2.bc > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.113 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.116 sec.
Execute       run_link_or_opt -opt -out C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.5.gdce.bc -args C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ddrBenchmark 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=ddrBenchmark -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.5.gdce.bc > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=ddrBenchmark -mllvm -hls-db-dir -mllvm C:/FPGA/MemBench/ddrbench_sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.5.gdce.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.39 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'writeData(ap_uint<32>*, int)' (MemBench/src/ddrbenchmark.cpp:18:12)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:254:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(bool)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1767:168)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, bool)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1767:165)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'readData(ap_uint<32>*, int)' (MemBench/src/ddrbenchmark.cpp:23:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, bool)' into 'readData(ap_uint<32>*, int)' (MemBench/src/ddrbenchmark.cpp:26:6)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'readData(ap_uint<32>*, int)' (MemBench/src/ddrbenchmark.cpp:26:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'readData(ap_uint<32>*, int)' (MemBench/src/ddrbenchmark.cpp:26:20)
INFO: [HLS 214-178] Inlining function 'writeData(ap_uint<32>*, int)' into 'runBench(ap_uint<32>*, hls::stream<long long, 0>&, int, bool)' (MemBench/src/ddrbenchmark.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'readData(ap_uint<32>*, int)' into 'runBench(ap_uint<32>*, hls::stream<long long, 0>&, int, bool)' (MemBench/src/ddrbenchmark.cpp:32:0)
INFO: [HLS 214-241] Aggregating maxi variable 'mem' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'dataWrite'(MemBench/src/ddrbenchmark.cpp:17:13) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (MemBench/src/ddrbenchmark.cpp:17:13)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'dataRead'(MemBench/src/ddrbenchmark.cpp:24:12) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (MemBench/src/ddrbenchmark.cpp:24:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.sl_i1i64s' into 'countCycles(hls::stream<long long, 0>&, unsigned long long*) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164:13)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.71 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.110 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ddrBenchmark -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.0.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.182 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.1.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.2.prechk.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.110 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.g.1.bc to C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/FPGA/MemBench/ddrbench_sol/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.o.1.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'dataWrite' (MemBench/src/ddrbenchmark.cpp:17) in function 'runBench' automatically.
INFO: [XFORM 203-510] Pipelining loop 'count' (MemBench/src/ddrbenchmark.cpp:9) in function 'countCycles' automatically.
WARNING: [HLS 200-805] An internal stream 'counterCmd' (MemBench/src/ddrbenchmark.cpp:58) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'ddrBenchmark' (MemBench/src/ddrbenchmark.cpp:44:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'ddrBenchmark' (MemBench/src/ddrbenchmark.cpp:44:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'runBench'
	 'countCycles'.
Command         transform done; 0.215 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.o.1.tmp.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.113 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.110 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.o.2.bc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1450] Process runBench has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Command         transform done; 0.205 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.110 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.881 sec.
Command     elaborate done; 12.969 sec.
Execute     ap_eval exec zip -j C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.132 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ddrBenchmark' ...
Execute       ap_set_top_model ddrBenchmark 
Execute       get_model_list ddrBenchmark -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ddrBenchmark 
Execute       preproc_iomode -model countCycles 
Execute       preproc_iomode -model countCycles_Pipeline_count 
Execute       preproc_iomode -model runBench 
Execute       preproc_iomode -model runBench_Pipeline_dataWrite 
Execute       preproc_iomode -model runBench_Pipeline_dataRead 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list ddrBenchmark -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc runBench_Pipeline_dataRead runBench_Pipeline_dataWrite runBench countCycles_Pipeline_count countCycles ddrBenchmark
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : runBench_Pipeline_dataRead ...
Execute       set_default_model runBench_Pipeline_dataRead 
Execute       apply_spec_resource_limit runBench_Pipeline_dataRead 
INFO-FLOW: Configuring Module : runBench_Pipeline_dataWrite ...
Execute       set_default_model runBench_Pipeline_dataWrite 
Execute       apply_spec_resource_limit runBench_Pipeline_dataWrite 
INFO-FLOW: Configuring Module : runBench ...
Execute       set_default_model runBench 
Execute       apply_spec_resource_limit runBench 
INFO-FLOW: Configuring Module : countCycles_Pipeline_count ...
Execute       set_default_model countCycles_Pipeline_count 
Execute       apply_spec_resource_limit countCycles_Pipeline_count 
INFO-FLOW: Configuring Module : countCycles ...
Execute       set_default_model countCycles 
Execute       apply_spec_resource_limit countCycles 
INFO-FLOW: Configuring Module : ddrBenchmark ...
Execute       set_default_model ddrBenchmark 
Execute       apply_spec_resource_limit ddrBenchmark 
INFO-FLOW: Model list for preprocess: entry_proc runBench_Pipeline_dataRead runBench_Pipeline_dataWrite runBench countCycles_Pipeline_count countCycles ddrBenchmark
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: runBench_Pipeline_dataRead ...
Execute       set_default_model runBench_Pipeline_dataRead 
Execute       cdfg_preprocess -model runBench_Pipeline_dataRead 
Execute       rtl_gen_preprocess runBench_Pipeline_dataRead 
INFO-FLOW: Preprocessing Module: runBench_Pipeline_dataWrite ...
Execute       set_default_model runBench_Pipeline_dataWrite 
Execute       cdfg_preprocess -model runBench_Pipeline_dataWrite 
Execute       rtl_gen_preprocess runBench_Pipeline_dataWrite 
INFO-FLOW: Preprocessing Module: runBench ...
Execute       set_default_model runBench 
Execute       cdfg_preprocess -model runBench 
Execute       rtl_gen_preprocess runBench 
INFO-FLOW: Preprocessing Module: countCycles_Pipeline_count ...
Execute       set_default_model countCycles_Pipeline_count 
Execute       cdfg_preprocess -model countCycles_Pipeline_count 
Execute       rtl_gen_preprocess countCycles_Pipeline_count 
INFO-FLOW: Preprocessing Module: countCycles ...
Execute       set_default_model countCycles 
Execute       cdfg_preprocess -model countCycles 
Execute       rtl_gen_preprocess countCycles 
INFO-FLOW: Preprocessing Module: ddrBenchmark ...
Execute       set_default_model ddrBenchmark 
Execute       cdfg_preprocess -model ddrBenchmark 
Execute       rtl_gen_preprocess ddrBenchmark 
INFO-FLOW: Model list for synthesis: entry_proc runBench_Pipeline_dataRead runBench_Pipeline_dataWrite runBench countCycles_Pipeline_count countCycles ddrBenchmark
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runBench_Pipeline_dataRead' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runBench_Pipeline_dataRead 
Execute       schedule -model runBench_Pipeline_dataRead 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dataRead'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'dataRead'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.sched.adb -f 
INFO-FLOW: Finish scheduling runBench_Pipeline_dataRead.
Execute       set_default_model runBench_Pipeline_dataRead 
Execute       bind -model runBench_Pipeline_dataRead 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.bind.adb -f 
INFO-FLOW: Finish binding runBench_Pipeline_dataRead.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runBench_Pipeline_dataWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runBench_Pipeline_dataWrite 
Execute       schedule -model runBench_Pipeline_dataWrite 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dataWrite'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'dataWrite'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.sched.adb -f 
INFO-FLOW: Finish scheduling runBench_Pipeline_dataWrite.
Execute       set_default_model runBench_Pipeline_dataWrite 
Execute       bind -model runBench_Pipeline_dataWrite 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.bind.adb -f 
INFO-FLOW: Finish binding runBench_Pipeline_dataWrite.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runBench' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runBench 
Execute       schedule -model runBench 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.sched.adb -f 
INFO-FLOW: Finish scheduling runBench.
Execute       set_default_model runBench 
Execute       bind -model runBench 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.bind.adb -f 
INFO-FLOW: Finish binding runBench.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'countCycles_Pipeline_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model countCycles_Pipeline_count 
Execute       schedule -model countCycles_Pipeline_count 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'count'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'count'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.sched.adb -f 
INFO-FLOW: Finish scheduling countCycles_Pipeline_count.
Execute       set_default_model countCycles_Pipeline_count 
Execute       bind -model countCycles_Pipeline_count 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.bind.adb -f 
INFO-FLOW: Finish binding countCycles_Pipeline_count.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'countCycles' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model countCycles 
Execute       schedule -model countCycles 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.sched.adb -f 
INFO-FLOW: Finish scheduling countCycles.
Execute       set_default_model countCycles 
Execute       bind -model countCycles 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.bind.adb -f 
INFO-FLOW: Finish binding countCycles.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddrBenchmark' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ddrBenchmark 
Execute       schedule -model ddrBenchmark 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.sched.adb -f 
INFO-FLOW: Finish scheduling ddrBenchmark.
Execute       set_default_model ddrBenchmark 
Execute       bind -model ddrBenchmark 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.bind.adb -f 
INFO-FLOW: Finish binding ddrBenchmark.
Execute       get_model_list ddrBenchmark -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess runBench_Pipeline_dataRead 
Execute       rtl_gen_preprocess runBench_Pipeline_dataWrite 
Execute       rtl_gen_preprocess runBench 
Execute       rtl_gen_preprocess countCycles_Pipeline_count 
Execute       rtl_gen_preprocess countCycles 
Execute       rtl_gen_preprocess ddrBenchmark 
INFO-FLOW: Model list for RTL generation: entry_proc runBench_Pipeline_dataRead runBench_Pipeline_dataWrite runBench countCycles_Pipeline_count countCycles ddrBenchmark
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix ddrBenchmark_ -sub_prefix ddrBenchmark_ -mg_file C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.110 GB.
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/FPGA/MemBench/ddrbench_sol/syn/vhdl/ddrBenchmark_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/FPGA/MemBench/ddrbench_sol/syn/verilog/ddrBenchmark_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/FPGA/MemBench/ddrbench_sol/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o C:/FPGA/MemBench/ddrbench_sol/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/FPGA/MemBench/ddrbench_sol/.autopilot/db -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runBench_Pipeline_dataRead' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runBench_Pipeline_dataRead -top_prefix ddrBenchmark_ -sub_prefix ddrBenchmark_ -mg_file C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runBench_Pipeline_dataRead' pipeline 'dataRead' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataRead/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runBench_Pipeline_dataRead'.
Command       create_rtl_model done; 0.263 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.110 GB.
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute       gen_rtl runBench_Pipeline_dataRead -style xilinx -f -lang vhdl -o C:/FPGA/MemBench/ddrbench_sol/syn/vhdl/ddrBenchmark_runBench_Pipeline_dataRead 
Execute       gen_rtl runBench_Pipeline_dataRead -style xilinx -f -lang vlog -o C:/FPGA/MemBench/ddrbench_sol/syn/verilog/ddrBenchmark_runBench_Pipeline_dataRead 
Execute       syn_report -csynth -model runBench_Pipeline_dataRead -o C:/FPGA/MemBench/ddrbench_sol/syn/report/runBench_Pipeline_dataRead_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runBench_Pipeline_dataRead -o C:/FPGA/MemBench/ddrbench_sol/syn/report/runBench_Pipeline_dataRead_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runBench_Pipeline_dataRead -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runBench_Pipeline_dataRead -f -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.adb 
Execute       db_write -model runBench_Pipeline_dataRead -bindview -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runBench_Pipeline_dataRead -p C:/FPGA/MemBench/ddrbench_sol/.autopilot/db -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runBench_Pipeline_dataWrite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runBench_Pipeline_dataWrite -top_prefix ddrBenchmark_ -sub_prefix ddrBenchmark_ -mg_file C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'runBench_Pipeline_dataWrite' pipeline 'dataWrite' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runBench_Pipeline_dataWrite/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runBench_Pipeline_dataWrite'.
Command       create_rtl_model done; 0.347 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.110 GB.
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute       gen_rtl runBench_Pipeline_dataWrite -style xilinx -f -lang vhdl -o C:/FPGA/MemBench/ddrbench_sol/syn/vhdl/ddrBenchmark_runBench_Pipeline_dataWrite 
Execute       gen_rtl runBench_Pipeline_dataWrite -style xilinx -f -lang vlog -o C:/FPGA/MemBench/ddrbench_sol/syn/verilog/ddrBenchmark_runBench_Pipeline_dataWrite 
Execute       syn_report -csynth -model runBench_Pipeline_dataWrite -o C:/FPGA/MemBench/ddrbench_sol/syn/report/runBench_Pipeline_dataWrite_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runBench_Pipeline_dataWrite -o C:/FPGA/MemBench/ddrbench_sol/syn/report/runBench_Pipeline_dataWrite_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runBench_Pipeline_dataWrite -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runBench_Pipeline_dataWrite -f -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.adb 
Execute       db_write -model runBench_Pipeline_dataWrite -bindview -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runBench_Pipeline_dataWrite -p C:/FPGA/MemBench/ddrbench_sol/.autopilot/db -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runBench' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runBench -top_prefix ddrBenchmark_ -sub_prefix ddrBenchmark_ -mg_file C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'runBench'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.110 GB.
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute       gen_rtl runBench -style xilinx -f -lang vhdl -o C:/FPGA/MemBench/ddrbench_sol/syn/vhdl/ddrBenchmark_runBench 
Execute       gen_rtl runBench -style xilinx -f -lang vlog -o C:/FPGA/MemBench/ddrbench_sol/syn/verilog/ddrBenchmark_runBench 
Execute       syn_report -csynth -model runBench -o C:/FPGA/MemBench/ddrbench_sol/syn/report/runBench_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runBench -o C:/FPGA/MemBench/ddrbench_sol/syn/report/runBench_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runBench -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runBench -f -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.adb 
Execute       db_write -model runBench -bindview -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runBench -p C:/FPGA/MemBench/ddrbench_sol/.autopilot/db -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'countCycles_Pipeline_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model countCycles_Pipeline_count -top_prefix ddrBenchmark_ -sub_prefix ddrBenchmark_ -mg_file C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'countCycles_Pipeline_count' pipeline 'count' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'countCycles_Pipeline_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.110 GB.
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute       gen_rtl countCycles_Pipeline_count -style xilinx -f -lang vhdl -o C:/FPGA/MemBench/ddrbench_sol/syn/vhdl/ddrBenchmark_countCycles_Pipeline_count 
Execute       gen_rtl countCycles_Pipeline_count -style xilinx -f -lang vlog -o C:/FPGA/MemBench/ddrbench_sol/syn/verilog/ddrBenchmark_countCycles_Pipeline_count 
Execute       syn_report -csynth -model countCycles_Pipeline_count -o C:/FPGA/MemBench/ddrbench_sol/syn/report/countCycles_Pipeline_count_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model countCycles_Pipeline_count -o C:/FPGA/MemBench/ddrbench_sol/syn/report/countCycles_Pipeline_count_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model countCycles_Pipeline_count -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model countCycles_Pipeline_count -f -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.adb 
Execute       db_write -model countCycles_Pipeline_count -bindview -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info countCycles_Pipeline_count -p C:/FPGA/MemBench/ddrbench_sol/.autopilot/db -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'countCycles' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model countCycles -top_prefix ddrBenchmark_ -sub_prefix ddrBenchmark_ -mg_file C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'countCycles'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.110 GB.
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute       gen_rtl countCycles -style xilinx -f -lang vhdl -o C:/FPGA/MemBench/ddrbench_sol/syn/vhdl/ddrBenchmark_countCycles 
Execute       gen_rtl countCycles -style xilinx -f -lang vlog -o C:/FPGA/MemBench/ddrbench_sol/syn/verilog/ddrBenchmark_countCycles 
Execute       syn_report -csynth -model countCycles -o C:/FPGA/MemBench/ddrbench_sol/syn/report/countCycles_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model countCycles -o C:/FPGA/MemBench/ddrbench_sol/syn/report/countCycles_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model countCycles -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model countCycles -f -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.adb 
Execute       db_write -model countCycles -bindview -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info countCycles -p C:/FPGA/MemBench/ddrbench_sol/.autopilot/db -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddrBenchmark' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ddrBenchmark -top_prefix  -sub_prefix ddrBenchmark_ -mg_file C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ddrBenchmark/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ddrBenchmark/results' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ddrBenchmark/mem' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ddrBenchmark/dataNum' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ddrBenchmark/rw' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'ddrBenchmark/res' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'ddrBenchmark' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mem', 'dataNum', 'rw', 'res' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddrBenchmark'.
Command       create_rtl_model done; 0.225 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.110 GB.
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute       gen_rtl ddrBenchmark -istop -style xilinx -f -lang vhdl -o C:/FPGA/MemBench/ddrbench_sol/syn/vhdl/ddrBenchmark 
Execute       gen_rtl ddrBenchmark -istop -style xilinx -f -lang vlog -o C:/FPGA/MemBench/ddrbench_sol/syn/verilog/ddrBenchmark 
Execute       syn_report -csynth -model ddrBenchmark -o C:/FPGA/MemBench/ddrbench_sol/syn/report/ddrBenchmark_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ddrBenchmark -o C:/FPGA/MemBench/ddrbench_sol/syn/report/ddrBenchmark_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ddrBenchmark -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ddrBenchmark -f -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.adb 
Execute       db_write -model ddrBenchmark -bindview -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ddrBenchmark -p C:/FPGA/MemBench/ddrbench_sol/.autopilot/db -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark 
Execute       export_constraint_db -f -tool general -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.constraint.tcl 
Execute       syn_report -designview -model ddrBenchmark -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.design.xml 
Execute       syn_report -csynthDesign -model ddrBenchmark -o C:/FPGA/MemBench/ddrbench_sol/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model ddrBenchmark -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model ddrBenchmark -o C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks ddrBenchmark 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain ddrBenchmark 
INFO-FLOW: Model list for RTL component generation: entry_proc runBench_Pipeline_dataRead runBench_Pipeline_dataWrite runBench countCycles_Pipeline_count countCycles ddrBenchmark
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [runBench_Pipeline_dataRead] ... 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.compgen.tcl 
INFO-FLOW: Found component ddrBenchmark_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ddrBenchmark_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runBench_Pipeline_dataWrite] ... 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.compgen.tcl 
INFO-FLOW: Found component ddrBenchmark_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ddrBenchmark_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runBench] ... 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.compgen.tcl 
INFO-FLOW: Handling components in module [countCycles_Pipeline_count] ... 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.compgen.tcl 
INFO-FLOW: Found component ddrBenchmark_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model ddrBenchmark_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [countCycles] ... 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.compgen.tcl 
INFO-FLOW: Handling components in module [ddrBenchmark] ... 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.tcl 
INFO-FLOW: Found component ddrBenchmark_fifo_w64_d3_S.
INFO-FLOW: Append model ddrBenchmark_fifo_w64_d3_S
INFO-FLOW: Found component ddrBenchmark_fifo_w64_d2_S.
INFO-FLOW: Append model ddrBenchmark_fifo_w64_d2_S
INFO-FLOW: Found component ddrBenchmark_start_for_countCycles_U0.
INFO-FLOW: Append model ddrBenchmark_start_for_countCycles_U0
INFO-FLOW: Found component ddrBenchmark_gmem_m_axi.
INFO-FLOW: Append model ddrBenchmark_gmem_m_axi
INFO-FLOW: Found component ddrBenchmark_results_m_axi.
INFO-FLOW: Append model ddrBenchmark_results_m_axi
INFO-FLOW: Found component ddrBenchmark_control_s_axi.
INFO-FLOW: Append model ddrBenchmark_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model runBench_Pipeline_dataRead
INFO-FLOW: Append model runBench_Pipeline_dataWrite
INFO-FLOW: Append model runBench
INFO-FLOW: Append model countCycles_Pipeline_count
INFO-FLOW: Append model countCycles
INFO-FLOW: Append model ddrBenchmark
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ddrBenchmark_flow_control_loop_pipe_sequential_init ddrBenchmark_flow_control_loop_pipe_sequential_init ddrBenchmark_flow_control_loop_pipe_sequential_init ddrBenchmark_fifo_w64_d3_S ddrBenchmark_fifo_w64_d2_S ddrBenchmark_start_for_countCycles_U0 ddrBenchmark_gmem_m_axi ddrBenchmark_results_m_axi ddrBenchmark_control_s_axi entry_proc runBench_Pipeline_dataRead runBench_Pipeline_dataWrite runBench countCycles_Pipeline_count countCycles ddrBenchmark
INFO-FLOW: Generating C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model ddrBenchmark_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ddrBenchmark_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ddrBenchmark_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model ddrBenchmark_fifo_w64_d3_S
INFO-FLOW: To file: write model ddrBenchmark_fifo_w64_d2_S
INFO-FLOW: To file: write model ddrBenchmark_start_for_countCycles_U0
INFO-FLOW: To file: write model ddrBenchmark_gmem_m_axi
INFO-FLOW: To file: write model ddrBenchmark_results_m_axi
INFO-FLOW: To file: write model ddrBenchmark_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model runBench_Pipeline_dataRead
INFO-FLOW: To file: write model runBench_Pipeline_dataWrite
INFO-FLOW: To file: write model runBench
INFO-FLOW: To file: write model countCycles_Pipeline_count
INFO-FLOW: To file: write model countCycles
INFO-FLOW: To file: write model ddrBenchmark
INFO-FLOW: Generating C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.101 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/vhdl' dstVlogDir='C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/vlog' tclDir='C:/FPGA/MemBench/ddrbench_sol/.autopilot/db' modelList='ddrBenchmark_flow_control_loop_pipe_sequential_init
ddrBenchmark_flow_control_loop_pipe_sequential_init
ddrBenchmark_flow_control_loop_pipe_sequential_init
ddrBenchmark_fifo_w64_d3_S
ddrBenchmark_fifo_w64_d2_S
ddrBenchmark_start_for_countCycles_U0
ddrBenchmark_gmem_m_axi
ddrBenchmark_results_m_axi
ddrBenchmark_control_s_axi
entry_proc
runBench_Pipeline_dataRead
runBench_Pipeline_dataWrite
runBench
countCycles_Pipeline_count
countCycles
ddrBenchmark
' expOnly='0'
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.compgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.compgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.compgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.compgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.compgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'res_c_U(ddrBenchmark_fifo_w64_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'counterCmd_U(ddrBenchmark_fifo_w64_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_countCycles_U0_U(ddrBenchmark_start_for_countCycles_U0)' using Shift Registers.
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.16 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.936 seconds; current allocated memory: 1.110 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='ddrBenchmark_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name runBench
INFO-FLOW: No bind nodes found for module_name countCycles
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/FPGA/MemBench/ddrbench_sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='ddrBenchmark_flow_control_loop_pipe_sequential_init
ddrBenchmark_flow_control_loop_pipe_sequential_init
ddrBenchmark_flow_control_loop_pipe_sequential_init
ddrBenchmark_fifo_w64_d3_S
ddrBenchmark_fifo_w64_d2_S
ddrBenchmark_start_for_countCycles_U0
ddrBenchmark_gmem_m_axi
ddrBenchmark_results_m_axi
ddrBenchmark_control_s_axi
entry_proc
runBench_Pipeline_dataRead
runBench_Pipeline_dataWrite
runBench
countCycles_Pipeline_count
countCycles
ddrBenchmark
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/top-io-be.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.dataonly.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.tbgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.tbgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.tbgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.tbgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.tbgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.constraint.tcl 
Execute       sc_get_clocks ddrBenchmark 
Execute       source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE ddrBenchmark LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE ddrBenchmark LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME results_m_axi_U SOURCE {} VARIABLE {} MODULE ddrBenchmark LOOP {} BUNDLEDNAME results DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST ddrBenchmark MODULE2INSTS {ddrBenchmark ddrBenchmark entry_proc entry_proc_U0 runBench runBench_U0 runBench_Pipeline_dataRead grp_runBench_Pipeline_dataRead_fu_141 runBench_Pipeline_dataWrite grp_runBench_Pipeline_dataWrite_fu_150 countCycles countCycles_U0 countCycles_Pipeline_count grp_countCycles_Pipeline_count_fu_90} INST2MODULE {ddrBenchmark ddrBenchmark entry_proc_U0 entry_proc runBench_U0 runBench grp_runBench_Pipeline_dataRead_fu_141 runBench_Pipeline_dataRead grp_runBench_Pipeline_dataWrite_fu_150 runBench_Pipeline_dataWrite countCycles_U0 countCycles grp_countCycles_Pipeline_count_fu_90 countCycles_Pipeline_count} INSTDATA {ddrBenchmark {DEPTH 1 CHILDREN {entry_proc_U0 runBench_U0 countCycles_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} runBench_U0 {DEPTH 2 CHILDREN {grp_runBench_Pipeline_dataRead_fu_141 grp_runBench_Pipeline_dataWrite_fu_150}} grp_runBench_Pipeline_dataRead_fu_141 {DEPTH 3 CHILDREN {}} grp_runBench_Pipeline_dataWrite_fu_150 {DEPTH 3 CHILDREN {}} countCycles_U0 {DEPTH 2 CHILDREN grp_countCycles_Pipeline_count_fu_90} grp_countCycles_Pipeline_count_fu_90 {DEPTH 3 CHILDREN {}}} MODULEDATA {runBench_Pipeline_dataRead {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_109_p2 SOURCE MemBench/src/ddrbenchmark.cpp:24 VARIABLE add_ln24 LOOP dataRead BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_V_1_fu_141_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE tmp_V_1 LOOP dataRead BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} runBench_Pipeline_dataWrite {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_102_p2 SOURCE MemBench/src/ddrbenchmark.cpp:17 VARIABLE add_ln17 LOOP dataWrite BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} countCycles_Pipeline_count {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_1_fu_69_p2 SOURCE MemBench/src/ddrbenchmark.cpp:9 VARIABLE cnt_1 LOOP count BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ddrBenchmark {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_c_U SOURCE MemBench/src/ddrbenchmark.cpp:56 VARIABLE res_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME counterCmd_U SOURCE MemBench/src/ddrbenchmark.cpp:58 VARIABLE counterCmd LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} runBench {AREA {DSP 0 BRAM 0 URAM 0}} countCycles {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 1.110 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for ddrBenchmark.
INFO: [VLOG 209-307] Generating Verilog RTL for ddrBenchmark.
Execute       syn_report -model ddrBenchmark -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 5.517 sec.
Command   csynth_design done; 18.635 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 18.635 seconds; current allocated memory: 8.480 MB.
Command ap_source done; 20.369 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/FPGA/MemBench/ddrbench_sol opened at Mon Mar 13 14:23:32 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.841 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.213 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.286 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.177 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.282 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.135 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.204 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.28 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./MemBench/ddrbench_sol/directives.tcl 
INFO: [HLS 200-1510] Running: source ./MemBench/ddrbench_sol/directives.tcl
Execute     set_directive_top -name ddrBenchmark ddrBenchmark 
INFO: [HLS 200-1510] Running: set_directive_top -name ddrBenchmark ddrBenchmark 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.143 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.21 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/FPGA/MemBench/src/testbench/ddrbenchmark_testbench.cpp C:/FPGA/MemBench/ddrbench_sol/./sim/autowrap/testbench/ddrbenchmark_testbench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/FPGA/MemBench/ddrbench_sol/./sim/autowrap/testbench/ddrbenchmark_testbench.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/FPGA/MemBench/ddrbench_sol/./sim/autowrap/testbench/ddrbenchmark_testbench.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.982 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/FPGA/MemBench/src/ddrbenchmark.cpp C:/FPGA/MemBench/ddrbench_sol/./sim/autowrap/testbench/ddrbenchmark.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/FPGA/MemBench/ddrbench_sol/./sim/autowrap/testbench/ddrbenchmark.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/FPGA/MemBench/ddrbench_sol/./sim/autowrap/testbench/ddrbenchmark.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.538 sec.
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.251 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     send_msg_by_id WARNING @200-616@ 
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 32.96 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 48.401 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 48.401 seconds; current allocated memory: 46.957 MB.
Command ap_source done; 51.109 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/FPGA/MemBench/ddrbench_sol opened at Mon Mar 13 14:28:59 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.065 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.162 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.252 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.296 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.136 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.174 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./MemBench/ddrbench_sol/directives.tcl 
INFO: [HLS 200-1510] Running: source ./MemBench/ddrbench_sol/directives.tcl
Execute     set_directive_top -name ddrBenchmark ddrBenchmark 
INFO: [HLS 200-1510] Running: set_directive_top -name ddrBenchmark ddrBenchmark 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=ddrBenchmark xml_exists=0
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ddrBenchmark
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=16 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='ddrBenchmark_flow_control_loop_pipe_sequential_init
ddrBenchmark_flow_control_loop_pipe_sequential_init
ddrBenchmark_flow_control_loop_pipe_sequential_init
ddrBenchmark_fifo_w64_d3_S
ddrBenchmark_fifo_w64_d2_S
ddrBenchmark_start_for_countCycles_U0
ddrBenchmark_gmem_m_axi
ddrBenchmark_results_m_axi
ddrBenchmark_control_s_axi
entry_proc
runBench_Pipeline_dataRead
runBench_Pipeline_dataWrite
runBench
countCycles_Pipeline_count
countCycles
ddrBenchmark
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/top-io-be.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.dataonly.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataRead.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench_Pipeline_dataWrite.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/runBench.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles_Pipeline_count.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/countCycles.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.constraint.tcl 
Execute     sc_get_clocks ddrBenchmark 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to ddrBenchmark
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.compgen.dataonly.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=ddrBenchmark
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.rtl_wrap.cfg.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.constraint.tcl 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/ddrBenchmark.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/FPGA/MemBench/ddrbench_sol/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.146 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/FPGA/MemBench/ddrbench_sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/FPGA/MemBench/ddrbench_sol/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s MemBench/ddrbench_sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file MemBench/ddrbench_sol/impl/export.zip
Command   export_design done; 16.52 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.52 seconds; current allocated memory: 138.586 MB.
Command ap_source done; 18.05 sec.
Execute cleanup_all 
