
exercise_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006524  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  080066f4  080066f4  000166f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006844  08006844  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006844  08006844  00016844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800684c  0800684c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800684c  0800684c  0001684c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006850  08006850  00016850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006854  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000145d4  20000070  080068c4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014644  080068c4  00024644  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000180dd  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032a3  00000000  00000000  000381c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    0000b4de  00000000  00000000  0003b463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001480  00000000  00000000  00046948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000012d8  00000000  00000000  00047dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025501  00000000  00000000  000490a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018479  00000000  00000000  0006e5a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e0e39  00000000  00000000  00086a1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005b70  00000000  00000000  00167854  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080066dc 	.word	0x080066dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080066dc 	.word	0x080066dc

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	; 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20012f24 	.word	0x20012f24

080002a4 <__aeabi_uldivmod>:
 80002a4:	b953      	cbnz	r3, 80002bc <__aeabi_uldivmod+0x18>
 80002a6:	b94a      	cbnz	r2, 80002bc <__aeabi_uldivmod+0x18>
 80002a8:	2900      	cmp	r1, #0
 80002aa:	bf08      	it	eq
 80002ac:	2800      	cmpeq	r0, #0
 80002ae:	bf1c      	itt	ne
 80002b0:	f04f 31ff 	movne.w	r1, #4294967295
 80002b4:	f04f 30ff 	movne.w	r0, #4294967295
 80002b8:	f000 b970 	b.w	800059c <__aeabi_idiv0>
 80002bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c4:	f000 f806 	bl	80002d4 <__udivmoddi4>
 80002c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d0:	b004      	add	sp, #16
 80002d2:	4770      	bx	lr

080002d4 <__udivmoddi4>:
 80002d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d8:	9e08      	ldr	r6, [sp, #32]
 80002da:	460d      	mov	r5, r1
 80002dc:	4604      	mov	r4, r0
 80002de:	460f      	mov	r7, r1
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d14a      	bne.n	800037a <__udivmoddi4+0xa6>
 80002e4:	428a      	cmp	r2, r1
 80002e6:	4694      	mov	ip, r2
 80002e8:	d965      	bls.n	80003b6 <__udivmoddi4+0xe2>
 80002ea:	fab2 f382 	clz	r3, r2
 80002ee:	b143      	cbz	r3, 8000302 <__udivmoddi4+0x2e>
 80002f0:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f4:	f1c3 0220 	rsb	r2, r3, #32
 80002f8:	409f      	lsls	r7, r3
 80002fa:	fa20 f202 	lsr.w	r2, r0, r2
 80002fe:	4317      	orrs	r7, r2
 8000300:	409c      	lsls	r4, r3
 8000302:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000306:	fa1f f58c 	uxth.w	r5, ip
 800030a:	fbb7 f1fe 	udiv	r1, r7, lr
 800030e:	0c22      	lsrs	r2, r4, #16
 8000310:	fb0e 7711 	mls	r7, lr, r1, r7
 8000314:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000318:	fb01 f005 	mul.w	r0, r1, r5
 800031c:	4290      	cmp	r0, r2
 800031e:	d90a      	bls.n	8000336 <__udivmoddi4+0x62>
 8000320:	eb1c 0202 	adds.w	r2, ip, r2
 8000324:	f101 37ff 	add.w	r7, r1, #4294967295
 8000328:	f080 811c 	bcs.w	8000564 <__udivmoddi4+0x290>
 800032c:	4290      	cmp	r0, r2
 800032e:	f240 8119 	bls.w	8000564 <__udivmoddi4+0x290>
 8000332:	3902      	subs	r1, #2
 8000334:	4462      	add	r2, ip
 8000336:	1a12      	subs	r2, r2, r0
 8000338:	b2a4      	uxth	r4, r4
 800033a:	fbb2 f0fe 	udiv	r0, r2, lr
 800033e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000342:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000346:	fb00 f505 	mul.w	r5, r0, r5
 800034a:	42a5      	cmp	r5, r4
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x90>
 800034e:	eb1c 0404 	adds.w	r4, ip, r4
 8000352:	f100 32ff 	add.w	r2, r0, #4294967295
 8000356:	f080 8107 	bcs.w	8000568 <__udivmoddi4+0x294>
 800035a:	42a5      	cmp	r5, r4
 800035c:	f240 8104 	bls.w	8000568 <__udivmoddi4+0x294>
 8000360:	4464      	add	r4, ip
 8000362:	3802      	subs	r0, #2
 8000364:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000368:	1b64      	subs	r4, r4, r5
 800036a:	2100      	movs	r1, #0
 800036c:	b11e      	cbz	r6, 8000376 <__udivmoddi4+0xa2>
 800036e:	40dc      	lsrs	r4, r3
 8000370:	2300      	movs	r3, #0
 8000372:	e9c6 4300 	strd	r4, r3, [r6]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0xbc>
 800037e:	2e00      	cmp	r6, #0
 8000380:	f000 80ed 	beq.w	800055e <__udivmoddi4+0x28a>
 8000384:	2100      	movs	r1, #0
 8000386:	e9c6 0500 	strd	r0, r5, [r6]
 800038a:	4608      	mov	r0, r1
 800038c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000390:	fab3 f183 	clz	r1, r3
 8000394:	2900      	cmp	r1, #0
 8000396:	d149      	bne.n	800042c <__udivmoddi4+0x158>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d302      	bcc.n	80003a2 <__udivmoddi4+0xce>
 800039c:	4282      	cmp	r2, r0
 800039e:	f200 80f8 	bhi.w	8000592 <__udivmoddi4+0x2be>
 80003a2:	1a84      	subs	r4, r0, r2
 80003a4:	eb65 0203 	sbc.w	r2, r5, r3
 80003a8:	2001      	movs	r0, #1
 80003aa:	4617      	mov	r7, r2
 80003ac:	2e00      	cmp	r6, #0
 80003ae:	d0e2      	beq.n	8000376 <__udivmoddi4+0xa2>
 80003b0:	e9c6 4700 	strd	r4, r7, [r6]
 80003b4:	e7df      	b.n	8000376 <__udivmoddi4+0xa2>
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xe6>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f382 	clz	r3, r2
 80003be:	2b00      	cmp	r3, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x210>
 80003c4:	1a8a      	subs	r2, r1, r2
 80003c6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ca:	fa1f fe8c 	uxth.w	lr, ip
 80003ce:	2101      	movs	r1, #1
 80003d0:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d4:	fb07 2015 	mls	r0, r7, r5, r2
 80003d8:	0c22      	lsrs	r2, r4, #16
 80003da:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003de:	fb0e f005 	mul.w	r0, lr, r5
 80003e2:	4290      	cmp	r0, r2
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x124>
 80003e6:	eb1c 0202 	adds.w	r2, ip, r2
 80003ea:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x122>
 80003f0:	4290      	cmp	r0, r2
 80003f2:	f200 80cb 	bhi.w	800058c <__udivmoddi4+0x2b8>
 80003f6:	4645      	mov	r5, r8
 80003f8:	1a12      	subs	r2, r2, r0
 80003fa:	b2a4      	uxth	r4, r4
 80003fc:	fbb2 f0f7 	udiv	r0, r2, r7
 8000400:	fb07 2210 	mls	r2, r7, r0, r2
 8000404:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000408:	fb0e fe00 	mul.w	lr, lr, r0
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x14e>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f100 32ff 	add.w	r2, r0, #4294967295
 8000418:	d202      	bcs.n	8000420 <__udivmoddi4+0x14c>
 800041a:	45a6      	cmp	lr, r4
 800041c:	f200 80bb 	bhi.w	8000596 <__udivmoddi4+0x2c2>
 8000420:	4610      	mov	r0, r2
 8000422:	eba4 040e 	sub.w	r4, r4, lr
 8000426:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800042a:	e79f      	b.n	800036c <__udivmoddi4+0x98>
 800042c:	f1c1 0720 	rsb	r7, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 fc07 	lsr.w	ip, r2, r7
 8000436:	ea4c 0c03 	orr.w	ip, ip, r3
 800043a:	fa05 f401 	lsl.w	r4, r5, r1
 800043e:	fa20 f307 	lsr.w	r3, r0, r7
 8000442:	40fd      	lsrs	r5, r7
 8000444:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fbb5 f8f9 	udiv	r8, r5, r9
 800044e:	fa1f fe8c 	uxth.w	lr, ip
 8000452:	fb09 5518 	mls	r5, r9, r8, r5
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800045c:	fb08 f50e 	mul.w	r5, r8, lr
 8000460:	42a5      	cmp	r5, r4
 8000462:	fa02 f201 	lsl.w	r2, r2, r1
 8000466:	fa00 f001 	lsl.w	r0, r0, r1
 800046a:	d90b      	bls.n	8000484 <__udivmoddi4+0x1b0>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f108 3aff 	add.w	sl, r8, #4294967295
 8000474:	f080 8088 	bcs.w	8000588 <__udivmoddi4+0x2b4>
 8000478:	42a5      	cmp	r5, r4
 800047a:	f240 8085 	bls.w	8000588 <__udivmoddi4+0x2b4>
 800047e:	f1a8 0802 	sub.w	r8, r8, #2
 8000482:	4464      	add	r4, ip
 8000484:	1b64      	subs	r4, r4, r5
 8000486:	b29d      	uxth	r5, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000494:	fb03 fe0e 	mul.w	lr, r3, lr
 8000498:	45a6      	cmp	lr, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1da>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a4:	d26c      	bcs.n	8000580 <__udivmoddi4+0x2ac>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	d96a      	bls.n	8000580 <__udivmoddi4+0x2ac>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	4464      	add	r4, ip
 80004ae:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004b2:	fba3 9502 	umull	r9, r5, r3, r2
 80004b6:	eba4 040e 	sub.w	r4, r4, lr
 80004ba:	42ac      	cmp	r4, r5
 80004bc:	46c8      	mov	r8, r9
 80004be:	46ae      	mov	lr, r5
 80004c0:	d356      	bcc.n	8000570 <__udivmoddi4+0x29c>
 80004c2:	d053      	beq.n	800056c <__udivmoddi4+0x298>
 80004c4:	b156      	cbz	r6, 80004dc <__udivmoddi4+0x208>
 80004c6:	ebb0 0208 	subs.w	r2, r0, r8
 80004ca:	eb64 040e 	sbc.w	r4, r4, lr
 80004ce:	fa04 f707 	lsl.w	r7, r4, r7
 80004d2:	40ca      	lsrs	r2, r1
 80004d4:	40cc      	lsrs	r4, r1
 80004d6:	4317      	orrs	r7, r2
 80004d8:	e9c6 7400 	strd	r7, r4, [r6]
 80004dc:	4618      	mov	r0, r3
 80004de:	2100      	movs	r1, #0
 80004e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e4:	f1c3 0120 	rsb	r1, r3, #32
 80004e8:	fa02 fc03 	lsl.w	ip, r2, r3
 80004ec:	fa20 f201 	lsr.w	r2, r0, r1
 80004f0:	fa25 f101 	lsr.w	r1, r5, r1
 80004f4:	409d      	lsls	r5, r3
 80004f6:	432a      	orrs	r2, r5
 80004f8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004fc:	fa1f fe8c 	uxth.w	lr, ip
 8000500:	fbb1 f0f7 	udiv	r0, r1, r7
 8000504:	fb07 1510 	mls	r5, r7, r0, r1
 8000508:	0c11      	lsrs	r1, r2, #16
 800050a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050e:	fb00 f50e 	mul.w	r5, r0, lr
 8000512:	428d      	cmp	r5, r1
 8000514:	fa04 f403 	lsl.w	r4, r4, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x258>
 800051a:	eb1c 0101 	adds.w	r1, ip, r1
 800051e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000522:	d22f      	bcs.n	8000584 <__udivmoddi4+0x2b0>
 8000524:	428d      	cmp	r5, r1
 8000526:	d92d      	bls.n	8000584 <__udivmoddi4+0x2b0>
 8000528:	3802      	subs	r0, #2
 800052a:	4461      	add	r1, ip
 800052c:	1b49      	subs	r1, r1, r5
 800052e:	b292      	uxth	r2, r2
 8000530:	fbb1 f5f7 	udiv	r5, r1, r7
 8000534:	fb07 1115 	mls	r1, r7, r5, r1
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	fb05 f10e 	mul.w	r1, r5, lr
 8000540:	4291      	cmp	r1, r2
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x282>
 8000544:	eb1c 0202 	adds.w	r2, ip, r2
 8000548:	f105 38ff 	add.w	r8, r5, #4294967295
 800054c:	d216      	bcs.n	800057c <__udivmoddi4+0x2a8>
 800054e:	4291      	cmp	r1, r2
 8000550:	d914      	bls.n	800057c <__udivmoddi4+0x2a8>
 8000552:	3d02      	subs	r5, #2
 8000554:	4462      	add	r2, ip
 8000556:	1a52      	subs	r2, r2, r1
 8000558:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800055c:	e738      	b.n	80003d0 <__udivmoddi4+0xfc>
 800055e:	4631      	mov	r1, r6
 8000560:	4630      	mov	r0, r6
 8000562:	e708      	b.n	8000376 <__udivmoddi4+0xa2>
 8000564:	4639      	mov	r1, r7
 8000566:	e6e6      	b.n	8000336 <__udivmoddi4+0x62>
 8000568:	4610      	mov	r0, r2
 800056a:	e6fb      	b.n	8000364 <__udivmoddi4+0x90>
 800056c:	4548      	cmp	r0, r9
 800056e:	d2a9      	bcs.n	80004c4 <__udivmoddi4+0x1f0>
 8000570:	ebb9 0802 	subs.w	r8, r9, r2
 8000574:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000578:	3b01      	subs	r3, #1
 800057a:	e7a3      	b.n	80004c4 <__udivmoddi4+0x1f0>
 800057c:	4645      	mov	r5, r8
 800057e:	e7ea      	b.n	8000556 <__udivmoddi4+0x282>
 8000580:	462b      	mov	r3, r5
 8000582:	e794      	b.n	80004ae <__udivmoddi4+0x1da>
 8000584:	4640      	mov	r0, r8
 8000586:	e7d1      	b.n	800052c <__udivmoddi4+0x258>
 8000588:	46d0      	mov	r8, sl
 800058a:	e77b      	b.n	8000484 <__udivmoddi4+0x1b0>
 800058c:	3d02      	subs	r5, #2
 800058e:	4462      	add	r2, ip
 8000590:	e732      	b.n	80003f8 <__udivmoddi4+0x124>
 8000592:	4608      	mov	r0, r1
 8000594:	e70a      	b.n	80003ac <__udivmoddi4+0xd8>
 8000596:	4464      	add	r4, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e742      	b.n	8000422 <__udivmoddi4+0x14e>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <Task1_handler>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART1_Init(void);
/* USER CODE BEGIN PFP */
void Task1_handler(void* parameter)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]

	while(1)
	{
		//(void)HAL_USART_Transmit(&husart1, "This is task 2 handler \n", 25, 220U);
		printf("This is task 1 handler \n");
 80005a8:	4803      	ldr	r0, [pc, #12]	; (80005b8 <Task1_handler+0x18>)
 80005aa:	f005 fcf7 	bl	8005f9c <puts>
		vTaskDelay( 5 );
 80005ae:	2005      	movs	r0, #5
 80005b0:	f002 f8c8 	bl	8002744 <vTaskDelay>
	{
 80005b4:	e7f8      	b.n	80005a8 <Task1_handler+0x8>
 80005b6:	bf00      	nop
 80005b8:	080066f4 	.word	0x080066f4

080005bc <Task2_handler>:
		//taskYIELD();
	}
}

void Task2_handler(void* parameter)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]

	while(1)
	{

		//(void)HAL_USART_Transmit(&husart1, "This is task 1 handler \n", 25, 220U);
		printf("This is task 2 handler \n");
 80005c4:	4803      	ldr	r0, [pc, #12]	; (80005d4 <Task2_handler+0x18>)
 80005c6:	f005 fce9 	bl	8005f9c <puts>
		vTaskDelay( 5 );
 80005ca:	2005      	movs	r0, #5
 80005cc:	f002 f8ba 	bl	8002744 <vTaskDelay>
	{
 80005d0:	e7f8      	b.n	80005c4 <Task2_handler+0x8>
 80005d2:	bf00      	nop
 80005d4:	0800670c 	.word	0x0800670c

080005d8 <main>:
  * @brief  The application entry point.
  * @retval int
  */
int main(void)

{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	TaskHandle_t task1_Handle = NULL,task2_Handle = NULL;
 80005de:	2300      	movs	r3, #0
 80005e0:	607b      	str	r3, [r7, #4]
 80005e2:	2300      	movs	r3, #0
 80005e4:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e6:	f000 fa63 	bl	8000ab0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ea:	f000 f84b 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ee:	f000 f8a9 	bl	8000744 <MX_GPIO_Init>
 // MX_USART1_Init();
  /* USER CODE BEGIN 2 */

  DWT_CTRL |=1;
 80005f2:	4b1f      	ldr	r3, [pc, #124]	; (8000670 <main+0x98>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	4a1e      	ldr	r2, [pc, #120]	; (8000670 <main+0x98>)
 80005f8:	f043 0301 	orr.w	r3, r3, #1
 80005fc:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf();
 80005fe:	f003 fe07 	bl	8004210 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 8000602:	f004 feb9 	bl	8005378 <SEGGER_SYSVIEW_Start>

  task1_Returned = xTaskCreate(  Task1_handler, "Task_1", 130, NULL, 1, &task1_Handle );
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	9301      	str	r3, [sp, #4]
 800060a:	2301      	movs	r3, #1
 800060c:	9300      	str	r3, [sp, #0]
 800060e:	2300      	movs	r3, #0
 8000610:	2282      	movs	r2, #130	; 0x82
 8000612:	4918      	ldr	r1, [pc, #96]	; (8000674 <main+0x9c>)
 8000614:	4818      	ldr	r0, [pc, #96]	; (8000678 <main+0xa0>)
 8000616:	f001 ff1b 	bl	8002450 <xTaskCreate>
 800061a:	6178      	str	r0, [r7, #20]
  task2_Returned = xTaskCreate(  Task2_handler, "Task_2", 130, NULL, 2, &task2_Handle );
 800061c:	463b      	mov	r3, r7
 800061e:	9301      	str	r3, [sp, #4]
 8000620:	2302      	movs	r3, #2
 8000622:	9300      	str	r3, [sp, #0]
 8000624:	2300      	movs	r3, #0
 8000626:	2282      	movs	r2, #130	; 0x82
 8000628:	4914      	ldr	r1, [pc, #80]	; (800067c <main+0xa4>)
 800062a:	4815      	ldr	r0, [pc, #84]	; (8000680 <main+0xa8>)
 800062c:	f001 ff10 	bl	8002450 <xTaskCreate>
 8000630:	6138      	str	r0, [r7, #16]

  configASSERT(task1_Returned == pdPASS);
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	2b01      	cmp	r3, #1
 8000636:	d00a      	beq.n	800064e <main+0x76>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800063c:	f383 8811 	msr	BASEPRI, r3
 8000640:	f3bf 8f6f 	isb	sy
 8000644:	f3bf 8f4f 	dsb	sy
 8000648:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800064a:	bf00      	nop
 800064c:	e7fe      	b.n	800064c <main+0x74>
  configASSERT(task2_Returned == pdPASS);
 800064e:	693b      	ldr	r3, [r7, #16]
 8000650:	2b01      	cmp	r3, #1
 8000652:	d00a      	beq.n	800066a <main+0x92>
        __asm volatile
 8000654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000658:	f383 8811 	msr	BASEPRI, r3
 800065c:	f3bf 8f6f 	isb	sy
 8000660:	f3bf 8f4f 	dsb	sy
 8000664:	60bb      	str	r3, [r7, #8]
    }
 8000666:	bf00      	nop
 8000668:	e7fe      	b.n	8000668 <main+0x90>

  vTaskStartScheduler();
 800066a:	f002 f8a3 	bl	80027b4 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800066e:	e7fe      	b.n	800066e <main+0x96>
 8000670:	e0001000 	.word	0xe0001000
 8000674:	08006724 	.word	0x08006724
 8000678:	080005a1 	.word	0x080005a1
 800067c:	0800672c 	.word	0x0800672c
 8000680:	080005bd 	.word	0x080005bd

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b094      	sub	sp, #80	; 0x50
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	2234      	movs	r2, #52	; 0x34
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f005 fd72 	bl	800617c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	f107 0308 	add.w	r3, r7, #8
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
 80006a2:	609a      	str	r2, [r3, #8]
 80006a4:	60da      	str	r2, [r3, #12]
 80006a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a8:	2300      	movs	r3, #0
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	4b23      	ldr	r3, [pc, #140]	; (800073c <SystemClock_Config+0xb8>)
 80006ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b0:	4a22      	ldr	r2, [pc, #136]	; (800073c <SystemClock_Config+0xb8>)
 80006b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b6:	6413      	str	r3, [r2, #64]	; 0x40
 80006b8:	4b20      	ldr	r3, [pc, #128]	; (800073c <SystemClock_Config+0xb8>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006c4:	2300      	movs	r3, #0
 80006c6:	603b      	str	r3, [r7, #0]
 80006c8:	4b1d      	ldr	r3, [pc, #116]	; (8000740 <SystemClock_Config+0xbc>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006d0:	4a1b      	ldr	r2, [pc, #108]	; (8000740 <SystemClock_Config+0xbc>)
 80006d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006d6:	6013      	str	r3, [r2, #0]
 80006d8:	4b19      	ldr	r3, [pc, #100]	; (8000740 <SystemClock_Config+0xbc>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006e0:	603b      	str	r3, [r7, #0]
 80006e2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e4:	2302      	movs	r3, #2
 80006e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e8:	2301      	movs	r3, #1
 80006ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ec:	2310      	movs	r3, #16
 80006ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006f0:	2300      	movs	r3, #0
 80006f2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f4:	f107 031c 	add.w	r3, r7, #28
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 fdb5 	bl	8001268 <HAL_RCC_OscConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000704:	f000 f847 	bl	8000796 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000708:	230f      	movs	r3, #15
 800070a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800070c:	2300      	movs	r3, #0
 800070e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000710:	2300      	movs	r3, #0
 8000712:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800071c:	f107 0308 	add.w	r3, r7, #8
 8000720:	2100      	movs	r1, #0
 8000722:	4618      	mov	r0, r3
 8000724:	f000 fae8 	bl	8000cf8 <HAL_RCC_ClockConfig>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800072e:	f000 f832 	bl	8000796 <Error_Handler>
  }
}
 8000732:	bf00      	nop
 8000734:	3750      	adds	r7, #80	; 0x50
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40023800 	.word	0x40023800
 8000740:	40007000 	.word	0x40007000

08000744 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	4b09      	ldr	r3, [pc, #36]	; (8000774 <MX_GPIO_Init+0x30>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a08      	ldr	r2, [pc, #32]	; (8000774 <MX_GPIO_Init+0x30>)
 8000754:	f043 0301 	orr.w	r3, r3, #1
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b06      	ldr	r3, [pc, #24]	; (8000774 <MX_GPIO_Init+0x30>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40023800 	.word	0x40023800

08000778 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000788:	d101      	bne.n	800078e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800078a:	f000 f9b3 	bl	8000af4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800078e:	bf00      	nop
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}

08000796 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000796:	b480      	push	{r7}
 8000798:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800079a:	b672      	cpsid	i
}
 800079c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800079e:	e7fe      	b.n	800079e <Error_Handler+0x8>

080007a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */
	  vInitPrioGroupValue();
 80007a6:	f003 f9b7 	bl	8003b18 <vInitPrioGroupValue>
  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <HAL_MspInit+0x4c>)
 80007b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007b2:	4a0e      	ldr	r2, [pc, #56]	; (80007ec <HAL_MspInit+0x4c>)
 80007b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007b8:	6453      	str	r3, [r2, #68]	; 0x44
 80007ba:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <HAL_MspInit+0x4c>)
 80007bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	603b      	str	r3, [r7, #0]
 80007ca:	4b08      	ldr	r3, [pc, #32]	; (80007ec <HAL_MspInit+0x4c>)
 80007cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ce:	4a07      	ldr	r2, [pc, #28]	; (80007ec <HAL_MspInit+0x4c>)
 80007d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d4:	6413      	str	r3, [r2, #64]	; 0x40
 80007d6:	4b05      	ldr	r3, [pc, #20]	; (80007ec <HAL_MspInit+0x4c>)
 80007d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  /* USER CODE END MspInit 1 */
}
 80007e2:	bf00      	nop
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40023800 	.word	0x40023800

080007f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08e      	sub	sp, #56	; 0x38
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80007f8:	2300      	movs	r3, #0
 80007fa:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80007fc:	2300      	movs	r3, #0
 80007fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000800:	2300      	movs	r3, #0
 8000802:	60fb      	str	r3, [r7, #12]
 8000804:	4b34      	ldr	r3, [pc, #208]	; (80008d8 <HAL_InitTick+0xe8>)
 8000806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000808:	4a33      	ldr	r2, [pc, #204]	; (80008d8 <HAL_InitTick+0xe8>)
 800080a:	f043 0301 	orr.w	r3, r3, #1
 800080e:	6413      	str	r3, [r2, #64]	; 0x40
 8000810:	4b31      	ldr	r3, [pc, #196]	; (80008d8 <HAL_InitTick+0xe8>)
 8000812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000814:	f003 0301 	and.w	r3, r3, #1
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800081c:	f107 0210 	add.w	r2, r7, #16
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	4611      	mov	r1, r2
 8000826:	4618      	mov	r0, r3
 8000828:	f000 fb42 	bl	8000eb0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800082c:	6a3b      	ldr	r3, [r7, #32]
 800082e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000832:	2b00      	cmp	r3, #0
 8000834:	d103      	bne.n	800083e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000836:	f000 fb27 	bl	8000e88 <HAL_RCC_GetPCLK1Freq>
 800083a:	6378      	str	r0, [r7, #52]	; 0x34
 800083c:	e004      	b.n	8000848 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800083e:	f000 fb23 	bl	8000e88 <HAL_RCC_GetPCLK1Freq>
 8000842:	4603      	mov	r3, r0
 8000844:	005b      	lsls	r3, r3, #1
 8000846:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800084a:	4a24      	ldr	r2, [pc, #144]	; (80008dc <HAL_InitTick+0xec>)
 800084c:	fba2 2303 	umull	r2, r3, r2, r3
 8000850:	0c9b      	lsrs	r3, r3, #18
 8000852:	3b01      	subs	r3, #1
 8000854:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000856:	4b22      	ldr	r3, [pc, #136]	; (80008e0 <HAL_InitTick+0xf0>)
 8000858:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800085c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800085e:	4b20      	ldr	r3, [pc, #128]	; (80008e0 <HAL_InitTick+0xf0>)
 8000860:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000864:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000866:	4a1e      	ldr	r2, [pc, #120]	; (80008e0 <HAL_InitTick+0xf0>)
 8000868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800086a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800086c:	4b1c      	ldr	r3, [pc, #112]	; (80008e0 <HAL_InitTick+0xf0>)
 800086e:	2200      	movs	r2, #0
 8000870:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000872:	4b1b      	ldr	r3, [pc, #108]	; (80008e0 <HAL_InitTick+0xf0>)
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000878:	4b19      	ldr	r3, [pc, #100]	; (80008e0 <HAL_InitTick+0xf0>)
 800087a:	2200      	movs	r2, #0
 800087c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800087e:	4818      	ldr	r0, [pc, #96]	; (80008e0 <HAL_InitTick+0xf0>)
 8000880:	f000 ff90 	bl	80017a4 <HAL_TIM_Base_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 800088a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800088e:	2b00      	cmp	r3, #0
 8000890:	d11b      	bne.n	80008ca <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000892:	4813      	ldr	r0, [pc, #76]	; (80008e0 <HAL_InitTick+0xf0>)
 8000894:	f000 ffe0 	bl	8001858 <HAL_TIM_Base_Start_IT>
 8000898:	4603      	mov	r3, r0
 800089a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800089e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d111      	bne.n	80008ca <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008a6:	201c      	movs	r0, #28
 80008a8:	f000 fa18 	bl	8000cdc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2b0f      	cmp	r3, #15
 80008b0:	d808      	bhi.n	80008c4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80008b2:	2200      	movs	r2, #0
 80008b4:	6879      	ldr	r1, [r7, #4]
 80008b6:	201c      	movs	r0, #28
 80008b8:	f000 f9f4 	bl	8000ca4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008bc:	4a09      	ldr	r2, [pc, #36]	; (80008e4 <HAL_InitTick+0xf4>)
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	6013      	str	r3, [r2, #0]
 80008c2:	e002      	b.n	80008ca <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80008c4:	2301      	movs	r3, #1
 80008c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80008ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3738      	adds	r7, #56	; 0x38
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40023800 	.word	0x40023800
 80008dc:	431bde83 	.word	0x431bde83
 80008e0:	2000008c 	.word	0x2000008c
 80008e4:	20000004 	.word	0x20000004

080008e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008ec:	e7fe      	b.n	80008ec <NMI_Handler+0x4>

080008ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ee:	b480      	push	{r7}
 80008f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008f2:	e7fe      	b.n	80008f2 <HardFault_Handler+0x4>

080008f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f8:	e7fe      	b.n	80008f8 <MemManage_Handler+0x4>

080008fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008fa:	b480      	push	{r7}
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008fe:	e7fe      	b.n	80008fe <BusFault_Handler+0x4>

08000900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000904:	e7fe      	b.n	8000904 <UsageFault_Handler+0x4>

08000906 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000906:	b480      	push	{r7}
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000918:	4802      	ldr	r0, [pc, #8]	; (8000924 <TIM2_IRQHandler+0x10>)
 800091a:	f001 f80d 	bl	8001938 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	2000008c 	.word	0x2000008c

08000928 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000934:	2300      	movs	r3, #0
 8000936:	617b      	str	r3, [r7, #20]
 8000938:	e00a      	b.n	8000950 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800093a:	f3af 8000 	nop.w
 800093e:	4601      	mov	r1, r0
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	1c5a      	adds	r2, r3, #1
 8000944:	60ba      	str	r2, [r7, #8]
 8000946:	b2ca      	uxtb	r2, r1
 8000948:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	3301      	adds	r3, #1
 800094e:	617b      	str	r3, [r7, #20]
 8000950:	697a      	ldr	r2, [r7, #20]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	429a      	cmp	r2, r3
 8000956:	dbf0      	blt.n	800093a <_read+0x12>
  }

  return len;
 8000958:	687b      	ldr	r3, [r7, #4]
}
 800095a:	4618      	mov	r0, r3
 800095c:	3718      	adds	r7, #24
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}

08000962 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000962:	b480      	push	{r7}
 8000964:	b083      	sub	sp, #12
 8000966:	af00      	add	r7, sp, #0
 8000968:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800096a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800096e:	4618      	mov	r0, r3
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr

0800097a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800097a:	b480      	push	{r7}
 800097c:	b083      	sub	sp, #12
 800097e:	af00      	add	r7, sp, #0
 8000980:	6078      	str	r0, [r7, #4]
 8000982:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800098a:	605a      	str	r2, [r3, #4]
  return 0;
 800098c:	2300      	movs	r3, #0
}
 800098e:	4618      	mov	r0, r3
 8000990:	370c      	adds	r7, #12
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr

0800099a <_isatty>:

int _isatty(int file)
{
 800099a:	b480      	push	{r7}
 800099c:	b083      	sub	sp, #12
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009a2:	2301      	movs	r3, #1
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009bc:	2300      	movs	r3, #0
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3714      	adds	r7, #20
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
	...

080009cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b086      	sub	sp, #24
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009d4:	4a14      	ldr	r2, [pc, #80]	; (8000a28 <_sbrk+0x5c>)
 80009d6:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <_sbrk+0x60>)
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009e0:	4b13      	ldr	r3, [pc, #76]	; (8000a30 <_sbrk+0x64>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d102      	bne.n	80009ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009e8:	4b11      	ldr	r3, [pc, #68]	; (8000a30 <_sbrk+0x64>)
 80009ea:	4a12      	ldr	r2, [pc, #72]	; (8000a34 <_sbrk+0x68>)
 80009ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009ee:	4b10      	ldr	r3, [pc, #64]	; (8000a30 <_sbrk+0x64>)
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4413      	add	r3, r2
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	429a      	cmp	r2, r3
 80009fa:	d207      	bcs.n	8000a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009fc:	f005 fbfa 	bl	80061f4 <__errno>
 8000a00:	4603      	mov	r3, r0
 8000a02:	220c      	movs	r2, #12
 8000a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a06:	f04f 33ff 	mov.w	r3, #4294967295
 8000a0a:	e009      	b.n	8000a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a0c:	4b08      	ldr	r3, [pc, #32]	; (8000a30 <_sbrk+0x64>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a12:	4b07      	ldr	r3, [pc, #28]	; (8000a30 <_sbrk+0x64>)
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4413      	add	r3, r2
 8000a1a:	4a05      	ldr	r2, [pc, #20]	; (8000a30 <_sbrk+0x64>)
 8000a1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3718      	adds	r7, #24
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20020000 	.word	0x20020000
 8000a2c:	00000400 	.word	0x00000400
 8000a30:	200000d4 	.word	0x200000d4
 8000a34:	20014648 	.word	0x20014648

08000a38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a3c:	4b06      	ldr	r3, [pc, #24]	; (8000a58 <SystemInit+0x20>)
 8000a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a42:	4a05      	ldr	r2, [pc, #20]	; (8000a58 <SystemInit+0x20>)
 8000a44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	e000ed00 	.word	0xe000ed00

08000a5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a60:	480d      	ldr	r0, [pc, #52]	; (8000a98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a62:	490e      	ldr	r1, [pc, #56]	; (8000a9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a64:	4a0e      	ldr	r2, [pc, #56]	; (8000aa0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a68:	e002      	b.n	8000a70 <LoopCopyDataInit>

08000a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a6e:	3304      	adds	r3, #4

08000a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a74:	d3f9      	bcc.n	8000a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a76:	4a0b      	ldr	r2, [pc, #44]	; (8000aa4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a78:	4c0b      	ldr	r4, [pc, #44]	; (8000aa8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a7c:	e001      	b.n	8000a82 <LoopFillZerobss>

08000a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a80:	3204      	adds	r2, #4

08000a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a84:	d3fb      	bcc.n	8000a7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a86:	f7ff ffd7 	bl	8000a38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a8a:	f005 fbb9 	bl	8006200 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a8e:	f7ff fda3 	bl	80005d8 <main>
  bx  lr    
 8000a92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a9c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000aa0:	08006854 	.word	0x08006854
  ldr r2, =_sbss
 8000aa4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000aa8:	20014644 	.word	0x20014644

08000aac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aac:	e7fe      	b.n	8000aac <ADC_IRQHandler>
	...

08000ab0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ab4:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <HAL_Init+0x40>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a0d      	ldr	r2, [pc, #52]	; (8000af0 <HAL_Init+0x40>)
 8000aba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000abe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ac0:	4b0b      	ldr	r3, [pc, #44]	; (8000af0 <HAL_Init+0x40>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a0a      	ldr	r2, [pc, #40]	; (8000af0 <HAL_Init+0x40>)
 8000ac6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000aca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000acc:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <HAL_Init+0x40>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a07      	ldr	r2, [pc, #28]	; (8000af0 <HAL_Init+0x40>)
 8000ad2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ad6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ad8:	2003      	movs	r0, #3
 8000ada:	f000 f8d8 	bl	8000c8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ade:	2000      	movs	r0, #0
 8000ae0:	f7ff fe86 	bl	80007f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ae4:	f7ff fe5c 	bl	80007a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ae8:	2300      	movs	r3, #0
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40023c00 	.word	0x40023c00

08000af4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af8:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_IncTick+0x20>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	461a      	mov	r2, r3
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <HAL_IncTick+0x24>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4413      	add	r3, r2
 8000b04:	4a04      	ldr	r2, [pc, #16]	; (8000b18 <HAL_IncTick+0x24>)
 8000b06:	6013      	str	r3, [r2, #0]
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000008 	.word	0x20000008
 8000b18:	200000d8 	.word	0x200000d8

08000b1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b20:	4b03      	ldr	r3, [pc, #12]	; (8000b30 <HAL_GetTick+0x14>)
 8000b22:	681b      	ldr	r3, [r3, #0]
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	200000d8 	.word	0x200000d8

08000b34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f003 0307 	and.w	r3, r3, #7
 8000b42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b44:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <__NVIC_SetPriorityGrouping+0x44>)
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b50:	4013      	ands	r3, r2
 8000b52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b66:	4a04      	ldr	r2, [pc, #16]	; (8000b78 <__NVIC_SetPriorityGrouping+0x44>)
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	60d3      	str	r3, [r2, #12]
}
 8000b6c:	bf00      	nop
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b80:	4b04      	ldr	r3, [pc, #16]	; (8000b94 <__NVIC_GetPriorityGrouping+0x18>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	0a1b      	lsrs	r3, r3, #8
 8000b86:	f003 0307 	and.w	r3, r3, #7
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	db0b      	blt.n	8000bc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	f003 021f 	and.w	r2, r3, #31
 8000bb0:	4907      	ldr	r1, [pc, #28]	; (8000bd0 <__NVIC_EnableIRQ+0x38>)
 8000bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb6:	095b      	lsrs	r3, r3, #5
 8000bb8:	2001      	movs	r0, #1
 8000bba:	fa00 f202 	lsl.w	r2, r0, r2
 8000bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000e100 	.word	0xe000e100

08000bd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	6039      	str	r1, [r7, #0]
 8000bde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	db0a      	blt.n	8000bfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	b2da      	uxtb	r2, r3
 8000bec:	490c      	ldr	r1, [pc, #48]	; (8000c20 <__NVIC_SetPriority+0x4c>)
 8000bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf2:	0112      	lsls	r2, r2, #4
 8000bf4:	b2d2      	uxtb	r2, r2
 8000bf6:	440b      	add	r3, r1
 8000bf8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bfc:	e00a      	b.n	8000c14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	b2da      	uxtb	r2, r3
 8000c02:	4908      	ldr	r1, [pc, #32]	; (8000c24 <__NVIC_SetPriority+0x50>)
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	f003 030f 	and.w	r3, r3, #15
 8000c0a:	3b04      	subs	r3, #4
 8000c0c:	0112      	lsls	r2, r2, #4
 8000c0e:	b2d2      	uxtb	r2, r2
 8000c10:	440b      	add	r3, r1
 8000c12:	761a      	strb	r2, [r3, #24]
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	e000e100 	.word	0xe000e100
 8000c24:	e000ed00 	.word	0xe000ed00

08000c28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b089      	sub	sp, #36	; 0x24
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	60f8      	str	r0, [r7, #12]
 8000c30:	60b9      	str	r1, [r7, #8]
 8000c32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f003 0307 	and.w	r3, r3, #7
 8000c3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	f1c3 0307 	rsb	r3, r3, #7
 8000c42:	2b04      	cmp	r3, #4
 8000c44:	bf28      	it	cs
 8000c46:	2304      	movcs	r3, #4
 8000c48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	3304      	adds	r3, #4
 8000c4e:	2b06      	cmp	r3, #6
 8000c50:	d902      	bls.n	8000c58 <NVIC_EncodePriority+0x30>
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	3b03      	subs	r3, #3
 8000c56:	e000      	b.n	8000c5a <NVIC_EncodePriority+0x32>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c60:	69bb      	ldr	r3, [r7, #24]
 8000c62:	fa02 f303 	lsl.w	r3, r2, r3
 8000c66:	43da      	mvns	r2, r3
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	401a      	ands	r2, r3
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c70:	f04f 31ff 	mov.w	r1, #4294967295
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	43d9      	mvns	r1, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c80:	4313      	orrs	r3, r2
         );
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3724      	adds	r7, #36	; 0x24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr

08000c8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f7ff ff4c 	bl	8000b34 <__NVIC_SetPriorityGrouping>
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	60b9      	str	r1, [r7, #8]
 8000cae:	607a      	str	r2, [r7, #4]
 8000cb0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cb6:	f7ff ff61 	bl	8000b7c <__NVIC_GetPriorityGrouping>
 8000cba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	68b9      	ldr	r1, [r7, #8]
 8000cc0:	6978      	ldr	r0, [r7, #20]
 8000cc2:	f7ff ffb1 	bl	8000c28 <NVIC_EncodePriority>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ccc:	4611      	mov	r1, r2
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff ff80 	bl	8000bd4 <__NVIC_SetPriority>
}
 8000cd4:	bf00      	nop
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff ff54 	bl	8000b98 <__NVIC_EnableIRQ>
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d101      	bne.n	8000d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	e0a2      	b.n	8000e52 <HAL_RCC_ClockConfig+0x15a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000d0c:	4b53      	ldr	r3, [pc, #332]	; (8000e5c <HAL_RCC_ClockConfig+0x164>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f003 030f 	and.w	r3, r3, #15
 8000d14:	683a      	ldr	r2, [r7, #0]
 8000d16:	429a      	cmp	r2, r3
 8000d18:	d90c      	bls.n	8000d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d1a:	4b50      	ldr	r3, [pc, #320]	; (8000e5c <HAL_RCC_ClockConfig+0x164>)
 8000d1c:	683a      	ldr	r2, [r7, #0]
 8000d1e:	b2d2      	uxtb	r2, r2
 8000d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d22:	4b4e      	ldr	r3, [pc, #312]	; (8000e5c <HAL_RCC_ClockConfig+0x164>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f003 030f 	and.w	r3, r3, #15
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d001      	beq.n	8000d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
 8000d32:	e08e      	b.n	8000e52 <HAL_RCC_ClockConfig+0x15a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f003 0302 	and.w	r3, r3, #2
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d020      	beq.n	8000d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f003 0304 	and.w	r3, r3, #4
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d005      	beq.n	8000d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d4c:	4b44      	ldr	r3, [pc, #272]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000d4e:	689b      	ldr	r3, [r3, #8]
 8000d50:	4a43      	ldr	r2, [pc, #268]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000d52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000d56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 0308 	and.w	r3, r3, #8
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d005      	beq.n	8000d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d64:	4b3e      	ldr	r3, [pc, #248]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000d66:	689b      	ldr	r3, [r3, #8]
 8000d68:	4a3d      	ldr	r2, [pc, #244]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000d6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d70:	4b3b      	ldr	r3, [pc, #236]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000d72:	689b      	ldr	r3, [r3, #8]
 8000d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	689b      	ldr	r3, [r3, #8]
 8000d7c:	4938      	ldr	r1, [pc, #224]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d01a      	beq.n	8000dc4 <HAL_RCC_ClockConfig+0xcc>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d107      	bne.n	8000da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d96:	4b32      	ldr	r3, [pc, #200]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d104      	bne.n	8000dac <HAL_RCC_ClockConfig+0xb4>
      {
        return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e055      	b.n	8000e52 <HAL_RCC_ClockConfig+0x15a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2b02      	cmp	r3, #2
//      {
//        return HAL_ERROR;
//      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dac:	4b2c      	ldr	r3, [pc, #176]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000dae:	689b      	ldr	r3, [r3, #8]
 8000db0:	f023 0203 	bic.w	r2, r3, #3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	4929      	ldr	r1, [pc, #164]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000dbe:	f7ff fead 	bl	8000b1c <HAL_GetTick>
 8000dc2:	60f8      	str	r0, [r7, #12]
//      }
//    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000dc4:	4b25      	ldr	r3, [pc, #148]	; (8000e5c <HAL_RCC_ClockConfig+0x164>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f003 030f 	and.w	r3, r3, #15
 8000dcc:	683a      	ldr	r2, [r7, #0]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d20c      	bcs.n	8000dec <HAL_RCC_ClockConfig+0xf4>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dd2:	4b22      	ldr	r3, [pc, #136]	; (8000e5c <HAL_RCC_ClockConfig+0x164>)
 8000dd4:	683a      	ldr	r2, [r7, #0]
 8000dd6:	b2d2      	uxtb	r2, r2
 8000dd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000dda:	4b20      	ldr	r3, [pc, #128]	; (8000e5c <HAL_RCC_ClockConfig+0x164>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f003 030f 	and.w	r3, r3, #15
 8000de2:	683a      	ldr	r2, [r7, #0]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d001      	beq.n	8000dec <HAL_RCC_ClockConfig+0xf4>
    {
      return HAL_ERROR;
 8000de8:	2301      	movs	r3, #1
 8000dea:	e032      	b.n	8000e52 <HAL_RCC_ClockConfig+0x15a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0304 	and.w	r3, r3, #4
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d008      	beq.n	8000e0a <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000df8:	4b19      	ldr	r3, [pc, #100]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	4916      	ldr	r1, [pc, #88]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000e06:	4313      	orrs	r3, r2
 8000e08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f003 0308 	and.w	r3, r3, #8
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d009      	beq.n	8000e2a <HAL_RCC_ClockConfig+0x132>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e16:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000e18:	689b      	ldr	r3, [r3, #8]
 8000e1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	691b      	ldr	r3, [r3, #16]
 8000e22:	00db      	lsls	r3, r3, #3
 8000e24:	490e      	ldr	r1, [pc, #56]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000e26:	4313      	orrs	r3, r2
 8000e28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e2a:	f000 f873 	bl	8000f14 <HAL_RCC_GetSysClockFreq>
 8000e2e:	4602      	mov	r2, r0
 8000e30:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <HAL_RCC_ClockConfig+0x168>)
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	091b      	lsrs	r3, r3, #4
 8000e36:	f003 030f 	and.w	r3, r3, #15
 8000e3a:	490a      	ldr	r1, [pc, #40]	; (8000e64 <HAL_RCC_ClockConfig+0x16c>)
 8000e3c:	5ccb      	ldrb	r3, [r1, r3]
 8000e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e42:	4a09      	ldr	r2, [pc, #36]	; (8000e68 <HAL_RCC_ClockConfig+0x170>)
 8000e44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <HAL_RCC_ClockConfig+0x174>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff fcd0 	bl	80007f0 <HAL_InitTick>

  return HAL_OK;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40023c00 	.word	0x40023c00
 8000e60:	40023800 	.word	0x40023800
 8000e64:	08006804 	.word	0x08006804
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	20000004 	.word	0x20000004

08000e70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000e74:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <HAL_RCC_GetHCLKFreq+0x14>)
 8000e76:	681b      	ldr	r3, [r3, #0]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	20000000 	.word	0x20000000

08000e88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000e8c:	f7ff fff0 	bl	8000e70 <HAL_RCC_GetHCLKFreq>
 8000e90:	4602      	mov	r2, r0
 8000e92:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	0a9b      	lsrs	r3, r3, #10
 8000e98:	f003 0307 	and.w	r3, r3, #7
 8000e9c:	4903      	ldr	r1, [pc, #12]	; (8000eac <HAL_RCC_GetPCLK1Freq+0x24>)
 8000e9e:	5ccb      	ldrb	r3, [r1, r3]
 8000ea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	08006814 	.word	0x08006814

08000eb0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	220f      	movs	r2, #15
 8000ebe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000ec0:	4b12      	ldr	r3, [pc, #72]	; (8000f0c <HAL_RCC_GetClockConfig+0x5c>)
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	f003 0203 	and.w	r2, r3, #3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	; (8000f0c <HAL_RCC_GetClockConfig+0x5c>)
 8000ece:	689b      	ldr	r3, [r3, #8]
 8000ed0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <HAL_RCC_GetClockConfig+0x5c>)
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8000ee4:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <HAL_RCC_GetClockConfig+0x5c>)
 8000ee6:	689b      	ldr	r3, [r3, #8]
 8000ee8:	08db      	lsrs	r3, r3, #3
 8000eea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000ef2:	4b07      	ldr	r3, [pc, #28]	; (8000f10 <HAL_RCC_GetClockConfig+0x60>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 020f 	and.w	r2, r3, #15
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	601a      	str	r2, [r3, #0]
}
 8000efe:	bf00      	nop
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	40023800 	.word	0x40023800
 8000f10:	40023c00 	.word	0x40023c00

08000f14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000f14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f18:	b0a6      	sub	sp, #152	; 0x98
 8000f1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8000f22:	2300      	movs	r3, #0
 8000f24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8000f34:	2300      	movs	r3, #0
 8000f36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000f3a:	4bc8      	ldr	r3, [pc, #800]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	f003 030c 	and.w	r3, r3, #12
 8000f42:	2b0c      	cmp	r3, #12
 8000f44:	f200 817e 	bhi.w	8001244 <HAL_RCC_GetSysClockFreq+0x330>
 8000f48:	a201      	add	r2, pc, #4	; (adr r2, 8000f50 <HAL_RCC_GetSysClockFreq+0x3c>)
 8000f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4e:	bf00      	nop
 8000f50:	08000f85 	.word	0x08000f85
 8000f54:	08001245 	.word	0x08001245
 8000f58:	08001245 	.word	0x08001245
 8000f5c:	08001245 	.word	0x08001245
 8000f60:	08000f8d 	.word	0x08000f8d
 8000f64:	08001245 	.word	0x08001245
 8000f68:	08001245 	.word	0x08001245
 8000f6c:	08001245 	.word	0x08001245
 8000f70:	08000f95 	.word	0x08000f95
 8000f74:	08001245 	.word	0x08001245
 8000f78:	08001245 	.word	0x08001245
 8000f7c:	08001245 	.word	0x08001245
 8000f80:	080010ff 	.word	0x080010ff
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000f84:	4bb6      	ldr	r3, [pc, #728]	; (8001260 <HAL_RCC_GetSysClockFreq+0x34c>)
 8000f86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8000f8a:	e15f      	b.n	800124c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000f8c:	4bb5      	ldr	r3, [pc, #724]	; (8001264 <HAL_RCC_GetSysClockFreq+0x350>)
 8000f8e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8000f92:	e15b      	b.n	800124c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000f94:	4bb1      	ldr	r3, [pc, #708]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000f9c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000fa0:	4bae      	ldr	r3, [pc, #696]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d031      	beq.n	8001010 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000fac:	4bab      	ldr	r3, [pc, #684]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	099b      	lsrs	r3, r3, #6
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	66bb      	str	r3, [r7, #104]	; 0x68
 8000fb6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000fb8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000fbe:	663b      	str	r3, [r7, #96]	; 0x60
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	667b      	str	r3, [r7, #100]	; 0x64
 8000fc4:	4ba7      	ldr	r3, [pc, #668]	; (8001264 <HAL_RCC_GetSysClockFreq+0x350>)
 8000fc6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8000fca:	462a      	mov	r2, r5
 8000fcc:	fb03 f202 	mul.w	r2, r3, r2
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	4621      	mov	r1, r4
 8000fd4:	fb01 f303 	mul.w	r3, r1, r3
 8000fd8:	4413      	add	r3, r2
 8000fda:	4aa2      	ldr	r2, [pc, #648]	; (8001264 <HAL_RCC_GetSysClockFreq+0x350>)
 8000fdc:	4621      	mov	r1, r4
 8000fde:	fba1 1202 	umull	r1, r2, r1, r2
 8000fe2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000fe4:	460a      	mov	r2, r1
 8000fe6:	67ba      	str	r2, [r7, #120]	; 0x78
 8000fe8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000fea:	4413      	add	r3, r2
 8000fec:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000fee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	65bb      	str	r3, [r7, #88]	; 0x58
 8000ff6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8000ff8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8000ffc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001000:	f7ff f950 	bl	80002a4 <__aeabi_uldivmod>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4613      	mov	r3, r2
 800100a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800100e:	e064      	b.n	80010da <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001010:	4b92      	ldr	r3, [pc, #584]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	099b      	lsrs	r3, r3, #6
 8001016:	2200      	movs	r2, #0
 8001018:	653b      	str	r3, [r7, #80]	; 0x50
 800101a:	657a      	str	r2, [r7, #84]	; 0x54
 800101c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800101e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001022:	64bb      	str	r3, [r7, #72]	; 0x48
 8001024:	2300      	movs	r3, #0
 8001026:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001028:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800102c:	4622      	mov	r2, r4
 800102e:	462b      	mov	r3, r5
 8001030:	f04f 0000 	mov.w	r0, #0
 8001034:	f04f 0100 	mov.w	r1, #0
 8001038:	0159      	lsls	r1, r3, #5
 800103a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800103e:	0150      	lsls	r0, r2, #5
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	4621      	mov	r1, r4
 8001046:	1a51      	subs	r1, r2, r1
 8001048:	6139      	str	r1, [r7, #16]
 800104a:	4629      	mov	r1, r5
 800104c:	eb63 0301 	sbc.w	r3, r3, r1
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	f04f 0200 	mov.w	r2, #0
 8001056:	f04f 0300 	mov.w	r3, #0
 800105a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800105e:	4659      	mov	r1, fp
 8001060:	018b      	lsls	r3, r1, #6
 8001062:	4651      	mov	r1, sl
 8001064:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001068:	4651      	mov	r1, sl
 800106a:	018a      	lsls	r2, r1, #6
 800106c:	4651      	mov	r1, sl
 800106e:	ebb2 0801 	subs.w	r8, r2, r1
 8001072:	4659      	mov	r1, fp
 8001074:	eb63 0901 	sbc.w	r9, r3, r1
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	f04f 0300 	mov.w	r3, #0
 8001080:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001084:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001088:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800108c:	4690      	mov	r8, r2
 800108e:	4699      	mov	r9, r3
 8001090:	4623      	mov	r3, r4
 8001092:	eb18 0303 	adds.w	r3, r8, r3
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	462b      	mov	r3, r5
 800109a:	eb49 0303 	adc.w	r3, r9, r3
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	f04f 0300 	mov.w	r3, #0
 80010a8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80010ac:	4629      	mov	r1, r5
 80010ae:	028b      	lsls	r3, r1, #10
 80010b0:	4621      	mov	r1, r4
 80010b2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80010b6:	4621      	mov	r1, r4
 80010b8:	028a      	lsls	r2, r1, #10
 80010ba:	4610      	mov	r0, r2
 80010bc:	4619      	mov	r1, r3
 80010be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80010c2:	2200      	movs	r2, #0
 80010c4:	643b      	str	r3, [r7, #64]	; 0x40
 80010c6:	647a      	str	r2, [r7, #68]	; 0x44
 80010c8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80010cc:	f7ff f8ea 	bl	80002a4 <__aeabi_uldivmod>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	4613      	mov	r3, r2
 80010d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80010da:	4b60      	ldr	r3, [pc, #384]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	0c1b      	lsrs	r3, r3, #16
 80010e0:	f003 0303 	and.w	r3, r3, #3
 80010e4:	3301      	adds	r3, #1
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 80010ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80010f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80010f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80010f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80010fc:	e0a6      	b.n	800124c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80010fe:	4b57      	ldr	r3, [pc, #348]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001106:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800110a:	4b54      	ldr	r3, [pc, #336]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d02a      	beq.n	800116c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001116:	4b51      	ldr	r3, [pc, #324]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	099b      	lsrs	r3, r3, #6
 800111c:	2200      	movs	r2, #0
 800111e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001120:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001124:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001128:	2100      	movs	r1, #0
 800112a:	4b4e      	ldr	r3, [pc, #312]	; (8001264 <HAL_RCC_GetSysClockFreq+0x350>)
 800112c:	fb03 f201 	mul.w	r2, r3, r1
 8001130:	2300      	movs	r3, #0
 8001132:	fb00 f303 	mul.w	r3, r0, r3
 8001136:	4413      	add	r3, r2
 8001138:	4a4a      	ldr	r2, [pc, #296]	; (8001264 <HAL_RCC_GetSysClockFreq+0x350>)
 800113a:	fba0 1202 	umull	r1, r2, r0, r2
 800113e:	677a      	str	r2, [r7, #116]	; 0x74
 8001140:	460a      	mov	r2, r1
 8001142:	673a      	str	r2, [r7, #112]	; 0x70
 8001144:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001146:	4413      	add	r3, r2
 8001148:	677b      	str	r3, [r7, #116]	; 0x74
 800114a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800114e:	2200      	movs	r2, #0
 8001150:	633b      	str	r3, [r7, #48]	; 0x30
 8001152:	637a      	str	r2, [r7, #52]	; 0x34
 8001154:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001158:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800115c:	f7ff f8a2 	bl	80002a4 <__aeabi_uldivmod>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4613      	mov	r3, r2
 8001166:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800116a:	e05b      	b.n	8001224 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800116c:	4b3b      	ldr	r3, [pc, #236]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	099b      	lsrs	r3, r3, #6
 8001172:	2200      	movs	r2, #0
 8001174:	62bb      	str	r3, [r7, #40]	; 0x28
 8001176:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800117a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800117e:	623b      	str	r3, [r7, #32]
 8001180:	2300      	movs	r3, #0
 8001182:	627b      	str	r3, [r7, #36]	; 0x24
 8001184:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001188:	4642      	mov	r2, r8
 800118a:	464b      	mov	r3, r9
 800118c:	f04f 0000 	mov.w	r0, #0
 8001190:	f04f 0100 	mov.w	r1, #0
 8001194:	0159      	lsls	r1, r3, #5
 8001196:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800119a:	0150      	lsls	r0, r2, #5
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	4641      	mov	r1, r8
 80011a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80011a6:	4649      	mov	r1, r9
 80011a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80011b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80011bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80011c0:	ebb2 040a 	subs.w	r4, r2, sl
 80011c4:	eb63 050b 	sbc.w	r5, r3, fp
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	f04f 0300 	mov.w	r3, #0
 80011d0:	00eb      	lsls	r3, r5, #3
 80011d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80011d6:	00e2      	lsls	r2, r4, #3
 80011d8:	4614      	mov	r4, r2
 80011da:	461d      	mov	r5, r3
 80011dc:	4643      	mov	r3, r8
 80011de:	18e3      	adds	r3, r4, r3
 80011e0:	603b      	str	r3, [r7, #0]
 80011e2:	464b      	mov	r3, r9
 80011e4:	eb45 0303 	adc.w	r3, r5, r3
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	f04f 0200 	mov.w	r2, #0
 80011ee:	f04f 0300 	mov.w	r3, #0
 80011f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80011f6:	4629      	mov	r1, r5
 80011f8:	028b      	lsls	r3, r1, #10
 80011fa:	4621      	mov	r1, r4
 80011fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001200:	4621      	mov	r1, r4
 8001202:	028a      	lsls	r2, r1, #10
 8001204:	4610      	mov	r0, r2
 8001206:	4619      	mov	r1, r3
 8001208:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800120c:	2200      	movs	r2, #0
 800120e:	61bb      	str	r3, [r7, #24]
 8001210:	61fa      	str	r2, [r7, #28]
 8001212:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001216:	f7ff f845 	bl	80002a4 <__aeabi_uldivmod>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4613      	mov	r3, r2
 8001220:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001224:	4b0d      	ldr	r3, [pc, #52]	; (800125c <HAL_RCC_GetSysClockFreq+0x348>)
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	0f1b      	lsrs	r3, r3, #28
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8001232:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001236:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800123a:	fbb2 f3f3 	udiv	r3, r2, r3
 800123e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001242:	e003      	b.n	800124c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001244:	4b06      	ldr	r3, [pc, #24]	; (8001260 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001246:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800124a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800124c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8001250:	4618      	mov	r0, r3
 8001252:	3798      	adds	r7, #152	; 0x98
 8001254:	46bd      	mov	sp, r7
 8001256:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800125a:	bf00      	nop
 800125c:	40023800 	.word	0x40023800
 8001260:	00f42400 	.word	0x00f42400
 8001264:	017d7840 	.word	0x017d7840

08001268 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d101      	bne.n	800127a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001276:	2301      	movs	r3, #1
 8001278:	e28d      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	f000 8083 	beq.w	800138e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001288:	4b94      	ldr	r3, [pc, #592]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	f003 030c 	and.w	r3, r3, #12
 8001290:	2b04      	cmp	r3, #4
 8001292:	d019      	beq.n	80012c8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001294:	4b91      	ldr	r3, [pc, #580]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800129c:	2b08      	cmp	r3, #8
 800129e:	d106      	bne.n	80012ae <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80012a0:	4b8e      	ldr	r3, [pc, #568]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012ac:	d00c      	beq.n	80012c8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ae:	4b8b      	ldr	r3, [pc, #556]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80012b6:	2b0c      	cmp	r3, #12
 80012b8:	d112      	bne.n	80012e0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012ba:	4b88      	ldr	r3, [pc, #544]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012c6:	d10b      	bne.n	80012e0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c8:	4b84      	ldr	r3, [pc, #528]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d05b      	beq.n	800138c <HAL_RCC_OscConfig+0x124>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d157      	bne.n	800138c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e25a      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012e8:	d106      	bne.n	80012f8 <HAL_RCC_OscConfig+0x90>
 80012ea:	4b7c      	ldr	r3, [pc, #496]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a7b      	ldr	r2, [pc, #492]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80012f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012f4:	6013      	str	r3, [r2, #0]
 80012f6:	e01d      	b.n	8001334 <HAL_RCC_OscConfig+0xcc>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001300:	d10c      	bne.n	800131c <HAL_RCC_OscConfig+0xb4>
 8001302:	4b76      	ldr	r3, [pc, #472]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a75      	ldr	r2, [pc, #468]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001308:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	4b73      	ldr	r3, [pc, #460]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a72      	ldr	r2, [pc, #456]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	e00b      	b.n	8001334 <HAL_RCC_OscConfig+0xcc>
 800131c:	4b6f      	ldr	r3, [pc, #444]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a6e      	ldr	r2, [pc, #440]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001326:	6013      	str	r3, [r2, #0]
 8001328:	4b6c      	ldr	r3, [pc, #432]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a6b      	ldr	r2, [pc, #428]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 800132e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d013      	beq.n	8001364 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800133c:	f7ff fbee 	bl	8000b1c <HAL_GetTick>
 8001340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001342:	e008      	b.n	8001356 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001344:	f7ff fbea 	bl	8000b1c <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	2b64      	cmp	r3, #100	; 0x64
 8001350:	d901      	bls.n	8001356 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001352:	2303      	movs	r3, #3
 8001354:	e21f      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001356:	4b61      	ldr	r3, [pc, #388]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d0f0      	beq.n	8001344 <HAL_RCC_OscConfig+0xdc>
 8001362:	e014      	b.n	800138e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001364:	f7ff fbda 	bl	8000b1c <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800136c:	f7ff fbd6 	bl	8000b1c <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b64      	cmp	r3, #100	; 0x64
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e20b      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800137e:	4b57      	ldr	r3, [pc, #348]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f0      	bne.n	800136c <HAL_RCC_OscConfig+0x104>
 800138a:	e000      	b.n	800138e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d06f      	beq.n	800147a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800139a:	4b50      	ldr	r3, [pc, #320]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f003 030c 	and.w	r3, r3, #12
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d017      	beq.n	80013d6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80013a6:	4b4d      	ldr	r3, [pc, #308]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d105      	bne.n	80013be <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80013b2:	4b4a      	ldr	r3, [pc, #296]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d00b      	beq.n	80013d6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013be:	4b47      	ldr	r3, [pc, #284]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80013c6:	2b0c      	cmp	r3, #12
 80013c8:	d11c      	bne.n	8001404 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ca:	4b44      	ldr	r3, [pc, #272]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d116      	bne.n	8001404 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013d6:	4b41      	ldr	r3, [pc, #260]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d005      	beq.n	80013ee <HAL_RCC_OscConfig+0x186>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	68db      	ldr	r3, [r3, #12]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d001      	beq.n	80013ee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e1d3      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ee:	4b3b      	ldr	r3, [pc, #236]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	691b      	ldr	r3, [r3, #16]
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	4937      	ldr	r1, [pc, #220]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80013fe:	4313      	orrs	r3, r2
 8001400:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001402:	e03a      	b.n	800147a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d020      	beq.n	800144e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800140c:	4b34      	ldr	r3, [pc, #208]	; (80014e0 <HAL_RCC_OscConfig+0x278>)
 800140e:	2201      	movs	r2, #1
 8001410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001412:	f7ff fb83 	bl	8000b1c <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800141a:	f7ff fb7f 	bl	8000b1c <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e1b4      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800142c:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0f0      	beq.n	800141a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001438:	4b28      	ldr	r3, [pc, #160]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	4925      	ldr	r1, [pc, #148]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001448:	4313      	orrs	r3, r2
 800144a:	600b      	str	r3, [r1, #0]
 800144c:	e015      	b.n	800147a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800144e:	4b24      	ldr	r3, [pc, #144]	; (80014e0 <HAL_RCC_OscConfig+0x278>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001454:	f7ff fb62 	bl	8000b1c <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800145c:	f7ff fb5e 	bl	8000b1c <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e193      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800146e:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1f0      	bne.n	800145c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0308 	and.w	r3, r3, #8
 8001482:	2b00      	cmp	r3, #0
 8001484:	d036      	beq.n	80014f4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	695b      	ldr	r3, [r3, #20]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d016      	beq.n	80014bc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800148e:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <HAL_RCC_OscConfig+0x27c>)
 8001490:	2201      	movs	r2, #1
 8001492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001494:	f7ff fb42 	bl	8000b1c <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800149c:	f7ff fb3e 	bl	8000b1c <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e173      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ae:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <HAL_RCC_OscConfig+0x274>)
 80014b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0x234>
 80014ba:	e01b      	b.n	80014f4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014bc:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <HAL_RCC_OscConfig+0x27c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c2:	f7ff fb2b 	bl	8000b1c <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c8:	e00e      	b.n	80014e8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ca:	f7ff fb27 	bl	8000b1c <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d907      	bls.n	80014e8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e15c      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
 80014dc:	40023800 	.word	0x40023800
 80014e0:	42470000 	.word	0x42470000
 80014e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e8:	4b8a      	ldr	r3, [pc, #552]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80014ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1ea      	bne.n	80014ca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0304 	and.w	r3, r3, #4
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f000 8097 	beq.w	8001630 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001502:	2300      	movs	r3, #0
 8001504:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001506:	4b83      	ldr	r3, [pc, #524]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d10f      	bne.n	8001532 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	4b7f      	ldr	r3, [pc, #508]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	4a7e      	ldr	r2, [pc, #504]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800151c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001520:	6413      	str	r3, [r2, #64]	; 0x40
 8001522:	4b7c      	ldr	r3, [pc, #496]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800152e:	2301      	movs	r3, #1
 8001530:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001532:	4b79      	ldr	r3, [pc, #484]	; (8001718 <HAL_RCC_OscConfig+0x4b0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153a:	2b00      	cmp	r3, #0
 800153c:	d118      	bne.n	8001570 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800153e:	4b76      	ldr	r3, [pc, #472]	; (8001718 <HAL_RCC_OscConfig+0x4b0>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a75      	ldr	r2, [pc, #468]	; (8001718 <HAL_RCC_OscConfig+0x4b0>)
 8001544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001548:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800154a:	f7ff fae7 	bl	8000b1c <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001550:	e008      	b.n	8001564 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001552:	f7ff fae3 	bl	8000b1c <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d901      	bls.n	8001564 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e118      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001564:	4b6c      	ldr	r3, [pc, #432]	; (8001718 <HAL_RCC_OscConfig+0x4b0>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156c:	2b00      	cmp	r3, #0
 800156e:	d0f0      	beq.n	8001552 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d106      	bne.n	8001586 <HAL_RCC_OscConfig+0x31e>
 8001578:	4b66      	ldr	r3, [pc, #408]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800157a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800157c:	4a65      	ldr	r2, [pc, #404]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6713      	str	r3, [r2, #112]	; 0x70
 8001584:	e01c      	b.n	80015c0 <HAL_RCC_OscConfig+0x358>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b05      	cmp	r3, #5
 800158c:	d10c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x340>
 800158e:	4b61      	ldr	r3, [pc, #388]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001592:	4a60      	ldr	r2, [pc, #384]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	6713      	str	r3, [r2, #112]	; 0x70
 800159a:	4b5e      	ldr	r3, [pc, #376]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800159c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800159e:	4a5d      	ldr	r2, [pc, #372]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6713      	str	r3, [r2, #112]	; 0x70
 80015a6:	e00b      	b.n	80015c0 <HAL_RCC_OscConfig+0x358>
 80015a8:	4b5a      	ldr	r3, [pc, #360]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ac:	4a59      	ldr	r2, [pc, #356]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6713      	str	r3, [r2, #112]	; 0x70
 80015b4:	4b57      	ldr	r3, [pc, #348]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b8:	4a56      	ldr	r2, [pc, #344]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015ba:	f023 0304 	bic.w	r3, r3, #4
 80015be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d015      	beq.n	80015f4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c8:	f7ff faa8 	bl	8000b1c <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ce:	e00a      	b.n	80015e6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015d0:	f7ff faa4 	bl	8000b1c <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	f241 3288 	movw	r2, #5000	; 0x1388
 80015de:	4293      	cmp	r3, r2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e0d7      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e6:	4b4b      	ldr	r3, [pc, #300]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80015e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0ee      	beq.n	80015d0 <HAL_RCC_OscConfig+0x368>
 80015f2:	e014      	b.n	800161e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015f4:	f7ff fa92 	bl	8000b1c <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015fa:	e00a      	b.n	8001612 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015fc:	f7ff fa8e 	bl	8000b1c <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	f241 3288 	movw	r2, #5000	; 0x1388
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e0c1      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001612:	4b40      	ldr	r3, [pc, #256]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1ee      	bne.n	80015fc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800161e:	7dfb      	ldrb	r3, [r7, #23]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d105      	bne.n	8001630 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001624:	4b3b      	ldr	r3, [pc, #236]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	4a3a      	ldr	r2, [pc, #232]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800162a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800162e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	2b00      	cmp	r3, #0
 8001636:	f000 80ad 	beq.w	8001794 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800163a:	4b36      	ldr	r3, [pc, #216]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 030c 	and.w	r3, r3, #12
 8001642:	2b08      	cmp	r3, #8
 8001644:	d060      	beq.n	8001708 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	2b02      	cmp	r3, #2
 800164c:	d145      	bne.n	80016da <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800164e:	4b33      	ldr	r3, [pc, #204]	; (800171c <HAL_RCC_OscConfig+0x4b4>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001654:	f7ff fa62 	bl	8000b1c <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800165c:	f7ff fa5e 	bl	8000b1c <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e093      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800166e:	4b29      	ldr	r3, [pc, #164]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f0      	bne.n	800165c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69da      	ldr	r2, [r3, #28]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001688:	019b      	lsls	r3, r3, #6
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001690:	085b      	lsrs	r3, r3, #1
 8001692:	3b01      	subs	r3, #1
 8001694:	041b      	lsls	r3, r3, #16
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800169c:	061b      	lsls	r3, r3, #24
 800169e:	431a      	orrs	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a4:	071b      	lsls	r3, r3, #28
 80016a6:	491b      	ldr	r1, [pc, #108]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80016a8:	4313      	orrs	r3, r2
 80016aa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016ac:	4b1b      	ldr	r3, [pc, #108]	; (800171c <HAL_RCC_OscConfig+0x4b4>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b2:	f7ff fa33 	bl	8000b1c <HAL_GetTick>
 80016b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b8:	e008      	b.n	80016cc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ba:	f7ff fa2f 	bl	8000b1c <HAL_GetTick>
 80016be:	4602      	mov	r2, r0
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e064      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0f0      	beq.n	80016ba <HAL_RCC_OscConfig+0x452>
 80016d8:	e05c      	b.n	8001794 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016da:	4b10      	ldr	r3, [pc, #64]	; (800171c <HAL_RCC_OscConfig+0x4b4>)
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e0:	f7ff fa1c 	bl	8000b1c <HAL_GetTick>
 80016e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016e8:	f7ff fa18 	bl	8000b1c <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e04d      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016fa:	4b06      	ldr	r3, [pc, #24]	; (8001714 <HAL_RCC_OscConfig+0x4ac>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1f0      	bne.n	80016e8 <HAL_RCC_OscConfig+0x480>
 8001706:	e045      	b.n	8001794 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	2b01      	cmp	r3, #1
 800170e:	d107      	bne.n	8001720 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e040      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
 8001714:	40023800 	.word	0x40023800
 8001718:	40007000 	.word	0x40007000
 800171c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001720:	4b1f      	ldr	r3, [pc, #124]	; (80017a0 <HAL_RCC_OscConfig+0x538>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d030      	beq.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001738:	429a      	cmp	r2, r3
 800173a:	d129      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001746:	429a      	cmp	r2, r3
 8001748:	d122      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001750:	4013      	ands	r3, r2
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001756:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001758:	4293      	cmp	r3, r2
 800175a:	d119      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001766:	085b      	lsrs	r3, r3, #1
 8001768:	3b01      	subs	r3, #1
 800176a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800176c:	429a      	cmp	r2, r3
 800176e:	d10f      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800177a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800177c:	429a      	cmp	r2, r3
 800177e:	d107      	bne.n	8001790 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800178c:	429a      	cmp	r2, r3
 800178e:	d001      	beq.n	8001794 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40023800 	.word	0x40023800

080017a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e041      	b.n	800183a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d106      	bne.n	80017d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f000 f839 	bl	8001842 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2202      	movs	r2, #2
 80017d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3304      	adds	r3, #4
 80017e0:	4619      	mov	r1, r3
 80017e2:	4610      	mov	r0, r2
 80017e4:	f000 f9d8 	bl	8001b98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2201      	movs	r2, #1
 80017ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2201      	movs	r2, #1
 80017f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2201      	movs	r2, #1
 800180c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2201      	movs	r2, #1
 8001814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2201      	movs	r2, #1
 800181c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2201      	movs	r2, #1
 8001824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2201      	movs	r2, #1
 800182c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2201      	movs	r2, #1
 8001834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
	...

08001858 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001866:	b2db      	uxtb	r3, r3
 8001868:	2b01      	cmp	r3, #1
 800186a:	d001      	beq.n	8001870 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e04e      	b.n	800190e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2202      	movs	r2, #2
 8001874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	68da      	ldr	r2, [r3, #12]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f042 0201 	orr.w	r2, r2, #1
 8001886:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a23      	ldr	r2, [pc, #140]	; (800191c <HAL_TIM_Base_Start_IT+0xc4>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d022      	beq.n	80018d8 <HAL_TIM_Base_Start_IT+0x80>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800189a:	d01d      	beq.n	80018d8 <HAL_TIM_Base_Start_IT+0x80>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a1f      	ldr	r2, [pc, #124]	; (8001920 <HAL_TIM_Base_Start_IT+0xc8>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d018      	beq.n	80018d8 <HAL_TIM_Base_Start_IT+0x80>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a1e      	ldr	r2, [pc, #120]	; (8001924 <HAL_TIM_Base_Start_IT+0xcc>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d013      	beq.n	80018d8 <HAL_TIM_Base_Start_IT+0x80>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a1c      	ldr	r2, [pc, #112]	; (8001928 <HAL_TIM_Base_Start_IT+0xd0>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d00e      	beq.n	80018d8 <HAL_TIM_Base_Start_IT+0x80>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a1b      	ldr	r2, [pc, #108]	; (800192c <HAL_TIM_Base_Start_IT+0xd4>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d009      	beq.n	80018d8 <HAL_TIM_Base_Start_IT+0x80>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a19      	ldr	r2, [pc, #100]	; (8001930 <HAL_TIM_Base_Start_IT+0xd8>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d004      	beq.n	80018d8 <HAL_TIM_Base_Start_IT+0x80>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a18      	ldr	r2, [pc, #96]	; (8001934 <HAL_TIM_Base_Start_IT+0xdc>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d111      	bne.n	80018fc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2b06      	cmp	r3, #6
 80018e8:	d010      	beq.n	800190c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f042 0201 	orr.w	r2, r2, #1
 80018f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018fa:	e007      	b.n	800190c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f042 0201 	orr.w	r2, r2, #1
 800190a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800190c:	2300      	movs	r3, #0
}
 800190e:	4618      	mov	r0, r3
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	40010000 	.word	0x40010000
 8001920:	40000400 	.word	0x40000400
 8001924:	40000800 	.word	0x40000800
 8001928:	40000c00 	.word	0x40000c00
 800192c:	40010400 	.word	0x40010400
 8001930:	40014000 	.word	0x40014000
 8001934:	40001800 	.word	0x40001800

08001938 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	691b      	ldr	r3, [r3, #16]
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b02      	cmp	r3, #2
 800194c:	d122      	bne.n	8001994 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	2b02      	cmp	r3, #2
 800195a:	d11b      	bne.n	8001994 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f06f 0202 	mvn.w	r2, #2
 8001964:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	699b      	ldr	r3, [r3, #24]
 8001972:	f003 0303 	and.w	r3, r3, #3
 8001976:	2b00      	cmp	r3, #0
 8001978:	d003      	beq.n	8001982 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f000 f8ee 	bl	8001b5c <HAL_TIM_IC_CaptureCallback>
 8001980:	e005      	b.n	800198e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f000 f8e0 	bl	8001b48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f000 f8f1 	bl	8001b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	691b      	ldr	r3, [r3, #16]
 800199a:	f003 0304 	and.w	r3, r3, #4
 800199e:	2b04      	cmp	r3, #4
 80019a0:	d122      	bne.n	80019e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	f003 0304 	and.w	r3, r3, #4
 80019ac:	2b04      	cmp	r3, #4
 80019ae:	d11b      	bne.n	80019e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f06f 0204 	mvn.w	r2, #4
 80019b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2202      	movs	r2, #2
 80019be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f000 f8c4 	bl	8001b5c <HAL_TIM_IC_CaptureCallback>
 80019d4:	e005      	b.n	80019e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f000 f8b6 	bl	8001b48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 f8c7 	bl	8001b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	691b      	ldr	r3, [r3, #16]
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	2b08      	cmp	r3, #8
 80019f4:	d122      	bne.n	8001a3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	f003 0308 	and.w	r3, r3, #8
 8001a00:	2b08      	cmp	r3, #8
 8001a02:	d11b      	bne.n	8001a3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f06f 0208 	mvn.w	r2, #8
 8001a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2204      	movs	r2, #4
 8001a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	f003 0303 	and.w	r3, r3, #3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d003      	beq.n	8001a2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f000 f89a 	bl	8001b5c <HAL_TIM_IC_CaptureCallback>
 8001a28:	e005      	b.n	8001a36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f000 f88c 	bl	8001b48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f000 f89d 	bl	8001b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	f003 0310 	and.w	r3, r3, #16
 8001a46:	2b10      	cmp	r3, #16
 8001a48:	d122      	bne.n	8001a90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	f003 0310 	and.w	r3, r3, #16
 8001a54:	2b10      	cmp	r3, #16
 8001a56:	d11b      	bne.n	8001a90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f06f 0210 	mvn.w	r2, #16
 8001a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2208      	movs	r2, #8
 8001a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	69db      	ldr	r3, [r3, #28]
 8001a6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d003      	beq.n	8001a7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f870 	bl	8001b5c <HAL_TIM_IC_CaptureCallback>
 8001a7c:	e005      	b.n	8001a8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f000 f862 	bl	8001b48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f000 f873 	bl	8001b70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	691b      	ldr	r3, [r3, #16]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d10e      	bne.n	8001abc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d107      	bne.n	8001abc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f06f 0201 	mvn.w	r2, #1
 8001ab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f7fe fe5e 	bl	8000778 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ac6:	2b80      	cmp	r3, #128	; 0x80
 8001ac8:	d10e      	bne.n	8001ae8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ad4:	2b80      	cmp	r3, #128	; 0x80
 8001ad6:	d107      	bne.n	8001ae8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f000 f902 	bl	8001cec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	691b      	ldr	r3, [r3, #16]
 8001aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001af2:	2b40      	cmp	r3, #64	; 0x40
 8001af4:	d10e      	bne.n	8001b14 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b00:	2b40      	cmp	r3, #64	; 0x40
 8001b02:	d107      	bne.n	8001b14 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f000 f838 	bl	8001b84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	f003 0320 	and.w	r3, r3, #32
 8001b1e:	2b20      	cmp	r3, #32
 8001b20:	d10e      	bne.n	8001b40 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	f003 0320 	and.w	r3, r3, #32
 8001b2c:	2b20      	cmp	r3, #32
 8001b2e:	d107      	bne.n	8001b40 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f06f 0220 	mvn.w	r2, #32
 8001b38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f000 f8cc 	bl	8001cd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b40:	bf00      	nop
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001b64:	bf00      	nop
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	4a40      	ldr	r2, [pc, #256]	; (8001cac <TIM_Base_SetConfig+0x114>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d013      	beq.n	8001bd8 <TIM_Base_SetConfig+0x40>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bb6:	d00f      	beq.n	8001bd8 <TIM_Base_SetConfig+0x40>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	4a3d      	ldr	r2, [pc, #244]	; (8001cb0 <TIM_Base_SetConfig+0x118>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d00b      	beq.n	8001bd8 <TIM_Base_SetConfig+0x40>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a3c      	ldr	r2, [pc, #240]	; (8001cb4 <TIM_Base_SetConfig+0x11c>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d007      	beq.n	8001bd8 <TIM_Base_SetConfig+0x40>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a3b      	ldr	r2, [pc, #236]	; (8001cb8 <TIM_Base_SetConfig+0x120>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d003      	beq.n	8001bd8 <TIM_Base_SetConfig+0x40>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a3a      	ldr	r2, [pc, #232]	; (8001cbc <TIM_Base_SetConfig+0x124>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d108      	bne.n	8001bea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	68fa      	ldr	r2, [r7, #12]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a2f      	ldr	r2, [pc, #188]	; (8001cac <TIM_Base_SetConfig+0x114>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d02b      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bf8:	d027      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a2c      	ldr	r2, [pc, #176]	; (8001cb0 <TIM_Base_SetConfig+0x118>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d023      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4a2b      	ldr	r2, [pc, #172]	; (8001cb4 <TIM_Base_SetConfig+0x11c>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d01f      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4a2a      	ldr	r2, [pc, #168]	; (8001cb8 <TIM_Base_SetConfig+0x120>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d01b      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4a29      	ldr	r2, [pc, #164]	; (8001cbc <TIM_Base_SetConfig+0x124>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d017      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a28      	ldr	r2, [pc, #160]	; (8001cc0 <TIM_Base_SetConfig+0x128>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d013      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	4a27      	ldr	r2, [pc, #156]	; (8001cc4 <TIM_Base_SetConfig+0x12c>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d00f      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4a26      	ldr	r2, [pc, #152]	; (8001cc8 <TIM_Base_SetConfig+0x130>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d00b      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4a25      	ldr	r2, [pc, #148]	; (8001ccc <TIM_Base_SetConfig+0x134>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d007      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	4a24      	ldr	r2, [pc, #144]	; (8001cd0 <TIM_Base_SetConfig+0x138>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d003      	beq.n	8001c4a <TIM_Base_SetConfig+0xb2>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a23      	ldr	r2, [pc, #140]	; (8001cd4 <TIM_Base_SetConfig+0x13c>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d108      	bne.n	8001c5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a0a      	ldr	r2, [pc, #40]	; (8001cac <TIM_Base_SetConfig+0x114>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d003      	beq.n	8001c90 <TIM_Base_SetConfig+0xf8>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a0c      	ldr	r2, [pc, #48]	; (8001cbc <TIM_Base_SetConfig+0x124>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d103      	bne.n	8001c98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	615a      	str	r2, [r3, #20]
}
 8001c9e:	bf00      	nop
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40010000 	.word	0x40010000
 8001cb0:	40000400 	.word	0x40000400
 8001cb4:	40000800 	.word	0x40000800
 8001cb8:	40000c00 	.word	0x40000c00
 8001cbc:	40010400 	.word	0x40010400
 8001cc0:	40014000 	.word	0x40014000
 8001cc4:	40014400 	.word	0x40014400
 8001cc8:	40014800 	.word	0x40014800
 8001ccc:	40001800 	.word	0x40001800
 8001cd0:	40001c00 	.word	0x40001c00
 8001cd4:	40002000 	.word	0x40002000

08001cd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f103 0208 	add.w	r2, r3, #8
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f04f 32ff 	mov.w	r2, #4294967295
 8001d18:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f103 0208 	add.w	r2, r3, #8
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f103 0208 	add.w	r2, r3, #8
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001d34:	bf00      	nop
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b085      	sub	sp, #20
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d70:	d103      	bne.n	8001d7a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	e00c      	b.n	8001d94 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	3308      	adds	r3, #8
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	e002      	b.n	8001d88 <vListInsert+0x2e>
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d2f6      	bcs.n	8001d82 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	685a      	ldr	r2, [r3, #4]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	1c5a      	adds	r2, r3, #1
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	601a      	str	r2, [r3, #0]
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	6892      	ldr	r2, [r2, #8]
 8001de2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6852      	ldr	r2, [r2, #4]
 8001dec:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d103      	bne.n	8001e00 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2200      	movs	r2, #0
 8001e04:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	1e5a      	subs	r2, r3, #1
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d10a      	bne.n	8001e4e <xQueueGenericReset+0x2e>
        __asm volatile
 8001e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e3c:	f383 8811 	msr	BASEPRI, r3
 8001e40:	f3bf 8f6f 	isb	sy
 8001e44:	f3bf 8f4f 	dsb	sy
 8001e48:	60fb      	str	r3, [r7, #12]
    }
 8001e4a:	bf00      	nop
 8001e4c:	e7fe      	b.n	8001e4c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d052      	beq.n	8001efa <xQueueGenericReset+0xda>
        ( pxQueue->uxLength >= 1U ) &&
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d04e      	beq.n	8001efa <xQueueGenericReset+0xda>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e64:	2100      	movs	r1, #0
 8001e66:	fba3 2302 	umull	r2, r3, r3, r2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d000      	beq.n	8001e70 <xQueueGenericReset+0x50>
 8001e6e:	2101      	movs	r1, #1
 8001e70:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d141      	bne.n	8001efa <xQueueGenericReset+0xda>
    {
        taskENTER_CRITICAL();
 8001e76:	f001 fecd 	bl	8003c14 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e82:	6939      	ldr	r1, [r7, #16]
 8001e84:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001e86:	fb01 f303 	mul.w	r3, r1, r3
 8001e8a:	441a      	add	r2, r3
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	2200      	movs	r2, #0
 8001e94:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	6939      	ldr	r1, [r7, #16]
 8001eaa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001eac:	fb01 f303 	mul.w	r3, r1, r3
 8001eb0:	441a      	add	r2, r3
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	22ff      	movs	r2, #255	; 0xff
 8001eba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	22ff      	movs	r2, #255	; 0xff
 8001ec2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d109      	bne.n	8001ee0 <xQueueGenericReset+0xc0>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d00f      	beq.n	8001ef4 <xQueueGenericReset+0xd4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	3310      	adds	r3, #16
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f000 ffbd 	bl	8002e58 <xTaskRemoveFromEventList>
 8001ede:	e009      	b.n	8001ef4 <xQueueGenericReset+0xd4>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	3310      	adds	r3, #16
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff0b 	bl	8001d00 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	3324      	adds	r3, #36	; 0x24
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff ff06 	bl	8001d00 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8001ef4:	f001 febe 	bl	8003c74 <vPortExitCritical>
 8001ef8:	e001      	b.n	8001efe <xQueueGenericReset+0xde>
    }
    else
    {
        xReturn = pdFAIL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d10a      	bne.n	8001f1a <xQueueGenericReset+0xfa>
        __asm volatile
 8001f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f08:	f383 8811 	msr	BASEPRI, r3
 8001f0c:	f3bf 8f6f 	isb	sy
 8001f10:	f3bf 8f4f 	dsb	sy
 8001f14:	60bb      	str	r3, [r7, #8]
    }
 8001f16:	bf00      	nop
 8001f18:	e7fe      	b.n	8001f18 <xQueueGenericReset+0xf8>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8001f1a:	697b      	ldr	r3, [r7, #20]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	; 0x28
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d02e      	beq.n	8001f9a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	68ba      	ldr	r2, [r7, #8]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	fba3 2302 	umull	r2, r3, r3, r2
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d000      	beq.n	8001f4c <xQueueGenericCreate+0x28>
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d123      	bne.n	8001f9a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001f5a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8001f5e:	d81c      	bhi.n	8001f9a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	fb02 f303 	mul.w	r3, r2, r3
 8001f68:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	3350      	adds	r3, #80	; 0x50
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f001 ff74 	bl	8003e5c <pvPortMalloc>
 8001f74:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d01c      	beq.n	8001fb6 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	3350      	adds	r3, #80	; 0x50
 8001f84:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001f86:	79fa      	ldrb	r2, [r7, #7]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	68b9      	ldr	r1, [r7, #8]
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f000 f814 	bl	8001fc0 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8001f98:	e00d      	b.n	8001fb6 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d10a      	bne.n	8001fb6 <xQueueGenericCreate+0x92>
        __asm volatile
 8001fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fa4:	f383 8811 	msr	BASEPRI, r3
 8001fa8:	f3bf 8f6f 	isb	sy
 8001fac:	f3bf 8f4f 	dsb	sy
 8001fb0:	613b      	str	r3, [r7, #16]
    }
 8001fb2:	bf00      	nop
 8001fb4:	e7fe      	b.n	8001fb4 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8001fb6:	69fb      	ldr	r3, [r7, #28]
    }
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3720      	adds	r7, #32
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
 8001fcc:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d103      	bne.n	8001fdc <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	601a      	str	r2, [r3, #0]
 8001fda:	e002      	b.n	8001fe2 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	68fa      	ldr	r2, [r7, #12]
 8001fe6:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	68ba      	ldr	r2, [r7, #8]
 8001fec:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001fee:	2101      	movs	r1, #1
 8001ff0:	69b8      	ldr	r0, [r7, #24]
 8001ff2:	f7ff ff15 	bl	8001e20 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	78fa      	ldrb	r2, [r7, #3]
 8001ffa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8001ffe:	78fb      	ldrb	r3, [r7, #3]
 8002000:	68ba      	ldr	r2, [r7, #8]
 8002002:	68f9      	ldr	r1, [r7, #12]
 8002004:	2073      	movs	r0, #115	; 0x73
 8002006:	f003 f8af 	bl	8005168 <SEGGER_SYSVIEW_RecordU32x3>
}
 800200a:	bf00      	nop
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002014:	b590      	push	{r4, r7, lr}
 8002016:	b08f      	sub	sp, #60	; 0x3c
 8002018:	af02      	add	r7, sp, #8
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002020:	2300      	movs	r3, #0
 8002022:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800202a:	2b00      	cmp	r3, #0
 800202c:	d10a      	bne.n	8002044 <xQueueReceive+0x30>
        __asm volatile
 800202e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002032:	f383 8811 	msr	BASEPRI, r3
 8002036:	f3bf 8f6f 	isb	sy
 800203a:	f3bf 8f4f 	dsb	sy
 800203e:	623b      	str	r3, [r7, #32]
    }
 8002040:	bf00      	nop
 8002042:	e7fe      	b.n	8002042 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d103      	bne.n	8002052 <xQueueReceive+0x3e>
 800204a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <xQueueReceive+0x42>
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <xQueueReceive+0x44>
 8002056:	2300      	movs	r3, #0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10a      	bne.n	8002072 <xQueueReceive+0x5e>
        __asm volatile
 800205c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002060:	f383 8811 	msr	BASEPRI, r3
 8002064:	f3bf 8f6f 	isb	sy
 8002068:	f3bf 8f4f 	dsb	sy
 800206c:	61fb      	str	r3, [r7, #28]
    }
 800206e:	bf00      	nop
 8002070:	e7fe      	b.n	8002070 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002072:	f001 f8fd 	bl	8003270 <xTaskGetSchedulerState>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d102      	bne.n	8002082 <xQueueReceive+0x6e>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <xQueueReceive+0x72>
 8002082:	2301      	movs	r3, #1
 8002084:	e000      	b.n	8002088 <xQueueReceive+0x74>
 8002086:	2300      	movs	r3, #0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d10a      	bne.n	80020a2 <xQueueReceive+0x8e>
        __asm volatile
 800208c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002090:	f383 8811 	msr	BASEPRI, r3
 8002094:	f3bf 8f6f 	isb	sy
 8002098:	f3bf 8f4f 	dsb	sy
 800209c:	61bb      	str	r3, [r7, #24]
    }
 800209e:	bf00      	nop
 80020a0:	e7fe      	b.n	80020a0 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80020a2:	f001 fdb7 	bl	8003c14 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80020a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80020ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d024      	beq.n	80020fc <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80020b2:	68b9      	ldr	r1, [r7, #8]
 80020b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80020b6:	f000 f8b3 	bl	8002220 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 80020ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020bc:	4618      	mov	r0, r3
 80020be:	f003 fd05 	bl	8005acc <SEGGER_SYSVIEW_ShrinkId>
 80020c2:	4604      	mov	r4, r0
 80020c4:	2000      	movs	r0, #0
 80020c6:	f003 fd01 	bl	8005acc <SEGGER_SYSVIEW_ShrinkId>
 80020ca:	4602      	mov	r2, r0
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2101      	movs	r1, #1
 80020d0:	9100      	str	r1, [sp, #0]
 80020d2:	4621      	mov	r1, r4
 80020d4:	205c      	movs	r0, #92	; 0x5c
 80020d6:	f003 f8bd 	bl	8005254 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80020da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020dc:	1e5a      	subs	r2, r3, #1
 80020de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020e0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80020e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d004      	beq.n	80020f4 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80020ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ec:	3310      	adds	r3, #16
 80020ee:	4618      	mov	r0, r3
 80020f0:	f000 feb2 	bl	8002e58 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80020f4:	f001 fdbe 	bl	8003c74 <vPortExitCritical>
                return pdPASS;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e08a      	b.n	8002212 <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d113      	bne.n	800212a <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002102:	f001 fdb7 	bl	8003c74 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002108:	4618      	mov	r0, r3
 800210a:	f003 fcdf 	bl	8005acc <SEGGER_SYSVIEW_ShrinkId>
 800210e:	4604      	mov	r4, r0
 8002110:	2000      	movs	r0, #0
 8002112:	f003 fcdb 	bl	8005acc <SEGGER_SYSVIEW_ShrinkId>
 8002116:	4602      	mov	r2, r0
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2101      	movs	r1, #1
 800211c:	9100      	str	r1, [sp, #0]
 800211e:	4621      	mov	r1, r4
 8002120:	205c      	movs	r0, #92	; 0x5c
 8002122:	f003 f897 	bl	8005254 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002126:	2300      	movs	r3, #0
 8002128:	e073      	b.n	8002212 <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 800212a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800212c:	2b00      	cmp	r3, #0
 800212e:	d106      	bne.n	800213e <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002130:	f107 0310 	add.w	r3, r7, #16
 8002134:	4618      	mov	r0, r3
 8002136:	f000 ff67 	bl	8003008 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800213a:	2301      	movs	r3, #1
 800213c:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800213e:	f001 fd99 	bl	8003c74 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002142:	f000 fb99 	bl	8002878 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002146:	f001 fd65 	bl	8003c14 <vPortEnterCritical>
 800214a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800214c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002150:	b25b      	sxtb	r3, r3
 8002152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002156:	d103      	bne.n	8002160 <xQueueReceive+0x14c>
 8002158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800215a:	2200      	movs	r2, #0
 800215c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002162:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002166:	b25b      	sxtb	r3, r3
 8002168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800216c:	d103      	bne.n	8002176 <xQueueReceive+0x162>
 800216e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002170:	2200      	movs	r2, #0
 8002172:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002176:	f001 fd7d 	bl	8003c74 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800217a:	1d3a      	adds	r2, r7, #4
 800217c:	f107 0310 	add.w	r3, r7, #16
 8002180:	4611      	mov	r1, r2
 8002182:	4618      	mov	r0, r3
 8002184:	f000 ff56 	bl	8003034 <xTaskCheckForTimeOut>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d124      	bne.n	80021d8 <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800218e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002190:	f000 f8be 	bl	8002310 <prvIsQueueEmpty>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d018      	beq.n	80021cc <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800219a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800219c:	3324      	adds	r3, #36	; 0x24
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	4611      	mov	r1, r2
 80021a2:	4618      	mov	r0, r3
 80021a4:	f000 fdec 	bl	8002d80 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80021a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021aa:	f000 f85f 	bl	800226c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80021ae:	f000 fb71 	bl	8002894 <xTaskResumeAll>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	f47f af74 	bne.w	80020a2 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80021ba:	4b18      	ldr	r3, [pc, #96]	; (800221c <xQueueReceive+0x208>)
 80021bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	f3bf 8f4f 	dsb	sy
 80021c6:	f3bf 8f6f 	isb	sy
 80021ca:	e76a      	b.n	80020a2 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80021cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021ce:	f000 f84d 	bl	800226c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80021d2:	f000 fb5f 	bl	8002894 <xTaskResumeAll>
 80021d6:	e764      	b.n	80020a2 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80021d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021da:	f000 f847 	bl	800226c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80021de:	f000 fb59 	bl	8002894 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021e4:	f000 f894 	bl	8002310 <prvIsQueueEmpty>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f43f af59 	beq.w	80020a2 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80021f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f2:	4618      	mov	r0, r3
 80021f4:	f003 fc6a 	bl	8005acc <SEGGER_SYSVIEW_ShrinkId>
 80021f8:	4604      	mov	r4, r0
 80021fa:	2000      	movs	r0, #0
 80021fc:	f003 fc66 	bl	8005acc <SEGGER_SYSVIEW_ShrinkId>
 8002200:	4602      	mov	r2, r0
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2101      	movs	r1, #1
 8002206:	9100      	str	r1, [sp, #0]
 8002208:	4621      	mov	r1, r4
 800220a:	205c      	movs	r0, #92	; 0x5c
 800220c:	f003 f822 	bl	8005254 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002210:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002212:	4618      	mov	r0, r3
 8002214:	3734      	adds	r7, #52	; 0x34
 8002216:	46bd      	mov	sp, r7
 8002218:	bd90      	pop	{r4, r7, pc}
 800221a:	bf00      	nop
 800221c:	e000ed04 	.word	0xe000ed04

08002220 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	2b00      	cmp	r3, #0
 8002230:	d018      	beq.n	8002264 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	68da      	ldr	r2, [r3, #12]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	441a      	add	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	68da      	ldr	r2, [r3, #12]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	429a      	cmp	r2, r3
 800224a:	d303      	bcc.n	8002254 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68d9      	ldr	r1, [r3, #12]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	461a      	mov	r2, r3
 800225e:	6838      	ldr	r0, [r7, #0]
 8002260:	f003 fff4 	bl	800624c <memcpy>
    }
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002274:	f001 fcce 	bl	8003c14 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800227e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002280:	e011      	b.n	80022a6 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002286:	2b00      	cmp	r3, #0
 8002288:	d012      	beq.n	80022b0 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3324      	adds	r3, #36	; 0x24
 800228e:	4618      	mov	r0, r3
 8002290:	f000 fde2 	bl	8002e58 <xTaskRemoveFromEventList>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800229a:	f000 ff31 	bl	8003100 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800229e:	7bfb      	ldrb	r3, [r7, #15]
 80022a0:	3b01      	subs	r3, #1
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80022a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	dce9      	bgt.n	8002282 <prvUnlockQueue+0x16>
 80022ae:	e000      	b.n	80022b2 <prvUnlockQueue+0x46>
                    break;
 80022b0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	22ff      	movs	r2, #255	; 0xff
 80022b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80022ba:	f001 fcdb 	bl	8003c74 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80022be:	f001 fca9 	bl	8003c14 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80022c8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80022ca:	e011      	b.n	80022f0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d012      	beq.n	80022fa <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3310      	adds	r3, #16
 80022d8:	4618      	mov	r0, r3
 80022da:	f000 fdbd 	bl	8002e58 <xTaskRemoveFromEventList>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80022e4:	f000 ff0c 	bl	8003100 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80022e8:	7bbb      	ldrb	r3, [r7, #14]
 80022ea:	3b01      	subs	r3, #1
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80022f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	dce9      	bgt.n	80022cc <prvUnlockQueue+0x60>
 80022f8:	e000      	b.n	80022fc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80022fa:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	22ff      	movs	r2, #255	; 0xff
 8002300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002304:	f001 fcb6 	bl	8003c74 <vPortExitCritical>
}
 8002308:	bf00      	nop
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002318:	f001 fc7c 	bl	8003c14 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002320:	2b00      	cmp	r3, #0
 8002322:	d102      	bne.n	800232a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002324:	2301      	movs	r3, #1
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	e001      	b.n	800232e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800232a:	2300      	movs	r3, #0
 800232c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800232e:	f001 fca1 	bl	8003c74 <vPortExitCritical>

    return xReturn;
 8002332:	68fb      	ldr	r3, [r7, #12]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8002346:	2300      	movs	r3, #0
 8002348:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d10a      	bne.n	8002366 <vQueueAddToRegistry+0x2a>
        __asm volatile
 8002350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002354:	f383 8811 	msr	BASEPRI, r3
 8002358:	f3bf 8f6f 	isb	sy
 800235c:	f3bf 8f4f 	dsb	sy
 8002360:	60fb      	str	r3, [r7, #12]
    }
 8002362:	bf00      	nop
 8002364:	e7fe      	b.n	8002364 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d024      	beq.n	80023b6 <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
 8002370:	e01e      	b.n	80023b0 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002372:	4a1c      	ldr	r2, [pc, #112]	; (80023e4 <vQueueAddToRegistry+0xa8>)
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	4413      	add	r3, r2
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	429a      	cmp	r2, r3
 8002380:	d105      	bne.n	800238e <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	4a17      	ldr	r2, [pc, #92]	; (80023e4 <vQueueAddToRegistry+0xa8>)
 8002388:	4413      	add	r3, r2
 800238a:	613b      	str	r3, [r7, #16]
                    break;
 800238c:	e013      	b.n	80023b6 <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d10a      	bne.n	80023aa <vQueueAddToRegistry+0x6e>
 8002394:	4a13      	ldr	r2, [pc, #76]	; (80023e4 <vQueueAddToRegistry+0xa8>)
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d104      	bne.n	80023aa <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4a0f      	ldr	r2, [pc, #60]	; (80023e4 <vQueueAddToRegistry+0xa8>)
 80023a6:	4413      	add	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	3301      	adds	r3, #1
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	2b07      	cmp	r3, #7
 80023b4:	d9dd      	bls.n	8002372 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00f      	beq.n	80023dc <vQueueAddToRegistry+0xa0>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f003 fb7e 	bl	8005acc <SEGGER_SYSVIEW_ShrinkId>
 80023d0:	4601      	mov	r1, r0
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	461a      	mov	r2, r3
 80023d6:	2071      	movs	r0, #113	; 0x71
 80023d8:	f002 fe6c 	bl	80050b4 <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 80023dc:	bf00      	nop
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	200000dc 	.word	0x200000dc

080023e8 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	60f8      	str	r0, [r7, #12]
 80023f0:	60b9      	str	r1, [r7, #8]
 80023f2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80023f8:	f001 fc0c 	bl	8003c14 <vPortEnterCritical>
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002402:	b25b      	sxtb	r3, r3
 8002404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002408:	d103      	bne.n	8002412 <vQueueWaitForMessageRestricted+0x2a>
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002418:	b25b      	sxtb	r3, r3
 800241a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800241e:	d103      	bne.n	8002428 <vQueueWaitForMessageRestricted+0x40>
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002428:	f001 fc24 	bl	8003c74 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002430:	2b00      	cmp	r3, #0
 8002432:	d106      	bne.n	8002442 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	3324      	adds	r3, #36	; 0x24
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	68b9      	ldr	r1, [r7, #8]
 800243c:	4618      	mov	r0, r3
 800243e:	f000 fcc3 	bl	8002dc8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002442:	6978      	ldr	r0, [r7, #20]
 8002444:	f7ff ff12 	bl	800226c <prvUnlockQueue>
    }
 8002448:	bf00      	nop
 800244a:	3718      	adds	r7, #24
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}

08002450 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002450:	b580      	push	{r7, lr}
 8002452:	b08c      	sub	sp, #48	; 0x30
 8002454:	af04      	add	r7, sp, #16
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	4613      	mov	r3, r2
 800245e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002460:	88fb      	ldrh	r3, [r7, #6]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4618      	mov	r0, r3
 8002466:	f001 fcf9 	bl	8003e5c <pvPortMalloc>
 800246a:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d013      	beq.n	800249a <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002472:	2058      	movs	r0, #88	; 0x58
 8002474:	f001 fcf2 	bl	8003e5c <pvPortMalloc>
 8002478:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d008      	beq.n	8002492 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002480:	2258      	movs	r2, #88	; 0x58
 8002482:	2100      	movs	r1, #0
 8002484:	69f8      	ldr	r0, [r7, #28]
 8002486:	f003 fe79 	bl	800617c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	697a      	ldr	r2, [r7, #20]
 800248e:	631a      	str	r2, [r3, #48]	; 0x30
 8002490:	e005      	b.n	800249e <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002492:	6978      	ldr	r0, [r7, #20]
 8002494:	f001 fd9c 	bl	8003fd0 <vPortFree>
 8002498:	e001      	b.n	800249e <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800249a:	2300      	movs	r3, #0
 800249c:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d013      	beq.n	80024cc <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80024a4:	88fa      	ldrh	r2, [r7, #6]
 80024a6:	2300      	movs	r3, #0
 80024a8:	9303      	str	r3, [sp, #12]
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	9302      	str	r3, [sp, #8]
 80024ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b0:	9301      	str	r3, [sp, #4]
 80024b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024b4:	9300      	str	r3, [sp, #0]
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	68b9      	ldr	r1, [r7, #8]
 80024ba:	68f8      	ldr	r0, [r7, #12]
 80024bc:	f000 f80e 	bl	80024dc <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80024c0:	69f8      	ldr	r0, [r7, #28]
 80024c2:	f000 f899 	bl	80025f8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80024c6:	2301      	movs	r3, #1
 80024c8:	61bb      	str	r3, [r7, #24]
 80024ca:	e002      	b.n	80024d2 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80024cc:	f04f 33ff 	mov.w	r3, #4294967295
 80024d0:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80024d2:	69bb      	ldr	r3, [r7, #24]
    }
 80024d4:	4618      	mov	r0, r3
 80024d6:	3720      	adds	r7, #32
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
 80024e8:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80024ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024ec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	461a      	mov	r2, r3
 80024f4:	21a5      	movs	r1, #165	; 0xa5
 80024f6:	f003 fe41 	bl	800617c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80024fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002504:	3b01      	subs	r3, #1
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4413      	add	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	f023 0307 	bic.w	r3, r3, #7
 8002512:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	2b00      	cmp	r3, #0
 800251c:	d00a      	beq.n	8002534 <prvInitialiseNewTask+0x58>
        __asm volatile
 800251e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002522:	f383 8811 	msr	BASEPRI, r3
 8002526:	f3bf 8f6f 	isb	sy
 800252a:	f3bf 8f4f 	dsb	sy
 800252e:	617b      	str	r3, [r7, #20]
    }
 8002530:	bf00      	nop
 8002532:	e7fe      	b.n	8002532 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d01e      	beq.n	8002578 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
 800253e:	e012      	b.n	8002566 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002540:	68ba      	ldr	r2, [r7, #8]
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	4413      	add	r3, r2
 8002546:	7819      	ldrb	r1, [r3, #0]
 8002548:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	4413      	add	r3, r2
 800254e:	3334      	adds	r3, #52	; 0x34
 8002550:	460a      	mov	r2, r1
 8002552:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	4413      	add	r3, r2
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d006      	beq.n	800256e <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	3301      	adds	r3, #1
 8002564:	61fb      	str	r3, [r7, #28]
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	2b09      	cmp	r3, #9
 800256a:	d9e9      	bls.n	8002540 <prvInitialiseNewTask+0x64>
 800256c:	e000      	b.n	8002570 <prvInitialiseNewTask+0x94>
            {
                break;
 800256e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002572:	2200      	movs	r2, #0
 8002574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800257a:	2b04      	cmp	r3, #4
 800257c:	d90a      	bls.n	8002594 <prvInitialiseNewTask+0xb8>
        __asm volatile
 800257e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002582:	f383 8811 	msr	BASEPRI, r3
 8002586:	f3bf 8f6f 	isb	sy
 800258a:	f3bf 8f4f 	dsb	sy
 800258e:	613b      	str	r3, [r7, #16]
    }
 8002590:	bf00      	nop
 8002592:	e7fe      	b.n	8002592 <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002596:	2b04      	cmp	r3, #4
 8002598:	d901      	bls.n	800259e <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800259a:	2304      	movs	r3, #4
 800259c:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800259e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025a2:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80025a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025a8:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80025aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ac:	3304      	adds	r3, #4
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7ff fbc6 	bl	8001d40 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80025b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b6:	3318      	adds	r3, #24
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff fbc1 	bl	8001d40 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80025be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025c2:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80025c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c6:	f1c3 0205 	rsb	r2, r3, #5
 80025ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025cc:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80025ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025d2:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	68f9      	ldr	r1, [r7, #12]
 80025d8:	69b8      	ldr	r0, [r7, #24]
 80025da:	f001 f96b 	bl	80038b4 <pxPortInitialiseStack>
 80025de:	4602      	mov	r2, r0
 80025e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025e2:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80025e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80025ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025ee:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80025f0:	bf00      	nop
 80025f2:	3720      	adds	r7, #32
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80025f8:	b5b0      	push	{r4, r5, r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af02      	add	r7, sp, #8
 80025fe:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002600:	f001 fb08 	bl	8003c14 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002604:	4b49      	ldr	r3, [pc, #292]	; (800272c <prvAddNewTaskToReadyList+0x134>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	3301      	adds	r3, #1
 800260a:	4a48      	ldr	r2, [pc, #288]	; (800272c <prvAddNewTaskToReadyList+0x134>)
 800260c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800260e:	4b48      	ldr	r3, [pc, #288]	; (8002730 <prvAddNewTaskToReadyList+0x138>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d109      	bne.n	800262a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002616:	4a46      	ldr	r2, [pc, #280]	; (8002730 <prvAddNewTaskToReadyList+0x138>)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800261c:	4b43      	ldr	r3, [pc, #268]	; (800272c <prvAddNewTaskToReadyList+0x134>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d110      	bne.n	8002646 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002624:	f000 fd8a 	bl	800313c <prvInitialiseTaskLists>
 8002628:	e00d      	b.n	8002646 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800262a:	4b42      	ldr	r3, [pc, #264]	; (8002734 <prvAddNewTaskToReadyList+0x13c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d109      	bne.n	8002646 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002632:	4b3f      	ldr	r3, [pc, #252]	; (8002730 <prvAddNewTaskToReadyList+0x138>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263c:	429a      	cmp	r2, r3
 800263e:	d802      	bhi.n	8002646 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002640:	4a3b      	ldr	r2, [pc, #236]	; (8002730 <prvAddNewTaskToReadyList+0x138>)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002646:	4b3c      	ldr	r3, [pc, #240]	; (8002738 <prvAddNewTaskToReadyList+0x140>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	3301      	adds	r3, #1
 800264c:	4a3a      	ldr	r2, [pc, #232]	; (8002738 <prvAddNewTaskToReadyList+0x140>)
 800264e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002650:	4b39      	ldr	r3, [pc, #228]	; (8002738 <prvAddNewTaskToReadyList+0x140>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d016      	beq.n	800268c <prvAddNewTaskToReadyList+0x94>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4618      	mov	r0, r3
 8002662:	f003 f96d 	bl	8005940 <SEGGER_SYSVIEW_OnTaskCreate>
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	461d      	mov	r5, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	461c      	mov	r4, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	1ae3      	subs	r3, r4, r3
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	462b      	mov	r3, r5
 8002688:	f001 fe64 	bl	8004354 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4618      	mov	r0, r3
 8002690:	f003 f9da 	bl	8005a48 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002698:	2201      	movs	r2, #1
 800269a:	409a      	lsls	r2, r3
 800269c:	4b27      	ldr	r3, [pc, #156]	; (800273c <prvAddNewTaskToReadyList+0x144>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	4a26      	ldr	r2, [pc, #152]	; (800273c <prvAddNewTaskToReadyList+0x144>)
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026aa:	4925      	ldr	r1, [pc, #148]	; (8002740 <prvAddNewTaskToReadyList+0x148>)
 80026ac:	4613      	mov	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4413      	add	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	3304      	adds	r3, #4
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	68fa      	ldr	r2, [r7, #12]
 80026c0:	609a      	str	r2, [r3, #8]
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	60da      	str	r2, [r3, #12]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	3204      	adds	r2, #4
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	1d1a      	adds	r2, r3, #4
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	609a      	str	r2, [r3, #8]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026e0:	4613      	mov	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	4a15      	ldr	r2, [pc, #84]	; (8002740 <prvAddNewTaskToReadyList+0x148>)
 80026ea:	441a      	add	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	615a      	str	r2, [r3, #20]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026f4:	4912      	ldr	r1, [pc, #72]	; (8002740 <prvAddNewTaskToReadyList+0x148>)
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	1c59      	adds	r1, r3, #1
 8002704:	480e      	ldr	r0, [pc, #56]	; (8002740 <prvAddNewTaskToReadyList+0x148>)
 8002706:	4613      	mov	r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	4413      	add	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4403      	add	r3, r0
 8002710:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002712:	f001 faaf 	bl	8003c74 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002716:	4b07      	ldr	r3, [pc, #28]	; (8002734 <prvAddNewTaskToReadyList+0x13c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <prvAddNewTaskToReadyList+0x12a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800271e:	4b04      	ldr	r3, [pc, #16]	; (8002730 <prvAddNewTaskToReadyList+0x138>)
 8002720:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bdb0      	pop	{r4, r5, r7, pc}
 800272a:	bf00      	nop
 800272c:	200001f4 	.word	0x200001f4
 8002730:	2000011c 	.word	0x2000011c
 8002734:	20000200 	.word	0x20000200
 8002738:	20000210 	.word	0x20000210
 800273c:	200001fc 	.word	0x200001fc
 8002740:	20000120 	.word	0x20000120

08002744 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800274c:	2300      	movs	r3, #0
 800274e:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d01b      	beq.n	800278e <vTaskDelay+0x4a>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8002756:	4b15      	ldr	r3, [pc, #84]	; (80027ac <vTaskDelay+0x68>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00a      	beq.n	8002774 <vTaskDelay+0x30>
        __asm volatile
 800275e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002762:	f383 8811 	msr	BASEPRI, r3
 8002766:	f3bf 8f6f 	isb	sy
 800276a:	f3bf 8f4f 	dsb	sy
 800276e:	60bb      	str	r3, [r7, #8]
    }
 8002770:	bf00      	nop
 8002772:	e7fe      	b.n	8002772 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8002774:	f000 f880 	bl	8002878 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	2023      	movs	r0, #35	; 0x23
 800277c:	f002 fc5e 	bl	800503c <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002780:	2100      	movs	r1, #0
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 fd92 	bl	80032ac <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002788:	f000 f884 	bl	8002894 <xTaskResumeAll>
 800278c:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d107      	bne.n	80027a4 <vTaskDelay+0x60>
        {
            portYIELD_WITHIN_API();
 8002794:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <vTaskDelay+0x6c>)
 8002796:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	f3bf 8f4f 	dsb	sy
 80027a0:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80027a4:	bf00      	nop
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	2000021c 	.word	0x2000021c
 80027b0:	e000ed04 	.word	0xe000ed04

080027b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80027ba:	4b27      	ldr	r3, [pc, #156]	; (8002858 <vTaskStartScheduler+0xa4>)
 80027bc:	9301      	str	r3, [sp, #4]
 80027be:	2300      	movs	r3, #0
 80027c0:	9300      	str	r3, [sp, #0]
 80027c2:	2300      	movs	r3, #0
 80027c4:	2282      	movs	r2, #130	; 0x82
 80027c6:	4925      	ldr	r1, [pc, #148]	; (800285c <vTaskStartScheduler+0xa8>)
 80027c8:	4825      	ldr	r0, [pc, #148]	; (8002860 <vTaskStartScheduler+0xac>)
 80027ca:	f7ff fe41 	bl	8002450 <xTaskCreate>
 80027ce:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d102      	bne.n	80027dc <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 80027d6:	f000 fde9 	bl	80033ac <xTimerCreateTimerTask>
 80027da:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d124      	bne.n	800282c <vTaskStartScheduler+0x78>
        __asm volatile
 80027e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027e6:	f383 8811 	msr	BASEPRI, r3
 80027ea:	f3bf 8f6f 	isb	sy
 80027ee:	f3bf 8f4f 	dsb	sy
 80027f2:	60bb      	str	r3, [r7, #8]
    }
 80027f4:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80027f6:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <vTaskStartScheduler+0xb0>)
 80027f8:	f04f 32ff 	mov.w	r2, #4294967295
 80027fc:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80027fe:	4b1a      	ldr	r3, [pc, #104]	; (8002868 <vTaskStartScheduler+0xb4>)
 8002800:	2201      	movs	r2, #1
 8002802:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002804:	4b19      	ldr	r3, [pc, #100]	; (800286c <vTaskStartScheduler+0xb8>)
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800280a:	4b19      	ldr	r3, [pc, #100]	; (8002870 <vTaskStartScheduler+0xbc>)
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	4b12      	ldr	r3, [pc, #72]	; (8002858 <vTaskStartScheduler+0xa4>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	429a      	cmp	r2, r3
 8002814:	d102      	bne.n	800281c <vTaskStartScheduler+0x68>
 8002816:	f003 f877 	bl	8005908 <SEGGER_SYSVIEW_OnIdle>
 800281a:	e004      	b.n	8002826 <vTaskStartScheduler+0x72>
 800281c:	4b14      	ldr	r3, [pc, #80]	; (8002870 <vTaskStartScheduler+0xbc>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4618      	mov	r0, r3
 8002822:	f003 f8cf 	bl	80059c4 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8002826:	f001 f8d5 	bl	80039d4 <xPortStartScheduler>
 800282a:	e00e      	b.n	800284a <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002832:	d10a      	bne.n	800284a <vTaskStartScheduler+0x96>
        __asm volatile
 8002834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002838:	f383 8811 	msr	BASEPRI, r3
 800283c:	f3bf 8f6f 	isb	sy
 8002840:	f3bf 8f4f 	dsb	sy
 8002844:	607b      	str	r3, [r7, #4]
    }
 8002846:	bf00      	nop
 8002848:	e7fe      	b.n	8002848 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800284a:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <vTaskStartScheduler+0xc0>)
 800284c:	681b      	ldr	r3, [r3, #0]
}
 800284e:	bf00      	nop
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20000218 	.word	0x20000218
 800285c:	08006734 	.word	0x08006734
 8002860:	08003119 	.word	0x08003119
 8002864:	20000214 	.word	0x20000214
 8002868:	20000200 	.word	0x20000200
 800286c:	200001f8 	.word	0x200001f8
 8002870:	2000011c 	.word	0x2000011c
 8002874:	2000000c 	.word	0x2000000c

08002878 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800287c:	4b04      	ldr	r3, [pc, #16]	; (8002890 <vTaskSuspendAll+0x18>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	3301      	adds	r3, #1
 8002882:	4a03      	ldr	r2, [pc, #12]	; (8002890 <vTaskSuspendAll+0x18>)
 8002884:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002886:	bf00      	nop
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	2000021c 	.word	0x2000021c

08002894 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800289a:	2300      	movs	r3, #0
 800289c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80028a2:	4b6d      	ldr	r3, [pc, #436]	; (8002a58 <xTaskResumeAll+0x1c4>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10a      	bne.n	80028c0 <xTaskResumeAll+0x2c>
        __asm volatile
 80028aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ae:	f383 8811 	msr	BASEPRI, r3
 80028b2:	f3bf 8f6f 	isb	sy
 80028b6:	f3bf 8f4f 	dsb	sy
 80028ba:	607b      	str	r3, [r7, #4]
    }
 80028bc:	bf00      	nop
 80028be:	e7fe      	b.n	80028be <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80028c0:	f001 f9a8 	bl	8003c14 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80028c4:	4b64      	ldr	r3, [pc, #400]	; (8002a58 <xTaskResumeAll+0x1c4>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	3b01      	subs	r3, #1
 80028ca:	4a63      	ldr	r2, [pc, #396]	; (8002a58 <xTaskResumeAll+0x1c4>)
 80028cc:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80028ce:	4b62      	ldr	r3, [pc, #392]	; (8002a58 <xTaskResumeAll+0x1c4>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f040 80b8 	bne.w	8002a48 <xTaskResumeAll+0x1b4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80028d8:	4b60      	ldr	r3, [pc, #384]	; (8002a5c <xTaskResumeAll+0x1c8>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f000 80b3 	beq.w	8002a48 <xTaskResumeAll+0x1b4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80028e2:	e08e      	b.n	8002a02 <xTaskResumeAll+0x16e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028e4:	4b5e      	ldr	r3, [pc, #376]	; (8002a60 <xTaskResumeAll+0x1cc>)
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f0:	613b      	str	r3, [r7, #16]
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	69fa      	ldr	r2, [r7, #28]
 80028f8:	6a12      	ldr	r2, [r2, #32]
 80028fa:	609a      	str	r2, [r3, #8]
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	69fa      	ldr	r2, [r7, #28]
 8002902:	69d2      	ldr	r2, [r2, #28]
 8002904:	605a      	str	r2, [r3, #4]
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	685a      	ldr	r2, [r3, #4]
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	3318      	adds	r3, #24
 800290e:	429a      	cmp	r2, r3
 8002910:	d103      	bne.n	800291a <xTaskResumeAll+0x86>
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	6a1a      	ldr	r2, [r3, #32]
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	605a      	str	r2, [r3, #4]
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	2200      	movs	r2, #0
 800291e:	629a      	str	r2, [r3, #40]	; 0x28
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	1e5a      	subs	r2, r3, #1
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	69fa      	ldr	r2, [r7, #28]
 8002936:	68d2      	ldr	r2, [r2, #12]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	69fa      	ldr	r2, [r7, #28]
 8002940:	6892      	ldr	r2, [r2, #8]
 8002942:	605a      	str	r2, [r3, #4]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	3304      	adds	r3, #4
 800294c:	429a      	cmp	r2, r3
 800294e:	d103      	bne.n	8002958 <xTaskResumeAll+0xc4>
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	605a      	str	r2, [r3, #4]
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	2200      	movs	r2, #0
 800295c:	615a      	str	r2, [r3, #20]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	1e5a      	subs	r2, r3, #1
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	4618      	mov	r0, r3
 800296c:	f003 f86c 	bl	8005a48 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002974:	2201      	movs	r2, #1
 8002976:	409a      	lsls	r2, r3
 8002978:	4b3a      	ldr	r3, [pc, #232]	; (8002a64 <xTaskResumeAll+0x1d0>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4313      	orrs	r3, r2
 800297e:	4a39      	ldr	r2, [pc, #228]	; (8002a64 <xTaskResumeAll+0x1d0>)
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002986:	4938      	ldr	r1, [pc, #224]	; (8002a68 <xTaskResumeAll+0x1d4>)
 8002988:	4613      	mov	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4413      	add	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	440b      	add	r3, r1
 8002992:	3304      	adds	r3, #4
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	60bb      	str	r3, [r7, #8]
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	609a      	str	r2, [r3, #8]
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	689a      	ldr	r2, [r3, #8]
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	69fa      	ldr	r2, [r7, #28]
 80029ac:	3204      	adds	r2, #4
 80029ae:	605a      	str	r2, [r3, #4]
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	1d1a      	adds	r2, r3, #4
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029bc:	4613      	mov	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	4413      	add	r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	4a28      	ldr	r2, [pc, #160]	; (8002a68 <xTaskResumeAll+0x1d4>)
 80029c6:	441a      	add	r2, r3
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	615a      	str	r2, [r3, #20]
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029d0:	4925      	ldr	r1, [pc, #148]	; (8002a68 <xTaskResumeAll+0x1d4>)
 80029d2:	4613      	mov	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	4413      	add	r3, r2
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	440b      	add	r3, r1
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	1c59      	adds	r1, r3, #1
 80029e0:	4821      	ldr	r0, [pc, #132]	; (8002a68 <xTaskResumeAll+0x1d4>)
 80029e2:	4613      	mov	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4413      	add	r3, r2
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	4403      	add	r3, r0
 80029ec:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f2:	4b1e      	ldr	r3, [pc, #120]	; (8002a6c <xTaskResumeAll+0x1d8>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d302      	bcc.n	8002a02 <xTaskResumeAll+0x16e>
                    {
                        xYieldPending = pdTRUE;
 80029fc:	4b1c      	ldr	r3, [pc, #112]	; (8002a70 <xTaskResumeAll+0x1dc>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a02:	4b17      	ldr	r3, [pc, #92]	; (8002a60 <xTaskResumeAll+0x1cc>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f47f af6c 	bne.w	80028e4 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <xTaskResumeAll+0x182>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002a12:	f000 fc11 	bl	8003238 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002a16:	4b17      	ldr	r3, [pc, #92]	; (8002a74 <xTaskResumeAll+0x1e0>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d010      	beq.n	8002a44 <xTaskResumeAll+0x1b0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002a22:	f000 f84b 	bl	8002abc <xTaskIncrementTick>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d002      	beq.n	8002a32 <xTaskResumeAll+0x19e>
                            {
                                xYieldPending = pdTRUE;
 8002a2c:	4b10      	ldr	r3, [pc, #64]	; (8002a70 <xTaskResumeAll+0x1dc>)
 8002a2e:	2201      	movs	r2, #1
 8002a30:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	3b01      	subs	r3, #1
 8002a36:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1f1      	bne.n	8002a22 <xTaskResumeAll+0x18e>

                        xPendedTicks = 0;
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	; (8002a74 <xTaskResumeAll+0x1e0>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002a44:	4b0a      	ldr	r3, [pc, #40]	; (8002a70 <xTaskResumeAll+0x1dc>)
 8002a46:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002a48:	f001 f914 	bl	8003c74 <vPortExitCritical>

    return xAlreadyYielded;
 8002a4c:	697b      	ldr	r3, [r7, #20]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3720      	adds	r7, #32
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	2000021c 	.word	0x2000021c
 8002a5c:	200001f4 	.word	0x200001f4
 8002a60:	200001b4 	.word	0x200001b4
 8002a64:	200001fc 	.word	0x200001fc
 8002a68:	20000120 	.word	0x20000120
 8002a6c:	2000011c 	.word	0x2000011c
 8002a70:	20000208 	.word	0x20000208
 8002a74:	20000204 	.word	0x20000204

08002a78 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002a7e:	4b05      	ldr	r3, [pc, #20]	; (8002a94 <xTaskGetTickCount+0x1c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002a84:	687b      	ldr	r3, [r7, #4]
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	200001f8 	.word	0x200001f8

08002a98 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002a9e:	f001 f99d 	bl	8003ddc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002aa6:	4b04      	ldr	r3, [pc, #16]	; (8002ab8 <xTaskGetTickCountFromISR+0x20>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002aac:	683b      	ldr	r3, [r7, #0]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	200001f8 	.word	0x200001f8

08002abc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08a      	sub	sp, #40	; 0x28
 8002ac0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ac6:	4b70      	ldr	r3, [pc, #448]	; (8002c88 <xTaskIncrementTick+0x1cc>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f040 80d1 	bne.w	8002c72 <xTaskIncrementTick+0x1b6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002ad0:	4b6e      	ldr	r3, [pc, #440]	; (8002c8c <xTaskIncrementTick+0x1d0>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002ad8:	4a6c      	ldr	r2, [pc, #432]	; (8002c8c <xTaskIncrementTick+0x1d0>)
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d120      	bne.n	8002b26 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002ae4:	4b6a      	ldr	r3, [pc, #424]	; (8002c90 <xTaskIncrementTick+0x1d4>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00a      	beq.n	8002b04 <xTaskIncrementTick+0x48>
        __asm volatile
 8002aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af2:	f383 8811 	msr	BASEPRI, r3
 8002af6:	f3bf 8f6f 	isb	sy
 8002afa:	f3bf 8f4f 	dsb	sy
 8002afe:	607b      	str	r3, [r7, #4]
    }
 8002b00:	bf00      	nop
 8002b02:	e7fe      	b.n	8002b02 <xTaskIncrementTick+0x46>
 8002b04:	4b62      	ldr	r3, [pc, #392]	; (8002c90 <xTaskIncrementTick+0x1d4>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	61fb      	str	r3, [r7, #28]
 8002b0a:	4b62      	ldr	r3, [pc, #392]	; (8002c94 <xTaskIncrementTick+0x1d8>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a60      	ldr	r2, [pc, #384]	; (8002c90 <xTaskIncrementTick+0x1d4>)
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	4a60      	ldr	r2, [pc, #384]	; (8002c94 <xTaskIncrementTick+0x1d8>)
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	6013      	str	r3, [r2, #0]
 8002b18:	4b5f      	ldr	r3, [pc, #380]	; (8002c98 <xTaskIncrementTick+0x1dc>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	4a5e      	ldr	r2, [pc, #376]	; (8002c98 <xTaskIncrementTick+0x1dc>)
 8002b20:	6013      	str	r3, [r2, #0]
 8002b22:	f000 fb89 	bl	8003238 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002b26:	4b5d      	ldr	r3, [pc, #372]	; (8002c9c <xTaskIncrementTick+0x1e0>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6a3a      	ldr	r2, [r7, #32]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	f0c0 80a5 	bcc.w	8002c7c <xTaskIncrementTick+0x1c0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b32:	4b57      	ldr	r3, [pc, #348]	; (8002c90 <xTaskIncrementTick+0x1d4>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d104      	bne.n	8002b46 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b3c:	4b57      	ldr	r3, [pc, #348]	; (8002c9c <xTaskIncrementTick+0x1e0>)
 8002b3e:	f04f 32ff 	mov.w	r2, #4294967295
 8002b42:	601a      	str	r2, [r3, #0]
                    break;
 8002b44:	e09a      	b.n	8002c7c <xTaskIncrementTick+0x1c0>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b46:	4b52      	ldr	r3, [pc, #328]	; (8002c90 <xTaskIncrementTick+0x1d4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002b56:	6a3a      	ldr	r2, [r7, #32]
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d203      	bcs.n	8002b66 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002b5e:	4a4f      	ldr	r2, [pc, #316]	; (8002c9c <xTaskIncrementTick+0x1e0>)
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002b64:	e08a      	b.n	8002c7c <xTaskIncrementTick+0x1c0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	613b      	str	r3, [r7, #16]
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	68d2      	ldr	r2, [r2, #12]
 8002b74:	609a      	str	r2, [r3, #8]
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	69ba      	ldr	r2, [r7, #24]
 8002b7c:	6892      	ldr	r2, [r2, #8]
 8002b7e:	605a      	str	r2, [r3, #4]
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	3304      	adds	r3, #4
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d103      	bne.n	8002b94 <xTaskIncrementTick+0xd8>
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	68da      	ldr	r2, [r3, #12]
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	605a      	str	r2, [r3, #4]
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	2200      	movs	r2, #0
 8002b98:	615a      	str	r2, [r3, #20]
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	1e5a      	subs	r2, r3, #1
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d01e      	beq.n	8002bea <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb0:	60fb      	str	r3, [r7, #12]
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	69db      	ldr	r3, [r3, #28]
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	6a12      	ldr	r2, [r2, #32]
 8002bba:	609a      	str	r2, [r3, #8]
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	69d2      	ldr	r2, [r2, #28]
 8002bc4:	605a      	str	r2, [r3, #4]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	685a      	ldr	r2, [r3, #4]
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	3318      	adds	r3, #24
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d103      	bne.n	8002bda <xTaskIncrementTick+0x11e>
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	6a1a      	ldr	r2, [r3, #32]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	629a      	str	r2, [r3, #40]	; 0x28
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	1e5a      	subs	r2, r3, #1
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f002 ff2b 	bl	8005a48 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	409a      	lsls	r2, r3
 8002bfa:	4b29      	ldr	r3, [pc, #164]	; (8002ca0 <xTaskIncrementTick+0x1e4>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	4a27      	ldr	r2, [pc, #156]	; (8002ca0 <xTaskIncrementTick+0x1e4>)
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c08:	4926      	ldr	r1, [pc, #152]	; (8002ca4 <xTaskIncrementTick+0x1e8>)
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	440b      	add	r3, r1
 8002c14:	3304      	adds	r3, #4
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	60bb      	str	r3, [r7, #8]
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	609a      	str	r2, [r3, #8]
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	689a      	ldr	r2, [r3, #8]
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	60da      	str	r2, [r3, #12]
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	3204      	adds	r2, #4
 8002c30:	605a      	str	r2, [r3, #4]
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	1d1a      	adds	r2, r3, #4
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	609a      	str	r2, [r3, #8]
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c3e:	4613      	mov	r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4413      	add	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	4a17      	ldr	r2, [pc, #92]	; (8002ca4 <xTaskIncrementTick+0x1e8>)
 8002c48:	441a      	add	r2, r3
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	615a      	str	r2, [r3, #20]
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c52:	4914      	ldr	r1, [pc, #80]	; (8002ca4 <xTaskIncrementTick+0x1e8>)
 8002c54:	4613      	mov	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	1c59      	adds	r1, r3, #1
 8002c62:	4810      	ldr	r0, [pc, #64]	; (8002ca4 <xTaskIncrementTick+0x1e8>)
 8002c64:	4613      	mov	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	4413      	add	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4403      	add	r3, r0
 8002c6e:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c70:	e75f      	b.n	8002b32 <xTaskIncrementTick+0x76>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002c72:	4b0d      	ldr	r3, [pc, #52]	; (8002ca8 <xTaskIncrementTick+0x1ec>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	3301      	adds	r3, #1
 8002c78:	4a0b      	ldr	r2, [pc, #44]	; (8002ca8 <xTaskIncrementTick+0x1ec>)
 8002c7a:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3728      	adds	r7, #40	; 0x28
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	2000021c 	.word	0x2000021c
 8002c8c:	200001f8 	.word	0x200001f8
 8002c90:	200001ac 	.word	0x200001ac
 8002c94:	200001b0 	.word	0x200001b0
 8002c98:	2000020c 	.word	0x2000020c
 8002c9c:	20000214 	.word	0x20000214
 8002ca0:	200001fc 	.word	0x200001fc
 8002ca4:	20000120 	.word	0x20000120
 8002ca8:	20000204 	.word	0x20000204

08002cac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002cb2:	4b2d      	ldr	r3, [pc, #180]	; (8002d68 <vTaskSwitchContext+0xbc>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002cba:	4b2c      	ldr	r3, [pc, #176]	; (8002d6c <vTaskSwitchContext+0xc0>)
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002cc0:	e04d      	b.n	8002d5e <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8002cc2:	4b2a      	ldr	r3, [pc, #168]	; (8002d6c <vTaskSwitchContext+0xc0>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002cc8:	4b29      	ldr	r3, [pc, #164]	; (8002d70 <vTaskSwitchContext+0xc4>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	fab3 f383 	clz	r3, r3
 8002cd4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002cd6:	7afb      	ldrb	r3, [r7, #11]
 8002cd8:	f1c3 031f 	rsb	r3, r3, #31
 8002cdc:	617b      	str	r3, [r7, #20]
 8002cde:	4925      	ldr	r1, [pc, #148]	; (8002d74 <vTaskSwitchContext+0xc8>)
 8002ce0:	697a      	ldr	r2, [r7, #20]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	4413      	add	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	440b      	add	r3, r1
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d10a      	bne.n	8002d08 <vTaskSwitchContext+0x5c>
        __asm volatile
 8002cf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cf6:	f383 8811 	msr	BASEPRI, r3
 8002cfa:	f3bf 8f6f 	isb	sy
 8002cfe:	f3bf 8f4f 	dsb	sy
 8002d02:	607b      	str	r3, [r7, #4]
    }
 8002d04:	bf00      	nop
 8002d06:	e7fe      	b.n	8002d06 <vTaskSwitchContext+0x5a>
 8002d08:	697a      	ldr	r2, [r7, #20]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4a18      	ldr	r2, [pc, #96]	; (8002d74 <vTaskSwitchContext+0xc8>)
 8002d14:	4413      	add	r3, r2
 8002d16:	613b      	str	r3, [r7, #16]
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	685a      	ldr	r2, [r3, #4]
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	685a      	ldr	r2, [r3, #4]
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	3308      	adds	r3, #8
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d104      	bne.n	8002d38 <vTaskSwitchContext+0x8c>
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	685a      	ldr	r2, [r3, #4]
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	605a      	str	r2, [r3, #4]
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	4a0e      	ldr	r2, [pc, #56]	; (8002d78 <vTaskSwitchContext+0xcc>)
 8002d40:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002d42:	4b0d      	ldr	r3, [pc, #52]	; (8002d78 <vTaskSwitchContext+0xcc>)
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	4b0d      	ldr	r3, [pc, #52]	; (8002d7c <vTaskSwitchContext+0xd0>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d102      	bne.n	8002d54 <vTaskSwitchContext+0xa8>
 8002d4e:	f002 fddb 	bl	8005908 <SEGGER_SYSVIEW_OnIdle>
}
 8002d52:	e004      	b.n	8002d5e <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002d54:	4b08      	ldr	r3, [pc, #32]	; (8002d78 <vTaskSwitchContext+0xcc>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f002 fe33 	bl	80059c4 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002d5e:	bf00      	nop
 8002d60:	3718      	adds	r7, #24
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	2000021c 	.word	0x2000021c
 8002d6c:	20000208 	.word	0x20000208
 8002d70:	200001fc 	.word	0x200001fc
 8002d74:	20000120 	.word	0x20000120
 8002d78:	2000011c 	.word	0x2000011c
 8002d7c:	20000218 	.word	0x20000218

08002d80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10a      	bne.n	8002da6 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8002d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d94:	f383 8811 	msr	BASEPRI, r3
 8002d98:	f3bf 8f6f 	isb	sy
 8002d9c:	f3bf 8f4f 	dsb	sy
 8002da0:	60fb      	str	r3, [r7, #12]
    }
 8002da2:	bf00      	nop
 8002da4:	e7fe      	b.n	8002da4 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002da6:	4b07      	ldr	r3, [pc, #28]	; (8002dc4 <vTaskPlaceOnEventList+0x44>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	3318      	adds	r3, #24
 8002dac:	4619      	mov	r1, r3
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7fe ffd3 	bl	8001d5a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002db4:	2101      	movs	r1, #1
 8002db6:	6838      	ldr	r0, [r7, #0]
 8002db8:	f000 fa78 	bl	80032ac <prvAddCurrentTaskToDelayedList>
}
 8002dbc:	bf00      	nop
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	2000011c 	.word	0x2000011c

08002dc8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d10a      	bne.n	8002df0 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8002dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dde:	f383 8811 	msr	BASEPRI, r3
 8002de2:	f3bf 8f6f 	isb	sy
 8002de6:	f3bf 8f4f 	dsb	sy
 8002dea:	613b      	str	r3, [r7, #16]
    }
 8002dec:	bf00      	nop
 8002dee:	e7fe      	b.n	8002dee <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	4b17      	ldr	r3, [pc, #92]	; (8002e54 <vTaskPlaceOnEventListRestricted+0x8c>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	61da      	str	r2, [r3, #28]
 8002dfe:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <vTaskPlaceOnEventListRestricted+0x8c>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	6892      	ldr	r2, [r2, #8]
 8002e06:	621a      	str	r2, [r3, #32]
 8002e08:	4b12      	ldr	r3, [pc, #72]	; (8002e54 <vTaskPlaceOnEventListRestricted+0x8c>)
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	3218      	adds	r2, #24
 8002e12:	605a      	str	r2, [r3, #4]
 8002e14:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <vTaskPlaceOnEventListRestricted+0x8c>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f103 0218 	add.w	r2, r3, #24
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <vTaskPlaceOnEventListRestricted+0x8c>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	629a      	str	r2, [r3, #40]	; 0x28
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	1c5a      	adds	r2, r3, #1
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d002      	beq.n	8002e3e <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8002e38:	f04f 33ff 	mov.w	r3, #4294967295
 8002e3c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8002e3e:	2024      	movs	r0, #36	; 0x24
 8002e40:	f002 f8de 	bl	8005000 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	68b8      	ldr	r0, [r7, #8]
 8002e48:	f000 fa30 	bl	80032ac <prvAddCurrentTaskToDelayedList>
    }
 8002e4c:	bf00      	nop
 8002e4e:	3718      	adds	r7, #24
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	2000011c 	.word	0x2000011c

08002e58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b08a      	sub	sp, #40	; 0x28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8002e68:	6a3b      	ldr	r3, [r7, #32]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10a      	bne.n	8002e84 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8002e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e72:	f383 8811 	msr	BASEPRI, r3
 8002e76:	f3bf 8f6f 	isb	sy
 8002e7a:	f3bf 8f4f 	dsb	sy
 8002e7e:	60fb      	str	r3, [r7, #12]
    }
 8002e80:	bf00      	nop
 8002e82:	e7fe      	b.n	8002e82 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e88:	61fb      	str	r3, [r7, #28]
 8002e8a:	6a3b      	ldr	r3, [r7, #32]
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	6a3a      	ldr	r2, [r7, #32]
 8002e90:	6a12      	ldr	r2, [r2, #32]
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	6a3a      	ldr	r2, [r7, #32]
 8002e9a:	69d2      	ldr	r2, [r2, #28]
 8002e9c:	605a      	str	r2, [r3, #4]
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	685a      	ldr	r2, [r3, #4]
 8002ea2:	6a3b      	ldr	r3, [r7, #32]
 8002ea4:	3318      	adds	r3, #24
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d103      	bne.n	8002eb2 <xTaskRemoveFromEventList+0x5a>
 8002eaa:	6a3b      	ldr	r3, [r7, #32]
 8002eac:	6a1a      	ldr	r2, [r3, #32]
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	605a      	str	r2, [r3, #4]
 8002eb2:	6a3b      	ldr	r3, [r7, #32]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	629a      	str	r2, [r3, #40]	; 0x28
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	1e5a      	subs	r2, r3, #1
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002ec2:	4b4b      	ldr	r3, [pc, #300]	; (8002ff0 <xTaskRemoveFromEventList+0x198>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d162      	bne.n	8002f90 <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002eca:	6a3b      	ldr	r3, [r7, #32]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	6a3b      	ldr	r3, [r7, #32]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	6a3a      	ldr	r2, [r7, #32]
 8002ed6:	68d2      	ldr	r2, [r2, #12]
 8002ed8:	609a      	str	r2, [r3, #8]
 8002eda:	6a3b      	ldr	r3, [r7, #32]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	6a3a      	ldr	r2, [r7, #32]
 8002ee0:	6892      	ldr	r2, [r2, #8]
 8002ee2:	605a      	str	r2, [r3, #4]
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	6a3b      	ldr	r3, [r7, #32]
 8002eea:	3304      	adds	r3, #4
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d103      	bne.n	8002ef8 <xTaskRemoveFromEventList+0xa0>
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	68da      	ldr	r2, [r3, #12]
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	605a      	str	r2, [r3, #4]
 8002ef8:	6a3b      	ldr	r3, [r7, #32]
 8002efa:	2200      	movs	r2, #0
 8002efc:	615a      	str	r2, [r3, #20]
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	1e5a      	subs	r2, r3, #1
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002f08:	6a3b      	ldr	r3, [r7, #32]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f002 fd9c 	bl	8005a48 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002f10:	6a3b      	ldr	r3, [r7, #32]
 8002f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f14:	2201      	movs	r2, #1
 8002f16:	409a      	lsls	r2, r3
 8002f18:	4b36      	ldr	r3, [pc, #216]	; (8002ff4 <xTaskRemoveFromEventList+0x19c>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	4a35      	ldr	r2, [pc, #212]	; (8002ff4 <xTaskRemoveFromEventList+0x19c>)
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	6a3b      	ldr	r3, [r7, #32]
 8002f24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f26:	4934      	ldr	r1, [pc, #208]	; (8002ff8 <xTaskRemoveFromEventList+0x1a0>)
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	3304      	adds	r3, #4
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	613b      	str	r3, [r7, #16]
 8002f38:	6a3b      	ldr	r3, [r7, #32]
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	609a      	str	r2, [r3, #8]
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	689a      	ldr	r2, [r3, #8]
 8002f42:	6a3b      	ldr	r3, [r7, #32]
 8002f44:	60da      	str	r2, [r3, #12]
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	6a3a      	ldr	r2, [r7, #32]
 8002f4c:	3204      	adds	r2, #4
 8002f4e:	605a      	str	r2, [r3, #4]
 8002f50:	6a3b      	ldr	r3, [r7, #32]
 8002f52:	1d1a      	adds	r2, r3, #4
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	609a      	str	r2, [r3, #8]
 8002f58:	6a3b      	ldr	r3, [r7, #32]
 8002f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	4413      	add	r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	4a24      	ldr	r2, [pc, #144]	; (8002ff8 <xTaskRemoveFromEventList+0x1a0>)
 8002f66:	441a      	add	r2, r3
 8002f68:	6a3b      	ldr	r3, [r7, #32]
 8002f6a:	615a      	str	r2, [r3, #20]
 8002f6c:	6a3b      	ldr	r3, [r7, #32]
 8002f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f70:	4921      	ldr	r1, [pc, #132]	; (8002ff8 <xTaskRemoveFromEventList+0x1a0>)
 8002f72:	4613      	mov	r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	4413      	add	r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	440b      	add	r3, r1
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	1c59      	adds	r1, r3, #1
 8002f80:	481d      	ldr	r0, [pc, #116]	; (8002ff8 <xTaskRemoveFromEventList+0x1a0>)
 8002f82:	4613      	mov	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4413      	add	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4403      	add	r3, r0
 8002f8c:	6019      	str	r1, [r3, #0]
 8002f8e:	e01b      	b.n	8002fc8 <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002f90:	4b1a      	ldr	r3, [pc, #104]	; (8002ffc <xTaskRemoveFromEventList+0x1a4>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	61bb      	str	r3, [r7, #24]
 8002f96:	6a3b      	ldr	r3, [r7, #32]
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	61da      	str	r2, [r3, #28]
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	621a      	str	r2, [r3, #32]
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	6a3a      	ldr	r2, [r7, #32]
 8002faa:	3218      	adds	r2, #24
 8002fac:	605a      	str	r2, [r3, #4]
 8002fae:	6a3b      	ldr	r3, [r7, #32]
 8002fb0:	f103 0218 	add.w	r2, r3, #24
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	609a      	str	r2, [r3, #8]
 8002fb8:	6a3b      	ldr	r3, [r7, #32]
 8002fba:	4a10      	ldr	r2, [pc, #64]	; (8002ffc <xTaskRemoveFromEventList+0x1a4>)
 8002fbc:	629a      	str	r2, [r3, #40]	; 0x28
 8002fbe:	4b0f      	ldr	r3, [pc, #60]	; (8002ffc <xTaskRemoveFromEventList+0x1a4>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	4a0d      	ldr	r2, [pc, #52]	; (8002ffc <xTaskRemoveFromEventList+0x1a4>)
 8002fc6:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <xTaskRemoveFromEventList+0x1a8>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d905      	bls.n	8002fe2 <xTaskRemoveFromEventList+0x18a>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002fda:	4b0a      	ldr	r3, [pc, #40]	; (8003004 <xTaskRemoveFromEventList+0x1ac>)
 8002fdc:	2201      	movs	r2, #1
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	e001      	b.n	8002fe6 <xTaskRemoveFromEventList+0x18e>
    }
    else
    {
        xReturn = pdFALSE;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8002fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3728      	adds	r7, #40	; 0x28
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	2000021c 	.word	0x2000021c
 8002ff4:	200001fc 	.word	0x200001fc
 8002ff8:	20000120 	.word	0x20000120
 8002ffc:	200001b4 	.word	0x200001b4
 8003000:	2000011c 	.word	0x2000011c
 8003004:	20000208 	.word	0x20000208

08003008 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003010:	4b06      	ldr	r3, [pc, #24]	; (800302c <vTaskInternalSetTimeOutState+0x24>)
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003018:	4b05      	ldr	r3, [pc, #20]	; (8003030 <vTaskInternalSetTimeOutState+0x28>)
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	605a      	str	r2, [r3, #4]
}
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	2000020c 	.word	0x2000020c
 8003030:	200001f8 	.word	0x200001f8

08003034 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b088      	sub	sp, #32
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10a      	bne.n	800305a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8003044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003048:	f383 8811 	msr	BASEPRI, r3
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	f3bf 8f4f 	dsb	sy
 8003054:	613b      	str	r3, [r7, #16]
    }
 8003056:	bf00      	nop
 8003058:	e7fe      	b.n	8003058 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10a      	bne.n	8003076 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003064:	f383 8811 	msr	BASEPRI, r3
 8003068:	f3bf 8f6f 	isb	sy
 800306c:	f3bf 8f4f 	dsb	sy
 8003070:	60fb      	str	r3, [r7, #12]
    }
 8003072:	bf00      	nop
 8003074:	e7fe      	b.n	8003074 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8003076:	f000 fdcd 	bl	8003c14 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800307a:	4b1f      	ldr	r3, [pc, #124]	; (80030f8 <xTaskCheckForTimeOut+0xc4>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003092:	d102      	bne.n	800309a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003094:	2300      	movs	r3, #0
 8003096:	61fb      	str	r3, [r7, #28]
 8003098:	e026      	b.n	80030e8 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	4b17      	ldr	r3, [pc, #92]	; (80030fc <xTaskCheckForTimeOut+0xc8>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d00a      	beq.n	80030bc <xTaskCheckForTimeOut+0x88>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d305      	bcc.n	80030bc <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80030b0:	2301      	movs	r3, #1
 80030b2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	2200      	movs	r2, #0
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	e015      	b.n	80030e8 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d20b      	bcs.n	80030de <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	1ad2      	subs	r2, r2, r3
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff ff98 	bl	8003008 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80030d8:	2300      	movs	r3, #0
 80030da:	61fb      	str	r3, [r7, #28]
 80030dc:	e004      	b.n	80030e8 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	2200      	movs	r2, #0
 80030e2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80030e4:	2301      	movs	r3, #1
 80030e6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80030e8:	f000 fdc4 	bl	8003c74 <vPortExitCritical>

    return xReturn;
 80030ec:	69fb      	ldr	r3, [r7, #28]
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3720      	adds	r7, #32
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	200001f8 	.word	0x200001f8
 80030fc:	2000020c 	.word	0x2000020c

08003100 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003104:	4b03      	ldr	r3, [pc, #12]	; (8003114 <vTaskMissedYield+0x14>)
 8003106:	2201      	movs	r2, #1
 8003108:	601a      	str	r2, [r3, #0]
}
 800310a:	bf00      	nop
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr
 8003114:	20000208 	.word	0x20000208

08003118 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003120:	f000 f84c 	bl	80031bc <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 8003124:	4b04      	ldr	r3, [pc, #16]	; (8003138 <prvIdleTask+0x20>)
 8003126:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800312a:	601a      	str	r2, [r3, #0]
 800312c:	f3bf 8f4f 	dsb	sy
 8003130:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003134:	e7f4      	b.n	8003120 <prvIdleTask+0x8>
 8003136:	bf00      	nop
 8003138:	e000ed04 	.word	0xe000ed04

0800313c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003142:	2300      	movs	r3, #0
 8003144:	607b      	str	r3, [r7, #4]
 8003146:	e00c      	b.n	8003162 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	4413      	add	r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	4a12      	ldr	r2, [pc, #72]	; (800319c <prvInitialiseTaskLists+0x60>)
 8003154:	4413      	add	r3, r2
 8003156:	4618      	mov	r0, r3
 8003158:	f7fe fdd2 	bl	8001d00 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	3301      	adds	r3, #1
 8003160:	607b      	str	r3, [r7, #4]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b04      	cmp	r3, #4
 8003166:	d9ef      	bls.n	8003148 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003168:	480d      	ldr	r0, [pc, #52]	; (80031a0 <prvInitialiseTaskLists+0x64>)
 800316a:	f7fe fdc9 	bl	8001d00 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800316e:	480d      	ldr	r0, [pc, #52]	; (80031a4 <prvInitialiseTaskLists+0x68>)
 8003170:	f7fe fdc6 	bl	8001d00 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003174:	480c      	ldr	r0, [pc, #48]	; (80031a8 <prvInitialiseTaskLists+0x6c>)
 8003176:	f7fe fdc3 	bl	8001d00 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800317a:	480c      	ldr	r0, [pc, #48]	; (80031ac <prvInitialiseTaskLists+0x70>)
 800317c:	f7fe fdc0 	bl	8001d00 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003180:	480b      	ldr	r0, [pc, #44]	; (80031b0 <prvInitialiseTaskLists+0x74>)
 8003182:	f7fe fdbd 	bl	8001d00 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003186:	4b0b      	ldr	r3, [pc, #44]	; (80031b4 <prvInitialiseTaskLists+0x78>)
 8003188:	4a05      	ldr	r2, [pc, #20]	; (80031a0 <prvInitialiseTaskLists+0x64>)
 800318a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800318c:	4b0a      	ldr	r3, [pc, #40]	; (80031b8 <prvInitialiseTaskLists+0x7c>)
 800318e:	4a05      	ldr	r2, [pc, #20]	; (80031a4 <prvInitialiseTaskLists+0x68>)
 8003190:	601a      	str	r2, [r3, #0]
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20000120 	.word	0x20000120
 80031a0:	20000184 	.word	0x20000184
 80031a4:	20000198 	.word	0x20000198
 80031a8:	200001b4 	.word	0x200001b4
 80031ac:	200001c8 	.word	0x200001c8
 80031b0:	200001e0 	.word	0x200001e0
 80031b4:	200001ac 	.word	0x200001ac
 80031b8:	200001b0 	.word	0x200001b0

080031bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80031c2:	e019      	b.n	80031f8 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80031c4:	f000 fd26 	bl	8003c14 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031c8:	4b10      	ldr	r3, [pc, #64]	; (800320c <prvCheckTasksWaitingTermination+0x50>)
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3304      	adds	r3, #4
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7fe fdf9 	bl	8001dcc <uxListRemove>
                --uxCurrentNumberOfTasks;
 80031da:	4b0d      	ldr	r3, [pc, #52]	; (8003210 <prvCheckTasksWaitingTermination+0x54>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	3b01      	subs	r3, #1
 80031e0:	4a0b      	ldr	r2, [pc, #44]	; (8003210 <prvCheckTasksWaitingTermination+0x54>)
 80031e2:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 80031e4:	4b0b      	ldr	r3, [pc, #44]	; (8003214 <prvCheckTasksWaitingTermination+0x58>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	3b01      	subs	r3, #1
 80031ea:	4a0a      	ldr	r2, [pc, #40]	; (8003214 <prvCheckTasksWaitingTermination+0x58>)
 80031ec:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 80031ee:	f000 fd41 	bl	8003c74 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f000 f810 	bl	8003218 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80031f8:	4b06      	ldr	r3, [pc, #24]	; (8003214 <prvCheckTasksWaitingTermination+0x58>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1e1      	bne.n	80031c4 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003200:	bf00      	nop
 8003202:	bf00      	nop
 8003204:	3708      	adds	r7, #8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	200001c8 	.word	0x200001c8
 8003210:	200001f4 	.word	0x200001f4
 8003214:	200001dc 	.word	0x200001dc

08003218 <prvDeleteTCB>:
	/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003224:	4618      	mov	r0, r3
 8003226:	f000 fed3 	bl	8003fd0 <vPortFree>
            vPortFree( pxTCB );
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 fed0 	bl	8003fd0 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003230:	bf00      	nop
 8003232:	3708      	adds	r7, #8
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800323c:	4b0a      	ldr	r3, [pc, #40]	; (8003268 <prvResetNextTaskUnblockTime+0x30>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d104      	bne.n	8003250 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003246:	4b09      	ldr	r3, [pc, #36]	; (800326c <prvResetNextTaskUnblockTime+0x34>)
 8003248:	f04f 32ff 	mov.w	r2, #4294967295
 800324c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800324e:	e005      	b.n	800325c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003250:	4b05      	ldr	r3, [pc, #20]	; (8003268 <prvResetNextTaskUnblockTime+0x30>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a04      	ldr	r2, [pc, #16]	; (800326c <prvResetNextTaskUnblockTime+0x34>)
 800325a:	6013      	str	r3, [r2, #0]
}
 800325c:	bf00      	nop
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	200001ac 	.word	0x200001ac
 800326c:	20000214 	.word	0x20000214

08003270 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003276:	4b0b      	ldr	r3, [pc, #44]	; (80032a4 <xTaskGetSchedulerState+0x34>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d102      	bne.n	8003284 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800327e:	2301      	movs	r3, #1
 8003280:	607b      	str	r3, [r7, #4]
 8003282:	e008      	b.n	8003296 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003284:	4b08      	ldr	r3, [pc, #32]	; (80032a8 <xTaskGetSchedulerState+0x38>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d102      	bne.n	8003292 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800328c:	2302      	movs	r3, #2
 800328e:	607b      	str	r3, [r7, #4]
 8003290:	e001      	b.n	8003296 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003292:	2300      	movs	r3, #0
 8003294:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003296:	687b      	ldr	r3, [r7, #4]
    }
 8003298:	4618      	mov	r0, r3
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	20000200 	.word	0x20000200
 80032a8:	2000021c 	.word	0x2000021c

080032ac <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80032b6:	4b36      	ldr	r3, [pc, #216]	; (8003390 <prvAddCurrentTaskToDelayedList+0xe4>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80032bc:	4b35      	ldr	r3, [pc, #212]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	3304      	adds	r3, #4
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7fe fd82 	bl	8001dcc <uxListRemove>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d10b      	bne.n	80032e6 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80032ce:	4b31      	ldr	r3, [pc, #196]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d4:	2201      	movs	r2, #1
 80032d6:	fa02 f303 	lsl.w	r3, r2, r3
 80032da:	43da      	mvns	r2, r3
 80032dc:	4b2e      	ldr	r3, [pc, #184]	; (8003398 <prvAddCurrentTaskToDelayedList+0xec>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4013      	ands	r3, r2
 80032e2:	4a2d      	ldr	r2, [pc, #180]	; (8003398 <prvAddCurrentTaskToDelayedList+0xec>)
 80032e4:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ec:	d124      	bne.n	8003338 <prvAddCurrentTaskToDelayedList+0x8c>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d021      	beq.n	8003338 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80032f4:	4b29      	ldr	r3, [pc, #164]	; (800339c <prvAddCurrentTaskToDelayedList+0xf0>)
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	613b      	str	r3, [r7, #16]
 80032fa:	4b26      	ldr	r3, [pc, #152]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	693a      	ldr	r2, [r7, #16]
 8003300:	609a      	str	r2, [r3, #8]
 8003302:	4b24      	ldr	r3, [pc, #144]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	6892      	ldr	r2, [r2, #8]
 800330a:	60da      	str	r2, [r3, #12]
 800330c:	4b21      	ldr	r3, [pc, #132]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	3204      	adds	r2, #4
 8003316:	605a      	str	r2, [r3, #4]
 8003318:	4b1e      	ldr	r3, [pc, #120]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	1d1a      	adds	r2, r3, #4
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	609a      	str	r2, [r3, #8]
 8003322:	4b1c      	ldr	r3, [pc, #112]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a1d      	ldr	r2, [pc, #116]	; (800339c <prvAddCurrentTaskToDelayedList+0xf0>)
 8003328:	615a      	str	r2, [r3, #20]
 800332a:	4b1c      	ldr	r3, [pc, #112]	; (800339c <prvAddCurrentTaskToDelayedList+0xf0>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	3301      	adds	r3, #1
 8003330:	4a1a      	ldr	r2, [pc, #104]	; (800339c <prvAddCurrentTaskToDelayedList+0xf0>)
 8003332:	6013      	str	r3, [r2, #0]
 8003334:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003336:	e026      	b.n	8003386 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4413      	add	r3, r2
 800333e:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003340:	4b14      	ldr	r3, [pc, #80]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	429a      	cmp	r2, r3
 800334e:	d209      	bcs.n	8003364 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003350:	4b13      	ldr	r3, [pc, #76]	; (80033a0 <prvAddCurrentTaskToDelayedList+0xf4>)
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	4b0f      	ldr	r3, [pc, #60]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	3304      	adds	r3, #4
 800335a:	4619      	mov	r1, r3
 800335c:	4610      	mov	r0, r2
 800335e:	f7fe fcfc 	bl	8001d5a <vListInsert>
}
 8003362:	e010      	b.n	8003386 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003364:	4b0f      	ldr	r3, [pc, #60]	; (80033a4 <prvAddCurrentTaskToDelayedList+0xf8>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	4b0a      	ldr	r3, [pc, #40]	; (8003394 <prvAddCurrentTaskToDelayedList+0xe8>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	3304      	adds	r3, #4
 800336e:	4619      	mov	r1, r3
 8003370:	4610      	mov	r0, r2
 8003372:	f7fe fcf2 	bl	8001d5a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8003376:	4b0c      	ldr	r3, [pc, #48]	; (80033a8 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	429a      	cmp	r2, r3
 800337e:	d202      	bcs.n	8003386 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8003380:	4a09      	ldr	r2, [pc, #36]	; (80033a8 <prvAddCurrentTaskToDelayedList+0xfc>)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6013      	str	r3, [r2, #0]
}
 8003386:	bf00      	nop
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	200001f8 	.word	0x200001f8
 8003394:	2000011c 	.word	0x2000011c
 8003398:	200001fc 	.word	0x200001fc
 800339c:	200001e0 	.word	0x200001e0
 80033a0:	200001b0 	.word	0x200001b0
 80033a4:	200001ac 	.word	0x200001ac
 80033a8:	20000214 	.word	0x20000214

080033ac <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80033b2:	2300      	movs	r3, #0
 80033b4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80033b6:	f000 fa47 	bl	8003848 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80033ba:	4b11      	ldr	r3, [pc, #68]	; (8003400 <xTimerCreateTimerTask+0x54>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d00b      	beq.n	80033da <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80033c2:	4b10      	ldr	r3, [pc, #64]	; (8003404 <xTimerCreateTimerTask+0x58>)
 80033c4:	9301      	str	r3, [sp, #4]
 80033c6:	2302      	movs	r3, #2
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	2300      	movs	r3, #0
 80033cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80033d0:	490d      	ldr	r1, [pc, #52]	; (8003408 <xTimerCreateTimerTask+0x5c>)
 80033d2:	480e      	ldr	r0, [pc, #56]	; (800340c <xTimerCreateTimerTask+0x60>)
 80033d4:	f7ff f83c 	bl	8002450 <xTaskCreate>
 80033d8:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10a      	bne.n	80033f6 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80033e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033e4:	f383 8811 	msr	BASEPRI, r3
 80033e8:	f3bf 8f6f 	isb	sy
 80033ec:	f3bf 8f4f 	dsb	sy
 80033f0:	603b      	str	r3, [r7, #0]
    }
 80033f2:	bf00      	nop
 80033f4:	e7fe      	b.n	80033f4 <xTimerCreateTimerTask+0x48>
        return xReturn;
 80033f6:	687b      	ldr	r3, [r7, #4]
    }
 80033f8:	4618      	mov	r0, r3
 80033fa:	3708      	adds	r7, #8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	20000250 	.word	0x20000250
 8003404:	20000254 	.word	0x20000254
 8003408:	0800673c 	.word	0x0800673c
 800340c:	080034b5 	.word	0x080034b5

08003410 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800341c:	e008      	b.n	8003430 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	4413      	add	r3, r2
 8003426:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	699a      	ldr	r2, [r3, #24]
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	18d1      	adds	r1, r2, r3
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 f8dd 	bl	80035fc <prvInsertTimerInActiveList>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1ea      	bne.n	800341e <prvReloadTimer+0xe>
        }
    }
 8003448:	bf00      	nop
 800344a:	bf00      	nop
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
	...

08003454 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800345e:	4b14      	ldr	r3, [pc, #80]	; (80034b0 <prvProcessExpiredTimer+0x5c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	3304      	adds	r3, #4
 800346c:	4618      	mov	r0, r3
 800346e:	f7fe fcad 	bl	8001dcc <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003478:	f003 0304 	and.w	r3, r3, #4
 800347c:	2b00      	cmp	r3, #0
 800347e:	d005      	beq.n	800348c <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003480:	683a      	ldr	r2, [r7, #0]
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f7ff ffc3 	bl	8003410 <prvReloadTimer>
 800348a:	e008      	b.n	800349e <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003492:	f023 0301 	bic.w	r3, r3, #1
 8003496:	b2da      	uxtb	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	4798      	blx	r3
    }
 80034a6:	bf00      	nop
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	20000248 	.word	0x20000248

080034b4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034bc:	f107 0308 	add.w	r3, r7, #8
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 f857 	bl	8003574 <prvGetNextExpireTime>
 80034c6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	4619      	mov	r1, r3
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f000 f803 	bl	80034d8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80034d2:	f000 f8d5 	bl	8003680 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034d6:	e7f1      	b.n	80034bc <prvTimerTask+0x8>

080034d8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80034e2:	f7ff f9c9 	bl	8002878 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80034e6:	f107 0308 	add.w	r3, r7, #8
 80034ea:	4618      	mov	r0, r3
 80034ec:	f000 f866 	bl	80035bc <prvSampleTimeNow>
 80034f0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d130      	bne.n	800355a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d10a      	bne.n	8003514 <prvProcessTimerOrBlockTask+0x3c>
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	429a      	cmp	r2, r3
 8003504:	d806      	bhi.n	8003514 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003506:	f7ff f9c5 	bl	8002894 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800350a:	68f9      	ldr	r1, [r7, #12]
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f7ff ffa1 	bl	8003454 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003512:	e024      	b.n	800355e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d008      	beq.n	800352c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800351a:	4b13      	ldr	r3, [pc, #76]	; (8003568 <prvProcessTimerOrBlockTask+0x90>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <prvProcessTimerOrBlockTask+0x50>
 8003524:	2301      	movs	r3, #1
 8003526:	e000      	b.n	800352a <prvProcessTimerOrBlockTask+0x52>
 8003528:	2300      	movs	r3, #0
 800352a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800352c:	4b0f      	ldr	r3, [pc, #60]	; (800356c <prvProcessTimerOrBlockTask+0x94>)
 800352e:	6818      	ldr	r0, [r3, #0]
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	4619      	mov	r1, r3
 800353a:	f7fe ff55 	bl	80023e8 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800353e:	f7ff f9a9 	bl	8002894 <xTaskResumeAll>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d10a      	bne.n	800355e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003548:	4b09      	ldr	r3, [pc, #36]	; (8003570 <prvProcessTimerOrBlockTask+0x98>)
 800354a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800354e:	601a      	str	r2, [r3, #0]
 8003550:	f3bf 8f4f 	dsb	sy
 8003554:	f3bf 8f6f 	isb	sy
    }
 8003558:	e001      	b.n	800355e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800355a:	f7ff f99b 	bl	8002894 <xTaskResumeAll>
    }
 800355e:	bf00      	nop
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	2000024c 	.word	0x2000024c
 800356c:	20000250 	.word	0x20000250
 8003570:	e000ed04 	.word	0xe000ed04

08003574 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003574:	b480      	push	{r7}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800357c:	4b0e      	ldr	r3, [pc, #56]	; (80035b8 <prvGetNextExpireTime+0x44>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <prvGetNextExpireTime+0x16>
 8003586:	2201      	movs	r2, #1
 8003588:	e000      	b.n	800358c <prvGetNextExpireTime+0x18>
 800358a:	2200      	movs	r2, #0
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d105      	bne.n	80035a4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003598:	4b07      	ldr	r3, [pc, #28]	; (80035b8 <prvGetNextExpireTime+0x44>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	e001      	b.n	80035a8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80035a4:	2300      	movs	r3, #0
 80035a6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80035a8:	68fb      	ldr	r3, [r7, #12]
    }
 80035aa:	4618      	mov	r0, r3
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	20000248 	.word	0x20000248

080035bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80035c4:	f7ff fa58 	bl	8002a78 <xTaskGetTickCount>
 80035c8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80035ca:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <prvSampleTimeNow+0x3c>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68fa      	ldr	r2, [r7, #12]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d205      	bcs.n	80035e0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80035d4:	f000 f912 	bl	80037fc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	601a      	str	r2, [r3, #0]
 80035de:	e002      	b.n	80035e6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80035e6:	4a04      	ldr	r2, [pc, #16]	; (80035f8 <prvSampleTimeNow+0x3c>)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80035ec:	68fb      	ldr	r3, [r7, #12]
    }
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	20000258 	.word	0x20000258

080035fc <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
 8003608:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800360a:	2300      	movs	r3, #0
 800360c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	68ba      	ldr	r2, [r7, #8]
 8003612:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800361a:	68ba      	ldr	r2, [r7, #8]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	429a      	cmp	r2, r3
 8003620:	d812      	bhi.n	8003648 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	1ad2      	subs	r2, r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	699b      	ldr	r3, [r3, #24]
 800362c:	429a      	cmp	r2, r3
 800362e:	d302      	bcc.n	8003636 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003630:	2301      	movs	r3, #1
 8003632:	617b      	str	r3, [r7, #20]
 8003634:	e01b      	b.n	800366e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003636:	4b10      	ldr	r3, [pc, #64]	; (8003678 <prvInsertTimerInActiveList+0x7c>)
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	3304      	adds	r3, #4
 800363e:	4619      	mov	r1, r3
 8003640:	4610      	mov	r0, r2
 8003642:	f7fe fb8a 	bl	8001d5a <vListInsert>
 8003646:	e012      	b.n	800366e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d206      	bcs.n	800365e <prvInsertTimerInActiveList+0x62>
 8003650:	68ba      	ldr	r2, [r7, #8]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	429a      	cmp	r2, r3
 8003656:	d302      	bcc.n	800365e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003658:	2301      	movs	r3, #1
 800365a:	617b      	str	r3, [r7, #20]
 800365c:	e007      	b.n	800366e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800365e:	4b07      	ldr	r3, [pc, #28]	; (800367c <prvInsertTimerInActiveList+0x80>)
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	3304      	adds	r3, #4
 8003666:	4619      	mov	r1, r3
 8003668:	4610      	mov	r0, r2
 800366a:	f7fe fb76 	bl	8001d5a <vListInsert>
            }
        }

        return xProcessTimerNow;
 800366e:	697b      	ldr	r3, [r7, #20]
    }
 8003670:	4618      	mov	r0, r3
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	2000024c 	.word	0x2000024c
 800367c:	20000248 	.word	0x20000248

08003680 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003680:	b580      	push	{r7, lr}
 8003682:	b088      	sub	sp, #32
 8003684:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003686:	e0a6      	b.n	80037d6 <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	f2c0 80a3 	blt.w	80037d6 <prvProcessReceivedCommands+0x156>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d004      	beq.n	80036a6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	3304      	adds	r3, #4
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7fe fb93 	bl	8001dcc <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80036a6:	1d3b      	adds	r3, r7, #4
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7ff ff87 	bl	80035bc <prvSampleTimeNow>
 80036ae:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	3b01      	subs	r3, #1
 80036b4:	2b08      	cmp	r3, #8
 80036b6:	f200 808d 	bhi.w	80037d4 <prvProcessReceivedCommands+0x154>
 80036ba:	a201      	add	r2, pc, #4	; (adr r2, 80036c0 <prvProcessReceivedCommands+0x40>)
 80036bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c0:	080036e5 	.word	0x080036e5
 80036c4:	080036e5 	.word	0x080036e5
 80036c8:	0800374d 	.word	0x0800374d
 80036cc:	08003761 	.word	0x08003761
 80036d0:	080037ab 	.word	0x080037ab
 80036d4:	080036e5 	.word	0x080036e5
 80036d8:	080036e5 	.word	0x080036e5
 80036dc:	0800374d 	.word	0x0800374d
 80036e0:	08003761 	.word	0x08003761
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80036ea:	f043 0301 	orr.w	r3, r3, #1
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	18d1      	adds	r1, r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	69ba      	ldr	r2, [r7, #24]
 8003702:	69f8      	ldr	r0, [r7, #28]
 8003704:	f7ff ff7a 	bl	80035fc <prvInsertTimerInActiveList>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d063      	beq.n	80037d6 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b00      	cmp	r3, #0
 800371a:	d009      	beq.n	8003730 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	4413      	add	r3, r2
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	4619      	mov	r1, r3
 8003728:	69f8      	ldr	r0, [r7, #28]
 800372a:	f7ff fe71 	bl	8003410 <prvReloadTimer>
 800372e:	e008      	b.n	8003742 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	b2da      	uxtb	r2, r3
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	69f8      	ldr	r0, [r7, #28]
 8003748:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800374a:	e044      	b.n	80037d6 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003752:	f023 0301 	bic.w	r3, r3, #1
 8003756:	b2da      	uxtb	r2, r3
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800375e:	e03a      	b.n	80037d6 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003766:	f043 0301 	orr.w	r3, r3, #1
 800376a:	b2da      	uxtb	r2, r3
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d10a      	bne.n	8003796 <prvProcessReceivedCommands+0x116>
        __asm volatile
 8003780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003784:	f383 8811 	msr	BASEPRI, r3
 8003788:	f3bf 8f6f 	isb	sy
 800378c:	f3bf 8f4f 	dsb	sy
 8003790:	617b      	str	r3, [r7, #20]
    }
 8003792:	bf00      	nop
 8003794:	e7fe      	b.n	8003794 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	699a      	ldr	r2, [r3, #24]
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	18d1      	adds	r1, r2, r3
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	69f8      	ldr	r0, [r7, #28]
 80037a4:	f7ff ff2a 	bl	80035fc <prvInsertTimerInActiveList>
                        break;
 80037a8:	e015      	b.n	80037d6 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d103      	bne.n	80037c0 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 80037b8:	69f8      	ldr	r0, [r7, #28]
 80037ba:	f000 fc09 	bl	8003fd0 <vPortFree>
 80037be:	e00a      	b.n	80037d6 <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037c6:	f023 0301 	bic.w	r3, r3, #1
 80037ca:	b2da      	uxtb	r2, r3
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80037d2:	e000      	b.n	80037d6 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
 80037d4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80037d6:	4b08      	ldr	r3, [pc, #32]	; (80037f8 <prvProcessReceivedCommands+0x178>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f107 0108 	add.w	r1, r7, #8
 80037de:	2200      	movs	r2, #0
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7fe fc17 	bl	8002014 <xQueueReceive>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f47f af4d 	bne.w	8003688 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 80037ee:	bf00      	nop
 80037f0:	bf00      	nop
 80037f2:	3720      	adds	r7, #32
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	20000250 	.word	0x20000250

080037fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003802:	e009      	b.n	8003818 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003804:	4b0e      	ldr	r3, [pc, #56]	; (8003840 <prvSwitchTimerLists+0x44>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800380e:	f04f 31ff 	mov.w	r1, #4294967295
 8003812:	6838      	ldr	r0, [r7, #0]
 8003814:	f7ff fe1e 	bl	8003454 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003818:	4b09      	ldr	r3, [pc, #36]	; (8003840 <prvSwitchTimerLists+0x44>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1f0      	bne.n	8003804 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003822:	4b07      	ldr	r3, [pc, #28]	; (8003840 <prvSwitchTimerLists+0x44>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003828:	4b06      	ldr	r3, [pc, #24]	; (8003844 <prvSwitchTimerLists+0x48>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a04      	ldr	r2, [pc, #16]	; (8003840 <prvSwitchTimerLists+0x44>)
 800382e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003830:	4a04      	ldr	r2, [pc, #16]	; (8003844 <prvSwitchTimerLists+0x48>)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6013      	str	r3, [r2, #0]
    }
 8003836:	bf00      	nop
 8003838:	3708      	adds	r7, #8
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	20000248 	.word	0x20000248
 8003844:	2000024c 	.word	0x2000024c

08003848 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800384c:	f000 f9e2 	bl	8003c14 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003850:	4b12      	ldr	r3, [pc, #72]	; (800389c <prvCheckForValidListAndQueue+0x54>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d11d      	bne.n	8003894 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003858:	4811      	ldr	r0, [pc, #68]	; (80038a0 <prvCheckForValidListAndQueue+0x58>)
 800385a:	f7fe fa51 	bl	8001d00 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800385e:	4811      	ldr	r0, [pc, #68]	; (80038a4 <prvCheckForValidListAndQueue+0x5c>)
 8003860:	f7fe fa4e 	bl	8001d00 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003864:	4b10      	ldr	r3, [pc, #64]	; (80038a8 <prvCheckForValidListAndQueue+0x60>)
 8003866:	4a0e      	ldr	r2, [pc, #56]	; (80038a0 <prvCheckForValidListAndQueue+0x58>)
 8003868:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800386a:	4b10      	ldr	r3, [pc, #64]	; (80038ac <prvCheckForValidListAndQueue+0x64>)
 800386c:	4a0d      	ldr	r2, [pc, #52]	; (80038a4 <prvCheckForValidListAndQueue+0x5c>)
 800386e:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003870:	2200      	movs	r2, #0
 8003872:	210c      	movs	r1, #12
 8003874:	200a      	movs	r0, #10
 8003876:	f7fe fb55 	bl	8001f24 <xQueueGenericCreate>
 800387a:	4603      	mov	r3, r0
 800387c:	4a07      	ldr	r2, [pc, #28]	; (800389c <prvCheckForValidListAndQueue+0x54>)
 800387e:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003880:	4b06      	ldr	r3, [pc, #24]	; (800389c <prvCheckForValidListAndQueue+0x54>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d005      	beq.n	8003894 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003888:	4b04      	ldr	r3, [pc, #16]	; (800389c <prvCheckForValidListAndQueue+0x54>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4908      	ldr	r1, [pc, #32]	; (80038b0 <prvCheckForValidListAndQueue+0x68>)
 800388e:	4618      	mov	r0, r3
 8003890:	f7fe fd54 	bl	800233c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003894:	f000 f9ee 	bl	8003c74 <vPortExitCritical>
    }
 8003898:	bf00      	nop
 800389a:	bd80      	pop	{r7, pc}
 800389c:	20000250 	.word	0x20000250
 80038a0:	20000220 	.word	0x20000220
 80038a4:	20000234 	.word	0x20000234
 80038a8:	20000248 	.word	0x20000248
 80038ac:	2000024c 	.word	0x2000024c
 80038b0:	08006744 	.word	0x08006744

080038b4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	3b04      	subs	r3, #4
 80038c4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80038cc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	3b04      	subs	r3, #4
 80038d2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f023 0201 	bic.w	r2, r3, #1
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	3b04      	subs	r3, #4
 80038e2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80038e4:	4a0c      	ldr	r2, [pc, #48]	; (8003918 <pxPortInitialiseStack+0x64>)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	3b14      	subs	r3, #20
 80038ee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80038f0:	687a      	ldr	r2, [r7, #4]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	3b04      	subs	r3, #4
 80038fa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f06f 0202 	mvn.w	r2, #2
 8003902:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	3b20      	subs	r3, #32
 8003908:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800390a:	68fb      	ldr	r3, [r7, #12]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3714      	adds	r7, #20
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr
 8003918:	0800391d 	.word	0x0800391d

0800391c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003922:	2300      	movs	r3, #0
 8003924:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003926:	4b12      	ldr	r3, [pc, #72]	; (8003970 <prvTaskExitError+0x54>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392e:	d00a      	beq.n	8003946 <prvTaskExitError+0x2a>
        __asm volatile
 8003930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003934:	f383 8811 	msr	BASEPRI, r3
 8003938:	f3bf 8f6f 	isb	sy
 800393c:	f3bf 8f4f 	dsb	sy
 8003940:	60fb      	str	r3, [r7, #12]
    }
 8003942:	bf00      	nop
 8003944:	e7fe      	b.n	8003944 <prvTaskExitError+0x28>
        __asm volatile
 8003946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800394a:	f383 8811 	msr	BASEPRI, r3
 800394e:	f3bf 8f6f 	isb	sy
 8003952:	f3bf 8f4f 	dsb	sy
 8003956:	60bb      	str	r3, [r7, #8]
    }
 8003958:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800395a:	bf00      	nop
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d0fc      	beq.n	800395c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003962:	bf00      	nop
 8003964:	bf00      	nop
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	20000010 	.word	0x20000010
	...

08003980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003980:	4b07      	ldr	r3, [pc, #28]	; (80039a0 <pxCurrentTCBConst2>)
 8003982:	6819      	ldr	r1, [r3, #0]
 8003984:	6808      	ldr	r0, [r1, #0]
 8003986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800398a:	f380 8809 	msr	PSP, r0
 800398e:	f3bf 8f6f 	isb	sy
 8003992:	f04f 0000 	mov.w	r0, #0
 8003996:	f380 8811 	msr	BASEPRI, r0
 800399a:	4770      	bx	lr
 800399c:	f3af 8000 	nop.w

080039a0 <pxCurrentTCBConst2>:
 80039a0:	2000011c 	.word	0x2000011c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80039a4:	bf00      	nop
 80039a6:	bf00      	nop

080039a8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80039a8:	4808      	ldr	r0, [pc, #32]	; (80039cc <prvPortStartFirstTask+0x24>)
 80039aa:	6800      	ldr	r0, [r0, #0]
 80039ac:	6800      	ldr	r0, [r0, #0]
 80039ae:	f380 8808 	msr	MSP, r0
 80039b2:	f04f 0000 	mov.w	r0, #0
 80039b6:	f380 8814 	msr	CONTROL, r0
 80039ba:	b662      	cpsie	i
 80039bc:	b661      	cpsie	f
 80039be:	f3bf 8f4f 	dsb	sy
 80039c2:	f3bf 8f6f 	isb	sy
 80039c6:	df00      	svc	0
 80039c8:	bf00      	nop
 80039ca:	0000      	.short	0x0000
 80039cc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80039d0:	bf00      	nop
 80039d2:	bf00      	nop

080039d4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80039da:	4b46      	ldr	r3, [pc, #280]	; (8003af4 <xPortStartScheduler+0x120>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a46      	ldr	r2, [pc, #280]	; (8003af8 <xPortStartScheduler+0x124>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d10a      	bne.n	80039fa <xPortStartScheduler+0x26>
        __asm volatile
 80039e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039e8:	f383 8811 	msr	BASEPRI, r3
 80039ec:	f3bf 8f6f 	isb	sy
 80039f0:	f3bf 8f4f 	dsb	sy
 80039f4:	613b      	str	r3, [r7, #16]
    }
 80039f6:	bf00      	nop
 80039f8:	e7fe      	b.n	80039f8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80039fa:	4b3e      	ldr	r3, [pc, #248]	; (8003af4 <xPortStartScheduler+0x120>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a3f      	ldr	r2, [pc, #252]	; (8003afc <xPortStartScheduler+0x128>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d10a      	bne.n	8003a1a <xPortStartScheduler+0x46>
        __asm volatile
 8003a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a08:	f383 8811 	msr	BASEPRI, r3
 8003a0c:	f3bf 8f6f 	isb	sy
 8003a10:	f3bf 8f4f 	dsb	sy
 8003a14:	60fb      	str	r3, [r7, #12]
    }
 8003a16:	bf00      	nop
 8003a18:	e7fe      	b.n	8003a18 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003a1a:	4b39      	ldr	r3, [pc, #228]	; (8003b00 <xPortStartScheduler+0x12c>)
 8003a1c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	22ff      	movs	r2, #255	; 0xff
 8003a2a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003a34:	78fb      	ldrb	r3, [r7, #3]
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a3c:	b2da      	uxtb	r2, r3
 8003a3e:	4b31      	ldr	r3, [pc, #196]	; (8003b04 <xPortStartScheduler+0x130>)
 8003a40:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003a42:	4b31      	ldr	r3, [pc, #196]	; (8003b08 <xPortStartScheduler+0x134>)
 8003a44:	2207      	movs	r2, #7
 8003a46:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a48:	e009      	b.n	8003a5e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 8003a4a:	4b2f      	ldr	r3, [pc, #188]	; (8003b08 <xPortStartScheduler+0x134>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	4a2d      	ldr	r2, [pc, #180]	; (8003b08 <xPortStartScheduler+0x134>)
 8003a52:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003a54:	78fb      	ldrb	r3, [r7, #3]
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a5e:	78fb      	ldrb	r3, [r7, #3]
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a66:	2b80      	cmp	r3, #128	; 0x80
 8003a68:	d0ef      	beq.n	8003a4a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003a6a:	4b27      	ldr	r3, [pc, #156]	; (8003b08 <xPortStartScheduler+0x134>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f1c3 0307 	rsb	r3, r3, #7
 8003a72:	2b04      	cmp	r3, #4
 8003a74:	d00a      	beq.n	8003a8c <xPortStartScheduler+0xb8>
        __asm volatile
 8003a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a7a:	f383 8811 	msr	BASEPRI, r3
 8003a7e:	f3bf 8f6f 	isb	sy
 8003a82:	f3bf 8f4f 	dsb	sy
 8003a86:	60bb      	str	r3, [r7, #8]
    }
 8003a88:	bf00      	nop
 8003a8a:	e7fe      	b.n	8003a8a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003a8c:	4b1e      	ldr	r3, [pc, #120]	; (8003b08 <xPortStartScheduler+0x134>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	021b      	lsls	r3, r3, #8
 8003a92:	4a1d      	ldr	r2, [pc, #116]	; (8003b08 <xPortStartScheduler+0x134>)
 8003a94:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003a96:	4b1c      	ldr	r3, [pc, #112]	; (8003b08 <xPortStartScheduler+0x134>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a9e:	4a1a      	ldr	r2, [pc, #104]	; (8003b08 <xPortStartScheduler+0x134>)
 8003aa0:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003aaa:	4b18      	ldr	r3, [pc, #96]	; (8003b0c <xPortStartScheduler+0x138>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a17      	ldr	r2, [pc, #92]	; (8003b0c <xPortStartScheduler+0x138>)
 8003ab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ab4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003ab6:	4b15      	ldr	r3, [pc, #84]	; (8003b0c <xPortStartScheduler+0x138>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a14      	ldr	r2, [pc, #80]	; (8003b0c <xPortStartScheduler+0x138>)
 8003abc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003ac0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003ac2:	f000 f95b 	bl	8003d7c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003ac6:	4b12      	ldr	r3, [pc, #72]	; (8003b10 <xPortStartScheduler+0x13c>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003acc:	f000 f97a 	bl	8003dc4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003ad0:	4b10      	ldr	r3, [pc, #64]	; (8003b14 <xPortStartScheduler+0x140>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a0f      	ldr	r2, [pc, #60]	; (8003b14 <xPortStartScheduler+0x140>)
 8003ad6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003ada:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003adc:	f7ff ff64 	bl	80039a8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003ae0:	f7ff f8e4 	bl	8002cac <vTaskSwitchContext>
    prvTaskExitError();
 8003ae4:	f7ff ff1a 	bl	800391c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3718      	adds	r7, #24
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	e000ed00 	.word	0xe000ed00
 8003af8:	410fc271 	.word	0x410fc271
 8003afc:	410fc270 	.word	0x410fc270
 8003b00:	e000e400 	.word	0xe000e400
 8003b04:	2000025c 	.word	0x2000025c
 8003b08:	20000260 	.word	0x20000260
 8003b0c:	e000ed20 	.word	0xe000ed20
 8003b10:	20000010 	.word	0x20000010
 8003b14:	e000ef34 	.word	0xe000ef34

08003b18 <vInitPrioGroupValue>:


/*-----------------------------------------------------------*/

void vInitPrioGroupValue(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003b1e:	4b37      	ldr	r3, [pc, #220]	; (8003bfc <vInitPrioGroupValue+0xe4>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a37      	ldr	r2, [pc, #220]	; (8003c00 <vInitPrioGroupValue+0xe8>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d10a      	bne.n	8003b3e <vInitPrioGroupValue+0x26>
        __asm volatile
 8003b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b2c:	f383 8811 	msr	BASEPRI, r3
 8003b30:	f3bf 8f6f 	isb	sy
 8003b34:	f3bf 8f4f 	dsb	sy
 8003b38:	613b      	str	r3, [r7, #16]
    }
 8003b3a:	bf00      	nop
 8003b3c:	e7fe      	b.n	8003b3c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003b3e:	4b2f      	ldr	r3, [pc, #188]	; (8003bfc <vInitPrioGroupValue+0xe4>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a30      	ldr	r2, [pc, #192]	; (8003c04 <vInitPrioGroupValue+0xec>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d10a      	bne.n	8003b5e <vInitPrioGroupValue+0x46>
        __asm volatile
 8003b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b4c:	f383 8811 	msr	BASEPRI, r3
 8003b50:	f3bf 8f6f 	isb	sy
 8003b54:	f3bf 8f4f 	dsb	sy
 8003b58:	60fb      	str	r3, [r7, #12]
    }
 8003b5a:	bf00      	nop
 8003b5c:	e7fe      	b.n	8003b5c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003b5e:	4b2a      	ldr	r3, [pc, #168]	; (8003c08 <vInitPrioGroupValue+0xf0>)
 8003b60:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	22ff      	movs	r2, #255	; 0xff
 8003b6e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003b78:	78fb      	ldrb	r3, [r7, #3]
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003b80:	b2da      	uxtb	r2, r3
 8003b82:	4b22      	ldr	r3, [pc, #136]	; (8003c0c <vInitPrioGroupValue+0xf4>)
 8003b84:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003b86:	4b22      	ldr	r3, [pc, #136]	; (8003c10 <vInitPrioGroupValue+0xf8>)
 8003b88:	2207      	movs	r2, #7
 8003b8a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b8c:	e009      	b.n	8003ba2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8003b8e:	4b20      	ldr	r3, [pc, #128]	; (8003c10 <vInitPrioGroupValue+0xf8>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	3b01      	subs	r3, #1
 8003b94:	4a1e      	ldr	r2, [pc, #120]	; (8003c10 <vInitPrioGroupValue+0xf8>)
 8003b96:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003b98:	78fb      	ldrb	r3, [r7, #3]
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ba2:	78fb      	ldrb	r3, [r7, #3]
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003baa:	2b80      	cmp	r3, #128	; 0x80
 8003bac:	d0ef      	beq.n	8003b8e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003bae:	4b18      	ldr	r3, [pc, #96]	; (8003c10 <vInitPrioGroupValue+0xf8>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f1c3 0307 	rsb	r3, r3, #7
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d00a      	beq.n	8003bd0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 8003bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bbe:	f383 8811 	msr	BASEPRI, r3
 8003bc2:	f3bf 8f6f 	isb	sy
 8003bc6:	f3bf 8f4f 	dsb	sy
 8003bca:	60bb      	str	r3, [r7, #8]
    }
 8003bcc:	bf00      	nop
 8003bce:	e7fe      	b.n	8003bce <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003bd0:	4b0f      	ldr	r3, [pc, #60]	; (8003c10 <vInitPrioGroupValue+0xf8>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	021b      	lsls	r3, r3, #8
 8003bd6:	4a0e      	ldr	r2, [pc, #56]	; (8003c10 <vInitPrioGroupValue+0xf8>)
 8003bd8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003bda:	4b0d      	ldr	r3, [pc, #52]	; (8003c10 <vInitPrioGroupValue+0xf8>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003be2:	4a0b      	ldr	r2, [pc, #44]	; (8003c10 <vInitPrioGroupValue+0xf8>)
 8003be4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	b2da      	uxtb	r2, r3
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8003bee:	bf00      	nop
 8003bf0:	371c      	adds	r7, #28
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	e000ed00 	.word	0xe000ed00
 8003c00:	410fc271 	.word	0x410fc271
 8003c04:	410fc270 	.word	0x410fc270
 8003c08:	e000e400 	.word	0xe000e400
 8003c0c:	2000025c 	.word	0x2000025c
 8003c10:	20000260 	.word	0x20000260

08003c14 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
        __asm volatile
 8003c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1e:	f383 8811 	msr	BASEPRI, r3
 8003c22:	f3bf 8f6f 	isb	sy
 8003c26:	f3bf 8f4f 	dsb	sy
 8003c2a:	607b      	str	r3, [r7, #4]
    }
 8003c2c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003c2e:	4b0f      	ldr	r3, [pc, #60]	; (8003c6c <vPortEnterCritical+0x58>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	3301      	adds	r3, #1
 8003c34:	4a0d      	ldr	r2, [pc, #52]	; (8003c6c <vPortEnterCritical+0x58>)
 8003c36:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003c38:	4b0c      	ldr	r3, [pc, #48]	; (8003c6c <vPortEnterCritical+0x58>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d10f      	bne.n	8003c60 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003c40:	4b0b      	ldr	r3, [pc, #44]	; (8003c70 <vPortEnterCritical+0x5c>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00a      	beq.n	8003c60 <vPortEnterCritical+0x4c>
        __asm volatile
 8003c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c4e:	f383 8811 	msr	BASEPRI, r3
 8003c52:	f3bf 8f6f 	isb	sy
 8003c56:	f3bf 8f4f 	dsb	sy
 8003c5a:	603b      	str	r3, [r7, #0]
    }
 8003c5c:	bf00      	nop
 8003c5e:	e7fe      	b.n	8003c5e <vPortEnterCritical+0x4a>
    }
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr
 8003c6c:	20000010 	.word	0x20000010
 8003c70:	e000ed04 	.word	0xe000ed04

08003c74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003c7a:	4b12      	ldr	r3, [pc, #72]	; (8003cc4 <vPortExitCritical+0x50>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10a      	bne.n	8003c98 <vPortExitCritical+0x24>
        __asm volatile
 8003c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c86:	f383 8811 	msr	BASEPRI, r3
 8003c8a:	f3bf 8f6f 	isb	sy
 8003c8e:	f3bf 8f4f 	dsb	sy
 8003c92:	607b      	str	r3, [r7, #4]
    }
 8003c94:	bf00      	nop
 8003c96:	e7fe      	b.n	8003c96 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003c98:	4b0a      	ldr	r3, [pc, #40]	; (8003cc4 <vPortExitCritical+0x50>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	4a09      	ldr	r2, [pc, #36]	; (8003cc4 <vPortExitCritical+0x50>)
 8003ca0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003ca2:	4b08      	ldr	r3, [pc, #32]	; (8003cc4 <vPortExitCritical+0x50>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d105      	bne.n	8003cb6 <vPortExitCritical+0x42>
 8003caa:	2300      	movs	r3, #0
 8003cac:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003cb4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003cb6:	bf00      	nop
 8003cb8:	370c      	adds	r7, #12
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	20000010 	.word	0x20000010
	...

08003cd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003cd0:	f3ef 8009 	mrs	r0, PSP
 8003cd4:	f3bf 8f6f 	isb	sy
 8003cd8:	4b15      	ldr	r3, [pc, #84]	; (8003d30 <pxCurrentTCBConst>)
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	f01e 0f10 	tst.w	lr, #16
 8003ce0:	bf08      	it	eq
 8003ce2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003ce6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cea:	6010      	str	r0, [r2, #0]
 8003cec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003cf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003cf4:	f380 8811 	msr	BASEPRI, r0
 8003cf8:	f3bf 8f4f 	dsb	sy
 8003cfc:	f3bf 8f6f 	isb	sy
 8003d00:	f7fe ffd4 	bl	8002cac <vTaskSwitchContext>
 8003d04:	f04f 0000 	mov.w	r0, #0
 8003d08:	f380 8811 	msr	BASEPRI, r0
 8003d0c:	bc09      	pop	{r0, r3}
 8003d0e:	6819      	ldr	r1, [r3, #0]
 8003d10:	6808      	ldr	r0, [r1, #0]
 8003d12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d16:	f01e 0f10 	tst.w	lr, #16
 8003d1a:	bf08      	it	eq
 8003d1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003d20:	f380 8809 	msr	PSP, r0
 8003d24:	f3bf 8f6f 	isb	sy
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	f3af 8000 	nop.w

08003d30 <pxCurrentTCBConst>:
 8003d30:	2000011c 	.word	0x2000011c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003d34:	bf00      	nop
 8003d36:	bf00      	nop

08003d38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
        __asm volatile
 8003d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d42:	f383 8811 	msr	BASEPRI, r3
 8003d46:	f3bf 8f6f 	isb	sy
 8003d4a:	f3bf 8f4f 	dsb	sy
 8003d4e:	607b      	str	r3, [r7, #4]
    }
 8003d50:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003d52:	f7fe feb3 	bl	8002abc <xTaskIncrementTick>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d003      	beq.n	8003d64 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003d5c:	4b06      	ldr	r3, [pc, #24]	; (8003d78 <SysTick_Handler+0x40>)
 8003d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	2300      	movs	r3, #0
 8003d66:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	f383 8811 	msr	BASEPRI, r3
    }
 8003d6e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8003d70:	bf00      	nop
 8003d72:	3708      	adds	r7, #8
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	e000ed04 	.word	0xe000ed04

08003d7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003d80:	4b0b      	ldr	r3, [pc, #44]	; (8003db0 <vPortSetupTimerInterrupt+0x34>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003d86:	4b0b      	ldr	r3, [pc, #44]	; (8003db4 <vPortSetupTimerInterrupt+0x38>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003d8c:	4b0a      	ldr	r3, [pc, #40]	; (8003db8 <vPortSetupTimerInterrupt+0x3c>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a0a      	ldr	r2, [pc, #40]	; (8003dbc <vPortSetupTimerInterrupt+0x40>)
 8003d92:	fba2 2303 	umull	r2, r3, r2, r3
 8003d96:	099b      	lsrs	r3, r3, #6
 8003d98:	4a09      	ldr	r2, [pc, #36]	; (8003dc0 <vPortSetupTimerInterrupt+0x44>)
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003d9e:	4b04      	ldr	r3, [pc, #16]	; (8003db0 <vPortSetupTimerInterrupt+0x34>)
 8003da0:	2207      	movs	r2, #7
 8003da2:	601a      	str	r2, [r3, #0]
}
 8003da4:	bf00      	nop
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	e000e010 	.word	0xe000e010
 8003db4:	e000e018 	.word	0xe000e018
 8003db8:	20000000 	.word	0x20000000
 8003dbc:	10624dd3 	.word	0x10624dd3
 8003dc0:	e000e014 	.word	0xe000e014

08003dc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003dc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003dd4 <vPortEnableVFP+0x10>
 8003dc8:	6801      	ldr	r1, [r0, #0]
 8003dca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003dce:	6001      	str	r1, [r0, #0]
 8003dd0:	4770      	bx	lr
 8003dd2:	0000      	.short	0x0000
 8003dd4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003dd8:	bf00      	nop
 8003dda:	bf00      	nop

08003ddc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003de2:	f3ef 8305 	mrs	r3, IPSR
 8003de6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2b0f      	cmp	r3, #15
 8003dec:	d914      	bls.n	8003e18 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003dee:	4a17      	ldr	r2, [pc, #92]	; (8003e4c <vPortValidateInterruptPriority+0x70>)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4413      	add	r3, r2
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003df8:	4b15      	ldr	r3, [pc, #84]	; (8003e50 <vPortValidateInterruptPriority+0x74>)
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	7afa      	ldrb	r2, [r7, #11]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d20a      	bcs.n	8003e18 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8003e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e06:	f383 8811 	msr	BASEPRI, r3
 8003e0a:	f3bf 8f6f 	isb	sy
 8003e0e:	f3bf 8f4f 	dsb	sy
 8003e12:	607b      	str	r3, [r7, #4]
    }
 8003e14:	bf00      	nop
 8003e16:	e7fe      	b.n	8003e16 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003e18:	4b0e      	ldr	r3, [pc, #56]	; (8003e54 <vPortValidateInterruptPriority+0x78>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003e20:	4b0d      	ldr	r3, [pc, #52]	; (8003e58 <vPortValidateInterruptPriority+0x7c>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d90a      	bls.n	8003e3e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8003e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2c:	f383 8811 	msr	BASEPRI, r3
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	603b      	str	r3, [r7, #0]
    }
 8003e3a:	bf00      	nop
 8003e3c:	e7fe      	b.n	8003e3c <vPortValidateInterruptPriority+0x60>
    }
 8003e3e:	bf00      	nop
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	e000e3f0 	.word	0xe000e3f0
 8003e50:	2000025c 	.word	0x2000025c
 8003e54:	e000ed0c 	.word	0xe000ed0c
 8003e58:	20000260 	.word	0x20000260

08003e5c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08a      	sub	sp, #40	; 0x28
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8003e64:	2300      	movs	r3, #0
 8003e66:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8003e68:	f7fe fd06 	bl	8002878 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003e6c:	4b53      	ldr	r3, [pc, #332]	; (8003fbc <pvPortMalloc+0x160>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003e74:	f000 f908 	bl	8004088 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d012      	beq.n	8003ea4 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8003e7e:	2208      	movs	r2, #8
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f003 0307 	and.w	r3, r3, #7
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	3308      	adds	r3, #8
 8003e8a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	43db      	mvns	r3, r3
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d804      	bhi.n	8003ea0 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	607b      	str	r3, [r7, #4]
 8003e9e:	e001      	b.n	8003ea4 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	db70      	blt.n	8003f8c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d06d      	beq.n	8003f8c <pvPortMalloc+0x130>
 8003eb0:	4b43      	ldr	r3, [pc, #268]	; (8003fc0 <pvPortMalloc+0x164>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d868      	bhi.n	8003f8c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8003eba:	4b42      	ldr	r3, [pc, #264]	; (8003fc4 <pvPortMalloc+0x168>)
 8003ebc:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8003ebe:	4b41      	ldr	r3, [pc, #260]	; (8003fc4 <pvPortMalloc+0x168>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003ec4:	e004      	b.n	8003ed0 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8003ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d903      	bls.n	8003ee2 <pvPortMalloc+0x86>
 8003eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1f1      	bne.n	8003ec6 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003ee2:	4b36      	ldr	r3, [pc, #216]	; (8003fbc <pvPortMalloc+0x160>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d04f      	beq.n	8003f8c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2208      	movs	r2, #8
 8003ef2:	4413      	add	r3, r2
 8003ef4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	1ad2      	subs	r2, r2, r3
 8003f06:	2308      	movs	r3, #8
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d91f      	bls.n	8003f4e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003f0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4413      	add	r3, r2
 8003f14:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d00a      	beq.n	8003f36 <pvPortMalloc+0xda>
        __asm volatile
 8003f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f24:	f383 8811 	msr	BASEPRI, r3
 8003f28:	f3bf 8f6f 	isb	sy
 8003f2c:	f3bf 8f4f 	dsb	sy
 8003f30:	613b      	str	r3, [r7, #16]
    }
 8003f32:	bf00      	nop
 8003f34:	e7fe      	b.n	8003f34 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	1ad2      	subs	r2, r2, r3
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003f48:	6978      	ldr	r0, [r7, #20]
 8003f4a:	f000 f8f9 	bl	8004140 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003f4e:	4b1c      	ldr	r3, [pc, #112]	; (8003fc0 <pvPortMalloc+0x164>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	4a19      	ldr	r2, [pc, #100]	; (8003fc0 <pvPortMalloc+0x164>)
 8003f5a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003f5c:	4b18      	ldr	r3, [pc, #96]	; (8003fc0 <pvPortMalloc+0x164>)
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	4b19      	ldr	r3, [pc, #100]	; (8003fc8 <pvPortMalloc+0x16c>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d203      	bcs.n	8003f70 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003f68:	4b15      	ldr	r3, [pc, #84]	; (8003fc0 <pvPortMalloc+0x164>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a16      	ldr	r2, [pc, #88]	; (8003fc8 <pvPortMalloc+0x16c>)
 8003f6e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8003f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003f82:	4b12      	ldr	r3, [pc, #72]	; (8003fcc <pvPortMalloc+0x170>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	3301      	adds	r3, #1
 8003f88:	4a10      	ldr	r2, [pc, #64]	; (8003fcc <pvPortMalloc+0x170>)
 8003f8a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8003f8c:	f7fe fc82 	bl	8002894 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	f003 0307 	and.w	r3, r3, #7
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00a      	beq.n	8003fb0 <pvPortMalloc+0x154>
        __asm volatile
 8003f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f9e:	f383 8811 	msr	BASEPRI, r3
 8003fa2:	f3bf 8f6f 	isb	sy
 8003fa6:	f3bf 8f4f 	dsb	sy
 8003faa:	60fb      	str	r3, [r7, #12]
    }
 8003fac:	bf00      	nop
 8003fae:	e7fe      	b.n	8003fae <pvPortMalloc+0x152>
    return pvReturn;
 8003fb0:	69fb      	ldr	r3, [r7, #28]
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3728      	adds	r7, #40	; 0x28
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	20012e6c 	.word	0x20012e6c
 8003fc0:	20012e70 	.word	0x20012e70
 8003fc4:	20012e64 	.word	0x20012e64
 8003fc8:	20012e74 	.word	0x20012e74
 8003fcc:	20012e78 	.word	0x20012e78

08003fd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d049      	beq.n	8004076 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003fe2:	2308      	movs	r3, #8
 8003fe4:	425b      	negs	r3, r3
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	4413      	add	r3, r2
 8003fea:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	db0a      	blt.n	800400e <vPortFree+0x3e>
        __asm volatile
 8003ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ffc:	f383 8811 	msr	BASEPRI, r3
 8004000:	f3bf 8f6f 	isb	sy
 8004004:	f3bf 8f4f 	dsb	sy
 8004008:	60fb      	str	r3, [r7, #12]
    }
 800400a:	bf00      	nop
 800400c:	e7fe      	b.n	800400c <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00a      	beq.n	800402c <vPortFree+0x5c>
        __asm volatile
 8004016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800401a:	f383 8811 	msr	BASEPRI, r3
 800401e:	f3bf 8f6f 	isb	sy
 8004022:	f3bf 8f4f 	dsb	sy
 8004026:	60bb      	str	r3, [r7, #8]
    }
 8004028:	bf00      	nop
 800402a:	e7fe      	b.n	800402a <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	0fdb      	lsrs	r3, r3, #31
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b00      	cmp	r3, #0
 800403a:	d01c      	beq.n	8004076 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d118      	bne.n	8004076 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8004050:	f7fe fc12 	bl	8002878 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	4b09      	ldr	r3, [pc, #36]	; (8004080 <vPortFree+0xb0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4413      	add	r3, r2
 800405e:	4a08      	ldr	r2, [pc, #32]	; (8004080 <vPortFree+0xb0>)
 8004060:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004062:	6938      	ldr	r0, [r7, #16]
 8004064:	f000 f86c 	bl	8004140 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004068:	4b06      	ldr	r3, [pc, #24]	; (8004084 <vPortFree+0xb4>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	3301      	adds	r3, #1
 800406e:	4a05      	ldr	r2, [pc, #20]	; (8004084 <vPortFree+0xb4>)
 8004070:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004072:	f7fe fc0f 	bl	8002894 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004076:	bf00      	nop
 8004078:	3718      	adds	r7, #24
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	20012e70 	.word	0x20012e70
 8004084:	20012e7c 	.word	0x20012e7c

08004088 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800408e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004092:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004094:	4b25      	ldr	r3, [pc, #148]	; (800412c <prvHeapInit+0xa4>)
 8004096:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f003 0307 	and.w	r3, r3, #7
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00c      	beq.n	80040bc <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	3307      	adds	r3, #7
 80040a6:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f023 0307 	bic.w	r3, r3, #7
 80040ae:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 80040b0:	68ba      	ldr	r2, [r7, #8]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	4a1d      	ldr	r2, [pc, #116]	; (800412c <prvHeapInit+0xa4>)
 80040b8:	4413      	add	r3, r2
 80040ba:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80040c0:	4a1b      	ldr	r2, [pc, #108]	; (8004130 <prvHeapInit+0xa8>)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80040c6:	4b1a      	ldr	r3, [pc, #104]	; (8004130 <prvHeapInit+0xa8>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	4413      	add	r3, r2
 80040d2:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80040d4:	2208      	movs	r2, #8
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	1a9b      	subs	r3, r3, r2
 80040da:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f023 0307 	bic.w	r3, r3, #7
 80040e2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4a13      	ldr	r2, [pc, #76]	; (8004134 <prvHeapInit+0xac>)
 80040e8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80040ea:	4b12      	ldr	r3, [pc, #72]	; (8004134 <prvHeapInit+0xac>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2200      	movs	r2, #0
 80040f0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80040f2:	4b10      	ldr	r3, [pc, #64]	; (8004134 <prvHeapInit+0xac>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2200      	movs	r2, #0
 80040f8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	1ad2      	subs	r2, r2, r3
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004108:	4b0a      	ldr	r3, [pc, #40]	; (8004134 <prvHeapInit+0xac>)
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	4a08      	ldr	r2, [pc, #32]	; (8004138 <prvHeapInit+0xb0>)
 8004116:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	4a07      	ldr	r2, [pc, #28]	; (800413c <prvHeapInit+0xb4>)
 800411e:	6013      	str	r3, [r2, #0]
}
 8004120:	bf00      	nop
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	20000264 	.word	0x20000264
 8004130:	20012e64 	.word	0x20012e64
 8004134:	20012e6c 	.word	0x20012e6c
 8004138:	20012e74 	.word	0x20012e74
 800413c:	20012e70 	.word	0x20012e70

08004140 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004140:	b480      	push	{r7}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004148:	4b28      	ldr	r3, [pc, #160]	; (80041ec <prvInsertBlockIntoFreeList+0xac>)
 800414a:	60fb      	str	r3, [r7, #12]
 800414c:	e002      	b.n	8004154 <prvInsertBlockIntoFreeList+0x14>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	429a      	cmp	r2, r3
 800415c:	d8f7      	bhi.n	800414e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	68ba      	ldr	r2, [r7, #8]
 8004168:	4413      	add	r3, r2
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	429a      	cmp	r2, r3
 800416e:	d108      	bne.n	8004182 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	441a      	add	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	68ba      	ldr	r2, [r7, #8]
 800418c:	441a      	add	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d118      	bne.n	80041c8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	4b15      	ldr	r3, [pc, #84]	; (80041f0 <prvInsertBlockIntoFreeList+0xb0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d00d      	beq.n	80041be <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	441a      	add	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	601a      	str	r2, [r3, #0]
 80041bc:	e008      	b.n	80041d0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80041be:	4b0c      	ldr	r3, [pc, #48]	; (80041f0 <prvInsertBlockIntoFreeList+0xb0>)
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	e003      	b.n	80041d0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d002      	beq.n	80041de <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80041de:	bf00      	nop
 80041e0:	3714      	adds	r7, #20
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	20012e64 	.word	0x20012e64
 80041f0:	20012e6c 	.word	0x20012e6c

080041f4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80041f4:	b580      	push	{r7, lr}
 80041f6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80041f8:	4803      	ldr	r0, [pc, #12]	; (8004208 <_cbSendSystemDesc+0x14>)
 80041fa:	f001 fb2f 	bl	800585c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80041fe:	4803      	ldr	r0, [pc, #12]	; (800420c <_cbSendSystemDesc+0x18>)
 8004200:	f001 fb2c 	bl	800585c <SEGGER_SYSVIEW_SendSysDesc>
}
 8004204:	bf00      	nop
 8004206:	bd80      	pop	{r7, pc}
 8004208:	0800674c 	.word	0x0800674c
 800420c:	08006780 	.word	0x08006780

08004210 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004210:	b580      	push	{r7, lr}
 8004212:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004214:	4b06      	ldr	r3, [pc, #24]	; (8004230 <SEGGER_SYSVIEW_Conf+0x20>)
 8004216:	6818      	ldr	r0, [r3, #0]
 8004218:	4b05      	ldr	r3, [pc, #20]	; (8004230 <SEGGER_SYSVIEW_Conf+0x20>)
 800421a:	6819      	ldr	r1, [r3, #0]
 800421c:	4b05      	ldr	r3, [pc, #20]	; (8004234 <SEGGER_SYSVIEW_Conf+0x24>)
 800421e:	4a06      	ldr	r2, [pc, #24]	; (8004238 <SEGGER_SYSVIEW_Conf+0x28>)
 8004220:	f000 fe9a 	bl	8004f58 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004224:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004228:	f000 feda 	bl	8004fe0 <SEGGER_SYSVIEW_SetRAMBase>
}
 800422c:	bf00      	nop
 800422e:	bd80      	pop	{r7, pc}
 8004230:	20000000 	.word	0x20000000
 8004234:	080041f5 	.word	0x080041f5
 8004238:	0800681c 	.word	0x0800681c

0800423c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800423c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800423e:	b085      	sub	sp, #20
 8004240:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004242:	2300      	movs	r3, #0
 8004244:	607b      	str	r3, [r7, #4]
 8004246:	e033      	b.n	80042b0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004248:	491e      	ldr	r1, [pc, #120]	; (80042c4 <_cbSendTaskList+0x88>)
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	4613      	mov	r3, r2
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4413      	add	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	440b      	add	r3, r1
 8004256:	6818      	ldr	r0, [r3, #0]
 8004258:	491a      	ldr	r1, [pc, #104]	; (80042c4 <_cbSendTaskList+0x88>)
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	4613      	mov	r3, r2
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	4413      	add	r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	440b      	add	r3, r1
 8004266:	3304      	adds	r3, #4
 8004268:	6819      	ldr	r1, [r3, #0]
 800426a:	4c16      	ldr	r4, [pc, #88]	; (80042c4 <_cbSendTaskList+0x88>)
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	4613      	mov	r3, r2
 8004270:	009b      	lsls	r3, r3, #2
 8004272:	4413      	add	r3, r2
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	4423      	add	r3, r4
 8004278:	3308      	adds	r3, #8
 800427a:	681c      	ldr	r4, [r3, #0]
 800427c:	4d11      	ldr	r5, [pc, #68]	; (80042c4 <_cbSendTaskList+0x88>)
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	4613      	mov	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	4413      	add	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	442b      	add	r3, r5
 800428a:	330c      	adds	r3, #12
 800428c:	681d      	ldr	r5, [r3, #0]
 800428e:	4e0d      	ldr	r6, [pc, #52]	; (80042c4 <_cbSendTaskList+0x88>)
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	4613      	mov	r3, r2
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	4413      	add	r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4433      	add	r3, r6
 800429c:	3310      	adds	r3, #16
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	9300      	str	r3, [sp, #0]
 80042a2:	462b      	mov	r3, r5
 80042a4:	4622      	mov	r2, r4
 80042a6:	f000 f8bd 	bl	8004424 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	3301      	adds	r3, #1
 80042ae:	607b      	str	r3, [r7, #4]
 80042b0:	4b05      	ldr	r3, [pc, #20]	; (80042c8 <_cbSendTaskList+0x8c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d3c6      	bcc.n	8004248 <_cbSendTaskList+0xc>
  }
}
 80042ba:	bf00      	nop
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042c4:	20012e80 	.word	0x20012e80
 80042c8:	20012f20 	.word	0x20012f20

080042cc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80042cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042d0:	b082      	sub	sp, #8
 80042d2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80042d4:	f7fe fbe0 	bl	8002a98 <xTaskGetTickCountFromISR>
 80042d8:	4603      	mov	r3, r0
 80042da:	2200      	movs	r2, #0
 80042dc:	469a      	mov	sl, r3
 80042de:	4693      	mov	fp, r2
 80042e0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80042e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80042e8:	4602      	mov	r2, r0
 80042ea:	460b      	mov	r3, r1
 80042ec:	f04f 0a00 	mov.w	sl, #0
 80042f0:	f04f 0b00 	mov.w	fp, #0
 80042f4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80042f8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80042fc:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004300:	4652      	mov	r2, sl
 8004302:	465b      	mov	r3, fp
 8004304:	1a14      	subs	r4, r2, r0
 8004306:	eb63 0501 	sbc.w	r5, r3, r1
 800430a:	f04f 0200 	mov.w	r2, #0
 800430e:	f04f 0300 	mov.w	r3, #0
 8004312:	00ab      	lsls	r3, r5, #2
 8004314:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004318:	00a2      	lsls	r2, r4, #2
 800431a:	4614      	mov	r4, r2
 800431c:	461d      	mov	r5, r3
 800431e:	eb14 0800 	adds.w	r8, r4, r0
 8004322:	eb45 0901 	adc.w	r9, r5, r1
 8004326:	f04f 0200 	mov.w	r2, #0
 800432a:	f04f 0300 	mov.w	r3, #0
 800432e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004332:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004336:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800433a:	4690      	mov	r8, r2
 800433c:	4699      	mov	r9, r3
 800433e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004342:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004346:	4610      	mov	r0, r2
 8004348:	4619      	mov	r1, r3
 800434a:	3708      	adds	r7, #8
 800434c:	46bd      	mov	sp, r7
 800434e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004354 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004354:	b580      	push	{r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af02      	add	r7, sp, #8
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	607a      	str	r2, [r7, #4]
 8004360:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004362:	2205      	movs	r2, #5
 8004364:	492b      	ldr	r1, [pc, #172]	; (8004414 <SYSVIEW_AddTask+0xc0>)
 8004366:	68b8      	ldr	r0, [r7, #8]
 8004368:	f001 fef8 	bl	800615c <memcmp>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d04b      	beq.n	800440a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004372:	4b29      	ldr	r3, [pc, #164]	; (8004418 <SYSVIEW_AddTask+0xc4>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2b07      	cmp	r3, #7
 8004378:	d903      	bls.n	8004382 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800437a:	4828      	ldr	r0, [pc, #160]	; (800441c <SYSVIEW_AddTask+0xc8>)
 800437c:	f001 fc9c 	bl	8005cb8 <SEGGER_SYSVIEW_Warn>
    return;
 8004380:	e044      	b.n	800440c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004382:	4b25      	ldr	r3, [pc, #148]	; (8004418 <SYSVIEW_AddTask+0xc4>)
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	4926      	ldr	r1, [pc, #152]	; (8004420 <SYSVIEW_AddTask+0xcc>)
 8004388:	4613      	mov	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	4413      	add	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004396:	4b20      	ldr	r3, [pc, #128]	; (8004418 <SYSVIEW_AddTask+0xc4>)
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	4921      	ldr	r1, [pc, #132]	; (8004420 <SYSVIEW_AddTask+0xcc>)
 800439c:	4613      	mov	r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	4413      	add	r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	440b      	add	r3, r1
 80043a6:	3304      	adds	r3, #4
 80043a8:	68ba      	ldr	r2, [r7, #8]
 80043aa:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80043ac:	4b1a      	ldr	r3, [pc, #104]	; (8004418 <SYSVIEW_AddTask+0xc4>)
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	491b      	ldr	r1, [pc, #108]	; (8004420 <SYSVIEW_AddTask+0xcc>)
 80043b2:	4613      	mov	r3, r2
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	4413      	add	r3, r2
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	440b      	add	r3, r1
 80043bc:	3308      	adds	r3, #8
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 80043c2:	4b15      	ldr	r3, [pc, #84]	; (8004418 <SYSVIEW_AddTask+0xc4>)
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	4916      	ldr	r1, [pc, #88]	; (8004420 <SYSVIEW_AddTask+0xcc>)
 80043c8:	4613      	mov	r3, r2
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	4413      	add	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	440b      	add	r3, r1
 80043d2:	330c      	adds	r3, #12
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80043d8:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <SYSVIEW_AddTask+0xc4>)
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	4910      	ldr	r1, [pc, #64]	; (8004420 <SYSVIEW_AddTask+0xcc>)
 80043de:	4613      	mov	r3, r2
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	4413      	add	r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	440b      	add	r3, r1
 80043e8:	3310      	adds	r3, #16
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80043ee:	4b0a      	ldr	r3, [pc, #40]	; (8004418 <SYSVIEW_AddTask+0xc4>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	3301      	adds	r3, #1
 80043f4:	4a08      	ldr	r2, [pc, #32]	; (8004418 <SYSVIEW_AddTask+0xc4>)
 80043f6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	68b9      	ldr	r1, [r7, #8]
 8004402:	68f8      	ldr	r0, [r7, #12]
 8004404:	f000 f80e 	bl	8004424 <SYSVIEW_SendTaskInfo>
 8004408:	e000      	b.n	800440c <SYSVIEW_AddTask+0xb8>
    return;
 800440a:	bf00      	nop

}
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	08006790 	.word	0x08006790
 8004418:	20012f20 	.word	0x20012f20
 800441c:	08006798 	.word	0x08006798
 8004420:	20012e80 	.word	0x20012e80

08004424 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004424:	b580      	push	{r7, lr}
 8004426:	b08a      	sub	sp, #40	; 0x28
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
 8004430:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004432:	f107 0314 	add.w	r3, r7, #20
 8004436:	2214      	movs	r2, #20
 8004438:	2100      	movs	r1, #0
 800443a:	4618      	mov	r0, r3
 800443c:	f001 fe9e 	bl	800617c <memset>
  TaskInfo.TaskID     = TaskID;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004452:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004454:	f107 0314 	add.w	r3, r7, #20
 8004458:	4618      	mov	r0, r3
 800445a:	f001 f907 	bl	800566c <SEGGER_SYSVIEW_SendTaskInfo>
}
 800445e:	bf00      	nop
 8004460:	3728      	adds	r7, #40	; 0x28
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
	...

08004468 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800446e:	4b26      	ldr	r3, [pc, #152]	; (8004508 <_DoInit+0xa0>)
 8004470:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8004472:	22a8      	movs	r2, #168	; 0xa8
 8004474:	2100      	movs	r1, #0
 8004476:	6838      	ldr	r0, [r7, #0]
 8004478:	f001 fe80 	bl	800617c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	2203      	movs	r2, #3
 8004480:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2203      	movs	r2, #3
 8004486:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	4a20      	ldr	r2, [pc, #128]	; (800450c <_DoInit+0xa4>)
 800448c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	4a1f      	ldr	r2, [pc, #124]	; (8004510 <_DoInit+0xa8>)
 8004492:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800449a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	2200      	movs	r2, #0
 80044a0:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	2200      	movs	r2, #0
 80044a6:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	2200      	movs	r2, #0
 80044ac:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	4a16      	ldr	r2, [pc, #88]	; (800450c <_DoInit+0xa4>)
 80044b2:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4a17      	ldr	r2, [pc, #92]	; (8004514 <_DoInit+0xac>)
 80044b8:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	2210      	movs	r2, #16
 80044be:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	2200      	movs	r2, #0
 80044c4:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	2200      	movs	r2, #0
 80044ca:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	2200      	movs	r2, #0
 80044d0:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80044d2:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80044d6:	2300      	movs	r3, #0
 80044d8:	607b      	str	r3, [r7, #4]
 80044da:	e00c      	b.n	80044f6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	f1c3 030f 	rsb	r3, r3, #15
 80044e2:	4a0d      	ldr	r2, [pc, #52]	; (8004518 <_DoInit+0xb0>)
 80044e4:	5cd1      	ldrb	r1, [r2, r3]
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4413      	add	r3, r2
 80044ec:	460a      	mov	r2, r1
 80044ee:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	3301      	adds	r3, #1
 80044f4:	607b      	str	r3, [r7, #4]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b0f      	cmp	r3, #15
 80044fa:	d9ef      	bls.n	80044dc <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80044fc:	f3bf 8f5f 	dmb	sy
}
 8004500:	bf00      	nop
 8004502:	3708      	adds	r7, #8
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	20012f24 	.word	0x20012f24
 800450c:	080067e8 	.word	0x080067e8
 8004510:	20012fcc 	.word	0x20012fcc
 8004514:	200133cc 	.word	0x200133cc
 8004518:	08006824 	.word	0x08006824

0800451c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800451c:	b580      	push	{r7, lr}
 800451e:	b08a      	sub	sp, #40	; 0x28
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004528:	2300      	movs	r3, #0
 800452a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	429a      	cmp	r2, r3
 800453e:	d905      	bls.n	800454c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	3b01      	subs	r3, #1
 8004548:	627b      	str	r3, [r7, #36]	; 0x24
 800454a:	e007      	b.n	800455c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	689a      	ldr	r2, [r3, #8]
 8004550:	69b9      	ldr	r1, [r7, #24]
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	1acb      	subs	r3, r1, r3
 8004556:	4413      	add	r3, r2
 8004558:	3b01      	subs	r3, #1
 800455a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004566:	4293      	cmp	r3, r2
 8004568:	bf28      	it	cs
 800456a:	4613      	movcs	r3, r2
 800456c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800456e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	4293      	cmp	r3, r2
 8004574:	bf28      	it	cs
 8004576:	4613      	movcs	r3, r2
 8004578:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	4413      	add	r3, r2
 8004582:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004584:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004586:	68b9      	ldr	r1, [r7, #8]
 8004588:	6978      	ldr	r0, [r7, #20]
 800458a:	f001 fe5f 	bl	800624c <memcpy>
    NumBytesWritten += NumBytesToWrite;
 800458e:	6a3a      	ldr	r2, [r7, #32]
 8004590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004592:	4413      	add	r3, r2
 8004594:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459a:	4413      	add	r3, r2
 800459c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80045a6:	69fa      	ldr	r2, [r7, #28]
 80045a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045aa:	4413      	add	r3, r2
 80045ac:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	69fa      	ldr	r2, [r7, #28]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d101      	bne.n	80045bc <_WriteBlocking+0xa0>
      WrOff = 0u;
 80045b8:	2300      	movs	r3, #0
 80045ba:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80045bc:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	69fa      	ldr	r2, [r7, #28]
 80045c4:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1b2      	bne.n	8004532 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80045cc:	6a3b      	ldr	r3, [r7, #32]
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3728      	adds	r7, #40	; 0x28
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b088      	sub	sp, #32
 80045da:	af00      	add	r7, sp, #0
 80045dc:	60f8      	str	r0, [r7, #12]
 80045de:	60b9      	str	r1, [r7, #8]
 80045e0:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	1ad3      	subs	r3, r2, r3
 80045f0:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d911      	bls.n	800461e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	4413      	add	r3, r2
 8004602:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	68b9      	ldr	r1, [r7, #8]
 8004608:	6938      	ldr	r0, [r7, #16]
 800460a:	f001 fe1f 	bl	800624c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800460e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8004612:	69fa      	ldr	r2, [r7, #28]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	441a      	add	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800461c:	e01f      	b.n	800465e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	4413      	add	r3, r2
 800462a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	68b9      	ldr	r1, [r7, #8]
 8004630:	6938      	ldr	r0, [r7, #16]
 8004632:	f001 fe0b 	bl	800624c <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	69bb      	ldr	r3, [r7, #24]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	4413      	add	r3, r2
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	4619      	mov	r1, r3
 800464e:	6938      	ldr	r0, [r7, #16]
 8004650:	f001 fdfc 	bl	800624c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004654:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	697a      	ldr	r2, [r7, #20]
 800465c:	60da      	str	r2, [r3, #12]
}
 800465e:	bf00      	nop
 8004660:	3720      	adds	r7, #32
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004666:	b480      	push	{r7}
 8004668:	b087      	sub	sp, #28
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	429a      	cmp	r2, r3
 8004680:	d808      	bhi.n	8004694 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689a      	ldr	r2, [r3, #8]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	1ad2      	subs	r2, r2, r3
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	4413      	add	r3, r2
 800468e:	3b01      	subs	r3, #1
 8004690:	617b      	str	r3, [r7, #20]
 8004692:	e004      	b.n	800469e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	617b      	str	r3, [r7, #20]
  }
  return r;
 800469e:	697b      	ldr	r3, [r7, #20]
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	371c      	adds	r7, #28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b08c      	sub	sp, #48	; 0x30
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 80046b8:	4b3e      	ldr	r3, [pc, #248]	; (80047b4 <SEGGER_RTT_ReadNoLock+0x108>)
 80046ba:	623b      	str	r3, [r7, #32]
 80046bc:	6a3b      	ldr	r3, [r7, #32]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b53      	cmp	r3, #83	; 0x53
 80046c4:	d001      	beq.n	80046ca <SEGGER_RTT_ReadNoLock+0x1e>
 80046c6:	f7ff fecf 	bl	8004468 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4613      	mov	r3, r2
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	4413      	add	r3, r2
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	3360      	adds	r3, #96	; 0x60
 80046d6:	4a37      	ldr	r2, [pc, #220]	; (80047b4 <SEGGER_RTT_ReadNoLock+0x108>)
 80046d8:	4413      	add	r3, r2
 80046da:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	691b      	ldr	r3, [r3, #16]
 80046e4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80046ec:	2300      	movs	r3, #0
 80046ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80046f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d92b      	bls.n	8004750 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fe:	1ad3      	subs	r3, r2, r3
 8004700:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4293      	cmp	r3, r2
 8004708:	bf28      	it	cs
 800470a:	4613      	movcs	r3, r2
 800470c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004714:	4413      	add	r3, r2
 8004716:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	6939      	ldr	r1, [r7, #16]
 800471c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800471e:	f001 fd95 	bl	800624c <memcpy>
    NumBytesRead += NumBytesRem;
 8004722:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	4413      	add	r3, r2
 8004728:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800472a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	4413      	add	r3, r2
 8004730:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800473a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	4413      	add	r3, r2
 8004740:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004748:	429a      	cmp	r2, r3
 800474a:	d101      	bne.n	8004750 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800474c:	2300      	movs	r3, #0
 800474e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004758:	697a      	ldr	r2, [r7, #20]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4293      	cmp	r3, r2
 800475e:	bf28      	it	cs
 8004760:	4613      	movcs	r3, r2
 8004762:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d019      	beq.n	800479e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	685a      	ldr	r2, [r3, #4]
 800476e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004770:	4413      	add	r3, r2
 8004772:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	6939      	ldr	r1, [r7, #16]
 8004778:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800477a:	f001 fd67 	bl	800624c <memcpy>
    NumBytesRead += NumBytesRem;
 800477e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	4413      	add	r3, r2
 8004784:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004786:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	4413      	add	r3, r2
 800478c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004796:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	4413      	add	r3, r2
 800479c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800479e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d002      	beq.n	80047aa <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047a8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80047aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3730      	adds	r7, #48	; 0x30
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	20012f24 	.word	0x20012f24

080047b8 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b088      	sub	sp, #32
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	4613      	mov	r3, r2
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	4413      	add	r3, r2
 80047d2:	00db      	lsls	r3, r3, #3
 80047d4:	4a1f      	ldr	r2, [pc, #124]	; (8004854 <SEGGER_RTT_WriteNoLock+0x9c>)
 80047d6:	4413      	add	r3, r2
 80047d8:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	2b02      	cmp	r3, #2
 80047e0:	d029      	beq.n	8004836 <SEGGER_RTT_WriteNoLock+0x7e>
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d82e      	bhi.n	8004844 <SEGGER_RTT_WriteNoLock+0x8c>
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d002      	beq.n	80047f0 <SEGGER_RTT_WriteNoLock+0x38>
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d013      	beq.n	8004816 <SEGGER_RTT_WriteNoLock+0x5e>
 80047ee:	e029      	b.n	8004844 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80047f0:	6978      	ldr	r0, [r7, #20]
 80047f2:	f7ff ff38 	bl	8004666 <_GetAvailWriteSpace>
 80047f6:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80047f8:	693a      	ldr	r2, [r7, #16]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d202      	bcs.n	8004806 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8004800:	2300      	movs	r3, #0
 8004802:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8004804:	e021      	b.n	800484a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	69b9      	ldr	r1, [r7, #24]
 800480e:	6978      	ldr	r0, [r7, #20]
 8004810:	f7ff fee1 	bl	80045d6 <_WriteNoCheck>
    break;
 8004814:	e019      	b.n	800484a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004816:	6978      	ldr	r0, [r7, #20]
 8004818:	f7ff ff25 	bl	8004666 <_GetAvailWriteSpace>
 800481c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	4293      	cmp	r3, r2
 8004824:	bf28      	it	cs
 8004826:	4613      	movcs	r3, r2
 8004828:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800482a:	69fa      	ldr	r2, [r7, #28]
 800482c:	69b9      	ldr	r1, [r7, #24]
 800482e:	6978      	ldr	r0, [r7, #20]
 8004830:	f7ff fed1 	bl	80045d6 <_WriteNoCheck>
    break;
 8004834:	e009      	b.n	800484a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	69b9      	ldr	r1, [r7, #24]
 800483a:	6978      	ldr	r0, [r7, #20]
 800483c:	f7ff fe6e 	bl	800451c <_WriteBlocking>
 8004840:	61f8      	str	r0, [r7, #28]
    break;
 8004842:	e002      	b.n	800484a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8004844:	2300      	movs	r3, #0
 8004846:	61fb      	str	r3, [r7, #28]
    break;
 8004848:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800484a:	69fb      	ldr	r3, [r7, #28]
}
 800484c:	4618      	mov	r0, r3
 800484e:	3720      	adds	r7, #32
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	20012f24 	.word	0x20012f24

08004858 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004858:	b580      	push	{r7, lr}
 800485a:	b088      	sub	sp, #32
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8004864:	4b0e      	ldr	r3, [pc, #56]	; (80048a0 <SEGGER_RTT_Write+0x48>)
 8004866:	61fb      	str	r3, [r7, #28]
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b53      	cmp	r3, #83	; 0x53
 8004870:	d001      	beq.n	8004876 <SEGGER_RTT_Write+0x1e>
 8004872:	f7ff fdf9 	bl	8004468 <_DoInit>
  SEGGER_RTT_LOCK();
 8004876:	f3ef 8311 	mrs	r3, BASEPRI
 800487a:	f04f 0120 	mov.w	r1, #32
 800487e:	f381 8811 	msr	BASEPRI, r1
 8004882:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	68b9      	ldr	r1, [r7, #8]
 8004888:	68f8      	ldr	r0, [r7, #12]
 800488a:	f7ff ff95 	bl	80047b8 <SEGGER_RTT_WriteNoLock>
 800488e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8004896:	697b      	ldr	r3, [r7, #20]
}
 8004898:	4618      	mov	r0, r3
 800489a:	3720      	adds	r7, #32
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	20012f24 	.word	0x20012f24

080048a4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b088      	sub	sp, #32
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
 80048b0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80048b2:	4b3d      	ldr	r3, [pc, #244]	; (80049a8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80048b4:	61bb      	str	r3, [r7, #24]
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2b53      	cmp	r3, #83	; 0x53
 80048be:	d001      	beq.n	80048c4 <SEGGER_RTT_AllocUpBuffer+0x20>
 80048c0:	f7ff fdd2 	bl	8004468 <_DoInit>
  SEGGER_RTT_LOCK();
 80048c4:	f3ef 8311 	mrs	r3, BASEPRI
 80048c8:	f04f 0120 	mov.w	r1, #32
 80048cc:	f381 8811 	msr	BASEPRI, r1
 80048d0:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80048d2:	4b35      	ldr	r3, [pc, #212]	; (80049a8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80048d4:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 80048d6:	2300      	movs	r3, #0
 80048d8:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 80048da:	6939      	ldr	r1, [r7, #16]
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	1c5a      	adds	r2, r3, #1
 80048e0:	4613      	mov	r3, r2
 80048e2:	005b      	lsls	r3, r3, #1
 80048e4:	4413      	add	r3, r2
 80048e6:	00db      	lsls	r3, r3, #3
 80048e8:	440b      	add	r3, r1
 80048ea:	3304      	adds	r3, #4
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d008      	beq.n	8004904 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	3301      	adds	r3, #1
 80048f6:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	691b      	ldr	r3, [r3, #16]
 80048fc:	69fa      	ldr	r2, [r7, #28]
 80048fe:	429a      	cmp	r2, r3
 8004900:	dbeb      	blt.n	80048da <SEGGER_RTT_AllocUpBuffer+0x36>
 8004902:	e000      	b.n	8004906 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004904:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	69fa      	ldr	r2, [r7, #28]
 800490c:	429a      	cmp	r2, r3
 800490e:	da3f      	bge.n	8004990 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004910:	6939      	ldr	r1, [r7, #16]
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	1c5a      	adds	r2, r3, #1
 8004916:	4613      	mov	r3, r2
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	4413      	add	r3, r2
 800491c:	00db      	lsls	r3, r3, #3
 800491e:	440b      	add	r3, r1
 8004920:	68fa      	ldr	r2, [r7, #12]
 8004922:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004924:	6939      	ldr	r1, [r7, #16]
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	4613      	mov	r3, r2
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	4413      	add	r3, r2
 8004930:	00db      	lsls	r3, r3, #3
 8004932:	440b      	add	r3, r1
 8004934:	3304      	adds	r3, #4
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800493a:	6939      	ldr	r1, [r7, #16]
 800493c:	69fa      	ldr	r2, [r7, #28]
 800493e:	4613      	mov	r3, r2
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	4413      	add	r3, r2
 8004944:	00db      	lsls	r3, r3, #3
 8004946:	440b      	add	r3, r1
 8004948:	3320      	adds	r3, #32
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800494e:	6939      	ldr	r1, [r7, #16]
 8004950:	69fa      	ldr	r2, [r7, #28]
 8004952:	4613      	mov	r3, r2
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	4413      	add	r3, r2
 8004958:	00db      	lsls	r3, r3, #3
 800495a:	440b      	add	r3, r1
 800495c:	3328      	adds	r3, #40	; 0x28
 800495e:	2200      	movs	r2, #0
 8004960:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004962:	6939      	ldr	r1, [r7, #16]
 8004964:	69fa      	ldr	r2, [r7, #28]
 8004966:	4613      	mov	r3, r2
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	4413      	add	r3, r2
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	440b      	add	r3, r1
 8004970:	3324      	adds	r3, #36	; 0x24
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004976:	6939      	ldr	r1, [r7, #16]
 8004978:	69fa      	ldr	r2, [r7, #28]
 800497a:	4613      	mov	r3, r2
 800497c:	005b      	lsls	r3, r3, #1
 800497e:	4413      	add	r3, r2
 8004980:	00db      	lsls	r3, r3, #3
 8004982:	440b      	add	r3, r1
 8004984:	332c      	adds	r3, #44	; 0x2c
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800498a:	f3bf 8f5f 	dmb	sy
 800498e:	e002      	b.n	8004996 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004990:	f04f 33ff 	mov.w	r3, #4294967295
 8004994:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800499c:	69fb      	ldr	r3, [r7, #28]
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3720      	adds	r7, #32
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	20012f24 	.word	0x20012f24

080049ac <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08a      	sub	sp, #40	; 0x28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
 80049b8:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80049ba:	4b21      	ldr	r3, [pc, #132]	; (8004a40 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80049bc:	623b      	str	r3, [r7, #32]
 80049be:	6a3b      	ldr	r3, [r7, #32]
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b53      	cmp	r3, #83	; 0x53
 80049c6:	d001      	beq.n	80049cc <SEGGER_RTT_ConfigDownBuffer+0x20>
 80049c8:	f7ff fd4e 	bl	8004468 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80049cc:	4b1c      	ldr	r3, [pc, #112]	; (8004a40 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80049ce:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d82c      	bhi.n	8004a30 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 80049d6:	f3ef 8311 	mrs	r3, BASEPRI
 80049da:	f04f 0120 	mov.w	r1, #32
 80049de:	f381 8811 	msr	BASEPRI, r1
 80049e2:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	4613      	mov	r3, r2
 80049e8:	005b      	lsls	r3, r3, #1
 80049ea:	4413      	add	r3, r2
 80049ec:	00db      	lsls	r3, r3, #3
 80049ee:	3360      	adds	r3, #96	; 0x60
 80049f0:	69fa      	ldr	r2, [r7, #28]
 80049f2:	4413      	add	r3, r2
 80049f4:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00e      	beq.n	8004a1a <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	683a      	ldr	r2, [r7, #0]
 8004a0c:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	2200      	movs	r2, #0
 8004a12:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	2200      	movs	r2, #0
 8004a18:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a1e:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004a20:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004a24:	69bb      	ldr	r3, [r7, #24]
 8004a26:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a2e:	e002      	b.n	8004a36 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8004a30:	f04f 33ff 	mov.w	r3, #4294967295
 8004a34:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 8004a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3728      	adds	r7, #40	; 0x28
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	20012f24 	.word	0x20012f24

08004a44 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004a44:	b480      	push	{r7}
 8004a46:	b087      	sub	sp, #28
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	60b9      	str	r1, [r7, #8]
 8004a4e:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	1c5a      	adds	r2, r3, #1
 8004a58:	60fa      	str	r2, [r7, #12]
 8004a5a:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2b80      	cmp	r3, #128	; 0x80
 8004a60:	d90a      	bls.n	8004a78 <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8004a62:	2380      	movs	r3, #128	; 0x80
 8004a64:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 8004a66:	e007      	b.n	8004a78 <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	1c53      	adds	r3, r2, #1
 8004a6c:	60bb      	str	r3, [r7, #8]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	1c59      	adds	r1, r3, #1
 8004a72:	60f9      	str	r1, [r7, #12]
 8004a74:	7812      	ldrb	r2, [r2, #0]
 8004a76:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	1e5a      	subs	r2, r3, #1
 8004a7c:	607a      	str	r2, [r7, #4]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d003      	beq.n	8004a8a <_EncodeStr+0x46>
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1ee      	bne.n	8004a68 <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 8004a8a:	68ba      	ldr	r2, [r7, #8]
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	b2da      	uxtb	r2, r3
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8004a96:	68fb      	ldr	r3, [r7, #12]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	371c      	adds	r7, #28
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	3307      	adds	r3, #7
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004ac2:	4b34      	ldr	r3, [pc, #208]	; (8004b94 <_HandleIncomingPacket+0xd8>)
 8004ac4:	7e1b      	ldrb	r3, [r3, #24]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	1cfb      	adds	r3, r7, #3
 8004aca:	2201      	movs	r2, #1
 8004acc:	4619      	mov	r1, r3
 8004ace:	f7ff fded 	bl	80046ac <SEGGER_RTT_ReadNoLock>
 8004ad2:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d057      	beq.n	8004b8a <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8004ada:	78fb      	ldrb	r3, [r7, #3]
 8004adc:	2b80      	cmp	r3, #128	; 0x80
 8004ade:	d031      	beq.n	8004b44 <_HandleIncomingPacket+0x88>
 8004ae0:	2b80      	cmp	r3, #128	; 0x80
 8004ae2:	dc40      	bgt.n	8004b66 <_HandleIncomingPacket+0xaa>
 8004ae4:	2b07      	cmp	r3, #7
 8004ae6:	dc15      	bgt.n	8004b14 <_HandleIncomingPacket+0x58>
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	dd3c      	ble.n	8004b66 <_HandleIncomingPacket+0xaa>
 8004aec:	3b01      	subs	r3, #1
 8004aee:	2b06      	cmp	r3, #6
 8004af0:	d839      	bhi.n	8004b66 <_HandleIncomingPacket+0xaa>
 8004af2:	a201      	add	r2, pc, #4	; (adr r2, 8004af8 <_HandleIncomingPacket+0x3c>)
 8004af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004af8:	08004b1b 	.word	0x08004b1b
 8004afc:	08004b21 	.word	0x08004b21
 8004b00:	08004b27 	.word	0x08004b27
 8004b04:	08004b2d 	.word	0x08004b2d
 8004b08:	08004b33 	.word	0x08004b33
 8004b0c:	08004b39 	.word	0x08004b39
 8004b10:	08004b3f 	.word	0x08004b3f
 8004b14:	2b7f      	cmp	r3, #127	; 0x7f
 8004b16:	d033      	beq.n	8004b80 <_HandleIncomingPacket+0xc4>
 8004b18:	e025      	b.n	8004b66 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004b1a:	f000 fc2d 	bl	8005378 <SEGGER_SYSVIEW_Start>
      break;
 8004b1e:	e034      	b.n	8004b8a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004b20:	f000 fce4 	bl	80054ec <SEGGER_SYSVIEW_Stop>
      break;
 8004b24:	e031      	b.n	8004b8a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004b26:	f000 febd 	bl	80058a4 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004b2a:	e02e      	b.n	8004b8a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004b2c:	f000 fe82 	bl	8005834 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004b30:	e02b      	b.n	8004b8a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004b32:	f000 fd01 	bl	8005538 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004b36:	e028      	b.n	8004b8a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004b38:	f001 f880 	bl	8005c3c <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004b3c:	e025      	b.n	8004b8a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004b3e:	f001 f85f 	bl	8005c00 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004b42:	e022      	b.n	8004b8a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004b44:	4b13      	ldr	r3, [pc, #76]	; (8004b94 <_HandleIncomingPacket+0xd8>)
 8004b46:	7e1b      	ldrb	r3, [r3, #24]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	1cfb      	adds	r3, r7, #3
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	4619      	mov	r1, r3
 8004b50:	f7ff fdac 	bl	80046ac <SEGGER_RTT_ReadNoLock>
 8004b54:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d013      	beq.n	8004b84 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004b5c:	78fb      	ldrb	r3, [r7, #3]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 ffc4 	bl	8005aec <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004b64:	e00e      	b.n	8004b84 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004b66:	78fb      	ldrb	r3, [r7, #3]
 8004b68:	b25b      	sxtb	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	da0c      	bge.n	8004b88 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004b6e:	4b09      	ldr	r3, [pc, #36]	; (8004b94 <_HandleIncomingPacket+0xd8>)
 8004b70:	7e1b      	ldrb	r3, [r3, #24]
 8004b72:	4618      	mov	r0, r3
 8004b74:	1cfb      	adds	r3, r7, #3
 8004b76:	2201      	movs	r2, #1
 8004b78:	4619      	mov	r1, r3
 8004b7a:	f7ff fd97 	bl	80046ac <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004b7e:	e003      	b.n	8004b88 <_HandleIncomingPacket+0xcc>
      break;
 8004b80:	bf00      	nop
 8004b82:	e002      	b.n	8004b8a <_HandleIncomingPacket+0xce>
      break;
 8004b84:	bf00      	nop
 8004b86:	e000      	b.n	8004b8a <_HandleIncomingPacket+0xce>
      break;
 8004b88:	bf00      	nop
    }
  }
}
 8004b8a:	bf00      	nop
 8004b8c:	3708      	adds	r7, #8
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	200143e4 	.word	0x200143e4

08004b98 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08c      	sub	sp, #48	; 0x30
 8004b9c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004ba2:	1d3b      	adds	r3, r7, #4
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bac:	4b31      	ldr	r3, [pc, #196]	; (8004c74 <_TrySendOverflowPacket+0xdc>)
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bb2:	e00b      	b.n	8004bcc <_TrySendOverflowPacket+0x34>
 8004bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bb6:	b2da      	uxtb	r2, r3
 8004bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bba:	1c59      	adds	r1, r3, #1
 8004bbc:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004bbe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004bc2:	b2d2      	uxtb	r2, r2
 8004bc4:	701a      	strb	r2, [r3, #0]
 8004bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc8:	09db      	lsrs	r3, r3, #7
 8004bca:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bce:	2b7f      	cmp	r3, #127	; 0x7f
 8004bd0:	d8f0      	bhi.n	8004bb4 <_TrySendOverflowPacket+0x1c>
 8004bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd4:	1c5a      	adds	r2, r3, #1
 8004bd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bda:	b2d2      	uxtb	r2, r2
 8004bdc:	701a      	strb	r2, [r3, #0]
 8004bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be0:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004be2:	4b25      	ldr	r3, [pc, #148]	; (8004c78 <_TrySendOverflowPacket+0xe0>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004be8:	4b22      	ldr	r3, [pc, #136]	; (8004c74 <_TrySendOverflowPacket+0xdc>)
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	69ba      	ldr	r2, [r7, #24]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	627b      	str	r3, [r7, #36]	; 0x24
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	623b      	str	r3, [r7, #32]
 8004bfa:	e00b      	b.n	8004c14 <_TrySendOverflowPacket+0x7c>
 8004bfc:	6a3b      	ldr	r3, [r7, #32]
 8004bfe:	b2da      	uxtb	r2, r3
 8004c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c02:	1c59      	adds	r1, r3, #1
 8004c04:	6279      	str	r1, [r7, #36]	; 0x24
 8004c06:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c0a:	b2d2      	uxtb	r2, r2
 8004c0c:	701a      	strb	r2, [r3, #0]
 8004c0e:	6a3b      	ldr	r3, [r7, #32]
 8004c10:	09db      	lsrs	r3, r3, #7
 8004c12:	623b      	str	r3, [r7, #32]
 8004c14:	6a3b      	ldr	r3, [r7, #32]
 8004c16:	2b7f      	cmp	r3, #127	; 0x7f
 8004c18:	d8f0      	bhi.n	8004bfc <_TrySendOverflowPacket+0x64>
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1c:	1c5a      	adds	r2, r3, #1
 8004c1e:	627a      	str	r2, [r7, #36]	; 0x24
 8004c20:	6a3a      	ldr	r2, [r7, #32]
 8004c22:	b2d2      	uxtb	r2, r2
 8004c24:	701a      	strb	r2, [r3, #0]
 8004c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c28:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8004c2a:	4b12      	ldr	r3, [pc, #72]	; (8004c74 <_TrySendOverflowPacket+0xdc>)
 8004c2c:	785b      	ldrb	r3, [r3, #1]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	1d3b      	adds	r3, r7, #4
 8004c32:	69fa      	ldr	r2, [r7, #28]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	461a      	mov	r2, r3
 8004c38:	1d3b      	adds	r3, r7, #4
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	f7fb fae8 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004c40:	4603      	mov	r3, r0
 8004c42:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d009      	beq.n	8004c5e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004c4a:	4a0a      	ldr	r2, [pc, #40]	; (8004c74 <_TrySendOverflowPacket+0xdc>)
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004c50:	4b08      	ldr	r3, [pc, #32]	; (8004c74 <_TrySendOverflowPacket+0xdc>)
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	3b01      	subs	r3, #1
 8004c56:	b2da      	uxtb	r2, r3
 8004c58:	4b06      	ldr	r3, [pc, #24]	; (8004c74 <_TrySendOverflowPacket+0xdc>)
 8004c5a:	701a      	strb	r2, [r3, #0]
 8004c5c:	e004      	b.n	8004c68 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004c5e:	4b05      	ldr	r3, [pc, #20]	; (8004c74 <_TrySendOverflowPacket+0xdc>)
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	3301      	adds	r3, #1
 8004c64:	4a03      	ldr	r2, [pc, #12]	; (8004c74 <_TrySendOverflowPacket+0xdc>)
 8004c66:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004c68:	693b      	ldr	r3, [r7, #16]
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3730      	adds	r7, #48	; 0x30
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	200143e4 	.word	0x200143e4
 8004c78:	e0001004 	.word	0xe0001004

08004c7c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b08a      	sub	sp, #40	; 0x28
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004c88:	4b98      	ldr	r3, [pc, #608]	; (8004eec <_SendPacket+0x270>)
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d010      	beq.n	8004cb2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004c90:	4b96      	ldr	r3, [pc, #600]	; (8004eec <_SendPacket+0x270>)
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	f000 812d 	beq.w	8004ef4 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004c9a:	4b94      	ldr	r3, [pc, #592]	; (8004eec <_SendPacket+0x270>)
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d109      	bne.n	8004cb6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004ca2:	f7ff ff79 	bl	8004b98 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004ca6:	4b91      	ldr	r3, [pc, #580]	; (8004eec <_SendPacket+0x270>)
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	f040 8124 	bne.w	8004ef8 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8004cb0:	e001      	b.n	8004cb6 <_SendPacket+0x3a>
    goto Send;
 8004cb2:	bf00      	nop
 8004cb4:	e000      	b.n	8004cb8 <_SendPacket+0x3c>
Send:
 8004cb6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2b1f      	cmp	r3, #31
 8004cbc:	d809      	bhi.n	8004cd2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004cbe:	4b8b      	ldr	r3, [pc, #556]	; (8004eec <_SendPacket+0x270>)
 8004cc0:	69da      	ldr	r2, [r3, #28]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	fa22 f303 	lsr.w	r3, r2, r3
 8004cc8:	f003 0301 	and.w	r3, r3, #1
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f040 8115 	bne.w	8004efc <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b17      	cmp	r3, #23
 8004cd6:	d807      	bhi.n	8004ce8 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	60fb      	str	r3, [r7, #12]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	b2da      	uxtb	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	701a      	strb	r2, [r3, #0]
 8004ce6:	e0c4      	b.n	8004e72 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8004ce8:	68ba      	ldr	r2, [r7, #8]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	2b7f      	cmp	r3, #127	; 0x7f
 8004cf4:	d912      	bls.n	8004d1c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	09da      	lsrs	r2, r3, #7
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	60fb      	str	r3, [r7, #12]
 8004d00:	b2d2      	uxtb	r2, r2
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	3a01      	subs	r2, #1
 8004d0e:	60fa      	str	r2, [r7, #12]
 8004d10:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	701a      	strb	r2, [r3, #0]
 8004d1a:	e006      	b.n	8004d2a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	60fb      	str	r3, [r7, #12]
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	b2da      	uxtb	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b7e      	cmp	r3, #126	; 0x7e
 8004d2e:	d807      	bhi.n	8004d40 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	60fb      	str	r3, [r7, #12]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	701a      	strb	r2, [r3, #0]
 8004d3e:	e098      	b.n	8004e72 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d46:	d212      	bcs.n	8004d6e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	09da      	lsrs	r2, r3, #7
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	60fb      	str	r3, [r7, #12]
 8004d52:	b2d2      	uxtb	r2, r2
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	3a01      	subs	r2, #1
 8004d60:	60fa      	str	r2, [r7, #12]
 8004d62:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	701a      	strb	r2, [r3, #0]
 8004d6c:	e081      	b.n	8004e72 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d74:	d21d      	bcs.n	8004db2 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	0b9a      	lsrs	r2, r3, #14
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	60fb      	str	r3, [r7, #12]
 8004d80:	b2d2      	uxtb	r2, r2
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	09db      	lsrs	r3, r3, #7
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	3a01      	subs	r2, #1
 8004d90:	60fa      	str	r2, [r7, #12]
 8004d92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d96:	b2da      	uxtb	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	3a01      	subs	r2, #1
 8004da4:	60fa      	str	r2, [r7, #12]
 8004da6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004daa:	b2da      	uxtb	r2, r3
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	701a      	strb	r2, [r3, #0]
 8004db0:	e05f      	b.n	8004e72 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004db8:	d228      	bcs.n	8004e0c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	0d5a      	lsrs	r2, r3, #21
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	60fb      	str	r3, [r7, #12]
 8004dc4:	b2d2      	uxtb	r2, r2
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	0b9b      	lsrs	r3, r3, #14
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	3a01      	subs	r2, #1
 8004dd4:	60fa      	str	r2, [r7, #12]
 8004dd6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	09db      	lsrs	r3, r3, #7
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	3a01      	subs	r2, #1
 8004dea:	60fa      	str	r2, [r7, #12]
 8004dec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	3a01      	subs	r2, #1
 8004dfe:	60fa      	str	r2, [r7, #12]
 8004e00:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e04:	b2da      	uxtb	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	701a      	strb	r2, [r3, #0]
 8004e0a:	e032      	b.n	8004e72 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	0f1a      	lsrs	r2, r3, #28
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	3b01      	subs	r3, #1
 8004e14:	60fb      	str	r3, [r7, #12]
 8004e16:	b2d2      	uxtb	r2, r2
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	0d5b      	lsrs	r3, r3, #21
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	3a01      	subs	r2, #1
 8004e26:	60fa      	str	r2, [r7, #12]
 8004e28:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e2c:	b2da      	uxtb	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	0b9b      	lsrs	r3, r3, #14
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	3a01      	subs	r2, #1
 8004e3c:	60fa      	str	r2, [r7, #12]
 8004e3e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e42:	b2da      	uxtb	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	09db      	lsrs	r3, r3, #7
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	3a01      	subs	r2, #1
 8004e52:	60fa      	str	r2, [r7, #12]
 8004e54:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e58:	b2da      	uxtb	r2, r3
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	68fa      	ldr	r2, [r7, #12]
 8004e64:	3a01      	subs	r2, #1
 8004e66:	60fa      	str	r2, [r7, #12]
 8004e68:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004e72:	4b1f      	ldr	r3, [pc, #124]	; (8004ef0 <_SendPacket+0x274>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004e78:	4b1c      	ldr	r3, [pc, #112]	; (8004eec <_SendPacket+0x270>)
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	627b      	str	r3, [r7, #36]	; 0x24
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	623b      	str	r3, [r7, #32]
 8004e8a:	e00b      	b.n	8004ea4 <_SendPacket+0x228>
 8004e8c:	6a3b      	ldr	r3, [r7, #32]
 8004e8e:	b2da      	uxtb	r2, r3
 8004e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e92:	1c59      	adds	r1, r3, #1
 8004e94:	6279      	str	r1, [r7, #36]	; 0x24
 8004e96:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	701a      	strb	r2, [r3, #0]
 8004e9e:	6a3b      	ldr	r3, [r7, #32]
 8004ea0:	09db      	lsrs	r3, r3, #7
 8004ea2:	623b      	str	r3, [r7, #32]
 8004ea4:	6a3b      	ldr	r3, [r7, #32]
 8004ea6:	2b7f      	cmp	r3, #127	; 0x7f
 8004ea8:	d8f0      	bhi.n	8004e8c <_SendPacket+0x210>
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eac:	1c5a      	adds	r2, r3, #1
 8004eae:	627a      	str	r2, [r7, #36]	; 0x24
 8004eb0:	6a3a      	ldr	r2, [r7, #32]
 8004eb2:	b2d2      	uxtb	r2, r2
 8004eb4:	701a      	strb	r2, [r3, #0]
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eb8:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8004eba:	4b0c      	ldr	r3, [pc, #48]	; (8004eec <_SendPacket+0x270>)
 8004ebc:	785b      	ldrb	r3, [r3, #1]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	68ba      	ldr	r2, [r7, #8]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	68f9      	ldr	r1, [r7, #12]
 8004eca:	f7fb f9a1 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004ece:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004ed6:	4a05      	ldr	r2, [pc, #20]	; (8004eec <_SendPacket+0x270>)
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	60d3      	str	r3, [r2, #12]
 8004edc:	e00f      	b.n	8004efe <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004ede:	4b03      	ldr	r3, [pc, #12]	; (8004eec <_SendPacket+0x270>)
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	b2da      	uxtb	r2, r3
 8004ee6:	4b01      	ldr	r3, [pc, #4]	; (8004eec <_SendPacket+0x270>)
 8004ee8:	701a      	strb	r2, [r3, #0]
 8004eea:	e008      	b.n	8004efe <_SendPacket+0x282>
 8004eec:	200143e4 	.word	0x200143e4
 8004ef0:	e0001004 	.word	0xe0001004
    goto SendDone;
 8004ef4:	bf00      	nop
 8004ef6:	e002      	b.n	8004efe <_SendPacket+0x282>
      goto SendDone;
 8004ef8:	bf00      	nop
 8004efa:	e000      	b.n	8004efe <_SendPacket+0x282>
      goto SendDone;
 8004efc:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004efe:	4b14      	ldr	r3, [pc, #80]	; (8004f50 <_SendPacket+0x2d4>)
 8004f00:	7e1b      	ldrb	r3, [r3, #24]
 8004f02:	4619      	mov	r1, r3
 8004f04:	4a13      	ldr	r2, [pc, #76]	; (8004f54 <_SendPacket+0x2d8>)
 8004f06:	460b      	mov	r3, r1
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	440b      	add	r3, r1
 8004f0c:	00db      	lsls	r3, r3, #3
 8004f0e:	4413      	add	r3, r2
 8004f10:	336c      	adds	r3, #108	; 0x6c
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	4b0e      	ldr	r3, [pc, #56]	; (8004f50 <_SendPacket+0x2d4>)
 8004f16:	7e1b      	ldrb	r3, [r3, #24]
 8004f18:	4618      	mov	r0, r3
 8004f1a:	490e      	ldr	r1, [pc, #56]	; (8004f54 <_SendPacket+0x2d8>)
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	4403      	add	r3, r0
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	440b      	add	r3, r1
 8004f26:	3370      	adds	r3, #112	; 0x70
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	429a      	cmp	r2, r3
 8004f2c:	d00b      	beq.n	8004f46 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004f2e:	4b08      	ldr	r3, [pc, #32]	; (8004f50 <_SendPacket+0x2d4>)
 8004f30:	789b      	ldrb	r3, [r3, #2]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d107      	bne.n	8004f46 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004f36:	4b06      	ldr	r3, [pc, #24]	; (8004f50 <_SendPacket+0x2d4>)
 8004f38:	2201      	movs	r2, #1
 8004f3a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004f3c:	f7ff fdbe 	bl	8004abc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004f40:	4b03      	ldr	r3, [pc, #12]	; (8004f50 <_SendPacket+0x2d4>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004f46:	bf00      	nop
 8004f48:	3728      	adds	r7, #40	; 0x28
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	200143e4 	.word	0x200143e4
 8004f54:	20012f24 	.word	0x20012f24

08004f58 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af02      	add	r7, sp, #8
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
 8004f64:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004f66:	2300      	movs	r3, #0
 8004f68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f6c:	4917      	ldr	r1, [pc, #92]	; (8004fcc <SEGGER_SYSVIEW_Init+0x74>)
 8004f6e:	4818      	ldr	r0, [pc, #96]	; (8004fd0 <SEGGER_SYSVIEW_Init+0x78>)
 8004f70:	f7ff fc98 	bl	80048a4 <SEGGER_RTT_AllocUpBuffer>
 8004f74:	4603      	mov	r3, r0
 8004f76:	b2da      	uxtb	r2, r3
 8004f78:	4b16      	ldr	r3, [pc, #88]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004f7a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004f7c:	4b15      	ldr	r3, [pc, #84]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004f7e:	785a      	ldrb	r2, [r3, #1]
 8004f80:	4b14      	ldr	r3, [pc, #80]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004f82:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004f84:	4b13      	ldr	r3, [pc, #76]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004f86:	7e1b      	ldrb	r3, [r3, #24]
 8004f88:	4618      	mov	r0, r3
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	2308      	movs	r3, #8
 8004f90:	4a11      	ldr	r2, [pc, #68]	; (8004fd8 <SEGGER_SYSVIEW_Init+0x80>)
 8004f92:	490f      	ldr	r1, [pc, #60]	; (8004fd0 <SEGGER_SYSVIEW_Init+0x78>)
 8004f94:	f7ff fd0a 	bl	80049ac <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004f98:	4b0e      	ldr	r3, [pc, #56]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004f9e:	4b0f      	ldr	r3, [pc, #60]	; (8004fdc <SEGGER_SYSVIEW_Init+0x84>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a0c      	ldr	r2, [pc, #48]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fa4:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004fa6:	4a0b      	ldr	r2, [pc, #44]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004fac:	4a09      	ldr	r2, [pc, #36]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004fb2:	4a08      	ldr	r2, [pc, #32]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004fb8:	4a06      	ldr	r2, [pc, #24]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004fbe:	4b05      	ldr	r3, [pc, #20]	; (8004fd4 <SEGGER_SYSVIEW_Init+0x7c>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004fc4:	bf00      	nop
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	200133dc 	.word	0x200133dc
 8004fd0:	080067fc 	.word	0x080067fc
 8004fd4:	200143e4 	.word	0x200143e4
 8004fd8:	200143dc 	.word	0x200143dc
 8004fdc:	e0001004 	.word	0xe0001004

08004fe0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004fe8:	4a04      	ldr	r2, [pc, #16]	; (8004ffc <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6113      	str	r3, [r2, #16]
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	200143e4 	.word	0x200143e4

08005000 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005000:	b580      	push	{r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005008:	f3ef 8311 	mrs	r3, BASEPRI
 800500c:	f04f 0120 	mov.w	r1, #32
 8005010:	f381 8811 	msr	BASEPRI, r1
 8005014:	60fb      	str	r3, [r7, #12]
 8005016:	4808      	ldr	r0, [pc, #32]	; (8005038 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005018:	f7ff fd44 	bl	8004aa4 <_PreparePacket>
 800501c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	68b9      	ldr	r1, [r7, #8]
 8005022:	68b8      	ldr	r0, [r7, #8]
 8005024:	f7ff fe2a 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f383 8811 	msr	BASEPRI, r3
}
 800502e:	bf00      	nop
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	20014414 	.word	0x20014414

0800503c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800503c:	b580      	push	{r7, lr}
 800503e:	b088      	sub	sp, #32
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005046:	f3ef 8311 	mrs	r3, BASEPRI
 800504a:	f04f 0120 	mov.w	r1, #32
 800504e:	f381 8811 	msr	BASEPRI, r1
 8005052:	617b      	str	r3, [r7, #20]
 8005054:	4816      	ldr	r0, [pc, #88]	; (80050b0 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005056:	f7ff fd25 	bl	8004aa4 <_PreparePacket>
 800505a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	61fb      	str	r3, [r7, #28]
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	61bb      	str	r3, [r7, #24]
 8005068:	e00b      	b.n	8005082 <SEGGER_SYSVIEW_RecordU32+0x46>
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	b2da      	uxtb	r2, r3
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	1c59      	adds	r1, r3, #1
 8005072:	61f9      	str	r1, [r7, #28]
 8005074:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005078:	b2d2      	uxtb	r2, r2
 800507a:	701a      	strb	r2, [r3, #0]
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	09db      	lsrs	r3, r3, #7
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	2b7f      	cmp	r3, #127	; 0x7f
 8005086:	d8f0      	bhi.n	800506a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	1c5a      	adds	r2, r3, #1
 800508c:	61fa      	str	r2, [r7, #28]
 800508e:	69ba      	ldr	r2, [r7, #24]
 8005090:	b2d2      	uxtb	r2, r2
 8005092:	701a      	strb	r2, [r3, #0]
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	68f9      	ldr	r1, [r7, #12]
 800509c:	6938      	ldr	r0, [r7, #16]
 800509e:	f7ff fded 	bl	8004c7c <_SendPacket>
  RECORD_END();
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f383 8811 	msr	BASEPRI, r3
}
 80050a8:	bf00      	nop
 80050aa:	3720      	adds	r7, #32
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}
 80050b0:	20014414 	.word	0x20014414

080050b4 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b08c      	sub	sp, #48	; 0x30
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80050c0:	f3ef 8311 	mrs	r3, BASEPRI
 80050c4:	f04f 0120 	mov.w	r1, #32
 80050c8:	f381 8811 	msr	BASEPRI, r1
 80050cc:	61fb      	str	r3, [r7, #28]
 80050ce:	4825      	ldr	r0, [pc, #148]	; (8005164 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80050d0:	f7ff fce8 	bl	8004aa4 <_PreparePacket>
 80050d4:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80050e2:	e00b      	b.n	80050fc <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80050e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050e6:	b2da      	uxtb	r2, r3
 80050e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ea:	1c59      	adds	r1, r3, #1
 80050ec:	62f9      	str	r1, [r7, #44]	; 0x2c
 80050ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050f2:	b2d2      	uxtb	r2, r2
 80050f4:	701a      	strb	r2, [r3, #0]
 80050f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f8:	09db      	lsrs	r3, r3, #7
 80050fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80050fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050fe:	2b7f      	cmp	r3, #127	; 0x7f
 8005100:	d8f0      	bhi.n	80050e4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005104:	1c5a      	adds	r2, r3, #1
 8005106:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005108:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	701a      	strb	r2, [r3, #0]
 800510e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005110:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	627b      	str	r3, [r7, #36]	; 0x24
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	623b      	str	r3, [r7, #32]
 800511a:	e00b      	b.n	8005134 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800511c:	6a3b      	ldr	r3, [r7, #32]
 800511e:	b2da      	uxtb	r2, r3
 8005120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005122:	1c59      	adds	r1, r3, #1
 8005124:	6279      	str	r1, [r7, #36]	; 0x24
 8005126:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800512a:	b2d2      	uxtb	r2, r2
 800512c:	701a      	strb	r2, [r3, #0]
 800512e:	6a3b      	ldr	r3, [r7, #32]
 8005130:	09db      	lsrs	r3, r3, #7
 8005132:	623b      	str	r3, [r7, #32]
 8005134:	6a3b      	ldr	r3, [r7, #32]
 8005136:	2b7f      	cmp	r3, #127	; 0x7f
 8005138:	d8f0      	bhi.n	800511c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800513a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513c:	1c5a      	adds	r2, r3, #1
 800513e:	627a      	str	r2, [r7, #36]	; 0x24
 8005140:	6a3a      	ldr	r2, [r7, #32]
 8005142:	b2d2      	uxtb	r2, r2
 8005144:	701a      	strb	r2, [r3, #0]
 8005146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005148:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	6979      	ldr	r1, [r7, #20]
 800514e:	69b8      	ldr	r0, [r7, #24]
 8005150:	f7ff fd94 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	f383 8811 	msr	BASEPRI, r3
}
 800515a:	bf00      	nop
 800515c:	3730      	adds	r7, #48	; 0x30
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	20014414 	.word	0x20014414

08005168 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005168:	b580      	push	{r7, lr}
 800516a:	b08e      	sub	sp, #56	; 0x38
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
 8005174:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005176:	f3ef 8311 	mrs	r3, BASEPRI
 800517a:	f04f 0120 	mov.w	r1, #32
 800517e:	f381 8811 	msr	BASEPRI, r1
 8005182:	61fb      	str	r3, [r7, #28]
 8005184:	4832      	ldr	r0, [pc, #200]	; (8005250 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8005186:	f7ff fc8d 	bl	8004aa4 <_PreparePacket>
 800518a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	637b      	str	r3, [r7, #52]	; 0x34
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	633b      	str	r3, [r7, #48]	; 0x30
 8005198:	e00b      	b.n	80051b2 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800519a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800519c:	b2da      	uxtb	r2, r3
 800519e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051a0:	1c59      	adds	r1, r3, #1
 80051a2:	6379      	str	r1, [r7, #52]	; 0x34
 80051a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051a8:	b2d2      	uxtb	r2, r2
 80051aa:	701a      	strb	r2, [r3, #0]
 80051ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ae:	09db      	lsrs	r3, r3, #7
 80051b0:	633b      	str	r3, [r7, #48]	; 0x30
 80051b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b4:	2b7f      	cmp	r3, #127	; 0x7f
 80051b6:	d8f0      	bhi.n	800519a <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80051b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051ba:	1c5a      	adds	r2, r3, #1
 80051bc:	637a      	str	r2, [r7, #52]	; 0x34
 80051be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051c0:	b2d2      	uxtb	r2, r2
 80051c2:	701a      	strb	r2, [r3, #0]
 80051c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051c6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80051d0:	e00b      	b.n	80051ea <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80051d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d8:	1c59      	adds	r1, r3, #1
 80051da:	62f9      	str	r1, [r7, #44]	; 0x2c
 80051dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051e0:	b2d2      	uxtb	r2, r2
 80051e2:	701a      	strb	r2, [r3, #0]
 80051e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e6:	09db      	lsrs	r3, r3, #7
 80051e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80051ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ec:	2b7f      	cmp	r3, #127	; 0x7f
 80051ee:	d8f0      	bhi.n	80051d2 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80051f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051f2:	1c5a      	adds	r2, r3, #1
 80051f4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	701a      	strb	r2, [r3, #0]
 80051fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051fe:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	627b      	str	r3, [r7, #36]	; 0x24
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	623b      	str	r3, [r7, #32]
 8005208:	e00b      	b.n	8005222 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	b2da      	uxtb	r2, r3
 800520e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005210:	1c59      	adds	r1, r3, #1
 8005212:	6279      	str	r1, [r7, #36]	; 0x24
 8005214:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005218:	b2d2      	uxtb	r2, r2
 800521a:	701a      	strb	r2, [r3, #0]
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	09db      	lsrs	r3, r3, #7
 8005220:	623b      	str	r3, [r7, #32]
 8005222:	6a3b      	ldr	r3, [r7, #32]
 8005224:	2b7f      	cmp	r3, #127	; 0x7f
 8005226:	d8f0      	bhi.n	800520a <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522a:	1c5a      	adds	r2, r3, #1
 800522c:	627a      	str	r2, [r7, #36]	; 0x24
 800522e:	6a3a      	ldr	r2, [r7, #32]
 8005230:	b2d2      	uxtb	r2, r2
 8005232:	701a      	strb	r2, [r3, #0]
 8005234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005236:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	6979      	ldr	r1, [r7, #20]
 800523c:	69b8      	ldr	r0, [r7, #24]
 800523e:	f7ff fd1d 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	f383 8811 	msr	BASEPRI, r3
}
 8005248:	bf00      	nop
 800524a:	3738      	adds	r7, #56	; 0x38
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	20014414 	.word	0x20014414

08005254 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005254:	b580      	push	{r7, lr}
 8005256:	b090      	sub	sp, #64	; 0x40
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
 8005260:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005262:	f3ef 8311 	mrs	r3, BASEPRI
 8005266:	f04f 0120 	mov.w	r1, #32
 800526a:	f381 8811 	msr	BASEPRI, r1
 800526e:	61fb      	str	r3, [r7, #28]
 8005270:	4840      	ldr	r0, [pc, #256]	; (8005374 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005272:	f7ff fc17 	bl	8004aa4 <_PreparePacket>
 8005276:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005278:	69bb      	ldr	r3, [r7, #24]
 800527a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	63bb      	str	r3, [r7, #56]	; 0x38
 8005284:	e00b      	b.n	800529e <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005288:	b2da      	uxtb	r2, r3
 800528a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800528c:	1c59      	adds	r1, r3, #1
 800528e:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005290:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005294:	b2d2      	uxtb	r2, r2
 8005296:	701a      	strb	r2, [r3, #0]
 8005298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800529a:	09db      	lsrs	r3, r3, #7
 800529c:	63bb      	str	r3, [r7, #56]	; 0x38
 800529e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a0:	2b7f      	cmp	r3, #127	; 0x7f
 80052a2:	d8f0      	bhi.n	8005286 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80052a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052a6:	1c5a      	adds	r2, r3, #1
 80052a8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80052aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052ac:	b2d2      	uxtb	r2, r2
 80052ae:	701a      	strb	r2, [r3, #0]
 80052b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052b2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	637b      	str	r3, [r7, #52]	; 0x34
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	633b      	str	r3, [r7, #48]	; 0x30
 80052bc:	e00b      	b.n	80052d6 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80052be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c0:	b2da      	uxtb	r2, r3
 80052c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052c4:	1c59      	adds	r1, r3, #1
 80052c6:	6379      	str	r1, [r7, #52]	; 0x34
 80052c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052cc:	b2d2      	uxtb	r2, r2
 80052ce:	701a      	strb	r2, [r3, #0]
 80052d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d2:	09db      	lsrs	r3, r3, #7
 80052d4:	633b      	str	r3, [r7, #48]	; 0x30
 80052d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052d8:	2b7f      	cmp	r3, #127	; 0x7f
 80052da:	d8f0      	bhi.n	80052be <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80052dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052de:	1c5a      	adds	r2, r3, #1
 80052e0:	637a      	str	r2, [r7, #52]	; 0x34
 80052e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	701a      	strb	r2, [r3, #0]
 80052e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052ea:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80052f4:	e00b      	b.n	800530e <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80052f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f8:	b2da      	uxtb	r2, r3
 80052fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052fc:	1c59      	adds	r1, r3, #1
 80052fe:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005300:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005304:	b2d2      	uxtb	r2, r2
 8005306:	701a      	strb	r2, [r3, #0]
 8005308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530a:	09db      	lsrs	r3, r3, #7
 800530c:	62bb      	str	r3, [r7, #40]	; 0x28
 800530e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005310:	2b7f      	cmp	r3, #127	; 0x7f
 8005312:	d8f0      	bhi.n	80052f6 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005316:	1c5a      	adds	r2, r3, #1
 8005318:	62fa      	str	r2, [r7, #44]	; 0x2c
 800531a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800531c:	b2d2      	uxtb	r2, r2
 800531e:	701a      	strb	r2, [r3, #0]
 8005320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005322:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	627b      	str	r3, [r7, #36]	; 0x24
 8005328:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800532a:	623b      	str	r3, [r7, #32]
 800532c:	e00b      	b.n	8005346 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800532e:	6a3b      	ldr	r3, [r7, #32]
 8005330:	b2da      	uxtb	r2, r3
 8005332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005334:	1c59      	adds	r1, r3, #1
 8005336:	6279      	str	r1, [r7, #36]	; 0x24
 8005338:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800533c:	b2d2      	uxtb	r2, r2
 800533e:	701a      	strb	r2, [r3, #0]
 8005340:	6a3b      	ldr	r3, [r7, #32]
 8005342:	09db      	lsrs	r3, r3, #7
 8005344:	623b      	str	r3, [r7, #32]
 8005346:	6a3b      	ldr	r3, [r7, #32]
 8005348:	2b7f      	cmp	r3, #127	; 0x7f
 800534a:	d8f0      	bhi.n	800532e <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800534c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800534e:	1c5a      	adds	r2, r3, #1
 8005350:	627a      	str	r2, [r7, #36]	; 0x24
 8005352:	6a3a      	ldr	r2, [r7, #32]
 8005354:	b2d2      	uxtb	r2, r2
 8005356:	701a      	strb	r2, [r3, #0]
 8005358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800535c:	68fa      	ldr	r2, [r7, #12]
 800535e:	6979      	ldr	r1, [r7, #20]
 8005360:	69b8      	ldr	r0, [r7, #24]
 8005362:	f7ff fc8b 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	f383 8811 	msr	BASEPRI, r3
}
 800536c:	bf00      	nop
 800536e:	3740      	adds	r7, #64	; 0x40
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	20014414 	.word	0x20014414

08005378 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005378:	b580      	push	{r7, lr}
 800537a:	b08c      	sub	sp, #48	; 0x30
 800537c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800537e:	4b58      	ldr	r3, [pc, #352]	; (80054e0 <SEGGER_SYSVIEW_Start+0x168>)
 8005380:	2201      	movs	r2, #1
 8005382:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005384:	f3ef 8311 	mrs	r3, BASEPRI
 8005388:	f04f 0120 	mov.w	r1, #32
 800538c:	f381 8811 	msr	BASEPRI, r1
 8005390:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005392:	4b53      	ldr	r3, [pc, #332]	; (80054e0 <SEGGER_SYSVIEW_Start+0x168>)
 8005394:	785b      	ldrb	r3, [r3, #1]
 8005396:	220a      	movs	r2, #10
 8005398:	4952      	ldr	r1, [pc, #328]	; (80054e4 <SEGGER_SYSVIEW_Start+0x16c>)
 800539a:	4618      	mov	r0, r3
 800539c:	f7fa ff38 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80053a6:	200a      	movs	r0, #10
 80053a8:	f7ff fe2a 	bl	8005000 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80053ac:	f3ef 8311 	mrs	r3, BASEPRI
 80053b0:	f04f 0120 	mov.w	r1, #32
 80053b4:	f381 8811 	msr	BASEPRI, r1
 80053b8:	60bb      	str	r3, [r7, #8]
 80053ba:	484b      	ldr	r0, [pc, #300]	; (80054e8 <SEGGER_SYSVIEW_Start+0x170>)
 80053bc:	f7ff fb72 	bl	8004aa4 <_PreparePacket>
 80053c0:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053ca:	4b45      	ldr	r3, [pc, #276]	; (80054e0 <SEGGER_SYSVIEW_Start+0x168>)
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80053d0:	e00b      	b.n	80053ea <SEGGER_SYSVIEW_Start+0x72>
 80053d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d4:	b2da      	uxtb	r2, r3
 80053d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053d8:	1c59      	adds	r1, r3, #1
 80053da:	62f9      	str	r1, [r7, #44]	; 0x2c
 80053dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053e0:	b2d2      	uxtb	r2, r2
 80053e2:	701a      	strb	r2, [r3, #0]
 80053e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e6:	09db      	lsrs	r3, r3, #7
 80053e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80053ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ec:	2b7f      	cmp	r3, #127	; 0x7f
 80053ee:	d8f0      	bhi.n	80053d2 <SEGGER_SYSVIEW_Start+0x5a>
 80053f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f2:	1c5a      	adds	r2, r3, #1
 80053f4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80053f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053f8:	b2d2      	uxtb	r2, r2
 80053fa:	701a      	strb	r2, [r3, #0]
 80053fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fe:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	627b      	str	r3, [r7, #36]	; 0x24
 8005404:	4b36      	ldr	r3, [pc, #216]	; (80054e0 <SEGGER_SYSVIEW_Start+0x168>)
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	623b      	str	r3, [r7, #32]
 800540a:	e00b      	b.n	8005424 <SEGGER_SYSVIEW_Start+0xac>
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	b2da      	uxtb	r2, r3
 8005410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005412:	1c59      	adds	r1, r3, #1
 8005414:	6279      	str	r1, [r7, #36]	; 0x24
 8005416:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800541a:	b2d2      	uxtb	r2, r2
 800541c:	701a      	strb	r2, [r3, #0]
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	09db      	lsrs	r3, r3, #7
 8005422:	623b      	str	r3, [r7, #32]
 8005424:	6a3b      	ldr	r3, [r7, #32]
 8005426:	2b7f      	cmp	r3, #127	; 0x7f
 8005428:	d8f0      	bhi.n	800540c <SEGGER_SYSVIEW_Start+0x94>
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	1c5a      	adds	r2, r3, #1
 800542e:	627a      	str	r2, [r7, #36]	; 0x24
 8005430:	6a3a      	ldr	r2, [r7, #32]
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005438:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	61fb      	str	r3, [r7, #28]
 800543e:	4b28      	ldr	r3, [pc, #160]	; (80054e0 <SEGGER_SYSVIEW_Start+0x168>)
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	61bb      	str	r3, [r7, #24]
 8005444:	e00b      	b.n	800545e <SEGGER_SYSVIEW_Start+0xe6>
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	b2da      	uxtb	r2, r3
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	1c59      	adds	r1, r3, #1
 800544e:	61f9      	str	r1, [r7, #28]
 8005450:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005454:	b2d2      	uxtb	r2, r2
 8005456:	701a      	strb	r2, [r3, #0]
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	09db      	lsrs	r3, r3, #7
 800545c:	61bb      	str	r3, [r7, #24]
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	2b7f      	cmp	r3, #127	; 0x7f
 8005462:	d8f0      	bhi.n	8005446 <SEGGER_SYSVIEW_Start+0xce>
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	1c5a      	adds	r2, r3, #1
 8005468:	61fa      	str	r2, [r7, #28]
 800546a:	69ba      	ldr	r2, [r7, #24]
 800546c:	b2d2      	uxtb	r2, r2
 800546e:	701a      	strb	r2, [r3, #0]
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	617b      	str	r3, [r7, #20]
 8005478:	2300      	movs	r3, #0
 800547a:	613b      	str	r3, [r7, #16]
 800547c:	e00b      	b.n	8005496 <SEGGER_SYSVIEW_Start+0x11e>
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	b2da      	uxtb	r2, r3
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	1c59      	adds	r1, r3, #1
 8005486:	6179      	str	r1, [r7, #20]
 8005488:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800548c:	b2d2      	uxtb	r2, r2
 800548e:	701a      	strb	r2, [r3, #0]
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	09db      	lsrs	r3, r3, #7
 8005494:	613b      	str	r3, [r7, #16]
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	2b7f      	cmp	r3, #127	; 0x7f
 800549a:	d8f0      	bhi.n	800547e <SEGGER_SYSVIEW_Start+0x106>
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	1c5a      	adds	r2, r3, #1
 80054a0:	617a      	str	r2, [r7, #20]
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	b2d2      	uxtb	r2, r2
 80054a6:	701a      	strb	r2, [r3, #0]
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80054ac:	2218      	movs	r2, #24
 80054ae:	6839      	ldr	r1, [r7, #0]
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f7ff fbe3 	bl	8004c7c <_SendPacket>
      RECORD_END();
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80054bc:	4b08      	ldr	r3, [pc, #32]	; (80054e0 <SEGGER_SYSVIEW_Start+0x168>)
 80054be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d002      	beq.n	80054ca <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80054c4:	4b06      	ldr	r3, [pc, #24]	; (80054e0 <SEGGER_SYSVIEW_Start+0x168>)
 80054c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c8:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80054ca:	f000 f9eb 	bl	80058a4 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80054ce:	f000 f9b1 	bl	8005834 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80054d2:	f000 fbb3 	bl	8005c3c <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80054d6:	bf00      	nop
 80054d8:	3730      	adds	r7, #48	; 0x30
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	200143e4 	.word	0x200143e4
 80054e4:	08006838 	.word	0x08006838
 80054e8:	20014414 	.word	0x20014414

080054ec <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80054f2:	f3ef 8311 	mrs	r3, BASEPRI
 80054f6:	f04f 0120 	mov.w	r1, #32
 80054fa:	f381 8811 	msr	BASEPRI, r1
 80054fe:	607b      	str	r3, [r7, #4]
 8005500:	480b      	ldr	r0, [pc, #44]	; (8005530 <SEGGER_SYSVIEW_Stop+0x44>)
 8005502:	f7ff facf 	bl	8004aa4 <_PreparePacket>
 8005506:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005508:	4b0a      	ldr	r3, [pc, #40]	; (8005534 <SEGGER_SYSVIEW_Stop+0x48>)
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d007      	beq.n	8005520 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005510:	220b      	movs	r2, #11
 8005512:	6839      	ldr	r1, [r7, #0]
 8005514:	6838      	ldr	r0, [r7, #0]
 8005516:	f7ff fbb1 	bl	8004c7c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800551a:	4b06      	ldr	r3, [pc, #24]	; (8005534 <SEGGER_SYSVIEW_Stop+0x48>)
 800551c:	2200      	movs	r2, #0
 800551e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f383 8811 	msr	BASEPRI, r3
}
 8005526:	bf00      	nop
 8005528:	3708      	adds	r7, #8
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	bf00      	nop
 8005530:	20014414 	.word	0x20014414
 8005534:	200143e4 	.word	0x200143e4

08005538 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005538:	b580      	push	{r7, lr}
 800553a:	b08c      	sub	sp, #48	; 0x30
 800553c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800553e:	f3ef 8311 	mrs	r3, BASEPRI
 8005542:	f04f 0120 	mov.w	r1, #32
 8005546:	f381 8811 	msr	BASEPRI, r1
 800554a:	60fb      	str	r3, [r7, #12]
 800554c:	4845      	ldr	r0, [pc, #276]	; (8005664 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800554e:	f7ff faa9 	bl	8004aa4 <_PreparePacket>
 8005552:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800555c:	4b42      	ldr	r3, [pc, #264]	; (8005668 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	62bb      	str	r3, [r7, #40]	; 0x28
 8005562:	e00b      	b.n	800557c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005566:	b2da      	uxtb	r2, r3
 8005568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800556a:	1c59      	adds	r1, r3, #1
 800556c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800556e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005572:	b2d2      	uxtb	r2, r2
 8005574:	701a      	strb	r2, [r3, #0]
 8005576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005578:	09db      	lsrs	r3, r3, #7
 800557a:	62bb      	str	r3, [r7, #40]	; 0x28
 800557c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557e:	2b7f      	cmp	r3, #127	; 0x7f
 8005580:	d8f0      	bhi.n	8005564 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005584:	1c5a      	adds	r2, r3, #1
 8005586:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005588:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800558a:	b2d2      	uxtb	r2, r2
 800558c:	701a      	strb	r2, [r3, #0]
 800558e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005590:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	627b      	str	r3, [r7, #36]	; 0x24
 8005596:	4b34      	ldr	r3, [pc, #208]	; (8005668 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	623b      	str	r3, [r7, #32]
 800559c:	e00b      	b.n	80055b6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800559e:	6a3b      	ldr	r3, [r7, #32]
 80055a0:	b2da      	uxtb	r2, r3
 80055a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a4:	1c59      	adds	r1, r3, #1
 80055a6:	6279      	str	r1, [r7, #36]	; 0x24
 80055a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055ac:	b2d2      	uxtb	r2, r2
 80055ae:	701a      	strb	r2, [r3, #0]
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	09db      	lsrs	r3, r3, #7
 80055b4:	623b      	str	r3, [r7, #32]
 80055b6:	6a3b      	ldr	r3, [r7, #32]
 80055b8:	2b7f      	cmp	r3, #127	; 0x7f
 80055ba:	d8f0      	bhi.n	800559e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80055bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055be:	1c5a      	adds	r2, r3, #1
 80055c0:	627a      	str	r2, [r7, #36]	; 0x24
 80055c2:	6a3a      	ldr	r2, [r7, #32]
 80055c4:	b2d2      	uxtb	r2, r2
 80055c6:	701a      	strb	r2, [r3, #0]
 80055c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	61fb      	str	r3, [r7, #28]
 80055d0:	4b25      	ldr	r3, [pc, #148]	; (8005668 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80055d2:	691b      	ldr	r3, [r3, #16]
 80055d4:	61bb      	str	r3, [r7, #24]
 80055d6:	e00b      	b.n	80055f0 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	b2da      	uxtb	r2, r3
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	1c59      	adds	r1, r3, #1
 80055e0:	61f9      	str	r1, [r7, #28]
 80055e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80055e6:	b2d2      	uxtb	r2, r2
 80055e8:	701a      	strb	r2, [r3, #0]
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	09db      	lsrs	r3, r3, #7
 80055ee:	61bb      	str	r3, [r7, #24]
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	2b7f      	cmp	r3, #127	; 0x7f
 80055f4:	d8f0      	bhi.n	80055d8 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	1c5a      	adds	r2, r3, #1
 80055fa:	61fa      	str	r2, [r7, #28]
 80055fc:	69ba      	ldr	r2, [r7, #24]
 80055fe:	b2d2      	uxtb	r2, r2
 8005600:	701a      	strb	r2, [r3, #0]
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	617b      	str	r3, [r7, #20]
 800560a:	2300      	movs	r3, #0
 800560c:	613b      	str	r3, [r7, #16]
 800560e:	e00b      	b.n	8005628 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	b2da      	uxtb	r2, r3
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	1c59      	adds	r1, r3, #1
 8005618:	6179      	str	r1, [r7, #20]
 800561a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800561e:	b2d2      	uxtb	r2, r2
 8005620:	701a      	strb	r2, [r3, #0]
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	09db      	lsrs	r3, r3, #7
 8005626:	613b      	str	r3, [r7, #16]
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	2b7f      	cmp	r3, #127	; 0x7f
 800562c:	d8f0      	bhi.n	8005610 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	1c5a      	adds	r2, r3, #1
 8005632:	617a      	str	r2, [r7, #20]
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	b2d2      	uxtb	r2, r2
 8005638:	701a      	strb	r2, [r3, #0]
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800563e:	2218      	movs	r2, #24
 8005640:	6879      	ldr	r1, [r7, #4]
 8005642:	68b8      	ldr	r0, [r7, #8]
 8005644:	f7ff fb1a 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800564e:	4b06      	ldr	r3, [pc, #24]	; (8005668 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005652:	2b00      	cmp	r3, #0
 8005654:	d002      	beq.n	800565c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005656:	4b04      	ldr	r3, [pc, #16]	; (8005668 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565a:	4798      	blx	r3
  }
}
 800565c:	bf00      	nop
 800565e:	3730      	adds	r7, #48	; 0x30
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	20014414 	.word	0x20014414
 8005668:	200143e4 	.word	0x200143e4

0800566c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800566c:	b580      	push	{r7, lr}
 800566e:	b092      	sub	sp, #72	; 0x48
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005674:	f3ef 8311 	mrs	r3, BASEPRI
 8005678:	f04f 0120 	mov.w	r1, #32
 800567c:	f381 8811 	msr	BASEPRI, r1
 8005680:	617b      	str	r3, [r7, #20]
 8005682:	486a      	ldr	r0, [pc, #424]	; (800582c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005684:	f7ff fa0e 	bl	8004aa4 <_PreparePacket>
 8005688:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	647b      	str	r3, [r7, #68]	; 0x44
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	4b66      	ldr	r3, [pc, #408]	; (8005830 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	643b      	str	r3, [r7, #64]	; 0x40
 800569e:	e00b      	b.n	80056b8 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80056a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056a2:	b2da      	uxtb	r2, r3
 80056a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056a6:	1c59      	adds	r1, r3, #1
 80056a8:	6479      	str	r1, [r7, #68]	; 0x44
 80056aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056ae:	b2d2      	uxtb	r2, r2
 80056b0:	701a      	strb	r2, [r3, #0]
 80056b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056b4:	09db      	lsrs	r3, r3, #7
 80056b6:	643b      	str	r3, [r7, #64]	; 0x40
 80056b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056ba:	2b7f      	cmp	r3, #127	; 0x7f
 80056bc:	d8f0      	bhi.n	80056a0 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80056be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056c0:	1c5a      	adds	r2, r3, #1
 80056c2:	647a      	str	r2, [r7, #68]	; 0x44
 80056c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	701a      	strb	r2, [r3, #0]
 80056ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056cc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80056d8:	e00b      	b.n	80056f2 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80056da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056dc:	b2da      	uxtb	r2, r3
 80056de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056e0:	1c59      	adds	r1, r3, #1
 80056e2:	63f9      	str	r1, [r7, #60]	; 0x3c
 80056e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056e8:	b2d2      	uxtb	r2, r2
 80056ea:	701a      	strb	r2, [r3, #0]
 80056ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056ee:	09db      	lsrs	r3, r3, #7
 80056f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80056f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f4:	2b7f      	cmp	r3, #127	; 0x7f
 80056f6:	d8f0      	bhi.n	80056da <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80056f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056fa:	1c5a      	adds	r2, r3, #1
 80056fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80056fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	701a      	strb	r2, [r3, #0]
 8005704:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005706:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	2220      	movs	r2, #32
 800570e:	4619      	mov	r1, r3
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f7ff f997 	bl	8004a44 <_EncodeStr>
 8005716:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005718:	2209      	movs	r2, #9
 800571a:	68f9      	ldr	r1, [r7, #12]
 800571c:	6938      	ldr	r0, [r7, #16]
 800571e:	f7ff faad 	bl	8004c7c <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	637b      	str	r3, [r7, #52]	; 0x34
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	4b40      	ldr	r3, [pc, #256]	; (8005830 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	633b      	str	r3, [r7, #48]	; 0x30
 8005736:	e00b      	b.n	8005750 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800573a:	b2da      	uxtb	r2, r3
 800573c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800573e:	1c59      	adds	r1, r3, #1
 8005740:	6379      	str	r1, [r7, #52]	; 0x34
 8005742:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005746:	b2d2      	uxtb	r2, r2
 8005748:	701a      	strb	r2, [r3, #0]
 800574a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800574c:	09db      	lsrs	r3, r3, #7
 800574e:	633b      	str	r3, [r7, #48]	; 0x30
 8005750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005752:	2b7f      	cmp	r3, #127	; 0x7f
 8005754:	d8f0      	bhi.n	8005738 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005758:	1c5a      	adds	r2, r3, #1
 800575a:	637a      	str	r2, [r7, #52]	; 0x34
 800575c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800575e:	b2d2      	uxtb	r2, r2
 8005760:	701a      	strb	r2, [r3, #0]
 8005762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005764:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	62fb      	str	r3, [r7, #44]	; 0x2c
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005770:	e00b      	b.n	800578a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005774:	b2da      	uxtb	r2, r3
 8005776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005778:	1c59      	adds	r1, r3, #1
 800577a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800577c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005780:	b2d2      	uxtb	r2, r2
 8005782:	701a      	strb	r2, [r3, #0]
 8005784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005786:	09db      	lsrs	r3, r3, #7
 8005788:	62bb      	str	r3, [r7, #40]	; 0x28
 800578a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800578c:	2b7f      	cmp	r3, #127	; 0x7f
 800578e:	d8f0      	bhi.n	8005772 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005792:	1c5a      	adds	r2, r3, #1
 8005794:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005796:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005798:	b2d2      	uxtb	r2, r2
 800579a:	701a      	strb	r2, [r3, #0]
 800579c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800579e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	627b      	str	r3, [r7, #36]	; 0x24
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	623b      	str	r3, [r7, #32]
 80057aa:	e00b      	b.n	80057c4 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80057ac:	6a3b      	ldr	r3, [r7, #32]
 80057ae:	b2da      	uxtb	r2, r3
 80057b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b2:	1c59      	adds	r1, r3, #1
 80057b4:	6279      	str	r1, [r7, #36]	; 0x24
 80057b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80057ba:	b2d2      	uxtb	r2, r2
 80057bc:	701a      	strb	r2, [r3, #0]
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	09db      	lsrs	r3, r3, #7
 80057c2:	623b      	str	r3, [r7, #32]
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	2b7f      	cmp	r3, #127	; 0x7f
 80057c8:	d8f0      	bhi.n	80057ac <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80057ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057cc:	1c5a      	adds	r2, r3, #1
 80057ce:	627a      	str	r2, [r7, #36]	; 0x24
 80057d0:	6a3a      	ldr	r2, [r7, #32]
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	701a      	strb	r2, [r3, #0]
 80057d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	61fb      	str	r3, [r7, #28]
 80057de:	2300      	movs	r3, #0
 80057e0:	61bb      	str	r3, [r7, #24]
 80057e2:	e00b      	b.n	80057fc <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	b2da      	uxtb	r2, r3
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	1c59      	adds	r1, r3, #1
 80057ec:	61f9      	str	r1, [r7, #28]
 80057ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80057f2:	b2d2      	uxtb	r2, r2
 80057f4:	701a      	strb	r2, [r3, #0]
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	09db      	lsrs	r3, r3, #7
 80057fa:	61bb      	str	r3, [r7, #24]
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	2b7f      	cmp	r3, #127	; 0x7f
 8005800:	d8f0      	bhi.n	80057e4 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	1c5a      	adds	r2, r3, #1
 8005806:	61fa      	str	r2, [r7, #28]
 8005808:	69ba      	ldr	r2, [r7, #24]
 800580a:	b2d2      	uxtb	r2, r2
 800580c:	701a      	strb	r2, [r3, #0]
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8005812:	2215      	movs	r2, #21
 8005814:	68f9      	ldr	r1, [r7, #12]
 8005816:	6938      	ldr	r0, [r7, #16]
 8005818:	f7ff fa30 	bl	8004c7c <_SendPacket>
  RECORD_END();
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	f383 8811 	msr	BASEPRI, r3
}
 8005822:	bf00      	nop
 8005824:	3748      	adds	r7, #72	; 0x48
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20014414 	.word	0x20014414
 8005830:	200143e4 	.word	0x200143e4

08005834 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005834:	b580      	push	{r7, lr}
 8005836:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8005838:	4b07      	ldr	r3, [pc, #28]	; (8005858 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800583a:	6a1b      	ldr	r3, [r3, #32]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d008      	beq.n	8005852 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005840:	4b05      	ldr	r3, [pc, #20]	; (8005858 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005842:	6a1b      	ldr	r3, [r3, #32]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800584a:	4b03      	ldr	r3, [pc, #12]	; (8005858 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	4798      	blx	r3
  }
}
 8005852:	bf00      	nop
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	200143e4 	.word	0x200143e4

0800585c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005864:	f3ef 8311 	mrs	r3, BASEPRI
 8005868:	f04f 0120 	mov.w	r1, #32
 800586c:	f381 8811 	msr	BASEPRI, r1
 8005870:	617b      	str	r3, [r7, #20]
 8005872:	480b      	ldr	r0, [pc, #44]	; (80058a0 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8005874:	f7ff f916 	bl	8004aa4 <_PreparePacket>
 8005878:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800587a:	2280      	movs	r2, #128	; 0x80
 800587c:	6879      	ldr	r1, [r7, #4]
 800587e:	6938      	ldr	r0, [r7, #16]
 8005880:	f7ff f8e0 	bl	8004a44 <_EncodeStr>
 8005884:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8005886:	220e      	movs	r2, #14
 8005888:	68f9      	ldr	r1, [r7, #12]
 800588a:	6938      	ldr	r0, [r7, #16]
 800588c:	f7ff f9f6 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	f383 8811 	msr	BASEPRI, r3
}
 8005896:	bf00      	nop
 8005898:	3718      	adds	r7, #24
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	20014414 	.word	0x20014414

080058a4 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80058a4:	b590      	push	{r4, r7, lr}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80058aa:	4b15      	ldr	r3, [pc, #84]	; (8005900 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80058ac:	6a1b      	ldr	r3, [r3, #32]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d01a      	beq.n	80058e8 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80058b2:	4b13      	ldr	r3, [pc, #76]	; (8005900 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80058b4:	6a1b      	ldr	r3, [r3, #32]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d015      	beq.n	80058e8 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80058bc:	4b10      	ldr	r3, [pc, #64]	; (8005900 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80058be:	6a1b      	ldr	r3, [r3, #32]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4798      	blx	r3
 80058c4:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80058c8:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80058ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80058ce:	f04f 0200 	mov.w	r2, #0
 80058d2:	f04f 0300 	mov.w	r3, #0
 80058d6:	000a      	movs	r2, r1
 80058d8:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80058da:	4613      	mov	r3, r2
 80058dc:	461a      	mov	r2, r3
 80058de:	4621      	mov	r1, r4
 80058e0:	200d      	movs	r0, #13
 80058e2:	f7ff fbe7 	bl	80050b4 <SEGGER_SYSVIEW_RecordU32x2>
 80058e6:	e006      	b.n	80058f6 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80058e8:	4b06      	ldr	r3, [pc, #24]	; (8005904 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4619      	mov	r1, r3
 80058ee:	200c      	movs	r0, #12
 80058f0:	f7ff fba4 	bl	800503c <SEGGER_SYSVIEW_RecordU32>
  }
}
 80058f4:	bf00      	nop
 80058f6:	bf00      	nop
 80058f8:	370c      	adds	r7, #12
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd90      	pop	{r4, r7, pc}
 80058fe:	bf00      	nop
 8005900:	200143e4 	.word	0x200143e4
 8005904:	e0001004 	.word	0xe0001004

08005908 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800590e:	f3ef 8311 	mrs	r3, BASEPRI
 8005912:	f04f 0120 	mov.w	r1, #32
 8005916:	f381 8811 	msr	BASEPRI, r1
 800591a:	607b      	str	r3, [r7, #4]
 800591c:	4807      	ldr	r0, [pc, #28]	; (800593c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800591e:	f7ff f8c1 	bl	8004aa4 <_PreparePacket>
 8005922:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005924:	2211      	movs	r2, #17
 8005926:	6839      	ldr	r1, [r7, #0]
 8005928:	6838      	ldr	r0, [r7, #0]
 800592a:	f7ff f9a7 	bl	8004c7c <_SendPacket>
  RECORD_END();
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f383 8811 	msr	BASEPRI, r3
}
 8005934:	bf00      	nop
 8005936:	3708      	adds	r7, #8
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}
 800593c:	20014414 	.word	0x20014414

08005940 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8005940:	b580      	push	{r7, lr}
 8005942:	b088      	sub	sp, #32
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005948:	f3ef 8311 	mrs	r3, BASEPRI
 800594c:	f04f 0120 	mov.w	r1, #32
 8005950:	f381 8811 	msr	BASEPRI, r1
 8005954:	617b      	str	r3, [r7, #20]
 8005956:	4819      	ldr	r0, [pc, #100]	; (80059bc <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8005958:	f7ff f8a4 	bl	8004aa4 <_PreparePacket>
 800595c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005962:	4b17      	ldr	r3, [pc, #92]	; (80059c0 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	61fb      	str	r3, [r7, #28]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	61bb      	str	r3, [r7, #24]
 8005974:	e00b      	b.n	800598e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	b2da      	uxtb	r2, r3
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	1c59      	adds	r1, r3, #1
 800597e:	61f9      	str	r1, [r7, #28]
 8005980:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005984:	b2d2      	uxtb	r2, r2
 8005986:	701a      	strb	r2, [r3, #0]
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	09db      	lsrs	r3, r3, #7
 800598c:	61bb      	str	r3, [r7, #24]
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	2b7f      	cmp	r3, #127	; 0x7f
 8005992:	d8f0      	bhi.n	8005976 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	1c5a      	adds	r2, r3, #1
 8005998:	61fa      	str	r2, [r7, #28]
 800599a:	69ba      	ldr	r2, [r7, #24]
 800599c:	b2d2      	uxtb	r2, r2
 800599e:	701a      	strb	r2, [r3, #0]
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80059a4:	2208      	movs	r2, #8
 80059a6:	68f9      	ldr	r1, [r7, #12]
 80059a8:	6938      	ldr	r0, [r7, #16]
 80059aa:	f7ff f967 	bl	8004c7c <_SendPacket>
  RECORD_END();
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	f383 8811 	msr	BASEPRI, r3
}
 80059b4:	bf00      	nop
 80059b6:	3720      	adds	r7, #32
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}
 80059bc:	20014414 	.word	0x20014414
 80059c0:	200143e4 	.word	0x200143e4

080059c4 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b088      	sub	sp, #32
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80059cc:	f3ef 8311 	mrs	r3, BASEPRI
 80059d0:	f04f 0120 	mov.w	r1, #32
 80059d4:	f381 8811 	msr	BASEPRI, r1
 80059d8:	617b      	str	r3, [r7, #20]
 80059da:	4819      	ldr	r0, [pc, #100]	; (8005a40 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80059dc:	f7ff f862 	bl	8004aa4 <_PreparePacket>
 80059e0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80059e6:	4b17      	ldr	r3, [pc, #92]	; (8005a44 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	61fb      	str	r3, [r7, #28]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	61bb      	str	r3, [r7, #24]
 80059f8:	e00b      	b.n	8005a12 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	b2da      	uxtb	r2, r3
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	1c59      	adds	r1, r3, #1
 8005a02:	61f9      	str	r1, [r7, #28]
 8005a04:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a08:	b2d2      	uxtb	r2, r2
 8005a0a:	701a      	strb	r2, [r3, #0]
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	09db      	lsrs	r3, r3, #7
 8005a10:	61bb      	str	r3, [r7, #24]
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	2b7f      	cmp	r3, #127	; 0x7f
 8005a16:	d8f0      	bhi.n	80059fa <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	61fa      	str	r2, [r7, #28]
 8005a1e:	69ba      	ldr	r2, [r7, #24]
 8005a20:	b2d2      	uxtb	r2, r2
 8005a22:	701a      	strb	r2, [r3, #0]
 8005a24:	69fb      	ldr	r3, [r7, #28]
 8005a26:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005a28:	2204      	movs	r2, #4
 8005a2a:	68f9      	ldr	r1, [r7, #12]
 8005a2c:	6938      	ldr	r0, [r7, #16]
 8005a2e:	f7ff f925 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f383 8811 	msr	BASEPRI, r3
}
 8005a38:	bf00      	nop
 8005a3a:	3720      	adds	r7, #32
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}
 8005a40:	20014414 	.word	0x20014414
 8005a44:	200143e4 	.word	0x200143e4

08005a48 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b088      	sub	sp, #32
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005a50:	f3ef 8311 	mrs	r3, BASEPRI
 8005a54:	f04f 0120 	mov.w	r1, #32
 8005a58:	f381 8811 	msr	BASEPRI, r1
 8005a5c:	617b      	str	r3, [r7, #20]
 8005a5e:	4819      	ldr	r0, [pc, #100]	; (8005ac4 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8005a60:	f7ff f820 	bl	8004aa4 <_PreparePacket>
 8005a64:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005a6a:	4b17      	ldr	r3, [pc, #92]	; (8005ac8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	61fb      	str	r3, [r7, #28]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	61bb      	str	r3, [r7, #24]
 8005a7c:	e00b      	b.n	8005a96 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	b2da      	uxtb	r2, r3
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	1c59      	adds	r1, r3, #1
 8005a86:	61f9      	str	r1, [r7, #28]
 8005a88:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a8c:	b2d2      	uxtb	r2, r2
 8005a8e:	701a      	strb	r2, [r3, #0]
 8005a90:	69bb      	ldr	r3, [r7, #24]
 8005a92:	09db      	lsrs	r3, r3, #7
 8005a94:	61bb      	str	r3, [r7, #24]
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	2b7f      	cmp	r3, #127	; 0x7f
 8005a9a:	d8f0      	bhi.n	8005a7e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	1c5a      	adds	r2, r3, #1
 8005aa0:	61fa      	str	r2, [r7, #28]
 8005aa2:	69ba      	ldr	r2, [r7, #24]
 8005aa4:	b2d2      	uxtb	r2, r2
 8005aa6:	701a      	strb	r2, [r3, #0]
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005aac:	2206      	movs	r2, #6
 8005aae:	68f9      	ldr	r1, [r7, #12]
 8005ab0:	6938      	ldr	r0, [r7, #16]
 8005ab2:	f7ff f8e3 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f383 8811 	msr	BASEPRI, r3
}
 8005abc:	bf00      	nop
 8005abe:	3720      	adds	r7, #32
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	20014414 	.word	0x20014414
 8005ac8:	200143e4 	.word	0x200143e4

08005acc <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8005ad4:	4b04      	ldr	r3, [pc, #16]	; (8005ae8 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	1ad3      	subs	r3, r2, r3
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr
 8005ae8:	200143e4 	.word	0x200143e4

08005aec <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b08c      	sub	sp, #48	; 0x30
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	4603      	mov	r3, r0
 8005af4:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005af6:	4b40      	ldr	r3, [pc, #256]	; (8005bf8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d077      	beq.n	8005bee <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8005afe:	4b3e      	ldr	r3, [pc, #248]	; (8005bf8 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005b04:	2300      	movs	r3, #0
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b08:	e008      	b.n	8005b1c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8005b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d007      	beq.n	8005b26 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b18:	3301      	adds	r3, #1
 8005b1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b1c:	79fb      	ldrb	r3, [r7, #7]
 8005b1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d3f2      	bcc.n	8005b0a <SEGGER_SYSVIEW_SendModule+0x1e>
 8005b24:	e000      	b.n	8005b28 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005b26:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d055      	beq.n	8005bda <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005b2e:	f3ef 8311 	mrs	r3, BASEPRI
 8005b32:	f04f 0120 	mov.w	r1, #32
 8005b36:	f381 8811 	msr	BASEPRI, r1
 8005b3a:	617b      	str	r3, [r7, #20]
 8005b3c:	482f      	ldr	r0, [pc, #188]	; (8005bfc <SEGGER_SYSVIEW_SendModule+0x110>)
 8005b3e:	f7fe ffb1 	bl	8004aa4 <_PreparePacket>
 8005b42:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	627b      	str	r3, [r7, #36]	; 0x24
 8005b4c:	79fb      	ldrb	r3, [r7, #7]
 8005b4e:	623b      	str	r3, [r7, #32]
 8005b50:	e00b      	b.n	8005b6a <SEGGER_SYSVIEW_SendModule+0x7e>
 8005b52:	6a3b      	ldr	r3, [r7, #32]
 8005b54:	b2da      	uxtb	r2, r3
 8005b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b58:	1c59      	adds	r1, r3, #1
 8005b5a:	6279      	str	r1, [r7, #36]	; 0x24
 8005b5c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b60:	b2d2      	uxtb	r2, r2
 8005b62:	701a      	strb	r2, [r3, #0]
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	09db      	lsrs	r3, r3, #7
 8005b68:	623b      	str	r3, [r7, #32]
 8005b6a:	6a3b      	ldr	r3, [r7, #32]
 8005b6c:	2b7f      	cmp	r3, #127	; 0x7f
 8005b6e:	d8f0      	bhi.n	8005b52 <SEGGER_SYSVIEW_SendModule+0x66>
 8005b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b72:	1c5a      	adds	r2, r3, #1
 8005b74:	627a      	str	r2, [r7, #36]	; 0x24
 8005b76:	6a3a      	ldr	r2, [r7, #32]
 8005b78:	b2d2      	uxtb	r2, r2
 8005b7a:	701a      	strb	r2, [r3, #0]
 8005b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	61fb      	str	r3, [r7, #28]
 8005b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	61bb      	str	r3, [r7, #24]
 8005b8a:	e00b      	b.n	8005ba4 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	b2da      	uxtb	r2, r3
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	1c59      	adds	r1, r3, #1
 8005b94:	61f9      	str	r1, [r7, #28]
 8005b96:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b9a:	b2d2      	uxtb	r2, r2
 8005b9c:	701a      	strb	r2, [r3, #0]
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	09db      	lsrs	r3, r3, #7
 8005ba2:	61bb      	str	r3, [r7, #24]
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	2b7f      	cmp	r3, #127	; 0x7f
 8005ba8:	d8f0      	bhi.n	8005b8c <SEGGER_SYSVIEW_SendModule+0xa0>
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	1c5a      	adds	r2, r3, #1
 8005bae:	61fa      	str	r2, [r7, #28]
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	b2d2      	uxtb	r2, r2
 8005bb4:	701a      	strb	r2, [r3, #0]
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2280      	movs	r2, #128	; 0x80
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f7fe ff3e 	bl	8004a44 <_EncodeStr>
 8005bc8:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8005bca:	2216      	movs	r2, #22
 8005bcc:	68f9      	ldr	r1, [r7, #12]
 8005bce:	6938      	ldr	r0, [r7, #16]
 8005bd0:	f7ff f854 	bl	8004c7c <_SendPacket>
      RECORD_END();
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8005bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d006      	beq.n	8005bee <SEGGER_SYSVIEW_SendModule+0x102>
 8005be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d002      	beq.n	8005bee <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8005be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	4798      	blx	r3
    }
  }
}
 8005bee:	bf00      	nop
 8005bf0:	3730      	adds	r7, #48	; 0x30
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	2001440c 	.word	0x2001440c
 8005bfc:	20014414 	.word	0x20014414

08005c00 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b082      	sub	sp, #8
 8005c04:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005c06:	4b0c      	ldr	r3, [pc, #48]	; (8005c38 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d00f      	beq.n	8005c2e <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005c0e:	4b0a      	ldr	r3, [pc, #40]	; (8005c38 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	68db      	ldr	r3, [r3, #12]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d002      	beq.n	8005c22 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d1f2      	bne.n	8005c14 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005c2e:	bf00      	nop
 8005c30:	3708      	adds	r7, #8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	2001440c 	.word	0x2001440c

08005c3c <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b086      	sub	sp, #24
 8005c40:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005c42:	f3ef 8311 	mrs	r3, BASEPRI
 8005c46:	f04f 0120 	mov.w	r1, #32
 8005c4a:	f381 8811 	msr	BASEPRI, r1
 8005c4e:	60fb      	str	r3, [r7, #12]
 8005c50:	4817      	ldr	r0, [pc, #92]	; (8005cb0 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005c52:	f7fe ff27 	bl	8004aa4 <_PreparePacket>
 8005c56:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	617b      	str	r3, [r7, #20]
 8005c60:	4b14      	ldr	r3, [pc, #80]	; (8005cb4 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005c62:	781b      	ldrb	r3, [r3, #0]
 8005c64:	613b      	str	r3, [r7, #16]
 8005c66:	e00b      	b.n	8005c80 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	b2da      	uxtb	r2, r3
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	1c59      	adds	r1, r3, #1
 8005c70:	6179      	str	r1, [r7, #20]
 8005c72:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c76:	b2d2      	uxtb	r2, r2
 8005c78:	701a      	strb	r2, [r3, #0]
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	09db      	lsrs	r3, r3, #7
 8005c7e:	613b      	str	r3, [r7, #16]
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	2b7f      	cmp	r3, #127	; 0x7f
 8005c84:	d8f0      	bhi.n	8005c68 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	1c5a      	adds	r2, r3, #1
 8005c8a:	617a      	str	r2, [r7, #20]
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	b2d2      	uxtb	r2, r2
 8005c90:	701a      	strb	r2, [r3, #0]
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005c96:	221b      	movs	r2, #27
 8005c98:	6879      	ldr	r1, [r7, #4]
 8005c9a:	68b8      	ldr	r0, [r7, #8]
 8005c9c:	f7fe ffee 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f383 8811 	msr	BASEPRI, r3
}
 8005ca6:	bf00      	nop
 8005ca8:	3718      	adds	r7, #24
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	20014414 	.word	0x20014414
 8005cb4:	20014410 	.word	0x20014410

08005cb8 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b08a      	sub	sp, #40	; 0x28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005cc0:	f3ef 8311 	mrs	r3, BASEPRI
 8005cc4:	f04f 0120 	mov.w	r1, #32
 8005cc8:	f381 8811 	msr	BASEPRI, r1
 8005ccc:	617b      	str	r3, [r7, #20]
 8005cce:	4827      	ldr	r0, [pc, #156]	; (8005d6c <SEGGER_SYSVIEW_Warn+0xb4>)
 8005cd0:	f7fe fee8 	bl	8004aa4 <_PreparePacket>
 8005cd4:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005cd6:	2280      	movs	r2, #128	; 0x80
 8005cd8:	6879      	ldr	r1, [r7, #4]
 8005cda:	6938      	ldr	r0, [r7, #16]
 8005cdc:	f7fe feb2 	bl	8004a44 <_EncodeStr>
 8005ce0:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	623b      	str	r3, [r7, #32]
 8005cea:	e00b      	b.n	8005d04 <SEGGER_SYSVIEW_Warn+0x4c>
 8005cec:	6a3b      	ldr	r3, [r7, #32]
 8005cee:	b2da      	uxtb	r2, r3
 8005cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf2:	1c59      	adds	r1, r3, #1
 8005cf4:	6279      	str	r1, [r7, #36]	; 0x24
 8005cf6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005cfa:	b2d2      	uxtb	r2, r2
 8005cfc:	701a      	strb	r2, [r3, #0]
 8005cfe:	6a3b      	ldr	r3, [r7, #32]
 8005d00:	09db      	lsrs	r3, r3, #7
 8005d02:	623b      	str	r3, [r7, #32]
 8005d04:	6a3b      	ldr	r3, [r7, #32]
 8005d06:	2b7f      	cmp	r3, #127	; 0x7f
 8005d08:	d8f0      	bhi.n	8005cec <SEGGER_SYSVIEW_Warn+0x34>
 8005d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0c:	1c5a      	adds	r2, r3, #1
 8005d0e:	627a      	str	r2, [r7, #36]	; 0x24
 8005d10:	6a3a      	ldr	r2, [r7, #32]
 8005d12:	b2d2      	uxtb	r2, r2
 8005d14:	701a      	strb	r2, [r3, #0]
 8005d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d18:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	61fb      	str	r3, [r7, #28]
 8005d1e:	2300      	movs	r3, #0
 8005d20:	61bb      	str	r3, [r7, #24]
 8005d22:	e00b      	b.n	8005d3c <SEGGER_SYSVIEW_Warn+0x84>
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	b2da      	uxtb	r2, r3
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	1c59      	adds	r1, r3, #1
 8005d2c:	61f9      	str	r1, [r7, #28]
 8005d2e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d32:	b2d2      	uxtb	r2, r2
 8005d34:	701a      	strb	r2, [r3, #0]
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	09db      	lsrs	r3, r3, #7
 8005d3a:	61bb      	str	r3, [r7, #24]
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	2b7f      	cmp	r3, #127	; 0x7f
 8005d40:	d8f0      	bhi.n	8005d24 <SEGGER_SYSVIEW_Warn+0x6c>
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	1c5a      	adds	r2, r3, #1
 8005d46:	61fa      	str	r2, [r7, #28]
 8005d48:	69ba      	ldr	r2, [r7, #24]
 8005d4a:	b2d2      	uxtb	r2, r2
 8005d4c:	701a      	strb	r2, [r3, #0]
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005d52:	221a      	movs	r2, #26
 8005d54:	68f9      	ldr	r1, [r7, #12]
 8005d56:	6938      	ldr	r0, [r7, #16]
 8005d58:	f7fe ff90 	bl	8004c7c <_SendPacket>
  RECORD_END();
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f383 8811 	msr	BASEPRI, r3
}
 8005d62:	bf00      	nop
 8005d64:	3728      	adds	r7, #40	; 0x28
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	20014414 	.word	0x20014414

08005d70 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
 8005d7c:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8005d7e:	683a      	ldr	r2, [r7, #0]
 8005d80:	6879      	ldr	r1, [r7, #4]
 8005d82:	2000      	movs	r0, #0
 8005d84:	f7fe fd68 	bl	8004858 <SEGGER_RTT_Write>
  return len;
 8005d88:	683b      	ldr	r3, [r7, #0]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
	...

08005d94 <std>:
 8005d94:	2300      	movs	r3, #0
 8005d96:	b510      	push	{r4, lr}
 8005d98:	4604      	mov	r4, r0
 8005d9a:	e9c0 3300 	strd	r3, r3, [r0]
 8005d9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005da2:	6083      	str	r3, [r0, #8]
 8005da4:	8181      	strh	r1, [r0, #12]
 8005da6:	6643      	str	r3, [r0, #100]	; 0x64
 8005da8:	81c2      	strh	r2, [r0, #14]
 8005daa:	6183      	str	r3, [r0, #24]
 8005dac:	4619      	mov	r1, r3
 8005dae:	2208      	movs	r2, #8
 8005db0:	305c      	adds	r0, #92	; 0x5c
 8005db2:	f000 f9e3 	bl	800617c <memset>
 8005db6:	4b05      	ldr	r3, [pc, #20]	; (8005dcc <std+0x38>)
 8005db8:	6263      	str	r3, [r4, #36]	; 0x24
 8005dba:	4b05      	ldr	r3, [pc, #20]	; (8005dd0 <std+0x3c>)
 8005dbc:	62a3      	str	r3, [r4, #40]	; 0x28
 8005dbe:	4b05      	ldr	r3, [pc, #20]	; (8005dd4 <std+0x40>)
 8005dc0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005dc2:	4b05      	ldr	r3, [pc, #20]	; (8005dd8 <std+0x44>)
 8005dc4:	6224      	str	r4, [r4, #32]
 8005dc6:	6323      	str	r3, [r4, #48]	; 0x30
 8005dc8:	bd10      	pop	{r4, pc}
 8005dca:	bf00      	nop
 8005dcc:	08005fad 	.word	0x08005fad
 8005dd0:	08005fcf 	.word	0x08005fcf
 8005dd4:	08006007 	.word	0x08006007
 8005dd8:	0800602b 	.word	0x0800602b

08005ddc <stdio_exit_handler>:
 8005ddc:	4a02      	ldr	r2, [pc, #8]	; (8005de8 <stdio_exit_handler+0xc>)
 8005dde:	4903      	ldr	r1, [pc, #12]	; (8005dec <stdio_exit_handler+0x10>)
 8005de0:	4803      	ldr	r0, [pc, #12]	; (8005df0 <stdio_exit_handler+0x14>)
 8005de2:	f000 b869 	b.w	8005eb8 <_fwalk_sglue>
 8005de6:	bf00      	nop
 8005de8:	20000014 	.word	0x20000014
 8005dec:	08006565 	.word	0x08006565
 8005df0:	20000020 	.word	0x20000020

08005df4 <cleanup_stdio>:
 8005df4:	6841      	ldr	r1, [r0, #4]
 8005df6:	4b0c      	ldr	r3, [pc, #48]	; (8005e28 <cleanup_stdio+0x34>)
 8005df8:	4299      	cmp	r1, r3
 8005dfa:	b510      	push	{r4, lr}
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	d001      	beq.n	8005e04 <cleanup_stdio+0x10>
 8005e00:	f000 fbb0 	bl	8006564 <_fflush_r>
 8005e04:	68a1      	ldr	r1, [r4, #8]
 8005e06:	4b09      	ldr	r3, [pc, #36]	; (8005e2c <cleanup_stdio+0x38>)
 8005e08:	4299      	cmp	r1, r3
 8005e0a:	d002      	beq.n	8005e12 <cleanup_stdio+0x1e>
 8005e0c:	4620      	mov	r0, r4
 8005e0e:	f000 fba9 	bl	8006564 <_fflush_r>
 8005e12:	68e1      	ldr	r1, [r4, #12]
 8005e14:	4b06      	ldr	r3, [pc, #24]	; (8005e30 <cleanup_stdio+0x3c>)
 8005e16:	4299      	cmp	r1, r3
 8005e18:	d004      	beq.n	8005e24 <cleanup_stdio+0x30>
 8005e1a:	4620      	mov	r0, r4
 8005e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e20:	f000 bba0 	b.w	8006564 <_fflush_r>
 8005e24:	bd10      	pop	{r4, pc}
 8005e26:	bf00      	nop
 8005e28:	200144f8 	.word	0x200144f8
 8005e2c:	20014560 	.word	0x20014560
 8005e30:	200145c8 	.word	0x200145c8

08005e34 <global_stdio_init.part.0>:
 8005e34:	b510      	push	{r4, lr}
 8005e36:	4b0b      	ldr	r3, [pc, #44]	; (8005e64 <global_stdio_init.part.0+0x30>)
 8005e38:	4c0b      	ldr	r4, [pc, #44]	; (8005e68 <global_stdio_init.part.0+0x34>)
 8005e3a:	4a0c      	ldr	r2, [pc, #48]	; (8005e6c <global_stdio_init.part.0+0x38>)
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	4620      	mov	r0, r4
 8005e40:	2200      	movs	r2, #0
 8005e42:	2104      	movs	r1, #4
 8005e44:	f7ff ffa6 	bl	8005d94 <std>
 8005e48:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	2109      	movs	r1, #9
 8005e50:	f7ff ffa0 	bl	8005d94 <std>
 8005e54:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005e58:	2202      	movs	r2, #2
 8005e5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e5e:	2112      	movs	r1, #18
 8005e60:	f7ff bf98 	b.w	8005d94 <std>
 8005e64:	20014630 	.word	0x20014630
 8005e68:	200144f8 	.word	0x200144f8
 8005e6c:	08005ddd 	.word	0x08005ddd

08005e70 <__sfp_lock_acquire>:
 8005e70:	4801      	ldr	r0, [pc, #4]	; (8005e78 <__sfp_lock_acquire+0x8>)
 8005e72:	f000 b9e9 	b.w	8006248 <__retarget_lock_acquire_recursive>
 8005e76:	bf00      	nop
 8005e78:	20014639 	.word	0x20014639

08005e7c <__sfp_lock_release>:
 8005e7c:	4801      	ldr	r0, [pc, #4]	; (8005e84 <__sfp_lock_release+0x8>)
 8005e7e:	f000 b9e4 	b.w	800624a <__retarget_lock_release_recursive>
 8005e82:	bf00      	nop
 8005e84:	20014639 	.word	0x20014639

08005e88 <__sinit>:
 8005e88:	b510      	push	{r4, lr}
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	f7ff fff0 	bl	8005e70 <__sfp_lock_acquire>
 8005e90:	6a23      	ldr	r3, [r4, #32]
 8005e92:	b11b      	cbz	r3, 8005e9c <__sinit+0x14>
 8005e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e98:	f7ff bff0 	b.w	8005e7c <__sfp_lock_release>
 8005e9c:	4b04      	ldr	r3, [pc, #16]	; (8005eb0 <__sinit+0x28>)
 8005e9e:	6223      	str	r3, [r4, #32]
 8005ea0:	4b04      	ldr	r3, [pc, #16]	; (8005eb4 <__sinit+0x2c>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1f5      	bne.n	8005e94 <__sinit+0xc>
 8005ea8:	f7ff ffc4 	bl	8005e34 <global_stdio_init.part.0>
 8005eac:	e7f2      	b.n	8005e94 <__sinit+0xc>
 8005eae:	bf00      	nop
 8005eb0:	08005df5 	.word	0x08005df5
 8005eb4:	20014630 	.word	0x20014630

08005eb8 <_fwalk_sglue>:
 8005eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ebc:	4607      	mov	r7, r0
 8005ebe:	4688      	mov	r8, r1
 8005ec0:	4614      	mov	r4, r2
 8005ec2:	2600      	movs	r6, #0
 8005ec4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ec8:	f1b9 0901 	subs.w	r9, r9, #1
 8005ecc:	d505      	bpl.n	8005eda <_fwalk_sglue+0x22>
 8005ece:	6824      	ldr	r4, [r4, #0]
 8005ed0:	2c00      	cmp	r4, #0
 8005ed2:	d1f7      	bne.n	8005ec4 <_fwalk_sglue+0xc>
 8005ed4:	4630      	mov	r0, r6
 8005ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005eda:	89ab      	ldrh	r3, [r5, #12]
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d907      	bls.n	8005ef0 <_fwalk_sglue+0x38>
 8005ee0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	d003      	beq.n	8005ef0 <_fwalk_sglue+0x38>
 8005ee8:	4629      	mov	r1, r5
 8005eea:	4638      	mov	r0, r7
 8005eec:	47c0      	blx	r8
 8005eee:	4306      	orrs	r6, r0
 8005ef0:	3568      	adds	r5, #104	; 0x68
 8005ef2:	e7e9      	b.n	8005ec8 <_fwalk_sglue+0x10>

08005ef4 <_puts_r>:
 8005ef4:	6a03      	ldr	r3, [r0, #32]
 8005ef6:	b570      	push	{r4, r5, r6, lr}
 8005ef8:	6884      	ldr	r4, [r0, #8]
 8005efa:	4605      	mov	r5, r0
 8005efc:	460e      	mov	r6, r1
 8005efe:	b90b      	cbnz	r3, 8005f04 <_puts_r+0x10>
 8005f00:	f7ff ffc2 	bl	8005e88 <__sinit>
 8005f04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f06:	07db      	lsls	r3, r3, #31
 8005f08:	d405      	bmi.n	8005f16 <_puts_r+0x22>
 8005f0a:	89a3      	ldrh	r3, [r4, #12]
 8005f0c:	0598      	lsls	r0, r3, #22
 8005f0e:	d402      	bmi.n	8005f16 <_puts_r+0x22>
 8005f10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f12:	f000 f999 	bl	8006248 <__retarget_lock_acquire_recursive>
 8005f16:	89a3      	ldrh	r3, [r4, #12]
 8005f18:	0719      	lsls	r1, r3, #28
 8005f1a:	d513      	bpl.n	8005f44 <_puts_r+0x50>
 8005f1c:	6923      	ldr	r3, [r4, #16]
 8005f1e:	b18b      	cbz	r3, 8005f44 <_puts_r+0x50>
 8005f20:	3e01      	subs	r6, #1
 8005f22:	68a3      	ldr	r3, [r4, #8]
 8005f24:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f28:	3b01      	subs	r3, #1
 8005f2a:	60a3      	str	r3, [r4, #8]
 8005f2c:	b9e9      	cbnz	r1, 8005f6a <_puts_r+0x76>
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	da2e      	bge.n	8005f90 <_puts_r+0x9c>
 8005f32:	4622      	mov	r2, r4
 8005f34:	210a      	movs	r1, #10
 8005f36:	4628      	mov	r0, r5
 8005f38:	f000 f87b 	bl	8006032 <__swbuf_r>
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	d007      	beq.n	8005f50 <_puts_r+0x5c>
 8005f40:	250a      	movs	r5, #10
 8005f42:	e007      	b.n	8005f54 <_puts_r+0x60>
 8005f44:	4621      	mov	r1, r4
 8005f46:	4628      	mov	r0, r5
 8005f48:	f000 f8b0 	bl	80060ac <__swsetup_r>
 8005f4c:	2800      	cmp	r0, #0
 8005f4e:	d0e7      	beq.n	8005f20 <_puts_r+0x2c>
 8005f50:	f04f 35ff 	mov.w	r5, #4294967295
 8005f54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f56:	07da      	lsls	r2, r3, #31
 8005f58:	d405      	bmi.n	8005f66 <_puts_r+0x72>
 8005f5a:	89a3      	ldrh	r3, [r4, #12]
 8005f5c:	059b      	lsls	r3, r3, #22
 8005f5e:	d402      	bmi.n	8005f66 <_puts_r+0x72>
 8005f60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f62:	f000 f972 	bl	800624a <__retarget_lock_release_recursive>
 8005f66:	4628      	mov	r0, r5
 8005f68:	bd70      	pop	{r4, r5, r6, pc}
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	da04      	bge.n	8005f78 <_puts_r+0x84>
 8005f6e:	69a2      	ldr	r2, [r4, #24]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	dc06      	bgt.n	8005f82 <_puts_r+0x8e>
 8005f74:	290a      	cmp	r1, #10
 8005f76:	d004      	beq.n	8005f82 <_puts_r+0x8e>
 8005f78:	6823      	ldr	r3, [r4, #0]
 8005f7a:	1c5a      	adds	r2, r3, #1
 8005f7c:	6022      	str	r2, [r4, #0]
 8005f7e:	7019      	strb	r1, [r3, #0]
 8005f80:	e7cf      	b.n	8005f22 <_puts_r+0x2e>
 8005f82:	4622      	mov	r2, r4
 8005f84:	4628      	mov	r0, r5
 8005f86:	f000 f854 	bl	8006032 <__swbuf_r>
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	d1c9      	bne.n	8005f22 <_puts_r+0x2e>
 8005f8e:	e7df      	b.n	8005f50 <_puts_r+0x5c>
 8005f90:	6823      	ldr	r3, [r4, #0]
 8005f92:	250a      	movs	r5, #10
 8005f94:	1c5a      	adds	r2, r3, #1
 8005f96:	6022      	str	r2, [r4, #0]
 8005f98:	701d      	strb	r5, [r3, #0]
 8005f9a:	e7db      	b.n	8005f54 <_puts_r+0x60>

08005f9c <puts>:
 8005f9c:	4b02      	ldr	r3, [pc, #8]	; (8005fa8 <puts+0xc>)
 8005f9e:	4601      	mov	r1, r0
 8005fa0:	6818      	ldr	r0, [r3, #0]
 8005fa2:	f7ff bfa7 	b.w	8005ef4 <_puts_r>
 8005fa6:	bf00      	nop
 8005fa8:	2000006c 	.word	0x2000006c

08005fac <__sread>:
 8005fac:	b510      	push	{r4, lr}
 8005fae:	460c      	mov	r4, r1
 8005fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fb4:	f000 f90c 	bl	80061d0 <_read_r>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	bfab      	itete	ge
 8005fbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005fbe:	89a3      	ldrhlt	r3, [r4, #12]
 8005fc0:	181b      	addge	r3, r3, r0
 8005fc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005fc6:	bfac      	ite	ge
 8005fc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8005fca:	81a3      	strhlt	r3, [r4, #12]
 8005fcc:	bd10      	pop	{r4, pc}

08005fce <__swrite>:
 8005fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fd2:	461f      	mov	r7, r3
 8005fd4:	898b      	ldrh	r3, [r1, #12]
 8005fd6:	05db      	lsls	r3, r3, #23
 8005fd8:	4605      	mov	r5, r0
 8005fda:	460c      	mov	r4, r1
 8005fdc:	4616      	mov	r6, r2
 8005fde:	d505      	bpl.n	8005fec <__swrite+0x1e>
 8005fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f000 f8e0 	bl	80061ac <_lseek_r>
 8005fec:	89a3      	ldrh	r3, [r4, #12]
 8005fee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ff2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ff6:	81a3      	strh	r3, [r4, #12]
 8005ff8:	4632      	mov	r2, r6
 8005ffa:	463b      	mov	r3, r7
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006002:	f7ff beb5 	b.w	8005d70 <_write_r>

08006006 <__sseek>:
 8006006:	b510      	push	{r4, lr}
 8006008:	460c      	mov	r4, r1
 800600a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800600e:	f000 f8cd 	bl	80061ac <_lseek_r>
 8006012:	1c43      	adds	r3, r0, #1
 8006014:	89a3      	ldrh	r3, [r4, #12]
 8006016:	bf15      	itete	ne
 8006018:	6560      	strne	r0, [r4, #84]	; 0x54
 800601a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800601e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006022:	81a3      	strheq	r3, [r4, #12]
 8006024:	bf18      	it	ne
 8006026:	81a3      	strhne	r3, [r4, #12]
 8006028:	bd10      	pop	{r4, pc}

0800602a <__sclose>:
 800602a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800602e:	f000 b8ad 	b.w	800618c <_close_r>

08006032 <__swbuf_r>:
 8006032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006034:	460e      	mov	r6, r1
 8006036:	4614      	mov	r4, r2
 8006038:	4605      	mov	r5, r0
 800603a:	b118      	cbz	r0, 8006044 <__swbuf_r+0x12>
 800603c:	6a03      	ldr	r3, [r0, #32]
 800603e:	b90b      	cbnz	r3, 8006044 <__swbuf_r+0x12>
 8006040:	f7ff ff22 	bl	8005e88 <__sinit>
 8006044:	69a3      	ldr	r3, [r4, #24]
 8006046:	60a3      	str	r3, [r4, #8]
 8006048:	89a3      	ldrh	r3, [r4, #12]
 800604a:	071a      	lsls	r2, r3, #28
 800604c:	d525      	bpl.n	800609a <__swbuf_r+0x68>
 800604e:	6923      	ldr	r3, [r4, #16]
 8006050:	b31b      	cbz	r3, 800609a <__swbuf_r+0x68>
 8006052:	6823      	ldr	r3, [r4, #0]
 8006054:	6922      	ldr	r2, [r4, #16]
 8006056:	1a98      	subs	r0, r3, r2
 8006058:	6963      	ldr	r3, [r4, #20]
 800605a:	b2f6      	uxtb	r6, r6
 800605c:	4283      	cmp	r3, r0
 800605e:	4637      	mov	r7, r6
 8006060:	dc04      	bgt.n	800606c <__swbuf_r+0x3a>
 8006062:	4621      	mov	r1, r4
 8006064:	4628      	mov	r0, r5
 8006066:	f000 fa7d 	bl	8006564 <_fflush_r>
 800606a:	b9e0      	cbnz	r0, 80060a6 <__swbuf_r+0x74>
 800606c:	68a3      	ldr	r3, [r4, #8]
 800606e:	3b01      	subs	r3, #1
 8006070:	60a3      	str	r3, [r4, #8]
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	1c5a      	adds	r2, r3, #1
 8006076:	6022      	str	r2, [r4, #0]
 8006078:	701e      	strb	r6, [r3, #0]
 800607a:	6962      	ldr	r2, [r4, #20]
 800607c:	1c43      	adds	r3, r0, #1
 800607e:	429a      	cmp	r2, r3
 8006080:	d004      	beq.n	800608c <__swbuf_r+0x5a>
 8006082:	89a3      	ldrh	r3, [r4, #12]
 8006084:	07db      	lsls	r3, r3, #31
 8006086:	d506      	bpl.n	8006096 <__swbuf_r+0x64>
 8006088:	2e0a      	cmp	r6, #10
 800608a:	d104      	bne.n	8006096 <__swbuf_r+0x64>
 800608c:	4621      	mov	r1, r4
 800608e:	4628      	mov	r0, r5
 8006090:	f000 fa68 	bl	8006564 <_fflush_r>
 8006094:	b938      	cbnz	r0, 80060a6 <__swbuf_r+0x74>
 8006096:	4638      	mov	r0, r7
 8006098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800609a:	4621      	mov	r1, r4
 800609c:	4628      	mov	r0, r5
 800609e:	f000 f805 	bl	80060ac <__swsetup_r>
 80060a2:	2800      	cmp	r0, #0
 80060a4:	d0d5      	beq.n	8006052 <__swbuf_r+0x20>
 80060a6:	f04f 37ff 	mov.w	r7, #4294967295
 80060aa:	e7f4      	b.n	8006096 <__swbuf_r+0x64>

080060ac <__swsetup_r>:
 80060ac:	b538      	push	{r3, r4, r5, lr}
 80060ae:	4b2a      	ldr	r3, [pc, #168]	; (8006158 <__swsetup_r+0xac>)
 80060b0:	4605      	mov	r5, r0
 80060b2:	6818      	ldr	r0, [r3, #0]
 80060b4:	460c      	mov	r4, r1
 80060b6:	b118      	cbz	r0, 80060c0 <__swsetup_r+0x14>
 80060b8:	6a03      	ldr	r3, [r0, #32]
 80060ba:	b90b      	cbnz	r3, 80060c0 <__swsetup_r+0x14>
 80060bc:	f7ff fee4 	bl	8005e88 <__sinit>
 80060c0:	89a3      	ldrh	r3, [r4, #12]
 80060c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060c6:	0718      	lsls	r0, r3, #28
 80060c8:	d422      	bmi.n	8006110 <__swsetup_r+0x64>
 80060ca:	06d9      	lsls	r1, r3, #27
 80060cc:	d407      	bmi.n	80060de <__swsetup_r+0x32>
 80060ce:	2309      	movs	r3, #9
 80060d0:	602b      	str	r3, [r5, #0]
 80060d2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060d6:	81a3      	strh	r3, [r4, #12]
 80060d8:	f04f 30ff 	mov.w	r0, #4294967295
 80060dc:	e034      	b.n	8006148 <__swsetup_r+0x9c>
 80060de:	0758      	lsls	r0, r3, #29
 80060e0:	d512      	bpl.n	8006108 <__swsetup_r+0x5c>
 80060e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060e4:	b141      	cbz	r1, 80060f8 <__swsetup_r+0x4c>
 80060e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060ea:	4299      	cmp	r1, r3
 80060ec:	d002      	beq.n	80060f4 <__swsetup_r+0x48>
 80060ee:	4628      	mov	r0, r5
 80060f0:	f000 f8ba 	bl	8006268 <_free_r>
 80060f4:	2300      	movs	r3, #0
 80060f6:	6363      	str	r3, [r4, #52]	; 0x34
 80060f8:	89a3      	ldrh	r3, [r4, #12]
 80060fa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80060fe:	81a3      	strh	r3, [r4, #12]
 8006100:	2300      	movs	r3, #0
 8006102:	6063      	str	r3, [r4, #4]
 8006104:	6923      	ldr	r3, [r4, #16]
 8006106:	6023      	str	r3, [r4, #0]
 8006108:	89a3      	ldrh	r3, [r4, #12]
 800610a:	f043 0308 	orr.w	r3, r3, #8
 800610e:	81a3      	strh	r3, [r4, #12]
 8006110:	6923      	ldr	r3, [r4, #16]
 8006112:	b94b      	cbnz	r3, 8006128 <__swsetup_r+0x7c>
 8006114:	89a3      	ldrh	r3, [r4, #12]
 8006116:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800611a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800611e:	d003      	beq.n	8006128 <__swsetup_r+0x7c>
 8006120:	4621      	mov	r1, r4
 8006122:	4628      	mov	r0, r5
 8006124:	f000 fa6c 	bl	8006600 <__smakebuf_r>
 8006128:	89a0      	ldrh	r0, [r4, #12]
 800612a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800612e:	f010 0301 	ands.w	r3, r0, #1
 8006132:	d00a      	beq.n	800614a <__swsetup_r+0x9e>
 8006134:	2300      	movs	r3, #0
 8006136:	60a3      	str	r3, [r4, #8]
 8006138:	6963      	ldr	r3, [r4, #20]
 800613a:	425b      	negs	r3, r3
 800613c:	61a3      	str	r3, [r4, #24]
 800613e:	6923      	ldr	r3, [r4, #16]
 8006140:	b943      	cbnz	r3, 8006154 <__swsetup_r+0xa8>
 8006142:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006146:	d1c4      	bne.n	80060d2 <__swsetup_r+0x26>
 8006148:	bd38      	pop	{r3, r4, r5, pc}
 800614a:	0781      	lsls	r1, r0, #30
 800614c:	bf58      	it	pl
 800614e:	6963      	ldrpl	r3, [r4, #20]
 8006150:	60a3      	str	r3, [r4, #8]
 8006152:	e7f4      	b.n	800613e <__swsetup_r+0x92>
 8006154:	2000      	movs	r0, #0
 8006156:	e7f7      	b.n	8006148 <__swsetup_r+0x9c>
 8006158:	2000006c 	.word	0x2000006c

0800615c <memcmp>:
 800615c:	b510      	push	{r4, lr}
 800615e:	3901      	subs	r1, #1
 8006160:	4402      	add	r2, r0
 8006162:	4290      	cmp	r0, r2
 8006164:	d101      	bne.n	800616a <memcmp+0xe>
 8006166:	2000      	movs	r0, #0
 8006168:	e005      	b.n	8006176 <memcmp+0x1a>
 800616a:	7803      	ldrb	r3, [r0, #0]
 800616c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006170:	42a3      	cmp	r3, r4
 8006172:	d001      	beq.n	8006178 <memcmp+0x1c>
 8006174:	1b18      	subs	r0, r3, r4
 8006176:	bd10      	pop	{r4, pc}
 8006178:	3001      	adds	r0, #1
 800617a:	e7f2      	b.n	8006162 <memcmp+0x6>

0800617c <memset>:
 800617c:	4402      	add	r2, r0
 800617e:	4603      	mov	r3, r0
 8006180:	4293      	cmp	r3, r2
 8006182:	d100      	bne.n	8006186 <memset+0xa>
 8006184:	4770      	bx	lr
 8006186:	f803 1b01 	strb.w	r1, [r3], #1
 800618a:	e7f9      	b.n	8006180 <memset+0x4>

0800618c <_close_r>:
 800618c:	b538      	push	{r3, r4, r5, lr}
 800618e:	4d06      	ldr	r5, [pc, #24]	; (80061a8 <_close_r+0x1c>)
 8006190:	2300      	movs	r3, #0
 8006192:	4604      	mov	r4, r0
 8006194:	4608      	mov	r0, r1
 8006196:	602b      	str	r3, [r5, #0]
 8006198:	f7fa fbe3 	bl	8000962 <_close>
 800619c:	1c43      	adds	r3, r0, #1
 800619e:	d102      	bne.n	80061a6 <_close_r+0x1a>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	b103      	cbz	r3, 80061a6 <_close_r+0x1a>
 80061a4:	6023      	str	r3, [r4, #0]
 80061a6:	bd38      	pop	{r3, r4, r5, pc}
 80061a8:	20014634 	.word	0x20014634

080061ac <_lseek_r>:
 80061ac:	b538      	push	{r3, r4, r5, lr}
 80061ae:	4d07      	ldr	r5, [pc, #28]	; (80061cc <_lseek_r+0x20>)
 80061b0:	4604      	mov	r4, r0
 80061b2:	4608      	mov	r0, r1
 80061b4:	4611      	mov	r1, r2
 80061b6:	2200      	movs	r2, #0
 80061b8:	602a      	str	r2, [r5, #0]
 80061ba:	461a      	mov	r2, r3
 80061bc:	f7fa fbf8 	bl	80009b0 <_lseek>
 80061c0:	1c43      	adds	r3, r0, #1
 80061c2:	d102      	bne.n	80061ca <_lseek_r+0x1e>
 80061c4:	682b      	ldr	r3, [r5, #0]
 80061c6:	b103      	cbz	r3, 80061ca <_lseek_r+0x1e>
 80061c8:	6023      	str	r3, [r4, #0]
 80061ca:	bd38      	pop	{r3, r4, r5, pc}
 80061cc:	20014634 	.word	0x20014634

080061d0 <_read_r>:
 80061d0:	b538      	push	{r3, r4, r5, lr}
 80061d2:	4d07      	ldr	r5, [pc, #28]	; (80061f0 <_read_r+0x20>)
 80061d4:	4604      	mov	r4, r0
 80061d6:	4608      	mov	r0, r1
 80061d8:	4611      	mov	r1, r2
 80061da:	2200      	movs	r2, #0
 80061dc:	602a      	str	r2, [r5, #0]
 80061de:	461a      	mov	r2, r3
 80061e0:	f7fa fba2 	bl	8000928 <_read>
 80061e4:	1c43      	adds	r3, r0, #1
 80061e6:	d102      	bne.n	80061ee <_read_r+0x1e>
 80061e8:	682b      	ldr	r3, [r5, #0]
 80061ea:	b103      	cbz	r3, 80061ee <_read_r+0x1e>
 80061ec:	6023      	str	r3, [r4, #0]
 80061ee:	bd38      	pop	{r3, r4, r5, pc}
 80061f0:	20014634 	.word	0x20014634

080061f4 <__errno>:
 80061f4:	4b01      	ldr	r3, [pc, #4]	; (80061fc <__errno+0x8>)
 80061f6:	6818      	ldr	r0, [r3, #0]
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	2000006c 	.word	0x2000006c

08006200 <__libc_init_array>:
 8006200:	b570      	push	{r4, r5, r6, lr}
 8006202:	4d0d      	ldr	r5, [pc, #52]	; (8006238 <__libc_init_array+0x38>)
 8006204:	4c0d      	ldr	r4, [pc, #52]	; (800623c <__libc_init_array+0x3c>)
 8006206:	1b64      	subs	r4, r4, r5
 8006208:	10a4      	asrs	r4, r4, #2
 800620a:	2600      	movs	r6, #0
 800620c:	42a6      	cmp	r6, r4
 800620e:	d109      	bne.n	8006224 <__libc_init_array+0x24>
 8006210:	4d0b      	ldr	r5, [pc, #44]	; (8006240 <__libc_init_array+0x40>)
 8006212:	4c0c      	ldr	r4, [pc, #48]	; (8006244 <__libc_init_array+0x44>)
 8006214:	f000 fa62 	bl	80066dc <_init>
 8006218:	1b64      	subs	r4, r4, r5
 800621a:	10a4      	asrs	r4, r4, #2
 800621c:	2600      	movs	r6, #0
 800621e:	42a6      	cmp	r6, r4
 8006220:	d105      	bne.n	800622e <__libc_init_array+0x2e>
 8006222:	bd70      	pop	{r4, r5, r6, pc}
 8006224:	f855 3b04 	ldr.w	r3, [r5], #4
 8006228:	4798      	blx	r3
 800622a:	3601      	adds	r6, #1
 800622c:	e7ee      	b.n	800620c <__libc_init_array+0xc>
 800622e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006232:	4798      	blx	r3
 8006234:	3601      	adds	r6, #1
 8006236:	e7f2      	b.n	800621e <__libc_init_array+0x1e>
 8006238:	0800684c 	.word	0x0800684c
 800623c:	0800684c 	.word	0x0800684c
 8006240:	0800684c 	.word	0x0800684c
 8006244:	08006850 	.word	0x08006850

08006248 <__retarget_lock_acquire_recursive>:
 8006248:	4770      	bx	lr

0800624a <__retarget_lock_release_recursive>:
 800624a:	4770      	bx	lr

0800624c <memcpy>:
 800624c:	440a      	add	r2, r1
 800624e:	4291      	cmp	r1, r2
 8006250:	f100 33ff 	add.w	r3, r0, #4294967295
 8006254:	d100      	bne.n	8006258 <memcpy+0xc>
 8006256:	4770      	bx	lr
 8006258:	b510      	push	{r4, lr}
 800625a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800625e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006262:	4291      	cmp	r1, r2
 8006264:	d1f9      	bne.n	800625a <memcpy+0xe>
 8006266:	bd10      	pop	{r4, pc}

08006268 <_free_r>:
 8006268:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800626a:	2900      	cmp	r1, #0
 800626c:	d044      	beq.n	80062f8 <_free_r+0x90>
 800626e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006272:	9001      	str	r0, [sp, #4]
 8006274:	2b00      	cmp	r3, #0
 8006276:	f1a1 0404 	sub.w	r4, r1, #4
 800627a:	bfb8      	it	lt
 800627c:	18e4      	addlt	r4, r4, r3
 800627e:	f000 f8df 	bl	8006440 <__malloc_lock>
 8006282:	4a1e      	ldr	r2, [pc, #120]	; (80062fc <_free_r+0x94>)
 8006284:	9801      	ldr	r0, [sp, #4]
 8006286:	6813      	ldr	r3, [r2, #0]
 8006288:	b933      	cbnz	r3, 8006298 <_free_r+0x30>
 800628a:	6063      	str	r3, [r4, #4]
 800628c:	6014      	str	r4, [r2, #0]
 800628e:	b003      	add	sp, #12
 8006290:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006294:	f000 b8da 	b.w	800644c <__malloc_unlock>
 8006298:	42a3      	cmp	r3, r4
 800629a:	d908      	bls.n	80062ae <_free_r+0x46>
 800629c:	6825      	ldr	r5, [r4, #0]
 800629e:	1961      	adds	r1, r4, r5
 80062a0:	428b      	cmp	r3, r1
 80062a2:	bf01      	itttt	eq
 80062a4:	6819      	ldreq	r1, [r3, #0]
 80062a6:	685b      	ldreq	r3, [r3, #4]
 80062a8:	1949      	addeq	r1, r1, r5
 80062aa:	6021      	streq	r1, [r4, #0]
 80062ac:	e7ed      	b.n	800628a <_free_r+0x22>
 80062ae:	461a      	mov	r2, r3
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	b10b      	cbz	r3, 80062b8 <_free_r+0x50>
 80062b4:	42a3      	cmp	r3, r4
 80062b6:	d9fa      	bls.n	80062ae <_free_r+0x46>
 80062b8:	6811      	ldr	r1, [r2, #0]
 80062ba:	1855      	adds	r5, r2, r1
 80062bc:	42a5      	cmp	r5, r4
 80062be:	d10b      	bne.n	80062d8 <_free_r+0x70>
 80062c0:	6824      	ldr	r4, [r4, #0]
 80062c2:	4421      	add	r1, r4
 80062c4:	1854      	adds	r4, r2, r1
 80062c6:	42a3      	cmp	r3, r4
 80062c8:	6011      	str	r1, [r2, #0]
 80062ca:	d1e0      	bne.n	800628e <_free_r+0x26>
 80062cc:	681c      	ldr	r4, [r3, #0]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	6053      	str	r3, [r2, #4]
 80062d2:	440c      	add	r4, r1
 80062d4:	6014      	str	r4, [r2, #0]
 80062d6:	e7da      	b.n	800628e <_free_r+0x26>
 80062d8:	d902      	bls.n	80062e0 <_free_r+0x78>
 80062da:	230c      	movs	r3, #12
 80062dc:	6003      	str	r3, [r0, #0]
 80062de:	e7d6      	b.n	800628e <_free_r+0x26>
 80062e0:	6825      	ldr	r5, [r4, #0]
 80062e2:	1961      	adds	r1, r4, r5
 80062e4:	428b      	cmp	r3, r1
 80062e6:	bf04      	itt	eq
 80062e8:	6819      	ldreq	r1, [r3, #0]
 80062ea:	685b      	ldreq	r3, [r3, #4]
 80062ec:	6063      	str	r3, [r4, #4]
 80062ee:	bf04      	itt	eq
 80062f0:	1949      	addeq	r1, r1, r5
 80062f2:	6021      	streq	r1, [r4, #0]
 80062f4:	6054      	str	r4, [r2, #4]
 80062f6:	e7ca      	b.n	800628e <_free_r+0x26>
 80062f8:	b003      	add	sp, #12
 80062fa:	bd30      	pop	{r4, r5, pc}
 80062fc:	2001463c 	.word	0x2001463c

08006300 <sbrk_aligned>:
 8006300:	b570      	push	{r4, r5, r6, lr}
 8006302:	4e0e      	ldr	r6, [pc, #56]	; (800633c <sbrk_aligned+0x3c>)
 8006304:	460c      	mov	r4, r1
 8006306:	6831      	ldr	r1, [r6, #0]
 8006308:	4605      	mov	r5, r0
 800630a:	b911      	cbnz	r1, 8006312 <sbrk_aligned+0x12>
 800630c:	f000 f9d6 	bl	80066bc <_sbrk_r>
 8006310:	6030      	str	r0, [r6, #0]
 8006312:	4621      	mov	r1, r4
 8006314:	4628      	mov	r0, r5
 8006316:	f000 f9d1 	bl	80066bc <_sbrk_r>
 800631a:	1c43      	adds	r3, r0, #1
 800631c:	d00a      	beq.n	8006334 <sbrk_aligned+0x34>
 800631e:	1cc4      	adds	r4, r0, #3
 8006320:	f024 0403 	bic.w	r4, r4, #3
 8006324:	42a0      	cmp	r0, r4
 8006326:	d007      	beq.n	8006338 <sbrk_aligned+0x38>
 8006328:	1a21      	subs	r1, r4, r0
 800632a:	4628      	mov	r0, r5
 800632c:	f000 f9c6 	bl	80066bc <_sbrk_r>
 8006330:	3001      	adds	r0, #1
 8006332:	d101      	bne.n	8006338 <sbrk_aligned+0x38>
 8006334:	f04f 34ff 	mov.w	r4, #4294967295
 8006338:	4620      	mov	r0, r4
 800633a:	bd70      	pop	{r4, r5, r6, pc}
 800633c:	20014640 	.word	0x20014640

08006340 <_malloc_r>:
 8006340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006344:	1ccd      	adds	r5, r1, #3
 8006346:	f025 0503 	bic.w	r5, r5, #3
 800634a:	3508      	adds	r5, #8
 800634c:	2d0c      	cmp	r5, #12
 800634e:	bf38      	it	cc
 8006350:	250c      	movcc	r5, #12
 8006352:	2d00      	cmp	r5, #0
 8006354:	4607      	mov	r7, r0
 8006356:	db01      	blt.n	800635c <_malloc_r+0x1c>
 8006358:	42a9      	cmp	r1, r5
 800635a:	d905      	bls.n	8006368 <_malloc_r+0x28>
 800635c:	230c      	movs	r3, #12
 800635e:	603b      	str	r3, [r7, #0]
 8006360:	2600      	movs	r6, #0
 8006362:	4630      	mov	r0, r6
 8006364:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006368:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800643c <_malloc_r+0xfc>
 800636c:	f000 f868 	bl	8006440 <__malloc_lock>
 8006370:	f8d8 3000 	ldr.w	r3, [r8]
 8006374:	461c      	mov	r4, r3
 8006376:	bb5c      	cbnz	r4, 80063d0 <_malloc_r+0x90>
 8006378:	4629      	mov	r1, r5
 800637a:	4638      	mov	r0, r7
 800637c:	f7ff ffc0 	bl	8006300 <sbrk_aligned>
 8006380:	1c43      	adds	r3, r0, #1
 8006382:	4604      	mov	r4, r0
 8006384:	d155      	bne.n	8006432 <_malloc_r+0xf2>
 8006386:	f8d8 4000 	ldr.w	r4, [r8]
 800638a:	4626      	mov	r6, r4
 800638c:	2e00      	cmp	r6, #0
 800638e:	d145      	bne.n	800641c <_malloc_r+0xdc>
 8006390:	2c00      	cmp	r4, #0
 8006392:	d048      	beq.n	8006426 <_malloc_r+0xe6>
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	4631      	mov	r1, r6
 8006398:	4638      	mov	r0, r7
 800639a:	eb04 0903 	add.w	r9, r4, r3
 800639e:	f000 f98d 	bl	80066bc <_sbrk_r>
 80063a2:	4581      	cmp	r9, r0
 80063a4:	d13f      	bne.n	8006426 <_malloc_r+0xe6>
 80063a6:	6821      	ldr	r1, [r4, #0]
 80063a8:	1a6d      	subs	r5, r5, r1
 80063aa:	4629      	mov	r1, r5
 80063ac:	4638      	mov	r0, r7
 80063ae:	f7ff ffa7 	bl	8006300 <sbrk_aligned>
 80063b2:	3001      	adds	r0, #1
 80063b4:	d037      	beq.n	8006426 <_malloc_r+0xe6>
 80063b6:	6823      	ldr	r3, [r4, #0]
 80063b8:	442b      	add	r3, r5
 80063ba:	6023      	str	r3, [r4, #0]
 80063bc:	f8d8 3000 	ldr.w	r3, [r8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d038      	beq.n	8006436 <_malloc_r+0xf6>
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	42a2      	cmp	r2, r4
 80063c8:	d12b      	bne.n	8006422 <_malloc_r+0xe2>
 80063ca:	2200      	movs	r2, #0
 80063cc:	605a      	str	r2, [r3, #4]
 80063ce:	e00f      	b.n	80063f0 <_malloc_r+0xb0>
 80063d0:	6822      	ldr	r2, [r4, #0]
 80063d2:	1b52      	subs	r2, r2, r5
 80063d4:	d41f      	bmi.n	8006416 <_malloc_r+0xd6>
 80063d6:	2a0b      	cmp	r2, #11
 80063d8:	d917      	bls.n	800640a <_malloc_r+0xca>
 80063da:	1961      	adds	r1, r4, r5
 80063dc:	42a3      	cmp	r3, r4
 80063de:	6025      	str	r5, [r4, #0]
 80063e0:	bf18      	it	ne
 80063e2:	6059      	strne	r1, [r3, #4]
 80063e4:	6863      	ldr	r3, [r4, #4]
 80063e6:	bf08      	it	eq
 80063e8:	f8c8 1000 	streq.w	r1, [r8]
 80063ec:	5162      	str	r2, [r4, r5]
 80063ee:	604b      	str	r3, [r1, #4]
 80063f0:	4638      	mov	r0, r7
 80063f2:	f104 060b 	add.w	r6, r4, #11
 80063f6:	f000 f829 	bl	800644c <__malloc_unlock>
 80063fa:	f026 0607 	bic.w	r6, r6, #7
 80063fe:	1d23      	adds	r3, r4, #4
 8006400:	1af2      	subs	r2, r6, r3
 8006402:	d0ae      	beq.n	8006362 <_malloc_r+0x22>
 8006404:	1b9b      	subs	r3, r3, r6
 8006406:	50a3      	str	r3, [r4, r2]
 8006408:	e7ab      	b.n	8006362 <_malloc_r+0x22>
 800640a:	42a3      	cmp	r3, r4
 800640c:	6862      	ldr	r2, [r4, #4]
 800640e:	d1dd      	bne.n	80063cc <_malloc_r+0x8c>
 8006410:	f8c8 2000 	str.w	r2, [r8]
 8006414:	e7ec      	b.n	80063f0 <_malloc_r+0xb0>
 8006416:	4623      	mov	r3, r4
 8006418:	6864      	ldr	r4, [r4, #4]
 800641a:	e7ac      	b.n	8006376 <_malloc_r+0x36>
 800641c:	4634      	mov	r4, r6
 800641e:	6876      	ldr	r6, [r6, #4]
 8006420:	e7b4      	b.n	800638c <_malloc_r+0x4c>
 8006422:	4613      	mov	r3, r2
 8006424:	e7cc      	b.n	80063c0 <_malloc_r+0x80>
 8006426:	230c      	movs	r3, #12
 8006428:	603b      	str	r3, [r7, #0]
 800642a:	4638      	mov	r0, r7
 800642c:	f000 f80e 	bl	800644c <__malloc_unlock>
 8006430:	e797      	b.n	8006362 <_malloc_r+0x22>
 8006432:	6025      	str	r5, [r4, #0]
 8006434:	e7dc      	b.n	80063f0 <_malloc_r+0xb0>
 8006436:	605b      	str	r3, [r3, #4]
 8006438:	deff      	udf	#255	; 0xff
 800643a:	bf00      	nop
 800643c:	2001463c 	.word	0x2001463c

08006440 <__malloc_lock>:
 8006440:	4801      	ldr	r0, [pc, #4]	; (8006448 <__malloc_lock+0x8>)
 8006442:	f7ff bf01 	b.w	8006248 <__retarget_lock_acquire_recursive>
 8006446:	bf00      	nop
 8006448:	20014638 	.word	0x20014638

0800644c <__malloc_unlock>:
 800644c:	4801      	ldr	r0, [pc, #4]	; (8006454 <__malloc_unlock+0x8>)
 800644e:	f7ff befc 	b.w	800624a <__retarget_lock_release_recursive>
 8006452:	bf00      	nop
 8006454:	20014638 	.word	0x20014638

08006458 <__sflush_r>:
 8006458:	898a      	ldrh	r2, [r1, #12]
 800645a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800645e:	4605      	mov	r5, r0
 8006460:	0710      	lsls	r0, r2, #28
 8006462:	460c      	mov	r4, r1
 8006464:	d458      	bmi.n	8006518 <__sflush_r+0xc0>
 8006466:	684b      	ldr	r3, [r1, #4]
 8006468:	2b00      	cmp	r3, #0
 800646a:	dc05      	bgt.n	8006478 <__sflush_r+0x20>
 800646c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800646e:	2b00      	cmp	r3, #0
 8006470:	dc02      	bgt.n	8006478 <__sflush_r+0x20>
 8006472:	2000      	movs	r0, #0
 8006474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800647a:	2e00      	cmp	r6, #0
 800647c:	d0f9      	beq.n	8006472 <__sflush_r+0x1a>
 800647e:	2300      	movs	r3, #0
 8006480:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006484:	682f      	ldr	r7, [r5, #0]
 8006486:	6a21      	ldr	r1, [r4, #32]
 8006488:	602b      	str	r3, [r5, #0]
 800648a:	d032      	beq.n	80064f2 <__sflush_r+0x9a>
 800648c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800648e:	89a3      	ldrh	r3, [r4, #12]
 8006490:	075a      	lsls	r2, r3, #29
 8006492:	d505      	bpl.n	80064a0 <__sflush_r+0x48>
 8006494:	6863      	ldr	r3, [r4, #4]
 8006496:	1ac0      	subs	r0, r0, r3
 8006498:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800649a:	b10b      	cbz	r3, 80064a0 <__sflush_r+0x48>
 800649c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800649e:	1ac0      	subs	r0, r0, r3
 80064a0:	2300      	movs	r3, #0
 80064a2:	4602      	mov	r2, r0
 80064a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064a6:	6a21      	ldr	r1, [r4, #32]
 80064a8:	4628      	mov	r0, r5
 80064aa:	47b0      	blx	r6
 80064ac:	1c43      	adds	r3, r0, #1
 80064ae:	89a3      	ldrh	r3, [r4, #12]
 80064b0:	d106      	bne.n	80064c0 <__sflush_r+0x68>
 80064b2:	6829      	ldr	r1, [r5, #0]
 80064b4:	291d      	cmp	r1, #29
 80064b6:	d82b      	bhi.n	8006510 <__sflush_r+0xb8>
 80064b8:	4a29      	ldr	r2, [pc, #164]	; (8006560 <__sflush_r+0x108>)
 80064ba:	410a      	asrs	r2, r1
 80064bc:	07d6      	lsls	r6, r2, #31
 80064be:	d427      	bmi.n	8006510 <__sflush_r+0xb8>
 80064c0:	2200      	movs	r2, #0
 80064c2:	6062      	str	r2, [r4, #4]
 80064c4:	04d9      	lsls	r1, r3, #19
 80064c6:	6922      	ldr	r2, [r4, #16]
 80064c8:	6022      	str	r2, [r4, #0]
 80064ca:	d504      	bpl.n	80064d6 <__sflush_r+0x7e>
 80064cc:	1c42      	adds	r2, r0, #1
 80064ce:	d101      	bne.n	80064d4 <__sflush_r+0x7c>
 80064d0:	682b      	ldr	r3, [r5, #0]
 80064d2:	b903      	cbnz	r3, 80064d6 <__sflush_r+0x7e>
 80064d4:	6560      	str	r0, [r4, #84]	; 0x54
 80064d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80064d8:	602f      	str	r7, [r5, #0]
 80064da:	2900      	cmp	r1, #0
 80064dc:	d0c9      	beq.n	8006472 <__sflush_r+0x1a>
 80064de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80064e2:	4299      	cmp	r1, r3
 80064e4:	d002      	beq.n	80064ec <__sflush_r+0x94>
 80064e6:	4628      	mov	r0, r5
 80064e8:	f7ff febe 	bl	8006268 <_free_r>
 80064ec:	2000      	movs	r0, #0
 80064ee:	6360      	str	r0, [r4, #52]	; 0x34
 80064f0:	e7c0      	b.n	8006474 <__sflush_r+0x1c>
 80064f2:	2301      	movs	r3, #1
 80064f4:	4628      	mov	r0, r5
 80064f6:	47b0      	blx	r6
 80064f8:	1c41      	adds	r1, r0, #1
 80064fa:	d1c8      	bne.n	800648e <__sflush_r+0x36>
 80064fc:	682b      	ldr	r3, [r5, #0]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d0c5      	beq.n	800648e <__sflush_r+0x36>
 8006502:	2b1d      	cmp	r3, #29
 8006504:	d001      	beq.n	800650a <__sflush_r+0xb2>
 8006506:	2b16      	cmp	r3, #22
 8006508:	d101      	bne.n	800650e <__sflush_r+0xb6>
 800650a:	602f      	str	r7, [r5, #0]
 800650c:	e7b1      	b.n	8006472 <__sflush_r+0x1a>
 800650e:	89a3      	ldrh	r3, [r4, #12]
 8006510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006514:	81a3      	strh	r3, [r4, #12]
 8006516:	e7ad      	b.n	8006474 <__sflush_r+0x1c>
 8006518:	690f      	ldr	r7, [r1, #16]
 800651a:	2f00      	cmp	r7, #0
 800651c:	d0a9      	beq.n	8006472 <__sflush_r+0x1a>
 800651e:	0793      	lsls	r3, r2, #30
 8006520:	680e      	ldr	r6, [r1, #0]
 8006522:	bf08      	it	eq
 8006524:	694b      	ldreq	r3, [r1, #20]
 8006526:	600f      	str	r7, [r1, #0]
 8006528:	bf18      	it	ne
 800652a:	2300      	movne	r3, #0
 800652c:	eba6 0807 	sub.w	r8, r6, r7
 8006530:	608b      	str	r3, [r1, #8]
 8006532:	f1b8 0f00 	cmp.w	r8, #0
 8006536:	dd9c      	ble.n	8006472 <__sflush_r+0x1a>
 8006538:	6a21      	ldr	r1, [r4, #32]
 800653a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800653c:	4643      	mov	r3, r8
 800653e:	463a      	mov	r2, r7
 8006540:	4628      	mov	r0, r5
 8006542:	47b0      	blx	r6
 8006544:	2800      	cmp	r0, #0
 8006546:	dc06      	bgt.n	8006556 <__sflush_r+0xfe>
 8006548:	89a3      	ldrh	r3, [r4, #12]
 800654a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800654e:	81a3      	strh	r3, [r4, #12]
 8006550:	f04f 30ff 	mov.w	r0, #4294967295
 8006554:	e78e      	b.n	8006474 <__sflush_r+0x1c>
 8006556:	4407      	add	r7, r0
 8006558:	eba8 0800 	sub.w	r8, r8, r0
 800655c:	e7e9      	b.n	8006532 <__sflush_r+0xda>
 800655e:	bf00      	nop
 8006560:	dfbffffe 	.word	0xdfbffffe

08006564 <_fflush_r>:
 8006564:	b538      	push	{r3, r4, r5, lr}
 8006566:	690b      	ldr	r3, [r1, #16]
 8006568:	4605      	mov	r5, r0
 800656a:	460c      	mov	r4, r1
 800656c:	b913      	cbnz	r3, 8006574 <_fflush_r+0x10>
 800656e:	2500      	movs	r5, #0
 8006570:	4628      	mov	r0, r5
 8006572:	bd38      	pop	{r3, r4, r5, pc}
 8006574:	b118      	cbz	r0, 800657e <_fflush_r+0x1a>
 8006576:	6a03      	ldr	r3, [r0, #32]
 8006578:	b90b      	cbnz	r3, 800657e <_fflush_r+0x1a>
 800657a:	f7ff fc85 	bl	8005e88 <__sinit>
 800657e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d0f3      	beq.n	800656e <_fflush_r+0xa>
 8006586:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006588:	07d0      	lsls	r0, r2, #31
 800658a:	d404      	bmi.n	8006596 <_fflush_r+0x32>
 800658c:	0599      	lsls	r1, r3, #22
 800658e:	d402      	bmi.n	8006596 <_fflush_r+0x32>
 8006590:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006592:	f7ff fe59 	bl	8006248 <__retarget_lock_acquire_recursive>
 8006596:	4628      	mov	r0, r5
 8006598:	4621      	mov	r1, r4
 800659a:	f7ff ff5d 	bl	8006458 <__sflush_r>
 800659e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065a0:	07da      	lsls	r2, r3, #31
 80065a2:	4605      	mov	r5, r0
 80065a4:	d4e4      	bmi.n	8006570 <_fflush_r+0xc>
 80065a6:	89a3      	ldrh	r3, [r4, #12]
 80065a8:	059b      	lsls	r3, r3, #22
 80065aa:	d4e1      	bmi.n	8006570 <_fflush_r+0xc>
 80065ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065ae:	f7ff fe4c 	bl	800624a <__retarget_lock_release_recursive>
 80065b2:	e7dd      	b.n	8006570 <_fflush_r+0xc>

080065b4 <__swhatbuf_r>:
 80065b4:	b570      	push	{r4, r5, r6, lr}
 80065b6:	460c      	mov	r4, r1
 80065b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065bc:	2900      	cmp	r1, #0
 80065be:	b096      	sub	sp, #88	; 0x58
 80065c0:	4615      	mov	r5, r2
 80065c2:	461e      	mov	r6, r3
 80065c4:	da0d      	bge.n	80065e2 <__swhatbuf_r+0x2e>
 80065c6:	89a3      	ldrh	r3, [r4, #12]
 80065c8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80065cc:	f04f 0100 	mov.w	r1, #0
 80065d0:	bf0c      	ite	eq
 80065d2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80065d6:	2340      	movne	r3, #64	; 0x40
 80065d8:	2000      	movs	r0, #0
 80065da:	6031      	str	r1, [r6, #0]
 80065dc:	602b      	str	r3, [r5, #0]
 80065de:	b016      	add	sp, #88	; 0x58
 80065e0:	bd70      	pop	{r4, r5, r6, pc}
 80065e2:	466a      	mov	r2, sp
 80065e4:	f000 f848 	bl	8006678 <_fstat_r>
 80065e8:	2800      	cmp	r0, #0
 80065ea:	dbec      	blt.n	80065c6 <__swhatbuf_r+0x12>
 80065ec:	9901      	ldr	r1, [sp, #4]
 80065ee:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80065f2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80065f6:	4259      	negs	r1, r3
 80065f8:	4159      	adcs	r1, r3
 80065fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065fe:	e7eb      	b.n	80065d8 <__swhatbuf_r+0x24>

08006600 <__smakebuf_r>:
 8006600:	898b      	ldrh	r3, [r1, #12]
 8006602:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006604:	079d      	lsls	r5, r3, #30
 8006606:	4606      	mov	r6, r0
 8006608:	460c      	mov	r4, r1
 800660a:	d507      	bpl.n	800661c <__smakebuf_r+0x1c>
 800660c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006610:	6023      	str	r3, [r4, #0]
 8006612:	6123      	str	r3, [r4, #16]
 8006614:	2301      	movs	r3, #1
 8006616:	6163      	str	r3, [r4, #20]
 8006618:	b002      	add	sp, #8
 800661a:	bd70      	pop	{r4, r5, r6, pc}
 800661c:	ab01      	add	r3, sp, #4
 800661e:	466a      	mov	r2, sp
 8006620:	f7ff ffc8 	bl	80065b4 <__swhatbuf_r>
 8006624:	9900      	ldr	r1, [sp, #0]
 8006626:	4605      	mov	r5, r0
 8006628:	4630      	mov	r0, r6
 800662a:	f7ff fe89 	bl	8006340 <_malloc_r>
 800662e:	b948      	cbnz	r0, 8006644 <__smakebuf_r+0x44>
 8006630:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006634:	059a      	lsls	r2, r3, #22
 8006636:	d4ef      	bmi.n	8006618 <__smakebuf_r+0x18>
 8006638:	f023 0303 	bic.w	r3, r3, #3
 800663c:	f043 0302 	orr.w	r3, r3, #2
 8006640:	81a3      	strh	r3, [r4, #12]
 8006642:	e7e3      	b.n	800660c <__smakebuf_r+0xc>
 8006644:	89a3      	ldrh	r3, [r4, #12]
 8006646:	6020      	str	r0, [r4, #0]
 8006648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800664c:	81a3      	strh	r3, [r4, #12]
 800664e:	9b00      	ldr	r3, [sp, #0]
 8006650:	6163      	str	r3, [r4, #20]
 8006652:	9b01      	ldr	r3, [sp, #4]
 8006654:	6120      	str	r0, [r4, #16]
 8006656:	b15b      	cbz	r3, 8006670 <__smakebuf_r+0x70>
 8006658:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800665c:	4630      	mov	r0, r6
 800665e:	f000 f81d 	bl	800669c <_isatty_r>
 8006662:	b128      	cbz	r0, 8006670 <__smakebuf_r+0x70>
 8006664:	89a3      	ldrh	r3, [r4, #12]
 8006666:	f023 0303 	bic.w	r3, r3, #3
 800666a:	f043 0301 	orr.w	r3, r3, #1
 800666e:	81a3      	strh	r3, [r4, #12]
 8006670:	89a3      	ldrh	r3, [r4, #12]
 8006672:	431d      	orrs	r5, r3
 8006674:	81a5      	strh	r5, [r4, #12]
 8006676:	e7cf      	b.n	8006618 <__smakebuf_r+0x18>

08006678 <_fstat_r>:
 8006678:	b538      	push	{r3, r4, r5, lr}
 800667a:	4d07      	ldr	r5, [pc, #28]	; (8006698 <_fstat_r+0x20>)
 800667c:	2300      	movs	r3, #0
 800667e:	4604      	mov	r4, r0
 8006680:	4608      	mov	r0, r1
 8006682:	4611      	mov	r1, r2
 8006684:	602b      	str	r3, [r5, #0]
 8006686:	f7fa f978 	bl	800097a <_fstat>
 800668a:	1c43      	adds	r3, r0, #1
 800668c:	d102      	bne.n	8006694 <_fstat_r+0x1c>
 800668e:	682b      	ldr	r3, [r5, #0]
 8006690:	b103      	cbz	r3, 8006694 <_fstat_r+0x1c>
 8006692:	6023      	str	r3, [r4, #0]
 8006694:	bd38      	pop	{r3, r4, r5, pc}
 8006696:	bf00      	nop
 8006698:	20014634 	.word	0x20014634

0800669c <_isatty_r>:
 800669c:	b538      	push	{r3, r4, r5, lr}
 800669e:	4d06      	ldr	r5, [pc, #24]	; (80066b8 <_isatty_r+0x1c>)
 80066a0:	2300      	movs	r3, #0
 80066a2:	4604      	mov	r4, r0
 80066a4:	4608      	mov	r0, r1
 80066a6:	602b      	str	r3, [r5, #0]
 80066a8:	f7fa f977 	bl	800099a <_isatty>
 80066ac:	1c43      	adds	r3, r0, #1
 80066ae:	d102      	bne.n	80066b6 <_isatty_r+0x1a>
 80066b0:	682b      	ldr	r3, [r5, #0]
 80066b2:	b103      	cbz	r3, 80066b6 <_isatty_r+0x1a>
 80066b4:	6023      	str	r3, [r4, #0]
 80066b6:	bd38      	pop	{r3, r4, r5, pc}
 80066b8:	20014634 	.word	0x20014634

080066bc <_sbrk_r>:
 80066bc:	b538      	push	{r3, r4, r5, lr}
 80066be:	4d06      	ldr	r5, [pc, #24]	; (80066d8 <_sbrk_r+0x1c>)
 80066c0:	2300      	movs	r3, #0
 80066c2:	4604      	mov	r4, r0
 80066c4:	4608      	mov	r0, r1
 80066c6:	602b      	str	r3, [r5, #0]
 80066c8:	f7fa f980 	bl	80009cc <_sbrk>
 80066cc:	1c43      	adds	r3, r0, #1
 80066ce:	d102      	bne.n	80066d6 <_sbrk_r+0x1a>
 80066d0:	682b      	ldr	r3, [r5, #0]
 80066d2:	b103      	cbz	r3, 80066d6 <_sbrk_r+0x1a>
 80066d4:	6023      	str	r3, [r4, #0]
 80066d6:	bd38      	pop	{r3, r4, r5, pc}
 80066d8:	20014634 	.word	0x20014634

080066dc <_init>:
 80066dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066de:	bf00      	nop
 80066e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066e2:	bc08      	pop	{r3}
 80066e4:	469e      	mov	lr, r3
 80066e6:	4770      	bx	lr

080066e8 <_fini>:
 80066e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ea:	bf00      	nop
 80066ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ee:	bc08      	pop	{r3}
 80066f0:	469e      	mov	lr, r3
 80066f2:	4770      	bx	lr
