

================================================================
== Vivado HLS Report for 'matrix_conv'
================================================================
* Date:           Thu Dec 19 05:31:14 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final_project
* Solution:       tradeoff_balance
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.493|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  100|  100|  100|  100|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- OUTPUT_ROW  |   98|   98|        15|         12|          1|     8|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 12, D = 15, States = { 2 5 6 7 3 4 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	17  / (exitcond3)
	5  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	8  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_7), !map !7"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_6), !map !14"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_5), !map !20"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_4), !map !26"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_3), !map !32"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_2), !map !38"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_1), !map !44"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_0), !map !50"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !56"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !62"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !67"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_9), !map !72"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_8), !map !79"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_7), !map !85"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_6), !map !90"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_5), !map !95"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_4), !map !100"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_3), !map !105"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_2), !map !110"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_1), !map !115"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_0), !map !120"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_conv_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [10 x i8]* %a_0, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 40 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [10 x i8]* %a_1, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 41 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [10 x i8]* %a_2, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 42 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [10 x i8]* %a_3, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 43 'getelementptr' 'a_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [10 x i8]* %a_4, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 44 'getelementptr' 'a_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [10 x i8]* %a_5, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 45 'getelementptr' 'a_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [10 x i8]* %a_6, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 46 'getelementptr' 'a_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [10 x i8]* %a_7, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 47 'getelementptr' 'a_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 48 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr [10 x i8]* %a_0, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 49 'getelementptr' 'a_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr [10 x i8]* %a_1, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 50 'getelementptr' 'a_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr [10 x i8]* %a_2, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 51 'getelementptr' 'a_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%a_3_addr_1 = getelementptr [10 x i8]* %a_3, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 52 'getelementptr' 'a_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%a_4_addr_1 = getelementptr [10 x i8]* %a_4, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 53 'getelementptr' 'a_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%a_5_addr_1 = getelementptr [10 x i8]* %a_5, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 54 'getelementptr' 'a_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%a_6_addr_1 = getelementptr [10 x i8]* %a_6, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 55 'getelementptr' 'a_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%a_7_addr_1 = getelementptr [10 x i8]* %a_7, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 56 'getelementptr' 'a_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 57 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr [10 x i8]* %a_0, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 58 'getelementptr' 'a_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr [10 x i8]* %a_1, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 59 'getelementptr' 'a_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%a_2_addr_2 = getelementptr [10 x i8]* %a_2, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 60 'getelementptr' 'a_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%a_3_addr_2 = getelementptr [10 x i8]* %a_3, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 61 'getelementptr' 'a_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%a_4_addr_2 = getelementptr [10 x i8]* %a_4, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 62 'getelementptr' 'a_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%a_5_addr_2 = getelementptr [10 x i8]* %a_5, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 63 'getelementptr' 'a_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%a_6_addr_2 = getelementptr [10 x i8]* %a_6, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 64 'getelementptr' 'a_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%a_7_addr_2 = getelementptr [10 x i8]* %a_7, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 65 'getelementptr' 'a_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 66 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [10 x i8]* %a_8, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 67 'getelementptr' 'a_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 68 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%a_8_addr_1 = getelementptr [10 x i8]* %a_8, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 69 'getelementptr' 'a_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 70 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%a_8_addr_2 = getelementptr [10 x i8]* %a_8, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 71 'getelementptr' 'a_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 72 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [10 x i8]* %a_9, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 73 'getelementptr' 'a_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0" [final_project/matrix_conv.cpp:28]   --->   Operation 74 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%a_9_addr_1 = getelementptr [10 x i8]* %a_9, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 75 'getelementptr' 'a_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1" [final_project/matrix_conv.cpp:28]   --->   Operation 76 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%a_9_addr_2 = getelementptr [10 x i8]* %a_9, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 77 'getelementptr' 'a_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2" [final_project/matrix_conv.cpp:28]   --->   Operation 78 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%res_0_addr = getelementptr [8 x i16]* %res_0, i64 0, i64 0" [final_project/matrix_conv.cpp:31]   --->   Operation 79 'getelementptr' 'res_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%res_1_addr = getelementptr [8 x i16]* %res_1, i64 0, i64 0" [final_project/matrix_conv.cpp:31]   --->   Operation 80 'getelementptr' 'res_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%res_2_addr = getelementptr [8 x i16]* %res_2, i64 0, i64 0" [final_project/matrix_conv.cpp:31]   --->   Operation 81 'getelementptr' 'res_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%res_3_addr = getelementptr [8 x i16]* %res_3, i64 0, i64 0" [final_project/matrix_conv.cpp:31]   --->   Operation 82 'getelementptr' 'res_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%res_4_addr = getelementptr [8 x i16]* %res_4, i64 0, i64 0" [final_project/matrix_conv.cpp:31]   --->   Operation 83 'getelementptr' 'res_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%res_5_addr = getelementptr [8 x i16]* %res_5, i64 0, i64 0" [final_project/matrix_conv.cpp:31]   --->   Operation 84 'getelementptr' 'res_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%res_6_addr = getelementptr [8 x i16]* %res_6, i64 0, i64 0" [final_project/matrix_conv.cpp:31]   --->   Operation 85 'getelementptr' 'res_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%res_7_addr = getelementptr [8 x i16]* %res_7, i64 0, i64 0" [final_project/matrix_conv.cpp:31]   --->   Operation 86 'getelementptr' 'res_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%a_0_addr_3 = getelementptr [10 x i8]* %a_0, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 87 'getelementptr' 'a_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%a_1_addr_3 = getelementptr [10 x i8]* %a_1, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 88 'getelementptr' 'a_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%a_2_addr_3 = getelementptr [10 x i8]* %a_2, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 89 'getelementptr' 'a_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%a_3_addr_3 = getelementptr [10 x i8]* %a_3, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 90 'getelementptr' 'a_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%a_4_addr_3 = getelementptr [10 x i8]* %a_4, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 91 'getelementptr' 'a_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%a_5_addr_3 = getelementptr [10 x i8]* %a_5, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 92 'getelementptr' 'a_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%a_6_addr_3 = getelementptr [10 x i8]* %a_6, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 93 'getelementptr' 'a_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%a_7_addr_3 = getelementptr [10 x i8]* %a_7, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 94 'getelementptr' 'a_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%a_8_addr_3 = getelementptr [10 x i8]* %a_8, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 95 'getelementptr' 'a_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%a_9_addr_3 = getelementptr [10 x i8]* %a_9, i64 0, i64 3" [final_project/matrix_conv.cpp:28]   --->   Operation 96 'getelementptr' 'a_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%res_0_addr_1 = getelementptr [8 x i16]* %res_0, i64 0, i64 1" [final_project/matrix_conv.cpp:31]   --->   Operation 97 'getelementptr' 'res_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%res_1_addr_1 = getelementptr [8 x i16]* %res_1, i64 0, i64 1" [final_project/matrix_conv.cpp:31]   --->   Operation 98 'getelementptr' 'res_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%res_2_addr_1 = getelementptr [8 x i16]* %res_2, i64 0, i64 1" [final_project/matrix_conv.cpp:31]   --->   Operation 99 'getelementptr' 'res_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%res_3_addr_1 = getelementptr [8 x i16]* %res_3, i64 0, i64 1" [final_project/matrix_conv.cpp:31]   --->   Operation 100 'getelementptr' 'res_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%res_4_addr_1 = getelementptr [8 x i16]* %res_4, i64 0, i64 1" [final_project/matrix_conv.cpp:31]   --->   Operation 101 'getelementptr' 'res_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%res_5_addr_1 = getelementptr [8 x i16]* %res_5, i64 0, i64 1" [final_project/matrix_conv.cpp:31]   --->   Operation 102 'getelementptr' 'res_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%res_6_addr_1 = getelementptr [8 x i16]* %res_6, i64 0, i64 1" [final_project/matrix_conv.cpp:31]   --->   Operation 103 'getelementptr' 'res_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%res_7_addr_1 = getelementptr [8 x i16]* %res_7, i64 0, i64 1" [final_project/matrix_conv.cpp:31]   --->   Operation 104 'getelementptr' 'res_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%a_0_addr_4 = getelementptr [10 x i8]* %a_0, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 105 'getelementptr' 'a_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%a_1_addr_4 = getelementptr [10 x i8]* %a_1, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 106 'getelementptr' 'a_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%a_2_addr_4 = getelementptr [10 x i8]* %a_2, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 107 'getelementptr' 'a_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%a_3_addr_4 = getelementptr [10 x i8]* %a_3, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 108 'getelementptr' 'a_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%a_4_addr_4 = getelementptr [10 x i8]* %a_4, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 109 'getelementptr' 'a_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%a_5_addr_4 = getelementptr [10 x i8]* %a_5, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 110 'getelementptr' 'a_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%a_6_addr_4 = getelementptr [10 x i8]* %a_6, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 111 'getelementptr' 'a_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%a_7_addr_4 = getelementptr [10 x i8]* %a_7, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 112 'getelementptr' 'a_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%a_8_addr_4 = getelementptr [10 x i8]* %a_8, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 113 'getelementptr' 'a_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%a_9_addr_4 = getelementptr [10 x i8]* %a_9, i64 0, i64 4" [final_project/matrix_conv.cpp:28]   --->   Operation 114 'getelementptr' 'a_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%res_0_addr_2 = getelementptr [8 x i16]* %res_0, i64 0, i64 2" [final_project/matrix_conv.cpp:31]   --->   Operation 115 'getelementptr' 'res_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%res_1_addr_2 = getelementptr [8 x i16]* %res_1, i64 0, i64 2" [final_project/matrix_conv.cpp:31]   --->   Operation 116 'getelementptr' 'res_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%res_2_addr_2 = getelementptr [8 x i16]* %res_2, i64 0, i64 2" [final_project/matrix_conv.cpp:31]   --->   Operation 117 'getelementptr' 'res_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%res_3_addr_2 = getelementptr [8 x i16]* %res_3, i64 0, i64 2" [final_project/matrix_conv.cpp:31]   --->   Operation 118 'getelementptr' 'res_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%res_4_addr_2 = getelementptr [8 x i16]* %res_4, i64 0, i64 2" [final_project/matrix_conv.cpp:31]   --->   Operation 119 'getelementptr' 'res_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%res_5_addr_2 = getelementptr [8 x i16]* %res_5, i64 0, i64 2" [final_project/matrix_conv.cpp:31]   --->   Operation 120 'getelementptr' 'res_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%res_6_addr_2 = getelementptr [8 x i16]* %res_6, i64 0, i64 2" [final_project/matrix_conv.cpp:31]   --->   Operation 121 'getelementptr' 'res_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%res_7_addr_2 = getelementptr [8 x i16]* %res_7, i64 0, i64 2" [final_project/matrix_conv.cpp:31]   --->   Operation 122 'getelementptr' 'res_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%a_0_addr_5 = getelementptr [10 x i8]* %a_0, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 123 'getelementptr' 'a_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%a_1_addr_5 = getelementptr [10 x i8]* %a_1, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 124 'getelementptr' 'a_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%a_2_addr_5 = getelementptr [10 x i8]* %a_2, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 125 'getelementptr' 'a_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%a_3_addr_5 = getelementptr [10 x i8]* %a_3, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 126 'getelementptr' 'a_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%a_4_addr_5 = getelementptr [10 x i8]* %a_4, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 127 'getelementptr' 'a_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%a_5_addr_5 = getelementptr [10 x i8]* %a_5, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 128 'getelementptr' 'a_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%a_6_addr_5 = getelementptr [10 x i8]* %a_6, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 129 'getelementptr' 'a_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%a_7_addr_5 = getelementptr [10 x i8]* %a_7, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 130 'getelementptr' 'a_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%a_8_addr_5 = getelementptr [10 x i8]* %a_8, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 131 'getelementptr' 'a_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%a_9_addr_5 = getelementptr [10 x i8]* %a_9, i64 0, i64 5" [final_project/matrix_conv.cpp:28]   --->   Operation 132 'getelementptr' 'a_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%res_0_addr_3 = getelementptr [8 x i16]* %res_0, i64 0, i64 3" [final_project/matrix_conv.cpp:31]   --->   Operation 133 'getelementptr' 'res_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%res_1_addr_3 = getelementptr [8 x i16]* %res_1, i64 0, i64 3" [final_project/matrix_conv.cpp:31]   --->   Operation 134 'getelementptr' 'res_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%res_2_addr_3 = getelementptr [8 x i16]* %res_2, i64 0, i64 3" [final_project/matrix_conv.cpp:31]   --->   Operation 135 'getelementptr' 'res_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%res_3_addr_3 = getelementptr [8 x i16]* %res_3, i64 0, i64 3" [final_project/matrix_conv.cpp:31]   --->   Operation 136 'getelementptr' 'res_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%res_4_addr_3 = getelementptr [8 x i16]* %res_4, i64 0, i64 3" [final_project/matrix_conv.cpp:31]   --->   Operation 137 'getelementptr' 'res_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%res_5_addr_3 = getelementptr [8 x i16]* %res_5, i64 0, i64 3" [final_project/matrix_conv.cpp:31]   --->   Operation 138 'getelementptr' 'res_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%res_6_addr_3 = getelementptr [8 x i16]* %res_6, i64 0, i64 3" [final_project/matrix_conv.cpp:31]   --->   Operation 139 'getelementptr' 'res_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%res_7_addr_3 = getelementptr [8 x i16]* %res_7, i64 0, i64 3" [final_project/matrix_conv.cpp:31]   --->   Operation 140 'getelementptr' 'res_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%a_0_addr_6 = getelementptr [10 x i8]* %a_0, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 141 'getelementptr' 'a_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%a_1_addr_6 = getelementptr [10 x i8]* %a_1, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 142 'getelementptr' 'a_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%a_2_addr_6 = getelementptr [10 x i8]* %a_2, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 143 'getelementptr' 'a_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%a_3_addr_6 = getelementptr [10 x i8]* %a_3, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 144 'getelementptr' 'a_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%a_4_addr_6 = getelementptr [10 x i8]* %a_4, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 145 'getelementptr' 'a_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%a_5_addr_6 = getelementptr [10 x i8]* %a_5, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 146 'getelementptr' 'a_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%a_6_addr_6 = getelementptr [10 x i8]* %a_6, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 147 'getelementptr' 'a_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%a_7_addr_6 = getelementptr [10 x i8]* %a_7, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 148 'getelementptr' 'a_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%a_8_addr_6 = getelementptr [10 x i8]* %a_8, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 149 'getelementptr' 'a_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%a_9_addr_6 = getelementptr [10 x i8]* %a_9, i64 0, i64 6" [final_project/matrix_conv.cpp:28]   --->   Operation 150 'getelementptr' 'a_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%res_0_addr_4 = getelementptr [8 x i16]* %res_0, i64 0, i64 4" [final_project/matrix_conv.cpp:31]   --->   Operation 151 'getelementptr' 'res_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%res_1_addr_4 = getelementptr [8 x i16]* %res_1, i64 0, i64 4" [final_project/matrix_conv.cpp:31]   --->   Operation 152 'getelementptr' 'res_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%res_2_addr_4 = getelementptr [8 x i16]* %res_2, i64 0, i64 4" [final_project/matrix_conv.cpp:31]   --->   Operation 153 'getelementptr' 'res_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%res_3_addr_4 = getelementptr [8 x i16]* %res_3, i64 0, i64 4" [final_project/matrix_conv.cpp:31]   --->   Operation 154 'getelementptr' 'res_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%res_4_addr_4 = getelementptr [8 x i16]* %res_4, i64 0, i64 4" [final_project/matrix_conv.cpp:31]   --->   Operation 155 'getelementptr' 'res_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%res_5_addr_4 = getelementptr [8 x i16]* %res_5, i64 0, i64 4" [final_project/matrix_conv.cpp:31]   --->   Operation 156 'getelementptr' 'res_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%res_6_addr_4 = getelementptr [8 x i16]* %res_6, i64 0, i64 4" [final_project/matrix_conv.cpp:31]   --->   Operation 157 'getelementptr' 'res_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%res_7_addr_4 = getelementptr [8 x i16]* %res_7, i64 0, i64 4" [final_project/matrix_conv.cpp:31]   --->   Operation 158 'getelementptr' 'res_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%a_0_addr_7 = getelementptr [10 x i8]* %a_0, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 159 'getelementptr' 'a_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%a_1_addr_7 = getelementptr [10 x i8]* %a_1, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 160 'getelementptr' 'a_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%a_2_addr_7 = getelementptr [10 x i8]* %a_2, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 161 'getelementptr' 'a_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%a_3_addr_7 = getelementptr [10 x i8]* %a_3, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 162 'getelementptr' 'a_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%a_4_addr_7 = getelementptr [10 x i8]* %a_4, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 163 'getelementptr' 'a_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%a_5_addr_7 = getelementptr [10 x i8]* %a_5, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 164 'getelementptr' 'a_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%a_6_addr_7 = getelementptr [10 x i8]* %a_6, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 165 'getelementptr' 'a_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%a_7_addr_7 = getelementptr [10 x i8]* %a_7, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 166 'getelementptr' 'a_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%a_8_addr_7 = getelementptr [10 x i8]* %a_8, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 167 'getelementptr' 'a_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%a_9_addr_7 = getelementptr [10 x i8]* %a_9, i64 0, i64 7" [final_project/matrix_conv.cpp:28]   --->   Operation 168 'getelementptr' 'a_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%res_0_addr_5 = getelementptr [8 x i16]* %res_0, i64 0, i64 5" [final_project/matrix_conv.cpp:31]   --->   Operation 169 'getelementptr' 'res_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%res_1_addr_5 = getelementptr [8 x i16]* %res_1, i64 0, i64 5" [final_project/matrix_conv.cpp:31]   --->   Operation 170 'getelementptr' 'res_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%res_2_addr_5 = getelementptr [8 x i16]* %res_2, i64 0, i64 5" [final_project/matrix_conv.cpp:31]   --->   Operation 171 'getelementptr' 'res_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%res_3_addr_5 = getelementptr [8 x i16]* %res_3, i64 0, i64 5" [final_project/matrix_conv.cpp:31]   --->   Operation 172 'getelementptr' 'res_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%res_4_addr_5 = getelementptr [8 x i16]* %res_4, i64 0, i64 5" [final_project/matrix_conv.cpp:31]   --->   Operation 173 'getelementptr' 'res_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%res_5_addr_5 = getelementptr [8 x i16]* %res_5, i64 0, i64 5" [final_project/matrix_conv.cpp:31]   --->   Operation 174 'getelementptr' 'res_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%res_6_addr_5 = getelementptr [8 x i16]* %res_6, i64 0, i64 5" [final_project/matrix_conv.cpp:31]   --->   Operation 175 'getelementptr' 'res_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%res_7_addr_5 = getelementptr [8 x i16]* %res_7, i64 0, i64 5" [final_project/matrix_conv.cpp:31]   --->   Operation 176 'getelementptr' 'res_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%a_0_addr_8 = getelementptr [10 x i8]* %a_0, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 177 'getelementptr' 'a_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%a_1_addr_8 = getelementptr [10 x i8]* %a_1, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 178 'getelementptr' 'a_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%a_2_addr_8 = getelementptr [10 x i8]* %a_2, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 179 'getelementptr' 'a_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%a_3_addr_8 = getelementptr [10 x i8]* %a_3, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 180 'getelementptr' 'a_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%a_4_addr_8 = getelementptr [10 x i8]* %a_4, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 181 'getelementptr' 'a_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%a_5_addr_8 = getelementptr [10 x i8]* %a_5, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 182 'getelementptr' 'a_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%a_6_addr_8 = getelementptr [10 x i8]* %a_6, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 183 'getelementptr' 'a_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%a_7_addr_8 = getelementptr [10 x i8]* %a_7, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 184 'getelementptr' 'a_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%a_8_addr_8 = getelementptr [10 x i8]* %a_8, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 185 'getelementptr' 'a_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%a_9_addr_8 = getelementptr [10 x i8]* %a_9, i64 0, i64 8" [final_project/matrix_conv.cpp:28]   --->   Operation 186 'getelementptr' 'a_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%res_0_addr_6 = getelementptr [8 x i16]* %res_0, i64 0, i64 6" [final_project/matrix_conv.cpp:31]   --->   Operation 187 'getelementptr' 'res_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%res_1_addr_6 = getelementptr [8 x i16]* %res_1, i64 0, i64 6" [final_project/matrix_conv.cpp:31]   --->   Operation 188 'getelementptr' 'res_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%res_2_addr_6 = getelementptr [8 x i16]* %res_2, i64 0, i64 6" [final_project/matrix_conv.cpp:31]   --->   Operation 189 'getelementptr' 'res_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%res_3_addr_6 = getelementptr [8 x i16]* %res_3, i64 0, i64 6" [final_project/matrix_conv.cpp:31]   --->   Operation 190 'getelementptr' 'res_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%res_4_addr_6 = getelementptr [8 x i16]* %res_4, i64 0, i64 6" [final_project/matrix_conv.cpp:31]   --->   Operation 191 'getelementptr' 'res_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%res_5_addr_6 = getelementptr [8 x i16]* %res_5, i64 0, i64 6" [final_project/matrix_conv.cpp:31]   --->   Operation 192 'getelementptr' 'res_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%res_6_addr_6 = getelementptr [8 x i16]* %res_6, i64 0, i64 6" [final_project/matrix_conv.cpp:31]   --->   Operation 193 'getelementptr' 'res_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%res_7_addr_6 = getelementptr [8 x i16]* %res_7, i64 0, i64 6" [final_project/matrix_conv.cpp:31]   --->   Operation 194 'getelementptr' 'res_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%a_0_addr_9 = getelementptr [10 x i8]* %a_0, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 195 'getelementptr' 'a_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%a_1_addr_9 = getelementptr [10 x i8]* %a_1, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 196 'getelementptr' 'a_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%a_2_addr_9 = getelementptr [10 x i8]* %a_2, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 197 'getelementptr' 'a_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%a_3_addr_9 = getelementptr [10 x i8]* %a_3, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 198 'getelementptr' 'a_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%a_4_addr_9 = getelementptr [10 x i8]* %a_4, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 199 'getelementptr' 'a_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%a_5_addr_9 = getelementptr [10 x i8]* %a_5, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 200 'getelementptr' 'a_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%a_6_addr_9 = getelementptr [10 x i8]* %a_6, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 201 'getelementptr' 'a_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%a_7_addr_9 = getelementptr [10 x i8]* %a_7, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 202 'getelementptr' 'a_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%a_8_addr_9 = getelementptr [10 x i8]* %a_8, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 203 'getelementptr' 'a_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%a_9_addr_9 = getelementptr [10 x i8]* %a_9, i64 0, i64 9" [final_project/matrix_conv.cpp:28]   --->   Operation 204 'getelementptr' 'a_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%res_0_addr_7 = getelementptr [8 x i16]* %res_0, i64 0, i64 7" [final_project/matrix_conv.cpp:31]   --->   Operation 205 'getelementptr' 'res_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%res_1_addr_7 = getelementptr [8 x i16]* %res_1, i64 0, i64 7" [final_project/matrix_conv.cpp:31]   --->   Operation 206 'getelementptr' 'res_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%res_2_addr_7 = getelementptr [8 x i16]* %res_2, i64 0, i64 7" [final_project/matrix_conv.cpp:31]   --->   Operation 207 'getelementptr' 'res_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%res_3_addr_7 = getelementptr [8 x i16]* %res_3, i64 0, i64 7" [final_project/matrix_conv.cpp:31]   --->   Operation 208 'getelementptr' 'res_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%res_4_addr_7 = getelementptr [8 x i16]* %res_4, i64 0, i64 7" [final_project/matrix_conv.cpp:31]   --->   Operation 209 'getelementptr' 'res_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%res_5_addr_7 = getelementptr [8 x i16]* %res_5, i64 0, i64 7" [final_project/matrix_conv.cpp:31]   --->   Operation 210 'getelementptr' 'res_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%res_6_addr_7 = getelementptr [8 x i16]* %res_6, i64 0, i64 7" [final_project/matrix_conv.cpp:31]   --->   Operation 211 'getelementptr' 'res_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%res_7_addr_7 = getelementptr [8 x i16]* %res_7, i64 0, i64 7" [final_project/matrix_conv.cpp:31]   --->   Operation 212 'getelementptr' 'res_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (1.76ns)   --->   "br label %1" [final_project/matrix_conv.cpp:23]   --->   Operation 213 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %82 ]"   --->   Operation 214 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %i, -8" [final_project/matrix_conv.cpp:23]   --->   Operation 215 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 216 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 1" [final_project/matrix_conv.cpp:28]   --->   Operation 217 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %83, label %2" [final_project/matrix_conv.cpp:23]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [final_project/matrix_conv.cpp:23]   --->   Operation 219 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind" [final_project/matrix_conv.cpp:23]   --->   Operation 220 'specregionbegin' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [final_project/matrix_conv.cpp:24]   --->   Operation 221 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch717 [
    i4 0, label %branch710
    i4 1, label %branch711
    i4 2, label %branch712
    i4 3, label %branch713
    i4 4, label %branch714
    i4 5, label %branch715
    i4 6, label %branch716
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 222 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_2 : Operation 223 [2/2] (2.32ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 223 'load' 'b_0_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 224 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch707 [
    i4 0, label %branch700
    i4 1, label %branch701
    i4 2, label %branch702
    i4 3, label %branch703
    i4 4, label %branch704
    i4 5, label %branch705
    i4 6, label %branch706
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 224 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_2 : Operation 225 [2/2] (2.32ns)   --->   "%a_6_load_2 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 225 'load' 'a_6_load_2' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 226 [2/2] (2.32ns)   --->   "%a_5_load_2 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 226 'load' 'a_5_load_2' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 227 [2/2] (2.32ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 227 'load' 'a_4_load_2' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 228 [2/2] (2.32ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 228 'load' 'a_3_load_2' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 229 [2/2] (2.32ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 229 'load' 'a_2_load_2' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 230 [2/2] (2.32ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 230 'load' 'a_1_load_2' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 231 [2/2] (2.32ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 231 'load' 'a_0_load_2' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 232 [2/2] (2.32ns)   --->   "%a_7_load_2 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 232 'load' 'a_7_load_2' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 233 [2/2] (2.32ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 233 'load' 'b_0_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 234 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch658 [
    i4 0, label %branch651
    i4 1, label %branch652
    i4 2, label %branch653
    i4 3, label %branch654
    i4 4, label %branch655
    i4 5, label %branch656
    i4 6, label %branch657
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 234 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_2 : Operation 235 [2/2] (2.32ns)   --->   "%a_7_load_3 = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 235 'load' 'a_7_load_3' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 236 [2/2] (2.32ns)   --->   "%a_6_load_3 = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 236 'load' 'a_6_load_3' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 237 [2/2] (2.32ns)   --->   "%a_5_load_3 = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 237 'load' 'a_5_load_3' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 238 [2/2] (2.32ns)   --->   "%a_4_load_3 = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 238 'load' 'a_4_load_3' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 239 [2/2] (2.32ns)   --->   "%a_3_load_3 = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 239 'load' 'a_3_load_3' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 240 [2/2] (2.32ns)   --->   "%a_2_load_3 = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 240 'load' 'a_2_load_3' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 241 [2/2] (2.32ns)   --->   "%a_1_load_3 = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 241 'load' 'a_1_load_3' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 242 [2/2] (2.32ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 242 'load' 'a_8_load' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 243 [2/2] (2.32ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 243 'load' 'b_1_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 244 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch648 [
    i4 0, label %branch641
    i4 1, label %branch642
    i4 2, label %branch643
    i4 3, label %branch644
    i4 4, label %branch645
    i4 5, label %branch646
    i4 6, label %branch647
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 244 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_2 : Operation 245 [2/2] (2.32ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 245 'load' 'b_1_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 246 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch628 [
    i4 0, label %branch621
    i4 1, label %branch622
    i4 2, label %branch623
    i4 3, label %branch624
    i4 4, label %branch625
    i4 5, label %branch626
    i4 6, label %branch627
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 246 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_2 : Operation 247 [2/2] (2.32ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 247 'load' 'b_2_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 248 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch589 [
    i4 0, label %branch582
    i4 1, label %branch583
    i4 2, label %branch584
    i4 3, label %branch585
    i4 4, label %branch586
    i4 5, label %branch587
    i4 6, label %branch588
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 248 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_2 : Operation 249 [2/2] (2.32ns)   --->   "%a_8_load_5 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 249 'load' 'a_8_load_5' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 250 [2/2] (2.32ns)   --->   "%a_7_load_8 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 250 'load' 'a_7_load_8' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 251 [2/2] (2.32ns)   --->   "%a_6_load_8 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 251 'load' 'a_6_load_8' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 252 [2/2] (2.32ns)   --->   "%a_5_load_8 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 252 'load' 'a_5_load_8' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 253 [2/2] (2.32ns)   --->   "%a_4_load_8 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 253 'load' 'a_4_load_8' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 254 [2/2] (2.32ns)   --->   "%a_3_load_8 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 254 'load' 'a_3_load_8' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 255 [2/2] (2.32ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 255 'load' 'a_2_load_8' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 256 [2/2] (2.32ns)   --->   "%a_9_load_2 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 256 'load' 'a_9_load_2' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 257 [2/2] (2.32ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 257 'load' 'b_2_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 258 [2/2] (2.32ns)   --->   "%a_6_load_11 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 258 'load' 'a_6_load_11' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 259 [2/2] (2.32ns)   --->   "%a_5_load_11 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 259 'load' 'a_5_load_11' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 260 [2/2] (2.32ns)   --->   "%a_4_load_11 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 260 'load' 'a_4_load_11' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 261 [2/2] (2.32ns)   --->   "%a_3_load_11 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 261 'load' 'a_3_load_11' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 262 [2/2] (2.32ns)   --->   "%a_2_load_11 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 262 'load' 'a_2_load_11' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 263 [2/2] (2.32ns)   --->   "%a_1_load_8 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 263 'load' 'a_1_load_8' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 264 [2/2] (2.32ns)   --->   "%a_0_load_5 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 264 'load' 'a_0_load_5' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 265 [2/2] (2.32ns)   --->   "%a_7_load_11 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 265 'load' 'a_7_load_11' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 266 [2/2] (2.32ns)   --->   "%a_7_load_12 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 266 'load' 'a_7_load_12' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 267 [2/2] (2.32ns)   --->   "%a_6_load_12 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 267 'load' 'a_6_load_12' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 268 [2/2] (2.32ns)   --->   "%a_5_load_12 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 268 'load' 'a_5_load_12' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 269 [2/2] (2.32ns)   --->   "%a_4_load_12 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 269 'load' 'a_4_load_12' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 270 [2/2] (2.32ns)   --->   "%a_3_load_12 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 270 'load' 'a_3_load_12' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 271 [2/2] (2.32ns)   --->   "%a_2_load_12 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 271 'load' 'a_2_load_12' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 272 [2/2] (2.32ns)   --->   "%a_1_load_9 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 272 'load' 'a_1_load_9' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 273 [2/2] (2.32ns)   --->   "%a_8_load_6 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 273 'load' 'a_8_load_6' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 274 [2/2] (2.32ns)   --->   "%a_8_load_11 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 274 'load' 'a_8_load_11' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 275 [2/2] (2.32ns)   --->   "%a_7_load_17 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 275 'load' 'a_7_load_17' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 276 [2/2] (2.32ns)   --->   "%a_6_load_17 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 276 'load' 'a_6_load_17' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 277 [2/2] (2.32ns)   --->   "%a_5_load_17 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 277 'load' 'a_5_load_17' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 278 [2/2] (2.32ns)   --->   "%a_4_load_17 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 278 'load' 'a_4_load_17' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 279 [2/2] (2.32ns)   --->   "%a_3_load_17 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 279 'load' 'a_3_load_17' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 280 [2/2] (2.32ns)   --->   "%a_2_load_17 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 280 'load' 'a_2_load_17' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 281 [2/2] (2.32ns)   --->   "%a_9_load_5 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 281 'load' 'a_9_load_5' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 5> <Delay = 8.49>
ST_3 : Operation 282 [2/2] (2.32ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 282 'load' 'a_6_load' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 283 [2/2] (2.32ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 283 'load' 'a_5_load' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 284 [2/2] (2.32ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 284 'load' 'a_4_load' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 285 [2/2] (2.32ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 285 'load' 'a_3_load' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 286 [2/2] (2.32ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 286 'load' 'a_2_load' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 287 [2/2] (2.32ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 287 'load' 'a_1_load' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 288 [2/2] (2.32ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 288 'load' 'a_0_load' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 289 [2/2] (2.32ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 289 'load' 'a_7_load' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 290 [2/2] (2.32ns)   --->   "%a_6_load_1 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 290 'load' 'a_6_load_1' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 291 [2/2] (2.32ns)   --->   "%a_5_load_1 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 291 'load' 'a_5_load_1' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 292 [2/2] (2.32ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 292 'load' 'a_4_load_1' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 293 [2/2] (2.32ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 293 'load' 'a_3_load_1' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 294 [2/2] (2.32ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 294 'load' 'a_2_load_1' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 295 [2/2] (2.32ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 295 'load' 'a_1_load_1' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 296 [2/2] (2.32ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 296 'load' 'a_0_load_1' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 297 [2/2] (2.32ns)   --->   "%a_7_load_1 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 297 'load' 'a_7_load_1' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 298 [2/2] (2.32ns)   --->   "%a_7_load_4 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 298 'load' 'a_7_load_4' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 299 [2/2] (2.32ns)   --->   "%a_6_load_4 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 299 'load' 'a_6_load_4' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 300 [2/2] (2.32ns)   --->   "%a_5_load_4 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 300 'load' 'a_5_load_4' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 301 [2/2] (2.32ns)   --->   "%a_4_load_4 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 301 'load' 'a_4_load_4' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 302 [2/2] (2.32ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 302 'load' 'a_3_load_4' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 303 [2/2] (2.32ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 303 'load' 'a_2_load_4' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 304 [2/2] (2.32ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 304 'load' 'a_1_load_4' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 305 [2/2] (2.32ns)   --->   "%a_8_load_1 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 305 'load' 'a_8_load_1' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 306 [2/2] (2.32ns)   --->   "%a_7_load_5 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 306 'load' 'a_7_load_5' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 307 [2/2] (2.32ns)   --->   "%a_6_load_5 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 307 'load' 'a_6_load_5' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 308 [2/2] (2.32ns)   --->   "%a_5_load_5 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 308 'load' 'a_5_load_5' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 309 [2/2] (2.32ns)   --->   "%a_4_load_5 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 309 'load' 'a_4_load_5' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 310 [2/2] (2.32ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 310 'load' 'a_3_load_5' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 311 [2/2] (2.32ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 311 'load' 'a_2_load_5' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 312 [2/2] (2.32ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 312 'load' 'a_1_load_5' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 313 [2/2] (2.32ns)   --->   "%a_8_load_2 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 313 'load' 'a_8_load_2' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 314 [2/2] (2.32ns)   --->   "%a_8_load_3 = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 314 'load' 'a_8_load_3' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 315 [2/2] (2.32ns)   --->   "%a_7_load_6 = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 315 'load' 'a_7_load_6' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 316 [2/2] (2.32ns)   --->   "%a_6_load_6 = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 316 'load' 'a_6_load_6' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 317 [2/2] (2.32ns)   --->   "%a_5_load_6 = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 317 'load' 'a_5_load_6' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 318 [2/2] (2.32ns)   --->   "%a_4_load_6 = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 318 'load' 'a_4_load_6' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 319 [2/2] (2.32ns)   --->   "%a_3_load_6 = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 319 'load' 'a_3_load_6' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 320 [2/2] (2.32ns)   --->   "%a_2_load_6 = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 320 'load' 'a_2_load_6' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 321 [2/2] (2.32ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 321 'load' 'a_9_load' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 322 [2/2] (2.32ns)   --->   "%a_8_load_4 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 322 'load' 'a_8_load_4' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 323 [2/2] (2.32ns)   --->   "%a_7_load_7 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 323 'load' 'a_7_load_7' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 324 [2/2] (2.32ns)   --->   "%a_6_load_7 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 324 'load' 'a_6_load_7' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 325 [2/2] (2.32ns)   --->   "%a_5_load_7 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 325 'load' 'a_5_load_7' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 326 [2/2] (2.32ns)   --->   "%a_4_load_7 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 326 'load' 'a_4_load_7' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 327 [2/2] (2.32ns)   --->   "%a_3_load_7 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 327 'load' 'a_3_load_7' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 328 [2/2] (2.32ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 328 'load' 'a_2_load_7' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 329 [2/2] (2.32ns)   --->   "%a_9_load_1 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 329 'load' 'a_9_load_1' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_2_2_2 = sext i8 %a_load_2_2_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 330 'sext' 'tmp_2_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (3.36ns) (grouped into DSP with root node tmp19)   --->   "%tmp_7_2_2_2 = mul i16 %tmp_2_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 331 'mul' 'tmp_7_2_2_2' <Predicate = (!exitcond3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 332 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp19 = add i16 %tmp_7_2_0_2, %tmp_7_2_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 332 'add' 'tmp19' <Predicate = (!exitcond3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 333 [1/1] (2.07ns)   --->   "%tmp20 = add i16 %tmp19, %tmp_7_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 333 'add' 'tmp20' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%a_load_4_2_2_phi = phi i8 [ %a_2_load_44, %branch202 ], [ %a_3_load_44, %branch203 ], [ %a_4_load_44, %branch204 ], [ %a_5_load_44, %branch205 ], [ %a_6_load_44, %branch206 ], [ %a_7_load_44, %branch207 ], [ %a_8_load_29, %branch208 ], [ %a_9_load_14, %branch209 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 334 'phi' 'a_load_4_2_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%a_load_5_2_2_phi = phi i8 [ %a_2_load_53, %branch112 ], [ %a_3_load_53, %branch113 ], [ %a_4_load_53, %branch114 ], [ %a_5_load_53, %branch115 ], [ %a_6_load_53, %branch116 ], [ %a_7_load_53, %branch117 ], [ %a_8_load_35, %branch118 ], [ %a_9_load_17, %branch119 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 335 'phi' 'a_load_5_2_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 336 [1/2] (2.32ns)   --->   "%a_6_load_56 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 336 'load' 'a_6_load_56' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 337 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:28]   --->   Operation 337 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_3 : Operation 338 [1/2] (2.32ns)   --->   "%a_5_load_56 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 338 'load' 'a_5_load_56' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 339 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:28]   --->   Operation 339 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_3 : Operation 340 [1/2] (2.32ns)   --->   "%a_4_load_56 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 340 'load' 'a_4_load_56' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 341 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:28]   --->   Operation 341 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_3 : Operation 342 [1/2] (2.32ns)   --->   "%a_3_load_56 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 342 'load' 'a_3_load_56' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 343 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:28]   --->   Operation 343 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_3 : Operation 344 [1/2] (2.32ns)   --->   "%a_2_load_56 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 344 'load' 'a_2_load_56' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 345 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:28]   --->   Operation 345 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_3 : Operation 346 [1/2] (2.32ns)   --->   "%a_1_load_38 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 346 'load' 'a_1_load_38' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 347 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:28]   --->   Operation 347 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_3 : Operation 348 [1/2] (2.32ns)   --->   "%a_0_load_20 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 348 'load' 'a_0_load_20' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 349 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:28]   --->   Operation 349 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_3 : Operation 350 [1/2] (2.32ns)   --->   "%a_7_load_56 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 350 'load' 'a_7_load_56' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 351 [1/1] (2.00ns)   --->   "br label %65" [final_project/matrix_conv.cpp:28]   --->   Operation 351 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%a_load_6_0_2_phi = phi i8 [ %a_0_load_20, %branch80 ], [ %a_1_load_38, %branch81 ], [ %a_2_load_56, %branch82 ], [ %a_3_load_56, %branch83 ], [ %a_4_load_56, %branch84 ], [ %a_5_load_56, %branch85 ], [ %a_6_load_56, %branch86 ], [ %a_7_load_56, %branch87 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 352 'phi' 'a_load_6_0_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_6_0_2 = sext i8 %a_load_6_0_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 353 'sext' 'tmp_6_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (4.17ns)   --->   "%tmp_7_6_0_2 = mul i16 %tmp_6_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 354 'mul' 'tmp_7_6_0_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch218 [
    i4 0, label %branch211
    i4 1, label %branch212
    i4 2, label %branch213
    i4 3, label %branch214
    i4 4, label %branch215
    i4 5, label %branch216
    i4 6, label %branch217
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 355 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_3 : Operation 356 [1/2] (2.32ns)   --->   "%a_7_load_57 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 356 'load' 'a_7_load_57' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 357 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:28]   --->   Operation 357 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_3 : Operation 358 [1/2] (2.32ns)   --->   "%a_6_load_57 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 358 'load' 'a_6_load_57' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 359 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:28]   --->   Operation 359 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_3 : Operation 360 [1/2] (2.32ns)   --->   "%a_5_load_57 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 360 'load' 'a_5_load_57' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 361 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:28]   --->   Operation 361 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_3 : Operation 362 [1/2] (2.32ns)   --->   "%a_4_load_57 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 362 'load' 'a_4_load_57' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 363 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:28]   --->   Operation 363 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_3 : Operation 364 [1/2] (2.32ns)   --->   "%a_3_load_57 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 364 'load' 'a_3_load_57' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 365 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:28]   --->   Operation 365 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_3 : Operation 366 [1/2] (2.32ns)   --->   "%a_2_load_57 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 366 'load' 'a_2_load_57' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 367 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:28]   --->   Operation 367 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_3 : Operation 368 [1/2] (2.32ns)   --->   "%a_1_load_39 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 368 'load' 'a_1_load_39' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 369 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:28]   --->   Operation 369 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_3 : Operation 370 [1/2] (2.32ns)   --->   "%a_8_load_36 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 370 'load' 'a_8_load_36' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 371 [1/1] (2.00ns)   --->   "br label %66" [final_project/matrix_conv.cpp:28]   --->   Operation 371 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%a_load_6_1_0_phi = phi i8 [ %a_1_load_39, %branch211 ], [ %a_2_load_57, %branch212 ], [ %a_3_load_57, %branch213 ], [ %a_4_load_57, %branch214 ], [ %a_5_load_57, %branch215 ], [ %a_6_load_57, %branch216 ], [ %a_7_load_57, %branch217 ], [ %a_8_load_36, %branch218 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 372 'phi' 'a_load_6_1_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_6_1 = sext i8 %a_load_6_1_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 373 'sext' 'tmp_6_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (4.17ns)   --->   "%tmp_7_6_1 = mul i16 %tmp_6_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 374 'mul' 'tmp_7_6_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch138 [
    i4 0, label %branch131
    i4 1, label %branch132
    i4 2, label %branch133
    i4 3, label %branch134
    i4 4, label %branch135
    i4 5, label %branch136
    i4 6, label %branch137
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 375 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_3 : Operation 376 [1/2] (2.32ns)   --->   "%a_8_load_41 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 376 'load' 'a_8_load_41' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 377 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:28]   --->   Operation 377 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_3 : Operation 378 [1/2] (2.32ns)   --->   "%a_7_load_62 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 378 'load' 'a_7_load_62' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 379 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:28]   --->   Operation 379 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_3 : Operation 380 [1/2] (2.32ns)   --->   "%a_6_load_62 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 380 'load' 'a_6_load_62' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 381 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:28]   --->   Operation 381 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_3 : Operation 382 [1/2] (2.32ns)   --->   "%a_5_load_62 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 382 'load' 'a_5_load_62' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 383 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:28]   --->   Operation 383 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_3 : Operation 384 [1/2] (2.32ns)   --->   "%a_4_load_62 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 384 'load' 'a_4_load_62' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 385 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:28]   --->   Operation 385 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_3 : Operation 386 [1/2] (2.32ns)   --->   "%a_3_load_62 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 386 'load' 'a_3_load_62' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 387 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:28]   --->   Operation 387 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_3 : Operation 388 [1/2] (2.32ns)   --->   "%a_2_load_62 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 388 'load' 'a_2_load_62' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 389 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:28]   --->   Operation 389 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_3 : Operation 390 [1/2] (2.32ns)   --->   "%a_9_load_20 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 390 'load' 'a_9_load_20' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 391 [1/1] (2.00ns)   --->   "br label %71" [final_project/matrix_conv.cpp:28]   --->   Operation 391 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_3 : Operation 392 [1/2] (2.32ns)   --->   "%a_6_load_65 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 392 'load' 'a_6_load_65' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 393 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:28]   --->   Operation 393 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_3 : Operation 394 [1/2] (2.32ns)   --->   "%a_5_load_65 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 394 'load' 'a_5_load_65' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 395 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:28]   --->   Operation 395 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_3 : Operation 396 [1/2] (2.32ns)   --->   "%a_4_load_65 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 396 'load' 'a_4_load_65' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 397 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:28]   --->   Operation 397 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_3 : Operation 398 [1/2] (2.32ns)   --->   "%a_3_load_65 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 398 'load' 'a_3_load_65' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 399 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:28]   --->   Operation 399 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_3 : Operation 400 [1/2] (2.32ns)   --->   "%a_2_load_65 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 400 'load' 'a_2_load_65' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 401 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:28]   --->   Operation 401 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_3 : Operation 402 [1/2] (2.32ns)   --->   "%a_1_load_44 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 402 'load' 'a_1_load_44' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 403 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:28]   --->   Operation 403 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_3 : Operation 404 [1/2] (2.32ns)   --->   "%a_0_load_23 = load i8* %a_0_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 404 'load' 'a_0_load_23' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 405 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:28]   --->   Operation 405 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_3 : Operation 406 [1/2] (2.32ns)   --->   "%a_7_load_65 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 406 'load' 'a_7_load_65' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 407 [1/1] (2.00ns)   --->   "br label %75" [final_project/matrix_conv.cpp:28]   --->   Operation 407 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%a_load_7_0_2_phi = phi i8 [ %a_0_load_23, %branch20 ], [ %a_1_load_44, %branch21 ], [ %a_2_load_65, %branch22 ], [ %a_3_load_65, %branch23 ], [ %a_4_load_65, %branch24 ], [ %a_5_load_65, %branch25 ], [ %a_6_load_65, %branch26 ], [ %a_7_load_65, %branch27 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 408 'phi' 'a_load_7_0_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_7_0_2_10 = sext i8 %a_load_7_0_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 409 'sext' 'tmp_7_0_2_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (4.17ns)   --->   "%tmp_7_7_0_2 = mul i16 %tmp_7_0_2_10, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 410 'mul' 'tmp_7_7_0_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch128 [
    i4 0, label %branch121
    i4 1, label %branch122
    i4 2, label %branch123
    i4 3, label %branch124
    i4 4, label %branch125
    i4 5, label %branch126
    i4 6, label %branch127
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 411 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_3 : Operation 412 [1/2] (2.32ns)   --->   "%a_7_load_66 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 412 'load' 'a_7_load_66' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 413 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:28]   --->   Operation 413 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_3 : Operation 414 [1/2] (2.32ns)   --->   "%a_6_load_66 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 414 'load' 'a_6_load_66' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 415 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:28]   --->   Operation 415 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_3 : Operation 416 [1/2] (2.32ns)   --->   "%a_5_load_66 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 416 'load' 'a_5_load_66' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 417 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:28]   --->   Operation 417 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_3 : Operation 418 [1/2] (2.32ns)   --->   "%a_4_load_66 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 418 'load' 'a_4_load_66' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 419 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:28]   --->   Operation 419 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_3 : Operation 420 [1/2] (2.32ns)   --->   "%a_3_load_66 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 420 'load' 'a_3_load_66' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 421 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:28]   --->   Operation 421 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_3 : Operation 422 [1/2] (2.32ns)   --->   "%a_2_load_66 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 422 'load' 'a_2_load_66' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 423 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:28]   --->   Operation 423 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_3 : Operation 424 [1/2] (2.32ns)   --->   "%a_1_load_45 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 424 'load' 'a_1_load_45' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 425 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:28]   --->   Operation 425 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_3 : Operation 426 [1/2] (2.32ns)   --->   "%a_8_load_42 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 426 'load' 'a_8_load_42' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 427 [1/1] (2.00ns)   --->   "br label %76" [final_project/matrix_conv.cpp:28]   --->   Operation 427 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%a_load_7_1_0_phi = phi i8 [ %a_1_load_45, %branch121 ], [ %a_2_load_66, %branch122 ], [ %a_3_load_66, %branch123 ], [ %a_4_load_66, %branch124 ], [ %a_5_load_66, %branch125 ], [ %a_6_load_66, %branch126 ], [ %a_7_load_66, %branch127 ], [ %a_8_load_42, %branch128 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 428 'phi' 'a_load_7_1_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_7_1_11 = sext i8 %a_load_7_1_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 429 'sext' 'tmp_7_1_11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (4.17ns)   --->   "%tmp_7_7_1 = mul i16 %tmp_7_1_11, %tmp_3_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 430 'mul' 'tmp_7_7_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch58 [
    i4 0, label %branch51
    i4 1, label %branch52
    i4 2, label %branch53
    i4 3, label %branch54
    i4 4, label %branch55
    i4 5, label %branch56
    i4 6, label %branch57
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 431 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_3 : Operation 432 [1/2] (2.32ns)   --->   "%a_8_load_47 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 432 'load' 'a_8_load_47' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 433 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:28]   --->   Operation 433 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_3 : Operation 434 [1/2] (2.32ns)   --->   "%a_7_load_71 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 434 'load' 'a_7_load_71' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 435 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:28]   --->   Operation 435 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_3 : Operation 436 [1/2] (2.32ns)   --->   "%a_6_load_71 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 436 'load' 'a_6_load_71' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 437 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:28]   --->   Operation 437 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_3 : Operation 438 [1/2] (2.32ns)   --->   "%a_5_load_71 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 438 'load' 'a_5_load_71' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 439 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:28]   --->   Operation 439 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_3 : Operation 440 [1/2] (2.32ns)   --->   "%a_4_load_71 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 440 'load' 'a_4_load_71' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 441 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:28]   --->   Operation 441 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_3 : Operation 442 [1/2] (2.32ns)   --->   "%a_3_load_71 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 442 'load' 'a_3_load_71' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 443 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:28]   --->   Operation 443 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_3 : Operation 444 [1/2] (2.32ns)   --->   "%a_2_load_71 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 444 'load' 'a_2_load_71' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 445 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:28]   --->   Operation 445 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_3 : Operation 446 [1/2] (2.32ns)   --->   "%a_9_load_23 = load i8* %a_9_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 446 'load' 'a_9_load_23' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 447 [1/1] (2.00ns)   --->   "br label %81" [final_project/matrix_conv.cpp:28]   --->   Operation 447 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>

State 4 <SV = 6> <Delay = 8.49>
ST_4 : Operation 448 [1/2] (2.32ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 448 'load' 'a_6_load' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 449 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:28]   --->   Operation 449 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_4 : Operation 450 [1/2] (2.32ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 450 'load' 'a_5_load' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 451 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:28]   --->   Operation 451 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_4 : Operation 452 [1/2] (2.32ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 452 'load' 'a_4_load' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 453 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:28]   --->   Operation 453 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_4 : Operation 454 [1/2] (2.32ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 454 'load' 'a_3_load' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 455 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:28]   --->   Operation 455 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_4 : Operation 456 [1/2] (2.32ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 456 'load' 'a_2_load' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 457 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:28]   --->   Operation 457 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_4 : Operation 458 [1/2] (2.32ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 458 'load' 'a_1_load' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 459 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:28]   --->   Operation 459 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_4 : Operation 460 [1/2] (2.32ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 460 'load' 'a_0_load' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 461 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:28]   --->   Operation 461 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_4 : Operation 462 [1/2] (2.32ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 462 'load' 'a_7_load' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 463 [1/1] (2.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:28]   --->   Operation 463 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%a_load_0_0_0_phi = phi i8 [ %a_0_load, %branch710 ], [ %a_1_load, %branch711 ], [ %a_2_load, %branch712 ], [ %a_3_load, %branch713 ], [ %a_4_load, %branch714 ], [ %a_5_load, %branch715 ], [ %a_6_load, %branch716 ], [ %a_7_load, %branch717 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 464 'phi' 'a_load_0_0_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %a_load_0_0_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 465 'sext' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_3 = sext i8 %b_0_load to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 466 'sext' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (4.17ns)   --->   "%tmp_7 = mul i16 %tmp_s, %tmp_3" [final_project/matrix_conv.cpp:28]   --->   Operation 467 'mul' 'tmp_7' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/2] (2.32ns)   --->   "%a_6_load_1 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 468 'load' 'a_6_load_1' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 469 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:28]   --->   Operation 469 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_4 : Operation 470 [1/2] (2.32ns)   --->   "%a_5_load_1 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 470 'load' 'a_5_load_1' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 471 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:28]   --->   Operation 471 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_4 : Operation 472 [1/2] (2.32ns)   --->   "%a_4_load_1 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 472 'load' 'a_4_load_1' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 473 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:28]   --->   Operation 473 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_4 : Operation 474 [1/2] (2.32ns)   --->   "%a_3_load_1 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 474 'load' 'a_3_load_1' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 475 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:28]   --->   Operation 475 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_4 : Operation 476 [1/2] (2.32ns)   --->   "%a_2_load_1 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 476 'load' 'a_2_load_1' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 477 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:28]   --->   Operation 477 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_4 : Operation 478 [1/2] (2.32ns)   --->   "%a_1_load_1 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 478 'load' 'a_1_load_1' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 479 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:28]   --->   Operation 479 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_4 : Operation 480 [1/2] (2.32ns)   --->   "%a_0_load_1 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 480 'load' 'a_0_load_1' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 481 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:28]   --->   Operation 481 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_4 : Operation 482 [1/2] (2.32ns)   --->   "%a_7_load_1 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 482 'load' 'a_7_load_1' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 483 [1/1] (2.00ns)   --->   "br label %4" [final_project/matrix_conv.cpp:28]   --->   Operation 483 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%a_load_0_0_1_phi = phi i8 [ %a_0_load_1, %branch700 ], [ %a_1_load_1, %branch701 ], [ %a_2_load_1, %branch702 ], [ %a_3_load_1, %branch703 ], [ %a_4_load_1, %branch704 ], [ %a_5_load_1, %branch705 ], [ %a_6_load_1, %branch706 ], [ %a_7_load_1, %branch707 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 484 'phi' 'a_load_0_0_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_0_0_1 = sext i8 %a_load_0_0_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 485 'sext' 'tmp_0_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_3_0_0_1 = sext i8 %b_0_load_1 to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 486 'sext' 'tmp_3_0_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (4.17ns)   --->   "%tmp_7_0_0_1 = mul i16 %tmp_0_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 487 'mul' 'tmp_7_0_0_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/2] (2.32ns)   --->   "%a_7_load_4 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 488 'load' 'a_7_load_4' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 489 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:28]   --->   Operation 489 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_4 : Operation 490 [1/2] (2.32ns)   --->   "%a_6_load_4 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 490 'load' 'a_6_load_4' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 491 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:28]   --->   Operation 491 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_4 : Operation 492 [1/2] (2.32ns)   --->   "%a_5_load_4 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 492 'load' 'a_5_load_4' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 493 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:28]   --->   Operation 493 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_4 : Operation 494 [1/2] (2.32ns)   --->   "%a_4_load_4 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 494 'load' 'a_4_load_4' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 495 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:28]   --->   Operation 495 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_4 : Operation 496 [1/2] (2.32ns)   --->   "%a_3_load_4 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 496 'load' 'a_3_load_4' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 497 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:28]   --->   Operation 497 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_4 : Operation 498 [1/2] (2.32ns)   --->   "%a_2_load_4 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 498 'load' 'a_2_load_4' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 499 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:28]   --->   Operation 499 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_4 : Operation 500 [1/2] (2.32ns)   --->   "%a_1_load_4 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 500 'load' 'a_1_load_4' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 501 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:28]   --->   Operation 501 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_4 : Operation 502 [1/2] (2.32ns)   --->   "%a_8_load_1 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 502 'load' 'a_8_load_1' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 503 [1/1] (2.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:28]   --->   Operation 503 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%a_load_0_1_1_phi = phi i8 [ %a_1_load_4, %branch641 ], [ %a_2_load_4, %branch642 ], [ %a_3_load_4, %branch643 ], [ %a_4_load_4, %branch644 ], [ %a_5_load_4, %branch645 ], [ %a_6_load_4, %branch646 ], [ %a_7_load_4, %branch647 ], [ %a_8_load_1, %branch648 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 504 'phi' 'a_load_0_1_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_0_1_1 = sext i8 %a_load_0_1_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 505 'sext' 'tmp_0_1_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_3_0_1_1 = sext i8 %b_1_load_1 to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 506 'sext' 'tmp_3_0_1_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (4.17ns)   --->   "%tmp_7_0_1_1 = mul i16 %tmp_0_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 507 'mul' 'tmp_7_0_1_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/2] (2.32ns)   --->   "%a_7_load_5 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 508 'load' 'a_7_load_5' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 509 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:28]   --->   Operation 509 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_4 : Operation 510 [1/2] (2.32ns)   --->   "%a_6_load_5 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 510 'load' 'a_6_load_5' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 511 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:28]   --->   Operation 511 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_4 : Operation 512 [1/2] (2.32ns)   --->   "%a_5_load_5 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 512 'load' 'a_5_load_5' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 513 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:28]   --->   Operation 513 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_4 : Operation 514 [1/2] (2.32ns)   --->   "%a_4_load_5 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 514 'load' 'a_4_load_5' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 515 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:28]   --->   Operation 515 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_4 : Operation 516 [1/2] (2.32ns)   --->   "%a_3_load_5 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 516 'load' 'a_3_load_5' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 517 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:28]   --->   Operation 517 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_4 : Operation 518 [1/2] (2.32ns)   --->   "%a_2_load_5 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 518 'load' 'a_2_load_5' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 519 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:28]   --->   Operation 519 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_4 : Operation 520 [1/2] (2.32ns)   --->   "%a_1_load_5 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 520 'load' 'a_1_load_5' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 521 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:28]   --->   Operation 521 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_4 : Operation 522 [1/2] (2.32ns)   --->   "%a_8_load_2 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 522 'load' 'a_8_load_2' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 523 [1/1] (2.00ns)   --->   "br label %8" [final_project/matrix_conv.cpp:28]   --->   Operation 523 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%a_load_0_1_2_phi = phi i8 [ %a_1_load_5, %branch621 ], [ %a_2_load_5, %branch622 ], [ %a_3_load_5, %branch623 ], [ %a_4_load_5, %branch624 ], [ %a_5_load_5, %branch625 ], [ %a_6_load_5, %branch626 ], [ %a_7_load_5, %branch627 ], [ %a_8_load_2, %branch628 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 524 'phi' 'a_load_0_1_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_0_1_2 = sext i8 %a_load_0_1_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 525 'sext' 'tmp_0_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_3_0_1_2 = sext i8 %b_1_load_2 to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 526 'sext' 'tmp_3_0_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (4.17ns)   --->   "%tmp_7_0_1_2 = mul i16 %tmp_3_0_1_2, %tmp_0_1_2" [final_project/matrix_conv.cpp:28]   --->   Operation 527 'mul' 'tmp_7_0_1_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [1/2] (2.32ns)   --->   "%a_8_load_3 = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 528 'load' 'a_8_load_3' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 529 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:28]   --->   Operation 529 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_4 : Operation 530 [1/2] (2.32ns)   --->   "%a_7_load_6 = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 530 'load' 'a_7_load_6' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 531 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:28]   --->   Operation 531 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_4 : Operation 532 [1/2] (2.32ns)   --->   "%a_6_load_6 = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 532 'load' 'a_6_load_6' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 533 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:28]   --->   Operation 533 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_4 : Operation 534 [1/2] (2.32ns)   --->   "%a_5_load_6 = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 534 'load' 'a_5_load_6' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 535 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:28]   --->   Operation 535 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_4 : Operation 536 [1/2] (2.32ns)   --->   "%a_4_load_6 = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 536 'load' 'a_4_load_6' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 537 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:28]   --->   Operation 537 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_4 : Operation 538 [1/2] (2.32ns)   --->   "%a_3_load_6 = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 538 'load' 'a_3_load_6' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 539 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:28]   --->   Operation 539 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_4 : Operation 540 [1/2] (2.32ns)   --->   "%a_2_load_6 = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 540 'load' 'a_2_load_6' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 541 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:28]   --->   Operation 541 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_4 : Operation 542 [1/2] (2.32ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 542 'load' 'a_9_load' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 543 [1/1] (2.00ns)   --->   "br label %9" [final_project/matrix_conv.cpp:28]   --->   Operation 543 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%a_load_0_2_0_phi = phi i8 [ %a_2_load_6, %branch592 ], [ %a_3_load_6, %branch593 ], [ %a_4_load_6, %branch594 ], [ %a_5_load_6, %branch595 ], [ %a_6_load_6, %branch596 ], [ %a_7_load_6, %branch597 ], [ %a_8_load_3, %branch598 ], [ %a_9_load, %branch599 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 544 'phi' 'a_load_0_2_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_0_2 = sext i8 %a_load_0_2_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 545 'sext' 'tmp_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_3_0_2 = sext i8 %b_2_load to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 546 'sext' 'tmp_3_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (4.17ns)   --->   "%tmp_7_0_2 = mul i16 %tmp_0_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 547 'mul' 'tmp_7_0_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/2] (2.32ns)   --->   "%a_8_load_4 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 548 'load' 'a_8_load_4' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 549 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:28]   --->   Operation 549 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_4 : Operation 550 [1/2] (2.32ns)   --->   "%a_7_load_7 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 550 'load' 'a_7_load_7' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 551 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:28]   --->   Operation 551 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_4 : Operation 552 [1/2] (2.32ns)   --->   "%a_6_load_7 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 552 'load' 'a_6_load_7' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 553 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:28]   --->   Operation 553 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_4 : Operation 554 [1/2] (2.32ns)   --->   "%a_5_load_7 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 554 'load' 'a_5_load_7' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 555 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:28]   --->   Operation 555 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_4 : Operation 556 [1/2] (2.32ns)   --->   "%a_4_load_7 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 556 'load' 'a_4_load_7' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 557 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:28]   --->   Operation 557 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_4 : Operation 558 [1/2] (2.32ns)   --->   "%a_3_load_7 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 558 'load' 'a_3_load_7' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 559 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:28]   --->   Operation 559 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_4 : Operation 560 [1/2] (2.32ns)   --->   "%a_2_load_7 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 560 'load' 'a_2_load_7' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 561 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:28]   --->   Operation 561 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_4 : Operation 562 [1/2] (2.32ns)   --->   "%a_9_load_1 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 562 'load' 'a_9_load_1' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 563 [1/1] (2.00ns)   --->   "br label %10" [final_project/matrix_conv.cpp:28]   --->   Operation 563 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%a_load_0_2_1_phi = phi i8 [ %a_2_load_7, %branch582 ], [ %a_3_load_7, %branch583 ], [ %a_4_load_7, %branch584 ], [ %a_5_load_7, %branch585 ], [ %a_6_load_7, %branch586 ], [ %a_7_load_7, %branch587 ], [ %a_8_load_4, %branch588 ], [ %a_9_load_1, %branch589 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 564 'phi' 'a_load_0_2_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_0_2_1 = sext i8 %a_load_0_2_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 565 'sext' 'tmp_0_2_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_3_0_2_1 = sext i8 %b_2_load_1 to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 566 'sext' 'tmp_3_0_2_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (4.17ns)   --->   "%tmp_7_0_2_1 = mul i16 %tmp_0_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 567 'mul' 'tmp_7_0_2_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [2/2] (2.32ns)   --->   "%a_6_load_9 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 568 'load' 'a_6_load_9' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 569 [2/2] (2.32ns)   --->   "%a_5_load_9 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 569 'load' 'a_5_load_9' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 570 [2/2] (2.32ns)   --->   "%a_4_load_9 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 570 'load' 'a_4_load_9' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 571 [2/2] (2.32ns)   --->   "%a_3_load_9 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 571 'load' 'a_3_load_9' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 572 [2/2] (2.32ns)   --->   "%a_2_load_9 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 572 'load' 'a_2_load_9' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 573 [2/2] (2.32ns)   --->   "%a_1_load_6 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 573 'load' 'a_1_load_6' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 574 [2/2] (2.32ns)   --->   "%a_0_load_3 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 574 'load' 'a_0_load_3' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 575 [2/2] (2.32ns)   --->   "%a_7_load_9 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 575 'load' 'a_7_load_9' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 576 [2/2] (2.32ns)   --->   "%a_6_load_10 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 576 'load' 'a_6_load_10' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 577 [2/2] (2.32ns)   --->   "%a_5_load_10 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 577 'load' 'a_5_load_10' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 578 [2/2] (2.32ns)   --->   "%a_4_load_10 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 578 'load' 'a_4_load_10' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 579 [2/2] (2.32ns)   --->   "%a_3_load_10 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 579 'load' 'a_3_load_10' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 580 [2/2] (2.32ns)   --->   "%a_2_load_10 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 580 'load' 'a_2_load_10' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 581 [2/2] (2.32ns)   --->   "%a_1_load_7 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 581 'load' 'a_1_load_7' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 582 [2/2] (2.32ns)   --->   "%a_0_load_4 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 582 'load' 'a_0_load_4' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 583 [2/2] (2.32ns)   --->   "%a_7_load_10 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 583 'load' 'a_7_load_10' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 584 [2/2] (2.32ns)   --->   "%a_7_load_13 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 584 'load' 'a_7_load_13' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 585 [2/2] (2.32ns)   --->   "%a_6_load_13 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 585 'load' 'a_6_load_13' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 586 [2/2] (2.32ns)   --->   "%a_5_load_13 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 586 'load' 'a_5_load_13' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 587 [2/2] (2.32ns)   --->   "%a_4_load_13 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 587 'load' 'a_4_load_13' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 588 [2/2] (2.32ns)   --->   "%a_3_load_13 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 588 'load' 'a_3_load_13' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 589 [2/2] (2.32ns)   --->   "%a_2_load_13 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 589 'load' 'a_2_load_13' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 590 [2/2] (2.32ns)   --->   "%a_1_load_10 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 590 'load' 'a_1_load_10' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 591 [2/2] (2.32ns)   --->   "%a_8_load_7 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 591 'load' 'a_8_load_7' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 592 [2/2] (2.32ns)   --->   "%a_7_load_14 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 592 'load' 'a_7_load_14' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 593 [2/2] (2.32ns)   --->   "%a_6_load_14 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 593 'load' 'a_6_load_14' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 594 [2/2] (2.32ns)   --->   "%a_5_load_14 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 594 'load' 'a_5_load_14' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 595 [2/2] (2.32ns)   --->   "%a_4_load_14 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 595 'load' 'a_4_load_14' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 596 [2/2] (2.32ns)   --->   "%a_3_load_14 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 596 'load' 'a_3_load_14' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 597 [2/2] (2.32ns)   --->   "%a_2_load_14 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 597 'load' 'a_2_load_14' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 598 [2/2] (2.32ns)   --->   "%a_1_load_11 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 598 'load' 'a_1_load_11' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 599 [2/2] (2.32ns)   --->   "%a_8_load_8 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 599 'load' 'a_8_load_8' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 600 [2/2] (2.32ns)   --->   "%a_8_load_9 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 600 'load' 'a_8_load_9' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 601 [2/2] (2.32ns)   --->   "%a_7_load_15 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 601 'load' 'a_7_load_15' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 602 [2/2] (2.32ns)   --->   "%a_6_load_15 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 602 'load' 'a_6_load_15' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 603 [2/2] (2.32ns)   --->   "%a_5_load_15 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 603 'load' 'a_5_load_15' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 604 [2/2] (2.32ns)   --->   "%a_4_load_15 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 604 'load' 'a_4_load_15' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 605 [2/2] (2.32ns)   --->   "%a_3_load_15 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 605 'load' 'a_3_load_15' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 606 [2/2] (2.32ns)   --->   "%a_2_load_15 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 606 'load' 'a_2_load_15' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 607 [2/2] (2.32ns)   --->   "%a_9_load_3 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 607 'load' 'a_9_load_3' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 608 [2/2] (2.32ns)   --->   "%a_8_load_10 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 608 'load' 'a_8_load_10' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 609 [2/2] (2.32ns)   --->   "%a_7_load_16 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 609 'load' 'a_7_load_16' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 610 [2/2] (2.32ns)   --->   "%a_6_load_16 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 610 'load' 'a_6_load_16' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 611 [2/2] (2.32ns)   --->   "%a_5_load_16 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 611 'load' 'a_5_load_16' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 612 [2/2] (2.32ns)   --->   "%a_4_load_16 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 612 'load' 'a_4_load_16' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 613 [2/2] (2.32ns)   --->   "%a_3_load_16 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 613 'load' 'a_3_load_16' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 614 [2/2] (2.32ns)   --->   "%a_2_load_16 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 614 'load' 'a_2_load_16' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 615 [2/2] (2.32ns)   --->   "%a_9_load_4 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 615 'load' 'a_9_load_4' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_3_2_2 = sext i8 %a_load_3_2_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 616 'sext' 'tmp_3_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (3.36ns) (grouped into DSP with root node tmp26)   --->   "%tmp_7_3_2_2 = mul i16 %tmp_3_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 617 'mul' 'tmp_7_3_2_2' <Predicate = (!exitcond3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 618 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp26 = add i16 %tmp_7_3_0_2, %tmp_7_3_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 618 'add' 'tmp26' <Predicate = (!exitcond3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 619 [1/1] (2.07ns)   --->   "%tmp27 = add i16 %tmp26, %tmp_7_3_1" [final_project/matrix_conv.cpp:28]   --->   Operation 619 'add' 'tmp27' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%a_load_6_2_2_phi = phi i8 [ %a_2_load_62, %branch42 ], [ %a_3_load_62, %branch43 ], [ %a_4_load_62, %branch44 ], [ %a_5_load_62, %branch45 ], [ %a_6_load_62, %branch46 ], [ %a_7_load_62, %branch47 ], [ %a_8_load_41, %branch48 ], [ %a_9_load_20, %branch49 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 620 'phi' 'a_load_6_2_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%a_load_7_2_2_phi = phi i8 [ %a_2_load_71, %branch2 ], [ %a_3_load_71, %branch3 ], [ %a_4_load_71, %branch4 ], [ %a_5_load_71, %branch5 ], [ %a_6_load_71, %branch6 ], [ %a_7_load_71, %branch7 ], [ %a_8_load_47, %branch8 ], [ %a_9_load_23, %branch9 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 621 'phi' 'a_load_7_2_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 8.49>
ST_5 : Operation 622 [1/2] (2.32ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 622 'load' 'b_0_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 623 [2/2] (2.32ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 623 'load' 'b_0_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 624 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch687 [
    i4 0, label %branch680
    i4 1, label %branch681
    i4 2, label %branch682
    i4 3, label %branch683
    i4 4, label %branch684
    i4 5, label %branch685
    i4 6, label %branch686
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 624 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_5 : Operation 625 [1/2] (2.32ns)   --->   "%a_6_load_2 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 625 'load' 'a_6_load_2' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 626 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 626 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_5 : Operation 627 [1/2] (2.32ns)   --->   "%a_5_load_2 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 627 'load' 'a_5_load_2' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 628 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 628 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_5 : Operation 629 [1/2] (2.32ns)   --->   "%a_4_load_2 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 629 'load' 'a_4_load_2' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 630 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 630 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_5 : Operation 631 [1/2] (2.32ns)   --->   "%a_3_load_2 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 631 'load' 'a_3_load_2' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 632 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 632 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_5 : Operation 633 [1/2] (2.32ns)   --->   "%a_2_load_2 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 633 'load' 'a_2_load_2' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 634 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 634 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_5 : Operation 635 [1/2] (2.32ns)   --->   "%a_1_load_2 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 635 'load' 'a_1_load_2' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 636 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 636 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_5 : Operation 637 [1/2] (2.32ns)   --->   "%a_0_load_2 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 637 'load' 'a_0_load_2' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 638 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 638 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_5 : Operation 639 [1/2] (2.32ns)   --->   "%a_7_load_2 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 639 'load' 'a_7_load_2' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 640 [1/1] (2.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 640 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%a_load_0_0_2_phi = phi i8 [ %a_0_load_2, %branch680 ], [ %a_1_load_2, %branch681 ], [ %a_2_load_2, %branch682 ], [ %a_3_load_2, %branch683 ], [ %a_4_load_2, %branch684 ], [ %a_5_load_2, %branch685 ], [ %a_6_load_2, %branch686 ], [ %a_7_load_2, %branch687 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 641 'phi' 'a_load_0_0_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_0_0_2 = sext i8 %a_load_0_0_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 642 'sext' 'tmp_0_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 643 [1/2] (2.32ns)   --->   "%b_0_load_2 = load i8* %b_0_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 643 'load' 'b_0_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_3_0_0_2 = sext i8 %b_0_load_2 to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 644 'sext' 'tmp_3_0_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (4.17ns)   --->   "%tmp_7_0_0_2 = mul i16 %tmp_3_0_0_2, %tmp_0_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 645 'mul' 'tmp_7_0_0_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 646 [1/2] (2.32ns)   --->   "%a_7_load_3 = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 646 'load' 'a_7_load_3' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 647 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:28]   --->   Operation 647 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_5 : Operation 648 [1/2] (2.32ns)   --->   "%a_6_load_3 = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 648 'load' 'a_6_load_3' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 649 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:28]   --->   Operation 649 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_5 : Operation 650 [1/2] (2.32ns)   --->   "%a_5_load_3 = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 650 'load' 'a_5_load_3' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 651 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:28]   --->   Operation 651 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_5 : Operation 652 [1/2] (2.32ns)   --->   "%a_4_load_3 = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 652 'load' 'a_4_load_3' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 653 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:28]   --->   Operation 653 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_5 : Operation 654 [1/2] (2.32ns)   --->   "%a_3_load_3 = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 654 'load' 'a_3_load_3' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 655 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:28]   --->   Operation 655 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_5 : Operation 656 [1/2] (2.32ns)   --->   "%a_2_load_3 = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 656 'load' 'a_2_load_3' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 657 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:28]   --->   Operation 657 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_5 : Operation 658 [1/2] (2.32ns)   --->   "%a_1_load_3 = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 658 'load' 'a_1_load_3' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 659 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:28]   --->   Operation 659 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_5 : Operation 660 [1/2] (2.32ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 660 'load' 'a_8_load' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 661 [1/1] (2.00ns)   --->   "br label %6" [final_project/matrix_conv.cpp:28]   --->   Operation 661 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%a_load_0_1_0_phi = phi i8 [ %a_1_load_3, %branch651 ], [ %a_2_load_3, %branch652 ], [ %a_3_load_3, %branch653 ], [ %a_4_load_3, %branch654 ], [ %a_5_load_3, %branch655 ], [ %a_6_load_3, %branch656 ], [ %a_7_load_3, %branch657 ], [ %a_8_load, %branch658 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 662 'phi' 'a_load_0_1_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_0_1 = sext i8 %a_load_0_1_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 663 'sext' 'tmp_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 664 [1/2] (2.32ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 664 'load' 'b_1_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_3_0_1 = sext i8 %b_1_load to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 665 'sext' 'tmp_3_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 666 [1/1] (4.17ns)   --->   "%tmp_7_0_1 = mul i16 %tmp_0_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 666 'mul' 'tmp_7_0_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 667 [1/2] (2.32ns)   --->   "%b_1_load_1 = load i8* %b_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 667 'load' 'b_1_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 668 [2/2] (2.32ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 668 'load' 'b_1_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 669 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch599 [
    i4 0, label %branch592
    i4 1, label %branch593
    i4 2, label %branch594
    i4 3, label %branch595
    i4 4, label %branch596
    i4 5, label %branch597
    i4 6, label %branch598
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 669 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_5 : Operation 670 [1/2] (2.32ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 670 'load' 'b_2_load' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 671 [2/2] (2.32ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 671 'load' 'b_2_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 672 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch569 [
    i4 0, label %branch562
    i4 1, label %branch563
    i4 2, label %branch564
    i4 3, label %branch565
    i4 4, label %branch566
    i4 5, label %branch567
    i4 6, label %branch568
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 672 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_5 : Operation 673 [1/2] (2.32ns)   --->   "%a_8_load_5 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 673 'load' 'a_8_load_5' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 674 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:28]   --->   Operation 674 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_5 : Operation 675 [1/2] (2.32ns)   --->   "%a_7_load_8 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 675 'load' 'a_7_load_8' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 676 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:28]   --->   Operation 676 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_5 : Operation 677 [1/2] (2.32ns)   --->   "%a_6_load_8 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 677 'load' 'a_6_load_8' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 678 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:28]   --->   Operation 678 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_5 : Operation 679 [1/2] (2.32ns)   --->   "%a_5_load_8 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 679 'load' 'a_5_load_8' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 680 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:28]   --->   Operation 680 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_5 : Operation 681 [1/2] (2.32ns)   --->   "%a_4_load_8 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 681 'load' 'a_4_load_8' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 682 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:28]   --->   Operation 682 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_5 : Operation 683 [1/2] (2.32ns)   --->   "%a_3_load_8 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 683 'load' 'a_3_load_8' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 684 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:28]   --->   Operation 684 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_5 : Operation 685 [1/2] (2.32ns)   --->   "%a_2_load_8 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 685 'load' 'a_2_load_8' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 686 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:28]   --->   Operation 686 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_5 : Operation 687 [1/2] (2.32ns)   --->   "%a_9_load_2 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 687 'load' 'a_9_load_2' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 688 [1/1] (2.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:28]   --->   Operation 688 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_5 : Operation 689 [1/2] (2.32ns)   --->   "%b_2_load_2 = load i8* %b_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 689 'load' 'b_2_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 690 [1/2] (2.32ns)   --->   "%a_6_load_11 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 690 'load' 'a_6_load_11' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 691 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:28]   --->   Operation 691 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_5 : Operation 692 [1/2] (2.32ns)   --->   "%a_5_load_11 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 692 'load' 'a_5_load_11' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 693 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:28]   --->   Operation 693 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_5 : Operation 694 [1/2] (2.32ns)   --->   "%a_4_load_11 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 694 'load' 'a_4_load_11' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 695 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:28]   --->   Operation 695 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_5 : Operation 696 [1/2] (2.32ns)   --->   "%a_3_load_11 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 696 'load' 'a_3_load_11' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 697 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:28]   --->   Operation 697 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_5 : Operation 698 [1/2] (2.32ns)   --->   "%a_2_load_11 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 698 'load' 'a_2_load_11' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 699 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:28]   --->   Operation 699 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_5 : Operation 700 [1/2] (2.32ns)   --->   "%a_1_load_8 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 700 'load' 'a_1_load_8' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 701 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:28]   --->   Operation 701 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_5 : Operation 702 [1/2] (2.32ns)   --->   "%a_0_load_5 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 702 'load' 'a_0_load_5' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 703 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:28]   --->   Operation 703 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_5 : Operation 704 [1/2] (2.32ns)   --->   "%a_7_load_11 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 704 'load' 'a_7_load_11' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 705 [1/1] (2.00ns)   --->   "br label %15" [final_project/matrix_conv.cpp:28]   --->   Operation 705 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "%a_load_1_0_2_phi = phi i8 [ %a_0_load_5, %branch530 ], [ %a_1_load_8, %branch531 ], [ %a_2_load_11, %branch532 ], [ %a_3_load_11, %branch533 ], [ %a_4_load_11, %branch534 ], [ %a_5_load_11, %branch535 ], [ %a_6_load_11, %branch536 ], [ %a_7_load_11, %branch537 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 706 'phi' 'a_load_1_0_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_1_0_2 = sext i8 %a_load_1_0_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 707 'sext' 'tmp_1_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (4.17ns)   --->   "%tmp_7_1_0_2 = mul i16 %tmp_1_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 708 'mul' 'tmp_7_1_0_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 709 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch638 [
    i4 0, label %branch631
    i4 1, label %branch632
    i4 2, label %branch633
    i4 3, label %branch634
    i4 4, label %branch635
    i4 5, label %branch636
    i4 6, label %branch637
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 709 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_5 : Operation 710 [1/2] (2.32ns)   --->   "%a_7_load_12 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 710 'load' 'a_7_load_12' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 711 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:28]   --->   Operation 711 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_5 : Operation 712 [1/2] (2.32ns)   --->   "%a_6_load_12 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 712 'load' 'a_6_load_12' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 713 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:28]   --->   Operation 713 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_5 : Operation 714 [1/2] (2.32ns)   --->   "%a_5_load_12 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 714 'load' 'a_5_load_12' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 715 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:28]   --->   Operation 715 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_5 : Operation 716 [1/2] (2.32ns)   --->   "%a_4_load_12 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 716 'load' 'a_4_load_12' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 717 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:28]   --->   Operation 717 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_5 : Operation 718 [1/2] (2.32ns)   --->   "%a_3_load_12 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 718 'load' 'a_3_load_12' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 719 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:28]   --->   Operation 719 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_5 : Operation 720 [1/2] (2.32ns)   --->   "%a_2_load_12 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 720 'load' 'a_2_load_12' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 721 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:28]   --->   Operation 721 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_5 : Operation 722 [1/2] (2.32ns)   --->   "%a_1_load_9 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 722 'load' 'a_1_load_9' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 723 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:28]   --->   Operation 723 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_5 : Operation 724 [1/2] (2.32ns)   --->   "%a_8_load_6 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 724 'load' 'a_8_load_6' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 725 [1/1] (2.00ns)   --->   "br label %16" [final_project/matrix_conv.cpp:28]   --->   Operation 725 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_5 : Operation 726 [1/1] (0.00ns)   --->   "%a_load_1_1_0_phi = phi i8 [ %a_1_load_9, %branch631 ], [ %a_2_load_12, %branch632 ], [ %a_3_load_12, %branch633 ], [ %a_4_load_12, %branch634 ], [ %a_5_load_12, %branch635 ], [ %a_6_load_12, %branch636 ], [ %a_7_load_12, %branch637 ], [ %a_8_load_6, %branch638 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 726 'phi' 'a_load_1_1_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_1_1 = sext i8 %a_load_1_1_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 727 'sext' 'tmp_1_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (4.17ns)   --->   "%tmp_7_1_1 = mul i16 %tmp_1_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 728 'mul' 'tmp_7_1_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 729 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch618 [
    i4 0, label %branch611
    i4 1, label %branch612
    i4 2, label %branch613
    i4 3, label %branch614
    i4 4, label %branch615
    i4 5, label %branch616
    i4 6, label %branch617
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 729 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_5 : Operation 730 [1/2] (2.32ns)   --->   "%a_8_load_11 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 730 'load' 'a_8_load_11' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 731 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:28]   --->   Operation 731 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_5 : Operation 732 [1/2] (2.32ns)   --->   "%a_7_load_17 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 732 'load' 'a_7_load_17' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 733 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:28]   --->   Operation 733 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_5 : Operation 734 [1/2] (2.32ns)   --->   "%a_6_load_17 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 734 'load' 'a_6_load_17' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 735 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:28]   --->   Operation 735 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_5 : Operation 736 [1/2] (2.32ns)   --->   "%a_5_load_17 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 736 'load' 'a_5_load_17' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 737 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:28]   --->   Operation 737 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_5 : Operation 738 [1/2] (2.32ns)   --->   "%a_4_load_17 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 738 'load' 'a_4_load_17' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 739 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:28]   --->   Operation 739 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_5 : Operation 740 [1/2] (2.32ns)   --->   "%a_3_load_17 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 740 'load' 'a_3_load_17' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 741 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:28]   --->   Operation 741 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_5 : Operation 742 [1/2] (2.32ns)   --->   "%a_2_load_17 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 742 'load' 'a_2_load_17' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 743 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:28]   --->   Operation 743 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_5 : Operation 744 [1/2] (2.32ns)   --->   "%a_9_load_5 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 744 'load' 'a_9_load_5' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 745 [1/1] (2.00ns)   --->   "br label %21" [final_project/matrix_conv.cpp:28]   --->   Operation 745 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_5 : Operation 746 [2/2] (2.32ns)   --->   "%a_6_load_20 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 746 'load' 'a_6_load_20' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 747 [2/2] (2.32ns)   --->   "%a_5_load_20 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 747 'load' 'a_5_load_20' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 748 [2/2] (2.32ns)   --->   "%a_4_load_20 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 748 'load' 'a_4_load_20' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 749 [2/2] (2.32ns)   --->   "%a_3_load_20 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 749 'load' 'a_3_load_20' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 750 [2/2] (2.32ns)   --->   "%a_2_load_20 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 750 'load' 'a_2_load_20' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 751 [2/2] (2.32ns)   --->   "%a_1_load_14 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 751 'load' 'a_1_load_14' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 752 [2/2] (2.32ns)   --->   "%a_0_load_8 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 752 'load' 'a_0_load_8' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 753 [2/2] (2.32ns)   --->   "%a_7_load_20 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 753 'load' 'a_7_load_20' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 754 [2/2] (2.32ns)   --->   "%a_7_load_21 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 754 'load' 'a_7_load_21' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 755 [2/2] (2.32ns)   --->   "%a_6_load_21 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 755 'load' 'a_6_load_21' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 756 [2/2] (2.32ns)   --->   "%a_5_load_21 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 756 'load' 'a_5_load_21' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 757 [2/2] (2.32ns)   --->   "%a_4_load_21 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 757 'load' 'a_4_load_21' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 758 [2/2] (2.32ns)   --->   "%a_3_load_21 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 758 'load' 'a_3_load_21' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 759 [2/2] (2.32ns)   --->   "%a_2_load_21 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 759 'load' 'a_2_load_21' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 760 [2/2] (2.32ns)   --->   "%a_1_load_15 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 760 'load' 'a_1_load_15' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 761 [2/2] (2.32ns)   --->   "%a_8_load_12 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 761 'load' 'a_8_load_12' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 762 [2/2] (2.32ns)   --->   "%a_8_load_17 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 762 'load' 'a_8_load_17' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 763 [2/2] (2.32ns)   --->   "%a_7_load_26 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 763 'load' 'a_7_load_26' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 764 [2/2] (2.32ns)   --->   "%a_6_load_26 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 764 'load' 'a_6_load_26' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 765 [2/2] (2.32ns)   --->   "%a_5_load_26 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 765 'load' 'a_5_load_26' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 766 [2/2] (2.32ns)   --->   "%a_4_load_26 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 766 'load' 'a_4_load_26' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 767 [2/2] (2.32ns)   --->   "%a_3_load_26 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 767 'load' 'a_3_load_26' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 768 [2/2] (2.32ns)   --->   "%a_2_load_26 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 768 'load' 'a_2_load_26' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 769 [2/2] (2.32ns)   --->   "%a_9_load_8 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 769 'load' 'a_9_load_8' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 770 [2/2] (2.32ns)   --->   "%a_6_load_29 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 770 'load' 'a_6_load_29' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 771 [2/2] (2.32ns)   --->   "%a_5_load_29 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 771 'load' 'a_5_load_29' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 772 [2/2] (2.32ns)   --->   "%a_4_load_29 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 772 'load' 'a_4_load_29' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 773 [2/2] (2.32ns)   --->   "%a_3_load_29 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 773 'load' 'a_3_load_29' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 774 [2/2] (2.32ns)   --->   "%a_2_load_29 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 774 'load' 'a_2_load_29' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 775 [2/2] (2.32ns)   --->   "%a_1_load_20 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 775 'load' 'a_1_load_20' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 776 [2/2] (2.32ns)   --->   "%a_0_load_11 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 776 'load' 'a_0_load_11' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 777 [2/2] (2.32ns)   --->   "%a_7_load_29 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 777 'load' 'a_7_load_29' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 778 [2/2] (2.32ns)   --->   "%a_7_load_30 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 778 'load' 'a_7_load_30' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 779 [2/2] (2.32ns)   --->   "%a_6_load_30 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 779 'load' 'a_6_load_30' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 780 [2/2] (2.32ns)   --->   "%a_5_load_30 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 780 'load' 'a_5_load_30' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 781 [2/2] (2.32ns)   --->   "%a_4_load_30 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 781 'load' 'a_4_load_30' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 782 [2/2] (2.32ns)   --->   "%a_3_load_30 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 782 'load' 'a_3_load_30' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 783 [2/2] (2.32ns)   --->   "%a_2_load_30 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 783 'load' 'a_2_load_30' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 784 [2/2] (2.32ns)   --->   "%a_1_load_21 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 784 'load' 'a_1_load_21' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 785 [2/2] (2.32ns)   --->   "%a_8_load_18 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 785 'load' 'a_8_load_18' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 786 [2/2] (2.32ns)   --->   "%a_8_load_23 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 786 'load' 'a_8_load_23' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 787 [2/2] (2.32ns)   --->   "%a_7_load_35 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 787 'load' 'a_7_load_35' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 788 [2/2] (2.32ns)   --->   "%a_6_load_35 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 788 'load' 'a_6_load_35' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 789 [2/2] (2.32ns)   --->   "%a_5_load_35 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 789 'load' 'a_5_load_35' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 790 [2/2] (2.32ns)   --->   "%a_4_load_35 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 790 'load' 'a_4_load_35' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 791 [2/2] (2.32ns)   --->   "%a_3_load_35 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 791 'load' 'a_3_load_35' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 792 [2/2] (2.32ns)   --->   "%a_2_load_35 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 792 'load' 'a_2_load_35' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 793 [2/2] (2.32ns)   --->   "%a_9_load_11 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 793 'load' 'a_9_load_11' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 6 <SV = 3> <Delay = 8.49>
ST_6 : Operation 794 [1/2] (2.32ns)   --->   "%b_0_load_1 = load i8* %b_0_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 794 'load' 'b_0_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 795 [1/2] (2.32ns)   --->   "%b_1_load_2 = load i8* %b_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 795 'load' 'b_1_load_2' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 796 [1/2] (2.32ns)   --->   "%b_2_load_1 = load i8* %b_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 796 'load' 'b_2_load_1' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 797 [1/1] (0.00ns)   --->   "%a_load_0_2_2_phi = phi i8 [ %a_2_load_8, %branch562 ], [ %a_3_load_8, %branch563 ], [ %a_4_load_8, %branch564 ], [ %a_5_load_8, %branch565 ], [ %a_6_load_8, %branch566 ], [ %a_7_load_8, %branch567 ], [ %a_8_load_5, %branch568 ], [ %a_9_load_2, %branch569 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 797 'phi' 'a_load_0_2_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_0_2_2 = sext i8 %a_load_0_2_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 798 'sext' 'tmp_0_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_3_0_2_2 = sext i8 %b_2_load_2 to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 799 'sext' 'tmp_3_0_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 800 [1/1] (3.36ns) (grouped into DSP with root node tmp2)   --->   "%tmp_7_0_2_2 = mul i16 %tmp_0_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 800 'mul' 'tmp_7_0_2_2' <Predicate = (!exitcond3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 801 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp2 = add i16 %tmp_7_0_0_2, %tmp_7_0_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 801 'add' 'tmp2' <Predicate = (!exitcond3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 802 [1/1] (2.07ns)   --->   "%tmp3 = add i16 %tmp2, %tmp_7_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 802 'add' 'tmp3' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 803 [1/1] (0.00ns)   --->   "%a_load_1_2_2_phi = phi i8 [ %a_2_load_17, %branch472 ], [ %a_3_load_17, %branch473 ], [ %a_4_load_17, %branch474 ], [ %a_5_load_17, %branch475 ], [ %a_6_load_17, %branch476 ], [ %a_7_load_17, %branch477 ], [ %a_8_load_11, %branch478 ], [ %a_9_load_5, %branch479 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 803 'phi' 'a_load_1_2_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 804 [1/2] (2.32ns)   --->   "%a_6_load_20 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 804 'load' 'a_6_load_20' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 805 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:28]   --->   Operation 805 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_6 : Operation 806 [1/2] (2.32ns)   --->   "%a_5_load_20 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 806 'load' 'a_5_load_20' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 807 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:28]   --->   Operation 807 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_6 : Operation 808 [1/2] (2.32ns)   --->   "%a_4_load_20 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 808 'load' 'a_4_load_20' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 809 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:28]   --->   Operation 809 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_6 : Operation 810 [1/2] (2.32ns)   --->   "%a_3_load_20 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 810 'load' 'a_3_load_20' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 811 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:28]   --->   Operation 811 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_6 : Operation 812 [1/2] (2.32ns)   --->   "%a_2_load_20 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 812 'load' 'a_2_load_20' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 813 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:28]   --->   Operation 813 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_6 : Operation 814 [1/2] (2.32ns)   --->   "%a_1_load_14 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 814 'load' 'a_1_load_14' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 815 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:28]   --->   Operation 815 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_6 : Operation 816 [1/2] (2.32ns)   --->   "%a_0_load_8 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 816 'load' 'a_0_load_8' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 817 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:28]   --->   Operation 817 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_6 : Operation 818 [1/2] (2.32ns)   --->   "%a_7_load_20 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 818 'load' 'a_7_load_20' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 819 [1/1] (2.00ns)   --->   "br label %25" [final_project/matrix_conv.cpp:28]   --->   Operation 819 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_6 : Operation 820 [1/1] (0.00ns)   --->   "%a_load_2_0_2_phi = phi i8 [ %a_0_load_8, %branch440 ], [ %a_1_load_14, %branch441 ], [ %a_2_load_20, %branch442 ], [ %a_3_load_20, %branch443 ], [ %a_4_load_20, %branch444 ], [ %a_5_load_20, %branch445 ], [ %a_6_load_20, %branch446 ], [ %a_7_load_20, %branch447 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 820 'phi' 'a_load_2_0_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_2_0_2 = sext i8 %a_load_2_0_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 821 'sext' 'tmp_2_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 822 [1/1] (4.17ns)   --->   "%tmp_7_2_0_2 = mul i16 %tmp_2_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 822 'mul' 'tmp_7_2_0_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 823 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch608 [
    i4 0, label %branch601
    i4 1, label %branch602
    i4 2, label %branch603
    i4 3, label %branch604
    i4 4, label %branch605
    i4 5, label %branch606
    i4 6, label %branch607
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 823 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_6 : Operation 824 [1/2] (2.32ns)   --->   "%a_7_load_21 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 824 'load' 'a_7_load_21' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 825 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:28]   --->   Operation 825 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_6 : Operation 826 [1/2] (2.32ns)   --->   "%a_6_load_21 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 826 'load' 'a_6_load_21' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 827 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:28]   --->   Operation 827 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_6 : Operation 828 [1/2] (2.32ns)   --->   "%a_5_load_21 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 828 'load' 'a_5_load_21' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 829 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:28]   --->   Operation 829 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_6 : Operation 830 [1/2] (2.32ns)   --->   "%a_4_load_21 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 830 'load' 'a_4_load_21' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 831 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:28]   --->   Operation 831 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_6 : Operation 832 [1/2] (2.32ns)   --->   "%a_3_load_21 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 832 'load' 'a_3_load_21' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 833 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:28]   --->   Operation 833 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_6 : Operation 834 [1/2] (2.32ns)   --->   "%a_2_load_21 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 834 'load' 'a_2_load_21' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 835 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:28]   --->   Operation 835 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_6 : Operation 836 [1/2] (2.32ns)   --->   "%a_1_load_15 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 836 'load' 'a_1_load_15' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 837 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:28]   --->   Operation 837 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_6 : Operation 838 [1/2] (2.32ns)   --->   "%a_8_load_12 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 838 'load' 'a_8_load_12' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 839 [1/1] (2.00ns)   --->   "br label %26" [final_project/matrix_conv.cpp:28]   --->   Operation 839 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_6 : Operation 840 [1/1] (0.00ns)   --->   "%a_load_2_1_0_phi = phi i8 [ %a_1_load_15, %branch601 ], [ %a_2_load_21, %branch602 ], [ %a_3_load_21, %branch603 ], [ %a_4_load_21, %branch604 ], [ %a_5_load_21, %branch605 ], [ %a_6_load_21, %branch606 ], [ %a_7_load_21, %branch607 ], [ %a_8_load_12, %branch608 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 840 'phi' 'a_load_2_1_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_2_1 = sext i8 %a_load_2_1_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 841 'sext' 'tmp_2_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 842 [1/1] (4.17ns)   --->   "%tmp_7_2_1 = mul i16 %tmp_2_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 842 'mul' 'tmp_7_2_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 843 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch498 [
    i4 0, label %branch491
    i4 1, label %branch492
    i4 2, label %branch493
    i4 3, label %branch494
    i4 4, label %branch495
    i4 5, label %branch496
    i4 6, label %branch497
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 843 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_6 : Operation 844 [1/2] (2.32ns)   --->   "%a_8_load_17 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 844 'load' 'a_8_load_17' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 845 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:28]   --->   Operation 845 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_6 : Operation 846 [1/2] (2.32ns)   --->   "%a_7_load_26 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 846 'load' 'a_7_load_26' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 847 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:28]   --->   Operation 847 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_6 : Operation 848 [1/2] (2.32ns)   --->   "%a_6_load_26 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 848 'load' 'a_6_load_26' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 849 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:28]   --->   Operation 849 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_6 : Operation 850 [1/2] (2.32ns)   --->   "%a_5_load_26 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 850 'load' 'a_5_load_26' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 851 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:28]   --->   Operation 851 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_6 : Operation 852 [1/2] (2.32ns)   --->   "%a_4_load_26 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 852 'load' 'a_4_load_26' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 853 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:28]   --->   Operation 853 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_6 : Operation 854 [1/2] (2.32ns)   --->   "%a_3_load_26 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 854 'load' 'a_3_load_26' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 855 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:28]   --->   Operation 855 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_6 : Operation 856 [1/2] (2.32ns)   --->   "%a_2_load_26 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 856 'load' 'a_2_load_26' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 857 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:28]   --->   Operation 857 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_6 : Operation 858 [1/2] (2.32ns)   --->   "%a_9_load_8 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 858 'load' 'a_9_load_8' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 859 [1/1] (2.00ns)   --->   "br label %31" [final_project/matrix_conv.cpp:28]   --->   Operation 859 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_6 : Operation 860 [1/2] (2.32ns)   --->   "%a_6_load_29 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 860 'load' 'a_6_load_29' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 861 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:28]   --->   Operation 861 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_6 : Operation 862 [1/2] (2.32ns)   --->   "%a_5_load_29 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 862 'load' 'a_5_load_29' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 863 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:28]   --->   Operation 863 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_6 : Operation 864 [1/2] (2.32ns)   --->   "%a_4_load_29 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 864 'load' 'a_4_load_29' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 865 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:28]   --->   Operation 865 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_6 : Operation 866 [1/2] (2.32ns)   --->   "%a_3_load_29 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 866 'load' 'a_3_load_29' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 867 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:28]   --->   Operation 867 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_6 : Operation 868 [1/2] (2.32ns)   --->   "%a_2_load_29 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 868 'load' 'a_2_load_29' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 869 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:28]   --->   Operation 869 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_6 : Operation 870 [1/2] (2.32ns)   --->   "%a_1_load_20 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 870 'load' 'a_1_load_20' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 871 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:28]   --->   Operation 871 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_6 : Operation 872 [1/2] (2.32ns)   --->   "%a_0_load_11 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 872 'load' 'a_0_load_11' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 873 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:28]   --->   Operation 873 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_6 : Operation 874 [1/2] (2.32ns)   --->   "%a_7_load_29 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 874 'load' 'a_7_load_29' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 875 [1/1] (2.00ns)   --->   "br label %35" [final_project/matrix_conv.cpp:28]   --->   Operation 875 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_6 : Operation 876 [1/1] (0.00ns)   --->   "%a_load_3_0_2_phi = phi i8 [ %a_0_load_11, %branch350 ], [ %a_1_load_20, %branch351 ], [ %a_2_load_29, %branch352 ], [ %a_3_load_29, %branch353 ], [ %a_4_load_29, %branch354 ], [ %a_5_load_29, %branch355 ], [ %a_6_load_29, %branch356 ], [ %a_7_load_29, %branch357 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 876 'phi' 'a_load_3_0_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_3_0_2_6 = sext i8 %a_load_3_0_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 877 'sext' 'tmp_3_0_2_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 878 [1/1] (4.17ns)   --->   "%tmp_7_3_0_2 = mul i16 %tmp_3_0_2_6, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 878 'mul' 'tmp_7_3_0_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 879 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch488 [
    i4 0, label %branch481
    i4 1, label %branch482
    i4 2, label %branch483
    i4 3, label %branch484
    i4 4, label %branch485
    i4 5, label %branch486
    i4 6, label %branch487
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 879 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_6 : Operation 880 [1/2] (2.32ns)   --->   "%a_7_load_30 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 880 'load' 'a_7_load_30' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 881 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:28]   --->   Operation 881 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_6 : Operation 882 [1/2] (2.32ns)   --->   "%a_6_load_30 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 882 'load' 'a_6_load_30' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 883 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:28]   --->   Operation 883 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_6 : Operation 884 [1/2] (2.32ns)   --->   "%a_5_load_30 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 884 'load' 'a_5_load_30' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 885 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:28]   --->   Operation 885 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_6 : Operation 886 [1/2] (2.32ns)   --->   "%a_4_load_30 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 886 'load' 'a_4_load_30' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 887 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:28]   --->   Operation 887 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_6 : Operation 888 [1/2] (2.32ns)   --->   "%a_3_load_30 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 888 'load' 'a_3_load_30' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 889 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:28]   --->   Operation 889 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_6 : Operation 890 [1/2] (2.32ns)   --->   "%a_2_load_30 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 890 'load' 'a_2_load_30' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 891 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:28]   --->   Operation 891 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_6 : Operation 892 [1/2] (2.32ns)   --->   "%a_1_load_21 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 892 'load' 'a_1_load_21' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 893 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:28]   --->   Operation 893 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_6 : Operation 894 [1/2] (2.32ns)   --->   "%a_8_load_18 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 894 'load' 'a_8_load_18' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 895 [1/1] (2.00ns)   --->   "br label %36" [final_project/matrix_conv.cpp:28]   --->   Operation 895 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_6 : Operation 896 [1/1] (0.00ns)   --->   "%a_load_3_1_0_phi = phi i8 [ %a_1_load_21, %branch481 ], [ %a_2_load_30, %branch482 ], [ %a_3_load_30, %branch483 ], [ %a_4_load_30, %branch484 ], [ %a_5_load_30, %branch485 ], [ %a_6_load_30, %branch486 ], [ %a_7_load_30, %branch487 ], [ %a_8_load_18, %branch488 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 896 'phi' 'a_load_3_1_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_3_1 = sext i8 %a_load_3_1_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 897 'sext' 'tmp_3_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 898 [1/1] (4.17ns)   --->   "%tmp_7_3_1 = mul i16 %tmp_3_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 898 'mul' 'tmp_7_3_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 899 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch408 [
    i4 0, label %branch401
    i4 1, label %branch402
    i4 2, label %branch403
    i4 3, label %branch404
    i4 4, label %branch405
    i4 5, label %branch406
    i4 6, label %branch407
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 899 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_6 : Operation 900 [1/2] (2.32ns)   --->   "%a_8_load_23 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 900 'load' 'a_8_load_23' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 901 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:28]   --->   Operation 901 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_6 : Operation 902 [1/2] (2.32ns)   --->   "%a_7_load_35 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 902 'load' 'a_7_load_35' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 903 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:28]   --->   Operation 903 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_6 : Operation 904 [1/2] (2.32ns)   --->   "%a_6_load_35 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 904 'load' 'a_6_load_35' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 905 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:28]   --->   Operation 905 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_6 : Operation 906 [1/2] (2.32ns)   --->   "%a_5_load_35 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 906 'load' 'a_5_load_35' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 907 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:28]   --->   Operation 907 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_6 : Operation 908 [1/2] (2.32ns)   --->   "%a_4_load_35 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 908 'load' 'a_4_load_35' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 909 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:28]   --->   Operation 909 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_6 : Operation 910 [1/2] (2.32ns)   --->   "%a_3_load_35 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 910 'load' 'a_3_load_35' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 911 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:28]   --->   Operation 911 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_6 : Operation 912 [1/2] (2.32ns)   --->   "%a_2_load_35 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 912 'load' 'a_2_load_35' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 913 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:28]   --->   Operation 913 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_6 : Operation 914 [1/2] (2.32ns)   --->   "%a_9_load_11 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 914 'load' 'a_9_load_11' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 915 [1/1] (2.00ns)   --->   "br label %41" [final_project/matrix_conv.cpp:28]   --->   Operation 915 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_6 : Operation 916 [2/2] (2.32ns)   --->   "%a_6_load_38 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 916 'load' 'a_6_load_38' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 917 [2/2] (2.32ns)   --->   "%a_5_load_38 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 917 'load' 'a_5_load_38' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 918 [2/2] (2.32ns)   --->   "%a_4_load_38 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 918 'load' 'a_4_load_38' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 919 [2/2] (2.32ns)   --->   "%a_3_load_38 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 919 'load' 'a_3_load_38' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 920 [2/2] (2.32ns)   --->   "%a_2_load_38 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 920 'load' 'a_2_load_38' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 921 [2/2] (2.32ns)   --->   "%a_1_load_26 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 921 'load' 'a_1_load_26' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 922 [2/2] (2.32ns)   --->   "%a_0_load_14 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 922 'load' 'a_0_load_14' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 923 [2/2] (2.32ns)   --->   "%a_7_load_38 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 923 'load' 'a_7_load_38' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 924 [2/2] (2.32ns)   --->   "%a_7_load_39 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 924 'load' 'a_7_load_39' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 925 [2/2] (2.32ns)   --->   "%a_6_load_39 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 925 'load' 'a_6_load_39' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 926 [2/2] (2.32ns)   --->   "%a_5_load_39 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 926 'load' 'a_5_load_39' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 927 [2/2] (2.32ns)   --->   "%a_4_load_39 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 927 'load' 'a_4_load_39' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 928 [2/2] (2.32ns)   --->   "%a_3_load_39 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 928 'load' 'a_3_load_39' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 929 [2/2] (2.32ns)   --->   "%a_2_load_39 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 929 'load' 'a_2_load_39' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 930 [2/2] (2.32ns)   --->   "%a_1_load_27 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 930 'load' 'a_1_load_27' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 931 [2/2] (2.32ns)   --->   "%a_8_load_24 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 931 'load' 'a_8_load_24' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 932 [2/2] (2.32ns)   --->   "%a_8_load_29 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 932 'load' 'a_8_load_29' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 933 [2/2] (2.32ns)   --->   "%a_7_load_44 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 933 'load' 'a_7_load_44' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 934 [2/2] (2.32ns)   --->   "%a_6_load_44 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 934 'load' 'a_6_load_44' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 935 [2/2] (2.32ns)   --->   "%a_5_load_44 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 935 'load' 'a_5_load_44' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 936 [2/2] (2.32ns)   --->   "%a_4_load_44 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 936 'load' 'a_4_load_44' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 937 [2/2] (2.32ns)   --->   "%a_3_load_44 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 937 'load' 'a_3_load_44' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 938 [2/2] (2.32ns)   --->   "%a_2_load_44 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 938 'load' 'a_2_load_44' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 939 [2/2] (2.32ns)   --->   "%a_9_load_14 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 939 'load' 'a_9_load_14' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 940 [2/2] (2.32ns)   --->   "%a_6_load_47 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 940 'load' 'a_6_load_47' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 941 [2/2] (2.32ns)   --->   "%a_5_load_47 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 941 'load' 'a_5_load_47' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 942 [2/2] (2.32ns)   --->   "%a_4_load_47 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 942 'load' 'a_4_load_47' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 943 [2/2] (2.32ns)   --->   "%a_3_load_47 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 943 'load' 'a_3_load_47' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 944 [2/2] (2.32ns)   --->   "%a_2_load_47 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 944 'load' 'a_2_load_47' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 945 [2/2] (2.32ns)   --->   "%a_1_load_32 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 945 'load' 'a_1_load_32' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 946 [2/2] (2.32ns)   --->   "%a_0_load_17 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 946 'load' 'a_0_load_17' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 947 [2/2] (2.32ns)   --->   "%a_7_load_47 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 947 'load' 'a_7_load_47' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 948 [2/2] (2.32ns)   --->   "%a_7_load_48 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 948 'load' 'a_7_load_48' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 949 [2/2] (2.32ns)   --->   "%a_6_load_48 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 949 'load' 'a_6_load_48' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 950 [2/2] (2.32ns)   --->   "%a_5_load_48 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 950 'load' 'a_5_load_48' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 951 [2/2] (2.32ns)   --->   "%a_4_load_48 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 951 'load' 'a_4_load_48' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 952 [2/2] (2.32ns)   --->   "%a_3_load_48 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 952 'load' 'a_3_load_48' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 953 [2/2] (2.32ns)   --->   "%a_2_load_48 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 953 'load' 'a_2_load_48' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 954 [2/2] (2.32ns)   --->   "%a_1_load_33 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 954 'load' 'a_1_load_33' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 955 [2/2] (2.32ns)   --->   "%a_8_load_30 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 955 'load' 'a_8_load_30' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 956 [2/2] (2.32ns)   --->   "%a_8_load_35 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 956 'load' 'a_8_load_35' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 957 [2/2] (2.32ns)   --->   "%a_7_load_53 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 957 'load' 'a_7_load_53' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 958 [2/2] (2.32ns)   --->   "%a_6_load_53 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 958 'load' 'a_6_load_53' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 959 [2/2] (2.32ns)   --->   "%a_5_load_53 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 959 'load' 'a_5_load_53' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 960 [2/2] (2.32ns)   --->   "%a_4_load_53 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 960 'load' 'a_4_load_53' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 961 [2/2] (2.32ns)   --->   "%a_3_load_53 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 961 'load' 'a_3_load_53' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 962 [2/2] (2.32ns)   --->   "%a_2_load_53 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 962 'load' 'a_2_load_53' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 963 [2/2] (2.32ns)   --->   "%a_9_load_17 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 963 'load' 'a_9_load_17' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 7 <SV = 4> <Delay = 8.49>
ST_7 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_1_2_2 = sext i8 %a_load_1_2_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 964 'sext' 'tmp_1_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 965 [1/1] (3.36ns) (grouped into DSP with root node tmp12)   --->   "%tmp_7_1_2_2 = mul i16 %tmp_1_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 965 'mul' 'tmp_7_1_2_2' <Predicate = (!exitcond3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 966 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp12 = add i16 %tmp_7_1_0_2, %tmp_7_1_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 966 'add' 'tmp12' <Predicate = (!exitcond3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 967 [1/1] (2.07ns)   --->   "%tmp13 = add i16 %tmp12, %tmp_7_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 967 'add' 'tmp13' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 968 [1/1] (0.00ns)   --->   "%a_load_2_2_2_phi = phi i8 [ %a_2_load_26, %branch382 ], [ %a_3_load_26, %branch383 ], [ %a_4_load_26, %branch384 ], [ %a_5_load_26, %branch385 ], [ %a_6_load_26, %branch386 ], [ %a_7_load_26, %branch387 ], [ %a_8_load_17, %branch388 ], [ %a_9_load_8, %branch389 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 968 'phi' 'a_load_2_2_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 969 [1/1] (0.00ns)   --->   "%a_load_3_2_2_phi = phi i8 [ %a_2_load_35, %branch292 ], [ %a_3_load_35, %branch293 ], [ %a_4_load_35, %branch294 ], [ %a_5_load_35, %branch295 ], [ %a_6_load_35, %branch296 ], [ %a_7_load_35, %branch297 ], [ %a_8_load_23, %branch298 ], [ %a_9_load_11, %branch299 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 969 'phi' 'a_load_3_2_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 970 [1/2] (2.32ns)   --->   "%a_6_load_38 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 970 'load' 'a_6_load_38' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 971 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:28]   --->   Operation 971 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_7 : Operation 972 [1/2] (2.32ns)   --->   "%a_5_load_38 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 972 'load' 'a_5_load_38' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 973 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:28]   --->   Operation 973 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_7 : Operation 974 [1/2] (2.32ns)   --->   "%a_4_load_38 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 974 'load' 'a_4_load_38' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 975 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:28]   --->   Operation 975 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_7 : Operation 976 [1/2] (2.32ns)   --->   "%a_3_load_38 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 976 'load' 'a_3_load_38' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 977 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:28]   --->   Operation 977 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_7 : Operation 978 [1/2] (2.32ns)   --->   "%a_2_load_38 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 978 'load' 'a_2_load_38' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 979 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:28]   --->   Operation 979 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_7 : Operation 980 [1/2] (2.32ns)   --->   "%a_1_load_26 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 980 'load' 'a_1_load_26' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 981 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:28]   --->   Operation 981 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_7 : Operation 982 [1/2] (2.32ns)   --->   "%a_0_load_14 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 982 'load' 'a_0_load_14' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 983 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:28]   --->   Operation 983 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_7 : Operation 984 [1/2] (2.32ns)   --->   "%a_7_load_38 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 984 'load' 'a_7_load_38' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 985 [1/1] (2.00ns)   --->   "br label %45" [final_project/matrix_conv.cpp:28]   --->   Operation 985 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_7 : Operation 986 [1/1] (0.00ns)   --->   "%a_load_4_0_2_phi = phi i8 [ %a_0_load_14, %branch260 ], [ %a_1_load_26, %branch261 ], [ %a_2_load_38, %branch262 ], [ %a_3_load_38, %branch263 ], [ %a_4_load_38, %branch264 ], [ %a_5_load_38, %branch265 ], [ %a_6_load_38, %branch266 ], [ %a_7_load_38, %branch267 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 986 'phi' 'a_load_4_0_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_4_0_2 = sext i8 %a_load_4_0_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 987 'sext' 'tmp_4_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 988 [1/1] (4.17ns)   --->   "%tmp_7_4_0_2 = mul i16 %tmp_4_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 988 'mul' 'tmp_7_4_0_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 989 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch398 [
    i4 0, label %branch391
    i4 1, label %branch392
    i4 2, label %branch393
    i4 3, label %branch394
    i4 4, label %branch395
    i4 5, label %branch396
    i4 6, label %branch397
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 989 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_7 : Operation 990 [1/2] (2.32ns)   --->   "%a_7_load_39 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 990 'load' 'a_7_load_39' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 991 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:28]   --->   Operation 991 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_7 : Operation 992 [1/2] (2.32ns)   --->   "%a_6_load_39 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 992 'load' 'a_6_load_39' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 993 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:28]   --->   Operation 993 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_7 : Operation 994 [1/2] (2.32ns)   --->   "%a_5_load_39 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 994 'load' 'a_5_load_39' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 995 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:28]   --->   Operation 995 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_7 : Operation 996 [1/2] (2.32ns)   --->   "%a_4_load_39 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 996 'load' 'a_4_load_39' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 997 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:28]   --->   Operation 997 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_7 : Operation 998 [1/2] (2.32ns)   --->   "%a_3_load_39 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 998 'load' 'a_3_load_39' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 999 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:28]   --->   Operation 999 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_7 : Operation 1000 [1/2] (2.32ns)   --->   "%a_2_load_39 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1000 'load' 'a_2_load_39' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1001 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:28]   --->   Operation 1001 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_7 : Operation 1002 [1/2] (2.32ns)   --->   "%a_1_load_27 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1002 'load' 'a_1_load_27' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1003 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:28]   --->   Operation 1003 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_7 : Operation 1004 [1/2] (2.32ns)   --->   "%a_8_load_24 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1004 'load' 'a_8_load_24' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1005 [1/1] (2.00ns)   --->   "br label %46" [final_project/matrix_conv.cpp:28]   --->   Operation 1005 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_7 : Operation 1006 [1/1] (0.00ns)   --->   "%a_load_4_1_0_phi = phi i8 [ %a_1_load_27, %branch391 ], [ %a_2_load_39, %branch392 ], [ %a_3_load_39, %branch393 ], [ %a_4_load_39, %branch394 ], [ %a_5_load_39, %branch395 ], [ %a_6_load_39, %branch396 ], [ %a_7_load_39, %branch397 ], [ %a_8_load_24, %branch398 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1006 'phi' 'a_load_4_1_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_4_1 = sext i8 %a_load_4_1_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1007 'sext' 'tmp_4_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 1008 [1/1] (4.17ns)   --->   "%tmp_7_4_1 = mul i16 %tmp_4_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1008 'mul' 'tmp_7_4_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1009 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch318 [
    i4 0, label %branch311
    i4 1, label %branch312
    i4 2, label %branch313
    i4 3, label %branch314
    i4 4, label %branch315
    i4 5, label %branch316
    i4 6, label %branch317
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1009 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_7 : Operation 1010 [1/2] (2.32ns)   --->   "%a_8_load_29 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1010 'load' 'a_8_load_29' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1011 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:28]   --->   Operation 1011 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_7 : Operation 1012 [1/2] (2.32ns)   --->   "%a_7_load_44 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1012 'load' 'a_7_load_44' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1013 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:28]   --->   Operation 1013 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_7 : Operation 1014 [1/2] (2.32ns)   --->   "%a_6_load_44 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1014 'load' 'a_6_load_44' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1015 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:28]   --->   Operation 1015 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_7 : Operation 1016 [1/2] (2.32ns)   --->   "%a_5_load_44 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1016 'load' 'a_5_load_44' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1017 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:28]   --->   Operation 1017 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_7 : Operation 1018 [1/2] (2.32ns)   --->   "%a_4_load_44 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1018 'load' 'a_4_load_44' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1019 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:28]   --->   Operation 1019 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_7 : Operation 1020 [1/2] (2.32ns)   --->   "%a_3_load_44 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1020 'load' 'a_3_load_44' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1021 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:28]   --->   Operation 1021 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_7 : Operation 1022 [1/2] (2.32ns)   --->   "%a_2_load_44 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1022 'load' 'a_2_load_44' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1023 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:28]   --->   Operation 1023 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_7 : Operation 1024 [1/2] (2.32ns)   --->   "%a_9_load_14 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1024 'load' 'a_9_load_14' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1025 [1/1] (2.00ns)   --->   "br label %51" [final_project/matrix_conv.cpp:28]   --->   Operation 1025 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_7 : Operation 1026 [1/2] (2.32ns)   --->   "%a_6_load_47 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1026 'load' 'a_6_load_47' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1027 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:28]   --->   Operation 1027 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_7 : Operation 1028 [1/2] (2.32ns)   --->   "%a_5_load_47 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1028 'load' 'a_5_load_47' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1029 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:28]   --->   Operation 1029 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_7 : Operation 1030 [1/2] (2.32ns)   --->   "%a_4_load_47 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1030 'load' 'a_4_load_47' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1031 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:28]   --->   Operation 1031 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_7 : Operation 1032 [1/2] (2.32ns)   --->   "%a_3_load_47 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1032 'load' 'a_3_load_47' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1033 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:28]   --->   Operation 1033 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_7 : Operation 1034 [1/2] (2.32ns)   --->   "%a_2_load_47 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1034 'load' 'a_2_load_47' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1035 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:28]   --->   Operation 1035 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_7 : Operation 1036 [1/2] (2.32ns)   --->   "%a_1_load_32 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1036 'load' 'a_1_load_32' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1037 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:28]   --->   Operation 1037 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_7 : Operation 1038 [1/2] (2.32ns)   --->   "%a_0_load_17 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1038 'load' 'a_0_load_17' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1039 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:28]   --->   Operation 1039 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_7 : Operation 1040 [1/2] (2.32ns)   --->   "%a_7_load_47 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1040 'load' 'a_7_load_47' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1041 [1/1] (2.00ns)   --->   "br label %55" [final_project/matrix_conv.cpp:28]   --->   Operation 1041 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_7 : Operation 1042 [1/1] (0.00ns)   --->   "%a_load_5_0_2_phi = phi i8 [ %a_0_load_17, %branch170 ], [ %a_1_load_32, %branch171 ], [ %a_2_load_47, %branch172 ], [ %a_3_load_47, %branch173 ], [ %a_4_load_47, %branch174 ], [ %a_5_load_47, %branch175 ], [ %a_6_load_47, %branch176 ], [ %a_7_load_47, %branch177 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1042 'phi' 'a_load_5_0_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_5_0_2 = sext i8 %a_load_5_0_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1043 'sext' 'tmp_5_0_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 1044 [1/1] (4.17ns)   --->   "%tmp_7_5_0_2 = mul i16 %tmp_5_0_2, %tmp_3_0_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1044 'mul' 'tmp_7_5_0_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1045 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch308 [
    i4 0, label %branch301
    i4 1, label %branch302
    i4 2, label %branch303
    i4 3, label %branch304
    i4 4, label %branch305
    i4 5, label %branch306
    i4 6, label %branch307
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1045 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_7 : Operation 1046 [1/2] (2.32ns)   --->   "%a_7_load_48 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1046 'load' 'a_7_load_48' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1047 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:28]   --->   Operation 1047 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_7 : Operation 1048 [1/2] (2.32ns)   --->   "%a_6_load_48 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1048 'load' 'a_6_load_48' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1049 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:28]   --->   Operation 1049 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_7 : Operation 1050 [1/2] (2.32ns)   --->   "%a_5_load_48 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1050 'load' 'a_5_load_48' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1051 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:28]   --->   Operation 1051 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_7 : Operation 1052 [1/2] (2.32ns)   --->   "%a_4_load_48 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1052 'load' 'a_4_load_48' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1053 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:28]   --->   Operation 1053 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_7 : Operation 1054 [1/2] (2.32ns)   --->   "%a_3_load_48 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1054 'load' 'a_3_load_48' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1055 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:28]   --->   Operation 1055 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_7 : Operation 1056 [1/2] (2.32ns)   --->   "%a_2_load_48 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1056 'load' 'a_2_load_48' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1057 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:28]   --->   Operation 1057 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_7 : Operation 1058 [1/2] (2.32ns)   --->   "%a_1_load_33 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1058 'load' 'a_1_load_33' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1059 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:28]   --->   Operation 1059 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_7 : Operation 1060 [1/2] (2.32ns)   --->   "%a_8_load_30 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1060 'load' 'a_8_load_30' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1061 [1/1] (2.00ns)   --->   "br label %56" [final_project/matrix_conv.cpp:28]   --->   Operation 1061 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_7 : Operation 1062 [1/1] (0.00ns)   --->   "%a_load_5_1_0_phi = phi i8 [ %a_1_load_33, %branch301 ], [ %a_2_load_48, %branch302 ], [ %a_3_load_48, %branch303 ], [ %a_4_load_48, %branch304 ], [ %a_5_load_48, %branch305 ], [ %a_6_load_48, %branch306 ], [ %a_7_load_48, %branch307 ], [ %a_8_load_30, %branch308 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1062 'phi' 'a_load_5_1_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_5_1 = sext i8 %a_load_5_1_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1063 'sext' 'tmp_5_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_7 : Operation 1064 [1/1] (4.17ns)   --->   "%tmp_7_5_1 = mul i16 %tmp_5_1, %tmp_3_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1064 'mul' 'tmp_7_5_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1065 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch228 [
    i4 0, label %branch221
    i4 1, label %branch222
    i4 2, label %branch223
    i4 3, label %branch224
    i4 4, label %branch225
    i4 5, label %branch226
    i4 6, label %branch227
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1065 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_7 : Operation 1066 [1/2] (2.32ns)   --->   "%a_8_load_35 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1066 'load' 'a_8_load_35' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1067 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:28]   --->   Operation 1067 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_7 : Operation 1068 [1/2] (2.32ns)   --->   "%a_7_load_53 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1068 'load' 'a_7_load_53' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1069 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:28]   --->   Operation 1069 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_7 : Operation 1070 [1/2] (2.32ns)   --->   "%a_6_load_53 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1070 'load' 'a_6_load_53' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1071 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:28]   --->   Operation 1071 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_7 : Operation 1072 [1/2] (2.32ns)   --->   "%a_5_load_53 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1072 'load' 'a_5_load_53' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1073 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:28]   --->   Operation 1073 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_7 : Operation 1074 [1/2] (2.32ns)   --->   "%a_4_load_53 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1074 'load' 'a_4_load_53' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1075 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:28]   --->   Operation 1075 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_7 : Operation 1076 [1/2] (2.32ns)   --->   "%a_3_load_53 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1076 'load' 'a_3_load_53' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1077 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:28]   --->   Operation 1077 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_7 : Operation 1078 [1/2] (2.32ns)   --->   "%a_2_load_53 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1078 'load' 'a_2_load_53' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1079 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:28]   --->   Operation 1079 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_7 : Operation 1080 [1/2] (2.32ns)   --->   "%a_9_load_17 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1080 'load' 'a_9_load_17' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1081 [1/1] (2.00ns)   --->   "br label %61" [final_project/matrix_conv.cpp:28]   --->   Operation 1081 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_7 : Operation 1082 [2/2] (2.32ns)   --->   "%a_6_load_56 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1082 'load' 'a_6_load_56' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1083 [2/2] (2.32ns)   --->   "%a_5_load_56 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1083 'load' 'a_5_load_56' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1084 [2/2] (2.32ns)   --->   "%a_4_load_56 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1084 'load' 'a_4_load_56' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1085 [2/2] (2.32ns)   --->   "%a_3_load_56 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1085 'load' 'a_3_load_56' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1086 [2/2] (2.32ns)   --->   "%a_2_load_56 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1086 'load' 'a_2_load_56' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1087 [2/2] (2.32ns)   --->   "%a_1_load_38 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1087 'load' 'a_1_load_38' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1088 [2/2] (2.32ns)   --->   "%a_0_load_20 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1088 'load' 'a_0_load_20' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1089 [2/2] (2.32ns)   --->   "%a_7_load_56 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1089 'load' 'a_7_load_56' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1090 [2/2] (2.32ns)   --->   "%a_7_load_57 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1090 'load' 'a_7_load_57' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1091 [2/2] (2.32ns)   --->   "%a_6_load_57 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1091 'load' 'a_6_load_57' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1092 [2/2] (2.32ns)   --->   "%a_5_load_57 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1092 'load' 'a_5_load_57' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1093 [2/2] (2.32ns)   --->   "%a_4_load_57 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1093 'load' 'a_4_load_57' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1094 [2/2] (2.32ns)   --->   "%a_3_load_57 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1094 'load' 'a_3_load_57' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1095 [2/2] (2.32ns)   --->   "%a_2_load_57 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1095 'load' 'a_2_load_57' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1096 [2/2] (2.32ns)   --->   "%a_1_load_39 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1096 'load' 'a_1_load_39' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1097 [2/2] (2.32ns)   --->   "%a_8_load_36 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1097 'load' 'a_8_load_36' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1098 [2/2] (2.32ns)   --->   "%a_8_load_41 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1098 'load' 'a_8_load_41' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1099 [2/2] (2.32ns)   --->   "%a_7_load_62 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1099 'load' 'a_7_load_62' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1100 [2/2] (2.32ns)   --->   "%a_6_load_62 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1100 'load' 'a_6_load_62' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1101 [2/2] (2.32ns)   --->   "%a_5_load_62 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1101 'load' 'a_5_load_62' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1102 [2/2] (2.32ns)   --->   "%a_4_load_62 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1102 'load' 'a_4_load_62' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1103 [2/2] (2.32ns)   --->   "%a_3_load_62 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1103 'load' 'a_3_load_62' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1104 [2/2] (2.32ns)   --->   "%a_2_load_62 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1104 'load' 'a_2_load_62' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1105 [2/2] (2.32ns)   --->   "%a_9_load_20 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1105 'load' 'a_9_load_20' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1106 [2/2] (2.32ns)   --->   "%a_6_load_65 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1106 'load' 'a_6_load_65' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1107 [2/2] (2.32ns)   --->   "%a_5_load_65 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1107 'load' 'a_5_load_65' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1108 [2/2] (2.32ns)   --->   "%a_4_load_65 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1108 'load' 'a_4_load_65' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1109 [2/2] (2.32ns)   --->   "%a_3_load_65 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1109 'load' 'a_3_load_65' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1110 [2/2] (2.32ns)   --->   "%a_2_load_65 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1110 'load' 'a_2_load_65' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1111 [2/2] (2.32ns)   --->   "%a_1_load_44 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1111 'load' 'a_1_load_44' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1112 [2/2] (2.32ns)   --->   "%a_0_load_23 = load i8* %a_0_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1112 'load' 'a_0_load_23' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1113 [2/2] (2.32ns)   --->   "%a_7_load_65 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1113 'load' 'a_7_load_65' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1114 [2/2] (2.32ns)   --->   "%a_7_load_66 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1114 'load' 'a_7_load_66' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1115 [2/2] (2.32ns)   --->   "%a_6_load_66 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1115 'load' 'a_6_load_66' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1116 [2/2] (2.32ns)   --->   "%a_5_load_66 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1116 'load' 'a_5_load_66' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1117 [2/2] (2.32ns)   --->   "%a_4_load_66 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1117 'load' 'a_4_load_66' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1118 [2/2] (2.32ns)   --->   "%a_3_load_66 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1118 'load' 'a_3_load_66' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1119 [2/2] (2.32ns)   --->   "%a_2_load_66 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1119 'load' 'a_2_load_66' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1120 [2/2] (2.32ns)   --->   "%a_1_load_45 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1120 'load' 'a_1_load_45' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1121 [2/2] (2.32ns)   --->   "%a_8_load_42 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1121 'load' 'a_8_load_42' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1122 [2/2] (2.32ns)   --->   "%a_8_load_47 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1122 'load' 'a_8_load_47' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1123 [2/2] (2.32ns)   --->   "%a_7_load_71 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1123 'load' 'a_7_load_71' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1124 [2/2] (2.32ns)   --->   "%a_6_load_71 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1124 'load' 'a_6_load_71' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1125 [2/2] (2.32ns)   --->   "%a_5_load_71 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1125 'load' 'a_5_load_71' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1126 [2/2] (2.32ns)   --->   "%a_4_load_71 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1126 'load' 'a_4_load_71' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1127 [2/2] (2.32ns)   --->   "%a_3_load_71 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1127 'load' 'a_3_load_71' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1128 [2/2] (2.32ns)   --->   "%a_2_load_71 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1128 'load' 'a_2_load_71' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 1129 [2/2] (2.32ns)   --->   "%a_9_load_23 = load i8* %a_9_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1129 'load' 'a_9_load_23' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 8.49>
ST_8 : Operation 1130 [1/1] (2.07ns)   --->   "%tmp8 = add i16 %tmp_7_0_2, %tmp_7_0_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1130 'add' 'tmp8' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1131 [1/1] (2.07ns)   --->   "%tmp9 = add i16 %tmp_7_0_1_2, %tmp_7_0_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1131 'add' 'tmp9' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i16 %tmp9, %tmp8" [final_project/matrix_conv.cpp:28]   --->   Operation 1132 'add' 'tmp7' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %tmp_7_0_0_1, %tmp_7" [final_project/matrix_conv.cpp:28]   --->   Operation 1133 'add' 'tmp1' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1134 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp3, %tmp1" [final_project/matrix_conv.cpp:28]   --->   Operation 1134 'add' 'tmp4' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1135 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2 = add i16 %tmp4, %tmp7" [final_project/matrix_conv.cpp:28]   --->   Operation 1135 'add' 'sum_2_0_2_2' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i4 %i to i3" [final_project/matrix_conv.cpp:31]   --->   Operation 1136 'trunc' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1137 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch63261 [
    i3 0, label %branch56254
    i3 1, label %branch57255
    i3 2, label %branch58256
    i3 3, label %branch59257
    i3 -4, label %branch60258
    i3 -3, label %branch61259
    i3 -2, label %branch62260
  ]" [final_project/matrix_conv.cpp:31]   --->   Operation 1137 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1138 [1/2] (2.32ns)   --->   "%a_6_load_9 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1138 'load' 'a_6_load_9' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1139 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:28]   --->   Operation 1139 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_8 : Operation 1140 [1/2] (2.32ns)   --->   "%a_5_load_9 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1140 'load' 'a_5_load_9' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1141 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:28]   --->   Operation 1141 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_8 : Operation 1142 [1/2] (2.32ns)   --->   "%a_4_load_9 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1142 'load' 'a_4_load_9' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1143 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:28]   --->   Operation 1143 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_8 : Operation 1144 [1/2] (2.32ns)   --->   "%a_3_load_9 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1144 'load' 'a_3_load_9' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1145 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:28]   --->   Operation 1145 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_8 : Operation 1146 [1/2] (2.32ns)   --->   "%a_2_load_9 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1146 'load' 'a_2_load_9' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1147 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:28]   --->   Operation 1147 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_8 : Operation 1148 [1/2] (2.32ns)   --->   "%a_1_load_6 = load i8* %a_1_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1148 'load' 'a_1_load_6' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1149 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:28]   --->   Operation 1149 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_8 : Operation 1150 [1/2] (2.32ns)   --->   "%a_0_load_3 = load i8* %a_0_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1150 'load' 'a_0_load_3' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1151 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:28]   --->   Operation 1151 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_8 : Operation 1152 [1/2] (2.32ns)   --->   "%a_7_load_9 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1152 'load' 'a_7_load_9' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1153 [1/1] (2.00ns)   --->   "br label %13" [final_project/matrix_conv.cpp:28]   --->   Operation 1153 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_8 : Operation 1154 [1/1] (0.00ns)   --->   "%a_load_1_0_0_phi = phi i8 [ %a_0_load_3, %branch690 ], [ %a_1_load_6, %branch691 ], [ %a_2_load_9, %branch692 ], [ %a_3_load_9, %branch693 ], [ %a_4_load_9, %branch694 ], [ %a_5_load_9, %branch695 ], [ %a_6_load_9, %branch696 ], [ %a_7_load_9, %branch697 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1154 'phi' 'a_load_1_0_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_1_2 = sext i8 %a_load_1_0_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1155 'sext' 'tmp_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1156 [1/1] (4.17ns)   --->   "%tmp_7_1 = mul i16 %tmp_1_2, %tmp_3" [final_project/matrix_conv.cpp:28]   --->   Operation 1156 'mul' 'tmp_7_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1157 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch677 [
    i4 0, label %branch670
    i4 1, label %branch671
    i4 2, label %branch672
    i4 3, label %branch673
    i4 4, label %branch674
    i4 5, label %branch675
    i4 6, label %branch676
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1157 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1158 [1/2] (2.32ns)   --->   "%a_6_load_10 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1158 'load' 'a_6_load_10' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1159 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:28]   --->   Operation 1159 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_8 : Operation 1160 [1/2] (2.32ns)   --->   "%a_5_load_10 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1160 'load' 'a_5_load_10' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1161 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:28]   --->   Operation 1161 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_8 : Operation 1162 [1/2] (2.32ns)   --->   "%a_4_load_10 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1162 'load' 'a_4_load_10' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1163 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:28]   --->   Operation 1163 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_8 : Operation 1164 [1/2] (2.32ns)   --->   "%a_3_load_10 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1164 'load' 'a_3_load_10' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1165 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:28]   --->   Operation 1165 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_8 : Operation 1166 [1/2] (2.32ns)   --->   "%a_2_load_10 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1166 'load' 'a_2_load_10' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1167 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:28]   --->   Operation 1167 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_8 : Operation 1168 [1/2] (2.32ns)   --->   "%a_1_load_7 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1168 'load' 'a_1_load_7' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1169 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:28]   --->   Operation 1169 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_8 : Operation 1170 [1/2] (2.32ns)   --->   "%a_0_load_4 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1170 'load' 'a_0_load_4' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1171 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:28]   --->   Operation 1171 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_8 : Operation 1172 [1/2] (2.32ns)   --->   "%a_7_load_10 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1172 'load' 'a_7_load_10' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1173 [1/1] (2.00ns)   --->   "br label %14" [final_project/matrix_conv.cpp:28]   --->   Operation 1173 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_8 : Operation 1174 [1/1] (0.00ns)   --->   "%a_load_1_0_1_phi = phi i8 [ %a_0_load_4, %branch670 ], [ %a_1_load_7, %branch671 ], [ %a_2_load_10, %branch672 ], [ %a_3_load_10, %branch673 ], [ %a_4_load_10, %branch674 ], [ %a_5_load_10, %branch675 ], [ %a_6_load_10, %branch676 ], [ %a_7_load_10, %branch677 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1174 'phi' 'a_load_1_0_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_1_0_1 = sext i8 %a_load_1_0_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1175 'sext' 'tmp_1_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1176 [1/1] (4.17ns)   --->   "%tmp_7_1_0_1 = mul i16 %tmp_1_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1176 'mul' 'tmp_7_1_0_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1177 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch537 [
    i4 0, label %branch530
    i4 1, label %branch531
    i4 2, label %branch532
    i4 3, label %branch533
    i4 4, label %branch534
    i4 5, label %branch535
    i4 6, label %branch536
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1177 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1178 [1/2] (2.32ns)   --->   "%a_7_load_13 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1178 'load' 'a_7_load_13' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1179 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:28]   --->   Operation 1179 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_8 : Operation 1180 [1/2] (2.32ns)   --->   "%a_6_load_13 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1180 'load' 'a_6_load_13' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1181 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:28]   --->   Operation 1181 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_8 : Operation 1182 [1/2] (2.32ns)   --->   "%a_5_load_13 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1182 'load' 'a_5_load_13' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1183 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:28]   --->   Operation 1183 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_8 : Operation 1184 [1/2] (2.32ns)   --->   "%a_4_load_13 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1184 'load' 'a_4_load_13' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1185 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:28]   --->   Operation 1185 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_8 : Operation 1186 [1/2] (2.32ns)   --->   "%a_3_load_13 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1186 'load' 'a_3_load_13' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1187 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:28]   --->   Operation 1187 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_8 : Operation 1188 [1/2] (2.32ns)   --->   "%a_2_load_13 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1188 'load' 'a_2_load_13' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1189 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:28]   --->   Operation 1189 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_8 : Operation 1190 [1/2] (2.32ns)   --->   "%a_1_load_10 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1190 'load' 'a_1_load_10' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1191 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:28]   --->   Operation 1191 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_8 : Operation 1192 [1/2] (2.32ns)   --->   "%a_8_load_7 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1192 'load' 'a_8_load_7' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1193 [1/1] (2.00ns)   --->   "br label %17" [final_project/matrix_conv.cpp:28]   --->   Operation 1193 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_8 : Operation 1194 [1/1] (0.00ns)   --->   "%a_load_1_1_1_phi = phi i8 [ %a_1_load_10, %branch611 ], [ %a_2_load_13, %branch612 ], [ %a_3_load_13, %branch613 ], [ %a_4_load_13, %branch614 ], [ %a_5_load_13, %branch615 ], [ %a_6_load_13, %branch616 ], [ %a_7_load_13, %branch617 ], [ %a_8_load_7, %branch618 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1194 'phi' 'a_load_1_1_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_1_1_1 = sext i8 %a_load_1_1_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1195 'sext' 'tmp_1_1_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1196 [1/1] (4.17ns)   --->   "%tmp_7_1_1_1 = mul i16 %tmp_1_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1196 'mul' 'tmp_7_1_1_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1197 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch508 [
    i4 0, label %branch501
    i4 1, label %branch502
    i4 2, label %branch503
    i4 3, label %branch504
    i4 4, label %branch505
    i4 5, label %branch506
    i4 6, label %branch507
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1197 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1198 [1/2] (2.32ns)   --->   "%a_7_load_14 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1198 'load' 'a_7_load_14' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1199 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:28]   --->   Operation 1199 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_8 : Operation 1200 [1/2] (2.32ns)   --->   "%a_6_load_14 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1200 'load' 'a_6_load_14' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1201 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:28]   --->   Operation 1201 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_8 : Operation 1202 [1/2] (2.32ns)   --->   "%a_5_load_14 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1202 'load' 'a_5_load_14' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1203 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:28]   --->   Operation 1203 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_8 : Operation 1204 [1/2] (2.32ns)   --->   "%a_4_load_14 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1204 'load' 'a_4_load_14' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1205 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:28]   --->   Operation 1205 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_8 : Operation 1206 [1/2] (2.32ns)   --->   "%a_3_load_14 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1206 'load' 'a_3_load_14' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1207 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:28]   --->   Operation 1207 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_8 : Operation 1208 [1/2] (2.32ns)   --->   "%a_2_load_14 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1208 'load' 'a_2_load_14' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1209 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:28]   --->   Operation 1209 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_8 : Operation 1210 [1/2] (2.32ns)   --->   "%a_1_load_11 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1210 'load' 'a_1_load_11' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1211 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:28]   --->   Operation 1211 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_8 : Operation 1212 [1/2] (2.32ns)   --->   "%a_8_load_8 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1212 'load' 'a_8_load_8' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1213 [1/1] (2.00ns)   --->   "br label %18" [final_project/matrix_conv.cpp:28]   --->   Operation 1213 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_8 : Operation 1214 [1/1] (0.00ns)   --->   "%a_load_1_1_2_phi = phi i8 [ %a_1_load_11, %branch501 ], [ %a_2_load_14, %branch502 ], [ %a_3_load_14, %branch503 ], [ %a_4_load_14, %branch504 ], [ %a_5_load_14, %branch505 ], [ %a_6_load_14, %branch506 ], [ %a_7_load_14, %branch507 ], [ %a_8_load_8, %branch508 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1214 'phi' 'a_load_1_1_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_1_1_2 = sext i8 %a_load_1_1_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1215 'sext' 'tmp_1_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1216 [1/1] (4.17ns)   --->   "%tmp_7_1_1_2 = mul i16 %tmp_1_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1216 'mul' 'tmp_7_1_1_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1217 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch579 [
    i4 0, label %branch572
    i4 1, label %branch573
    i4 2, label %branch574
    i4 3, label %branch575
    i4 4, label %branch576
    i4 5, label %branch577
    i4 6, label %branch578
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1217 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1218 [1/2] (2.32ns)   --->   "%a_8_load_9 = load i8* %a_8_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1218 'load' 'a_8_load_9' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1219 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:28]   --->   Operation 1219 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_8 : Operation 1220 [1/2] (2.32ns)   --->   "%a_7_load_15 = load i8* %a_7_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1220 'load' 'a_7_load_15' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1221 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:28]   --->   Operation 1221 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_8 : Operation 1222 [1/2] (2.32ns)   --->   "%a_6_load_15 = load i8* %a_6_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1222 'load' 'a_6_load_15' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1223 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:28]   --->   Operation 1223 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_8 : Operation 1224 [1/2] (2.32ns)   --->   "%a_5_load_15 = load i8* %a_5_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1224 'load' 'a_5_load_15' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1225 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:28]   --->   Operation 1225 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_8 : Operation 1226 [1/2] (2.32ns)   --->   "%a_4_load_15 = load i8* %a_4_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1226 'load' 'a_4_load_15' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1227 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:28]   --->   Operation 1227 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_8 : Operation 1228 [1/2] (2.32ns)   --->   "%a_3_load_15 = load i8* %a_3_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1228 'load' 'a_3_load_15' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1229 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:28]   --->   Operation 1229 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_8 : Operation 1230 [1/2] (2.32ns)   --->   "%a_2_load_15 = load i8* %a_2_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1230 'load' 'a_2_load_15' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1231 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:28]   --->   Operation 1231 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_8 : Operation 1232 [1/2] (2.32ns)   --->   "%a_9_load_3 = load i8* %a_9_addr_1, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1232 'load' 'a_9_load_3' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1233 [1/1] (2.00ns)   --->   "br label %19" [final_project/matrix_conv.cpp:28]   --->   Operation 1233 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_8 : Operation 1234 [1/1] (0.00ns)   --->   "%a_load_1_2_0_phi = phi i8 [ %a_2_load_15, %branch572 ], [ %a_3_load_15, %branch573 ], [ %a_4_load_15, %branch574 ], [ %a_5_load_15, %branch575 ], [ %a_6_load_15, %branch576 ], [ %a_7_load_15, %branch577 ], [ %a_8_load_9, %branch578 ], [ %a_9_load_3, %branch579 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1234 'phi' 'a_load_1_2_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_1_2_3 = sext i8 %a_load_1_2_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1235 'sext' 'tmp_1_2_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1236 [1/1] (4.17ns)   --->   "%tmp_7_1_2 = mul i16 %tmp_1_2_3, %tmp_3_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1236 'mul' 'tmp_7_1_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1237 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch559 [
    i4 0, label %branch552
    i4 1, label %branch553
    i4 2, label %branch554
    i4 3, label %branch555
    i4 4, label %branch556
    i4 5, label %branch557
    i4 6, label %branch558
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1237 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1238 [1/2] (2.32ns)   --->   "%a_8_load_10 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1238 'load' 'a_8_load_10' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1239 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:28]   --->   Operation 1239 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_8 : Operation 1240 [1/2] (2.32ns)   --->   "%a_7_load_16 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1240 'load' 'a_7_load_16' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1241 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:28]   --->   Operation 1241 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_8 : Operation 1242 [1/2] (2.32ns)   --->   "%a_6_load_16 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1242 'load' 'a_6_load_16' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1243 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:28]   --->   Operation 1243 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_8 : Operation 1244 [1/2] (2.32ns)   --->   "%a_5_load_16 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1244 'load' 'a_5_load_16' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1245 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:28]   --->   Operation 1245 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_8 : Operation 1246 [1/2] (2.32ns)   --->   "%a_4_load_16 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1246 'load' 'a_4_load_16' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1247 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:28]   --->   Operation 1247 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_8 : Operation 1248 [1/2] (2.32ns)   --->   "%a_3_load_16 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1248 'load' 'a_3_load_16' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1249 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:28]   --->   Operation 1249 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_8 : Operation 1250 [1/2] (2.32ns)   --->   "%a_2_load_16 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1250 'load' 'a_2_load_16' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1251 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:28]   --->   Operation 1251 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_8 : Operation 1252 [1/2] (2.32ns)   --->   "%a_9_load_4 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1252 'load' 'a_9_load_4' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1253 [1/1] (2.00ns)   --->   "br label %20" [final_project/matrix_conv.cpp:28]   --->   Operation 1253 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_8 : Operation 1254 [1/1] (0.00ns)   --->   "%a_load_1_2_1_phi = phi i8 [ %a_2_load_16, %branch552 ], [ %a_3_load_16, %branch553 ], [ %a_4_load_16, %branch554 ], [ %a_5_load_16, %branch555 ], [ %a_6_load_16, %branch556 ], [ %a_7_load_16, %branch557 ], [ %a_8_load_10, %branch558 ], [ %a_9_load_4, %branch559 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1254 'phi' 'a_load_1_2_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_1_2_1 = sext i8 %a_load_1_2_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1255 'sext' 'tmp_1_2_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1256 [1/1] (4.17ns)   --->   "%tmp_7_1_2_1 = mul i16 %tmp_1_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1256 'mul' 'tmp_7_1_2_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1257 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch479 [
    i4 0, label %branch472
    i4 1, label %branch473
    i4 2, label %branch474
    i4 3, label %branch475
    i4 4, label %branch476
    i4 5, label %branch477
    i4 6, label %branch478
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1257 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1258 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch55236 [
    i3 0, label %branch48229
    i3 1, label %branch49230
    i3 2, label %branch50231
    i3 3, label %branch51232
    i3 -4, label %branch52233
    i3 -3, label %branch53234
    i3 -2, label %branch54235
  ]" [final_project/matrix_conv.cpp:31]   --->   Operation 1258 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1259 [2/2] (2.32ns)   --->   "%a_6_load_18 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1259 'load' 'a_6_load_18' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1260 [2/2] (2.32ns)   --->   "%a_5_load_18 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1260 'load' 'a_5_load_18' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1261 [2/2] (2.32ns)   --->   "%a_4_load_18 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1261 'load' 'a_4_load_18' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1262 [2/2] (2.32ns)   --->   "%a_3_load_18 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1262 'load' 'a_3_load_18' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1263 [2/2] (2.32ns)   --->   "%a_2_load_18 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1263 'load' 'a_2_load_18' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1264 [2/2] (2.32ns)   --->   "%a_1_load_12 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1264 'load' 'a_1_load_12' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1265 [2/2] (2.32ns)   --->   "%a_0_load_6 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1265 'load' 'a_0_load_6' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1266 [2/2] (2.32ns)   --->   "%a_7_load_18 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1266 'load' 'a_7_load_18' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1267 [2/2] (2.32ns)   --->   "%a_6_load_19 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1267 'load' 'a_6_load_19' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1268 [2/2] (2.32ns)   --->   "%a_5_load_19 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1268 'load' 'a_5_load_19' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1269 [2/2] (2.32ns)   --->   "%a_4_load_19 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1269 'load' 'a_4_load_19' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1270 [2/2] (2.32ns)   --->   "%a_3_load_19 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1270 'load' 'a_3_load_19' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1271 [2/2] (2.32ns)   --->   "%a_2_load_19 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1271 'load' 'a_2_load_19' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1272 [2/2] (2.32ns)   --->   "%a_1_load_13 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1272 'load' 'a_1_load_13' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1273 [2/2] (2.32ns)   --->   "%a_0_load_7 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1273 'load' 'a_0_load_7' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1274 [2/2] (2.32ns)   --->   "%a_7_load_19 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1274 'load' 'a_7_load_19' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1275 [2/2] (2.32ns)   --->   "%a_7_load_22 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1275 'load' 'a_7_load_22' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1276 [2/2] (2.32ns)   --->   "%a_6_load_22 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1276 'load' 'a_6_load_22' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1277 [2/2] (2.32ns)   --->   "%a_5_load_22 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1277 'load' 'a_5_load_22' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1278 [2/2] (2.32ns)   --->   "%a_4_load_22 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1278 'load' 'a_4_load_22' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1279 [2/2] (2.32ns)   --->   "%a_3_load_22 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1279 'load' 'a_3_load_22' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1280 [2/2] (2.32ns)   --->   "%a_2_load_22 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1280 'load' 'a_2_load_22' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1281 [2/2] (2.32ns)   --->   "%a_1_load_16 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1281 'load' 'a_1_load_16' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1282 [2/2] (2.32ns)   --->   "%a_8_load_13 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1282 'load' 'a_8_load_13' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1283 [2/2] (2.32ns)   --->   "%a_7_load_23 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1283 'load' 'a_7_load_23' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1284 [2/2] (2.32ns)   --->   "%a_6_load_23 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1284 'load' 'a_6_load_23' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1285 [2/2] (2.32ns)   --->   "%a_5_load_23 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1285 'load' 'a_5_load_23' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1286 [2/2] (2.32ns)   --->   "%a_4_load_23 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1286 'load' 'a_4_load_23' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1287 [2/2] (2.32ns)   --->   "%a_3_load_23 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1287 'load' 'a_3_load_23' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1288 [2/2] (2.32ns)   --->   "%a_2_load_23 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1288 'load' 'a_2_load_23' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1289 [2/2] (2.32ns)   --->   "%a_1_load_17 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1289 'load' 'a_1_load_17' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1290 [2/2] (2.32ns)   --->   "%a_8_load_14 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1290 'load' 'a_8_load_14' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1291 [2/2] (2.32ns)   --->   "%a_8_load_15 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1291 'load' 'a_8_load_15' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1292 [2/2] (2.32ns)   --->   "%a_7_load_24 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1292 'load' 'a_7_load_24' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1293 [2/2] (2.32ns)   --->   "%a_6_load_24 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1293 'load' 'a_6_load_24' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1294 [2/2] (2.32ns)   --->   "%a_5_load_24 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1294 'load' 'a_5_load_24' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1295 [2/2] (2.32ns)   --->   "%a_4_load_24 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1295 'load' 'a_4_load_24' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1296 [2/2] (2.32ns)   --->   "%a_3_load_24 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1296 'load' 'a_3_load_24' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1297 [2/2] (2.32ns)   --->   "%a_2_load_24 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1297 'load' 'a_2_load_24' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1298 [2/2] (2.32ns)   --->   "%a_9_load_6 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1298 'load' 'a_9_load_6' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1299 [2/2] (2.32ns)   --->   "%a_8_load_16 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1299 'load' 'a_8_load_16' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1300 [2/2] (2.32ns)   --->   "%a_7_load_25 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1300 'load' 'a_7_load_25' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1301 [2/2] (2.32ns)   --->   "%a_6_load_25 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1301 'load' 'a_6_load_25' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1302 [2/2] (2.32ns)   --->   "%a_5_load_25 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1302 'load' 'a_5_load_25' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1303 [2/2] (2.32ns)   --->   "%a_4_load_25 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1303 'load' 'a_4_load_25' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1304 [2/2] (2.32ns)   --->   "%a_3_load_25 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1304 'load' 'a_3_load_25' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1305 [2/2] (2.32ns)   --->   "%a_2_load_25 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1305 'load' 'a_2_load_25' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1306 [2/2] (2.32ns)   --->   "%a_9_load_7 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1306 'load' 'a_9_load_7' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 1307 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch47219 [
    i3 0, label %branch40212
    i3 1, label %branch41213
    i3 2, label %branch42214
    i3 3, label %branch43215
    i3 -4, label %branch44216
    i3 -3, label %branch45217
    i3 -2, label %branch46218
  ]" [final_project/matrix_conv.cpp:31]   --->   Operation 1307 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1308 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch39192 [
    i3 0, label %branch32185
    i3 1, label %branch33186
    i3 2, label %branch34187
    i3 3, label %branch35188
    i3 -4, label %branch36189
    i3 -3, label %branch37190
    i3 -2, label %branch38191
  ]" [final_project/matrix_conv.cpp:31]   --->   Operation 1308 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_4_2_2 = sext i8 %a_load_4_2_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1309 'sext' 'tmp_4_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 1310 [1/1] (3.36ns) (grouped into DSP with root node tmp33)   --->   "%tmp_7_4_2_2 = mul i16 %tmp_4_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1310 'mul' 'tmp_7_4_2_2' <Predicate = (!exitcond3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1311 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp33 = add i16 %tmp_7_4_0_2, %tmp_7_4_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1311 'add' 'tmp33' <Predicate = (!exitcond3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1312 [1/1] (2.07ns)   --->   "%tmp34 = add i16 %tmp33, %tmp_7_4_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1312 'add' 'tmp34' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1313 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch31175 [
    i3 0, label %branch24168
    i3 1, label %branch25169
    i3 2, label %branch26170
    i3 3, label %branch27171
    i3 -4, label %branch28172
    i3 -3, label %branch29173
    i3 -2, label %branch30174
  ]" [final_project/matrix_conv.cpp:31]   --->   Operation 1313 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1314 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch23148 [
    i3 0, label %branch16141
    i3 1, label %branch17142
    i3 2, label %branch18143
    i3 3, label %branch19144
    i3 -4, label %branch20145
    i3 -3, label %branch21146
    i3 -2, label %branch22147
  ]" [final_project/matrix_conv.cpp:31]   --->   Operation 1314 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1315 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch15123 [
    i3 0, label %branch8116
    i3 1, label %branch9117
    i3 2, label %branch10118
    i3 3, label %branch11119
    i3 -4, label %branch12120
    i3 -3, label %branch13121
    i3 -2, label %branch14122
  ]" [final_project/matrix_conv.cpp:31]   --->   Operation 1315 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_8 : Operation 1316 [1/1] (1.36ns)   --->   "switch i3 %tmp_1, label %branch7106 [
    i3 0, label %branch084
    i3 1, label %branch1100
    i3 2, label %branch2101
    i3 3, label %branch3102
    i3 -4, label %branch4103
    i3 -3, label %branch5104
    i3 -2, label %branch6105
  ]" [final_project/matrix_conv.cpp:31]   --->   Operation 1316 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>

State 9 <SV = 8> <Delay = 8.49>
ST_9 : Operation 1317 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_6_addr, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1317 'store' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1318 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:31]   --->   Operation 1318 'br' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 0.00>
ST_9 : Operation 1319 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_5_addr, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1319 'store' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1320 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:31]   --->   Operation 1320 'br' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 0.00>
ST_9 : Operation 1321 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_4_addr, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1321 'store' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1322 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:31]   --->   Operation 1322 'br' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 0.00>
ST_9 : Operation 1323 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_3_addr, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1323 'store' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1324 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:31]   --->   Operation 1324 'br' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 0.00>
ST_9 : Operation 1325 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_2_addr, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1325 'store' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1326 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:31]   --->   Operation 1326 'br' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 0.00>
ST_9 : Operation 1327 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_1_addr, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1327 'store' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1328 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:31]   --->   Operation 1328 'br' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 0.00>
ST_9 : Operation 1329 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_0_addr, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1329 'store' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1330 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:31]   --->   Operation 1330 'br' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 0.00>
ST_9 : Operation 1331 [1/1] (2.32ns)   --->   "store i16 %sum_2_0_2_2, i16* %res_7_addr, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1331 'store' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1332 [1/1] (0.00ns)   --->   "br label %12" [final_project/matrix_conv.cpp:31]   --->   Operation 1332 'br' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 0.00>
ST_9 : Operation 1333 [1/1] (2.07ns)   --->   "%tmp5 = add i16 %tmp_7_1_2, %tmp_7_1_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1333 'add' 'tmp5' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1334 [1/1] (2.07ns)   --->   "%tmp6 = add i16 %tmp_7_1_1_2, %tmp_7_1_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1334 'add' 'tmp6' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %tmp6, %tmp5" [final_project/matrix_conv.cpp:28]   --->   Operation 1335 'add' 'tmp10' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i16 %tmp_7_1_0_1, %tmp_7_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1336 'add' 'tmp11' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1337 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp14 = add i16 %tmp13, %tmp11" [final_project/matrix_conv.cpp:28]   --->   Operation 1337 'add' 'tmp14' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1338 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2 = add i16 %tmp14, %tmp10" [final_project/matrix_conv.cpp:28]   --->   Operation 1338 'add' 'sum_2_1_2_2' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1339 [1/2] (2.32ns)   --->   "%a_6_load_18 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1339 'load' 'a_6_load_18' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1340 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:28]   --->   Operation 1340 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_9 : Operation 1341 [1/2] (2.32ns)   --->   "%a_5_load_18 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1341 'load' 'a_5_load_18' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1342 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:28]   --->   Operation 1342 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_9 : Operation 1343 [1/2] (2.32ns)   --->   "%a_4_load_18 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1343 'load' 'a_4_load_18' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1344 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:28]   --->   Operation 1344 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_9 : Operation 1345 [1/2] (2.32ns)   --->   "%a_3_load_18 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1345 'load' 'a_3_load_18' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1346 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:28]   --->   Operation 1346 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_9 : Operation 1347 [1/2] (2.32ns)   --->   "%a_2_load_18 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1347 'load' 'a_2_load_18' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1348 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:28]   --->   Operation 1348 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_9 : Operation 1349 [1/2] (2.32ns)   --->   "%a_1_load_12 = load i8* %a_1_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1349 'load' 'a_1_load_12' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1350 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:28]   --->   Operation 1350 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_9 : Operation 1351 [1/2] (2.32ns)   --->   "%a_0_load_6 = load i8* %a_0_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1351 'load' 'a_0_load_6' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1352 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:28]   --->   Operation 1352 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_9 : Operation 1353 [1/2] (2.32ns)   --->   "%a_7_load_18 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1353 'load' 'a_7_load_18' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1354 [1/1] (2.00ns)   --->   "br label %23" [final_project/matrix_conv.cpp:28]   --->   Operation 1354 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_9 : Operation 1355 [1/1] (0.00ns)   --->   "%a_load_2_0_0_phi = phi i8 [ %a_0_load_6, %branch660 ], [ %a_1_load_12, %branch661 ], [ %a_2_load_18, %branch662 ], [ %a_3_load_18, %branch663 ], [ %a_4_load_18, %branch664 ], [ %a_5_load_18, %branch665 ], [ %a_6_load_18, %branch666 ], [ %a_7_load_18, %branch667 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1355 'phi' 'a_load_2_0_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp_2 = sext i8 %a_load_2_0_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1356 'sext' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1357 [1/1] (4.17ns)   --->   "%tmp_7_2 = mul i16 %tmp_2, %tmp_3" [final_project/matrix_conv.cpp:28]   --->   Operation 1357 'mul' 'tmp_7_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1358 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch527 [
    i4 0, label %branch520
    i4 1, label %branch521
    i4 2, label %branch522
    i4 3, label %branch523
    i4 4, label %branch524
    i4 5, label %branch525
    i4 6, label %branch526
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1358 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_9 : Operation 1359 [1/2] (2.32ns)   --->   "%a_6_load_19 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1359 'load' 'a_6_load_19' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1360 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:28]   --->   Operation 1360 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_9 : Operation 1361 [1/2] (2.32ns)   --->   "%a_5_load_19 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1361 'load' 'a_5_load_19' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1362 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:28]   --->   Operation 1362 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_9 : Operation 1363 [1/2] (2.32ns)   --->   "%a_4_load_19 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1363 'load' 'a_4_load_19' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1364 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:28]   --->   Operation 1364 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_9 : Operation 1365 [1/2] (2.32ns)   --->   "%a_3_load_19 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1365 'load' 'a_3_load_19' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1366 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:28]   --->   Operation 1366 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_9 : Operation 1367 [1/2] (2.32ns)   --->   "%a_2_load_19 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1367 'load' 'a_2_load_19' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1368 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:28]   --->   Operation 1368 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_9 : Operation 1369 [1/2] (2.32ns)   --->   "%a_1_load_13 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1369 'load' 'a_1_load_13' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1370 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:28]   --->   Operation 1370 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_9 : Operation 1371 [1/2] (2.32ns)   --->   "%a_0_load_7 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1371 'load' 'a_0_load_7' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1372 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:28]   --->   Operation 1372 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_9 : Operation 1373 [1/2] (2.32ns)   --->   "%a_7_load_19 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1373 'load' 'a_7_load_19' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1374 [1/1] (2.00ns)   --->   "br label %24" [final_project/matrix_conv.cpp:28]   --->   Operation 1374 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_9 : Operation 1375 [1/1] (0.00ns)   --->   "%a_load_2_0_1_phi = phi i8 [ %a_0_load_7, %branch520 ], [ %a_1_load_13, %branch521 ], [ %a_2_load_19, %branch522 ], [ %a_3_load_19, %branch523 ], [ %a_4_load_19, %branch524 ], [ %a_5_load_19, %branch525 ], [ %a_6_load_19, %branch526 ], [ %a_7_load_19, %branch527 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1375 'phi' 'a_load_2_0_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_2_0_1 = sext i8 %a_load_2_0_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1376 'sext' 'tmp_2_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1377 [1/1] (4.17ns)   --->   "%tmp_7_2_0_1 = mul i16 %tmp_2_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1377 'mul' 'tmp_7_2_0_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1378 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch447 [
    i4 0, label %branch440
    i4 1, label %branch441
    i4 2, label %branch442
    i4 3, label %branch443
    i4 4, label %branch444
    i4 5, label %branch445
    i4 6, label %branch446
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1378 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_9 : Operation 1379 [1/2] (2.32ns)   --->   "%a_7_load_22 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1379 'load' 'a_7_load_22' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1380 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:28]   --->   Operation 1380 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_9 : Operation 1381 [1/2] (2.32ns)   --->   "%a_6_load_22 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1381 'load' 'a_6_load_22' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1382 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:28]   --->   Operation 1382 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_9 : Operation 1383 [1/2] (2.32ns)   --->   "%a_5_load_22 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1383 'load' 'a_5_load_22' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1384 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:28]   --->   Operation 1384 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_9 : Operation 1385 [1/2] (2.32ns)   --->   "%a_4_load_22 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1385 'load' 'a_4_load_22' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1386 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:28]   --->   Operation 1386 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_9 : Operation 1387 [1/2] (2.32ns)   --->   "%a_3_load_22 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1387 'load' 'a_3_load_22' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1388 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:28]   --->   Operation 1388 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_9 : Operation 1389 [1/2] (2.32ns)   --->   "%a_2_load_22 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1389 'load' 'a_2_load_22' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1390 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:28]   --->   Operation 1390 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_9 : Operation 1391 [1/2] (2.32ns)   --->   "%a_1_load_16 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1391 'load' 'a_1_load_16' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1392 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:28]   --->   Operation 1392 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_9 : Operation 1393 [1/2] (2.32ns)   --->   "%a_8_load_13 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1393 'load' 'a_8_load_13' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1394 [1/1] (2.00ns)   --->   "br label %27" [final_project/matrix_conv.cpp:28]   --->   Operation 1394 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_9 : Operation 1395 [1/1] (0.00ns)   --->   "%a_load_2_1_1_phi = phi i8 [ %a_1_load_16, %branch491 ], [ %a_2_load_22, %branch492 ], [ %a_3_load_22, %branch493 ], [ %a_4_load_22, %branch494 ], [ %a_5_load_22, %branch495 ], [ %a_6_load_22, %branch496 ], [ %a_7_load_22, %branch497 ], [ %a_8_load_13, %branch498 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1395 'phi' 'a_load_2_1_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_2_1_1 = sext i8 %a_load_2_1_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1396 'sext' 'tmp_2_1_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1397 [1/1] (4.17ns)   --->   "%tmp_7_2_1_1 = mul i16 %tmp_2_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1397 'mul' 'tmp_7_2_1_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1398 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch418 [
    i4 0, label %branch411
    i4 1, label %branch412
    i4 2, label %branch413
    i4 3, label %branch414
    i4 4, label %branch415
    i4 5, label %branch416
    i4 6, label %branch417
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1398 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_9 : Operation 1399 [1/2] (2.32ns)   --->   "%a_7_load_23 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1399 'load' 'a_7_load_23' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1400 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:28]   --->   Operation 1400 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_9 : Operation 1401 [1/2] (2.32ns)   --->   "%a_6_load_23 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1401 'load' 'a_6_load_23' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1402 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:28]   --->   Operation 1402 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_9 : Operation 1403 [1/2] (2.32ns)   --->   "%a_5_load_23 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1403 'load' 'a_5_load_23' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1404 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:28]   --->   Operation 1404 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_9 : Operation 1405 [1/2] (2.32ns)   --->   "%a_4_load_23 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1405 'load' 'a_4_load_23' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1406 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:28]   --->   Operation 1406 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_9 : Operation 1407 [1/2] (2.32ns)   --->   "%a_3_load_23 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1407 'load' 'a_3_load_23' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1408 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:28]   --->   Operation 1408 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_9 : Operation 1409 [1/2] (2.32ns)   --->   "%a_2_load_23 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1409 'load' 'a_2_load_23' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1410 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:28]   --->   Operation 1410 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_9 : Operation 1411 [1/2] (2.32ns)   --->   "%a_1_load_17 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1411 'load' 'a_1_load_17' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1412 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:28]   --->   Operation 1412 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_9 : Operation 1413 [1/2] (2.32ns)   --->   "%a_8_load_14 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1413 'load' 'a_8_load_14' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1414 [1/1] (2.00ns)   --->   "br label %28" [final_project/matrix_conv.cpp:28]   --->   Operation 1414 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_9 : Operation 1415 [1/1] (0.00ns)   --->   "%a_load_2_1_2_phi = phi i8 [ %a_1_load_17, %branch411 ], [ %a_2_load_23, %branch412 ], [ %a_3_load_23, %branch413 ], [ %a_4_load_23, %branch414 ], [ %a_5_load_23, %branch415 ], [ %a_6_load_23, %branch416 ], [ %a_7_load_23, %branch417 ], [ %a_8_load_14, %branch418 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1415 'phi' 'a_load_2_1_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_2_1_2 = sext i8 %a_load_2_1_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1416 'sext' 'tmp_2_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1417 [1/1] (4.17ns)   --->   "%tmp_7_2_1_2 = mul i16 %tmp_2_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1417 'mul' 'tmp_7_2_1_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1418 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch549 [
    i4 0, label %branch542
    i4 1, label %branch543
    i4 2, label %branch544
    i4 3, label %branch545
    i4 4, label %branch546
    i4 5, label %branch547
    i4 6, label %branch548
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1418 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_9 : Operation 1419 [1/2] (2.32ns)   --->   "%a_8_load_15 = load i8* %a_8_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1419 'load' 'a_8_load_15' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1420 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:28]   --->   Operation 1420 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_9 : Operation 1421 [1/2] (2.32ns)   --->   "%a_7_load_24 = load i8* %a_7_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1421 'load' 'a_7_load_24' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1422 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:28]   --->   Operation 1422 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_9 : Operation 1423 [1/2] (2.32ns)   --->   "%a_6_load_24 = load i8* %a_6_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1423 'load' 'a_6_load_24' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1424 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:28]   --->   Operation 1424 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_9 : Operation 1425 [1/2] (2.32ns)   --->   "%a_5_load_24 = load i8* %a_5_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1425 'load' 'a_5_load_24' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1426 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:28]   --->   Operation 1426 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_9 : Operation 1427 [1/2] (2.32ns)   --->   "%a_4_load_24 = load i8* %a_4_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1427 'load' 'a_4_load_24' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1428 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:28]   --->   Operation 1428 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_9 : Operation 1429 [1/2] (2.32ns)   --->   "%a_3_load_24 = load i8* %a_3_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1429 'load' 'a_3_load_24' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1430 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:28]   --->   Operation 1430 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_9 : Operation 1431 [1/2] (2.32ns)   --->   "%a_2_load_24 = load i8* %a_2_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1431 'load' 'a_2_load_24' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1432 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:28]   --->   Operation 1432 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_9 : Operation 1433 [1/2] (2.32ns)   --->   "%a_9_load_6 = load i8* %a_9_addr_2, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1433 'load' 'a_9_load_6' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1434 [1/1] (2.00ns)   --->   "br label %29" [final_project/matrix_conv.cpp:28]   --->   Operation 1434 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_9 : Operation 1435 [1/1] (0.00ns)   --->   "%a_load_2_2_0_phi = phi i8 [ %a_2_load_24, %branch542 ], [ %a_3_load_24, %branch543 ], [ %a_4_load_24, %branch544 ], [ %a_5_load_24, %branch545 ], [ %a_6_load_24, %branch546 ], [ %a_7_load_24, %branch547 ], [ %a_8_load_15, %branch548 ], [ %a_9_load_6, %branch549 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1435 'phi' 'a_load_2_2_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1436 [1/1] (0.00ns)   --->   "%tmp_2_2 = sext i8 %a_load_2_2_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1436 'sext' 'tmp_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1437 [1/1] (4.17ns)   --->   "%tmp_7_2_2 = mul i16 %tmp_2_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1437 'mul' 'tmp_7_2_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1438 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch469 [
    i4 0, label %branch462
    i4 1, label %branch463
    i4 2, label %branch464
    i4 3, label %branch465
    i4 4, label %branch466
    i4 5, label %branch467
    i4 6, label %branch468
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1438 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_9 : Operation 1439 [1/2] (2.32ns)   --->   "%a_8_load_16 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1439 'load' 'a_8_load_16' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1440 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:28]   --->   Operation 1440 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_9 : Operation 1441 [1/2] (2.32ns)   --->   "%a_7_load_25 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1441 'load' 'a_7_load_25' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1442 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:28]   --->   Operation 1442 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_9 : Operation 1443 [1/2] (2.32ns)   --->   "%a_6_load_25 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1443 'load' 'a_6_load_25' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1444 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:28]   --->   Operation 1444 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_9 : Operation 1445 [1/2] (2.32ns)   --->   "%a_5_load_25 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1445 'load' 'a_5_load_25' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1446 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:28]   --->   Operation 1446 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_9 : Operation 1447 [1/2] (2.32ns)   --->   "%a_4_load_25 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1447 'load' 'a_4_load_25' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1448 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:28]   --->   Operation 1448 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_9 : Operation 1449 [1/2] (2.32ns)   --->   "%a_3_load_25 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1449 'load' 'a_3_load_25' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1450 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:28]   --->   Operation 1450 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_9 : Operation 1451 [1/2] (2.32ns)   --->   "%a_2_load_25 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1451 'load' 'a_2_load_25' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1452 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:28]   --->   Operation 1452 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_9 : Operation 1453 [1/2] (2.32ns)   --->   "%a_9_load_7 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1453 'load' 'a_9_load_7' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1454 [1/1] (2.00ns)   --->   "br label %30" [final_project/matrix_conv.cpp:28]   --->   Operation 1454 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_9 : Operation 1455 [1/1] (0.00ns)   --->   "%a_load_2_2_1_phi = phi i8 [ %a_2_load_25, %branch462 ], [ %a_3_load_25, %branch463 ], [ %a_4_load_25, %branch464 ], [ %a_5_load_25, %branch465 ], [ %a_6_load_25, %branch466 ], [ %a_7_load_25, %branch467 ], [ %a_8_load_16, %branch468 ], [ %a_9_load_7, %branch469 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1455 'phi' 'a_load_2_2_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_2_2_1 = sext i8 %a_load_2_2_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1456 'sext' 'tmp_2_2_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1457 [1/1] (4.17ns)   --->   "%tmp_7_2_2_1 = mul i16 %tmp_2_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1457 'mul' 'tmp_7_2_2_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1458 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch389 [
    i4 0, label %branch382
    i4 1, label %branch383
    i4 2, label %branch384
    i4 3, label %branch385
    i4 4, label %branch386
    i4 5, label %branch387
    i4 6, label %branch388
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1458 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_9 : Operation 1459 [2/2] (2.32ns)   --->   "%a_6_load_27 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1459 'load' 'a_6_load_27' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1460 [2/2] (2.32ns)   --->   "%a_5_load_27 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1460 'load' 'a_5_load_27' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1461 [2/2] (2.32ns)   --->   "%a_4_load_27 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1461 'load' 'a_4_load_27' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1462 [2/2] (2.32ns)   --->   "%a_3_load_27 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1462 'load' 'a_3_load_27' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1463 [2/2] (2.32ns)   --->   "%a_2_load_27 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1463 'load' 'a_2_load_27' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1464 [2/2] (2.32ns)   --->   "%a_1_load_18 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1464 'load' 'a_1_load_18' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1465 [2/2] (2.32ns)   --->   "%a_0_load_9 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1465 'load' 'a_0_load_9' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1466 [2/2] (2.32ns)   --->   "%a_7_load_27 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1466 'load' 'a_7_load_27' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1467 [2/2] (2.32ns)   --->   "%a_6_load_28 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1467 'load' 'a_6_load_28' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1468 [2/2] (2.32ns)   --->   "%a_5_load_28 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1468 'load' 'a_5_load_28' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1469 [2/2] (2.32ns)   --->   "%a_4_load_28 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1469 'load' 'a_4_load_28' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1470 [2/2] (2.32ns)   --->   "%a_3_load_28 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1470 'load' 'a_3_load_28' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1471 [2/2] (2.32ns)   --->   "%a_2_load_28 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1471 'load' 'a_2_load_28' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1472 [2/2] (2.32ns)   --->   "%a_1_load_19 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1472 'load' 'a_1_load_19' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1473 [2/2] (2.32ns)   --->   "%a_0_load_10 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1473 'load' 'a_0_load_10' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1474 [2/2] (2.32ns)   --->   "%a_7_load_28 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1474 'load' 'a_7_load_28' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1475 [2/2] (2.32ns)   --->   "%a_7_load_31 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1475 'load' 'a_7_load_31' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1476 [2/2] (2.32ns)   --->   "%a_6_load_31 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1476 'load' 'a_6_load_31' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1477 [2/2] (2.32ns)   --->   "%a_5_load_31 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1477 'load' 'a_5_load_31' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1478 [2/2] (2.32ns)   --->   "%a_4_load_31 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1478 'load' 'a_4_load_31' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1479 [2/2] (2.32ns)   --->   "%a_3_load_31 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1479 'load' 'a_3_load_31' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1480 [2/2] (2.32ns)   --->   "%a_2_load_31 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1480 'load' 'a_2_load_31' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1481 [2/2] (2.32ns)   --->   "%a_1_load_22 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1481 'load' 'a_1_load_22' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1482 [2/2] (2.32ns)   --->   "%a_8_load_19 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1482 'load' 'a_8_load_19' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1483 [2/2] (2.32ns)   --->   "%a_7_load_32 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1483 'load' 'a_7_load_32' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1484 [2/2] (2.32ns)   --->   "%a_6_load_32 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1484 'load' 'a_6_load_32' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1485 [2/2] (2.32ns)   --->   "%a_5_load_32 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1485 'load' 'a_5_load_32' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1486 [2/2] (2.32ns)   --->   "%a_4_load_32 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1486 'load' 'a_4_load_32' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1487 [2/2] (2.32ns)   --->   "%a_3_load_32 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1487 'load' 'a_3_load_32' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1488 [2/2] (2.32ns)   --->   "%a_2_load_32 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1488 'load' 'a_2_load_32' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1489 [2/2] (2.32ns)   --->   "%a_1_load_23 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1489 'load' 'a_1_load_23' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1490 [2/2] (2.32ns)   --->   "%a_8_load_20 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1490 'load' 'a_8_load_20' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1491 [2/2] (2.32ns)   --->   "%a_8_load_21 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1491 'load' 'a_8_load_21' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1492 [2/2] (2.32ns)   --->   "%a_7_load_33 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1492 'load' 'a_7_load_33' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1493 [2/2] (2.32ns)   --->   "%a_6_load_33 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1493 'load' 'a_6_load_33' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1494 [2/2] (2.32ns)   --->   "%a_5_load_33 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1494 'load' 'a_5_load_33' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1495 [2/2] (2.32ns)   --->   "%a_4_load_33 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1495 'load' 'a_4_load_33' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1496 [2/2] (2.32ns)   --->   "%a_3_load_33 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1496 'load' 'a_3_load_33' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1497 [2/2] (2.32ns)   --->   "%a_2_load_33 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1497 'load' 'a_2_load_33' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1498 [2/2] (2.32ns)   --->   "%a_9_load_9 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1498 'load' 'a_9_load_9' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1499 [2/2] (2.32ns)   --->   "%a_8_load_22 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1499 'load' 'a_8_load_22' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1500 [2/2] (2.32ns)   --->   "%a_7_load_34 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1500 'load' 'a_7_load_34' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1501 [2/2] (2.32ns)   --->   "%a_6_load_34 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1501 'load' 'a_6_load_34' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1502 [2/2] (2.32ns)   --->   "%a_5_load_34 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1502 'load' 'a_5_load_34' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1503 [2/2] (2.32ns)   --->   "%a_4_load_34 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1503 'load' 'a_4_load_34' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1504 [2/2] (2.32ns)   --->   "%a_3_load_34 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1504 'load' 'a_3_load_34' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1505 [2/2] (2.32ns)   --->   "%a_2_load_34 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1505 'load' 'a_2_load_34' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1506 [2/2] (2.32ns)   --->   "%a_9_load_10 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1506 'load' 'a_9_load_10' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_5_2_2 = sext i8 %a_load_5_2_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1507 'sext' 'tmp_5_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 1508 [1/1] (3.36ns) (grouped into DSP with root node tmp40)   --->   "%tmp_7_5_2_2 = mul i16 %tmp_5_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1508 'mul' 'tmp_7_5_2_2' <Predicate = (!exitcond3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1509 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp40 = add i16 %tmp_7_5_0_2, %tmp_7_5_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1509 'add' 'tmp40' <Predicate = (!exitcond3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1510 [1/1] (2.07ns)   --->   "%tmp41 = add i16 %tmp40, %tmp_7_5_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1510 'add' 'tmp41' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.49>
ST_10 : Operation 1511 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch697 [
    i4 0, label %branch690
    i4 1, label %branch691
    i4 2, label %branch692
    i4 3, label %branch693
    i4 4, label %branch694
    i4 5, label %branch695
    i4 6, label %branch696
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1511 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_10 : Operation 1512 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_6_addr_1, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1512 'store' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1513 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:31]   --->   Operation 1513 'br' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 0.00>
ST_10 : Operation 1514 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_5_addr_1, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1514 'store' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1515 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:31]   --->   Operation 1515 'br' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 0.00>
ST_10 : Operation 1516 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_4_addr_1, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1516 'store' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1517 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:31]   --->   Operation 1517 'br' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 0.00>
ST_10 : Operation 1518 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_3_addr_1, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1518 'store' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1519 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:31]   --->   Operation 1519 'br' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 0.00>
ST_10 : Operation 1520 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_2_addr_1, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1520 'store' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1521 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:31]   --->   Operation 1521 'br' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 0.00>
ST_10 : Operation 1522 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_1_addr_1, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1522 'store' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1523 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:31]   --->   Operation 1523 'br' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 0.00>
ST_10 : Operation 1524 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_0_addr_1, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1524 'store' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1525 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:31]   --->   Operation 1525 'br' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 0.00>
ST_10 : Operation 1526 [1/1] (2.32ns)   --->   "store i16 %sum_2_1_2_2, i16* %res_7_addr_1, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1526 'store' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1527 [1/1] (0.00ns)   --->   "br label %22" [final_project/matrix_conv.cpp:31]   --->   Operation 1527 'br' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 0.00>
ST_10 : Operation 1528 [1/1] (2.07ns)   --->   "%tmp15 = add i16 %tmp_7_2_2, %tmp_7_2_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1528 'add' 'tmp15' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1529 [1/1] (2.07ns)   --->   "%tmp16 = add i16 %tmp_7_2_1_2, %tmp_7_2_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1529 'add' 'tmp16' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i16 %tmp16, %tmp15" [final_project/matrix_conv.cpp:28]   --->   Operation 1530 'add' 'tmp17' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i16 %tmp_7_2_0_1, %tmp_7_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1531 'add' 'tmp18' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1532 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp21 = add i16 %tmp20, %tmp18" [final_project/matrix_conv.cpp:28]   --->   Operation 1532 'add' 'tmp21' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1533 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2 = add i16 %tmp21, %tmp17" [final_project/matrix_conv.cpp:28]   --->   Operation 1533 'add' 'sum_2_2_2_2' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1534 [1/2] (2.32ns)   --->   "%a_6_load_27 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1534 'load' 'a_6_load_27' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1535 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:28]   --->   Operation 1535 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_10 : Operation 1536 [1/2] (2.32ns)   --->   "%a_5_load_27 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1536 'load' 'a_5_load_27' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1537 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:28]   --->   Operation 1537 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_10 : Operation 1538 [1/2] (2.32ns)   --->   "%a_4_load_27 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1538 'load' 'a_4_load_27' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1539 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:28]   --->   Operation 1539 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_10 : Operation 1540 [1/2] (2.32ns)   --->   "%a_3_load_27 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1540 'load' 'a_3_load_27' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1541 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:28]   --->   Operation 1541 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_10 : Operation 1542 [1/2] (2.32ns)   --->   "%a_2_load_27 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1542 'load' 'a_2_load_27' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1543 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:28]   --->   Operation 1543 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_10 : Operation 1544 [1/2] (2.32ns)   --->   "%a_1_load_18 = load i8* %a_1_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1544 'load' 'a_1_load_18' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1545 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:28]   --->   Operation 1545 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_10 : Operation 1546 [1/2] (2.32ns)   --->   "%a_0_load_9 = load i8* %a_0_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1546 'load' 'a_0_load_9' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1547 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:28]   --->   Operation 1547 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_10 : Operation 1548 [1/2] (2.32ns)   --->   "%a_7_load_27 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1548 'load' 'a_7_load_27' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1549 [1/1] (2.00ns)   --->   "br label %33" [final_project/matrix_conv.cpp:28]   --->   Operation 1549 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_10 : Operation 1550 [1/1] (0.00ns)   --->   "%a_load_3_0_0_phi = phi i8 [ %a_0_load_9, %branch510 ], [ %a_1_load_18, %branch511 ], [ %a_2_load_27, %branch512 ], [ %a_3_load_27, %branch513 ], [ %a_4_load_27, %branch514 ], [ %a_5_load_27, %branch515 ], [ %a_6_load_27, %branch516 ], [ %a_7_load_27, %branch517 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1550 'phi' 'a_load_3_0_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_3_4 = sext i8 %a_load_3_0_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1551 'sext' 'tmp_3_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1552 [1/1] (4.17ns)   --->   "%tmp_7_3 = mul i16 %tmp_3_4, %tmp_3" [final_project/matrix_conv.cpp:28]   --->   Operation 1552 'mul' 'tmp_7_3' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1553 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch437 [
    i4 0, label %branch430
    i4 1, label %branch431
    i4 2, label %branch432
    i4 3, label %branch433
    i4 4, label %branch434
    i4 5, label %branch435
    i4 6, label %branch436
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1553 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_10 : Operation 1554 [1/2] (2.32ns)   --->   "%a_6_load_28 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1554 'load' 'a_6_load_28' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1555 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:28]   --->   Operation 1555 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_10 : Operation 1556 [1/2] (2.32ns)   --->   "%a_5_load_28 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1556 'load' 'a_5_load_28' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1557 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:28]   --->   Operation 1557 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_10 : Operation 1558 [1/2] (2.32ns)   --->   "%a_4_load_28 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1558 'load' 'a_4_load_28' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1559 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:28]   --->   Operation 1559 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_10 : Operation 1560 [1/2] (2.32ns)   --->   "%a_3_load_28 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1560 'load' 'a_3_load_28' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1561 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:28]   --->   Operation 1561 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_10 : Operation 1562 [1/2] (2.32ns)   --->   "%a_2_load_28 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1562 'load' 'a_2_load_28' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1563 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:28]   --->   Operation 1563 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_10 : Operation 1564 [1/2] (2.32ns)   --->   "%a_1_load_19 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1564 'load' 'a_1_load_19' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1565 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:28]   --->   Operation 1565 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_10 : Operation 1566 [1/2] (2.32ns)   --->   "%a_0_load_10 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1566 'load' 'a_0_load_10' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1567 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:28]   --->   Operation 1567 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_10 : Operation 1568 [1/2] (2.32ns)   --->   "%a_7_load_28 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1568 'load' 'a_7_load_28' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1569 [1/1] (2.00ns)   --->   "br label %34" [final_project/matrix_conv.cpp:28]   --->   Operation 1569 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_10 : Operation 1570 [1/1] (0.00ns)   --->   "%a_load_3_0_1_phi = phi i8 [ %a_0_load_10, %branch430 ], [ %a_1_load_19, %branch431 ], [ %a_2_load_28, %branch432 ], [ %a_3_load_28, %branch433 ], [ %a_4_load_28, %branch434 ], [ %a_5_load_28, %branch435 ], [ %a_6_load_28, %branch436 ], [ %a_7_load_28, %branch437 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1570 'phi' 'a_load_3_0_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1571 [1/1] (0.00ns)   --->   "%tmp_3_0_1_5 = sext i8 %a_load_3_0_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1571 'sext' 'tmp_3_0_1_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1572 [1/1] (4.17ns)   --->   "%tmp_7_3_0_1 = mul i16 %tmp_3_0_1_5, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1572 'mul' 'tmp_7_3_0_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1573 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch357 [
    i4 0, label %branch350
    i4 1, label %branch351
    i4 2, label %branch352
    i4 3, label %branch353
    i4 4, label %branch354
    i4 5, label %branch355
    i4 6, label %branch356
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1573 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_10 : Operation 1574 [1/2] (2.32ns)   --->   "%a_7_load_31 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1574 'load' 'a_7_load_31' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1575 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:28]   --->   Operation 1575 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_10 : Operation 1576 [1/2] (2.32ns)   --->   "%a_6_load_31 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1576 'load' 'a_6_load_31' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1577 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:28]   --->   Operation 1577 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_10 : Operation 1578 [1/2] (2.32ns)   --->   "%a_5_load_31 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1578 'load' 'a_5_load_31' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1579 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:28]   --->   Operation 1579 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_10 : Operation 1580 [1/2] (2.32ns)   --->   "%a_4_load_31 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1580 'load' 'a_4_load_31' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1581 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:28]   --->   Operation 1581 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_10 : Operation 1582 [1/2] (2.32ns)   --->   "%a_3_load_31 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1582 'load' 'a_3_load_31' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1583 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:28]   --->   Operation 1583 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_10 : Operation 1584 [1/2] (2.32ns)   --->   "%a_2_load_31 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1584 'load' 'a_2_load_31' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1585 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:28]   --->   Operation 1585 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_10 : Operation 1586 [1/2] (2.32ns)   --->   "%a_1_load_22 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1586 'load' 'a_1_load_22' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1587 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:28]   --->   Operation 1587 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_10 : Operation 1588 [1/2] (2.32ns)   --->   "%a_8_load_19 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1588 'load' 'a_8_load_19' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1589 [1/1] (2.00ns)   --->   "br label %37" [final_project/matrix_conv.cpp:28]   --->   Operation 1589 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_10 : Operation 1590 [1/1] (0.00ns)   --->   "%a_load_3_1_1_phi = phi i8 [ %a_1_load_22, %branch401 ], [ %a_2_load_31, %branch402 ], [ %a_3_load_31, %branch403 ], [ %a_4_load_31, %branch404 ], [ %a_5_load_31, %branch405 ], [ %a_6_load_31, %branch406 ], [ %a_7_load_31, %branch407 ], [ %a_8_load_19, %branch408 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1590 'phi' 'a_load_3_1_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_3_1_1 = sext i8 %a_load_3_1_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1591 'sext' 'tmp_3_1_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1592 [1/1] (4.17ns)   --->   "%tmp_7_3_1_1 = mul i16 %tmp_3_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1592 'mul' 'tmp_7_3_1_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1593 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch328 [
    i4 0, label %branch321
    i4 1, label %branch322
    i4 2, label %branch323
    i4 3, label %branch324
    i4 4, label %branch325
    i4 5, label %branch326
    i4 6, label %branch327
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1593 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_10 : Operation 1594 [1/2] (2.32ns)   --->   "%a_7_load_32 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1594 'load' 'a_7_load_32' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1595 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:28]   --->   Operation 1595 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_10 : Operation 1596 [1/2] (2.32ns)   --->   "%a_6_load_32 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1596 'load' 'a_6_load_32' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1597 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:28]   --->   Operation 1597 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_10 : Operation 1598 [1/2] (2.32ns)   --->   "%a_5_load_32 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1598 'load' 'a_5_load_32' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1599 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:28]   --->   Operation 1599 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_10 : Operation 1600 [1/2] (2.32ns)   --->   "%a_4_load_32 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1600 'load' 'a_4_load_32' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1601 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:28]   --->   Operation 1601 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_10 : Operation 1602 [1/2] (2.32ns)   --->   "%a_3_load_32 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1602 'load' 'a_3_load_32' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1603 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:28]   --->   Operation 1603 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_10 : Operation 1604 [1/2] (2.32ns)   --->   "%a_2_load_32 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1604 'load' 'a_2_load_32' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1605 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:28]   --->   Operation 1605 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_10 : Operation 1606 [1/2] (2.32ns)   --->   "%a_1_load_23 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1606 'load' 'a_1_load_23' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1607 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:28]   --->   Operation 1607 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_10 : Operation 1608 [1/2] (2.32ns)   --->   "%a_8_load_20 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1608 'load' 'a_8_load_20' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1609 [1/1] (2.00ns)   --->   "br label %38" [final_project/matrix_conv.cpp:28]   --->   Operation 1609 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_10 : Operation 1610 [1/1] (0.00ns)   --->   "%a_load_3_1_2_phi = phi i8 [ %a_1_load_23, %branch321 ], [ %a_2_load_32, %branch322 ], [ %a_3_load_32, %branch323 ], [ %a_4_load_32, %branch324 ], [ %a_5_load_32, %branch325 ], [ %a_6_load_32, %branch326 ], [ %a_7_load_32, %branch327 ], [ %a_8_load_20, %branch328 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1610 'phi' 'a_load_3_1_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_3_1_2 = sext i8 %a_load_3_1_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1611 'sext' 'tmp_3_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1612 [1/1] (4.17ns)   --->   "%tmp_7_3_1_2 = mul i16 %tmp_3_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1612 'mul' 'tmp_7_3_1_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1613 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch459 [
    i4 0, label %branch452
    i4 1, label %branch453
    i4 2, label %branch454
    i4 3, label %branch455
    i4 4, label %branch456
    i4 5, label %branch457
    i4 6, label %branch458
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1613 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_10 : Operation 1614 [1/2] (2.32ns)   --->   "%a_8_load_21 = load i8* %a_8_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1614 'load' 'a_8_load_21' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1615 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:28]   --->   Operation 1615 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_10 : Operation 1616 [1/2] (2.32ns)   --->   "%a_7_load_33 = load i8* %a_7_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1616 'load' 'a_7_load_33' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1617 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:28]   --->   Operation 1617 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_10 : Operation 1618 [1/2] (2.32ns)   --->   "%a_6_load_33 = load i8* %a_6_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1618 'load' 'a_6_load_33' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1619 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:28]   --->   Operation 1619 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_10 : Operation 1620 [1/2] (2.32ns)   --->   "%a_5_load_33 = load i8* %a_5_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1620 'load' 'a_5_load_33' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1621 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:28]   --->   Operation 1621 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_10 : Operation 1622 [1/2] (2.32ns)   --->   "%a_4_load_33 = load i8* %a_4_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1622 'load' 'a_4_load_33' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1623 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:28]   --->   Operation 1623 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_10 : Operation 1624 [1/2] (2.32ns)   --->   "%a_3_load_33 = load i8* %a_3_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1624 'load' 'a_3_load_33' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1625 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:28]   --->   Operation 1625 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_10 : Operation 1626 [1/2] (2.32ns)   --->   "%a_2_load_33 = load i8* %a_2_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1626 'load' 'a_2_load_33' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1627 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:28]   --->   Operation 1627 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_10 : Operation 1628 [1/2] (2.32ns)   --->   "%a_9_load_9 = load i8* %a_9_addr_3, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1628 'load' 'a_9_load_9' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1629 [1/1] (2.00ns)   --->   "br label %39" [final_project/matrix_conv.cpp:28]   --->   Operation 1629 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_10 : Operation 1630 [1/1] (0.00ns)   --->   "%a_load_3_2_0_phi = phi i8 [ %a_2_load_33, %branch452 ], [ %a_3_load_33, %branch453 ], [ %a_4_load_33, %branch454 ], [ %a_5_load_33, %branch455 ], [ %a_6_load_33, %branch456 ], [ %a_7_load_33, %branch457 ], [ %a_8_load_21, %branch458 ], [ %a_9_load_9, %branch459 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1630 'phi' 'a_load_3_2_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_3_2 = sext i8 %a_load_3_2_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1631 'sext' 'tmp_3_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1632 [1/1] (4.17ns)   --->   "%tmp_7_3_2 = mul i16 %tmp_3_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1632 'mul' 'tmp_7_3_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1633 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch379 [
    i4 0, label %branch372
    i4 1, label %branch373
    i4 2, label %branch374
    i4 3, label %branch375
    i4 4, label %branch376
    i4 5, label %branch377
    i4 6, label %branch378
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1633 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_10 : Operation 1634 [1/2] (2.32ns)   --->   "%a_8_load_22 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1634 'load' 'a_8_load_22' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1635 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:28]   --->   Operation 1635 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_10 : Operation 1636 [1/2] (2.32ns)   --->   "%a_7_load_34 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1636 'load' 'a_7_load_34' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1637 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:28]   --->   Operation 1637 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_10 : Operation 1638 [1/2] (2.32ns)   --->   "%a_6_load_34 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1638 'load' 'a_6_load_34' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1639 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:28]   --->   Operation 1639 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_10 : Operation 1640 [1/2] (2.32ns)   --->   "%a_5_load_34 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1640 'load' 'a_5_load_34' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1641 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:28]   --->   Operation 1641 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_10 : Operation 1642 [1/2] (2.32ns)   --->   "%a_4_load_34 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1642 'load' 'a_4_load_34' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1643 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:28]   --->   Operation 1643 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_10 : Operation 1644 [1/2] (2.32ns)   --->   "%a_3_load_34 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1644 'load' 'a_3_load_34' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1645 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:28]   --->   Operation 1645 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_10 : Operation 1646 [1/2] (2.32ns)   --->   "%a_2_load_34 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1646 'load' 'a_2_load_34' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1647 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:28]   --->   Operation 1647 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_10 : Operation 1648 [1/2] (2.32ns)   --->   "%a_9_load_10 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1648 'load' 'a_9_load_10' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1649 [1/1] (2.00ns)   --->   "br label %40" [final_project/matrix_conv.cpp:28]   --->   Operation 1649 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_10 : Operation 1650 [1/1] (0.00ns)   --->   "%a_load_3_2_1_phi = phi i8 [ %a_2_load_34, %branch372 ], [ %a_3_load_34, %branch373 ], [ %a_4_load_34, %branch374 ], [ %a_5_load_34, %branch375 ], [ %a_6_load_34, %branch376 ], [ %a_7_load_34, %branch377 ], [ %a_8_load_22, %branch378 ], [ %a_9_load_10, %branch379 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1650 'phi' 'a_load_3_2_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_3_2_1 = sext i8 %a_load_3_2_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1651 'sext' 'tmp_3_2_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1652 [1/1] (4.17ns)   --->   "%tmp_7_3_2_1 = mul i16 %tmp_3_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1652 'mul' 'tmp_7_3_2_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1653 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch299 [
    i4 0, label %branch292
    i4 1, label %branch293
    i4 2, label %branch294
    i4 3, label %branch295
    i4 4, label %branch296
    i4 5, label %branch297
    i4 6, label %branch298
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1653 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_10 : Operation 1654 [2/2] (2.32ns)   --->   "%a_6_load_36 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1654 'load' 'a_6_load_36' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1655 [2/2] (2.32ns)   --->   "%a_5_load_36 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1655 'load' 'a_5_load_36' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1656 [2/2] (2.32ns)   --->   "%a_4_load_36 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1656 'load' 'a_4_load_36' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1657 [2/2] (2.32ns)   --->   "%a_3_load_36 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1657 'load' 'a_3_load_36' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1658 [2/2] (2.32ns)   --->   "%a_2_load_36 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1658 'load' 'a_2_load_36' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1659 [2/2] (2.32ns)   --->   "%a_1_load_24 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1659 'load' 'a_1_load_24' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1660 [2/2] (2.32ns)   --->   "%a_0_load_12 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1660 'load' 'a_0_load_12' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1661 [2/2] (2.32ns)   --->   "%a_7_load_36 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1661 'load' 'a_7_load_36' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1662 [2/2] (2.32ns)   --->   "%a_6_load_37 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1662 'load' 'a_6_load_37' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1663 [2/2] (2.32ns)   --->   "%a_5_load_37 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1663 'load' 'a_5_load_37' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1664 [2/2] (2.32ns)   --->   "%a_4_load_37 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1664 'load' 'a_4_load_37' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1665 [2/2] (2.32ns)   --->   "%a_3_load_37 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1665 'load' 'a_3_load_37' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1666 [2/2] (2.32ns)   --->   "%a_2_load_37 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1666 'load' 'a_2_load_37' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1667 [2/2] (2.32ns)   --->   "%a_1_load_25 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1667 'load' 'a_1_load_25' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1668 [2/2] (2.32ns)   --->   "%a_0_load_13 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1668 'load' 'a_0_load_13' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1669 [2/2] (2.32ns)   --->   "%a_7_load_37 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1669 'load' 'a_7_load_37' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1670 [2/2] (2.32ns)   --->   "%a_7_load_40 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1670 'load' 'a_7_load_40' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1671 [2/2] (2.32ns)   --->   "%a_6_load_40 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1671 'load' 'a_6_load_40' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1672 [2/2] (2.32ns)   --->   "%a_5_load_40 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1672 'load' 'a_5_load_40' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1673 [2/2] (2.32ns)   --->   "%a_4_load_40 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1673 'load' 'a_4_load_40' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1674 [2/2] (2.32ns)   --->   "%a_3_load_40 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1674 'load' 'a_3_load_40' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1675 [2/2] (2.32ns)   --->   "%a_2_load_40 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1675 'load' 'a_2_load_40' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1676 [2/2] (2.32ns)   --->   "%a_1_load_28 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1676 'load' 'a_1_load_28' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1677 [2/2] (2.32ns)   --->   "%a_8_load_25 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1677 'load' 'a_8_load_25' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1678 [2/2] (2.32ns)   --->   "%a_7_load_41 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1678 'load' 'a_7_load_41' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1679 [2/2] (2.32ns)   --->   "%a_6_load_41 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1679 'load' 'a_6_load_41' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1680 [2/2] (2.32ns)   --->   "%a_5_load_41 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1680 'load' 'a_5_load_41' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1681 [2/2] (2.32ns)   --->   "%a_4_load_41 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1681 'load' 'a_4_load_41' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1682 [2/2] (2.32ns)   --->   "%a_3_load_41 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1682 'load' 'a_3_load_41' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1683 [2/2] (2.32ns)   --->   "%a_2_load_41 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1683 'load' 'a_2_load_41' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1684 [2/2] (2.32ns)   --->   "%a_1_load_29 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1684 'load' 'a_1_load_29' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1685 [2/2] (2.32ns)   --->   "%a_8_load_26 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1685 'load' 'a_8_load_26' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1686 [2/2] (2.32ns)   --->   "%a_8_load_27 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1686 'load' 'a_8_load_27' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1687 [2/2] (2.32ns)   --->   "%a_7_load_42 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1687 'load' 'a_7_load_42' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1688 [2/2] (2.32ns)   --->   "%a_6_load_42 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1688 'load' 'a_6_load_42' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1689 [2/2] (2.32ns)   --->   "%a_5_load_42 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1689 'load' 'a_5_load_42' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1690 [2/2] (2.32ns)   --->   "%a_4_load_42 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1690 'load' 'a_4_load_42' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1691 [2/2] (2.32ns)   --->   "%a_3_load_42 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1691 'load' 'a_3_load_42' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1692 [2/2] (2.32ns)   --->   "%a_2_load_42 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1692 'load' 'a_2_load_42' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1693 [2/2] (2.32ns)   --->   "%a_9_load_12 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1693 'load' 'a_9_load_12' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1694 [2/2] (2.32ns)   --->   "%a_8_load_28 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1694 'load' 'a_8_load_28' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1695 [2/2] (2.32ns)   --->   "%a_7_load_43 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1695 'load' 'a_7_load_43' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1696 [2/2] (2.32ns)   --->   "%a_6_load_43 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1696 'load' 'a_6_load_43' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1697 [2/2] (2.32ns)   --->   "%a_5_load_43 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1697 'load' 'a_5_load_43' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1698 [2/2] (2.32ns)   --->   "%a_4_load_43 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1698 'load' 'a_4_load_43' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1699 [2/2] (2.32ns)   --->   "%a_3_load_43 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1699 'load' 'a_3_load_43' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1700 [2/2] (2.32ns)   --->   "%a_2_load_43 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1700 'load' 'a_2_load_43' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1701 [2/2] (2.32ns)   --->   "%a_9_load_13 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1701 'load' 'a_9_load_13' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_6_2_2 = sext i8 %a_load_6_2_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1702 'sext' 'tmp_6_2_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_10 : Operation 1703 [1/1] (3.36ns) (grouped into DSP with root node tmp47)   --->   "%tmp_7_6_2_2 = mul i16 %tmp_6_2_2, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1703 'mul' 'tmp_7_6_2_2' <Predicate = (!exitcond3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1704 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp47 = add i16 %tmp_7_6_0_2, %tmp_7_6_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1704 'add' 'tmp47' <Predicate = (!exitcond3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1705 [1/1] (2.07ns)   --->   "%tmp48 = add i16 %tmp47, %tmp_7_6_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1705 'add' 'tmp48' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.49>
ST_11 : Operation 1706 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch667 [
    i4 0, label %branch660
    i4 1, label %branch661
    i4 2, label %branch662
    i4 3, label %branch663
    i4 4, label %branch664
    i4 5, label %branch665
    i4 6, label %branch666
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1706 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_11 : Operation 1707 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_6_addr_2, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1707 'store' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1708 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:31]   --->   Operation 1708 'br' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 0.00>
ST_11 : Operation 1709 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_5_addr_2, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1709 'store' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1710 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:31]   --->   Operation 1710 'br' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 0.00>
ST_11 : Operation 1711 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_4_addr_2, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1711 'store' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1712 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:31]   --->   Operation 1712 'br' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 0.00>
ST_11 : Operation 1713 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_3_addr_2, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1713 'store' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1714 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:31]   --->   Operation 1714 'br' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 0.00>
ST_11 : Operation 1715 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_2_addr_2, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1715 'store' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1716 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:31]   --->   Operation 1716 'br' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 0.00>
ST_11 : Operation 1717 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_1_addr_2, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1717 'store' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1718 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:31]   --->   Operation 1718 'br' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 0.00>
ST_11 : Operation 1719 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_0_addr_2, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1719 'store' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1720 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:31]   --->   Operation 1720 'br' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 0.00>
ST_11 : Operation 1721 [1/1] (2.32ns)   --->   "store i16 %sum_2_2_2_2, i16* %res_7_addr_2, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1721 'store' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1722 [1/1] (0.00ns)   --->   "br label %32" [final_project/matrix_conv.cpp:31]   --->   Operation 1722 'br' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 0.00>
ST_11 : Operation 1723 [1/1] (2.07ns)   --->   "%tmp22 = add i16 %tmp_7_3_2, %tmp_7_3_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1723 'add' 'tmp22' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1724 [1/1] (2.07ns)   --->   "%tmp23 = add i16 %tmp_7_3_1_2, %tmp_7_3_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1724 'add' 'tmp23' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i16 %tmp23, %tmp22" [final_project/matrix_conv.cpp:28]   --->   Operation 1725 'add' 'tmp24' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i16 %tmp_7_3_0_1, %tmp_7_3" [final_project/matrix_conv.cpp:28]   --->   Operation 1726 'add' 'tmp25' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1727 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp28 = add i16 %tmp27, %tmp25" [final_project/matrix_conv.cpp:28]   --->   Operation 1727 'add' 'tmp28' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1728 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_3_2_2 = add i16 %tmp28, %tmp24" [final_project/matrix_conv.cpp:28]   --->   Operation 1728 'add' 'sum_2_3_2_2' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1729 [1/2] (2.32ns)   --->   "%a_6_load_36 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1729 'load' 'a_6_load_36' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1730 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:28]   --->   Operation 1730 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_11 : Operation 1731 [1/2] (2.32ns)   --->   "%a_5_load_36 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1731 'load' 'a_5_load_36' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1732 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:28]   --->   Operation 1732 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_11 : Operation 1733 [1/2] (2.32ns)   --->   "%a_4_load_36 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1733 'load' 'a_4_load_36' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1734 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:28]   --->   Operation 1734 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_11 : Operation 1735 [1/2] (2.32ns)   --->   "%a_3_load_36 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1735 'load' 'a_3_load_36' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1736 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:28]   --->   Operation 1736 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_11 : Operation 1737 [1/2] (2.32ns)   --->   "%a_2_load_36 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1737 'load' 'a_2_load_36' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1738 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:28]   --->   Operation 1738 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_11 : Operation 1739 [1/2] (2.32ns)   --->   "%a_1_load_24 = load i8* %a_1_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1739 'load' 'a_1_load_24' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1740 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:28]   --->   Operation 1740 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_11 : Operation 1741 [1/2] (2.32ns)   --->   "%a_0_load_12 = load i8* %a_0_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1741 'load' 'a_0_load_12' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1742 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:28]   --->   Operation 1742 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_11 : Operation 1743 [1/2] (2.32ns)   --->   "%a_7_load_36 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1743 'load' 'a_7_load_36' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1744 [1/1] (2.00ns)   --->   "br label %43" [final_project/matrix_conv.cpp:28]   --->   Operation 1744 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_11 : Operation 1745 [1/1] (0.00ns)   --->   "%a_load_4_0_0_phi = phi i8 [ %a_0_load_12, %branch420 ], [ %a_1_load_24, %branch421 ], [ %a_2_load_36, %branch422 ], [ %a_3_load_36, %branch423 ], [ %a_4_load_36, %branch424 ], [ %a_5_load_36, %branch425 ], [ %a_6_load_36, %branch426 ], [ %a_7_load_36, %branch427 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1745 'phi' 'a_load_4_0_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_4 = sext i8 %a_load_4_0_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1746 'sext' 'tmp_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1747 [1/1] (4.17ns)   --->   "%tmp_7_4 = mul i16 %tmp_4, %tmp_3" [final_project/matrix_conv.cpp:28]   --->   Operation 1747 'mul' 'tmp_7_4' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1748 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch347 [
    i4 0, label %branch340
    i4 1, label %branch341
    i4 2, label %branch342
    i4 3, label %branch343
    i4 4, label %branch344
    i4 5, label %branch345
    i4 6, label %branch346
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1748 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_11 : Operation 1749 [1/2] (2.32ns)   --->   "%a_6_load_37 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1749 'load' 'a_6_load_37' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1750 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:28]   --->   Operation 1750 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_11 : Operation 1751 [1/2] (2.32ns)   --->   "%a_5_load_37 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1751 'load' 'a_5_load_37' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1752 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:28]   --->   Operation 1752 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_11 : Operation 1753 [1/2] (2.32ns)   --->   "%a_4_load_37 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1753 'load' 'a_4_load_37' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1754 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:28]   --->   Operation 1754 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_11 : Operation 1755 [1/2] (2.32ns)   --->   "%a_3_load_37 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1755 'load' 'a_3_load_37' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1756 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:28]   --->   Operation 1756 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_11 : Operation 1757 [1/2] (2.32ns)   --->   "%a_2_load_37 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1757 'load' 'a_2_load_37' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1758 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:28]   --->   Operation 1758 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_11 : Operation 1759 [1/2] (2.32ns)   --->   "%a_1_load_25 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1759 'load' 'a_1_load_25' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1760 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:28]   --->   Operation 1760 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_11 : Operation 1761 [1/2] (2.32ns)   --->   "%a_0_load_13 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1761 'load' 'a_0_load_13' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1762 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:28]   --->   Operation 1762 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_11 : Operation 1763 [1/2] (2.32ns)   --->   "%a_7_load_37 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1763 'load' 'a_7_load_37' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1764 [1/1] (2.00ns)   --->   "br label %44" [final_project/matrix_conv.cpp:28]   --->   Operation 1764 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_11 : Operation 1765 [1/1] (0.00ns)   --->   "%a_load_4_0_1_phi = phi i8 [ %a_0_load_13, %branch340 ], [ %a_1_load_25, %branch341 ], [ %a_2_load_37, %branch342 ], [ %a_3_load_37, %branch343 ], [ %a_4_load_37, %branch344 ], [ %a_5_load_37, %branch345 ], [ %a_6_load_37, %branch346 ], [ %a_7_load_37, %branch347 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1765 'phi' 'a_load_4_0_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_4_0_1 = sext i8 %a_load_4_0_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1766 'sext' 'tmp_4_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1767 [1/1] (4.17ns)   --->   "%tmp_7_4_0_1 = mul i16 %tmp_4_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1767 'mul' 'tmp_7_4_0_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1768 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch267 [
    i4 0, label %branch260
    i4 1, label %branch261
    i4 2, label %branch262
    i4 3, label %branch263
    i4 4, label %branch264
    i4 5, label %branch265
    i4 6, label %branch266
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1768 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_11 : Operation 1769 [1/2] (2.32ns)   --->   "%a_7_load_40 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1769 'load' 'a_7_load_40' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1770 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:28]   --->   Operation 1770 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_11 : Operation 1771 [1/2] (2.32ns)   --->   "%a_6_load_40 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1771 'load' 'a_6_load_40' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1772 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:28]   --->   Operation 1772 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_11 : Operation 1773 [1/2] (2.32ns)   --->   "%a_5_load_40 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1773 'load' 'a_5_load_40' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1774 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:28]   --->   Operation 1774 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_11 : Operation 1775 [1/2] (2.32ns)   --->   "%a_4_load_40 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1775 'load' 'a_4_load_40' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1776 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:28]   --->   Operation 1776 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_11 : Operation 1777 [1/2] (2.32ns)   --->   "%a_3_load_40 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1777 'load' 'a_3_load_40' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1778 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:28]   --->   Operation 1778 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_11 : Operation 1779 [1/2] (2.32ns)   --->   "%a_2_load_40 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1779 'load' 'a_2_load_40' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1780 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:28]   --->   Operation 1780 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_11 : Operation 1781 [1/2] (2.32ns)   --->   "%a_1_load_28 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1781 'load' 'a_1_load_28' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1782 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:28]   --->   Operation 1782 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_11 : Operation 1783 [1/2] (2.32ns)   --->   "%a_8_load_25 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1783 'load' 'a_8_load_25' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1784 [1/1] (2.00ns)   --->   "br label %47" [final_project/matrix_conv.cpp:28]   --->   Operation 1784 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_11 : Operation 1785 [1/1] (0.00ns)   --->   "%a_load_4_1_1_phi = phi i8 [ %a_1_load_28, %branch311 ], [ %a_2_load_40, %branch312 ], [ %a_3_load_40, %branch313 ], [ %a_4_load_40, %branch314 ], [ %a_5_load_40, %branch315 ], [ %a_6_load_40, %branch316 ], [ %a_7_load_40, %branch317 ], [ %a_8_load_25, %branch318 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1785 'phi' 'a_load_4_1_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_4_1_1 = sext i8 %a_load_4_1_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1786 'sext' 'tmp_4_1_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1787 [1/1] (4.17ns)   --->   "%tmp_7_4_1_1 = mul i16 %tmp_4_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1787 'mul' 'tmp_7_4_1_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1788 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch238 [
    i4 0, label %branch231
    i4 1, label %branch232
    i4 2, label %branch233
    i4 3, label %branch234
    i4 4, label %branch235
    i4 5, label %branch236
    i4 6, label %branch237
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1788 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_11 : Operation 1789 [1/2] (2.32ns)   --->   "%a_7_load_41 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1789 'load' 'a_7_load_41' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1790 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:28]   --->   Operation 1790 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_11 : Operation 1791 [1/2] (2.32ns)   --->   "%a_6_load_41 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1791 'load' 'a_6_load_41' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1792 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:28]   --->   Operation 1792 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_11 : Operation 1793 [1/2] (2.32ns)   --->   "%a_5_load_41 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1793 'load' 'a_5_load_41' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1794 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:28]   --->   Operation 1794 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_11 : Operation 1795 [1/2] (2.32ns)   --->   "%a_4_load_41 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1795 'load' 'a_4_load_41' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1796 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:28]   --->   Operation 1796 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_11 : Operation 1797 [1/2] (2.32ns)   --->   "%a_3_load_41 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1797 'load' 'a_3_load_41' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1798 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:28]   --->   Operation 1798 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_11 : Operation 1799 [1/2] (2.32ns)   --->   "%a_2_load_41 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1799 'load' 'a_2_load_41' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1800 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:28]   --->   Operation 1800 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_11 : Operation 1801 [1/2] (2.32ns)   --->   "%a_1_load_29 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1801 'load' 'a_1_load_29' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1802 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:28]   --->   Operation 1802 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_11 : Operation 1803 [1/2] (2.32ns)   --->   "%a_8_load_26 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1803 'load' 'a_8_load_26' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1804 [1/1] (2.00ns)   --->   "br label %48" [final_project/matrix_conv.cpp:28]   --->   Operation 1804 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_11 : Operation 1805 [1/1] (0.00ns)   --->   "%a_load_4_1_2_phi = phi i8 [ %a_1_load_29, %branch231 ], [ %a_2_load_41, %branch232 ], [ %a_3_load_41, %branch233 ], [ %a_4_load_41, %branch234 ], [ %a_5_load_41, %branch235 ], [ %a_6_load_41, %branch236 ], [ %a_7_load_41, %branch237 ], [ %a_8_load_26, %branch238 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1805 'phi' 'a_load_4_1_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1806 [1/1] (0.00ns)   --->   "%tmp_4_1_2 = sext i8 %a_load_4_1_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1806 'sext' 'tmp_4_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1807 [1/1] (4.17ns)   --->   "%tmp_7_4_1_2 = mul i16 %tmp_4_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1807 'mul' 'tmp_7_4_1_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1808 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch369 [
    i4 0, label %branch362
    i4 1, label %branch363
    i4 2, label %branch364
    i4 3, label %branch365
    i4 4, label %branch366
    i4 5, label %branch367
    i4 6, label %branch368
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1808 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_11 : Operation 1809 [1/2] (2.32ns)   --->   "%a_8_load_27 = load i8* %a_8_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1809 'load' 'a_8_load_27' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1810 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:28]   --->   Operation 1810 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_11 : Operation 1811 [1/2] (2.32ns)   --->   "%a_7_load_42 = load i8* %a_7_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1811 'load' 'a_7_load_42' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1812 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:28]   --->   Operation 1812 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_11 : Operation 1813 [1/2] (2.32ns)   --->   "%a_6_load_42 = load i8* %a_6_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1813 'load' 'a_6_load_42' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1814 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:28]   --->   Operation 1814 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_11 : Operation 1815 [1/2] (2.32ns)   --->   "%a_5_load_42 = load i8* %a_5_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1815 'load' 'a_5_load_42' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1816 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:28]   --->   Operation 1816 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_11 : Operation 1817 [1/2] (2.32ns)   --->   "%a_4_load_42 = load i8* %a_4_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1817 'load' 'a_4_load_42' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1818 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:28]   --->   Operation 1818 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_11 : Operation 1819 [1/2] (2.32ns)   --->   "%a_3_load_42 = load i8* %a_3_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1819 'load' 'a_3_load_42' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1820 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:28]   --->   Operation 1820 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_11 : Operation 1821 [1/2] (2.32ns)   --->   "%a_2_load_42 = load i8* %a_2_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1821 'load' 'a_2_load_42' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1822 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:28]   --->   Operation 1822 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_11 : Operation 1823 [1/2] (2.32ns)   --->   "%a_9_load_12 = load i8* %a_9_addr_4, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1823 'load' 'a_9_load_12' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1824 [1/1] (2.00ns)   --->   "br label %49" [final_project/matrix_conv.cpp:28]   --->   Operation 1824 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_11 : Operation 1825 [1/1] (0.00ns)   --->   "%a_load_4_2_0_phi = phi i8 [ %a_2_load_42, %branch362 ], [ %a_3_load_42, %branch363 ], [ %a_4_load_42, %branch364 ], [ %a_5_load_42, %branch365 ], [ %a_6_load_42, %branch366 ], [ %a_7_load_42, %branch367 ], [ %a_8_load_27, %branch368 ], [ %a_9_load_12, %branch369 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1825 'phi' 'a_load_4_2_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_4_2 = sext i8 %a_load_4_2_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1826 'sext' 'tmp_4_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1827 [1/1] (4.17ns)   --->   "%tmp_7_4_2 = mul i16 %tmp_4_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1827 'mul' 'tmp_7_4_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1828 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch289 [
    i4 0, label %branch282
    i4 1, label %branch283
    i4 2, label %branch284
    i4 3, label %branch285
    i4 4, label %branch286
    i4 5, label %branch287
    i4 6, label %branch288
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1828 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_11 : Operation 1829 [1/2] (2.32ns)   --->   "%a_8_load_28 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1829 'load' 'a_8_load_28' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1830 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:28]   --->   Operation 1830 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_11 : Operation 1831 [1/2] (2.32ns)   --->   "%a_7_load_43 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1831 'load' 'a_7_load_43' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1832 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:28]   --->   Operation 1832 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_11 : Operation 1833 [1/2] (2.32ns)   --->   "%a_6_load_43 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1833 'load' 'a_6_load_43' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1834 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:28]   --->   Operation 1834 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_11 : Operation 1835 [1/2] (2.32ns)   --->   "%a_5_load_43 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1835 'load' 'a_5_load_43' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1836 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:28]   --->   Operation 1836 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_11 : Operation 1837 [1/2] (2.32ns)   --->   "%a_4_load_43 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1837 'load' 'a_4_load_43' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1838 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:28]   --->   Operation 1838 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_11 : Operation 1839 [1/2] (2.32ns)   --->   "%a_3_load_43 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1839 'load' 'a_3_load_43' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1840 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:28]   --->   Operation 1840 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_11 : Operation 1841 [1/2] (2.32ns)   --->   "%a_2_load_43 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1841 'load' 'a_2_load_43' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1842 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:28]   --->   Operation 1842 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_11 : Operation 1843 [1/2] (2.32ns)   --->   "%a_9_load_13 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1843 'load' 'a_9_load_13' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1844 [1/1] (2.00ns)   --->   "br label %50" [final_project/matrix_conv.cpp:28]   --->   Operation 1844 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_11 : Operation 1845 [1/1] (0.00ns)   --->   "%a_load_4_2_1_phi = phi i8 [ %a_2_load_43, %branch282 ], [ %a_3_load_43, %branch283 ], [ %a_4_load_43, %branch284 ], [ %a_5_load_43, %branch285 ], [ %a_6_load_43, %branch286 ], [ %a_7_load_43, %branch287 ], [ %a_8_load_28, %branch288 ], [ %a_9_load_13, %branch289 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1845 'phi' 'a_load_4_2_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1846 [1/1] (0.00ns)   --->   "%tmp_4_2_1 = sext i8 %a_load_4_2_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1846 'sext' 'tmp_4_2_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1847 [1/1] (4.17ns)   --->   "%tmp_7_4_2_1 = mul i16 %tmp_4_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1847 'mul' 'tmp_7_4_2_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1848 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch209 [
    i4 0, label %branch202
    i4 1, label %branch203
    i4 2, label %branch204
    i4 3, label %branch205
    i4 4, label %branch206
    i4 5, label %branch207
    i4 6, label %branch208
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1848 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_11 : Operation 1849 [2/2] (2.32ns)   --->   "%a_6_load_45 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1849 'load' 'a_6_load_45' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1850 [2/2] (2.32ns)   --->   "%a_5_load_45 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1850 'load' 'a_5_load_45' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1851 [2/2] (2.32ns)   --->   "%a_4_load_45 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1851 'load' 'a_4_load_45' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1852 [2/2] (2.32ns)   --->   "%a_3_load_45 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1852 'load' 'a_3_load_45' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1853 [2/2] (2.32ns)   --->   "%a_2_load_45 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1853 'load' 'a_2_load_45' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1854 [2/2] (2.32ns)   --->   "%a_1_load_30 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1854 'load' 'a_1_load_30' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1855 [2/2] (2.32ns)   --->   "%a_0_load_15 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1855 'load' 'a_0_load_15' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1856 [2/2] (2.32ns)   --->   "%a_7_load_45 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1856 'load' 'a_7_load_45' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1857 [2/2] (2.32ns)   --->   "%a_6_load_46 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1857 'load' 'a_6_load_46' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1858 [2/2] (2.32ns)   --->   "%a_5_load_46 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1858 'load' 'a_5_load_46' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1859 [2/2] (2.32ns)   --->   "%a_4_load_46 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1859 'load' 'a_4_load_46' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1860 [2/2] (2.32ns)   --->   "%a_3_load_46 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1860 'load' 'a_3_load_46' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1861 [2/2] (2.32ns)   --->   "%a_2_load_46 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1861 'load' 'a_2_load_46' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1862 [2/2] (2.32ns)   --->   "%a_1_load_31 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1862 'load' 'a_1_load_31' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1863 [2/2] (2.32ns)   --->   "%a_0_load_16 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1863 'load' 'a_0_load_16' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1864 [2/2] (2.32ns)   --->   "%a_7_load_46 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1864 'load' 'a_7_load_46' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1865 [2/2] (2.32ns)   --->   "%a_7_load_49 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1865 'load' 'a_7_load_49' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1866 [2/2] (2.32ns)   --->   "%a_6_load_49 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1866 'load' 'a_6_load_49' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1867 [2/2] (2.32ns)   --->   "%a_5_load_49 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1867 'load' 'a_5_load_49' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1868 [2/2] (2.32ns)   --->   "%a_4_load_49 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1868 'load' 'a_4_load_49' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1869 [2/2] (2.32ns)   --->   "%a_3_load_49 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1869 'load' 'a_3_load_49' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1870 [2/2] (2.32ns)   --->   "%a_2_load_49 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1870 'load' 'a_2_load_49' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1871 [2/2] (2.32ns)   --->   "%a_1_load_34 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1871 'load' 'a_1_load_34' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1872 [2/2] (2.32ns)   --->   "%a_8_load_31 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1872 'load' 'a_8_load_31' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1873 [2/2] (2.32ns)   --->   "%a_7_load_50 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1873 'load' 'a_7_load_50' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1874 [2/2] (2.32ns)   --->   "%a_6_load_50 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1874 'load' 'a_6_load_50' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1875 [2/2] (2.32ns)   --->   "%a_5_load_50 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1875 'load' 'a_5_load_50' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1876 [2/2] (2.32ns)   --->   "%a_4_load_50 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1876 'load' 'a_4_load_50' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1877 [2/2] (2.32ns)   --->   "%a_3_load_50 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1877 'load' 'a_3_load_50' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1878 [2/2] (2.32ns)   --->   "%a_2_load_50 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1878 'load' 'a_2_load_50' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1879 [2/2] (2.32ns)   --->   "%a_1_load_35 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1879 'load' 'a_1_load_35' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1880 [2/2] (2.32ns)   --->   "%a_8_load_32 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1880 'load' 'a_8_load_32' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1881 [2/2] (2.32ns)   --->   "%a_8_load_33 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1881 'load' 'a_8_load_33' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1882 [2/2] (2.32ns)   --->   "%a_7_load_51 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1882 'load' 'a_7_load_51' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1883 [2/2] (2.32ns)   --->   "%a_6_load_51 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1883 'load' 'a_6_load_51' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1884 [2/2] (2.32ns)   --->   "%a_5_load_51 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1884 'load' 'a_5_load_51' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1885 [2/2] (2.32ns)   --->   "%a_4_load_51 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1885 'load' 'a_4_load_51' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1886 [2/2] (2.32ns)   --->   "%a_3_load_51 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1886 'load' 'a_3_load_51' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1887 [2/2] (2.32ns)   --->   "%a_2_load_51 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1887 'load' 'a_2_load_51' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1888 [2/2] (2.32ns)   --->   "%a_9_load_15 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1888 'load' 'a_9_load_15' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1889 [2/2] (2.32ns)   --->   "%a_8_load_34 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1889 'load' 'a_8_load_34' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1890 [2/2] (2.32ns)   --->   "%a_7_load_52 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1890 'load' 'a_7_load_52' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1891 [2/2] (2.32ns)   --->   "%a_6_load_52 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1891 'load' 'a_6_load_52' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1892 [2/2] (2.32ns)   --->   "%a_5_load_52 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1892 'load' 'a_5_load_52' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1893 [2/2] (2.32ns)   --->   "%a_4_load_52 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1893 'load' 'a_4_load_52' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1894 [2/2] (2.32ns)   --->   "%a_3_load_52 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1894 'load' 'a_3_load_52' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1895 [2/2] (2.32ns)   --->   "%a_2_load_52 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1895 'load' 'a_2_load_52' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1896 [2/2] (2.32ns)   --->   "%a_9_load_16 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1896 'load' 'a_9_load_16' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_7_2_2_16 = sext i8 %a_load_7_2_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1897 'sext' 'tmp_7_2_2_16' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 1898 [1/1] (3.36ns) (grouped into DSP with root node tmp54)   --->   "%tmp_7_7_2_2 = mul i16 %tmp_7_2_2_16, %tmp_3_0_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1898 'mul' 'tmp_7_7_2_2' <Predicate = (!exitcond3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1899 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp54 = add i16 %tmp_7_7_0_2, %tmp_7_7_2_2" [final_project/matrix_conv.cpp:28]   --->   Operation 1899 'add' 'tmp54' <Predicate = (!exitcond3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1900 [1/1] (2.07ns)   --->   "%tmp55 = add i16 %tmp54, %tmp_7_7_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1900 'add' 'tmp55' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.49>
ST_12 : Operation 1901 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch517 [
    i4 0, label %branch510
    i4 1, label %branch511
    i4 2, label %branch512
    i4 3, label %branch513
    i4 4, label %branch514
    i4 5, label %branch515
    i4 6, label %branch516
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1901 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_12 : Operation 1902 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_6_addr_3, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1902 'store' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1903 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:31]   --->   Operation 1903 'br' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 0.00>
ST_12 : Operation 1904 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_5_addr_3, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1904 'store' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1905 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:31]   --->   Operation 1905 'br' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 0.00>
ST_12 : Operation 1906 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_4_addr_3, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1906 'store' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1907 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:31]   --->   Operation 1907 'br' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 0.00>
ST_12 : Operation 1908 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_3_addr_3, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1908 'store' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1909 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:31]   --->   Operation 1909 'br' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 0.00>
ST_12 : Operation 1910 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_2_addr_3, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1910 'store' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1911 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:31]   --->   Operation 1911 'br' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 0.00>
ST_12 : Operation 1912 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_1_addr_3, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1912 'store' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1913 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:31]   --->   Operation 1913 'br' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 0.00>
ST_12 : Operation 1914 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_0_addr_3, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1914 'store' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1915 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:31]   --->   Operation 1915 'br' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 0.00>
ST_12 : Operation 1916 [1/1] (2.32ns)   --->   "store i16 %sum_2_3_2_2, i16* %res_7_addr_3, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 1916 'store' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1917 [1/1] (0.00ns)   --->   "br label %42" [final_project/matrix_conv.cpp:31]   --->   Operation 1917 'br' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 0.00>
ST_12 : Operation 1918 [1/1] (2.07ns)   --->   "%tmp29 = add i16 %tmp_7_4_2, %tmp_7_4_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1918 'add' 'tmp29' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1919 [1/1] (2.07ns)   --->   "%tmp30 = add i16 %tmp_7_4_1_2, %tmp_7_4_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1919 'add' 'tmp30' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp31 = add i16 %tmp30, %tmp29" [final_project/matrix_conv.cpp:28]   --->   Operation 1920 'add' 'tmp31' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i16 %tmp_7_4_0_1, %tmp_7_4" [final_project/matrix_conv.cpp:28]   --->   Operation 1921 'add' 'tmp32' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1922 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp35 = add i16 %tmp34, %tmp32" [final_project/matrix_conv.cpp:28]   --->   Operation 1922 'add' 'tmp35' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1923 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_4_2_2 = add i16 %tmp35, %tmp31" [final_project/matrix_conv.cpp:28]   --->   Operation 1923 'add' 'sum_2_4_2_2' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1924 [1/2] (2.32ns)   --->   "%a_6_load_45 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1924 'load' 'a_6_load_45' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1925 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:28]   --->   Operation 1925 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_12 : Operation 1926 [1/2] (2.32ns)   --->   "%a_5_load_45 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1926 'load' 'a_5_load_45' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1927 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:28]   --->   Operation 1927 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_12 : Operation 1928 [1/2] (2.32ns)   --->   "%a_4_load_45 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1928 'load' 'a_4_load_45' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1929 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:28]   --->   Operation 1929 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_12 : Operation 1930 [1/2] (2.32ns)   --->   "%a_3_load_45 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1930 'load' 'a_3_load_45' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1931 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:28]   --->   Operation 1931 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_12 : Operation 1932 [1/2] (2.32ns)   --->   "%a_2_load_45 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1932 'load' 'a_2_load_45' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1933 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:28]   --->   Operation 1933 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_12 : Operation 1934 [1/2] (2.32ns)   --->   "%a_1_load_30 = load i8* %a_1_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1934 'load' 'a_1_load_30' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1935 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:28]   --->   Operation 1935 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_12 : Operation 1936 [1/2] (2.32ns)   --->   "%a_0_load_15 = load i8* %a_0_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1936 'load' 'a_0_load_15' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1937 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:28]   --->   Operation 1937 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_12 : Operation 1938 [1/2] (2.32ns)   --->   "%a_7_load_45 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1938 'load' 'a_7_load_45' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1939 [1/1] (2.00ns)   --->   "br label %53" [final_project/matrix_conv.cpp:28]   --->   Operation 1939 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_12 : Operation 1940 [1/1] (0.00ns)   --->   "%a_load_5_0_0_phi = phi i8 [ %a_0_load_15, %branch330 ], [ %a_1_load_30, %branch331 ], [ %a_2_load_45, %branch332 ], [ %a_3_load_45, %branch333 ], [ %a_4_load_45, %branch334 ], [ %a_5_load_45, %branch335 ], [ %a_6_load_45, %branch336 ], [ %a_7_load_45, %branch337 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1940 'phi' 'a_load_5_0_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 1941 [1/1] (0.00ns)   --->   "%tmp_5 = sext i8 %a_load_5_0_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1941 'sext' 'tmp_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 1942 [1/1] (4.17ns)   --->   "%tmp_7_5 = mul i16 %tmp_5, %tmp_3" [final_project/matrix_conv.cpp:28]   --->   Operation 1942 'mul' 'tmp_7_5' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1943 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch257 [
    i4 0, label %branch250
    i4 1, label %branch251
    i4 2, label %branch252
    i4 3, label %branch253
    i4 4, label %branch254
    i4 5, label %branch255
    i4 6, label %branch256
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1943 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_12 : Operation 1944 [1/2] (2.32ns)   --->   "%a_6_load_46 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1944 'load' 'a_6_load_46' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1945 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:28]   --->   Operation 1945 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_12 : Operation 1946 [1/2] (2.32ns)   --->   "%a_5_load_46 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1946 'load' 'a_5_load_46' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1947 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:28]   --->   Operation 1947 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_12 : Operation 1948 [1/2] (2.32ns)   --->   "%a_4_load_46 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1948 'load' 'a_4_load_46' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1949 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:28]   --->   Operation 1949 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_12 : Operation 1950 [1/2] (2.32ns)   --->   "%a_3_load_46 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1950 'load' 'a_3_load_46' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1951 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:28]   --->   Operation 1951 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_12 : Operation 1952 [1/2] (2.32ns)   --->   "%a_2_load_46 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1952 'load' 'a_2_load_46' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1953 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:28]   --->   Operation 1953 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_12 : Operation 1954 [1/2] (2.32ns)   --->   "%a_1_load_31 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1954 'load' 'a_1_load_31' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1955 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:28]   --->   Operation 1955 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_12 : Operation 1956 [1/2] (2.32ns)   --->   "%a_0_load_16 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1956 'load' 'a_0_load_16' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1957 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:28]   --->   Operation 1957 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_12 : Operation 1958 [1/2] (2.32ns)   --->   "%a_7_load_46 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1958 'load' 'a_7_load_46' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1959 [1/1] (2.00ns)   --->   "br label %54" [final_project/matrix_conv.cpp:28]   --->   Operation 1959 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_12 : Operation 1960 [1/1] (0.00ns)   --->   "%a_load_5_0_1_phi = phi i8 [ %a_0_load_16, %branch250 ], [ %a_1_load_31, %branch251 ], [ %a_2_load_46, %branch252 ], [ %a_3_load_46, %branch253 ], [ %a_4_load_46, %branch254 ], [ %a_5_load_46, %branch255 ], [ %a_6_load_46, %branch256 ], [ %a_7_load_46, %branch257 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1960 'phi' 'a_load_5_0_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 1961 [1/1] (0.00ns)   --->   "%tmp_5_0_1 = sext i8 %a_load_5_0_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1961 'sext' 'tmp_5_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 1962 [1/1] (4.17ns)   --->   "%tmp_7_5_0_1 = mul i16 %tmp_5_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1962 'mul' 'tmp_7_5_0_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1963 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch177 [
    i4 0, label %branch170
    i4 1, label %branch171
    i4 2, label %branch172
    i4 3, label %branch173
    i4 4, label %branch174
    i4 5, label %branch175
    i4 6, label %branch176
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1963 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_12 : Operation 1964 [1/2] (2.32ns)   --->   "%a_7_load_49 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1964 'load' 'a_7_load_49' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1965 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:28]   --->   Operation 1965 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_12 : Operation 1966 [1/2] (2.32ns)   --->   "%a_6_load_49 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1966 'load' 'a_6_load_49' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1967 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:28]   --->   Operation 1967 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_12 : Operation 1968 [1/2] (2.32ns)   --->   "%a_5_load_49 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1968 'load' 'a_5_load_49' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1969 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:28]   --->   Operation 1969 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_12 : Operation 1970 [1/2] (2.32ns)   --->   "%a_4_load_49 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1970 'load' 'a_4_load_49' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1971 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:28]   --->   Operation 1971 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_12 : Operation 1972 [1/2] (2.32ns)   --->   "%a_3_load_49 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1972 'load' 'a_3_load_49' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1973 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:28]   --->   Operation 1973 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_12 : Operation 1974 [1/2] (2.32ns)   --->   "%a_2_load_49 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1974 'load' 'a_2_load_49' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1975 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:28]   --->   Operation 1975 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_12 : Operation 1976 [1/2] (2.32ns)   --->   "%a_1_load_34 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1976 'load' 'a_1_load_34' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1977 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:28]   --->   Operation 1977 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_12 : Operation 1978 [1/2] (2.32ns)   --->   "%a_8_load_31 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1978 'load' 'a_8_load_31' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1979 [1/1] (2.00ns)   --->   "br label %57" [final_project/matrix_conv.cpp:28]   --->   Operation 1979 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_12 : Operation 1980 [1/1] (0.00ns)   --->   "%a_load_5_1_1_phi = phi i8 [ %a_1_load_34, %branch221 ], [ %a_2_load_49, %branch222 ], [ %a_3_load_49, %branch223 ], [ %a_4_load_49, %branch224 ], [ %a_5_load_49, %branch225 ], [ %a_6_load_49, %branch226 ], [ %a_7_load_49, %branch227 ], [ %a_8_load_31, %branch228 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1980 'phi' 'a_load_5_1_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 1981 [1/1] (0.00ns)   --->   "%tmp_5_1_1 = sext i8 %a_load_5_1_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 1981 'sext' 'tmp_5_1_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 1982 [1/1] (4.17ns)   --->   "%tmp_7_5_1_1 = mul i16 %tmp_5_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 1982 'mul' 'tmp_7_5_1_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1983 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch148 [
    i4 0, label %branch141
    i4 1, label %branch142
    i4 2, label %branch143
    i4 3, label %branch144
    i4 4, label %branch145
    i4 5, label %branch146
    i4 6, label %branch147
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 1983 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_12 : Operation 1984 [1/2] (2.32ns)   --->   "%a_7_load_50 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1984 'load' 'a_7_load_50' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1985 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:28]   --->   Operation 1985 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_12 : Operation 1986 [1/2] (2.32ns)   --->   "%a_6_load_50 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1986 'load' 'a_6_load_50' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1987 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:28]   --->   Operation 1987 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_12 : Operation 1988 [1/2] (2.32ns)   --->   "%a_5_load_50 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1988 'load' 'a_5_load_50' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1989 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:28]   --->   Operation 1989 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_12 : Operation 1990 [1/2] (2.32ns)   --->   "%a_4_load_50 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1990 'load' 'a_4_load_50' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1991 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:28]   --->   Operation 1991 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_12 : Operation 1992 [1/2] (2.32ns)   --->   "%a_3_load_50 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1992 'load' 'a_3_load_50' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1993 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:28]   --->   Operation 1993 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_12 : Operation 1994 [1/2] (2.32ns)   --->   "%a_2_load_50 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1994 'load' 'a_2_load_50' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1995 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:28]   --->   Operation 1995 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_12 : Operation 1996 [1/2] (2.32ns)   --->   "%a_1_load_35 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1996 'load' 'a_1_load_35' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1997 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:28]   --->   Operation 1997 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_12 : Operation 1998 [1/2] (2.32ns)   --->   "%a_8_load_32 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 1998 'load' 'a_8_load_32' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 1999 [1/1] (2.00ns)   --->   "br label %58" [final_project/matrix_conv.cpp:28]   --->   Operation 1999 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_12 : Operation 2000 [1/1] (0.00ns)   --->   "%a_load_5_1_2_phi = phi i8 [ %a_1_load_35, %branch141 ], [ %a_2_load_50, %branch142 ], [ %a_3_load_50, %branch143 ], [ %a_4_load_50, %branch144 ], [ %a_5_load_50, %branch145 ], [ %a_6_load_50, %branch146 ], [ %a_7_load_50, %branch147 ], [ %a_8_load_32, %branch148 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2000 'phi' 'a_load_5_1_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_5_1_2 = sext i8 %a_load_5_1_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2001 'sext' 'tmp_5_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 2002 [1/1] (4.17ns)   --->   "%tmp_7_5_1_2 = mul i16 %tmp_5_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:28]   --->   Operation 2002 'mul' 'tmp_7_5_1_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2003 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch279 [
    i4 0, label %branch272
    i4 1, label %branch273
    i4 2, label %branch274
    i4 3, label %branch275
    i4 4, label %branch276
    i4 5, label %branch277
    i4 6, label %branch278
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2003 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_12 : Operation 2004 [1/2] (2.32ns)   --->   "%a_8_load_33 = load i8* %a_8_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2004 'load' 'a_8_load_33' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2005 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:28]   --->   Operation 2005 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_12 : Operation 2006 [1/2] (2.32ns)   --->   "%a_7_load_51 = load i8* %a_7_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2006 'load' 'a_7_load_51' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2007 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:28]   --->   Operation 2007 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_12 : Operation 2008 [1/2] (2.32ns)   --->   "%a_6_load_51 = load i8* %a_6_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2008 'load' 'a_6_load_51' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2009 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:28]   --->   Operation 2009 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_12 : Operation 2010 [1/2] (2.32ns)   --->   "%a_5_load_51 = load i8* %a_5_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2010 'load' 'a_5_load_51' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2011 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:28]   --->   Operation 2011 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_12 : Operation 2012 [1/2] (2.32ns)   --->   "%a_4_load_51 = load i8* %a_4_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2012 'load' 'a_4_load_51' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2013 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:28]   --->   Operation 2013 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_12 : Operation 2014 [1/2] (2.32ns)   --->   "%a_3_load_51 = load i8* %a_3_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2014 'load' 'a_3_load_51' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2015 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:28]   --->   Operation 2015 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_12 : Operation 2016 [1/2] (2.32ns)   --->   "%a_2_load_51 = load i8* %a_2_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2016 'load' 'a_2_load_51' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2017 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:28]   --->   Operation 2017 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_12 : Operation 2018 [1/2] (2.32ns)   --->   "%a_9_load_15 = load i8* %a_9_addr_5, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2018 'load' 'a_9_load_15' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2019 [1/1] (2.00ns)   --->   "br label %59" [final_project/matrix_conv.cpp:28]   --->   Operation 2019 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_12 : Operation 2020 [1/1] (0.00ns)   --->   "%a_load_5_2_0_phi = phi i8 [ %a_2_load_51, %branch272 ], [ %a_3_load_51, %branch273 ], [ %a_4_load_51, %branch274 ], [ %a_5_load_51, %branch275 ], [ %a_6_load_51, %branch276 ], [ %a_7_load_51, %branch277 ], [ %a_8_load_33, %branch278 ], [ %a_9_load_15, %branch279 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2020 'phi' 'a_load_5_2_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 2021 [1/1] (0.00ns)   --->   "%tmp_5_2 = sext i8 %a_load_5_2_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2021 'sext' 'tmp_5_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 2022 [1/1] (4.17ns)   --->   "%tmp_7_5_2 = mul i16 %tmp_5_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 2022 'mul' 'tmp_7_5_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2023 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch199 [
    i4 0, label %branch192
    i4 1, label %branch193
    i4 2, label %branch194
    i4 3, label %branch195
    i4 4, label %branch196
    i4 5, label %branch197
    i4 6, label %branch198
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2023 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_12 : Operation 2024 [1/2] (2.32ns)   --->   "%a_8_load_34 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2024 'load' 'a_8_load_34' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2025 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:28]   --->   Operation 2025 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_12 : Operation 2026 [1/2] (2.32ns)   --->   "%a_7_load_52 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2026 'load' 'a_7_load_52' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2027 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:28]   --->   Operation 2027 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_12 : Operation 2028 [1/2] (2.32ns)   --->   "%a_6_load_52 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2028 'load' 'a_6_load_52' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2029 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:28]   --->   Operation 2029 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_12 : Operation 2030 [1/2] (2.32ns)   --->   "%a_5_load_52 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2030 'load' 'a_5_load_52' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2031 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:28]   --->   Operation 2031 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_12 : Operation 2032 [1/2] (2.32ns)   --->   "%a_4_load_52 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2032 'load' 'a_4_load_52' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2033 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:28]   --->   Operation 2033 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_12 : Operation 2034 [1/2] (2.32ns)   --->   "%a_3_load_52 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2034 'load' 'a_3_load_52' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2035 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:28]   --->   Operation 2035 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_12 : Operation 2036 [1/2] (2.32ns)   --->   "%a_2_load_52 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2036 'load' 'a_2_load_52' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2037 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:28]   --->   Operation 2037 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_12 : Operation 2038 [1/2] (2.32ns)   --->   "%a_9_load_16 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2038 'load' 'a_9_load_16' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2039 [1/1] (2.00ns)   --->   "br label %60" [final_project/matrix_conv.cpp:28]   --->   Operation 2039 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_12 : Operation 2040 [1/1] (0.00ns)   --->   "%a_load_5_2_1_phi = phi i8 [ %a_2_load_52, %branch192 ], [ %a_3_load_52, %branch193 ], [ %a_4_load_52, %branch194 ], [ %a_5_load_52, %branch195 ], [ %a_6_load_52, %branch196 ], [ %a_7_load_52, %branch197 ], [ %a_8_load_34, %branch198 ], [ %a_9_load_16, %branch199 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2040 'phi' 'a_load_5_2_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_5_2_1 = sext i8 %a_load_5_2_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2041 'sext' 'tmp_5_2_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 2042 [1/1] (4.17ns)   --->   "%tmp_7_5_2_1 = mul i16 %tmp_5_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2042 'mul' 'tmp_7_5_2_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2043 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch119 [
    i4 0, label %branch112
    i4 1, label %branch113
    i4 2, label %branch114
    i4 3, label %branch115
    i4 4, label %branch116
    i4 5, label %branch117
    i4 6, label %branch118
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2043 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_12 : Operation 2044 [2/2] (2.32ns)   --->   "%a_6_load_54 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2044 'load' 'a_6_load_54' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2045 [2/2] (2.32ns)   --->   "%a_5_load_54 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2045 'load' 'a_5_load_54' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2046 [2/2] (2.32ns)   --->   "%a_4_load_54 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2046 'load' 'a_4_load_54' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2047 [2/2] (2.32ns)   --->   "%a_3_load_54 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2047 'load' 'a_3_load_54' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2048 [2/2] (2.32ns)   --->   "%a_2_load_54 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2048 'load' 'a_2_load_54' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2049 [2/2] (2.32ns)   --->   "%a_1_load_36 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2049 'load' 'a_1_load_36' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2050 [2/2] (2.32ns)   --->   "%a_0_load_18 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2050 'load' 'a_0_load_18' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2051 [2/2] (2.32ns)   --->   "%a_7_load_54 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2051 'load' 'a_7_load_54' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2052 [2/2] (2.32ns)   --->   "%a_6_load_55 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2052 'load' 'a_6_load_55' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2053 [2/2] (2.32ns)   --->   "%a_5_load_55 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2053 'load' 'a_5_load_55' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2054 [2/2] (2.32ns)   --->   "%a_4_load_55 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2054 'load' 'a_4_load_55' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2055 [2/2] (2.32ns)   --->   "%a_3_load_55 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2055 'load' 'a_3_load_55' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2056 [2/2] (2.32ns)   --->   "%a_2_load_55 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2056 'load' 'a_2_load_55' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2057 [2/2] (2.32ns)   --->   "%a_1_load_37 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2057 'load' 'a_1_load_37' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2058 [2/2] (2.32ns)   --->   "%a_0_load_19 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2058 'load' 'a_0_load_19' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2059 [2/2] (2.32ns)   --->   "%a_7_load_55 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2059 'load' 'a_7_load_55' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2060 [2/2] (2.32ns)   --->   "%a_7_load_58 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2060 'load' 'a_7_load_58' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2061 [2/2] (2.32ns)   --->   "%a_6_load_58 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2061 'load' 'a_6_load_58' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2062 [2/2] (2.32ns)   --->   "%a_5_load_58 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2062 'load' 'a_5_load_58' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2063 [2/2] (2.32ns)   --->   "%a_4_load_58 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2063 'load' 'a_4_load_58' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2064 [2/2] (2.32ns)   --->   "%a_3_load_58 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2064 'load' 'a_3_load_58' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2065 [2/2] (2.32ns)   --->   "%a_2_load_58 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2065 'load' 'a_2_load_58' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2066 [2/2] (2.32ns)   --->   "%a_1_load_40 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2066 'load' 'a_1_load_40' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2067 [2/2] (2.32ns)   --->   "%a_8_load_37 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2067 'load' 'a_8_load_37' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2068 [2/2] (2.32ns)   --->   "%a_7_load_59 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2068 'load' 'a_7_load_59' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2069 [2/2] (2.32ns)   --->   "%a_6_load_59 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2069 'load' 'a_6_load_59' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2070 [2/2] (2.32ns)   --->   "%a_5_load_59 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2070 'load' 'a_5_load_59' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2071 [2/2] (2.32ns)   --->   "%a_4_load_59 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2071 'load' 'a_4_load_59' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2072 [2/2] (2.32ns)   --->   "%a_3_load_59 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2072 'load' 'a_3_load_59' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2073 [2/2] (2.32ns)   --->   "%a_2_load_59 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2073 'load' 'a_2_load_59' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2074 [2/2] (2.32ns)   --->   "%a_1_load_41 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2074 'load' 'a_1_load_41' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2075 [2/2] (2.32ns)   --->   "%a_8_load_38 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2075 'load' 'a_8_load_38' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2076 [2/2] (2.32ns)   --->   "%a_8_load_39 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2076 'load' 'a_8_load_39' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2077 [2/2] (2.32ns)   --->   "%a_7_load_60 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2077 'load' 'a_7_load_60' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2078 [2/2] (2.32ns)   --->   "%a_6_load_60 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2078 'load' 'a_6_load_60' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2079 [2/2] (2.32ns)   --->   "%a_5_load_60 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2079 'load' 'a_5_load_60' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2080 [2/2] (2.32ns)   --->   "%a_4_load_60 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2080 'load' 'a_4_load_60' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2081 [2/2] (2.32ns)   --->   "%a_3_load_60 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2081 'load' 'a_3_load_60' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2082 [2/2] (2.32ns)   --->   "%a_2_load_60 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2082 'load' 'a_2_load_60' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2083 [2/2] (2.32ns)   --->   "%a_9_load_18 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2083 'load' 'a_9_load_18' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2084 [2/2] (2.32ns)   --->   "%a_8_load_40 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2084 'load' 'a_8_load_40' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2085 [2/2] (2.32ns)   --->   "%a_7_load_61 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2085 'load' 'a_7_load_61' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2086 [2/2] (2.32ns)   --->   "%a_6_load_61 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2086 'load' 'a_6_load_61' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2087 [2/2] (2.32ns)   --->   "%a_5_load_61 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2087 'load' 'a_5_load_61' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2088 [2/2] (2.32ns)   --->   "%a_4_load_61 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2088 'load' 'a_4_load_61' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2089 [2/2] (2.32ns)   --->   "%a_3_load_61 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2089 'load' 'a_3_load_61' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2090 [2/2] (2.32ns)   --->   "%a_2_load_61 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2090 'load' 'a_2_load_61' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 2091 [2/2] (2.32ns)   --->   "%a_9_load_19 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2091 'load' 'a_9_load_19' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 8.49>
ST_13 : Operation 2092 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch427 [
    i4 0, label %branch420
    i4 1, label %branch421
    i4 2, label %branch422
    i4 3, label %branch423
    i4 4, label %branch424
    i4 5, label %branch425
    i4 6, label %branch426
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2092 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_13 : Operation 2093 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_6_addr_4, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2093 'store' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2094 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:31]   --->   Operation 2094 'br' <Predicate = (!exitcond3 & tmp_1 == 6)> <Delay = 0.00>
ST_13 : Operation 2095 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_5_addr_4, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2095 'store' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2096 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:31]   --->   Operation 2096 'br' <Predicate = (!exitcond3 & tmp_1 == 5)> <Delay = 0.00>
ST_13 : Operation 2097 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_4_addr_4, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2097 'store' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2098 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:31]   --->   Operation 2098 'br' <Predicate = (!exitcond3 & tmp_1 == 4)> <Delay = 0.00>
ST_13 : Operation 2099 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_3_addr_4, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2099 'store' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2100 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:31]   --->   Operation 2100 'br' <Predicate = (!exitcond3 & tmp_1 == 3)> <Delay = 0.00>
ST_13 : Operation 2101 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_2_addr_4, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2101 'store' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2102 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:31]   --->   Operation 2102 'br' <Predicate = (!exitcond3 & tmp_1 == 2)> <Delay = 0.00>
ST_13 : Operation 2103 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_1_addr_4, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2103 'store' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2104 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:31]   --->   Operation 2104 'br' <Predicate = (!exitcond3 & tmp_1 == 1)> <Delay = 0.00>
ST_13 : Operation 2105 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_0_addr_4, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2105 'store' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2106 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:31]   --->   Operation 2106 'br' <Predicate = (!exitcond3 & tmp_1 == 0)> <Delay = 0.00>
ST_13 : Operation 2107 [1/1] (2.32ns)   --->   "store i16 %sum_2_4_2_2, i16* %res_7_addr_4, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2107 'store' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2108 [1/1] (0.00ns)   --->   "br label %52" [final_project/matrix_conv.cpp:31]   --->   Operation 2108 'br' <Predicate = (!exitcond3 & tmp_1 == 7)> <Delay = 0.00>
ST_13 : Operation 2109 [1/1] (2.07ns)   --->   "%tmp36 = add i16 %tmp_7_5_2, %tmp_7_5_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2109 'add' 'tmp36' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2110 [1/1] (2.07ns)   --->   "%tmp37 = add i16 %tmp_7_5_1_2, %tmp_7_5_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2110 'add' 'tmp37' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp38 = add i16 %tmp37, %tmp36" [final_project/matrix_conv.cpp:28]   --->   Operation 2111 'add' 'tmp38' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i16 %tmp_7_5_0_1, %tmp_7_5" [final_project/matrix_conv.cpp:28]   --->   Operation 2112 'add' 'tmp39' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2113 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp42 = add i16 %tmp41, %tmp39" [final_project/matrix_conv.cpp:28]   --->   Operation 2113 'add' 'tmp42' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2114 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_5_2_2 = add i16 %tmp42, %tmp38" [final_project/matrix_conv.cpp:28]   --->   Operation 2114 'add' 'sum_2_5_2_2' <Predicate = (!exitcond3)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 2115 [1/2] (2.32ns)   --->   "%a_6_load_54 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2115 'load' 'a_6_load_54' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2116 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:28]   --->   Operation 2116 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_13 : Operation 2117 [1/2] (2.32ns)   --->   "%a_5_load_54 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2117 'load' 'a_5_load_54' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2118 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:28]   --->   Operation 2118 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_13 : Operation 2119 [1/2] (2.32ns)   --->   "%a_4_load_54 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2119 'load' 'a_4_load_54' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2120 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:28]   --->   Operation 2120 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_13 : Operation 2121 [1/2] (2.32ns)   --->   "%a_3_load_54 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2121 'load' 'a_3_load_54' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2122 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:28]   --->   Operation 2122 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_13 : Operation 2123 [1/2] (2.32ns)   --->   "%a_2_load_54 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2123 'load' 'a_2_load_54' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2124 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:28]   --->   Operation 2124 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_13 : Operation 2125 [1/2] (2.32ns)   --->   "%a_1_load_36 = load i8* %a_1_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2125 'load' 'a_1_load_36' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2126 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:28]   --->   Operation 2126 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_13 : Operation 2127 [1/2] (2.32ns)   --->   "%a_0_load_18 = load i8* %a_0_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2127 'load' 'a_0_load_18' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2128 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:28]   --->   Operation 2128 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_13 : Operation 2129 [1/2] (2.32ns)   --->   "%a_7_load_54 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2129 'load' 'a_7_load_54' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2130 [1/1] (2.00ns)   --->   "br label %63" [final_project/matrix_conv.cpp:28]   --->   Operation 2130 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_13 : Operation 2131 [1/1] (0.00ns)   --->   "%a_load_6_0_0_phi = phi i8 [ %a_0_load_18, %branch240 ], [ %a_1_load_36, %branch241 ], [ %a_2_load_54, %branch242 ], [ %a_3_load_54, %branch243 ], [ %a_4_load_54, %branch244 ], [ %a_5_load_54, %branch245 ], [ %a_6_load_54, %branch246 ], [ %a_7_load_54, %branch247 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2131 'phi' 'a_load_6_0_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_6 = sext i8 %a_load_6_0_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2132 'sext' 'tmp_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2133 [1/1] (4.17ns)   --->   "%tmp_7_6 = mul i16 %tmp_6, %tmp_3" [final_project/matrix_conv.cpp:28]   --->   Operation 2133 'mul' 'tmp_7_6' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2134 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch167 [
    i4 0, label %branch160
    i4 1, label %branch161
    i4 2, label %branch162
    i4 3, label %branch163
    i4 4, label %branch164
    i4 5, label %branch165
    i4 6, label %branch166
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2134 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_13 : Operation 2135 [1/2] (2.32ns)   --->   "%a_6_load_55 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2135 'load' 'a_6_load_55' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2136 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:28]   --->   Operation 2136 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_13 : Operation 2137 [1/2] (2.32ns)   --->   "%a_5_load_55 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2137 'load' 'a_5_load_55' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2138 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:28]   --->   Operation 2138 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_13 : Operation 2139 [1/2] (2.32ns)   --->   "%a_4_load_55 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2139 'load' 'a_4_load_55' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2140 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:28]   --->   Operation 2140 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_13 : Operation 2141 [1/2] (2.32ns)   --->   "%a_3_load_55 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2141 'load' 'a_3_load_55' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2142 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:28]   --->   Operation 2142 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_13 : Operation 2143 [1/2] (2.32ns)   --->   "%a_2_load_55 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2143 'load' 'a_2_load_55' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2144 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:28]   --->   Operation 2144 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_13 : Operation 2145 [1/2] (2.32ns)   --->   "%a_1_load_37 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2145 'load' 'a_1_load_37' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2146 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:28]   --->   Operation 2146 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_13 : Operation 2147 [1/2] (2.32ns)   --->   "%a_0_load_19 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2147 'load' 'a_0_load_19' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2148 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:28]   --->   Operation 2148 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_13 : Operation 2149 [1/2] (2.32ns)   --->   "%a_7_load_55 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2149 'load' 'a_7_load_55' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2150 [1/1] (2.00ns)   --->   "br label %64" [final_project/matrix_conv.cpp:28]   --->   Operation 2150 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_13 : Operation 2151 [1/1] (0.00ns)   --->   "%a_load_6_0_1_phi = phi i8 [ %a_0_load_19, %branch160 ], [ %a_1_load_37, %branch161 ], [ %a_2_load_55, %branch162 ], [ %a_3_load_55, %branch163 ], [ %a_4_load_55, %branch164 ], [ %a_5_load_55, %branch165 ], [ %a_6_load_55, %branch166 ], [ %a_7_load_55, %branch167 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2151 'phi' 'a_load_6_0_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_6_0_1 = sext i8 %a_load_6_0_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2152 'sext' 'tmp_6_0_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2153 [1/1] (4.17ns)   --->   "%tmp_7_6_0_1 = mul i16 %tmp_6_0_1, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2153 'mul' 'tmp_7_6_0_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2154 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch87 [
    i4 0, label %branch80
    i4 1, label %branch81
    i4 2, label %branch82
    i4 3, label %branch83
    i4 4, label %branch84
    i4 5, label %branch85
    i4 6, label %branch86
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2154 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_13 : Operation 2155 [1/2] (2.32ns)   --->   "%a_7_load_58 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2155 'load' 'a_7_load_58' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2156 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:28]   --->   Operation 2156 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_13 : Operation 2157 [1/2] (2.32ns)   --->   "%a_6_load_58 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2157 'load' 'a_6_load_58' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2158 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:28]   --->   Operation 2158 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_13 : Operation 2159 [1/2] (2.32ns)   --->   "%a_5_load_58 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2159 'load' 'a_5_load_58' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2160 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:28]   --->   Operation 2160 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_13 : Operation 2161 [1/2] (2.32ns)   --->   "%a_4_load_58 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2161 'load' 'a_4_load_58' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2162 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:28]   --->   Operation 2162 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_13 : Operation 2163 [1/2] (2.32ns)   --->   "%a_3_load_58 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2163 'load' 'a_3_load_58' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2164 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:28]   --->   Operation 2164 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_13 : Operation 2165 [1/2] (2.32ns)   --->   "%a_2_load_58 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2165 'load' 'a_2_load_58' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2166 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:28]   --->   Operation 2166 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_13 : Operation 2167 [1/2] (2.32ns)   --->   "%a_1_load_40 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2167 'load' 'a_1_load_40' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2168 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:28]   --->   Operation 2168 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_13 : Operation 2169 [1/2] (2.32ns)   --->   "%a_8_load_37 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2169 'load' 'a_8_load_37' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2170 [1/1] (2.00ns)   --->   "br label %67" [final_project/matrix_conv.cpp:28]   --->   Operation 2170 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_13 : Operation 2171 [1/1] (0.00ns)   --->   "%a_load_6_1_1_phi = phi i8 [ %a_1_load_40, %branch131 ], [ %a_2_load_58, %branch132 ], [ %a_3_load_58, %branch133 ], [ %a_4_load_58, %branch134 ], [ %a_5_load_58, %branch135 ], [ %a_6_load_58, %branch136 ], [ %a_7_load_58, %branch137 ], [ %a_8_load_37, %branch138 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2171 'phi' 'a_load_6_1_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2172 [1/1] (0.00ns)   --->   "%tmp_6_1_1 = sext i8 %a_load_6_1_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2172 'sext' 'tmp_6_1_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2173 [1/1] (4.17ns)   --->   "%tmp_7_6_1_1 = mul i16 %tmp_6_1_1, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2173 'mul' 'tmp_7_6_1_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2174 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch68 [
    i4 0, label %branch61
    i4 1, label %branch62
    i4 2, label %branch63
    i4 3, label %branch64
    i4 4, label %branch65
    i4 5, label %branch66
    i4 6, label %branch67
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2174 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_13 : Operation 2175 [1/2] (2.32ns)   --->   "%a_7_load_59 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2175 'load' 'a_7_load_59' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2176 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:28]   --->   Operation 2176 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_13 : Operation 2177 [1/2] (2.32ns)   --->   "%a_6_load_59 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2177 'load' 'a_6_load_59' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2178 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:28]   --->   Operation 2178 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_13 : Operation 2179 [1/2] (2.32ns)   --->   "%a_5_load_59 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2179 'load' 'a_5_load_59' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2180 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:28]   --->   Operation 2180 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_13 : Operation 2181 [1/2] (2.32ns)   --->   "%a_4_load_59 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2181 'load' 'a_4_load_59' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2182 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:28]   --->   Operation 2182 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_13 : Operation 2183 [1/2] (2.32ns)   --->   "%a_3_load_59 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2183 'load' 'a_3_load_59' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2184 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:28]   --->   Operation 2184 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_13 : Operation 2185 [1/2] (2.32ns)   --->   "%a_2_load_59 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2185 'load' 'a_2_load_59' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2186 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:28]   --->   Operation 2186 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_13 : Operation 2187 [1/2] (2.32ns)   --->   "%a_1_load_41 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2187 'load' 'a_1_load_41' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2188 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:28]   --->   Operation 2188 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_13 : Operation 2189 [1/2] (2.32ns)   --->   "%a_8_load_38 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2189 'load' 'a_8_load_38' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2190 [1/1] (2.00ns)   --->   "br label %68" [final_project/matrix_conv.cpp:28]   --->   Operation 2190 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_13 : Operation 2191 [1/1] (0.00ns)   --->   "%a_load_6_1_2_phi = phi i8 [ %a_1_load_41, %branch61 ], [ %a_2_load_59, %branch62 ], [ %a_3_load_59, %branch63 ], [ %a_4_load_59, %branch64 ], [ %a_5_load_59, %branch65 ], [ %a_6_load_59, %branch66 ], [ %a_7_load_59, %branch67 ], [ %a_8_load_38, %branch68 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2191 'phi' 'a_load_6_1_2_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2192 [1/1] (0.00ns)   --->   "%tmp_6_1_2 = sext i8 %a_load_6_1_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2192 'sext' 'tmp_6_1_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2193 [1/1] (4.17ns)   --->   "%tmp_7_6_1_2 = mul i16 %tmp_6_1_2, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:28]   --->   Operation 2193 'mul' 'tmp_7_6_1_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2194 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch189 [
    i4 0, label %branch182
    i4 1, label %branch183
    i4 2, label %branch184
    i4 3, label %branch185
    i4 4, label %branch186
    i4 5, label %branch187
    i4 6, label %branch188
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2194 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_13 : Operation 2195 [1/2] (2.32ns)   --->   "%a_8_load_39 = load i8* %a_8_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2195 'load' 'a_8_load_39' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2196 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:28]   --->   Operation 2196 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_13 : Operation 2197 [1/2] (2.32ns)   --->   "%a_7_load_60 = load i8* %a_7_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2197 'load' 'a_7_load_60' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2198 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:28]   --->   Operation 2198 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_13 : Operation 2199 [1/2] (2.32ns)   --->   "%a_6_load_60 = load i8* %a_6_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2199 'load' 'a_6_load_60' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2200 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:28]   --->   Operation 2200 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_13 : Operation 2201 [1/2] (2.32ns)   --->   "%a_5_load_60 = load i8* %a_5_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2201 'load' 'a_5_load_60' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2202 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:28]   --->   Operation 2202 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_13 : Operation 2203 [1/2] (2.32ns)   --->   "%a_4_load_60 = load i8* %a_4_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2203 'load' 'a_4_load_60' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2204 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:28]   --->   Operation 2204 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_13 : Operation 2205 [1/2] (2.32ns)   --->   "%a_3_load_60 = load i8* %a_3_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2205 'load' 'a_3_load_60' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2206 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:28]   --->   Operation 2206 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_13 : Operation 2207 [1/2] (2.32ns)   --->   "%a_2_load_60 = load i8* %a_2_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2207 'load' 'a_2_load_60' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2208 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:28]   --->   Operation 2208 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_13 : Operation 2209 [1/2] (2.32ns)   --->   "%a_9_load_18 = load i8* %a_9_addr_6, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2209 'load' 'a_9_load_18' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2210 [1/1] (2.00ns)   --->   "br label %69" [final_project/matrix_conv.cpp:28]   --->   Operation 2210 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_13 : Operation 2211 [1/1] (0.00ns)   --->   "%a_load_6_2_0_phi = phi i8 [ %a_2_load_60, %branch182 ], [ %a_3_load_60, %branch183 ], [ %a_4_load_60, %branch184 ], [ %a_5_load_60, %branch185 ], [ %a_6_load_60, %branch186 ], [ %a_7_load_60, %branch187 ], [ %a_8_load_39, %branch188 ], [ %a_9_load_18, %branch189 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2211 'phi' 'a_load_6_2_0_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_6_2 = sext i8 %a_load_6_2_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2212 'sext' 'tmp_6_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2213 [1/1] (4.17ns)   --->   "%tmp_7_6_2 = mul i16 %tmp_6_2, %tmp_3_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 2213 'mul' 'tmp_7_6_2' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2214 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch109 [
    i4 0, label %branch102
    i4 1, label %branch103
    i4 2, label %branch104
    i4 3, label %branch105
    i4 4, label %branch106
    i4 5, label %branch107
    i4 6, label %branch108
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2214 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_13 : Operation 2215 [1/2] (2.32ns)   --->   "%a_8_load_40 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2215 'load' 'a_8_load_40' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2216 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:28]   --->   Operation 2216 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_13 : Operation 2217 [1/2] (2.32ns)   --->   "%a_7_load_61 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2217 'load' 'a_7_load_61' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2218 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:28]   --->   Operation 2218 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_13 : Operation 2219 [1/2] (2.32ns)   --->   "%a_6_load_61 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2219 'load' 'a_6_load_61' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2220 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:28]   --->   Operation 2220 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_13 : Operation 2221 [1/2] (2.32ns)   --->   "%a_5_load_61 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2221 'load' 'a_5_load_61' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2222 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:28]   --->   Operation 2222 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_13 : Operation 2223 [1/2] (2.32ns)   --->   "%a_4_load_61 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2223 'load' 'a_4_load_61' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2224 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:28]   --->   Operation 2224 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_13 : Operation 2225 [1/2] (2.32ns)   --->   "%a_3_load_61 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2225 'load' 'a_3_load_61' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2226 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:28]   --->   Operation 2226 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_13 : Operation 2227 [1/2] (2.32ns)   --->   "%a_2_load_61 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2227 'load' 'a_2_load_61' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2228 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:28]   --->   Operation 2228 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_13 : Operation 2229 [1/2] (2.32ns)   --->   "%a_9_load_19 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2229 'load' 'a_9_load_19' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2230 [1/1] (2.00ns)   --->   "br label %70" [final_project/matrix_conv.cpp:28]   --->   Operation 2230 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_13 : Operation 2231 [1/1] (0.00ns)   --->   "%a_load_6_2_1_phi = phi i8 [ %a_2_load_61, %branch102 ], [ %a_3_load_61, %branch103 ], [ %a_4_load_61, %branch104 ], [ %a_5_load_61, %branch105 ], [ %a_6_load_61, %branch106 ], [ %a_7_load_61, %branch107 ], [ %a_8_load_40, %branch108 ], [ %a_9_load_19, %branch109 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2231 'phi' 'a_load_6_2_1_phi' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp_6_2_1 = sext i8 %a_load_6_2_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2232 'sext' 'tmp_6_2_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_13 : Operation 2233 [1/1] (4.17ns)   --->   "%tmp_7_6_2_1 = mul i16 %tmp_6_2_1, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2233 'mul' 'tmp_7_6_2_1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2234 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch49 [
    i4 0, label %branch42
    i4 1, label %branch43
    i4 2, label %branch44
    i4 3, label %branch45
    i4 4, label %branch46
    i4 5, label %branch47
    i4 6, label %branch48
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2234 'switch' <Predicate = (!exitcond3)> <Delay = 1.36>
ST_13 : Operation 2235 [2/2] (2.32ns)   --->   "%a_6_load_63 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2235 'load' 'a_6_load_63' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2236 [2/2] (2.32ns)   --->   "%a_5_load_63 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2236 'load' 'a_5_load_63' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2237 [2/2] (2.32ns)   --->   "%a_4_load_63 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2237 'load' 'a_4_load_63' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2238 [2/2] (2.32ns)   --->   "%a_3_load_63 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2238 'load' 'a_3_load_63' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2239 [2/2] (2.32ns)   --->   "%a_2_load_63 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2239 'load' 'a_2_load_63' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2240 [2/2] (2.32ns)   --->   "%a_1_load_42 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2240 'load' 'a_1_load_42' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2241 [2/2] (2.32ns)   --->   "%a_0_load_21 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2241 'load' 'a_0_load_21' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2242 [2/2] (2.32ns)   --->   "%a_7_load_63 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2242 'load' 'a_7_load_63' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2243 [2/2] (2.32ns)   --->   "%a_6_load_64 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2243 'load' 'a_6_load_64' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2244 [2/2] (2.32ns)   --->   "%a_5_load_64 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2244 'load' 'a_5_load_64' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2245 [2/2] (2.32ns)   --->   "%a_4_load_64 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2245 'load' 'a_4_load_64' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2246 [2/2] (2.32ns)   --->   "%a_3_load_64 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2246 'load' 'a_3_load_64' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2247 [2/2] (2.32ns)   --->   "%a_2_load_64 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2247 'load' 'a_2_load_64' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2248 [2/2] (2.32ns)   --->   "%a_1_load_43 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2248 'load' 'a_1_load_43' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2249 [2/2] (2.32ns)   --->   "%a_0_load_22 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2249 'load' 'a_0_load_22' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2250 [2/2] (2.32ns)   --->   "%a_7_load_64 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2250 'load' 'a_7_load_64' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2251 [2/2] (2.32ns)   --->   "%a_7_load_67 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2251 'load' 'a_7_load_67' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2252 [2/2] (2.32ns)   --->   "%a_6_load_67 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2252 'load' 'a_6_load_67' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2253 [2/2] (2.32ns)   --->   "%a_5_load_67 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2253 'load' 'a_5_load_67' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2254 [2/2] (2.32ns)   --->   "%a_4_load_67 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2254 'load' 'a_4_load_67' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2255 [2/2] (2.32ns)   --->   "%a_3_load_67 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2255 'load' 'a_3_load_67' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2256 [2/2] (2.32ns)   --->   "%a_2_load_67 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2256 'load' 'a_2_load_67' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2257 [2/2] (2.32ns)   --->   "%a_1_load_46 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2257 'load' 'a_1_load_46' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2258 [2/2] (2.32ns)   --->   "%a_8_load_43 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2258 'load' 'a_8_load_43' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2259 [2/2] (2.32ns)   --->   "%a_7_load_68 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2259 'load' 'a_7_load_68' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2260 [2/2] (2.32ns)   --->   "%a_6_load_68 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2260 'load' 'a_6_load_68' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2261 [2/2] (2.32ns)   --->   "%a_5_load_68 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2261 'load' 'a_5_load_68' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2262 [2/2] (2.32ns)   --->   "%a_4_load_68 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2262 'load' 'a_4_load_68' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2263 [2/2] (2.32ns)   --->   "%a_3_load_68 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2263 'load' 'a_3_load_68' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2264 [2/2] (2.32ns)   --->   "%a_2_load_68 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2264 'load' 'a_2_load_68' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2265 [2/2] (2.32ns)   --->   "%a_1_load_47 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2265 'load' 'a_1_load_47' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2266 [2/2] (2.32ns)   --->   "%a_8_load_44 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2266 'load' 'a_8_load_44' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2267 [2/2] (2.32ns)   --->   "%a_8_load_45 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2267 'load' 'a_8_load_45' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2268 [2/2] (2.32ns)   --->   "%a_7_load_69 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2268 'load' 'a_7_load_69' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2269 [2/2] (2.32ns)   --->   "%a_6_load_69 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2269 'load' 'a_6_load_69' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2270 [2/2] (2.32ns)   --->   "%a_5_load_69 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2270 'load' 'a_5_load_69' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2271 [2/2] (2.32ns)   --->   "%a_4_load_69 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2271 'load' 'a_4_load_69' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2272 [2/2] (2.32ns)   --->   "%a_3_load_69 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2272 'load' 'a_3_load_69' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2273 [2/2] (2.32ns)   --->   "%a_2_load_69 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2273 'load' 'a_2_load_69' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2274 [2/2] (2.32ns)   --->   "%a_9_load_21 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2274 'load' 'a_9_load_21' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2275 [2/2] (2.32ns)   --->   "%a_8_load_46 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2275 'load' 'a_8_load_46' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2276 [2/2] (2.32ns)   --->   "%a_7_load_70 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2276 'load' 'a_7_load_70' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2277 [2/2] (2.32ns)   --->   "%a_6_load_70 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2277 'load' 'a_6_load_70' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2278 [2/2] (2.32ns)   --->   "%a_5_load_70 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2278 'load' 'a_5_load_70' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2279 [2/2] (2.32ns)   --->   "%a_4_load_70 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2279 'load' 'a_4_load_70' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2280 [2/2] (2.32ns)   --->   "%a_3_load_70 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2280 'load' 'a_3_load_70' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2281 [2/2] (2.32ns)   --->   "%a_2_load_70 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2281 'load' 'a_2_load_70' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 2282 [2/2] (2.32ns)   --->   "%a_9_load_22 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2282 'load' 'a_9_load_22' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 8.49>
ST_14 : Operation 2283 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch337 [
    i4 0, label %branch330
    i4 1, label %branch331
    i4 2, label %branch332
    i4 3, label %branch333
    i4 4, label %branch334
    i4 5, label %branch335
    i4 6, label %branch336
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2283 'switch' <Predicate = true> <Delay = 1.36>
ST_14 : Operation 2284 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_6_addr_5, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2284 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2285 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:31]   --->   Operation 2285 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_14 : Operation 2286 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_5_addr_5, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2286 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2287 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:31]   --->   Operation 2287 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_14 : Operation 2288 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_4_addr_5, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2288 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2289 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:31]   --->   Operation 2289 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_14 : Operation 2290 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_3_addr_5, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2290 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2291 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:31]   --->   Operation 2291 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_14 : Operation 2292 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_2_addr_5, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2292 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2293 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:31]   --->   Operation 2293 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_14 : Operation 2294 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_1_addr_5, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2294 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2295 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:31]   --->   Operation 2295 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_14 : Operation 2296 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_0_addr_5, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2296 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2297 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:31]   --->   Operation 2297 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_14 : Operation 2298 [1/1] (2.32ns)   --->   "store i16 %sum_2_5_2_2, i16* %res_7_addr_5, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2298 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2299 [1/1] (0.00ns)   --->   "br label %62" [final_project/matrix_conv.cpp:31]   --->   Operation 2299 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_14 : Operation 2300 [1/1] (2.07ns)   --->   "%tmp43 = add i16 %tmp_7_6_2, %tmp_7_6_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2300 'add' 'tmp43' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2301 [1/1] (2.07ns)   --->   "%tmp44 = add i16 %tmp_7_6_1_2, %tmp_7_6_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2301 'add' 'tmp44' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp45 = add i16 %tmp44, %tmp43" [final_project/matrix_conv.cpp:28]   --->   Operation 2302 'add' 'tmp45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i16 %tmp_7_6_0_1, %tmp_7_6" [final_project/matrix_conv.cpp:28]   --->   Operation 2303 'add' 'tmp46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2304 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp49 = add i16 %tmp48, %tmp46" [final_project/matrix_conv.cpp:28]   --->   Operation 2304 'add' 'tmp49' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2305 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_6_2_2 = add i16 %tmp49, %tmp45" [final_project/matrix_conv.cpp:28]   --->   Operation 2305 'add' 'sum_2_6_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 2306 [1/2] (2.32ns)   --->   "%a_6_load_63 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2306 'load' 'a_6_load_63' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2307 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:28]   --->   Operation 2307 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_14 : Operation 2308 [1/2] (2.32ns)   --->   "%a_5_load_63 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2308 'load' 'a_5_load_63' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2309 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:28]   --->   Operation 2309 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_14 : Operation 2310 [1/2] (2.32ns)   --->   "%a_4_load_63 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2310 'load' 'a_4_load_63' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2311 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:28]   --->   Operation 2311 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_14 : Operation 2312 [1/2] (2.32ns)   --->   "%a_3_load_63 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2312 'load' 'a_3_load_63' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2313 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:28]   --->   Operation 2313 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_14 : Operation 2314 [1/2] (2.32ns)   --->   "%a_2_load_63 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2314 'load' 'a_2_load_63' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2315 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:28]   --->   Operation 2315 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_14 : Operation 2316 [1/2] (2.32ns)   --->   "%a_1_load_42 = load i8* %a_1_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2316 'load' 'a_1_load_42' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2317 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:28]   --->   Operation 2317 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_14 : Operation 2318 [1/2] (2.32ns)   --->   "%a_0_load_21 = load i8* %a_0_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2318 'load' 'a_0_load_21' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2319 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:28]   --->   Operation 2319 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_14 : Operation 2320 [1/2] (2.32ns)   --->   "%a_7_load_63 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2320 'load' 'a_7_load_63' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2321 [1/1] (2.00ns)   --->   "br label %73" [final_project/matrix_conv.cpp:28]   --->   Operation 2321 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_14 : Operation 2322 [1/1] (0.00ns)   --->   "%a_load_7_0_0_phi = phi i8 [ %a_0_load_21, %branch150 ], [ %a_1_load_42, %branch151 ], [ %a_2_load_63, %branch152 ], [ %a_3_load_63, %branch153 ], [ %a_4_load_63, %branch154 ], [ %a_5_load_63, %branch155 ], [ %a_6_load_63, %branch156 ], [ %a_7_load_63, %branch157 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2322 'phi' 'a_load_7_0_0_phi' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2323 [1/1] (0.00ns)   --->   "%tmp_7_7 = sext i8 %a_load_7_0_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2323 'sext' 'tmp_7_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2324 [1/1] (4.17ns)   --->   "%tmp_7_7_8 = mul i16 %tmp_7_7, %tmp_3" [final_project/matrix_conv.cpp:28]   --->   Operation 2324 'mul' 'tmp_7_7_8' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2325 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch77 [
    i4 0, label %branch70
    i4 1, label %branch71
    i4 2, label %branch72
    i4 3, label %branch73
    i4 4, label %branch74
    i4 5, label %branch75
    i4 6, label %branch76
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2325 'switch' <Predicate = true> <Delay = 1.36>
ST_14 : Operation 2326 [1/2] (2.32ns)   --->   "%a_6_load_64 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2326 'load' 'a_6_load_64' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2327 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:28]   --->   Operation 2327 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_14 : Operation 2328 [1/2] (2.32ns)   --->   "%a_5_load_64 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2328 'load' 'a_5_load_64' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2329 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:28]   --->   Operation 2329 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_14 : Operation 2330 [1/2] (2.32ns)   --->   "%a_4_load_64 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2330 'load' 'a_4_load_64' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2331 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:28]   --->   Operation 2331 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_14 : Operation 2332 [1/2] (2.32ns)   --->   "%a_3_load_64 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2332 'load' 'a_3_load_64' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2333 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:28]   --->   Operation 2333 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_14 : Operation 2334 [1/2] (2.32ns)   --->   "%a_2_load_64 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2334 'load' 'a_2_load_64' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2335 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:28]   --->   Operation 2335 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_14 : Operation 2336 [1/2] (2.32ns)   --->   "%a_1_load_43 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2336 'load' 'a_1_load_43' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2337 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:28]   --->   Operation 2337 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_14 : Operation 2338 [1/2] (2.32ns)   --->   "%a_0_load_22 = load i8* %a_0_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2338 'load' 'a_0_load_22' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2339 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:28]   --->   Operation 2339 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_14 : Operation 2340 [1/2] (2.32ns)   --->   "%a_7_load_64 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2340 'load' 'a_7_load_64' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2341 [1/1] (2.00ns)   --->   "br label %74" [final_project/matrix_conv.cpp:28]   --->   Operation 2341 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_14 : Operation 2342 [1/1] (0.00ns)   --->   "%a_load_7_0_1_phi = phi i8 [ %a_0_load_22, %branch70 ], [ %a_1_load_43, %branch71 ], [ %a_2_load_64, %branch72 ], [ %a_3_load_64, %branch73 ], [ %a_4_load_64, %branch74 ], [ %a_5_load_64, %branch75 ], [ %a_6_load_64, %branch76 ], [ %a_7_load_64, %branch77 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2342 'phi' 'a_load_7_0_1_phi' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2343 [1/1] (0.00ns)   --->   "%tmp_7_0_1_9 = sext i8 %a_load_7_0_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2343 'sext' 'tmp_7_0_1_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2344 [1/1] (4.17ns)   --->   "%tmp_7_7_0_1 = mul i16 %tmp_7_0_1_9, %tmp_3_0_0_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2344 'mul' 'tmp_7_7_0_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2345 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch27 [
    i4 0, label %branch20
    i4 1, label %branch21
    i4 2, label %branch22
    i4 3, label %branch23
    i4 4, label %branch24
    i4 5, label %branch25
    i4 6, label %branch26
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2345 'switch' <Predicate = true> <Delay = 1.36>
ST_14 : Operation 2346 [1/2] (2.32ns)   --->   "%a_7_load_67 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2346 'load' 'a_7_load_67' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2347 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:28]   --->   Operation 2347 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_14 : Operation 2348 [1/2] (2.32ns)   --->   "%a_6_load_67 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2348 'load' 'a_6_load_67' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2349 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:28]   --->   Operation 2349 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_14 : Operation 2350 [1/2] (2.32ns)   --->   "%a_5_load_67 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2350 'load' 'a_5_load_67' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2351 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:28]   --->   Operation 2351 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_14 : Operation 2352 [1/2] (2.32ns)   --->   "%a_4_load_67 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2352 'load' 'a_4_load_67' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2353 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:28]   --->   Operation 2353 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_14 : Operation 2354 [1/2] (2.32ns)   --->   "%a_3_load_67 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2354 'load' 'a_3_load_67' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2355 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:28]   --->   Operation 2355 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_14 : Operation 2356 [1/2] (2.32ns)   --->   "%a_2_load_67 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2356 'load' 'a_2_load_67' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2357 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:28]   --->   Operation 2357 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_14 : Operation 2358 [1/2] (2.32ns)   --->   "%a_1_load_46 = load i8* %a_1_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2358 'load' 'a_1_load_46' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2359 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:28]   --->   Operation 2359 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_14 : Operation 2360 [1/2] (2.32ns)   --->   "%a_8_load_43 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2360 'load' 'a_8_load_43' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2361 [1/1] (2.00ns)   --->   "br label %77" [final_project/matrix_conv.cpp:28]   --->   Operation 2361 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_14 : Operation 2362 [1/1] (0.00ns)   --->   "%a_load_7_1_1_phi = phi i8 [ %a_1_load_46, %branch51 ], [ %a_2_load_67, %branch52 ], [ %a_3_load_67, %branch53 ], [ %a_4_load_67, %branch54 ], [ %a_5_load_67, %branch55 ], [ %a_6_load_67, %branch56 ], [ %a_7_load_67, %branch57 ], [ %a_8_load_43, %branch58 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2362 'phi' 'a_load_7_1_1_phi' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2363 [1/1] (0.00ns)   --->   "%tmp_7_1_1_12 = sext i8 %a_load_7_1_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2363 'sext' 'tmp_7_1_1_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2364 [1/1] (4.17ns)   --->   "%tmp_7_7_1_1 = mul i16 %tmp_7_1_1_12, %tmp_3_0_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2364 'mul' 'tmp_7_7_1_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2365 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch18 [
    i4 0, label %branch11
    i4 1, label %branch12
    i4 2, label %branch13
    i4 3, label %branch14
    i4 4, label %branch15
    i4 5, label %branch16
    i4 6, label %branch17
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2365 'switch' <Predicate = true> <Delay = 1.36>
ST_14 : Operation 2366 [1/2] (2.32ns)   --->   "%a_7_load_68 = load i8* %a_7_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2366 'load' 'a_7_load_68' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2367 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:28]   --->   Operation 2367 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_14 : Operation 2368 [1/2] (2.32ns)   --->   "%a_6_load_68 = load i8* %a_6_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2368 'load' 'a_6_load_68' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2369 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:28]   --->   Operation 2369 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_14 : Operation 2370 [1/2] (2.32ns)   --->   "%a_5_load_68 = load i8* %a_5_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2370 'load' 'a_5_load_68' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2371 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:28]   --->   Operation 2371 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_14 : Operation 2372 [1/2] (2.32ns)   --->   "%a_4_load_68 = load i8* %a_4_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2372 'load' 'a_4_load_68' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2373 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:28]   --->   Operation 2373 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_14 : Operation 2374 [1/2] (2.32ns)   --->   "%a_3_load_68 = load i8* %a_3_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2374 'load' 'a_3_load_68' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2375 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:28]   --->   Operation 2375 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_14 : Operation 2376 [1/2] (2.32ns)   --->   "%a_2_load_68 = load i8* %a_2_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2376 'load' 'a_2_load_68' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2377 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:28]   --->   Operation 2377 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_14 : Operation 2378 [1/2] (2.32ns)   --->   "%a_1_load_47 = load i8* %a_1_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2378 'load' 'a_1_load_47' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2379 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:28]   --->   Operation 2379 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_14 : Operation 2380 [1/2] (2.32ns)   --->   "%a_8_load_44 = load i8* %a_8_addr_9, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2380 'load' 'a_8_load_44' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2381 [1/1] (2.00ns)   --->   "br label %78" [final_project/matrix_conv.cpp:28]   --->   Operation 2381 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_14 : Operation 2382 [1/1] (0.00ns)   --->   "%a_load_7_1_2_phi = phi i8 [ %a_1_load_47, %branch11 ], [ %a_2_load_68, %branch12 ], [ %a_3_load_68, %branch13 ], [ %a_4_load_68, %branch14 ], [ %a_5_load_68, %branch15 ], [ %a_6_load_68, %branch16 ], [ %a_7_load_68, %branch17 ], [ %a_8_load_44, %branch18 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2382 'phi' 'a_load_7_1_2_phi' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_7_1_2_13 = sext i8 %a_load_7_1_2_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2383 'sext' 'tmp_7_1_2_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2384 [1/1] (4.17ns)   --->   "%tmp_7_7_1_2 = mul i16 %tmp_7_1_2_13, %tmp_3_0_1_2" [final_project/matrix_conv.cpp:28]   --->   Operation 2384 'mul' 'tmp_7_7_1_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2385 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch99 [
    i4 0, label %branch92
    i4 1, label %branch93
    i4 2, label %branch94
    i4 3, label %branch95
    i4 4, label %branch96
    i4 5, label %branch97
    i4 6, label %branch98
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2385 'switch' <Predicate = true> <Delay = 1.36>
ST_14 : Operation 2386 [1/2] (2.32ns)   --->   "%a_8_load_45 = load i8* %a_8_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2386 'load' 'a_8_load_45' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2387 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:28]   --->   Operation 2387 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_14 : Operation 2388 [1/2] (2.32ns)   --->   "%a_7_load_69 = load i8* %a_7_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2388 'load' 'a_7_load_69' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2389 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:28]   --->   Operation 2389 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_14 : Operation 2390 [1/2] (2.32ns)   --->   "%a_6_load_69 = load i8* %a_6_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2390 'load' 'a_6_load_69' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2391 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:28]   --->   Operation 2391 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_14 : Operation 2392 [1/2] (2.32ns)   --->   "%a_5_load_69 = load i8* %a_5_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2392 'load' 'a_5_load_69' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2393 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:28]   --->   Operation 2393 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_14 : Operation 2394 [1/2] (2.32ns)   --->   "%a_4_load_69 = load i8* %a_4_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2394 'load' 'a_4_load_69' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2395 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:28]   --->   Operation 2395 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_14 : Operation 2396 [1/2] (2.32ns)   --->   "%a_3_load_69 = load i8* %a_3_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2396 'load' 'a_3_load_69' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2397 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:28]   --->   Operation 2397 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_14 : Operation 2398 [1/2] (2.32ns)   --->   "%a_2_load_69 = load i8* %a_2_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2398 'load' 'a_2_load_69' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2399 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:28]   --->   Operation 2399 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_14 : Operation 2400 [1/2] (2.32ns)   --->   "%a_9_load_21 = load i8* %a_9_addr_7, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2400 'load' 'a_9_load_21' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2401 [1/1] (2.00ns)   --->   "br label %79" [final_project/matrix_conv.cpp:28]   --->   Operation 2401 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_14 : Operation 2402 [1/1] (0.00ns)   --->   "%a_load_7_2_0_phi = phi i8 [ %a_2_load_69, %branch92 ], [ %a_3_load_69, %branch93 ], [ %a_4_load_69, %branch94 ], [ %a_5_load_69, %branch95 ], [ %a_6_load_69, %branch96 ], [ %a_7_load_69, %branch97 ], [ %a_8_load_45, %branch98 ], [ %a_9_load_21, %branch99 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2402 'phi' 'a_load_7_2_0_phi' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_7_2_14 = sext i8 %a_load_7_2_0_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2403 'sext' 'tmp_7_2_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2404 [1/1] (4.17ns)   --->   "%tmp_7_7_2 = mul i16 %tmp_7_2_14, %tmp_3_0_2" [final_project/matrix_conv.cpp:28]   --->   Operation 2404 'mul' 'tmp_7_7_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2405 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch39 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2405 'switch' <Predicate = true> <Delay = 1.36>
ST_14 : Operation 2406 [1/2] (2.32ns)   --->   "%a_8_load_46 = load i8* %a_8_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2406 'load' 'a_8_load_46' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2407 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:28]   --->   Operation 2407 'br' <Predicate = (!exitcond3 & i == 6)> <Delay = 2.00>
ST_14 : Operation 2408 [1/2] (2.32ns)   --->   "%a_7_load_70 = load i8* %a_7_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2408 'load' 'a_7_load_70' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2409 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:28]   --->   Operation 2409 'br' <Predicate = (!exitcond3 & i == 5)> <Delay = 2.00>
ST_14 : Operation 2410 [1/2] (2.32ns)   --->   "%a_6_load_70 = load i8* %a_6_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2410 'load' 'a_6_load_70' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2411 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:28]   --->   Operation 2411 'br' <Predicate = (!exitcond3 & i == 4)> <Delay = 2.00>
ST_14 : Operation 2412 [1/2] (2.32ns)   --->   "%a_5_load_70 = load i8* %a_5_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2412 'load' 'a_5_load_70' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2413 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:28]   --->   Operation 2413 'br' <Predicate = (!exitcond3 & i == 3)> <Delay = 2.00>
ST_14 : Operation 2414 [1/2] (2.32ns)   --->   "%a_4_load_70 = load i8* %a_4_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2414 'load' 'a_4_load_70' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2415 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:28]   --->   Operation 2415 'br' <Predicate = (!exitcond3 & i == 2)> <Delay = 2.00>
ST_14 : Operation 2416 [1/2] (2.32ns)   --->   "%a_3_load_70 = load i8* %a_3_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2416 'load' 'a_3_load_70' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2417 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:28]   --->   Operation 2417 'br' <Predicate = (!exitcond3 & i == 1)> <Delay = 2.00>
ST_14 : Operation 2418 [1/2] (2.32ns)   --->   "%a_2_load_70 = load i8* %a_2_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2418 'load' 'a_2_load_70' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2419 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:28]   --->   Operation 2419 'br' <Predicate = (!exitcond3 & i == 0)> <Delay = 2.00>
ST_14 : Operation 2420 [1/2] (2.32ns)   --->   "%a_9_load_22 = load i8* %a_9_addr_8, align 1" [final_project/matrix_conv.cpp:28]   --->   Operation 2420 'load' 'a_9_load_22' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 2421 [1/1] (2.00ns)   --->   "br label %80" [final_project/matrix_conv.cpp:28]   --->   Operation 2421 'br' <Predicate = (!exitcond3 & i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 2.00>
ST_14 : Operation 2422 [1/1] (0.00ns)   --->   "%a_load_7_2_1_phi = phi i8 [ %a_2_load_70, %branch32 ], [ %a_3_load_70, %branch33 ], [ %a_4_load_70, %branch34 ], [ %a_5_load_70, %branch35 ], [ %a_6_load_70, %branch36 ], [ %a_7_load_70, %branch37 ], [ %a_8_load_46, %branch38 ], [ %a_9_load_22, %branch39 ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2422 'phi' 'a_load_7_2_1_phi' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_7_2_1_15 = sext i8 %a_load_7_2_1_phi to i16" [final_project/matrix_conv.cpp:28]   --->   Operation 2423 'sext' 'tmp_7_2_1_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2424 [1/1] (4.17ns)   --->   "%tmp_7_7_2_1 = mul i16 %tmp_7_2_1_15, %tmp_3_0_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2424 'mul' 'tmp_7_7_2_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2425 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch9 [
    i4 0, label %branch2
    i4 1, label %branch3
    i4 2, label %branch4
    i4 3, label %branch5
    i4 4, label %branch6
    i4 5, label %branch7
    i4 6, label %branch8
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2425 'switch' <Predicate = true> <Delay = 1.36>

State 15 <SV = 14> <Delay = 7.80>
ST_15 : Operation 2426 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch247 [
    i4 0, label %branch240
    i4 1, label %branch241
    i4 2, label %branch242
    i4 3, label %branch243
    i4 4, label %branch244
    i4 5, label %branch245
    i4 6, label %branch246
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2426 'switch' <Predicate = true> <Delay = 1.36>
ST_15 : Operation 2427 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_6_addr_6, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2427 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 2428 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:31]   --->   Operation 2428 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_15 : Operation 2429 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_5_addr_6, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2429 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 2430 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:31]   --->   Operation 2430 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_15 : Operation 2431 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_4_addr_6, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2431 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 2432 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:31]   --->   Operation 2432 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_15 : Operation 2433 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_3_addr_6, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2433 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 2434 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:31]   --->   Operation 2434 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_15 : Operation 2435 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_2_addr_6, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2435 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 2436 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:31]   --->   Operation 2436 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_15 : Operation 2437 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_1_addr_6, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2437 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 2438 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:31]   --->   Operation 2438 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_15 : Operation 2439 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_0_addr_6, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2439 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 2440 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:31]   --->   Operation 2440 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_15 : Operation 2441 [1/1] (2.32ns)   --->   "store i16 %sum_2_6_2_2, i16* %res_7_addr_6, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2441 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 2442 [1/1] (0.00ns)   --->   "br label %72" [final_project/matrix_conv.cpp:31]   --->   Operation 2442 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_15 : Operation 2443 [1/1] (2.07ns)   --->   "%tmp50 = add i16 %tmp_7_7_2, %tmp_7_7_2_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2443 'add' 'tmp50' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2444 [1/1] (2.07ns)   --->   "%tmp51 = add i16 %tmp_7_7_1_2, %tmp_7_7_1_1" [final_project/matrix_conv.cpp:28]   --->   Operation 2444 'add' 'tmp51' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp52 = add i16 %tmp51, %tmp50" [final_project/matrix_conv.cpp:28]   --->   Operation 2445 'add' 'tmp52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp53 = add i16 %tmp_7_7_0_1, %tmp_7_7_8" [final_project/matrix_conv.cpp:28]   --->   Operation 2446 'add' 'tmp53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2447 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp56 = add i16 %tmp55, %tmp53" [final_project/matrix_conv.cpp:28]   --->   Operation 2447 'add' 'tmp56' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2448 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%sum_2_7_2_2 = add i16 %tmp56, %tmp52" [final_project/matrix_conv.cpp:28]   --->   Operation 2448 'add' 'sum_2_7_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2449 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:31]   --->   Operation 2449 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_15 : Operation 2450 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:31]   --->   Operation 2450 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_15 : Operation 2451 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:31]   --->   Operation 2451 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_15 : Operation 2452 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:31]   --->   Operation 2452 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_15 : Operation 2453 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:31]   --->   Operation 2453 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_15 : Operation 2454 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:31]   --->   Operation 2454 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_15 : Operation 2455 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:31]   --->   Operation 2455 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_15 : Operation 2456 [1/1] (0.00ns)   --->   "br label %82" [final_project/matrix_conv.cpp:31]   --->   Operation 2456 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 2457 [1/1] (1.36ns)   --->   "switch i4 %i, label %branch157 [
    i4 0, label %branch150
    i4 1, label %branch151
    i4 2, label %branch152
    i4 3, label %branch153
    i4 4, label %branch154
    i4 5, label %branch155
    i4 6, label %branch156
  ]" [final_project/matrix_conv.cpp:28]   --->   Operation 2457 'switch' <Predicate = true> <Delay = 1.36>
ST_16 : Operation 2458 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_6_addr_7, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2458 'store' <Predicate = (tmp_1 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 2459 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_5_addr_7, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2459 'store' <Predicate = (tmp_1 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 2460 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_4_addr_7, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2460 'store' <Predicate = (tmp_1 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 2461 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_3_addr_7, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2461 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 2462 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_2_addr_7, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2462 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 2463 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_1_addr_7, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2463 'store' <Predicate = (tmp_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 2464 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_0_addr_7, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2464 'store' <Predicate = (tmp_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 2465 [1/1] (2.32ns)   --->   "store i16 %sum_2_7_2_2, i16* %res_7_addr_7, align 2" [final_project/matrix_conv.cpp:31]   --->   Operation 2465 'store' <Predicate = (tmp_1 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 2466 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp) nounwind" [final_project/matrix_conv.cpp:33]   --->   Operation 2466 'specregionend' 'empty_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_16 : Operation 2467 [1/1] (0.00ns)   --->   "br label %1" [final_project/matrix_conv.cpp:23]   --->   Operation 2467 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 0.00>
ST_17 : Operation 2468 [1/1] (0.00ns)   --->   "ret void" [final_project/matrix_conv.cpp:35]   --->   Operation 2468 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', final_project/matrix_conv.cpp:28) [219]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('b_0_load', final_project/matrix_conv.cpp:28) on array 'b_0' [256]  (2.32 ns)

 <State 3>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_56', final_project/matrix_conv.cpp:28) on array 'a_6' [2077]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_0_2_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_56', final_project/matrix_conv.cpp:28) ('a_5_load_56', final_project/matrix_conv.cpp:28) ('a_4_load_56', final_project/matrix_conv.cpp:28) ('a_3_load_56', final_project/matrix_conv.cpp:28) ('a_2_load_56', final_project/matrix_conv.cpp:28) ('a_1_load_38', final_project/matrix_conv.cpp:28) ('a_0_load_20', final_project/matrix_conv.cpp:28) ('a_7_load_56', final_project/matrix_conv.cpp:28) [2101]  (2 ns)
	'phi' operation ('a_load_6_0_2_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_56', final_project/matrix_conv.cpp:28) ('a_5_load_56', final_project/matrix_conv.cpp:28) ('a_4_load_56', final_project/matrix_conv.cpp:28) ('a_3_load_56', final_project/matrix_conv.cpp:28) ('a_2_load_56', final_project/matrix_conv.cpp:28) ('a_1_load_38', final_project/matrix_conv.cpp:28) ('a_0_load_20', final_project/matrix_conv.cpp:28) ('a_7_load_56', final_project/matrix_conv.cpp:28) [2101]  (0 ns)
	'mul' operation ('tmp_7_6_0_2', final_project/matrix_conv.cpp:28) [2103]  (4.17 ns)

 <State 4>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load', final_project/matrix_conv.cpp:28) on array 'a_6' [230]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_0_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load', final_project/matrix_conv.cpp:28) ('a_5_load', final_project/matrix_conv.cpp:28) ('a_4_load', final_project/matrix_conv.cpp:28) ('a_3_load', final_project/matrix_conv.cpp:28) ('a_2_load', final_project/matrix_conv.cpp:28) ('a_1_load', final_project/matrix_conv.cpp:28) ('a_0_load', final_project/matrix_conv.cpp:28) ('a_7_load', final_project/matrix_conv.cpp:28) [254]  (2 ns)
	'phi' operation ('a_load_0_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load', final_project/matrix_conv.cpp:28) ('a_5_load', final_project/matrix_conv.cpp:28) ('a_4_load', final_project/matrix_conv.cpp:28) ('a_3_load', final_project/matrix_conv.cpp:28) ('a_2_load', final_project/matrix_conv.cpp:28) ('a_1_load', final_project/matrix_conv.cpp:28) ('a_0_load', final_project/matrix_conv.cpp:28) ('a_7_load', final_project/matrix_conv.cpp:28) [254]  (0 ns)
	'mul' operation ('tmp_7', final_project/matrix_conv.cpp:28) [258]  (4.17 ns)

 <State 5>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_2', final_project/matrix_conv.cpp:28) on array 'a_6' [292]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_0_0_2_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_2', final_project/matrix_conv.cpp:28) ('a_5_load_2', final_project/matrix_conv.cpp:28) ('a_4_load_2', final_project/matrix_conv.cpp:28) ('a_3_load_2', final_project/matrix_conv.cpp:28) ('a_2_load_2', final_project/matrix_conv.cpp:28) ('a_1_load_2', final_project/matrix_conv.cpp:28) ('a_0_load_2', final_project/matrix_conv.cpp:28) ('a_7_load_2', final_project/matrix_conv.cpp:28) [316]  (2 ns)
	'phi' operation ('a_load_0_0_2_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_2', final_project/matrix_conv.cpp:28) ('a_5_load_2', final_project/matrix_conv.cpp:28) ('a_4_load_2', final_project/matrix_conv.cpp:28) ('a_3_load_2', final_project/matrix_conv.cpp:28) ('a_2_load_2', final_project/matrix_conv.cpp:28) ('a_1_load_2', final_project/matrix_conv.cpp:28) ('a_0_load_2', final_project/matrix_conv.cpp:28) ('a_7_load_2', final_project/matrix_conv.cpp:28) [316]  (0 ns)
	'mul' operation ('tmp_7_0_0_2', final_project/matrix_conv.cpp:28) [320]  (4.17 ns)

 <State 6>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:28) on array 'a_6' [897]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_0_2_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_20', final_project/matrix_conv.cpp:28) ('a_5_load_20', final_project/matrix_conv.cpp:28) ('a_4_load_20', final_project/matrix_conv.cpp:28) ('a_3_load_20', final_project/matrix_conv.cpp:28) ('a_2_load_20', final_project/matrix_conv.cpp:28) ('a_1_load_14', final_project/matrix_conv.cpp:28) ('a_0_load_8', final_project/matrix_conv.cpp:28) ('a_7_load_20', final_project/matrix_conv.cpp:28) [921]  (2 ns)
	'phi' operation ('a_load_2_0_2_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_20', final_project/matrix_conv.cpp:28) ('a_5_load_20', final_project/matrix_conv.cpp:28) ('a_4_load_20', final_project/matrix_conv.cpp:28) ('a_3_load_20', final_project/matrix_conv.cpp:28) ('a_2_load_20', final_project/matrix_conv.cpp:28) ('a_1_load_14', final_project/matrix_conv.cpp:28) ('a_0_load_8', final_project/matrix_conv.cpp:28) ('a_7_load_20', final_project/matrix_conv.cpp:28) [921]  (0 ns)
	'mul' operation ('tmp_7_2_0_2', final_project/matrix_conv.cpp:28) [923]  (4.17 ns)

 <State 7>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_38', final_project/matrix_conv.cpp:28) on array 'a_6' [1487]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_0_2_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_38', final_project/matrix_conv.cpp:28) ('a_5_load_38', final_project/matrix_conv.cpp:28) ('a_4_load_38', final_project/matrix_conv.cpp:28) ('a_3_load_38', final_project/matrix_conv.cpp:28) ('a_2_load_38', final_project/matrix_conv.cpp:28) ('a_1_load_26', final_project/matrix_conv.cpp:28) ('a_0_load_14', final_project/matrix_conv.cpp:28) ('a_7_load_38', final_project/matrix_conv.cpp:28) [1511]  (2 ns)
	'phi' operation ('a_load_4_0_2_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_38', final_project/matrix_conv.cpp:28) ('a_5_load_38', final_project/matrix_conv.cpp:28) ('a_4_load_38', final_project/matrix_conv.cpp:28) ('a_3_load_38', final_project/matrix_conv.cpp:28) ('a_2_load_38', final_project/matrix_conv.cpp:28) ('a_1_load_26', final_project/matrix_conv.cpp:28) ('a_0_load_14', final_project/matrix_conv.cpp:28) ('a_7_load_38', final_project/matrix_conv.cpp:28) [1511]  (0 ns)
	'mul' operation ('tmp_7_4_0_2', final_project/matrix_conv.cpp:28) [1513]  (4.17 ns)

 <State 8>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_9', final_project/matrix_conv.cpp:28) on array 'a_6' [544]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_1_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_9', final_project/matrix_conv.cpp:28) ('a_5_load_9', final_project/matrix_conv.cpp:28) ('a_4_load_9', final_project/matrix_conv.cpp:28) ('a_3_load_9', final_project/matrix_conv.cpp:28) ('a_2_load_9', final_project/matrix_conv.cpp:28) ('a_1_load_6', final_project/matrix_conv.cpp:28) ('a_0_load_3', final_project/matrix_conv.cpp:28) ('a_7_load_9', final_project/matrix_conv.cpp:28) [568]  (2 ns)
	'phi' operation ('a_load_1_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_9', final_project/matrix_conv.cpp:28) ('a_5_load_9', final_project/matrix_conv.cpp:28) ('a_4_load_9', final_project/matrix_conv.cpp:28) ('a_3_load_9', final_project/matrix_conv.cpp:28) ('a_2_load_9', final_project/matrix_conv.cpp:28) ('a_1_load_6', final_project/matrix_conv.cpp:28) ('a_0_load_3', final_project/matrix_conv.cpp:28) ('a_7_load_9', final_project/matrix_conv.cpp:28) [568]  (0 ns)
	'mul' operation ('tmp_7_1', final_project/matrix_conv.cpp:28) [570]  (4.17 ns)

 <State 9>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_18', final_project/matrix_conv.cpp:28) on array 'a_6' [839]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_2_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_18', final_project/matrix_conv.cpp:28) ('a_5_load_18', final_project/matrix_conv.cpp:28) ('a_4_load_18', final_project/matrix_conv.cpp:28) ('a_3_load_18', final_project/matrix_conv.cpp:28) ('a_2_load_18', final_project/matrix_conv.cpp:28) ('a_1_load_12', final_project/matrix_conv.cpp:28) ('a_0_load_6', final_project/matrix_conv.cpp:28) ('a_7_load_18', final_project/matrix_conv.cpp:28) [863]  (2 ns)
	'phi' operation ('a_load_2_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_18', final_project/matrix_conv.cpp:28) ('a_5_load_18', final_project/matrix_conv.cpp:28) ('a_4_load_18', final_project/matrix_conv.cpp:28) ('a_3_load_18', final_project/matrix_conv.cpp:28) ('a_2_load_18', final_project/matrix_conv.cpp:28) ('a_1_load_12', final_project/matrix_conv.cpp:28) ('a_0_load_6', final_project/matrix_conv.cpp:28) ('a_7_load_18', final_project/matrix_conv.cpp:28) [863]  (0 ns)
	'mul' operation ('tmp_7_2', final_project/matrix_conv.cpp:28) [865]  (4.17 ns)

 <State 10>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_27', final_project/matrix_conv.cpp:28) on array 'a_6' [1134]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_3_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_27', final_project/matrix_conv.cpp:28) ('a_5_load_27', final_project/matrix_conv.cpp:28) ('a_4_load_27', final_project/matrix_conv.cpp:28) ('a_3_load_27', final_project/matrix_conv.cpp:28) ('a_2_load_27', final_project/matrix_conv.cpp:28) ('a_1_load_18', final_project/matrix_conv.cpp:28) ('a_0_load_9', final_project/matrix_conv.cpp:28) ('a_7_load_27', final_project/matrix_conv.cpp:28) [1158]  (2 ns)
	'phi' operation ('a_load_3_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_27', final_project/matrix_conv.cpp:28) ('a_5_load_27', final_project/matrix_conv.cpp:28) ('a_4_load_27', final_project/matrix_conv.cpp:28) ('a_3_load_27', final_project/matrix_conv.cpp:28) ('a_2_load_27', final_project/matrix_conv.cpp:28) ('a_1_load_18', final_project/matrix_conv.cpp:28) ('a_0_load_9', final_project/matrix_conv.cpp:28) ('a_7_load_27', final_project/matrix_conv.cpp:28) [1158]  (0 ns)
	'mul' operation ('tmp_7_3', final_project/matrix_conv.cpp:28) [1160]  (4.17 ns)

 <State 11>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_36', final_project/matrix_conv.cpp:28) on array 'a_6' [1429]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_4_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_36', final_project/matrix_conv.cpp:28) ('a_5_load_36', final_project/matrix_conv.cpp:28) ('a_4_load_36', final_project/matrix_conv.cpp:28) ('a_3_load_36', final_project/matrix_conv.cpp:28) ('a_2_load_36', final_project/matrix_conv.cpp:28) ('a_1_load_24', final_project/matrix_conv.cpp:28) ('a_0_load_12', final_project/matrix_conv.cpp:28) ('a_7_load_36', final_project/matrix_conv.cpp:28) [1453]  (2 ns)
	'phi' operation ('a_load_4_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_36', final_project/matrix_conv.cpp:28) ('a_5_load_36', final_project/matrix_conv.cpp:28) ('a_4_load_36', final_project/matrix_conv.cpp:28) ('a_3_load_36', final_project/matrix_conv.cpp:28) ('a_2_load_36', final_project/matrix_conv.cpp:28) ('a_1_load_24', final_project/matrix_conv.cpp:28) ('a_0_load_12', final_project/matrix_conv.cpp:28) ('a_7_load_36', final_project/matrix_conv.cpp:28) [1453]  (0 ns)
	'mul' operation ('tmp_7_4', final_project/matrix_conv.cpp:28) [1455]  (4.17 ns)

 <State 12>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_45', final_project/matrix_conv.cpp:28) on array 'a_6' [1724]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_5_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_45', final_project/matrix_conv.cpp:28) ('a_5_load_45', final_project/matrix_conv.cpp:28) ('a_4_load_45', final_project/matrix_conv.cpp:28) ('a_3_load_45', final_project/matrix_conv.cpp:28) ('a_2_load_45', final_project/matrix_conv.cpp:28) ('a_1_load_30', final_project/matrix_conv.cpp:28) ('a_0_load_15', final_project/matrix_conv.cpp:28) ('a_7_load_45', final_project/matrix_conv.cpp:28) [1748]  (2 ns)
	'phi' operation ('a_load_5_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_45', final_project/matrix_conv.cpp:28) ('a_5_load_45', final_project/matrix_conv.cpp:28) ('a_4_load_45', final_project/matrix_conv.cpp:28) ('a_3_load_45', final_project/matrix_conv.cpp:28) ('a_2_load_45', final_project/matrix_conv.cpp:28) ('a_1_load_30', final_project/matrix_conv.cpp:28) ('a_0_load_15', final_project/matrix_conv.cpp:28) ('a_7_load_45', final_project/matrix_conv.cpp:28) [1748]  (0 ns)
	'mul' operation ('tmp_7_5', final_project/matrix_conv.cpp:28) [1750]  (4.17 ns)

 <State 13>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_54', final_project/matrix_conv.cpp:28) on array 'a_6' [2019]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_6_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_54', final_project/matrix_conv.cpp:28) ('a_5_load_54', final_project/matrix_conv.cpp:28) ('a_4_load_54', final_project/matrix_conv.cpp:28) ('a_3_load_54', final_project/matrix_conv.cpp:28) ('a_2_load_54', final_project/matrix_conv.cpp:28) ('a_1_load_36', final_project/matrix_conv.cpp:28) ('a_0_load_18', final_project/matrix_conv.cpp:28) ('a_7_load_54', final_project/matrix_conv.cpp:28) [2043]  (2 ns)
	'phi' operation ('a_load_6_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_54', final_project/matrix_conv.cpp:28) ('a_5_load_54', final_project/matrix_conv.cpp:28) ('a_4_load_54', final_project/matrix_conv.cpp:28) ('a_3_load_54', final_project/matrix_conv.cpp:28) ('a_2_load_54', final_project/matrix_conv.cpp:28) ('a_1_load_36', final_project/matrix_conv.cpp:28) ('a_0_load_18', final_project/matrix_conv.cpp:28) ('a_7_load_54', final_project/matrix_conv.cpp:28) [2043]  (0 ns)
	'mul' operation ('tmp_7_6', final_project/matrix_conv.cpp:28) [2045]  (4.17 ns)

 <State 14>: 8.49ns
The critical path consists of the following:
	'load' operation ('a_6_load_63', final_project/matrix_conv.cpp:28) on array 'a_6' [2314]  (2.32 ns)
	multiplexor before 'phi' operation ('a_load_7_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_63', final_project/matrix_conv.cpp:28) ('a_5_load_63', final_project/matrix_conv.cpp:28) ('a_4_load_63', final_project/matrix_conv.cpp:28) ('a_3_load_63', final_project/matrix_conv.cpp:28) ('a_2_load_63', final_project/matrix_conv.cpp:28) ('a_1_load_42', final_project/matrix_conv.cpp:28) ('a_0_load_21', final_project/matrix_conv.cpp:28) ('a_7_load_63', final_project/matrix_conv.cpp:28) [2338]  (2 ns)
	'phi' operation ('a_load_7_0_0_phi', final_project/matrix_conv.cpp:28) with incoming values : ('a_6_load_63', final_project/matrix_conv.cpp:28) ('a_5_load_63', final_project/matrix_conv.cpp:28) ('a_4_load_63', final_project/matrix_conv.cpp:28) ('a_3_load_63', final_project/matrix_conv.cpp:28) ('a_2_load_63', final_project/matrix_conv.cpp:28) ('a_1_load_42', final_project/matrix_conv.cpp:28) ('a_0_load_21', final_project/matrix_conv.cpp:28) ('a_7_load_63', final_project/matrix_conv.cpp:28) [2338]  (0 ns)
	'mul' operation ('tmp_7_7_8', final_project/matrix_conv.cpp:28) [2340]  (4.17 ns)

 <State 15>: 7.81ns
The critical path consists of the following:
	'add' operation ('tmp53', final_project/matrix_conv.cpp:28) [2576]  (0 ns)
	'add' operation ('tmp56', final_project/matrix_conv.cpp:28) [2579]  (3.9 ns)
	'add' operation ('sum_2_7_2_2', final_project/matrix_conv.cpp:28) [2580]  (3.9 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'store' operation (final_project/matrix_conv.cpp:31) of variable 'sum_2_7_2_2', final_project/matrix_conv.cpp:28 on array 'res_6' [2583]  (2.32 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
