// Seed: 3129097409
module module_0 (
    input wire id_0,
    input wor  id_1,
    input wor  id_2,
    input tri0 id_3
);
  wire id_5;
  assign id_5 = id_5;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4
    , id_14,
    input supply1 id_5
    , id_15,
    input tri id_6,
    input wand id_7,
    output supply1 id_8,
    input wand id_9,
    output wire id_10,
    output wand id_11,
    output tri id_12
);
  id_16(
      .id_0(), .id_1(1), .id_2(1), .id_3(1), .id_4(1'b0)
  );
  xor (id_10, id_0, id_4, id_14, id_16, id_9, id_2, id_6, id_7, id_15);
  module_0(
      id_6, id_5, id_2, id_5
  );
endmodule
