// Seed: 3521418183
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  initial begin
    id_2 = 1;
  end
endmodule
module module_1;
  wand id_1;
  assign id_1 = 1'b0;
  reg id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  wire id_11, id_12;
  module_0(
      id_11, id_11, id_11
  );
  wire id_13;
  always_comb @(id_10 - 1, posedge 1) id_5 <= 1;
  assign id_3 = 1;
  assign id_6 = id_2;
endmodule
