INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/OR_BIT_32_0/src/OR_BIT_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_BIT_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/OR_BIT_32_0/sim/OR_BIT_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_BIT_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/M8132_0/src/M8132.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M8132
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/M8132_0/sim/M8132_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M8132_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/ADC32_0/src/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/ADC32_0/sim/ADC32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/XOR32_0/src/XOR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/XOR32_0/sim/XOR32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/SEXT1_32_0/src/SEXT1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/SEXT1_32_0/sim/SEXT1_32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT1_32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/SRL32_0/src/SRL32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRL32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/SRL32_0/sim/SRL32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRL32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/NOR32_0/src/NOR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/NOR32_0/sim/NOR32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/OR32_0/src/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/OR32_0/sim/OR32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/AND32_0/src/AND32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.gen/sources_1/ip/AND32_0/sim/AND32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OLab/Lab1/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
