<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>Introduction &mdash; Vitis™ Tutorials 2020.2 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../index.html" class="icon icon-home"> Vitis™ Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2020.2
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">日本語版</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/master/docs-jp/README.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Getting Started Pathway</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis/README.html">Vitis Flow 101 Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Getting_Started/Vitis_HLS/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Hardware Accelerators</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Introduction/README.html">Introduction to Vitis Hardware Accelerators Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/02-bloom/README.html">Optimizing Accelerated FPGA Applications: Bloom Filter Example</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/01-convolution-tutorial/README.html">Accelerating Video Convolution Filtering Application</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/03-rtl_stream_kernel_integration/README.html">Mixed Kernels Design Tutorial with AXI Stream and Vitis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/04-traveling-salesperson/README.html">The Travelling Salesman Problem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Design_Tutorials/05-bottom_up_rtl_kernel/README.html">Bottom-up RTL Kernel Flow with Vitis for Acceleration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/01-rtl_kernel_workflow/README.html">Getting Started with RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/02-mixing-c-rtl-kernels/README.html">Mixing C++ and RTL Kernels</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Hardware_Accelerators/Feature_Tutorials/03-dataflow_debug_and_optimization/README.html">Vitis HLS Analysis and Optimization</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Runtime and System Optimization</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/01-host-code-opt/README.html">Host Code Optimization</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Design_Tutorials/02-ivas-ml/README.html">IVAS ZCU104 ML Acceleration Reference Release</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/01-mult-ddr-banks/README.html">Using Multiple DDR Banks</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/02-using-multiple-cu/README.html">Using Multiple Compute Units</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/03-controlling-vivado-implementation/README.html">Controlling Vivado Implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Runtime_and_System_Optimization/Feature_Tutorials/04-using-hbm/README.html">Using HBM</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Vitis Platform Creation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/01-Overview/README.html">Platform Creation Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/02-Edge-AI-ZCU104/README.html">Vitis Custom Embedded Platform Creation Example on ZCU104</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis_Platform_Creation/Introduction/03_Edge_VCK190/README.html">Versal Custom Platform Creation Tutorial</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/">Main</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Vitis™ Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Introduction</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/AI_Engine_Development/Design_Tutorials/02-super_sampling_rate_fir/README.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <table>
 <tr>
   <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/>
   <h1>Super Sampling Rate FIR Filters</h1>
   <h2>Implementation on the AI Engine</h2>
   </td>
 </tr>
 <tr>
 </tr>
</table><p>This design has been tested using the Vitis software development platform 2020.2.</p>
<div class="section" id="introduction">
<h1>Introduction<a class="headerlink" href="#introduction" title="Permalink to this heading">¶</a></h1>
<p>Versal™ ACAP AI Core Series are heterogeneous devices containing many domains with compute capabilities. With respect to Digital Signal Processing (DSP), and particularly Finite Impulse Response (FIR) filters, the two domains of interest are:</p>
<ul class="simple">
<li><p>The Programmable Logic (PL) which is the “classical” domain of Xilinx devices</p></li>
<li><p>The AI Engine Processor Array which is a new domain within Versal ACAP Xilinx devices</p></li>
</ul>
<p>FIR filter architecture is a rich and fruitful electrical engineering domain, especially when the input sampling rate becomes higher than the clock rate of the device (Super Sampling Rate aka. SSR). For the PL there exists a number of solutions that are already available using turnkey IP solution (FIR Compiler). The AI Engine array is a completely new processor and processor array architecture with enormous compute capabilities, so an efficient filtering architecture has to be found using all the capabilities of the AI Engine array, but also all the communications that are possible with the PL.</p>
<p>The purpose of this tutorial is to provide a methodology to enable you to make appropriate choices depending on the filter characteristics, and to provide examples on how to implement Super Sampling Rate (SSR) FIR Filters on a Versal ACAP AI Engine processor array.</p>
</div>
<div class="section" id="before-you-begin">
<h1>Before You Begin<a class="headerlink" href="#before-you-begin" title="Permalink to this heading">¶</a></h1>
<p>Before beginning this tutorial you should be familiar with Versal ACAP architecture and more specifically on the AI Engine array processor and interconnect architecture.</p>
<ul class="simple">
<li><p><a class="reference external" href="https://www.xilinx.com/products/silicon-devices/acap/versal-ai-core.html">Xilinx Website for Versal ACAP AI Core Series</a>
*<a class="reference external" href="https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Versal-ACAP-AI-Engines-for-Dummies/ba-p/1132493">Introduction to the AI Engine</a>
*<a class="reference external" href="https://www.xilinx.com/support/documentation/architecture-manuals/am009-versal-ai-engine.pdf">AI Engine Detailed Architecture</a></p></li>
</ul>
<p>Software requirements include:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vitis.html">Vitis</a></p></li>
<li><p><a class="reference external" href="https://www.python.org/downloads/">Python 3</a></p></li>
</ul>
<div class="section" id="accessing-the-tutorial-reference-files">
<h2>Accessing the Tutorial Reference Files<a class="headerlink" href="#accessing-the-tutorial-reference-files" title="Permalink to this heading">¶</a></h2>
<ol class="simple">
<li><p>To access the reference files, type the following into a terminal: <code class="docutils literal notranslate"><span class="pre">git</span> <span class="pre">clone</span> <span class="pre">https://github.com/Xilinx/Vitis-Tutorials.git</span></code>.</p></li>
<li><p>Navigate to the <code class="docutils literal notranslate"><span class="pre">Vitis-Tutorials/AI_Engine_Development/Design_Tutorials/02-super_sampling_rate_fir/Utils/</span></code> directory, and type <code class="docutils literal notranslate"><span class="pre">source</span> <span class="pre">InitPythonPath</span></code> to have this directory in your path for Python libraries and executable search path.</p></li>
</ol>
<p>You can now start the tutorial.</p>
</div>
</div>
<div class="section" id="ssr-fir-tutorial">
<h1>SSR FIR Tutorial<a class="headerlink" href="#ssr-fir-tutorial" title="Permalink to this heading">¶</a></h1>
<p>This tutorial is decomposed into multiple steps:</p>
<ol class="simple">
<li><p><a class="reference external" href="#AIE_Architecture">Summary of AI Engine Architecture</a></p></li>
<li><p><a class="reference external" href="#FIR_Filter">What is a FIR Filter?</a></p></li>
<li><p><a class="reference external" href="#UtilsDirectory">“Utils” directory</a></p></li>
<li><p><a class="reference internal" href="SingleKernel/README.html"><span class="doc">Single Kernel FIR</span></a></p></li>
<li><p><a class="reference internal" href="MultiKernel/README.html"><span class="doc">Multi-Kernel FIR</span></a></p></li>
<li><p>Polyphase FIR (SSR)</p>
<ol class="simple">
<li><p><a class="reference internal" href="SingleStreamSSR/README.html"><span class="doc">Single Stream</span></a></p></li>
<li><p><a class="reference internal" href="DualStreamSSR/README.html"><span class="doc">Double Stream</span></a></p></li>
</ol>
</li>
</ol>
<p><a name="AIE_Architecture"></a></p>
</div>
<div class="section" id="summary-of-ai-engine-architecture">
<h1>Summary of AI Engine Architecture<a class="headerlink" href="#summary-of-ai-engine-architecture" title="Permalink to this heading">¶</a></h1>
<p>You should have already read the <a class="reference external" href="https://www.xilinx.com/support/documentation/architecture-manuals/am009-versal-ai-engine.pdf">AI Engine Detailed Architecture</a>, so the purpose of this chapter is simply to highlight the features of the AI Engine that will be useful for this tutorial.</p>
<p>Versal™ Adaptive Compute Acceleration Platforms (ACAPs) combine Scalar Engines, Adaptable Engines, and Intelligent Engines with leading-edge memory and interfacing technologies to deliver powerful heterogeneous acceleration for any application.</p>
<p><img src="./Images/Versal.jpg" width=500 height=380><br></p>
<p>Intelligent Engines are SIMD VLIW AI Engines for adaptive inference and advanced signal processing compute.</p>
<p>DSP Engines are for fixed point, floating point, and complex MAC operations.</p>
<p>The SIMD VLIW AI Engines come as an array of interconnected processors using AXI-Stream interconnect blocks as shown in the following figure:</p>
<p><img src="./Images/AIEngineArray.jpg" width=500><br></p>
<p>All arrays (processors, memory modules, AXI interconnects) are driven by a single clock. The slowest speed grade device can run &#64;1 GHz. The highest speedgrade will allow 1.3 GHz clock rates. The AI Engine allows for numerous connection possibilities with the surrounding environment as shown in the following figure.</p>
<p><img src="./Images/AIEngine.jpg" width=500><br></p>
<div class="section" id="memory-interface">
<h2>Memory interface<a class="headerlink" href="#memory-interface" title="Permalink to this heading">¶</a></h2>
<p><img src="./Images/AIE_MemIF.jpg" width=500><br></p>
<p>Each AI Engine is surrounded by 4x 32 kB memories, each one being divided in four pairs of banks. The bandwidth is very high:</p>
<ul class="simple">
<li><p>2 reads / cycle on 32 bytes (256 bits) each</p>
<ul>
<li><p>Each bank having a single port, the accesses must be done on different banks to achieve 2x 256 bits/cycle.</p></li>
</ul>
</li>
<li><p>1 write / cycle on 32 bytes (256 bits)</p>
<ul>
<li><p>On another bank to achieve the highest bandwidth</p></li>
</ul>
</li>
<li><p>Be aware that you need also to feed the memories using DMAs or other AI Engines</p></li>
</ul>
</div>
<div class="section" id="streaming-interface">
<h2>Streaming interface<a class="headerlink" href="#streaming-interface" title="Permalink to this heading">¶</a></h2>
<p><img src="./Images/AIE_Streams.jpg" width=500><br></p>
<p>The streaming interface is based on two incoming streams and two outgoing streams, each one on 32 bits per clock cycle. These four streams are handled by a stream FIFO that allows the processor to use different bitwidths to access these streams:</p>
<ul class="simple">
<li><p>2 streams in, 2 streams out</p>
<ul>
<li><p>Each one 4 bytes/cycle or 16 bytes/ 4 cycles</p></li>
</ul>
</li>
<li><p>Parallel access to streams per VLIW:</p>
<ul>
<li><p>2 reads (4/16 bytes), 1 write (4/16 bytes)</p></li>
<li><p>OR 1 read (4/16 bytes), 2 writes (4/16 bytes)</p></li>
</ul>
</li>
<li><p>Using 1 stream:</p>
<ul>
<li><p>4 bytes/cycle read and 4 bytes/cycle write</p></li>
</ul>
</li>
<li><p>Using the 2 streams and the 16-byte access option</p>
<ul>
<li><p>Reads and/or writes can be dispatched over time</p></li>
<li><p>On average 8 bytes/cycle read and 8 bytes/cycle write</p></li>
</ul>
</li>
</ul>
<p>Accessing the data to/from the streams using the 128 bit interface does not increase the bandwidth, but limits the number of accesses that must be scheduled within the microcode of the VLIW processor.</p>
</div>
<div class="section" id="cascade-streams">
<h2>Cascade Streams<a class="headerlink" href="#cascade-streams" title="Permalink to this heading">¶</a></h2>
<p><img src="./Images/AIE_Cascade.jpg" width=500><br></p>
<p>The cascade stream allows an AI Engine processor to transfer the value of some of its accumulator register (384 bits) to its neighbor (on the left or on the right depending on the row):</p>
<ul class="simple">
<li><p>It is capable of 8x 48-bit word transfer v8acc48 or v4cacc48 in a single cycle</p></li>
<li><p>48 bits is the number of bits of the result of a 16-bits x 16-bits multiplication</p></li>
<li><p>If the transfer concerns a 768 bit register, it will take 2 clock cycles.</p></li>
</ul>
<p><a name="FIR_Filter"></a></p>
</div>
</div>
<div class="section" id="what-is-a-fir-filter">
<h1>What is a FIR Filter?<a class="headerlink" href="#what-is-a-fir-filter" title="Permalink to this heading">¶</a></h1>
<p>The purpose of this tutorial is not to train you to be an expert in Digital Signal Processing, however to grasp the basics of FIR filtering it is necessary to understand the computations that are required, and the data that are consumed and produced by the compute block.</p>
<p>A digital signal is an analog signal (audio, radio frequencies, …) that has been received by a converter (Analog to Digital Converter: ADC) which performs two operations:</p>
<ul class="simple">
<li><p><strong>Slicing</strong>: The impinging signal is sliced into very small time slots on which its amplitude is approximated by a constant value.</p></li>
<li><p><strong>Quantizing</strong>: Digital systems understand only bits. The constant value at the output of the slicer is transformed into an integer value whose maximum represents the maximum amplitude that the system can receive.</p></li>
</ul>
<p>As a result the digital signal at the output of the ADC is simply a series of <em>N</em>-bits values (called samples) that can be processed to extract some useful information. The most basic operation is to multiply some samples by some specific coefficients and accumulate these values to create a “summary” of this part of the signal.</p>
<p>A filtering operation perform this using a sliding window on the signal as shown in the following figure:</p>
<p><img src="./Images/FIR_Filter.jpg" width=1000><br></p>
<p>Input data samples are in general called <strong>x</strong> (blue squares), the coefficients <strong>c</strong> (green squares) and the output samples <strong>y</strong>:</p>
<p><img src="./Images/FIR_Equation.jpg" width=300><br></p>
<p>DSP experts may say that this equation represents a <em>correlation</em> and not a <em>convolution</em> which is the mathematical expression of the filtering operation. The easy answer may be to say that it is simply a question of coefficients ordering (and perhaps conjugation for complex coefficients).</p>
<p>That’s why you will always see at the beginning of the various <em>graph.h</em> files the 2 lines:</p>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">cint16</span><span class="o">&gt;</span><span class="w"> </span><span class="n">taps</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">cint16</span><span class="o">&gt;</span><span class="p">({</span><span class="w"></span>
<span class="w">  </span><span class="p">...</span><span class="w"></span>
<span class="p">});</span><span class="w"></span>

<span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">cint16</span><span class="o">&gt;</span><span class="w"> </span><span class="n">taps_aie</span><span class="p">(</span><span class="n">taps</span><span class="p">.</span><span class="n">rbegin</span><span class="p">(),</span><span class="n">taps</span><span class="p">.</span><span class="n">rend</span><span class="p">());</span><span class="w"></span>
</pre></div>
</div>
<p>The first line is the taps vector definition in the correct order for a DSP expert, and the second line defines the vector that will be used in the AI Engine implementation as the same vector but in the reverse order.</p>
<p><a name="UtilsDirectory"></a></p>
</div>
<div class="section" id="utils-directory">
<h1>“Utils” Directory<a class="headerlink" href="#utils-directory" title="Permalink to this heading">¶</a></h1>
<p>For this tutorial a number of utilities have been created that you are free to reuse for your own purposes.</p>
<p>First, to allow these utilities to be called from anywhere during this tutorial you need to add this directory in your <strong><em>PATH</em></strong> but also indicate to <code class="docutils literal notranslate"><span class="pre">python</span></code> that this directory contains some libraries and should be checked during imports.</p>
<p>Navigate to the <code class="docutils literal notranslate"><span class="pre">Utils</span></code> directory, and type <code class="docutils literal notranslate"><span class="pre">source</span> <span class="pre">InitPythonPath</span></code> to have this directory in your path for Python libraries and executable search path.</p>
<div class="section" id="generatestreams">
<h2>GenerateStreams<a class="headerlink" href="#generatestreams" title="Permalink to this heading">¶</a></h2>
<p>This utility will use a library <strong><em>GenerationLib.py</em></strong> to generate input data suitable for the cases you want to test. It is called by typing: <code class="docutils literal notranslate"><span class="pre">GenerateStreams</span></code>. This displays a GUI in which you can select the appropriate parameters to generate the correct input data files:</p>
<p><img src="./Images/GenerateStreams.jpg" width=800><br></p>
<p>You have access to a number of parameters:</p>
<ul class="simple">
<li><p><em>Data Type</em>: by default <code class="docutils literal notranslate"><span class="pre">cint16</span></code>as this is what you will use throughout this tutorial</p></li>
<li><p><em>PLIO Width</em>: by default <code class="docutils literal notranslate"><span class="pre">64</span></code> as this is the width which is used in this tutorial</p></li>
<li><p><em>Number of Phases</em>: for Super Sampling Rate Filters</p></li>
<li><p><em>Number of Streams</em>: for the SSR filters using the 2 streams of the AI Engines</p></li>
<li><p><em>Number of Samples per Stream per Phase</em>: Each stream contains a number of samples defined there</p></li>
<li><p><em>Number of Frames</em>: simulations are launched for a limited number of Frames</p></li>
<li><p><em>Base of the Filename</em>: <code class="docutils literal notranslate"><span class="pre">PhaseIn</span></code> by default which generates the following names:</p>
<ul>
<li><p>Single Stream, Single Phase: <code class="docutils literal notranslate"><span class="pre">PhaseIn_0.txt</span></code></p></li>
<li><p>Single Stream, Polyphase: <code class="docutils literal notranslate"><span class="pre">PhaseIn_0.txt</span></code>, <code class="docutils literal notranslate"><span class="pre">PhaseIn_1.txt</span></code>, …</p></li>
<li><p>Dual streams, Polyphase:  <code class="docutils literal notranslate"><span class="pre">PhaseIn_0_0.txt</span></code>, <code class="docutils literal notranslate"><span class="pre">PhaseIn_0_0.txt</span></code>, <code class="docutils literal notranslate"><span class="pre">PhaseIn_1_0.txt,</span> </code>PhaseIn_1_0.txt``, …</p></li>
</ul>
</li>
</ul>
</div>
<div class="section" id="processaieoutput">
<h2>ProcessAIEOutput<a class="headerlink" href="#processaieoutput" title="Permalink to this heading">¶</a></h2>
<p>This utility takes all generated outputs and displays the reconstructed signal. For Single Stream/Single Phase it will display a signal using the timestamps written in the file.</p>
<p>If your output signals are stored in files named <code class="docutils literal notranslate"><span class="pre">output_0.txt</span></code> … then navigate to the output directory and type <code class="docutils literal notranslate"><span class="pre">ProcessAIEOutput</span> <span class="pre">output_*</span></code> to process the output of the AI Engines.</p>
<p>Two other files are generated:</p>
<ul class="simple">
<li><p><em>Atot.txt</em> which is the output phase by phase</p></li>
<li><p><em>out.txt</em> which is the textfile of the reconstructed signal</p></li>
</ul>
</div>
<div class="section" id="streamthroughput">
<h2>StreamThroughput<a class="headerlink" href="#streamthroughput" title="Permalink to this heading">¶</a></h2>
<p>This utility computes the throughput concerning all AI Engine output files given in an argument.</p>
</div>
<div class="section" id="getdeclare-sh">
<h2>GetDeclare.sh<a class="headerlink" href="#getdeclare-sh" title="Permalink to this heading">¶</a></h2>
<p>This utility has been created to view the template arguments that were used for kernel declaration in the Double Stream SSR case. It can be easily modified to be adapted to different cases.</p>
<p align="center"><sup>Copyright&copy; 2020 Xilinx</sup><br><sup>XD020</sup></br></p></div>
</div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on August 5, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>