// Seed: 1373420126
module module_0;
  always id_1 <= 1;
  wire id_2, id_3;
  assign id_4 = id_4;
  assign id_1 = 1;
  assign id_4 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  always id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  initial id_3 <= id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  tri1 id_4 = 1;
  wire id_5;
  supply0 id_6 = 1;
  assign id_6 = id_4;
endmodule
