Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Sep  2 11:03:25 2025
| Host         : user11-B70TV-AN5TB8W running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_methodology -file soc_hi_wrapper_methodology_drc_routed.rpt -pb soc_hi_wrapper_methodology_drc_routed.pb -rpx soc_hi_wrapper_methodology_drc_routed.rpx
| Design       : soc_hi_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_soc_hi_wrapper_physopt
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 6
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 2      |
| TIMING-9  | Warning  | Unknown CDC Logic             | 1      |
| TIMING-18 | Warning  | Missing input or output delay | 3      |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell soc_hi_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Serial_Dbg_Intf.abstractcs_busy_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) soc_hi_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.abstractcs_busy_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell soc_hi_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.resume_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) soc_hi_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.resumeack_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to the rising and/or falling clock edge(s) of sys_clock.
Related violations: <none>


