@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2016.4/lnx64/tools/gcc/bin/g++"
   Compiling rsa_tb.cpp_pre.cpp.tb.cpp
   Compiling rsaModExp.cpp_pre.cpp.tb.cpp
   Compiling montMult.cpp_pre.cpp.tb.cpp
   Compiling interleaveModMult.cpp_pre.cpp.tb.cpp
   Compiling apatb_rsaModExp.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
res = 0x048656C6C6F2C20576F726C6421
 [ 0b0000100001 ]
Test Passed !!!
res = 0x048656C6C6F2C20576F726C6421
 [ 0b0000100001 ]
Test Passed !!!
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_rsaModExp_top -prj rsaModExp.prj --initfile /opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s rsaModExp 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp_add_205bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsaModExp_add_205bkb_AddSubnS_0
INFO: [VRFC 10-307] analyzing entity rsaModExp_add_205bkb_AddSubnS_0_fadder
INFO: [VRFC 10-307] analyzing entity rsaModExp_add_205bkb_AddSubnS_0_fadder_f
INFO: [VRFC 10-307] analyzing entity rsaModExp_add_205bkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp_add_205dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsaModExp_add_205dEe_AddSubnS_2
INFO: [VRFC 10-307] analyzing entity rsaModExp_add_205dEe_AddSubnS_2_fadder
INFO: [VRFC 10-307] analyzing entity rsaModExp_add_205dEe_AddSubnS_2_fadder_f
INFO: [VRFC 10-307] analyzing entity rsaModExp_add_205dEe
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp_sub_204cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsaModExp_sub_204cud_AddSubnS_1
INFO: [VRFC 10-307] analyzing entity rsaModExp_sub_204cud_AddSubnS_1_fadder
INFO: [VRFC 10-307] analyzing entity rsaModExp_sub_204cud_AddSubnS_1_fadder_f
INFO: [VRFC 10-307] analyzing entity rsaModExp_sub_204cud
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_rsaModExp_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsaModExp
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/montMult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity montMult
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp_sub_205eOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsaModExp_sub_205eOg_AddSubnS_3
INFO: [VRFC 10-307] analyzing entity rsaModExp_sub_205eOg_AddSubnS_3_fadder
INFO: [VRFC 10-307] analyzing entity rsaModExp_sub_205eOg_AddSubnS_3_fadder_f
INFO: [VRFC 10-307] analyzing entity rsaModExp_sub_205eOg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.rsaModExp_add_205bkb_AddSubnS_0_fadder [rsamodexp_add_205bkb_addsubns_0_...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_add_205bkb_AddSubnS_0_fadder_f [rsamodexp_add_205bkb_addsubns_0_...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_add_205bkb_AddSubnS_0 [rsamodexp_add_205bkb_addsubns_0_...]
Compiling architecture arch of entity xil_defaultlib.rsaModExp_add_205bkb [\rsaModExp_add_205bkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_sub_204cud_AddSubnS_1_fadder [rsamodexp_sub_204cud_addsubns_1_...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_sub_204cud_AddSubnS_1_fadder_f [rsamodexp_sub_204cud_addsubns_1_...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_sub_204cud_AddSubnS_1 [rsamodexp_sub_204cud_addsubns_1_...]
Compiling architecture arch of entity xil_defaultlib.rsaModExp_sub_204cud [\rsaModExp_sub_204cud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.montMult [montmult_default]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_add_205dEe_AddSubnS_2_fadder [rsamodexp_add_205dee_addsubns_2_...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_add_205dEe_AddSubnS_2_fadder_f [rsamodexp_add_205dee_addsubns_2_...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_add_205dEe_AddSubnS_2 [rsamodexp_add_205dee_addsubns_2_...]
Compiling architecture arch of entity xil_defaultlib.rsaModExp_add_205dEe [\rsaModExp_add_205dEe(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_sub_205eOg_AddSubnS_3_fadder [rsamodexp_sub_205eog_addsubns_3_...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_sub_205eOg_AddSubnS_3_fadder_f [rsamodexp_sub_205eog_addsubns_3_...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp_sub_205eOg_AddSubnS_3 [rsamodexp_sub_205eog_addsubns_3_...]
Compiling architecture arch of entity xil_defaultlib.rsaModExp_sub_205eOg [\rsaModExp_sub_205eOg(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.rsaModExp [rsamodexp_default]
Compiling architecture behav of entity xil_defaultlib.apatb_rsamodexp_top
Built simulation snapshot rsaModExp
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/xsim.dir/rsaModExp/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/xsim.dir/rsaModExp/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jul 12 11:27:32 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 12 11:27:32 2017...
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** xsim v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/rsaModExp/xsim_script.tcl
# xsim {rsaModExp} -autoloadwcfg -tclbatch {rsaModExp.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source rsaModExp.tcl
## run all
Note: simulation done!
Time: 1254527287500 ps  Iteration: 1  Process: /apatb_rsaModExp_top/generate_sim_done_proc  File: /home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 1254527287500 ps  Iteration: 1  Process: /apatb_rsaModExp_top/generate_sim_done_proc  File: /home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp.autotb.vhd
$finish called at time : 1254527287500 ps
run: Time (s): cpu = 00:00:00.45 ; elapsed = 00:48:39 . Memory (MB): peak = 945.590 ; gain = 0.000 ; free physical = 17343 ; free virtual = 30117
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 12 12:16:18 2017...
res = 0x048656C6C6F2C20576F726C6421
 [ 0b0000100001 ]
Test Passed !!!
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
