
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002190                       # Number of seconds simulated
sim_ticks                                  2189963000                       # Number of ticks simulated
final_tick                                 2189963000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54432                       # Simulator instruction rate (inst/s)
host_op_rate                                   115497                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31834501                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212196                       # Number of bytes of host memory used
host_seconds                                    68.79                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             31552                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61312                       # Number of bytes read from this memory
system.physmem.bytes_read::total                92864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        31552                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           31552                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                493                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1451                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             14407549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             27996820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42404369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        14407549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           14407549                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            14407549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            27996820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42404369                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1143.445263                       # Cycle average of tags in use
system.l2.total_refs                             6512                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1233                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.281427                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           215.190764                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             440.523421                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             487.731077                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052537                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.107550                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.119075                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.279161                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 6115                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  296                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6411                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              339                       # number of Writeback hits
system.l2.Writeback_hits::total                   339                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  6115                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   304                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6419                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 6115                       # number of overall hits
system.l2.overall_hits::cpu.data                  304                       # number of overall hits
system.l2.overall_hits::total                    6419                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                493                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                512                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1005                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 446                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 493                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 958                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1451                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                493                       # number of overall misses
system.l2.overall_misses::cpu.data                958                       # number of overall misses
system.l2.overall_misses::total                  1451                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     26331000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     28803000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55134000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23480000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23480000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26331000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      52283000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         78614000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26331000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     52283000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        78614000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             6608                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7416                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          339                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               339                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               454                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6608                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1262                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7870                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6608                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1262                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7870                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.074607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.633663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.135518                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.982379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982379                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.074607                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184371                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.074607                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184371                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53409.736308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56255.859375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54859.701493                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52645.739910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52645.739910                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53409.736308                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54575.156576                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54179.186768                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53409.736308                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54575.156576                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54179.186768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           493                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1005                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            446                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1451                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     20332500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     22620500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42953000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18041000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18041000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     20332500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     40661500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60994000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     20332500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     40661500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     60994000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.074607                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.633663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.135518                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.982379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982379                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.074607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184371                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.074607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184371                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41242.393509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44180.664062                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42739.303483                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40450.672646                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40450.672646                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41242.393509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42444.154489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42035.837354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41242.393509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42444.154489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42035.837354                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1521537                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1521537                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            131470                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               925400                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  882556                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.370218                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          4379927                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1123669                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6517940                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1521537                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             882556                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2198481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  549286                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 609841                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           281                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    962783                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 13605                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4350027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.920358                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.424658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2183465     50.19%     50.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   253421      5.83%     56.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   110113      2.53%     58.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77914      1.79%     60.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   191178      4.39%     64.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    90791      2.09%     66.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   273087      6.28%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   221404      5.09%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   948654     21.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4350027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.347389                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.488139                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1449530                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                425449                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1884702                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                172625                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 417721                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11899849                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 417721                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1603781                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  118712                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          23147                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1903433                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                283233                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11684253                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1326                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  47754                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                173154                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            13066410                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              29488725                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27374121                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2114604                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3788463                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1364                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1363                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    907108                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1021294                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              976256                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             26835                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15064                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10776315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1408                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9669322                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            253879                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2797384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4775298                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             66                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4350027                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.222819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.837143                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1340092     30.81%     30.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              391592      9.00%     39.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              303324      6.97%     46.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1227594     28.22%     75.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              596380     13.71%     88.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              381685      8.77%     97.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               73146      1.68%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               34233      0.79%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1981      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4350027                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1367194     95.51%     95.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     95.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 30264      2.11%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16266      1.14%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17751      1.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            217789      2.25%      2.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7319541     75.70%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              241568      2.50%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               968706     10.02%     90.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              921718      9.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9669322                       # Type of FU issued
system.cpu.iq.rate                           2.207645                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1431475                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.148043                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           24084450                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12878621                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8527904                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1289575                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             696541                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       623369                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10222571                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  660437                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            59098                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       287216                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          384                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       217853                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1025                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            77                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 417721                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    5900                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1183                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10777723                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             24471                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1021294                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               976256                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1356                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     84                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             55                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40701                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       101888                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               142589                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9253572                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                886488                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            415750                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1728657                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1065717                       # Number of branches executed
system.cpu.iew.exec_stores                     842169                       # Number of stores executed
system.cpu.iew.exec_rate                     2.112723                       # Inst execution rate
system.cpu.iew.wb_sent                        9228816                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9151273                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6308440                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10051842                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.089367                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627590                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2832483                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            131488                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3932306                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.020508                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.417454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1558321     39.63%     39.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       607608     15.45%     55.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       396496     10.08%     65.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       577971     14.70%     79.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       247693      6.30%     86.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       124618      3.17%     89.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        52314      1.33%     90.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55282      1.41%     92.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       312003      7.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3932306                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                312003                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     14398043                       # The number of ROB reads
system.cpu.rob.rob_writes                    21977144                       # The number of ROB writes
system.cpu.timesIdled                            1810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           29900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.169703                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.169703                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.854918                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.854918                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17858391                       # number of integer regfile reads
system.cpu.int_regfile_writes                10214211                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    798761                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   229926                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3764226                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   6210                       # number of replacements
system.cpu.icache.tagsinuse                365.618202                       # Cycle average of tags in use
system.cpu.icache.total_refs                   955915                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   6607                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 144.682155                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     365.618202                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.714098                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.714098                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       955915                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          955915                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        955915                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           955915                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       955915                       # number of overall hits
system.cpu.icache.overall_hits::total          955915                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6868                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6868                       # number of overall misses
system.cpu.icache.overall_misses::total          6868                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    114929499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114929499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    114929499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114929499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    114929499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114929499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       962783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       962783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       962783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       962783                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       962783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       962783                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007133                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16734.056348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16734.056348                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16734.056348                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16734.056348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16734.056348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16734.056348                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          260                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          260                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          260                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          260                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          260                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6608                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6608                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6608                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6608                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6608                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     94089999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94089999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     94089999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94089999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     94089999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94089999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006863                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006863                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006863                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006863                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006863                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006863                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14238.801301                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14238.801301                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14238.801301                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14238.801301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14238.801301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14238.801301                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    750                       # number of replacements
system.cpu.dcache.tagsinuse                508.079822                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1582591                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1262                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1254.034073                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               34815000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     508.079822                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.992343                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.992343                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       824093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          824093                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758498                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1582591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1582591                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1582591                       # number of overall hits
system.cpu.dcache.overall_hits::total         1582591                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3516                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3972                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3972                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3972                       # number of overall misses
system.cpu.dcache.overall_misses::total          3972                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    140344000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    140344000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     25008500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25008500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    165352500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    165352500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    165352500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    165352500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       827609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       827609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1586563                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1586563                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1586563                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1586563                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004248                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002504                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002504                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002504                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002504                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39915.813424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39915.813424                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54843.201754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54843.201754                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41629.531722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41629.531722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41629.531722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41629.531722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.307692                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          339                       # number of writebacks
system.cpu.dcache.writebacks::total               339                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2708                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2708                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2710                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2710                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          808                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          808                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          454                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1262                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1262                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     32593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32593000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     24014000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24014000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     56607000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     56607000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     56607000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     56607000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000795                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000795                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40337.871287                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40337.871287                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52894.273128                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52894.273128                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44854.992076                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44854.992076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 44854.992076                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44854.992076                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
