-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    C_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    C_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    C_ce1 : OUT STD_LOGIC;
    C_we1 : OUT STD_LOGIC;
    C_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_16_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_32_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_48_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_1_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_17_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_33_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_49_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_2_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_18_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_34_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_50_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_3_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_19_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_35_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_51_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_4_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_20_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_36_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_52_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_5_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_21_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_37_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_53_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_6_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_22_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_38_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_54_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_7_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_23_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_39_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_55_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_8_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_24_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_40_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_56_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_9_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_25_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_41_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_57_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_10_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_26_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_42_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_58_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_11_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_27_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_43_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_59_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_12_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_28_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_44_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_60_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_13_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_29_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_45_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_61_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_14_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_30_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_46_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_62_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_15_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_31_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_47_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_63_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln73_reg_4546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal icmp_ln73_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln74_fu_1233_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln74_reg_4550 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln77_fu_1249_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_reg_4556 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_reg_4556_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln_fu_1253_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln_reg_4576 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln_reg_4576_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_1291_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_reg_4668 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_reg_4673 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_fu_1325_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_reg_4678 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_19_reg_4683 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln74_fu_1359_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln74_reg_4689 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln74_reg_4689_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1363_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_reg_4697 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_30_fu_1387_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_30_reg_4702 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_38_reg_4707 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln74_1_fu_1421_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln74_1_reg_4715 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_1425_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_40_reg_4721 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_50_fu_1449_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_50_reg_4726 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_59_fu_1473_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_59_reg_4731 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_68_fu_1497_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_68_reg_4736 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln74_2_fu_1521_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln74_2_reg_4741 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_76_fu_1525_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_76_reg_4746 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_86_reg_4751 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_84_fu_1559_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_84_reg_4756 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_92_fu_1583_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_92_reg_4761 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_100_fu_1607_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_100_reg_4766 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_108_fu_1631_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_108_reg_4771 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_116_fu_1655_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_116_reg_4776 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_124_fu_1679_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_124_reg_4781 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_132_fu_1703_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_132_reg_4786 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_3_fu_1888_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_3_reg_4791 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln77_7_fu_2047_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_7_reg_4796 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_reg_4801 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_4806 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_4811 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_4816 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_4821 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_4826 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_4831 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_4836 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_reg_4841 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_reg_4846 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_reg_4851 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_reg_4856 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_reg_4861 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_reg_4866 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_11_fu_2232_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_11_reg_4871 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln77_15_fu_2390_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_15_reg_4876 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_48_reg_4881 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_4887 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_19_fu_2602_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_19_reg_4893 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal select_ln77_23_fu_2760_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_23_reg_4898 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_27_fu_2948_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_27_reg_4903 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal select_ln77_31_fu_3106_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_31_reg_4908 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_35_fu_3291_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_35_reg_4913 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal select_ln77_39_fu_3449_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_39_reg_4918 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_43_fu_3637_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_43_reg_4923 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal select_ln77_47_fu_3795_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_47_reg_4928 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_51_fu_3986_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_51_reg_4933 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal select_ln77_55_fu_4144_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_55_reg_4938 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_59_fu_4332_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_59_reg_4943 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_63_fu_4490_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln77_63_reg_4948 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_17_fu_1271_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln77_16_fu_2064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln77_18_fu_2077_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln77_19_fu_2434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln77_20_fu_2447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln77_21_fu_2777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln77_22_fu_2793_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln77_23_fu_3123_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln77_24_fu_3136_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln77_25_fu_3466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln77_26_fu_3482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln77_27_fu_3815_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln77_28_fu_3831_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln77_29_fu_4161_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln77_30_fu_4177_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln77_31_fu_4507_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln77_32_fu_4520_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_310 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln74_fu_2414_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_314 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln73_fu_1241_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_318 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln73_1_fu_1203_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (10 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal C_we1_local : STD_LOGIC;
    signal C_d1_local : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce1_local : STD_LOGIC;
    signal C_address1_local : STD_LOGIC_VECTOR (13 downto 0);
    signal C_we0_local : STD_LOGIC;
    signal C_d0_local : STD_LOGIC_VECTOR (23 downto 0);
    signal C_ce0_local : STD_LOGIC;
    signal C_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1051_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln77_1_fu_1742_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_5_fu_2086_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_9_fu_2456_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_13_fu_2802_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_17_fu_3145_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_21_fu_3491_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_25_fu_3840_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_29_fu_4186_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1051_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln77_fu_1737_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_4_fu_2082_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_8_fu_2452_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_12_fu_2798_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_16_fu_3141_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_20_fu_3487_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_24_fu_3836_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_28_fu_4182_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1055_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln77_3_fu_1901_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_7_fu_2244_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_11_fu_2614_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_15_fu_2960_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_19_fu_3303_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_23_fu_3649_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_27_fu_3998_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_31_fu_4344_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1055_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln77_2_fu_1896_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_6_fu_2240_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_10_fu_2610_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_14_fu_2956_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_18_fu_3299_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_22_fu_3645_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_26_fu_3994_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal sext_ln77_30_fu_4340_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1051_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1085_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1099_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1055_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_1145_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1159_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1225_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln73_fu_1215_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln73_fu_1219_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_1263_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_1291_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_1325_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_fu_1363_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_30_fu_1387_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_40_fu_1425_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_50_fu_1449_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_59_fu_1473_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_68_fu_1497_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_76_fu_1525_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_84_fu_1559_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_92_fu_1583_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_100_fu_1607_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_108_fu_1631_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_116_fu_1655_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_124_fu_1679_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_132_fu_1703_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1077_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1067_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_fu_1754_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_fu_1758_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_1764_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1746_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_fu_1772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1784_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_1_fu_1800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_1_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_fu_1792_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_2_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1059_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_1832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_3_fu_1838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_1_fu_1812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_2_fu_1820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_4_fu_1850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_32_fu_1856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_4_fu_1862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_3_fu_1844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_5_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_1_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_2_fu_1874_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1137_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1127_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_1_fu_1913_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_1_fu_1917_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_15_fu_1923_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1905_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_5_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_6_fu_1937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_6_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_7_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_4_fu_1951_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_7_fu_1985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1119_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_2_fu_1991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_8_fu_1997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_5_fu_1971_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_8_fu_1979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_10_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_33_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_9_fu_2021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_9_fu_2003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_11_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_3_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_6_fu_2033_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_s_fu_2058_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_10_fu_2069_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln77_2_fu_2098_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_2_fu_2102_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_25_fu_2108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_2090_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_10_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_12_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_2128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_11_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_13_fu_2150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_8_fu_2136_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_12_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_4_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_13_fu_2182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_9_fu_2156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_14_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_16_fu_2194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_34_fu_2200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_14_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_15_fu_2188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_17_fu_2212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_5_fu_2226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_10_fu_2218_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_3_fu_2256_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_3_fu_2260_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_34_fu_2266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_2248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_15_fu_2274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_18_fu_2280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_2286_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_16_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_19_fu_2308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_12_fu_2294_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_17_fu_2328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_6_fu_2334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_18_fu_2340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_13_fu_2314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_20_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_22_fu_2352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_35_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_19_fu_2364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_21_fu_2346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_23_fu_2370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_7_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_14_fu_2376_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln73_fu_2055_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_20_fu_2425_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_fu_2439_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln77_4_fu_2468_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_4_fu_2472_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_44_fu_2478_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_2460_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_20_fu_2486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_24_fu_2492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_2498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_21_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_25_fu_2520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_16_fu_2506_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_22_fu_2540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_8_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_23_fu_2552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_17_fu_2526_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_26_fu_2534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_28_fu_2564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_36_fu_2570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_24_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_27_fu_2558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_29_fu_2582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_9_fu_2596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_18_fu_2588_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_5_fu_2626_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_5_fu_2630_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_fu_2636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_2618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_25_fu_2644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_30_fu_2650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_26_fu_2672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_31_fu_2678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_20_fu_2664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_27_fu_2698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_10_fu_2704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_28_fu_2710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_21_fu_2684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_32_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_34_fu_2722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_37_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_29_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_33_fu_2716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_35_fu_2740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_11_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_22_fu_2746_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_39_fu_2768_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_49_fu_2782_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln77_6_fu_2814_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_6_fu_2818_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_63_fu_2824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_2806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_30_fu_2832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_36_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_2844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_31_fu_2860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_37_fu_2866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_24_fu_2852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_32_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_12_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_33_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_25_fu_2872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_38_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_40_fu_2910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_38_fu_2916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_34_fu_2922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_39_fu_2904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_41_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_13_fu_2942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_26_fu_2934_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_7_fu_2972_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_7_fu_2976_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_72_fu_2982_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_2964_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_35_fu_2990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_42_fu_2996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_3002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_36_fu_3018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_43_fu_3024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_28_fu_3010_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_37_fu_3044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_14_fu_3050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_38_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_29_fu_3030_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_44_fu_3038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_46_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_39_fu_3074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_39_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_45_fu_3062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_47_fu_3086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_15_fu_3100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_30_fu_3092_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_58_fu_3114_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_67_fu_3128_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln77_8_fu_3157_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_8_fu_3161_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_81_fu_3167_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_3149_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_40_fu_3175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_48_fu_3181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_3187_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_41_fu_3203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_49_fu_3209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_32_fu_3195_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_42_fu_3229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_16_fu_3235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_43_fu_3241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_33_fu_3215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_50_fu_3223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_52_fu_3253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_40_fu_3259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_44_fu_3265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_51_fu_3247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_53_fu_3271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_17_fu_3285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_34_fu_3277_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_9_fu_3315_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_9_fu_3319_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_94_fu_3325_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_3307_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_45_fu_3333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_54_fu_3339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_3345_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_46_fu_3361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_55_fu_3367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_36_fu_3353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_47_fu_3387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_18_fu_3393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_48_fu_3399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_37_fu_3373_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_56_fu_3381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_58_fu_3411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_41_fu_3417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_49_fu_3423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_57_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_59_fu_3429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_19_fu_3443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_38_fu_3435_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_77_fu_3457_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_87_fu_3471_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln77_10_fu_3503_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_10_fu_3507_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_104_fu_3513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_3495_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_50_fu_3521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_60_fu_3527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_3533_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_51_fu_3549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_61_fu_3555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_40_fu_3541_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_52_fu_3575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_20_fu_3581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_53_fu_3587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_41_fu_3561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_62_fu_3569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_64_fu_3599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_42_fu_3605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_54_fu_3611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_63_fu_3593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_65_fu_3617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_21_fu_3631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_42_fu_3623_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_11_fu_3661_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_11_fu_3665_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_113_fu_3671_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_3653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_55_fu_3679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_66_fu_3685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_fu_3691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_56_fu_3707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_67_fu_3713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_44_fu_3699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_57_fu_3733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_22_fu_3739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_58_fu_3745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_45_fu_3719_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_68_fu_3727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_70_fu_3757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_43_fu_3763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_59_fu_3769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_69_fu_3751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_71_fu_3775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_23_fu_3789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_46_fu_3781_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_97_fu_3803_p7 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_109_fu_3820_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln77_12_fu_3852_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_12_fu_3856_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_125_fu_3862_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_121_fu_3844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_60_fu_3870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_72_fu_3876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_fu_3882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_61_fu_3898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_73_fu_3904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_48_fu_3890_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_62_fu_3924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_24_fu_3930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_63_fu_3936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_49_fu_3910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_74_fu_3918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_76_fu_3948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_44_fu_3954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_64_fu_3960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_75_fu_3942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_77_fu_3966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_25_fu_3980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_50_fu_3972_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_13_fu_4010_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_13_fu_4014_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_134_fu_4020_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_fu_4002_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_65_fu_4028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_78_fu_4034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_fu_4040_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_66_fu_4056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_79_fu_4062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_52_fu_4048_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_67_fu_4082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_26_fu_4088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_68_fu_4094_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_53_fu_4068_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_80_fu_4076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_82_fu_4106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_45_fu_4112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_69_fu_4118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_81_fu_4100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_83_fu_4124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_27_fu_4138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_54_fu_4130_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_118_fu_4152_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_127_fu_4166_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln77_14_fu_4198_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_14_fu_4202_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_142_fu_4208_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_141_fu_4190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_70_fu_4216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_84_fu_4222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_fu_4228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_71_fu_4244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_85_fu_4250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_56_fu_4236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_72_fu_4270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_28_fu_4276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_73_fu_4282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_57_fu_4256_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_86_fu_4264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_88_fu_4294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_46_fu_4300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_74_fu_4306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_87_fu_4288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_89_fu_4312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_29_fu_4326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_58_fu_4318_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln77_15_fu_4356_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln77_15_fu_4360_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_148_fu_4366_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_fu_4348_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_75_fu_4374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_90_fu_4380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_fu_4386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_76_fu_4402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_91_fu_4408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_60_fu_4394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_77_fu_4428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_30_fu_4434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_78_fu_4440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_61_fu_4414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_92_fu_4422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_94_fu_4452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_47_fu_4458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln77_79_fu_4464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_93_fu_4446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_95_fu_4470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_31_fu_4484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln77_62_fu_4476_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_136_fu_4498_p5 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_144_fu_4512_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_1_fu_1291_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1291_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1291_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_1291_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1325_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1325_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1325_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1325_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1363_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1363_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1363_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_1363_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1387_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1387_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1387_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1387_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1425_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1425_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1425_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_1425_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_50_fu_1449_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_50_fu_1449_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_50_fu_1449_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_50_fu_1449_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1473_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1473_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1473_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1473_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_68_fu_1497_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_68_fu_1497_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_68_fu_1497_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_68_fu_1497_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_fu_1525_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_fu_1525_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_fu_1525_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_fu_1525_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_84_fu_1559_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_84_fu_1559_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_84_fu_1559_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_84_fu_1559_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_92_fu_1583_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_92_fu_1583_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_92_fu_1583_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_92_fu_1583_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_100_fu_1607_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_100_fu_1607_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_100_fu_1607_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_100_fu_1607_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_108_fu_1631_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_108_fu_1631_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_108_fu_1631_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_108_fu_1631_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_116_fu_1655_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_116_fu_1655_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_116_fu_1655_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_116_fu_1655_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_124_fu_1679_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_124_fu_1679_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_124_fu_1679_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_124_fu_1679_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_132_fu_1703_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_132_fu_1703_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_132_fu_1703_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_132_fu_1703_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_mul_24s_24s_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component top_kernel_sparsemux_9_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24s_24s_48_1_1_U396 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_1051_p0,
        din1 => grp_fu_1051_p1,
        dout => grp_fu_1051_p2);

    mul_24s_24s_48_1_1_U397 : component top_kernel_mul_24s_24s_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 48)
    port map (
        din0 => grp_fu_1055_p0,
        din1 => grp_fu_1055_p1,
        dout => grp_fu_1055_p2);

    sparsemux_9_6_24_1_1_U398 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_reload,
        din1 => scale_16_reload,
        din2 => scale_32_reload,
        din3 => scale_48_reload,
        def => tmp_1_fu_1291_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_1_fu_1291_p11);

    sparsemux_9_6_24_1_1_U399 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_1_reload,
        din1 => scale_17_reload,
        din2 => scale_33_reload,
        din3 => scale_49_reload,
        def => tmp_11_fu_1325_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_11_fu_1325_p11);

    sparsemux_9_6_24_1_1_U400 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_2_reload,
        din1 => scale_18_reload,
        din2 => scale_34_reload,
        din3 => scale_50_reload,
        def => tmp_21_fu_1363_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_21_fu_1363_p11);

    sparsemux_9_6_24_1_1_U401 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_3_reload,
        din1 => scale_19_reload,
        din2 => scale_35_reload,
        din3 => scale_51_reload,
        def => tmp_30_fu_1387_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_30_fu_1387_p11);

    sparsemux_9_6_24_1_1_U402 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_4_reload,
        din1 => scale_20_reload,
        din2 => scale_36_reload,
        din3 => scale_52_reload,
        def => tmp_40_fu_1425_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_40_fu_1425_p11);

    sparsemux_9_6_24_1_1_U403 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_5_reload,
        din1 => scale_21_reload,
        din2 => scale_37_reload,
        din3 => scale_53_reload,
        def => tmp_50_fu_1449_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_50_fu_1449_p11);

    sparsemux_9_6_24_1_1_U404 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_6_reload,
        din1 => scale_22_reload,
        din2 => scale_38_reload,
        din3 => scale_54_reload,
        def => tmp_59_fu_1473_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_59_fu_1473_p11);

    sparsemux_9_6_24_1_1_U405 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_7_reload,
        din1 => scale_23_reload,
        din2 => scale_39_reload,
        din3 => scale_55_reload,
        def => tmp_68_fu_1497_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_68_fu_1497_p11);

    sparsemux_9_6_24_1_1_U406 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_8_reload,
        din1 => scale_24_reload,
        din2 => scale_40_reload,
        din3 => scale_56_reload,
        def => tmp_76_fu_1525_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_76_fu_1525_p11);

    sparsemux_9_6_24_1_1_U407 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_9_reload,
        din1 => scale_25_reload,
        din2 => scale_41_reload,
        din3 => scale_57_reload,
        def => tmp_84_fu_1559_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_84_fu_1559_p11);

    sparsemux_9_6_24_1_1_U408 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_10_reload,
        din1 => scale_26_reload,
        din2 => scale_42_reload,
        din3 => scale_58_reload,
        def => tmp_92_fu_1583_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_92_fu_1583_p11);

    sparsemux_9_6_24_1_1_U409 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_11_reload,
        din1 => scale_27_reload,
        din2 => scale_43_reload,
        din3 => scale_59_reload,
        def => tmp_100_fu_1607_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_100_fu_1607_p11);

    sparsemux_9_6_24_1_1_U410 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_12_reload,
        din1 => scale_28_reload,
        din2 => scale_44_reload,
        din3 => scale_60_reload,
        def => tmp_108_fu_1631_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_108_fu_1631_p11);

    sparsemux_9_6_24_1_1_U411 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_13_reload,
        din1 => scale_29_reload,
        din2 => scale_45_reload,
        din3 => scale_61_reload,
        def => tmp_116_fu_1655_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_116_fu_1655_p11);

    sparsemux_9_6_24_1_1_U412 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_14_reload,
        din1 => scale_30_reload,
        din2 => scale_46_reload,
        din3 => scale_62_reload,
        def => tmp_124_fu_1679_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_124_fu_1679_p11);

    sparsemux_9_6_24_1_1_U413 : component top_kernel_sparsemux_9_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "010000",
        din1_WIDTH => 24,
        CASE2 => "100000",
        din2_WIDTH => 24,
        CASE3 => "110000",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => scale_15_reload,
        din1 => scale_31_reload,
        din2 => scale_47_reload,
        din3 => scale_63_reload,
        def => tmp_132_fu_1703_p9,
        sel => select_ln74_fu_1233_p3,
        dout => tmp_132_fu_1703_p11);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln73_fu_1197_p2 = ap_const_lv1_0))) then 
                    i_fu_314 <= select_ln73_fu_1241_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_314 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln73_fu_1197_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_318 <= add_ln73_1_fu_1203_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_318 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_fu_310 <= ap_const_lv7_0;
            elsif (((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                j_fu_310 <= add_ln74_fu_2414_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln73_reg_4546 <= icmp_ln73_fu_1197_p2;
                lshr_ln_reg_4576 <= select_ln74_fu_1233_p3(5 downto 4);
                lshr_ln_reg_4576_pp0_iter1_reg <= lshr_ln_reg_4576;
                select_ln74_reg_4550 <= select_ln74_fu_1233_p3;
                select_ln77_59_reg_4943 <= select_ln77_59_fu_4332_p3;
                select_ln77_63_reg_4948 <= select_ln77_63_fu_4490_p3;
                tmp_100_reg_4766 <= tmp_100_fu_1607_p11;
                tmp_108_reg_4771 <= tmp_108_fu_1631_p11;
                tmp_116_reg_4776 <= tmp_116_fu_1655_p11;
                tmp_11_reg_4678 <= tmp_11_fu_1325_p11;
                tmp_124_reg_4781 <= tmp_124_fu_1679_p11;
                tmp_132_reg_4786 <= tmp_132_fu_1703_p11;
                tmp_19_reg_4683 <= select_ln74_fu_1233_p3(5 downto 2);
                tmp_1_reg_4668 <= tmp_1_fu_1291_p11;
                tmp_21_reg_4697 <= tmp_21_fu_1363_p11;
                tmp_30_reg_4702 <= tmp_30_fu_1387_p11;
                tmp_38_reg_4707 <= select_ln74_fu_1233_p3(5 downto 3);
                tmp_40_reg_4721 <= tmp_40_fu_1425_p11;
                tmp_50_reg_4726 <= tmp_50_fu_1449_p11;
                tmp_59_reg_4731 <= tmp_59_fu_1473_p11;
                tmp_68_reg_4736 <= tmp_68_fu_1497_p11;
                tmp_76_reg_4746 <= tmp_76_fu_1525_p11;
                tmp_84_reg_4756 <= tmp_84_fu_1559_p11;
                tmp_86_reg_4751 <= select_ln74_fu_1233_p3(2 downto 1);
                tmp_92_reg_4761 <= tmp_92_fu_1583_p11;
                tmp_9_reg_4673 <= select_ln74_fu_1233_p3(5 downto 1);
                trunc_ln74_1_reg_4715 <= trunc_ln74_1_fu_1421_p1;
                trunc_ln74_2_reg_4741 <= trunc_ln74_2_fu_1521_p1;
                trunc_ln74_reg_4689 <= trunc_ln74_fu_1359_p1;
                trunc_ln74_reg_4689_pp0_iter1_reg <= trunc_ln74_reg_4689;
                trunc_ln77_reg_4556 <= trunc_ln77_fu_1249_p1;
                trunc_ln77_reg_4556_pp0_iter1_reg <= trunc_ln77_reg_4556;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                select_ln77_11_reg_4871 <= select_ln77_11_fu_2232_p3;
                select_ln77_15_reg_4876 <= select_ln77_15_fu_2390_p3;
                tmp_48_reg_4881 <= zext_ln73_fu_2055_p1(1 downto 1);
                tmp_96_reg_4887 <= zext_ln73_fu_2055_p1(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                select_ln77_19_reg_4893 <= select_ln77_19_fu_2602_p3;
                select_ln77_23_reg_4898 <= select_ln77_23_fu_2760_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                select_ln77_27_reg_4903 <= select_ln77_27_fu_2948_p3;
                select_ln77_31_reg_4908 <= select_ln77_31_fu_3106_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                select_ln77_35_reg_4913 <= select_ln77_35_fu_3291_p3;
                select_ln77_39_reg_4918 <= select_ln77_39_fu_3449_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                select_ln77_3_reg_4791 <= select_ln77_3_fu_1888_p3;
                select_ln77_7_reg_4796 <= select_ln77_7_fu_2047_p3;
                top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_reg_4841 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_q0;
                top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_reg_4846 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_q0;
                top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_reg_4851 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_q0;
                top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_reg_4856 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_q0;
                top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_reg_4861 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_q0;
                top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_reg_4866 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_4831 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_4826 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_4821 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_4816 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_4811 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_4806 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_reg_4801 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
                top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_4836 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                select_ln77_43_reg_4923 <= select_ln77_43_fu_3637_p3;
                select_ln77_47_reg_4928 <= select_ln77_47_fu_3795_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                select_ln77_51_reg_4933 <= select_ln77_51_fu_3986_p3;
                select_ln77_55_reg_4938 <= select_ln77_55_fu_4144_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    C_address0 <= C_address0_local;

    C_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, ap_block_pp0_stage2, zext_ln77_18_fu_2077_p1, ap_block_pp0_stage3, zext_ln77_20_fu_2447_p1, ap_block_pp0_stage4, zext_ln77_22_fu_2793_p1, ap_block_pp0_stage5, zext_ln77_24_fu_3136_p1, ap_block_pp0_stage6, zext_ln77_26_fu_3482_p1, ap_block_pp0_stage7, zext_ln77_28_fu_3831_p1, zext_ln77_30_fu_4177_p1, ap_block_pp0_stage1, zext_ln77_32_fu_4520_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_address0_local <= zext_ln77_32_fu_4520_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_address0_local <= zext_ln77_30_fu_4177_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            C_address0_local <= zext_ln77_28_fu_3831_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            C_address0_local <= zext_ln77_26_fu_3482_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            C_address0_local <= zext_ln77_24_fu_3136_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            C_address0_local <= zext_ln77_22_fu_2793_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_address0_local <= zext_ln77_20_fu_2447_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_address0_local <= zext_ln77_18_fu_2077_p1(14 - 1 downto 0);
        else 
            C_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    C_address1 <= C_address1_local;

    C_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, zext_ln77_16_fu_2064_p1, ap_block_pp0_stage2, zext_ln77_19_fu_2434_p1, ap_block_pp0_stage3, zext_ln77_21_fu_2777_p1, ap_block_pp0_stage4, zext_ln77_23_fu_3123_p1, ap_block_pp0_stage5, zext_ln77_25_fu_3466_p1, ap_block_pp0_stage6, zext_ln77_27_fu_3815_p1, ap_block_pp0_stage7, zext_ln77_29_fu_4161_p1, zext_ln77_31_fu_4507_p1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_address1_local <= zext_ln77_31_fu_4507_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_address1_local <= zext_ln77_29_fu_4161_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            C_address1_local <= zext_ln77_27_fu_3815_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            C_address1_local <= zext_ln77_25_fu_3466_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            C_address1_local <= zext_ln77_23_fu_3123_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            C_address1_local <= zext_ln77_21_fu_2777_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_address1_local <= zext_ln77_19_fu_2434_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_address1_local <= zext_ln77_16_fu_2064_p1(14 - 1 downto 0);
        else 
            C_address1_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    C_ce0 <= C_ce0_local;

    C_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_ce0_local <= ap_const_logic_1;
        else 
            C_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_ce1 <= C_ce1_local;

    C_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_ce1_local <= ap_const_logic_1;
        else 
            C_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    C_d0 <= C_d0_local;

    C_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, select_ln77_7_reg_4796, ap_CS_fsm_pp0_stage2, select_ln77_15_reg_4876, ap_CS_fsm_pp0_stage3, select_ln77_23_reg_4898, ap_CS_fsm_pp0_stage4, select_ln77_31_reg_4908, ap_CS_fsm_pp0_stage5, select_ln77_39_reg_4918, ap_CS_fsm_pp0_stage6, select_ln77_47_reg_4928, select_ln77_55_reg_4938, select_ln77_63_reg_4948, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_d0_local <= select_ln77_63_reg_4948;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_d0_local <= select_ln77_55_reg_4938;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            C_d0_local <= select_ln77_47_reg_4928;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            C_d0_local <= select_ln77_39_reg_4918;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            C_d0_local <= select_ln77_31_reg_4908;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            C_d0_local <= select_ln77_23_reg_4898;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_d0_local <= select_ln77_15_reg_4876;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_d0_local <= select_ln77_7_reg_4796;
        else 
            C_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    C_d1 <= C_d1_local;

    C_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, select_ln77_3_reg_4791, select_ln77_11_reg_4871, ap_CS_fsm_pp0_stage2, select_ln77_19_reg_4893, ap_CS_fsm_pp0_stage3, select_ln77_27_reg_4903, ap_CS_fsm_pp0_stage4, select_ln77_35_reg_4913, ap_CS_fsm_pp0_stage5, select_ln77_43_reg_4923, ap_CS_fsm_pp0_stage6, select_ln77_51_reg_4933, select_ln77_59_reg_4943, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            C_d1_local <= select_ln77_59_reg_4943;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            C_d1_local <= select_ln77_51_reg_4933;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            C_d1_local <= select_ln77_43_reg_4923;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            C_d1_local <= select_ln77_35_reg_4913;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            C_d1_local <= select_ln77_27_reg_4903;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            C_d1_local <= select_ln77_19_reg_4893;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            C_d1_local <= select_ln77_11_reg_4871;
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            C_d1_local <= select_ln77_3_reg_4791;
        else 
            C_d1_local <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    C_we0 <= C_we0_local;

    C_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, icmp_ln73_reg_4546, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg 
    = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_we0_local <= ap_const_logic_1;
        else 
            C_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    C_we1 <= C_we1_local;

    C_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, icmp_ln73_reg_4546, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln73_reg_4546 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg 
    = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            C_we1_local <= ap_const_logic_1;
        else 
            C_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln73_1_fu_1203_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv11_1));
    add_ln73_fu_1219_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln74_fu_2414_p2 <= std_logic_vector(unsigned(zext_ln73_fu_2055_p1) + unsigned(ap_const_lv7_10));
    add_ln77_10_fu_3507_p2 <= std_logic_vector(unsigned(grp_fu_1067_p4) + unsigned(zext_ln77_10_fu_3503_p1));
    add_ln77_11_fu_3665_p2 <= std_logic_vector(unsigned(grp_fu_1127_p4) + unsigned(zext_ln77_11_fu_3661_p1));
    add_ln77_12_fu_3856_p2 <= std_logic_vector(unsigned(grp_fu_1067_p4) + unsigned(zext_ln77_12_fu_3852_p1));
    add_ln77_13_fu_4014_p2 <= std_logic_vector(unsigned(grp_fu_1127_p4) + unsigned(zext_ln77_13_fu_4010_p1));
    add_ln77_14_fu_4202_p2 <= std_logic_vector(unsigned(grp_fu_1067_p4) + unsigned(zext_ln77_14_fu_4198_p1));
    add_ln77_15_fu_4360_p2 <= std_logic_vector(unsigned(grp_fu_1127_p4) + unsigned(zext_ln77_15_fu_4356_p1));
    add_ln77_1_fu_1917_p2 <= std_logic_vector(unsigned(grp_fu_1127_p4) + unsigned(zext_ln77_1_fu_1913_p1));
    add_ln77_2_fu_2102_p2 <= std_logic_vector(unsigned(grp_fu_1067_p4) + unsigned(zext_ln77_2_fu_2098_p1));
    add_ln77_3_fu_2260_p2 <= std_logic_vector(unsigned(grp_fu_1127_p4) + unsigned(zext_ln77_3_fu_2256_p1));
    add_ln77_4_fu_2472_p2 <= std_logic_vector(unsigned(grp_fu_1067_p4) + unsigned(zext_ln77_4_fu_2468_p1));
    add_ln77_5_fu_2630_p2 <= std_logic_vector(unsigned(grp_fu_1127_p4) + unsigned(zext_ln77_5_fu_2626_p1));
    add_ln77_6_fu_2818_p2 <= std_logic_vector(unsigned(grp_fu_1067_p4) + unsigned(zext_ln77_6_fu_2814_p1));
    add_ln77_7_fu_2976_p2 <= std_logic_vector(unsigned(grp_fu_1127_p4) + unsigned(zext_ln77_7_fu_2972_p1));
    add_ln77_8_fu_3161_p2 <= std_logic_vector(unsigned(grp_fu_1067_p4) + unsigned(zext_ln77_8_fu_3157_p1));
    add_ln77_9_fu_3319_p2 <= std_logic_vector(unsigned(grp_fu_1127_p4) + unsigned(zext_ln77_9_fu_3315_p1));
    add_ln77_fu_1758_p2 <= std_logic_vector(unsigned(grp_fu_1067_p4) + unsigned(zext_ln77_fu_1754_p1));
    add_ln77_s_fu_2058_p3 <= (trunc_ln77_reg_4556 & select_ln74_reg_4550);
    and_ln77_10_fu_2009_p2 <= (tmp_15_fu_1923_p3 and select_ln77_5_fu_1971_p3);
    and_ln77_11_fu_2027_p2 <= (xor_ln77_9_fu_2021_p2 and grp_fu_1119_p3);
    and_ln77_12_fu_2122_p2 <= (xor_ln77_10_fu_2116_p2 and tmp_24_fu_2090_p3);
    and_ln77_13_fu_2150_p2 <= (xor_ln77_11_fu_2144_p2 and grp_fu_1093_p2);
    and_ln77_14_fu_2164_p2 <= (grp_fu_1107_p2 and and_ln77_12_fu_2122_p2);
    and_ln77_15_fu_2188_p2 <= (xor_ln77_13_fu_2182_p2 and or_ln77_4_fu_2176_p2);
    and_ln77_16_fu_2194_p2 <= (tmp_25_fu_2108_p3 and select_ln77_9_fu_2156_p3);
    and_ln77_17_fu_2212_p2 <= (xor_ln77_14_fu_2206_p2 and grp_fu_1059_p3);
    and_ln77_18_fu_2280_p2 <= (xor_ln77_15_fu_2274_p2 and tmp_33_fu_2248_p3);
    and_ln77_19_fu_2308_p2 <= (xor_ln77_16_fu_2302_p2 and grp_fu_1153_p2);
    and_ln77_1_fu_1806_p2 <= (xor_ln77_1_fu_1800_p2 and grp_fu_1093_p2);
    and_ln77_20_fu_2322_p2 <= (grp_fu_1167_p2 and and_ln77_18_fu_2280_p2);
    and_ln77_21_fu_2346_p2 <= (xor_ln77_18_fu_2340_p2 and or_ln77_6_fu_2334_p2);
    and_ln77_22_fu_2352_p2 <= (tmp_34_fu_2266_p3 and select_ln77_13_fu_2314_p3);
    and_ln77_23_fu_2370_p2 <= (xor_ln77_19_fu_2364_p2 and grp_fu_1119_p3);
    and_ln77_24_fu_2492_p2 <= (xor_ln77_20_fu_2486_p2 and tmp_43_fu_2460_p3);
    and_ln77_25_fu_2520_p2 <= (xor_ln77_21_fu_2514_p2 and grp_fu_1093_p2);
    and_ln77_26_fu_2534_p2 <= (grp_fu_1107_p2 and and_ln77_24_fu_2492_p2);
    and_ln77_27_fu_2558_p2 <= (xor_ln77_23_fu_2552_p2 and or_ln77_8_fu_2546_p2);
    and_ln77_28_fu_2564_p2 <= (tmp_44_fu_2478_p3 and select_ln77_17_fu_2526_p3);
    and_ln77_29_fu_2582_p2 <= (xor_ln77_24_fu_2576_p2 and grp_fu_1059_p3);
    and_ln77_2_fu_1820_p2 <= (grp_fu_1107_p2 and and_ln77_fu_1778_p2);
    and_ln77_30_fu_2650_p2 <= (xor_ln77_25_fu_2644_p2 and tmp_53_fu_2618_p3);
    and_ln77_31_fu_2678_p2 <= (xor_ln77_26_fu_2672_p2 and grp_fu_1153_p2);
    and_ln77_32_fu_2692_p2 <= (grp_fu_1167_p2 and and_ln77_30_fu_2650_p2);
    and_ln77_33_fu_2716_p2 <= (xor_ln77_28_fu_2710_p2 and or_ln77_10_fu_2704_p2);
    and_ln77_34_fu_2722_p2 <= (tmp_54_fu_2636_p3 and select_ln77_21_fu_2684_p3);
    and_ln77_35_fu_2740_p2 <= (xor_ln77_29_fu_2734_p2 and grp_fu_1119_p3);
    and_ln77_36_fu_2838_p2 <= (xor_ln77_30_fu_2832_p2 and tmp_62_fu_2806_p3);
    and_ln77_37_fu_2866_p2 <= (xor_ln77_31_fu_2860_p2 and grp_fu_1093_p2);
    and_ln77_38_fu_2880_p2 <= (grp_fu_1107_p2 and and_ln77_36_fu_2838_p2);
    and_ln77_39_fu_2904_p2 <= (xor_ln77_33_fu_2898_p2 and or_ln77_12_fu_2892_p2);
    and_ln77_3_fu_1844_p2 <= (xor_ln77_3_fu_1838_p2 and or_ln77_fu_1832_p2);
    and_ln77_40_fu_2910_p2 <= (tmp_63_fu_2824_p3 and select_ln77_25_fu_2872_p3);
    and_ln77_41_fu_2928_p2 <= (xor_ln77_34_fu_2922_p2 and grp_fu_1059_p3);
    and_ln77_42_fu_2996_p2 <= (xor_ln77_35_fu_2990_p2 and tmp_71_fu_2964_p3);
    and_ln77_43_fu_3024_p2 <= (xor_ln77_36_fu_3018_p2 and grp_fu_1153_p2);
    and_ln77_44_fu_3038_p2 <= (grp_fu_1167_p2 and and_ln77_42_fu_2996_p2);
    and_ln77_45_fu_3062_p2 <= (xor_ln77_38_fu_3056_p2 and or_ln77_14_fu_3050_p2);
    and_ln77_46_fu_3068_p2 <= (tmp_72_fu_2982_p3 and select_ln77_29_fu_3030_p3);
    and_ln77_47_fu_3086_p2 <= (xor_ln77_39_fu_3080_p2 and grp_fu_1119_p3);
    and_ln77_48_fu_3181_p2 <= (xor_ln77_40_fu_3175_p2 and tmp_80_fu_3149_p3);
    and_ln77_49_fu_3209_p2 <= (xor_ln77_41_fu_3203_p2 and grp_fu_1093_p2);
    and_ln77_4_fu_1850_p2 <= (tmp_5_fu_1764_p3 and select_ln77_1_fu_1812_p3);
    and_ln77_50_fu_3223_p2 <= (grp_fu_1107_p2 and and_ln77_48_fu_3181_p2);
    and_ln77_51_fu_3247_p2 <= (xor_ln77_43_fu_3241_p2 and or_ln77_16_fu_3235_p2);
    and_ln77_52_fu_3253_p2 <= (tmp_81_fu_3167_p3 and select_ln77_33_fu_3215_p3);
    and_ln77_53_fu_3271_p2 <= (xor_ln77_44_fu_3265_p2 and grp_fu_1059_p3);
    and_ln77_54_fu_3339_p2 <= (xor_ln77_45_fu_3333_p2 and tmp_93_fu_3307_p3);
    and_ln77_55_fu_3367_p2 <= (xor_ln77_46_fu_3361_p2 and grp_fu_1153_p2);
    and_ln77_56_fu_3381_p2 <= (grp_fu_1167_p2 and and_ln77_54_fu_3339_p2);
    and_ln77_57_fu_3405_p2 <= (xor_ln77_48_fu_3399_p2 and or_ln77_18_fu_3393_p2);
    and_ln77_58_fu_3411_p2 <= (tmp_94_fu_3325_p3 and select_ln77_37_fu_3373_p3);
    and_ln77_59_fu_3429_p2 <= (xor_ln77_49_fu_3423_p2 and grp_fu_1119_p3);
    and_ln77_5_fu_1868_p2 <= (xor_ln77_4_fu_1862_p2 and grp_fu_1059_p3);
    and_ln77_60_fu_3527_p2 <= (xor_ln77_50_fu_3521_p2 and tmp_103_fu_3495_p3);
    and_ln77_61_fu_3555_p2 <= (xor_ln77_51_fu_3549_p2 and grp_fu_1093_p2);
    and_ln77_62_fu_3569_p2 <= (grp_fu_1107_p2 and and_ln77_60_fu_3527_p2);
    and_ln77_63_fu_3593_p2 <= (xor_ln77_53_fu_3587_p2 and or_ln77_20_fu_3581_p2);
    and_ln77_64_fu_3599_p2 <= (tmp_104_fu_3513_p3 and select_ln77_41_fu_3561_p3);
    and_ln77_65_fu_3617_p2 <= (xor_ln77_54_fu_3611_p2 and grp_fu_1059_p3);
    and_ln77_66_fu_3685_p2 <= (xor_ln77_55_fu_3679_p2 and tmp_112_fu_3653_p3);
    and_ln77_67_fu_3713_p2 <= (xor_ln77_56_fu_3707_p2 and grp_fu_1153_p2);
    and_ln77_68_fu_3727_p2 <= (grp_fu_1167_p2 and and_ln77_66_fu_3685_p2);
    and_ln77_69_fu_3751_p2 <= (xor_ln77_58_fu_3745_p2 and or_ln77_22_fu_3739_p2);
    and_ln77_6_fu_1937_p2 <= (xor_ln77_5_fu_1931_p2 and tmp_14_fu_1905_p3);
    and_ln77_70_fu_3757_p2 <= (tmp_113_fu_3671_p3 and select_ln77_45_fu_3719_p3);
    and_ln77_71_fu_3775_p2 <= (xor_ln77_59_fu_3769_p2 and grp_fu_1119_p3);
    and_ln77_72_fu_3876_p2 <= (xor_ln77_60_fu_3870_p2 and tmp_121_fu_3844_p3);
    and_ln77_73_fu_3904_p2 <= (xor_ln77_61_fu_3898_p2 and grp_fu_1093_p2);
    and_ln77_74_fu_3918_p2 <= (grp_fu_1107_p2 and and_ln77_72_fu_3876_p2);
    and_ln77_75_fu_3942_p2 <= (xor_ln77_63_fu_3936_p2 and or_ln77_24_fu_3930_p2);
    and_ln77_76_fu_3948_p2 <= (tmp_125_fu_3862_p3 and select_ln77_49_fu_3910_p3);
    and_ln77_77_fu_3966_p2 <= (xor_ln77_64_fu_3960_p2 and grp_fu_1059_p3);
    and_ln77_78_fu_4034_p2 <= (xor_ln77_65_fu_4028_p2 and tmp_133_fu_4002_p3);
    and_ln77_79_fu_4062_p2 <= (xor_ln77_66_fu_4056_p2 and grp_fu_1153_p2);
    and_ln77_7_fu_1965_p2 <= (xor_ln77_6_fu_1959_p2 and grp_fu_1153_p2);
    and_ln77_80_fu_4076_p2 <= (grp_fu_1167_p2 and and_ln77_78_fu_4034_p2);
    and_ln77_81_fu_4100_p2 <= (xor_ln77_68_fu_4094_p2 and or_ln77_26_fu_4088_p2);
    and_ln77_82_fu_4106_p2 <= (tmp_134_fu_4020_p3 and select_ln77_53_fu_4068_p3);
    and_ln77_83_fu_4124_p2 <= (xor_ln77_69_fu_4118_p2 and grp_fu_1119_p3);
    and_ln77_84_fu_4222_p2 <= (xor_ln77_70_fu_4216_p2 and tmp_141_fu_4190_p3);
    and_ln77_85_fu_4250_p2 <= (xor_ln77_71_fu_4244_p2 and grp_fu_1093_p2);
    and_ln77_86_fu_4264_p2 <= (grp_fu_1107_p2 and and_ln77_84_fu_4222_p2);
    and_ln77_87_fu_4288_p2 <= (xor_ln77_73_fu_4282_p2 and or_ln77_28_fu_4276_p2);
    and_ln77_88_fu_4294_p2 <= (tmp_142_fu_4208_p3 and select_ln77_57_fu_4256_p3);
    and_ln77_89_fu_4312_p2 <= (xor_ln77_74_fu_4306_p2 and grp_fu_1059_p3);
    and_ln77_8_fu_1979_p2 <= (grp_fu_1167_p2 and and_ln77_6_fu_1937_p2);
    and_ln77_90_fu_4380_p2 <= (xor_ln77_75_fu_4374_p2 and tmp_147_fu_4348_p3);
    and_ln77_91_fu_4408_p2 <= (xor_ln77_76_fu_4402_p2 and grp_fu_1153_p2);
    and_ln77_92_fu_4422_p2 <= (grp_fu_1167_p2 and and_ln77_90_fu_4380_p2);
    and_ln77_93_fu_4446_p2 <= (xor_ln77_78_fu_4440_p2 and or_ln77_30_fu_4434_p2);
    and_ln77_94_fu_4452_p2 <= (tmp_148_fu_4366_p3 and select_ln77_61_fu_4414_p3);
    and_ln77_95_fu_4470_p2 <= (xor_ln77_79_fu_4464_p2 and grp_fu_1119_p3);
    and_ln77_9_fu_2003_p2 <= (xor_ln77_8_fu_1997_p2 and or_ln77_2_fu_1991_p2);
    and_ln77_fu_1778_p2 <= (xor_ln77_fu_1772_p2 and tmp_4_fu_1746_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln73_reg_4546)
    begin
        if (((icmp_ln73_reg_4546 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_314)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_314;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_318)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_318;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_310, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_310;
        end if; 
    end process;


    grp_fu_1051_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage1, sext_ln77_1_fu_1742_p1, sext_ln77_5_fu_2086_p1, sext_ln77_9_fu_2456_p1, sext_ln77_13_fu_2802_p1, sext_ln77_17_fu_3145_p1, sext_ln77_21_fu_3491_p1, sext_ln77_25_fu_3840_p1, sext_ln77_29_fu_4186_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1051_p0 <= sext_ln77_29_fu_4186_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1051_p0 <= sext_ln77_25_fu_3840_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1051_p0 <= sext_ln77_21_fu_3491_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1051_p0 <= sext_ln77_17_fu_3145_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1051_p0 <= sext_ln77_13_fu_2802_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1051_p0 <= sext_ln77_9_fu_2456_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1051_p0 <= sext_ln77_5_fu_2086_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1051_p0 <= sext_ln77_1_fu_1742_p1(24 - 1 downto 0);
        else 
            grp_fu_1051_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1051_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage1, sext_ln77_fu_1737_p1, sext_ln77_4_fu_2082_p1, sext_ln77_8_fu_2452_p1, sext_ln77_12_fu_2798_p1, sext_ln77_16_fu_3141_p1, sext_ln77_20_fu_3487_p1, sext_ln77_24_fu_3836_p1, sext_ln77_28_fu_4182_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1051_p1 <= sext_ln77_28_fu_4182_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1051_p1 <= sext_ln77_24_fu_3836_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1051_p1 <= sext_ln77_20_fu_3487_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1051_p1 <= sext_ln77_16_fu_3141_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1051_p1 <= sext_ln77_12_fu_2798_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1051_p1 <= sext_ln77_8_fu_2452_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1051_p1 <= sext_ln77_4_fu_2082_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1051_p1 <= sext_ln77_fu_1737_p1(24 - 1 downto 0);
        else 
            grp_fu_1051_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1055_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage1, sext_ln77_3_fu_1901_p1, sext_ln77_7_fu_2244_p1, sext_ln77_11_fu_2614_p1, sext_ln77_15_fu_2960_p1, sext_ln77_19_fu_3303_p1, sext_ln77_23_fu_3649_p1, sext_ln77_27_fu_3998_p1, sext_ln77_31_fu_4344_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1055_p0 <= sext_ln77_31_fu_4344_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1055_p0 <= sext_ln77_27_fu_3998_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1055_p0 <= sext_ln77_23_fu_3649_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1055_p0 <= sext_ln77_19_fu_3303_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1055_p0 <= sext_ln77_15_fu_2960_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1055_p0 <= sext_ln77_11_fu_2614_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1055_p0 <= sext_ln77_7_fu_2244_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1055_p0 <= sext_ln77_3_fu_1901_p1(24 - 1 downto 0);
        else 
            grp_fu_1055_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1055_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage1, sext_ln77_2_fu_1896_p1, sext_ln77_6_fu_2240_p1, sext_ln77_10_fu_2610_p1, sext_ln77_14_fu_2956_p1, sext_ln77_18_fu_3299_p1, sext_ln77_22_fu_3645_p1, sext_ln77_26_fu_3994_p1, sext_ln77_30_fu_4340_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_1055_p1 <= sext_ln77_30_fu_4340_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_1055_p1 <= sext_ln77_26_fu_3994_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_1055_p1 <= sext_ln77_22_fu_3645_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_1055_p1 <= sext_ln77_18_fu_3299_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_1055_p1 <= sext_ln77_14_fu_2956_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_1055_p1 <= sext_ln77_10_fu_2610_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_1055_p1 <= sext_ln77_6_fu_2240_p1(24 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_1055_p1 <= sext_ln77_2_fu_1896_p1(24 - 1 downto 0);
        else 
            grp_fu_1055_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1059_p3 <= grp_fu_1051_p2(47 downto 47);
    grp_fu_1067_p4 <= grp_fu_1051_p2(39 downto 16);
    grp_fu_1077_p3 <= grp_fu_1051_p2(15 downto 15);
    grp_fu_1085_p3 <= grp_fu_1051_p2(47 downto 41);
    grp_fu_1093_p2 <= "1" when (grp_fu_1085_p3 = ap_const_lv7_7F) else "0";
    grp_fu_1099_p3 <= grp_fu_1051_p2(47 downto 40);
    grp_fu_1107_p2 <= "1" when (grp_fu_1099_p3 = ap_const_lv8_FF) else "0";
    grp_fu_1113_p2 <= "1" when (grp_fu_1099_p3 = ap_const_lv8_0) else "0";
    grp_fu_1119_p3 <= grp_fu_1055_p2(47 downto 47);
    grp_fu_1127_p4 <= grp_fu_1055_p2(39 downto 16);
    grp_fu_1137_p3 <= grp_fu_1055_p2(15 downto 15);
    grp_fu_1145_p3 <= grp_fu_1055_p2(47 downto 41);
    grp_fu_1153_p2 <= "1" when (grp_fu_1145_p3 = ap_const_lv7_7F) else "0";
    grp_fu_1159_p3 <= grp_fu_1055_p2(47 downto 40);
    grp_fu_1167_p2 <= "1" when (grp_fu_1159_p3 = ap_const_lv8_FF) else "0";
    grp_fu_1173_p2 <= "1" when (grp_fu_1159_p3 = ap_const_lv8_0) else "0";
    icmp_ln73_fu_1197_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv11_400) else "0";
    lshr_ln_fu_1253_p4 <= select_ln74_fu_1233_p3(5 downto 4);
    or_ln77_10_fu_2704_p2 <= (xor_ln77_27_fu_2698_p2 or tmp_54_fu_2636_p3);
    or_ln77_11_fu_2754_p2 <= (and_ln77_35_fu_2740_p2 or and_ln77_33_fu_2716_p2);
    or_ln77_12_fu_2892_p2 <= (xor_ln77_32_fu_2886_p2 or tmp_63_fu_2824_p3);
    or_ln77_13_fu_2942_p2 <= (and_ln77_41_fu_2928_p2 or and_ln77_39_fu_2904_p2);
    or_ln77_14_fu_3050_p2 <= (xor_ln77_37_fu_3044_p2 or tmp_72_fu_2982_p3);
    or_ln77_15_fu_3100_p2 <= (and_ln77_47_fu_3086_p2 or and_ln77_45_fu_3062_p2);
    or_ln77_16_fu_3235_p2 <= (xor_ln77_42_fu_3229_p2 or tmp_81_fu_3167_p3);
    or_ln77_17_fu_3285_p2 <= (and_ln77_53_fu_3271_p2 or and_ln77_51_fu_3247_p2);
    or_ln77_18_fu_3393_p2 <= (xor_ln77_47_fu_3387_p2 or tmp_94_fu_3325_p3);
    or_ln77_19_fu_3443_p2 <= (and_ln77_59_fu_3429_p2 or and_ln77_57_fu_3405_p2);
    or_ln77_1_fu_1882_p2 <= (and_ln77_5_fu_1868_p2 or and_ln77_3_fu_1844_p2);
    or_ln77_20_fu_3581_p2 <= (xor_ln77_52_fu_3575_p2 or tmp_104_fu_3513_p3);
    or_ln77_21_fu_3631_p2 <= (and_ln77_65_fu_3617_p2 or and_ln77_63_fu_3593_p2);
    or_ln77_22_fu_3739_p2 <= (xor_ln77_57_fu_3733_p2 or tmp_113_fu_3671_p3);
    or_ln77_23_fu_3789_p2 <= (and_ln77_71_fu_3775_p2 or and_ln77_69_fu_3751_p2);
    or_ln77_24_fu_3930_p2 <= (xor_ln77_62_fu_3924_p2 or tmp_125_fu_3862_p3);
    or_ln77_25_fu_3980_p2 <= (and_ln77_77_fu_3966_p2 or and_ln77_75_fu_3942_p2);
    or_ln77_26_fu_4088_p2 <= (xor_ln77_67_fu_4082_p2 or tmp_134_fu_4020_p3);
    or_ln77_27_fu_4138_p2 <= (and_ln77_83_fu_4124_p2 or and_ln77_81_fu_4100_p2);
    or_ln77_28_fu_4276_p2 <= (xor_ln77_72_fu_4270_p2 or tmp_142_fu_4208_p3);
    or_ln77_29_fu_4326_p2 <= (and_ln77_89_fu_4312_p2 or and_ln77_87_fu_4288_p2);
    or_ln77_2_fu_1991_p2 <= (xor_ln77_7_fu_1985_p2 or tmp_15_fu_1923_p3);
    or_ln77_30_fu_4434_p2 <= (xor_ln77_77_fu_4428_p2 or tmp_148_fu_4366_p3);
    or_ln77_31_fu_4484_p2 <= (and_ln77_95_fu_4470_p2 or and_ln77_93_fu_4446_p2);
    or_ln77_32_fu_1856_p2 <= (and_ln77_4_fu_1850_p2 or and_ln77_2_fu_1820_p2);
    or_ln77_33_fu_2015_p2 <= (and_ln77_8_fu_1979_p2 or and_ln77_10_fu_2009_p2);
    or_ln77_34_fu_2200_p2 <= (and_ln77_16_fu_2194_p2 or and_ln77_14_fu_2164_p2);
    or_ln77_35_fu_2358_p2 <= (and_ln77_22_fu_2352_p2 or and_ln77_20_fu_2322_p2);
    or_ln77_36_fu_2570_p2 <= (and_ln77_28_fu_2564_p2 or and_ln77_26_fu_2534_p2);
    or_ln77_37_fu_2728_p2 <= (and_ln77_34_fu_2722_p2 or and_ln77_32_fu_2692_p2);
    or_ln77_38_fu_2916_p2 <= (and_ln77_40_fu_2910_p2 or and_ln77_38_fu_2880_p2);
    or_ln77_39_fu_3074_p2 <= (and_ln77_46_fu_3068_p2 or and_ln77_44_fu_3038_p2);
    or_ln77_3_fu_2041_p2 <= (and_ln77_9_fu_2003_p2 or and_ln77_11_fu_2027_p2);
    or_ln77_40_fu_3259_p2 <= (and_ln77_52_fu_3253_p2 or and_ln77_50_fu_3223_p2);
    or_ln77_41_fu_3417_p2 <= (and_ln77_58_fu_3411_p2 or and_ln77_56_fu_3381_p2);
    or_ln77_42_fu_3605_p2 <= (and_ln77_64_fu_3599_p2 or and_ln77_62_fu_3569_p2);
    or_ln77_43_fu_3763_p2 <= (and_ln77_70_fu_3757_p2 or and_ln77_68_fu_3727_p2);
    or_ln77_44_fu_3954_p2 <= (and_ln77_76_fu_3948_p2 or and_ln77_74_fu_3918_p2);
    or_ln77_45_fu_4112_p2 <= (and_ln77_82_fu_4106_p2 or and_ln77_80_fu_4076_p2);
    or_ln77_46_fu_4300_p2 <= (and_ln77_88_fu_4294_p2 or and_ln77_86_fu_4264_p2);
    or_ln77_47_fu_4458_p2 <= (and_ln77_94_fu_4452_p2 or and_ln77_92_fu_4422_p2);
    or_ln77_4_fu_2176_p2 <= (xor_ln77_12_fu_2170_p2 or tmp_25_fu_2108_p3);
    or_ln77_5_fu_2226_p2 <= (and_ln77_17_fu_2212_p2 or and_ln77_15_fu_2188_p2);
    or_ln77_6_fu_2334_p2 <= (xor_ln77_17_fu_2328_p2 or tmp_34_fu_2266_p3);
    or_ln77_7_fu_2384_p2 <= (and_ln77_23_fu_2370_p2 or and_ln77_21_fu_2346_p2);
    or_ln77_8_fu_2546_p2 <= (xor_ln77_22_fu_2540_p2 or tmp_44_fu_2478_p3);
    or_ln77_9_fu_2596_p2 <= (and_ln77_29_fu_2582_p2 or and_ln77_27_fu_2558_p2);
    or_ln77_fu_1832_p2 <= (xor_ln77_2_fu_1826_p2 or tmp_5_fu_1764_p3);
    select_ln73_fu_1241_p3 <= 
        add_ln73_fu_1219_p2 when (tmp_fu_1225_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln74_fu_1233_p3 <= 
        ap_const_lv6_0 when (tmp_fu_1225_p3(0) = '1') else 
        trunc_ln73_fu_1215_p1;
    select_ln77_10_fu_2218_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_15_fu_2188_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_11_fu_2232_p3 <= 
        select_ln77_10_fu_2218_p3 when (or_ln77_5_fu_2226_p2(0) = '1') else 
        add_ln77_2_fu_2102_p2;
    select_ln77_12_fu_2294_p3 <= 
        grp_fu_1167_p2 when (and_ln77_18_fu_2280_p2(0) = '1') else 
        grp_fu_1173_p2;
    select_ln77_13_fu_2314_p3 <= 
        and_ln77_19_fu_2308_p2 when (and_ln77_18_fu_2280_p2(0) = '1') else 
        grp_fu_1167_p2;
    select_ln77_14_fu_2376_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_21_fu_2346_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_15_fu_2390_p3 <= 
        select_ln77_14_fu_2376_p3 when (or_ln77_7_fu_2384_p2(0) = '1') else 
        add_ln77_3_fu_2260_p2;
    select_ln77_16_fu_2506_p3 <= 
        grp_fu_1107_p2 when (and_ln77_24_fu_2492_p2(0) = '1') else 
        grp_fu_1113_p2;
    select_ln77_17_fu_2526_p3 <= 
        and_ln77_25_fu_2520_p2 when (and_ln77_24_fu_2492_p2(0) = '1') else 
        grp_fu_1107_p2;
    select_ln77_18_fu_2588_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_27_fu_2558_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_19_fu_2602_p3 <= 
        select_ln77_18_fu_2588_p3 when (or_ln77_9_fu_2596_p2(0) = '1') else 
        add_ln77_4_fu_2472_p2;
    select_ln77_1_fu_1812_p3 <= 
        and_ln77_1_fu_1806_p2 when (and_ln77_fu_1778_p2(0) = '1') else 
        grp_fu_1107_p2;
    select_ln77_20_fu_2664_p3 <= 
        grp_fu_1167_p2 when (and_ln77_30_fu_2650_p2(0) = '1') else 
        grp_fu_1173_p2;
    select_ln77_21_fu_2684_p3 <= 
        and_ln77_31_fu_2678_p2 when (and_ln77_30_fu_2650_p2(0) = '1') else 
        grp_fu_1167_p2;
    select_ln77_22_fu_2746_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_33_fu_2716_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_23_fu_2760_p3 <= 
        select_ln77_22_fu_2746_p3 when (or_ln77_11_fu_2754_p2(0) = '1') else 
        add_ln77_5_fu_2630_p2;
    select_ln77_24_fu_2852_p3 <= 
        grp_fu_1107_p2 when (and_ln77_36_fu_2838_p2(0) = '1') else 
        grp_fu_1113_p2;
    select_ln77_25_fu_2872_p3 <= 
        and_ln77_37_fu_2866_p2 when (and_ln77_36_fu_2838_p2(0) = '1') else 
        grp_fu_1107_p2;
    select_ln77_26_fu_2934_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_39_fu_2904_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_27_fu_2948_p3 <= 
        select_ln77_26_fu_2934_p3 when (or_ln77_13_fu_2942_p2(0) = '1') else 
        add_ln77_6_fu_2818_p2;
    select_ln77_28_fu_3010_p3 <= 
        grp_fu_1167_p2 when (and_ln77_42_fu_2996_p2(0) = '1') else 
        grp_fu_1173_p2;
    select_ln77_29_fu_3030_p3 <= 
        and_ln77_43_fu_3024_p2 when (and_ln77_42_fu_2996_p2(0) = '1') else 
        grp_fu_1167_p2;
    select_ln77_2_fu_1874_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_3_fu_1844_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_30_fu_3092_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_45_fu_3062_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_31_fu_3106_p3 <= 
        select_ln77_30_fu_3092_p3 when (or_ln77_15_fu_3100_p2(0) = '1') else 
        add_ln77_7_fu_2976_p2;
    select_ln77_32_fu_3195_p3 <= 
        grp_fu_1107_p2 when (and_ln77_48_fu_3181_p2(0) = '1') else 
        grp_fu_1113_p2;
    select_ln77_33_fu_3215_p3 <= 
        and_ln77_49_fu_3209_p2 when (and_ln77_48_fu_3181_p2(0) = '1') else 
        grp_fu_1107_p2;
    select_ln77_34_fu_3277_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_51_fu_3247_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_35_fu_3291_p3 <= 
        select_ln77_34_fu_3277_p3 when (or_ln77_17_fu_3285_p2(0) = '1') else 
        add_ln77_8_fu_3161_p2;
    select_ln77_36_fu_3353_p3 <= 
        grp_fu_1167_p2 when (and_ln77_54_fu_3339_p2(0) = '1') else 
        grp_fu_1173_p2;
    select_ln77_37_fu_3373_p3 <= 
        and_ln77_55_fu_3367_p2 when (and_ln77_54_fu_3339_p2(0) = '1') else 
        grp_fu_1167_p2;
    select_ln77_38_fu_3435_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_57_fu_3405_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_39_fu_3449_p3 <= 
        select_ln77_38_fu_3435_p3 when (or_ln77_19_fu_3443_p2(0) = '1') else 
        add_ln77_9_fu_3319_p2;
    select_ln77_3_fu_1888_p3 <= 
        select_ln77_2_fu_1874_p3 when (or_ln77_1_fu_1882_p2(0) = '1') else 
        add_ln77_fu_1758_p2;
    select_ln77_40_fu_3541_p3 <= 
        grp_fu_1107_p2 when (and_ln77_60_fu_3527_p2(0) = '1') else 
        grp_fu_1113_p2;
    select_ln77_41_fu_3561_p3 <= 
        and_ln77_61_fu_3555_p2 when (and_ln77_60_fu_3527_p2(0) = '1') else 
        grp_fu_1107_p2;
    select_ln77_42_fu_3623_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_63_fu_3593_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_43_fu_3637_p3 <= 
        select_ln77_42_fu_3623_p3 when (or_ln77_21_fu_3631_p2(0) = '1') else 
        add_ln77_10_fu_3507_p2;
    select_ln77_44_fu_3699_p3 <= 
        grp_fu_1167_p2 when (and_ln77_66_fu_3685_p2(0) = '1') else 
        grp_fu_1173_p2;
    select_ln77_45_fu_3719_p3 <= 
        and_ln77_67_fu_3713_p2 when (and_ln77_66_fu_3685_p2(0) = '1') else 
        grp_fu_1167_p2;
    select_ln77_46_fu_3781_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_69_fu_3751_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_47_fu_3795_p3 <= 
        select_ln77_46_fu_3781_p3 when (or_ln77_23_fu_3789_p2(0) = '1') else 
        add_ln77_11_fu_3665_p2;
    select_ln77_48_fu_3890_p3 <= 
        grp_fu_1107_p2 when (and_ln77_72_fu_3876_p2(0) = '1') else 
        grp_fu_1113_p2;
    select_ln77_49_fu_3910_p3 <= 
        and_ln77_73_fu_3904_p2 when (and_ln77_72_fu_3876_p2(0) = '1') else 
        grp_fu_1107_p2;
    select_ln77_4_fu_1951_p3 <= 
        grp_fu_1167_p2 when (and_ln77_6_fu_1937_p2(0) = '1') else 
        grp_fu_1173_p2;
    select_ln77_50_fu_3972_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_75_fu_3942_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_51_fu_3986_p3 <= 
        select_ln77_50_fu_3972_p3 when (or_ln77_25_fu_3980_p2(0) = '1') else 
        add_ln77_12_fu_3856_p2;
    select_ln77_52_fu_4048_p3 <= 
        grp_fu_1167_p2 when (and_ln77_78_fu_4034_p2(0) = '1') else 
        grp_fu_1173_p2;
    select_ln77_53_fu_4068_p3 <= 
        and_ln77_79_fu_4062_p2 when (and_ln77_78_fu_4034_p2(0) = '1') else 
        grp_fu_1167_p2;
    select_ln77_54_fu_4130_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_81_fu_4100_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_55_fu_4144_p3 <= 
        select_ln77_54_fu_4130_p3 when (or_ln77_27_fu_4138_p2(0) = '1') else 
        add_ln77_13_fu_4014_p2;
    select_ln77_56_fu_4236_p3 <= 
        grp_fu_1107_p2 when (and_ln77_84_fu_4222_p2(0) = '1') else 
        grp_fu_1113_p2;
    select_ln77_57_fu_4256_p3 <= 
        and_ln77_85_fu_4250_p2 when (and_ln77_84_fu_4222_p2(0) = '1') else 
        grp_fu_1107_p2;
    select_ln77_58_fu_4318_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_87_fu_4288_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_59_fu_4332_p3 <= 
        select_ln77_58_fu_4318_p3 when (or_ln77_29_fu_4326_p2(0) = '1') else 
        add_ln77_14_fu_4202_p2;
    select_ln77_5_fu_1971_p3 <= 
        and_ln77_7_fu_1965_p2 when (and_ln77_6_fu_1937_p2(0) = '1') else 
        grp_fu_1167_p2;
    select_ln77_60_fu_4394_p3 <= 
        grp_fu_1167_p2 when (and_ln77_90_fu_4380_p2(0) = '1') else 
        grp_fu_1173_p2;
    select_ln77_61_fu_4414_p3 <= 
        and_ln77_91_fu_4408_p2 when (and_ln77_90_fu_4380_p2(0) = '1') else 
        grp_fu_1167_p2;
    select_ln77_62_fu_4476_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_93_fu_4446_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_63_fu_4490_p3 <= 
        select_ln77_62_fu_4476_p3 when (or_ln77_31_fu_4484_p2(0) = '1') else 
        add_ln77_15_fu_4360_p2;
    select_ln77_6_fu_2033_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln77_9_fu_2003_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln77_7_fu_2047_p3 <= 
        select_ln77_6_fu_2033_p3 when (or_ln77_3_fu_2041_p2(0) = '1') else 
        add_ln77_1_fu_1917_p2;
    select_ln77_8_fu_2136_p3 <= 
        grp_fu_1107_p2 when (and_ln77_12_fu_2122_p2(0) = '1') else 
        grp_fu_1113_p2;
    select_ln77_9_fu_2156_p3 <= 
        and_ln77_13_fu_2150_p2 when (and_ln77_12_fu_2122_p2(0) = '1') else 
        grp_fu_1107_p2;
    select_ln77_fu_1792_p3 <= 
        grp_fu_1107_p2 when (and_ln77_fu_1778_p2(0) = '1') else 
        grp_fu_1113_p2;
        sext_ln77_10_fu_2610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_4816),48));

        sext_ln77_11_fu_2614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_50_reg_4726),48));

        sext_ln77_12_fu_2798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_4821),48));

        sext_ln77_13_fu_2802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_59_reg_4731),48));

        sext_ln77_14_fu_2956_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_4826),48));

        sext_ln77_15_fu_2960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_68_reg_4736),48));

        sext_ln77_16_fu_3141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_reg_4831),48));

        sext_ln77_17_fu_3145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_76_reg_4746),48));

        sext_ln77_18_fu_3299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_4836),48));

        sext_ln77_19_fu_3303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_84_reg_4756),48));

        sext_ln77_1_fu_1742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_4668),48));

        sext_ln77_20_fu_3487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29_reg_4841),48));

        sext_ln77_21_fu_3491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_92_reg_4761),48));

        sext_ln77_22_fu_3645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30_reg_4846),48));

        sext_ln77_23_fu_3649_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_100_reg_4766),48));

        sext_ln77_24_fu_3836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31_reg_4851),48));

        sext_ln77_25_fu_3840_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_108_reg_4771),48));

        sext_ln77_26_fu_3994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32_reg_4856),48));

        sext_ln77_27_fu_3998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_116_reg_4776),48));

        sext_ln77_28_fu_4182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33_reg_4861),48));

        sext_ln77_29_fu_4186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_124_reg_4781),48));

        sext_ln77_2_fu_1896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_q0),48));

        sext_ln77_30_fu_4340_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34_reg_4866),48));

        sext_ln77_31_fu_4344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_132_reg_4786),48));

        sext_ln77_3_fu_1901_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_reg_4678),48));

        sext_ln77_4_fu_2082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load_reg_4801),48));

        sext_ln77_5_fu_2086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_reg_4697),48));

        sext_ln77_6_fu_2240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_4806),48));

        sext_ln77_7_fu_2244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_reg_4702),48));

        sext_ln77_8_fu_2452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_4811),48));

        sext_ln77_9_fu_2456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_40_reg_4721),48));

        sext_ln77_fu_1737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_q0),48));

    tmp_100_fu_1607_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_103_fu_3495_p3 <= grp_fu_1051_p2(39 downto 39);
    tmp_104_fu_3513_p3 <= add_ln77_10_fu_3507_p2(23 downto 23);
    tmp_105_fu_3533_p3 <= grp_fu_1051_p2(40 downto 40);
    tmp_108_fu_1631_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_109_fu_3820_p6 <= ((((trunc_ln77_reg_4556 & lshr_ln_reg_4576) & ap_const_lv1_1) & tmp_96_reg_4887) & ap_const_lv2_3);
    tmp_10_fu_2069_p4 <= ((trunc_ln77_reg_4556 & tmp_9_reg_4673) & ap_const_lv1_1);
    tmp_112_fu_3653_p3 <= grp_fu_1055_p2(39 downto 39);
    tmp_113_fu_3671_p3 <= add_ln77_11_fu_3665_p2(23 downto 23);
    tmp_116_fu_1655_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_117_fu_3691_p3 <= grp_fu_1055_p2(40 downto 40);
    tmp_118_fu_4152_p5 <= (((trunc_ln77_reg_4556 & lshr_ln_reg_4576) & ap_const_lv2_3) & trunc_ln74_1_reg_4715);
    tmp_11_fu_1325_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_121_fu_3844_p3 <= grp_fu_1051_p2(39 downto 39);
    tmp_124_fu_1679_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_125_fu_3862_p3 <= add_ln77_12_fu_3856_p2(23 downto 23);
    tmp_126_fu_3882_p3 <= grp_fu_1051_p2(40 downto 40);
    tmp_127_fu_4166_p6 <= ((((trunc_ln77_reg_4556 & lshr_ln_reg_4576) & ap_const_lv2_3) & tmp_48_reg_4881) & ap_const_lv1_1);
    tmp_132_fu_1703_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_133_fu_4002_p3 <= grp_fu_1055_p2(39 downto 39);
    tmp_134_fu_4020_p3 <= add_ln77_13_fu_4014_p2(23 downto 23);
    tmp_135_fu_4040_p3 <= grp_fu_1055_p2(40 downto 40);
    tmp_136_fu_4498_p5 <= (((trunc_ln77_reg_4556_pp0_iter1_reg & lshr_ln_reg_4576_pp0_iter1_reg) & ap_const_lv3_7) & trunc_ln74_reg_4689_pp0_iter1_reg);
    tmp_141_fu_4190_p3 <= grp_fu_1051_p2(39 downto 39);
    tmp_142_fu_4208_p3 <= add_ln77_14_fu_4202_p2(23 downto 23);
    tmp_143_fu_4228_p3 <= grp_fu_1051_p2(40 downto 40);
    tmp_144_fu_4512_p4 <= ((trunc_ln77_reg_4556_pp0_iter1_reg & lshr_ln_reg_4576_pp0_iter1_reg) & ap_const_lv4_F);
    tmp_147_fu_4348_p3 <= grp_fu_1055_p2(39 downto 39);
    tmp_148_fu_4366_p3 <= add_ln77_15_fu_4360_p2(23 downto 23);
    tmp_149_fu_4386_p3 <= grp_fu_1055_p2(40 downto 40);
    tmp_14_fu_1905_p3 <= grp_fu_1055_p2(39 downto 39);
    tmp_15_fu_1923_p3 <= add_ln77_1_fu_1917_p2(23 downto 23);
    tmp_16_fu_1943_p3 <= grp_fu_1055_p2(40 downto 40);
    tmp_1_fu_1291_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_20_fu_2425_p5 <= (((trunc_ln77_reg_4556 & tmp_19_reg_4683) & ap_const_lv1_1) & trunc_ln74_reg_4689);
    tmp_21_fu_1363_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_24_fu_2090_p3 <= grp_fu_1051_p2(39 downto 39);
    tmp_25_fu_2108_p3 <= add_ln77_2_fu_2102_p2(23 downto 23);
    tmp_26_fu_2128_p3 <= grp_fu_1051_p2(40 downto 40);
    tmp_29_fu_2439_p4 <= ((trunc_ln77_reg_4556 & tmp_19_reg_4683) & ap_const_lv2_3);
    tmp_30_fu_1387_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_33_fu_2248_p3 <= grp_fu_1055_p2(39 downto 39);
    tmp_34_fu_2266_p3 <= add_ln77_3_fu_2260_p2(23 downto 23);
    tmp_35_fu_2286_p3 <= grp_fu_1055_p2(40 downto 40);
    tmp_39_fu_2768_p5 <= (((trunc_ln77_reg_4556 & tmp_38_reg_4707) & ap_const_lv1_1) & trunc_ln74_1_reg_4715);
    tmp_40_fu_1425_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_43_fu_2460_p3 <= grp_fu_1051_p2(39 downto 39);
    tmp_44_fu_2478_p3 <= add_ln77_4_fu_2472_p2(23 downto 23);
    tmp_45_fu_2498_p3 <= grp_fu_1051_p2(40 downto 40);
    tmp_49_fu_2782_p6 <= ((((trunc_ln77_reg_4556 & tmp_38_reg_4707) & ap_const_lv1_1) & tmp_48_reg_4881) & ap_const_lv1_1);
    tmp_4_fu_1746_p3 <= grp_fu_1051_p2(39 downto 39);
    tmp_50_fu_1449_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_53_fu_2618_p3 <= grp_fu_1055_p2(39 downto 39);
    tmp_54_fu_2636_p3 <= add_ln77_5_fu_2630_p2(23 downto 23);
    tmp_55_fu_2656_p3 <= grp_fu_1055_p2(40 downto 40);
    tmp_58_fu_3114_p5 <= (((trunc_ln77_reg_4556 & tmp_38_reg_4707) & ap_const_lv2_3) & trunc_ln74_reg_4689);
    tmp_59_fu_1473_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_5_fu_1764_p3 <= add_ln77_fu_1758_p2(23 downto 23);
    tmp_62_fu_2806_p3 <= grp_fu_1051_p2(39 downto 39);
    tmp_63_fu_2824_p3 <= add_ln77_6_fu_2818_p2(23 downto 23);
    tmp_64_fu_2844_p3 <= grp_fu_1051_p2(40 downto 40);
    tmp_67_fu_3128_p4 <= ((trunc_ln77_reg_4556 & tmp_38_reg_4707) & ap_const_lv3_7);
    tmp_68_fu_1497_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_6_fu_1784_p3 <= grp_fu_1051_p2(40 downto 40);
    tmp_71_fu_2964_p3 <= grp_fu_1055_p2(39 downto 39);
    tmp_72_fu_2982_p3 <= add_ln77_7_fu_2976_p2(23 downto 23);
    tmp_73_fu_3002_p3 <= grp_fu_1055_p2(40 downto 40);
    tmp_76_fu_1525_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_77_fu_3457_p5 <= (((trunc_ln77_reg_4556 & lshr_ln_reg_4576) & ap_const_lv1_1) & trunc_ln74_2_reg_4741);
    tmp_80_fu_3149_p3 <= grp_fu_1051_p2(39 downto 39);
    tmp_81_fu_3167_p3 <= add_ln77_8_fu_3161_p2(23 downto 23);
    tmp_84_fu_1559_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_85_fu_3187_p3 <= grp_fu_1051_p2(40 downto 40);
    tmp_87_fu_3471_p6 <= ((((trunc_ln77_reg_4556 & lshr_ln_reg_4576) & ap_const_lv1_1) & tmp_86_reg_4751) & ap_const_lv1_1);
    tmp_92_fu_1583_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_93_fu_3307_p3 <= grp_fu_1055_p2(39 downto 39);
    tmp_94_fu_3325_p3 <= add_ln77_9_fu_3319_p2(23 downto 23);
    tmp_95_fu_3345_p3 <= grp_fu_1055_p2(40 downto 40);
    tmp_97_fu_3803_p7 <= (((((trunc_ln77_reg_4556 & lshr_ln_reg_4576) & ap_const_lv1_1) & tmp_96_reg_4887) & ap_const_lv1_1) & trunc_ln74_reg_4689);
    tmp_fu_1225_p3 <= ap_sig_allocacmp_j_load(6 downto 6);
    tmp_s_fu_1263_p3 <= (trunc_ln77_fu_1249_p1 & lshr_ln_fu_1253_p4);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= zext_ln77_17_fu_1271_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln73_fu_1215_p1 <= ap_sig_allocacmp_j_load(6 - 1 downto 0);
    trunc_ln74_1_fu_1421_p1 <= select_ln74_fu_1233_p3(2 - 1 downto 0);
    trunc_ln74_2_fu_1521_p1 <= select_ln74_fu_1233_p3(3 - 1 downto 0);
    trunc_ln74_fu_1359_p1 <= select_ln74_fu_1233_p3(1 - 1 downto 0);
    trunc_ln77_fu_1249_p1 <= select_ln73_fu_1241_p3(8 - 1 downto 0);
    xor_ln77_10_fu_2116_p2 <= (tmp_25_fu_2108_p3 xor ap_const_lv1_1);
    xor_ln77_11_fu_2144_p2 <= (tmp_26_fu_2128_p3 xor ap_const_lv1_1);
    xor_ln77_12_fu_2170_p2 <= (select_ln77_8_fu_2136_p3 xor ap_const_lv1_1);
    xor_ln77_13_fu_2182_p2 <= (grp_fu_1059_p3 xor ap_const_lv1_1);
    xor_ln77_14_fu_2206_p2 <= (or_ln77_34_fu_2200_p2 xor ap_const_lv1_1);
    xor_ln77_15_fu_2274_p2 <= (tmp_34_fu_2266_p3 xor ap_const_lv1_1);
    xor_ln77_16_fu_2302_p2 <= (tmp_35_fu_2286_p3 xor ap_const_lv1_1);
    xor_ln77_17_fu_2328_p2 <= (select_ln77_12_fu_2294_p3 xor ap_const_lv1_1);
    xor_ln77_18_fu_2340_p2 <= (grp_fu_1119_p3 xor ap_const_lv1_1);
    xor_ln77_19_fu_2364_p2 <= (or_ln77_35_fu_2358_p2 xor ap_const_lv1_1);
    xor_ln77_1_fu_1800_p2 <= (tmp_6_fu_1784_p3 xor ap_const_lv1_1);
    xor_ln77_20_fu_2486_p2 <= (tmp_44_fu_2478_p3 xor ap_const_lv1_1);
    xor_ln77_21_fu_2514_p2 <= (tmp_45_fu_2498_p3 xor ap_const_lv1_1);
    xor_ln77_22_fu_2540_p2 <= (select_ln77_16_fu_2506_p3 xor ap_const_lv1_1);
    xor_ln77_23_fu_2552_p2 <= (grp_fu_1059_p3 xor ap_const_lv1_1);
    xor_ln77_24_fu_2576_p2 <= (or_ln77_36_fu_2570_p2 xor ap_const_lv1_1);
    xor_ln77_25_fu_2644_p2 <= (tmp_54_fu_2636_p3 xor ap_const_lv1_1);
    xor_ln77_26_fu_2672_p2 <= (tmp_55_fu_2656_p3 xor ap_const_lv1_1);
    xor_ln77_27_fu_2698_p2 <= (select_ln77_20_fu_2664_p3 xor ap_const_lv1_1);
    xor_ln77_28_fu_2710_p2 <= (grp_fu_1119_p3 xor ap_const_lv1_1);
    xor_ln77_29_fu_2734_p2 <= (or_ln77_37_fu_2728_p2 xor ap_const_lv1_1);
    xor_ln77_2_fu_1826_p2 <= (select_ln77_fu_1792_p3 xor ap_const_lv1_1);
    xor_ln77_30_fu_2832_p2 <= (tmp_63_fu_2824_p3 xor ap_const_lv1_1);
    xor_ln77_31_fu_2860_p2 <= (tmp_64_fu_2844_p3 xor ap_const_lv1_1);
    xor_ln77_32_fu_2886_p2 <= (select_ln77_24_fu_2852_p3 xor ap_const_lv1_1);
    xor_ln77_33_fu_2898_p2 <= (grp_fu_1059_p3 xor ap_const_lv1_1);
    xor_ln77_34_fu_2922_p2 <= (or_ln77_38_fu_2916_p2 xor ap_const_lv1_1);
    xor_ln77_35_fu_2990_p2 <= (tmp_72_fu_2982_p3 xor ap_const_lv1_1);
    xor_ln77_36_fu_3018_p2 <= (tmp_73_fu_3002_p3 xor ap_const_lv1_1);
    xor_ln77_37_fu_3044_p2 <= (select_ln77_28_fu_3010_p3 xor ap_const_lv1_1);
    xor_ln77_38_fu_3056_p2 <= (grp_fu_1119_p3 xor ap_const_lv1_1);
    xor_ln77_39_fu_3080_p2 <= (or_ln77_39_fu_3074_p2 xor ap_const_lv1_1);
    xor_ln77_3_fu_1838_p2 <= (grp_fu_1059_p3 xor ap_const_lv1_1);
    xor_ln77_40_fu_3175_p2 <= (tmp_81_fu_3167_p3 xor ap_const_lv1_1);
    xor_ln77_41_fu_3203_p2 <= (tmp_85_fu_3187_p3 xor ap_const_lv1_1);
    xor_ln77_42_fu_3229_p2 <= (select_ln77_32_fu_3195_p3 xor ap_const_lv1_1);
    xor_ln77_43_fu_3241_p2 <= (grp_fu_1059_p3 xor ap_const_lv1_1);
    xor_ln77_44_fu_3265_p2 <= (or_ln77_40_fu_3259_p2 xor ap_const_lv1_1);
    xor_ln77_45_fu_3333_p2 <= (tmp_94_fu_3325_p3 xor ap_const_lv1_1);
    xor_ln77_46_fu_3361_p2 <= (tmp_95_fu_3345_p3 xor ap_const_lv1_1);
    xor_ln77_47_fu_3387_p2 <= (select_ln77_36_fu_3353_p3 xor ap_const_lv1_1);
    xor_ln77_48_fu_3399_p2 <= (grp_fu_1119_p3 xor ap_const_lv1_1);
    xor_ln77_49_fu_3423_p2 <= (or_ln77_41_fu_3417_p2 xor ap_const_lv1_1);
    xor_ln77_4_fu_1862_p2 <= (or_ln77_32_fu_1856_p2 xor ap_const_lv1_1);
    xor_ln77_50_fu_3521_p2 <= (tmp_104_fu_3513_p3 xor ap_const_lv1_1);
    xor_ln77_51_fu_3549_p2 <= (tmp_105_fu_3533_p3 xor ap_const_lv1_1);
    xor_ln77_52_fu_3575_p2 <= (select_ln77_40_fu_3541_p3 xor ap_const_lv1_1);
    xor_ln77_53_fu_3587_p2 <= (grp_fu_1059_p3 xor ap_const_lv1_1);
    xor_ln77_54_fu_3611_p2 <= (or_ln77_42_fu_3605_p2 xor ap_const_lv1_1);
    xor_ln77_55_fu_3679_p2 <= (tmp_113_fu_3671_p3 xor ap_const_lv1_1);
    xor_ln77_56_fu_3707_p2 <= (tmp_117_fu_3691_p3 xor ap_const_lv1_1);
    xor_ln77_57_fu_3733_p2 <= (select_ln77_44_fu_3699_p3 xor ap_const_lv1_1);
    xor_ln77_58_fu_3745_p2 <= (grp_fu_1119_p3 xor ap_const_lv1_1);
    xor_ln77_59_fu_3769_p2 <= (or_ln77_43_fu_3763_p2 xor ap_const_lv1_1);
    xor_ln77_5_fu_1931_p2 <= (tmp_15_fu_1923_p3 xor ap_const_lv1_1);
    xor_ln77_60_fu_3870_p2 <= (tmp_125_fu_3862_p3 xor ap_const_lv1_1);
    xor_ln77_61_fu_3898_p2 <= (tmp_126_fu_3882_p3 xor ap_const_lv1_1);
    xor_ln77_62_fu_3924_p2 <= (select_ln77_48_fu_3890_p3 xor ap_const_lv1_1);
    xor_ln77_63_fu_3936_p2 <= (grp_fu_1059_p3 xor ap_const_lv1_1);
    xor_ln77_64_fu_3960_p2 <= (or_ln77_44_fu_3954_p2 xor ap_const_lv1_1);
    xor_ln77_65_fu_4028_p2 <= (tmp_134_fu_4020_p3 xor ap_const_lv1_1);
    xor_ln77_66_fu_4056_p2 <= (tmp_135_fu_4040_p3 xor ap_const_lv1_1);
    xor_ln77_67_fu_4082_p2 <= (select_ln77_52_fu_4048_p3 xor ap_const_lv1_1);
    xor_ln77_68_fu_4094_p2 <= (grp_fu_1119_p3 xor ap_const_lv1_1);
    xor_ln77_69_fu_4118_p2 <= (or_ln77_45_fu_4112_p2 xor ap_const_lv1_1);
    xor_ln77_6_fu_1959_p2 <= (tmp_16_fu_1943_p3 xor ap_const_lv1_1);
    xor_ln77_70_fu_4216_p2 <= (tmp_142_fu_4208_p3 xor ap_const_lv1_1);
    xor_ln77_71_fu_4244_p2 <= (tmp_143_fu_4228_p3 xor ap_const_lv1_1);
    xor_ln77_72_fu_4270_p2 <= (select_ln77_56_fu_4236_p3 xor ap_const_lv1_1);
    xor_ln77_73_fu_4282_p2 <= (grp_fu_1059_p3 xor ap_const_lv1_1);
    xor_ln77_74_fu_4306_p2 <= (or_ln77_46_fu_4300_p2 xor ap_const_lv1_1);
    xor_ln77_75_fu_4374_p2 <= (tmp_148_fu_4366_p3 xor ap_const_lv1_1);
    xor_ln77_76_fu_4402_p2 <= (tmp_149_fu_4386_p3 xor ap_const_lv1_1);
    xor_ln77_77_fu_4428_p2 <= (select_ln77_60_fu_4394_p3 xor ap_const_lv1_1);
    xor_ln77_78_fu_4440_p2 <= (grp_fu_1119_p3 xor ap_const_lv1_1);
    xor_ln77_79_fu_4464_p2 <= (or_ln77_47_fu_4458_p2 xor ap_const_lv1_1);
    xor_ln77_7_fu_1985_p2 <= (select_ln77_4_fu_1951_p3 xor ap_const_lv1_1);
    xor_ln77_8_fu_1997_p2 <= (grp_fu_1119_p3 xor ap_const_lv1_1);
    xor_ln77_9_fu_2021_p2 <= (or_ln77_33_fu_2015_p2 xor ap_const_lv1_1);
    xor_ln77_fu_1772_p2 <= (tmp_5_fu_1764_p3 xor ap_const_lv1_1);
    zext_ln73_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln74_reg_4550),7));
    zext_ln77_10_fu_3503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1077_p3),24));
    zext_ln77_11_fu_3661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1137_p3),24));
    zext_ln77_12_fu_3852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1077_p3),24));
    zext_ln77_13_fu_4010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1137_p3),24));
    zext_ln77_14_fu_4198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1077_p3),24));
    zext_ln77_15_fu_4356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1137_p3),24));
    zext_ln77_16_fu_2064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln77_s_fu_2058_p3),64));
    zext_ln77_17_fu_1271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1263_p3),64));
    zext_ln77_18_fu_2077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_2069_p4),64));
    zext_ln77_19_fu_2434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_2425_p5),64));
    zext_ln77_1_fu_1913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1137_p3),24));
    zext_ln77_20_fu_2447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_2439_p4),64));
    zext_ln77_21_fu_2777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_2768_p5),64));
    zext_ln77_22_fu_2793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_2782_p6),64));
    zext_ln77_23_fu_3123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_fu_3114_p5),64));
    zext_ln77_24_fu_3136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_3128_p4),64));
    zext_ln77_25_fu_3466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_fu_3457_p5),64));
    zext_ln77_26_fu_3482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_87_fu_3471_p6),64));
    zext_ln77_27_fu_3815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_97_fu_3803_p7),64));
    zext_ln77_28_fu_3831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_109_fu_3820_p6),64));
    zext_ln77_29_fu_4161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_118_fu_4152_p5),64));
    zext_ln77_2_fu_2098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1077_p3),24));
    zext_ln77_30_fu_4177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_127_fu_4166_p6),64));
    zext_ln77_31_fu_4507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_136_fu_4498_p5),64));
    zext_ln77_32_fu_4520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_144_fu_4512_p4),64));
    zext_ln77_3_fu_2256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1137_p3),24));
    zext_ln77_4_fu_2468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1077_p3),24));
    zext_ln77_5_fu_2626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1137_p3),24));
    zext_ln77_6_fu_2814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1077_p3),24));
    zext_ln77_7_fu_2972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1137_p3),24));
    zext_ln77_8_fu_3157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1077_p3),24));
    zext_ln77_9_fu_3315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1137_p3),24));
    zext_ln77_fu_1754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1077_p3),24));
end behav;
