\doxysubsubsubsection{GPIO bit position}
\label{group___p_w_r_ex___g_p_i_o___bit___number}\index{GPIO bit position@{GPIO bit position}}


for I/O pull up/down setting in standby/shutdown mode  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+0}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU0}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+1}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU1}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+2}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU2}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+3}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU3}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+4}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU4}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+5}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU5}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+6}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU6}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+7}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU7}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+8}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU8}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+9}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU9}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+10}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU10}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+11}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU11}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+12}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU12}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+13}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU13}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+14}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU14}
\item 
\#define \textbf{ PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+15}~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU15}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
for I/O pull up/down setting in standby/shutdown mode 



\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___p_w_r_ex___g_p_i_o___bit___number_ga1fa6087f4fa74f3b65462710a0e959ca} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_0@{PWR\_GPIO\_BIT\_0}}
\index{PWR\_GPIO\_BIT\_0@{PWR\_GPIO\_BIT\_0}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_0}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+0~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU0}}

GPIO port I/O pin 0 ~\newline
 \label{group___p_w_r_ex___g_p_i_o___bit___number_gaf2023d0967581927b0859e13d1a299f0} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_1@{PWR\_GPIO\_BIT\_1}}
\index{PWR\_GPIO\_BIT\_1@{PWR\_GPIO\_BIT\_1}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_1}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+1~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU1}}

GPIO port I/O pin 1 ~\newline
 \label{group___p_w_r_ex___g_p_i_o___bit___number_gad6dec1b7d168b59c1701e3dc01abfec4} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_10@{PWR\_GPIO\_BIT\_10}}
\index{PWR\_GPIO\_BIT\_10@{PWR\_GPIO\_BIT\_10}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_10}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+10~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU10}}

GPIO port I/O pin 10 \label{group___p_w_r_ex___g_p_i_o___bit___number_ga652acbecfc801fe6e6e32b23abaad253} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_11@{PWR\_GPIO\_BIT\_11}}
\index{PWR\_GPIO\_BIT\_11@{PWR\_GPIO\_BIT\_11}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_11}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+11~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU11}}

GPIO port I/O pin 11 \label{group___p_w_r_ex___g_p_i_o___bit___number_ga7b9a90b33ac29fe6b89aa2faf1442316} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_12@{PWR\_GPIO\_BIT\_12}}
\index{PWR\_GPIO\_BIT\_12@{PWR\_GPIO\_BIT\_12}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_12}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+12~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU12}}

GPIO port I/O pin 12 \label{group___p_w_r_ex___g_p_i_o___bit___number_ga18b050531d8313a5c33100662cc7dfd8} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_13@{PWR\_GPIO\_BIT\_13}}
\index{PWR\_GPIO\_BIT\_13@{PWR\_GPIO\_BIT\_13}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_13}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+13~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU13}}

GPIO port I/O pin 13 \label{group___p_w_r_ex___g_p_i_o___bit___number_gad479628a265d0bfcaaf854a53eefd4bf} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_14@{PWR\_GPIO\_BIT\_14}}
\index{PWR\_GPIO\_BIT\_14@{PWR\_GPIO\_BIT\_14}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_14}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+14~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU14}}

GPIO port I/O pin 14 \label{group___p_w_r_ex___g_p_i_o___bit___number_gac6c1915f32e6234822682795bc691e68} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_15@{PWR\_GPIO\_BIT\_15}}
\index{PWR\_GPIO\_BIT\_15@{PWR\_GPIO\_BIT\_15}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_15}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+15~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU15}}

GPIO port I/O pin 15 \label{group___p_w_r_ex___g_p_i_o___bit___number_ga96bbf59d35b1db690af6a5dc68544740} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_2@{PWR\_GPIO\_BIT\_2}}
\index{PWR\_GPIO\_BIT\_2@{PWR\_GPIO\_BIT\_2}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_2}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+2~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU2}}

GPIO port I/O pin 2 ~\newline
 \label{group___p_w_r_ex___g_p_i_o___bit___number_gaa656ee12dbb621b2263a8a4573725975} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_3@{PWR\_GPIO\_BIT\_3}}
\index{PWR\_GPIO\_BIT\_3@{PWR\_GPIO\_BIT\_3}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_3}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+3~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU3}}

GPIO port I/O pin 3 ~\newline
 \label{group___p_w_r_ex___g_p_i_o___bit___number_ga46c681a84ba69e0ec01eb1989f4aa655} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_4@{PWR\_GPIO\_BIT\_4}}
\index{PWR\_GPIO\_BIT\_4@{PWR\_GPIO\_BIT\_4}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_4}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+4~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU4}}

GPIO port I/O pin 4 ~\newline
 \label{group___p_w_r_ex___g_p_i_o___bit___number_ga72b3082415af11419cc44cbc93a686fa} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_5@{PWR\_GPIO\_BIT\_5}}
\index{PWR\_GPIO\_BIT\_5@{PWR\_GPIO\_BIT\_5}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_5}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+5~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU5}}

GPIO port I/O pin 5 ~\newline
 \label{group___p_w_r_ex___g_p_i_o___bit___number_gad62d178535498ea4cebdfbcb55138a98} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_6@{PWR\_GPIO\_BIT\_6}}
\index{PWR\_GPIO\_BIT\_6@{PWR\_GPIO\_BIT\_6}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_6}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+6~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU6}}

GPIO port I/O pin 6 ~\newline
 \label{group___p_w_r_ex___g_p_i_o___bit___number_ga6dd617d5f95dd04ab5aa28833ccf38e6} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_7@{PWR\_GPIO\_BIT\_7}}
\index{PWR\_GPIO\_BIT\_7@{PWR\_GPIO\_BIT\_7}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_7}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+7~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU7}}

GPIO port I/O pin 7 ~\newline
 \label{group___p_w_r_ex___g_p_i_o___bit___number_gae1a99549c3ee84422febc7c0f89c1439} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_8@{PWR\_GPIO\_BIT\_8}}
\index{PWR\_GPIO\_BIT\_8@{PWR\_GPIO\_BIT\_8}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_8}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+8~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU8}}

GPIO port I/O pin 8 ~\newline
 \label{group___p_w_r_ex___g_p_i_o___bit___number_gafa5d2bc0805d660550ef54dd2f4dd60b} 
\index{GPIO bit position@{GPIO bit position}!PWR\_GPIO\_BIT\_9@{PWR\_GPIO\_BIT\_9}}
\index{PWR\_GPIO\_BIT\_9@{PWR\_GPIO\_BIT\_9}!GPIO bit position@{GPIO bit position}}
\doxysubsubsubsubsubsection{PWR\_GPIO\_BIT\_9}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GPIO\+\_\+\+BIT\+\_\+9~\textbf{ PWR\+\_\+\+PUCRB\+\_\+\+PU9}}

GPIO port I/O pin 9 ~\newline
 