{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1630, "design__instance__area": 19267.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 25, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.003058563219383359, "power__switching__total": 0.0014156607212498784, "power__leakage__total": 2.1466981081630365e-08, "power__total": 0.004474245477467775, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.11812799683897292, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.1154984335307791, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4813269918872671, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.312272883057208, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.481327, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.662748, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 25, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.12356670203467249, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.12259958673056963, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.46892313581614, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.1684865628038195, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.057928, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.3815, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 25, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11431721171032193, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11180749698102596, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2677109720791114, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.197979971354025, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.267711, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.092287, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 25, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.11163890960996865, "clock__skew__worst_setup": 0.10954372441421578, "timing__hold__ws": 0.2654133099535161, "timing__setup__ws": -0.04446310112611035, "timing__hold__tns": 0, "timing__setup__tns": -0.04446310112611035, "timing__hold__wns": 0, "timing__setup__wns": -0.04446310112611035, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265413, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 1, "timing__setup_r2r__ws": 2.207108, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 1943, "design__instance__area__stdcell": 19658.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.876297, "design__instance__utilization__stdcell": 0.876297, "design__rows": 55, "design__rows:unithd": 55, "design__sites": 17930, "design__sites:unithd": 17930, "design__instance__count__class:inverter": 29, "design__instance__area__class:inverter": 110.106, "design__instance__count__class:sequential_cell": 335, "design__instance__area__class:sequential_cell": 7141.85, "design__instance__count__class:multi_input_combinational_cell": 788, "design__instance__area__class:multi_input_combinational_cell": 7586.03, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3505523, "design__instance__count__class:timing_repair_buffer": 426, "design__instance__area__class:timing_repair_buffer": 3658.51, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 48959.1, "design__violations": 0, "design__instance__count__class:clock_buffer": 27, "design__instance__area__class:clock_buffer": 405.389, "design__instance__count__class:clock_inverter": 22, "design__instance__area__class:clock_inverter": 357.843, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 282, "antenna__violating__nets": 9, "antenna__violating__pins": 10, "route__antenna_violation__count": 9, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "design__instance__area__class:antenna_cell": 7.5072, "route__net": 1645, "route__net__special": 2, "route__drc_errors__iter:0": 1200, "route__wirelength__iter:0": 57186, "route__drc_errors__iter:1": 636, "route__wirelength__iter:1": 56463, "route__drc_errors__iter:2": 646, "route__wirelength__iter:2": 56260, "route__drc_errors__iter:3": 86, "route__wirelength__iter:3": 56102, "route__drc_errors__iter:4": 31, "route__wirelength__iter:4": 56074, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 56059, "route__drc_errors": 0, "route__wirelength": 56059, "route__vias": 12602, "route__vias__singlecut": 12602, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 326.685, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 22, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 22, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 22, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 25, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.11501692979138131, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11275729280545484, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4762252393890709, "timing__setup__ws__corner:min_tt_025C_1v80": 4.414644330607107, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.476225, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.672826, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 22, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 25, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.11960353879158216, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.11893562860107787, "timing__hold__ws__corner:min_ss_100C_1v60": 0.4874976116326507, "timing__setup__ws__corner:min_ss_100C_1v60": 0.36132076131547664, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.05025, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.595235, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 22, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 25, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11163890960996865, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.10954372441421578, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2654133099535161, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.226542013782531, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.265413, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.099011, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 22, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 25, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.12272226637826032, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.11981697917410285, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4856545303373446, "timing__setup__ws__corner:max_tt_025C_1v80": 4.2034346082505785, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.485655, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.654791, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 22, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 25, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.1287199133715154, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.12806632505843382, "timing__hold__ws__corner:max_ss_100C_1v60": 0.4535765225127146, "timing__setup__ws__corner:max_ss_100C_1v60": -0.04446310112611035, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.04446310112611035, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.04446310112611035, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.068352, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.207108, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 22, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 25, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.11866362395235189, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11559302453515238, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.270586338771909, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.173108310363744, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.270586, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.08678, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 22, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 22, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79736, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7992, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00264265, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00226918, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000752355, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00226918, "design_powergrid__voltage__worst": 0.00226918, "design_powergrid__voltage__worst__net:VPWR": 1.79736, "design_powergrid__drop__worst": 0.00264265, "design_powergrid__drop__worst__net:VPWR": 0.00264265, "design_powergrid__voltage__worst__net:VGND": 0.00226918, "design_powergrid__drop__worst__net:VGND": 0.00226918, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000796, "ir__drop__worst": 0.00264, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}