module top_module(
    input clk,
    input reset,    // Synchronous reset
    input in,
    output disc,
    output flag,
    output err);
    parameter S0=0,S1=1,S2=2,S3=3,S4=4,S5=5,S6=6,S7=7,S8=8,S9=9;
    reg [3:0]state,next_state;
    always@(posedge clk) begin
        if(reset)
            state<=S0;
        else
            state<=next_state;
    end
    always @(*) begin
        case(state)
            S0: next_state=(in)?S1:S0;
            S1: next_state=(in)?S2:S0;
            S2: next_state=(in)?S3:S0;
            S3: next_state=(in)?S4:S0;
            S4: next_state=(in)?S5:S0;
            S5: next_state=(in)?S6:S7;
            S6: next_state=(in)?S9:S8;
            S7: next_state=(in)?S1:S0;
            S8: next_state=(in)?S1:S0;
            S9: next_state=(in)?S9:S0;
            default: next_state=S0;
        endcase           
    end
    assign disc=(state==S7);
    assign flag=(state==S8);
    assign err=(state==S9);


endmodule
