{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715818757859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715818757859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 08:19:17 2024 " "Processing started: Thu May 16 08:19:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715818757859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715818757859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715818757859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715818758835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_control " "Found entity 1: FPGA_control" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818758914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818758914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc0_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc0_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_drive " "Found entity 1: ADC0_drive" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818758914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818758914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_FIFO " "Found entity 1: ADC0_FIFO" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818758914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818758914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_control " "Elaborating entity \"FPGA_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715818760277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_drive ADC0_drive:ADC0_drive " "Elaborating entity \"ADC0_drive\" for hierarchy \"ADC0_drive:ADC0_drive\"" {  } { { "src/FPGA_control.v" "ADC0_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ADC0_drive.v(39) " "Verilog HDL assignment warning at ADC0_drive.v(39): truncated value with size 32 to match size of target (13)" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715818760309 "|FPGA_control|ADC0_drive:ADC0_drive"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ADC0_drive.v(72) " "Verilog HDL Case Statement information at ADC0_drive.v(72): all case item expressions in this case statement are onehot" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1715818760309 "|FPGA_control|ADC0_drive:ADC0_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_FIFO ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst " "Elaborating entity \"ADC0_FIFO\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\"" {  } { { "src/ADC0_drive.v" "ADC0_FIFO_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "scfifo_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715818760513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760529 ""}  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715818760529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2841 " "Found entity 1: scfifo_2841" {  } { { "db/scfifo_2841.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_2841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818760607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818760607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2841 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated " "Elaborating entity \"scfifo_2841\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lv31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lv31 " "Found entity 1: a_dpfifo_lv31" {  } { { "db/a_dpfifo_lv31.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818760623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818760623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lv31 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo " "Elaborating entity \"a_dpfifo_lv31\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\"" {  } { { "db/scfifo_2841.tdf" "dpfifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_2841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1bf " "Found entity 1: a_fefifo_1bf" {  } { { "db/a_fefifo_1bf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818760654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818760654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1bf ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state " "Elaborating entity \"a_fefifo_1bf\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\"" {  } { { "db/a_dpfifo_lv31.tdf" "fifo_state" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_qp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818760732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818760732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw " "Elaborating entity \"cntr_qp7\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw\"" {  } { { "db/a_fefifo_1bf.tdf" "count_usedw" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_f811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_f811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_f811 " "Found entity 1: dpram_f811" {  } { { "db/dpram_f811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_f811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818760794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818760794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_f811 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram " "Elaborating entity \"dpram_f811\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\"" {  } { { "db/a_dpfifo_lv31.tdf" "FIFOram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3k1 " "Found entity 1: altsyncram_g3k1" {  } { { "db/altsyncram_g3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_g3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818760873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818760873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3k1 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1 " "Elaborating entity \"altsyncram_g3k1\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1\"" {  } { { "db/dpram_f811.tdf" "altsyncram1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_f811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_epb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818760935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818760935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|cntr_epb:rd_ptr_count " "Elaborating entity \"cntr_epb\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|cntr_epb:rd_ptr_count\"" {  } { { "db/a_dpfifo_lv31.tdf" "rd_ptr_count" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715818760935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a124 " "Found entity 1: altsyncram_a124" {  } { { "db/altsyncram_a124.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_a124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818762537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818762537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818762694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818762694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818762803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818762803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tgi " "Found entity 1: cntr_tgi" {  } { { "db/cntr_tgi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_tgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818762928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818762928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818763006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818763006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818763100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818763100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0hi " "Found entity 1: cntr_0hi" {  } { { "db/cntr_0hi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_0hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818763225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818763225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818763287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818763287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818763381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818763381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715818763444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715818763444 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715818763569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715818764915 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715818765056 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715818765103 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715818765103 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715818765150 "|FPGA_control|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715818765150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715818765242 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 127 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1715818765892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715818765939 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715818765939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1626 " "Implemented 1626 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715818766253 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715818766253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1531 " "Implemented 1531 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715818766253 ""} { "Info" "ICUT_CUT_TM_RAMS" "71 " "Implemented 71 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1715818766253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715818766253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715818766284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 08:19:26 2024 " "Processing ended: Thu May 16 08:19:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715818766284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715818766284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715818766284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715818766284 ""}
