{
    "args": [
        "-o",
        "hw_accel_dma_out_fifo",
        "--base_path",
        "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "memory",
            "name": "efx_fifo_top",
            "version": "1.0"
        }
    ],
    "conf": {
        "SYNC_CLK": "1",
        "SYNC_STAGE": "2",
        "DEPTH": "5",
        "DATA_WIDTH": "24",
        "MODE": "1",
        "OUTPUT_REG": "0",
        "PROG_FULL_ASSERT": "25",
        "PROGRAMMABLE_FULL": "1",
        "PROG_FULL_NEGATE": "25",
        "PROG_EMPTY_ASSERT": "2",
        "PROG_EMPTY_NEGATE": "3",
        "PROGRAMMABLE_EMPTY": "0",
        "OPTIONAL_FLAGS": "1",
        "PIPELINE_REG": "0",
        "DEVICE_FAMILY": "0",
        "ASYM_WIDTH_RATIO": "4",
        "BYPASS_RESET_SYNC": "0"
    },
    "output": {
        "external_source": [
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\hw_accel_dma_out_fifo_tmpl.vhd",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\hw_accel_dma_out_fifo_define.vh",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\hw_accel_dma_out_fifo.v",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\hw_accel_dma_out_fifo_tmpl.v"
        ],
        "external_example": [
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\T20F256_devkit\\fifo_demo_top.v",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\T20F256_devkit\\fifo_demo.peri.xml",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\T20F256_devkit\\fifo_demo.xml",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\T20F256_devkit\\fifo_demo_T20.sdc",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\T20F256_devkit\\efx_symmetric_width_fifo_top.v",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\T20F256_devkit\\hw_accel_dma_out_fifo.v",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\T20F256_devkit\\hw_accel_dma_out_fifo_define.vh"
        ],
        "external_example_2": [
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Ti60F225_devkit\\fifo_demo_top.v",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Ti60F225_devkit\\fifo_demo.peri.xml",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Ti60F225_devkit\\fifo_demo.xml",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Ti60F225_devkit\\fifo_demo_Ti60.sdc",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Ti60F225_devkit\\efx_symmetric_width_fifo_top.v",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Ti60F225_devkit\\hw_accel_dma_out_fifo.v",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Ti60F225_devkit\\hw_accel_dma_out_fifo_define.vh"
        ],
        "external_testbench": [
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Testbench\\fifo_tb.sv",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Testbench\\xrun.sh",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Testbench\\msim.sh",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Testbench\\flist",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Testbench\\modelsim.do",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Testbench\\hw_accel_dma_out_fifo.v",
            "C:\\efx_evsoc-v2.0\\T120F324_1280_720_dualCam\\ip\\hw_accel_dma_out_fifo\\Testbench\\hw_accel_dma_out_fifo_define.vh"
        ]
    },
    "sw_version": "2021.2.323",
    "generated_date": "2022-02-17T09:32:39.321477"
}