/*
 * Swamp - cooperative multitasking operating system
 * Copyright (c) 2016 rksdna
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#ifndef RCC_H
#define RCC_H

#include <types.h>

struct rcc
{
    volatile u32_t CR;
    volatile u32_t CFGR;
    volatile u32_t CIR;
    volatile u32_t APB2RSTR;
    volatile u32_t APB1RSTR;
    volatile u32_t AHBENR;
    volatile u32_t APB2ENR;
    volatile u32_t APB1ENR;
    volatile u32_t BDCR;
    volatile u32_t CSR;
    volatile u32_t AHBRSTR;
    volatile u32_t CFGR2;
    volatile u32_t CFGR3;
    volatile u32_t CR2;
};

#define RCC ((struct rcc *)0x40021000)

#define RCC_CR_HSION ((u32_t)0x00000001)
#define RCC_CR_HSIRDY ((u32_t)0x00000002)
#define RCC_CR_HSITRIM ((u32_t)0x000000F8)
#define RCC_CR_HSITRIM_0 ((u32_t)0x00000008)
#define RCC_CR_HSITRIM_1 ((u32_t)0x00000010)
#define RCC_CR_HSITRIM_2 ((u32_t)0x00000020)
#define RCC_CR_HSITRIM_3 ((u32_t)0x00000040)
#define RCC_CR_HSITRIM_4 ((u32_t)0x00000080)
#define RCC_CR_HSICAL ((u32_t)0x0000FF00)
#define RCC_CR_HSICAL_0 ((u32_t)0x00000100)
#define RCC_CR_HSICAL_1 ((u32_t)0x00000200)
#define RCC_CR_HSICAL_2 ((u32_t)0x00000400)
#define RCC_CR_HSICAL_3 ((u32_t)0x00000800)
#define RCC_CR_HSICAL_4 ((u32_t)0x00001000)
#define RCC_CR_HSICAL_5 ((u32_t)0x00002000)
#define RCC_CR_HSICAL_6 ((u32_t)0x00004000)
#define RCC_CR_HSICAL_7 ((u32_t)0x00008000)
#define RCC_CR_HSEON ((u32_t)0x00010000)
#define RCC_CR_HSERDY ((u32_t)0x00020000)
#define RCC_CR_HSEBYP ((u32_t)0x00040000)
#define RCC_CR_CSSON ((u32_t)0x00080000)
#define RCC_CR_PLLON ((u32_t)0x01000000)
#define RCC_CR_PLLRDY ((u32_t)0x02000000)

#define RCC_CFGR_SW ((u32_t)0x00000003)
#define RCC_CFGR_SW_0 ((u32_t)0x00000001)
#define RCC_CFGR_SW_1 ((u32_t)0x00000002)
#define RCC_CFGR_SW_HSI ((u32_t)0x00000000)
#define RCC_CFGR_SW_HSE ((u32_t)0x00000001)
#define RCC_CFGR_SW_PLL ((u32_t)0x00000002)
#define RCC_CFGR_SW_HSI48 ((u32_t)0x00000003)
#define RCC_CFGR_SWS ((u32_t)0x0000000C)
#define RCC_CFGR_SWS_0 ((u32_t)0x00000004)
#define RCC_CFGR_SWS_1 ((u32_t)0x00000008)
#define RCC_CFGR_SWS_HSI ((u32_t)0x00000000)
#define RCC_CFGR_SWS_HSE ((u32_t)0x00000004)
#define RCC_CFGR_SWS_PLL ((u32_t)0x00000008)
#define RCC_CFGR_SWS_HSI48 ((u32_t)0x0000000C)
#define RCC_CFGR_HPRE ((u32_t)0x000000F0)
#define RCC_CFGR_HPRE_0 ((u32_t)0x00000010)
#define RCC_CFGR_HPRE_1 ((u32_t)0x00000020)
#define RCC_CFGR_HPRE_2 ((u32_t)0x00000040)
#define RCC_CFGR_HPRE_3 ((u32_t)0x00000080)
#define RCC_CFGR_HPRE_DIV1 ((u32_t)0x00000000)
#define RCC_CFGR_HPRE_DIV2 ((u32_t)0x00000080)
#define RCC_CFGR_HPRE_DIV4 ((u32_t)0x00000090)
#define RCC_CFGR_HPRE_DIV8 ((u32_t)0x000000A0)
#define RCC_CFGR_HPRE_DIV16 ((u32_t)0x000000B0)
#define RCC_CFGR_HPRE_DIV64 ((u32_t)0x000000C0)
#define RCC_CFGR_HPRE_DIV128 ((u32_t)0x000000D0)
#define RCC_CFGR_HPRE_DIV256 ((u32_t)0x000000E0)
#define RCC_CFGR_HPRE_DIV512 ((u32_t)0x000000F0)
#define RCC_CFGR_PPRE ((u32_t)0x00000700)
#define RCC_CFGR_PPRE_0 ((u32_t)0x00000100)
#define RCC_CFGR_PPRE_1 ((u32_t)0x00000200)
#define RCC_CFGR_PPRE_2 ((u32_t)0x00000400)
#define RCC_CFGR_PPRE_DIV1 ((u32_t)0x00000000)
#define RCC_CFGR_PPRE_DIV2 ((u32_t)0x00000400)
#define RCC_CFGR_PPRE_DIV4 ((u32_t)0x00000500)
#define RCC_CFGR_PPRE_DIV8 ((u32_t)0x00000600)
#define RCC_CFGR_PPRE_DIV16 ((u32_t)0x00000700)
#define RCC_CFGR_ADCPRE ((u32_t)0x00004000)
#define RCC_CFGR_ADCPRE_DIV2 ((u32_t)0x00000000)
#define RCC_CFGR_ADCPRE_DIV4 ((u32_t)0x00004000)
#define RCC_CFGR_PLLSRC ((u32_t)0x00018000)
#define RCC_CFGR_PLLSRC_HSI_DIV2 ((u32_t)0x00000000)
#define RCC_CFGR_PLLSRC_HSI_PREDIV ((u32_t)0x00008000)
#define RCC_CFGR_PLLSRC_HSE_PREDIV ((u32_t)0x00010000)
#define RCC_CFGR_PLLSRC_HSI48_PREDIV ((u32_t)0x00018000)
#define RCC_CFGR_PLLXTPRE ((u32_t)0x00020000)
#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 ((u32_t)0x00000000)
#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 ((u32_t)0x00020000)
#define RCC_CFGR_PLLMUL ((u32_t)0x003C0000)
#define RCC_CFGR_PLLMUL_0 ((u32_t)0x00040000)
#define RCC_CFGR_PLLMUL_1 ((u32_t)0x00080000)
#define RCC_CFGR_PLLMUL_2 ((u32_t)0x00100000)
#define RCC_CFGR_PLLMUL_3 ((u32_t)0x00200000)
#define RCC_CFGR_PLLMUL2 ((u32_t)0x00000000)
#define RCC_CFGR_PLLMUL3 ((u32_t)0x00040000)
#define RCC_CFGR_PLLMUL4 ((u32_t)0x00080000)
#define RCC_CFGR_PLLMUL5 ((u32_t)0x000C0000)
#define RCC_CFGR_PLLMUL6 ((u32_t)0x00100000)
#define RCC_CFGR_PLLMUL7 ((u32_t)0x00140000)
#define RCC_CFGR_PLLMUL8 ((u32_t)0x00180000)
#define RCC_CFGR_PLLMUL9 ((u32_t)0x001C0000)
#define RCC_CFGR_PLLMUL10 ((u32_t)0x00200000)
#define RCC_CFGR_PLLMUL11 ((u32_t)0x00240000)
#define RCC_CFGR_PLLMUL12 ((u32_t)0x00280000)
#define RCC_CFGR_PLLMUL13 ((u32_t)0x002C0000)
#define RCC_CFGR_PLLMUL14 ((u32_t)0x00300000)
#define RCC_CFGR_PLLMUL15 ((u32_t)0x00340000)
#define RCC_CFGR_PLLMUL16 ((u32_t)0x00380000)
#define RCC_CFGR_USBPRE ((u32_t)0x00400000)
#define RCC_CFGR_MCO ((u32_t)0x0F000000)
#define RCC_CFGR_MCO_0 ((u32_t)0x01000000)
#define RCC_CFGR_MCO_1 ((u32_t)0x02000000)
#define RCC_CFGR_MCO_2 ((u32_t)0x04000000)
#define RCC_CFGR_MCO_3 ((u32_t)0x08000000)
#define RCC_CFGR_MCO_NOCLOCK ((u32_t)0x00000000)
#define RCC_CFGR_MCO_HSI14 ((u32_t)0x01000000)
#define RCC_CFGR_MCO_LSI ((u32_t)0x02000000)
#define RCC_CFGR_MCO_LSE ((u32_t)0x03000000)
#define RCC_CFGR_MCO_SYSCLK ((u32_t)0x04000000)
#define RCC_CFGR_MCO_HSI ((u32_t)0x05000000)
#define RCC_CFGR_MCO_HSE ((u32_t)0x06000000)
#define RCC_CFGR_MCO_PLL ((u32_t)0x07000000)
#define RCC_CFGR_MCO_HSI48 ((u32_t)0x08000000)
#define RCC_CFGR_MCOPRE ((u32_t)0x70000000)
#define RCC_CFGR_MCOPRE_DIV1 ((u32_t)0x00000000)
#define RCC_CFGR_MCOPRE_DIV2 ((u32_t)0x10000000)
#define RCC_CFGR_MCOPRE_DIV4 ((u32_t)0x20000000)
#define RCC_CFGR_MCOPRE_DIV8 ((u32_t)0x30000000)
#define RCC_CFGR_MCOPRE_DIV16 ((u32_t)0x40000000)
#define RCC_CFGR_MCOPRE_DIV32 ((u32_t)0x50000000)
#define RCC_CFGR_MCOPRE_DIV64 ((u32_t)0x60000000)
#define RCC_CFGR_MCOPRE_DIV128 ((u32_t)0x70000000)
#define RCC_CFGR_PLLNODIV ((u32_t)0x80000000)

#define RCC_CIR_LSIRDYF ((u32_t)0x00000001)
#define RCC_CIR_LSERDYF ((u32_t)0x00000002)
#define RCC_CIR_HSIRDYF ((u32_t)0x00000004)
#define RCC_CIR_HSERDYF ((u32_t)0x00000008)
#define RCC_CIR_PLLRDYF ((u32_t)0x00000010)
#define RCC_CIR_HSI14RDYF ((u32_t)0x00000020)
#define RCC_CIR_HSI48RDYF ((u32_t)0x00000040)
#define RCC_CIR_CSSF ((u32_t)0x00000080)
#define RCC_CIR_LSIRDYIE ((u32_t)0x00000100)
#define RCC_CIR_LSERDYIE ((u32_t)0x00000200)
#define RCC_CIR_HSIRDYIE ((u32_t)0x00000400)
#define RCC_CIR_HSERDYIE ((u32_t)0x00000800)
#define RCC_CIR_PLLRDYIE ((u32_t)0x00001000)
#define RCC_CIR_HSI14RDYIE ((u32_t)0x00002000)
#define RCC_CIR_HSI48RDYIE ((u32_t)0x00004000)
#define RCC_CIR_LSIRDYC ((u32_t)0x00010000)
#define RCC_CIR_LSERDYC ((u32_t)0x00020000)
#define RCC_CIR_HSIRDYC ((u32_t)0x00040000)
#define RCC_CIR_HSERDYC ((u32_t)0x00080000)
#define RCC_CIR_PLLRDYC ((u32_t)0x00100000)
#define RCC_CIR_HSI14RDYC ((u32_t)0x00200000)
#define RCC_CIR_HSI48RDYC ((u32_t)0x00400000)
#define RCC_CIR_CSSC ((u32_t)0x00800000)

#define RCC_APB2RSTR_SYSCFGRST ((u32_t)0x00000001)
#define RCC_APB2RSTR_ADCRST ((u32_t)0x00000200)
#define RCC_APB2RSTR_TIM1RST ((u32_t)0x00000800)
#define RCC_APB2RSTR_SPI1RST ((u32_t)0x00001000)
#define RCC_APB2RSTR_USART1RST ((u32_t)0x00004000)
#define RCC_APB2RSTR_TIM16RST ((u32_t)0x00020000)
#define RCC_APB2RSTR_TIM17RST ((u32_t)0x00040000)
#define RCC_APB2RSTR_DBGMCURST ((u32_t)0x00400000)

#define RCC_APB1RSTR_TIM2RST ((u32_t)0x00000001)
#define RCC_APB1RSTR_TIM3RST ((u32_t)0x00000002)
#define RCC_APB1RSTR_TIM14RST ((u32_t)0x00000100)
#define RCC_APB1RSTR_WWDGRST ((u32_t)0x00000800)
#define RCC_APB1RSTR_SPI2RST ((u32_t)0x00004000)
#define RCC_APB1RSTR_USART2RST ((u32_t)0x00020000)
#define RCC_APB1RSTR_I2C1RST ((u32_t)0x00200000)
#define RCC_APB1RSTR_USBRST ((u32_t)0x00800000)
#define RCC_APB1RSTR_CANRST ((u32_t)0x02000000)
#define RCC_APB1RSTR_CRSRST ((u32_t)0x08000000)
#define RCC_APB1RSTR_PWRRST ((u32_t)0x10000000)
#define RCC_APB1RSTR_CECRST ((u32_t)0x40000000)

#define RCC_AHBENR_DMAEN ((u32_t)0x00000001)
#define RCC_AHBENR_SRAMEN ((u32_t)0x00000004)
#define RCC_AHBENR_FLITFEN ((u32_t)0x00000010)
#define RCC_AHBENR_CRCEN ((u32_t)0x00000040)
#define RCC_AHBENR_GPIOAEN ((u32_t)0x00020000)
#define RCC_AHBENR_GPIOBEN ((u32_t)0x00040000)
#define RCC_AHBENR_GPIOCEN ((u32_t)0x00080000)
#define RCC_AHBENR_GPIOFEN ((u32_t)0x00400000)
#define RCC_AHBENR_TSCEN ((u32_t)0x01000000)

#define RCC_APB2ENR_SYSCFGCOMPEN ((u32_t)0x00000001)
#define RCC_APB2ENR_ADCEN ((u32_t)0x00000200)
#define RCC_APB2ENR_TIM1EN ((u32_t)0x00000800)
#define RCC_APB2ENR_SPI1EN ((u32_t)0x00001000)
#define RCC_APB2ENR_USART1EN ((u32_t)0x00004000)
#define RCC_APB2ENR_TIM16EN ((u32_t)0x00020000)
#define RCC_APB2ENR_TIM17EN ((u32_t)0x00040000)
#define RCC_APB2ENR_DBGMCUEN ((u32_t)0x00400000)

#define RCC_APB1ENR_TIM2EN ((u32_t)0x00000001)
#define RCC_APB1ENR_TIM3EN ((u32_t)0x00000002)
#define RCC_APB1ENR_TIM14EN ((u32_t)0x00000100)
#define RCC_APB1ENR_WWDGEN ((u32_t)0x00000800)
#define RCC_APB1ENR_SPI2EN ((u32_t)0x00004000)
#define RCC_APB1ENR_USART2EN ((u32_t)0x00020000)
#define RCC_APB1ENR_I2C1EN ((u32_t)0x00200000)
#define RCC_APB1ENR_USBEN ((u32_t)0x00800000)
#define RCC_APB1ENR_CANEN ((u32_t)0x02000000)
#define RCC_APB1ENR_CRSEN ((u32_t)0x08000000)
#define RCC_APB1ENR_PWREN ((u32_t)0x10000000)
#define RCC_APB1ENR_CECEN ((u32_t)0x40000000)

#define RCC_BDCR_LSEON ((u32_t)0x00000001)
#define RCC_BDCR_LSERDY ((u32_t)0x00000002)
#define RCC_BDCR_LSEBYP ((u32_t)0x00000004)
#define RCC_BDCR_LSEDRV ((u32_t)0x00000018)
#define RCC_BDCR_LSEDRV_0 ((u32_t)0x00000008)
#define RCC_BDCR_LSEDRV_1 ((u32_t)0x00000010)
#define RCC_BDCR_RTCSEL ((u32_t)0x00000300)
#define RCC_BDCR_RTCSEL_0 ((u32_t)0x00000100)
#define RCC_BDCR_RTCSEL_1 ((u32_t)0x00000200)

#define RCC_BDCR_RTCSEL_NOCLOCK ((u32_t)0x00000000)
#define RCC_BDCR_RTCSEL_LSE ((u32_t)0x00000100)
#define RCC_BDCR_RTCSEL_LSI ((u32_t)0x00000200)
#define RCC_BDCR_RTCSEL_HSE ((u32_t)0x00000300)
#define RCC_BDCR_RTCEN ((u32_t)0x00008000)
#define RCC_BDCR_BDRST ((u32_t)0x00010000)

#define RCC_CSR_LSION ((u32_t)0x00000001)
#define RCC_CSR_LSIRDY ((u32_t)0x00000002)
#define RCC_CSR_V18PWRRSTF ((u32_t)0x00800000)
#define RCC_CSR_RMVF ((u32_t)0x01000000)
#define RCC_CSR_OBLRSTF ((u32_t)0x02000000)
#define RCC_CSR_PINRSTF ((u32_t)0x04000000)
#define RCC_CSR_PORRSTF ((u32_t)0x08000000)
#define RCC_CSR_SFTRSTF ((u32_t)0x10000000)
#define RCC_CSR_IWDGRSTF ((u32_t)0x20000000)
#define RCC_CSR_WWDGRSTF ((u32_t)0x40000000)
#define RCC_CSR_LPWRRSTF ((u32_t)0x80000000)
#define RCC_CSR_OBL RCC_CSR_OBLRSTF

#define RCC_AHBRSTR_GPIOARST ((u32_t)0x00020000)
#define RCC_AHBRSTR_GPIOBRST ((u32_t)0x00040000)
#define RCC_AHBRSTR_GPIOCRST ((u32_t)0x00080000)
#define RCC_AHBRSTR_GPIOFRST ((u32_t)0x00400000)
#define RCC_AHBRSTR_TSCRST ((u32_t)0x01000000)
#define RCC_AHBRSTR_TSRST RCC_AHBRSTR_TSCRST

#define RCC_CFGR2_PREDIV ((u32_t)0x0000000F)
#define RCC_CFGR2_PREDIV_0 ((u32_t)0x00000001)
#define RCC_CFGR2_PREDIV_1 ((u32_t)0x00000002)
#define RCC_CFGR2_PREDIV_2 ((u32_t)0x00000004)
#define RCC_CFGR2_PREDIV_3 ((u32_t)0x00000008)
#define RCC_CFGR2_PREDIV_DIV1 ((u32_t)0x00000000)
#define RCC_CFGR2_PREDIV_DIV2 ((u32_t)0x00000001)
#define RCC_CFGR2_PREDIV_DIV3 ((u32_t)0x00000002)
#define RCC_CFGR2_PREDIV_DIV4 ((u32_t)0x00000003)
#define RCC_CFGR2_PREDIV_DIV5 ((u32_t)0x00000004)
#define RCC_CFGR2_PREDIV_DIV6 ((u32_t)0x00000005)
#define RCC_CFGR2_PREDIV_DIV7 ((u32_t)0x00000006)
#define RCC_CFGR2_PREDIV_DIV8 ((u32_t)0x00000007)
#define RCC_CFGR2_PREDIV_DIV9 ((u32_t)0x00000008)
#define RCC_CFGR2_PREDIV_DIV10 ((u32_t)0x00000009)
#define RCC_CFGR2_PREDIV_DIV11 ((u32_t)0x0000000A)
#define RCC_CFGR2_PREDIV_DIV12 ((u32_t)0x0000000B)
#define RCC_CFGR2_PREDIV_DIV13 ((u32_t)0x0000000C)
#define RCC_CFGR2_PREDIV_DIV14 ((u32_t)0x0000000D)
#define RCC_CFGR2_PREDIV_DIV15 ((u32_t)0x0000000E)
#define RCC_CFGR2_PREDIV_DIV16 ((u32_t)0x0000000F)
#define RCC_CFGR3_USART1SW ((u32_t)0x00000003)
#define RCC_CFGR3_USART1SW_0 ((u32_t)0x00000001)
#define RCC_CFGR3_USART1SW_1 ((u32_t)0x00000002)
#define RCC_CFGR3_USART1SW_PCLK ((u32_t)0x00000000)
#define RCC_CFGR3_USART1SW_SYSCLK ((u32_t)0x00000001)
#define RCC_CFGR3_USART1SW_LSE ((u32_t)0x00000002)
#define RCC_CFGR3_USART1SW_HSI ((u32_t)0x00000003)
#define RCC_CFGR3_I2C1SW ((u32_t)0x00000010)
#define RCC_CFGR3_I2C1SW_HSI ((u32_t)0x00000000)
#define RCC_CFGR3_I2C1SW_SYSCLK ((u32_t)0x00000010)
#define RCC_CFGR3_CECSW ((u32_t)0x00000040)
#define RCC_CFGR3_CECSW_HSI_DIV244 ((u32_t)0x00000000)
#define RCC_CFGR3_CECSW_LSE ((u32_t)0x00000040)
#define RCC_CFGR3_USBSW ((u32_t)0x00000080)
#define RCC_CFGR3_USBSW_HSI48 ((u32_t)0x00000000)
#define RCC_CFGR3_USBSW_PLLCLK ((u32_t)0x00000080)

#define RCC_CR2_HSI14ON ((u32_t)0x00000001)
#define RCC_CR2_HSI14RDY ((u32_t)0x00000002)
#define RCC_CR2_HSI14DIS ((u32_t)0x00000004)
#define RCC_CR2_HSI14TRIM ((u32_t)0x000000F8)
#define RCC_CR2_HSI14CAL ((u32_t)0x0000FF00)
#define RCC_CR2_HSI48ON ((u32_t)0x00010000)
#define RCC_CR2_HSI48RDY ((u32_t)0x00020000)
#define RCC_CR2_HSI48CAL ((u32_t)0xFF000000)

#endif
