{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 500.0000"
  ],
  "cts__clock__skew__hold": 66.1304,
  "cts__clock__skew__hold__post_repair": 66.7048,
  "cts__clock__skew__hold__pre_repair": 66.7048,
  "cts__clock__skew__setup": 66.1304,
  "cts__clock__skew__setup__post_repair": 66.7048,
  "cts__clock__skew__setup__pre_repair": 66.7048,
  "cts__design__instance__area": 2676.6548,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 2525.4893,
  "cts__design__instance__area__pre_repair": 2525.4893,
  "cts__design__instance__area__stdcell": 2676.6548,
  "cts__design__instance__area__stdcell__post_repair": 2525.4893,
  "cts__design__instance__area__stdcell__pre_repair": 2525.4893,
  "cts__design__instance__count": 23131,
  "cts__design__instance__count__hold_buffer": 297.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 22660,
  "cts__design__instance__count__pre_repair": 22660,
  "cts__design__instance__count__setup_buffer": 174.0,
  "cts__design__instance__count__stdcell": 23131,
  "cts__design__instance__count__stdcell__post_repair": 22660,
  "cts__design__instance__count__stdcell__pre_repair": 22660,
  "cts__design__instance__displacement__max": 12.744,
  "cts__design__instance__displacement__mean": 0.192,
  "cts__design__instance__displacement__total": 4460.149,
  "cts__design__instance__utilization": 0.4806,
  "cts__design__instance__utilization__post_repair": 0.4535,
  "cts__design__instance__utilization__pre_repair": 0.4535,
  "cts__design__instance__utilization__stdcell": 0.4806,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4535,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4535,
  "cts__design__io": 388,
  "cts__design__io__post_repair": 388,
  "cts__design__io__pre_repair": 388,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0084,
  "cts__power__internal__total__post_repair": 0.0079,
  "cts__power__internal__total__pre_repair": 0.0079,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0122,
  "cts__power__switching__total__post_repair": 0.0122,
  "cts__power__switching__total__pre_repair": 0.0122,
  "cts__power__total": 0.0206,
  "cts__power__total__post_repair": 0.0201,
  "cts__power__total__pre_repair": 0.0201,
  "cts__route__wirelength__estimated": 80207.668,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.697,
  "cts__timing__drv__max_cap_limit__post_repair": 0.6976,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.6976,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.3194,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3085,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3085,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -4319.6699,
  "cts__timing__setup__tns__pre_repair": -4319.6699,
  "cts__timing__setup__ws": 0.45,
  "cts__timing__setup__ws__post_repair": -57.66,
  "cts__timing__setup__ws__pre_repair": -57.66,
  "detailedplace__cpu__total": 16.46,
  "detailedplace__design__instance__area": 2499.9014,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 2499.9014,
  "detailedplace__design__instance__count": 22107,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 22107,
  "detailedplace__design__instance__displacement__max": 3.78,
  "detailedplace__design__instance__displacement__mean": 0.24,
  "detailedplace__design__instance__displacement__total": 5316.439,
  "detailedplace__design__instance__utilization": 0.4489,
  "detailedplace__design__instance__utilization__stdcell": 0.4489,
  "detailedplace__design__io": 388,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 263536.0,
  "detailedplace__power__internal__total": 0.0076,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0115,
  "detailedplace__power__total": 0.0191,
  "detailedplace__route__wirelength__estimated": 75349.765,
  "detailedplace__runtime__total": "0:16.63",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.6976,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3085,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -3894.3501,
  "detailedplace__timing__setup__ws": -51.89,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 11352,
  "detailedroute__route__drc_errors__iter:2": 6748,
  "detailedroute__route__drc_errors__iter:3": 6751,
  "detailedroute__route__drc_errors__iter:4": 21,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 22566,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 210133,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 210133,
  "detailedroute__route__wirelength": 102320,
  "detailedroute__route__wirelength__iter:1": 103164,
  "detailedroute__route__wirelength__iter:2": 102544,
  "detailedroute__route__wirelength__iter:3": 102326,
  "detailedroute__route__wirelength__iter:4": 102321,
  "detailedroute__route__wirelength__iter:5": 102320,
  "finish__clock__skew__hold": 68.1335,
  "finish__clock__skew__setup": 68.5394,
  "finish__cpu__total": 49.91,
  "finish__design__instance__area": 2676.6548,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 2676.6548,
  "finish__design__instance__count": 23131,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 23131,
  "finish__design__instance__utilization": 0.4806,
  "finish__design__instance__utilization__stdcell": 0.4806,
  "finish__design__io": 388,
  "finish__mem__peak": 1100380.0,
  "finish__power__internal__total": 0.0084,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0127,
  "finish__power__total": 0.0211,
  "finish__runtime__total": "0:50.86",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.6878,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.2973,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 34.13,
  "finish__timing__wns_percent_delay": 5.94178,
  "floorplan__cpu__total": 2.04,
  "floorplan__design__instance__area": 2128.4175,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 2128.4175,
  "floorplan__design__instance__count": 20872,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 20872,
  "floorplan__design__instance__utilization": 0.3822,
  "floorplan__design__instance__utilization__stdcell": 0.3822,
  "floorplan__design__io": 388,
  "floorplan__mem__peak": 191788.0,
  "floorplan__power__internal__total": 0.0072,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0078,
  "floorplan__power__total": 0.015,
  "floorplan__runtime__total": "0:02.18",
  "floorplan__timing__setup__tns": -183754.5625,
  "floorplan__timing__setup__ws": -1677.33,
  "globalplace__design__instance__area": 2152.6204,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 2152.6204,
  "globalplace__design__instance__count": 21702,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 21702,
  "globalplace__design__instance__utilization": 0.3865,
  "globalplace__design__instance__utilization__stdcell": 0.3865,
  "globalplace__design__io": 388,
  "globalplace__power__internal__total": 0.0074,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0098,
  "globalplace__power__total": 0.0171,
  "globalplace__timing__setup__tns": -425156.7188,
  "globalplace__timing__setup__ws": -3010.72,
  "globalroute__clock__skew__hold": 69.898,
  "globalroute__clock__skew__setup": 69.898,
  "globalroute__design__instance__area": 2676.6548,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 2676.6548,
  "globalroute__design__instance__count": 23131,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 23131,
  "globalroute__design__instance__utilization": 0.4806,
  "globalroute__design__instance__utilization__stdcell": 0.4806,
  "globalroute__design__io": 388,
  "globalroute__power__internal__total": 0.0084,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0129,
  "globalroute__power__total": 0.0213,
  "globalroute__timing__clock__slack": -15.411,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.6825,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.3566,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -543.39,
  "globalroute__timing__setup__ws": -15.41,
  "placeopt__cpu__total": 20.47,
  "placeopt__design__instance__area": 2499.9014,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 2152.6204,
  "placeopt__design__instance__area__stdcell": 2499.9014,
  "placeopt__design__instance__area__stdcell__pre_opt": 2152.6204,
  "placeopt__design__instance__count": 22107,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 21702,
  "placeopt__design__instance__count__stdcell": 22107,
  "placeopt__design__instance__count__stdcell__pre_opt": 21702,
  "placeopt__design__instance__utilization": 0.4489,
  "placeopt__design__instance__utilization__pre_opt": 0.3865,
  "placeopt__design__instance__utilization__stdcell": 0.4489,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3865,
  "placeopt__design__io": 388,
  "placeopt__design__io__pre_opt": 388,
  "placeopt__mem__peak": 260744.0,
  "placeopt__power__internal__total": 0.0076,
  "placeopt__power__internal__total__pre_opt": 0.0074,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0114,
  "placeopt__power__switching__total__pre_opt": 0.0098,
  "placeopt__power__total": 0.019,
  "placeopt__power__total__pre_opt": 0.0171,
  "placeopt__runtime__total": "0:20.67",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.6981,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.317,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -3750.7,
  "placeopt__timing__setup__tns__pre_opt": -425156.7188,
  "placeopt__timing__setup__ws": -50.44,
  "placeopt__timing__setup__ws__pre_opt": -3010.72,
  "run__flow__design": "aes",
  "run__flow__generate_date": "2022-10-12 18:08",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5253-g79313e90d",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "c7944199f7281562c2c5455e50c078f3af60733d",
  "run__flow__scripts_commit": "c7944199f7281562c2c5455e50c078f3af60733d",
  "run__flow__uuid": "23085fd4-bc79-499c-816e-d59ced51eca8",
  "run__flow__variant": "base",
  "synth__cpu__total": 139.5,
  "synth__design__instance__area__stdcell": 2240.12952,
  "synth__design__instance__count__stdcell": 22235.0,
  "synth__mem__peak": 708732.0,
  "synth__runtime__total": "2:21.72",
  "total_time": "0:03:52.060000"
}