A methodology and algorithms for the design of hard real-time multitasking ASICs