# <big>👋🏽 Hello, I'm Humna Khan!</big>

I'm a recent graduate in **Computer Systems Engineering** from **Usman Institute of Technology (affilated with NED)**. My passion lies in the world of **hardware design**, and I'm excited to be on a journey to explore, learn, and innovate in this dynamic field.

## <big>🌟 About Me</big>

- 🎓 Graduated from **NED University of Engineering and Technology (UIT)**.
- 👩🏽‍💼 **Research Intern** at **MERL-UIT**, working on **Multicore/Singlecore RISCV processors**.
- 💡 Passionate about **hardware design** and **digital systems**.
- 🧠 Always eager to **learn** and **explore** new technologies.

## <big>🔧 What I'm Working On</big>

Currently, I'm <big>focused on enhancing my Verilog skills</big> and deepening my understanding of <big>digital hardware design</big>. My research at **MERL-UIT** involves **improving the performance and efficiency** of **Multicore/Singlecore RISCV processors**, a field that continually challenges me and fuels my curiosity

Feel free to explore my GitHub repositories to see more of my work!

<!-- Replace 'icon-links' with actual URLs or image paths -->

![C++](https://icon-links/cplusplus-icon.png) ![Python](https://icon-links/python-icon.png) ![SystemVerilog](https://icon-links/systemverilog-icon.png)
![Verilog](https://icon-links/verilog-icon.png) ![C#](https://icon-links/csharp-icon.png) ![VS Code](https://icon-links/vscode-icon.png)
![MATLAB](https://icon-links/matlab-icon.png) ![AutoCAD](https://icon-links/autocad-icon.png) ![Logisim](https://icon-links/logisim-icon.png)
![Proteus](https://icon-links/proteus-icon.png)


## <big>📫 Let's Connect</big>

I'm always open to connecting with fellow enthusiasts, professionals, and learners in the field of hardware design and engineering. Let's share knowledge, collaborate on exciting projects, and make meaningful contributions together.

- **LinkedIn** :https://www.linkedin.com/in/humna-khan-3886621b4
- **Email**: humkhan@students.uit.edu

Looking forward to connecting with you!
