Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.21-s010_1, built Wed Feb 07 2018
Options: 
Date:    Thu Apr 29 18:47:04 2021
Host:    cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) (7955092KB)
OS:      Red Hat Enterprise Linux Server release 6.0 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (27 seconds elapsed).

WARNING: This version of the tool is 1177 days old.
@genus:root: 1> set_db library typical.lib

Threads Configured:3
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX1' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/typical.lib, Line 147265)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX2' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/typical.lib, Line 147568)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX4' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/typical.lib, Line 147871)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNXL' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/typical.lib, Line 148174)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX1' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/typical.lib, Line 148477)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX2' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/typical.lib, Line 148841)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX4' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/typical.lib, Line 149205)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATXL' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/typical.lib, Line 149569)

  Message Summary for Library typical.lib:
  ****************************************
  Could not find an attribute in the library. [LBR-436]: 655
  Missing clock pin in the sequential cell. [LBR-525]: 8
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'typical.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = typical.lib
1 typical.lib
@genus:root: 2> read_hdl {add32.v alu.v control_unit.v data_mem.v imm_sx.v insn_mem.v load_stall.v mbr_sx_load.v mbr_sx_store.v mux32four.v mux32three.v mux32two.v program_counter.v register_bank.v riscv_crypto_fu_saes32_32.v riscv_crypto_fu_sboxes_aes_32.v riscv_crypto_fu_sboxes_sm4_32.v riscv_crypto_fu_ssha256_32.v riscv_crypto_fu_ssha512_32.v riscv_crypto_fu_ssm3_32.v riscv_crypto_fu_ssm4_32.v riscv_crypto_fu_32.v rvb_clmul.v rvb_xperm.v bitmanip_top.v core_top.v core.v}
Warning : Cannot open file. [VLOGPT-650]
        : File 'program_counter.v'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
@genus:root: 3> elaborate core
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'core' from file 'core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'core' with default parameters value.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'pc_latch' in file 'core.v' on line 118.
        : Blackboxes are represented as unresolved references in the design. Use '::legacy::set_attribute hdl_error_on_blackbox true /' to cause an error when a blackbox is found.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'mask' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz_log2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs1' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'res' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (23) does not match width of port 'instruction' (21) of instance 'bitmanip_fu' of module 'bitmanip_top' in file 'core.v' on line 193.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'core'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'program_counter'.
        : To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            14             67                                      elaborate
design:core
@genus:root: 4> read_sdc counter_constraints.g
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
@genus:root: 5> synthesize -to_mapped -effort medium
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'core' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 31 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 33 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4562'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4562'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4567'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4567'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4563'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4563'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4559'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4559_c1 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4559_c2 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4559_c3 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4559_c4 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4559'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4566'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4566'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4565'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4565'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4564'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4564'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4561'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4561'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4560'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4560'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'core'.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'core' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'. The constant is '1'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'. The constant is '1'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'bitmanip_fu_i_rvb_clmul/state_reg[3]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[24]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[25]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[26]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[27]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[28]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[29]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[30]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  1494 ps
Target path end-point (Pin: register_file/regFile_reg[31][30]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               191148        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              1494    35180             50000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   996 ps
Target path end-point (Pin: register_file/regFile_reg[31][31]/D (DFFHQX1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              189036        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               996    34838             50000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'core'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                189036        0         0         0        0
 const_prop               189036        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               188996        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 188996        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 188996        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                188996        0         0         0        0
 glob_area                188820        0         0         0        0
 area_down                188740        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         1  (        1 /        1 )  0.00
         rem_inv         2  (        2 /        2 )  0.05
        merge_bi         0  (        0 /        0 )  0.04
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         6  (        1 /        1 )  0.07
       gate_comp       503  (        0 /        0 )  1.85
       gcomp_mog         5  (        0 /        0 )  0.51
       glob_area        61  (        3 /       61 )  0.07
       area_down        13  (        8 /        8 )  0.32
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               188740        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 188740        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                188740        0         0         0        0
 area_down                188673        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.02
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         5  (        0 /        0 )  0.05
       gate_comp       503  (        0 /        0 )  1.88
       gcomp_mog         5  (        0 /        0 )  0.50
       glob_area        50  (        0 /       50 )  0.03
       area_down        11  (        7 /        7 )  0.23
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           158            149                                      synthesize
@genus:root: 6> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 29 2021  06:50:44 pm
  Module:                 core
  Technology library:     typical 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                    Instance                                  Module                Cell Count  Cell Area  Net Area   Total Area  Wireload     
-----------------------------------------------------------------------------------------------------------------------------------------------
core                                                                                      9542 188673.409     0.000   188673.409    <none> (D) 
  register_file                                 register_bank                             4530 100320.899     0.000   100320.899    <none> (D) 
  crypto_fu                                     riscv_crypto_fu                           1797  31916.808     0.000    31916.808    <none> (D) 
    i_riscv_crypto_fu_ssha512                   riscv_crypto_fu_ssha512                    359   6353.424     0.000     6353.424    <none> (D) 
    i_riscv_crypto_fu_ssm4_i_sm4_sbox           riscv_crypto_sm4_sbox                      137   2701.037     0.000     2701.037    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid                   63   1120.997     0.000     1120.997    <none> (D) 
      bot                                       riscv_crypto_sbox_sm4_out                   40    928.066     0.000      928.066    <none> (D) 
      top                                       riscv_crypto_sbox_sm4_top                   34    651.974     0.000      651.974    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_inv      riscv_crypto_aes_inv_sbox                  129   2647.814     0.000     2647.814    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4577              64   1107.691     0.000     1107.691    <none> (D) 
      out                                       riscv_crypto_sbox_aesi_out                  37    911.434     0.000      911.434    <none> (D) 
      top                                       riscv_crypto_sbox_aesi_top                  28    628.690     0.000      628.690    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_fwd      riscv_crypto_aes_fwd_sbox                  137   2647.814     0.000     2647.814    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4578              64   1101.038     0.000     1101.038    <none> (D) 
      out                                       riscv_crypto_sbox_aes_out                   42    941.371     0.000      941.371    <none> (D) 
      top                                       riscv_crypto_sbox_aes_top                   31    605.405     0.000      605.405    <none> (D) 
  bitmanip_fu_i_rvb_clmul                       rvb_clmul                                  778  16558.819     0.000    16558.819    <none> (D) 
  core_control                                  control_unit                               239   3030.350     0.000     3030.350    <none> (D) 
  core_alu_sub_42_28_Y_core_alu_add_41_29       addsub_unsigned_367                         66   2963.822     0.000     2963.822    <none> (D) 
  core_alu_srl_47_28                            shift_right_vlog_unsigned                  159   2574.634     0.000     2574.634    <none> (D) 
  core_alu_sll_43_28                            shift_left_vlog_unsigned_2452              159   2574.634     0.000     2574.634    <none> (D) 
  pc_adder_add_4_17                             add_unsigned                                34   2175.466     0.000     2175.466    <none> (D) 
  core_alu_lt_27_20                             lt_unsigned_2057                            91   1174.219     0.000     1174.219    <none> (D) 
  core_alu_lt_26_29                             lt_signed_2059                              91   1174.219     0.000     1174.219    <none> (D) 
  reg_to_mem                                    mbr_sx_store                                71    878.170     0.000      878.170    <none> (D) 
  stall_mux                                     mux32two_2                                  32    851.558     0.000      851.558    <none> (D) 
  bitmanip_fu_sll_62_35_Y_bitmanip_fu_sll_61_43 shift_left_vlog_unsigned_2452_4595          69    848.232     0.000      848.232    <none> (D) 
  bitmanip_fu_srl_62_35                         shift_right_vlog_unsigned_4596              32    439.085     0.000      439.085    <none> (D) 
  stall_unit                                    load_stall                                   8    429.106     0.000      429.106    <none> (D) 

 (D) = wireload is default in technology library
@genus:root: 7> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'core'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 29 2021  06:50:51 pm
  Module:                 core
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (33870 ps) Setup Check with Pin register_file/regFile_reg[31][31]/CK->D
          Group: clk
     Startpoint: (R) stall_unit/delayed_load_reg/CK
          Clock: (R) clk
       Endpoint: (R) register_file/regFile_reg[31][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
             Setup:-      93                  
       Uncertainty:-     100                  
     Required Time:=   49807                  
      Launch Clock:-       0                  
         Data Path:-   15937                  
             Slack:=   33870                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  stall_unit/delayed_load_reg/CK      -       -      R     (arrival)   1104     -   100     -       0    (-,-) 
  stall_unit/delayed_load_reg/Q       -       CK->Q  R     DFFTRX1       41 170.5  1429   995     995    (-,-) 
  g9246/Y                             -       B->Y   F     NOR2BX1       12  39.8   432   255    1250    (-,-) 
  register_file/g36696/Y              -       AN->Y  F     NAND2BX1       2   6.6   110   210    1460    (-,-) 
  register_file/g36717/Y              -       AN->Y  F     NAND2BX1       4  17.6   188   167    1627    (-,-) 
  register_file/g36635/Y              -       A->Y   R     NOR2X1        32 130.3  1616   954    2581    (-,-) 
  register_file/g35986/Y              -       B1->Y  F     AOI22X1        1   2.7   284    31    2612    (-,-) 
  register_file/g35653/Y              -       A->Y   R     INVXL          1   3.3    93    99    2711    (-,-) 
  register_file/g35353/Y              -       C0->Y  F     AOI211XL       1   3.5   146    55    2767    (-,-) 
  register_file/g35287/Y              -       B->Y   R     NAND4BXL       1   4.8   181   118    2884    (-,-) 
  register_file/g35274/Y              -       C0->Y  F     AOI221X1       1   4.9   305    54    2939    (-,-) 
  register_file/g35267/Y              -       A->Y   R     NAND4X1       12  43.7   440   303    3242    (-,-) 
  g11390/Y                            -       A->Y   R     MX2X1         68 304.8  2527  1512    4753    (-,-) 
  core_alu_lt_26_29/g899/Y            -       B0->Y  F     AOI21XL        1   4.5   392   -84    4670    (-,-) 
  core_alu_lt_26_29/g898/Y            -       B0->Y  R     AOI21X1        1   4.7   160   170    4839    (-,-) 
  core_alu_lt_26_29/g897/Y            -       A0->Y  F     OAI22X1        1   4.7   291    60    4899    (-,-) 
  core_alu_lt_26_29/g896/Y            -       A0->Y  R     AOI22X1        1   4.7   174   155    5054    (-,-) 
  core_alu_lt_26_29/g895/Y            -       A0->Y  F     OAI22X1        1   4.7   206    60    5114    (-,-) 
  core_alu_lt_26_29/g894/Y            -       A0->Y  R     AOI22X1        1   4.7   170   135    5248    (-,-) 
  core_alu_lt_26_29/g893/Y            -       A0->Y  F     OAI22X1        2   7.2   110    68    5317    (-,-) 
  core_alu_lt_26_29/g892/Y            -       A0N->Y F     AOI2BB1XL      1   4.5    84   166    5483    (-,-) 
  core_alu_lt_26_29/g891/Y            -       B0->Y  R     AOI21X1        1   4.7   147   100    5583    (-,-) 
  core_alu_lt_26_29/g890/Y            -       A0->Y  F     OAI22X1        1   4.7   100    59    5642    (-,-) 
  core_alu_lt_26_29/g889/Y            -       A0->Y  R     AOI22X1        1   4.7   170   109    5752    (-,-) 
  core_alu_lt_26_29/g888/Y            -       A0->Y  F     OAI22X1        1   4.7   100    60    5812    (-,-) 
  core_alu_lt_26_29/g887/Y            -       A0->Y  R     AOI22X1        1   4.7   170   109    5921    (-,-) 
  core_alu_lt_26_29/g886/Y            -       A0->Y  F     OAI22X1        2   7.2   110    68    5989    (-,-) 
  core_alu_lt_26_29/g885/Y            -       A0N->Y F     AOI2BB1XL      1   4.5    84   166    6156    (-,-) 
  core_alu_lt_26_29/g884/Y            -       B0->Y  R     AOI21X1        1   4.7   147   100    6256    (-,-) 
  core_alu_lt_26_29/g883/Y            -       A0->Y  F     OAI22X1        1   4.7    99    59    6315    (-,-) 
  core_alu_lt_26_29/g882/Y            -       A0->Y  R     AOI22X1        1   4.7   170   109    6424    (-,-) 
  core_alu_lt_26_29/g881/Y            -       A0->Y  F     OAI22X1        1   4.7    99    60    6484    (-,-) 
  core_alu_lt_26_29/g880/Y            -       A0->Y  R     AOI22X1        1   4.7   180   109    6593    (-,-) 
  core_alu_lt_26_29/g879/Y            -       A0->Y  F     OAI22X1        1   4.7    99    60    6654    (-,-) 
  core_alu_lt_26_29/g878/Y            -       A0->Y  R     AOI22X1        1   4.7   170   109    6763    (-,-) 
  core_alu_lt_26_29/g877/Y            -       A0->Y  F     OAI22X1        1   4.7    99    60    6823    (-,-) 
  core_alu_lt_26_29/g876/Y            -       A0->Y  R     AOI22X1        1   4.7   170   109    6932    (-,-) 
  core_alu_lt_26_29/g875/Y            -       A0->Y  F     OAI22X1        1   4.7    99    60    6992    (-,-) 
  core_alu_lt_26_29/g874/Y            -       A0->Y  R     AOI22X1        1   4.7   170   109    7102    (-,-) 
  core_alu_lt_26_29/g873/Y            -       A0->Y  F     OAI22X1        2   6.7   108    67    7168    (-,-) 
  core_alu_lt_26_29/g872/Y            -       A->Y   R     NOR2X1         1   4.7   125    89    7258    (-,-) 
  core_alu_lt_26_29/g871/Y            -       B0->Y  F     OAI2BB2X1      1   4.7    85    50    7308    (-,-) 
  core_alu_lt_26_29/g870/Y            -       A0->Y  R     AOI22X1        1   4.7   170   106    7413    (-,-) 
  core_alu_lt_26_29/g869/Y            -       A0->Y  F     OAI22X1        1   4.7    99    60    7474    (-,-) 
  core_alu_lt_26_29/g868/Y            -       A0->Y  R     AOI22X1        1   3.7   168   102    7576    (-,-) 
  core_alu_lt_26_29/g867/Y            -       A0->Y  F     OAI222XL       1   3.1   125   105    7681    (-,-) 
  core_alu_lt_26_29/g866/Y            -       B0->Y  R     OAI21XL        1   3.5   171    82    7763    (-,-) 
  core_alu_lt_26_29/g865/Y            -       B0->Y  F     OAI2BB1X1      1   3.1    55    34    7797    (-,-) 
  core_alu_lt_26_29/g864/Y            -       B0->Y  R     OAI21XL        3  12.8   321   124    7922    (-,-) 
  core_control/g2226/Y                -       A0->Y  F     OAI22X1        1   4.5    96    66    7988    (-,-) 
  core_control/g2223/Y                -       B0->Y  R     AOI21X1        1   4.9   138   104    8092    (-,-) 
  core_control/g2222/Y                -       A->Y   F     NAND3X1       32 106.3   581   366    8458    (-,-) 
  g9222/Y                             -       A->Y   F     AND2X2         2   5.7    51   213    8671    (-,-) 
  pc_adder_add_4_17/g783/Y            -       A->Y   F     AND2X2         2  10.4    51   104    8775    (-,-) 
  pc_adder_add_4_17/g780/CO           -       CI->CO F     ADDFX1         1   6.3    89   182    8956    (-,-) 
  pc_adder_add_4_17/g779/CO           -       CI->CO F     ADDFX1         1   6.3    89   191    9147    (-,-) 
  pc_adder_add_4_17/g778/CO           -       CI->CO F     ADDFX1         1   6.3    89   191    9338    (-,-) 
  pc_adder_add_4_17/g777/CO           -       CI->CO F     ADDFX1         1   6.3    89   191    9529    (-,-) 
  pc_adder_add_4_17/g776/CO           -       CI->CO F     ADDFX1         1   6.3    89   191    9720    (-,-) 
  pc_adder_add_4_17/g775/CO           -       CI->CO F     ADDFX1         1   6.3    89   191    9910    (-,-) 
  pc_adder_add_4_17/g774/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   10101    (-,-) 
  pc_adder_add_4_17/g773/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   10292    (-,-) 
  pc_adder_add_4_17/g772/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   10483    (-,-) 
  pc_adder_add_4_17/g771/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   10674    (-,-) 
  pc_adder_add_4_17/g770/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   10864    (-,-) 
  pc_adder_add_4_17/g769/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   11055    (-,-) 
  pc_adder_add_4_17/g768/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   11246    (-,-) 
  pc_adder_add_4_17/g767/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   11437    (-,-) 
  pc_adder_add_4_17/g766/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   11628    (-,-) 
  pc_adder_add_4_17/g765/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   11818    (-,-) 
  pc_adder_add_4_17/g764/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   12009    (-,-) 
  pc_adder_add_4_17/g763/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   12200    (-,-) 
  pc_adder_add_4_17/g762/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   12391    (-,-) 
  pc_adder_add_4_17/g761/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   12582    (-,-) 
  pc_adder_add_4_17/g760/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   12772    (-,-) 
  pc_adder_add_4_17/g759/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   12963    (-,-) 
  pc_adder_add_4_17/g758/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   13154    (-,-) 
  pc_adder_add_4_17/g757/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   13345    (-,-) 
  pc_adder_add_4_17/g756/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   13536    (-,-) 
  pc_adder_add_4_17/g755/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   13726    (-,-) 
  pc_adder_add_4_17/g754/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   13917    (-,-) 
  pc_adder_add_4_17/g753/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   14108    (-,-) 
  pc_adder_add_4_17/g752/CO           -       CI->CO F     ADDFX1         1   6.3    89   191   14299    (-,-) 
  pc_adder_add_4_17/g751/CO           -       CI->CO F     ADDFX1         2   7.0    92   194   14493    (-,-) 
  pc_adder_add_4_17/g750/Y            -       B0->Y  R     OAI2BB2X1      2   7.8   191   136   14628    (-,-) 
  g38591/Y                            -       B0->Y  F     OAI22X1        1   4.8   118    68   14696    (-,-) 
  g38453/Y                            -       A->Y   R     NOR3X1         2   8.8   228   148   14844    (-,-) 
  g38424/Y                            -       A->Y   F     NAND2X1        1   4.4   120    39   14883    (-,-) 
  g38363/Y                            -       B0->Y  R     AOI22X1        1   4.5   182   144   15028    (-,-) 
  g38344/Y                            -       B0->Y  F     AOI21X1        1   3.5   196    39   15067    (-,-) 
  g38336/Y                            -       B0->Y  R     OAI2BB1X1     31 136.4  1168   700   15767    (-,-) 
  register_file/g29045/Y              -       B0->Y  F     AOI22X1        1   3.5   302    86   15853    (-,-) 
  register_file/g28549/Y              -       A->Y   R     INVX1          1   2.1    74    84   15937    (-,-) 
  register_file/regFile_reg[31][31]/D <<<     -      R     DFFHQX1        1     -     -     0   15937    (-,-) 
#--------------------------------------------------------------------------------------------------------------

@genus:root: 8> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 29 2021  06:50:54 pm
  Module:                 core
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                     Leakage    Dynamic      Total    
           Instance           Cells Power(nW)  Power(nW)   Power(nW)  
----------------------------------------------------------------------
core                           9542   737.248 9170903.244 9171640.492 
  register_file                4530   404.688 3920602.907 3921007.595 
  crypto_fu                    1797   131.238  787728.531  787859.769 
    i_riscv_crypto_fu_ssha512   359    25.589       0.000      25.589 
    i_riscv_cr.._aes_sbox_fwd   137    16.082       0.000      16.082 
      out                        42     6.201       0.000       6.201 
      mid                        64     5.468       0.000       5.468 
      top                        31     4.414       0.000       4.414 
    i_riscv_cr.._aes_sbox_inv   129    15.627       0.000      15.627 
      out                        37     6.042       0.000       6.042 
      mid                        64     5.897       0.000       5.897 
      top                        28     3.687       0.000       3.687 
    i_riscv_cr..m4_i_sm4_sbox   137    14.963       0.000      14.963 
      mid                        63     6.118       0.000       6.118 
      bot                        40     5.729       0.000       5.729 
      top                        34     3.116       0.000       3.116 
  bitmanip_fu_i_rvb_clmul       778    67.312  864588.749  864656.061 
  core_alu_s..alu_add_41_29      66    21.197  344074.500  344095.697 
  pc_adder_add_4_17              34    15.929   32338.064   32353.993 
  core_control                  239    10.379   76228.095   76238.474 
  stall_mux                      32     7.457    8996.903    9004.359 
  core_alu_sll_43_28            159     5.392  348204.787  348210.179 
  core_alu_srl_47_28            159     5.392  345454.371  345459.763 
  core_alu_lt_26_29              91     3.956  105600.942  105604.897 
  core_alu_lt_27_20              91     3.955  105524.357  105528.312 
  bitmanip_fu_srl_62_35          32     2.741   36153.320   36156.061 
  reg_to_mem                     71     2.647   40728.244   40730.891 
  stall_unit                      8     2.418   29734.435   29736.853 
  bitmanip_f.._fu_sll_61_43      69     1.969   57384.769   57386.738 
  pc_latch                        0     0.000  220324.764  220324.764 

@genus:root: 9> exit
Normal exit.