V3 7
FL C:/20150106/synthesis/parallel_run/hdl/clock_generator_0_wrapper.vhd 2015/05/11.13:35:20 O.87xd
EN work/clock_generator_0_wrapper 1431322582 \
      FL C:/20150106/synthesis/parallel_run/hdl/clock_generator_0_wrapper.vhd \
      PB ieee/std_logic_1164 1325952872 LB UNISIM PH unisim/VCOMPONENTS 1325952880 \
      LB clock_generator_0_v4_03_a LB clock_generator_v4_03_a
AR work/clock_generator_0_wrapper/STRUCTURE 1431322583 \
      FL C:/20150106/synthesis/parallel_run/hdl/clock_generator_0_wrapper.vhd \
      EN work/clock_generator_0_wrapper 1431322582 CP clock_generator
