// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "03/19/2019 14:39:54"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	Clk,
	mClk,
	WEN,
	EN,
	Clr_A,
	Ld_A,
	Clr_B,
	Ld_B,
	Clr_C,
	Ld_C,
	Clr_Z,
	Ld_Z,
	Clr_PC,
	Ld_PC,
	Clr_IR,
	Ld_IR,
	Out_A,
	Out_B,
	Out_C,
	Out_Z,
	Out_PC,
	Out_IR,
	Inc_PC,
	ADDR_OUT,
	DATA_IN,
	DATA_OUT,
	MEM_OUT,
	MEM_IN,
	MEM_ADDR,
	DATA_Mux,
	REG_Mux,
	A_MUX,
	B_MUX,
	IM_MUX1,
	IM_MUX2,
	ALU_Op);
input 	Clk;
input 	mClk;
input 	WEN;
input 	EN;
input 	Clr_A;
input 	Ld_A;
input 	Clr_B;
input 	Ld_B;
input 	Clr_C;
input 	Ld_C;
input 	Clr_Z;
input 	Ld_Z;
input 	Clr_PC;
input 	Ld_PC;
input 	Clr_IR;
input 	Ld_IR;
output 	[31:0] Out_A;
output 	[31:0] Out_B;
output 	Out_C;
output 	Out_Z;
output 	[31:0] Out_PC;
output 	[31:0] Out_IR;
input 	Inc_PC;
output 	[31:0] ADDR_OUT;
input 	[31:0] DATA_IN;
output 	[31:0] DATA_OUT;
output 	[31:0] MEM_OUT;
output 	[31:0] MEM_IN;
output 	[7:0] MEM_ADDR;
input 	[1:0] DATA_Mux;
input 	REG_Mux;
input 	A_MUX;
input 	B_MUX;
input 	IM_MUX1;
input 	[1:0] IM_MUX2;
input 	[2:0] ALU_Op;

// Design Ports Information
// Clr_C	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_C	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_Z	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_Z	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[0]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[2]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[3]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[5]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[6]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[7]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[8]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[9]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[10]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[11]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[13]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[14]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[15]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[16]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[17]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[18]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[19]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[20]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[21]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[22]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[23]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[24]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[25]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[26]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[27]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[28]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[29]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[30]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_A[31]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[2]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[4]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[6]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[7]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[10]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[11]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[12]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[13]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[14]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[15]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[16]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[17]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[18]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[19]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[20]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[21]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[22]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[23]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[24]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[25]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[26]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[27]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[28]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[29]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_B[31]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_C	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_Z	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[0]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[1]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[2]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[3]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[4]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[5]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[6]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[7]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[8]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[9]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[10]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[11]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[12]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[13]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[14]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[15]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[16]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[17]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[18]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[19]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[20]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[21]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[22]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[23]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[24]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[25]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[26]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[27]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[28]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[29]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[30]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_PC[31]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[1]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[3]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[4]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[5]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[6]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[8]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[9]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[10]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[11]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[12]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[13]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[15]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[16]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[17]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[18]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[19]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[20]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[21]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[22]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[23]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[24]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[25]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[26]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[27]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[28]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[29]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[30]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out_IR[31]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[1]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[2]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[3]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[4]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[6]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[7]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[9]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[10]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[11]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[12]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[13]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[14]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[15]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[16]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[17]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[18]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[19]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[20]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[21]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[22]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[23]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[24]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[25]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[26]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[27]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[28]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[29]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[30]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR_OUT[31]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[0]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[1]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[2]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[3]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[5]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[6]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[7]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[9]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[10]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[11]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[12]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[13]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[14]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[15]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[16]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[17]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[18]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[19]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[20]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[21]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[22]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[23]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[24]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[25]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[26]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[27]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[28]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[29]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[30]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[31]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[1]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[5]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[6]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[7]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[8]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[9]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[10]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[11]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[12]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[13]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[14]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[15]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[16]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[17]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[18]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[19]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[20]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[21]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[22]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[23]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[24]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[25]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[26]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[27]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[28]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[29]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[30]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_OUT[31]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[1]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[4]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[5]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[6]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[7]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[8]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[9]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[10]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[11]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[12]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[13]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[14]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[15]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[16]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[17]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[18]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[19]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[20]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[21]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[22]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[23]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[24]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[25]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[26]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[27]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[28]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[29]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[30]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_IN[31]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[1]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[3]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[7]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Op[2]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_MUX2[1]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_MUX2[0]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IM_MUX1	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Op[0]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_Op[1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// REG_Mux	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_Mux[0]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_Mux[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A_MUX	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_A	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_A	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[1]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[4]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[8]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[9]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[10]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[11]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[12]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[13]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[14]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[15]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[16]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[17]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[18]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[19]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[20]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[21]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[22]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[23]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[24]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[25]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[26]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[27]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[28]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[29]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[30]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[31]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_MUX	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_B	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_B	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_IR	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_IR	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Inc_PC	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Ld_PC	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clr_PC	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WEN	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EN	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mClk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("datapath_v.sdo");
// synopsys translate_on

wire \Clr_C~input_o ;
wire \Ld_C~input_o ;
wire \Clr_Z~input_o ;
wire \Ld_Z~input_o ;
wire \Out_A[0]~output_o ;
wire \Out_A[1]~output_o ;
wire \Out_A[2]~output_o ;
wire \Out_A[3]~output_o ;
wire \Out_A[4]~output_o ;
wire \Out_A[5]~output_o ;
wire \Out_A[6]~output_o ;
wire \Out_A[7]~output_o ;
wire \Out_A[8]~output_o ;
wire \Out_A[9]~output_o ;
wire \Out_A[10]~output_o ;
wire \Out_A[11]~output_o ;
wire \Out_A[12]~output_o ;
wire \Out_A[13]~output_o ;
wire \Out_A[14]~output_o ;
wire \Out_A[15]~output_o ;
wire \Out_A[16]~output_o ;
wire \Out_A[17]~output_o ;
wire \Out_A[18]~output_o ;
wire \Out_A[19]~output_o ;
wire \Out_A[20]~output_o ;
wire \Out_A[21]~output_o ;
wire \Out_A[22]~output_o ;
wire \Out_A[23]~output_o ;
wire \Out_A[24]~output_o ;
wire \Out_A[25]~output_o ;
wire \Out_A[26]~output_o ;
wire \Out_A[27]~output_o ;
wire \Out_A[28]~output_o ;
wire \Out_A[29]~output_o ;
wire \Out_A[30]~output_o ;
wire \Out_A[31]~output_o ;
wire \Out_B[0]~output_o ;
wire \Out_B[1]~output_o ;
wire \Out_B[2]~output_o ;
wire \Out_B[3]~output_o ;
wire \Out_B[4]~output_o ;
wire \Out_B[5]~output_o ;
wire \Out_B[6]~output_o ;
wire \Out_B[7]~output_o ;
wire \Out_B[8]~output_o ;
wire \Out_B[9]~output_o ;
wire \Out_B[10]~output_o ;
wire \Out_B[11]~output_o ;
wire \Out_B[12]~output_o ;
wire \Out_B[13]~output_o ;
wire \Out_B[14]~output_o ;
wire \Out_B[15]~output_o ;
wire \Out_B[16]~output_o ;
wire \Out_B[17]~output_o ;
wire \Out_B[18]~output_o ;
wire \Out_B[19]~output_o ;
wire \Out_B[20]~output_o ;
wire \Out_B[21]~output_o ;
wire \Out_B[22]~output_o ;
wire \Out_B[23]~output_o ;
wire \Out_B[24]~output_o ;
wire \Out_B[25]~output_o ;
wire \Out_B[26]~output_o ;
wire \Out_B[27]~output_o ;
wire \Out_B[28]~output_o ;
wire \Out_B[29]~output_o ;
wire \Out_B[30]~output_o ;
wire \Out_B[31]~output_o ;
wire \Out_C~output_o ;
wire \Out_Z~output_o ;
wire \Out_PC[0]~output_o ;
wire \Out_PC[1]~output_o ;
wire \Out_PC[2]~output_o ;
wire \Out_PC[3]~output_o ;
wire \Out_PC[4]~output_o ;
wire \Out_PC[5]~output_o ;
wire \Out_PC[6]~output_o ;
wire \Out_PC[7]~output_o ;
wire \Out_PC[8]~output_o ;
wire \Out_PC[9]~output_o ;
wire \Out_PC[10]~output_o ;
wire \Out_PC[11]~output_o ;
wire \Out_PC[12]~output_o ;
wire \Out_PC[13]~output_o ;
wire \Out_PC[14]~output_o ;
wire \Out_PC[15]~output_o ;
wire \Out_PC[16]~output_o ;
wire \Out_PC[17]~output_o ;
wire \Out_PC[18]~output_o ;
wire \Out_PC[19]~output_o ;
wire \Out_PC[20]~output_o ;
wire \Out_PC[21]~output_o ;
wire \Out_PC[22]~output_o ;
wire \Out_PC[23]~output_o ;
wire \Out_PC[24]~output_o ;
wire \Out_PC[25]~output_o ;
wire \Out_PC[26]~output_o ;
wire \Out_PC[27]~output_o ;
wire \Out_PC[28]~output_o ;
wire \Out_PC[29]~output_o ;
wire \Out_PC[30]~output_o ;
wire \Out_PC[31]~output_o ;
wire \Out_IR[0]~output_o ;
wire \Out_IR[1]~output_o ;
wire \Out_IR[2]~output_o ;
wire \Out_IR[3]~output_o ;
wire \Out_IR[4]~output_o ;
wire \Out_IR[5]~output_o ;
wire \Out_IR[6]~output_o ;
wire \Out_IR[7]~output_o ;
wire \Out_IR[8]~output_o ;
wire \Out_IR[9]~output_o ;
wire \Out_IR[10]~output_o ;
wire \Out_IR[11]~output_o ;
wire \Out_IR[12]~output_o ;
wire \Out_IR[13]~output_o ;
wire \Out_IR[14]~output_o ;
wire \Out_IR[15]~output_o ;
wire \Out_IR[16]~output_o ;
wire \Out_IR[17]~output_o ;
wire \Out_IR[18]~output_o ;
wire \Out_IR[19]~output_o ;
wire \Out_IR[20]~output_o ;
wire \Out_IR[21]~output_o ;
wire \Out_IR[22]~output_o ;
wire \Out_IR[23]~output_o ;
wire \Out_IR[24]~output_o ;
wire \Out_IR[25]~output_o ;
wire \Out_IR[26]~output_o ;
wire \Out_IR[27]~output_o ;
wire \Out_IR[28]~output_o ;
wire \Out_IR[29]~output_o ;
wire \Out_IR[30]~output_o ;
wire \Out_IR[31]~output_o ;
wire \ADDR_OUT[0]~output_o ;
wire \ADDR_OUT[1]~output_o ;
wire \ADDR_OUT[2]~output_o ;
wire \ADDR_OUT[3]~output_o ;
wire \ADDR_OUT[4]~output_o ;
wire \ADDR_OUT[5]~output_o ;
wire \ADDR_OUT[6]~output_o ;
wire \ADDR_OUT[7]~output_o ;
wire \ADDR_OUT[8]~output_o ;
wire \ADDR_OUT[9]~output_o ;
wire \ADDR_OUT[10]~output_o ;
wire \ADDR_OUT[11]~output_o ;
wire \ADDR_OUT[12]~output_o ;
wire \ADDR_OUT[13]~output_o ;
wire \ADDR_OUT[14]~output_o ;
wire \ADDR_OUT[15]~output_o ;
wire \ADDR_OUT[16]~output_o ;
wire \ADDR_OUT[17]~output_o ;
wire \ADDR_OUT[18]~output_o ;
wire \ADDR_OUT[19]~output_o ;
wire \ADDR_OUT[20]~output_o ;
wire \ADDR_OUT[21]~output_o ;
wire \ADDR_OUT[22]~output_o ;
wire \ADDR_OUT[23]~output_o ;
wire \ADDR_OUT[24]~output_o ;
wire \ADDR_OUT[25]~output_o ;
wire \ADDR_OUT[26]~output_o ;
wire \ADDR_OUT[27]~output_o ;
wire \ADDR_OUT[28]~output_o ;
wire \ADDR_OUT[29]~output_o ;
wire \ADDR_OUT[30]~output_o ;
wire \ADDR_OUT[31]~output_o ;
wire \DATA_OUT[0]~output_o ;
wire \DATA_OUT[1]~output_o ;
wire \DATA_OUT[2]~output_o ;
wire \DATA_OUT[3]~output_o ;
wire \DATA_OUT[4]~output_o ;
wire \DATA_OUT[5]~output_o ;
wire \DATA_OUT[6]~output_o ;
wire \DATA_OUT[7]~output_o ;
wire \DATA_OUT[8]~output_o ;
wire \DATA_OUT[9]~output_o ;
wire \DATA_OUT[10]~output_o ;
wire \DATA_OUT[11]~output_o ;
wire \DATA_OUT[12]~output_o ;
wire \DATA_OUT[13]~output_o ;
wire \DATA_OUT[14]~output_o ;
wire \DATA_OUT[15]~output_o ;
wire \DATA_OUT[16]~output_o ;
wire \DATA_OUT[17]~output_o ;
wire \DATA_OUT[18]~output_o ;
wire \DATA_OUT[19]~output_o ;
wire \DATA_OUT[20]~output_o ;
wire \DATA_OUT[21]~output_o ;
wire \DATA_OUT[22]~output_o ;
wire \DATA_OUT[23]~output_o ;
wire \DATA_OUT[24]~output_o ;
wire \DATA_OUT[25]~output_o ;
wire \DATA_OUT[26]~output_o ;
wire \DATA_OUT[27]~output_o ;
wire \DATA_OUT[28]~output_o ;
wire \DATA_OUT[29]~output_o ;
wire \DATA_OUT[30]~output_o ;
wire \DATA_OUT[31]~output_o ;
wire \MEM_OUT[0]~output_o ;
wire \MEM_OUT[1]~output_o ;
wire \MEM_OUT[2]~output_o ;
wire \MEM_OUT[3]~output_o ;
wire \MEM_OUT[4]~output_o ;
wire \MEM_OUT[5]~output_o ;
wire \MEM_OUT[6]~output_o ;
wire \MEM_OUT[7]~output_o ;
wire \MEM_OUT[8]~output_o ;
wire \MEM_OUT[9]~output_o ;
wire \MEM_OUT[10]~output_o ;
wire \MEM_OUT[11]~output_o ;
wire \MEM_OUT[12]~output_o ;
wire \MEM_OUT[13]~output_o ;
wire \MEM_OUT[14]~output_o ;
wire \MEM_OUT[15]~output_o ;
wire \MEM_OUT[16]~output_o ;
wire \MEM_OUT[17]~output_o ;
wire \MEM_OUT[18]~output_o ;
wire \MEM_OUT[19]~output_o ;
wire \MEM_OUT[20]~output_o ;
wire \MEM_OUT[21]~output_o ;
wire \MEM_OUT[22]~output_o ;
wire \MEM_OUT[23]~output_o ;
wire \MEM_OUT[24]~output_o ;
wire \MEM_OUT[25]~output_o ;
wire \MEM_OUT[26]~output_o ;
wire \MEM_OUT[27]~output_o ;
wire \MEM_OUT[28]~output_o ;
wire \MEM_OUT[29]~output_o ;
wire \MEM_OUT[30]~output_o ;
wire \MEM_OUT[31]~output_o ;
wire \MEM_IN[0]~output_o ;
wire \MEM_IN[1]~output_o ;
wire \MEM_IN[2]~output_o ;
wire \MEM_IN[3]~output_o ;
wire \MEM_IN[4]~output_o ;
wire \MEM_IN[5]~output_o ;
wire \MEM_IN[6]~output_o ;
wire \MEM_IN[7]~output_o ;
wire \MEM_IN[8]~output_o ;
wire \MEM_IN[9]~output_o ;
wire \MEM_IN[10]~output_o ;
wire \MEM_IN[11]~output_o ;
wire \MEM_IN[12]~output_o ;
wire \MEM_IN[13]~output_o ;
wire \MEM_IN[14]~output_o ;
wire \MEM_IN[15]~output_o ;
wire \MEM_IN[16]~output_o ;
wire \MEM_IN[17]~output_o ;
wire \MEM_IN[18]~output_o ;
wire \MEM_IN[19]~output_o ;
wire \MEM_IN[20]~output_o ;
wire \MEM_IN[21]~output_o ;
wire \MEM_IN[22]~output_o ;
wire \MEM_IN[23]~output_o ;
wire \MEM_IN[24]~output_o ;
wire \MEM_IN[25]~output_o ;
wire \MEM_IN[26]~output_o ;
wire \MEM_IN[27]~output_o ;
wire \MEM_IN[28]~output_o ;
wire \MEM_IN[29]~output_o ;
wire \MEM_IN[30]~output_o ;
wire \MEM_IN[31]~output_o ;
wire \MEM_ADDR[0]~output_o ;
wire \MEM_ADDR[1]~output_o ;
wire \MEM_ADDR[2]~output_o ;
wire \MEM_ADDR[3]~output_o ;
wire \MEM_ADDR[4]~output_o ;
wire \MEM_ADDR[5]~output_o ;
wire \MEM_ADDR[6]~output_o ;
wire \MEM_ADDR[7]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \A_MUX~input_o ;
wire \DATA_Mux[1]~input_o ;
wire \IM_MUX1~input_o ;
wire \ALU_Op[1]~input_o ;
wire \DATA_Mux[0]~input_o ;
wire \regA|Q[16]~74_combout ;
wire \ALU_Op[0]~input_o ;
wire \IM_MUX2[1]~input_o ;
wire \IM_MUX2[0]~input_o ;
wire \B_MUX~input_o ;
wire \DATA_IN[15]~input_o ;
wire \mClk~input_o ;
wire \mClk~inputclkctrl_outclk ;
wire \dataMem|matrix~41feeder_combout ;
wire \Clr_IR~input_o ;
wire \Clr_IR~inputclkctrl_outclk ;
wire \Ld_IR~input_o ;
wire \dataMem|matrix~41_q ;
wire \WEN~input_o ;
wire \EN~input_o ;
wire \dataMem|data_out[17]~0_combout ;
wire \dataMem|matrix~74_combout ;
wire \REG_Mux~input_o ;
wire \DATA_IN[0]~input_o ;
wire \bMux|y[22]~25_combout ;
wire \Clr_B~input_o ;
wire \Clr_B~inputclkctrl_outclk ;
wire \Ld_B~input_o ;
wire \aluMux2|Mux22~0_combout ;
wire \aluMux1|y[22]~9_combout ;
wire \regA|Q[22]~84_combout ;
wire \regA|Q[21]~feeder_combout ;
wire \DATA_IN[5]~input_o ;
wire \dataMux|Mux5~2_combout ;
wire \ALU_Op[2]~input_o ;
wire \regA|Q[20]~feeder_combout ;
wire \DATA_IN[4]~input_o ;
wire \aMux|y[4]~6_combout ;
wire \aMux|y[4]~7_combout ;
wire \Clr_A~input_o ;
wire \Clr_A~inputclkctrl_outclk ;
wire \Ld_A~input_o ;
wire \MemMux|y[4]~4_combout ;
wire \dataMem|matrix~46_q ;
wire \dataMux|Mux0~1_combout ;
wire \dataMux|Mux0~2_combout ;
wire \DATA_IN[17]~input_o ;
wire \bMux|y[16]~16_combout ;
wire \aluMux2|Mux16~0_combout ;
wire \regA|Q[16]~feeder_combout ;
wire \aluMux1|y[16]~15_combout ;
wire \DATA_IN[30]~input_o ;
wire \DATA_IN[14]~input_o ;
wire \DATA_IN[2]~input_o ;
wire \aMux|y[2]~3_combout ;
wire \DATA_IN[18]~input_o ;
wire \bMux|y[17]~17_combout ;
wire \aluMux2|Mux17~0_combout ;
wire \regA|Q[17]~feeder_combout ;
wire \aluMux1|y[17]~14_combout ;
wire \aluComp|adder1|fa17|cout~0_combout ;
wire \bMux|y[18]~18_combout ;
wire \aluMux2|Mux18~0_combout ;
wire \regA|Q[18]~feeder_combout ;
wire \aluMux1|y[18]~13_combout ;
wire \regA|Q[18]~81_combout ;
wire \regA|Q[18]~101_combout ;
wire \regA|Q[18]~82_combout ;
wire \regA|Q[18]~83_combout ;
wire \MemMux|y[18]~18_combout ;
wire \dataMem|matrix~60feeder_combout ;
wire \dataMem|matrix~60_q ;
wire \DATA_IN[7]~input_o ;
wire \DATA_IN[1]~input_o ;
wire \dataMem|matrix~43_q ;
wire \MemMux|y[2]~2_combout ;
wire \DATA_IN[3]~input_o ;
wire \dataMem|matrix~47feeder_combout ;
wire \dataMem|matrix~47_q ;
wire \DATA_IN[6]~input_o ;
wire \dataMem|matrix~48_q ;
wire \aMux|y[7]~11_combout ;
wire \aMux|y[7]~12_combout ;
wire \MemMux|y[7]~7_combout ;
wire \DATA_IN[23]~input_o ;
wire \DATA_IN[24]~input_o ;
wire \aluMux1|y[24]~7_combout ;
wire \DATA_IN[8]~input_o ;
wire \DATA_IN[9]~input_o ;
wire \DATA_IN[25]~input_o ;
wire \bMux|y[23]~26_combout ;
wire \aluMux2|Mux23~0_combout ;
wire \regA|Q[23]~feeder_combout ;
wire \aluMux1|y[23]~8_combout ;
wire \bMux|y[21]~23_combout ;
wire \DATA_IN[21]~input_o ;
wire \DATA_IN[11]~input_o ;
wire \dataMem|matrix~53feeder_combout ;
wire \dataMem|matrix~53_q ;
wire \regA|Q[29]~feeder_combout ;
wire \aluMux2|Mux12~0_combout ;
wire \aluComp|adder1|fa12|cout~0_combout ;
wire \aMux|y[14]~25_combout ;
wire \aMux|y[14]~26_combout ;
wire \aluMux1|y[14]~17_combout ;
wire \dataMux|Mux13~0_combout ;
wire \DATA_IN[13]~input_o ;
wire \aMux|y[13]~23_combout ;
wire \aMux|y[13]~24_combout ;
wire \MemMux|y[13]~13_combout ;
wire \MemMux|y[14]~14_combout ;
wire \MemMux|y[15]~15_combout ;
wire \MemMux|y[16]~16_combout ;
wire \MemMux|y[17]~17_combout ;
wire \bMux|y[19]~19_combout ;
wire \DATA_IN[19]~input_o ;
wire \dataMem|matrix~61_q ;
wire \DATA_IN[20]~input_o ;
wire \dataMem|matrix~62feeder_combout ;
wire \dataMem|matrix~62_q ;
wire \MemMux|y[21]~21_combout ;
wire \MemMux|y[22]~22_combout ;
wire \MemMux|y[23]~23_combout ;
wire \MemMux|y[24]~24_combout ;
wire \regA|Q[25]~feeder_combout ;
wire \dataMux|Mux9~5_combout ;
wire \bMux|y[25]~28_combout ;
wire \MemMux|y[25]~25_combout ;
wire \DATA_IN[10]~input_o ;
wire \regA|Q[28]~feeder_combout ;
wire \DATA_IN[12]~input_o ;
wire \bMux|y[28]~32_combout ;
wire \DATA_IN[28]~input_o ;
wire \DATA_IN[29]~input_o ;
wire \dataMem|matrix~71feeder_combout ;
wire \dataMem|matrix~71_q ;
wire \DATA_IN[31]~input_o ;
wire \dataMem|matrix~73feeder_combout ;
wire \dataMem|matrix~73_q ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a31 ;
wire \dataMem|data_out~32_combout ;
wire \dataMux|Mux31~0_combout ;
wire \aluComp|mux1|Mux0~1_combout ;
wire \aluMux1|y[31]~0_combout ;
wire \dataMux|Mux15~6_combout ;
wire \bMux|y[31]~38_combout ;
wire \bMux|y[31]~39_combout ;
wire \aluMux2|Mux31~0_combout ;
wire \aluComp|mux1|Mux0~2_combout ;
wire \aluComp|mux1|Mux0~0_combout ;
wire \aluMux1|y[30]~1_combout ;
wire \aluMux2|Mux30~0_combout ;
wire \aluMux1|y[29]~2_combout ;
wire \aluMux2|Mux29~0_combout ;
wire \aluMux1|y[28]~3_combout ;
wire \aluMux2|Mux28~0_combout ;
wire \aluMux1|y[27]~4_combout ;
wire \dataMux|Mux11~4_combout ;
wire \dataMux|Mux11~5_combout ;
wire \bMux|y[27]~30_combout ;
wire \DATA_IN[27]~input_o ;
wire \dataMem|matrix~69feeder_combout ;
wire \dataMem|matrix~69_q ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a27 ;
wire \dataMem|data_out~28_combout ;
wire \dataMux|Mux27~0_combout ;
wire \bMux|y[27]~31_combout ;
wire \aluMux2|Mux27~0_combout ;
wire \aluMux2|Mux26~0_combout ;
wire \DATA_IN[26]~input_o ;
wire \regA|Q[26]~106_combout ;
wire \regA|Q[26]~96_combout ;
wire \regA|Q[26]~97_combout ;
wire \aluMux2|Mux25~0_combout ;
wire \aluMux1|y[25]~6_combout ;
wire \aluComp|adder1|fa25|cout~0_combout ;
wire \regA|Q[26]~98_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a26 ;
wire \dataMem|matrix~68feeder_combout ;
wire \dataMem|matrix~68_q ;
wire \dataMem|data_out~27_combout ;
wire \regA|Q[26]~10_combout ;
wire \regA|Q[26]~feeder_combout ;
wire \aluMux1|y[26]~5_combout ;
wire \aluComp|adder1|fa26|cout~0_combout ;
wire \aluComp|adder1|fa27|cout~0_combout ;
wire \aluComp|adder1|fa28|cout~0_combout ;
wire \aluComp|adder1|fa29|cout~0_combout ;
wire \aluComp|adder1|fa30|cout~0_combout ;
wire \aluComp|mux1|Mux0~3_combout ;
wire \regA|Q[31]~15_combout ;
wire \regA|Q[31]~feeder_combout ;
wire \MemMux|y[31]~31_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a29 ;
wire \dataMem|data_out~30_combout ;
wire \dataMux|Mux29~0_combout ;
wire \bMux|y[29]~34_combout ;
wire \bMux|y[29]~35_combout ;
wire \MemMux|y[29]~29_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a28 ;
wire \dataMem|matrix~70feeder_combout ;
wire \dataMem|matrix~70_q ;
wire \dataMem|data_out~29_combout ;
wire \dataMux|Mux28~0_combout ;
wire \bMux|y[28]~33_combout ;
wire \MemMux|y[28]~28_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a12 ;
wire \dataMem|matrix~54feeder_combout ;
wire \dataMem|matrix~54_q ;
wire \dataMem|data_out~13_combout ;
wire \dataMux|Mux12~4_combout ;
wire \dataMux|Mux12~5_combout ;
wire \aluComp|mux1|Mux4~11_combout ;
wire \aluComp|mux1|Mux4~8_combout ;
wire \aluComp|mux1|Mux4~9_combout ;
wire \aluComp|mux1|Mux4~10_combout ;
wire \regA|Q[27]~11_combout ;
wire \regA|Q[27]~feeder_combout ;
wire \MemMux|y[27]~27_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a10 ;
wire \dataMem|matrix~52feeder_combout ;
wire \dataMem|matrix~52_q ;
wire \dataMem|data_out~11_combout ;
wire \dataMux|Mux10~4_combout ;
wire \dataMux|Mux10~5_combout ;
wire \bMux|y[26]~29_combout ;
wire \MemMux|y[26]~26_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a20 ;
wire \dataMem|data_out~21_combout ;
wire \dataMux|Mux20~0_combout ;
wire \bMux|y[20]~21_combout ;
wire \bMux|y[20]~22_combout ;
wire \MemMux|y[20]~20_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a19 ;
wire \dataMem|data_out~20_combout ;
wire \dataMux|Mux19~0_combout ;
wire \bMux|y[19]~20_combout ;
wire \MemMux|y[19]~19_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a13 ;
wire \dataMem|matrix~55feeder_combout ;
wire \dataMem|matrix~55_q ;
wire \dataMem|data_out~14_combout ;
wire \dataMux|Mux13~4_combout ;
wire \bMux|y[13]~13_combout ;
wire \aluMux2|Mux13~0_combout ;
wire \dataMux|Mux13~1_combout ;
wire \dataMux|Mux13~2_combout ;
wire \dataMux|Mux13~3_combout ;
wire \dataMux|Mux13~5_combout ;
wire \aluComp|mux1|Mux3~11_combout ;
wire \aluComp|mux1|Mux3~8_combout ;
wire \aluComp|mux1|Mux3~9_combout ;
wire \aluComp|mux1|Mux3~10_combout ;
wire \regA|Q[28]~12_combout ;
wire \regIR|Q[28]~feeder_combout ;
wire \aMux|y[12]~21_combout ;
wire \aMux|y[12]~22_combout ;
wire \aluMux1|y[12]~19_combout ;
wire \regIR|Q[26]~feeder_combout ;
wire \aluMux1|y[10]~21_combout ;
wire \dataMux|Mux11~0_combout ;
wire \aluMux1|y[11]~20_combout ;
wire \dataMux|Mux11~1_combout ;
wire \dataMux|Mux11~2_combout ;
wire \bMux|y[10]~10_combout ;
wire \aluMux2|Mux10~0_combout ;
wire \aMux|y[8]~13_combout ;
wire \aMux|y[8]~14_combout ;
wire \aluMux1|y[8]~23_combout ;
wire \aluMux2|Mux8~0_combout ;
wire \aluComp|adder1|fa8|cout~0_combout ;
wire \aluComp|adder1|fa9|cout~0_combout ;
wire \aluComp|adder1|fa10|cout~0_combout ;
wire \dataMux|Mux11~3_combout ;
wire \bMux|y[11]~11_combout ;
wire \aluMux2|Mux11~0_combout ;
wire \aluComp|adder1|fa11|cout~0_combout ;
wire \dataMux|Mux12~0_combout ;
wire \dataMux|Mux12~1_combout ;
wire \dataMux|Mux12~2_combout ;
wire \dataMux|Mux12~3_combout ;
wire \bMux|y[12]~12_combout ;
wire \MemMux|y[12]~12_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a11 ;
wire \dataMem|data_out~12_combout ;
wire \aMux|y[11]~19_combout ;
wire \aMux|y[11]~20_combout ;
wire \MemMux|y[11]~11_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a21 ;
wire \dataMem|matrix~63_q ;
wire \dataMem|data_out~22_combout ;
wire \dataMux|Mux21~0_combout ;
wire \bMux|y[21]~24_combout ;
wire \aluMux2|Mux21~0_combout ;
wire \aluMux1|y[21]~10_combout ;
wire \aluMux1|y[20]~11_combout ;
wire \aluMux2|Mux20~0_combout ;
wire \aluMux1|y[19]~12_combout ;
wire \aluMux2|Mux19~0_combout ;
wire \aluComp|adder1|fa18|cout~0_combout ;
wire \aluComp|adder1|fa19|cout~0_combout ;
wire \aluComp|adder1|fa20|cout~0_combout ;
wire \aluComp|adder1|fa21|cout~0_combout ;
wire \aluComp|adder1|fa22|cout~0_combout ;
wire \aluComp|adder1|fa23|cout~0_combout ;
wire \aluComp|adder1|fa24|cout~0_combout ;
wire \regA|Q[25]~105_combout ;
wire \regA|Q[25]~93_combout ;
wire \regA|Q[25]~94_combout ;
wire \regA|Q[25]~95_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a25 ;
wire \dataMem|matrix~67feeder_combout ;
wire \dataMem|matrix~67_q ;
wire \dataMem|data_out~26_combout ;
wire \regA|Q[25]~9_combout ;
wire \aluMux1|y[9]~22_combout ;
wire \dataMux|Mux10~0_combout ;
wire \dataMux|Mux10~1_combout ;
wire \dataMux|Mux10~2_combout ;
wire \dataMux|Mux10~3_combout ;
wire \aMux|y[10]~17_combout ;
wire \aMux|y[10]~18_combout ;
wire \MemMux|y[10]~10_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a9 ;
wire \dataMem|matrix~51feeder_combout ;
wire \dataMem|matrix~51_q ;
wire \dataMem|data_out~10_combout ;
wire \dataMux|Mux9~4_combout ;
wire \bMux|y[9]~9_combout ;
wire \aluMux2|Mux9~0_combout ;
wire \dataMux|Mux9~1_combout ;
wire \dataMux|Mux9~0_combout ;
wire \dataMux|Mux9~2_combout ;
wire \dataMux|Mux9~3_combout ;
wire \aMux|y[9]~15_combout ;
wire \aMux|y[9]~16_combout ;
wire \MemMux|y[9]~9_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a8 ;
wire \dataMem|matrix~50feeder_combout ;
wire \dataMem|matrix~50_q ;
wire \dataMem|data_out~9_combout ;
wire \dataMux|Mux8~4_combout ;
wire \dataMux|Mux8~5_combout ;
wire \bMux|y[24]~27_combout ;
wire \aluMux2|Mux24~0_combout ;
wire \regA|Q[24]~90_combout ;
wire \regA|Q[24]~104_combout ;
wire \regA|Q[24]~91_combout ;
wire \regA|Q[24]~92_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a24 ;
wire \dataMem|matrix~66feeder_combout ;
wire \dataMem|matrix~66_q ;
wire \dataMem|data_out~25_combout ;
wire \regA|Q[24]~8_combout ;
wire \regA|Q[24]~feeder_combout ;
wire \regA|Q[23]~103_combout ;
wire \regA|Q[23]~87_combout ;
wire \regA|Q[23]~88_combout ;
wire \regA|Q[23]~89_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a23 ;
wire \dataMem|matrix~65feeder_combout ;
wire \dataMem|matrix~65_q ;
wire \dataMem|data_out~24_combout ;
wire \regA|Q[23]~7_combout ;
wire \aluMux1|y[7]~24_combout ;
wire \aluMux2|Mux6~0_combout ;
wire \aMux|y[6]~9_combout ;
wire \aMux|y[6]~10_combout ;
wire \regIR|Q[22]~feeder_combout ;
wire \aluMux1|y[6]~25_combout ;
wire \bMux|y[5]~5_combout ;
wire \aluMux2|Mux5~0_combout ;
wire \aluComp|adder1|fa5|cout~0_combout ;
wire \aluComp|adder1|fa6|cout~0_combout ;
wire \aluComp|adder1|fa7|cout~0_combout ;
wire \dataMux|Mux8~1_combout ;
wire \dataMux|Mux8~0_combout ;
wire \dataMux|Mux8~2_combout ;
wire \dataMux|Mux8~3_combout ;
wire \bMux|y[8]~8_combout ;
wire \MemMux|y[8]~8_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a6 ;
wire \dataMem|data_out~7_combout ;
wire \dataMux|Mux6~1_combout ;
wire \bMux|y[6]~6_combout ;
wire \MemMux|y[6]~6_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a5 ;
wire \dataMem|data_out~6_combout ;
wire \dataMux|Mux5~0_combout ;
wire \aMux|y[5]~8_combout ;
wire \MemMux|y[5]~5_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a3 ;
wire \dataMem|matrix~45_q ;
wire \dataMem|data_out~4_combout ;
wire \dataMux|Mux3~1_combout ;
wire \bMux|y[3]~3_combout ;
wire \aMux|y[3]~4_combout ;
wire \aMux|y[3]~5_combout ;
wire \MemMux|y[3]~3_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a1 ;
wire \dataMem|data_out~2_combout ;
wire \dataMux|Mux1~1_combout ;
wire \bMux|y[1]~1_combout ;
wire \aMux|y[1]~1_combout ;
wire \aMux|y[1]~2_combout ;
wire \MemMux|y[1]~1_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a7 ;
wire \dataMem|matrix~49_q ;
wire \dataMem|data_out~8_combout ;
wire \dataMux|Mux7~1_combout ;
wire \bMux|y[7]~7_combout ;
wire \aluMux2|Mux7~0_combout ;
wire \aluComp|mux1|Mux24~0_combout ;
wire \aluComp|mux1|Mux24~1_combout ;
wire \aluComp|adder1|fa7|sum~combout ;
wire \dataMux|Mux7~0_combout ;
wire \dataMux|Mux7~2_combout ;
wire \regIR|Q[7]~feeder_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a18 ;
wire \dataMem|data_out~19_combout ;
wire \regA|Q[18]~2_combout ;
wire \aluMux1|y[2]~29_combout ;
wire \aluMux2|Mux1~0_combout ;
wire \aluMux2|Mux0~0_combout ;
wire \aluComp|adder1|fa0|cout~0_combout ;
wire \aluComp|adder1|fa1|cout~0_combout ;
wire \aluComp|adder1|fa2|cout~0_combout ;
wire \aluMux1|y[3]~28_combout ;
wire \aluMux2|Mux3~0_combout ;
wire \aluComp|adder1|fa3|sum~combout ;
wire \aluComp|mux1|Mux28~0_combout ;
wire \aluComp|mux1|Mux28~1_combout ;
wire \dataMux|Mux3~0_combout ;
wire \dataMux|Mux3~2_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a2 ;
wire \dataMem|matrix~44_q ;
wire \dataMem|data_out~3_combout ;
wire \dataMux|Mux2~0_combout ;
wire \bMux|y[2]~2_combout ;
wire \aluMux2|Mux2~0_combout ;
wire \aluComp|adder1|fa2|sum~combout ;
wire \aluComp|mux1|Mux29~0_combout ;
wire \aluComp|mux1|Mux29~1_combout ;
wire \dataMux|Mux2~1_combout ;
wire \dataMux|Mux2~2_combout ;
wire \dataMux|Mux2~3_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a14 ;
wire \dataMem|matrix~56feeder_combout ;
wire \dataMem|matrix~56_q ;
wire \dataMem|data_out~15_combout ;
wire \dataMux|Mux14~4_combout ;
wire \dataMux|Mux14~5_combout ;
wire \bMux|y[30]~36_combout ;
wire \aluComp|mux1|Mux1~0_combout ;
wire \aluComp|mux1|Mux1~1_combout ;
wire \aluComp|adder1|fa30|sum~combout ;
wire \aluComp|mux1|Mux1~2_combout ;
wire \bMux|y[30]~37_combout ;
wire \MemMux|y[30]~30_combout ;
wire \dataMem|matrix~72_q ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a30 ;
wire \dataMem|data_out~31_combout ;
wire \dataMux|Mux30~0_combout ;
wire \regA|Q[30]~14_combout ;
wire \regA|Q[30]~feeder_combout ;
wire \aluComp|mux1|Mux2~11_combout ;
wire \aluComp|mux1|Mux2~8_combout ;
wire \aluComp|mux1|Mux2~9_combout ;
wire \aluComp|mux1|Mux2~10_combout ;
wire \regA|Q[29]~13_combout ;
wire \aluMux1|y[13]~18_combout ;
wire \dataMux|Mux14~0_combout ;
wire \dataMux|Mux14~1_combout ;
wire \dataMux|Mux14~2_combout ;
wire \aluComp|adder1|fa13|cout~0_combout ;
wire \dataMux|Mux14~3_combout ;
wire \bMux|y[14]~14_combout ;
wire \aluMux2|Mux14~0_combout ;
wire \aluComp|adder1|fa14|cout~0_combout ;
wire \aluComp|adder1|fa15|cout~0_combout ;
wire \aluComp|adder1|fa16|cout~0_combout ;
wire \regA|Q[17]~100_combout ;
wire \regA|Q[17]~78_combout ;
wire \regA|Q[17]~79_combout ;
wire \regA|Q[17]~80_combout ;
wire \dataMem|matrix~59_q ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a17 ;
wire \dataMem|data_out~18_combout ;
wire \regA|Q[17]~1_combout ;
wire \aluMux1|y[1]~30_combout ;
wire \aluComp|mux1|Mux30~0_combout ;
wire \aluComp|mux1|Mux30~1_combout ;
wire \aluComp|adder1|fa1|sum~combout ;
wire \dataMux|Mux1~0_combout ;
wire \dataMux|Mux1~2_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a4 ;
wire \dataMem|data_out~5_combout ;
wire \dataMux|Mux4~1_combout ;
wire \dataMux|Mux4~2_combout ;
wire \regIR|Q[4]~feeder_combout ;
wire \aluComp|mux1|Mux12~11_combout ;
wire \aluComp|mux1|Mux12~8_combout ;
wire \aluComp|mux1|Mux12~9_combout ;
wire \aluComp|mux1|Mux12~10_combout ;
wire \regA|Q[19]~3_combout ;
wire \regA|Q[19]~feeder_combout ;
wire \aluComp|mux1|Mux11~11_combout ;
wire \aluComp|mux1|Mux11~8_combout ;
wire \aluComp|mux1|Mux11~9_combout ;
wire \aluComp|mux1|Mux11~10_combout ;
wire \regA|Q[20]~4_combout ;
wire \aluMux1|y[4]~27_combout ;
wire \aluComp|mux1|Mux27~0_combout ;
wire \aluComp|mux1|Mux27~1_combout ;
wire \aluComp|adder1|fa3|cout~0_combout ;
wire \aluComp|adder1|fa4|sum~combout ;
wire \dataMux|Mux4~0_combout ;
wire \bMux|y[4]~4_combout ;
wire \aluMux2|Mux4~0_combout ;
wire \aluComp|adder1|fa4|cout~0_combout ;
wire \aluComp|adder1|fa5|sum~combout ;
wire \aluComp|mux1|Mux26~0_combout ;
wire \aluComp|mux1|Mux26~1_combout ;
wire \dataMux|Mux5~1_combout ;
wire \dataMux|Mux5~3_combout ;
wire \regIR|Q[5]~feeder_combout ;
wire \regA|Q[22]~102_combout ;
wire \regA|Q[22]~85_combout ;
wire \regA|Q[22]~86_combout ;
wire \DATA_IN[22]~input_o ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a22 ;
wire \dataMem|matrix~64_q ;
wire \dataMem|data_out~23_combout ;
wire \regA|Q[22]~6_combout ;
wire \regA|Q[22]~feeder_combout ;
wire \aluComp|mux1|Mux10~11_combout ;
wire \aluComp|mux1|Mux10~8_combout ;
wire \aluComp|mux1|Mux10~9_combout ;
wire \aluComp|mux1|Mux10~10_combout ;
wire \regA|Q[21]~5_combout ;
wire \aluMux1|y[5]~26_combout ;
wire \aluComp|mux1|Mux25~0_combout ;
wire \aluComp|mux1|Mux25~1_combout ;
wire \aluComp|adder1|fa6|sum~combout ;
wire \dataMux|Mux6~0_combout ;
wire \dataMux|Mux6~2_combout ;
wire \regIR|Q[6]~feeder_combout ;
wire \dataMem|matrix~75_combout ;
wire \dataMem|matrix~76_combout ;
wire \dataMem|matrix~77_combout ;
wire \dataMem|matrix~42_q ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dataMem|data_out~1_combout ;
wire \dataMux|Mux0~0_combout ;
wire \bMux|y[0]~0_combout ;
wire \MemMux|y[0]~0_combout ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a15 ;
wire \dataMem|matrix~57_q ;
wire \dataMem|data_out~16_combout ;
wire \dataMux|Mux15~5_combout ;
wire \bMux|y[15]~15_combout ;
wire \aluMux2|Mux15~0_combout ;
wire \dataMux|Mux15~2_combout ;
wire \dataMux|Mux15~7_combout ;
wire \dataMux|Mux15~3_combout ;
wire \dataMux|Mux15~4_combout ;
wire \aMux|y[15]~27_combout ;
wire \aMux|y[15]~28_combout ;
wire \aluMux1|y[15]~16_combout ;
wire \regA|Q[16]~99_combout ;
wire \regA|Q[16]~75_combout ;
wire \regA|Q[16]~76_combout ;
wire \regA|Q[16]~77_combout ;
wire \DATA_IN[16]~input_o ;
wire \dataMem|matrix_rtl_0|auto_generated|ram_block1a16 ;
wire \dataMem|matrix~58feeder_combout ;
wire \dataMem|matrix~58_q ;
wire \dataMem|data_out~17_combout ;
wire \regA|Q[16]~0_combout ;
wire \aluMux1|y[0]~31_combout ;
wire \aluComp|mux1|Mux31~0_combout ;
wire \aluComp|mux1|Mux31~2_combout ;
wire \aluComp|mux1|Mux31~3_combout ;
wire \aluComp|mux1|Mux31~1_combout ;
wire \aluComp|mux1|Mux31~4_combout ;
wire \aMux|y[0]~0_combout ;
wire \aluComp|adder1|fa31|cout~0_combout ;
wire \aluComp|zero~2_combout ;
wire \aluComp|zero~3_combout ;
wire \aluComp|zero~0_combout ;
wire \aluComp|zero~1_combout ;
wire \aluComp|zero~4_combout ;
wire \Inc_PC~input_o ;
wire \pcComp|Add0~0_combout ;
wire \Ld_PC~input_o ;
wire \pcComp|q~0_combout ;
wire \Clr_PC~input_o ;
wire \Clr_PC~inputclkctrl_outclk ;
wire \pcComp|q[2]~reg0_q ;
wire \pcComp|Add0~1 ;
wire \pcComp|Add0~2_combout ;
wire \pcComp|q~1_combout ;
wire \pcComp|q[3]~reg0_q ;
wire \pcComp|Add0~3 ;
wire \pcComp|Add0~4_combout ;
wire \pcComp|q~2_combout ;
wire \pcComp|q[4]~reg0_q ;
wire \pcComp|Add0~5 ;
wire \pcComp|Add0~6_combout ;
wire \pcComp|q~3_combout ;
wire \pcComp|q[5]~reg0_q ;
wire \pcComp|Add0~7 ;
wire \pcComp|Add0~8_combout ;
wire \pcComp|q~4_combout ;
wire \pcComp|q[6]~reg0_q ;
wire \pcComp|Add0~9 ;
wire \pcComp|Add0~10_combout ;
wire \pcComp|q~5_combout ;
wire \pcComp|q[7]~reg0_q ;
wire \pcComp|Add0~11 ;
wire \pcComp|Add0~12_combout ;
wire \pcComp|q~6_combout ;
wire \pcComp|q[8]~reg0_q ;
wire \pcComp|Add0~13 ;
wire \pcComp|Add0~14_combout ;
wire \pcComp|q~7_combout ;
wire \pcComp|q[9]~reg0_q ;
wire \pcComp|Add0~15 ;
wire \pcComp|Add0~16_combout ;
wire \pcComp|q~8_combout ;
wire \pcComp|q[10]~reg0_q ;
wire \pcComp|Add0~17 ;
wire \pcComp|Add0~18_combout ;
wire \pcComp|q~9_combout ;
wire \pcComp|q[11]~reg0_q ;
wire \pcComp|Add0~19 ;
wire \pcComp|Add0~20_combout ;
wire \pcComp|q~10_combout ;
wire \pcComp|q[12]~reg0_q ;
wire \pcComp|Add0~21 ;
wire \pcComp|Add0~22_combout ;
wire \pcComp|q~11_combout ;
wire \pcComp|q[13]~reg0_q ;
wire \pcComp|Add0~23 ;
wire \pcComp|Add0~24_combout ;
wire \pcComp|q~12_combout ;
wire \pcComp|q[14]~reg0_q ;
wire \pcComp|Add0~25 ;
wire \pcComp|Add0~26_combout ;
wire \pcComp|q~13_combout ;
wire \pcComp|q[15]~reg0_q ;
wire \pcComp|Add0~27 ;
wire \pcComp|Add0~28_combout ;
wire \pcComp|q~14_combout ;
wire \pcComp|q[16]~reg0_q ;
wire \pcComp|Add0~29 ;
wire \pcComp|Add0~30_combout ;
wire \pcComp|q~15_combout ;
wire \pcComp|q[17]~reg0_q ;
wire \pcComp|Add0~31 ;
wire \pcComp|Add0~32_combout ;
wire \pcComp|q~16_combout ;
wire \pcComp|q[18]~reg0_q ;
wire \pcComp|Add0~33 ;
wire \pcComp|Add0~34_combout ;
wire \pcComp|q~17_combout ;
wire \pcComp|q[19]~reg0_q ;
wire \pcComp|Add0~35 ;
wire \pcComp|Add0~36_combout ;
wire \pcComp|q~18_combout ;
wire \pcComp|q[20]~reg0_q ;
wire \pcComp|Add0~37 ;
wire \pcComp|Add0~38_combout ;
wire \pcComp|q~19_combout ;
wire \pcComp|q[21]~reg0_q ;
wire \pcComp|Add0~39 ;
wire \pcComp|Add0~40_combout ;
wire \pcComp|q~20_combout ;
wire \pcComp|q[22]~reg0_q ;
wire \pcComp|Add0~41 ;
wire \pcComp|Add0~42_combout ;
wire \pcComp|q~21_combout ;
wire \pcComp|q[23]~reg0_q ;
wire \pcComp|Add0~43 ;
wire \pcComp|Add0~44_combout ;
wire \pcComp|q~22_combout ;
wire \pcComp|q[24]~reg0_q ;
wire \pcComp|Add0~45 ;
wire \pcComp|Add0~46_combout ;
wire \pcComp|q~23_combout ;
wire \pcComp|q[25]~reg0_q ;
wire \pcComp|Add0~47 ;
wire \pcComp|Add0~48_combout ;
wire \pcComp|q~24_combout ;
wire \pcComp|q[26]~reg0_q ;
wire \pcComp|Add0~49 ;
wire \pcComp|Add0~50_combout ;
wire \pcComp|q~25_combout ;
wire \pcComp|q[27]~reg0_q ;
wire \pcComp|Add0~51 ;
wire \pcComp|Add0~52_combout ;
wire \pcComp|q~26_combout ;
wire \pcComp|q[28]~reg0_q ;
wire \pcComp|Add0~53 ;
wire \pcComp|Add0~54_combout ;
wire \pcComp|q~27_combout ;
wire \pcComp|q[29]~reg0_q ;
wire \pcComp|Add0~55 ;
wire \pcComp|Add0~56_combout ;
wire \pcComp|q~28_combout ;
wire \pcComp|q[30]~reg0_q ;
wire \pcComp|Add0~57 ;
wire \pcComp|Add0~58_combout ;
wire \pcComp|q~29_combout ;
wire \pcComp|q[31]~reg0_q ;
wire [31:0] \aluComp|and1|result ;
wire [31:0] \dataMem|data_out ;
wire [31:0] \aluComp|or1|result ;
wire [31:0] \regIR|Q ;
wire [31:0] \regB|Q ;
wire [31:0] \regA|Q ;

wire [35:0] \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a1  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a2  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a3  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a4  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a5  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a6  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a7  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a8  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a9  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a10  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a11  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a12  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a13  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a14  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a15  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a16  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a17  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a18  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a19  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a20  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a21  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a22  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a23  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a24  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a25  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a26  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a27  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a28  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a29  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a30  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \dataMem|matrix_rtl_0|auto_generated|ram_block1a31  = \dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \Out_A[0]~output (
	.i(\regA|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[0]~output .bus_hold = "false";
defparam \Out_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \Out_A[1]~output (
	.i(\regA|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[1]~output .bus_hold = "false";
defparam \Out_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \Out_A[2]~output (
	.i(\regA|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[2]~output .bus_hold = "false";
defparam \Out_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \Out_A[3]~output (
	.i(\regA|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[3]~output .bus_hold = "false";
defparam \Out_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \Out_A[4]~output (
	.i(\regA|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[4]~output .bus_hold = "false";
defparam \Out_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \Out_A[5]~output (
	.i(\regA|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[5]~output .bus_hold = "false";
defparam \Out_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \Out_A[6]~output (
	.i(\regA|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[6]~output .bus_hold = "false";
defparam \Out_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \Out_A[7]~output (
	.i(\regA|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[7]~output .bus_hold = "false";
defparam \Out_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \Out_A[8]~output (
	.i(\regA|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[8]~output .bus_hold = "false";
defparam \Out_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \Out_A[9]~output (
	.i(\regA|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[9]~output .bus_hold = "false";
defparam \Out_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \Out_A[10]~output (
	.i(\regA|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[10]~output .bus_hold = "false";
defparam \Out_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \Out_A[11]~output (
	.i(\regA|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[11]~output .bus_hold = "false";
defparam \Out_A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \Out_A[12]~output (
	.i(\regA|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[12]~output .bus_hold = "false";
defparam \Out_A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Out_A[13]~output (
	.i(\regA|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[13]~output .bus_hold = "false";
defparam \Out_A[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Out_A[14]~output (
	.i(\regA|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[14]~output .bus_hold = "false";
defparam \Out_A[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \Out_A[15]~output (
	.i(\regA|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[15]~output .bus_hold = "false";
defparam \Out_A[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \Out_A[16]~output (
	.i(\regA|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[16]~output .bus_hold = "false";
defparam \Out_A[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \Out_A[17]~output (
	.i(\regA|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[17]~output .bus_hold = "false";
defparam \Out_A[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \Out_A[18]~output (
	.i(\regA|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[18]~output .bus_hold = "false";
defparam \Out_A[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \Out_A[19]~output (
	.i(\regA|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[19]~output .bus_hold = "false";
defparam \Out_A[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \Out_A[20]~output (
	.i(\regA|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[20]~output .bus_hold = "false";
defparam \Out_A[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Out_A[21]~output (
	.i(\regA|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[21]~output .bus_hold = "false";
defparam \Out_A[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \Out_A[22]~output (
	.i(\regA|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[22]~output .bus_hold = "false";
defparam \Out_A[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \Out_A[23]~output (
	.i(\regA|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[23]~output .bus_hold = "false";
defparam \Out_A[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \Out_A[24]~output (
	.i(\regA|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[24]~output .bus_hold = "false";
defparam \Out_A[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Out_A[25]~output (
	.i(\regA|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[25]~output .bus_hold = "false";
defparam \Out_A[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \Out_A[26]~output (
	.i(\regA|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[26]~output .bus_hold = "false";
defparam \Out_A[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \Out_A[27]~output (
	.i(\regA|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[27]~output .bus_hold = "false";
defparam \Out_A[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \Out_A[28]~output (
	.i(\regA|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[28]~output .bus_hold = "false";
defparam \Out_A[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Out_A[29]~output (
	.i(\regA|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[29]~output .bus_hold = "false";
defparam \Out_A[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \Out_A[30]~output (
	.i(\regA|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[30]~output .bus_hold = "false";
defparam \Out_A[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \Out_A[31]~output (
	.i(\regA|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_A[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_A[31]~output .bus_hold = "false";
defparam \Out_A[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \Out_B[0]~output (
	.i(\regB|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[0]~output .bus_hold = "false";
defparam \Out_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \Out_B[1]~output (
	.i(\regB|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[1]~output .bus_hold = "false";
defparam \Out_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \Out_B[2]~output (
	.i(\regB|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[2]~output .bus_hold = "false";
defparam \Out_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \Out_B[3]~output (
	.i(\regB|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[3]~output .bus_hold = "false";
defparam \Out_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \Out_B[4]~output (
	.i(\regB|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[4]~output .bus_hold = "false";
defparam \Out_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Out_B[5]~output (
	.i(\regB|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[5]~output .bus_hold = "false";
defparam \Out_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \Out_B[6]~output (
	.i(\regB|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[6]~output .bus_hold = "false";
defparam \Out_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \Out_B[7]~output (
	.i(\regB|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[7]~output .bus_hold = "false";
defparam \Out_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Out_B[8]~output (
	.i(\regB|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[8]~output .bus_hold = "false";
defparam \Out_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \Out_B[9]~output (
	.i(\regB|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[9]~output .bus_hold = "false";
defparam \Out_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \Out_B[10]~output (
	.i(\regB|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[10]~output .bus_hold = "false";
defparam \Out_B[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \Out_B[11]~output (
	.i(\regB|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[11]~output .bus_hold = "false";
defparam \Out_B[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \Out_B[12]~output (
	.i(\regB|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[12]~output .bus_hold = "false";
defparam \Out_B[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \Out_B[13]~output (
	.i(\regB|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[13]~output .bus_hold = "false";
defparam \Out_B[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \Out_B[14]~output (
	.i(\regB|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[14]~output .bus_hold = "false";
defparam \Out_B[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \Out_B[15]~output (
	.i(\regB|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[15]~output .bus_hold = "false";
defparam \Out_B[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Out_B[16]~output (
	.i(\regB|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[16]~output .bus_hold = "false";
defparam \Out_B[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \Out_B[17]~output (
	.i(\regB|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[17]~output .bus_hold = "false";
defparam \Out_B[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Out_B[18]~output (
	.i(\regB|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[18]~output .bus_hold = "false";
defparam \Out_B[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \Out_B[19]~output (
	.i(\regB|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[19]~output .bus_hold = "false";
defparam \Out_B[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \Out_B[20]~output (
	.i(\regB|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[20]~output .bus_hold = "false";
defparam \Out_B[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \Out_B[21]~output (
	.i(\regB|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[21]~output .bus_hold = "false";
defparam \Out_B[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Out_B[22]~output (
	.i(\regB|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[22]~output .bus_hold = "false";
defparam \Out_B[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Out_B[23]~output (
	.i(\regB|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[23]~output .bus_hold = "false";
defparam \Out_B[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \Out_B[24]~output (
	.i(\regB|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[24]~output .bus_hold = "false";
defparam \Out_B[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \Out_B[25]~output (
	.i(\regB|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[25]~output .bus_hold = "false";
defparam \Out_B[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \Out_B[26]~output (
	.i(\regB|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[26]~output .bus_hold = "false";
defparam \Out_B[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \Out_B[27]~output (
	.i(\regB|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[27]~output .bus_hold = "false";
defparam \Out_B[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \Out_B[28]~output (
	.i(\regB|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[28]~output .bus_hold = "false";
defparam \Out_B[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \Out_B[29]~output (
	.i(\regB|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[29]~output .bus_hold = "false";
defparam \Out_B[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \Out_B[30]~output (
	.i(\regB|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[30]~output .bus_hold = "false";
defparam \Out_B[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \Out_B[31]~output (
	.i(\regB|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_B[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_B[31]~output .bus_hold = "false";
defparam \Out_B[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \Out_C~output (
	.i(\aluComp|adder1|fa31|cout~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_C~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_C~output .bus_hold = "false";
defparam \Out_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \Out_Z~output (
	.i(!\aluComp|zero~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_Z~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_Z~output .bus_hold = "false";
defparam \Out_Z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \Out_PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[0]~output .bus_hold = "false";
defparam \Out_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \Out_PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[1]~output .bus_hold = "false";
defparam \Out_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \Out_PC[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[2]~output .bus_hold = "false";
defparam \Out_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \Out_PC[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[3]~output .bus_hold = "false";
defparam \Out_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \Out_PC[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[4]~output .bus_hold = "false";
defparam \Out_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \Out_PC[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[5]~output .bus_hold = "false";
defparam \Out_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \Out_PC[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[6]~output .bus_hold = "false";
defparam \Out_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \Out_PC[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[7]~output .bus_hold = "false";
defparam \Out_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \Out_PC[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[8]~output .bus_hold = "false";
defparam \Out_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \Out_PC[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[9]~output .bus_hold = "false";
defparam \Out_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \Out_PC[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[10]~output .bus_hold = "false";
defparam \Out_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \Out_PC[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[11]~output .bus_hold = "false";
defparam \Out_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \Out_PC[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[12]~output .bus_hold = "false";
defparam \Out_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \Out_PC[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[13]~output .bus_hold = "false";
defparam \Out_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \Out_PC[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[14]~output .bus_hold = "false";
defparam \Out_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Out_PC[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[15]~output .bus_hold = "false";
defparam \Out_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \Out_PC[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[16]~output .bus_hold = "false";
defparam \Out_PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \Out_PC[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[17]~output .bus_hold = "false";
defparam \Out_PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \Out_PC[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[18]~output .bus_hold = "false";
defparam \Out_PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \Out_PC[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[19]~output .bus_hold = "false";
defparam \Out_PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \Out_PC[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[20]~output .bus_hold = "false";
defparam \Out_PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \Out_PC[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[21]~output .bus_hold = "false";
defparam \Out_PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \Out_PC[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[22]~output .bus_hold = "false";
defparam \Out_PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \Out_PC[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[23]~output .bus_hold = "false";
defparam \Out_PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \Out_PC[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[24]~output .bus_hold = "false";
defparam \Out_PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Out_PC[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[25]~output .bus_hold = "false";
defparam \Out_PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \Out_PC[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[26]~output .bus_hold = "false";
defparam \Out_PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \Out_PC[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[27]~output .bus_hold = "false";
defparam \Out_PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \Out_PC[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[28]~output .bus_hold = "false";
defparam \Out_PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \Out_PC[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[29]~output .bus_hold = "false";
defparam \Out_PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \Out_PC[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[30]~output .bus_hold = "false";
defparam \Out_PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \Out_PC[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_PC[31]~output .bus_hold = "false";
defparam \Out_PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \Out_IR[0]~output (
	.i(\regIR|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[0]~output .bus_hold = "false";
defparam \Out_IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Out_IR[1]~output (
	.i(\regIR|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[1]~output .bus_hold = "false";
defparam \Out_IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \Out_IR[2]~output (
	.i(\regIR|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[2]~output .bus_hold = "false";
defparam \Out_IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \Out_IR[3]~output (
	.i(\regIR|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[3]~output .bus_hold = "false";
defparam \Out_IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \Out_IR[4]~output (
	.i(\regIR|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[4]~output .bus_hold = "false";
defparam \Out_IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \Out_IR[5]~output (
	.i(\regIR|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[5]~output .bus_hold = "false";
defparam \Out_IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \Out_IR[6]~output (
	.i(\regIR|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[6]~output .bus_hold = "false";
defparam \Out_IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \Out_IR[7]~output (
	.i(\regIR|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[7]~output .bus_hold = "false";
defparam \Out_IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \Out_IR[8]~output (
	.i(\regIR|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[8]~output .bus_hold = "false";
defparam \Out_IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \Out_IR[9]~output (
	.i(\regIR|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[9]~output .bus_hold = "false";
defparam \Out_IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \Out_IR[10]~output (
	.i(\regIR|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[10]~output .bus_hold = "false";
defparam \Out_IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \Out_IR[11]~output (
	.i(\regIR|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[11]~output .bus_hold = "false";
defparam \Out_IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \Out_IR[12]~output (
	.i(\regIR|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[12]~output .bus_hold = "false";
defparam \Out_IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \Out_IR[13]~output (
	.i(\regIR|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[13]~output .bus_hold = "false";
defparam \Out_IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \Out_IR[14]~output (
	.i(\regIR|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[14]~output .bus_hold = "false";
defparam \Out_IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Out_IR[15]~output (
	.i(\regIR|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[15]~output .bus_hold = "false";
defparam \Out_IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \Out_IR[16]~output (
	.i(\regIR|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[16]~output .bus_hold = "false";
defparam \Out_IR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \Out_IR[17]~output (
	.i(\regIR|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[17]~output .bus_hold = "false";
defparam \Out_IR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \Out_IR[18]~output (
	.i(\regIR|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[18]~output .bus_hold = "false";
defparam \Out_IR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \Out_IR[19]~output (
	.i(\regIR|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[19]~output .bus_hold = "false";
defparam \Out_IR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \Out_IR[20]~output (
	.i(\regIR|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[20]~output .bus_hold = "false";
defparam \Out_IR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \Out_IR[21]~output (
	.i(\regIR|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[21]~output .bus_hold = "false";
defparam \Out_IR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \Out_IR[22]~output (
	.i(\regIR|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[22]~output .bus_hold = "false";
defparam \Out_IR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \Out_IR[23]~output (
	.i(\regIR|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[23]~output .bus_hold = "false";
defparam \Out_IR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \Out_IR[24]~output (
	.i(\regIR|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[24]~output .bus_hold = "false";
defparam \Out_IR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \Out_IR[25]~output (
	.i(\regIR|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[25]~output .bus_hold = "false";
defparam \Out_IR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \Out_IR[26]~output (
	.i(\regIR|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[26]~output .bus_hold = "false";
defparam \Out_IR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \Out_IR[27]~output (
	.i(\regIR|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[27]~output .bus_hold = "false";
defparam \Out_IR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \Out_IR[28]~output (
	.i(\regIR|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[28]~output .bus_hold = "false";
defparam \Out_IR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \Out_IR[29]~output (
	.i(\regIR|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[29]~output .bus_hold = "false";
defparam \Out_IR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \Out_IR[30]~output (
	.i(\regIR|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[30]~output .bus_hold = "false";
defparam \Out_IR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \Out_IR[31]~output (
	.i(\regIR|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Out_IR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Out_IR[31]~output .bus_hold = "false";
defparam \Out_IR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \ADDR_OUT[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[0]~output .bus_hold = "false";
defparam \ADDR_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \ADDR_OUT[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[1]~output .bus_hold = "false";
defparam \ADDR_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \ADDR_OUT[2]~output (
	.i(\pcComp|q[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[2]~output .bus_hold = "false";
defparam \ADDR_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \ADDR_OUT[3]~output (
	.i(\pcComp|q[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[3]~output .bus_hold = "false";
defparam \ADDR_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \ADDR_OUT[4]~output (
	.i(\pcComp|q[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[4]~output .bus_hold = "false";
defparam \ADDR_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \ADDR_OUT[5]~output (
	.i(\pcComp|q[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[5]~output .bus_hold = "false";
defparam \ADDR_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \ADDR_OUT[6]~output (
	.i(\pcComp|q[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[6]~output .bus_hold = "false";
defparam \ADDR_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \ADDR_OUT[7]~output (
	.i(\pcComp|q[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[7]~output .bus_hold = "false";
defparam \ADDR_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \ADDR_OUT[8]~output (
	.i(\pcComp|q[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[8]~output .bus_hold = "false";
defparam \ADDR_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \ADDR_OUT[9]~output (
	.i(\pcComp|q[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[9]~output .bus_hold = "false";
defparam \ADDR_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \ADDR_OUT[10]~output (
	.i(\pcComp|q[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[10]~output .bus_hold = "false";
defparam \ADDR_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \ADDR_OUT[11]~output (
	.i(\pcComp|q[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[11]~output .bus_hold = "false";
defparam \ADDR_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \ADDR_OUT[12]~output (
	.i(\pcComp|q[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[12]~output .bus_hold = "false";
defparam \ADDR_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \ADDR_OUT[13]~output (
	.i(\pcComp|q[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[13]~output .bus_hold = "false";
defparam \ADDR_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \ADDR_OUT[14]~output (
	.i(\pcComp|q[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[14]~output .bus_hold = "false";
defparam \ADDR_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \ADDR_OUT[15]~output (
	.i(\pcComp|q[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[15]~output .bus_hold = "false";
defparam \ADDR_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \ADDR_OUT[16]~output (
	.i(\pcComp|q[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[16]~output .bus_hold = "false";
defparam \ADDR_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \ADDR_OUT[17]~output (
	.i(\pcComp|q[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[17]~output .bus_hold = "false";
defparam \ADDR_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \ADDR_OUT[18]~output (
	.i(\pcComp|q[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[18]~output .bus_hold = "false";
defparam \ADDR_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \ADDR_OUT[19]~output (
	.i(\pcComp|q[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[19]~output .bus_hold = "false";
defparam \ADDR_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR_OUT[20]~output (
	.i(\pcComp|q[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[20]~output .bus_hold = "false";
defparam \ADDR_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \ADDR_OUT[21]~output (
	.i(\pcComp|q[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[21]~output .bus_hold = "false";
defparam \ADDR_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \ADDR_OUT[22]~output (
	.i(\pcComp|q[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[22]~output .bus_hold = "false";
defparam \ADDR_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \ADDR_OUT[23]~output (
	.i(\pcComp|q[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[23]~output .bus_hold = "false";
defparam \ADDR_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR_OUT[24]~output (
	.i(\pcComp|q[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[24]~output .bus_hold = "false";
defparam \ADDR_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \ADDR_OUT[25]~output (
	.i(\pcComp|q[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[25]~output .bus_hold = "false";
defparam \ADDR_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR_OUT[26]~output (
	.i(\pcComp|q[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[26]~output .bus_hold = "false";
defparam \ADDR_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \ADDR_OUT[27]~output (
	.i(\pcComp|q[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[27]~output .bus_hold = "false";
defparam \ADDR_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \ADDR_OUT[28]~output (
	.i(\pcComp|q[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[28]~output .bus_hold = "false";
defparam \ADDR_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \ADDR_OUT[29]~output (
	.i(\pcComp|q[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[29]~output .bus_hold = "false";
defparam \ADDR_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \ADDR_OUT[30]~output (
	.i(\pcComp|q[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[30]~output .bus_hold = "false";
defparam \ADDR_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \ADDR_OUT[31]~output (
	.i(\pcComp|q[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR_OUT[31]~output .bus_hold = "false";
defparam \ADDR_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \DATA_OUT[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[0]~output .bus_hold = "false";
defparam \DATA_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \DATA_OUT[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[1]~output .bus_hold = "false";
defparam \DATA_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \DATA_OUT[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[2]~output .bus_hold = "false";
defparam \DATA_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \DATA_OUT[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[3]~output .bus_hold = "false";
defparam \DATA_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \DATA_OUT[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[4]~output .bus_hold = "false";
defparam \DATA_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \DATA_OUT[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[5]~output .bus_hold = "false";
defparam \DATA_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \DATA_OUT[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[6]~output .bus_hold = "false";
defparam \DATA_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \DATA_OUT[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[7]~output .bus_hold = "false";
defparam \DATA_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \DATA_OUT[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[8]~output .bus_hold = "false";
defparam \DATA_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \DATA_OUT[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[9]~output .bus_hold = "false";
defparam \DATA_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \DATA_OUT[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[10]~output .bus_hold = "false";
defparam \DATA_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \DATA_OUT[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[11]~output .bus_hold = "false";
defparam \DATA_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \DATA_OUT[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[12]~output .bus_hold = "false";
defparam \DATA_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \DATA_OUT[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[13]~output .bus_hold = "false";
defparam \DATA_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \DATA_OUT[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[14]~output .bus_hold = "false";
defparam \DATA_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \DATA_OUT[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[15]~output .bus_hold = "false";
defparam \DATA_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \DATA_OUT[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[16]~output .bus_hold = "false";
defparam \DATA_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \DATA_OUT[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[17]~output .bus_hold = "false";
defparam \DATA_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \DATA_OUT[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[18]~output .bus_hold = "false";
defparam \DATA_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \DATA_OUT[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[19]~output .bus_hold = "false";
defparam \DATA_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \DATA_OUT[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[20]~output .bus_hold = "false";
defparam \DATA_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \DATA_OUT[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[21]~output .bus_hold = "false";
defparam \DATA_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \DATA_OUT[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[22]~output .bus_hold = "false";
defparam \DATA_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \DATA_OUT[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[23]~output .bus_hold = "false";
defparam \DATA_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \DATA_OUT[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[24]~output .bus_hold = "false";
defparam \DATA_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \DATA_OUT[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[25]~output .bus_hold = "false";
defparam \DATA_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \DATA_OUT[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[26]~output .bus_hold = "false";
defparam \DATA_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \DATA_OUT[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[27]~output .bus_hold = "false";
defparam \DATA_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \DATA_OUT[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[28]~output .bus_hold = "false";
defparam \DATA_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \DATA_OUT[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[29]~output .bus_hold = "false";
defparam \DATA_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \DATA_OUT[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[30]~output .bus_hold = "false";
defparam \DATA_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \DATA_OUT[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[31]~output .bus_hold = "false";
defparam \DATA_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \MEM_OUT[0]~output (
	.i(\dataMem|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[0]~output .bus_hold = "false";
defparam \MEM_OUT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \MEM_OUT[1]~output (
	.i(\dataMem|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[1]~output .bus_hold = "false";
defparam \MEM_OUT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \MEM_OUT[2]~output (
	.i(\dataMem|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[2]~output .bus_hold = "false";
defparam \MEM_OUT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \MEM_OUT[3]~output (
	.i(\dataMem|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[3]~output .bus_hold = "false";
defparam \MEM_OUT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \MEM_OUT[4]~output (
	.i(\dataMem|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[4]~output .bus_hold = "false";
defparam \MEM_OUT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \MEM_OUT[5]~output (
	.i(\dataMem|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[5]~output .bus_hold = "false";
defparam \MEM_OUT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \MEM_OUT[6]~output (
	.i(\dataMem|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[6]~output .bus_hold = "false";
defparam \MEM_OUT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \MEM_OUT[7]~output (
	.i(\dataMem|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[7]~output .bus_hold = "false";
defparam \MEM_OUT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \MEM_OUT[8]~output (
	.i(\dataMem|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[8]~output .bus_hold = "false";
defparam \MEM_OUT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \MEM_OUT[9]~output (
	.i(\dataMem|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[9]~output .bus_hold = "false";
defparam \MEM_OUT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \MEM_OUT[10]~output (
	.i(\dataMem|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[10]~output .bus_hold = "false";
defparam \MEM_OUT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \MEM_OUT[11]~output (
	.i(\dataMem|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[11]~output .bus_hold = "false";
defparam \MEM_OUT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \MEM_OUT[12]~output (
	.i(\dataMem|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[12]~output .bus_hold = "false";
defparam \MEM_OUT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \MEM_OUT[13]~output (
	.i(\dataMem|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[13]~output .bus_hold = "false";
defparam \MEM_OUT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \MEM_OUT[14]~output (
	.i(\dataMem|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[14]~output .bus_hold = "false";
defparam \MEM_OUT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \MEM_OUT[15]~output (
	.i(\dataMem|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[15]~output .bus_hold = "false";
defparam \MEM_OUT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \MEM_OUT[16]~output (
	.i(\dataMem|data_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[16]~output .bus_hold = "false";
defparam \MEM_OUT[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \MEM_OUT[17]~output (
	.i(\dataMem|data_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[17]~output .bus_hold = "false";
defparam \MEM_OUT[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \MEM_OUT[18]~output (
	.i(\dataMem|data_out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[18]~output .bus_hold = "false";
defparam \MEM_OUT[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \MEM_OUT[19]~output (
	.i(\dataMem|data_out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[19]~output .bus_hold = "false";
defparam \MEM_OUT[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \MEM_OUT[20]~output (
	.i(\dataMem|data_out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[20]~output .bus_hold = "false";
defparam \MEM_OUT[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \MEM_OUT[21]~output (
	.i(\dataMem|data_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[21]~output .bus_hold = "false";
defparam \MEM_OUT[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \MEM_OUT[22]~output (
	.i(\dataMem|data_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[22]~output .bus_hold = "false";
defparam \MEM_OUT[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \MEM_OUT[23]~output (
	.i(\dataMem|data_out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[23]~output .bus_hold = "false";
defparam \MEM_OUT[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \MEM_OUT[24]~output (
	.i(\dataMem|data_out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[24]~output .bus_hold = "false";
defparam \MEM_OUT[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \MEM_OUT[25]~output (
	.i(\dataMem|data_out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[25]~output .bus_hold = "false";
defparam \MEM_OUT[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \MEM_OUT[26]~output (
	.i(\dataMem|data_out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[26]~output .bus_hold = "false";
defparam \MEM_OUT[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \MEM_OUT[27]~output (
	.i(\dataMem|data_out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[27]~output .bus_hold = "false";
defparam \MEM_OUT[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \MEM_OUT[28]~output (
	.i(\dataMem|data_out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[28]~output .bus_hold = "false";
defparam \MEM_OUT[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \MEM_OUT[29]~output (
	.i(\dataMem|data_out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[29]~output .bus_hold = "false";
defparam \MEM_OUT[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \MEM_OUT[30]~output (
	.i(\dataMem|data_out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[30]~output .bus_hold = "false";
defparam \MEM_OUT[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \MEM_OUT[31]~output (
	.i(\dataMem|data_out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_OUT[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_OUT[31]~output .bus_hold = "false";
defparam \MEM_OUT[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \MEM_IN[0]~output (
	.i(\MemMux|y[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[0]~output .bus_hold = "false";
defparam \MEM_IN[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \MEM_IN[1]~output (
	.i(\MemMux|y[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[1]~output .bus_hold = "false";
defparam \MEM_IN[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \MEM_IN[2]~output (
	.i(\MemMux|y[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[2]~output .bus_hold = "false";
defparam \MEM_IN[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \MEM_IN[3]~output (
	.i(\MemMux|y[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[3]~output .bus_hold = "false";
defparam \MEM_IN[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \MEM_IN[4]~output (
	.i(\MemMux|y[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[4]~output .bus_hold = "false";
defparam \MEM_IN[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \MEM_IN[5]~output (
	.i(\MemMux|y[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[5]~output .bus_hold = "false";
defparam \MEM_IN[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \MEM_IN[6]~output (
	.i(\MemMux|y[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[6]~output .bus_hold = "false";
defparam \MEM_IN[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \MEM_IN[7]~output (
	.i(\MemMux|y[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[7]~output .bus_hold = "false";
defparam \MEM_IN[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \MEM_IN[8]~output (
	.i(\MemMux|y[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[8]~output .bus_hold = "false";
defparam \MEM_IN[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \MEM_IN[9]~output (
	.i(\MemMux|y[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[9]~output .bus_hold = "false";
defparam \MEM_IN[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \MEM_IN[10]~output (
	.i(\MemMux|y[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[10]~output .bus_hold = "false";
defparam \MEM_IN[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \MEM_IN[11]~output (
	.i(\MemMux|y[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[11]~output .bus_hold = "false";
defparam \MEM_IN[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \MEM_IN[12]~output (
	.i(\MemMux|y[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[12]~output .bus_hold = "false";
defparam \MEM_IN[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \MEM_IN[13]~output (
	.i(\MemMux|y[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[13]~output .bus_hold = "false";
defparam \MEM_IN[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \MEM_IN[14]~output (
	.i(\MemMux|y[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[14]~output .bus_hold = "false";
defparam \MEM_IN[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \MEM_IN[15]~output (
	.i(\MemMux|y[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[15]~output .bus_hold = "false";
defparam \MEM_IN[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \MEM_IN[16]~output (
	.i(\MemMux|y[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[16]~output .bus_hold = "false";
defparam \MEM_IN[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \MEM_IN[17]~output (
	.i(\MemMux|y[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[17]~output .bus_hold = "false";
defparam \MEM_IN[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \MEM_IN[18]~output (
	.i(\MemMux|y[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[18]~output .bus_hold = "false";
defparam \MEM_IN[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \MEM_IN[19]~output (
	.i(\MemMux|y[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[19]~output .bus_hold = "false";
defparam \MEM_IN[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \MEM_IN[20]~output (
	.i(\MemMux|y[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[20]~output .bus_hold = "false";
defparam \MEM_IN[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \MEM_IN[21]~output (
	.i(\MemMux|y[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[21]~output .bus_hold = "false";
defparam \MEM_IN[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \MEM_IN[22]~output (
	.i(\MemMux|y[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[22]~output .bus_hold = "false";
defparam \MEM_IN[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \MEM_IN[23]~output (
	.i(\MemMux|y[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[23]~output .bus_hold = "false";
defparam \MEM_IN[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \MEM_IN[24]~output (
	.i(\MemMux|y[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[24]~output .bus_hold = "false";
defparam \MEM_IN[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \MEM_IN[25]~output (
	.i(\MemMux|y[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[25]~output .bus_hold = "false";
defparam \MEM_IN[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \MEM_IN[26]~output (
	.i(\MemMux|y[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[26]~output .bus_hold = "false";
defparam \MEM_IN[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \MEM_IN[27]~output (
	.i(\MemMux|y[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[27]~output .bus_hold = "false";
defparam \MEM_IN[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \MEM_IN[28]~output (
	.i(\MemMux|y[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[28]~output .bus_hold = "false";
defparam \MEM_IN[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \MEM_IN[29]~output (
	.i(\MemMux|y[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[29]~output .bus_hold = "false";
defparam \MEM_IN[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \MEM_IN[30]~output (
	.i(\MemMux|y[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[30]~output .bus_hold = "false";
defparam \MEM_IN[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \MEM_IN[31]~output (
	.i(\MemMux|y[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_IN[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_IN[31]~output .bus_hold = "false";
defparam \MEM_IN[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \MEM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[0]~output .bus_hold = "false";
defparam \MEM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \MEM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[1]~output .bus_hold = "false";
defparam \MEM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \MEM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[2]~output .bus_hold = "false";
defparam \MEM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \MEM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[3]~output .bus_hold = "false";
defparam \MEM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \MEM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[4]~output .bus_hold = "false";
defparam \MEM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \MEM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[5]~output .bus_hold = "false";
defparam \MEM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \MEM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[6]~output .bus_hold = "false";
defparam \MEM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \MEM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MEM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MEM_ADDR[7]~output .bus_hold = "false";
defparam \MEM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \A_MUX~input (
	.i(A_MUX),
	.ibar(gnd),
	.o(\A_MUX~input_o ));
// synopsys translate_off
defparam \A_MUX~input .bus_hold = "false";
defparam \A_MUX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N8
cycloneive_io_ibuf \DATA_Mux[1]~input (
	.i(DATA_Mux[1]),
	.ibar(gnd),
	.o(\DATA_Mux[1]~input_o ));
// synopsys translate_off
defparam \DATA_Mux[1]~input .bus_hold = "false";
defparam \DATA_Mux[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \IM_MUX1~input (
	.i(IM_MUX1),
	.ibar(gnd),
	.o(\IM_MUX1~input_o ));
// synopsys translate_off
defparam \IM_MUX1~input .bus_hold = "false";
defparam \IM_MUX1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \ALU_Op[1]~input (
	.i(ALU_Op[1]),
	.ibar(gnd),
	.o(\ALU_Op[1]~input_o ));
// synopsys translate_off
defparam \ALU_Op[1]~input .bus_hold = "false";
defparam \ALU_Op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \DATA_Mux[0]~input (
	.i(DATA_Mux[0]),
	.ibar(gnd),
	.o(\DATA_Mux[0]~input_o ));
// synopsys translate_off
defparam \DATA_Mux[0]~input .bus_hold = "false";
defparam \DATA_Mux[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N30
cycloneive_lcell_comb \regA|Q[16]~74 (
// Equation(s):
// \regA|Q[16]~74_combout  = (\DATA_Mux[1]~input_o  & (\ALU_Op[1]~input_o )) # (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o )))

	.dataa(gnd),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_Mux[0]~input_o ),
	.cin(gnd),
	.combout(\regA|Q[16]~74_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[16]~74 .lut_mask = 16'hF3C0;
defparam \regA|Q[16]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \ALU_Op[0]~input (
	.i(ALU_Op[0]),
	.ibar(gnd),
	.o(\ALU_Op[0]~input_o ));
// synopsys translate_off
defparam \ALU_Op[0]~input .bus_hold = "false";
defparam \ALU_Op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \IM_MUX2[1]~input (
	.i(IM_MUX2[1]),
	.ibar(gnd),
	.o(\IM_MUX2[1]~input_o ));
// synopsys translate_off
defparam \IM_MUX2[1]~input .bus_hold = "false";
defparam \IM_MUX2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \IM_MUX2[0]~input (
	.i(IM_MUX2[0]),
	.ibar(gnd),
	.o(\IM_MUX2[0]~input_o ));
// synopsys translate_off
defparam \IM_MUX2[0]~input .bus_hold = "false";
defparam \IM_MUX2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \B_MUX~input (
	.i(B_MUX),
	.ibar(gnd),
	.o(\B_MUX~input_o ));
// synopsys translate_off
defparam \B_MUX~input .bus_hold = "false";
defparam \B_MUX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \DATA_IN[15]~input (
	.i(DATA_IN[15]),
	.ibar(gnd),
	.o(\DATA_IN[15]~input_o ));
// synopsys translate_off
defparam \DATA_IN[15]~input .bus_hold = "false";
defparam \DATA_IN[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \mClk~input (
	.i(mClk),
	.ibar(gnd),
	.o(\mClk~input_o ));
// synopsys translate_off
defparam \mClk~input .bus_hold = "false";
defparam \mClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \mClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \mClk~inputclkctrl .clock_type = "global clock";
defparam \mClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \dataMem|matrix~41feeder (
// Equation(s):
// \dataMem|matrix~41feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMem|matrix~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~41feeder .lut_mask = 16'hFFFF;
defparam \dataMem|matrix~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \Clr_IR~input (
	.i(Clr_IR),
	.ibar(gnd),
	.o(\Clr_IR~input_o ));
// synopsys translate_off
defparam \Clr_IR~input .bus_hold = "false";
defparam \Clr_IR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \Clr_IR~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_IR~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_IR~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_IR~inputclkctrl .clock_type = "global clock";
defparam \Clr_IR~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N8
cycloneive_io_ibuf \Ld_IR~input (
	.i(Ld_IR),
	.ibar(gnd),
	.o(\Ld_IR~input_o ));
// synopsys translate_off
defparam \Ld_IR~input .bus_hold = "false";
defparam \Ld_IR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y9_N21
dffeas \dataMem|matrix~41 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~41feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~41 .is_wysiwyg = "true";
defparam \dataMem|matrix~41 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \WEN~input (
	.i(WEN),
	.ibar(gnd),
	.o(\WEN~input_o ));
// synopsys translate_off
defparam \WEN~input .bus_hold = "false";
defparam \WEN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \EN~input (
	.i(EN),
	.ibar(gnd),
	.o(\EN~input_o ));
// synopsys translate_off
defparam \EN~input .bus_hold = "false";
defparam \EN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N24
cycloneive_lcell_comb \dataMem|data_out[17]~0 (
// Equation(s):
// \dataMem|data_out[17]~0_combout  = (\WEN~input_o ) # (!\EN~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WEN~input_o ),
	.datad(\EN~input_o ),
	.cin(gnd),
	.combout(\dataMem|data_out[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out[17]~0 .lut_mask = 16'hF0FF;
defparam \dataMem|data_out[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N2
cycloneive_lcell_comb \dataMem|matrix~74 (
// Equation(s):
// \dataMem|matrix~74_combout  = (\WEN~input_o  & \EN~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WEN~input_o ),
	.datad(\EN~input_o ),
	.cin(gnd),
	.combout(\dataMem|matrix~74_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~74 .lut_mask = 16'hF000;
defparam \dataMem|matrix~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \REG_Mux~input (
	.i(REG_Mux),
	.ibar(gnd),
	.o(\REG_Mux~input_o ));
// synopsys translate_off
defparam \REG_Mux~input .bus_hold = "false";
defparam \REG_Mux~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N22
cycloneive_io_ibuf \DATA_IN[0]~input (
	.i(DATA_IN[0]),
	.ibar(gnd),
	.o(\DATA_IN[0]~input_o ));
// synopsys translate_off
defparam \DATA_IN[0]~input .bus_hold = "false";
defparam \DATA_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \bMux|y[22]~25 (
// Equation(s):
// \bMux|y[22]~25_combout  = (\B_MUX~input_o  & (\regIR|Q [6])) # (!\B_MUX~input_o  & ((\regA|Q[22]~6_combout )))

	.dataa(\regIR|Q [6]),
	.datab(\B_MUX~input_o ),
	.datac(gnd),
	.datad(\regA|Q[22]~6_combout ),
	.cin(gnd),
	.combout(\bMux|y[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[22]~25 .lut_mask = 16'hBB88;
defparam \bMux|y[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \Clr_B~input (
	.i(Clr_B),
	.ibar(gnd),
	.o(\Clr_B~input_o ));
// synopsys translate_off
defparam \Clr_B~input .bus_hold = "false";
defparam \Clr_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \Clr_B~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_B~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_B~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_B~inputclkctrl .clock_type = "global clock";
defparam \Clr_B~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \Ld_B~input (
	.i(Ld_B),
	.ibar(gnd),
	.o(\Ld_B~input_o ));
// synopsys translate_off
defparam \Ld_B~input .bus_hold = "false";
defparam \Ld_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y11_N5
dffeas \regB|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[22]~25_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[22] .is_wysiwyg = "true";
defparam \regB|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \aluMux2|Mux22~0 (
// Equation(s):
// \aluMux2|Mux22~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & (\regIR|Q [6])) # (!\IM_MUX2[0]~input_o  & ((\regB|Q [22]))))

	.dataa(\regIR|Q [6]),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\regB|Q [22]),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\aluMux2|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux22~0 .lut_mask = 16'hEEFC;
defparam \aluMux2|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \aluMux1|y[22]~9 (
// Equation(s):
// \aluMux1|y[22]~9_combout  = (!\IM_MUX1~input_o  & \regA|Q [22])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\regA|Q [22]),
	.cin(gnd),
	.combout(\aluMux1|y[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[22]~9 .lut_mask = 16'h3300;
defparam \aluMux1|y[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \regA|Q[22]~84 (
// Equation(s):
// \regA|Q[22]~84_combout  = (\aluMux2|Mux22~0_combout  & ((\regA|Q[16]~74_combout  & ((!\aluMux1|y[22]~9_combout ))) # (!\regA|Q[16]~74_combout  & ((\ALU_Op[0]~input_o ) # (\aluMux1|y[22]~9_combout ))))) # (!\aluMux2|Mux22~0_combout  & 
// (\aluMux1|y[22]~9_combout  & ((\regA|Q[16]~74_combout ) # (\ALU_Op[0]~input_o ))))

	.dataa(\aluMux2|Mux22~0_combout ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\aluMux1|y[22]~9_combout ),
	.cin(gnd),
	.combout(\regA|Q[22]~84_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[22]~84 .lut_mask = 16'h76A8;
defparam \regA|Q[22]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N30
cycloneive_lcell_comb \regA|Q[21]~feeder (
// Equation(s):
// \regA|Q[21]~feeder_combout  = \regA|Q[21]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[21]~5_combout ),
	.cin(gnd),
	.combout(\regA|Q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[21]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \DATA_IN[5]~input (
	.i(DATA_IN[5]),
	.ibar(gnd),
	.o(\DATA_IN[5]~input_o ));
// synopsys translate_off
defparam \DATA_IN[5]~input .bus_hold = "false";
defparam \DATA_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N26
cycloneive_lcell_comb \dataMux|Mux5~2 (
// Equation(s):
// \dataMux|Mux5~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o ) # (\DATA_IN[5]~input_o )))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(gnd),
	.datad(\DATA_IN[5]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux5~2 .lut_mask = 16'h3322;
defparam \dataMux|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
cycloneive_io_ibuf \ALU_Op[2]~input (
	.i(ALU_Op[2]),
	.ibar(gnd),
	.o(\ALU_Op[2]~input_o ));
// synopsys translate_off
defparam \ALU_Op[2]~input .bus_hold = "false";
defparam \ALU_Op[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N8
cycloneive_lcell_comb \regA|Q[20]~feeder (
// Equation(s):
// \regA|Q[20]~feeder_combout  = \regA|Q[20]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[20]~4_combout ),
	.cin(gnd),
	.combout(\regA|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[20]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \DATA_IN[4]~input (
	.i(DATA_IN[4]),
	.ibar(gnd),
	.o(\DATA_IN[4]~input_o ));
// synopsys translate_off
defparam \DATA_IN[4]~input .bus_hold = "false";
defparam \DATA_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N22
cycloneive_lcell_comb \aMux|y[4]~6 (
// Equation(s):
// \aMux|y[4]~6_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [4]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[4]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[4]~input_o ),
	.datac(gnd),
	.datad(\dataMem|data_out [4]),
	.cin(gnd),
	.combout(\aMux|y[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[4]~6 .lut_mask = 16'hEE44;
defparam \aMux|y[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N28
cycloneive_lcell_comb \aMux|y[4]~7 (
// Equation(s):
// \aMux|y[4]~7_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux4~0_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[4]~6_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\aMux|y[4]~6_combout ),
	.datad(\dataMux|Mux4~0_combout ),
	.cin(gnd),
	.combout(\aMux|y[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[4]~7 .lut_mask = 16'h5510;
defparam \aMux|y[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \Clr_A~input (
	.i(Clr_A),
	.ibar(gnd),
	.o(\Clr_A~input_o ));
// synopsys translate_off
defparam \Clr_A~input .bus_hold = "false";
defparam \Clr_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \Clr_A~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_A~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_A~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_A~inputclkctrl .clock_type = "global clock";
defparam \Clr_A~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \Ld_A~input (
	.i(Ld_A),
	.ibar(gnd),
	.o(\Ld_A~input_o ));
// synopsys translate_off
defparam \Ld_A~input .bus_hold = "false";
defparam \Ld_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y11_N29
dffeas \regA|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[4] .is_wysiwyg = "true";
defparam \regA|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N30
cycloneive_lcell_comb \MemMux|y[4]~4 (
// Equation(s):
// \MemMux|y[4]~4_combout  = (\REG_Mux~input_o  & (\regB|Q [4])) # (!\REG_Mux~input_o  & ((\regA|Q [4])))

	.dataa(\regB|Q [4]),
	.datab(\REG_Mux~input_o ),
	.datac(gnd),
	.datad(\regA|Q [4]),
	.cin(gnd),
	.combout(\MemMux|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[4]~4 .lut_mask = 16'hBB88;
defparam \MemMux|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \dataMem|matrix~46 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~46 .is_wysiwyg = "true";
defparam \dataMem|matrix~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
cycloneive_lcell_comb \dataMux|Mux0~1 (
// Equation(s):
// \dataMux|Mux0~1_combout  = (\DATA_Mux[1]~input_o  & (\aluComp|mux1|Mux31~4_combout )) # (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o )))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\aluComp|mux1|Mux31~4_combout ),
	.datac(gnd),
	.datad(\DATA_Mux[0]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux0~1 .lut_mask = 16'hDD88;
defparam \dataMux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
cycloneive_lcell_comb \dataMux|Mux0~2 (
// Equation(s):
// \dataMux|Mux0~2_combout  = (\DATA_Mux[1]~input_o  & (\dataMux|Mux0~1_combout )) # (!\DATA_Mux[1]~input_o  & ((\dataMux|Mux0~1_combout  & ((\dataMem|data_out [0]))) # (!\dataMux|Mux0~1_combout  & (\DATA_IN[0]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\dataMux|Mux0~1_combout ),
	.datac(\DATA_IN[0]~input_o ),
	.datad(\dataMem|data_out [0]),
	.cin(gnd),
	.combout(\dataMux|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux0~2 .lut_mask = 16'hDC98;
defparam \dataMux|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N13
dffeas \regIR|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMux|Mux0~2_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[0] .is_wysiwyg = "true";
defparam \regIR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \DATA_IN[17]~input (
	.i(DATA_IN[17]),
	.ibar(gnd),
	.o(\DATA_IN[17]~input_o ));
// synopsys translate_off
defparam \DATA_IN[17]~input .bus_hold = "false";
defparam \DATA_IN[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N8
cycloneive_lcell_comb \bMux|y[16]~16 (
// Equation(s):
// \bMux|y[16]~16_combout  = (\B_MUX~input_o  & (\regIR|Q [0])) # (!\B_MUX~input_o  & ((\regA|Q[16]~0_combout )))

	.dataa(gnd),
	.datab(\regIR|Q [0]),
	.datac(\B_MUX~input_o ),
	.datad(\regA|Q[16]~0_combout ),
	.cin(gnd),
	.combout(\bMux|y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[16]~16 .lut_mask = 16'hCFC0;
defparam \bMux|y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N9
dffeas \regB|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[16] .is_wysiwyg = "true";
defparam \regB|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N0
cycloneive_lcell_comb \aluMux2|Mux16~0 (
// Equation(s):
// \aluMux2|Mux16~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & (\regIR|Q [0])) # (!\IM_MUX2[0]~input_o  & ((\regB|Q [16]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\regIR|Q [0]),
	.datac(\regB|Q [16]),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\aluMux2|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux16~0 .lut_mask = 16'hEEFA;
defparam \aluMux2|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneive_lcell_comb \regA|Q[16]~feeder (
// Equation(s):
// \regA|Q[16]~feeder_combout  = \regA|Q[16]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[16]~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N29
dffeas \regA|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[16]~feeder_combout ),
	.asdata(\regIR|Q [0]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[16] .is_wysiwyg = "true";
defparam \regA|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb \aluMux1|y[16]~15 (
// Equation(s):
// \aluMux1|y[16]~15_combout  = (!\IM_MUX1~input_o  & \regA|Q [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\regA|Q [16]),
	.cin(gnd),
	.combout(\aluMux1|y[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[16]~15 .lut_mask = 16'h0F00;
defparam \aluMux1|y[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N15
cycloneive_io_ibuf \DATA_IN[30]~input (
	.i(DATA_IN[30]),
	.ibar(gnd),
	.o(\DATA_IN[30]~input_o ));
// synopsys translate_off
defparam \DATA_IN[30]~input .bus_hold = "false";
defparam \DATA_IN[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N1
cycloneive_io_ibuf \DATA_IN[14]~input (
	.i(DATA_IN[14]),
	.ibar(gnd),
	.o(\DATA_IN[14]~input_o ));
// synopsys translate_off
defparam \DATA_IN[14]~input .bus_hold = "false";
defparam \DATA_IN[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \DATA_IN[2]~input (
	.i(DATA_IN[2]),
	.ibar(gnd),
	.o(\DATA_IN[2]~input_o ));
// synopsys translate_off
defparam \DATA_IN[2]~input .bus_hold = "false";
defparam \DATA_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N14
cycloneive_lcell_comb \aMux|y[2]~3 (
// Equation(s):
// \aMux|y[2]~3_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux2~1_combout ) # (\dataMux|Mux2~0_combout )))

	.dataa(\dataMux|Mux2~1_combout ),
	.datab(gnd),
	.datac(\A_MUX~input_o ),
	.datad(\dataMux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\aMux|y[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[2]~3 .lut_mask = 16'h0F0A;
defparam \aMux|y[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N15
dffeas \regA|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[2] .is_wysiwyg = "true";
defparam \regA|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \DATA_IN[18]~input (
	.i(DATA_IN[18]),
	.ibar(gnd),
	.o(\DATA_IN[18]~input_o ));
// synopsys translate_off
defparam \DATA_IN[18]~input .bus_hold = "false";
defparam \DATA_IN[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N2
cycloneive_lcell_comb \bMux|y[17]~17 (
// Equation(s):
// \bMux|y[17]~17_combout  = (\B_MUX~input_o  & (\regIR|Q [1])) # (!\B_MUX~input_o  & ((\regA|Q[17]~1_combout )))

	.dataa(gnd),
	.datab(\regIR|Q [1]),
	.datac(\B_MUX~input_o ),
	.datad(\regA|Q[17]~1_combout ),
	.cin(gnd),
	.combout(\bMux|y[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[17]~17 .lut_mask = 16'hCFC0;
defparam \bMux|y[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N3
dffeas \regB|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[17] .is_wysiwyg = "true";
defparam \regB|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N26
cycloneive_lcell_comb \aluMux2|Mux17~0 (
// Equation(s):
// \aluMux2|Mux17~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & ((\regIR|Q [1]))) # (!\IM_MUX2[0]~input_o  & (\regB|Q [17])))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\regB|Q [17]),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regIR|Q [1]),
	.cin(gnd),
	.combout(\aluMux2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux17~0 .lut_mask = 16'hFEAE;
defparam \aluMux2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N8
cycloneive_lcell_comb \regA|Q[17]~feeder (
// Equation(s):
// \regA|Q[17]~feeder_combout  = \regA|Q[17]~1_combout 

	.dataa(\regA|Q[17]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\regA|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[17]~feeder .lut_mask = 16'hAAAA;
defparam \regA|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N9
dffeas \regA|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[17]~feeder_combout ),
	.asdata(\regIR|Q [1]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[17] .is_wysiwyg = "true";
defparam \regA|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N16
cycloneive_lcell_comb \aluMux1|y[17]~14 (
// Equation(s):
// \aluMux1|y[17]~14_combout  = (!\IM_MUX1~input_o  & \regA|Q [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\regA|Q [17]),
	.cin(gnd),
	.combout(\aluMux1|y[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[17]~14 .lut_mask = 16'h0F00;
defparam \aluMux1|y[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \aluComp|adder1|fa17|cout~0 (
// Equation(s):
// \aluComp|adder1|fa17|cout~0_combout  = (\aluMux1|y[17]~14_combout  & ((\aluComp|adder1|fa16|cout~0_combout ) # (\aluMux2|Mux17~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[17]~14_combout  & (\aluComp|adder1|fa16|cout~0_combout  & 
// (\aluMux2|Mux17~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux2|Mux17~0_combout ),
	.datab(\aluMux1|y[17]~14_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa16|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa17|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa17|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa17|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N18
cycloneive_lcell_comb \bMux|y[18]~18 (
// Equation(s):
// \bMux|y[18]~18_combout  = (\B_MUX~input_o  & (\regIR|Q [2])) # (!\B_MUX~input_o  & ((\regA|Q[18]~2_combout )))

	.dataa(\regIR|Q [2]),
	.datab(gnd),
	.datac(\B_MUX~input_o ),
	.datad(\regA|Q[18]~2_combout ),
	.cin(gnd),
	.combout(\bMux|y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[18]~18 .lut_mask = 16'hAFA0;
defparam \bMux|y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N19
dffeas \regB|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[18] .is_wysiwyg = "true";
defparam \regB|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N8
cycloneive_lcell_comb \aluMux2|Mux18~0 (
// Equation(s):
// \aluMux2|Mux18~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & ((\regIR|Q [2]))) # (!\IM_MUX2[0]~input_o  & (\regB|Q [18])))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\regB|Q [18]),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regIR|Q [2]),
	.cin(gnd),
	.combout(\aluMux2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux18~0 .lut_mask = 16'hFEAE;
defparam \aluMux2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N0
cycloneive_lcell_comb \regA|Q[18]~feeder (
// Equation(s):
// \regA|Q[18]~feeder_combout  = \regA|Q[18]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[18]~2_combout ),
	.cin(gnd),
	.combout(\regA|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[18]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N1
dffeas \regA|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[18]~feeder_combout ),
	.asdata(\regIR|Q [2]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[18] .is_wysiwyg = "true";
defparam \regA|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N2
cycloneive_lcell_comb \aluMux1|y[18]~13 (
// Equation(s):
// \aluMux1|y[18]~13_combout  = (!\IM_MUX1~input_o  & \regA|Q [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\regA|Q [18]),
	.cin(gnd),
	.combout(\aluMux1|y[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[18]~13 .lut_mask = 16'h0F00;
defparam \aluMux1|y[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N24
cycloneive_lcell_comb \regA|Q[18]~81 (
// Equation(s):
// \regA|Q[18]~81_combout  = (\aluMux2|Mux18~0_combout  & ((\regA|Q[16]~74_combout  & ((!\aluMux1|y[18]~13_combout ))) # (!\regA|Q[16]~74_combout  & ((\ALU_Op[0]~input_o ) # (\aluMux1|y[18]~13_combout ))))) # (!\aluMux2|Mux18~0_combout  & 
// (\aluMux1|y[18]~13_combout  & ((\ALU_Op[0]~input_o ) # (\regA|Q[16]~74_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux2|Mux18~0_combout ),
	.datac(\regA|Q[16]~74_combout ),
	.datad(\aluMux1|y[18]~13_combout ),
	.cin(gnd),
	.combout(\regA|Q[18]~81_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[18]~81 .lut_mask = 16'h3EC8;
defparam \regA|Q[18]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N6
cycloneive_lcell_comb \regA|Q[18]~101 (
// Equation(s):
// \regA|Q[18]~101_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\regA|Q [17]))) # (!\ALU_Op[0]~input_o  & (\regA|Q [19]))))

	.dataa(\regA|Q [19]),
	.datab(\regA|Q [17]),
	.datac(\IM_MUX1~input_o ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\regA|Q[18]~101_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[18]~101 .lut_mask = 16'h0C0A;
defparam \regA|Q[18]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N10
cycloneive_lcell_comb \regA|Q[18]~82 (
// Equation(s):
// \regA|Q[18]~82_combout  = (\ALU_Op[2]~input_o  & ((\regA|Q[16]~74_combout  & (!\regA|Q[18]~81_combout )) # (!\regA|Q[16]~74_combout  & ((\regA|Q[18]~101_combout ))))) # (!\ALU_Op[2]~input_o  & (\regA|Q[18]~81_combout ))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\regA|Q[18]~81_combout ),
	.datac(\regA|Q[16]~74_combout ),
	.datad(\regA|Q[18]~101_combout ),
	.cin(gnd),
	.combout(\regA|Q[18]~82_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[18]~82 .lut_mask = 16'h6E64;
defparam \regA|Q[18]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N16
cycloneive_lcell_comb \regA|Q[18]~83 (
// Equation(s):
// \regA|Q[18]~83_combout  = (\DATA_Mux[1]~input_o  & (\regA|Q[18]~82_combout  $ (((\regA|Q[16]~74_combout  & \aluComp|adder1|fa17|cout~0_combout ))))) # (!\DATA_Mux[1]~input_o  & (\regA|Q[16]~74_combout ))

	.dataa(\regA|Q[16]~74_combout ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\aluComp|adder1|fa17|cout~0_combout ),
	.datad(\regA|Q[18]~82_combout ),
	.cin(gnd),
	.combout(\regA|Q[18]~83_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[18]~83 .lut_mask = 16'h6EA2;
defparam \regA|Q[18]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N26
cycloneive_lcell_comb \MemMux|y[18]~18 (
// Equation(s):
// \MemMux|y[18]~18_combout  = (\REG_Mux~input_o  & (\regB|Q [18])) # (!\REG_Mux~input_o  & ((\regA|Q [18])))

	.dataa(gnd),
	.datab(\regB|Q [18]),
	.datac(\REG_Mux~input_o ),
	.datad(\regA|Q [18]),
	.cin(gnd),
	.combout(\MemMux|y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[18]~18 .lut_mask = 16'hCFC0;
defparam \MemMux|y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N30
cycloneive_lcell_comb \dataMem|matrix~60feeder (
// Equation(s):
// \dataMem|matrix~60feeder_combout  = \MemMux|y[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[18]~18_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~60feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N31
dffeas \dataMem|matrix~60 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~60 .is_wysiwyg = "true";
defparam \dataMem|matrix~60 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \DATA_IN[7]~input (
	.i(DATA_IN[7]),
	.ibar(gnd),
	.o(\DATA_IN[7]~input_o ));
// synopsys translate_off
defparam \DATA_IN[7]~input .bus_hold = "false";
defparam \DATA_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \DATA_IN[1]~input (
	.i(DATA_IN[1]),
	.ibar(gnd),
	.o(\DATA_IN[1]~input_o ));
// synopsys translate_off
defparam \DATA_IN[1]~input .bus_hold = "false";
defparam \DATA_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y10_N27
dffeas \dataMem|matrix~43 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~43 .is_wysiwyg = "true";
defparam \dataMem|matrix~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N22
cycloneive_lcell_comb \MemMux|y[2]~2 (
// Equation(s):
// \MemMux|y[2]~2_combout  = (\REG_Mux~input_o  & ((\regB|Q [2]))) # (!\REG_Mux~input_o  & (\regA|Q [2]))

	.dataa(\REG_Mux~input_o ),
	.datab(\regA|Q [2]),
	.datac(gnd),
	.datad(\regB|Q [2]),
	.cin(gnd),
	.combout(\MemMux|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[2]~2 .lut_mask = 16'hEE44;
defparam \MemMux|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \DATA_IN[3]~input (
	.i(DATA_IN[3]),
	.ibar(gnd),
	.o(\DATA_IN[3]~input_o ));
// synopsys translate_off
defparam \DATA_IN[3]~input .bus_hold = "false";
defparam \DATA_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N4
cycloneive_lcell_comb \dataMem|matrix~47feeder (
// Equation(s):
// \dataMem|matrix~47feeder_combout  = \MemMux|y[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[5]~5_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~47feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N5
dffeas \dataMem|matrix~47 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~47 .is_wysiwyg = "true";
defparam \dataMem|matrix~47 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N1
cycloneive_io_ibuf \DATA_IN[6]~input (
	.i(DATA_IN[6]),
	.ibar(gnd),
	.o(\DATA_IN[6]~input_o ));
// synopsys translate_off
defparam \DATA_IN[6]~input .bus_hold = "false";
defparam \DATA_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y10_N9
dffeas \dataMem|matrix~48 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~48 .is_wysiwyg = "true";
defparam \dataMem|matrix~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N20
cycloneive_lcell_comb \aMux|y[7]~11 (
// Equation(s):
// \aMux|y[7]~11_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [7]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[7]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[7]~input_o ),
	.datac(gnd),
	.datad(\dataMem|data_out [7]),
	.cin(gnd),
	.combout(\aMux|y[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[7]~11 .lut_mask = 16'hEE44;
defparam \aMux|y[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N28
cycloneive_lcell_comb \aMux|y[7]~12 (
// Equation(s):
// \aMux|y[7]~12_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux7~0_combout ) # ((\aMux|y[7]~11_combout  & !\DATA_Mux[1]~input_o ))))

	.dataa(\dataMux|Mux7~0_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\aMux|y[7]~11_combout ),
	.datad(\DATA_Mux[1]~input_o ),
	.cin(gnd),
	.combout(\aMux|y[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[7]~12 .lut_mask = 16'h2232;
defparam \aMux|y[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N29
dffeas \regA|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[7]~12_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[7] .is_wysiwyg = "true";
defparam \regA|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N18
cycloneive_lcell_comb \MemMux|y[7]~7 (
// Equation(s):
// \MemMux|y[7]~7_combout  = (\REG_Mux~input_o  & ((\regB|Q [7]))) # (!\REG_Mux~input_o  & (\regA|Q [7]))

	.dataa(\REG_Mux~input_o ),
	.datab(\regA|Q [7]),
	.datac(gnd),
	.datad(\regB|Q [7]),
	.cin(gnd),
	.combout(\MemMux|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[7]~7 .lut_mask = 16'hEE44;
defparam \MemMux|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \DATA_IN[23]~input (
	.i(DATA_IN[23]),
	.ibar(gnd),
	.o(\DATA_IN[23]~input_o ));
// synopsys translate_off
defparam \DATA_IN[23]~input .bus_hold = "false";
defparam \DATA_IN[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DATA_IN[24]~input (
	.i(DATA_IN[24]),
	.ibar(gnd),
	.o(\DATA_IN[24]~input_o ));
// synopsys translate_off
defparam \DATA_IN[24]~input .bus_hold = "false";
defparam \DATA_IN[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneive_lcell_comb \aluMux1|y[24]~7 (
// Equation(s):
// \aluMux1|y[24]~7_combout  = (!\IM_MUX1~input_o  & \regA|Q [24])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q [24]),
	.cin(gnd),
	.combout(\aluMux1|y[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[24]~7 .lut_mask = 16'h5500;
defparam \aluMux1|y[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \DATA_IN[8]~input (
	.i(DATA_IN[8]),
	.ibar(gnd),
	.o(\DATA_IN[8]~input_o ));
// synopsys translate_off
defparam \DATA_IN[8]~input .bus_hold = "false";
defparam \DATA_IN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \DATA_IN[9]~input (
	.i(DATA_IN[9]),
	.ibar(gnd),
	.o(\DATA_IN[9]~input_o ));
// synopsys translate_off
defparam \DATA_IN[9]~input .bus_hold = "false";
defparam \DATA_IN[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \DATA_IN[25]~input (
	.i(DATA_IN[25]),
	.ibar(gnd),
	.o(\DATA_IN[25]~input_o ));
// synopsys translate_off
defparam \DATA_IN[25]~input .bus_hold = "false";
defparam \DATA_IN[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \bMux|y[23]~26 (
// Equation(s):
// \bMux|y[23]~26_combout  = (\B_MUX~input_o  & (\regIR|Q [7])) # (!\B_MUX~input_o  & ((\regA|Q[23]~7_combout )))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\regIR|Q [7]),
	.datad(\regA|Q[23]~7_combout ),
	.cin(gnd),
	.combout(\bMux|y[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[23]~26 .lut_mask = 16'hF3C0;
defparam \bMux|y[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N3
dffeas \regB|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[23]~26_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[23] .is_wysiwyg = "true";
defparam \regB|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N26
cycloneive_lcell_comb \aluMux2|Mux23~0 (
// Equation(s):
// \aluMux2|Mux23~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & ((\regIR|Q [7]))) # (!\IM_MUX2[0]~input_o  & (\regB|Q [23])))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\regB|Q [23]),
	.datad(\regIR|Q [7]),
	.cin(gnd),
	.combout(\aluMux2|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux23~0 .lut_mask = 16'hFEDC;
defparam \aluMux2|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \regA|Q[23]~feeder (
// Equation(s):
// \regA|Q[23]~feeder_combout  = \regA|Q[23]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[23]~7_combout ),
	.cin(gnd),
	.combout(\regA|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[23]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N31
dffeas \regA|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[23]~feeder_combout ),
	.asdata(\regIR|Q [7]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[23] .is_wysiwyg = "true";
defparam \regA|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N14
cycloneive_lcell_comb \aluMux1|y[23]~8 (
// Equation(s):
// \aluMux1|y[23]~8_combout  = (!\IM_MUX1~input_o  & \regA|Q [23])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\regA|Q [23]),
	.cin(gnd),
	.combout(\aluMux1|y[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[23]~8 .lut_mask = 16'h3300;
defparam \aluMux1|y[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N10
cycloneive_lcell_comb \bMux|y[21]~23 (
// Equation(s):
// \bMux|y[21]~23_combout  = (\B_MUX~input_o  & (\regIR|Q [5])) # (!\B_MUX~input_o  & ((!\DATA_Mux[1]~input_o )))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\regIR|Q [5]),
	.datad(\DATA_Mux[1]~input_o ),
	.cin(gnd),
	.combout(\bMux|y[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[21]~23 .lut_mask = 16'hC0F3;
defparam \bMux|y[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \DATA_IN[21]~input (
	.i(DATA_IN[21]),
	.ibar(gnd),
	.o(\DATA_IN[21]~input_o ));
// synopsys translate_off
defparam \DATA_IN[21]~input .bus_hold = "false";
defparam \DATA_IN[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \DATA_IN[11]~input (
	.i(DATA_IN[11]),
	.ibar(gnd),
	.o(\DATA_IN[11]~input_o ));
// synopsys translate_off
defparam \DATA_IN[11]~input .bus_hold = "false";
defparam \DATA_IN[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N4
cycloneive_lcell_comb \dataMem|matrix~53feeder (
// Equation(s):
// \dataMem|matrix~53feeder_combout  = \MemMux|y[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[11]~11_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~53feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N5
dffeas \dataMem|matrix~53 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~53 .is_wysiwyg = "true";
defparam \dataMem|matrix~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \regA|Q[29]~feeder (
// Equation(s):
// \regA|Q[29]~feeder_combout  = \regA|Q[29]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[29]~13_combout ),
	.cin(gnd),
	.combout(\regA|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[29]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \aluMux2|Mux12~0 (
// Equation(s):
// \aluMux2|Mux12~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [12]))

	.dataa(gnd),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [12]),
	.cin(gnd),
	.combout(\aluMux2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux12~0 .lut_mask = 16'hCFCC;
defparam \aluMux2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_lcell_comb \aluComp|adder1|fa12|cout~0 (
// Equation(s):
// \aluComp|adder1|fa12|cout~0_combout  = (\aluMux1|y[12]~19_combout  & ((\aluComp|adder1|fa11|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux12~0_combout )))) # (!\aluMux1|y[12]~19_combout  & (\aluComp|adder1|fa11|cout~0_combout  & 
// (\ALU_Op[2]~input_o  $ (\aluMux2|Mux12~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[12]~19_combout ),
	.datac(\aluMux2|Mux12~0_combout ),
	.datad(\aluComp|adder1|fa11|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa12|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa12|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa12|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N11
dffeas \regIR|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[30]~14_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[30] .is_wysiwyg = "true";
defparam \regIR|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N24
cycloneive_lcell_comb \aMux|y[14]~25 (
// Equation(s):
// \aMux|y[14]~25_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [14]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[14]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(gnd),
	.datac(\DATA_IN[14]~input_o ),
	.datad(\dataMem|data_out [14]),
	.cin(gnd),
	.combout(\aMux|y[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[14]~25 .lut_mask = 16'hFA50;
defparam \aMux|y[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N12
cycloneive_lcell_comb \aMux|y[14]~26 (
// Equation(s):
// \aMux|y[14]~26_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux14~3_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[14]~25_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\dataMux|Mux14~3_combout ),
	.datad(\aMux|y[14]~25_combout ),
	.cin(gnd),
	.combout(\aMux|y[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[14]~26 .lut_mask = 16'h5150;
defparam \aMux|y[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N13
dffeas \regA|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[14]~26_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[14] .is_wysiwyg = "true";
defparam \regA|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N0
cycloneive_lcell_comb \aluMux1|y[14]~17 (
// Equation(s):
// \aluMux1|y[14]~17_combout  = (\IM_MUX1~input_o  & (\regIR|Q [30])) # (!\IM_MUX1~input_o  & ((\regA|Q [14])))

	.dataa(\regIR|Q [30]),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\regA|Q [14]),
	.cin(gnd),
	.combout(\aluMux1|y[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[14]~17 .lut_mask = 16'hBB88;
defparam \aluMux1|y[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \dataMux|Mux13~0 (
// Equation(s):
// \dataMux|Mux13~0_combout  = (\ALU_Op[0]~input_o  & (\aluMux1|y[12]~19_combout )) # (!\ALU_Op[0]~input_o  & ((\aluMux1|y[14]~17_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(gnd),
	.datac(\aluMux1|y[12]~19_combout ),
	.datad(\aluMux1|y[14]~17_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux13~0 .lut_mask = 16'hF5A0;
defparam \dataMux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \DATA_IN[13]~input (
	.i(DATA_IN[13]),
	.ibar(gnd),
	.o(\DATA_IN[13]~input_o ));
// synopsys translate_off
defparam \DATA_IN[13]~input .bus_hold = "false";
defparam \DATA_IN[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N14
cycloneive_lcell_comb \aMux|y[13]~23 (
// Equation(s):
// \aMux|y[13]~23_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [13]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[13]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[13]~input_o ),
	.datac(gnd),
	.datad(\dataMem|data_out [13]),
	.cin(gnd),
	.combout(\aMux|y[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[13]~23 .lut_mask = 16'hEE44;
defparam \aMux|y[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneive_lcell_comb \aMux|y[13]~24 (
// Equation(s):
// \aMux|y[13]~24_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux13~3_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[13]~23_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\A_MUX~input_o ),
	.datac(\aMux|y[13]~23_combout ),
	.datad(\dataMux|Mux13~3_combout ),
	.cin(gnd),
	.combout(\aMux|y[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[13]~24 .lut_mask = 16'h3310;
defparam \aMux|y[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N19
dffeas \regA|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[13]~24_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[13] .is_wysiwyg = "true";
defparam \regA|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
cycloneive_lcell_comb \MemMux|y[13]~13 (
// Equation(s):
// \MemMux|y[13]~13_combout  = (\REG_Mux~input_o  & ((\regB|Q [13]))) # (!\REG_Mux~input_o  & (\regA|Q [13]))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\regA|Q [13]),
	.datad(\regB|Q [13]),
	.cin(gnd),
	.combout(\MemMux|y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[13]~13 .lut_mask = 16'hFC30;
defparam \MemMux|y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N0
cycloneive_lcell_comb \MemMux|y[14]~14 (
// Equation(s):
// \MemMux|y[14]~14_combout  = (\REG_Mux~input_o  & (\regB|Q [14])) # (!\REG_Mux~input_o  & ((\regA|Q [14])))

	.dataa(\regB|Q [14]),
	.datab(\regA|Q [14]),
	.datac(\REG_Mux~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MemMux|y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[14]~14 .lut_mask = 16'hACAC;
defparam \MemMux|y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N16
cycloneive_lcell_comb \MemMux|y[15]~15 (
// Equation(s):
// \MemMux|y[15]~15_combout  = (\REG_Mux~input_o  & ((\regB|Q [15]))) # (!\REG_Mux~input_o  & (\regA|Q [15]))

	.dataa(\REG_Mux~input_o ),
	.datab(\regA|Q [15]),
	.datac(gnd),
	.datad(\regB|Q [15]),
	.cin(gnd),
	.combout(\MemMux|y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[15]~15 .lut_mask = 16'hEE44;
defparam \MemMux|y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N28
cycloneive_lcell_comb \MemMux|y[16]~16 (
// Equation(s):
// \MemMux|y[16]~16_combout  = (\REG_Mux~input_o  & (\regB|Q [16])) # (!\REG_Mux~input_o  & ((\regA|Q [16])))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\regB|Q [16]),
	.datad(\regA|Q [16]),
	.cin(gnd),
	.combout(\MemMux|y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[16]~16 .lut_mask = 16'hF5A0;
defparam \MemMux|y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N30
cycloneive_lcell_comb \MemMux|y[17]~17 (
// Equation(s):
// \MemMux|y[17]~17_combout  = (\REG_Mux~input_o  & (\regB|Q [17])) # (!\REG_Mux~input_o  & ((\regA|Q [17])))

	.dataa(gnd),
	.datab(\regB|Q [17]),
	.datac(\REG_Mux~input_o ),
	.datad(\regA|Q [17]),
	.cin(gnd),
	.combout(\MemMux|y[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[17]~17 .lut_mask = 16'hCFC0;
defparam \MemMux|y[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
cycloneive_lcell_comb \bMux|y[19]~19 (
// Equation(s):
// \bMux|y[19]~19_combout  = (\B_MUX~input_o  & ((\regIR|Q [3]))) # (!\B_MUX~input_o  & (!\DATA_Mux[1]~input_o ))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\B_MUX~input_o ),
	.datac(gnd),
	.datad(\regIR|Q [3]),
	.cin(gnd),
	.combout(\bMux|y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[19]~19 .lut_mask = 16'hDD11;
defparam \bMux|y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N1
cycloneive_io_ibuf \DATA_IN[19]~input (
	.i(DATA_IN[19]),
	.ibar(gnd),
	.o(\DATA_IN[19]~input_o ));
// synopsys translate_off
defparam \DATA_IN[19]~input .bus_hold = "false";
defparam \DATA_IN[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y9_N15
dffeas \dataMem|matrix~61 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~61 .is_wysiwyg = "true";
defparam \dataMem|matrix~61 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \DATA_IN[20]~input (
	.i(DATA_IN[20]),
	.ibar(gnd),
	.o(\DATA_IN[20]~input_o ));
// synopsys translate_off
defparam \DATA_IN[20]~input .bus_hold = "false";
defparam \DATA_IN[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N30
cycloneive_lcell_comb \dataMem|matrix~62feeder (
// Equation(s):
// \dataMem|matrix~62feeder_combout  = \MemMux|y[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|y[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMem|matrix~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~62feeder .lut_mask = 16'hF0F0;
defparam \dataMem|matrix~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N31
dffeas \dataMem|matrix~62 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~62 .is_wysiwyg = "true";
defparam \dataMem|matrix~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N26
cycloneive_lcell_comb \MemMux|y[21]~21 (
// Equation(s):
// \MemMux|y[21]~21_combout  = (\REG_Mux~input_o  & (\regB|Q [21])) # (!\REG_Mux~input_o  & ((\regA|Q [21])))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\regB|Q [21]),
	.datad(\regA|Q [21]),
	.cin(gnd),
	.combout(\MemMux|y[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[21]~21 .lut_mask = 16'hF5A0;
defparam \MemMux|y[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y5_N12
cycloneive_lcell_comb \MemMux|y[22]~22 (
// Equation(s):
// \MemMux|y[22]~22_combout  = (\REG_Mux~input_o  & (\regB|Q [22])) # (!\REG_Mux~input_o  & ((\regA|Q [22])))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\regB|Q [22]),
	.datad(\regA|Q [22]),
	.cin(gnd),
	.combout(\MemMux|y[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[22]~22 .lut_mask = 16'hF3C0;
defparam \MemMux|y[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N12
cycloneive_lcell_comb \MemMux|y[23]~23 (
// Equation(s):
// \MemMux|y[23]~23_combout  = (\REG_Mux~input_o  & (\regB|Q [23])) # (!\REG_Mux~input_o  & ((\regA|Q [23])))

	.dataa(\regB|Q [23]),
	.datab(\REG_Mux~input_o ),
	.datac(gnd),
	.datad(\regA|Q [23]),
	.cin(gnd),
	.combout(\MemMux|y[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[23]~23 .lut_mask = 16'hBB88;
defparam \MemMux|y[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneive_lcell_comb \MemMux|y[24]~24 (
// Equation(s):
// \MemMux|y[24]~24_combout  = (\REG_Mux~input_o  & (\regB|Q [24])) # (!\REG_Mux~input_o  & ((\regA|Q [24])))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\regB|Q [24]),
	.datad(\regA|Q [24]),
	.cin(gnd),
	.combout(\MemMux|y[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[24]~24 .lut_mask = 16'hF5A0;
defparam \MemMux|y[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneive_lcell_comb \regA|Q[25]~feeder (
// Equation(s):
// \regA|Q[25]~feeder_combout  = \regA|Q[25]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[25]~9_combout ),
	.cin(gnd),
	.combout(\regA|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N12
cycloneive_lcell_comb \dataMux|Mux9~5 (
// Equation(s):
// \dataMux|Mux9~5_combout  = (\dataMux|Mux9~3_combout ) # (\dataMux|Mux9~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataMux|Mux9~3_combout ),
	.datad(\dataMux|Mux9~4_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux9~5 .lut_mask = 16'hFFF0;
defparam \dataMux|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N13
dffeas \regIR|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dataMux|Mux9~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[9] .is_wysiwyg = "true";
defparam \regIR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N17
dffeas \regA|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[25]~feeder_combout ),
	.asdata(\regIR|Q [9]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[25] .is_wysiwyg = "true";
defparam \regA|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneive_lcell_comb \bMux|y[25]~28 (
// Equation(s):
// \bMux|y[25]~28_combout  = (\B_MUX~input_o  & (\regIR|Q [9])) # (!\B_MUX~input_o  & ((\regA|Q[25]~9_combout )))

	.dataa(gnd),
	.datab(\regIR|Q [9]),
	.datac(\B_MUX~input_o ),
	.datad(\regA|Q[25]~9_combout ),
	.cin(gnd),
	.combout(\bMux|y[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[25]~28 .lut_mask = 16'hCFC0;
defparam \bMux|y[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N1
dffeas \regB|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[25]~28_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[25] .is_wysiwyg = "true";
defparam \regB|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneive_lcell_comb \MemMux|y[25]~25 (
// Equation(s):
// \MemMux|y[25]~25_combout  = (\REG_Mux~input_o  & ((\regB|Q [25]))) # (!\REG_Mux~input_o  & (\regA|Q [25]))

	.dataa(gnd),
	.datab(\regA|Q [25]),
	.datac(\REG_Mux~input_o ),
	.datad(\regB|Q [25]),
	.cin(gnd),
	.combout(\MemMux|y[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[25]~25 .lut_mask = 16'hFC0C;
defparam \MemMux|y[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \DATA_IN[10]~input (
	.i(DATA_IN[10]),
	.ibar(gnd),
	.o(\DATA_IN[10]~input_o ));
// synopsys translate_off
defparam \DATA_IN[10]~input .bus_hold = "false";
defparam \DATA_IN[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \regA|Q[28]~feeder (
// Equation(s):
// \regA|Q[28]~feeder_combout  = \regA|Q[28]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[28]~12_combout ),
	.cin(gnd),
	.combout(\regA|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \DATA_IN[12]~input (
	.i(DATA_IN[12]),
	.ibar(gnd),
	.o(\DATA_IN[12]~input_o ));
// synopsys translate_off
defparam \DATA_IN[12]~input .bus_hold = "false";
defparam \DATA_IN[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \bMux|y[28]~32 (
// Equation(s):
// \bMux|y[28]~32_combout  = (\B_MUX~input_o  & ((\regIR|Q [12]))) # (!\B_MUX~input_o  & (!\DATA_Mux[1]~input_o ))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\B_MUX~input_o ),
	.datac(gnd),
	.datad(\regIR|Q [12]),
	.cin(gnd),
	.combout(\bMux|y[28]~32_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[28]~32 .lut_mask = 16'hDD11;
defparam \bMux|y[28]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DATA_IN[28]~input (
	.i(DATA_IN[28]),
	.ibar(gnd),
	.o(\DATA_IN[28]~input_o ));
// synopsys translate_off
defparam \DATA_IN[28]~input .bus_hold = "false";
defparam \DATA_IN[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cycloneive_io_ibuf \DATA_IN[29]~input (
	.i(DATA_IN[29]),
	.ibar(gnd),
	.o(\DATA_IN[29]~input_o ));
// synopsys translate_off
defparam \DATA_IN[29]~input .bus_hold = "false";
defparam \DATA_IN[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N22
cycloneive_lcell_comb \dataMem|matrix~71feeder (
// Equation(s):
// \dataMem|matrix~71feeder_combout  = \MemMux|y[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[29]~29_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~71feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N23
dffeas \dataMem|matrix~71 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~71 .is_wysiwyg = "true";
defparam \dataMem|matrix~71 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N8
cycloneive_io_ibuf \DATA_IN[31]~input (
	.i(DATA_IN[31]),
	.ibar(gnd),
	.o(\DATA_IN[31]~input_o ));
// synopsys translate_off
defparam \DATA_IN[31]~input .bus_hold = "false";
defparam \DATA_IN[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N22
cycloneive_lcell_comb \dataMem|matrix~73feeder (
// Equation(s):
// \dataMem|matrix~73feeder_combout  = \MemMux|y[31]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[31]~31_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~73feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N23
dffeas \dataMem|matrix~73 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~73 .is_wysiwyg = "true";
defparam \dataMem|matrix~73 .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dataMem|matrix~74_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Ld_IR~input_o ),
	.clk0(!\mClk~inputclkctrl_outclk ),
	.clk1(\Clk~inputclkctrl_outclk ),
	.ena0(\dataMem|matrix~74_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\MemMux|y[31]~31_combout ,\MemMux|y[30]~30_combout ,\MemMux|y[29]~29_combout ,\MemMux|y[28]~28_combout ,\MemMux|y[27]~27_combout ,\MemMux|y[26]~26_combout ,\MemMux|y[25]~25_combout ,\MemMux|y[24]~24_combout ,\MemMux|y[23]~23_combout ,
\MemMux|y[22]~22_combout ,\MemMux|y[21]~21_combout ,\MemMux|y[20]~20_combout ,\MemMux|y[19]~19_combout ,\MemMux|y[18]~18_combout ,\MemMux|y[17]~17_combout ,\MemMux|y[16]~16_combout ,\MemMux|y[15]~15_combout ,\MemMux|y[14]~14_combout ,\MemMux|y[13]~13_combout ,
\MemMux|y[12]~12_combout ,\MemMux|y[11]~11_combout ,\MemMux|y[10]~10_combout ,\MemMux|y[9]~9_combout ,\MemMux|y[8]~8_combout ,\MemMux|y[7]~7_combout ,\MemMux|y[6]~6_combout ,\MemMux|y[5]~5_combout ,\MemMux|y[4]~4_combout ,\MemMux|y[3]~3_combout ,
\MemMux|y[2]~2_combout ,\MemMux|y[1]~1_combout ,\MemMux|y[0]~0_combout }),
	.portaaddr({\regIR|Q [7],\regIR|Q [6],\regIR|Q [5],\regIR|Q [4],\regIR|Q [3],\regIR|Q [2],\regIR|Q [1],\regIR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\dataMux|Mux7~2_combout ,\dataMux|Mux6~2_combout ,\dataMux|Mux5~3_combout ,\dataMux|Mux4~2_combout ,\dataMux|Mux3~2_combout ,\dataMux|Mux2~3_combout ,\dataMux|Mux1~2_combout ,\dataMux|Mux0~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dataMem|matrix_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_mem:dataMem|altsyncram:matrix_rtl_0|altsyncram_hie1:auto_generated|ALTSYNCRAM";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dataMem|matrix_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N18
cycloneive_lcell_comb \dataMem|data_out~32 (
// Equation(s):
// \dataMem|data_out~32_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a31 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~73_q ))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix~73_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\dataMem|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~32 .lut_mask = 16'h3210;
defparam \dataMem|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N19
dffeas \dataMem|data_out[31] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[31] .is_wysiwyg = "true";
defparam \dataMem|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N6
cycloneive_lcell_comb \dataMux|Mux31~0 (
// Equation(s):
// \dataMux|Mux31~0_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [31]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[31]~input_o ))

	.dataa(\DATA_IN[31]~input_o ),
	.datab(gnd),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [31]),
	.cin(gnd),
	.combout(\dataMux|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux31~0 .lut_mask = 16'hFA0A;
defparam \dataMux|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \aluComp|mux1|Mux0~1 (
// Equation(s):
// \aluComp|mux1|Mux0~1_combout  = ((\regA|Q [30] & (!\IM_MUX1~input_o  & \ALU_Op[0]~input_o ))) # (!\ALU_Op[2]~input_o )

	.dataa(\regA|Q [30]),
	.datab(\IM_MUX1~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux0~1 .lut_mask = 16'h20FF;
defparam \aluComp|mux1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \aluMux1|y[31]~0 (
// Equation(s):
// \aluMux1|y[31]~0_combout  = (\regA|Q [31] & !\IM_MUX1~input_o )

	.dataa(gnd),
	.datab(\regA|Q [31]),
	.datac(\IM_MUX1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aluMux1|y[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[31]~0 .lut_mask = 16'h0C0C;
defparam \aluMux1|y[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N0
cycloneive_lcell_comb \dataMux|Mux15~6 (
// Equation(s):
// \dataMux|Mux15~6_combout  = (\dataMux|Mux15~4_combout ) # (\dataMux|Mux15~5_combout )

	.dataa(gnd),
	.datab(\dataMux|Mux15~4_combout ),
	.datac(gnd),
	.datad(\dataMux|Mux15~5_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux15~6 .lut_mask = 16'hFFCC;
defparam \dataMux|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N1
dffeas \regIR|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dataMux|Mux15~6_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[15] .is_wysiwyg = "true";
defparam \regIR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cycloneive_lcell_comb \bMux|y[31]~38 (
// Equation(s):
// \bMux|y[31]~38_combout  = (\B_MUX~input_o  & (\regIR|Q [15])) # (!\B_MUX~input_o  & ((!\DATA_Mux[1]~input_o )))

	.dataa(gnd),
	.datab(\regIR|Q [15]),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\B_MUX~input_o ),
	.cin(gnd),
	.combout(\bMux|y[31]~38_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[31]~38 .lut_mask = 16'hCC0F;
defparam \bMux|y[31]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \bMux|y[31]~39 (
// Equation(s):
// \bMux|y[31]~39_combout  = (\B_MUX~input_o  & (((\bMux|y[31]~38_combout )))) # (!\B_MUX~input_o  & ((\bMux|y[31]~38_combout  & (\dataMux|Mux31~0_combout )) # (!\bMux|y[31]~38_combout  & ((\aluComp|mux1|Mux0~3_combout )))))

	.dataa(\dataMux|Mux31~0_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\bMux|y[31]~38_combout ),
	.datad(\aluComp|mux1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\bMux|y[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[31]~39 .lut_mask = 16'hE3E0;
defparam \bMux|y[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \regB|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[31]~39_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[31] .is_wysiwyg = "true";
defparam \regB|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \aluMux2|Mux31~0 (
// Equation(s):
// \aluMux2|Mux31~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & (\regIR|Q [15])) # (!\IM_MUX2[0]~input_o  & ((\regB|Q [31]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\regIR|Q [15]),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [31]),
	.cin(gnd),
	.combout(\aluMux2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux31~0 .lut_mask = 16'hEFEA;
defparam \aluMux2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \aluComp|mux1|Mux0~2 (
// Equation(s):
// \aluComp|mux1|Mux0~2_combout  = (\aluComp|mux1|Mux0~1_combout  & ((\ALU_Op[0]~input_o ) # ((\aluMux1|y[31]~0_combout  & \aluMux2|Mux31~0_combout ))))

	.dataa(\aluComp|mux1|Mux0~1_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\aluMux1|y[31]~0_combout ),
	.datad(\aluMux2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux0~2 .lut_mask = 16'hA888;
defparam \aluComp|mux1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \aluComp|mux1|Mux0~0 (
// Equation(s):
// \aluComp|mux1|Mux0~0_combout  = (\ALU_Op[1]~input_o  & (\ALU_Op[2]~input_o  $ (\aluMux1|y[31]~0_combout  $ (!\aluMux2|Mux31~0_combout )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[2]~input_o ) # ((\aluMux1|y[31]~0_combout ) # (\aluMux2|Mux31~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluMux1|y[31]~0_combout ),
	.datad(\aluMux2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux0~0 .lut_mask = 16'h7BB6;
defparam \aluComp|mux1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \aluMux1|y[30]~1 (
// Equation(s):
// \aluMux1|y[30]~1_combout  = (\regA|Q [30] & !\IM_MUX1~input_o )

	.dataa(\regA|Q [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\aluMux1|y[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[30]~1 .lut_mask = 16'h00AA;
defparam \aluMux1|y[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
cycloneive_lcell_comb \aluMux2|Mux30~0 (
// Equation(s):
// \aluMux2|Mux30~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & ((\regIR|Q [14]))) # (!\IM_MUX2[0]~input_o  & (\regB|Q [30])))

	.dataa(\regB|Q [30]),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regIR|Q [14]),
	.cin(gnd),
	.combout(\aluMux2|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux30~0 .lut_mask = 16'hFECE;
defparam \aluMux2|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \aluMux1|y[29]~2 (
// Equation(s):
// \aluMux1|y[29]~2_combout  = (!\IM_MUX1~input_o  & \regA|Q [29])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q [29]),
	.cin(gnd),
	.combout(\aluMux1|y[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[29]~2 .lut_mask = 16'h5500;
defparam \aluMux1|y[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \aluMux2|Mux29~0 (
// Equation(s):
// \aluMux2|Mux29~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & ((\regIR|Q [13]))) # (!\IM_MUX2[0]~input_o  & (\regB|Q [29])))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\regB|Q [29]),
	.datad(\regIR|Q [13]),
	.cin(gnd),
	.combout(\aluMux2|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux29~0 .lut_mask = 16'hFEBA;
defparam \aluMux2|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \aluMux1|y[28]~3 (
// Equation(s):
// \aluMux1|y[28]~3_combout  = (!\IM_MUX1~input_o  & \regA|Q [28])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\regA|Q [28]),
	.cin(gnd),
	.combout(\aluMux1|y[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[28]~3 .lut_mask = 16'h3300;
defparam \aluMux1|y[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \aluMux2|Mux28~0 (
// Equation(s):
// \aluMux2|Mux28~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & (\regIR|Q [12])) # (!\IM_MUX2[0]~input_o  & ((\regB|Q [28]))))

	.dataa(\regIR|Q [12]),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [28]),
	.cin(gnd),
	.combout(\aluMux2|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux28~0 .lut_mask = 16'hEFEC;
defparam \aluMux2|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \aluMux1|y[27]~4 (
// Equation(s):
// \aluMux1|y[27]~4_combout  = (!\IM_MUX1~input_o  & \regA|Q [27])

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q [27]),
	.cin(gnd),
	.combout(\aluMux1|y[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[27]~4 .lut_mask = 16'h5500;
defparam \aluMux1|y[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N8
cycloneive_lcell_comb \dataMux|Mux11~4 (
// Equation(s):
// \dataMux|Mux11~4_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [11]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[11]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[11]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [11]),
	.cin(gnd),
	.combout(\dataMux|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux11~4 .lut_mask = 16'h5404;
defparam \dataMux|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \dataMux|Mux11~5 (
// Equation(s):
// \dataMux|Mux11~5_combout  = (\dataMux|Mux11~3_combout ) # (\dataMux|Mux11~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataMux|Mux11~3_combout ),
	.datad(\dataMux|Mux11~4_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux11~5 .lut_mask = 16'hFFF0;
defparam \dataMux|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N27
dffeas \regIR|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dataMux|Mux11~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[11] .is_wysiwyg = "true";
defparam \regIR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \bMux|y[27]~30 (
// Equation(s):
// \bMux|y[27]~30_combout  = (\B_MUX~input_o  & ((\regIR|Q [11]))) # (!\B_MUX~input_o  & (!\DATA_Mux[1]~input_o ))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(gnd),
	.datac(\regIR|Q [11]),
	.datad(\B_MUX~input_o ),
	.cin(gnd),
	.combout(\bMux|y[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[27]~30 .lut_mask = 16'hF055;
defparam \bMux|y[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \DATA_IN[27]~input (
	.i(DATA_IN[27]),
	.ibar(gnd),
	.o(\DATA_IN[27]~input_o ));
// synopsys translate_off
defparam \DATA_IN[27]~input .bus_hold = "false";
defparam \DATA_IN[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N30
cycloneive_lcell_comb \dataMem|matrix~69feeder (
// Equation(s):
// \dataMem|matrix~69feeder_combout  = \MemMux|y[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[27]~27_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~69feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N31
dffeas \dataMem|matrix~69 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~69 .is_wysiwyg = "true";
defparam \dataMem|matrix~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N12
cycloneive_lcell_comb \dataMem|data_out~28 (
// Equation(s):
// \dataMem|data_out~28_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a27 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~69_q ))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix~69_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\dataMem|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~28 .lut_mask = 16'h5410;
defparam \dataMem|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N13
dffeas \dataMem|data_out[27] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[27] .is_wysiwyg = "true";
defparam \dataMem|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N10
cycloneive_lcell_comb \dataMux|Mux27~0 (
// Equation(s):
// \dataMux|Mux27~0_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [27]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[27]~input_o ))

	.dataa(gnd),
	.datab(\DATA_IN[27]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [27]),
	.cin(gnd),
	.combout(\dataMux|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux27~0 .lut_mask = 16'hFC0C;
defparam \dataMux|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \bMux|y[27]~31 (
// Equation(s):
// \bMux|y[27]~31_combout  = (\B_MUX~input_o  & (\bMux|y[27]~30_combout )) # (!\B_MUX~input_o  & ((\bMux|y[27]~30_combout  & ((\dataMux|Mux27~0_combout ))) # (!\bMux|y[27]~30_combout  & (\aluComp|mux1|Mux4~10_combout ))))

	.dataa(\B_MUX~input_o ),
	.datab(\bMux|y[27]~30_combout ),
	.datac(\aluComp|mux1|Mux4~10_combout ),
	.datad(\dataMux|Mux27~0_combout ),
	.cin(gnd),
	.combout(\bMux|y[27]~31_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[27]~31 .lut_mask = 16'hDC98;
defparam \bMux|y[27]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \regB|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[27]~31_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[27] .is_wysiwyg = "true";
defparam \regB|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \aluMux2|Mux27~0 (
// Equation(s):
// \aluMux2|Mux27~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & (\regIR|Q [11])) # (!\IM_MUX2[0]~input_o  & ((\regB|Q [27]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\regIR|Q [11]),
	.datad(\regB|Q [27]),
	.cin(gnd),
	.combout(\aluMux2|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux27~0 .lut_mask = 16'hFBEA;
defparam \aluMux2|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \aluMux2|Mux26~0 (
// Equation(s):
// \aluMux2|Mux26~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & ((\regIR|Q [10]))) # (!\IM_MUX2[0]~input_o  & (\regB|Q [26])))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\regB|Q [26]),
	.datad(\regIR|Q [10]),
	.cin(gnd),
	.combout(\aluMux2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux26~0 .lut_mask = 16'hFEBA;
defparam \aluMux2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \DATA_IN[26]~input (
	.i(DATA_IN[26]),
	.ibar(gnd),
	.o(\DATA_IN[26]~input_o ));
// synopsys translate_off
defparam \DATA_IN[26]~input .bus_hold = "false";
defparam \DATA_IN[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \regA|Q[26]~106 (
// Equation(s):
// \regA|Q[26]~106_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & (\regA|Q [25])) # (!\ALU_Op[0]~input_o  & ((\regA|Q [27])))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\regA|Q [25]),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\regA|Q [27]),
	.cin(gnd),
	.combout(\regA|Q[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[26]~106 .lut_mask = 16'h4540;
defparam \regA|Q[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \regA|Q[26]~96 (
// Equation(s):
// \regA|Q[26]~96_combout  = (\aluMux1|y[26]~5_combout  & ((\regA|Q[16]~74_combout  & ((!\aluMux2|Mux26~0_combout ))) # (!\regA|Q[16]~74_combout  & ((\ALU_Op[0]~input_o ) # (\aluMux2|Mux26~0_combout ))))) # (!\aluMux1|y[26]~5_combout  & 
// (\aluMux2|Mux26~0_combout  & ((\regA|Q[16]~74_combout ) # (\ALU_Op[0]~input_o ))))

	.dataa(\aluMux1|y[26]~5_combout ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\aluMux2|Mux26~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[26]~96_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[26]~96 .lut_mask = 16'h76A8;
defparam \regA|Q[26]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \regA|Q[26]~97 (
// Equation(s):
// \regA|Q[26]~97_combout  = (\ALU_Op[2]~input_o  & ((\regA|Q[16]~74_combout  & ((!\regA|Q[26]~96_combout ))) # (!\regA|Q[16]~74_combout  & (\regA|Q[26]~106_combout )))) # (!\ALU_Op[2]~input_o  & (((\regA|Q[26]~96_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\regA|Q[26]~106_combout ),
	.datad(\regA|Q[26]~96_combout ),
	.cin(gnd),
	.combout(\regA|Q[26]~97_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[26]~97 .lut_mask = 16'h75A8;
defparam \regA|Q[26]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
cycloneive_lcell_comb \aluMux2|Mux25~0 (
// Equation(s):
// \aluMux2|Mux25~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & (\regIR|Q [9])) # (!\IM_MUX2[0]~input_o  & ((\regB|Q [25]))))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\regIR|Q [9]),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [25]),
	.cin(gnd),
	.combout(\aluMux2|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux25~0 .lut_mask = 16'hEFEA;
defparam \aluMux2|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneive_lcell_comb \aluMux1|y[25]~6 (
// Equation(s):
// \aluMux1|y[25]~6_combout  = (\regA|Q [25] & !\IM_MUX1~input_o )

	.dataa(\regA|Q [25]),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aluMux1|y[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[25]~6 .lut_mask = 16'h0A0A;
defparam \aluMux1|y[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \aluComp|adder1|fa25|cout~0 (
// Equation(s):
// \aluComp|adder1|fa25|cout~0_combout  = (\aluMux1|y[25]~6_combout  & ((\aluComp|adder1|fa24|cout~0_combout ) # (\aluMux2|Mux25~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[25]~6_combout  & (\aluComp|adder1|fa24|cout~0_combout  & 
// (\aluMux2|Mux25~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux2|Mux25~0_combout ),
	.datab(\aluMux1|y[25]~6_combout ),
	.datac(\aluComp|adder1|fa24|cout~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa25|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa25|cout~0 .lut_mask = 16'hD4E8;
defparam \aluComp|adder1|fa25|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneive_lcell_comb \regA|Q[26]~98 (
// Equation(s):
// \regA|Q[26]~98_combout  = (\DATA_Mux[1]~input_o  & (\regA|Q[26]~97_combout  $ (((\regA|Q[16]~74_combout  & \aluComp|adder1|fa25|cout~0_combout ))))) # (!\DATA_Mux[1]~input_o  & (((\regA|Q[16]~74_combout ))))

	.dataa(\regA|Q[26]~97_combout ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\aluComp|adder1|fa25|cout~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[26]~98_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[26]~98 .lut_mask = 16'h6CAC;
defparam \regA|Q[26]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N28
cycloneive_lcell_comb \dataMem|matrix~68feeder (
// Equation(s):
// \dataMem|matrix~68feeder_combout  = \MemMux|y[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[26]~26_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~68feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N29
dffeas \dataMem|matrix~68 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~68 .is_wysiwyg = "true";
defparam \dataMem|matrix~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N14
cycloneive_lcell_comb \dataMem|data_out~27 (
// Equation(s):
// \dataMem|data_out~27_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a26 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~68_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\dataMem|matrix~68_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~27 .lut_mask = 16'h5140;
defparam \dataMem|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N15
dffeas \dataMem|data_out[26] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[26] .is_wysiwyg = "true";
defparam \dataMem|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \regA|Q[26]~10 (
// Equation(s):
// \regA|Q[26]~10_combout  = (\DATA_Mux[1]~input_o  & (((\regA|Q[26]~98_combout )))) # (!\DATA_Mux[1]~input_o  & ((\regA|Q[26]~98_combout  & ((\dataMem|data_out [26]))) # (!\regA|Q[26]~98_combout  & (\DATA_IN[26]~input_o ))))

	.dataa(\DATA_IN[26]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\regA|Q[26]~98_combout ),
	.datad(\dataMem|data_out [26]),
	.cin(gnd),
	.combout(\regA|Q[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[26]~10 .lut_mask = 16'hF2C2;
defparam \regA|Q[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \regA|Q[26]~feeder (
// Equation(s):
// \regA|Q[26]~feeder_combout  = \regA|Q[26]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[26]~10_combout ),
	.cin(gnd),
	.combout(\regA|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \regA|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[26]~feeder_combout ),
	.asdata(\regIR|Q [10]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[26] .is_wysiwyg = "true";
defparam \regA|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \aluMux1|y[26]~5 (
// Equation(s):
// \aluMux1|y[26]~5_combout  = (\regA|Q [26] & !\IM_MUX1~input_o )

	.dataa(gnd),
	.datab(\regA|Q [26]),
	.datac(gnd),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\aluMux1|y[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[26]~5 .lut_mask = 16'h00CC;
defparam \aluMux1|y[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \aluComp|adder1|fa26|cout~0 (
// Equation(s):
// \aluComp|adder1|fa26|cout~0_combout  = (\aluMux1|y[26]~5_combout  & ((\aluComp|adder1|fa25|cout~0_combout ) # (\aluMux2|Mux26~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[26]~5_combout  & (\aluComp|adder1|fa25|cout~0_combout  & 
// (\aluMux2|Mux26~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux2|Mux26~0_combout ),
	.datab(\aluMux1|y[26]~5_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa25|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa26|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa26|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa26|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \aluComp|adder1|fa27|cout~0 (
// Equation(s):
// \aluComp|adder1|fa27|cout~0_combout  = (\aluMux1|y[27]~4_combout  & ((\aluComp|adder1|fa26|cout~0_combout ) # (\aluMux2|Mux27~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[27]~4_combout  & (\aluComp|adder1|fa26|cout~0_combout  & 
// (\aluMux2|Mux27~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[27]~4_combout ),
	.datab(\aluMux2|Mux27~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa26|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa27|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa27|cout~0 .lut_mask = 16'hBE28;
defparam \aluComp|adder1|fa27|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \aluComp|adder1|fa28|cout~0 (
// Equation(s):
// \aluComp|adder1|fa28|cout~0_combout  = (\aluMux1|y[28]~3_combout  & ((\aluComp|adder1|fa27|cout~0_combout ) # (\aluMux2|Mux28~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[28]~3_combout  & (\aluComp|adder1|fa27|cout~0_combout  & 
// (\aluMux2|Mux28~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[28]~3_combout ),
	.datab(\aluMux2|Mux28~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa27|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa28|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa28|cout~0 .lut_mask = 16'hBE28;
defparam \aluComp|adder1|fa28|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \aluComp|adder1|fa29|cout~0 (
// Equation(s):
// \aluComp|adder1|fa29|cout~0_combout  = (\aluMux1|y[29]~2_combout  & ((\aluComp|adder1|fa28|cout~0_combout ) # (\aluMux2|Mux29~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[29]~2_combout  & (\aluComp|adder1|fa28|cout~0_combout  & 
// (\aluMux2|Mux29~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[29]~2_combout ),
	.datab(\aluMux2|Mux29~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa28|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa29|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa29|cout~0 .lut_mask = 16'hBE28;
defparam \aluComp|adder1|fa29|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \aluComp|adder1|fa30|cout~0 (
// Equation(s):
// \aluComp|adder1|fa30|cout~0_combout  = (\aluMux1|y[30]~1_combout  & ((\aluComp|adder1|fa29|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux30~0_combout )))) # (!\aluMux1|y[30]~1_combout  & (\aluComp|adder1|fa29|cout~0_combout  & (\ALU_Op[2]~input_o 
//  $ (\aluMux2|Mux30~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[30]~1_combout ),
	.datac(\aluMux2|Mux30~0_combout ),
	.datad(\aluComp|adder1|fa29|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa30|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa30|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa30|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \aluComp|mux1|Mux0~3 (
// Equation(s):
// \aluComp|mux1|Mux0~3_combout  = (\ALU_Op[1]~input_o  & ((\aluComp|mux1|Mux0~0_combout  $ (!\aluComp|adder1|fa30|cout~0_combout )))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux0~2_combout  & (\aluComp|mux1|Mux0~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\aluComp|mux1|Mux0~2_combout ),
	.datac(\aluComp|mux1|Mux0~0_combout ),
	.datad(\aluComp|adder1|fa30|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux0~3 .lut_mask = 16'hE04A;
defparam \aluComp|mux1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \regA|Q[31]~15 (
// Equation(s):
// \regA|Q[31]~15_combout  = (\DATA_Mux[1]~input_o  & ((\aluComp|mux1|Mux0~3_combout ))) # (!\DATA_Mux[1]~input_o  & (\dataMux|Mux31~0_combout ))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(gnd),
	.datac(\dataMux|Mux31~0_combout ),
	.datad(\aluComp|mux1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\regA|Q[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[31]~15 .lut_mask = 16'hFA50;
defparam \regA|Q[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \regA|Q[31]~feeder (
// Equation(s):
// \regA|Q[31]~feeder_combout  = \regA|Q[31]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[31]~15_combout ),
	.cin(gnd),
	.combout(\regA|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[31]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \regA|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[31]~feeder_combout ),
	.asdata(\regIR|Q [15]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[31] .is_wysiwyg = "true";
defparam \regA|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \MemMux|y[31]~31 (
// Equation(s):
// \MemMux|y[31]~31_combout  = (\REG_Mux~input_o  & ((\regB|Q [31]))) # (!\REG_Mux~input_o  & (\regA|Q [31]))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\regA|Q [31]),
	.datad(\regB|Q [31]),
	.cin(gnd),
	.combout(\MemMux|y[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[31]~31 .lut_mask = 16'hFA50;
defparam \MemMux|y[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N24
cycloneive_lcell_comb \dataMem|data_out~30 (
// Equation(s):
// \dataMem|data_out~30_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a29 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~71_q ))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix~71_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\dataMem|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~30 .lut_mask = 16'h5410;
defparam \dataMem|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N25
dffeas \dataMem|data_out[29] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[29] .is_wysiwyg = "true";
defparam \dataMem|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N4
cycloneive_lcell_comb \dataMux|Mux29~0 (
// Equation(s):
// \dataMux|Mux29~0_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [29]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[29]~input_o ))

	.dataa(\DATA_IN[29]~input_o ),
	.datab(gnd),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [29]),
	.cin(gnd),
	.combout(\dataMux|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux29~0 .lut_mask = 16'hFA0A;
defparam \dataMux|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \bMux|y[29]~34 (
// Equation(s):
// \bMux|y[29]~34_combout  = (\B_MUX~input_o  & ((\regIR|Q [13]))) # (!\B_MUX~input_o  & (!\DATA_Mux[1]~input_o ))

	.dataa(\B_MUX~input_o ),
	.datab(gnd),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\regIR|Q [13]),
	.cin(gnd),
	.combout(\bMux|y[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[29]~34 .lut_mask = 16'hAF05;
defparam \bMux|y[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \bMux|y[29]~35 (
// Equation(s):
// \bMux|y[29]~35_combout  = (\B_MUX~input_o  & (((\bMux|y[29]~34_combout )))) # (!\B_MUX~input_o  & ((\bMux|y[29]~34_combout  & (\dataMux|Mux29~0_combout )) # (!\bMux|y[29]~34_combout  & ((\aluComp|mux1|Mux2~10_combout )))))

	.dataa(\dataMux|Mux29~0_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\aluComp|mux1|Mux2~10_combout ),
	.datad(\bMux|y[29]~34_combout ),
	.cin(gnd),
	.combout(\bMux|y[29]~35_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[29]~35 .lut_mask = 16'hEE30;
defparam \bMux|y[29]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \regB|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[29]~35_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[29] .is_wysiwyg = "true";
defparam \regB|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \MemMux|y[29]~29 (
// Equation(s):
// \MemMux|y[29]~29_combout  = (\REG_Mux~input_o  & (\regB|Q [29])) # (!\REG_Mux~input_o  & ((\regA|Q [29])))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\regB|Q [29]),
	.datad(\regA|Q [29]),
	.cin(gnd),
	.combout(\MemMux|y[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[29]~29 .lut_mask = 16'hF5A0;
defparam \MemMux|y[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N20
cycloneive_lcell_comb \dataMem|matrix~70feeder (
// Equation(s):
// \dataMem|matrix~70feeder_combout  = \MemMux|y[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[28]~28_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~70feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N21
dffeas \dataMem|matrix~70 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~70 .is_wysiwyg = "true";
defparam \dataMem|matrix~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N2
cycloneive_lcell_comb \dataMem|data_out~29 (
// Equation(s):
// \dataMem|data_out~29_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a28 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~70_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\dataMem|matrix~70_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~29 .lut_mask = 16'h5140;
defparam \dataMem|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N3
dffeas \dataMem|data_out[28] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[28] .is_wysiwyg = "true";
defparam \dataMem|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \dataMux|Mux28~0 (
// Equation(s):
// \dataMux|Mux28~0_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [28]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[28]~input_o ))

	.dataa(\DATA_IN[28]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(gnd),
	.datad(\dataMem|data_out [28]),
	.cin(gnd),
	.combout(\dataMux|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux28~0 .lut_mask = 16'hEE22;
defparam \dataMux|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \bMux|y[28]~33 (
// Equation(s):
// \bMux|y[28]~33_combout  = (\B_MUX~input_o  & (\bMux|y[28]~32_combout )) # (!\B_MUX~input_o  & ((\bMux|y[28]~32_combout  & ((\dataMux|Mux28~0_combout ))) # (!\bMux|y[28]~32_combout  & (\aluComp|mux1|Mux3~10_combout ))))

	.dataa(\B_MUX~input_o ),
	.datab(\bMux|y[28]~32_combout ),
	.datac(\aluComp|mux1|Mux3~10_combout ),
	.datad(\dataMux|Mux28~0_combout ),
	.cin(gnd),
	.combout(\bMux|y[28]~33_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[28]~33 .lut_mask = 16'hDC98;
defparam \bMux|y[28]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \regB|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[28]~33_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[28] .is_wysiwyg = "true";
defparam \regB|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \MemMux|y[28]~28 (
// Equation(s):
// \MemMux|y[28]~28_combout  = (\REG_Mux~input_o  & ((\regB|Q [28]))) # (!\REG_Mux~input_o  & (\regA|Q [28]))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\regA|Q [28]),
	.datad(\regB|Q [28]),
	.cin(gnd),
	.combout(\MemMux|y[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[28]~28 .lut_mask = 16'hFA50;
defparam \MemMux|y[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N2
cycloneive_lcell_comb \dataMem|matrix~54feeder (
// Equation(s):
// \dataMem|matrix~54feeder_combout  = \MemMux|y[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[12]~12_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~54feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N3
dffeas \dataMem|matrix~54 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~54 .is_wysiwyg = "true";
defparam \dataMem|matrix~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
cycloneive_lcell_comb \dataMem|data_out~13 (
// Equation(s):
// \dataMem|data_out~13_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a12 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~54_q )))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|matrix_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\dataMem|data_out[17]~0_combout ),
	.datad(\dataMem|matrix~54_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~13 .lut_mask = 16'h0D08;
defparam \dataMem|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N21
dffeas \dataMem|data_out[12] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[12] .is_wysiwyg = "true";
defparam \dataMem|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneive_lcell_comb \dataMux|Mux12~4 (
// Equation(s):
// \dataMux|Mux12~4_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [12]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[12]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_IN[12]~input_o ),
	.datad(\dataMem|data_out [12]),
	.cin(gnd),
	.combout(\dataMux|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux12~4 .lut_mask = 16'h5410;
defparam \dataMux|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \dataMux|Mux12~5 (
// Equation(s):
// \dataMux|Mux12~5_combout  = (\dataMux|Mux12~3_combout ) # (\dataMux|Mux12~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataMux|Mux12~3_combout ),
	.datad(\dataMux|Mux12~4_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux12~5 .lut_mask = 16'hFFF0;
defparam \dataMux|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N15
dffeas \regIR|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dataMux|Mux12~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[12] .is_wysiwyg = "true";
defparam \regIR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N27
dffeas \regA|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[28]~feeder_combout ),
	.asdata(\regIR|Q [12]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[28] .is_wysiwyg = "true";
defparam \regA|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \aluComp|mux1|Mux4~11 (
// Equation(s):
// \aluComp|mux1|Mux4~11_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\regA|Q [26]))) # (!\ALU_Op[0]~input_o  & (\regA|Q [28]))))

	.dataa(\regA|Q [28]),
	.datab(\regA|Q [26]),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux4~11 .lut_mask = 16'h00CA;
defparam \aluComp|mux1|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \aluComp|mux1|Mux4~8 (
// Equation(s):
// \aluComp|mux1|Mux4~8_combout  = (\ALU_Op[1]~input_o  & ((\aluMux1|y[27]~4_combout  $ (\aluMux2|Mux27~0_combout )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\aluMux1|y[27]~4_combout ) # (\aluMux2|Mux27~0_combout ))) # (!\ALU_Op[0]~input_o  & 
// (\aluMux1|y[27]~4_combout  & \aluMux2|Mux27~0_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluMux1|y[27]~4_combout ),
	.datad(\aluMux2|Mux27~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux4~8 .lut_mask = 16'h3EE0;
defparam \aluComp|mux1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \aluComp|mux1|Mux4~9 (
// Equation(s):
// \aluComp|mux1|Mux4~9_combout  = \aluComp|mux1|Mux4~8_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa26|cout~0_combout )))

	.dataa(gnd),
	.datab(\aluComp|mux1|Mux4~8_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluComp|adder1|fa26|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux4~9 .lut_mask = 16'h3CCC;
defparam \aluComp|mux1|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \aluComp|mux1|Mux4~10 (
// Equation(s):
// \aluComp|mux1|Mux4~10_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\aluComp|mux1|Mux4~9_combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux4~11_combout )))) # (!\ALU_Op[2]~input_o  & (((\aluComp|mux1|Mux4~9_combout ))))

	.dataa(\aluComp|mux1|Mux4~11_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|mux1|Mux4~9_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux4~10 .lut_mask = 16'h2FE0;
defparam \aluComp|mux1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \regA|Q[27]~11 (
// Equation(s):
// \regA|Q[27]~11_combout  = (\DATA_Mux[1]~input_o  & (\aluComp|mux1|Mux4~10_combout )) # (!\DATA_Mux[1]~input_o  & ((\dataMux|Mux27~0_combout )))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(gnd),
	.datac(\aluComp|mux1|Mux4~10_combout ),
	.datad(\dataMux|Mux27~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[27]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[27]~11 .lut_mask = 16'hF5A0;
defparam \regA|Q[27]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \regA|Q[27]~feeder (
// Equation(s):
// \regA|Q[27]~feeder_combout  = \regA|Q[27]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[27]~11_combout ),
	.cin(gnd),
	.combout(\regA|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \regA|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[27]~feeder_combout ),
	.asdata(\regIR|Q [11]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[27] .is_wysiwyg = "true";
defparam \regA|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \MemMux|y[27]~27 (
// Equation(s):
// \MemMux|y[27]~27_combout  = (\REG_Mux~input_o  & ((\regB|Q [27]))) # (!\REG_Mux~input_o  & (\regA|Q [27]))

	.dataa(gnd),
	.datab(\regA|Q [27]),
	.datac(\REG_Mux~input_o ),
	.datad(\regB|Q [27]),
	.cin(gnd),
	.combout(\MemMux|y[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[27]~27 .lut_mask = 16'hFC0C;
defparam \MemMux|y[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \dataMem|matrix~52feeder (
// Equation(s):
// \dataMem|matrix~52feeder_combout  = \MemMux|y[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[10]~10_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~52feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N13
dffeas \dataMem|matrix~52 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~52 .is_wysiwyg = "true";
defparam \dataMem|matrix~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \dataMem|data_out~11 (
// Equation(s):
// \dataMem|data_out~11_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a10 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~52_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\dataMem|matrix~52_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~11 .lut_mask = 16'h5140;
defparam \dataMem|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \dataMem|data_out[10] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[10] .is_wysiwyg = "true";
defparam \dataMem|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
cycloneive_lcell_comb \dataMux|Mux10~4 (
// Equation(s):
// \dataMux|Mux10~4_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [10]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[10]~input_o ))))

	.dataa(\DATA_IN[10]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\dataMem|data_out [10]),
	.cin(gnd),
	.combout(\dataMux|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux10~4 .lut_mask = 16'h0E02;
defparam \dataMux|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \dataMux|Mux10~5 (
// Equation(s):
// \dataMux|Mux10~5_combout  = (\dataMux|Mux10~3_combout ) # (\dataMux|Mux10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataMux|Mux10~3_combout ),
	.datad(\dataMux|Mux10~4_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux10~5 .lut_mask = 16'hFFF0;
defparam \dataMux|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \regIR|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dataMux|Mux10~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[10] .is_wysiwyg = "true";
defparam \regIR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \bMux|y[26]~29 (
// Equation(s):
// \bMux|y[26]~29_combout  = (\B_MUX~input_o  & (\regIR|Q [10])) # (!\B_MUX~input_o  & ((\regA|Q[26]~10_combout )))

	.dataa(\regIR|Q [10]),
	.datab(gnd),
	.datac(\B_MUX~input_o ),
	.datad(\regA|Q[26]~10_combout ),
	.cin(gnd),
	.combout(\bMux|y[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[26]~29 .lut_mask = 16'hAFA0;
defparam \bMux|y[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N9
dffeas \regB|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[26]~29_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[26] .is_wysiwyg = "true";
defparam \regB|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \MemMux|y[26]~26 (
// Equation(s):
// \MemMux|y[26]~26_combout  = (\REG_Mux~input_o  & (\regB|Q [26])) # (!\REG_Mux~input_o  & ((\regA|Q [26])))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\regB|Q [26]),
	.datad(\regA|Q [26]),
	.cin(gnd),
	.combout(\MemMux|y[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[26]~26 .lut_mask = 16'hF3C0;
defparam \MemMux|y[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N16
cycloneive_lcell_comb \dataMem|data_out~21 (
// Equation(s):
// \dataMem|data_out~21_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a20 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~62_q ))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix~62_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\dataMem|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~21 .lut_mask = 16'h5410;
defparam \dataMem|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N17
dffeas \dataMem|data_out[20] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[20] .is_wysiwyg = "true";
defparam \dataMem|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N0
cycloneive_lcell_comb \dataMux|Mux20~0 (
// Equation(s):
// \dataMux|Mux20~0_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [20]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[20]~input_o ))

	.dataa(gnd),
	.datab(\DATA_IN[20]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [20]),
	.cin(gnd),
	.combout(\dataMux|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux20~0 .lut_mask = 16'hFC0C;
defparam \dataMux|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N4
cycloneive_lcell_comb \bMux|y[20]~21 (
// Equation(s):
// \bMux|y[20]~21_combout  = (\B_MUX~input_o  & ((\regIR|Q [4]))) # (!\B_MUX~input_o  & (!\DATA_Mux[1]~input_o ))

	.dataa(\B_MUX~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(gnd),
	.datad(\regIR|Q [4]),
	.cin(gnd),
	.combout(\bMux|y[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[20]~21 .lut_mask = 16'hBB11;
defparam \bMux|y[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N12
cycloneive_lcell_comb \bMux|y[20]~22 (
// Equation(s):
// \bMux|y[20]~22_combout  = (\B_MUX~input_o  & (((\bMux|y[20]~21_combout )))) # (!\B_MUX~input_o  & ((\bMux|y[20]~21_combout  & (\dataMux|Mux20~0_combout )) # (!\bMux|y[20]~21_combout  & ((\aluComp|mux1|Mux11~10_combout )))))

	.dataa(\B_MUX~input_o ),
	.datab(\dataMux|Mux20~0_combout ),
	.datac(\bMux|y[20]~21_combout ),
	.datad(\aluComp|mux1|Mux11~10_combout ),
	.cin(gnd),
	.combout(\bMux|y[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[20]~22 .lut_mask = 16'hE5E0;
defparam \bMux|y[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N13
dffeas \regB|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[20]~22_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[20] .is_wysiwyg = "true";
defparam \regB|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N24
cycloneive_lcell_comb \MemMux|y[20]~20 (
// Equation(s):
// \MemMux|y[20]~20_combout  = (\REG_Mux~input_o  & (\regB|Q [20])) # (!\REG_Mux~input_o  & ((\regA|Q [20])))

	.dataa(\REG_Mux~input_o ),
	.datab(\regB|Q [20]),
	.datac(gnd),
	.datad(\regA|Q [20]),
	.cin(gnd),
	.combout(\MemMux|y[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[20]~20 .lut_mask = 16'hDD88;
defparam \MemMux|y[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N8
cycloneive_lcell_comb \dataMem|data_out~20 (
// Equation(s):
// \dataMem|data_out~20_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a19 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~61_q ))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix~61_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\dataMem|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~20 .lut_mask = 16'h5410;
defparam \dataMem|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N9
dffeas \dataMem|data_out[19] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[19] .is_wysiwyg = "true";
defparam \dataMem|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \dataMux|Mux19~0 (
// Equation(s):
// \dataMux|Mux19~0_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [19]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[19]~input_o ))

	.dataa(gnd),
	.datab(\DATA_IN[19]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [19]),
	.cin(gnd),
	.combout(\dataMux|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux19~0 .lut_mask = 16'hFC0C;
defparam \dataMux|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneive_lcell_comb \bMux|y[19]~20 (
// Equation(s):
// \bMux|y[19]~20_combout  = (\B_MUX~input_o  & (\bMux|y[19]~19_combout )) # (!\B_MUX~input_o  & ((\bMux|y[19]~19_combout  & ((\dataMux|Mux19~0_combout ))) # (!\bMux|y[19]~19_combout  & (\aluComp|mux1|Mux12~10_combout ))))

	.dataa(\B_MUX~input_o ),
	.datab(\bMux|y[19]~19_combout ),
	.datac(\aluComp|mux1|Mux12~10_combout ),
	.datad(\dataMux|Mux19~0_combout ),
	.cin(gnd),
	.combout(\bMux|y[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[19]~20 .lut_mask = 16'hDC98;
defparam \bMux|y[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N27
dffeas \regB|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[19]~20_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[19] .is_wysiwyg = "true";
defparam \regB|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \MemMux|y[19]~19 (
// Equation(s):
// \MemMux|y[19]~19_combout  = (\REG_Mux~input_o  & (\regB|Q [19])) # (!\REG_Mux~input_o  & ((\regA|Q [19])))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\regB|Q [19]),
	.datad(\regA|Q [19]),
	.cin(gnd),
	.combout(\MemMux|y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[19]~19 .lut_mask = 16'hF3C0;
defparam \MemMux|y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N20
cycloneive_lcell_comb \dataMem|matrix~55feeder (
// Equation(s):
// \dataMem|matrix~55feeder_combout  = \MemMux|y[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[13]~13_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~55feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N21
dffeas \dataMem|matrix~55 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~55 .is_wysiwyg = "true";
defparam \dataMem|matrix~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N6
cycloneive_lcell_comb \dataMem|data_out~14 (
// Equation(s):
// \dataMem|data_out~14_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a13 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~55_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\dataMem|matrix~55_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~14 .lut_mask = 16'h5140;
defparam \dataMem|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N7
dffeas \dataMem|data_out[13] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[13] .is_wysiwyg = "true";
defparam \dataMem|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N22
cycloneive_lcell_comb \dataMux|Mux13~4 (
// Equation(s):
// \dataMux|Mux13~4_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [13]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[13]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[13]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [13]),
	.cin(gnd),
	.combout(\dataMux|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux13~4 .lut_mask = 16'h5404;
defparam \dataMux|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \bMux|y[13]~13 (
// Equation(s):
// \bMux|y[13]~13_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux13~3_combout ) # (\dataMux|Mux13~4_combout )))

	.dataa(\dataMux|Mux13~3_combout ),
	.datab(gnd),
	.datac(\B_MUX~input_o ),
	.datad(\dataMux|Mux13~4_combout ),
	.cin(gnd),
	.combout(\bMux|y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[13]~13 .lut_mask = 16'h0F0A;
defparam \bMux|y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N21
dffeas \regB|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[13] .is_wysiwyg = "true";
defparam \regB|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \aluMux2|Mux13~0 (
// Equation(s):
// \aluMux2|Mux13~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [13]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [13]),
	.cin(gnd),
	.combout(\aluMux2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux13~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \dataMux|Mux13~1 (
// Equation(s):
// \dataMux|Mux13~1_combout  = (\aluMux1|y[13]~18_combout  & ((\ALU_Op[1]~input_o  & (!\aluMux2|Mux13~0_combout )) # (!\ALU_Op[1]~input_o  & ((\aluMux2|Mux13~0_combout ) # (\ALU_Op[0]~input_o ))))) # (!\aluMux1|y[13]~18_combout  & (\aluMux2|Mux13~0_combout  
// & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\aluMux1|y[13]~18_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluMux2|Mux13~0_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux13~1 .lut_mask = 16'h7A68;
defparam \dataMux|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \dataMux|Mux13~2 (
// Equation(s):
// \dataMux|Mux13~2_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\dataMux|Mux13~1_combout ))) # (!\ALU_Op[1]~input_o  & (\dataMux|Mux13~0_combout )))) # (!\ALU_Op[2]~input_o  & (((\dataMux|Mux13~1_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\dataMux|Mux13~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\dataMux|Mux13~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux13~2 .lut_mask = 16'h5DA8;
defparam \dataMux|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \dataMux|Mux13~3 (
// Equation(s):
// \dataMux|Mux13~3_combout  = (\DATA_Mux[1]~input_o  & (\dataMux|Mux13~2_combout  $ (((\aluComp|adder1|fa12|cout~0_combout  & \ALU_Op[1]~input_o )))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\aluComp|adder1|fa12|cout~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\dataMux|Mux13~2_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux13~3 .lut_mask = 16'h2A80;
defparam \dataMux|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \dataMux|Mux13~5 (
// Equation(s):
// \dataMux|Mux13~5_combout  = (\dataMux|Mux13~3_combout ) # (\dataMux|Mux13~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataMux|Mux13~3_combout ),
	.datad(\dataMux|Mux13~4_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux13~5 .lut_mask = 16'hFFF0;
defparam \dataMux|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \regIR|Q[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dataMux|Mux13~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[13] .is_wysiwyg = "true";
defparam \regIR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \regA|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[29]~feeder_combout ),
	.asdata(\regIR|Q [13]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[29] .is_wysiwyg = "true";
defparam \regA|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \aluComp|mux1|Mux3~11 (
// Equation(s):
// \aluComp|mux1|Mux3~11_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\regA|Q [27]))) # (!\ALU_Op[0]~input_o  & (\regA|Q [29]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\regA|Q [29]),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\regA|Q [27]),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux3~11 .lut_mask = 16'h5404;
defparam \aluComp|mux1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \aluComp|mux1|Mux3~8 (
// Equation(s):
// \aluComp|mux1|Mux3~8_combout  = (\aluMux1|y[28]~3_combout  & ((\ALU_Op[1]~input_o  & ((!\aluMux2|Mux28~0_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\aluMux2|Mux28~0_combout ))))) # (!\aluMux1|y[28]~3_combout  & 
// (\aluMux2|Mux28~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\aluMux1|y[28]~3_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluMux2|Mux28~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux3~8 .lut_mask = 16'h5EA8;
defparam \aluComp|mux1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \aluComp|mux1|Mux3~9 (
// Equation(s):
// \aluComp|mux1|Mux3~9_combout  = \aluComp|mux1|Mux3~8_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa27|cout~0_combout )))

	.dataa(gnd),
	.datab(\aluComp|mux1|Mux3~8_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluComp|adder1|fa27|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux3~9 .lut_mask = 16'h3CCC;
defparam \aluComp|mux1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \aluComp|mux1|Mux3~10 (
// Equation(s):
// \aluComp|mux1|Mux3~10_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\aluComp|mux1|Mux3~9_combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux3~11_combout )))) # (!\ALU_Op[2]~input_o  & (((\aluComp|mux1|Mux3~9_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluComp|mux1|Mux3~11_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluComp|mux1|Mux3~9_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux3~10 .lut_mask = 16'h5DA8;
defparam \aluComp|mux1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \regA|Q[28]~12 (
// Equation(s):
// \regA|Q[28]~12_combout  = (\DATA_Mux[1]~input_o  & (\aluComp|mux1|Mux3~10_combout )) # (!\DATA_Mux[1]~input_o  & ((\dataMux|Mux28~0_combout )))

	.dataa(gnd),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\aluComp|mux1|Mux3~10_combout ),
	.datad(\dataMux|Mux28~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[28]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[28]~12 .lut_mask = 16'hF3C0;
defparam \regA|Q[28]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \regIR|Q[28]~feeder (
// Equation(s):
// \regIR|Q[28]~feeder_combout  = \regA|Q[28]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[28]~12_combout ),
	.cin(gnd),
	.combout(\regIR|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regIR|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \regIR|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N25
dffeas \regIR|Q[28] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regIR|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[28] .is_wysiwyg = "true";
defparam \regIR|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
cycloneive_lcell_comb \aMux|y[12]~21 (
// Equation(s):
// \aMux|y[12]~21_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [12]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[12]~input_o ))

	.dataa(gnd),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_IN[12]~input_o ),
	.datad(\dataMem|data_out [12]),
	.cin(gnd),
	.combout(\aMux|y[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[12]~21 .lut_mask = 16'hFC30;
defparam \aMux|y[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
cycloneive_lcell_comb \aMux|y[12]~22 (
// Equation(s):
// \aMux|y[12]~22_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux12~3_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[12]~21_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\A_MUX~input_o ),
	.datac(\dataMux|Mux12~3_combout ),
	.datad(\aMux|y[12]~21_combout ),
	.cin(gnd),
	.combout(\aMux|y[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[12]~22 .lut_mask = 16'h3130;
defparam \aMux|y[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N17
dffeas \regA|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[12]~22_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[12] .is_wysiwyg = "true";
defparam \regA|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \aluMux1|y[12]~19 (
// Equation(s):
// \aluMux1|y[12]~19_combout  = (\IM_MUX1~input_o  & (\regIR|Q [28])) # (!\IM_MUX1~input_o  & ((\regA|Q [12])))

	.dataa(\IM_MUX1~input_o ),
	.datab(\regIR|Q [28]),
	.datac(gnd),
	.datad(\regA|Q [12]),
	.cin(gnd),
	.combout(\aluMux1|y[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[12]~19 .lut_mask = 16'hDD88;
defparam \aluMux1|y[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneive_lcell_comb \regIR|Q[26]~feeder (
// Equation(s):
// \regIR|Q[26]~feeder_combout  = \regA|Q[26]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[26]~10_combout ),
	.cin(gnd),
	.combout(\regIR|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regIR|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \regIR|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N21
dffeas \regIR|Q[26] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regIR|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[26] .is_wysiwyg = "true";
defparam \regIR|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N2
cycloneive_lcell_comb \aluMux1|y[10]~21 (
// Equation(s):
// \aluMux1|y[10]~21_combout  = (\IM_MUX1~input_o  & ((\regIR|Q [26]))) # (!\IM_MUX1~input_o  & (\regA|Q [10]))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regA|Q [10]),
	.datad(\regIR|Q [26]),
	.cin(gnd),
	.combout(\aluMux1|y[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[10]~21 .lut_mask = 16'hFC30;
defparam \aluMux1|y[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \dataMux|Mux11~0 (
// Equation(s):
// \dataMux|Mux11~0_combout  = (\ALU_Op[0]~input_o  & ((\aluMux1|y[10]~21_combout ))) # (!\ALU_Op[0]~input_o  & (\aluMux1|y[12]~19_combout ))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux1|y[12]~19_combout ),
	.datac(gnd),
	.datad(\aluMux1|y[10]~21_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux11~0 .lut_mask = 16'hEE44;
defparam \dataMux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N11
dffeas \regIR|Q[27] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[27]~11_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[27] .is_wysiwyg = "true";
defparam \regIR|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \aluMux1|y[11]~20 (
// Equation(s):
// \aluMux1|y[11]~20_combout  = (\IM_MUX1~input_o  & ((\regIR|Q [27]))) # (!\IM_MUX1~input_o  & (\regA|Q [11]))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regA|Q [11]),
	.datad(\regIR|Q [27]),
	.cin(gnd),
	.combout(\aluMux1|y[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[11]~20 .lut_mask = 16'hFC30;
defparam \aluMux1|y[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \dataMux|Mux11~1 (
// Equation(s):
// \dataMux|Mux11~1_combout  = (\aluMux1|y[11]~20_combout  & ((\ALU_Op[1]~input_o  & ((!\aluMux2|Mux11~0_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\aluMux2|Mux11~0_combout ))))) # (!\aluMux1|y[11]~20_combout  & (\aluMux2|Mux11~0_combout 
//  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux1|y[11]~20_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluMux2|Mux11~0_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux11~1 .lut_mask = 16'h3EC8;
defparam \dataMux|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \dataMux|Mux11~2 (
// Equation(s):
// \dataMux|Mux11~2_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\dataMux|Mux11~1_combout ))) # (!\ALU_Op[1]~input_o  & (\dataMux|Mux11~0_combout )))) # (!\ALU_Op[2]~input_o  & (((\dataMux|Mux11~1_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\dataMux|Mux11~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\dataMux|Mux11~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux11~2 .lut_mask = 16'h5DA8;
defparam \dataMux|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \bMux|y[10]~10 (
// Equation(s):
// \bMux|y[10]~10_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux10~3_combout ) # (\dataMux|Mux10~4_combout )))

	.dataa(gnd),
	.datab(\dataMux|Mux10~3_combout ),
	.datac(\B_MUX~input_o ),
	.datad(\dataMux|Mux10~4_combout ),
	.cin(gnd),
	.combout(\bMux|y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[10]~10 .lut_mask = 16'h0F0C;
defparam \bMux|y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \regB|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[10] .is_wysiwyg = "true";
defparam \regB|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \aluMux2|Mux10~0 (
// Equation(s):
// \aluMux2|Mux10~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [10]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [10]),
	.cin(gnd),
	.combout(\aluMux2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux10~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N27
dffeas \regIR|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[24]~8_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[24] .is_wysiwyg = "true";
defparam \regIR|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N12
cycloneive_lcell_comb \aMux|y[8]~13 (
// Equation(s):
// \aMux|y[8]~13_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [8]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[8]~input_o ))

	.dataa(gnd),
	.datab(\DATA_IN[8]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [8]),
	.cin(gnd),
	.combout(\aMux|y[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[8]~13 .lut_mask = 16'hFC0C;
defparam \aMux|y[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N4
cycloneive_lcell_comb \aMux|y[8]~14 (
// Equation(s):
// \aMux|y[8]~14_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux8~3_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[8]~13_combout ))))

	.dataa(\dataMux|Mux8~3_combout ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\A_MUX~input_o ),
	.datad(\aMux|y[8]~13_combout ),
	.cin(gnd),
	.combout(\aMux|y[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[8]~14 .lut_mask = 16'h0B0A;
defparam \aMux|y[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N5
dffeas \regA|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[8]~14_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[8] .is_wysiwyg = "true";
defparam \regA|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N4
cycloneive_lcell_comb \aluMux1|y[8]~23 (
// Equation(s):
// \aluMux1|y[8]~23_combout  = (\IM_MUX1~input_o  & (\regIR|Q [24])) # (!\IM_MUX1~input_o  & ((\regA|Q [8])))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regIR|Q [24]),
	.datad(\regA|Q [8]),
	.cin(gnd),
	.combout(\aluMux1|y[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[8]~23 .lut_mask = 16'hF3C0;
defparam \aluMux1|y[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
cycloneive_lcell_comb \aluMux2|Mux8~0 (
// Equation(s):
// \aluMux2|Mux8~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [8]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [8]),
	.cin(gnd),
	.combout(\aluMux2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux8~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
cycloneive_lcell_comb \aluComp|adder1|fa8|cout~0 (
// Equation(s):
// \aluComp|adder1|fa8|cout~0_combout  = (\aluMux1|y[8]~23_combout  & ((\aluComp|adder1|fa7|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux8~0_combout )))) # (!\aluMux1|y[8]~23_combout  & (\aluComp|adder1|fa7|cout~0_combout  & (\ALU_Op[2]~input_o  $ 
// (\aluMux2|Mux8~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[8]~23_combout ),
	.datac(\aluMux2|Mux8~0_combout ),
	.datad(\aluComp|adder1|fa7|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa8|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa8|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa8|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cycloneive_lcell_comb \aluComp|adder1|fa9|cout~0 (
// Equation(s):
// \aluComp|adder1|fa9|cout~0_combout  = (\aluMux1|y[9]~22_combout  & ((\aluComp|adder1|fa8|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux9~0_combout )))) # (!\aluMux1|y[9]~22_combout  & (\aluComp|adder1|fa8|cout~0_combout  & (\ALU_Op[2]~input_o  $ 
// (\aluMux2|Mux9~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux2|Mux9~0_combout ),
	.datac(\aluMux1|y[9]~22_combout ),
	.datad(\aluComp|adder1|fa8|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa9|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa9|cout~0 .lut_mask = 16'hF660;
defparam \aluComp|adder1|fa9|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
cycloneive_lcell_comb \aluComp|adder1|fa10|cout~0 (
// Equation(s):
// \aluComp|adder1|fa10|cout~0_combout  = (\aluMux1|y[10]~21_combout  & ((\aluComp|adder1|fa9|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux10~0_combout )))) # (!\aluMux1|y[10]~21_combout  & (\aluComp|adder1|fa9|cout~0_combout  & (\ALU_Op[2]~input_o 
//  $ (\aluMux2|Mux10~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[10]~21_combout ),
	.datac(\aluMux2|Mux10~0_combout ),
	.datad(\aluComp|adder1|fa9|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa10|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa10|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa10|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \dataMux|Mux11~3 (
// Equation(s):
// \dataMux|Mux11~3_combout  = (\DATA_Mux[1]~input_o  & (\dataMux|Mux11~2_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa10|cout~0_combout )))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\dataMux|Mux11~2_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluComp|adder1|fa10|cout~0_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux11~3 .lut_mask = 16'h2888;
defparam \dataMux|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \bMux|y[11]~11 (
// Equation(s):
// \bMux|y[11]~11_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux11~3_combout ) # (\dataMux|Mux11~4_combout )))

	.dataa(gnd),
	.datab(\dataMux|Mux11~3_combout ),
	.datac(\B_MUX~input_o ),
	.datad(\dataMux|Mux11~4_combout ),
	.cin(gnd),
	.combout(\bMux|y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[11]~11 .lut_mask = 16'h0F0C;
defparam \bMux|y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \regB|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[11] .is_wysiwyg = "true";
defparam \regB|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \aluMux2|Mux11~0 (
// Equation(s):
// \aluMux2|Mux11~0_combout  = (\IM_MUX2[1]~input_o ) # ((\regB|Q [11] & !\IM_MUX2[0]~input_o ))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\regB|Q [11]),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\aluMux2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux11~0 .lut_mask = 16'hAAFA;
defparam \aluMux2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cycloneive_lcell_comb \aluComp|adder1|fa11|cout~0 (
// Equation(s):
// \aluComp|adder1|fa11|cout~0_combout  = (\aluMux1|y[11]~20_combout  & ((\aluComp|adder1|fa10|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux11~0_combout )))) # (!\aluMux1|y[11]~20_combout  & (\aluComp|adder1|fa10|cout~0_combout  & 
// (\ALU_Op[2]~input_o  $ (\aluMux2|Mux11~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux2|Mux11~0_combout ),
	.datac(\aluMux1|y[11]~20_combout ),
	.datad(\aluComp|adder1|fa10|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa11|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa11|cout~0 .lut_mask = 16'hF660;
defparam \aluComp|adder1|fa11|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \dataMux|Mux12~0 (
// Equation(s):
// \dataMux|Mux12~0_combout  = (\ALU_Op[0]~input_o  & ((\aluMux1|y[11]~20_combout ))) # (!\ALU_Op[0]~input_o  & (\aluMux1|y[13]~18_combout ))

	.dataa(\aluMux1|y[13]~18_combout ),
	.datab(\aluMux1|y[11]~20_combout ),
	.datac(gnd),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux12~0 .lut_mask = 16'hCCAA;
defparam \dataMux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \dataMux|Mux12~1 (
// Equation(s):
// \dataMux|Mux12~1_combout  = (\aluMux1|y[12]~19_combout  & ((\ALU_Op[1]~input_o  & ((!\aluMux2|Mux12~0_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\aluMux2|Mux12~0_combout ))))) # (!\aluMux1|y[12]~19_combout  & (\aluMux2|Mux12~0_combout 
//  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux1|y[12]~19_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluMux2|Mux12~0_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux12~1 .lut_mask = 16'h3EC8;
defparam \dataMux|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \dataMux|Mux12~2 (
// Equation(s):
// \dataMux|Mux12~2_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\dataMux|Mux12~1_combout ))) # (!\ALU_Op[1]~input_o  & (\dataMux|Mux12~0_combout )))) # (!\ALU_Op[2]~input_o  & (((\dataMux|Mux12~1_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\dataMux|Mux12~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\dataMux|Mux12~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux12~2 .lut_mask = 16'h4FE0;
defparam \dataMux|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \dataMux|Mux12~3 (
// Equation(s):
// \dataMux|Mux12~3_combout  = (\DATA_Mux[1]~input_o  & (\dataMux|Mux12~2_combout  $ (((\aluComp|adder1|fa11|cout~0_combout  & \ALU_Op[1]~input_o )))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\aluComp|adder1|fa11|cout~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\dataMux|Mux12~2_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux12~3 .lut_mask = 16'h2A80;
defparam \dataMux|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \bMux|y[12]~12 (
// Equation(s):
// \bMux|y[12]~12_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux12~3_combout ) # (\dataMux|Mux12~4_combout )))

	.dataa(gnd),
	.datab(\dataMux|Mux12~3_combout ),
	.datac(\B_MUX~input_o ),
	.datad(\dataMux|Mux12~4_combout ),
	.cin(gnd),
	.combout(\bMux|y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[12]~12 .lut_mask = 16'h0F0C;
defparam \bMux|y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \regB|Q[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[12] .is_wysiwyg = "true";
defparam \regB|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N14
cycloneive_lcell_comb \MemMux|y[12]~12 (
// Equation(s):
// \MemMux|y[12]~12_combout  = (\REG_Mux~input_o  & (\regB|Q [12])) # (!\REG_Mux~input_o  & ((\regA|Q [12])))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\regB|Q [12]),
	.datad(\regA|Q [12]),
	.cin(gnd),
	.combout(\MemMux|y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[12]~12 .lut_mask = 16'hF3C0;
defparam \MemMux|y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N28
cycloneive_lcell_comb \dataMem|data_out~12 (
// Equation(s):
// \dataMem|data_out~12_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a11 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~53_q ))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix~53_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\dataMem|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~12 .lut_mask = 16'h5410;
defparam \dataMem|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N29
dffeas \dataMem|data_out[11] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[11] .is_wysiwyg = "true";
defparam \dataMem|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N12
cycloneive_lcell_comb \aMux|y[11]~19 (
// Equation(s):
// \aMux|y[11]~19_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [11]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[11]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[11]~input_o ),
	.datac(gnd),
	.datad(\dataMem|data_out [11]),
	.cin(gnd),
	.combout(\aMux|y[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[11]~19 .lut_mask = 16'hEE44;
defparam \aMux|y[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneive_lcell_comb \aMux|y[11]~20 (
// Equation(s):
// \aMux|y[11]~20_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux11~3_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[11]~19_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\A_MUX~input_o ),
	.datac(\aMux|y[11]~19_combout ),
	.datad(\dataMux|Mux11~3_combout ),
	.cin(gnd),
	.combout(\aMux|y[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[11]~20 .lut_mask = 16'h3310;
defparam \aMux|y[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N31
dffeas \regA|Q[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[11]~20_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[11] .is_wysiwyg = "true";
defparam \regA|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
cycloneive_lcell_comb \MemMux|y[11]~11 (
// Equation(s):
// \MemMux|y[11]~11_combout  = (\REG_Mux~input_o  & ((\regB|Q [11]))) # (!\REG_Mux~input_o  & (\regA|Q [11]))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\regA|Q [11]),
	.datad(\regB|Q [11]),
	.cin(gnd),
	.combout(\MemMux|y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[11]~11 .lut_mask = 16'hFC30;
defparam \MemMux|y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N25
dffeas \dataMem|matrix~63 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~63 .is_wysiwyg = "true";
defparam \dataMem|matrix~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N18
cycloneive_lcell_comb \dataMem|data_out~22 (
// Equation(s):
// \dataMem|data_out~22_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a21 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~63_q )))))

	.dataa(\dataMem|matrix_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|data_out[17]~0_combout ),
	.datad(\dataMem|matrix~63_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~22 .lut_mask = 16'h0B08;
defparam \dataMem|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y9_N19
dffeas \dataMem|data_out[21] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[21] .is_wysiwyg = "true";
defparam \dataMem|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N10
cycloneive_lcell_comb \dataMux|Mux21~0 (
// Equation(s):
// \dataMux|Mux21~0_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [21]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[21]~input_o ))

	.dataa(\DATA_IN[21]~input_o ),
	.datab(gnd),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [21]),
	.cin(gnd),
	.combout(\dataMux|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux21~0 .lut_mask = 16'hFA0A;
defparam \dataMux|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N14
cycloneive_lcell_comb \bMux|y[21]~24 (
// Equation(s):
// \bMux|y[21]~24_combout  = (\bMux|y[21]~23_combout  & ((\B_MUX~input_o ) # ((\dataMux|Mux21~0_combout )))) # (!\bMux|y[21]~23_combout  & (!\B_MUX~input_o  & (\aluComp|mux1|Mux10~10_combout )))

	.dataa(\bMux|y[21]~23_combout ),
	.datab(\B_MUX~input_o ),
	.datac(\aluComp|mux1|Mux10~10_combout ),
	.datad(\dataMux|Mux21~0_combout ),
	.cin(gnd),
	.combout(\bMux|y[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[21]~24 .lut_mask = 16'hBA98;
defparam \bMux|y[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N15
dffeas \regB|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[21]~24_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[21] .is_wysiwyg = "true";
defparam \regB|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N16
cycloneive_lcell_comb \aluMux2|Mux21~0 (
// Equation(s):
// \aluMux2|Mux21~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & (\regIR|Q [5])) # (!\IM_MUX2[0]~input_o  & ((\regB|Q [21]))))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\regIR|Q [5]),
	.datac(\regB|Q [21]),
	.datad(\IM_MUX2[1]~input_o ),
	.cin(gnd),
	.combout(\aluMux2|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux21~0 .lut_mask = 16'hFFD8;
defparam \aluMux2|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N2
cycloneive_lcell_comb \aluMux1|y[21]~10 (
// Equation(s):
// \aluMux1|y[21]~10_combout  = (\regA|Q [21] & !\IM_MUX1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\regA|Q [21]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\aluMux1|y[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[21]~10 .lut_mask = 16'h00F0;
defparam \aluMux1|y[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \aluMux1|y[20]~11 (
// Equation(s):
// \aluMux1|y[20]~11_combout  = (!\IM_MUX1~input_o  & \regA|Q [20])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\regA|Q [20]),
	.cin(gnd),
	.combout(\aluMux1|y[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[20]~11 .lut_mask = 16'h3300;
defparam \aluMux1|y[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N2
cycloneive_lcell_comb \aluMux2|Mux20~0 (
// Equation(s):
// \aluMux2|Mux20~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & ((\regIR|Q [4]))) # (!\IM_MUX2[0]~input_o  & (\regB|Q [20])))

	.dataa(\IM_MUX2[0]~input_o ),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\regB|Q [20]),
	.datad(\regIR|Q [4]),
	.cin(gnd),
	.combout(\aluMux2|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux20~0 .lut_mask = 16'hFEDC;
defparam \aluMux2|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \aluMux1|y[19]~12 (
// Equation(s):
// \aluMux1|y[19]~12_combout  = (!\IM_MUX1~input_o  & \regA|Q [19])

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(gnd),
	.datad(\regA|Q [19]),
	.cin(gnd),
	.combout(\aluMux1|y[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[19]~12 .lut_mask = 16'h3300;
defparam \aluMux1|y[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N0
cycloneive_lcell_comb \aluMux2|Mux19~0 (
// Equation(s):
// \aluMux2|Mux19~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & ((\regIR|Q [3]))) # (!\IM_MUX2[0]~input_o  & (\regB|Q [19])))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(\regB|Q [19]),
	.datac(\regIR|Q [3]),
	.datad(\IM_MUX2[0]~input_o ),
	.cin(gnd),
	.combout(\aluMux2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux19~0 .lut_mask = 16'hFAEE;
defparam \aluMux2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \aluComp|adder1|fa18|cout~0 (
// Equation(s):
// \aluComp|adder1|fa18|cout~0_combout  = (\aluMux1|y[18]~13_combout  & ((\aluComp|adder1|fa17|cout~0_combout ) # (\aluMux2|Mux18~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[18]~13_combout  & (\aluComp|adder1|fa17|cout~0_combout  & 
// (\aluMux2|Mux18~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[18]~13_combout ),
	.datab(\aluMux2|Mux18~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa17|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa18|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa18|cout~0 .lut_mask = 16'hBE28;
defparam \aluComp|adder1|fa18|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \aluComp|adder1|fa19|cout~0 (
// Equation(s):
// \aluComp|adder1|fa19|cout~0_combout  = (\aluMux1|y[19]~12_combout  & ((\aluComp|adder1|fa18|cout~0_combout ) # (\aluMux2|Mux19~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[19]~12_combout  & (\aluComp|adder1|fa18|cout~0_combout  & 
// (\aluMux2|Mux19~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[19]~12_combout ),
	.datab(\aluMux2|Mux19~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa18|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa19|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa19|cout~0 .lut_mask = 16'hBE28;
defparam \aluComp|adder1|fa19|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \aluComp|adder1|fa20|cout~0 (
// Equation(s):
// \aluComp|adder1|fa20|cout~0_combout  = (\aluMux1|y[20]~11_combout  & ((\aluComp|adder1|fa19|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux20~0_combout )))) # (!\aluMux1|y[20]~11_combout  & (\aluComp|adder1|fa19|cout~0_combout  & 
// (\ALU_Op[2]~input_o  $ (\aluMux2|Mux20~0_combout ))))

	.dataa(\aluMux1|y[20]~11_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\aluMux2|Mux20~0_combout ),
	.datad(\aluComp|adder1|fa19|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa20|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa20|cout~0 .lut_mask = 16'hBE28;
defparam \aluComp|adder1|fa20|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \aluComp|adder1|fa21|cout~0 (
// Equation(s):
// \aluComp|adder1|fa21|cout~0_combout  = (\aluMux1|y[21]~10_combout  & ((\aluComp|adder1|fa20|cout~0_combout ) # (\aluMux2|Mux21~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[21]~10_combout  & (\aluComp|adder1|fa20|cout~0_combout  & 
// (\aluMux2|Mux21~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux2|Mux21~0_combout ),
	.datab(\aluMux1|y[21]~10_combout ),
	.datac(\aluComp|adder1|fa20|cout~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa21|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa21|cout~0 .lut_mask = 16'hD4E8;
defparam \aluComp|adder1|fa21|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \aluComp|adder1|fa22|cout~0 (
// Equation(s):
// \aluComp|adder1|fa22|cout~0_combout  = (\aluMux1|y[22]~9_combout  & ((\aluComp|adder1|fa21|cout~0_combout ) # (\aluMux2|Mux22~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[22]~9_combout  & (\aluComp|adder1|fa21|cout~0_combout  & 
// (\aluMux2|Mux22~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[22]~9_combout ),
	.datab(\aluMux2|Mux22~0_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa21|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa22|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa22|cout~0 .lut_mask = 16'hBE28;
defparam \aluComp|adder1|fa22|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \aluComp|adder1|fa23|cout~0 (
// Equation(s):
// \aluComp|adder1|fa23|cout~0_combout  = (\aluMux1|y[23]~8_combout  & ((\aluComp|adder1|fa22|cout~0_combout ) # (\aluMux2|Mux23~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[23]~8_combout  & (\aluComp|adder1|fa22|cout~0_combout  & 
// (\aluMux2|Mux23~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux2|Mux23~0_combout ),
	.datab(\aluMux1|y[23]~8_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa22|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa23|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa23|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa23|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \aluComp|adder1|fa24|cout~0 (
// Equation(s):
// \aluComp|adder1|fa24|cout~0_combout  = (\aluMux1|y[24]~7_combout  & ((\aluComp|adder1|fa23|cout~0_combout ) # (\aluMux2|Mux24~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[24]~7_combout  & (\aluComp|adder1|fa23|cout~0_combout  & 
// (\aluMux2|Mux24~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux2|Mux24~0_combout ),
	.datab(\aluMux1|y[24]~7_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa23|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa24|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa24|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa24|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneive_lcell_comb \regA|Q[25]~105 (
// Equation(s):
// \regA|Q[25]~105_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & (\regA|Q [24])) # (!\ALU_Op[0]~input_o  & ((\regA|Q [26])))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\regA|Q [24]),
	.datac(\regA|Q [26]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\regA|Q[25]~105_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[25]~105 .lut_mask = 16'h00D8;
defparam \regA|Q[25]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cycloneive_lcell_comb \regA|Q[25]~93 (
// Equation(s):
// \regA|Q[25]~93_combout  = (\regA|Q[16]~74_combout  & ((\aluMux2|Mux25~0_combout  $ (\aluMux1|y[25]~6_combout )))) # (!\regA|Q[16]~74_combout  & ((\ALU_Op[0]~input_o  & ((\aluMux2|Mux25~0_combout ) # (\aluMux1|y[25]~6_combout ))) # (!\ALU_Op[0]~input_o  & 
// (\aluMux2|Mux25~0_combout  & \aluMux1|y[25]~6_combout ))))

	.dataa(\regA|Q[16]~74_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\aluMux2|Mux25~0_combout ),
	.datad(\aluMux1|y[25]~6_combout ),
	.cin(gnd),
	.combout(\regA|Q[25]~93_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[25]~93 .lut_mask = 16'h5EE0;
defparam \regA|Q[25]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneive_lcell_comb \regA|Q[25]~94 (
// Equation(s):
// \regA|Q[25]~94_combout  = (\ALU_Op[2]~input_o  & ((\regA|Q[16]~74_combout  & ((!\regA|Q[25]~93_combout ))) # (!\regA|Q[16]~74_combout  & (\regA|Q[25]~105_combout )))) # (!\ALU_Op[2]~input_o  & (((\regA|Q[25]~93_combout ))))

	.dataa(\regA|Q[16]~74_combout ),
	.datab(\regA|Q[25]~105_combout ),
	.datac(\regA|Q[25]~93_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\regA|Q[25]~94_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[25]~94 .lut_mask = 16'h4EF0;
defparam \regA|Q[25]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N4
cycloneive_lcell_comb \regA|Q[25]~95 (
// Equation(s):
// \regA|Q[25]~95_combout  = (\DATA_Mux[1]~input_o  & (\regA|Q[25]~94_combout  $ (((\regA|Q[16]~74_combout  & \aluComp|adder1|fa24|cout~0_combout ))))) # (!\DATA_Mux[1]~input_o  & (\regA|Q[16]~74_combout ))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\aluComp|adder1|fa24|cout~0_combout ),
	.datad(\regA|Q[25]~94_combout ),
	.cin(gnd),
	.combout(\regA|Q[25]~95_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[25]~95 .lut_mask = 16'h6EC4;
defparam \regA|Q[25]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N6
cycloneive_lcell_comb \dataMem|matrix~67feeder (
// Equation(s):
// \dataMem|matrix~67feeder_combout  = \MemMux|y[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[25]~25_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~67feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N7
dffeas \dataMem|matrix~67 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~67 .is_wysiwyg = "true";
defparam \dataMem|matrix~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N16
cycloneive_lcell_comb \dataMem|data_out~26 (
// Equation(s):
// \dataMem|data_out~26_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a25 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~67_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\dataMem|matrix~67_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~26 .lut_mask = 16'h5140;
defparam \dataMem|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N17
dffeas \dataMem|data_out[25] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[25] .is_wysiwyg = "true";
defparam \dataMem|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneive_lcell_comb \regA|Q[25]~9 (
// Equation(s):
// \regA|Q[25]~9_combout  = (\DATA_Mux[1]~input_o  & (((\regA|Q[25]~95_combout )))) # (!\DATA_Mux[1]~input_o  & ((\regA|Q[25]~95_combout  & ((\dataMem|data_out [25]))) # (!\regA|Q[25]~95_combout  & (\DATA_IN[25]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[25]~input_o ),
	.datac(\regA|Q[25]~95_combout ),
	.datad(\dataMem|data_out [25]),
	.cin(gnd),
	.combout(\regA|Q[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[25]~9 .lut_mask = 16'hF4A4;
defparam \regA|Q[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N29
dffeas \regIR|Q[25] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[25]~9_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[25] .is_wysiwyg = "true";
defparam \regIR|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
cycloneive_lcell_comb \aluMux1|y[9]~22 (
// Equation(s):
// \aluMux1|y[9]~22_combout  = (\IM_MUX1~input_o  & ((\regIR|Q [25]))) # (!\IM_MUX1~input_o  & (\regA|Q [9]))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regA|Q [9]),
	.datad(\regIR|Q [25]),
	.cin(gnd),
	.combout(\aluMux1|y[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[9]~22 .lut_mask = 16'hFC30;
defparam \aluMux1|y[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \dataMux|Mux10~0 (
// Equation(s):
// \dataMux|Mux10~0_combout  = (\ALU_Op[0]~input_o  & (\aluMux1|y[9]~22_combout )) # (!\ALU_Op[0]~input_o  & ((\aluMux1|y[11]~20_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(gnd),
	.datac(\aluMux1|y[9]~22_combout ),
	.datad(\aluMux1|y[11]~20_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux10~0 .lut_mask = 16'hF5A0;
defparam \dataMux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \dataMux|Mux10~1 (
// Equation(s):
// \dataMux|Mux10~1_combout  = (\aluMux1|y[10]~21_combout  & ((\aluMux2|Mux10~0_combout  & (!\ALU_Op[1]~input_o )) # (!\aluMux2|Mux10~0_combout  & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))) # (!\aluMux1|y[10]~21_combout  & (\aluMux2|Mux10~0_combout  
// & ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\aluMux1|y[10]~21_combout ),
	.datab(\aluMux2|Mux10~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux10~1 .lut_mask = 16'h6E68;
defparam \dataMux|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \dataMux|Mux10~2 (
// Equation(s):
// \dataMux|Mux10~2_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\dataMux|Mux10~1_combout ))) # (!\ALU_Op[1]~input_o  & (\dataMux|Mux10~0_combout )))) # (!\ALU_Op[2]~input_o  & (((\dataMux|Mux10~1_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\dataMux|Mux10~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\dataMux|Mux10~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux10~2 .lut_mask = 16'h5DA8;
defparam \dataMux|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \dataMux|Mux10~3 (
// Equation(s):
// \dataMux|Mux10~3_combout  = (\DATA_Mux[1]~input_o  & (\dataMux|Mux10~2_combout  $ (((\aluComp|adder1|fa9|cout~0_combout  & \ALU_Op[1]~input_o )))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\dataMux|Mux10~2_combout ),
	.datac(\aluComp|adder1|fa9|cout~0_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux10~3 .lut_mask = 16'h2888;
defparam \dataMux|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \aMux|y[10]~17 (
// Equation(s):
// \aMux|y[10]~17_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [10]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[10]~input_o ))

	.dataa(\DATA_IN[10]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\dataMem|data_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\aMux|y[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[10]~17 .lut_mask = 16'hE2E2;
defparam \aMux|y[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
cycloneive_lcell_comb \aMux|y[10]~18 (
// Equation(s):
// \aMux|y[10]~18_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux10~3_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[10]~17_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\A_MUX~input_o ),
	.datac(\dataMux|Mux10~3_combout ),
	.datad(\aMux|y[10]~17_combout ),
	.cin(gnd),
	.combout(\aMux|y[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[10]~18 .lut_mask = 16'h3130;
defparam \aMux|y[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N9
dffeas \regA|Q[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[10]~18_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[10] .is_wysiwyg = "true";
defparam \regA|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N6
cycloneive_lcell_comb \MemMux|y[10]~10 (
// Equation(s):
// \MemMux|y[10]~10_combout  = (\REG_Mux~input_o  & ((\regB|Q [10]))) # (!\REG_Mux~input_o  & (\regA|Q [10]))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\regA|Q [10]),
	.datad(\regB|Q [10]),
	.cin(gnd),
	.combout(\MemMux|y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[10]~10 .lut_mask = 16'hFC30;
defparam \MemMux|y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N4
cycloneive_lcell_comb \dataMem|matrix~51feeder (
// Equation(s):
// \dataMem|matrix~51feeder_combout  = \MemMux|y[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[9]~9_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~51feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N5
dffeas \dataMem|matrix~51 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~51 .is_wysiwyg = "true";
defparam \dataMem|matrix~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N10
cycloneive_lcell_comb \dataMem|data_out~10 (
// Equation(s):
// \dataMem|data_out~10_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a9 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~51_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\dataMem|matrix~51_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~10 .lut_mask = 16'h5140;
defparam \dataMem|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N11
dffeas \dataMem|data_out[9] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[9] .is_wysiwyg = "true";
defparam \dataMem|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N18
cycloneive_lcell_comb \dataMux|Mux9~4 (
// Equation(s):
// \dataMux|Mux9~4_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [9]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[9]~input_o ))))

	.dataa(\DATA_IN[9]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [9]),
	.cin(gnd),
	.combout(\dataMux|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux9~4 .lut_mask = 16'h3202;
defparam \dataMux|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
cycloneive_lcell_comb \bMux|y[9]~9 (
// Equation(s):
// \bMux|y[9]~9_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux9~3_combout ) # (\dataMux|Mux9~4_combout )))

	.dataa(\B_MUX~input_o ),
	.datab(gnd),
	.datac(\dataMux|Mux9~3_combout ),
	.datad(\dataMux|Mux9~4_combout ),
	.cin(gnd),
	.combout(\bMux|y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[9]~9 .lut_mask = 16'h5550;
defparam \bMux|y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N21
dffeas \regB|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[9] .is_wysiwyg = "true";
defparam \regB|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N30
cycloneive_lcell_comb \aluMux2|Mux9~0 (
// Equation(s):
// \aluMux2|Mux9~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [9]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [9]),
	.cin(gnd),
	.combout(\aluMux2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux9~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N14
cycloneive_lcell_comb \dataMux|Mux9~1 (
// Equation(s):
// \dataMux|Mux9~1_combout  = (\ALU_Op[1]~input_o  & ((\aluMux2|Mux9~0_combout  $ (\aluMux1|y[9]~22_combout )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\aluMux2|Mux9~0_combout ) # (\aluMux1|y[9]~22_combout ))) # (!\ALU_Op[0]~input_o  & 
// (\aluMux2|Mux9~0_combout  & \aluMux1|y[9]~22_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluMux2|Mux9~0_combout ),
	.datad(\aluMux1|y[9]~22_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux9~1 .lut_mask = 16'h3EE0;
defparam \dataMux|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N26
cycloneive_lcell_comb \dataMux|Mux9~0 (
// Equation(s):
// \dataMux|Mux9~0_combout  = (\ALU_Op[0]~input_o  & (\aluMux1|y[8]~23_combout )) # (!\ALU_Op[0]~input_o  & ((\aluMux1|y[10]~21_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux1|y[8]~23_combout ),
	.datac(gnd),
	.datad(\aluMux1|y[10]~21_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux9~0 .lut_mask = 16'hDD88;
defparam \dataMux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N22
cycloneive_lcell_comb \dataMux|Mux9~2 (
// Equation(s):
// \dataMux|Mux9~2_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\dataMux|Mux9~1_combout )) # (!\ALU_Op[1]~input_o  & ((\dataMux|Mux9~0_combout ))))) # (!\ALU_Op[2]~input_o  & (\dataMux|Mux9~1_combout ))

	.dataa(\dataMux|Mux9~1_combout ),
	.datab(\dataMux|Mux9~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux9~2 .lut_mask = 16'h5CAA;
defparam \dataMux|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N8
cycloneive_lcell_comb \dataMux|Mux9~3 (
// Equation(s):
// \dataMux|Mux9~3_combout  = (\DATA_Mux[1]~input_o  & (\dataMux|Mux9~2_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa8|cout~0_combout )))))

	.dataa(\dataMux|Mux9~2_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluComp|adder1|fa8|cout~0_combout ),
	.datad(\DATA_Mux[1]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux9~3 .lut_mask = 16'h6A00;
defparam \dataMux|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N6
cycloneive_lcell_comb \aMux|y[9]~15 (
// Equation(s):
// \aMux|y[9]~15_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [9]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[9]~input_o ))

	.dataa(\DATA_IN[9]~input_o ),
	.datab(gnd),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [9]),
	.cin(gnd),
	.combout(\aMux|y[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[9]~15 .lut_mask = 16'hFA0A;
defparam \aMux|y[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N14
cycloneive_lcell_comb \aMux|y[9]~16 (
// Equation(s):
// \aMux|y[9]~16_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux9~3_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[9]~15_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\A_MUX~input_o ),
	.datac(\dataMux|Mux9~3_combout ),
	.datad(\aMux|y[9]~15_combout ),
	.cin(gnd),
	.combout(\aMux|y[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[9]~16 .lut_mask = 16'h3130;
defparam \aMux|y[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N15
dffeas \regA|Q[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[9]~16_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[9] .is_wysiwyg = "true";
defparam \regA|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N28
cycloneive_lcell_comb \MemMux|y[9]~9 (
// Equation(s):
// \MemMux|y[9]~9_combout  = (\REG_Mux~input_o  & ((\regB|Q [9]))) # (!\REG_Mux~input_o  & (\regA|Q [9]))

	.dataa(\REG_Mux~input_o ),
	.datab(\regA|Q [9]),
	.datac(gnd),
	.datad(\regB|Q [9]),
	.cin(gnd),
	.combout(\MemMux|y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[9]~9 .lut_mask = 16'hEE44;
defparam \MemMux|y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N22
cycloneive_lcell_comb \dataMem|matrix~50feeder (
// Equation(s):
// \dataMem|matrix~50feeder_combout  = \MemMux|y[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|y[8]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMem|matrix~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~50feeder .lut_mask = 16'hF0F0;
defparam \dataMem|matrix~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N23
dffeas \dataMem|matrix~50 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~50 .is_wysiwyg = "true";
defparam \dataMem|matrix~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N20
cycloneive_lcell_comb \dataMem|data_out~9 (
// Equation(s):
// \dataMem|data_out~9_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a8 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~50_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\dataMem|matrix~50_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~9 .lut_mask = 16'h5140;
defparam \dataMem|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y11_N21
dffeas \dataMem|data_out[8] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[8] .is_wysiwyg = "true";
defparam \dataMem|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N28
cycloneive_lcell_comb \dataMux|Mux8~4 (
// Equation(s):
// \dataMux|Mux8~4_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [8]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[8]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_IN[8]~input_o ),
	.datad(\dataMem|data_out [8]),
	.cin(gnd),
	.combout(\dataMux|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux8~4 .lut_mask = 16'h5410;
defparam \dataMux|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
cycloneive_lcell_comb \dataMux|Mux8~5 (
// Equation(s):
// \dataMux|Mux8~5_combout  = (\dataMux|Mux8~3_combout ) # (\dataMux|Mux8~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataMux|Mux8~3_combout ),
	.datad(\dataMux|Mux8~4_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux8~5 .lut_mask = 16'hFFF0;
defparam \dataMux|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N23
dffeas \regIR|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dataMux|Mux8~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[8] .is_wysiwyg = "true";
defparam \regIR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N30
cycloneive_lcell_comb \bMux|y[24]~27 (
// Equation(s):
// \bMux|y[24]~27_combout  = (\B_MUX~input_o  & (\regIR|Q [8])) # (!\B_MUX~input_o  & ((\regA|Q[24]~8_combout )))

	.dataa(\regIR|Q [8]),
	.datab(gnd),
	.datac(\B_MUX~input_o ),
	.datad(\regA|Q[24]~8_combout ),
	.cin(gnd),
	.combout(\bMux|y[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[24]~27 .lut_mask = 16'hAFA0;
defparam \bMux|y[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N31
dffeas \regB|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[24]~27_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[24] .is_wysiwyg = "true";
defparam \regB|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \aluMux2|Mux24~0 (
// Equation(s):
// \aluMux2|Mux24~0_combout  = (\IM_MUX2[1]~input_o ) # ((\IM_MUX2[0]~input_o  & ((\regIR|Q [8]))) # (!\IM_MUX2[0]~input_o  & (\regB|Q [24])))

	.dataa(\regB|Q [24]),
	.datab(\IM_MUX2[0]~input_o ),
	.datac(\regIR|Q [8]),
	.datad(\IM_MUX2[1]~input_o ),
	.cin(gnd),
	.combout(\aluMux2|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux24~0 .lut_mask = 16'hFFE2;
defparam \aluMux2|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneive_lcell_comb \regA|Q[24]~90 (
// Equation(s):
// \regA|Q[24]~90_combout  = (\aluMux1|y[24]~7_combout  & ((\regA|Q[16]~74_combout  & ((!\aluMux2|Mux24~0_combout ))) # (!\regA|Q[16]~74_combout  & ((\ALU_Op[0]~input_o ) # (\aluMux2|Mux24~0_combout ))))) # (!\aluMux1|y[24]~7_combout  & 
// (\aluMux2|Mux24~0_combout  & ((\ALU_Op[0]~input_o ) # (\regA|Q[16]~74_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux1|y[24]~7_combout ),
	.datac(\regA|Q[16]~74_combout ),
	.datad(\aluMux2|Mux24~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[24]~90_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[24]~90 .lut_mask = 16'h3EC8;
defparam \regA|Q[24]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneive_lcell_comb \regA|Q[24]~104 (
// Equation(s):
// \regA|Q[24]~104_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\regA|Q [23]))) # (!\ALU_Op[0]~input_o  & (\regA|Q [25]))))

	.dataa(\regA|Q [25]),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\IM_MUX1~input_o ),
	.datad(\regA|Q [23]),
	.cin(gnd),
	.combout(\regA|Q[24]~104_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[24]~104 .lut_mask = 16'h0E02;
defparam \regA|Q[24]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneive_lcell_comb \regA|Q[24]~91 (
// Equation(s):
// \regA|Q[24]~91_combout  = (\ALU_Op[2]~input_o  & ((\regA|Q[16]~74_combout  & (!\regA|Q[24]~90_combout )) # (!\regA|Q[16]~74_combout  & ((\regA|Q[24]~104_combout ))))) # (!\ALU_Op[2]~input_o  & (((\regA|Q[24]~90_combout ))))

	.dataa(\regA|Q[16]~74_combout ),
	.datab(\regA|Q[24]~90_combout ),
	.datac(\regA|Q[24]~104_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\regA|Q[24]~91_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[24]~91 .lut_mask = 16'h72CC;
defparam \regA|Q[24]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneive_lcell_comb \regA|Q[24]~92 (
// Equation(s):
// \regA|Q[24]~92_combout  = (\DATA_Mux[1]~input_o  & (\regA|Q[24]~91_combout  $ (((\regA|Q[16]~74_combout  & \aluComp|adder1|fa23|cout~0_combout ))))) # (!\DATA_Mux[1]~input_o  & (((\regA|Q[16]~74_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\regA|Q[24]~91_combout ),
	.datac(\regA|Q[16]~74_combout ),
	.datad(\aluComp|adder1|fa23|cout~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[24]~92_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[24]~92 .lut_mask = 16'h78D8;
defparam \regA|Q[24]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N0
cycloneive_lcell_comb \dataMem|matrix~66feeder (
// Equation(s):
// \dataMem|matrix~66feeder_combout  = \MemMux|y[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|y[24]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMem|matrix~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~66feeder .lut_mask = 16'hF0F0;
defparam \dataMem|matrix~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N1
dffeas \dataMem|matrix~66 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~66 .is_wysiwyg = "true";
defparam \dataMem|matrix~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N26
cycloneive_lcell_comb \dataMem|data_out~25 (
// Equation(s):
// \dataMem|data_out~25_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a24 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~66_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\dataMem|matrix~66_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~25 .lut_mask = 16'h5140;
defparam \dataMem|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N27
dffeas \dataMem|data_out[24] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[24] .is_wysiwyg = "true";
defparam \dataMem|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneive_lcell_comb \regA|Q[24]~8 (
// Equation(s):
// \regA|Q[24]~8_combout  = (\DATA_Mux[1]~input_o  & (((\regA|Q[24]~92_combout )))) # (!\DATA_Mux[1]~input_o  & ((\regA|Q[24]~92_combout  & ((\dataMem|data_out [24]))) # (!\regA|Q[24]~92_combout  & (\DATA_IN[24]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_IN[24]~input_o ),
	.datac(\regA|Q[24]~92_combout ),
	.datad(\dataMem|data_out [24]),
	.cin(gnd),
	.combout(\regA|Q[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[24]~8 .lut_mask = 16'hF4A4;
defparam \regA|Q[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneive_lcell_comb \regA|Q[24]~feeder (
// Equation(s):
// \regA|Q[24]~feeder_combout  = \regA|Q[24]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[24]~8_combout ),
	.cin(gnd),
	.combout(\regA|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N3
dffeas \regA|Q[24] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[24]~feeder_combout ),
	.asdata(\regIR|Q [8]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[24] .is_wysiwyg = "true";
defparam \regA|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \regA|Q[23]~103 (
// Equation(s):
// \regA|Q[23]~103_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & (\regA|Q [22])) # (!\ALU_Op[0]~input_o  & ((\regA|Q [24])))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\regA|Q [22]),
	.datac(\regA|Q [24]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\regA|Q[23]~103_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[23]~103 .lut_mask = 16'h00D8;
defparam \regA|Q[23]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N6
cycloneive_lcell_comb \regA|Q[23]~87 (
// Equation(s):
// \regA|Q[23]~87_combout  = (\regA|Q[16]~74_combout  & (\aluMux2|Mux23~0_combout  $ (((\aluMux1|y[23]~8_combout ))))) # (!\regA|Q[16]~74_combout  & ((\aluMux2|Mux23~0_combout  & ((\ALU_Op[0]~input_o ) # (\aluMux1|y[23]~8_combout ))) # 
// (!\aluMux2|Mux23~0_combout  & (\ALU_Op[0]~input_o  & \aluMux1|y[23]~8_combout ))))

	.dataa(\regA|Q[16]~74_combout ),
	.datab(\aluMux2|Mux23~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\aluMux1|y[23]~8_combout ),
	.cin(gnd),
	.combout(\regA|Q[23]~87_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[23]~87 .lut_mask = 16'h76C8;
defparam \regA|Q[23]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \regA|Q[23]~88 (
// Equation(s):
// \regA|Q[23]~88_combout  = (\ALU_Op[2]~input_o  & ((\regA|Q[16]~74_combout  & ((!\regA|Q[23]~87_combout ))) # (!\regA|Q[16]~74_combout  & (\regA|Q[23]~103_combout )))) # (!\ALU_Op[2]~input_o  & (((\regA|Q[23]~87_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\regA|Q[23]~103_combout ),
	.datad(\regA|Q[23]~87_combout ),
	.cin(gnd),
	.combout(\regA|Q[23]~88_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[23]~88 .lut_mask = 16'h75A8;
defparam \regA|Q[23]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \regA|Q[23]~89 (
// Equation(s):
// \regA|Q[23]~89_combout  = (\DATA_Mux[1]~input_o  & (\regA|Q[23]~88_combout  $ (((\regA|Q[16]~74_combout  & \aluComp|adder1|fa22|cout~0_combout ))))) # (!\DATA_Mux[1]~input_o  & (((\regA|Q[16]~74_combout ))))

	.dataa(\regA|Q[23]~88_combout ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\aluComp|adder1|fa22|cout~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[23]~89_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[23]~89 .lut_mask = 16'h6CAC;
defparam \regA|Q[23]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N18
cycloneive_lcell_comb \dataMem|matrix~65feeder (
// Equation(s):
// \dataMem|matrix~65feeder_combout  = \MemMux|y[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[23]~23_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~65feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N19
dffeas \dataMem|matrix~65 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~65 .is_wysiwyg = "true";
defparam \dataMem|matrix~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N8
cycloneive_lcell_comb \dataMem|data_out~24 (
// Equation(s):
// \dataMem|data_out~24_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a23 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~65_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\dataMem|matrix~65_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~24 .lut_mask = 16'h5140;
defparam \dataMem|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N9
dffeas \dataMem|data_out[23] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[23] .is_wysiwyg = "true";
defparam \dataMem|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneive_lcell_comb \regA|Q[23]~7 (
// Equation(s):
// \regA|Q[23]~7_combout  = (\regA|Q[23]~89_combout  & (((\DATA_Mux[1]~input_o ) # (\dataMem|data_out [23])))) # (!\regA|Q[23]~89_combout  & (\DATA_IN[23]~input_o  & (!\DATA_Mux[1]~input_o )))

	.dataa(\DATA_IN[23]~input_o ),
	.datab(\regA|Q[23]~89_combout ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\dataMem|data_out [23]),
	.cin(gnd),
	.combout(\regA|Q[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[23]~7 .lut_mask = 16'hCEC2;
defparam \regA|Q[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N23
dffeas \regIR|Q[23] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[23]~7_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[23] .is_wysiwyg = "true";
defparam \regIR|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N4
cycloneive_lcell_comb \aluMux1|y[7]~24 (
// Equation(s):
// \aluMux1|y[7]~24_combout  = (\IM_MUX1~input_o  & (\regIR|Q [23])) # (!\IM_MUX1~input_o  & ((\regA|Q [7])))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regIR|Q [23]),
	.datad(\regA|Q [7]),
	.cin(gnd),
	.combout(\aluMux1|y[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[7]~24 .lut_mask = 16'hF3C0;
defparam \aluMux1|y[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N12
cycloneive_lcell_comb \aluMux2|Mux6~0 (
// Equation(s):
// \aluMux2|Mux6~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [6]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [6]),
	.cin(gnd),
	.combout(\aluMux2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux6~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N0
cycloneive_lcell_comb \aMux|y[6]~9 (
// Equation(s):
// \aMux|y[6]~9_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [6]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[6]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(gnd),
	.datac(\DATA_IN[6]~input_o ),
	.datad(\dataMem|data_out [6]),
	.cin(gnd),
	.combout(\aMux|y[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[6]~9 .lut_mask = 16'hFA50;
defparam \aMux|y[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N8
cycloneive_lcell_comb \aMux|y[6]~10 (
// Equation(s):
// \aMux|y[6]~10_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux6~0_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[6]~9_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\dataMux|Mux6~0_combout ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\aMux|y[6]~9_combout ),
	.cin(gnd),
	.combout(\aMux|y[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[6]~10 .lut_mask = 16'h4544;
defparam \aMux|y[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N9
dffeas \regA|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[6]~10_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[6] .is_wysiwyg = "true";
defparam \regA|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N12
cycloneive_lcell_comb \regIR|Q[22]~feeder (
// Equation(s):
// \regIR|Q[22]~feeder_combout  = \regA|Q[22]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[22]~6_combout ),
	.cin(gnd),
	.combout(\regIR|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regIR|Q[22]~feeder .lut_mask = 16'hFF00;
defparam \regIR|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N13
dffeas \regIR|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regIR|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[22] .is_wysiwyg = "true";
defparam \regIR|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N10
cycloneive_lcell_comb \aluMux1|y[6]~25 (
// Equation(s):
// \aluMux1|y[6]~25_combout  = (\IM_MUX1~input_o  & ((\regIR|Q [22]))) # (!\IM_MUX1~input_o  & (\regA|Q [6]))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regA|Q [6]),
	.datad(\regIR|Q [22]),
	.cin(gnd),
	.combout(\aluMux1|y[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[6]~25 .lut_mask = 16'hFC30;
defparam \aluMux1|y[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N18
cycloneive_lcell_comb \bMux|y[5]~5 (
// Equation(s):
// \bMux|y[5]~5_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux5~1_combout ) # (\dataMux|Mux5~0_combout )))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\dataMux|Mux5~1_combout ),
	.datad(\dataMux|Mux5~0_combout ),
	.cin(gnd),
	.combout(\bMux|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[5]~5 .lut_mask = 16'h3330;
defparam \bMux|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N19
dffeas \regB|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[5] .is_wysiwyg = "true";
defparam \regB|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N28
cycloneive_lcell_comb \aluMux2|Mux5~0 (
// Equation(s):
// \aluMux2|Mux5~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [5]))

	.dataa(gnd),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [5]),
	.cin(gnd),
	.combout(\aluMux2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux5~0 .lut_mask = 16'hCFCC;
defparam \aluMux2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneive_lcell_comb \aluComp|adder1|fa5|cout~0 (
// Equation(s):
// \aluComp|adder1|fa5|cout~0_combout  = (\aluMux1|y[5]~26_combout  & ((\aluComp|adder1|fa4|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux5~0_combout )))) # (!\aluMux1|y[5]~26_combout  & (\aluComp|adder1|fa4|cout~0_combout  & (\ALU_Op[2]~input_o  $ 
// (\aluMux2|Mux5~0_combout ))))

	.dataa(\aluMux1|y[5]~26_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\aluMux2|Mux5~0_combout ),
	.datad(\aluComp|adder1|fa4|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa5|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa5|cout~0 .lut_mask = 16'hBE28;
defparam \aluComp|adder1|fa5|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
cycloneive_lcell_comb \aluComp|adder1|fa6|cout~0 (
// Equation(s):
// \aluComp|adder1|fa6|cout~0_combout  = (\aluMux1|y[6]~25_combout  & ((\aluComp|adder1|fa5|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux6~0_combout )))) # (!\aluMux1|y[6]~25_combout  & (\aluComp|adder1|fa5|cout~0_combout  & (\ALU_Op[2]~input_o  $ 
// (\aluMux2|Mux6~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux2|Mux6~0_combout ),
	.datac(\aluMux1|y[6]~25_combout ),
	.datad(\aluComp|adder1|fa5|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa6|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa6|cout~0 .lut_mask = 16'hF660;
defparam \aluComp|adder1|fa6|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneive_lcell_comb \aluComp|adder1|fa7|cout~0 (
// Equation(s):
// \aluComp|adder1|fa7|cout~0_combout  = (\aluMux1|y[7]~24_combout  & ((\aluComp|adder1|fa6|cout~0_combout ) # (\aluMux2|Mux7~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[7]~24_combout  & (\aluComp|adder1|fa6|cout~0_combout  & 
// (\aluMux2|Mux7~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[7]~24_combout ),
	.datab(\aluMux2|Mux7~0_combout ),
	.datac(\aluComp|adder1|fa6|cout~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa7|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa7|cout~0 .lut_mask = 16'hB2E8;
defparam \aluComp|adder1|fa7|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N30
cycloneive_lcell_comb \dataMux|Mux8~1 (
// Equation(s):
// \dataMux|Mux8~1_combout  = (\aluMux2|Mux8~0_combout  & ((\ALU_Op[1]~input_o  & (!\aluMux1|y[8]~23_combout )) # (!\ALU_Op[1]~input_o  & ((\aluMux1|y[8]~23_combout ) # (\ALU_Op[0]~input_o ))))) # (!\aluMux2|Mux8~0_combout  & (\aluMux1|y[8]~23_combout  & 
// ((\ALU_Op[1]~input_o ) # (\ALU_Op[0]~input_o ))))

	.dataa(\aluMux2|Mux8~0_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluMux1|y[8]~23_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux8~1 .lut_mask = 16'h7A68;
defparam \dataMux|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N16
cycloneive_lcell_comb \dataMux|Mux8~0 (
// Equation(s):
// \dataMux|Mux8~0_combout  = (\ALU_Op[0]~input_o  & ((\aluMux1|y[7]~24_combout ))) # (!\ALU_Op[0]~input_o  & (\aluMux1|y[9]~22_combout ))

	.dataa(gnd),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\aluMux1|y[9]~22_combout ),
	.datad(\aluMux1|y[7]~24_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux8~0 .lut_mask = 16'hFC30;
defparam \dataMux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N24
cycloneive_lcell_comb \dataMux|Mux8~2 (
// Equation(s):
// \dataMux|Mux8~2_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\dataMux|Mux8~1_combout )) # (!\ALU_Op[1]~input_o  & ((\dataMux|Mux8~0_combout ))))) # (!\ALU_Op[2]~input_o  & (\dataMux|Mux8~1_combout ))

	.dataa(\dataMux|Mux8~1_combout ),
	.datab(\dataMux|Mux8~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux8~2 .lut_mask = 16'h5CAA;
defparam \dataMux|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y11_N26
cycloneive_lcell_comb \dataMux|Mux8~3 (
// Equation(s):
// \dataMux|Mux8~3_combout  = (\DATA_Mux[1]~input_o  & (\dataMux|Mux8~2_combout  $ (((\aluComp|adder1|fa7|cout~0_combout  & \ALU_Op[1]~input_o )))))

	.dataa(\aluComp|adder1|fa7|cout~0_combout ),
	.datab(\dataMux|Mux8~2_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_Mux[1]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux8~3 .lut_mask = 16'h6C00;
defparam \dataMux|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N6
cycloneive_lcell_comb \bMux|y[8]~8 (
// Equation(s):
// \bMux|y[8]~8_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux8~3_combout ) # (\dataMux|Mux8~4_combout )))

	.dataa(\B_MUX~input_o ),
	.datab(gnd),
	.datac(\dataMux|Mux8~3_combout ),
	.datad(\dataMux|Mux8~4_combout ),
	.cin(gnd),
	.combout(\bMux|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[8]~8 .lut_mask = 16'h5550;
defparam \bMux|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N7
dffeas \regB|Q[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[8] .is_wysiwyg = "true";
defparam \regB|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N26
cycloneive_lcell_comb \MemMux|y[8]~8 (
// Equation(s):
// \MemMux|y[8]~8_combout  = (\REG_Mux~input_o  & (\regB|Q [8])) # (!\REG_Mux~input_o  & ((\regA|Q [8])))

	.dataa(\REG_Mux~input_o ),
	.datab(\regB|Q [8]),
	.datac(gnd),
	.datad(\regA|Q [8]),
	.cin(gnd),
	.combout(\MemMux|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[8]~8 .lut_mask = 16'hDD88;
defparam \MemMux|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N28
cycloneive_lcell_comb \dataMem|data_out~7 (
// Equation(s):
// \dataMem|data_out~7_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a6 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~48_q ))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix~48_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dataMem|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~7 .lut_mask = 16'h3210;
defparam \dataMem|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N29
dffeas \dataMem|data_out[6] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[6] .is_wysiwyg = "true";
defparam \dataMem|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N10
cycloneive_lcell_comb \dataMux|Mux6~1 (
// Equation(s):
// \dataMux|Mux6~1_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [6]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[6]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_IN[6]~input_o ),
	.datad(\dataMem|data_out [6]),
	.cin(gnd),
	.combout(\dataMux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux6~1 .lut_mask = 16'h3210;
defparam \dataMux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N24
cycloneive_lcell_comb \bMux|y[6]~6 (
// Equation(s):
// \bMux|y[6]~6_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux6~0_combout ) # (\dataMux|Mux6~1_combout )))

	.dataa(\dataMux|Mux6~0_combout ),
	.datab(\dataMux|Mux6~1_combout ),
	.datac(\B_MUX~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\bMux|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[6]~6 .lut_mask = 16'h0E0E;
defparam \bMux|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N25
dffeas \regB|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[6] .is_wysiwyg = "true";
defparam \regB|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N16
cycloneive_lcell_comb \MemMux|y[6]~6 (
// Equation(s):
// \MemMux|y[6]~6_combout  = (\REG_Mux~input_o  & (\regB|Q [6])) # (!\REG_Mux~input_o  & ((\regA|Q [6])))

	.dataa(\REG_Mux~input_o ),
	.datab(\regB|Q [6]),
	.datac(gnd),
	.datad(\regA|Q [6]),
	.cin(gnd),
	.combout(\MemMux|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[6]~6 .lut_mask = 16'hDD88;
defparam \MemMux|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N2
cycloneive_lcell_comb \dataMem|data_out~6 (
// Equation(s):
// \dataMem|data_out~6_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a5 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~47_q ))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix~47_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dataMem|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~6 .lut_mask = 16'h3210;
defparam \dataMem|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N3
dffeas \dataMem|data_out[5] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[5] .is_wysiwyg = "true";
defparam \dataMem|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N30
cycloneive_lcell_comb \dataMux|Mux5~0 (
// Equation(s):
// \dataMux|Mux5~0_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [5]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[5]~input_o ))))

	.dataa(\DATA_IN[5]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [5]),
	.cin(gnd),
	.combout(\dataMux|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux5~0 .lut_mask = 16'h3202;
defparam \dataMux|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N18
cycloneive_lcell_comb \aMux|y[5]~8 (
// Equation(s):
// \aMux|y[5]~8_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux5~1_combout ) # (\dataMux|Mux5~0_combout )))

	.dataa(\A_MUX~input_o ),
	.datab(gnd),
	.datac(\dataMux|Mux5~1_combout ),
	.datad(\dataMux|Mux5~0_combout ),
	.cin(gnd),
	.combout(\aMux|y[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[5]~8 .lut_mask = 16'h5550;
defparam \aMux|y[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N19
dffeas \regA|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[5]~8_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[5] .is_wysiwyg = "true";
defparam \regA|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N24
cycloneive_lcell_comb \MemMux|y[5]~5 (
// Equation(s):
// \MemMux|y[5]~5_combout  = (\REG_Mux~input_o  & ((\regB|Q [5]))) # (!\REG_Mux~input_o  & (\regA|Q [5]))

	.dataa(gnd),
	.datab(\REG_Mux~input_o ),
	.datac(\regA|Q [5]),
	.datad(\regB|Q [5]),
	.cin(gnd),
	.combout(\MemMux|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[5]~5 .lut_mask = 16'hFC30;
defparam \MemMux|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N25
dffeas \dataMem|matrix~45 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~45 .is_wysiwyg = "true";
defparam \dataMem|matrix~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N2
cycloneive_lcell_comb \dataMem|data_out~4 (
// Equation(s):
// \dataMem|data_out~4_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a3 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~45_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\dataMem|matrix~45_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~4 .lut_mask = 16'h5140;
defparam \dataMem|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N3
dffeas \dataMem|data_out[3] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[3] .is_wysiwyg = "true";
defparam \dataMem|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N10
cycloneive_lcell_comb \dataMux|Mux3~1 (
// Equation(s):
// \dataMux|Mux3~1_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [3]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[3]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[3]~input_o ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\dataMem|data_out [3]),
	.cin(gnd),
	.combout(\dataMux|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux3~1 .lut_mask = 16'h0E04;
defparam \dataMux|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneive_lcell_comb \bMux|y[3]~3 (
// Equation(s):
// \bMux|y[3]~3_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux3~0_combout ) # (\dataMux|Mux3~1_combout )))

	.dataa(gnd),
	.datab(\dataMux|Mux3~0_combout ),
	.datac(\B_MUX~input_o ),
	.datad(\dataMux|Mux3~1_combout ),
	.cin(gnd),
	.combout(\bMux|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[3]~3 .lut_mask = 16'h0F0C;
defparam \bMux|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N29
dffeas \regB|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[3] .is_wysiwyg = "true";
defparam \regB|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N24
cycloneive_lcell_comb \aMux|y[3]~4 (
// Equation(s):
// \aMux|y[3]~4_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [3]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[3]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[3]~input_o ),
	.datac(gnd),
	.datad(\dataMem|data_out [3]),
	.cin(gnd),
	.combout(\aMux|y[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[3]~4 .lut_mask = 16'hEE44;
defparam \aMux|y[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N28
cycloneive_lcell_comb \aMux|y[3]~5 (
// Equation(s):
// \aMux|y[3]~5_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux3~0_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[3]~4_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\dataMux|Mux3~0_combout ),
	.datac(\aMux|y[3]~4_combout ),
	.datad(\A_MUX~input_o ),
	.cin(gnd),
	.combout(\aMux|y[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[3]~5 .lut_mask = 16'h00DC;
defparam \aMux|y[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N29
dffeas \regA|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[3] .is_wysiwyg = "true";
defparam \regA|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N30
cycloneive_lcell_comb \MemMux|y[3]~3 (
// Equation(s):
// \MemMux|y[3]~3_combout  = (\REG_Mux~input_o  & (\regB|Q [3])) # (!\REG_Mux~input_o  & ((\regA|Q [3])))

	.dataa(\regB|Q [3]),
	.datab(\REG_Mux~input_o ),
	.datac(gnd),
	.datad(\regA|Q [3]),
	.cin(gnd),
	.combout(\MemMux|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[3]~3 .lut_mask = 16'hBB88;
defparam \MemMux|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N12
cycloneive_lcell_comb \dataMem|data_out~2 (
// Equation(s):
// \dataMem|data_out~2_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a1 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~43_q ))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix~43_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dataMem|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~2 .lut_mask = 16'h3210;
defparam \dataMem|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y10_N13
dffeas \dataMem|data_out[1] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[1] .is_wysiwyg = "true";
defparam \dataMem|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N16
cycloneive_lcell_comb \dataMux|Mux1~1 (
// Equation(s):
// \dataMux|Mux1~1_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [1]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[1]~input_o ))))

	.dataa(\DATA_IN[1]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_Mux[0]~input_o ),
	.datad(\dataMem|data_out [1]),
	.cin(gnd),
	.combout(\dataMux|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux1~1 .lut_mask = 16'h3202;
defparam \dataMux|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneive_lcell_comb \bMux|y[1]~1 (
// Equation(s):
// \bMux|y[1]~1_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux1~0_combout ) # (\dataMux|Mux1~1_combout )))

	.dataa(\dataMux|Mux1~0_combout ),
	.datab(gnd),
	.datac(\B_MUX~input_o ),
	.datad(\dataMux|Mux1~1_combout ),
	.cin(gnd),
	.combout(\bMux|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[1]~1 .lut_mask = 16'h0F0A;
defparam \bMux|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N19
dffeas \regB|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[1] .is_wysiwyg = "true";
defparam \regB|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N8
cycloneive_lcell_comb \aMux|y[1]~1 (
// Equation(s):
// \aMux|y[1]~1_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [1]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[1]~input_o ))

	.dataa(\DATA_IN[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(gnd),
	.datad(\dataMem|data_out [1]),
	.cin(gnd),
	.combout(\aMux|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[1]~1 .lut_mask = 16'hEE22;
defparam \aMux|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneive_lcell_comb \aMux|y[1]~2 (
// Equation(s):
// \aMux|y[1]~2_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux1~0_combout ) # ((\aMux|y[1]~1_combout  & !\DATA_Mux[1]~input_o ))))

	.dataa(\dataMux|Mux1~0_combout ),
	.datab(\A_MUX~input_o ),
	.datac(\aMux|y[1]~1_combout ),
	.datad(\DATA_Mux[1]~input_o ),
	.cin(gnd),
	.combout(\aMux|y[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[1]~2 .lut_mask = 16'h2232;
defparam \aMux|y[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N7
dffeas \regA|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[1] .is_wysiwyg = "true";
defparam \regA|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N14
cycloneive_lcell_comb \MemMux|y[1]~1 (
// Equation(s):
// \MemMux|y[1]~1_combout  = (\REG_Mux~input_o  & (\regB|Q [1])) # (!\REG_Mux~input_o  & ((\regA|Q [1])))

	.dataa(\REG_Mux~input_o ),
	.datab(gnd),
	.datac(\regB|Q [1]),
	.datad(\regA|Q [1]),
	.cin(gnd),
	.combout(\MemMux|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[1]~1 .lut_mask = 16'hF5A0;
defparam \MemMux|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N13
dffeas \dataMem|matrix~49 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~49 .is_wysiwyg = "true";
defparam \dataMem|matrix~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N18
cycloneive_lcell_comb \dataMem|data_out~8 (
// Equation(s):
// \dataMem|data_out~8_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a7 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~49_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\dataMem|matrix~49_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~8 .lut_mask = 16'h5140;
defparam \dataMem|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N19
dffeas \dataMem|data_out[7] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[7] .is_wysiwyg = "true";
defparam \dataMem|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N6
cycloneive_lcell_comb \dataMux|Mux7~1 (
// Equation(s):
// \dataMux|Mux7~1_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [7]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[7]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[7]~input_o ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\dataMem|data_out [7]),
	.cin(gnd),
	.combout(\dataMux|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux7~1 .lut_mask = 16'h0E04;
defparam \dataMux|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N0
cycloneive_lcell_comb \bMux|y[7]~7 (
// Equation(s):
// \bMux|y[7]~7_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux7~0_combout ) # (\dataMux|Mux7~1_combout )))

	.dataa(gnd),
	.datab(\dataMux|Mux7~0_combout ),
	.datac(\B_MUX~input_o ),
	.datad(\dataMux|Mux7~1_combout ),
	.cin(gnd),
	.combout(\bMux|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[7]~7 .lut_mask = 16'h0F0C;
defparam \bMux|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N1
dffeas \regB|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[7] .is_wysiwyg = "true";
defparam \regB|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N22
cycloneive_lcell_comb \aluMux2|Mux7~0 (
// Equation(s):
// \aluMux2|Mux7~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [7]))

	.dataa(gnd),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [7]),
	.cin(gnd),
	.combout(\aluMux2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux7~0 .lut_mask = 16'hCFCC;
defparam \aluMux2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N24
cycloneive_lcell_comb \aluComp|mux1|Mux24~0 (
// Equation(s):
// \aluComp|mux1|Mux24~0_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[0]~input_o  & (\aluMux1|y[6]~25_combout )) # (!\ALU_Op[0]~input_o  & ((\aluMux1|y[8]~23_combout ))))) # (!\ALU_Op[2]~input_o  & (((\ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[6]~25_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\aluMux1|y[8]~23_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux24~0 .lut_mask = 16'hDAD0;
defparam \aluComp|mux1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N30
cycloneive_lcell_comb \aluComp|mux1|Mux24~1 (
// Equation(s):
// \aluComp|mux1|Mux24~1_combout  = (\ALU_Op[2]~input_o  & (((\aluComp|mux1|Mux24~0_combout )))) # (!\ALU_Op[2]~input_o  & ((\aluMux2|Mux7~0_combout  & ((\aluMux1|y[7]~24_combout ) # (\aluComp|mux1|Mux24~0_combout ))) # (!\aluMux2|Mux7~0_combout  & 
// (\aluMux1|y[7]~24_combout  & \aluComp|mux1|Mux24~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux2|Mux7~0_combout ),
	.datac(\aluMux1|y[7]~24_combout ),
	.datad(\aluComp|mux1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux24~1 .lut_mask = 16'hFE40;
defparam \aluComp|mux1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N2
cycloneive_lcell_comb \aluComp|adder1|fa7|sum (
// Equation(s):
// \aluComp|adder1|fa7|sum~combout  = \aluMux1|y[7]~24_combout  $ (\aluMux2|Mux7~0_combout  $ (\aluComp|adder1|fa6|cout~0_combout  $ (\ALU_Op[2]~input_o )))

	.dataa(\aluMux1|y[7]~24_combout ),
	.datab(\aluMux2|Mux7~0_combout ),
	.datac(\aluComp|adder1|fa6|cout~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa7|sum~combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa7|sum .lut_mask = 16'h6996;
defparam \aluComp|adder1|fa7|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N6
cycloneive_lcell_comb \dataMux|Mux7~0 (
// Equation(s):
// \dataMux|Mux7~0_combout  = (\DATA_Mux[1]~input_o  & ((\ALU_Op[1]~input_o  & ((\aluComp|adder1|fa7|sum~combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux24~1_combout ))))

	.dataa(\aluComp|mux1|Mux24~1_combout ),
	.datab(\aluComp|adder1|fa7|sum~combout ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux7~0 .lut_mask = 16'hC0A0;
defparam \dataMux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N12
cycloneive_lcell_comb \dataMux|Mux7~2 (
// Equation(s):
// \dataMux|Mux7~2_combout  = (\dataMux|Mux7~0_combout ) # (\dataMux|Mux7~1_combout )

	.dataa(\dataMux|Mux7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMux|Mux7~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux7~2 .lut_mask = 16'hFFAA;
defparam \dataMux|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N8
cycloneive_lcell_comb \regIR|Q[7]~feeder (
// Equation(s):
// \regIR|Q[7]~feeder_combout  = \dataMux|Mux7~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMux|Mux7~2_combout ),
	.cin(gnd),
	.combout(\regIR|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regIR|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \regIR|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N9
dffeas \regIR|Q[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regIR|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[7] .is_wysiwyg = "true";
defparam \regIR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N20
cycloneive_lcell_comb \dataMem|data_out~19 (
// Equation(s):
// \dataMem|data_out~19_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a18 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~60_q ))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix~60_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\dataMem|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~19 .lut_mask = 16'h3210;
defparam \dataMem|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N21
dffeas \dataMem|data_out[18] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[18] .is_wysiwyg = "true";
defparam \dataMem|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N8
cycloneive_lcell_comb \regA|Q[18]~2 (
// Equation(s):
// \regA|Q[18]~2_combout  = (\DATA_Mux[1]~input_o  & (((\regA|Q[18]~83_combout )))) # (!\DATA_Mux[1]~input_o  & ((\regA|Q[18]~83_combout  & ((\dataMem|data_out [18]))) # (!\regA|Q[18]~83_combout  & (\DATA_IN[18]~input_o ))))

	.dataa(\DATA_IN[18]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\regA|Q[18]~83_combout ),
	.datad(\dataMem|data_out [18]),
	.cin(gnd),
	.combout(\regA|Q[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[18]~2 .lut_mask = 16'hF2C2;
defparam \regA|Q[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N19
dffeas \regIR|Q[18] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[18]~2_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[18] .is_wysiwyg = "true";
defparam \regIR|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N24
cycloneive_lcell_comb \aluMux1|y[2]~29 (
// Equation(s):
// \aluMux1|y[2]~29_combout  = (\IM_MUX1~input_o  & ((\regIR|Q [18]))) # (!\IM_MUX1~input_o  & (\regA|Q [2]))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regA|Q [2]),
	.datad(\regIR|Q [18]),
	.cin(gnd),
	.combout(\aluMux1|y[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[2]~29 .lut_mask = 16'hFC30;
defparam \aluMux1|y[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneive_lcell_comb \aluMux2|Mux1~0 (
// Equation(s):
// \aluMux2|Mux1~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [1]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [1]),
	.cin(gnd),
	.combout(\aluMux2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux1~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneive_lcell_comb \aluMux2|Mux0~0 (
// Equation(s):
// \aluMux2|Mux0~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [0]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [0]),
	.cin(gnd),
	.combout(\aluMux2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux0~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cycloneive_lcell_comb \aluComp|adder1|fa0|cout~0 (
// Equation(s):
// \aluComp|adder1|fa0|cout~0_combout  = (\aluMux2|Mux0~0_combout  & ((\aluMux1|y[0]~31_combout ))) # (!\aluMux2|Mux0~0_combout  & (\ALU_Op[2]~input_o ))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(gnd),
	.datac(\aluMux1|y[0]~31_combout ),
	.datad(\aluMux2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa0|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa0|cout~0 .lut_mask = 16'hF0AA;
defparam \aluComp|adder1|fa0|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cycloneive_lcell_comb \aluComp|adder1|fa1|cout~0 (
// Equation(s):
// \aluComp|adder1|fa1|cout~0_combout  = (\aluMux1|y[1]~30_combout  & ((\aluComp|adder1|fa0|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux1~0_combout )))) # (!\aluMux1|y[1]~30_combout  & (\aluComp|adder1|fa0|cout~0_combout  & (\ALU_Op[2]~input_o  $ 
// (\aluMux2|Mux1~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[1]~30_combout ),
	.datac(\aluMux2|Mux1~0_combout ),
	.datad(\aluComp|adder1|fa0|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa1|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cycloneive_lcell_comb \aluComp|adder1|fa2|cout~0 (
// Equation(s):
// \aluComp|adder1|fa2|cout~0_combout  = (\aluMux1|y[2]~29_combout  & ((\aluComp|adder1|fa1|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux2~0_combout )))) # (!\aluMux1|y[2]~29_combout  & (\aluComp|adder1|fa1|cout~0_combout  & (\ALU_Op[2]~input_o  $ 
// (\aluMux2|Mux2~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[2]~29_combout ),
	.datac(\aluMux2|Mux2~0_combout ),
	.datad(\aluComp|adder1|fa1|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa2|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \regIR|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[19]~3_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[19] .is_wysiwyg = "true";
defparam \regIR|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N10
cycloneive_lcell_comb \aluMux1|y[3]~28 (
// Equation(s):
// \aluMux1|y[3]~28_combout  = (\IM_MUX1~input_o  & (\regIR|Q [19])) # (!\IM_MUX1~input_o  & ((\regA|Q [3])))

	.dataa(\IM_MUX1~input_o ),
	.datab(\regIR|Q [19]),
	.datac(gnd),
	.datad(\regA|Q [3]),
	.cin(gnd),
	.combout(\aluMux1|y[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[3]~28 .lut_mask = 16'hDD88;
defparam \aluMux1|y[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneive_lcell_comb \aluMux2|Mux3~0 (
// Equation(s):
// \aluMux2|Mux3~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [3]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [3]),
	.cin(gnd),
	.combout(\aluMux2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux3~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N22
cycloneive_lcell_comb \aluComp|adder1|fa3|sum (
// Equation(s):
// \aluComp|adder1|fa3|sum~combout  = \aluComp|adder1|fa2|cout~0_combout  $ (\aluMux1|y[3]~28_combout  $ (\aluMux2|Mux3~0_combout  $ (\ALU_Op[2]~input_o )))

	.dataa(\aluComp|adder1|fa2|cout~0_combout ),
	.datab(\aluMux1|y[3]~28_combout ),
	.datac(\aluMux2|Mux3~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa3|sum~combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa3|sum .lut_mask = 16'h6996;
defparam \aluComp|adder1|fa3|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
cycloneive_lcell_comb \aluComp|mux1|Mux28~0 (
// Equation(s):
// \aluComp|mux1|Mux28~0_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[0]~input_o  & (\aluMux1|y[2]~29_combout )) # (!\ALU_Op[0]~input_o  & ((\aluMux1|y[4]~27_combout ))))) # (!\ALU_Op[2]~input_o  & (\ALU_Op[0]~input_o ))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\aluMux1|y[2]~29_combout ),
	.datad(\aluMux1|y[4]~27_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux28~0 .lut_mask = 16'hE6C4;
defparam \aluComp|mux1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N18
cycloneive_lcell_comb \aluComp|mux1|Mux28~1 (
// Equation(s):
// \aluComp|mux1|Mux28~1_combout  = (\ALU_Op[2]~input_o  & (((\aluComp|mux1|Mux28~0_combout )))) # (!\ALU_Op[2]~input_o  & ((\aluMux1|y[3]~28_combout  & ((\aluMux2|Mux3~0_combout ) # (\aluComp|mux1|Mux28~0_combout ))) # (!\aluMux1|y[3]~28_combout  & 
// (\aluMux2|Mux3~0_combout  & \aluComp|mux1|Mux28~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[3]~28_combout ),
	.datac(\aluMux2|Mux3~0_combout ),
	.datad(\aluComp|mux1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux28~1 .lut_mask = 16'hFE40;
defparam \aluComp|mux1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N20
cycloneive_lcell_comb \dataMux|Mux3~0 (
// Equation(s):
// \dataMux|Mux3~0_combout  = (\DATA_Mux[1]~input_o  & ((\ALU_Op[1]~input_o  & (\aluComp|adder1|fa3|sum~combout )) # (!\ALU_Op[1]~input_o  & ((\aluComp|mux1|Mux28~1_combout )))))

	.dataa(\aluComp|adder1|fa3|sum~combout ),
	.datab(\aluComp|mux1|Mux28~1_combout ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux3~0 .lut_mask = 16'hA0C0;
defparam \dataMux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N0
cycloneive_lcell_comb \dataMux|Mux3~2 (
// Equation(s):
// \dataMux|Mux3~2_combout  = (\dataMux|Mux3~0_combout ) # (\dataMux|Mux3~1_combout )

	.dataa(gnd),
	.datab(\dataMux|Mux3~0_combout ),
	.datac(gnd),
	.datad(\dataMux|Mux3~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux3~2 .lut_mask = 16'hFFCC;
defparam \dataMux|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N5
dffeas \regIR|Q[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMux|Mux3~2_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[3] .is_wysiwyg = "true";
defparam \regIR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N21
dffeas \dataMem|matrix~44 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~44 .is_wysiwyg = "true";
defparam \dataMem|matrix~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N4
cycloneive_lcell_comb \dataMem|data_out~3 (
// Equation(s):
// \dataMem|data_out~3_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a2 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~44_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\dataMem|matrix~44_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~3 .lut_mask = 16'h5140;
defparam \dataMem|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \dataMem|data_out[2] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[2] .is_wysiwyg = "true";
defparam \dataMem|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N10
cycloneive_lcell_comb \dataMux|Mux2~0 (
// Equation(s):
// \dataMux|Mux2~0_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [2]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[2]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_IN[2]~input_o ),
	.datad(\dataMem|data_out [2]),
	.cin(gnd),
	.combout(\dataMux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux2~0 .lut_mask = 16'h3210;
defparam \dataMux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
cycloneive_lcell_comb \bMux|y[2]~2 (
// Equation(s):
// \bMux|y[2]~2_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux2~1_combout ) # (\dataMux|Mux2~0_combout )))

	.dataa(\B_MUX~input_o ),
	.datab(gnd),
	.datac(\dataMux|Mux2~1_combout ),
	.datad(\dataMux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\bMux|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[2]~2 .lut_mask = 16'h5550;
defparam \bMux|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N17
dffeas \regB|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[2] .is_wysiwyg = "true";
defparam \regB|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N2
cycloneive_lcell_comb \aluMux2|Mux2~0 (
// Equation(s):
// \aluMux2|Mux2~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [2]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [2]),
	.cin(gnd),
	.combout(\aluMux2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux2~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneive_lcell_comb \aluComp|adder1|fa2|sum (
// Equation(s):
// \aluComp|adder1|fa2|sum~combout  = \ALU_Op[2]~input_o  $ (\aluMux2|Mux2~0_combout  $ (\aluMux1|y[2]~29_combout  $ (\aluComp|adder1|fa1|cout~0_combout )))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux2|Mux2~0_combout ),
	.datac(\aluMux1|y[2]~29_combout ),
	.datad(\aluComp|adder1|fa1|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa2|sum~combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa2|sum .lut_mask = 16'h6996;
defparam \aluComp|adder1|fa2|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N26
cycloneive_lcell_comb \aluComp|mux1|Mux29~0 (
// Equation(s):
// \aluComp|mux1|Mux29~0_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[0]~input_o  & ((\aluMux1|y[1]~30_combout ))) # (!\ALU_Op[0]~input_o  & (\aluMux1|y[3]~28_combout )))) # (!\ALU_Op[2]~input_o  & (((\ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[3]~28_combout ),
	.datac(\aluMux1|y[1]~30_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux29~0 .lut_mask = 16'hF588;
defparam \aluComp|mux1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N8
cycloneive_lcell_comb \aluComp|mux1|Mux29~1 (
// Equation(s):
// \aluComp|mux1|Mux29~1_combout  = (\aluMux1|y[2]~29_combout  & ((\aluComp|mux1|Mux29~0_combout ) # ((\aluMux2|Mux2~0_combout  & !\ALU_Op[2]~input_o )))) # (!\aluMux1|y[2]~29_combout  & (\aluComp|mux1|Mux29~0_combout  & ((\aluMux2|Mux2~0_combout ) # 
// (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[2]~29_combout ),
	.datab(\aluMux2|Mux2~0_combout ),
	.datac(\aluComp|mux1|Mux29~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux29~1 .lut_mask = 16'hF0E8;
defparam \aluComp|mux1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N28
cycloneive_lcell_comb \dataMux|Mux2~1 (
// Equation(s):
// \dataMux|Mux2~1_combout  = (\DATA_Mux[1]~input_o  & ((\ALU_Op[1]~input_o  & (\aluComp|adder1|fa2|sum~combout )) # (!\ALU_Op[1]~input_o  & ((\aluComp|mux1|Mux29~1_combout )))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluComp|adder1|fa2|sum~combout ),
	.datad(\aluComp|mux1|Mux29~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux2~1 .lut_mask = 16'hA280;
defparam \dataMux|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N12
cycloneive_lcell_comb \dataMux|Mux2~2 (
// Equation(s):
// \dataMux|Mux2~2_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_IN[2]~input_o ) # (\DATA_Mux[0]~input_o )))

	.dataa(gnd),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_IN[2]~input_o ),
	.datad(\DATA_Mux[0]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux2~2 .lut_mask = 16'h3330;
defparam \dataMux|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N26
cycloneive_lcell_comb \dataMux|Mux2~3 (
// Equation(s):
// \dataMux|Mux2~3_combout  = (\dataMux|Mux2~1_combout ) # ((\dataMux|Mux2~2_combout  & ((\dataMem|data_out [2]) # (!\DATA_Mux[0]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\dataMux|Mux2~1_combout ),
	.datac(\dataMux|Mux2~2_combout ),
	.datad(\dataMem|data_out [2]),
	.cin(gnd),
	.combout(\dataMux|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux2~3 .lut_mask = 16'hFCDC;
defparam \dataMux|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N7
dffeas \regIR|Q[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMux|Mux2~3_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[2] .is_wysiwyg = "true";
defparam \regIR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N14
cycloneive_lcell_comb \dataMem|matrix~56feeder (
// Equation(s):
// \dataMem|matrix~56feeder_combout  = \MemMux|y[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|y[14]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dataMem|matrix~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~56feeder .lut_mask = 16'hF0F0;
defparam \dataMem|matrix~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N15
dffeas \dataMem|matrix~56 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~56 .is_wysiwyg = "true";
defparam \dataMem|matrix~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N16
cycloneive_lcell_comb \dataMem|data_out~15 (
// Equation(s):
// \dataMem|data_out~15_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a14 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~56_q )))))

	.dataa(\dataMem|matrix_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|data_out[17]~0_combout ),
	.datad(\dataMem|matrix~56_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~15 .lut_mask = 16'h0B08;
defparam \dataMem|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N17
dffeas \dataMem|data_out[14] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[14] .is_wysiwyg = "true";
defparam \dataMem|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N26
cycloneive_lcell_comb \dataMux|Mux14~4 (
// Equation(s):
// \dataMux|Mux14~4_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [14]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[14]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_IN[14]~input_o ),
	.datad(\dataMem|data_out [14]),
	.cin(gnd),
	.combout(\dataMux|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux14~4 .lut_mask = 16'h3210;
defparam \dataMux|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N22
cycloneive_lcell_comb \dataMux|Mux14~5 (
// Equation(s):
// \dataMux|Mux14~5_combout  = (\dataMux|Mux14~4_combout ) # (\dataMux|Mux14~3_combout )

	.dataa(gnd),
	.datab(\dataMux|Mux14~4_combout ),
	.datac(gnd),
	.datad(\dataMux|Mux14~3_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux14~5 .lut_mask = 16'hFFCC;
defparam \dataMux|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N23
dffeas \regIR|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\dataMux|Mux14~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[14] .is_wysiwyg = "true";
defparam \regIR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cycloneive_lcell_comb \bMux|y[30]~36 (
// Equation(s):
// \bMux|y[30]~36_combout  = (\B_MUX~input_o  & ((\regIR|Q [14]))) # (!\B_MUX~input_o  & (!\DATA_Mux[1]~input_o ))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\B_MUX~input_o ),
	.datac(gnd),
	.datad(\regIR|Q [14]),
	.cin(gnd),
	.combout(\bMux|y[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[30]~36 .lut_mask = 16'hDD11;
defparam \bMux|y[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N18
cycloneive_lcell_comb \aluComp|or1|result[30] (
// Equation(s):
// \aluComp|or1|result [30] = (\aluMux2|Mux30~0_combout ) # ((!\IM_MUX1~input_o  & \regA|Q [30]))

	.dataa(\aluMux2|Mux30~0_combout ),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\regA|Q [30]),
	.cin(gnd),
	.combout(\aluComp|or1|result [30]),
	.cout());
// synopsys translate_off
defparam \aluComp|or1|result[30] .lut_mask = 16'hAFAA;
defparam \aluComp|or1|result[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneive_lcell_comb \aluComp|and1|result[30] (
// Equation(s):
// \aluComp|and1|result [30] = (\aluMux2|Mux30~0_combout  & (!\IM_MUX1~input_o  & \regA|Q [30]))

	.dataa(\aluMux2|Mux30~0_combout ),
	.datab(gnd),
	.datac(\IM_MUX1~input_o ),
	.datad(\regA|Q [30]),
	.cin(gnd),
	.combout(\aluComp|and1|result [30]),
	.cout());
// synopsys translate_off
defparam \aluComp|and1|result[30] .lut_mask = 16'h0A00;
defparam \aluComp|and1|result[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \aluComp|mux1|Mux1~0 (
// Equation(s):
// \aluComp|mux1|Mux1~0_combout  = (\ALU_Op[0]~input_o  & (((\ALU_Op[2]~input_o )))) # (!\ALU_Op[0]~input_o  & ((\ALU_Op[2]~input_o  & ((\aluMux1|y[31]~0_combout ))) # (!\ALU_Op[2]~input_o  & (\aluComp|and1|result [30]))))

	.dataa(\aluComp|and1|result [30]),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluMux1|y[31]~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux1~0 .lut_mask = 16'hF2C2;
defparam \aluComp|mux1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \aluComp|mux1|Mux1~1 (
// Equation(s):
// \aluComp|mux1|Mux1~1_combout  = (\aluComp|mux1|Mux1~0_combout  & (((\aluMux1|y[29]~2_combout ) # (!\ALU_Op[0]~input_o )))) # (!\aluComp|mux1|Mux1~0_combout  & (\aluComp|or1|result [30] & (\ALU_Op[0]~input_o )))

	.dataa(\aluComp|or1|result [30]),
	.datab(\aluComp|mux1|Mux1~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\aluMux1|y[29]~2_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux1~1 .lut_mask = 16'hEC2C;
defparam \aluComp|mux1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \aluComp|adder1|fa30|sum (
// Equation(s):
// \aluComp|adder1|fa30|sum~combout  = \ALU_Op[2]~input_o  $ (\aluMux1|y[30]~1_combout  $ (\aluMux2|Mux30~0_combout  $ (\aluComp|adder1|fa29|cout~0_combout )))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[30]~1_combout ),
	.datac(\aluMux2|Mux30~0_combout ),
	.datad(\aluComp|adder1|fa29|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa30|sum~combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa30|sum .lut_mask = 16'h6996;
defparam \aluComp|adder1|fa30|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \aluComp|mux1|Mux1~2 (
// Equation(s):
// \aluComp|mux1|Mux1~2_combout  = (\ALU_Op[1]~input_o  & ((\aluComp|adder1|fa30|sum~combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux1~1_combout ))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(gnd),
	.datac(\aluComp|mux1|Mux1~1_combout ),
	.datad(\aluComp|adder1|fa30|sum~combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux1~2 .lut_mask = 16'hFA50;
defparam \aluComp|mux1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \bMux|y[30]~37 (
// Equation(s):
// \bMux|y[30]~37_combout  = (\bMux|y[30]~36_combout  & ((\dataMux|Mux30~0_combout ) # ((\B_MUX~input_o )))) # (!\bMux|y[30]~36_combout  & (((\aluComp|mux1|Mux1~2_combout  & !\B_MUX~input_o ))))

	.dataa(\bMux|y[30]~36_combout ),
	.datab(\dataMux|Mux30~0_combout ),
	.datac(\aluComp|mux1|Mux1~2_combout ),
	.datad(\B_MUX~input_o ),
	.cin(gnd),
	.combout(\bMux|y[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[30]~37 .lut_mask = 16'hAAD8;
defparam \bMux|y[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \regB|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[30]~37_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[30] .is_wysiwyg = "true";
defparam \regB|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
cycloneive_lcell_comb \MemMux|y[30]~30 (
// Equation(s):
// \MemMux|y[30]~30_combout  = (\REG_Mux~input_o  & (\regB|Q [30])) # (!\REG_Mux~input_o  & ((\regA|Q [30])))

	.dataa(\regB|Q [30]),
	.datab(gnd),
	.datac(\REG_Mux~input_o ),
	.datad(\regA|Q [30]),
	.cin(gnd),
	.combout(\MemMux|y[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[30]~30 .lut_mask = 16'hAFA0;
defparam \MemMux|y[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \dataMem|matrix~72 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~72 .is_wysiwyg = "true";
defparam \dataMem|matrix~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
cycloneive_lcell_comb \dataMem|data_out~31 (
// Equation(s):
// \dataMem|data_out~31_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a30 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~72_q ))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix~72_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\dataMem|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~31 .lut_mask = 16'h3210;
defparam \dataMem|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N21
dffeas \dataMem|data_out[30] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[30] .is_wysiwyg = "true";
defparam \dataMem|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
cycloneive_lcell_comb \dataMux|Mux30~0 (
// Equation(s):
// \dataMux|Mux30~0_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [30]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[30]~input_o ))

	.dataa(gnd),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_IN[30]~input_o ),
	.datad(\dataMem|data_out [30]),
	.cin(gnd),
	.combout(\dataMux|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux30~0 .lut_mask = 16'hFC30;
defparam \dataMux|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
cycloneive_lcell_comb \regA|Q[30]~14 (
// Equation(s):
// \regA|Q[30]~14_combout  = (\DATA_Mux[1]~input_o  & ((\aluComp|mux1|Mux1~2_combout ))) # (!\DATA_Mux[1]~input_o  & (\dataMux|Mux30~0_combout ))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(gnd),
	.datac(\dataMux|Mux30~0_combout ),
	.datad(\aluComp|mux1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\regA|Q[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[30]~14 .lut_mask = 16'hFA50;
defparam \regA|Q[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \regA|Q[30]~feeder (
// Equation(s):
// \regA|Q[30]~feeder_combout  = \regA|Q[30]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[30]~14_combout ),
	.cin(gnd),
	.combout(\regA|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \regA|Q[30] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[30]~feeder_combout ),
	.asdata(\regIR|Q [14]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[30] .is_wysiwyg = "true";
defparam \regA|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \aluComp|mux1|Mux2~11 (
// Equation(s):
// \aluComp|mux1|Mux2~11_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\regA|Q [28]))) # (!\ALU_Op[0]~input_o  & (\regA|Q [30]))))

	.dataa(\regA|Q [30]),
	.datab(\IM_MUX1~input_o ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\regA|Q [28]),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux2~11 .lut_mask = 16'h3202;
defparam \aluComp|mux1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \aluComp|mux1|Mux2~8 (
// Equation(s):
// \aluComp|mux1|Mux2~8_combout  = (\ALU_Op[1]~input_o  & (\aluMux2|Mux29~0_combout  $ (((\aluMux1|y[29]~2_combout ))))) # (!\ALU_Op[1]~input_o  & ((\aluMux2|Mux29~0_combout  & ((\ALU_Op[0]~input_o ) # (\aluMux1|y[29]~2_combout ))) # 
// (!\aluMux2|Mux29~0_combout  & (\ALU_Op[0]~input_o  & \aluMux1|y[29]~2_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\aluMux2|Mux29~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\aluMux1|y[29]~2_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux2~8 .lut_mask = 16'h76C8;
defparam \aluComp|mux1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \aluComp|mux1|Mux2~9 (
// Equation(s):
// \aluComp|mux1|Mux2~9_combout  = \aluComp|mux1|Mux2~8_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa28|cout~0_combout )))

	.dataa(gnd),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluComp|mux1|Mux2~8_combout ),
	.datad(\aluComp|adder1|fa28|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux2~9 .lut_mask = 16'h3CF0;
defparam \aluComp|mux1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \aluComp|mux1|Mux2~10 (
// Equation(s):
// \aluComp|mux1|Mux2~10_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\aluComp|mux1|Mux2~9_combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux2~11_combout )))) # (!\ALU_Op[2]~input_o  & (((\aluComp|mux1|Mux2~9_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluComp|mux1|Mux2~11_combout ),
	.datad(\aluComp|mux1|Mux2~9_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux2~10 .lut_mask = 16'h75A8;
defparam \aluComp|mux1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \regA|Q[29]~13 (
// Equation(s):
// \regA|Q[29]~13_combout  = (\DATA_Mux[1]~input_o  & (\aluComp|mux1|Mux2~10_combout )) # (!\DATA_Mux[1]~input_o  & ((\dataMux|Mux29~0_combout )))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(gnd),
	.datac(\aluComp|mux1|Mux2~10_combout ),
	.datad(\dataMux|Mux29~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[29]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[29]~13 .lut_mask = 16'hF5A0;
defparam \regA|Q[29]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \regIR|Q[29] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[29]~13_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[29] .is_wysiwyg = "true";
defparam \regIR|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \aluMux1|y[13]~18 (
// Equation(s):
// \aluMux1|y[13]~18_combout  = (\IM_MUX1~input_o  & (\regIR|Q [29])) # (!\IM_MUX1~input_o  & ((\regA|Q [13])))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regIR|Q [29]),
	.datad(\regA|Q [13]),
	.cin(gnd),
	.combout(\aluMux1|y[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[13]~18 .lut_mask = 16'hF3C0;
defparam \aluMux1|y[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb \dataMux|Mux14~0 (
// Equation(s):
// \dataMux|Mux14~0_combout  = (\ALU_Op[0]~input_o  & (\aluMux1|y[13]~18_combout )) # (!\ALU_Op[0]~input_o  & ((\aluMux1|y[15]~16_combout )))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(gnd),
	.datac(\aluMux1|y[13]~18_combout ),
	.datad(\aluMux1|y[15]~16_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux14~0 .lut_mask = 16'hF5A0;
defparam \dataMux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N16
cycloneive_lcell_comb \dataMux|Mux14~1 (
// Equation(s):
// \dataMux|Mux14~1_combout  = (\aluMux2|Mux14~0_combout  & ((\ALU_Op[1]~input_o  & ((!\aluMux1|y[14]~17_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\aluMux1|y[14]~17_combout ))))) # (!\aluMux2|Mux14~0_combout  & 
// (\aluMux1|y[14]~17_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux2|Mux14~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluMux1|y[14]~17_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux14~1 .lut_mask = 16'h3EC8;
defparam \dataMux|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N26
cycloneive_lcell_comb \dataMux|Mux14~2 (
// Equation(s):
// \dataMux|Mux14~2_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\dataMux|Mux14~1_combout ))) # (!\ALU_Op[1]~input_o  & (\dataMux|Mux14~0_combout )))) # (!\ALU_Op[2]~input_o  & (((\dataMux|Mux14~1_combout ))))

	.dataa(\dataMux|Mux14~0_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\dataMux|Mux14~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux14~2 .lut_mask = 16'h3BC8;
defparam \dataMux|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \aluComp|adder1|fa13|cout~0 (
// Equation(s):
// \aluComp|adder1|fa13|cout~0_combout  = (\aluMux1|y[13]~18_combout  & ((\aluComp|adder1|fa12|cout~0_combout ) # (\aluMux2|Mux13~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[13]~18_combout  & (\aluComp|adder1|fa12|cout~0_combout  & 
// (\aluMux2|Mux13~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux2|Mux13~0_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\aluMux1|y[13]~18_combout ),
	.datad(\aluComp|adder1|fa12|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa13|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa13|cout~0 .lut_mask = 16'hF660;
defparam \aluComp|adder1|fa13|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N20
cycloneive_lcell_comb \dataMux|Mux14~3 (
// Equation(s):
// \dataMux|Mux14~3_combout  = (\DATA_Mux[1]~input_o  & (\dataMux|Mux14~2_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa13|cout~0_combout )))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\dataMux|Mux14~2_combout ),
	.datad(\aluComp|adder1|fa13|cout~0_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux14~3 .lut_mask = 16'h48C0;
defparam \dataMux|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N10
cycloneive_lcell_comb \bMux|y[14]~14 (
// Equation(s):
// \bMux|y[14]~14_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux14~3_combout ) # (\dataMux|Mux14~4_combout )))

	.dataa(\B_MUX~input_o ),
	.datab(gnd),
	.datac(\dataMux|Mux14~3_combout ),
	.datad(\dataMux|Mux14~4_combout ),
	.cin(gnd),
	.combout(\bMux|y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[14]~14 .lut_mask = 16'h5550;
defparam \bMux|y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \regB|Q[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[14] .is_wysiwyg = "true";
defparam \regB|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
cycloneive_lcell_comb \aluMux2|Mux14~0 (
// Equation(s):
// \aluMux2|Mux14~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [14]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [14]),
	.cin(gnd),
	.combout(\aluMux2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux14~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N6
cycloneive_lcell_comb \aluComp|adder1|fa14|cout~0 (
// Equation(s):
// \aluComp|adder1|fa14|cout~0_combout  = (\aluMux1|y[14]~17_combout  & ((\aluComp|adder1|fa13|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux14~0_combout )))) # (!\aluMux1|y[14]~17_combout  & (\aluComp|adder1|fa13|cout~0_combout  & 
// (\ALU_Op[2]~input_o  $ (\aluMux2|Mux14~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux2|Mux14~0_combout ),
	.datac(\aluMux1|y[14]~17_combout ),
	.datad(\aluComp|adder1|fa13|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa14|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa14|cout~0 .lut_mask = 16'hF660;
defparam \aluComp|adder1|fa14|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \aluComp|adder1|fa15|cout~0 (
// Equation(s):
// \aluComp|adder1|fa15|cout~0_combout  = (\aluMux1|y[15]~16_combout  & ((\aluComp|adder1|fa14|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux15~0_combout )))) # (!\aluMux1|y[15]~16_combout  & (\aluComp|adder1|fa14|cout~0_combout  & 
// (\ALU_Op[2]~input_o  $ (\aluMux2|Mux15~0_combout ))))

	.dataa(\aluMux1|y[15]~16_combout ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\aluMux2|Mux15~0_combout ),
	.datad(\aluComp|adder1|fa14|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa15|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa15|cout~0 .lut_mask = 16'hBE28;
defparam \aluComp|adder1|fa15|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \aluComp|adder1|fa16|cout~0 (
// Equation(s):
// \aluComp|adder1|fa16|cout~0_combout  = (\aluMux1|y[16]~15_combout  & ((\aluComp|adder1|fa15|cout~0_combout ) # (\aluMux2|Mux16~0_combout  $ (\ALU_Op[2]~input_o )))) # (!\aluMux1|y[16]~15_combout  & (\aluComp|adder1|fa15|cout~0_combout  & 
// (\aluMux2|Mux16~0_combout  $ (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux2|Mux16~0_combout ),
	.datab(\aluMux1|y[16]~15_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|adder1|fa15|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa16|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa16|cout~0 .lut_mask = 16'hDE48;
defparam \aluComp|adder1|fa16|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N20
cycloneive_lcell_comb \regA|Q[17]~100 (
// Equation(s):
// \regA|Q[17]~100_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\regA|Q [16]))) # (!\ALU_Op[0]~input_o  & (\regA|Q [18]))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\regA|Q [18]),
	.datad(\regA|Q [16]),
	.cin(gnd),
	.combout(\regA|Q[17]~100_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[17]~100 .lut_mask = 16'h3210;
defparam \regA|Q[17]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N12
cycloneive_lcell_comb \regA|Q[17]~78 (
// Equation(s):
// \regA|Q[17]~78_combout  = (\aluMux1|y[17]~14_combout  & ((\regA|Q[16]~74_combout  & ((!\aluMux2|Mux17~0_combout ))) # (!\regA|Q[16]~74_combout  & ((\ALU_Op[0]~input_o ) # (\aluMux2|Mux17~0_combout ))))) # (!\aluMux1|y[17]~14_combout  & 
// (\aluMux2|Mux17~0_combout  & ((\ALU_Op[0]~input_o ) # (\regA|Q[16]~74_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux1|y[17]~14_combout ),
	.datac(\regA|Q[16]~74_combout ),
	.datad(\aluMux2|Mux17~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[17]~78_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[17]~78 .lut_mask = 16'h3EC8;
defparam \regA|Q[17]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N30
cycloneive_lcell_comb \regA|Q[17]~79 (
// Equation(s):
// \regA|Q[17]~79_combout  = (\ALU_Op[2]~input_o  & ((\regA|Q[16]~74_combout  & ((!\regA|Q[17]~78_combout ))) # (!\regA|Q[16]~74_combout  & (\regA|Q[17]~100_combout )))) # (!\ALU_Op[2]~input_o  & (((\regA|Q[17]~78_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\regA|Q[17]~100_combout ),
	.datac(\regA|Q[16]~74_combout ),
	.datad(\regA|Q[17]~78_combout ),
	.cin(gnd),
	.combout(\regA|Q[17]~79_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[17]~79 .lut_mask = 16'h5DA8;
defparam \regA|Q[17]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N28
cycloneive_lcell_comb \regA|Q[17]~80 (
// Equation(s):
// \regA|Q[17]~80_combout  = (\DATA_Mux[1]~input_o  & (\regA|Q[17]~79_combout  $ (((\regA|Q[16]~74_combout  & \aluComp|adder1|fa16|cout~0_combout ))))) # (!\DATA_Mux[1]~input_o  & (\regA|Q[16]~74_combout ))

	.dataa(\regA|Q[16]~74_combout ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\aluComp|adder1|fa16|cout~0_combout ),
	.datad(\regA|Q[17]~79_combout ),
	.cin(gnd),
	.combout(\regA|Q[17]~80_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[17]~80 .lut_mask = 16'h6EA2;
defparam \regA|Q[17]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N17
dffeas \dataMem|matrix~59 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~59 .is_wysiwyg = "true";
defparam \dataMem|matrix~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N2
cycloneive_lcell_comb \dataMem|data_out~18 (
// Equation(s):
// \dataMem|data_out~18_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a17 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~59_q ))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix~59_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\dataMem|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~18 .lut_mask = 16'h3210;
defparam \dataMem|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N3
dffeas \dataMem|data_out[17] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[17] .is_wysiwyg = "true";
defparam \dataMem|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N30
cycloneive_lcell_comb \regA|Q[17]~1 (
// Equation(s):
// \regA|Q[17]~1_combout  = (\DATA_Mux[1]~input_o  & (((\regA|Q[17]~80_combout )))) # (!\DATA_Mux[1]~input_o  & ((\regA|Q[17]~80_combout  & ((\dataMem|data_out [17]))) # (!\regA|Q[17]~80_combout  & (\DATA_IN[17]~input_o ))))

	.dataa(\DATA_IN[17]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\regA|Q[17]~80_combout ),
	.datad(\dataMem|data_out [17]),
	.cin(gnd),
	.combout(\regA|Q[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[17]~1 .lut_mask = 16'hF2C2;
defparam \regA|Q[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N15
dffeas \regIR|Q[17] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[17]~1_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[17] .is_wysiwyg = "true";
defparam \regIR|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_lcell_comb \aluMux1|y[1]~30 (
// Equation(s):
// \aluMux1|y[1]~30_combout  = (\IM_MUX1~input_o  & (\regIR|Q [17])) # (!\IM_MUX1~input_o  & ((\regA|Q [1])))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\regIR|Q [17]),
	.datad(\regA|Q [1]),
	.cin(gnd),
	.combout(\aluMux1|y[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[1]~30 .lut_mask = 16'hF5A0;
defparam \aluMux1|y[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cycloneive_lcell_comb \aluComp|mux1|Mux30~0 (
// Equation(s):
// \aluComp|mux1|Mux30~0_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[0]~input_o  & ((\aluMux1|y[0]~31_combout ))) # (!\ALU_Op[0]~input_o  & (\aluMux1|y[2]~29_combout )))) # (!\ALU_Op[2]~input_o  & (((\ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[2]~29_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\aluMux1|y[0]~31_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux30~0 .lut_mask = 16'hF858;
defparam \aluComp|mux1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N12
cycloneive_lcell_comb \aluComp|mux1|Mux30~1 (
// Equation(s):
// \aluComp|mux1|Mux30~1_combout  = (\aluMux1|y[1]~30_combout  & ((\aluComp|mux1|Mux30~0_combout ) # ((\aluMux2|Mux1~0_combout  & !\ALU_Op[2]~input_o )))) # (!\aluMux1|y[1]~30_combout  & (\aluComp|mux1|Mux30~0_combout  & ((\aluMux2|Mux1~0_combout ) # 
// (\ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[1]~30_combout ),
	.datab(\aluComp|mux1|Mux30~0_combout ),
	.datac(\aluMux2|Mux1~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux30~1 .lut_mask = 16'hCCE8;
defparam \aluComp|mux1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
cycloneive_lcell_comb \aluComp|adder1|fa1|sum (
// Equation(s):
// \aluComp|adder1|fa1|sum~combout  = \aluComp|adder1|fa0|cout~0_combout  $ (\aluMux2|Mux1~0_combout  $ (\aluMux1|y[1]~30_combout  $ (\ALU_Op[2]~input_o )))

	.dataa(\aluComp|adder1|fa0|cout~0_combout ),
	.datab(\aluMux2|Mux1~0_combout ),
	.datac(\aluMux1|y[1]~30_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa1|sum~combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa1|sum .lut_mask = 16'h6996;
defparam \aluComp|adder1|fa1|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N14
cycloneive_lcell_comb \dataMux|Mux1~0 (
// Equation(s):
// \dataMux|Mux1~0_combout  = (\DATA_Mux[1]~input_o  & ((\ALU_Op[1]~input_o  & ((\aluComp|adder1|fa1|sum~combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux30~1_combout ))))

	.dataa(\aluComp|mux1|Mux30~1_combout ),
	.datab(\aluComp|adder1|fa1|sum~combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_Mux[1]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux1~0 .lut_mask = 16'hCA00;
defparam \dataMux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N14
cycloneive_lcell_comb \dataMux|Mux1~2 (
// Equation(s):
// \dataMux|Mux1~2_combout  = (\dataMux|Mux1~0_combout ) # (\dataMux|Mux1~1_combout )

	.dataa(gnd),
	.datab(\dataMux|Mux1~0_combout ),
	.datac(gnd),
	.datad(\dataMux|Mux1~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux1~2 .lut_mask = 16'hFFCC;
defparam \dataMux|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N17
dffeas \regIR|Q[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMux|Mux1~2_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[1] .is_wysiwyg = "true";
defparam \regIR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N16
cycloneive_lcell_comb \dataMem|data_out~5 (
// Equation(s):
// \dataMem|data_out~5_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a4 ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~46_q ))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix~46_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\dataMem|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~5 .lut_mask = 16'h5410;
defparam \dataMem|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \dataMem|data_out[4] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[4] .is_wysiwyg = "true";
defparam \dataMem|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N28
cycloneive_lcell_comb \dataMux|Mux4~1 (
// Equation(s):
// \dataMux|Mux4~1_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [4]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[4]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_IN[4]~input_o ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\dataMem|data_out [4]),
	.cin(gnd),
	.combout(\dataMux|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux4~1 .lut_mask = 16'h0E04;
defparam \dataMux|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N14
cycloneive_lcell_comb \dataMux|Mux4~2 (
// Equation(s):
// \dataMux|Mux4~2_combout  = (\dataMux|Mux4~0_combout ) # (\dataMux|Mux4~1_combout )

	.dataa(\dataMux|Mux4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMux|Mux4~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux4~2 .lut_mask = 16'hFFAA;
defparam \dataMux|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N20
cycloneive_lcell_comb \regIR|Q[4]~feeder (
// Equation(s):
// \regIR|Q[4]~feeder_combout  = \dataMux|Mux4~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMux|Mux4~2_combout ),
	.cin(gnd),
	.combout(\regIR|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regIR|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \regIR|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N21
dffeas \regIR|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regIR|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[4] .is_wysiwyg = "true";
defparam \regIR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N9
dffeas \regA|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[20]~feeder_combout ),
	.asdata(\regIR|Q [4]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[20] .is_wysiwyg = "true";
defparam \regA|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \aluComp|mux1|Mux12~11 (
// Equation(s):
// \aluComp|mux1|Mux12~11_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\regA|Q [18]))) # (!\ALU_Op[0]~input_o  & (\regA|Q [20]))))

	.dataa(\regA|Q [20]),
	.datab(\regA|Q [18]),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux12~11 .lut_mask = 16'h00CA;
defparam \aluComp|mux1|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N2
cycloneive_lcell_comb \aluComp|mux1|Mux12~8 (
// Equation(s):
// \aluComp|mux1|Mux12~8_combout  = (\aluMux1|y[19]~12_combout  & ((\ALU_Op[1]~input_o  & ((!\aluMux2|Mux19~0_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\aluMux2|Mux19~0_combout ))))) # (!\aluMux1|y[19]~12_combout  & 
// (\aluMux2|Mux19~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux1|y[19]~12_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluMux2|Mux19~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux12~8 .lut_mask = 16'h3EC8;
defparam \aluComp|mux1|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \aluComp|mux1|Mux12~9 (
// Equation(s):
// \aluComp|mux1|Mux12~9_combout  = \aluComp|mux1|Mux12~8_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa18|cout~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(gnd),
	.datac(\aluComp|adder1|fa18|cout~0_combout ),
	.datad(\aluComp|mux1|Mux12~8_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux12~9 .lut_mask = 16'h5FA0;
defparam \aluComp|mux1|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \aluComp|mux1|Mux12~10 (
// Equation(s):
// \aluComp|mux1|Mux12~10_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\aluComp|mux1|Mux12~9_combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux12~11_combout )))) # (!\ALU_Op[2]~input_o  & (((\aluComp|mux1|Mux12~9_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluComp|mux1|Mux12~11_combout ),
	.datac(\aluComp|mux1|Mux12~9_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux12~10 .lut_mask = 16'h5AD8;
defparam \aluComp|mux1|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \regA|Q[19]~3 (
// Equation(s):
// \regA|Q[19]~3_combout  = (\DATA_Mux[1]~input_o  & (\aluComp|mux1|Mux12~10_combout )) # (!\DATA_Mux[1]~input_o  & ((\dataMux|Mux19~0_combout )))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(gnd),
	.datac(\aluComp|mux1|Mux12~10_combout ),
	.datad(\dataMux|Mux19~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[19]~3 .lut_mask = 16'hF5A0;
defparam \regA|Q[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \regA|Q[19]~feeder (
// Equation(s):
// \regA|Q[19]~feeder_combout  = \regA|Q[19]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[19]~3_combout ),
	.cin(gnd),
	.combout(\regA|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[19]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N25
dffeas \regA|Q[19] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[19]~feeder_combout ),
	.asdata(\regIR|Q [3]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[19] .is_wysiwyg = "true";
defparam \regA|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N28
cycloneive_lcell_comb \aluComp|mux1|Mux11~11 (
// Equation(s):
// \aluComp|mux1|Mux11~11_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\regA|Q [19]))) # (!\ALU_Op[0]~input_o  & (\regA|Q [21]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\regA|Q [21]),
	.datad(\regA|Q [19]),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux11~11 .lut_mask = 16'h5410;
defparam \aluComp|mux1|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \aluComp|mux1|Mux11~8 (
// Equation(s):
// \aluComp|mux1|Mux11~8_combout  = (\ALU_Op[1]~input_o  & ((\aluMux2|Mux20~0_combout  $ (\aluMux1|y[20]~11_combout )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\aluMux2|Mux20~0_combout ) # (\aluMux1|y[20]~11_combout ))) # (!\ALU_Op[0]~input_o  & 
// (\aluMux2|Mux20~0_combout  & \aluMux1|y[20]~11_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\aluMux2|Mux20~0_combout ),
	.datad(\aluMux1|y[20]~11_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux11~8 .lut_mask = 16'h5EE0;
defparam \aluComp|mux1|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \aluComp|mux1|Mux11~9 (
// Equation(s):
// \aluComp|mux1|Mux11~9_combout  = \aluComp|mux1|Mux11~8_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa19|cout~0_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(gnd),
	.datac(\aluComp|mux1|Mux11~8_combout ),
	.datad(\aluComp|adder1|fa19|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux11~9 .lut_mask = 16'h5AF0;
defparam \aluComp|mux1|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N0
cycloneive_lcell_comb \aluComp|mux1|Mux11~10 (
// Equation(s):
// \aluComp|mux1|Mux11~10_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\aluComp|mux1|Mux11~9_combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux11~11_combout )))) # (!\ALU_Op[2]~input_o  & (((\aluComp|mux1|Mux11~9_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluComp|mux1|Mux11~11_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluComp|mux1|Mux11~9_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux11~10 .lut_mask = 16'h5DA8;
defparam \aluComp|mux1|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N20
cycloneive_lcell_comb \regA|Q[20]~4 (
// Equation(s):
// \regA|Q[20]~4_combout  = (\DATA_Mux[1]~input_o  & (\aluComp|mux1|Mux11~10_combout )) # (!\DATA_Mux[1]~input_o  & ((\dataMux|Mux20~0_combout )))

	.dataa(gnd),
	.datab(\aluComp|mux1|Mux11~10_combout ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\dataMux|Mux20~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[20]~4 .lut_mask = 16'hCFC0;
defparam \regA|Q[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N31
dffeas \regIR|Q[20] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[20]~4_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[20] .is_wysiwyg = "true";
defparam \regIR|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N24
cycloneive_lcell_comb \aluMux1|y[4]~27 (
// Equation(s):
// \aluMux1|y[4]~27_combout  = (\IM_MUX1~input_o  & (\regIR|Q [20])) # (!\IM_MUX1~input_o  & ((\regA|Q [4])))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regIR|Q [20]),
	.datad(\regA|Q [4]),
	.cin(gnd),
	.combout(\aluMux1|y[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[4]~27 .lut_mask = 16'hF3C0;
defparam \aluMux1|y[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
cycloneive_lcell_comb \aluComp|mux1|Mux27~0 (
// Equation(s):
// \aluComp|mux1|Mux27~0_combout  = (\ALU_Op[0]~input_o  & ((\aluMux1|y[3]~28_combout ) # ((!\ALU_Op[2]~input_o )))) # (!\ALU_Op[0]~input_o  & (((\ALU_Op[2]~input_o  & \aluMux1|y[5]~26_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux1|y[3]~28_combout ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluMux1|y[5]~26_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux27~0 .lut_mask = 16'hDA8A;
defparam \aluComp|mux1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N4
cycloneive_lcell_comb \aluComp|mux1|Mux27~1 (
// Equation(s):
// \aluComp|mux1|Mux27~1_combout  = (\ALU_Op[2]~input_o  & (((\aluComp|mux1|Mux27~0_combout )))) # (!\ALU_Op[2]~input_o  & ((\aluMux1|y[4]~27_combout  & ((\aluMux2|Mux4~0_combout ) # (\aluComp|mux1|Mux27~0_combout ))) # (!\aluMux1|y[4]~27_combout  & 
// (\aluMux2|Mux4~0_combout  & \aluComp|mux1|Mux27~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[4]~27_combout ),
	.datac(\aluMux2|Mux4~0_combout ),
	.datad(\aluComp|mux1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux27~1 .lut_mask = 16'hFE40;
defparam \aluComp|mux1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneive_lcell_comb \aluComp|adder1|fa3|cout~0 (
// Equation(s):
// \aluComp|adder1|fa3|cout~0_combout  = (\aluComp|adder1|fa2|cout~0_combout  & ((\aluMux1|y[3]~28_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux3~0_combout )))) # (!\aluComp|adder1|fa2|cout~0_combout  & (\aluMux1|y[3]~28_combout  & (\ALU_Op[2]~input_o  $ 
// (\aluMux2|Mux3~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux2|Mux3~0_combout ),
	.datac(\aluComp|adder1|fa2|cout~0_combout ),
	.datad(\aluMux1|y[3]~28_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa3|cout~0 .lut_mask = 16'hF660;
defparam \aluComp|adder1|fa3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cycloneive_lcell_comb \aluComp|adder1|fa4|sum (
// Equation(s):
// \aluComp|adder1|fa4|sum~combout  = \aluMux2|Mux4~0_combout  $ (\aluMux1|y[4]~27_combout  $ (\aluComp|adder1|fa3|cout~0_combout  $ (\ALU_Op[2]~input_o )))

	.dataa(\aluMux2|Mux4~0_combout ),
	.datab(\aluMux1|y[4]~27_combout ),
	.datac(\aluComp|adder1|fa3|cout~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa4|sum~combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa4|sum .lut_mask = 16'h6996;
defparam \aluComp|adder1|fa4|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N22
cycloneive_lcell_comb \dataMux|Mux4~0 (
// Equation(s):
// \dataMux|Mux4~0_combout  = (\DATA_Mux[1]~input_o  & ((\ALU_Op[1]~input_o  & ((\aluComp|adder1|fa4|sum~combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux27~1_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\aluComp|mux1|Mux27~1_combout ),
	.datac(\aluComp|adder1|fa4|sum~combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux4~0 .lut_mask = 16'hA088;
defparam \dataMux|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N20
cycloneive_lcell_comb \bMux|y[4]~4 (
// Equation(s):
// \bMux|y[4]~4_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux4~0_combout ) # (\dataMux|Mux4~1_combout )))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\dataMux|Mux4~0_combout ),
	.datad(\dataMux|Mux4~1_combout ),
	.cin(gnd),
	.combout(\bMux|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[4]~4 .lut_mask = 16'h3330;
defparam \bMux|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N21
dffeas \regB|Q[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[4] .is_wysiwyg = "true";
defparam \regB|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N26
cycloneive_lcell_comb \aluMux2|Mux4~0 (
// Equation(s):
// \aluMux2|Mux4~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [4]))

	.dataa(gnd),
	.datab(\IM_MUX2[1]~input_o ),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [4]),
	.cin(gnd),
	.combout(\aluMux2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux4~0 .lut_mask = 16'hCFCC;
defparam \aluMux2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneive_lcell_comb \aluComp|adder1|fa4|cout~0 (
// Equation(s):
// \aluComp|adder1|fa4|cout~0_combout  = (\aluMux1|y[4]~27_combout  & ((\aluComp|adder1|fa3|cout~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux4~0_combout )))) # (!\aluMux1|y[4]~27_combout  & (\aluComp|adder1|fa3|cout~0_combout  & (\ALU_Op[2]~input_o  $ 
// (\aluMux2|Mux4~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux2|Mux4~0_combout ),
	.datac(\aluMux1|y[4]~27_combout ),
	.datad(\aluComp|adder1|fa3|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa4|cout~0 .lut_mask = 16'hF660;
defparam \aluComp|adder1|fa4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N14
cycloneive_lcell_comb \aluComp|adder1|fa5|sum (
// Equation(s):
// \aluComp|adder1|fa5|sum~combout  = \ALU_Op[2]~input_o  $ (\aluMux1|y[5]~26_combout  $ (\aluComp|adder1|fa4|cout~0_combout  $ (\aluMux2|Mux5~0_combout )))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[5]~26_combout ),
	.datac(\aluComp|adder1|fa4|cout~0_combout ),
	.datad(\aluMux2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa5|sum~combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa5|sum .lut_mask = 16'h6996;
defparam \aluComp|adder1|fa5|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N16
cycloneive_lcell_comb \aluComp|mux1|Mux26~0 (
// Equation(s):
// \aluComp|mux1|Mux26~0_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[0]~input_o  & ((\aluMux1|y[4]~27_combout ))) # (!\ALU_Op[0]~input_o  & (\aluMux1|y[6]~25_combout )))) # (!\ALU_Op[2]~input_o  & (((\ALU_Op[0]~input_o ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluMux1|y[6]~25_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\aluMux1|y[4]~27_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux26~0 .lut_mask = 16'hF858;
defparam \aluComp|mux1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N2
cycloneive_lcell_comb \aluComp|mux1|Mux26~1 (
// Equation(s):
// \aluComp|mux1|Mux26~1_combout  = (\ALU_Op[2]~input_o  & (\aluComp|mux1|Mux26~0_combout )) # (!\ALU_Op[2]~input_o  & ((\aluComp|mux1|Mux26~0_combout  & ((\aluMux2|Mux5~0_combout ) # (\aluMux1|y[5]~26_combout ))) # (!\aluComp|mux1|Mux26~0_combout  & 
// (\aluMux2|Mux5~0_combout  & \aluMux1|y[5]~26_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluComp|mux1|Mux26~0_combout ),
	.datac(\aluMux2|Mux5~0_combout ),
	.datad(\aluMux1|y[5]~26_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux26~1 .lut_mask = 16'hDCC8;
defparam \aluComp|mux1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N8
cycloneive_lcell_comb \dataMux|Mux5~1 (
// Equation(s):
// \dataMux|Mux5~1_combout  = (\DATA_Mux[1]~input_o  & ((\ALU_Op[1]~input_o  & (\aluComp|adder1|fa5|sum~combout )) # (!\ALU_Op[1]~input_o  & ((\aluComp|mux1|Mux26~1_combout )))))

	.dataa(\aluComp|adder1|fa5|sum~combout ),
	.datab(\aluComp|mux1|Mux26~1_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\DATA_Mux[1]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux5~1 .lut_mask = 16'hAC00;
defparam \dataMux|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N24
cycloneive_lcell_comb \dataMux|Mux5~3 (
// Equation(s):
// \dataMux|Mux5~3_combout  = (\dataMux|Mux5~1_combout ) # ((\dataMux|Mux5~2_combout  & ((\dataMem|data_out [5]) # (!\DATA_Mux[0]~input_o ))))

	.dataa(\dataMux|Mux5~2_combout ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\dataMux|Mux5~1_combout ),
	.datad(\dataMem|data_out [5]),
	.cin(gnd),
	.combout(\dataMux|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux5~3 .lut_mask = 16'hFAF2;
defparam \dataMux|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N18
cycloneive_lcell_comb \regIR|Q[5]~feeder (
// Equation(s):
// \regIR|Q[5]~feeder_combout  = \dataMux|Mux5~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMux|Mux5~3_combout ),
	.cin(gnd),
	.combout(\regIR|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regIR|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \regIR|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N19
dffeas \regIR|Q[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regIR|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[5] .is_wysiwyg = "true";
defparam \regIR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N31
dffeas \regA|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[21]~feeder_combout ),
	.asdata(\regIR|Q [5]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[21] .is_wysiwyg = "true";
defparam \regA|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \regA|Q[22]~102 (
// Equation(s):
// \regA|Q[22]~102_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & (\regA|Q [21])) # (!\ALU_Op[0]~input_o  & ((\regA|Q [23])))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\regA|Q [21]),
	.datac(\regA|Q [23]),
	.datad(\IM_MUX1~input_o ),
	.cin(gnd),
	.combout(\regA|Q[22]~102_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[22]~102 .lut_mask = 16'h00D8;
defparam \regA|Q[22]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \regA|Q[22]~85 (
// Equation(s):
// \regA|Q[22]~85_combout  = (\ALU_Op[2]~input_o  & ((\regA|Q[16]~74_combout  & (!\regA|Q[22]~84_combout )) # (!\regA|Q[16]~74_combout  & ((\regA|Q[22]~102_combout ))))) # (!\ALU_Op[2]~input_o  & (\regA|Q[22]~84_combout ))

	.dataa(\regA|Q[22]~84_combout ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\regA|Q[22]~102_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\regA|Q[22]~85_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[22]~85 .lut_mask = 16'h74AA;
defparam \regA|Q[22]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneive_lcell_comb \regA|Q[22]~86 (
// Equation(s):
// \regA|Q[22]~86_combout  = (\DATA_Mux[1]~input_o  & (\regA|Q[22]~85_combout  $ (((\regA|Q[16]~74_combout  & \aluComp|adder1|fa21|cout~0_combout ))))) # (!\DATA_Mux[1]~input_o  & (\regA|Q[16]~74_combout ))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\regA|Q[22]~85_combout ),
	.datad(\aluComp|adder1|fa21|cout~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[22]~86_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[22]~86 .lut_mask = 16'h6CE4;
defparam \regA|Q[22]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N1
cycloneive_io_ibuf \DATA_IN[22]~input (
	.i(DATA_IN[22]),
	.ibar(gnd),
	.o(\DATA_IN[22]~input_o ));
// synopsys translate_off
defparam \DATA_IN[22]~input .bus_hold = "false";
defparam \DATA_IN[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas \dataMem|matrix~64 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~64 .is_wysiwyg = "true";
defparam \dataMem|matrix~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N30
cycloneive_lcell_comb \dataMem|data_out~23 (
// Equation(s):
// \dataMem|data_out~23_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a22 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~64_q )))))

	.dataa(\dataMem|data_out[17]~0_combout ),
	.datab(\dataMem|matrix~41_q ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\dataMem|matrix~64_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~23 .lut_mask = 16'h5140;
defparam \dataMem|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N31
dffeas \dataMem|data_out[22] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[22] .is_wysiwyg = "true";
defparam \dataMem|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \regA|Q[22]~6 (
// Equation(s):
// \regA|Q[22]~6_combout  = (\DATA_Mux[1]~input_o  & (\regA|Q[22]~86_combout )) # (!\DATA_Mux[1]~input_o  & ((\regA|Q[22]~86_combout  & ((\dataMem|data_out [22]))) # (!\regA|Q[22]~86_combout  & (\DATA_IN[22]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\regA|Q[22]~86_combout ),
	.datac(\DATA_IN[22]~input_o ),
	.datad(\dataMem|data_out [22]),
	.cin(gnd),
	.combout(\regA|Q[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[22]~6 .lut_mask = 16'hDC98;
defparam \regA|Q[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \regA|Q[22]~feeder (
// Equation(s):
// \regA|Q[22]~feeder_combout  = \regA|Q[22]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regA|Q[22]~6_combout ),
	.cin(gnd),
	.combout(\regA|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[22]~feeder .lut_mask = 16'hFF00;
defparam \regA|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N17
dffeas \regA|Q[22] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regA|Q[22]~feeder_combout ),
	.asdata(\regIR|Q [6]),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\A_MUX~input_o ),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[22] .is_wysiwyg = "true";
defparam \regA|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N22
cycloneive_lcell_comb \aluComp|mux1|Mux10~11 (
// Equation(s):
// \aluComp|mux1|Mux10~11_combout  = (!\IM_MUX1~input_o  & ((\ALU_Op[0]~input_o  & ((\regA|Q [20]))) # (!\ALU_Op[0]~input_o  & (\regA|Q [22]))))

	.dataa(\IM_MUX1~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\regA|Q [22]),
	.datad(\regA|Q [20]),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux10~11 .lut_mask = 16'h5410;
defparam \aluComp|mux1|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N6
cycloneive_lcell_comb \aluComp|mux1|Mux10~8 (
// Equation(s):
// \aluComp|mux1|Mux10~8_combout  = (\aluMux1|y[21]~10_combout  & ((\ALU_Op[1]~input_o  & ((!\aluMux2|Mux21~0_combout ))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o ) # (\aluMux2|Mux21~0_combout ))))) # (!\aluMux1|y[21]~10_combout  & 
// (\aluMux2|Mux21~0_combout  & ((\ALU_Op[0]~input_o ) # (\ALU_Op[1]~input_o ))))

	.dataa(\aluMux1|y[21]~10_combout ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluMux2|Mux21~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux10~8 .lut_mask = 16'h5EA8;
defparam \aluComp|mux1|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N24
cycloneive_lcell_comb \aluComp|mux1|Mux10~9 (
// Equation(s):
// \aluComp|mux1|Mux10~9_combout  = \aluComp|mux1|Mux10~8_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa20|cout~0_combout )))

	.dataa(\aluComp|mux1|Mux10~8_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(gnd),
	.datad(\aluComp|adder1|fa20|cout~0_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux10~9 .lut_mask = 16'h66AA;
defparam \aluComp|mux1|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N26
cycloneive_lcell_comb \aluComp|mux1|Mux10~10 (
// Equation(s):
// \aluComp|mux1|Mux10~10_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & ((!\aluComp|mux1|Mux10~9_combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux10~11_combout )))) # (!\ALU_Op[2]~input_o  & (((\aluComp|mux1|Mux10~9_combout ))))

	.dataa(\aluComp|mux1|Mux10~11_combout ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\ALU_Op[2]~input_o ),
	.datad(\aluComp|mux1|Mux10~9_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux10~10 .lut_mask = 16'h2FE0;
defparam \aluComp|mux1|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N18
cycloneive_lcell_comb \regA|Q[21]~5 (
// Equation(s):
// \regA|Q[21]~5_combout  = (\DATA_Mux[1]~input_o  & (\aluComp|mux1|Mux10~10_combout )) # (!\DATA_Mux[1]~input_o  & ((\dataMux|Mux21~0_combout )))

	.dataa(gnd),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\aluComp|mux1|Mux10~10_combout ),
	.datad(\dataMux|Mux21~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[21]~5 .lut_mask = 16'hF3C0;
defparam \regA|Q[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N15
dffeas \regIR|Q[21] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[21]~5_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[21] .is_wysiwyg = "true";
defparam \regIR|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N4
cycloneive_lcell_comb \aluMux1|y[5]~26 (
// Equation(s):
// \aluMux1|y[5]~26_combout  = (\IM_MUX1~input_o  & (\regIR|Q [21])) # (!\IM_MUX1~input_o  & ((\regA|Q [5])))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regIR|Q [21]),
	.datad(\regA|Q [5]),
	.cin(gnd),
	.combout(\aluMux1|y[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[5]~26 .lut_mask = 16'hF3C0;
defparam \aluMux1|y[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N12
cycloneive_lcell_comb \aluComp|mux1|Mux25~0 (
// Equation(s):
// \aluComp|mux1|Mux25~0_combout  = (\ALU_Op[0]~input_o  & ((\aluMux1|y[5]~26_combout ) # ((!\ALU_Op[2]~input_o )))) # (!\ALU_Op[0]~input_o  & (((\aluMux1|y[7]~24_combout  & \ALU_Op[2]~input_o ))))

	.dataa(\aluMux1|y[5]~26_combout ),
	.datab(\aluMux1|y[7]~24_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux25~0 .lut_mask = 16'hACF0;
defparam \aluComp|mux1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N30
cycloneive_lcell_comb \aluComp|mux1|Mux25~1 (
// Equation(s):
// \aluComp|mux1|Mux25~1_combout  = (\aluComp|mux1|Mux25~0_combout  & ((\aluMux1|y[6]~25_combout ) # ((\aluMux2|Mux6~0_combout ) # (\ALU_Op[2]~input_o )))) # (!\aluComp|mux1|Mux25~0_combout  & (\aluMux1|y[6]~25_combout  & (\aluMux2|Mux6~0_combout  & 
// !\ALU_Op[2]~input_o )))

	.dataa(\aluComp|mux1|Mux25~0_combout ),
	.datab(\aluMux1|y[6]~25_combout ),
	.datac(\aluMux2|Mux6~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux25~1 .lut_mask = 16'hAAE8;
defparam \aluComp|mux1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N20
cycloneive_lcell_comb \aluComp|adder1|fa6|sum (
// Equation(s):
// \aluComp|adder1|fa6|sum~combout  = \aluComp|adder1|fa5|cout~0_combout  $ (\aluMux1|y[6]~25_combout  $ (\aluMux2|Mux6~0_combout  $ (\ALU_Op[2]~input_o )))

	.dataa(\aluComp|adder1|fa5|cout~0_combout ),
	.datab(\aluMux1|y[6]~25_combout ),
	.datac(\aluMux2|Mux6~0_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa6|sum~combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa6|sum .lut_mask = 16'h6996;
defparam \aluComp|adder1|fa6|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N26
cycloneive_lcell_comb \dataMux|Mux6~0 (
// Equation(s):
// \dataMux|Mux6~0_combout  = (\DATA_Mux[1]~input_o  & ((\ALU_Op[1]~input_o  & ((\aluComp|adder1|fa6|sum~combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|mux1|Mux25~1_combout ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\ALU_Op[1]~input_o ),
	.datac(\aluComp|mux1|Mux25~1_combout ),
	.datad(\aluComp|adder1|fa6|sum~combout ),
	.cin(gnd),
	.combout(\dataMux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux6~0 .lut_mask = 16'hA820;
defparam \dataMux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y10_N20
cycloneive_lcell_comb \dataMux|Mux6~2 (
// Equation(s):
// \dataMux|Mux6~2_combout  = (\dataMux|Mux6~0_combout ) # (\dataMux|Mux6~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataMux|Mux6~0_combout ),
	.datad(\dataMux|Mux6~1_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux6~2 .lut_mask = 16'hFFF0;
defparam \dataMux|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N24
cycloneive_lcell_comb \regIR|Q[6]~feeder (
// Equation(s):
// \regIR|Q[6]~feeder_combout  = \dataMux|Mux6~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMux|Mux6~2_combout ),
	.cin(gnd),
	.combout(\regIR|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regIR|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \regIR|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N25
dffeas \regIR|Q[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\regIR|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[6] .is_wysiwyg = "true";
defparam \regIR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N10
cycloneive_lcell_comb \dataMem|matrix~75 (
// Equation(s):
// \dataMem|matrix~75_combout  = (\dataMem|matrix~74_combout  & (!\regIR|Q [6] & (!\regIR|Q [7] & !\regIR|Q [0])))

	.dataa(\dataMem|matrix~74_combout ),
	.datab(\regIR|Q [6]),
	.datac(\regIR|Q [7]),
	.datad(\regIR|Q [0]),
	.cin(gnd),
	.combout(\dataMem|matrix~75_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~75 .lut_mask = 16'h0002;
defparam \dataMem|matrix~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N6
cycloneive_lcell_comb \dataMem|matrix~76 (
// Equation(s):
// \dataMem|matrix~76_combout  = (!\regIR|Q [5] & (!\regIR|Q [2] & !\regIR|Q [4]))

	.dataa(gnd),
	.datab(\regIR|Q [5]),
	.datac(\regIR|Q [2]),
	.datad(\regIR|Q [4]),
	.cin(gnd),
	.combout(\dataMem|matrix~76_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~76 .lut_mask = 16'h0003;
defparam \dataMem|matrix~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N4
cycloneive_lcell_comb \dataMem|matrix~77 (
// Equation(s):
// \dataMem|matrix~77_combout  = (\dataMem|matrix~75_combout  & (!\regIR|Q [1] & (!\regIR|Q [3] & \dataMem|matrix~76_combout )))

	.dataa(\dataMem|matrix~75_combout ),
	.datab(\regIR|Q [1]),
	.datac(\regIR|Q [3]),
	.datad(\dataMem|matrix~76_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~77_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~77 .lut_mask = 16'h0200;
defparam \dataMem|matrix~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N15
dffeas \dataMem|matrix~42 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~42 .is_wysiwyg = "true";
defparam \dataMem|matrix~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
cycloneive_lcell_comb \dataMem|data_out~1 (
// Equation(s):
// \dataMem|data_out~1_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & ((\dataMem|matrix_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\dataMem|matrix~41_q  & (\dataMem|matrix~42_q ))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix~42_q ),
	.datad(\dataMem|matrix_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dataMem|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~1 .lut_mask = 16'h3210;
defparam \dataMem|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas \dataMem|data_out[0] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[0] .is_wysiwyg = "true";
defparam \dataMem|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
cycloneive_lcell_comb \dataMux|Mux0~0 (
// Equation(s):
// \dataMux|Mux0~0_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [0]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[0]~input_o ))))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\DATA_Mux[0]~input_o ),
	.datac(\DATA_IN[0]~input_o ),
	.datad(\dataMem|data_out [0]),
	.cin(gnd),
	.combout(\dataMux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux0~0 .lut_mask = 16'h5410;
defparam \dataMux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneive_lcell_comb \bMux|y[0]~0 (
// Equation(s):
// \bMux|y[0]~0_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux0~0_combout ) # ((\aluComp|mux1|Mux31~4_combout  & \DATA_Mux[1]~input_o ))))

	.dataa(\aluComp|mux1|Mux31~4_combout ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\B_MUX~input_o ),
	.datad(\dataMux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bMux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[0]~0 .lut_mask = 16'h0F08;
defparam \bMux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N17
dffeas \regB|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[0] .is_wysiwyg = "true";
defparam \regB|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneive_lcell_comb \MemMux|y[0]~0 (
// Equation(s):
// \MemMux|y[0]~0_combout  = (\REG_Mux~input_o  & (\regB|Q [0])) # (!\REG_Mux~input_o  & ((\regA|Q [0])))

	.dataa(\REG_Mux~input_o ),
	.datab(\regB|Q [0]),
	.datac(gnd),
	.datad(\regA|Q [0]),
	.cin(gnd),
	.combout(\MemMux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|y[0]~0 .lut_mask = 16'hDD88;
defparam \MemMux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N31
dffeas \dataMem|matrix~57 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|y[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~57 .is_wysiwyg = "true";
defparam \dataMem|matrix~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N10
cycloneive_lcell_comb \dataMem|data_out~16 (
// Equation(s):
// \dataMem|data_out~16_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a15 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~57_q )))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\dataMem|matrix~57_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~16 .lut_mask = 16'h3120;
defparam \dataMem|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \dataMem|data_out[15] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[15] .is_wysiwyg = "true";
defparam \dataMem|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N4
cycloneive_lcell_comb \dataMux|Mux15~5 (
// Equation(s):
// \dataMux|Mux15~5_combout  = (!\DATA_Mux[1]~input_o  & ((\DATA_Mux[0]~input_o  & ((\dataMem|data_out [15]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[15]~input_o ))))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_IN[15]~input_o ),
	.datad(\dataMem|data_out [15]),
	.cin(gnd),
	.combout(\dataMux|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux15~5 .lut_mask = 16'h3210;
defparam \dataMux|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N18
cycloneive_lcell_comb \bMux|y[15]~15 (
// Equation(s):
// \bMux|y[15]~15_combout  = (!\B_MUX~input_o  & ((\dataMux|Mux15~4_combout ) # (\dataMux|Mux15~5_combout )))

	.dataa(gnd),
	.datab(\B_MUX~input_o ),
	.datac(\dataMux|Mux15~4_combout ),
	.datad(\dataMux|Mux15~5_combout ),
	.cin(gnd),
	.combout(\bMux|y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|y[15]~15 .lut_mask = 16'h3330;
defparam \bMux|y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N19
dffeas \regB|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\bMux|y[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\Clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|Q[15] .is_wysiwyg = "true";
defparam \regB|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N6
cycloneive_lcell_comb \aluMux2|Mux15~0 (
// Equation(s):
// \aluMux2|Mux15~0_combout  = (\IM_MUX2[1]~input_o ) # ((!\IM_MUX2[0]~input_o  & \regB|Q [15]))

	.dataa(\IM_MUX2[1]~input_o ),
	.datab(gnd),
	.datac(\IM_MUX2[0]~input_o ),
	.datad(\regB|Q [15]),
	.cin(gnd),
	.combout(\aluMux2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux2|Mux15~0 .lut_mask = 16'hAFAA;
defparam \aluMux2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb \dataMux|Mux15~2 (
// Equation(s):
// \dataMux|Mux15~2_combout  = (\ALU_Op[1]~input_o  & ((\aluMux2|Mux15~0_combout  $ (\aluMux1|y[15]~16_combout )))) # (!\ALU_Op[1]~input_o  & ((\ALU_Op[0]~input_o  & ((\aluMux2|Mux15~0_combout ) # (\aluMux1|y[15]~16_combout ))) # (!\ALU_Op[0]~input_o  & 
// (\aluMux2|Mux15~0_combout  & \aluMux1|y[15]~16_combout ))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[0]~input_o ),
	.datac(\aluMux2|Mux15~0_combout ),
	.datad(\aluMux1|y[15]~16_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux15~2 .lut_mask = 16'h5EE0;
defparam \dataMux|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N4
cycloneive_lcell_comb \dataMux|Mux15~7 (
// Equation(s):
// \dataMux|Mux15~7_combout  = (\ALU_Op[0]~input_o  & (((\aluMux1|y[14]~17_combout )))) # (!\ALU_Op[0]~input_o  & (!\IM_MUX1~input_o  & ((\regA|Q [16]))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\IM_MUX1~input_o ),
	.datac(\aluMux1|y[14]~17_combout ),
	.datad(\regA|Q [16]),
	.cin(gnd),
	.combout(\dataMux|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux15~7 .lut_mask = 16'hB1A0;
defparam \dataMux|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N28
cycloneive_lcell_comb \dataMux|Mux15~3 (
// Equation(s):
// \dataMux|Mux15~3_combout  = (\ALU_Op[2]~input_o  & ((\ALU_Op[1]~input_o  & (!\dataMux|Mux15~2_combout )) # (!\ALU_Op[1]~input_o  & ((\dataMux|Mux15~7_combout ))))) # (!\ALU_Op[2]~input_o  & (\dataMux|Mux15~2_combout ))

	.dataa(\dataMux|Mux15~2_combout ),
	.datab(\dataMux|Mux15~7_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\dataMux|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux15~3 .lut_mask = 16'h5CAA;
defparam \dataMux|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N14
cycloneive_lcell_comb \dataMux|Mux15~4 (
// Equation(s):
// \dataMux|Mux15~4_combout  = (\DATA_Mux[1]~input_o  & (\dataMux|Mux15~3_combout  $ (((\ALU_Op[1]~input_o  & \aluComp|adder1|fa14|cout~0_combout )))))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\dataMux|Mux15~3_combout ),
	.datac(\DATA_Mux[1]~input_o ),
	.datad(\aluComp|adder1|fa14|cout~0_combout ),
	.cin(gnd),
	.combout(\dataMux|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \dataMux|Mux15~4 .lut_mask = 16'h60C0;
defparam \dataMux|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N6
cycloneive_lcell_comb \aMux|y[15]~27 (
// Equation(s):
// \aMux|y[15]~27_combout  = (\DATA_Mux[0]~input_o  & ((\dataMem|data_out [15]))) # (!\DATA_Mux[0]~input_o  & (\DATA_IN[15]~input_o ))

	.dataa(\DATA_Mux[0]~input_o ),
	.datab(gnd),
	.datac(\DATA_IN[15]~input_o ),
	.datad(\dataMem|data_out [15]),
	.cin(gnd),
	.combout(\aMux|y[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[15]~27 .lut_mask = 16'hFA50;
defparam \aMux|y[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N18
cycloneive_lcell_comb \aMux|y[15]~28 (
// Equation(s):
// \aMux|y[15]~28_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux15~4_combout ) # ((!\DATA_Mux[1]~input_o  & \aMux|y[15]~27_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\dataMux|Mux15~4_combout ),
	.datad(\aMux|y[15]~27_combout ),
	.cin(gnd),
	.combout(\aMux|y[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[15]~28 .lut_mask = 16'h5150;
defparam \aMux|y[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N19
dffeas \regA|Q[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[15]~28_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[15] .is_wysiwyg = "true";
defparam \regA|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \regIR|Q[31] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[31]~15_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[31] .is_wysiwyg = "true";
defparam \regIR|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \aluMux1|y[15]~16 (
// Equation(s):
// \aluMux1|y[15]~16_combout  = (\IM_MUX1~input_o  & ((\regIR|Q [31]))) # (!\IM_MUX1~input_o  & (\regA|Q [15]))

	.dataa(gnd),
	.datab(\IM_MUX1~input_o ),
	.datac(\regA|Q [15]),
	.datad(\regIR|Q [31]),
	.cin(gnd),
	.combout(\aluMux1|y[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[15]~16 .lut_mask = 16'hFC30;
defparam \aluMux1|y[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \regA|Q[16]~99 (
// Equation(s):
// \regA|Q[16]~99_combout  = (\ALU_Op[0]~input_o  & (\aluMux1|y[15]~16_combout )) # (!\ALU_Op[0]~input_o  & (((!\IM_MUX1~input_o  & \regA|Q [17]))))

	.dataa(\aluMux1|y[15]~16_combout ),
	.datab(\IM_MUX1~input_o ),
	.datac(\regA|Q [17]),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\regA|Q[16]~99_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[16]~99 .lut_mask = 16'hAA30;
defparam \regA|Q[16]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N8
cycloneive_lcell_comb \regA|Q[16]~75 (
// Equation(s):
// \regA|Q[16]~75_combout  = (\aluMux1|y[16]~15_combout  & ((\regA|Q[16]~74_combout  & ((!\aluMux2|Mux16~0_combout ))) # (!\regA|Q[16]~74_combout  & ((\ALU_Op[0]~input_o ) # (\aluMux2|Mux16~0_combout ))))) # (!\aluMux1|y[16]~15_combout  & 
// (\aluMux2|Mux16~0_combout  & ((\ALU_Op[0]~input_o ) # (\regA|Q[16]~74_combout ))))

	.dataa(\ALU_Op[0]~input_o ),
	.datab(\aluMux1|y[16]~15_combout ),
	.datac(\regA|Q[16]~74_combout ),
	.datad(\aluMux2|Mux16~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[16]~75_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[16]~75 .lut_mask = 16'h3EC8;
defparam \regA|Q[16]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneive_lcell_comb \regA|Q[16]~76 (
// Equation(s):
// \regA|Q[16]~76_combout  = (\ALU_Op[2]~input_o  & ((\regA|Q[16]~74_combout  & ((!\regA|Q[16]~75_combout ))) # (!\regA|Q[16]~74_combout  & (\regA|Q[16]~99_combout )))) # (!\ALU_Op[2]~input_o  & (((\regA|Q[16]~75_combout ))))

	.dataa(\regA|Q[16]~99_combout ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\regA|Q[16]~75_combout ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\regA|Q[16]~76_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[16]~76 .lut_mask = 16'h2EF0;
defparam \regA|Q[16]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb \regA|Q[16]~77 (
// Equation(s):
// \regA|Q[16]~77_combout  = (\DATA_Mux[1]~input_o  & (\regA|Q[16]~76_combout  $ (((\regA|Q[16]~74_combout  & \aluComp|adder1|fa15|cout~0_combout ))))) # (!\DATA_Mux[1]~input_o  & (\regA|Q[16]~74_combout ))

	.dataa(\DATA_Mux[1]~input_o ),
	.datab(\regA|Q[16]~74_combout ),
	.datac(\regA|Q[16]~76_combout ),
	.datad(\aluComp|adder1|fa15|cout~0_combout ),
	.cin(gnd),
	.combout(\regA|Q[16]~77_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[16]~77 .lut_mask = 16'h6CE4;
defparam \regA|Q[16]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N8
cycloneive_io_ibuf \DATA_IN[16]~input (
	.i(DATA_IN[16]),
	.ibar(gnd),
	.o(\DATA_IN[16]~input_o ));
// synopsys translate_off
defparam \DATA_IN[16]~input .bus_hold = "false";
defparam \DATA_IN[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N28
cycloneive_lcell_comb \dataMem|matrix~58feeder (
// Equation(s):
// \dataMem|matrix~58feeder_combout  = \MemMux|y[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|y[16]~16_combout ),
	.cin(gnd),
	.combout(\dataMem|matrix~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|matrix~58feeder .lut_mask = 16'hFF00;
defparam \dataMem|matrix~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N29
dffeas \dataMem|matrix~58 (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|matrix~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|matrix~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|matrix~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|matrix~58 .is_wysiwyg = "true";
defparam \dataMem|matrix~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N20
cycloneive_lcell_comb \dataMem|data_out~17 (
// Equation(s):
// \dataMem|data_out~17_combout  = (!\dataMem|data_out[17]~0_combout  & ((\dataMem|matrix~41_q  & (\dataMem|matrix_rtl_0|auto_generated|ram_block1a16 )) # (!\dataMem|matrix~41_q  & ((\dataMem|matrix~58_q )))))

	.dataa(\dataMem|matrix~41_q ),
	.datab(\dataMem|data_out[17]~0_combout ),
	.datac(\dataMem|matrix_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\dataMem|matrix~58_q ),
	.cin(gnd),
	.combout(\dataMem|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \dataMem|data_out~17 .lut_mask = 16'h3120;
defparam \dataMem|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y9_N21
dffeas \dataMem|data_out[16] (
	.clk(!\mClk~inputclkctrl_outclk ),
	.d(\dataMem|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|data_out[16] .is_wysiwyg = "true";
defparam \dataMem|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneive_lcell_comb \regA|Q[16]~0 (
// Equation(s):
// \regA|Q[16]~0_combout  = (\regA|Q[16]~77_combout  & ((\DATA_Mux[1]~input_o ) # ((\dataMem|data_out [16])))) # (!\regA|Q[16]~77_combout  & (!\DATA_Mux[1]~input_o  & (\DATA_IN[16]~input_o )))

	.dataa(\regA|Q[16]~77_combout ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\DATA_IN[16]~input_o ),
	.datad(\dataMem|data_out [16]),
	.cin(gnd),
	.combout(\regA|Q[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regA|Q[16]~0 .lut_mask = 16'hBA98;
defparam \regA|Q[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N5
dffeas \regIR|Q[16] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regA|Q[16]~0_combout ),
	.clrn(!\Clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regIR|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regIR|Q[16] .is_wysiwyg = "true";
defparam \regIR|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cycloneive_lcell_comb \aluMux1|y[0]~31 (
// Equation(s):
// \aluMux1|y[0]~31_combout  = (\IM_MUX1~input_o  & (\regIR|Q [16])) # (!\IM_MUX1~input_o  & ((\regA|Q [0])))

	.dataa(\IM_MUX1~input_o ),
	.datab(gnd),
	.datac(\regIR|Q [16]),
	.datad(\regA|Q [0]),
	.cin(gnd),
	.combout(\aluMux1|y[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \aluMux1|y[0]~31 .lut_mask = 16'hF5A0;
defparam \aluMux1|y[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N10
cycloneive_lcell_comb \aluComp|mux1|Mux31~0 (
// Equation(s):
// \aluComp|mux1|Mux31~0_combout  = (\aluMux1|y[0]~31_combout  & ((\aluMux2|Mux0~0_combout ) # (\ALU_Op[0]~input_o ))) # (!\aluMux1|y[0]~31_combout  & (\aluMux2|Mux0~0_combout  & \ALU_Op[0]~input_o ))

	.dataa(\aluMux1|y[0]~31_combout ),
	.datab(\aluMux2|Mux0~0_combout ),
	.datac(\ALU_Op[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux31~0 .lut_mask = 16'hE8E8;
defparam \aluComp|mux1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N14
cycloneive_lcell_comb \aluComp|mux1|Mux31~2 (
// Equation(s):
// \aluComp|mux1|Mux31~2_combout  = (\ALU_Op[1]~input_o  & (\aluMux2|Mux0~0_combout  $ (\aluMux1|y[0]~31_combout )))

	.dataa(gnd),
	.datab(\aluMux2|Mux0~0_combout ),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\aluMux1|y[0]~31_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux31~2 .lut_mask = 16'h30C0;
defparam \aluComp|mux1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N20
cycloneive_lcell_comb \aluComp|mux1|Mux31~3 (
// Equation(s):
// \aluComp|mux1|Mux31~3_combout  = (\aluComp|mux1|Mux31~2_combout ) # ((!\ALU_Op[1]~input_o  & (\ALU_Op[2]~input_o  & \aluMux1|y[1]~30_combout )))

	.dataa(\ALU_Op[1]~input_o ),
	.datab(\ALU_Op[2]~input_o ),
	.datac(\aluComp|mux1|Mux31~2_combout ),
	.datad(\aluMux1|y[1]~30_combout ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux31~3 .lut_mask = 16'hF4F0;
defparam \aluComp|mux1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N4
cycloneive_lcell_comb \aluComp|mux1|Mux31~1 (
// Equation(s):
// \aluComp|mux1|Mux31~1_combout  = (!\ALU_Op[1]~input_o  & !\ALU_Op[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_Op[1]~input_o ),
	.datad(\ALU_Op[2]~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux31~1 .lut_mask = 16'h000F;
defparam \aluComp|mux1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N22
cycloneive_lcell_comb \aluComp|mux1|Mux31~4 (
// Equation(s):
// \aluComp|mux1|Mux31~4_combout  = (\aluComp|mux1|Mux31~0_combout  & ((\aluComp|mux1|Mux31~1_combout ) # ((\aluComp|mux1|Mux31~3_combout  & !\ALU_Op[0]~input_o )))) # (!\aluComp|mux1|Mux31~0_combout  & (\aluComp|mux1|Mux31~3_combout  & ((!\ALU_Op[0]~input_o 
// ))))

	.dataa(\aluComp|mux1|Mux31~0_combout ),
	.datab(\aluComp|mux1|Mux31~3_combout ),
	.datac(\aluComp|mux1|Mux31~1_combout ),
	.datad(\ALU_Op[0]~input_o ),
	.cin(gnd),
	.combout(\aluComp|mux1|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|mux1|Mux31~4 .lut_mask = 16'hA0EC;
defparam \aluComp|mux1|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneive_lcell_comb \aMux|y[0]~0 (
// Equation(s):
// \aMux|y[0]~0_combout  = (!\A_MUX~input_o  & ((\dataMux|Mux0~0_combout ) # ((\DATA_Mux[1]~input_o  & \aluComp|mux1|Mux31~4_combout ))))

	.dataa(\A_MUX~input_o ),
	.datab(\DATA_Mux[1]~input_o ),
	.datac(\aluComp|mux1|Mux31~4_combout ),
	.datad(\dataMux|Mux0~0_combout ),
	.cin(gnd),
	.combout(\aMux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|y[0]~0 .lut_mask = 16'h5540;
defparam \aMux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N9
dffeas \regA|Q[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\aMux|y[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|Q[0] .is_wysiwyg = "true";
defparam \regA|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \aluComp|adder1|fa31|cout~0 (
// Equation(s):
// \aluComp|adder1|fa31|cout~0_combout  = (\aluComp|adder1|fa30|cout~0_combout  & ((\aluMux1|y[31]~0_combout ) # (\ALU_Op[2]~input_o  $ (\aluMux2|Mux31~0_combout )))) # (!\aluComp|adder1|fa30|cout~0_combout  & (\aluMux1|y[31]~0_combout  & (\ALU_Op[2]~input_o 
//  $ (\aluMux2|Mux31~0_combout ))))

	.dataa(\ALU_Op[2]~input_o ),
	.datab(\aluComp|adder1|fa30|cout~0_combout ),
	.datac(\aluMux1|y[31]~0_combout ),
	.datad(\aluMux2|Mux31~0_combout ),
	.cin(gnd),
	.combout(\aluComp|adder1|fa31|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|adder1|fa31|cout~0 .lut_mask = 16'hD4E8;
defparam \aluComp|adder1|fa31|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N18
cycloneive_lcell_comb \aluComp|zero~2 (
// Equation(s):
// \aluComp|zero~2_combout  = (\aluComp|mux1|Mux30~1_combout ) # ((\aluComp|mux1|Mux28~1_combout ) # ((\aluComp|mux1|Mux27~1_combout ) # (\aluComp|mux1|Mux29~1_combout )))

	.dataa(\aluComp|mux1|Mux30~1_combout ),
	.datab(\aluComp|mux1|Mux28~1_combout ),
	.datac(\aluComp|mux1|Mux27~1_combout ),
	.datad(\aluComp|mux1|Mux29~1_combout ),
	.cin(gnd),
	.combout(\aluComp|zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|zero~2 .lut_mask = 16'hFFFE;
defparam \aluComp|zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N10
cycloneive_lcell_comb \aluComp|zero~3 (
// Equation(s):
// \aluComp|zero~3_combout  = (\aluComp|mux1|Mux24~1_combout ) # ((\aluComp|mux1|Mux26~1_combout ) # ((\aluComp|mux1|Mux25~1_combout ) # (\aluComp|zero~2_combout )))

	.dataa(\aluComp|mux1|Mux24~1_combout ),
	.datab(\aluComp|mux1|Mux26~1_combout ),
	.datac(\aluComp|mux1|Mux25~1_combout ),
	.datad(\aluComp|zero~2_combout ),
	.cin(gnd),
	.combout(\aluComp|zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|zero~3 .lut_mask = 16'hFFFE;
defparam \aluComp|zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N6
cycloneive_lcell_comb \aluComp|zero~0 (
// Equation(s):
// \aluComp|zero~0_combout  = (\aluComp|adder1|fa4|sum~combout ) # ((\aluComp|adder1|fa3|sum~combout ) # ((\aluComp|adder1|fa2|sum~combout ) # (\aluComp|adder1|fa5|sum~combout )))

	.dataa(\aluComp|adder1|fa4|sum~combout ),
	.datab(\aluComp|adder1|fa3|sum~combout ),
	.datac(\aluComp|adder1|fa2|sum~combout ),
	.datad(\aluComp|adder1|fa5|sum~combout ),
	.cin(gnd),
	.combout(\aluComp|zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|zero~0 .lut_mask = 16'hFFFE;
defparam \aluComp|zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N4
cycloneive_lcell_comb \aluComp|zero~1 (
// Equation(s):
// \aluComp|zero~1_combout  = (\aluComp|zero~0_combout ) # ((\aluComp|adder1|fa1|sum~combout ) # ((\aluComp|adder1|fa7|sum~combout ) # (\aluComp|adder1|fa6|sum~combout )))

	.dataa(\aluComp|zero~0_combout ),
	.datab(\aluComp|adder1|fa1|sum~combout ),
	.datac(\aluComp|adder1|fa7|sum~combout ),
	.datad(\aluComp|adder1|fa6|sum~combout ),
	.cin(gnd),
	.combout(\aluComp|zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|zero~1 .lut_mask = 16'hFFFE;
defparam \aluComp|zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y12_N0
cycloneive_lcell_comb \aluComp|zero~4 (
// Equation(s):
// \aluComp|zero~4_combout  = (\aluComp|mux1|Mux31~4_combout ) # ((\ALU_Op[1]~input_o  & ((\aluComp|zero~1_combout ))) # (!\ALU_Op[1]~input_o  & (\aluComp|zero~3_combout )))

	.dataa(\aluComp|zero~3_combout ),
	.datab(\aluComp|mux1|Mux31~4_combout ),
	.datac(\aluComp|zero~1_combout ),
	.datad(\ALU_Op[1]~input_o ),
	.cin(gnd),
	.combout(\aluComp|zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \aluComp|zero~4 .lut_mask = 16'hFCEE;
defparam \aluComp|zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \Inc_PC~input (
	.i(Inc_PC),
	.ibar(gnd),
	.o(\Inc_PC~input_o ));
// synopsys translate_off
defparam \Inc_PC~input .bus_hold = "false";
defparam \Inc_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N2
cycloneive_lcell_comb \pcComp|Add0~0 (
// Equation(s):
// \pcComp|Add0~0_combout  = \pcComp|q[2]~reg0_q  $ (VCC)
// \pcComp|Add0~1  = CARRY(\pcComp|q[2]~reg0_q )

	.dataa(gnd),
	.datab(\pcComp|q[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pcComp|Add0~0_combout ),
	.cout(\pcComp|Add0~1 ));
// synopsys translate_off
defparam \pcComp|Add0~0 .lut_mask = 16'h33CC;
defparam \pcComp|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneive_io_ibuf \Ld_PC~input (
	.i(Ld_PC),
	.ibar(gnd),
	.o(\Ld_PC~input_o ));
// synopsys translate_off
defparam \Ld_PC~input .bus_hold = "false";
defparam \Ld_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N14
cycloneive_lcell_comb \pcComp|q~0 (
// Equation(s):
// \pcComp|q~0_combout  = (\Ld_PC~input_o  & (\Inc_PC~input_o  & (\pcComp|Add0~0_combout ))) # (!\Ld_PC~input_o  & (((\pcComp|q[2]~reg0_q ))))

	.dataa(\Inc_PC~input_o ),
	.datab(\pcComp|Add0~0_combout ),
	.datac(\pcComp|q[2]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~0 .lut_mask = 16'h88F0;
defparam \pcComp|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \Clr_PC~input (
	.i(Clr_PC),
	.ibar(gnd),
	.o(\Clr_PC~input_o ));
// synopsys translate_off
defparam \Clr_PC~input .bus_hold = "false";
defparam \Clr_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \Clr_PC~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clr_PC~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clr_PC~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clr_PC~inputclkctrl .clock_type = "global clock";
defparam \Clr_PC~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X2_Y24_N15
dffeas \pcComp|q[2]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~0_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[2]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N4
cycloneive_lcell_comb \pcComp|Add0~2 (
// Equation(s):
// \pcComp|Add0~2_combout  = (\pcComp|q[3]~reg0_q  & (!\pcComp|Add0~1 )) # (!\pcComp|q[3]~reg0_q  & ((\pcComp|Add0~1 ) # (GND)))
// \pcComp|Add0~3  = CARRY((!\pcComp|Add0~1 ) # (!\pcComp|q[3]~reg0_q ))

	.dataa(\pcComp|q[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~1 ),
	.combout(\pcComp|Add0~2_combout ),
	.cout(\pcComp|Add0~3 ));
// synopsys translate_off
defparam \pcComp|Add0~2 .lut_mask = 16'h5A5F;
defparam \pcComp|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N4
cycloneive_lcell_comb \pcComp|q~1 (
// Equation(s):
// \pcComp|q~1_combout  = (\Ld_PC~input_o  & (\pcComp|Add0~2_combout  & ((\Inc_PC~input_o )))) # (!\Ld_PC~input_o  & (((\pcComp|q[3]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pcComp|Add0~2_combout ),
	.datac(\pcComp|q[3]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~1 .lut_mask = 16'hD850;
defparam \pcComp|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N5
dffeas \pcComp|q[3]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~1_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[3]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N6
cycloneive_lcell_comb \pcComp|Add0~4 (
// Equation(s):
// \pcComp|Add0~4_combout  = (\pcComp|q[4]~reg0_q  & (\pcComp|Add0~3  $ (GND))) # (!\pcComp|q[4]~reg0_q  & (!\pcComp|Add0~3  & VCC))
// \pcComp|Add0~5  = CARRY((\pcComp|q[4]~reg0_q  & !\pcComp|Add0~3 ))

	.dataa(\pcComp|q[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~3 ),
	.combout(\pcComp|Add0~4_combout ),
	.cout(\pcComp|Add0~5 ));
// synopsys translate_off
defparam \pcComp|Add0~4 .lut_mask = 16'hA50A;
defparam \pcComp|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N2
cycloneive_lcell_comb \pcComp|q~2 (
// Equation(s):
// \pcComp|q~2_combout  = (\Ld_PC~input_o  & (\pcComp|Add0~4_combout  & ((\Inc_PC~input_o )))) # (!\Ld_PC~input_o  & (((\pcComp|q[4]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pcComp|Add0~4_combout ),
	.datac(\pcComp|q[4]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~2 .lut_mask = 16'hD850;
defparam \pcComp|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N3
dffeas \pcComp|q[4]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~2_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[4]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N8
cycloneive_lcell_comb \pcComp|Add0~6 (
// Equation(s):
// \pcComp|Add0~6_combout  = (\pcComp|q[5]~reg0_q  & (!\pcComp|Add0~5 )) # (!\pcComp|q[5]~reg0_q  & ((\pcComp|Add0~5 ) # (GND)))
// \pcComp|Add0~7  = CARRY((!\pcComp|Add0~5 ) # (!\pcComp|q[5]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~5 ),
	.combout(\pcComp|Add0~6_combout ),
	.cout(\pcComp|Add0~7 ));
// synopsys translate_off
defparam \pcComp|Add0~6 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N12
cycloneive_lcell_comb \pcComp|q~3 (
// Equation(s):
// \pcComp|q~3_combout  = (\Ld_PC~input_o  & (\pcComp|Add0~6_combout  & (\Inc_PC~input_o ))) # (!\Ld_PC~input_o  & (((\pcComp|q[5]~reg0_q ))))

	.dataa(\pcComp|Add0~6_combout ),
	.datab(\Inc_PC~input_o ),
	.datac(\pcComp|q[5]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~3 .lut_mask = 16'h88F0;
defparam \pcComp|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N13
dffeas \pcComp|q[5]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~3_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[5]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N10
cycloneive_lcell_comb \pcComp|Add0~8 (
// Equation(s):
// \pcComp|Add0~8_combout  = (\pcComp|q[6]~reg0_q  & (\pcComp|Add0~7  $ (GND))) # (!\pcComp|q[6]~reg0_q  & (!\pcComp|Add0~7  & VCC))
// \pcComp|Add0~9  = CARRY((\pcComp|q[6]~reg0_q  & !\pcComp|Add0~7 ))

	.dataa(gnd),
	.datab(\pcComp|q[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~7 ),
	.combout(\pcComp|Add0~8_combout ),
	.cout(\pcComp|Add0~9 ));
// synopsys translate_off
defparam \pcComp|Add0~8 .lut_mask = 16'hC30C;
defparam \pcComp|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N10
cycloneive_lcell_comb \pcComp|q~4 (
// Equation(s):
// \pcComp|q~4_combout  = (\Ld_PC~input_o  & (\pcComp|Add0~8_combout  & (\Inc_PC~input_o ))) # (!\Ld_PC~input_o  & (((\pcComp|q[6]~reg0_q ))))

	.dataa(\pcComp|Add0~8_combout ),
	.datab(\Inc_PC~input_o ),
	.datac(\pcComp|q[6]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~4 .lut_mask = 16'h88F0;
defparam \pcComp|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N11
dffeas \pcComp|q[6]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~4_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[6]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N12
cycloneive_lcell_comb \pcComp|Add0~10 (
// Equation(s):
// \pcComp|Add0~10_combout  = (\pcComp|q[7]~reg0_q  & (!\pcComp|Add0~9 )) # (!\pcComp|q[7]~reg0_q  & ((\pcComp|Add0~9 ) # (GND)))
// \pcComp|Add0~11  = CARRY((!\pcComp|Add0~9 ) # (!\pcComp|q[7]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~9 ),
	.combout(\pcComp|Add0~10_combout ),
	.cout(\pcComp|Add0~11 ));
// synopsys translate_off
defparam \pcComp|Add0~10 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N0
cycloneive_lcell_comb \pcComp|q~5 (
// Equation(s):
// \pcComp|q~5_combout  = (\Ld_PC~input_o  & (\pcComp|Add0~10_combout  & (\Inc_PC~input_o ))) # (!\Ld_PC~input_o  & (((\pcComp|q[7]~reg0_q ))))

	.dataa(\pcComp|Add0~10_combout ),
	.datab(\Inc_PC~input_o ),
	.datac(\pcComp|q[7]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~5 .lut_mask = 16'h88F0;
defparam \pcComp|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N1
dffeas \pcComp|q[7]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~5_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[7]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N14
cycloneive_lcell_comb \pcComp|Add0~12 (
// Equation(s):
// \pcComp|Add0~12_combout  = (\pcComp|q[8]~reg0_q  & (\pcComp|Add0~11  $ (GND))) # (!\pcComp|q[8]~reg0_q  & (!\pcComp|Add0~11  & VCC))
// \pcComp|Add0~13  = CARRY((\pcComp|q[8]~reg0_q  & !\pcComp|Add0~11 ))

	.dataa(\pcComp|q[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~11 ),
	.combout(\pcComp|Add0~12_combout ),
	.cout(\pcComp|Add0~13 ));
// synopsys translate_off
defparam \pcComp|Add0~12 .lut_mask = 16'hA50A;
defparam \pcComp|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N6
cycloneive_lcell_comb \pcComp|q~6 (
// Equation(s):
// \pcComp|q~6_combout  = (\Ld_PC~input_o  & (\Inc_PC~input_o  & ((\pcComp|Add0~12_combout )))) # (!\Ld_PC~input_o  & (((\pcComp|q[8]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\Inc_PC~input_o ),
	.datac(\pcComp|q[8]~reg0_q ),
	.datad(\pcComp|Add0~12_combout ),
	.cin(gnd),
	.combout(\pcComp|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~6 .lut_mask = 16'hD850;
defparam \pcComp|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N7
dffeas \pcComp|q[8]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~6_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[8]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N16
cycloneive_lcell_comb \pcComp|Add0~14 (
// Equation(s):
// \pcComp|Add0~14_combout  = (\pcComp|q[9]~reg0_q  & (!\pcComp|Add0~13 )) # (!\pcComp|q[9]~reg0_q  & ((\pcComp|Add0~13 ) # (GND)))
// \pcComp|Add0~15  = CARRY((!\pcComp|Add0~13 ) # (!\pcComp|q[9]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~13 ),
	.combout(\pcComp|Add0~14_combout ),
	.cout(\pcComp|Add0~15 ));
// synopsys translate_off
defparam \pcComp|Add0~14 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N8
cycloneive_lcell_comb \pcComp|q~7 (
// Equation(s):
// \pcComp|q~7_combout  = (\Ld_PC~input_o  & (\pcComp|Add0~14_combout  & (\Inc_PC~input_o ))) # (!\Ld_PC~input_o  & (((\pcComp|q[9]~reg0_q ))))

	.dataa(\pcComp|Add0~14_combout ),
	.datab(\Inc_PC~input_o ),
	.datac(\pcComp|q[9]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~7 .lut_mask = 16'h88F0;
defparam \pcComp|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N9
dffeas \pcComp|q[9]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~7_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[9]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N18
cycloneive_lcell_comb \pcComp|Add0~16 (
// Equation(s):
// \pcComp|Add0~16_combout  = (\pcComp|q[10]~reg0_q  & (\pcComp|Add0~15  $ (GND))) # (!\pcComp|q[10]~reg0_q  & (!\pcComp|Add0~15  & VCC))
// \pcComp|Add0~17  = CARRY((\pcComp|q[10]~reg0_q  & !\pcComp|Add0~15 ))

	.dataa(gnd),
	.datab(\pcComp|q[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~15 ),
	.combout(\pcComp|Add0~16_combout ),
	.cout(\pcComp|Add0~17 ));
// synopsys translate_off
defparam \pcComp|Add0~16 .lut_mask = 16'hC30C;
defparam \pcComp|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N18
cycloneive_lcell_comb \pcComp|q~8 (
// Equation(s):
// \pcComp|q~8_combout  = (\Ld_PC~input_o  & (\Inc_PC~input_o  & (\pcComp|Add0~16_combout ))) # (!\Ld_PC~input_o  & (((\pcComp|q[10]~reg0_q ))))

	.dataa(\Inc_PC~input_o ),
	.datab(\pcComp|Add0~16_combout ),
	.datac(\pcComp|q[10]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~8 .lut_mask = 16'h88F0;
defparam \pcComp|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N19
dffeas \pcComp|q[10]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~8_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[10]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N20
cycloneive_lcell_comb \pcComp|Add0~18 (
// Equation(s):
// \pcComp|Add0~18_combout  = (\pcComp|q[11]~reg0_q  & (!\pcComp|Add0~17 )) # (!\pcComp|q[11]~reg0_q  & ((\pcComp|Add0~17 ) # (GND)))
// \pcComp|Add0~19  = CARRY((!\pcComp|Add0~17 ) # (!\pcComp|q[11]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~17 ),
	.combout(\pcComp|Add0~18_combout ),
	.cout(\pcComp|Add0~19 ));
// synopsys translate_off
defparam \pcComp|Add0~18 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N28
cycloneive_lcell_comb \pcComp|q~9 (
// Equation(s):
// \pcComp|q~9_combout  = (\Ld_PC~input_o  & (\Inc_PC~input_o  & (\pcComp|Add0~18_combout ))) # (!\Ld_PC~input_o  & (((\pcComp|q[11]~reg0_q ))))

	.dataa(\Inc_PC~input_o ),
	.datab(\pcComp|Add0~18_combout ),
	.datac(\pcComp|q[11]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~9 .lut_mask = 16'h88F0;
defparam \pcComp|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N29
dffeas \pcComp|q[11]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~9_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[11]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N22
cycloneive_lcell_comb \pcComp|Add0~20 (
// Equation(s):
// \pcComp|Add0~20_combout  = (\pcComp|q[12]~reg0_q  & (\pcComp|Add0~19  $ (GND))) # (!\pcComp|q[12]~reg0_q  & (!\pcComp|Add0~19  & VCC))
// \pcComp|Add0~21  = CARRY((\pcComp|q[12]~reg0_q  & !\pcComp|Add0~19 ))

	.dataa(gnd),
	.datab(\pcComp|q[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~19 ),
	.combout(\pcComp|Add0~20_combout ),
	.cout(\pcComp|Add0~21 ));
// synopsys translate_off
defparam \pcComp|Add0~20 .lut_mask = 16'hC30C;
defparam \pcComp|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N22
cycloneive_lcell_comb \pcComp|q~10 (
// Equation(s):
// \pcComp|q~10_combout  = (\Ld_PC~input_o  & (\Inc_PC~input_o  & (\pcComp|Add0~20_combout ))) # (!\Ld_PC~input_o  & (((\pcComp|q[12]~reg0_q ))))

	.dataa(\Inc_PC~input_o ),
	.datab(\pcComp|Add0~20_combout ),
	.datac(\pcComp|q[12]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~10 .lut_mask = 16'h88F0;
defparam \pcComp|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N23
dffeas \pcComp|q[12]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~10_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[12]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N24
cycloneive_lcell_comb \pcComp|Add0~22 (
// Equation(s):
// \pcComp|Add0~22_combout  = (\pcComp|q[13]~reg0_q  & (!\pcComp|Add0~21 )) # (!\pcComp|q[13]~reg0_q  & ((\pcComp|Add0~21 ) # (GND)))
// \pcComp|Add0~23  = CARRY((!\pcComp|Add0~21 ) # (!\pcComp|q[13]~reg0_q ))

	.dataa(\pcComp|q[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~21 ),
	.combout(\pcComp|Add0~22_combout ),
	.cout(\pcComp|Add0~23 ));
// synopsys translate_off
defparam \pcComp|Add0~22 .lut_mask = 16'h5A5F;
defparam \pcComp|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N20
cycloneive_lcell_comb \pcComp|q~11 (
// Equation(s):
// \pcComp|q~11_combout  = (\Ld_PC~input_o  & (\Inc_PC~input_o  & (\pcComp|Add0~22_combout ))) # (!\Ld_PC~input_o  & (((\pcComp|q[13]~reg0_q ))))

	.dataa(\Inc_PC~input_o ),
	.datab(\pcComp|Add0~22_combout ),
	.datac(\pcComp|q[13]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~11 .lut_mask = 16'h88F0;
defparam \pcComp|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N21
dffeas \pcComp|q[13]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~11_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[13]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N26
cycloneive_lcell_comb \pcComp|Add0~24 (
// Equation(s):
// \pcComp|Add0~24_combout  = (\pcComp|q[14]~reg0_q  & (\pcComp|Add0~23  $ (GND))) # (!\pcComp|q[14]~reg0_q  & (!\pcComp|Add0~23  & VCC))
// \pcComp|Add0~25  = CARRY((\pcComp|q[14]~reg0_q  & !\pcComp|Add0~23 ))

	.dataa(\pcComp|q[14]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~23 ),
	.combout(\pcComp|Add0~24_combout ),
	.cout(\pcComp|Add0~25 ));
// synopsys translate_off
defparam \pcComp|Add0~24 .lut_mask = 16'hA50A;
defparam \pcComp|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N30
cycloneive_lcell_comb \pcComp|q~12 (
// Equation(s):
// \pcComp|q~12_combout  = (\Ld_PC~input_o  & (\pcComp|Add0~24_combout  & ((\Inc_PC~input_o )))) # (!\Ld_PC~input_o  & (((\pcComp|q[14]~reg0_q ))))

	.dataa(\Ld_PC~input_o ),
	.datab(\pcComp|Add0~24_combout ),
	.datac(\pcComp|q[14]~reg0_q ),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~12 .lut_mask = 16'hD850;
defparam \pcComp|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N31
dffeas \pcComp|q[14]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~12_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[14]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N28
cycloneive_lcell_comb \pcComp|Add0~26 (
// Equation(s):
// \pcComp|Add0~26_combout  = (\pcComp|q[15]~reg0_q  & (!\pcComp|Add0~25 )) # (!\pcComp|q[15]~reg0_q  & ((\pcComp|Add0~25 ) # (GND)))
// \pcComp|Add0~27  = CARRY((!\pcComp|Add0~25 ) # (!\pcComp|q[15]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~25 ),
	.combout(\pcComp|Add0~26_combout ),
	.cout(\pcComp|Add0~27 ));
// synopsys translate_off
defparam \pcComp|Add0~26 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N24
cycloneive_lcell_comb \pcComp|q~13 (
// Equation(s):
// \pcComp|q~13_combout  = (\Ld_PC~input_o  & (\Inc_PC~input_o  & (\pcComp|Add0~26_combout ))) # (!\Ld_PC~input_o  & (((\pcComp|q[15]~reg0_q ))))

	.dataa(\Inc_PC~input_o ),
	.datab(\pcComp|Add0~26_combout ),
	.datac(\pcComp|q[15]~reg0_q ),
	.datad(\Ld_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~13 .lut_mask = 16'h88F0;
defparam \pcComp|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N25
dffeas \pcComp|q[15]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~13_combout ),
	.asdata(vcc),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[15]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N30
cycloneive_lcell_comb \pcComp|Add0~28 (
// Equation(s):
// \pcComp|Add0~28_combout  = (\pcComp|q[16]~reg0_q  & (\pcComp|Add0~27  $ (GND))) # (!\pcComp|q[16]~reg0_q  & (!\pcComp|Add0~27  & VCC))
// \pcComp|Add0~29  = CARRY((\pcComp|q[16]~reg0_q  & !\pcComp|Add0~27 ))

	.dataa(gnd),
	.datab(\pcComp|q[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~27 ),
	.combout(\pcComp|Add0~28_combout ),
	.cout(\pcComp|Add0~29 ));
// synopsys translate_off
defparam \pcComp|Add0~28 .lut_mask = 16'hC30C;
defparam \pcComp|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y24_N0
cycloneive_lcell_comb \pcComp|q~14 (
// Equation(s):
// \pcComp|q~14_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~28_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [0])))

	.dataa(\pcComp|Add0~28_combout ),
	.datab(\regIR|Q [0]),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~14 .lut_mask = 16'hAACC;
defparam \pcComp|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y24_N1
dffeas \pcComp|q[16]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~14_combout ),
	.asdata(\pcComp|q[16]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[16]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N0
cycloneive_lcell_comb \pcComp|Add0~30 (
// Equation(s):
// \pcComp|Add0~30_combout  = (\pcComp|q[17]~reg0_q  & (!\pcComp|Add0~29 )) # (!\pcComp|q[17]~reg0_q  & ((\pcComp|Add0~29 ) # (GND)))
// \pcComp|Add0~31  = CARRY((!\pcComp|Add0~29 ) # (!\pcComp|q[17]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~29 ),
	.combout(\pcComp|Add0~30_combout ),
	.cout(\pcComp|Add0~31 ));
// synopsys translate_off
defparam \pcComp|Add0~30 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N0
cycloneive_lcell_comb \pcComp|q~15 (
// Equation(s):
// \pcComp|q~15_combout  = (\Inc_PC~input_o  & ((\pcComp|Add0~30_combout ))) # (!\Inc_PC~input_o  & (\regIR|Q [1]))

	.dataa(\regIR|Q [1]),
	.datab(\pcComp|Add0~30_combout ),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~15 .lut_mask = 16'hCCAA;
defparam \pcComp|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N1
dffeas \pcComp|q[17]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~15_combout ),
	.asdata(\pcComp|q[17]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[17]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
cycloneive_lcell_comb \pcComp|Add0~32 (
// Equation(s):
// \pcComp|Add0~32_combout  = (\pcComp|q[18]~reg0_q  & (\pcComp|Add0~31  $ (GND))) # (!\pcComp|q[18]~reg0_q  & (!\pcComp|Add0~31  & VCC))
// \pcComp|Add0~33  = CARRY((\pcComp|q[18]~reg0_q  & !\pcComp|Add0~31 ))

	.dataa(\pcComp|q[18]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~31 ),
	.combout(\pcComp|Add0~32_combout ),
	.cout(\pcComp|Add0~33 ));
// synopsys translate_off
defparam \pcComp|Add0~32 .lut_mask = 16'hA50A;
defparam \pcComp|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N30
cycloneive_lcell_comb \pcComp|q~16 (
// Equation(s):
// \pcComp|q~16_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~32_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [2])))

	.dataa(\pcComp|Add0~32_combout ),
	.datab(\Inc_PC~input_o ),
	.datac(gnd),
	.datad(\regIR|Q [2]),
	.cin(gnd),
	.combout(\pcComp|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~16 .lut_mask = 16'hBB88;
defparam \pcComp|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N31
dffeas \pcComp|q[18]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~16_combout ),
	.asdata(\pcComp|q[18]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[18]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N4
cycloneive_lcell_comb \pcComp|Add0~34 (
// Equation(s):
// \pcComp|Add0~34_combout  = (\pcComp|q[19]~reg0_q  & (!\pcComp|Add0~33 )) # (!\pcComp|q[19]~reg0_q  & ((\pcComp|Add0~33 ) # (GND)))
// \pcComp|Add0~35  = CARRY((!\pcComp|Add0~33 ) # (!\pcComp|q[19]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[19]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~33 ),
	.combout(\pcComp|Add0~34_combout ),
	.cout(\pcComp|Add0~35 ));
// synopsys translate_off
defparam \pcComp|Add0~34 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N28
cycloneive_lcell_comb \pcComp|q~17 (
// Equation(s):
// \pcComp|q~17_combout  = (\Inc_PC~input_o  & ((\pcComp|Add0~34_combout ))) # (!\Inc_PC~input_o  & (\regIR|Q [3]))

	.dataa(\regIR|Q [3]),
	.datab(\pcComp|Add0~34_combout ),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~17_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~17 .lut_mask = 16'hCCAA;
defparam \pcComp|q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N29
dffeas \pcComp|q[19]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~17_combout ),
	.asdata(\pcComp|q[19]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[19]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N6
cycloneive_lcell_comb \pcComp|Add0~36 (
// Equation(s):
// \pcComp|Add0~36_combout  = (\pcComp|q[20]~reg0_q  & (\pcComp|Add0~35  $ (GND))) # (!\pcComp|q[20]~reg0_q  & (!\pcComp|Add0~35  & VCC))
// \pcComp|Add0~37  = CARRY((\pcComp|q[20]~reg0_q  & !\pcComp|Add0~35 ))

	.dataa(\pcComp|q[20]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~35 ),
	.combout(\pcComp|Add0~36_combout ),
	.cout(\pcComp|Add0~37 ));
// synopsys translate_off
defparam \pcComp|Add0~36 .lut_mask = 16'hA50A;
defparam \pcComp|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N18
cycloneive_lcell_comb \pcComp|q~18 (
// Equation(s):
// \pcComp|q~18_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~36_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [4])))

	.dataa(\pcComp|Add0~36_combout ),
	.datab(\regIR|Q [4]),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~18_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~18 .lut_mask = 16'hAACC;
defparam \pcComp|q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N19
dffeas \pcComp|q[20]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~18_combout ),
	.asdata(\pcComp|q[20]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[20]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N8
cycloneive_lcell_comb \pcComp|Add0~38 (
// Equation(s):
// \pcComp|Add0~38_combout  = (\pcComp|q[21]~reg0_q  & (!\pcComp|Add0~37 )) # (!\pcComp|q[21]~reg0_q  & ((\pcComp|Add0~37 ) # (GND)))
// \pcComp|Add0~39  = CARRY((!\pcComp|Add0~37 ) # (!\pcComp|q[21]~reg0_q ))

	.dataa(\pcComp|q[21]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~37 ),
	.combout(\pcComp|Add0~38_combout ),
	.cout(\pcComp|Add0~39 ));
// synopsys translate_off
defparam \pcComp|Add0~38 .lut_mask = 16'h5A5F;
defparam \pcComp|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N20
cycloneive_lcell_comb \pcComp|q~19 (
// Equation(s):
// \pcComp|q~19_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~38_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [5])))

	.dataa(\pcComp|Add0~38_combout ),
	.datab(\regIR|Q [5]),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~19_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~19 .lut_mask = 16'hAACC;
defparam \pcComp|q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N21
dffeas \pcComp|q[21]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~19_combout ),
	.asdata(\pcComp|q[21]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[21]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N10
cycloneive_lcell_comb \pcComp|Add0~40 (
// Equation(s):
// \pcComp|Add0~40_combout  = (\pcComp|q[22]~reg0_q  & (\pcComp|Add0~39  $ (GND))) # (!\pcComp|q[22]~reg0_q  & (!\pcComp|Add0~39  & VCC))
// \pcComp|Add0~41  = CARRY((\pcComp|q[22]~reg0_q  & !\pcComp|Add0~39 ))

	.dataa(gnd),
	.datab(\pcComp|q[22]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~39 ),
	.combout(\pcComp|Add0~40_combout ),
	.cout(\pcComp|Add0~41 ));
// synopsys translate_off
defparam \pcComp|Add0~40 .lut_mask = 16'hC30C;
defparam \pcComp|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N22
cycloneive_lcell_comb \pcComp|q~20 (
// Equation(s):
// \pcComp|q~20_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~40_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [6])))

	.dataa(\pcComp|Add0~40_combout ),
	.datab(\regIR|Q [6]),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~20_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~20 .lut_mask = 16'hAACC;
defparam \pcComp|q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N23
dffeas \pcComp|q[22]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~20_combout ),
	.asdata(\pcComp|q[22]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[22]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneive_lcell_comb \pcComp|Add0~42 (
// Equation(s):
// \pcComp|Add0~42_combout  = (\pcComp|q[23]~reg0_q  & (!\pcComp|Add0~41 )) # (!\pcComp|q[23]~reg0_q  & ((\pcComp|Add0~41 ) # (GND)))
// \pcComp|Add0~43  = CARRY((!\pcComp|Add0~41 ) # (!\pcComp|q[23]~reg0_q ))

	.dataa(\pcComp|q[23]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~41 ),
	.combout(\pcComp|Add0~42_combout ),
	.cout(\pcComp|Add0~43 ));
// synopsys translate_off
defparam \pcComp|Add0~42 .lut_mask = 16'h5A5F;
defparam \pcComp|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y24_N16
cycloneive_lcell_comb \pcComp|q~21 (
// Equation(s):
// \pcComp|q~21_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~42_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [7])))

	.dataa(\Inc_PC~input_o ),
	.datab(\pcComp|Add0~42_combout ),
	.datac(gnd),
	.datad(\regIR|Q [7]),
	.cin(gnd),
	.combout(\pcComp|q~21_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~21 .lut_mask = 16'hDD88;
defparam \pcComp|q~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y24_N17
dffeas \pcComp|q[23]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~21_combout ),
	.asdata(\pcComp|q[23]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[23]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
cycloneive_lcell_comb \pcComp|Add0~44 (
// Equation(s):
// \pcComp|Add0~44_combout  = (\pcComp|q[24]~reg0_q  & (\pcComp|Add0~43  $ (GND))) # (!\pcComp|q[24]~reg0_q  & (!\pcComp|Add0~43  & VCC))
// \pcComp|Add0~45  = CARRY((\pcComp|q[24]~reg0_q  & !\pcComp|Add0~43 ))

	.dataa(gnd),
	.datab(\pcComp|q[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~43 ),
	.combout(\pcComp|Add0~44_combout ),
	.cout(\pcComp|Add0~45 ));
// synopsys translate_off
defparam \pcComp|Add0~44 .lut_mask = 16'hC30C;
defparam \pcComp|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N12
cycloneive_lcell_comb \pcComp|q~22 (
// Equation(s):
// \pcComp|q~22_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~44_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [8])))

	.dataa(\pcComp|Add0~44_combout ),
	.datab(\Inc_PC~input_o ),
	.datac(gnd),
	.datad(\regIR|Q [8]),
	.cin(gnd),
	.combout(\pcComp|q~22_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~22 .lut_mask = 16'hBB88;
defparam \pcComp|q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N13
dffeas \pcComp|q[24]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~22_combout ),
	.asdata(\pcComp|q[24]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[24]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneive_lcell_comb \pcComp|Add0~46 (
// Equation(s):
// \pcComp|Add0~46_combout  = (\pcComp|q[25]~reg0_q  & (!\pcComp|Add0~45 )) # (!\pcComp|q[25]~reg0_q  & ((\pcComp|Add0~45 ) # (GND)))
// \pcComp|Add0~47  = CARRY((!\pcComp|Add0~45 ) # (!\pcComp|q[25]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~45 ),
	.combout(\pcComp|Add0~46_combout ),
	.cout(\pcComp|Add0~47 ));
// synopsys translate_off
defparam \pcComp|Add0~46 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N14
cycloneive_lcell_comb \pcComp|q~23 (
// Equation(s):
// \pcComp|q~23_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~46_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [9])))

	.dataa(\pcComp|Add0~46_combout ),
	.datab(\regIR|Q [9]),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~23_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~23 .lut_mask = 16'hAACC;
defparam \pcComp|q~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N15
dffeas \pcComp|q[25]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~23_combout ),
	.asdata(\pcComp|q[25]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[25]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N18
cycloneive_lcell_comb \pcComp|Add0~48 (
// Equation(s):
// \pcComp|Add0~48_combout  = (\pcComp|q[26]~reg0_q  & (\pcComp|Add0~47  $ (GND))) # (!\pcComp|q[26]~reg0_q  & (!\pcComp|Add0~47  & VCC))
// \pcComp|Add0~49  = CARRY((\pcComp|q[26]~reg0_q  & !\pcComp|Add0~47 ))

	.dataa(gnd),
	.datab(\pcComp|q[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~47 ),
	.combout(\pcComp|Add0~48_combout ),
	.cout(\pcComp|Add0~49 ));
// synopsys translate_off
defparam \pcComp|Add0~48 .lut_mask = 16'hC30C;
defparam \pcComp|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N16
cycloneive_lcell_comb \pcComp|q~24 (
// Equation(s):
// \pcComp|q~24_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~48_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [10])))

	.dataa(\pcComp|Add0~48_combout ),
	.datab(\Inc_PC~input_o ),
	.datac(gnd),
	.datad(\regIR|Q [10]),
	.cin(gnd),
	.combout(\pcComp|q~24_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~24 .lut_mask = 16'hBB88;
defparam \pcComp|q~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N17
dffeas \pcComp|q[26]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~24_combout ),
	.asdata(\pcComp|q[26]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[26]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N20
cycloneive_lcell_comb \pcComp|Add0~50 (
// Equation(s):
// \pcComp|Add0~50_combout  = (\pcComp|q[27]~reg0_q  & (!\pcComp|Add0~49 )) # (!\pcComp|q[27]~reg0_q  & ((\pcComp|Add0~49 ) # (GND)))
// \pcComp|Add0~51  = CARRY((!\pcComp|Add0~49 ) # (!\pcComp|q[27]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[27]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~49 ),
	.combout(\pcComp|Add0~50_combout ),
	.cout(\pcComp|Add0~51 ));
// synopsys translate_off
defparam \pcComp|Add0~50 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N26
cycloneive_lcell_comb \pcComp|q~25 (
// Equation(s):
// \pcComp|q~25_combout  = (\Inc_PC~input_o  & ((\pcComp|Add0~50_combout ))) # (!\Inc_PC~input_o  & (\regIR|Q [11]))

	.dataa(\regIR|Q [11]),
	.datab(\pcComp|Add0~50_combout ),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~25_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~25 .lut_mask = 16'hCCAA;
defparam \pcComp|q~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N27
dffeas \pcComp|q[27]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~25_combout ),
	.asdata(\pcComp|q[27]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[27]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N22
cycloneive_lcell_comb \pcComp|Add0~52 (
// Equation(s):
// \pcComp|Add0~52_combout  = (\pcComp|q[28]~reg0_q  & (\pcComp|Add0~51  $ (GND))) # (!\pcComp|q[28]~reg0_q  & (!\pcComp|Add0~51  & VCC))
// \pcComp|Add0~53  = CARRY((\pcComp|q[28]~reg0_q  & !\pcComp|Add0~51 ))

	.dataa(gnd),
	.datab(\pcComp|q[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~51 ),
	.combout(\pcComp|Add0~52_combout ),
	.cout(\pcComp|Add0~53 ));
// synopsys translate_off
defparam \pcComp|Add0~52 .lut_mask = 16'hC30C;
defparam \pcComp|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N8
cycloneive_lcell_comb \pcComp|q~26 (
// Equation(s):
// \pcComp|q~26_combout  = (\Inc_PC~input_o  & ((\pcComp|Add0~52_combout ))) # (!\Inc_PC~input_o  & (\regIR|Q [12]))

	.dataa(\regIR|Q [12]),
	.datab(\pcComp|Add0~52_combout ),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~26_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~26 .lut_mask = 16'hCCAA;
defparam \pcComp|q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N9
dffeas \pcComp|q[28]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~26_combout ),
	.asdata(\pcComp|q[28]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[28]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N24
cycloneive_lcell_comb \pcComp|Add0~54 (
// Equation(s):
// \pcComp|Add0~54_combout  = (\pcComp|q[29]~reg0_q  & (!\pcComp|Add0~53 )) # (!\pcComp|q[29]~reg0_q  & ((\pcComp|Add0~53 ) # (GND)))
// \pcComp|Add0~55  = CARRY((!\pcComp|Add0~53 ) # (!\pcComp|q[29]~reg0_q ))

	.dataa(gnd),
	.datab(\pcComp|q[29]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~53 ),
	.combout(\pcComp|Add0~54_combout ),
	.cout(\pcComp|Add0~55 ));
// synopsys translate_off
defparam \pcComp|Add0~54 .lut_mask = 16'h3C3F;
defparam \pcComp|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N10
cycloneive_lcell_comb \pcComp|q~27 (
// Equation(s):
// \pcComp|q~27_combout  = (\Inc_PC~input_o  & ((\pcComp|Add0~54_combout ))) # (!\Inc_PC~input_o  & (\regIR|Q [13]))

	.dataa(\regIR|Q [13]),
	.datab(\pcComp|Add0~54_combout ),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~27_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~27 .lut_mask = 16'hCCAA;
defparam \pcComp|q~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N11
dffeas \pcComp|q[29]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~27_combout ),
	.asdata(\pcComp|q[29]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[29]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
cycloneive_lcell_comb \pcComp|Add0~56 (
// Equation(s):
// \pcComp|Add0~56_combout  = (\pcComp|q[30]~reg0_q  & (\pcComp|Add0~55  $ (GND))) # (!\pcComp|q[30]~reg0_q  & (!\pcComp|Add0~55  & VCC))
// \pcComp|Add0~57  = CARRY((\pcComp|q[30]~reg0_q  & !\pcComp|Add0~55 ))

	.dataa(\pcComp|q[30]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcComp|Add0~55 ),
	.combout(\pcComp|Add0~56_combout ),
	.cout(\pcComp|Add0~57 ));
// synopsys translate_off
defparam \pcComp|Add0~56 .lut_mask = 16'hA50A;
defparam \pcComp|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y23_N24
cycloneive_lcell_comb \pcComp|q~28 (
// Equation(s):
// \pcComp|q~28_combout  = (\Inc_PC~input_o  & (\pcComp|Add0~56_combout )) # (!\Inc_PC~input_o  & ((\regIR|Q [14])))

	.dataa(\pcComp|Add0~56_combout ),
	.datab(\regIR|Q [14]),
	.datac(gnd),
	.datad(\Inc_PC~input_o ),
	.cin(gnd),
	.combout(\pcComp|q~28_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~28 .lut_mask = 16'hAACC;
defparam \pcComp|q~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y23_N25
dffeas \pcComp|q[30]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~28_combout ),
	.asdata(\pcComp|q[30]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[30]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneive_lcell_comb \pcComp|Add0~58 (
// Equation(s):
// \pcComp|Add0~58_combout  = \pcComp|q[31]~reg0_q  $ (\pcComp|Add0~57 )

	.dataa(\pcComp|q[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pcComp|Add0~57 ),
	.combout(\pcComp|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|Add0~58 .lut_mask = 16'h5A5A;
defparam \pcComp|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
cycloneive_lcell_comb \pcComp|q~29 (
// Equation(s):
// \pcComp|q~29_combout  = (\Inc_PC~input_o  & ((\pcComp|Add0~58_combout ))) # (!\Inc_PC~input_o  & (\regIR|Q [15]))

	.dataa(\regIR|Q [15]),
	.datab(\Inc_PC~input_o ),
	.datac(gnd),
	.datad(\pcComp|Add0~58_combout ),
	.cin(gnd),
	.combout(\pcComp|q~29_combout ),
	.cout());
// synopsys translate_off
defparam \pcComp|q~29 .lut_mask = 16'hEE22;
defparam \pcComp|q~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N31
dffeas \pcComp|q[31]~reg0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\pcComp|q~29_combout ),
	.asdata(\pcComp|q[31]~reg0_q ),
	.clrn(!\Clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Ld_PC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcComp|q[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcComp|q[31]~reg0 .is_wysiwyg = "true";
defparam \pcComp|q[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \Clr_C~input (
	.i(Clr_C),
	.ibar(gnd),
	.o(\Clr_C~input_o ));
// synopsys translate_off
defparam \Clr_C~input .bus_hold = "false";
defparam \Clr_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \Ld_C~input (
	.i(Ld_C),
	.ibar(gnd),
	.o(\Ld_C~input_o ));
// synopsys translate_off
defparam \Ld_C~input .bus_hold = "false";
defparam \Ld_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \Clr_Z~input (
	.i(Clr_Z),
	.ibar(gnd),
	.o(\Clr_Z~input_o ));
// synopsys translate_off
defparam \Clr_Z~input .bus_hold = "false";
defparam \Clr_Z~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \Ld_Z~input (
	.i(Ld_Z),
	.ibar(gnd),
	.o(\Ld_Z~input_o ));
// synopsys translate_off
defparam \Ld_Z~input .bus_hold = "false";
defparam \Ld_Z~input .simulate_z_as = "z";
// synopsys translate_on

assign Out_A[0] = \Out_A[0]~output_o ;

assign Out_A[1] = \Out_A[1]~output_o ;

assign Out_A[2] = \Out_A[2]~output_o ;

assign Out_A[3] = \Out_A[3]~output_o ;

assign Out_A[4] = \Out_A[4]~output_o ;

assign Out_A[5] = \Out_A[5]~output_o ;

assign Out_A[6] = \Out_A[6]~output_o ;

assign Out_A[7] = \Out_A[7]~output_o ;

assign Out_A[8] = \Out_A[8]~output_o ;

assign Out_A[9] = \Out_A[9]~output_o ;

assign Out_A[10] = \Out_A[10]~output_o ;

assign Out_A[11] = \Out_A[11]~output_o ;

assign Out_A[12] = \Out_A[12]~output_o ;

assign Out_A[13] = \Out_A[13]~output_o ;

assign Out_A[14] = \Out_A[14]~output_o ;

assign Out_A[15] = \Out_A[15]~output_o ;

assign Out_A[16] = \Out_A[16]~output_o ;

assign Out_A[17] = \Out_A[17]~output_o ;

assign Out_A[18] = \Out_A[18]~output_o ;

assign Out_A[19] = \Out_A[19]~output_o ;

assign Out_A[20] = \Out_A[20]~output_o ;

assign Out_A[21] = \Out_A[21]~output_o ;

assign Out_A[22] = \Out_A[22]~output_o ;

assign Out_A[23] = \Out_A[23]~output_o ;

assign Out_A[24] = \Out_A[24]~output_o ;

assign Out_A[25] = \Out_A[25]~output_o ;

assign Out_A[26] = \Out_A[26]~output_o ;

assign Out_A[27] = \Out_A[27]~output_o ;

assign Out_A[28] = \Out_A[28]~output_o ;

assign Out_A[29] = \Out_A[29]~output_o ;

assign Out_A[30] = \Out_A[30]~output_o ;

assign Out_A[31] = \Out_A[31]~output_o ;

assign Out_B[0] = \Out_B[0]~output_o ;

assign Out_B[1] = \Out_B[1]~output_o ;

assign Out_B[2] = \Out_B[2]~output_o ;

assign Out_B[3] = \Out_B[3]~output_o ;

assign Out_B[4] = \Out_B[4]~output_o ;

assign Out_B[5] = \Out_B[5]~output_o ;

assign Out_B[6] = \Out_B[6]~output_o ;

assign Out_B[7] = \Out_B[7]~output_o ;

assign Out_B[8] = \Out_B[8]~output_o ;

assign Out_B[9] = \Out_B[9]~output_o ;

assign Out_B[10] = \Out_B[10]~output_o ;

assign Out_B[11] = \Out_B[11]~output_o ;

assign Out_B[12] = \Out_B[12]~output_o ;

assign Out_B[13] = \Out_B[13]~output_o ;

assign Out_B[14] = \Out_B[14]~output_o ;

assign Out_B[15] = \Out_B[15]~output_o ;

assign Out_B[16] = \Out_B[16]~output_o ;

assign Out_B[17] = \Out_B[17]~output_o ;

assign Out_B[18] = \Out_B[18]~output_o ;

assign Out_B[19] = \Out_B[19]~output_o ;

assign Out_B[20] = \Out_B[20]~output_o ;

assign Out_B[21] = \Out_B[21]~output_o ;

assign Out_B[22] = \Out_B[22]~output_o ;

assign Out_B[23] = \Out_B[23]~output_o ;

assign Out_B[24] = \Out_B[24]~output_o ;

assign Out_B[25] = \Out_B[25]~output_o ;

assign Out_B[26] = \Out_B[26]~output_o ;

assign Out_B[27] = \Out_B[27]~output_o ;

assign Out_B[28] = \Out_B[28]~output_o ;

assign Out_B[29] = \Out_B[29]~output_o ;

assign Out_B[30] = \Out_B[30]~output_o ;

assign Out_B[31] = \Out_B[31]~output_o ;

assign Out_C = \Out_C~output_o ;

assign Out_Z = \Out_Z~output_o ;

assign Out_PC[0] = \Out_PC[0]~output_o ;

assign Out_PC[1] = \Out_PC[1]~output_o ;

assign Out_PC[2] = \Out_PC[2]~output_o ;

assign Out_PC[3] = \Out_PC[3]~output_o ;

assign Out_PC[4] = \Out_PC[4]~output_o ;

assign Out_PC[5] = \Out_PC[5]~output_o ;

assign Out_PC[6] = \Out_PC[6]~output_o ;

assign Out_PC[7] = \Out_PC[7]~output_o ;

assign Out_PC[8] = \Out_PC[8]~output_o ;

assign Out_PC[9] = \Out_PC[9]~output_o ;

assign Out_PC[10] = \Out_PC[10]~output_o ;

assign Out_PC[11] = \Out_PC[11]~output_o ;

assign Out_PC[12] = \Out_PC[12]~output_o ;

assign Out_PC[13] = \Out_PC[13]~output_o ;

assign Out_PC[14] = \Out_PC[14]~output_o ;

assign Out_PC[15] = \Out_PC[15]~output_o ;

assign Out_PC[16] = \Out_PC[16]~output_o ;

assign Out_PC[17] = \Out_PC[17]~output_o ;

assign Out_PC[18] = \Out_PC[18]~output_o ;

assign Out_PC[19] = \Out_PC[19]~output_o ;

assign Out_PC[20] = \Out_PC[20]~output_o ;

assign Out_PC[21] = \Out_PC[21]~output_o ;

assign Out_PC[22] = \Out_PC[22]~output_o ;

assign Out_PC[23] = \Out_PC[23]~output_o ;

assign Out_PC[24] = \Out_PC[24]~output_o ;

assign Out_PC[25] = \Out_PC[25]~output_o ;

assign Out_PC[26] = \Out_PC[26]~output_o ;

assign Out_PC[27] = \Out_PC[27]~output_o ;

assign Out_PC[28] = \Out_PC[28]~output_o ;

assign Out_PC[29] = \Out_PC[29]~output_o ;

assign Out_PC[30] = \Out_PC[30]~output_o ;

assign Out_PC[31] = \Out_PC[31]~output_o ;

assign Out_IR[0] = \Out_IR[0]~output_o ;

assign Out_IR[1] = \Out_IR[1]~output_o ;

assign Out_IR[2] = \Out_IR[2]~output_o ;

assign Out_IR[3] = \Out_IR[3]~output_o ;

assign Out_IR[4] = \Out_IR[4]~output_o ;

assign Out_IR[5] = \Out_IR[5]~output_o ;

assign Out_IR[6] = \Out_IR[6]~output_o ;

assign Out_IR[7] = \Out_IR[7]~output_o ;

assign Out_IR[8] = \Out_IR[8]~output_o ;

assign Out_IR[9] = \Out_IR[9]~output_o ;

assign Out_IR[10] = \Out_IR[10]~output_o ;

assign Out_IR[11] = \Out_IR[11]~output_o ;

assign Out_IR[12] = \Out_IR[12]~output_o ;

assign Out_IR[13] = \Out_IR[13]~output_o ;

assign Out_IR[14] = \Out_IR[14]~output_o ;

assign Out_IR[15] = \Out_IR[15]~output_o ;

assign Out_IR[16] = \Out_IR[16]~output_o ;

assign Out_IR[17] = \Out_IR[17]~output_o ;

assign Out_IR[18] = \Out_IR[18]~output_o ;

assign Out_IR[19] = \Out_IR[19]~output_o ;

assign Out_IR[20] = \Out_IR[20]~output_o ;

assign Out_IR[21] = \Out_IR[21]~output_o ;

assign Out_IR[22] = \Out_IR[22]~output_o ;

assign Out_IR[23] = \Out_IR[23]~output_o ;

assign Out_IR[24] = \Out_IR[24]~output_o ;

assign Out_IR[25] = \Out_IR[25]~output_o ;

assign Out_IR[26] = \Out_IR[26]~output_o ;

assign Out_IR[27] = \Out_IR[27]~output_o ;

assign Out_IR[28] = \Out_IR[28]~output_o ;

assign Out_IR[29] = \Out_IR[29]~output_o ;

assign Out_IR[30] = \Out_IR[30]~output_o ;

assign Out_IR[31] = \Out_IR[31]~output_o ;

assign ADDR_OUT[0] = \ADDR_OUT[0]~output_o ;

assign ADDR_OUT[1] = \ADDR_OUT[1]~output_o ;

assign ADDR_OUT[2] = \ADDR_OUT[2]~output_o ;

assign ADDR_OUT[3] = \ADDR_OUT[3]~output_o ;

assign ADDR_OUT[4] = \ADDR_OUT[4]~output_o ;

assign ADDR_OUT[5] = \ADDR_OUT[5]~output_o ;

assign ADDR_OUT[6] = \ADDR_OUT[6]~output_o ;

assign ADDR_OUT[7] = \ADDR_OUT[7]~output_o ;

assign ADDR_OUT[8] = \ADDR_OUT[8]~output_o ;

assign ADDR_OUT[9] = \ADDR_OUT[9]~output_o ;

assign ADDR_OUT[10] = \ADDR_OUT[10]~output_o ;

assign ADDR_OUT[11] = \ADDR_OUT[11]~output_o ;

assign ADDR_OUT[12] = \ADDR_OUT[12]~output_o ;

assign ADDR_OUT[13] = \ADDR_OUT[13]~output_o ;

assign ADDR_OUT[14] = \ADDR_OUT[14]~output_o ;

assign ADDR_OUT[15] = \ADDR_OUT[15]~output_o ;

assign ADDR_OUT[16] = \ADDR_OUT[16]~output_o ;

assign ADDR_OUT[17] = \ADDR_OUT[17]~output_o ;

assign ADDR_OUT[18] = \ADDR_OUT[18]~output_o ;

assign ADDR_OUT[19] = \ADDR_OUT[19]~output_o ;

assign ADDR_OUT[20] = \ADDR_OUT[20]~output_o ;

assign ADDR_OUT[21] = \ADDR_OUT[21]~output_o ;

assign ADDR_OUT[22] = \ADDR_OUT[22]~output_o ;

assign ADDR_OUT[23] = \ADDR_OUT[23]~output_o ;

assign ADDR_OUT[24] = \ADDR_OUT[24]~output_o ;

assign ADDR_OUT[25] = \ADDR_OUT[25]~output_o ;

assign ADDR_OUT[26] = \ADDR_OUT[26]~output_o ;

assign ADDR_OUT[27] = \ADDR_OUT[27]~output_o ;

assign ADDR_OUT[28] = \ADDR_OUT[28]~output_o ;

assign ADDR_OUT[29] = \ADDR_OUT[29]~output_o ;

assign ADDR_OUT[30] = \ADDR_OUT[30]~output_o ;

assign ADDR_OUT[31] = \ADDR_OUT[31]~output_o ;

assign DATA_OUT[0] = \DATA_OUT[0]~output_o ;

assign DATA_OUT[1] = \DATA_OUT[1]~output_o ;

assign DATA_OUT[2] = \DATA_OUT[2]~output_o ;

assign DATA_OUT[3] = \DATA_OUT[3]~output_o ;

assign DATA_OUT[4] = \DATA_OUT[4]~output_o ;

assign DATA_OUT[5] = \DATA_OUT[5]~output_o ;

assign DATA_OUT[6] = \DATA_OUT[6]~output_o ;

assign DATA_OUT[7] = \DATA_OUT[7]~output_o ;

assign DATA_OUT[8] = \DATA_OUT[8]~output_o ;

assign DATA_OUT[9] = \DATA_OUT[9]~output_o ;

assign DATA_OUT[10] = \DATA_OUT[10]~output_o ;

assign DATA_OUT[11] = \DATA_OUT[11]~output_o ;

assign DATA_OUT[12] = \DATA_OUT[12]~output_o ;

assign DATA_OUT[13] = \DATA_OUT[13]~output_o ;

assign DATA_OUT[14] = \DATA_OUT[14]~output_o ;

assign DATA_OUT[15] = \DATA_OUT[15]~output_o ;

assign DATA_OUT[16] = \DATA_OUT[16]~output_o ;

assign DATA_OUT[17] = \DATA_OUT[17]~output_o ;

assign DATA_OUT[18] = \DATA_OUT[18]~output_o ;

assign DATA_OUT[19] = \DATA_OUT[19]~output_o ;

assign DATA_OUT[20] = \DATA_OUT[20]~output_o ;

assign DATA_OUT[21] = \DATA_OUT[21]~output_o ;

assign DATA_OUT[22] = \DATA_OUT[22]~output_o ;

assign DATA_OUT[23] = \DATA_OUT[23]~output_o ;

assign DATA_OUT[24] = \DATA_OUT[24]~output_o ;

assign DATA_OUT[25] = \DATA_OUT[25]~output_o ;

assign DATA_OUT[26] = \DATA_OUT[26]~output_o ;

assign DATA_OUT[27] = \DATA_OUT[27]~output_o ;

assign DATA_OUT[28] = \DATA_OUT[28]~output_o ;

assign DATA_OUT[29] = \DATA_OUT[29]~output_o ;

assign DATA_OUT[30] = \DATA_OUT[30]~output_o ;

assign DATA_OUT[31] = \DATA_OUT[31]~output_o ;

assign MEM_OUT[0] = \MEM_OUT[0]~output_o ;

assign MEM_OUT[1] = \MEM_OUT[1]~output_o ;

assign MEM_OUT[2] = \MEM_OUT[2]~output_o ;

assign MEM_OUT[3] = \MEM_OUT[3]~output_o ;

assign MEM_OUT[4] = \MEM_OUT[4]~output_o ;

assign MEM_OUT[5] = \MEM_OUT[5]~output_o ;

assign MEM_OUT[6] = \MEM_OUT[6]~output_o ;

assign MEM_OUT[7] = \MEM_OUT[7]~output_o ;

assign MEM_OUT[8] = \MEM_OUT[8]~output_o ;

assign MEM_OUT[9] = \MEM_OUT[9]~output_o ;

assign MEM_OUT[10] = \MEM_OUT[10]~output_o ;

assign MEM_OUT[11] = \MEM_OUT[11]~output_o ;

assign MEM_OUT[12] = \MEM_OUT[12]~output_o ;

assign MEM_OUT[13] = \MEM_OUT[13]~output_o ;

assign MEM_OUT[14] = \MEM_OUT[14]~output_o ;

assign MEM_OUT[15] = \MEM_OUT[15]~output_o ;

assign MEM_OUT[16] = \MEM_OUT[16]~output_o ;

assign MEM_OUT[17] = \MEM_OUT[17]~output_o ;

assign MEM_OUT[18] = \MEM_OUT[18]~output_o ;

assign MEM_OUT[19] = \MEM_OUT[19]~output_o ;

assign MEM_OUT[20] = \MEM_OUT[20]~output_o ;

assign MEM_OUT[21] = \MEM_OUT[21]~output_o ;

assign MEM_OUT[22] = \MEM_OUT[22]~output_o ;

assign MEM_OUT[23] = \MEM_OUT[23]~output_o ;

assign MEM_OUT[24] = \MEM_OUT[24]~output_o ;

assign MEM_OUT[25] = \MEM_OUT[25]~output_o ;

assign MEM_OUT[26] = \MEM_OUT[26]~output_o ;

assign MEM_OUT[27] = \MEM_OUT[27]~output_o ;

assign MEM_OUT[28] = \MEM_OUT[28]~output_o ;

assign MEM_OUT[29] = \MEM_OUT[29]~output_o ;

assign MEM_OUT[30] = \MEM_OUT[30]~output_o ;

assign MEM_OUT[31] = \MEM_OUT[31]~output_o ;

assign MEM_IN[0] = \MEM_IN[0]~output_o ;

assign MEM_IN[1] = \MEM_IN[1]~output_o ;

assign MEM_IN[2] = \MEM_IN[2]~output_o ;

assign MEM_IN[3] = \MEM_IN[3]~output_o ;

assign MEM_IN[4] = \MEM_IN[4]~output_o ;

assign MEM_IN[5] = \MEM_IN[5]~output_o ;

assign MEM_IN[6] = \MEM_IN[6]~output_o ;

assign MEM_IN[7] = \MEM_IN[7]~output_o ;

assign MEM_IN[8] = \MEM_IN[8]~output_o ;

assign MEM_IN[9] = \MEM_IN[9]~output_o ;

assign MEM_IN[10] = \MEM_IN[10]~output_o ;

assign MEM_IN[11] = \MEM_IN[11]~output_o ;

assign MEM_IN[12] = \MEM_IN[12]~output_o ;

assign MEM_IN[13] = \MEM_IN[13]~output_o ;

assign MEM_IN[14] = \MEM_IN[14]~output_o ;

assign MEM_IN[15] = \MEM_IN[15]~output_o ;

assign MEM_IN[16] = \MEM_IN[16]~output_o ;

assign MEM_IN[17] = \MEM_IN[17]~output_o ;

assign MEM_IN[18] = \MEM_IN[18]~output_o ;

assign MEM_IN[19] = \MEM_IN[19]~output_o ;

assign MEM_IN[20] = \MEM_IN[20]~output_o ;

assign MEM_IN[21] = \MEM_IN[21]~output_o ;

assign MEM_IN[22] = \MEM_IN[22]~output_o ;

assign MEM_IN[23] = \MEM_IN[23]~output_o ;

assign MEM_IN[24] = \MEM_IN[24]~output_o ;

assign MEM_IN[25] = \MEM_IN[25]~output_o ;

assign MEM_IN[26] = \MEM_IN[26]~output_o ;

assign MEM_IN[27] = \MEM_IN[27]~output_o ;

assign MEM_IN[28] = \MEM_IN[28]~output_o ;

assign MEM_IN[29] = \MEM_IN[29]~output_o ;

assign MEM_IN[30] = \MEM_IN[30]~output_o ;

assign MEM_IN[31] = \MEM_IN[31]~output_o ;

assign MEM_ADDR[0] = \MEM_ADDR[0]~output_o ;

assign MEM_ADDR[1] = \MEM_ADDR[1]~output_o ;

assign MEM_ADDR[2] = \MEM_ADDR[2]~output_o ;

assign MEM_ADDR[3] = \MEM_ADDR[3]~output_o ;

assign MEM_ADDR[4] = \MEM_ADDR[4]~output_o ;

assign MEM_ADDR[5] = \MEM_ADDR[5]~output_o ;

assign MEM_ADDR[6] = \MEM_ADDR[6]~output_o ;

assign MEM_ADDR[7] = \MEM_ADDR[7]~output_o ;

endmodule
