Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jun 11 18:23:37 2025
| Host         : com14-152 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MyClockTop_LED_timing_summary_routed.rpt -rpx MyClockTop_LED_timing_summary_routed.rpx
| Design       : MyClockTop_LED
| Device       : xa7a75t-fgg484
| Speed File   : -1I  PRODUCTION 1.11 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_div/tick_1hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.383        0.000                      0                   28        0.379        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.383        0.000                      0                   28        0.379        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.116ns (24.088%)  route 3.517ns (75.912%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.561     9.637    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I0_O)        0.328     9.965 r  u_div/c1s[5]_i_1/O
                         net (fo=1, routed)           0.000     9.965    u_div/c1s_0[5]
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.592    15.030    u_div/clk
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[5]/C
                         clock pessimism              0.276    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.077    15.347    u_div/c1s_reg[5]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.138ns (24.447%)  route 3.517ns (75.553%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.561     9.637    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I0_O)        0.350     9.987 r  u_div/c1s[7]_i_1/O
                         net (fo=1, routed)           0.000     9.987    u_div/c1s_0[7]
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.592    15.030    u_div/clk
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[7]/C
                         clock pessimism              0.276    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.118    15.388    u_div/c1s_reg[7]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 1.116ns (24.206%)  route 3.494ns (75.794%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.538     9.614    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I0_O)        0.328     9.942 r  u_div/c1s[6]_i_1/O
                         net (fo=1, routed)           0.000     9.942    u_div/c1s_0[6]
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.592    15.030    u_div/clk
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[6]/C
                         clock pessimism              0.276    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.081    15.351    u_div/c1s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.142ns (24.631%)  route 3.494ns (75.369%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.538     9.614    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I0_O)        0.354     9.968 r  u_div/c1s[8]_i_1/O
                         net (fo=1, routed)           0.000     9.968    u_div/c1s_0[8]
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.592    15.030    u_div/clk
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[8]/C
                         clock pessimism              0.276    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.118    15.388    u_div/c1s_reg[8]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.116ns (25.072%)  route 3.335ns (74.928%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.379     9.455    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y67          LUT4 (Prop_lut4_I0_O)        0.328     9.783 r  u_div/c1s[1]_i_1/O
                         net (fo=1, routed)           0.000     9.783    u_div/c1s_0[1]
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.032    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[1]/C
                         clock pessimism              0.300    15.332    
                         clock uncertainty           -0.035    15.296    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.077    15.373    u_div/c1s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 1.116ns (25.128%)  route 3.325ns (74.872%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.369     9.445    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y67          LUT4 (Prop_lut4_I0_O)        0.328     9.773 r  u_div/c1s[3]_i_1/O
                         net (fo=1, routed)           0.000     9.773    u_div/c1s_0[3]
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.032    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
                         clock pessimism              0.300    15.332    
                         clock uncertainty           -0.035    15.296    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.081    15.377    u_div/c1s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.142ns (25.507%)  route 3.335ns (74.493%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.379     9.455    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y67          LUT4 (Prop_lut4_I0_O)        0.354     9.809 r  u_div/c1s[2]_i_1/O
                         net (fo=1, routed)           0.000     9.809    u_div/c1s_0[2]
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.032    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[2]/C
                         clock pessimism              0.300    15.332    
                         clock uncertainty           -0.035    15.296    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.118    15.414    u_div/c1s_reg[2]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 1.144ns (25.597%)  route 3.325ns (74.403%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.369     9.445    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y67          LUT4 (Prop_lut4_I0_O)        0.356     9.801 r  u_div/c1s[4]_i_1/O
                         net (fo=1, routed)           0.000     9.801    u_div/c1s_0[4]
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.594    15.032    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[4]/C
                         clock pessimism              0.300    15.332    
                         clock uncertainty           -0.035    15.296    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)        0.118    15.414    u_div/c1s_reg[4]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.116ns (26.876%)  route 3.036ns (73.124%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.080     9.156    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.328     9.484 r  u_div/c1s[10]_i_1/O
                         net (fo=1, routed)           0.000     9.484    u_div/c1s_0[10]
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.029    u_div/clk
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[10]/C
                         clock pessimism              0.276    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y69          FDCE (Setup_fdce_C_D)        0.077    15.346    u_div/c1s_reg[10]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.116ns (26.941%)  route 3.026ns (73.059%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.714     5.332    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.518     5.850 f  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.870     6.720    u_div/c1s[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.124     6.844 r  u_div/c1s[26]_i_7/O
                         net (fo=1, routed)           1.086     7.930    u_div/c1s[26]_i_7_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.146     8.076 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          1.070     9.146    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.328     9.474 r  u_div/c1s[11]_i_1/O
                         net (fo=1, routed)           0.000     9.474    u_div/c1s_0[11]
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.029    u_div/clk
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[11]/C
                         clock pessimism              0.276    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X2Y69          FDCE (Setup_fdce_C_D)        0.081    15.350    u_div/c1s_reg[11]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.112%)  route 0.256ns (57.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.526    u_div/clk
    SLICE_X3Y71          FDCE                                         r  u_div/c1s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     1.667 f  u_div/c1s_reg[0]/Q
                         net (fo=3, routed)           0.099     1.767    u_div/c1s[0]
    SLICE_X2Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.812 r  u_div/c1s[0]_i_1/O
                         net (fo=1, routed)           0.156     1.968    u_div/c1s_0[0]
    SLICE_X3Y71          FDCE                                         r  u_div/c1s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.043    u_div/clk
    SLICE_X3Y71          FDCE                                         r  u_div/c1s_reg[0]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X3Y71          FDCE (Hold_fdce_C_D)         0.063     1.589    u_div/c1s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/tick_1hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.292ns (54.150%)  route 0.247ns (45.850%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.527    u_div/clk
    SLICE_X2Y70          FDCE                                         r  u_div/c1s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.148     1.675 r  u_div/c1s_reg[16]/Q
                         net (fo=2, routed)           0.100     1.775    u_div/c1s[16]
    SLICE_X2Y70          LUT5 (Prop_lut5_I1_O)        0.099     1.874 f  u_div/c1s[26]_i_5/O
                         net (fo=27, routed)          0.147     2.022    u_div/c1s[26]_i_5_n_0
    SLICE_X2Y70          LUT3 (Prop_lut3_I2_O)        0.045     2.067 r  u_div/tick_1hz_i_1/O
                         net (fo=1, routed)           0.000     2.067    u_div/tick_1hz
    SLICE_X2Y70          FDCE                                         r  u_div/tick_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.044    u_div/clk
    SLICE_X2Y70          FDCE                                         r  u_div/tick_1hz_reg/C
                         clock pessimism             -0.517     1.527    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.121     1.648    u_div/tick_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.304ns (50.224%)  route 0.301ns (49.776%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.526    u_div/clk
    SLICE_X3Y71          FDCE                                         r  u_div/c1s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     1.667 f  u_div/c1s_reg[0]/Q
                         net (fo=3, routed)           0.099     1.767    u_div/c1s[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.048     1.815 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          0.202     2.017    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.115     2.132 r  u_div/c1s[20]_i_1/O
                         net (fo=1, routed)           0.000     2.132    u_div/c1s_0[20]
    SLICE_X2Y71          FDCE                                         r  u_div/c1s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.043    u_div/clk
    SLICE_X2Y71          FDCE                                         r  u_div/c1s_reg[20]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.131     1.670    u_div/c1s_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.300ns (49.893%)  route 0.301ns (50.107%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.526    u_div/clk
    SLICE_X3Y71          FDCE                                         r  u_div/c1s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141     1.667 f  u_div/c1s_reg[0]/Q
                         net (fo=3, routed)           0.099     1.767    u_div/c1s[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I2_O)        0.048     1.815 r  u_div/c1s[26]_i_3/O
                         net (fo=27, routed)          0.202     2.017    u_div/c1s[26]_i_3_n_0
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.111     2.128 r  u_div/c1s[18]_i_1/O
                         net (fo=1, routed)           0.000     2.128    u_div/c1s_0[18]
    SLICE_X2Y71          FDCE                                         r  u_div/c1s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.863     2.043    u_div/clk
    SLICE_X2Y71          FDCE                                         r  u_div/c1s_reg[18]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.121     1.660    u_div/c1s_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.295ns (47.049%)  route 0.332ns (52.951%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.527    u_div/clk
    SLICE_X2Y70          FDCE                                         r  u_div/c1s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.148     1.675 f  u_div/c1s_reg[16]/Q
                         net (fo=2, routed)           0.100     1.775    u_div/c1s[16]
    SLICE_X2Y70          LUT5 (Prop_lut5_I1_O)        0.099     1.874 r  u_div/c1s[26]_i_5/O
                         net (fo=27, routed)          0.232     2.106    u_div/c1s[26]_i_5_n_0
    SLICE_X2Y69          LUT4 (Prop_lut4_I2_O)        0.048     2.154 r  u_div/c1s[12]_i_1/O
                         net (fo=1, routed)           0.000     2.154    u_div/c1s_0[12]
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.045    u_div/clk
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[12]/C
                         clock pessimism             -0.503     1.542    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.131     1.673    u_div/c1s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.528    u_div/clk
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     1.692 r  u_div/c1s_reg[11]/Q
                         net (fo=2, routed)           0.060     1.752    u_div/c1s[11]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  u_div/c1s0_carry__1/O[2]
                         net (fo=1, routed)           0.166     2.030    u_div/data0[11]
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.108     2.138 r  u_div/c1s[11]_i_1/O
                         net (fo=1, routed)           0.000     2.138    u_div/c1s_0[11]
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.045    u_div/clk
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[11]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.121     1.649    u_div/c1s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.530    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.694 r  u_div/c1s_reg[3]/Q
                         net (fo=2, routed)           0.060     1.754    u_div/c1s[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  u_div/c1s0_carry/O[2]
                         net (fo=1, routed)           0.166     2.032    u_div/data0[3]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.108     2.140 r  u_div/c1s[3]_i_1/O
                         net (fo=1, routed)           0.000     2.140    u_div/c1s_0[3]
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.867     2.047    u_div/clk
    SLICE_X2Y67          FDCE                                         r  u_div/c1s_reg[3]/C
                         clock pessimism             -0.517     1.530    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.121     1.651    u_div/c1s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.292ns (46.794%)  route 0.332ns (53.206%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.527    u_div/clk
    SLICE_X2Y70          FDCE                                         r  u_div/c1s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.148     1.675 f  u_div/c1s_reg[16]/Q
                         net (fo=2, routed)           0.100     1.775    u_div/c1s[16]
    SLICE_X2Y70          LUT5 (Prop_lut5_I1_O)        0.099     1.874 r  u_div/c1s[26]_i_5/O
                         net (fo=27, routed)          0.232     2.106    u_div/c1s[26]_i_5_n_0
    SLICE_X2Y69          LUT4 (Prop_lut4_I2_O)        0.045     2.151 r  u_div/c1s[10]_i_1/O
                         net (fo=1, routed)           0.000     2.151    u_div/c1s_0[10]
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.045    u_div/clk
    SLICE_X2Y69          FDCE                                         r  u_div/c1s_reg[10]/C
                         clock pessimism             -0.503     1.542    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.120     1.662    u_div/c1s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.295ns (47.188%)  route 0.330ns (52.812%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.529    u_div/clk
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.148     1.677 r  u_div/c1s_reg[8]/Q
                         net (fo=2, routed)           0.109     1.786    u_div/c1s[8]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.099     1.885 r  u_div/c1s[26]_i_4/O
                         net (fo=27, routed)          0.221     2.106    u_div/c1s[26]_i_4_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.048     2.154 r  u_div/c1s[7]_i_1/O
                         net (fo=1, routed)           0.000     2.154    u_div/c1s_0[7]
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.046    u_div/clk
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[7]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.131     1.660    u_div/c1s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 u_div/c1s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.295ns (46.888%)  route 0.334ns (53.112%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.595     1.529    u_div/clk
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.148     1.677 r  u_div/c1s_reg[8]/Q
                         net (fo=2, routed)           0.109     1.786    u_div/c1s[8]
    SLICE_X2Y68          LUT5 (Prop_lut5_I0_O)        0.099     1.885 r  u_div/c1s[26]_i_4/O
                         net (fo=27, routed)          0.225     2.110    u_div/c1s[26]_i_4_n_0
    SLICE_X2Y68          LUT4 (Prop_lut4_I1_O)        0.048     2.158 r  u_div/c1s[8]_i_1/O
                         net (fo=1, routed)           0.000     2.158    u_div/c1s_0[8]
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.046    u_div/clk
    SLICE_X2Y68          FDCE                                         r  u_div/c1s_reg[8]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X2Y68          FDCE (Hold_fdce_C_D)         0.131     1.660    u_div/c1s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.498    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71    u_div/c1s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69    u_div/c1s_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69    u_div/c1s_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69    u_div/c1s_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    u_div/c1s_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    u_div/c1s_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    u_div/c1s_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    u_div/c1s_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    u_div/c1s_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    u_div/c1s_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    u_div/c1s_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    u_div/c1s_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    u_div/c1s_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    u_div/c1s_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    u_div/c1s_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    u_div/c1s_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    u_div/c1s_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    u_div/c1s_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    u_div/c1s_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y71    u_div/c1s_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    u_div/c1s_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    u_div/c1s_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69    u_div/c1s_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    u_div/c1s_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    u_div/c1s_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    u_div/c1s_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    u_div/c1s_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    u_div/c1s_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    u_div/c1s_reg[18]/C



