 
****************************************
Report : qor
Design : rca
Version: T-2022.03-SP5
Date   : Sat Sep  9 13:35:12 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:        154.21
  Critical Path Slack:           6.45
  Critical Path Clk Period:    180.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -3.57
  Total Hold Violation:        -28.54
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 34
  Buf/Inv Cell Count:               8
  Buf Cell Count:                   0
  Inv Cell Count:                   8
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        21
  Sequential Cell Count:           13
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       26.827200
  Noncombinational Area:    78.848639
  Buf/Inv Area:              5.598720
  Total Buffer Area:             0.00
  Total Inverter Area:           5.60
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               105.675839
  Design Area:             105.675839


  Design Rules
  -----------------------------------
  Total Number of Nets:            44
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.17
  Mapping Optimization:                0.95
  -----------------------------------------
  Overall Compile Time:                7.28
  Overall Compile Wall Clock Time:     7.59

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 3.57  TNS: 28.54  Number of Violating Paths: 8

  --------------------------------------------------------------------


1
