
NixieTubeClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e44  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002f04  08002f04  00003f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f70  08002f70  0000400c  2**0
                  CONTENTS
  4 .ARM          00000008  08002f70  08002f70  00003f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002f78  08002f78  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f78  08002f78  00003f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f7c  08002f7c  00003f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002f80  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  2000000c  08002f8c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001b4  08002f8c  000041b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b88e  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aa6  00000000  00000000  0000f8c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  00011368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000806  00000000  00000000  00011da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001114b  00000000  00000000  000125ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ded1  00000000  00000000  000236f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00069e3a  00000000  00000000  000315ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009b404  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024b8  00000000  00000000  0009b448  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0009d900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002eec 	.word	0x08002eec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002eec 	.word	0x08002eec

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1824      	adds	r4, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	42a3      	cmp	r3, r4
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	@ 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0424      	lsls	r4, r4, #16
 80002ae:	1960      	adds	r0, r4, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			@ (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	@ (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			@ (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ae:	f000 fc29 	bl	8000d04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b2:	f000 f87b 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b6:	f000 f9c3 	bl	8000840 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004ba:	f000 f8f7 	bl	80006ac <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80004be:	f000 f935 	bl	800072c <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 80004c2:	f000 f963 	bl	800078c <MX_USART2_UART_Init>
  MX_RTC_Init();
 80004c6:	f000 f991 	bl	80007ec <MX_RTC_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Enable OE
  HAL_GPIO_WritePin(OE_3V3_GPIO_Port, OE_3V3_Pin, 0);
 80004ca:	23a0      	movs	r3, #160	@ 0xa0
 80004cc:	05db      	lsls	r3, r3, #23
 80004ce:	2200      	movs	r2, #0
 80004d0:	2180      	movs	r1, #128	@ 0x80
 80004d2:	0018      	movs	r0, r3
 80004d4:	f000 fecc 	bl	8001270 <HAL_GPIO_WritePin>
  while (1)
  {
	  for (uint8_t i = 0, led = 0; i < 9; ++i, ++led) {
 80004d8:	1dfb      	adds	r3, r7, #7
 80004da:	2200      	movs	r2, #0
 80004dc:	701a      	strb	r2, [r3, #0]
 80004de:	1dbb      	adds	r3, r7, #6
 80004e0:	2200      	movs	r2, #0
 80004e2:	701a      	strb	r2, [r3, #0]
 80004e4:	e04a      	b.n	800057c <main+0xd4>
		  nixie_number_set(i);
 80004e6:	1dfb      	adds	r3, r7, #7
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	0018      	movs	r0, r3
 80004ec:	f000 fa96 	bl	8000a1c <nixie_number_set>

		  HAL_GPIO_WritePin(INS_EN_3V3_GPIO_Port, INS_EN_3V3_Pin, 1);
 80004f0:	23a0      	movs	r3, #160	@ 0xa0
 80004f2:	05db      	lsls	r3, r3, #23
 80004f4:	2201      	movs	r2, #1
 80004f6:	2120      	movs	r1, #32
 80004f8:	0018      	movs	r0, r3
 80004fa:	f000 feb9 	bl	8001270 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(DIMM_LED_1_GPIO_Port, DIMM_LED_1_Pin, led & 0b00000001);	// Set LEDs and IN
 80004fe:	1dbb      	adds	r3, r7, #6
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	2201      	movs	r2, #1
 8000504:	4013      	ands	r3, r2
 8000506:	b2da      	uxtb	r2, r3
 8000508:	2380      	movs	r3, #128	@ 0x80
 800050a:	01db      	lsls	r3, r3, #7
 800050c:	4826      	ldr	r0, [pc, #152]	@ (80005a8 <main+0x100>)
 800050e:	0019      	movs	r1, r3
 8000510:	f000 feae 	bl	8001270 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(DIMM_LED_2_GPIO_Port, DIMM_LED_2_Pin, led & 0b00000010);
 8000514:	1dbb      	adds	r3, r7, #6
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	2202      	movs	r2, #2
 800051a:	4013      	ands	r3, r2
 800051c:	b2da      	uxtb	r2, r3
 800051e:	2380      	movs	r3, #128	@ 0x80
 8000520:	021b      	lsls	r3, r3, #8
 8000522:	4821      	ldr	r0, [pc, #132]	@ (80005a8 <main+0x100>)
 8000524:	0019      	movs	r1, r3
 8000526:	f000 fea3 	bl	8001270 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 800052a:	23fa      	movs	r3, #250	@ 0xfa
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	0018      	movs	r0, r3
 8000530:	f000 fc58 	bl	8000de4 <HAL_Delay>

		  // Reset LEDs and IN
		  HAL_GPIO_WritePin(INS_EN_3V3_GPIO_Port, INS_EN_3V3_Pin, 0);
 8000534:	23a0      	movs	r3, #160	@ 0xa0
 8000536:	05db      	lsls	r3, r3, #23
 8000538:	2200      	movs	r2, #0
 800053a:	2120      	movs	r1, #32
 800053c:	0018      	movs	r0, r3
 800053e:	f000 fe97 	bl	8001270 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(DIMM_LED_1_GPIO_Port, DIMM_LED_1_Pin, 0);
 8000542:	2380      	movs	r3, #128	@ 0x80
 8000544:	01db      	lsls	r3, r3, #7
 8000546:	4818      	ldr	r0, [pc, #96]	@ (80005a8 <main+0x100>)
 8000548:	2200      	movs	r2, #0
 800054a:	0019      	movs	r1, r3
 800054c:	f000 fe90 	bl	8001270 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(DIMM_LED_2_GPIO_Port, DIMM_LED_2_Pin, 0);
 8000550:	2380      	movs	r3, #128	@ 0x80
 8000552:	021b      	lsls	r3, r3, #8
 8000554:	4814      	ldr	r0, [pc, #80]	@ (80005a8 <main+0x100>)
 8000556:	2200      	movs	r2, #0
 8000558:	0019      	movs	r1, r3
 800055a:	f000 fe89 	bl	8001270 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 800055e:	23fa      	movs	r3, #250	@ 0xfa
 8000560:	005b      	lsls	r3, r3, #1
 8000562:	0018      	movs	r0, r3
 8000564:	f000 fc3e 	bl	8000de4 <HAL_Delay>
	  for (uint8_t i = 0, led = 0; i < 9; ++i, ++led) {
 8000568:	1dfb      	adds	r3, r7, #7
 800056a:	1dfa      	adds	r2, r7, #7
 800056c:	7812      	ldrb	r2, [r2, #0]
 800056e:	3201      	adds	r2, #1
 8000570:	701a      	strb	r2, [r3, #0]
 8000572:	1dbb      	adds	r3, r7, #6
 8000574:	1dba      	adds	r2, r7, #6
 8000576:	7812      	ldrb	r2, [r2, #0]
 8000578:	3201      	adds	r2, #1
 800057a:	701a      	strb	r2, [r3, #0]
 800057c:	1dfb      	adds	r3, r7, #7
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	2b08      	cmp	r3, #8
 8000582:	d9b0      	bls.n	80004e6 <main+0x3e>
	  }
	  HAL_Delay(1000);
 8000584:	23fa      	movs	r3, #250	@ 0xfa
 8000586:	009b      	lsls	r3, r3, #2
 8000588:	0018      	movs	r0, r3
 800058a:	f000 fc2b 	bl	8000de4 <HAL_Delay>
	  HAL_GPIO_WritePin(OE_3V3_GPIO_Port, OE_3V3_Pin, 1); // RESET OUTPUT
 800058e:	23a0      	movs	r3, #160	@ 0xa0
 8000590:	05db      	lsls	r3, r3, #23
 8000592:	2201      	movs	r2, #1
 8000594:	2180      	movs	r1, #128	@ 0x80
 8000596:	0018      	movs	r0, r3
 8000598:	f000 fe6a 	bl	8001270 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 800059c:	23fa      	movs	r3, #250	@ 0xfa
 800059e:	009b      	lsls	r3, r3, #2
 80005a0:	0018      	movs	r0, r3
 80005a2:	f000 fc1f 	bl	8000de4 <HAL_Delay>
	  for (uint8_t i = 0, led = 0; i < 9; ++i, ++led) {
 80005a6:	e797      	b.n	80004d8 <main+0x30>
 80005a8:	50000800 	.word	0x50000800

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b099      	sub	sp, #100	@ 0x64
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	242c      	movs	r4, #44	@ 0x2c
 80005b4:	193b      	adds	r3, r7, r4
 80005b6:	0018      	movs	r0, r3
 80005b8:	2334      	movs	r3, #52	@ 0x34
 80005ba:	001a      	movs	r2, r3
 80005bc:	2100      	movs	r1, #0
 80005be:	f002 fc69 	bl	8002e94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c2:	2318      	movs	r3, #24
 80005c4:	18fb      	adds	r3, r7, r3
 80005c6:	0018      	movs	r0, r3
 80005c8:	2314      	movs	r3, #20
 80005ca:	001a      	movs	r2, r3
 80005cc:	2100      	movs	r1, #0
 80005ce:	f002 fc61 	bl	8002e94 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005d2:	003b      	movs	r3, r7
 80005d4:	0018      	movs	r0, r3
 80005d6:	2318      	movs	r3, #24
 80005d8:	001a      	movs	r2, r3
 80005da:	2100      	movs	r1, #0
 80005dc:	f002 fc5a 	bl	8002e94 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005e0:	4b30      	ldr	r3, [pc, #192]	@ (80006a4 <SystemClock_Config+0xf8>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a30      	ldr	r2, [pc, #192]	@ (80006a8 <SystemClock_Config+0xfc>)
 80005e6:	401a      	ands	r2, r3
 80005e8:	4b2e      	ldr	r3, [pc, #184]	@ (80006a4 <SystemClock_Config+0xf8>)
 80005ea:	2180      	movs	r1, #128	@ 0x80
 80005ec:	0109      	lsls	r1, r1, #4
 80005ee:	430a      	orrs	r2, r1
 80005f0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80005f2:	0021      	movs	r1, r4
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	220a      	movs	r2, #10
 80005f8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005fa:	187b      	adds	r3, r7, r1
 80005fc:	2201      	movs	r2, #1
 80005fe:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2210      	movs	r2, #16
 8000604:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000606:	187b      	adds	r3, r7, r1
 8000608:	2201      	movs	r2, #1
 800060a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800060c:	187b      	adds	r3, r7, r1
 800060e:	2202      	movs	r2, #2
 8000610:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000612:	187b      	adds	r3, r7, r1
 8000614:	2200      	movs	r2, #0
 8000616:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000618:	187b      	adds	r3, r7, r1
 800061a:	2280      	movs	r2, #128	@ 0x80
 800061c:	02d2      	lsls	r2, r2, #11
 800061e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2280      	movs	r2, #128	@ 0x80
 8000624:	03d2      	lsls	r2, r2, #15
 8000626:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000628:	187b      	adds	r3, r7, r1
 800062a:	0018      	movs	r0, r3
 800062c:	f000 ff6c 	bl	8001508 <HAL_RCC_OscConfig>
 8000630:	1e03      	subs	r3, r0, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000634:	f000 fa32 	bl	8000a9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	2118      	movs	r1, #24
 800063a:	187b      	adds	r3, r7, r1
 800063c:	220f      	movs	r2, #15
 800063e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2203      	movs	r2, #3
 8000644:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2200      	movs	r2, #0
 8000650:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000658:	187b      	adds	r3, r7, r1
 800065a:	2101      	movs	r1, #1
 800065c:	0018      	movs	r0, r3
 800065e:	f001 facf 	bl	8001c00 <HAL_RCC_ClockConfig>
 8000662:	1e03      	subs	r3, r0, #0
 8000664:	d001      	beq.n	800066a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000666:	f000 fa19 	bl	8000a9c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1
 800066a:	003b      	movs	r3, r7
 800066c:	222e      	movs	r2, #46	@ 0x2e
 800066e:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000670:	003b      	movs	r3, r7
 8000672:	2200      	movs	r2, #0
 8000674:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000676:	003b      	movs	r3, r7
 8000678:	2200      	movs	r2, #0
 800067a:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800067c:	003b      	movs	r3, r7
 800067e:	2200      	movs	r2, #0
 8000680:	611a      	str	r2, [r3, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000682:	003b      	movs	r3, r7
 8000684:	2280      	movs	r2, #128	@ 0x80
 8000686:	0292      	lsls	r2, r2, #10
 8000688:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800068a:	003b      	movs	r3, r7
 800068c:	0018      	movs	r0, r3
 800068e:	f001 fcdb 	bl	8002048 <HAL_RCCEx_PeriphCLKConfig>
 8000692:	1e03      	subs	r3, r0, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000696:	f000 fa01 	bl	8000a9c <Error_Handler>
  }
}
 800069a:	46c0      	nop			@ (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	b019      	add	sp, #100	@ 0x64
 80006a0:	bd90      	pop	{r4, r7, pc}
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	40007000 	.word	0x40007000
 80006a8:	ffffe7ff 	.word	0xffffe7ff

080006ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006b2:	4a1c      	ldr	r2, [pc, #112]	@ (8000724 <MX_I2C1_Init+0x78>)
 80006b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80006b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006b8:	4a1b      	ldr	r2, [pc, #108]	@ (8000728 <MX_I2C1_Init+0x7c>)
 80006ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006bc:	4b18      	ldr	r3, [pc, #96]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006be:	2200      	movs	r2, #0
 80006c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006c2:	4b17      	ldr	r3, [pc, #92]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006c4:	2201      	movs	r2, #1
 80006c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006c8:	4b15      	ldr	r3, [pc, #84]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006ce:	4b14      	ldr	r3, [pc, #80]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006d4:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006da:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006dc:	2200      	movs	r2, #0
 80006de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006e8:	0018      	movs	r0, r3
 80006ea:	f000 fddf 	bl	80012ac <HAL_I2C_Init>
 80006ee:	1e03      	subs	r3, r0, #0
 80006f0:	d001      	beq.n	80006f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006f2:	f000 f9d3 	bl	8000a9c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <MX_I2C1_Init+0x74>)
 80006f8:	2100      	movs	r1, #0
 80006fa:	0018      	movs	r0, r3
 80006fc:	f000 fe6c 	bl	80013d8 <HAL_I2CEx_ConfigAnalogFilter>
 8000700:	1e03      	subs	r3, r0, #0
 8000702:	d001      	beq.n	8000708 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000704:	f000 f9ca 	bl	8000a9c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000708:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <MX_I2C1_Init+0x74>)
 800070a:	2100      	movs	r1, #0
 800070c:	0018      	movs	r0, r3
 800070e:	f000 feaf 	bl	8001470 <HAL_I2CEx_ConfigDigitalFilter>
 8000712:	1e03      	subs	r3, r0, #0
 8000714:	d001      	beq.n	800071a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000716:	f000 f9c1 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000028 	.word	0x20000028
 8000724:	40005400 	.word	0x40005400
 8000728:	00707cbb 	.word	0x00707cbb

0800072c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000730:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 8000732:	4a14      	ldr	r2, [pc, #80]	@ (8000784 <MX_LPUART1_UART_Init+0x58>)
 8000734:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000736:	4b12      	ldr	r3, [pc, #72]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 8000738:	4a13      	ldr	r2, [pc, #76]	@ (8000788 <MX_LPUART1_UART_Init+0x5c>)
 800073a:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 800073c:	4b10      	ldr	r3, [pc, #64]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 800073e:	2280      	movs	r2, #128	@ 0x80
 8000740:	0552      	lsls	r2, r2, #21
 8000742:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000744:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800074a:	4b0d      	ldr	r3, [pc, #52]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000750:	4b0b      	ldr	r3, [pc, #44]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 8000752:	220c      	movs	r2, #12
 8000754:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000756:	4b0a      	ldr	r3, [pc, #40]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800075c:	4b08      	ldr	r3, [pc, #32]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 800075e:	2200      	movs	r2, #0
 8000760:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000762:	4b07      	ldr	r3, [pc, #28]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 8000764:	2200      	movs	r2, #0
 8000766:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000768:	4b05      	ldr	r3, [pc, #20]	@ (8000780 <MX_LPUART1_UART_Init+0x54>)
 800076a:	0018      	movs	r0, r3
 800076c:	f001 feca 	bl	8002504 <HAL_UART_Init>
 8000770:	1e03      	subs	r3, r0, #0
 8000772:	d001      	beq.n	8000778 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000774:	f000 f992 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000778:	46c0      	nop			@ (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	46c0      	nop			@ (mov r8, r8)
 8000780:	2000007c 	.word	0x2000007c
 8000784:	40004800 	.word	0x40004800
 8000788:	00033324 	.word	0x00033324

0800078c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000790:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 8000792:	4a15      	ldr	r2, [pc, #84]	@ (80007e8 <MX_USART2_UART_Init+0x5c>)
 8000794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 8000798:	22e1      	movs	r2, #225	@ 0xe1
 800079a:	0252      	lsls	r2, r2, #9
 800079c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079e:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b6:	4b0b      	ldr	r3, [pc, #44]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007bc:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ce:	4b05      	ldr	r3, [pc, #20]	@ (80007e4 <MX_USART2_UART_Init+0x58>)
 80007d0:	0018      	movs	r0, r3
 80007d2:	f001 fe97 	bl	8002504 <HAL_UART_Init>
 80007d6:	1e03      	subs	r3, r0, #0
 80007d8:	d001      	beq.n	80007de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007da:	f000 f95f 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007de:	46c0      	nop			@ (mov r8, r8)
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20000104 	.word	0x20000104
 80007e8:	40004400 	.word	0x40004400

080007ec <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80007f0:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_RTC_Init+0x4c>)
 80007f2:	4a12      	ldr	r2, [pc, #72]	@ (800083c <MX_RTC_Init+0x50>)
 80007f4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80007f6:	4b10      	ldr	r3, [pc, #64]	@ (8000838 <MX_RTC_Init+0x4c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80007fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <MX_RTC_Init+0x4c>)
 80007fe:	227f      	movs	r2, #127	@ 0x7f
 8000800:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000802:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <MX_RTC_Init+0x4c>)
 8000804:	22ff      	movs	r2, #255	@ 0xff
 8000806:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000808:	4b0b      	ldr	r3, [pc, #44]	@ (8000838 <MX_RTC_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800080e:	4b0a      	ldr	r3, [pc, #40]	@ (8000838 <MX_RTC_Init+0x4c>)
 8000810:	2200      	movs	r2, #0
 8000812:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000814:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <MX_RTC_Init+0x4c>)
 8000816:	2200      	movs	r2, #0
 8000818:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800081a:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <MX_RTC_Init+0x4c>)
 800081c:	2200      	movs	r2, #0
 800081e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000820:	4b05      	ldr	r3, [pc, #20]	@ (8000838 <MX_RTC_Init+0x4c>)
 8000822:	0018      	movs	r0, r3
 8000824:	f001 fd3c 	bl	80022a0 <HAL_RTC_Init>
 8000828:	1e03      	subs	r3, r0, #0
 800082a:	d001      	beq.n	8000830 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 800082c:	f000 f936 	bl	8000a9c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000830:	46c0      	nop			@ (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	46c0      	nop			@ (mov r8, r8)
 8000838:	2000018c 	.word	0x2000018c
 800083c:	40002800 	.word	0x40002800

08000840 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000840:	b590      	push	{r4, r7, lr}
 8000842:	b089      	sub	sp, #36	@ 0x24
 8000844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000846:	240c      	movs	r4, #12
 8000848:	193b      	adds	r3, r7, r4
 800084a:	0018      	movs	r0, r3
 800084c:	2314      	movs	r3, #20
 800084e:	001a      	movs	r2, r3
 8000850:	2100      	movs	r1, #0
 8000852:	f002 fb1f 	bl	8002e94 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000856:	4b60      	ldr	r3, [pc, #384]	@ (80009d8 <MX_GPIO_Init+0x198>)
 8000858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800085a:	4b5f      	ldr	r3, [pc, #380]	@ (80009d8 <MX_GPIO_Init+0x198>)
 800085c:	2104      	movs	r1, #4
 800085e:	430a      	orrs	r2, r1
 8000860:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000862:	4b5d      	ldr	r3, [pc, #372]	@ (80009d8 <MX_GPIO_Init+0x198>)
 8000864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000866:	2204      	movs	r2, #4
 8000868:	4013      	ands	r3, r2
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	4b5a      	ldr	r3, [pc, #360]	@ (80009d8 <MX_GPIO_Init+0x198>)
 8000870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000872:	4b59      	ldr	r3, [pc, #356]	@ (80009d8 <MX_GPIO_Init+0x198>)
 8000874:	2101      	movs	r1, #1
 8000876:	430a      	orrs	r2, r1
 8000878:	62da      	str	r2, [r3, #44]	@ 0x2c
 800087a:	4b57      	ldr	r3, [pc, #348]	@ (80009d8 <MX_GPIO_Init+0x198>)
 800087c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800087e:	2201      	movs	r2, #1
 8000880:	4013      	ands	r3, r2
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000886:	4b54      	ldr	r3, [pc, #336]	@ (80009d8 <MX_GPIO_Init+0x198>)
 8000888:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800088a:	4b53      	ldr	r3, [pc, #332]	@ (80009d8 <MX_GPIO_Init+0x198>)
 800088c:	2102      	movs	r1, #2
 800088e:	430a      	orrs	r2, r1
 8000890:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000892:	4b51      	ldr	r3, [pc, #324]	@ (80009d8 <MX_GPIO_Init+0x198>)
 8000894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000896:	2202      	movs	r2, #2
 8000898:	4013      	ands	r3, r2
 800089a:	603b      	str	r3, [r7, #0]
 800089c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIMM_LED_1_Pin|DIMM_LED_2_Pin, GPIO_PIN_RESET);
 800089e:	23c0      	movs	r3, #192	@ 0xc0
 80008a0:	021b      	lsls	r3, r3, #8
 80008a2:	484e      	ldr	r0, [pc, #312]	@ (80009dc <MX_GPIO_Init+0x19c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	0019      	movs	r1, r3
 80008a8:	f000 fce2 	bl	8001270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TXS_OE_GPIO_Port, TXS_OE_Pin, GPIO_PIN_SET);
 80008ac:	23a0      	movs	r3, #160	@ 0xa0
 80008ae:	05db      	lsls	r3, r3, #23
 80008b0:	2201      	movs	r2, #1
 80008b2:	2102      	movs	r1, #2
 80008b4:	0018      	movs	r0, r3
 80008b6:	f000 fcdb 	bl	8001270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SHDN_170V_3V3_Pin|INS_EN_3V3_Pin|DIN_3V3_Pin|OE_3V3_Pin, GPIO_PIN_RESET);
 80008ba:	23a0      	movs	r3, #160	@ 0xa0
 80008bc:	05db      	lsls	r3, r3, #23
 80008be:	2200      	movs	r2, #0
 80008c0:	21f0      	movs	r1, #240	@ 0xf0
 80008c2:	0018      	movs	r0, r3
 80008c4:	f000 fcd4 	bl	8001270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RCK_3V3_Pin|SCK_3V3_Pin, GPIO_PIN_RESET);
 80008c8:	4b45      	ldr	r3, [pc, #276]	@ (80009e0 <MX_GPIO_Init+0x1a0>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	2103      	movs	r1, #3
 80008ce:	0018      	movs	r0, r3
 80008d0:	f000 fcce 	bl	8001270 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIMM_LED_1_Pin DIMM_LED_2_Pin */
  GPIO_InitStruct.Pin = DIMM_LED_1_Pin|DIMM_LED_2_Pin;
 80008d4:	193b      	adds	r3, r7, r4
 80008d6:	22c0      	movs	r2, #192	@ 0xc0
 80008d8:	0212      	lsls	r2, r2, #8
 80008da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008dc:	193b      	adds	r3, r7, r4
 80008de:	2201      	movs	r2, #1
 80008e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	193b      	adds	r3, r7, r4
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	193b      	adds	r3, r7, r4
 80008ea:	2200      	movs	r2, #0
 80008ec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	4a3a      	ldr	r2, [pc, #232]	@ (80009dc <MX_GPIO_Init+0x19c>)
 80008f2:	0019      	movs	r1, r3
 80008f4:	0010      	movs	r0, r2
 80008f6:	f000 fb4d 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_4_Pin INT_SQW_Pin INT_OPT_Pin JDY_STAT_Pin
                           JDY_PWRC_Pin */
  GPIO_InitStruct.Pin = BTN_4_Pin|INT_SQW_Pin|INT_OPT_Pin|JDY_STAT_Pin
 80008fa:	193b      	adds	r3, r7, r4
 80008fc:	4a39      	ldr	r2, [pc, #228]	@ (80009e4 <MX_GPIO_Init+0x1a4>)
 80008fe:	601a      	str	r2, [r3, #0]
                          |JDY_PWRC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000900:	193b      	adds	r3, r7, r4
 8000902:	2200      	movs	r2, #0
 8000904:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	193b      	adds	r3, r7, r4
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090c:	193a      	adds	r2, r7, r4
 800090e:	23a0      	movs	r3, #160	@ 0xa0
 8000910:	05db      	lsls	r3, r3, #23
 8000912:	0011      	movs	r1, r2
 8000914:	0018      	movs	r0, r3
 8000916:	f000 fb3d 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : TXS_OE_Pin */
  GPIO_InitStruct.Pin = TXS_OE_Pin;
 800091a:	193b      	adds	r3, r7, r4
 800091c:	2202      	movs	r2, #2
 800091e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000920:	193b      	adds	r3, r7, r4
 8000922:	2201      	movs	r2, #1
 8000924:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000926:	193b      	adds	r3, r7, r4
 8000928:	2201      	movs	r2, #1
 800092a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	193b      	adds	r3, r7, r4
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TXS_OE_GPIO_Port, &GPIO_InitStruct);
 8000932:	193a      	adds	r2, r7, r4
 8000934:	23a0      	movs	r3, #160	@ 0xa0
 8000936:	05db      	lsls	r3, r3, #23
 8000938:	0011      	movs	r1, r2
 800093a:	0018      	movs	r0, r3
 800093c:	f000 fb2a 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHDN_170V_3V3_Pin */
  GPIO_InitStruct.Pin = SHDN_170V_3V3_Pin;
 8000940:	193b      	adds	r3, r7, r4
 8000942:	2210      	movs	r2, #16
 8000944:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000946:	193b      	adds	r3, r7, r4
 8000948:	2201      	movs	r2, #1
 800094a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800094c:	193b      	adds	r3, r7, r4
 800094e:	2202      	movs	r2, #2
 8000950:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	193b      	adds	r3, r7, r4
 8000954:	2200      	movs	r2, #0
 8000956:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHDN_170V_3V3_GPIO_Port, &GPIO_InitStruct);
 8000958:	193a      	adds	r2, r7, r4
 800095a:	23a0      	movs	r3, #160	@ 0xa0
 800095c:	05db      	lsls	r3, r3, #23
 800095e:	0011      	movs	r1, r2
 8000960:	0018      	movs	r0, r3
 8000962:	f000 fb17 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : INS_EN_3V3_Pin DIN_3V3_Pin OE_3V3_Pin */
  GPIO_InitStruct.Pin = INS_EN_3V3_Pin|DIN_3V3_Pin|OE_3V3_Pin;
 8000966:	193b      	adds	r3, r7, r4
 8000968:	22e0      	movs	r2, #224	@ 0xe0
 800096a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096c:	193b      	adds	r3, r7, r4
 800096e:	2201      	movs	r2, #1
 8000970:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	193b      	adds	r3, r7, r4
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000978:	193b      	adds	r3, r7, r4
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097e:	193a      	adds	r2, r7, r4
 8000980:	23a0      	movs	r3, #160	@ 0xa0
 8000982:	05db      	lsls	r3, r3, #23
 8000984:	0011      	movs	r1, r2
 8000986:	0018      	movs	r0, r3
 8000988:	f000 fb04 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : RCK_3V3_Pin SCK_3V3_Pin */
  GPIO_InitStruct.Pin = RCK_3V3_Pin|SCK_3V3_Pin;
 800098c:	193b      	adds	r3, r7, r4
 800098e:	2203      	movs	r2, #3
 8000990:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000992:	193b      	adds	r3, r7, r4
 8000994:	2201      	movs	r2, #1
 8000996:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	193b      	adds	r3, r7, r4
 800099a:	2200      	movs	r2, #0
 800099c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	193b      	adds	r3, r7, r4
 80009a0:	2200      	movs	r2, #0
 80009a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a4:	193b      	adds	r3, r7, r4
 80009a6:	4a0e      	ldr	r2, [pc, #56]	@ (80009e0 <MX_GPIO_Init+0x1a0>)
 80009a8:	0019      	movs	r1, r3
 80009aa:	0010      	movs	r0, r2
 80009ac:	f000 faf2 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_3_Pin BTN_2_Pin BTN_1_Pin */
  GPIO_InitStruct.Pin = BTN_3_Pin|BTN_2_Pin|BTN_1_Pin;
 80009b0:	0021      	movs	r1, r4
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	2238      	movs	r2, #56	@ 0x38
 80009b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	2200      	movs	r2, #0
 80009bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	187b      	adds	r3, r7, r1
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c4:	187b      	adds	r3, r7, r1
 80009c6:	4a06      	ldr	r2, [pc, #24]	@ (80009e0 <MX_GPIO_Init+0x1a0>)
 80009c8:	0019      	movs	r1, r3
 80009ca:	0010      	movs	r0, r2
 80009cc:	f000 fae2 	bl	8000f94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b009      	add	sp, #36	@ 0x24
 80009d6:	bd90      	pop	{r4, r7, pc}
 80009d8:	40021000 	.word	0x40021000
 80009dc:	50000800 	.word	0x50000800
 80009e0:	50000400 	.word	0x50000400
 80009e4:	00009901 	.word	0x00009901

080009e8 <pulse_shift_register>:

/* USER CODE BEGIN 4 */
static void pulse_shift_register(void) {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	SHIFT_REG_SET(1);
 80009ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <pulse_shift_register+0x30>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	2102      	movs	r1, #2
 80009f2:	0018      	movs	r0, r3
 80009f4:	f000 fc3c 	bl	8001270 <HAL_GPIO_WritePin>
	HAL_Delay(PULSE_DURATION_MS);
 80009f8:	2001      	movs	r0, #1
 80009fa:	f000 f9f3 	bl	8000de4 <HAL_Delay>
	SHIFT_REG_SET(0);
 80009fe:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <pulse_shift_register+0x30>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	2102      	movs	r1, #2
 8000a04:	0018      	movs	r0, r3
 8000a06:	f000 fc33 	bl	8001270 <HAL_GPIO_WritePin>
	HAL_Delay(PULSE_DURATION_MS);
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	f000 f9ea 	bl	8000de4 <HAL_Delay>
}
 8000a10:	46c0      	nop			@ (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	50000400 	.word	0x50000400

08000a1c <nixie_number_set>:


static void nixie_number_set(uint8_t number) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	0002      	movs	r2, r0
 8000a24:	1dfb      	adds	r3, r7, #7
 8000a26:	701a      	strb	r2, [r3, #0]
//	DATA_SET(1);					// Set data as "1" (high)
//	pulse_shift_register();			// Pulse shift register once so it will remember "1"
//	pulse_storage_register();		// Toggle latch once
//	DATA_SET(0);					// Reset data as we don't need it anymore, we just "pass" the High level output to the right INS-12 pin

	STORAGE_REG_SET(0);				// Disable latch
 8000a28:	4b1b      	ldr	r3, [pc, #108]	@ (8000a98 <nixie_number_set+0x7c>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f000 fc1e 	bl	8001270 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < 8; ++i) {
 8000a34:	230f      	movs	r3, #15
 8000a36:	18fb      	adds	r3, r7, r3
 8000a38:	2200      	movs	r2, #0
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	e01c      	b.n	8000a78 <nixie_number_set+0x5c>
//		if(i == number) DATA_SET(number_to_pin[i] & (1 << 7-i));
		if(i == number) DATA_SET(1);
 8000a3e:	230f      	movs	r3, #15
 8000a40:	18fa      	adds	r2, r7, r3
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	7812      	ldrb	r2, [r2, #0]
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d106      	bne.n	8000a5a <nixie_number_set+0x3e>
 8000a4c:	23a0      	movs	r3, #160	@ 0xa0
 8000a4e:	05db      	lsls	r3, r3, #23
 8000a50:	2201      	movs	r2, #1
 8000a52:	2140      	movs	r1, #64	@ 0x40
 8000a54:	0018      	movs	r0, r3
 8000a56:	f000 fc0b 	bl	8001270 <HAL_GPIO_WritePin>
		pulse_shift_register();		// Toggle clock n times
 8000a5a:	f7ff ffc5 	bl	80009e8 <pulse_shift_register>
		DATA_SET(0);
 8000a5e:	23a0      	movs	r3, #160	@ 0xa0
 8000a60:	05db      	lsls	r3, r3, #23
 8000a62:	2200      	movs	r2, #0
 8000a64:	2140      	movs	r1, #64	@ 0x40
 8000a66:	0018      	movs	r0, r3
 8000a68:	f000 fc02 	bl	8001270 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < 8; ++i) {
 8000a6c:	220f      	movs	r2, #15
 8000a6e:	18bb      	adds	r3, r7, r2
 8000a70:	18ba      	adds	r2, r7, r2
 8000a72:	7812      	ldrb	r2, [r2, #0]
 8000a74:	3201      	adds	r2, #1
 8000a76:	701a      	strb	r2, [r3, #0]
 8000a78:	230f      	movs	r3, #15
 8000a7a:	18fb      	adds	r3, r7, r3
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2b07      	cmp	r3, #7
 8000a80:	d9dd      	bls.n	8000a3e <nixie_number_set+0x22>
	}
	STORAGE_REG_SET(1);				// Set latch
 8000a82:	4b05      	ldr	r3, [pc, #20]	@ (8000a98 <nixie_number_set+0x7c>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	2101      	movs	r1, #1
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f000 fbf1 	bl	8001270 <HAL_GPIO_WritePin>
}
 8000a8e:	46c0      	nop			@ (mov r8, r8)
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b004      	add	sp, #16
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			@ (mov r8, r8)
 8000a98:	50000400 	.word	0x50000400

08000a9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa0:	b672      	cpsid	i
}
 8000aa2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa4:	46c0      	nop			@ (mov r8, r8)
 8000aa6:	e7fd      	b.n	8000aa4 <Error_Handler+0x8>

08000aa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aac:	4b07      	ldr	r3, [pc, #28]	@ (8000acc <HAL_MspInit+0x24>)
 8000aae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ab0:	4b06      	ldr	r3, [pc, #24]	@ (8000acc <HAL_MspInit+0x24>)
 8000ab2:	2101      	movs	r1, #1
 8000ab4:	430a      	orrs	r2, r1
 8000ab6:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab8:	4b04      	ldr	r3, [pc, #16]	@ (8000acc <HAL_MspInit+0x24>)
 8000aba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000abc:	4b03      	ldr	r3, [pc, #12]	@ (8000acc <HAL_MspInit+0x24>)
 8000abe:	2180      	movs	r1, #128	@ 0x80
 8000ac0:	0549      	lsls	r1, r1, #21
 8000ac2:	430a      	orrs	r2, r1
 8000ac4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac6:	46c0      	nop			@ (mov r8, r8)
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40021000 	.word	0x40021000

08000ad0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ad0:	b590      	push	{r4, r7, lr}
 8000ad2:	b089      	sub	sp, #36	@ 0x24
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad8:	240c      	movs	r4, #12
 8000ada:	193b      	adds	r3, r7, r4
 8000adc:	0018      	movs	r0, r3
 8000ade:	2314      	movs	r3, #20
 8000ae0:	001a      	movs	r2, r3
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	f002 f9d6 	bl	8002e94 <memset>
  if(hi2c->Instance==I2C1)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a18      	ldr	r2, [pc, #96]	@ (8000b50 <HAL_I2C_MspInit+0x80>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d12a      	bne.n	8000b48 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af2:	4b18      	ldr	r3, [pc, #96]	@ (8000b54 <HAL_I2C_MspInit+0x84>)
 8000af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000af6:	4b17      	ldr	r3, [pc, #92]	@ (8000b54 <HAL_I2C_MspInit+0x84>)
 8000af8:	2101      	movs	r1, #1
 8000afa:	430a      	orrs	r2, r1
 8000afc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000afe:	4b15      	ldr	r3, [pc, #84]	@ (8000b54 <HAL_I2C_MspInit+0x84>)
 8000b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b02:	2201      	movs	r2, #1
 8000b04:	4013      	ands	r3, r2
 8000b06:	60bb      	str	r3, [r7, #8]
 8000b08:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b0a:	193b      	adds	r3, r7, r4
 8000b0c:	22c0      	movs	r2, #192	@ 0xc0
 8000b0e:	00d2      	lsls	r2, r2, #3
 8000b10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b12:	0021      	movs	r1, r4
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2212      	movs	r2, #18
 8000b18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1a:	187b      	adds	r3, r7, r1
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b20:	187b      	adds	r3, r7, r1
 8000b22:	2203      	movs	r2, #3
 8000b24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000b26:	187b      	adds	r3, r7, r1
 8000b28:	2201      	movs	r2, #1
 8000b2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	187a      	adds	r2, r7, r1
 8000b2e:	23a0      	movs	r3, #160	@ 0xa0
 8000b30:	05db      	lsls	r3, r3, #23
 8000b32:	0011      	movs	r1, r2
 8000b34:	0018      	movs	r0, r3
 8000b36:	f000 fa2d 	bl	8000f94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b3a:	4b06      	ldr	r3, [pc, #24]	@ (8000b54 <HAL_I2C_MspInit+0x84>)
 8000b3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b3e:	4b05      	ldr	r3, [pc, #20]	@ (8000b54 <HAL_I2C_MspInit+0x84>)
 8000b40:	2180      	movs	r1, #128	@ 0x80
 8000b42:	0389      	lsls	r1, r1, #14
 8000b44:	430a      	orrs	r2, r1
 8000b46:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b48:	46c0      	nop			@ (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	b009      	add	sp, #36	@ 0x24
 8000b4e:	bd90      	pop	{r4, r7, pc}
 8000b50:	40005400 	.word	0x40005400
 8000b54:	40021000 	.word	0x40021000

08000b58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b08b      	sub	sp, #44	@ 0x2c
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	2414      	movs	r4, #20
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	0018      	movs	r0, r3
 8000b66:	2314      	movs	r3, #20
 8000b68:	001a      	movs	r2, r3
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	f002 f992 	bl	8002e94 <memset>
  if(huart->Instance==LPUART1)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a2f      	ldr	r2, [pc, #188]	@ (8000c34 <HAL_UART_MspInit+0xdc>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d12a      	bne.n	8000bd0 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000b7a:	4b2f      	ldr	r3, [pc, #188]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000b7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b7e:	4b2e      	ldr	r3, [pc, #184]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000b80:	2180      	movs	r1, #128	@ 0x80
 8000b82:	02c9      	lsls	r1, r1, #11
 8000b84:	430a      	orrs	r2, r1
 8000b86:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b88:	4b2b      	ldr	r3, [pc, #172]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000b8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b8c:	4b2a      	ldr	r3, [pc, #168]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000b8e:	2101      	movs	r1, #1
 8000b90:	430a      	orrs	r2, r1
 8000b92:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b94:	4b28      	ldr	r3, [pc, #160]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b98:	2201      	movs	r2, #1
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	613b      	str	r3, [r7, #16]
 8000b9e:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ba0:	0021      	movs	r1, r4
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	220c      	movs	r2, #12
 8000ba6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	2202      	movs	r2, #2
 8000bac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	187b      	adds	r3, r7, r1
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	2203      	movs	r2, #3
 8000bb8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 8000bba:	187b      	adds	r3, r7, r1
 8000bbc:	2206      	movs	r2, #6
 8000bbe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc0:	187a      	adds	r2, r7, r1
 8000bc2:	23a0      	movs	r3, #160	@ 0xa0
 8000bc4:	05db      	lsls	r3, r3, #23
 8000bc6:	0011      	movs	r1, r2
 8000bc8:	0018      	movs	r0, r3
 8000bca:	f000 f9e3 	bl	8000f94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bce:	e02d      	b.n	8000c2c <HAL_UART_MspInit+0xd4>
  else if(huart->Instance==USART2)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a19      	ldr	r2, [pc, #100]	@ (8000c3c <HAL_UART_MspInit+0xe4>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d128      	bne.n	8000c2c <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bda:	4b17      	ldr	r3, [pc, #92]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000bdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000bde:	4b16      	ldr	r3, [pc, #88]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000be0:	2180      	movs	r1, #128	@ 0x80
 8000be2:	0289      	lsls	r1, r1, #10
 8000be4:	430a      	orrs	r2, r1
 8000be6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be8:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000bea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bec:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000bee:	2102      	movs	r1, #2
 8000bf0:	430a      	orrs	r2, r1
 8000bf2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bf4:	4b10      	ldr	r3, [pc, #64]	@ (8000c38 <HAL_UART_MspInit+0xe0>)
 8000bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bf8:	2202      	movs	r2, #2
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	60fb      	str	r3, [r7, #12]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c00:	2114      	movs	r1, #20
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	22c0      	movs	r2, #192	@ 0xc0
 8000c06:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c08:	187b      	adds	r3, r7, r1
 8000c0a:	2202      	movs	r2, #2
 8000c0c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	187b      	adds	r3, r7, r1
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c14:	187b      	adds	r3, r7, r1
 8000c16:	2203      	movs	r2, #3
 8000c18:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 8000c1a:	187b      	adds	r3, r7, r1
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c20:	187b      	adds	r3, r7, r1
 8000c22:	4a07      	ldr	r2, [pc, #28]	@ (8000c40 <HAL_UART_MspInit+0xe8>)
 8000c24:	0019      	movs	r1, r3
 8000c26:	0010      	movs	r0, r2
 8000c28:	f000 f9b4 	bl	8000f94 <HAL_GPIO_Init>
}
 8000c2c:	46c0      	nop			@ (mov r8, r8)
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	b00b      	add	sp, #44	@ 0x2c
 8000c32:	bd90      	pop	{r4, r7, pc}
 8000c34:	40004800 	.word	0x40004800
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	40004400 	.word	0x40004400
 8000c40:	50000400 	.word	0x50000400

08000c44 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a06      	ldr	r2, [pc, #24]	@ (8000c6c <HAL_RTC_MspInit+0x28>)
 8000c52:	4293      	cmp	r3, r2
 8000c54:	d106      	bne.n	8000c64 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000c56:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <HAL_RTC_MspInit+0x2c>)
 8000c58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000c5a:	4b05      	ldr	r3, [pc, #20]	@ (8000c70 <HAL_RTC_MspInit+0x2c>)
 8000c5c:	2180      	movs	r1, #128	@ 0x80
 8000c5e:	02c9      	lsls	r1, r1, #11
 8000c60:	430a      	orrs	r2, r1
 8000c62:	651a      	str	r2, [r3, #80]	@ 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000c64:	46c0      	nop			@ (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b002      	add	sp, #8
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40002800 	.word	0x40002800
 8000c70:	40021000 	.word	0x40021000

08000c74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c78:	46c0      	nop			@ (mov r8, r8)
 8000c7a:	e7fd      	b.n	8000c78 <NMI_Handler+0x4>

08000c7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c80:	46c0      	nop			@ (mov r8, r8)
 8000c82:	e7fd      	b.n	8000c80 <HardFault_Handler+0x4>

08000c84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c88:	46c0      	nop			@ (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c92:	46c0      	nop			@ (mov r8, r8)
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c9c:	f000 f886 	bl	8000dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000caa:	46c0      	nop			@ (mov r8, r8)
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000cb0:	480d      	ldr	r0, [pc, #52]	@ (8000ce8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000cb2:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cb4:	f7ff fff7 	bl	8000ca6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cb8:	480c      	ldr	r0, [pc, #48]	@ (8000cec <LoopForever+0x6>)
  ldr r1, =_edata
 8000cba:	490d      	ldr	r1, [pc, #52]	@ (8000cf0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000cf4 <LoopForever+0xe>)
  movs r3, #0
 8000cbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cc0:	e002      	b.n	8000cc8 <LoopCopyDataInit>

08000cc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cc6:	3304      	adds	r3, #4

08000cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ccc:	d3f9      	bcc.n	8000cc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cce:	4a0a      	ldr	r2, [pc, #40]	@ (8000cf8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cd0:	4c0a      	ldr	r4, [pc, #40]	@ (8000cfc <LoopForever+0x16>)
  movs r3, #0
 8000cd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cd4:	e001      	b.n	8000cda <LoopFillZerobss>

08000cd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cd8:	3204      	adds	r2, #4

08000cda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cdc:	d3fb      	bcc.n	8000cd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cde:	f002 f8e1 	bl	8002ea4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ce2:	f7ff fbe1 	bl	80004a8 <main>

08000ce6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ce6:	e7fe      	b.n	8000ce6 <LoopForever>
   ldr   r0, =_estack
 8000ce8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000cec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cf0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000cf4:	08002f80 	.word	0x08002f80
  ldr r2, =_sbss
 8000cf8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000cfc:	200001b4 	.word	0x200001b4

08000d00 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d00:	e7fe      	b.n	8000d00 <ADC1_COMP_IRQHandler>
	...

08000d04 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d0a:	1dfb      	adds	r3, r7, #7
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000d10:	4b0b      	ldr	r3, [pc, #44]	@ (8000d40 <HAL_Init+0x3c>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b0a      	ldr	r3, [pc, #40]	@ (8000d40 <HAL_Init+0x3c>)
 8000d16:	2140      	movs	r1, #64	@ 0x40
 8000d18:	430a      	orrs	r2, r1
 8000d1a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d1c:	2003      	movs	r0, #3
 8000d1e:	f000 f811 	bl	8000d44 <HAL_InitTick>
 8000d22:	1e03      	subs	r3, r0, #0
 8000d24:	d003      	beq.n	8000d2e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000d26:	1dfb      	adds	r3, r7, #7
 8000d28:	2201      	movs	r2, #1
 8000d2a:	701a      	strb	r2, [r3, #0]
 8000d2c:	e001      	b.n	8000d32 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d2e:	f7ff febb 	bl	8000aa8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d32:	1dfb      	adds	r3, r7, #7
 8000d34:	781b      	ldrb	r3, [r3, #0]
}
 8000d36:	0018      	movs	r0, r3
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	b002      	add	sp, #8
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	46c0      	nop			@ (mov r8, r8)
 8000d40:	40022000 	.word	0x40022000

08000d44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d44:	b590      	push	{r4, r7, lr}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d4c:	4b14      	ldr	r3, [pc, #80]	@ (8000da0 <HAL_InitTick+0x5c>)
 8000d4e:	681c      	ldr	r4, [r3, #0]
 8000d50:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <HAL_InitTick+0x60>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	0019      	movs	r1, r3
 8000d56:	23fa      	movs	r3, #250	@ 0xfa
 8000d58:	0098      	lsls	r0, r3, #2
 8000d5a:	f7ff f9d5 	bl	8000108 <__udivsi3>
 8000d5e:	0003      	movs	r3, r0
 8000d60:	0019      	movs	r1, r3
 8000d62:	0020      	movs	r0, r4
 8000d64:	f7ff f9d0 	bl	8000108 <__udivsi3>
 8000d68:	0003      	movs	r3, r0
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f000 f905 	bl	8000f7a <HAL_SYSTICK_Config>
 8000d70:	1e03      	subs	r3, r0, #0
 8000d72:	d001      	beq.n	8000d78 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	e00f      	b.n	8000d98 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2b03      	cmp	r3, #3
 8000d7c:	d80b      	bhi.n	8000d96 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d7e:	6879      	ldr	r1, [r7, #4]
 8000d80:	2301      	movs	r3, #1
 8000d82:	425b      	negs	r3, r3
 8000d84:	2200      	movs	r2, #0
 8000d86:	0018      	movs	r0, r3
 8000d88:	f000 f8e2 	bl	8000f50 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <HAL_InitTick+0x64>)
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d92:	2300      	movs	r3, #0
 8000d94:	e000      	b.n	8000d98 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
}
 8000d98:	0018      	movs	r0, r3
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	b003      	add	sp, #12
 8000d9e:	bd90      	pop	{r4, r7, pc}
 8000da0:	20000000 	.word	0x20000000
 8000da4:	20000008 	.word	0x20000008
 8000da8:	20000004 	.word	0x20000004

08000dac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000db0:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <HAL_IncTick+0x1c>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	001a      	movs	r2, r3
 8000db6:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <HAL_IncTick+0x20>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	18d2      	adds	r2, r2, r3
 8000dbc:	4b03      	ldr	r3, [pc, #12]	@ (8000dcc <HAL_IncTick+0x20>)
 8000dbe:	601a      	str	r2, [r3, #0]
}
 8000dc0:	46c0      	nop			@ (mov r8, r8)
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	46c0      	nop			@ (mov r8, r8)
 8000dc8:	20000008 	.word	0x20000008
 8000dcc:	200001b0 	.word	0x200001b0

08000dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000dd4:	4b02      	ldr	r3, [pc, #8]	@ (8000de0 <HAL_GetTick+0x10>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
}
 8000dd8:	0018      	movs	r0, r3
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	200001b0 	.word	0x200001b0

08000de4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dec:	f7ff fff0 	bl	8000dd0 <HAL_GetTick>
 8000df0:	0003      	movs	r3, r0
 8000df2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	d005      	beq.n	8000e0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000e28 <HAL_Delay+0x44>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	001a      	movs	r2, r3
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	189b      	adds	r3, r3, r2
 8000e08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	f7ff ffe0 	bl	8000dd0 <HAL_GetTick>
 8000e10:	0002      	movs	r2, r0
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d8f7      	bhi.n	8000e0c <HAL_Delay+0x28>
  {
  }
}
 8000e1c:	46c0      	nop			@ (mov r8, r8)
 8000e1e:	46c0      	nop			@ (mov r8, r8)
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b004      	add	sp, #16
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	46c0      	nop			@ (mov r8, r8)
 8000e28:	20000008 	.word	0x20000008

08000e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e2c:	b590      	push	{r4, r7, lr}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	0002      	movs	r2, r0
 8000e34:	6039      	str	r1, [r7, #0]
 8000e36:	1dfb      	adds	r3, r7, #7
 8000e38:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e3a:	1dfb      	adds	r3, r7, #7
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e40:	d828      	bhi.n	8000e94 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e42:	4a2f      	ldr	r2, [pc, #188]	@ (8000f00 <__NVIC_SetPriority+0xd4>)
 8000e44:	1dfb      	adds	r3, r7, #7
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	b25b      	sxtb	r3, r3
 8000e4a:	089b      	lsrs	r3, r3, #2
 8000e4c:	33c0      	adds	r3, #192	@ 0xc0
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	589b      	ldr	r3, [r3, r2]
 8000e52:	1dfa      	adds	r2, r7, #7
 8000e54:	7812      	ldrb	r2, [r2, #0]
 8000e56:	0011      	movs	r1, r2
 8000e58:	2203      	movs	r2, #3
 8000e5a:	400a      	ands	r2, r1
 8000e5c:	00d2      	lsls	r2, r2, #3
 8000e5e:	21ff      	movs	r1, #255	@ 0xff
 8000e60:	4091      	lsls	r1, r2
 8000e62:	000a      	movs	r2, r1
 8000e64:	43d2      	mvns	r2, r2
 8000e66:	401a      	ands	r2, r3
 8000e68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	019b      	lsls	r3, r3, #6
 8000e6e:	22ff      	movs	r2, #255	@ 0xff
 8000e70:	401a      	ands	r2, r3
 8000e72:	1dfb      	adds	r3, r7, #7
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	0018      	movs	r0, r3
 8000e78:	2303      	movs	r3, #3
 8000e7a:	4003      	ands	r3, r0
 8000e7c:	00db      	lsls	r3, r3, #3
 8000e7e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e80:	481f      	ldr	r0, [pc, #124]	@ (8000f00 <__NVIC_SetPriority+0xd4>)
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	b25b      	sxtb	r3, r3
 8000e88:	089b      	lsrs	r3, r3, #2
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	33c0      	adds	r3, #192	@ 0xc0
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e92:	e031      	b.n	8000ef8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e94:	4a1b      	ldr	r2, [pc, #108]	@ (8000f04 <__NVIC_SetPriority+0xd8>)
 8000e96:	1dfb      	adds	r3, r7, #7
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	0019      	movs	r1, r3
 8000e9c:	230f      	movs	r3, #15
 8000e9e:	400b      	ands	r3, r1
 8000ea0:	3b08      	subs	r3, #8
 8000ea2:	089b      	lsrs	r3, r3, #2
 8000ea4:	3306      	adds	r3, #6
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	18d3      	adds	r3, r2, r3
 8000eaa:	3304      	adds	r3, #4
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	1dfa      	adds	r2, r7, #7
 8000eb0:	7812      	ldrb	r2, [r2, #0]
 8000eb2:	0011      	movs	r1, r2
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	400a      	ands	r2, r1
 8000eb8:	00d2      	lsls	r2, r2, #3
 8000eba:	21ff      	movs	r1, #255	@ 0xff
 8000ebc:	4091      	lsls	r1, r2
 8000ebe:	000a      	movs	r2, r1
 8000ec0:	43d2      	mvns	r2, r2
 8000ec2:	401a      	ands	r2, r3
 8000ec4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	019b      	lsls	r3, r3, #6
 8000eca:	22ff      	movs	r2, #255	@ 0xff
 8000ecc:	401a      	ands	r2, r3
 8000ece:	1dfb      	adds	r3, r7, #7
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	4003      	ands	r3, r0
 8000ed8:	00db      	lsls	r3, r3, #3
 8000eda:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000edc:	4809      	ldr	r0, [pc, #36]	@ (8000f04 <__NVIC_SetPriority+0xd8>)
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	001c      	movs	r4, r3
 8000ee4:	230f      	movs	r3, #15
 8000ee6:	4023      	ands	r3, r4
 8000ee8:	3b08      	subs	r3, #8
 8000eea:	089b      	lsrs	r3, r3, #2
 8000eec:	430a      	orrs	r2, r1
 8000eee:	3306      	adds	r3, #6
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	18c3      	adds	r3, r0, r3
 8000ef4:	3304      	adds	r3, #4
 8000ef6:	601a      	str	r2, [r3, #0]
}
 8000ef8:	46c0      	nop			@ (mov r8, r8)
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b003      	add	sp, #12
 8000efe:	bd90      	pop	{r4, r7, pc}
 8000f00:	e000e100 	.word	0xe000e100
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	1e5a      	subs	r2, r3, #1
 8000f14:	2380      	movs	r3, #128	@ 0x80
 8000f16:	045b      	lsls	r3, r3, #17
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d301      	bcc.n	8000f20 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e010      	b.n	8000f42 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f20:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <SysTick_Config+0x44>)
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	3a01      	subs	r2, #1
 8000f26:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f28:	2301      	movs	r3, #1
 8000f2a:	425b      	negs	r3, r3
 8000f2c:	2103      	movs	r1, #3
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f7ff ff7c 	bl	8000e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f34:	4b05      	ldr	r3, [pc, #20]	@ (8000f4c <SysTick_Config+0x44>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f3a:	4b04      	ldr	r3, [pc, #16]	@ (8000f4c <SysTick_Config+0x44>)
 8000f3c:	2207      	movs	r2, #7
 8000f3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	0018      	movs	r0, r3
 8000f44:	46bd      	mov	sp, r7
 8000f46:	b002      	add	sp, #8
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	46c0      	nop			@ (mov r8, r8)
 8000f4c:	e000e010 	.word	0xe000e010

08000f50 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	60b9      	str	r1, [r7, #8]
 8000f58:	607a      	str	r2, [r7, #4]
 8000f5a:	210f      	movs	r1, #15
 8000f5c:	187b      	adds	r3, r7, r1
 8000f5e:	1c02      	adds	r2, r0, #0
 8000f60:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000f62:	68ba      	ldr	r2, [r7, #8]
 8000f64:	187b      	adds	r3, r7, r1
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	b25b      	sxtb	r3, r3
 8000f6a:	0011      	movs	r1, r2
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f7ff ff5d 	bl	8000e2c <__NVIC_SetPriority>
}
 8000f72:	46c0      	nop			@ (mov r8, r8)
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b004      	add	sp, #16
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b082      	sub	sp, #8
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	0018      	movs	r0, r3
 8000f86:	f7ff ffbf 	bl	8000f08 <SysTick_Config>
 8000f8a:	0003      	movs	r3, r0
}
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	b002      	add	sp, #8
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000faa:	e149      	b.n	8001240 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	697a      	ldr	r2, [r7, #20]
 8000fb4:	4091      	lsls	r1, r2
 8000fb6:	000a      	movs	r2, r1
 8000fb8:	4013      	ands	r3, r2
 8000fba:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d100      	bne.n	8000fc4 <HAL_GPIO_Init+0x30>
 8000fc2:	e13a      	b.n	800123a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	2203      	movs	r2, #3
 8000fca:	4013      	ands	r3, r2
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d005      	beq.n	8000fdc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	2203      	movs	r2, #3
 8000fd6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d130      	bne.n	800103e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	2203      	movs	r2, #3
 8000fe8:	409a      	lsls	r2, r3
 8000fea:	0013      	movs	r3, r2
 8000fec:	43da      	mvns	r2, r3
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	68da      	ldr	r2, [r3, #12]
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	409a      	lsls	r2, r3
 8000ffe:	0013      	movs	r3, r2
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	4313      	orrs	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001012:	2201      	movs	r2, #1
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	409a      	lsls	r2, r3
 8001018:	0013      	movs	r3, r2
 800101a:	43da      	mvns	r2, r3
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	091b      	lsrs	r3, r3, #4
 8001028:	2201      	movs	r2, #1
 800102a:	401a      	ands	r2, r3
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	409a      	lsls	r2, r3
 8001030:	0013      	movs	r3, r2
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	2203      	movs	r2, #3
 8001044:	4013      	ands	r3, r2
 8001046:	2b03      	cmp	r3, #3
 8001048:	d017      	beq.n	800107a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	68db      	ldr	r3, [r3, #12]
 800104e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	2203      	movs	r2, #3
 8001056:	409a      	lsls	r2, r3
 8001058:	0013      	movs	r3, r2
 800105a:	43da      	mvns	r2, r3
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	4013      	ands	r3, r2
 8001060:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	689a      	ldr	r2, [r3, #8]
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	409a      	lsls	r2, r3
 800106c:	0013      	movs	r3, r2
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4313      	orrs	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	2203      	movs	r2, #3
 8001080:	4013      	ands	r3, r2
 8001082:	2b02      	cmp	r3, #2
 8001084:	d123      	bne.n	80010ce <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	08da      	lsrs	r2, r3, #3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3208      	adds	r2, #8
 800108e:	0092      	lsls	r2, r2, #2
 8001090:	58d3      	ldr	r3, [r2, r3]
 8001092:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	2207      	movs	r2, #7
 8001098:	4013      	ands	r3, r2
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	220f      	movs	r2, #15
 800109e:	409a      	lsls	r2, r3
 80010a0:	0013      	movs	r3, r2
 80010a2:	43da      	mvns	r2, r3
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	4013      	ands	r3, r2
 80010a8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	691a      	ldr	r2, [r3, #16]
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	2107      	movs	r1, #7
 80010b2:	400b      	ands	r3, r1
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	409a      	lsls	r2, r3
 80010b8:	0013      	movs	r3, r2
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	4313      	orrs	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	08da      	lsrs	r2, r3, #3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3208      	adds	r2, #8
 80010c8:	0092      	lsls	r2, r2, #2
 80010ca:	6939      	ldr	r1, [r7, #16]
 80010cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	2203      	movs	r2, #3
 80010da:	409a      	lsls	r2, r3
 80010dc:	0013      	movs	r3, r2
 80010de:	43da      	mvns	r2, r3
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	4013      	ands	r3, r2
 80010e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	2203      	movs	r2, #3
 80010ec:	401a      	ands	r2, r3
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	409a      	lsls	r2, r3
 80010f4:	0013      	movs	r3, r2
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685a      	ldr	r2, [r3, #4]
 8001106:	23c0      	movs	r3, #192	@ 0xc0
 8001108:	029b      	lsls	r3, r3, #10
 800110a:	4013      	ands	r3, r2
 800110c:	d100      	bne.n	8001110 <HAL_GPIO_Init+0x17c>
 800110e:	e094      	b.n	800123a <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001110:	4b51      	ldr	r3, [pc, #324]	@ (8001258 <HAL_GPIO_Init+0x2c4>)
 8001112:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001114:	4b50      	ldr	r3, [pc, #320]	@ (8001258 <HAL_GPIO_Init+0x2c4>)
 8001116:	2101      	movs	r1, #1
 8001118:	430a      	orrs	r2, r1
 800111a:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800111c:	4a4f      	ldr	r2, [pc, #316]	@ (800125c <HAL_GPIO_Init+0x2c8>)
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	089b      	lsrs	r3, r3, #2
 8001122:	3302      	adds	r3, #2
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	589b      	ldr	r3, [r3, r2]
 8001128:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	2203      	movs	r2, #3
 800112e:	4013      	ands	r3, r2
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	220f      	movs	r2, #15
 8001134:	409a      	lsls	r2, r3
 8001136:	0013      	movs	r3, r2
 8001138:	43da      	mvns	r2, r3
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	4013      	ands	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	23a0      	movs	r3, #160	@ 0xa0
 8001144:	05db      	lsls	r3, r3, #23
 8001146:	429a      	cmp	r2, r3
 8001148:	d013      	beq.n	8001172 <HAL_GPIO_Init+0x1de>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a44      	ldr	r2, [pc, #272]	@ (8001260 <HAL_GPIO_Init+0x2cc>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d00d      	beq.n	800116e <HAL_GPIO_Init+0x1da>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a43      	ldr	r2, [pc, #268]	@ (8001264 <HAL_GPIO_Init+0x2d0>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d007      	beq.n	800116a <HAL_GPIO_Init+0x1d6>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a42      	ldr	r2, [pc, #264]	@ (8001268 <HAL_GPIO_Init+0x2d4>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d101      	bne.n	8001166 <HAL_GPIO_Init+0x1d2>
 8001162:	2305      	movs	r3, #5
 8001164:	e006      	b.n	8001174 <HAL_GPIO_Init+0x1e0>
 8001166:	2306      	movs	r3, #6
 8001168:	e004      	b.n	8001174 <HAL_GPIO_Init+0x1e0>
 800116a:	2302      	movs	r3, #2
 800116c:	e002      	b.n	8001174 <HAL_GPIO_Init+0x1e0>
 800116e:	2301      	movs	r3, #1
 8001170:	e000      	b.n	8001174 <HAL_GPIO_Init+0x1e0>
 8001172:	2300      	movs	r3, #0
 8001174:	697a      	ldr	r2, [r7, #20]
 8001176:	2103      	movs	r1, #3
 8001178:	400a      	ands	r2, r1
 800117a:	0092      	lsls	r2, r2, #2
 800117c:	4093      	lsls	r3, r2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	4313      	orrs	r3, r2
 8001182:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001184:	4935      	ldr	r1, [pc, #212]	@ (800125c <HAL_GPIO_Init+0x2c8>)
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	089b      	lsrs	r3, r3, #2
 800118a:	3302      	adds	r3, #2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001192:	4b36      	ldr	r3, [pc, #216]	@ (800126c <HAL_GPIO_Init+0x2d8>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	43da      	mvns	r2, r3
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685a      	ldr	r2, [r3, #4]
 80011a6:	2380      	movs	r3, #128	@ 0x80
 80011a8:	035b      	lsls	r3, r3, #13
 80011aa:	4013      	ands	r3, r2
 80011ac:	d003      	beq.n	80011b6 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011b6:	4b2d      	ldr	r3, [pc, #180]	@ (800126c <HAL_GPIO_Init+0x2d8>)
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011bc:	4b2b      	ldr	r3, [pc, #172]	@ (800126c <HAL_GPIO_Init+0x2d8>)
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	43da      	mvns	r2, r3
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685a      	ldr	r2, [r3, #4]
 80011d0:	2380      	movs	r3, #128	@ 0x80
 80011d2:	039b      	lsls	r3, r3, #14
 80011d4:	4013      	ands	r3, r2
 80011d6:	d003      	beq.n	80011e0 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011e0:	4b22      	ldr	r3, [pc, #136]	@ (800126c <HAL_GPIO_Init+0x2d8>)
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80011e6:	4b21      	ldr	r3, [pc, #132]	@ (800126c <HAL_GPIO_Init+0x2d8>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	43da      	mvns	r2, r3
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	4013      	ands	r3, r2
 80011f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685a      	ldr	r2, [r3, #4]
 80011fa:	2380      	movs	r3, #128	@ 0x80
 80011fc:	029b      	lsls	r3, r3, #10
 80011fe:	4013      	ands	r3, r2
 8001200:	d003      	beq.n	800120a <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	4313      	orrs	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800120a:	4b18      	ldr	r3, [pc, #96]	@ (800126c <HAL_GPIO_Init+0x2d8>)
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001210:	4b16      	ldr	r3, [pc, #88]	@ (800126c <HAL_GPIO_Init+0x2d8>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	43da      	mvns	r2, r3
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	4013      	ands	r3, r2
 800121e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685a      	ldr	r2, [r3, #4]
 8001224:	2380      	movs	r3, #128	@ 0x80
 8001226:	025b      	lsls	r3, r3, #9
 8001228:	4013      	ands	r3, r2
 800122a:	d003      	beq.n	8001234 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 800122c:	693a      	ldr	r2, [r7, #16]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	4313      	orrs	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001234:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <HAL_GPIO_Init+0x2d8>)
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	3301      	adds	r3, #1
 800123e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	40da      	lsrs	r2, r3
 8001248:	1e13      	subs	r3, r2, #0
 800124a:	d000      	beq.n	800124e <HAL_GPIO_Init+0x2ba>
 800124c:	e6ae      	b.n	8000fac <HAL_GPIO_Init+0x18>
  }
}
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	46c0      	nop			@ (mov r8, r8)
 8001252:	46bd      	mov	sp, r7
 8001254:	b006      	add	sp, #24
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40021000 	.word	0x40021000
 800125c:	40010000 	.word	0x40010000
 8001260:	50000400 	.word	0x50000400
 8001264:	50000800 	.word	0x50000800
 8001268:	50001c00 	.word	0x50001c00
 800126c:	40010400 	.word	0x40010400

08001270 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	0008      	movs	r0, r1
 800127a:	0011      	movs	r1, r2
 800127c:	1cbb      	adds	r3, r7, #2
 800127e:	1c02      	adds	r2, r0, #0
 8001280:	801a      	strh	r2, [r3, #0]
 8001282:	1c7b      	adds	r3, r7, #1
 8001284:	1c0a      	adds	r2, r1, #0
 8001286:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001288:	1c7b      	adds	r3, r7, #1
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d004      	beq.n	800129a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001290:	1cbb      	adds	r3, r7, #2
 8001292:	881a      	ldrh	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001298:	e003      	b.n	80012a2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800129a:	1cbb      	adds	r3, r7, #2
 800129c:	881a      	ldrh	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012a2:	46c0      	nop			@ (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e082      	b.n	80013c4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2241      	movs	r2, #65	@ 0x41
 80012c2:	5c9b      	ldrb	r3, [r3, r2]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d107      	bne.n	80012da <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2240      	movs	r2, #64	@ 0x40
 80012ce:	2100      	movs	r1, #0
 80012d0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	0018      	movs	r0, r3
 80012d6:	f7ff fbfb 	bl	8000ad0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2241      	movs	r2, #65	@ 0x41
 80012de:	2124      	movs	r1, #36	@ 0x24
 80012e0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2101      	movs	r1, #1
 80012ee:	438a      	bics	r2, r1
 80012f0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685a      	ldr	r2, [r3, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4934      	ldr	r1, [pc, #208]	@ (80013cc <HAL_I2C_Init+0x120>)
 80012fc:	400a      	ands	r2, r1
 80012fe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	689a      	ldr	r2, [r3, #8]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4931      	ldr	r1, [pc, #196]	@ (80013d0 <HAL_I2C_Init+0x124>)
 800130c:	400a      	ands	r2, r1
 800130e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d108      	bne.n	800132a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689a      	ldr	r2, [r3, #8]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2180      	movs	r1, #128	@ 0x80
 8001322:	0209      	lsls	r1, r1, #8
 8001324:	430a      	orrs	r2, r1
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	e007      	b.n	800133a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	689a      	ldr	r2, [r3, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2184      	movs	r1, #132	@ 0x84
 8001334:	0209      	lsls	r1, r1, #8
 8001336:	430a      	orrs	r2, r1
 8001338:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	2b02      	cmp	r3, #2
 8001340:	d104      	bne.n	800134c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2280      	movs	r2, #128	@ 0x80
 8001348:	0112      	lsls	r2, r2, #4
 800134a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	491f      	ldr	r1, [pc, #124]	@ (80013d4 <HAL_I2C_Init+0x128>)
 8001358:	430a      	orrs	r2, r1
 800135a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	68da      	ldr	r2, [r3, #12]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	491a      	ldr	r1, [pc, #104]	@ (80013d0 <HAL_I2C_Init+0x124>)
 8001368:	400a      	ands	r2, r1
 800136a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	691a      	ldr	r2, [r3, #16]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	695b      	ldr	r3, [r3, #20]
 8001374:	431a      	orrs	r2, r3
 8001376:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	430a      	orrs	r2, r1
 8001384:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	69d9      	ldr	r1, [r3, #28]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6a1a      	ldr	r2, [r3, #32]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	430a      	orrs	r2, r1
 8001394:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2101      	movs	r1, #1
 80013a2:	430a      	orrs	r2, r1
 80013a4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2241      	movs	r2, #65	@ 0x41
 80013b0:	2120      	movs	r1, #32
 80013b2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2242      	movs	r2, #66	@ 0x42
 80013be:	2100      	movs	r1, #0
 80013c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80013c2:	2300      	movs	r3, #0
}
 80013c4:	0018      	movs	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	b002      	add	sp, #8
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	f0ffffff 	.word	0xf0ffffff
 80013d0:	ffff7fff 	.word	0xffff7fff
 80013d4:	02008000 	.word	0x02008000

080013d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2241      	movs	r2, #65	@ 0x41
 80013e6:	5c9b      	ldrb	r3, [r3, r2]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b20      	cmp	r3, #32
 80013ec:	d138      	bne.n	8001460 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2240      	movs	r2, #64	@ 0x40
 80013f2:	5c9b      	ldrb	r3, [r3, r2]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d101      	bne.n	80013fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80013f8:	2302      	movs	r3, #2
 80013fa:	e032      	b.n	8001462 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2240      	movs	r2, #64	@ 0x40
 8001400:	2101      	movs	r1, #1
 8001402:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2241      	movs	r2, #65	@ 0x41
 8001408:	2124      	movs	r1, #36	@ 0x24
 800140a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2101      	movs	r1, #1
 8001418:	438a      	bics	r2, r1
 800141a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4911      	ldr	r1, [pc, #68]	@ (800146c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001428:	400a      	ands	r2, r1
 800142a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	6819      	ldr	r1, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	430a      	orrs	r2, r1
 800143a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2101      	movs	r1, #1
 8001448:	430a      	orrs	r2, r1
 800144a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2241      	movs	r2, #65	@ 0x41
 8001450:	2120      	movs	r1, #32
 8001452:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2240      	movs	r2, #64	@ 0x40
 8001458:	2100      	movs	r1, #0
 800145a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800145c:	2300      	movs	r3, #0
 800145e:	e000      	b.n	8001462 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001460:	2302      	movs	r3, #2
  }
}
 8001462:	0018      	movs	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	b002      	add	sp, #8
 8001468:	bd80      	pop	{r7, pc}
 800146a:	46c0      	nop			@ (mov r8, r8)
 800146c:	ffffefff 	.word	0xffffefff

08001470 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2241      	movs	r2, #65	@ 0x41
 800147e:	5c9b      	ldrb	r3, [r3, r2]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	2b20      	cmp	r3, #32
 8001484:	d139      	bne.n	80014fa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2240      	movs	r2, #64	@ 0x40
 800148a:	5c9b      	ldrb	r3, [r3, r2]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d101      	bne.n	8001494 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001490:	2302      	movs	r3, #2
 8001492:	e033      	b.n	80014fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2240      	movs	r2, #64	@ 0x40
 8001498:	2101      	movs	r1, #1
 800149a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2241      	movs	r2, #65	@ 0x41
 80014a0:	2124      	movs	r1, #36	@ 0x24
 80014a2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2101      	movs	r1, #1
 80014b0:	438a      	bics	r2, r1
 80014b2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4a11      	ldr	r2, [pc, #68]	@ (8001504 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80014c0:	4013      	ands	r3, r2
 80014c2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	021b      	lsls	r3, r3, #8
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	68fa      	ldr	r2, [r7, #12]
 80014d4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2101      	movs	r1, #1
 80014e2:	430a      	orrs	r2, r1
 80014e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2241      	movs	r2, #65	@ 0x41
 80014ea:	2120      	movs	r1, #32
 80014ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2240      	movs	r2, #64	@ 0x40
 80014f2:	2100      	movs	r1, #0
 80014f4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80014f6:	2300      	movs	r3, #0
 80014f8:	e000      	b.n	80014fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80014fa:	2302      	movs	r3, #2
  }
}
 80014fc:	0018      	movs	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	b004      	add	sp, #16
 8001502:	bd80      	pop	{r7, pc}
 8001504:	fffff0ff 	.word	0xfffff0ff

08001508 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001508:	b5b0      	push	{r4, r5, r7, lr}
 800150a:	b08a      	sub	sp, #40	@ 0x28
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d102      	bne.n	800151c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	f000 fb6c 	bl	8001bf4 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800151c:	4bc8      	ldr	r3, [pc, #800]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	220c      	movs	r2, #12
 8001522:	4013      	ands	r3, r2
 8001524:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001526:	4bc6      	ldr	r3, [pc, #792]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	2380      	movs	r3, #128	@ 0x80
 800152c:	025b      	lsls	r3, r3, #9
 800152e:	4013      	ands	r3, r2
 8001530:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2201      	movs	r2, #1
 8001538:	4013      	ands	r3, r2
 800153a:	d100      	bne.n	800153e <HAL_RCC_OscConfig+0x36>
 800153c:	e07d      	b.n	800163a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	2b08      	cmp	r3, #8
 8001542:	d007      	beq.n	8001554 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	2b0c      	cmp	r3, #12
 8001548:	d112      	bne.n	8001570 <HAL_RCC_OscConfig+0x68>
 800154a:	69ba      	ldr	r2, [r7, #24]
 800154c:	2380      	movs	r3, #128	@ 0x80
 800154e:	025b      	lsls	r3, r3, #9
 8001550:	429a      	cmp	r2, r3
 8001552:	d10d      	bne.n	8001570 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001554:	4bba      	ldr	r3, [pc, #744]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	2380      	movs	r3, #128	@ 0x80
 800155a:	029b      	lsls	r3, r3, #10
 800155c:	4013      	ands	r3, r2
 800155e:	d100      	bne.n	8001562 <HAL_RCC_OscConfig+0x5a>
 8001560:	e06a      	b.n	8001638 <HAL_RCC_OscConfig+0x130>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d166      	bne.n	8001638 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	f000 fb42 	bl	8001bf4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685a      	ldr	r2, [r3, #4]
 8001574:	2380      	movs	r3, #128	@ 0x80
 8001576:	025b      	lsls	r3, r3, #9
 8001578:	429a      	cmp	r2, r3
 800157a:	d107      	bne.n	800158c <HAL_RCC_OscConfig+0x84>
 800157c:	4bb0      	ldr	r3, [pc, #704]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4baf      	ldr	r3, [pc, #700]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001582:	2180      	movs	r1, #128	@ 0x80
 8001584:	0249      	lsls	r1, r1, #9
 8001586:	430a      	orrs	r2, r1
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	e027      	b.n	80015dc <HAL_RCC_OscConfig+0xd4>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	23a0      	movs	r3, #160	@ 0xa0
 8001592:	02db      	lsls	r3, r3, #11
 8001594:	429a      	cmp	r2, r3
 8001596:	d10e      	bne.n	80015b6 <HAL_RCC_OscConfig+0xae>
 8001598:	4ba9      	ldr	r3, [pc, #676]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4ba8      	ldr	r3, [pc, #672]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800159e:	2180      	movs	r1, #128	@ 0x80
 80015a0:	02c9      	lsls	r1, r1, #11
 80015a2:	430a      	orrs	r2, r1
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	4ba6      	ldr	r3, [pc, #664]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	4ba5      	ldr	r3, [pc, #660]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80015ac:	2180      	movs	r1, #128	@ 0x80
 80015ae:	0249      	lsls	r1, r1, #9
 80015b0:	430a      	orrs	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	e012      	b.n	80015dc <HAL_RCC_OscConfig+0xd4>
 80015b6:	4ba2      	ldr	r3, [pc, #648]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	4ba1      	ldr	r3, [pc, #644]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80015bc:	49a1      	ldr	r1, [pc, #644]	@ (8001844 <HAL_RCC_OscConfig+0x33c>)
 80015be:	400a      	ands	r2, r1
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	4b9f      	ldr	r3, [pc, #636]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	2380      	movs	r3, #128	@ 0x80
 80015c8:	025b      	lsls	r3, r3, #9
 80015ca:	4013      	ands	r3, r2
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	4b9b      	ldr	r3, [pc, #620]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	4b9a      	ldr	r3, [pc, #616]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80015d6:	499c      	ldr	r1, [pc, #624]	@ (8001848 <HAL_RCC_OscConfig+0x340>)
 80015d8:	400a      	ands	r2, r1
 80015da:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d014      	beq.n	800160e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e4:	f7ff fbf4 	bl	8000dd0 <HAL_GetTick>
 80015e8:	0003      	movs	r3, r0
 80015ea:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80015ec:	e008      	b.n	8001600 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015ee:	f7ff fbef 	bl	8000dd0 <HAL_GetTick>
 80015f2:	0002      	movs	r2, r0
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b64      	cmp	r3, #100	@ 0x64
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e2f9      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001600:	4b8f      	ldr	r3, [pc, #572]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	2380      	movs	r3, #128	@ 0x80
 8001606:	029b      	lsls	r3, r3, #10
 8001608:	4013      	ands	r3, r2
 800160a:	d0f0      	beq.n	80015ee <HAL_RCC_OscConfig+0xe6>
 800160c:	e015      	b.n	800163a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160e:	f7ff fbdf 	bl	8000dd0 <HAL_GetTick>
 8001612:	0003      	movs	r3, r0
 8001614:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001618:	f7ff fbda 	bl	8000dd0 <HAL_GetTick>
 800161c:	0002      	movs	r2, r0
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b64      	cmp	r3, #100	@ 0x64
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e2e4      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800162a:	4b85      	ldr	r3, [pc, #532]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	2380      	movs	r3, #128	@ 0x80
 8001630:	029b      	lsls	r3, r3, #10
 8001632:	4013      	ands	r3, r2
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x110>
 8001636:	e000      	b.n	800163a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001638:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2202      	movs	r2, #2
 8001640:	4013      	ands	r3, r2
 8001642:	d100      	bne.n	8001646 <HAL_RCC_OscConfig+0x13e>
 8001644:	e099      	b.n	800177a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800164c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800164e:	2220      	movs	r2, #32
 8001650:	4013      	ands	r3, r2
 8001652:	d009      	beq.n	8001668 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001654:	4b7a      	ldr	r3, [pc, #488]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b79      	ldr	r3, [pc, #484]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800165a:	2120      	movs	r1, #32
 800165c:	430a      	orrs	r2, r1
 800165e:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001662:	2220      	movs	r2, #32
 8001664:	4393      	bics	r3, r2
 8001666:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	2b04      	cmp	r3, #4
 800166c:	d005      	beq.n	800167a <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	2b0c      	cmp	r3, #12
 8001672:	d13e      	bne.n	80016f2 <HAL_RCC_OscConfig+0x1ea>
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d13b      	bne.n	80016f2 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800167a:	4b71      	ldr	r3, [pc, #452]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2204      	movs	r2, #4
 8001680:	4013      	ands	r3, r2
 8001682:	d004      	beq.n	800168e <HAL_RCC_OscConfig+0x186>
 8001684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001686:	2b00      	cmp	r3, #0
 8001688:	d101      	bne.n	800168e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e2b2      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800168e:	4b6c      	ldr	r3, [pc, #432]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	4a6e      	ldr	r2, [pc, #440]	@ (800184c <HAL_RCC_OscConfig+0x344>)
 8001694:	4013      	ands	r3, r2
 8001696:	0019      	movs	r1, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	691b      	ldr	r3, [r3, #16]
 800169c:	021a      	lsls	r2, r3, #8
 800169e:	4b68      	ldr	r3, [pc, #416]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80016a0:	430a      	orrs	r2, r1
 80016a2:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80016a4:	4b66      	ldr	r3, [pc, #408]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2209      	movs	r2, #9
 80016aa:	4393      	bics	r3, r2
 80016ac:	0019      	movs	r1, r3
 80016ae:	4b64      	ldr	r3, [pc, #400]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80016b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016b2:	430a      	orrs	r2, r1
 80016b4:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016b6:	f000 fbeb 	bl	8001e90 <HAL_RCC_GetSysClockFreq>
 80016ba:	0001      	movs	r1, r0
 80016bc:	4b60      	ldr	r3, [pc, #384]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	091b      	lsrs	r3, r3, #4
 80016c2:	220f      	movs	r2, #15
 80016c4:	4013      	ands	r3, r2
 80016c6:	4a62      	ldr	r2, [pc, #392]	@ (8001850 <HAL_RCC_OscConfig+0x348>)
 80016c8:	5cd3      	ldrb	r3, [r2, r3]
 80016ca:	000a      	movs	r2, r1
 80016cc:	40da      	lsrs	r2, r3
 80016ce:	4b61      	ldr	r3, [pc, #388]	@ (8001854 <HAL_RCC_OscConfig+0x34c>)
 80016d0:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80016d2:	4b61      	ldr	r3, [pc, #388]	@ (8001858 <HAL_RCC_OscConfig+0x350>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2513      	movs	r5, #19
 80016d8:	197c      	adds	r4, r7, r5
 80016da:	0018      	movs	r0, r3
 80016dc:	f7ff fb32 	bl	8000d44 <HAL_InitTick>
 80016e0:	0003      	movs	r3, r0
 80016e2:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80016e4:	197b      	adds	r3, r7, r5
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d046      	beq.n	800177a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80016ec:	197b      	adds	r3, r7, r5
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	e280      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80016f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d027      	beq.n	8001748 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80016f8:	4b51      	ldr	r3, [pc, #324]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2209      	movs	r2, #9
 80016fe:	4393      	bics	r3, r2
 8001700:	0019      	movs	r1, r3
 8001702:	4b4f      	ldr	r3, [pc, #316]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001706:	430a      	orrs	r2, r1
 8001708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170a:	f7ff fb61 	bl	8000dd0 <HAL_GetTick>
 800170e:	0003      	movs	r3, r0
 8001710:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001714:	f7ff fb5c 	bl	8000dd0 <HAL_GetTick>
 8001718:	0002      	movs	r2, r0
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e266      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001726:	4b46      	ldr	r3, [pc, #280]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2204      	movs	r2, #4
 800172c:	4013      	ands	r3, r2
 800172e:	d0f1      	beq.n	8001714 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001730:	4b43      	ldr	r3, [pc, #268]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	4a45      	ldr	r2, [pc, #276]	@ (800184c <HAL_RCC_OscConfig+0x344>)
 8001736:	4013      	ands	r3, r2
 8001738:	0019      	movs	r1, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	021a      	lsls	r2, r3, #8
 8001740:	4b3f      	ldr	r3, [pc, #252]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001742:	430a      	orrs	r2, r1
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	e018      	b.n	800177a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001748:	4b3d      	ldr	r3, [pc, #244]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	4b3c      	ldr	r3, [pc, #240]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800174e:	2101      	movs	r1, #1
 8001750:	438a      	bics	r2, r1
 8001752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001754:	f7ff fb3c 	bl	8000dd0 <HAL_GetTick>
 8001758:	0003      	movs	r3, r0
 800175a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800175c:	e008      	b.n	8001770 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800175e:	f7ff fb37 	bl	8000dd0 <HAL_GetTick>
 8001762:	0002      	movs	r2, r0
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d901      	bls.n	8001770 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	e241      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001770:	4b33      	ldr	r3, [pc, #204]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2204      	movs	r2, #4
 8001776:	4013      	ands	r3, r2
 8001778:	d1f1      	bne.n	800175e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2210      	movs	r2, #16
 8001780:	4013      	ands	r3, r2
 8001782:	d100      	bne.n	8001786 <HAL_RCC_OscConfig+0x27e>
 8001784:	e0a1      	b.n	80018ca <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d140      	bne.n	800180e <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800178c:	4b2c      	ldr	r3, [pc, #176]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	2380      	movs	r3, #128	@ 0x80
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	4013      	ands	r3, r2
 8001796:	d005      	beq.n	80017a4 <HAL_RCC_OscConfig+0x29c>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d101      	bne.n	80017a4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e227      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017a4:	4b26      	ldr	r3, [pc, #152]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	4a2c      	ldr	r2, [pc, #176]	@ (800185c <HAL_RCC_OscConfig+0x354>)
 80017aa:	4013      	ands	r3, r2
 80017ac:	0019      	movs	r1, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a1a      	ldr	r2, [r3, #32]
 80017b2:	4b23      	ldr	r3, [pc, #140]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80017b4:	430a      	orrs	r2, r1
 80017b6:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017b8:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	021b      	lsls	r3, r3, #8
 80017be:	0a19      	lsrs	r1, r3, #8
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	69db      	ldr	r3, [r3, #28]
 80017c4:	061a      	lsls	r2, r3, #24
 80017c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80017c8:	430a      	orrs	r2, r1
 80017ca:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a1b      	ldr	r3, [r3, #32]
 80017d0:	0b5b      	lsrs	r3, r3, #13
 80017d2:	3301      	adds	r3, #1
 80017d4:	2280      	movs	r2, #128	@ 0x80
 80017d6:	0212      	lsls	r2, r2, #8
 80017d8:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80017da:	4b19      	ldr	r3, [pc, #100]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	091b      	lsrs	r3, r3, #4
 80017e0:	210f      	movs	r1, #15
 80017e2:	400b      	ands	r3, r1
 80017e4:	491a      	ldr	r1, [pc, #104]	@ (8001850 <HAL_RCC_OscConfig+0x348>)
 80017e6:	5ccb      	ldrb	r3, [r1, r3]
 80017e8:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80017ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001854 <HAL_RCC_OscConfig+0x34c>)
 80017ec:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80017ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001858 <HAL_RCC_OscConfig+0x350>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2513      	movs	r5, #19
 80017f4:	197c      	adds	r4, r7, r5
 80017f6:	0018      	movs	r0, r3
 80017f8:	f7ff faa4 	bl	8000d44 <HAL_InitTick>
 80017fc:	0003      	movs	r3, r0
 80017fe:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001800:	197b      	adds	r3, r7, r5
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d060      	beq.n	80018ca <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8001808:	197b      	adds	r3, r7, r5
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	e1f2      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d03f      	beq.n	8001896 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001816:	4b0a      	ldr	r3, [pc, #40]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <HAL_RCC_OscConfig+0x338>)
 800181c:	2180      	movs	r1, #128	@ 0x80
 800181e:	0049      	lsls	r1, r1, #1
 8001820:	430a      	orrs	r2, r1
 8001822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001824:	f7ff fad4 	bl	8000dd0 <HAL_GetTick>
 8001828:	0003      	movs	r3, r0
 800182a:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800182c:	e018      	b.n	8001860 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800182e:	f7ff facf 	bl	8000dd0 <HAL_GetTick>
 8001832:	0002      	movs	r2, r0
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d911      	bls.n	8001860 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e1d9      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
 8001840:	40021000 	.word	0x40021000
 8001844:	fffeffff 	.word	0xfffeffff
 8001848:	fffbffff 	.word	0xfffbffff
 800184c:	ffffe0ff 	.word	0xffffe0ff
 8001850:	08002f04 	.word	0x08002f04
 8001854:	20000000 	.word	0x20000000
 8001858:	20000004 	.word	0x20000004
 800185c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001860:	4bc9      	ldr	r3, [pc, #804]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	2380      	movs	r3, #128	@ 0x80
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4013      	ands	r3, r2
 800186a:	d0e0      	beq.n	800182e <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800186c:	4bc6      	ldr	r3, [pc, #792]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	4ac6      	ldr	r2, [pc, #792]	@ (8001b8c <HAL_RCC_OscConfig+0x684>)
 8001872:	4013      	ands	r3, r2
 8001874:	0019      	movs	r1, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a1a      	ldr	r2, [r3, #32]
 800187a:	4bc3      	ldr	r3, [pc, #780]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 800187c:	430a      	orrs	r2, r1
 800187e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001880:	4bc1      	ldr	r3, [pc, #772]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	021b      	lsls	r3, r3, #8
 8001886:	0a19      	lsrs	r1, r3, #8
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	061a      	lsls	r2, r3, #24
 800188e:	4bbe      	ldr	r3, [pc, #760]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001890:	430a      	orrs	r2, r1
 8001892:	605a      	str	r2, [r3, #4]
 8001894:	e019      	b.n	80018ca <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001896:	4bbc      	ldr	r3, [pc, #752]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4bbb      	ldr	r3, [pc, #748]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 800189c:	49bc      	ldr	r1, [pc, #752]	@ (8001b90 <HAL_RCC_OscConfig+0x688>)
 800189e:	400a      	ands	r2, r1
 80018a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a2:	f7ff fa95 	bl	8000dd0 <HAL_GetTick>
 80018a6:	0003      	movs	r3, r0
 80018a8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018ac:	f7ff fa90 	bl	8000dd0 <HAL_GetTick>
 80018b0:	0002      	movs	r2, r0
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e19a      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80018be:	4bb2      	ldr	r3, [pc, #712]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	2380      	movs	r3, #128	@ 0x80
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	4013      	ands	r3, r2
 80018c8:	d1f0      	bne.n	80018ac <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2208      	movs	r2, #8
 80018d0:	4013      	ands	r3, r2
 80018d2:	d036      	beq.n	8001942 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	695b      	ldr	r3, [r3, #20]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d019      	beq.n	8001910 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018dc:	4baa      	ldr	r3, [pc, #680]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 80018de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018e0:	4ba9      	ldr	r3, [pc, #676]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 80018e2:	2101      	movs	r1, #1
 80018e4:	430a      	orrs	r2, r1
 80018e6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e8:	f7ff fa72 	bl	8000dd0 <HAL_GetTick>
 80018ec:	0003      	movs	r3, r0
 80018ee:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80018f0:	e008      	b.n	8001904 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018f2:	f7ff fa6d 	bl	8000dd0 <HAL_GetTick>
 80018f6:	0002      	movs	r2, r0
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d901      	bls.n	8001904 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001900:	2303      	movs	r3, #3
 8001902:	e177      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001904:	4ba0      	ldr	r3, [pc, #640]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001906:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001908:	2202      	movs	r2, #2
 800190a:	4013      	ands	r3, r2
 800190c:	d0f1      	beq.n	80018f2 <HAL_RCC_OscConfig+0x3ea>
 800190e:	e018      	b.n	8001942 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001910:	4b9d      	ldr	r3, [pc, #628]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001912:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001914:	4b9c      	ldr	r3, [pc, #624]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001916:	2101      	movs	r1, #1
 8001918:	438a      	bics	r2, r1
 800191a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191c:	f7ff fa58 	bl	8000dd0 <HAL_GetTick>
 8001920:	0003      	movs	r3, r0
 8001922:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001926:	f7ff fa53 	bl	8000dd0 <HAL_GetTick>
 800192a:	0002      	movs	r2, r0
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e15d      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001938:	4b93      	ldr	r3, [pc, #588]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 800193a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800193c:	2202      	movs	r2, #2
 800193e:	4013      	ands	r3, r2
 8001940:	d1f1      	bne.n	8001926 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2204      	movs	r2, #4
 8001948:	4013      	ands	r3, r2
 800194a:	d100      	bne.n	800194e <HAL_RCC_OscConfig+0x446>
 800194c:	e0ae      	b.n	8001aac <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800194e:	2023      	movs	r0, #35	@ 0x23
 8001950:	183b      	adds	r3, r7, r0
 8001952:	2200      	movs	r2, #0
 8001954:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001956:	4b8c      	ldr	r3, [pc, #560]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001958:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800195a:	2380      	movs	r3, #128	@ 0x80
 800195c:	055b      	lsls	r3, r3, #21
 800195e:	4013      	ands	r3, r2
 8001960:	d109      	bne.n	8001976 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001962:	4b89      	ldr	r3, [pc, #548]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001964:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001966:	4b88      	ldr	r3, [pc, #544]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001968:	2180      	movs	r1, #128	@ 0x80
 800196a:	0549      	lsls	r1, r1, #21
 800196c:	430a      	orrs	r2, r1
 800196e:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001970:	183b      	adds	r3, r7, r0
 8001972:	2201      	movs	r2, #1
 8001974:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001976:	4b87      	ldr	r3, [pc, #540]	@ (8001b94 <HAL_RCC_OscConfig+0x68c>)
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	2380      	movs	r3, #128	@ 0x80
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	4013      	ands	r3, r2
 8001980:	d11a      	bne.n	80019b8 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001982:	4b84      	ldr	r3, [pc, #528]	@ (8001b94 <HAL_RCC_OscConfig+0x68c>)
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	4b83      	ldr	r3, [pc, #524]	@ (8001b94 <HAL_RCC_OscConfig+0x68c>)
 8001988:	2180      	movs	r1, #128	@ 0x80
 800198a:	0049      	lsls	r1, r1, #1
 800198c:	430a      	orrs	r2, r1
 800198e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001990:	f7ff fa1e 	bl	8000dd0 <HAL_GetTick>
 8001994:	0003      	movs	r3, r0
 8001996:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800199a:	f7ff fa19 	bl	8000dd0 <HAL_GetTick>
 800199e:	0002      	movs	r2, r0
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b64      	cmp	r3, #100	@ 0x64
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e123      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ac:	4b79      	ldr	r3, [pc, #484]	@ (8001b94 <HAL_RCC_OscConfig+0x68c>)
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	2380      	movs	r3, #128	@ 0x80
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	4013      	ands	r3, r2
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689a      	ldr	r2, [r3, #8]
 80019bc:	2380      	movs	r3, #128	@ 0x80
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d107      	bne.n	80019d4 <HAL_RCC_OscConfig+0x4cc>
 80019c4:	4b70      	ldr	r3, [pc, #448]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 80019c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019c8:	4b6f      	ldr	r3, [pc, #444]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 80019ca:	2180      	movs	r1, #128	@ 0x80
 80019cc:	0049      	lsls	r1, r1, #1
 80019ce:	430a      	orrs	r2, r1
 80019d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80019d2:	e031      	b.n	8001a38 <HAL_RCC_OscConfig+0x530>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d10c      	bne.n	80019f6 <HAL_RCC_OscConfig+0x4ee>
 80019dc:	4b6a      	ldr	r3, [pc, #424]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 80019de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019e0:	4b69      	ldr	r3, [pc, #420]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 80019e2:	496b      	ldr	r1, [pc, #428]	@ (8001b90 <HAL_RCC_OscConfig+0x688>)
 80019e4:	400a      	ands	r2, r1
 80019e6:	651a      	str	r2, [r3, #80]	@ 0x50
 80019e8:	4b67      	ldr	r3, [pc, #412]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 80019ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019ec:	4b66      	ldr	r3, [pc, #408]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 80019ee:	496a      	ldr	r1, [pc, #424]	@ (8001b98 <HAL_RCC_OscConfig+0x690>)
 80019f0:	400a      	ands	r2, r1
 80019f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80019f4:	e020      	b.n	8001a38 <HAL_RCC_OscConfig+0x530>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	689a      	ldr	r2, [r3, #8]
 80019fa:	23a0      	movs	r3, #160	@ 0xa0
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d10e      	bne.n	8001a20 <HAL_RCC_OscConfig+0x518>
 8001a02:	4b61      	ldr	r3, [pc, #388]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a04:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a06:	4b60      	ldr	r3, [pc, #384]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a08:	2180      	movs	r1, #128	@ 0x80
 8001a0a:	00c9      	lsls	r1, r1, #3
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a10:	4b5d      	ldr	r3, [pc, #372]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a12:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a14:	4b5c      	ldr	r3, [pc, #368]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a16:	2180      	movs	r1, #128	@ 0x80
 8001a18:	0049      	lsls	r1, r1, #1
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a1e:	e00b      	b.n	8001a38 <HAL_RCC_OscConfig+0x530>
 8001a20:	4b59      	ldr	r3, [pc, #356]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a22:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a24:	4b58      	ldr	r3, [pc, #352]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a26:	495a      	ldr	r1, [pc, #360]	@ (8001b90 <HAL_RCC_OscConfig+0x688>)
 8001a28:	400a      	ands	r2, r1
 8001a2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a2c:	4b56      	ldr	r3, [pc, #344]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a2e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a30:	4b55      	ldr	r3, [pc, #340]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a32:	4959      	ldr	r1, [pc, #356]	@ (8001b98 <HAL_RCC_OscConfig+0x690>)
 8001a34:	400a      	ands	r2, r1
 8001a36:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d015      	beq.n	8001a6c <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a40:	f7ff f9c6 	bl	8000dd0 <HAL_GetTick>
 8001a44:	0003      	movs	r3, r0
 8001a46:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a48:	e009      	b.n	8001a5e <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a4a:	f7ff f9c1 	bl	8000dd0 <HAL_GetTick>
 8001a4e:	0002      	movs	r2, r0
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	4a51      	ldr	r2, [pc, #324]	@ (8001b9c <HAL_RCC_OscConfig+0x694>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e0ca      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a5e:	4b4a      	ldr	r3, [pc, #296]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a62:	2380      	movs	r3, #128	@ 0x80
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	4013      	ands	r3, r2
 8001a68:	d0ef      	beq.n	8001a4a <HAL_RCC_OscConfig+0x542>
 8001a6a:	e014      	b.n	8001a96 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a6c:	f7ff f9b0 	bl	8000dd0 <HAL_GetTick>
 8001a70:	0003      	movs	r3, r0
 8001a72:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a74:	e009      	b.n	8001a8a <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a76:	f7ff f9ab 	bl	8000dd0 <HAL_GetTick>
 8001a7a:	0002      	movs	r2, r0
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	4a46      	ldr	r2, [pc, #280]	@ (8001b9c <HAL_RCC_OscConfig+0x694>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d901      	bls.n	8001a8a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e0b4      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a8a:	4b3f      	ldr	r3, [pc, #252]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001a8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a8e:	2380      	movs	r3, #128	@ 0x80
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4013      	ands	r3, r2
 8001a94:	d1ef      	bne.n	8001a76 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a96:	2323      	movs	r3, #35	@ 0x23
 8001a98:	18fb      	adds	r3, r7, r3
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d105      	bne.n	8001aac <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aa0:	4b39      	ldr	r3, [pc, #228]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001aa2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001aa4:	4b38      	ldr	r3, [pc, #224]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001aa6:	493e      	ldr	r1, [pc, #248]	@ (8001ba0 <HAL_RCC_OscConfig+0x698>)
 8001aa8:	400a      	ands	r2, r1
 8001aaa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d100      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x5ae>
 8001ab4:	e09d      	b.n	8001bf2 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	2b0c      	cmp	r3, #12
 8001aba:	d100      	bne.n	8001abe <HAL_RCC_OscConfig+0x5b6>
 8001abc:	e076      	b.n	8001bac <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d145      	bne.n	8001b52 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac6:	4b30      	ldr	r3, [pc, #192]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	4b2f      	ldr	r3, [pc, #188]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001acc:	4935      	ldr	r1, [pc, #212]	@ (8001ba4 <HAL_RCC_OscConfig+0x69c>)
 8001ace:	400a      	ands	r2, r1
 8001ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad2:	f7ff f97d 	bl	8000dd0 <HAL_GetTick>
 8001ad6:	0003      	movs	r3, r0
 8001ad8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001adc:	f7ff f978 	bl	8000dd0 <HAL_GetTick>
 8001ae0:	0002      	movs	r2, r0
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e082      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001aee:	4b26      	ldr	r3, [pc, #152]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	2380      	movs	r3, #128	@ 0x80
 8001af4:	049b      	lsls	r3, r3, #18
 8001af6:	4013      	ands	r3, r2
 8001af8:	d1f0      	bne.n	8001adc <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001afa:	4b23      	ldr	r3, [pc, #140]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	4a2a      	ldr	r2, [pc, #168]	@ (8001ba8 <HAL_RCC_OscConfig+0x6a0>)
 8001b00:	4013      	ands	r3, r2
 8001b02:	0019      	movs	r1, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b12:	431a      	orrs	r2, r3
 8001b14:	4b1c      	ldr	r3, [pc, #112]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001b16:	430a      	orrs	r2, r1
 8001b18:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001b20:	2180      	movs	r1, #128	@ 0x80
 8001b22:	0449      	lsls	r1, r1, #17
 8001b24:	430a      	orrs	r2, r1
 8001b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b28:	f7ff f952 	bl	8000dd0 <HAL_GetTick>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b30:	e008      	b.n	8001b44 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b32:	f7ff f94d 	bl	8000dd0 <HAL_GetTick>
 8001b36:	0002      	movs	r2, r0
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e057      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001b44:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	@ 0x80
 8001b4a:	049b      	lsls	r3, r3, #18
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d0f0      	beq.n	8001b32 <HAL_RCC_OscConfig+0x62a>
 8001b50:	e04f      	b.n	8001bf2 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b52:	4b0d      	ldr	r3, [pc, #52]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001b58:	4912      	ldr	r1, [pc, #72]	@ (8001ba4 <HAL_RCC_OscConfig+0x69c>)
 8001b5a:	400a      	ands	r2, r1
 8001b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5e:	f7ff f937 	bl	8000dd0 <HAL_GetTick>
 8001b62:	0003      	movs	r3, r0
 8001b64:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b66:	e008      	b.n	8001b7a <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b68:	f7ff f932 	bl	8000dd0 <HAL_GetTick>
 8001b6c:	0002      	movs	r2, r0
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e03c      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b7a:	4b03      	ldr	r3, [pc, #12]	@ (8001b88 <HAL_RCC_OscConfig+0x680>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	2380      	movs	r3, #128	@ 0x80
 8001b80:	049b      	lsls	r3, r3, #18
 8001b82:	4013      	ands	r3, r2
 8001b84:	d1f0      	bne.n	8001b68 <HAL_RCC_OscConfig+0x660>
 8001b86:	e034      	b.n	8001bf2 <HAL_RCC_OscConfig+0x6ea>
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	ffff1fff 	.word	0xffff1fff
 8001b90:	fffffeff 	.word	0xfffffeff
 8001b94:	40007000 	.word	0x40007000
 8001b98:	fffffbff 	.word	0xfffffbff
 8001b9c:	00001388 	.word	0x00001388
 8001ba0:	efffffff 	.word	0xefffffff
 8001ba4:	feffffff 	.word	0xfeffffff
 8001ba8:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d101      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e01d      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bb8:	4b10      	ldr	r3, [pc, #64]	@ (8001bfc <HAL_RCC_OscConfig+0x6f4>)
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	2380      	movs	r3, #128	@ 0x80
 8001bc2:	025b      	lsls	r3, r3, #9
 8001bc4:	401a      	ands	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d10f      	bne.n	8001bee <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	23f0      	movs	r3, #240	@ 0xf0
 8001bd2:	039b      	lsls	r3, r3, #14
 8001bd4:	401a      	ands	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d107      	bne.n	8001bee <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	23c0      	movs	r3, #192	@ 0xc0
 8001be2:	041b      	lsls	r3, r3, #16
 8001be4:	401a      	ands	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d001      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e000      	b.n	8001bf4 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001bf2:	2300      	movs	r3, #0
}
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	b00a      	add	sp, #40	@ 0x28
 8001bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8001bfc:	40021000 	.word	0x40021000

08001c00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c00:	b5b0      	push	{r4, r5, r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e128      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c14:	4b96      	ldr	r3, [pc, #600]	@ (8001e70 <HAL_RCC_ClockConfig+0x270>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d91e      	bls.n	8001c60 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c22:	4b93      	ldr	r3, [pc, #588]	@ (8001e70 <HAL_RCC_ClockConfig+0x270>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2201      	movs	r2, #1
 8001c28:	4393      	bics	r3, r2
 8001c2a:	0019      	movs	r1, r3
 8001c2c:	4b90      	ldr	r3, [pc, #576]	@ (8001e70 <HAL_RCC_ClockConfig+0x270>)
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	430a      	orrs	r2, r1
 8001c32:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c34:	f7ff f8cc 	bl	8000dd0 <HAL_GetTick>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c3c:	e009      	b.n	8001c52 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c3e:	f7ff f8c7 	bl	8000dd0 <HAL_GetTick>
 8001c42:	0002      	movs	r2, r0
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	4a8a      	ldr	r2, [pc, #552]	@ (8001e74 <HAL_RCC_ClockConfig+0x274>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e109      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c52:	4b87      	ldr	r3, [pc, #540]	@ (8001e70 <HAL_RCC_ClockConfig+0x270>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2201      	movs	r2, #1
 8001c58:	4013      	ands	r3, r2
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d1ee      	bne.n	8001c3e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2202      	movs	r2, #2
 8001c66:	4013      	ands	r3, r2
 8001c68:	d009      	beq.n	8001c7e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c6a:	4b83      	ldr	r3, [pc, #524]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	22f0      	movs	r2, #240	@ 0xf0
 8001c70:	4393      	bics	r3, r2
 8001c72:	0019      	movs	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	4b7f      	ldr	r3, [pc, #508]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2201      	movs	r2, #1
 8001c84:	4013      	ands	r3, r2
 8001c86:	d100      	bne.n	8001c8a <HAL_RCC_ClockConfig+0x8a>
 8001c88:	e089      	b.n	8001d9e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d107      	bne.n	8001ca2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c92:	4b79      	ldr	r3, [pc, #484]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	2380      	movs	r3, #128	@ 0x80
 8001c98:	029b      	lsls	r3, r3, #10
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d120      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e0e1      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	2b03      	cmp	r3, #3
 8001ca8:	d107      	bne.n	8001cba <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001caa:	4b73      	ldr	r3, [pc, #460]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	2380      	movs	r3, #128	@ 0x80
 8001cb0:	049b      	lsls	r3, r3, #18
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d114      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e0d5      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d106      	bne.n	8001cd0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cc2:	4b6d      	ldr	r3, [pc, #436]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2204      	movs	r2, #4
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d109      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e0ca      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001cd0:	4b69      	ldr	r3, [pc, #420]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	2380      	movs	r3, #128	@ 0x80
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d101      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e0c2      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ce0:	4b65      	ldr	r3, [pc, #404]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	4393      	bics	r3, r2
 8001ce8:	0019      	movs	r1, r3
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685a      	ldr	r2, [r3, #4]
 8001cee:	4b62      	ldr	r3, [pc, #392]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cf4:	f7ff f86c 	bl	8000dd0 <HAL_GetTick>
 8001cf8:	0003      	movs	r3, r0
 8001cfa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d111      	bne.n	8001d28 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d04:	e009      	b.n	8001d1a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d06:	f7ff f863 	bl	8000dd0 <HAL_GetTick>
 8001d0a:	0002      	movs	r2, r0
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	4a58      	ldr	r2, [pc, #352]	@ (8001e74 <HAL_RCC_ClockConfig+0x274>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e0a5      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d1a:	4b57      	ldr	r3, [pc, #348]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	220c      	movs	r2, #12
 8001d20:	4013      	ands	r3, r2
 8001d22:	2b08      	cmp	r3, #8
 8001d24:	d1ef      	bne.n	8001d06 <HAL_RCC_ClockConfig+0x106>
 8001d26:	e03a      	b.n	8001d9e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	2b03      	cmp	r3, #3
 8001d2e:	d111      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d30:	e009      	b.n	8001d46 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d32:	f7ff f84d 	bl	8000dd0 <HAL_GetTick>
 8001d36:	0002      	movs	r2, r0
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	4a4d      	ldr	r2, [pc, #308]	@ (8001e74 <HAL_RCC_ClockConfig+0x274>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e08f      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d46:	4b4c      	ldr	r3, [pc, #304]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	220c      	movs	r2, #12
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	2b0c      	cmp	r3, #12
 8001d50:	d1ef      	bne.n	8001d32 <HAL_RCC_ClockConfig+0x132>
 8001d52:	e024      	b.n	8001d9e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d11b      	bne.n	8001d94 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d5c:	e009      	b.n	8001d72 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d5e:	f7ff f837 	bl	8000dd0 <HAL_GetTick>
 8001d62:	0002      	movs	r2, r0
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	4a42      	ldr	r2, [pc, #264]	@ (8001e74 <HAL_RCC_ClockConfig+0x274>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e079      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d72:	4b41      	ldr	r3, [pc, #260]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	220c      	movs	r2, #12
 8001d78:	4013      	ands	r3, r2
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	d1ef      	bne.n	8001d5e <HAL_RCC_ClockConfig+0x15e>
 8001d7e:	e00e      	b.n	8001d9e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d80:	f7ff f826 	bl	8000dd0 <HAL_GetTick>
 8001d84:	0002      	movs	r2, r0
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	4a3a      	ldr	r2, [pc, #232]	@ (8001e74 <HAL_RCC_ClockConfig+0x274>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d901      	bls.n	8001d94 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e068      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d94:	4b38      	ldr	r3, [pc, #224]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	220c      	movs	r2, #12
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	d1f0      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d9e:	4b34      	ldr	r3, [pc, #208]	@ (8001e70 <HAL_RCC_ClockConfig+0x270>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2201      	movs	r2, #1
 8001da4:	4013      	ands	r3, r2
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d21e      	bcs.n	8001dea <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dac:	4b30      	ldr	r3, [pc, #192]	@ (8001e70 <HAL_RCC_ClockConfig+0x270>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2201      	movs	r2, #1
 8001db2:	4393      	bics	r3, r2
 8001db4:	0019      	movs	r1, r3
 8001db6:	4b2e      	ldr	r3, [pc, #184]	@ (8001e70 <HAL_RCC_ClockConfig+0x270>)
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001dbe:	f7ff f807 	bl	8000dd0 <HAL_GetTick>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dc6:	e009      	b.n	8001ddc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dc8:	f7ff f802 	bl	8000dd0 <HAL_GetTick>
 8001dcc:	0002      	movs	r2, r0
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	4a28      	ldr	r2, [pc, #160]	@ (8001e74 <HAL_RCC_ClockConfig+0x274>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e044      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ddc:	4b24      	ldr	r3, [pc, #144]	@ (8001e70 <HAL_RCC_ClockConfig+0x270>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2201      	movs	r2, #1
 8001de2:	4013      	ands	r3, r2
 8001de4:	683a      	ldr	r2, [r7, #0]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d1ee      	bne.n	8001dc8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2204      	movs	r2, #4
 8001df0:	4013      	ands	r3, r2
 8001df2:	d009      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001df4:	4b20      	ldr	r3, [pc, #128]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	4a20      	ldr	r2, [pc, #128]	@ (8001e7c <HAL_RCC_ClockConfig+0x27c>)
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	0019      	movs	r1, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	4b1d      	ldr	r3, [pc, #116]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001e04:	430a      	orrs	r2, r1
 8001e06:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2208      	movs	r2, #8
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d00a      	beq.n	8001e28 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e12:	4b19      	ldr	r3, [pc, #100]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	4a1a      	ldr	r2, [pc, #104]	@ (8001e80 <HAL_RCC_ClockConfig+0x280>)
 8001e18:	4013      	ands	r3, r2
 8001e1a:	0019      	movs	r1, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	00da      	lsls	r2, r3, #3
 8001e22:	4b15      	ldr	r3, [pc, #84]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001e24:	430a      	orrs	r2, r1
 8001e26:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e28:	f000 f832 	bl	8001e90 <HAL_RCC_GetSysClockFreq>
 8001e2c:	0001      	movs	r1, r0
 8001e2e:	4b12      	ldr	r3, [pc, #72]	@ (8001e78 <HAL_RCC_ClockConfig+0x278>)
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	091b      	lsrs	r3, r3, #4
 8001e34:	220f      	movs	r2, #15
 8001e36:	4013      	ands	r3, r2
 8001e38:	4a12      	ldr	r2, [pc, #72]	@ (8001e84 <HAL_RCC_ClockConfig+0x284>)
 8001e3a:	5cd3      	ldrb	r3, [r2, r3]
 8001e3c:	000a      	movs	r2, r1
 8001e3e:	40da      	lsrs	r2, r3
 8001e40:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <HAL_RCC_ClockConfig+0x288>)
 8001e42:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e44:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <HAL_RCC_ClockConfig+0x28c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	250b      	movs	r5, #11
 8001e4a:	197c      	adds	r4, r7, r5
 8001e4c:	0018      	movs	r0, r3
 8001e4e:	f7fe ff79 	bl	8000d44 <HAL_InitTick>
 8001e52:	0003      	movs	r3, r0
 8001e54:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001e56:	197b      	adds	r3, r7, r5
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d002      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001e5e:	197b      	adds	r3, r7, r5
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	e000      	b.n	8001e66 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	0018      	movs	r0, r3
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	b004      	add	sp, #16
 8001e6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e6e:	46c0      	nop			@ (mov r8, r8)
 8001e70:	40022000 	.word	0x40022000
 8001e74:	00001388 	.word	0x00001388
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	fffff8ff 	.word	0xfffff8ff
 8001e80:	ffffc7ff 	.word	0xffffc7ff
 8001e84:	08002f04 	.word	0x08002f04
 8001e88:	20000000 	.word	0x20000000
 8001e8c:	20000004 	.word	0x20000004

08001e90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e90:	b5b0      	push	{r4, r5, r7, lr}
 8001e92:	b08e      	sub	sp, #56	@ 0x38
 8001e94:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001e96:	4b4c      	ldr	r3, [pc, #304]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e9e:	230c      	movs	r3, #12
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b0c      	cmp	r3, #12
 8001ea4:	d014      	beq.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x40>
 8001ea6:	d900      	bls.n	8001eaa <HAL_RCC_GetSysClockFreq+0x1a>
 8001ea8:	e07b      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x112>
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	d002      	beq.n	8001eb4 <HAL_RCC_GetSysClockFreq+0x24>
 8001eae:	2b08      	cmp	r3, #8
 8001eb0:	d00b      	beq.n	8001eca <HAL_RCC_GetSysClockFreq+0x3a>
 8001eb2:	e076      	b.n	8001fa2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001eb4:	4b44      	ldr	r3, [pc, #272]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2210      	movs	r2, #16
 8001eba:	4013      	ands	r3, r2
 8001ebc:	d002      	beq.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001ebe:	4b43      	ldr	r3, [pc, #268]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x13c>)
 8001ec0:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001ec2:	e07c      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001ec4:	4b42      	ldr	r3, [pc, #264]	@ (8001fd0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001ec6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001ec8:	e079      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001eca:	4b42      	ldr	r3, [pc, #264]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x144>)
 8001ecc:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001ece:	e076      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ed2:	0c9a      	lsrs	r2, r3, #18
 8001ed4:	230f      	movs	r3, #15
 8001ed6:	401a      	ands	r2, r3
 8001ed8:	4b3f      	ldr	r3, [pc, #252]	@ (8001fd8 <HAL_RCC_GetSysClockFreq+0x148>)
 8001eda:	5c9b      	ldrb	r3, [r3, r2]
 8001edc:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ee0:	0d9a      	lsrs	r2, r3, #22
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001eea:	4b37      	ldr	r3, [pc, #220]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001eec:	68da      	ldr	r2, [r3, #12]
 8001eee:	2380      	movs	r3, #128	@ 0x80
 8001ef0:	025b      	lsls	r3, r3, #9
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d01a      	beq.n	8001f2c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ef8:	61bb      	str	r3, [r7, #24]
 8001efa:	2300      	movs	r3, #0
 8001efc:	61fb      	str	r3, [r7, #28]
 8001efe:	4a35      	ldr	r2, [pc, #212]	@ (8001fd4 <HAL_RCC_GetSysClockFreq+0x144>)
 8001f00:	2300      	movs	r3, #0
 8001f02:	69b8      	ldr	r0, [r7, #24]
 8001f04:	69f9      	ldr	r1, [r7, #28]
 8001f06:	f7fe f9ab 	bl	8000260 <__aeabi_lmul>
 8001f0a:	0002      	movs	r2, r0
 8001f0c:	000b      	movs	r3, r1
 8001f0e:	0010      	movs	r0, r2
 8001f10:	0019      	movs	r1, r3
 8001f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f14:	613b      	str	r3, [r7, #16]
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	f7fe f97f 	bl	8000220 <__aeabi_uldivmod>
 8001f22:	0002      	movs	r2, r0
 8001f24:	000b      	movs	r3, r1
 8001f26:	0013      	movs	r3, r2
 8001f28:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f2a:	e037      	b.n	8001f9c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001f2c:	4b26      	ldr	r3, [pc, #152]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2210      	movs	r2, #16
 8001f32:	4013      	ands	r3, r2
 8001f34:	d01a      	beq.n	8001f6c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f38:	60bb      	str	r3, [r7, #8]
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	4a23      	ldr	r2, [pc, #140]	@ (8001fcc <HAL_RCC_GetSysClockFreq+0x13c>)
 8001f40:	2300      	movs	r3, #0
 8001f42:	68b8      	ldr	r0, [r7, #8]
 8001f44:	68f9      	ldr	r1, [r7, #12]
 8001f46:	f7fe f98b 	bl	8000260 <__aeabi_lmul>
 8001f4a:	0002      	movs	r2, r0
 8001f4c:	000b      	movs	r3, r1
 8001f4e:	0010      	movs	r0, r2
 8001f50:	0019      	movs	r1, r3
 8001f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f54:	603b      	str	r3, [r7, #0]
 8001f56:	2300      	movs	r3, #0
 8001f58:	607b      	str	r3, [r7, #4]
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f7fe f95f 	bl	8000220 <__aeabi_uldivmod>
 8001f62:	0002      	movs	r2, r0
 8001f64:	000b      	movs	r3, r1
 8001f66:	0013      	movs	r3, r2
 8001f68:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f6a:	e017      	b.n	8001f9c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f6e:	0018      	movs	r0, r3
 8001f70:	2300      	movs	r3, #0
 8001f72:	0019      	movs	r1, r3
 8001f74:	4a16      	ldr	r2, [pc, #88]	@ (8001fd0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001f76:	2300      	movs	r3, #0
 8001f78:	f7fe f972 	bl	8000260 <__aeabi_lmul>
 8001f7c:	0002      	movs	r2, r0
 8001f7e:	000b      	movs	r3, r1
 8001f80:	0010      	movs	r0, r2
 8001f82:	0019      	movs	r1, r3
 8001f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f86:	001c      	movs	r4, r3
 8001f88:	2300      	movs	r3, #0
 8001f8a:	001d      	movs	r5, r3
 8001f8c:	0022      	movs	r2, r4
 8001f8e:	002b      	movs	r3, r5
 8001f90:	f7fe f946 	bl	8000220 <__aeabi_uldivmod>
 8001f94:	0002      	movs	r2, r0
 8001f96:	000b      	movs	r3, r1
 8001f98:	0013      	movs	r3, r2
 8001f9a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 8001f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f9e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001fa0:	e00d      	b.n	8001fbe <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001fa2:	4b09      	ldr	r3, [pc, #36]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	0b5b      	lsrs	r3, r3, #13
 8001fa8:	2207      	movs	r2, #7
 8001faa:	4013      	ands	r3, r2
 8001fac:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001fae:	6a3b      	ldr	r3, [r7, #32]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	2280      	movs	r2, #128	@ 0x80
 8001fb4:	0212      	lsls	r2, r2, #8
 8001fb6:	409a      	lsls	r2, r3
 8001fb8:	0013      	movs	r3, r2
 8001fba:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8001fbc:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	b00e      	add	sp, #56	@ 0x38
 8001fc6:	bdb0      	pop	{r4, r5, r7, pc}
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	003d0900 	.word	0x003d0900
 8001fd0:	00f42400 	.word	0x00f42400
 8001fd4:	007a1200 	.word	0x007a1200
 8001fd8:	08002f1c 	.word	0x08002f1c

08001fdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fe0:	4b02      	ldr	r3, [pc, #8]	@ (8001fec <HAL_RCC_GetHCLKFreq+0x10>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
}
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	46c0      	nop			@ (mov r8, r8)
 8001fec:	20000000 	.word	0x20000000

08001ff0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ff4:	f7ff fff2 	bl	8001fdc <HAL_RCC_GetHCLKFreq>
 8001ff8:	0001      	movs	r1, r0
 8001ffa:	4b06      	ldr	r3, [pc, #24]	@ (8002014 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	0a1b      	lsrs	r3, r3, #8
 8002000:	2207      	movs	r2, #7
 8002002:	4013      	ands	r3, r2
 8002004:	4a04      	ldr	r2, [pc, #16]	@ (8002018 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002006:	5cd3      	ldrb	r3, [r2, r3]
 8002008:	40d9      	lsrs	r1, r3
 800200a:	000b      	movs	r3, r1
}
 800200c:	0018      	movs	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	46c0      	nop			@ (mov r8, r8)
 8002014:	40021000 	.word	0x40021000
 8002018:	08002f14 	.word	0x08002f14

0800201c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002020:	f7ff ffdc 	bl	8001fdc <HAL_RCC_GetHCLKFreq>
 8002024:	0001      	movs	r1, r0
 8002026:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002028:	68db      	ldr	r3, [r3, #12]
 800202a:	0adb      	lsrs	r3, r3, #11
 800202c:	2207      	movs	r2, #7
 800202e:	4013      	ands	r3, r2
 8002030:	4a04      	ldr	r2, [pc, #16]	@ (8002044 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002032:	5cd3      	ldrb	r3, [r2, r3]
 8002034:	40d9      	lsrs	r1, r3
 8002036:	000b      	movs	r3, r1
}
 8002038:	0018      	movs	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	46c0      	nop			@ (mov r8, r8)
 8002040:	40021000 	.word	0x40021000
 8002044:	08002f14 	.word	0x08002f14

08002048 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002050:	2017      	movs	r0, #23
 8002052:	183b      	adds	r3, r7, r0
 8002054:	2200      	movs	r2, #0
 8002056:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2220      	movs	r2, #32
 800205e:	4013      	ands	r3, r2
 8002060:	d100      	bne.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002062:	e0c7      	b.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002064:	4b84      	ldr	r3, [pc, #528]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002066:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002068:	2380      	movs	r3, #128	@ 0x80
 800206a:	055b      	lsls	r3, r3, #21
 800206c:	4013      	ands	r3, r2
 800206e:	d109      	bne.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002070:	4b81      	ldr	r3, [pc, #516]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002072:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002074:	4b80      	ldr	r3, [pc, #512]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002076:	2180      	movs	r1, #128	@ 0x80
 8002078:	0549      	lsls	r1, r1, #21
 800207a:	430a      	orrs	r2, r1
 800207c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800207e:	183b      	adds	r3, r7, r0
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002084:	4b7d      	ldr	r3, [pc, #500]	@ (800227c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	2380      	movs	r3, #128	@ 0x80
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	4013      	ands	r3, r2
 800208e:	d11a      	bne.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002090:	4b7a      	ldr	r3, [pc, #488]	@ (800227c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b79      	ldr	r3, [pc, #484]	@ (800227c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002096:	2180      	movs	r1, #128	@ 0x80
 8002098:	0049      	lsls	r1, r1, #1
 800209a:	430a      	orrs	r2, r1
 800209c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800209e:	f7fe fe97 	bl	8000dd0 <HAL_GetTick>
 80020a2:	0003      	movs	r3, r0
 80020a4:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a6:	e008      	b.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020a8:	f7fe fe92 	bl	8000dd0 <HAL_GetTick>
 80020ac:	0002      	movs	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b64      	cmp	r3, #100	@ 0x64
 80020b4:	d901      	bls.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e0d9      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ba:	4b70      	ldr	r3, [pc, #448]	@ (800227c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	2380      	movs	r3, #128	@ 0x80
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	4013      	ands	r3, r2
 80020c4:	d0f0      	beq.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80020c6:	4b6c      	ldr	r3, [pc, #432]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	23c0      	movs	r3, #192	@ 0xc0
 80020cc:	039b      	lsls	r3, r3, #14
 80020ce:	4013      	ands	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685a      	ldr	r2, [r3, #4]
 80020d6:	23c0      	movs	r3, #192	@ 0xc0
 80020d8:	039b      	lsls	r3, r3, #14
 80020da:	4013      	ands	r3, r2
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d013      	beq.n	800210a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685a      	ldr	r2, [r3, #4]
 80020e6:	23c0      	movs	r3, #192	@ 0xc0
 80020e8:	029b      	lsls	r3, r3, #10
 80020ea:	401a      	ands	r2, r3
 80020ec:	23c0      	movs	r3, #192	@ 0xc0
 80020ee:	029b      	lsls	r3, r3, #10
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d10a      	bne.n	800210a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80020f4:	4b60      	ldr	r3, [pc, #384]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	2380      	movs	r3, #128	@ 0x80
 80020fa:	029b      	lsls	r3, r3, #10
 80020fc:	401a      	ands	r2, r3
 80020fe:	2380      	movs	r3, #128	@ 0x80
 8002100:	029b      	lsls	r3, r3, #10
 8002102:	429a      	cmp	r2, r3
 8002104:	d101      	bne.n	800210a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e0b1      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800210a:	4b5b      	ldr	r3, [pc, #364]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800210c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800210e:	23c0      	movs	r3, #192	@ 0xc0
 8002110:	029b      	lsls	r3, r3, #10
 8002112:	4013      	ands	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d03b      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	23c0      	movs	r3, #192	@ 0xc0
 8002122:	029b      	lsls	r3, r3, #10
 8002124:	4013      	ands	r3, r2
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	429a      	cmp	r2, r3
 800212a:	d033      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2220      	movs	r2, #32
 8002132:	4013      	ands	r3, r2
 8002134:	d02e      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002136:	4b50      	ldr	r3, [pc, #320]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800213a:	4a51      	ldr	r2, [pc, #324]	@ (8002280 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800213c:	4013      	ands	r3, r2
 800213e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002140:	4b4d      	ldr	r3, [pc, #308]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002142:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002144:	4b4c      	ldr	r3, [pc, #304]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002146:	2180      	movs	r1, #128	@ 0x80
 8002148:	0309      	lsls	r1, r1, #12
 800214a:	430a      	orrs	r2, r1
 800214c:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800214e:	4b4a      	ldr	r3, [pc, #296]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002150:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002152:	4b49      	ldr	r3, [pc, #292]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002154:	494b      	ldr	r1, [pc, #300]	@ (8002284 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002156:	400a      	ands	r2, r1
 8002158:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800215a:	4b47      	ldr	r3, [pc, #284]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	2380      	movs	r3, #128	@ 0x80
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4013      	ands	r3, r2
 8002168:	d014      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216a:	f7fe fe31 	bl	8000dd0 <HAL_GetTick>
 800216e:	0003      	movs	r3, r0
 8002170:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002172:	e009      	b.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002174:	f7fe fe2c 	bl	8000dd0 <HAL_GetTick>
 8002178:	0002      	movs	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	4a42      	ldr	r2, [pc, #264]	@ (8002288 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d901      	bls.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e072      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002188:	4b3b      	ldr	r3, [pc, #236]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800218a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800218c:	2380      	movs	r3, #128	@ 0x80
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4013      	ands	r3, r2
 8002192:	d0ef      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2220      	movs	r2, #32
 800219a:	4013      	ands	r3, r2
 800219c:	d01f      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	23c0      	movs	r3, #192	@ 0xc0
 80021a4:	029b      	lsls	r3, r3, #10
 80021a6:	401a      	ands	r2, r3
 80021a8:	23c0      	movs	r3, #192	@ 0xc0
 80021aa:	029b      	lsls	r3, r3, #10
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d10c      	bne.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x182>
 80021b0:	4b31      	ldr	r3, [pc, #196]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a35      	ldr	r2, [pc, #212]	@ (800228c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	0019      	movs	r1, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685a      	ldr	r2, [r3, #4]
 80021be:	23c0      	movs	r3, #192	@ 0xc0
 80021c0:	039b      	lsls	r3, r3, #14
 80021c2:	401a      	ands	r2, r3
 80021c4:	4b2c      	ldr	r3, [pc, #176]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021c6:	430a      	orrs	r2, r1
 80021c8:	601a      	str	r2, [r3, #0]
 80021ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021cc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	23c0      	movs	r3, #192	@ 0xc0
 80021d4:	029b      	lsls	r3, r3, #10
 80021d6:	401a      	ands	r2, r3
 80021d8:	4b27      	ldr	r3, [pc, #156]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021da:	430a      	orrs	r2, r1
 80021dc:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021de:	2317      	movs	r3, #23
 80021e0:	18fb      	adds	r3, r7, r3
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d105      	bne.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e8:	4b23      	ldr	r3, [pc, #140]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021ec:	4b22      	ldr	r3, [pc, #136]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021ee:	4928      	ldr	r1, [pc, #160]	@ (8002290 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80021f0:	400a      	ands	r2, r1
 80021f2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2202      	movs	r2, #2
 80021fa:	4013      	ands	r3, r2
 80021fc:	d009      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002202:	220c      	movs	r2, #12
 8002204:	4393      	bics	r3, r2
 8002206:	0019      	movs	r1, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	4b1a      	ldr	r3, [pc, #104]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800220e:	430a      	orrs	r2, r1
 8002210:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2204      	movs	r2, #4
 8002218:	4013      	ands	r3, r2
 800221a:	d009      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800221c:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800221e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002220:	4a1c      	ldr	r2, [pc, #112]	@ (8002294 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002222:	4013      	ands	r3, r2
 8002224:	0019      	movs	r1, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	68da      	ldr	r2, [r3, #12]
 800222a:	4b13      	ldr	r3, [pc, #76]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800222c:	430a      	orrs	r2, r1
 800222e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2208      	movs	r2, #8
 8002236:	4013      	ands	r3, r2
 8002238:	d009      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800223a:	4b0f      	ldr	r3, [pc, #60]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	4a16      	ldr	r2, [pc, #88]	@ (8002298 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002240:	4013      	ands	r3, r2
 8002242:	0019      	movs	r1, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	691a      	ldr	r2, [r3, #16]
 8002248:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800224a:	430a      	orrs	r2, r1
 800224c:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2280      	movs	r2, #128	@ 0x80
 8002254:	4013      	ands	r3, r2
 8002256:	d009      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002258:	4b07      	ldr	r3, [pc, #28]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800225a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225c:	4a0f      	ldr	r2, [pc, #60]	@ (800229c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800225e:	4013      	ands	r3, r2
 8002260:	0019      	movs	r1, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	695a      	ldr	r2, [r3, #20]
 8002266:	4b04      	ldr	r3, [pc, #16]	@ (8002278 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002268:	430a      	orrs	r2, r1
 800226a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	0018      	movs	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	b006      	add	sp, #24
 8002274:	bd80      	pop	{r7, pc}
 8002276:	46c0      	nop			@ (mov r8, r8)
 8002278:	40021000 	.word	0x40021000
 800227c:	40007000 	.word	0x40007000
 8002280:	fffcffff 	.word	0xfffcffff
 8002284:	fff7ffff 	.word	0xfff7ffff
 8002288:	00001388 	.word	0x00001388
 800228c:	ffcfffff 	.word	0xffcfffff
 8002290:	efffffff 	.word	0xefffffff
 8002294:	fffff3ff 	.word	0xfffff3ff
 8002298:	ffffcfff 	.word	0xffffcfff
 800229c:	fff3ffff 	.word	0xfff3ffff

080022a0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80022a0:	b5b0      	push	{r4, r5, r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80022a8:	230f      	movs	r3, #15
 80022aa:	18fb      	adds	r3, r7, r3
 80022ac:	2201      	movs	r2, #1
 80022ae:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e088      	b.n	80023cc <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2221      	movs	r2, #33	@ 0x21
 80022be:	5c9b      	ldrb	r3, [r3, r2]
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d107      	bne.n	80022d6 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2220      	movs	r2, #32
 80022ca:	2100      	movs	r1, #0
 80022cc:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	0018      	movs	r0, r3
 80022d2:	f7fe fcb7 	bl	8000c44 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2221      	movs	r2, #33	@ 0x21
 80022da:	2102      	movs	r1, #2
 80022dc:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	2210      	movs	r2, #16
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b10      	cmp	r3, #16
 80022ea:	d05f      	beq.n	80023ac <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	22ca      	movs	r2, #202	@ 0xca
 80022f2:	625a      	str	r2, [r3, #36]	@ 0x24
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2253      	movs	r2, #83	@ 0x53
 80022fa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80022fc:	250f      	movs	r5, #15
 80022fe:	197c      	adds	r4, r7, r5
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	0018      	movs	r0, r3
 8002304:	f000 f890 	bl	8002428 <RTC_EnterInitMode>
 8002308:	0003      	movs	r3, r0
 800230a:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 800230c:	0028      	movs	r0, r5
 800230e:	183b      	adds	r3, r7, r0
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d12c      	bne.n	8002370 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	492c      	ldr	r1, [pc, #176]	@ (80023d4 <HAL_RTC_Init+0x134>)
 8002322:	400a      	ands	r2, r1
 8002324:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	6899      	ldr	r1, [r3, #8]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685a      	ldr	r2, [r3, #4]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	431a      	orrs	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	430a      	orrs	r2, r1
 8002342:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	68d2      	ldr	r2, [r2, #12]
 800234c:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6919      	ldr	r1, [r3, #16]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	041a      	lsls	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002362:	183c      	adds	r4, r7, r0
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	0018      	movs	r0, r3
 8002368:	f000 f8a2 	bl	80024b0 <RTC_ExitInitMode>
 800236c:	0003      	movs	r3, r0
 800236e:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8002370:	230f      	movs	r3, #15
 8002372:	18fb      	adds	r3, r7, r3
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d113      	bne.n	80023a2 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2103      	movs	r1, #3
 8002386:	438a      	bics	r2, r1
 8002388:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69da      	ldr	r2, [r3, #28]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	695b      	ldr	r3, [r3, #20]
 8002398:	431a      	orrs	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	430a      	orrs	r2, r1
 80023a0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	22ff      	movs	r2, #255	@ 0xff
 80023a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80023aa:	e003      	b.n	80023b4 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80023ac:	230f      	movs	r3, #15
 80023ae:	18fb      	adds	r3, r7, r3
 80023b0:	2200      	movs	r2, #0
 80023b2:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 80023b4:	230f      	movs	r3, #15
 80023b6:	18fb      	adds	r3, r7, r3
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d103      	bne.n	80023c6 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2221      	movs	r2, #33	@ 0x21
 80023c2:	2101      	movs	r1, #1
 80023c4:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80023c6:	230f      	movs	r3, #15
 80023c8:	18fb      	adds	r3, r7, r3
 80023ca:	781b      	ldrb	r3, [r3, #0]
}
 80023cc:	0018      	movs	r0, r3
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b004      	add	sp, #16
 80023d2:	bdb0      	pop	{r4, r5, r7, pc}
 80023d4:	ff8fffbf 	.word	0xff8fffbf

080023d8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023e0:	2300      	movs	r3, #0
 80023e2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a0e      	ldr	r2, [pc, #56]	@ (8002424 <HAL_RTC_WaitForSynchro+0x4c>)
 80023ea:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023ec:	f7fe fcf0 	bl	8000dd0 <HAL_GetTick>
 80023f0:	0003      	movs	r3, r0
 80023f2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80023f4:	e00a      	b.n	800240c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80023f6:	f7fe fceb 	bl	8000dd0 <HAL_GetTick>
 80023fa:	0002      	movs	r2, r0
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	1ad2      	subs	r2, r2, r3
 8002400:	23fa      	movs	r3, #250	@ 0xfa
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	429a      	cmp	r2, r3
 8002406:	d901      	bls.n	800240c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e006      	b.n	800241a <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	2220      	movs	r2, #32
 8002414:	4013      	ands	r3, r2
 8002416:	d0ee      	beq.n	80023f6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8002418:	2300      	movs	r3, #0
}
 800241a:	0018      	movs	r0, r3
 800241c:	46bd      	mov	sp, r7
 800241e:	b004      	add	sp, #16
 8002420:	bd80      	pop	{r7, pc}
 8002422:	46c0      	nop			@ (mov r8, r8)
 8002424:	0001ff5f 	.word	0x0001ff5f

08002428 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002430:	2300      	movs	r3, #0
 8002432:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002434:	230f      	movs	r3, #15
 8002436:	18fb      	adds	r3, r7, r3
 8002438:	2200      	movs	r2, #0
 800243a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	2240      	movs	r2, #64	@ 0x40
 8002444:	4013      	ands	r3, r2
 8002446:	d12c      	bne.n	80024a2 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2180      	movs	r1, #128	@ 0x80
 8002454:	430a      	orrs	r2, r1
 8002456:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002458:	f7fe fcba 	bl	8000dd0 <HAL_GetTick>
 800245c:	0003      	movs	r3, r0
 800245e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002460:	e014      	b.n	800248c <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002462:	f7fe fcb5 	bl	8000dd0 <HAL_GetTick>
 8002466:	0002      	movs	r2, r0
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	1ad2      	subs	r2, r2, r3
 800246c:	200f      	movs	r0, #15
 800246e:	183b      	adds	r3, r7, r0
 8002470:	1839      	adds	r1, r7, r0
 8002472:	7809      	ldrb	r1, [r1, #0]
 8002474:	7019      	strb	r1, [r3, #0]
 8002476:	23fa      	movs	r3, #250	@ 0xfa
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	429a      	cmp	r2, r3
 800247c:	d906      	bls.n	800248c <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2221      	movs	r2, #33	@ 0x21
 8002482:	2104      	movs	r1, #4
 8002484:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8002486:	183b      	adds	r3, r7, r0
 8002488:	2201      	movs	r2, #1
 800248a:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	2240      	movs	r2, #64	@ 0x40
 8002494:	4013      	ands	r3, r2
 8002496:	d104      	bne.n	80024a2 <RTC_EnterInitMode+0x7a>
 8002498:	230f      	movs	r3, #15
 800249a:	18fb      	adds	r3, r7, r3
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d1df      	bne.n	8002462 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80024a2:	230f      	movs	r3, #15
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	781b      	ldrb	r3, [r3, #0]
}
 80024a8:	0018      	movs	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	b004      	add	sp, #16
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80024b0:	b590      	push	{r4, r7, lr}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024b8:	240f      	movs	r4, #15
 80024ba:	193b      	adds	r3, r7, r4
 80024bc:	2200      	movs	r2, #0
 80024be:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68da      	ldr	r2, [r3, #12]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2180      	movs	r1, #128	@ 0x80
 80024cc:	438a      	bics	r2, r1
 80024ce:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	2220      	movs	r2, #32
 80024d8:	4013      	ands	r3, r2
 80024da:	d10c      	bne.n	80024f6 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	0018      	movs	r0, r3
 80024e0:	f7ff ff7a 	bl	80023d8 <HAL_RTC_WaitForSynchro>
 80024e4:	1e03      	subs	r3, r0, #0
 80024e6:	d006      	beq.n	80024f6 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2221      	movs	r2, #33	@ 0x21
 80024ec:	2104      	movs	r1, #4
 80024ee:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80024f0:	193b      	adds	r3, r7, r4
 80024f2:	2201      	movs	r2, #1
 80024f4:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80024f6:	230f      	movs	r3, #15
 80024f8:	18fb      	adds	r3, r7, r3
 80024fa:	781b      	ldrb	r3, [r3, #0]
}
 80024fc:	0018      	movs	r0, r3
 80024fe:	46bd      	mov	sp, r7
 8002500:	b005      	add	sp, #20
 8002502:	bd90      	pop	{r4, r7, pc}

08002504 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e044      	b.n	80025a0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800251a:	2b00      	cmp	r3, #0
 800251c:	d107      	bne.n	800252e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2278      	movs	r2, #120	@ 0x78
 8002522:	2100      	movs	r1, #0
 8002524:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	0018      	movs	r0, r3
 800252a:	f7fe fb15 	bl	8000b58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2224      	movs	r2, #36	@ 0x24
 8002532:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2101      	movs	r1, #1
 8002540:	438a      	bics	r2, r1
 8002542:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	0018      	movs	r0, r3
 8002548:	f000 f830 	bl	80025ac <UART_SetConfig>
 800254c:	0003      	movs	r3, r0
 800254e:	2b01      	cmp	r3, #1
 8002550:	d101      	bne.n	8002556 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e024      	b.n	80025a0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800255a:	2b00      	cmp	r3, #0
 800255c:	d003      	beq.n	8002566 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	0018      	movs	r0, r3
 8002562:	f000 fa6d 	bl	8002a40 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	490d      	ldr	r1, [pc, #52]	@ (80025a8 <HAL_UART_Init+0xa4>)
 8002572:	400a      	ands	r2, r1
 8002574:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	212a      	movs	r1, #42	@ 0x2a
 8002582:	438a      	bics	r2, r1
 8002584:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2101      	movs	r1, #1
 8002592:	430a      	orrs	r2, r1
 8002594:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	0018      	movs	r0, r3
 800259a:	f000 fb05 	bl	8002ba8 <UART_CheckIdleState>
 800259e:	0003      	movs	r3, r0
}
 80025a0:	0018      	movs	r0, r3
 80025a2:	46bd      	mov	sp, r7
 80025a4:	b002      	add	sp, #8
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	ffffb7ff 	.word	0xffffb7ff

080025ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025ac:	b5b0      	push	{r4, r5, r7, lr}
 80025ae:	b08e      	sub	sp, #56	@ 0x38
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025b4:	231a      	movs	r3, #26
 80025b6:	2218      	movs	r2, #24
 80025b8:	189b      	adds	r3, r3, r2
 80025ba:	19db      	adds	r3, r3, r7
 80025bc:	2200      	movs	r2, #0
 80025be:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	431a      	orrs	r2, r3
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	431a      	orrs	r2, r3
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	69db      	ldr	r3, [r3, #28]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4ab4      	ldr	r2, [pc, #720]	@ (80028b0 <UART_SetConfig+0x304>)
 80025e0:	4013      	ands	r3, r2
 80025e2:	0019      	movs	r1, r3
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80025ea:	430a      	orrs	r2, r1
 80025ec:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	4aaf      	ldr	r2, [pc, #700]	@ (80028b4 <UART_SetConfig+0x308>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	0019      	movs	r1, r3
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	68da      	ldr	r2, [r3, #12]
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4aa9      	ldr	r2, [pc, #676]	@ (80028b8 <UART_SetConfig+0x30c>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d004      	beq.n	8002620 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	6a1b      	ldr	r3, [r3, #32]
 800261a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800261c:	4313      	orrs	r3, r2
 800261e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	4aa5      	ldr	r2, [pc, #660]	@ (80028bc <UART_SetConfig+0x310>)
 8002628:	4013      	ands	r3, r2
 800262a:	0019      	movs	r1, r3
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002632:	430a      	orrs	r2, r1
 8002634:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4aa1      	ldr	r2, [pc, #644]	@ (80028c0 <UART_SetConfig+0x314>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d131      	bne.n	80026a4 <UART_SetConfig+0xf8>
 8002640:	4ba0      	ldr	r3, [pc, #640]	@ (80028c4 <UART_SetConfig+0x318>)
 8002642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002644:	220c      	movs	r2, #12
 8002646:	4013      	ands	r3, r2
 8002648:	2b0c      	cmp	r3, #12
 800264a:	d01d      	beq.n	8002688 <UART_SetConfig+0xdc>
 800264c:	d823      	bhi.n	8002696 <UART_SetConfig+0xea>
 800264e:	2b08      	cmp	r3, #8
 8002650:	d00c      	beq.n	800266c <UART_SetConfig+0xc0>
 8002652:	d820      	bhi.n	8002696 <UART_SetConfig+0xea>
 8002654:	2b00      	cmp	r3, #0
 8002656:	d002      	beq.n	800265e <UART_SetConfig+0xb2>
 8002658:	2b04      	cmp	r3, #4
 800265a:	d00e      	beq.n	800267a <UART_SetConfig+0xce>
 800265c:	e01b      	b.n	8002696 <UART_SetConfig+0xea>
 800265e:	231b      	movs	r3, #27
 8002660:	2218      	movs	r2, #24
 8002662:	189b      	adds	r3, r3, r2
 8002664:	19db      	adds	r3, r3, r7
 8002666:	2200      	movs	r2, #0
 8002668:	701a      	strb	r2, [r3, #0]
 800266a:	e065      	b.n	8002738 <UART_SetConfig+0x18c>
 800266c:	231b      	movs	r3, #27
 800266e:	2218      	movs	r2, #24
 8002670:	189b      	adds	r3, r3, r2
 8002672:	19db      	adds	r3, r3, r7
 8002674:	2202      	movs	r2, #2
 8002676:	701a      	strb	r2, [r3, #0]
 8002678:	e05e      	b.n	8002738 <UART_SetConfig+0x18c>
 800267a:	231b      	movs	r3, #27
 800267c:	2218      	movs	r2, #24
 800267e:	189b      	adds	r3, r3, r2
 8002680:	19db      	adds	r3, r3, r7
 8002682:	2204      	movs	r2, #4
 8002684:	701a      	strb	r2, [r3, #0]
 8002686:	e057      	b.n	8002738 <UART_SetConfig+0x18c>
 8002688:	231b      	movs	r3, #27
 800268a:	2218      	movs	r2, #24
 800268c:	189b      	adds	r3, r3, r2
 800268e:	19db      	adds	r3, r3, r7
 8002690:	2208      	movs	r2, #8
 8002692:	701a      	strb	r2, [r3, #0]
 8002694:	e050      	b.n	8002738 <UART_SetConfig+0x18c>
 8002696:	231b      	movs	r3, #27
 8002698:	2218      	movs	r2, #24
 800269a:	189b      	adds	r3, r3, r2
 800269c:	19db      	adds	r3, r3, r7
 800269e:	2210      	movs	r2, #16
 80026a0:	701a      	strb	r2, [r3, #0]
 80026a2:	e049      	b.n	8002738 <UART_SetConfig+0x18c>
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a83      	ldr	r2, [pc, #524]	@ (80028b8 <UART_SetConfig+0x30c>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d13e      	bne.n	800272c <UART_SetConfig+0x180>
 80026ae:	4b85      	ldr	r3, [pc, #532]	@ (80028c4 <UART_SetConfig+0x318>)
 80026b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026b2:	23c0      	movs	r3, #192	@ 0xc0
 80026b4:	011b      	lsls	r3, r3, #4
 80026b6:	4013      	ands	r3, r2
 80026b8:	22c0      	movs	r2, #192	@ 0xc0
 80026ba:	0112      	lsls	r2, r2, #4
 80026bc:	4293      	cmp	r3, r2
 80026be:	d027      	beq.n	8002710 <UART_SetConfig+0x164>
 80026c0:	22c0      	movs	r2, #192	@ 0xc0
 80026c2:	0112      	lsls	r2, r2, #4
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d82a      	bhi.n	800271e <UART_SetConfig+0x172>
 80026c8:	2280      	movs	r2, #128	@ 0x80
 80026ca:	0112      	lsls	r2, r2, #4
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d011      	beq.n	80026f4 <UART_SetConfig+0x148>
 80026d0:	2280      	movs	r2, #128	@ 0x80
 80026d2:	0112      	lsls	r2, r2, #4
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d822      	bhi.n	800271e <UART_SetConfig+0x172>
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d004      	beq.n	80026e6 <UART_SetConfig+0x13a>
 80026dc:	2280      	movs	r2, #128	@ 0x80
 80026de:	00d2      	lsls	r2, r2, #3
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d00e      	beq.n	8002702 <UART_SetConfig+0x156>
 80026e4:	e01b      	b.n	800271e <UART_SetConfig+0x172>
 80026e6:	231b      	movs	r3, #27
 80026e8:	2218      	movs	r2, #24
 80026ea:	189b      	adds	r3, r3, r2
 80026ec:	19db      	adds	r3, r3, r7
 80026ee:	2200      	movs	r2, #0
 80026f0:	701a      	strb	r2, [r3, #0]
 80026f2:	e021      	b.n	8002738 <UART_SetConfig+0x18c>
 80026f4:	231b      	movs	r3, #27
 80026f6:	2218      	movs	r2, #24
 80026f8:	189b      	adds	r3, r3, r2
 80026fa:	19db      	adds	r3, r3, r7
 80026fc:	2202      	movs	r2, #2
 80026fe:	701a      	strb	r2, [r3, #0]
 8002700:	e01a      	b.n	8002738 <UART_SetConfig+0x18c>
 8002702:	231b      	movs	r3, #27
 8002704:	2218      	movs	r2, #24
 8002706:	189b      	adds	r3, r3, r2
 8002708:	19db      	adds	r3, r3, r7
 800270a:	2204      	movs	r2, #4
 800270c:	701a      	strb	r2, [r3, #0]
 800270e:	e013      	b.n	8002738 <UART_SetConfig+0x18c>
 8002710:	231b      	movs	r3, #27
 8002712:	2218      	movs	r2, #24
 8002714:	189b      	adds	r3, r3, r2
 8002716:	19db      	adds	r3, r3, r7
 8002718:	2208      	movs	r2, #8
 800271a:	701a      	strb	r2, [r3, #0]
 800271c:	e00c      	b.n	8002738 <UART_SetConfig+0x18c>
 800271e:	231b      	movs	r3, #27
 8002720:	2218      	movs	r2, #24
 8002722:	189b      	adds	r3, r3, r2
 8002724:	19db      	adds	r3, r3, r7
 8002726:	2210      	movs	r2, #16
 8002728:	701a      	strb	r2, [r3, #0]
 800272a:	e005      	b.n	8002738 <UART_SetConfig+0x18c>
 800272c:	231b      	movs	r3, #27
 800272e:	2218      	movs	r2, #24
 8002730:	189b      	adds	r3, r3, r2
 8002732:	19db      	adds	r3, r3, r7
 8002734:	2210      	movs	r2, #16
 8002736:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a5e      	ldr	r2, [pc, #376]	@ (80028b8 <UART_SetConfig+0x30c>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d000      	beq.n	8002744 <UART_SetConfig+0x198>
 8002742:	e084      	b.n	800284e <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002744:	231b      	movs	r3, #27
 8002746:	2218      	movs	r2, #24
 8002748:	189b      	adds	r3, r3, r2
 800274a:	19db      	adds	r3, r3, r7
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b08      	cmp	r3, #8
 8002750:	d01d      	beq.n	800278e <UART_SetConfig+0x1e2>
 8002752:	dc20      	bgt.n	8002796 <UART_SetConfig+0x1ea>
 8002754:	2b04      	cmp	r3, #4
 8002756:	d015      	beq.n	8002784 <UART_SetConfig+0x1d8>
 8002758:	dc1d      	bgt.n	8002796 <UART_SetConfig+0x1ea>
 800275a:	2b00      	cmp	r3, #0
 800275c:	d002      	beq.n	8002764 <UART_SetConfig+0x1b8>
 800275e:	2b02      	cmp	r3, #2
 8002760:	d005      	beq.n	800276e <UART_SetConfig+0x1c2>
 8002762:	e018      	b.n	8002796 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002764:	f7ff fc44 	bl	8001ff0 <HAL_RCC_GetPCLK1Freq>
 8002768:	0003      	movs	r3, r0
 800276a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800276c:	e01c      	b.n	80027a8 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800276e:	4b55      	ldr	r3, [pc, #340]	@ (80028c4 <UART_SetConfig+0x318>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2210      	movs	r2, #16
 8002774:	4013      	ands	r3, r2
 8002776:	d002      	beq.n	800277e <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002778:	4b53      	ldr	r3, [pc, #332]	@ (80028c8 <UART_SetConfig+0x31c>)
 800277a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800277c:	e014      	b.n	80027a8 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 800277e:	4b53      	ldr	r3, [pc, #332]	@ (80028cc <UART_SetConfig+0x320>)
 8002780:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002782:	e011      	b.n	80027a8 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002784:	f7ff fb84 	bl	8001e90 <HAL_RCC_GetSysClockFreq>
 8002788:	0003      	movs	r3, r0
 800278a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800278c:	e00c      	b.n	80027a8 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800278e:	2380      	movs	r3, #128	@ 0x80
 8002790:	021b      	lsls	r3, r3, #8
 8002792:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002794:	e008      	b.n	80027a8 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8002796:	2300      	movs	r3, #0
 8002798:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800279a:	231a      	movs	r3, #26
 800279c:	2218      	movs	r2, #24
 800279e:	189b      	adds	r3, r3, r2
 80027a0:	19db      	adds	r3, r3, r7
 80027a2:	2201      	movs	r2, #1
 80027a4:	701a      	strb	r2, [r3, #0]
        break;
 80027a6:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80027a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d100      	bne.n	80027b0 <UART_SetConfig+0x204>
 80027ae:	e12f      	b.n	8002a10 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	685a      	ldr	r2, [r3, #4]
 80027b4:	0013      	movs	r3, r2
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	189b      	adds	r3, r3, r2
 80027ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027bc:	429a      	cmp	r2, r3
 80027be:	d305      	bcc.n	80027cc <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80027c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d906      	bls.n	80027da <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 80027cc:	231a      	movs	r3, #26
 80027ce:	2218      	movs	r2, #24
 80027d0:	189b      	adds	r3, r3, r2
 80027d2:	19db      	adds	r3, r3, r7
 80027d4:	2201      	movs	r2, #1
 80027d6:	701a      	strb	r2, [r3, #0]
 80027d8:	e11a      	b.n	8002a10 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80027da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027dc:	613b      	str	r3, [r7, #16]
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
 80027e2:	6939      	ldr	r1, [r7, #16]
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	000b      	movs	r3, r1
 80027e8:	0e1b      	lsrs	r3, r3, #24
 80027ea:	0010      	movs	r0, r2
 80027ec:	0205      	lsls	r5, r0, #8
 80027ee:	431d      	orrs	r5, r3
 80027f0:	000b      	movs	r3, r1
 80027f2:	021c      	lsls	r4, r3, #8
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	085b      	lsrs	r3, r3, #1
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	2300      	movs	r3, #0
 80027fe:	60fb      	str	r3, [r7, #12]
 8002800:	68b8      	ldr	r0, [r7, #8]
 8002802:	68f9      	ldr	r1, [r7, #12]
 8002804:	1900      	adds	r0, r0, r4
 8002806:	4169      	adcs	r1, r5
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	603b      	str	r3, [r7, #0]
 800280e:	2300      	movs	r3, #0
 8002810:	607b      	str	r3, [r7, #4]
 8002812:	683a      	ldr	r2, [r7, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f7fd fd03 	bl	8000220 <__aeabi_uldivmod>
 800281a:	0002      	movs	r2, r0
 800281c:	000b      	movs	r3, r1
 800281e:	0013      	movs	r3, r2
 8002820:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002822:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002824:	23c0      	movs	r3, #192	@ 0xc0
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	429a      	cmp	r2, r3
 800282a:	d309      	bcc.n	8002840 <UART_SetConfig+0x294>
 800282c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800282e:	2380      	movs	r3, #128	@ 0x80
 8002830:	035b      	lsls	r3, r3, #13
 8002832:	429a      	cmp	r2, r3
 8002834:	d204      	bcs.n	8002840 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	e0e7      	b.n	8002a10 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8002840:	231a      	movs	r3, #26
 8002842:	2218      	movs	r2, #24
 8002844:	189b      	adds	r3, r3, r2
 8002846:	19db      	adds	r3, r3, r7
 8002848:	2201      	movs	r2, #1
 800284a:	701a      	strb	r2, [r3, #0]
 800284c:	e0e0      	b.n	8002a10 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	69da      	ldr	r2, [r3, #28]
 8002852:	2380      	movs	r3, #128	@ 0x80
 8002854:	021b      	lsls	r3, r3, #8
 8002856:	429a      	cmp	r2, r3
 8002858:	d000      	beq.n	800285c <UART_SetConfig+0x2b0>
 800285a:	e082      	b.n	8002962 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 800285c:	231b      	movs	r3, #27
 800285e:	2218      	movs	r2, #24
 8002860:	189b      	adds	r3, r3, r2
 8002862:	19db      	adds	r3, r3, r7
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	2b08      	cmp	r3, #8
 8002868:	d834      	bhi.n	80028d4 <UART_SetConfig+0x328>
 800286a:	009a      	lsls	r2, r3, #2
 800286c:	4b18      	ldr	r3, [pc, #96]	@ (80028d0 <UART_SetConfig+0x324>)
 800286e:	18d3      	adds	r3, r2, r3
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002874:	f7ff fbbc 	bl	8001ff0 <HAL_RCC_GetPCLK1Freq>
 8002878:	0003      	movs	r3, r0
 800287a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800287c:	e033      	b.n	80028e6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800287e:	f7ff fbcd 	bl	800201c <HAL_RCC_GetPCLK2Freq>
 8002882:	0003      	movs	r3, r0
 8002884:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002886:	e02e      	b.n	80028e6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002888:	4b0e      	ldr	r3, [pc, #56]	@ (80028c4 <UART_SetConfig+0x318>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2210      	movs	r2, #16
 800288e:	4013      	ands	r3, r2
 8002890:	d002      	beq.n	8002898 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002892:	4b0d      	ldr	r3, [pc, #52]	@ (80028c8 <UART_SetConfig+0x31c>)
 8002894:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002896:	e026      	b.n	80028e6 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8002898:	4b0c      	ldr	r3, [pc, #48]	@ (80028cc <UART_SetConfig+0x320>)
 800289a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800289c:	e023      	b.n	80028e6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800289e:	f7ff faf7 	bl	8001e90 <HAL_RCC_GetSysClockFreq>
 80028a2:	0003      	movs	r3, r0
 80028a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80028a6:	e01e      	b.n	80028e6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028a8:	2380      	movs	r3, #128	@ 0x80
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80028ae:	e01a      	b.n	80028e6 <UART_SetConfig+0x33a>
 80028b0:	efff69f3 	.word	0xefff69f3
 80028b4:	ffffcfff 	.word	0xffffcfff
 80028b8:	40004800 	.word	0x40004800
 80028bc:	fffff4ff 	.word	0xfffff4ff
 80028c0:	40004400 	.word	0x40004400
 80028c4:	40021000 	.word	0x40021000
 80028c8:	003d0900 	.word	0x003d0900
 80028cc:	00f42400 	.word	0x00f42400
 80028d0:	08002f28 	.word	0x08002f28
      default:
        pclk = 0U;
 80028d4:	2300      	movs	r3, #0
 80028d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80028d8:	231a      	movs	r3, #26
 80028da:	2218      	movs	r2, #24
 80028dc:	189b      	adds	r3, r3, r2
 80028de:	19db      	adds	r3, r3, r7
 80028e0:	2201      	movs	r2, #1
 80028e2:	701a      	strb	r2, [r3, #0]
        break;
 80028e4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80028e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d100      	bne.n	80028ee <UART_SetConfig+0x342>
 80028ec:	e090      	b.n	8002a10 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80028ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028f0:	005a      	lsls	r2, r3, #1
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	085b      	lsrs	r3, r3, #1
 80028f8:	18d2      	adds	r2, r2, r3
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	0019      	movs	r1, r3
 8002900:	0010      	movs	r0, r2
 8002902:	f7fd fc01 	bl	8000108 <__udivsi3>
 8002906:	0003      	movs	r3, r0
 8002908:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800290a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800290c:	2b0f      	cmp	r3, #15
 800290e:	d921      	bls.n	8002954 <UART_SetConfig+0x3a8>
 8002910:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002912:	2380      	movs	r3, #128	@ 0x80
 8002914:	025b      	lsls	r3, r3, #9
 8002916:	429a      	cmp	r2, r3
 8002918:	d21c      	bcs.n	8002954 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800291a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800291c:	b29a      	uxth	r2, r3
 800291e:	200e      	movs	r0, #14
 8002920:	2418      	movs	r4, #24
 8002922:	1903      	adds	r3, r0, r4
 8002924:	19db      	adds	r3, r3, r7
 8002926:	210f      	movs	r1, #15
 8002928:	438a      	bics	r2, r1
 800292a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800292c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800292e:	085b      	lsrs	r3, r3, #1
 8002930:	b29b      	uxth	r3, r3
 8002932:	2207      	movs	r2, #7
 8002934:	4013      	ands	r3, r2
 8002936:	b299      	uxth	r1, r3
 8002938:	1903      	adds	r3, r0, r4
 800293a:	19db      	adds	r3, r3, r7
 800293c:	1902      	adds	r2, r0, r4
 800293e:	19d2      	adds	r2, r2, r7
 8002940:	8812      	ldrh	r2, [r2, #0]
 8002942:	430a      	orrs	r2, r1
 8002944:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	1902      	adds	r2, r0, r4
 800294c:	19d2      	adds	r2, r2, r7
 800294e:	8812      	ldrh	r2, [r2, #0]
 8002950:	60da      	str	r2, [r3, #12]
 8002952:	e05d      	b.n	8002a10 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8002954:	231a      	movs	r3, #26
 8002956:	2218      	movs	r2, #24
 8002958:	189b      	adds	r3, r3, r2
 800295a:	19db      	adds	r3, r3, r7
 800295c:	2201      	movs	r2, #1
 800295e:	701a      	strb	r2, [r3, #0]
 8002960:	e056      	b.n	8002a10 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002962:	231b      	movs	r3, #27
 8002964:	2218      	movs	r2, #24
 8002966:	189b      	adds	r3, r3, r2
 8002968:	19db      	adds	r3, r3, r7
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2b08      	cmp	r3, #8
 800296e:	d822      	bhi.n	80029b6 <UART_SetConfig+0x40a>
 8002970:	009a      	lsls	r2, r3, #2
 8002972:	4b2f      	ldr	r3, [pc, #188]	@ (8002a30 <UART_SetConfig+0x484>)
 8002974:	18d3      	adds	r3, r2, r3
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800297a:	f7ff fb39 	bl	8001ff0 <HAL_RCC_GetPCLK1Freq>
 800297e:	0003      	movs	r3, r0
 8002980:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002982:	e021      	b.n	80029c8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002984:	f7ff fb4a 	bl	800201c <HAL_RCC_GetPCLK2Freq>
 8002988:	0003      	movs	r3, r0
 800298a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800298c:	e01c      	b.n	80029c8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800298e:	4b29      	ldr	r3, [pc, #164]	@ (8002a34 <UART_SetConfig+0x488>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2210      	movs	r2, #16
 8002994:	4013      	ands	r3, r2
 8002996:	d002      	beq.n	800299e <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002998:	4b27      	ldr	r3, [pc, #156]	@ (8002a38 <UART_SetConfig+0x48c>)
 800299a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800299c:	e014      	b.n	80029c8 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 800299e:	4b27      	ldr	r3, [pc, #156]	@ (8002a3c <UART_SetConfig+0x490>)
 80029a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80029a2:	e011      	b.n	80029c8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029a4:	f7ff fa74 	bl	8001e90 <HAL_RCC_GetSysClockFreq>
 80029a8:	0003      	movs	r3, r0
 80029aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80029ac:	e00c      	b.n	80029c8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029ae:	2380      	movs	r3, #128	@ 0x80
 80029b0:	021b      	lsls	r3, r3, #8
 80029b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80029b4:	e008      	b.n	80029c8 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80029ba:	231a      	movs	r3, #26
 80029bc:	2218      	movs	r2, #24
 80029be:	189b      	adds	r3, r3, r2
 80029c0:	19db      	adds	r3, r3, r7
 80029c2:	2201      	movs	r2, #1
 80029c4:	701a      	strb	r2, [r3, #0]
        break;
 80029c6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80029c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d020      	beq.n	8002a10 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	085a      	lsrs	r2, r3, #1
 80029d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029d6:	18d2      	adds	r2, r2, r3
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	0019      	movs	r1, r3
 80029de:	0010      	movs	r0, r2
 80029e0:	f7fd fb92 	bl	8000108 <__udivsi3>
 80029e4:	0003      	movs	r3, r0
 80029e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ea:	2b0f      	cmp	r3, #15
 80029ec:	d90a      	bls.n	8002a04 <UART_SetConfig+0x458>
 80029ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80029f0:	2380      	movs	r3, #128	@ 0x80
 80029f2:	025b      	lsls	r3, r3, #9
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d205      	bcs.n	8002a04 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80029f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60da      	str	r2, [r3, #12]
 8002a02:	e005      	b.n	8002a10 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8002a04:	231a      	movs	r3, #26
 8002a06:	2218      	movs	r2, #24
 8002a08:	189b      	adds	r3, r3, r2
 8002a0a:	19db      	adds	r3, r3, r7
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	2200      	movs	r2, #0
 8002a14:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002a1c:	231a      	movs	r3, #26
 8002a1e:	2218      	movs	r2, #24
 8002a20:	189b      	adds	r3, r3, r2
 8002a22:	19db      	adds	r3, r3, r7
 8002a24:	781b      	ldrb	r3, [r3, #0]
}
 8002a26:	0018      	movs	r0, r3
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	b00e      	add	sp, #56	@ 0x38
 8002a2c:	bdb0      	pop	{r4, r5, r7, pc}
 8002a2e:	46c0      	nop			@ (mov r8, r8)
 8002a30:	08002f4c 	.word	0x08002f4c
 8002a34:	40021000 	.word	0x40021000
 8002a38:	003d0900 	.word	0x003d0900
 8002a3c:	00f42400 	.word	0x00f42400

08002a40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	4013      	ands	r3, r2
 8002a50:	d00b      	beq.n	8002a6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	4a4a      	ldr	r2, [pc, #296]	@ (8002b84 <UART_AdvFeatureConfig+0x144>)
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	0019      	movs	r1, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6e:	2202      	movs	r2, #2
 8002a70:	4013      	ands	r3, r2
 8002a72:	d00b      	beq.n	8002a8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	4a43      	ldr	r2, [pc, #268]	@ (8002b88 <UART_AdvFeatureConfig+0x148>)
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	0019      	movs	r1, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a90:	2204      	movs	r2, #4
 8002a92:	4013      	ands	r3, r2
 8002a94:	d00b      	beq.n	8002aae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	4a3b      	ldr	r2, [pc, #236]	@ (8002b8c <UART_AdvFeatureConfig+0x14c>)
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	0019      	movs	r1, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab2:	2208      	movs	r2, #8
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	d00b      	beq.n	8002ad0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	4a34      	ldr	r2, [pc, #208]	@ (8002b90 <UART_AdvFeatureConfig+0x150>)
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	0019      	movs	r1, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad4:	2210      	movs	r2, #16
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d00b      	beq.n	8002af2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	4a2c      	ldr	r2, [pc, #176]	@ (8002b94 <UART_AdvFeatureConfig+0x154>)
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	0019      	movs	r1, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	430a      	orrs	r2, r1
 8002af0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af6:	2220      	movs	r2, #32
 8002af8:	4013      	ands	r3, r2
 8002afa:	d00b      	beq.n	8002b14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	4a25      	ldr	r2, [pc, #148]	@ (8002b98 <UART_AdvFeatureConfig+0x158>)
 8002b04:	4013      	ands	r3, r2
 8002b06:	0019      	movs	r1, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	430a      	orrs	r2, r1
 8002b12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b18:	2240      	movs	r2, #64	@ 0x40
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	d01d      	beq.n	8002b5a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	4a1d      	ldr	r2, [pc, #116]	@ (8002b9c <UART_AdvFeatureConfig+0x15c>)
 8002b26:	4013      	ands	r3, r2
 8002b28:	0019      	movs	r1, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	430a      	orrs	r2, r1
 8002b34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b3a:	2380      	movs	r3, #128	@ 0x80
 8002b3c:	035b      	lsls	r3, r3, #13
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d10b      	bne.n	8002b5a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	4a15      	ldr	r2, [pc, #84]	@ (8002ba0 <UART_AdvFeatureConfig+0x160>)
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	0019      	movs	r1, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5e:	2280      	movs	r2, #128	@ 0x80
 8002b60:	4013      	ands	r3, r2
 8002b62:	d00b      	beq.n	8002b7c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	4a0e      	ldr	r2, [pc, #56]	@ (8002ba4 <UART_AdvFeatureConfig+0x164>)
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	0019      	movs	r1, r3
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	605a      	str	r2, [r3, #4]
  }
}
 8002b7c:	46c0      	nop			@ (mov r8, r8)
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	b002      	add	sp, #8
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	fffdffff 	.word	0xfffdffff
 8002b88:	fffeffff 	.word	0xfffeffff
 8002b8c:	fffbffff 	.word	0xfffbffff
 8002b90:	ffff7fff 	.word	0xffff7fff
 8002b94:	ffffefff 	.word	0xffffefff
 8002b98:	ffffdfff 	.word	0xffffdfff
 8002b9c:	ffefffff 	.word	0xffefffff
 8002ba0:	ff9fffff 	.word	0xff9fffff
 8002ba4:	fff7ffff 	.word	0xfff7ffff

08002ba8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b092      	sub	sp, #72	@ 0x48
 8002bac:	af02      	add	r7, sp, #8
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2284      	movs	r2, #132	@ 0x84
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002bb8:	f7fe f90a 	bl	8000dd0 <HAL_GetTick>
 8002bbc:	0003      	movs	r3, r0
 8002bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2208      	movs	r2, #8
 8002bc8:	4013      	ands	r3, r2
 8002bca:	2b08      	cmp	r3, #8
 8002bcc:	d12c      	bne.n	8002c28 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bd0:	2280      	movs	r2, #128	@ 0x80
 8002bd2:	0391      	lsls	r1, r2, #14
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	4a46      	ldr	r2, [pc, #280]	@ (8002cf0 <UART_CheckIdleState+0x148>)
 8002bd8:	9200      	str	r2, [sp, #0]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f000 f88c 	bl	8002cf8 <UART_WaitOnFlagUntilTimeout>
 8002be0:	1e03      	subs	r3, r0, #0
 8002be2:	d021      	beq.n	8002c28 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002be4:	f3ef 8310 	mrs	r3, PRIMASK
 8002be8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002bec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002bee:	2301      	movs	r3, #1
 8002bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bf4:	f383 8810 	msr	PRIMASK, r3
}
 8002bf8:	46c0      	nop			@ (mov r8, r8)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2180      	movs	r1, #128	@ 0x80
 8002c06:	438a      	bics	r2, r1
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c10:	f383 8810 	msr	PRIMASK, r3
}
 8002c14:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2220      	movs	r2, #32
 8002c1a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2278      	movs	r2, #120	@ 0x78
 8002c20:	2100      	movs	r1, #0
 8002c22:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e05f      	b.n	8002ce8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2204      	movs	r2, #4
 8002c30:	4013      	ands	r3, r2
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	d146      	bne.n	8002cc4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c38:	2280      	movs	r2, #128	@ 0x80
 8002c3a:	03d1      	lsls	r1, r2, #15
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf0 <UART_CheckIdleState+0x148>)
 8002c40:	9200      	str	r2, [sp, #0]
 8002c42:	2200      	movs	r2, #0
 8002c44:	f000 f858 	bl	8002cf8 <UART_WaitOnFlagUntilTimeout>
 8002c48:	1e03      	subs	r3, r0, #0
 8002c4a:	d03b      	beq.n	8002cc4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c4c:	f3ef 8310 	mrs	r3, PRIMASK
 8002c50:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c52:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c56:	2301      	movs	r3, #1
 8002c58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	f383 8810 	msr	PRIMASK, r3
}
 8002c60:	46c0      	nop			@ (mov r8, r8)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4921      	ldr	r1, [pc, #132]	@ (8002cf4 <UART_CheckIdleState+0x14c>)
 8002c6e:	400a      	ands	r2, r1
 8002c70:	601a      	str	r2, [r3, #0]
 8002c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c74:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f383 8810 	msr	PRIMASK, r3
}
 8002c7c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c7e:	f3ef 8310 	mrs	r3, PRIMASK
 8002c82:	61bb      	str	r3, [r7, #24]
  return(result);
 8002c84:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c86:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c88:	2301      	movs	r3, #1
 8002c8a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	f383 8810 	msr	PRIMASK, r3
}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	689a      	ldr	r2, [r3, #8]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	438a      	bics	r2, r1
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca8:	6a3b      	ldr	r3, [r7, #32]
 8002caa:	f383 8810 	msr	PRIMASK, r3
}
 8002cae:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2280      	movs	r2, #128	@ 0x80
 8002cb4:	2120      	movs	r1, #32
 8002cb6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2278      	movs	r2, #120	@ 0x78
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e011      	b.n	8002ce8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2280      	movs	r2, #128	@ 0x80
 8002cce:	2120      	movs	r1, #32
 8002cd0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2278      	movs	r2, #120	@ 0x78
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	0018      	movs	r0, r3
 8002cea:	46bd      	mov	sp, r7
 8002cec:	b010      	add	sp, #64	@ 0x40
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	01ffffff 	.word	0x01ffffff
 8002cf4:	fffffedf 	.word	0xfffffedf

08002cf8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	603b      	str	r3, [r7, #0]
 8002d04:	1dfb      	adds	r3, r7, #7
 8002d06:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d08:	e04b      	b.n	8002da2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d0a:	69bb      	ldr	r3, [r7, #24]
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	d048      	beq.n	8002da2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d10:	f7fe f85e 	bl	8000dd0 <HAL_GetTick>
 8002d14:	0002      	movs	r2, r0
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d302      	bcc.n	8002d26 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e04b      	b.n	8002dc2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2204      	movs	r2, #4
 8002d32:	4013      	ands	r3, r2
 8002d34:	d035      	beq.n	8002da2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	2208      	movs	r2, #8
 8002d3e:	4013      	ands	r3, r2
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	d111      	bne.n	8002d68 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2208      	movs	r2, #8
 8002d4a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f000 f83c 	bl	8002dcc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2284      	movs	r2, #132	@ 0x84
 8002d58:	2108      	movs	r1, #8
 8002d5a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2278      	movs	r2, #120	@ 0x78
 8002d60:	2100      	movs	r1, #0
 8002d62:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e02c      	b.n	8002dc2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	69da      	ldr	r2, [r3, #28]
 8002d6e:	2380      	movs	r3, #128	@ 0x80
 8002d70:	011b      	lsls	r3, r3, #4
 8002d72:	401a      	ands	r2, r3
 8002d74:	2380      	movs	r3, #128	@ 0x80
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d112      	bne.n	8002da2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2280      	movs	r2, #128	@ 0x80
 8002d82:	0112      	lsls	r2, r2, #4
 8002d84:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f000 f81f 	bl	8002dcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2284      	movs	r2, #132	@ 0x84
 8002d92:	2120      	movs	r1, #32
 8002d94:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2278      	movs	r2, #120	@ 0x78
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e00f      	b.n	8002dc2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	69db      	ldr	r3, [r3, #28]
 8002da8:	68ba      	ldr	r2, [r7, #8]
 8002daa:	4013      	ands	r3, r2
 8002dac:	68ba      	ldr	r2, [r7, #8]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	425a      	negs	r2, r3
 8002db2:	4153      	adcs	r3, r2
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	001a      	movs	r2, r3
 8002db8:	1dfb      	adds	r3, r7, #7
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d0a4      	beq.n	8002d0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	b004      	add	sp, #16
 8002dc8:	bd80      	pop	{r7, pc}
	...

08002dcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08e      	sub	sp, #56	@ 0x38
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dd4:	f3ef 8310 	mrs	r3, PRIMASK
 8002dd8:	617b      	str	r3, [r7, #20]
  return(result);
 8002dda:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ddc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dde:	2301      	movs	r3, #1
 8002de0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	f383 8810 	msr	PRIMASK, r3
}
 8002de8:	46c0      	nop			@ (mov r8, r8)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4926      	ldr	r1, [pc, #152]	@ (8002e90 <UART_EndRxTransfer+0xc4>)
 8002df6:	400a      	ands	r2, r1
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dfc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	f383 8810 	msr	PRIMASK, r3
}
 8002e04:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e06:	f3ef 8310 	mrs	r3, PRIMASK
 8002e0a:	623b      	str	r3, [r7, #32]
  return(result);
 8002e0c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e10:	2301      	movs	r3, #1
 8002e12:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e16:	f383 8810 	msr	PRIMASK, r3
}
 8002e1a:	46c0      	nop			@ (mov r8, r8)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2101      	movs	r1, #1
 8002e28:	438a      	bics	r2, r1
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e32:	f383 8810 	msr	PRIMASK, r3
}
 8002e36:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d118      	bne.n	8002e72 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e40:	f3ef 8310 	mrs	r3, PRIMASK
 8002e44:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e46:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f383 8810 	msr	PRIMASK, r3
}
 8002e54:	46c0      	nop			@ (mov r8, r8)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2110      	movs	r1, #16
 8002e62:	438a      	bics	r2, r1
 8002e64:	601a      	str	r2, [r3, #0]
 8002e66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	f383 8810 	msr	PRIMASK, r3
}
 8002e70:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2280      	movs	r2, #128	@ 0x80
 8002e76:	2120      	movs	r1, #32
 8002e78:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002e86:	46c0      	nop			@ (mov r8, r8)
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b00e      	add	sp, #56	@ 0x38
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	46c0      	nop			@ (mov r8, r8)
 8002e90:	fffffedf 	.word	0xfffffedf

08002e94 <memset>:
 8002e94:	0003      	movs	r3, r0
 8002e96:	1882      	adds	r2, r0, r2
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d100      	bne.n	8002e9e <memset+0xa>
 8002e9c:	4770      	bx	lr
 8002e9e:	7019      	strb	r1, [r3, #0]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	e7f9      	b.n	8002e98 <memset+0x4>

08002ea4 <__libc_init_array>:
 8002ea4:	b570      	push	{r4, r5, r6, lr}
 8002ea6:	2600      	movs	r6, #0
 8002ea8:	4c0c      	ldr	r4, [pc, #48]	@ (8002edc <__libc_init_array+0x38>)
 8002eaa:	4d0d      	ldr	r5, [pc, #52]	@ (8002ee0 <__libc_init_array+0x3c>)
 8002eac:	1b64      	subs	r4, r4, r5
 8002eae:	10a4      	asrs	r4, r4, #2
 8002eb0:	42a6      	cmp	r6, r4
 8002eb2:	d109      	bne.n	8002ec8 <__libc_init_array+0x24>
 8002eb4:	2600      	movs	r6, #0
 8002eb6:	f000 f819 	bl	8002eec <_init>
 8002eba:	4c0a      	ldr	r4, [pc, #40]	@ (8002ee4 <__libc_init_array+0x40>)
 8002ebc:	4d0a      	ldr	r5, [pc, #40]	@ (8002ee8 <__libc_init_array+0x44>)
 8002ebe:	1b64      	subs	r4, r4, r5
 8002ec0:	10a4      	asrs	r4, r4, #2
 8002ec2:	42a6      	cmp	r6, r4
 8002ec4:	d105      	bne.n	8002ed2 <__libc_init_array+0x2e>
 8002ec6:	bd70      	pop	{r4, r5, r6, pc}
 8002ec8:	00b3      	lsls	r3, r6, #2
 8002eca:	58eb      	ldr	r3, [r5, r3]
 8002ecc:	4798      	blx	r3
 8002ece:	3601      	adds	r6, #1
 8002ed0:	e7ee      	b.n	8002eb0 <__libc_init_array+0xc>
 8002ed2:	00b3      	lsls	r3, r6, #2
 8002ed4:	58eb      	ldr	r3, [r5, r3]
 8002ed6:	4798      	blx	r3
 8002ed8:	3601      	adds	r6, #1
 8002eda:	e7f2      	b.n	8002ec2 <__libc_init_array+0x1e>
 8002edc:	08002f78 	.word	0x08002f78
 8002ee0:	08002f78 	.word	0x08002f78
 8002ee4:	08002f7c 	.word	0x08002f7c
 8002ee8:	08002f78 	.word	0x08002f78

08002eec <_init>:
 8002eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eee:	46c0      	nop			@ (mov r8, r8)
 8002ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ef2:	bc08      	pop	{r3}
 8002ef4:	469e      	mov	lr, r3
 8002ef6:	4770      	bx	lr

08002ef8 <_fini>:
 8002ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efa:	46c0      	nop			@ (mov r8, r8)
 8002efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002efe:	bc08      	pop	{r3}
 8002f00:	469e      	mov	lr, r3
 8002f02:	4770      	bx	lr
