# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do top_alu_16_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying C:/altera_lite/24.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/LABS/test/rtl {C:/LABS/test/rtl/top_alu_16.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:24:38 on Nov 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/LABS/test/rtl" C:/LABS/test/rtl/top_alu_16.v 
# -- Compiling module top_alu_16
# 
# Top level modules:
# 	top_alu_16
# End time: 12:24:38 on Nov 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/LABS/test/rtl {C:/LABS/test/rtl/74182_CLA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:24:38 on Nov 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/LABS/test/rtl" C:/LABS/test/rtl/74182_CLA.v 
# -- Compiling module cla_74182
# 
# Top level modules:
# 	cla_74182
# End time: 12:24:38 on Nov 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/LABS/test/rtl {C:/LABS/test/rtl/74181.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:24:38 on Nov 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/LABS/test/rtl" C:/LABS/test/rtl/74181.v 
# -- Compiling module alu_74181
# 
# Top level modules:
# 	alu_74181
# End time: 12:24:38 on Nov 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/LABS/test/tb {C:/LABS/test/tb/alu_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 12:24:38 on Nov 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/LABS/test/tb" C:/LABS/test/tb/alu_tb.sv 
# -- Compiling interface alu_if
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 12:24:38 on Nov 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 12:24:39 on Nov 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.alu_tb(fast)
# Loading work.alu_if(fast__1)
# Loading work.top_alu_16(fast)
# Loading work.alu_74181(fast)
# Loading work.cla_74182(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# =====	START TEST	=====
# ------ A_PLUS_A_OP TEST ------
# Calucalation is correct: 21554 + 21554 + 1 (carry_in) = 43109 (carry_out: 0)
# Calucalation is correct: 43690 + 43690 + 0 (carry_in) = 21844 (carry_out: 1)
# Calucalation is correct: 61937 + 61937 + 1 (carry_in) = 58339 (carry_out: 1)
# Calucalation is correct: 65263 + 65263 + 0 (carry_in) = 64990 (carry_out: 1)
# Calucalation is correct:   257 +   257 + 1 (carry_in) =   515 (carry_out: 0)
# Calucalation is correct: 56045 + 56045 + 0 (carry_in) = 46554 (carry_out: 1)
# ------ A_PLUS_A_OP TEST ------
# ------ A + AB TEST ------
# Calucalation is correct:  4660 +  4660 & 65535 + 0 (carry_in) =  9320 (carry_out: 0)
# Calucalation error: 43690 + 43690 & 21845 + 1 (carry_in) = (carry_out: 0, result: 43691) (cout: 0, expected: 21844)
# Calucalation error: 61680 + 61680 &  3855 + 0 (carry_in) = (carry_out: 0, result: 61680) (cout: 0, expected:   256)
# Calucalation error: 13107 + 13107 & 52428 + 1 (carry_in) = (carry_out: 0, result: 13108) (cout: 0, expected: 17476)
# Calucalation error: 32769 + 32769 & 32767 + 0 (carry_in) = (carry_out: 0, result: 32770) (cout: 0, expected:     2)
# Calucalation error: 57005 + 57005 & 48879 + 1 (carry_in) = (carry_out: 1, result: 32091) (cout: 0, expected: 48208)
# ------ A + AB TEST ------
# ------ SUM TEST ------
# Calucalation is correct:     1 +     1 + 0 (carry_in) =     2 (carry_out: 0)
# Calucalation is correct:   255 +     1 + 0 (carry_in) =   256 (carry_out: 0)
# Calucalation is correct: 43690 + 21845 + 1 (carry_in) =     0 (carry_out: 1)
# Calucalation is correct: 65535 +     1 + 0 (carry_in) =     0 (carry_out: 1)
# Calucalation is correct: 32767 +     1 + 0 (carry_in) = 32768 (carry_out: 0)
# Calucalation is correct: 51966 + 47806 + 1 (carry_in) = 34237 (carry_out: 1)
# ------ SUM TEST ------
# ------ SUB TEST ------
# Calucalation is correct:     -1 -      1 - 0 (carry_in) =     -2 (carry_out: 1)
# Calucalation is correct: -32768 -      1 - 1 (carry_in) =  32766 (carry_out: 1)
# Calucalation is correct:  32767 -     -1 - 0 (carry_in) = -32768 (carry_out: 0)
# Calucalation is correct:   4660 -   4660 - 1 (carry_in) =     -1 (carry_out: 0)
# Calucalation is correct: -13570 - -17730 - 0 (carry_in) =   4160 (carry_out: 1)
# Calucalation is correct:      0 -      1 - 1 (carry_in) =     -2 (carry_out: 0)
# ------ SUB TEST ------
# ------ OR TEST	------
# Calucalation is correct: 0b0000000000000000 | 0b0000000000000000 = 0b0000000000000000 (carry_in: 0)
# Calucalation is correct: 0b1111111111111111 | 0b0001001000110100 = 0b1111111111111111 (carry_in: 0)
# Calucalation is correct: 0b0000111100001111 | 0b1111000011110000 = 0b1111111111111111 (carry_in: 1)
# Calucalation is correct: 0b1010101010101010 | 0b0101010101010101 = 0b1111111111111111 (carry_in: 1)
# Calucalation is correct: 0b1100000011011110 | 0b0000000011111111 = 0b1100000011111111 (carry_in: 1)
# Calucalation is correct: 0b1010010110100101 | 0b0000111111110000 = 0b1010111111110101 (carry_in: 0)
# ------ OR TEST	------
# ------ XOR TEST ------
# Calucalation is correct: 0b0000000000000000 ^ 0b1111111111111111 = 0b1111111111111111 (carry_in: 1)
# Calucalation is correct: 0b1010101010101010 ^ 0b0101010101010101 = 0b1111111111111111 (carry_in: 0)
# Calucalation is correct: 0b1111000011110000 ^ 0b0000111100001111 = 0b1111111111111111 (carry_in: 1)
# Calucalation is correct: 0b1111111111111111 ^ 0b1111111111111111 = 0b0000000000000000 (carry_in: 0)
# Calucalation is correct: 0b0000000000000001 ^ 0b0000000000000001 = 0b0000000000000000 (carry_in: 1)
# Calucalation is correct: 0b1101111010101101 ^ 0b1011111011101111 = 0b0110000001000010 (carry_in: 0)
# ------ XOR TEST ------
# ------ AND TEST ------
# Calucalation is correct: 0b0000000000000001 & 0b0000000000000001 = 0b0000000000000001 (carry_in: 0)
# Calucalation is correct: 0b1100101011111110 & 0b1011101010111110 = 0b1000101010111110 (carry_in: 0)
# Calucalation is correct: 0b1101111010101101 & 0b1011111011101111 = 0b1001111010101101 (carry_in: 0)
# Calucalation is correct: 0b0000000100000001 & 0b0001000000010000 = 0b0000000000000000 (carry_in: 1)
# Calucalation is correct: 0b0001000100000001 & 0b0000000000010000 = 0b0000000000000000 (carry_in: 1)
# Calucalation is correct: 0b1010101010111011 & 0b1100110011111111 = 0b1000100010111011 (carry_in: 1)
# ------ AND TEST ------
# ------ INV_B TEST ------
# Calucalation is correct: ~0b0000101000001010 = 0b1111010111110101 (carry_in: 1)
# Calucalation is correct: ~0b1011000010110000 = 0b0100111101001111 (carry_in: 0)
# Calucalation is correct: ~0b0000110000001100 = 0b1111001111110011 (carry_in: 1)
# Calucalation is correct: ~0b0001000100010001 = 0b1110111011101110 (carry_in: 0)
# Calucalation is correct: ~0b1111111111111111 = 0b0000000000000000 (carry_in: 1)
# Calucalation is correct: ~0b1110111011101110 = 0b0001000100010001 (carry_in: 0)
# ------ INV_B TEST ------
# Passed_tests:          43, All tests:          48
# =====	END TEST  	=====
# ** Note: $stop    : C:/LABS/test/tb/alu_tb.sv(293)
#    Time: 480 ns  Iteration: 0  Instance: /alu_tb
# Break in Module alu_tb at C:/LABS/test/tb/alu_tb.sv line 293
# End time: 12:24:58 on Nov 25,2025, Elapsed time: 0:00:19
# Errors: 0, Warnings: 1
