Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd_contoller 1.00.a for instance lcd_contoller_0
lcd_contoller_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_contoller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_contoller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc2e00000-0xc2e0ffff) lcd_contoller_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd_controller 1.00.a for instance lcd_controller_0
lcd_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_pulsar_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rw_pin
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance lcd_controller_0 port lcd_data external with net as port name
Instance lcd_controller_0 port lcd_data connector undefined, using lcd_controller_0_lcd_data
Make instance lcd_controller_0 port e external with net as port name
Instance lcd_controller_0 port e connector undefined, using lcd_controller_0_e
Make instance lcd_controller_0 port rs external with net as port name
Instance lcd_controller_0 port rs connector undefined, using lcd_controller_0_rs
Make instance lcd_controller_0 port rw external with net as port name
Instance lcd_controller_0 port rw connector undefined, using lcd_controller_0_rw
Make instance lcd_controller_0 port pulsar external with net as port name
Instance lcd_controller_0 port pulsar connector undefined, using lcd_controller_0_pulsar

********************************************************************************
At Local date and time: Thu Feb 18 18:27:17 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72 - Copying cache
implementation netlist
IPNAME:lcd_controller INSTANCE:lcd_controller_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2585 - Port <PLB_abort> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_ABus> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_BE> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_busLock> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_lockErr> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_masterID> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MSize> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_PAValid> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_rdBurst> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_rdPendPri> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_rdPendReq> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_rdPrim> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_reqPri> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_RNW> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_SAValid> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_size> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_TAttribute> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_type> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_UABus> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrBurst> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrDBus> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrPendPri> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrPendReq> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrPrim> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_addrAck> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_MBusy> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_MIRQ> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_MRdErr> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_MWrErr> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdBTerm> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdComp> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdDAck> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdDBus> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdWdAddr> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rearbitrate> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_SSize> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_wait> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_wrBTerm> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_wrComp> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_wrDAck> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <SPLB_Clk> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <SPLB_Rst> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui

********************************************************************************
At Local date and time: Thu Feb 18 19:17:25 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 93.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_controller_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  6 sec
Total CPU time to NGDBUILD completion:   44 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal lcd_controller_0_pulsar_pin connected to top level
   port lcd_controller_0_pulsar_pin has been removed.
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 29 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:64d0430e) REAL time: 35 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:64d0430e) REAL time: 35 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:64d0430e) REAL time: 35 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:23ed3bf8) REAL time: 37 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:23ed3bf8) REAL time: 37 secs 

Phase 6.4  Local Placement Optimization
....................................
............
Phase 6.4  Local Placement Optimization (Checksum:23ed3bf8) REAL time: 47 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:23ed3bf8) REAL time: 47 secs 

Phase 8.8  Global Placement
..................................
..........
.........
.....................................................................................................................
......................................
..................................................................
Phase 8.8  Global Placement (Checksum:16f36019) REAL time: 1 mins 8 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:16f36019) REAL time: 1 mins 8 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:16f36019) REAL time: 1 mins 8 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:869ebe84) REAL time: 2 mins 4 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:869ebe84) REAL time: 2 mins 4 secs 

Total REAL time to Placer completion: 2 mins 5 secs 
Total CPU  time to Placer completion: 1 mins 13 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         1,333 out of  15,360    8
  Number of 4 input LUTs:             2,397 out of  15,360   15
Logic Distribution:
  Number of occupied Slices:          1,658 out of   7,680   21
    Number of Slices containing only related logic:   1,658 out of   1,658 100
    Number of Slices containing unrelated logic:          0 out of   1,658   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,469 out of  15,360   16
    Number used as logic:             1,929
    Number used as a route-thru:         72
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 24 out of     173   13
    IOB Flip Flops:                       5
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.00

Peak Memory Usage:  4490 MB
Total REAL time to MAP completion:  2 mins 10 secs 
Total CPU time to MAP completion:   1 mins 15 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  24 out of 173    13
      Number of LOCed IOBs                  24 out of 24    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1658 out of 7680   21
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 20 secs 
Finished initial Timing Analysis.  REAL time: 20 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13502 unrouted;      REAL time: 23 secs 

Phase  2  : 11870 unrouted;      REAL time: 26 secs 

Phase  3  : 3758 unrouted;      REAL time: 29 secs 

Phase  4  : 3964 unrouted; (Par is working to improve performance)     REAL time: 40 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 1 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 5 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 37 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 38 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 40 secs 

Total REAL time to Router completion: 1 mins 40 secs 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1351 |  0.465     |  1.079      |
+---------------------+--------------+------+------+------------+-------------+
|coprocesador_0/copro |              |      |      |            |             |
|cesador_0/USER_LOGIC |              |      |      |            |             |
|          _I/reloj12 |      BUFGMUX4| No   |   23 |  0.279     |  0.950      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    10.071ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.641ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cop | SETUP       |         N/A|     5.694ns|     N/A|           0
  rocesador_0/coprocesador_0/USER_LOGIC_I/r | HOLD        |     0.702ns|            |       0|           0
  eloj12                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 44 secs 
Total CPU time to PAR completion: 58 secs 

Peak Memory Usage:  4444 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Feb 18 19:29:14 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 8 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Thu Feb 18 19:29:34 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Feb 18 19:30:42 2021
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing coprocesador_0.jpg.....
Rasterizing altavozumbador_0.jpg.....
Rasterizing lcd_controller_0.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Feb 18 19:31:24 2021
 xsdk.exe -hwspec C:\Users\baneg\Desktop\p3.C\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui

********************************************************************************
At Local date and time: Thu Feb 18 20:58:34 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72 - Copying cache
implementation netlist
IPNAME:lcd_controller INSTANCE:lcd_controller_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <e>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<0>>; this signal is connected to multiple drivers.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Feb 18 21:15:24 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:1202 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_controller_v1_00_a/hdl/vhdl/lcd_controller.vhd" Line 365. Redeclaration of symbol e.
ERROR:HDLParsers:1202 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_controller_v1_00_a/hdl/vhdl/lcd_controller.vhd" Line 366. Redeclaration of symbol lcd_data.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Thu Feb 18 21:22:48 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Thu Feb 18 21:24:13 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <e>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <lcd_controller> on signal <lcd_data<0>>; this signal is connected to multiple drivers.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Feb 18 21:30:08 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 165.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_controller_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/lcd_i' with type 'lcd' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   7

Total REAL time to NGDBUILD completion: 1 min  32 sec
Total CPU time to NGDBUILD completion:   44 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu Feb 18 21:43:59 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_controller_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/lcd_i' with type 'lcd' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   7

Total REAL time to NGDBUILD completion: 1 min  15 sec
Total CPU time to NGDBUILD completion:   40 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui

********************************************************************************
At Local date and time: Thu Feb 18 21:46:18 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Thu Feb 18 21:47:14 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_controller_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/lcd_i' with type 'lcd' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   7

Total REAL time to NGDBUILD completion: 1 min  23 sec
Total CPU time to NGDBUILD completion:   54 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Feb 18 21:50:34 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_controller_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/lcd_i' with type 'lcd' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   7

Total REAL time to NGDBUILD completion:  42 sec
Total CPU time to NGDBUILD completion:   36 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd_controller 1.00.a for instance lcd_controller_0
lcd_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_pulsar_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rw_pin
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance lcd_controller_0 port pulsar external with net as port name
Instance lcd_controller_0 port pulsar connector undefined, using lcd_controller_0_pulsar
Make instance lcd_controller_0 port rw external with net as port name
Instance lcd_controller_0 port rw connector undefined, using lcd_controller_0_rw
Make instance lcd_controller_0 port rs external with net as port name
Instance lcd_controller_0 port rs connector undefined, using lcd_controller_0_rs
Make instance lcd_controller_0 port e external with net as port name
Instance lcd_controller_0 port e connector undefined, using lcd_controller_0_e
Make instance lcd_controller_0 port lcd_data external with net as port name
Instance lcd_controller_0 port lcd_data connector undefined, using lcd_controller_0_lcd_data

********************************************************************************
At Local date and time: Thu Feb 18 22:29:44 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72 - Copying cache
implementation netlist
IPNAME:lcd_controller INSTANCE:lcd_controller_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 113.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_controller_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion:  41 sec
Total CPU time to NGDBUILD completion:   36 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c3f5744f) REAL time: 30 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c3f5744f) REAL time: 30 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c3f5744f) REAL time: 30 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:b9dd11b0) REAL time: 31 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b9dd11b0) REAL time: 31 secs 

Phase 6.4  Local Placement Optimization
.....................................
.......................................................................
Phase 6.4  Local Placement Optimization (Checksum:b9dd11b0) REAL time: 40 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:b9dd11b0) REAL time: 41 secs 

Phase 8.8  Global Placement
...................................
..............................................................................................
............
............................................................................................................................................................................................
.........................
..................................................................
Phase 8.8  Global Placement (Checksum:335e9ca3) REAL time: 1 mins 2 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:335e9ca3) REAL time: 1 mins 2 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:335e9ca3) REAL time: 1 mins 3 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:49f181f) REAL time: 1 mins 31 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:49f181f) REAL time: 1 mins 31 secs 

Total REAL time to Placer completion: 1 mins 31 secs 
Total CPU  time to Placer completion: 1 mins 6 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Total Number Slice Registers:       1,701 out of  15,360   11
    Number used as Flip Flops:        1,685
    Number used as Latches:              16
  Number of 4 input LUTs:             3,312 out of  15,360   21
Logic Distribution:
  Number of occupied Slices:          2,308 out of   7,680   30
    Number of Slices containing only related logic:   2,308 out of   2,308 100
    Number of Slices containing unrelated logic:          0 out of   2,308   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,464 out of  15,360   22
    Number used as logic:             2,524
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 25 out of     173   14
    IOB Flip Flops:                       6
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  4508 MB
Total REAL time to MAP completion:  1 mins 34 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  25 out of 173    14
      Number of LOCed IOBs                  25 out of 25    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2308 out of 7680   30
      Number of SLICEMs                    400 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18131 unrouted;      REAL time: 18 secs 

Phase  2  : 15465 unrouted;      REAL time: 19 secs 

Phase  3  : 4365 unrouted;      REAL time: 23 secs 

Phase  4  : 4613 unrouted; (Par is working to improve performance)     REAL time: 26 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 43 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 47 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 51 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 52 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 54 secs 
WARNING:Route:455 - CLK Net:lcd_controller_0/lcd_controller_0/USER_LOGIC_I/ESTADO<0> may have excessive skew because 
      0 CLK pins and 7 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 54 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1703 |  0.475     |  1.087      |
+---------------------+--------------+------+------+------------+-------------+
|coprocesador_0/copro |              |      |      |            |             |
|cesador_0/USER_LOGIC |              |      |      |            |             |
|          _I/reloj12 |      BUFGMUX7| No   |   23 |  0.248     |  0.916      |
+---------------------+--------------+------+------+------------+-------------+
|lcd_controller_0/lcd |              |      |      |            |             |
|_controller_0/USER_L |              |      |      |            |             |
|OGIC_I/mybanner/relo |              |      |      |            |             |
|                 j12 |      BUFGMUX4| No   |   57 |  0.266     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|lcd_controller_0/lcd |              |      |      |            |             |
|_controller_0/USER_L |              |      |      |            |             |
|    OGIC_I/ESTADO<0> |         Local|      |   21 |  0.532     |  3.302      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    10.685ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.424ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cop | SETUP       |         N/A|     5.732ns|     N/A|           0
  rocesador_0/coprocesador_0/USER_LOGIC_I/r | HOLD        |     0.812ns|            |       0|           0
  eloj12                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net lcd | SETUP       |         N/A|     6.319ns|     N/A|           0
  _controller_0/lcd_controller_0/USER_LOGIC | HOLD        |     0.753ns|            |       0|           0
  _I/mybanner/reloj12                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 57 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  4490 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Feb 18 22:39:05 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 7 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Thu Feb 18 22:39:13 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Feb 18 22:40:58 2021
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing coprocesador_0.jpg.....
Rasterizing altavozumbador_0.jpg.....
Rasterizing lcd_controller_0.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Feb 18 22:41:36 2021
 xsdk.exe -hwspec C:\Users\baneg\Desktop\p3.C\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_pulsar_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rw_pin
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd_controller 1.00.a for instance lcd_controller_0
lcd_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance lcd_controller_0 port rw external with net as port name
Instance lcd_controller_0 port rw connector undefined, using lcd_controller_0_rw
Make instance lcd_controller_0 port rs external with net as port name
Instance lcd_controller_0 port rs connector undefined, using lcd_controller_0_rs
Make instance lcd_controller_0 port e external with net as port name
Instance lcd_controller_0 port e connector undefined, using lcd_controller_0_e
Make instance lcd_controller_0 port lcd_data external with net as port name
Instance lcd_controller_0 port lcd_data connector undefined, using lcd_controller_0_lcd_data

********************************************************************************
At Local date and time: Thu Feb 18 22:59:55 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist
IPNAME:lcd_controller INSTANCE:lcd_controller_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 104.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_controller_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_pulsar_pin
   LOC=E11;> [system1.ucf(12)]: NET "lcd_controller_0_pulsar_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_pulsar_pin LOC=E11;> [system1.ucf(12)]' could not be
   found and so the Locate constraint will be removed.

Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/lcd_i' with type 'lcd' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/mybanner' with type
   'bannerDesp' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'bannerDesp' is
   not supported in target 'spartan3'.
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/ini_debouncer' with type
   'debouncer' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'debouncer' is
   not supported in target 'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:   8

Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   39 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Feb 18 23:08:14 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_controller_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_pulsar_pin
   LOC=E11;> [system1.ucf(12)]: NET "lcd_controller_0_pulsar_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_pulsar_pin LOC=E11;> [system1.ucf(12)]' could not be
   found and so the Locate constraint will be removed.

Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/lcd_i' with type 'lcd' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/mybanner' with type
   'bannerDesp' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'bannerDesp' is
   not supported in target 'spartan3'.
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/ini_debouncer' with type
   'debouncer' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'debouncer' is
   not supported in target 'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:   8

Total REAL time to NGDBUILD completion:  50 sec
Total CPU time to NGDBUILD completion:   37 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui

********************************************************************************
At Local date and time: Thu Feb 18 23:16:35 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_controller_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_pulsar_pin
   LOC=E11;> [system1.ucf(12)]: NET "lcd_controller_0_pulsar_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_pulsar_pin LOC=E11;> [system1.ucf(12)]' could not be
   found and so the Locate constraint will be removed.

Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_controller_0/lcd_controller_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLE
   R/OMIT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/lcd_i' with type 'lcd' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'lcd' is not supported in target
   'spartan3'.
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/mybanner' with type
   'bannerDesp' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'bannerDesp' is
   not supported in target 'spartan3'.
ERROR:NgdBuild:604 - logical block
   'lcd_controller_0/lcd_controller_0/USER_LOGIC_I/ini_debouncer' with type
   'debouncer' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'debouncer' is
   not supported in target 'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     4
  Number of warnings:   8

Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   36 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rw_pin
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd_controller 1.00.a for instance lcd_controller_0
lcd_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance lcd_controller_0 port rw external with net as port name
Instance lcd_controller_0 port rw connector undefined, using lcd_controller_0_rw
Make instance lcd_controller_0 port rs external with net as port name
Instance lcd_controller_0 port rs connector undefined, using lcd_controller_0_rs
Make instance lcd_controller_0 port e external with net as port name
Instance lcd_controller_0 port e connector undefined, using lcd_controller_0_e
Make instance lcd_controller_0 port lcd_data external with net as port name
Instance lcd_controller_0 port lcd_data connector undefined, using lcd_controller_0_lcd_data

********************************************************************************
At Local date and time: Thu Feb 18 23:24:20 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist
IPNAME:lcd_controller INSTANCE:lcd_controller_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2585 - Port <PLB_abort> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_ABus> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_BE> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_busLock> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_lockErr> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_masterID> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_MSize> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_PAValid> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_rdBurst> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_rdPendPri> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_rdPendReq> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_rdPrim> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_reqPri> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_RNW> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_SAValid> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_size> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_TAttribute> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_type> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_UABus> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrBurst> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrDBus> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrPendPri> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrPendReq> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <PLB_wrPrim> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_addrAck> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_MBusy> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_MIRQ> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_MRdErr> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_MWrErr> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdBTerm> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdComp> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdDAck> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdDBus> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rdWdAddr> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_rearbitrate> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_SSize> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_wait> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_wrBTerm> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_wrComp> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Sl_wrDAck> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <SPLB_Clk> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <SPLB_Rst> of instance <lcd_controller_0> does not exist in definition <lcd_controller>. Please compare the definition of block <lcd_controller> to its component declaration to detect the mismatch.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Feb 18 23:34:44 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3014 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_controller_v1_00_a/hdl/vhdl/lcd_controller.vhd" Line 76. Library unit user_logic is not available in library lcd_controller_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Feb 18 23:41:26 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3014 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_controller_v1_00_a/hdl/vhdl/lcd_controller.vhd" Line 76. Library unit user_logic is not available in library lcd_controller_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Feb 18 23:44:31 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3014 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_controller_v1_00_a/hdl/vhdl/lcd_controller.vhd" Line 76. Library unit user_logic is not available in library lcd_controller_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1_lcd_controller_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rw_pin
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd_controller 1.00.a for instance lcd_controller_0
lcd_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance lcd_controller_0 port lcd_data external with net as port name
Instance lcd_controller_0 port lcd_data connector undefined, using lcd_controller_0_lcd_data
Make instance lcd_controller_0 port e external with net as port name
Instance lcd_controller_0 port e connector undefined, using lcd_controller_0_e
Make instance lcd_controller_0 port rs external with net as port name
Instance lcd_controller_0 port rs connector undefined, using lcd_controller_0_rs
Make instance lcd_controller_0 port rw external with net as port name
Instance lcd_controller_0 port rw connector undefined, using lcd_controller_0_rw
Save project successfully

********************************************************************************
At Local date and time: Thu Feb 18 23:58:38 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3014 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_controller_v1_00_a/hdl/vhdl/lcd_controller.vhd" Line 76. Library unit user_logic is not available in library lcd_controller_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Fri Feb 19 00:03:28 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3014 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_controller_v1_00_a/hdl/vhdl/lcd_controller.vhd" Line 76. Library unit user_logic is not available in library lcd_controller_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rw_pin
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd_controller 1.00.a for instance lcd_controller_0
lcd_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance lcd_controller_0 port rw external with net as port name
Instance lcd_controller_0 port rw connector undefined, using lcd_controller_0_rw
Make instance lcd_controller_0 port rs external with net as port name
Instance lcd_controller_0 port rs connector undefined, using lcd_controller_0_rs
Make instance lcd_controller_0 port e external with net as port name
Instance lcd_controller_0 port e connector undefined, using lcd_controller_0_e
Make instance lcd_controller_0 port lcd_data external with net as port name
Instance lcd_controller_0 port lcd_data connector undefined, using lcd_controller_0_lcd_data

********************************************************************************
At Local date and time: Fri Feb 19 00:16:41 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcee00000-0xcee0ffff) lcd_controller_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_controller, INSTANCE:lcd_controller_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_controller_v1_00_a\data\lcd_contr
   oller_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_controller_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_controller_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3014 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_controller_v1_00_a/hdl/vhdl/lcd_controller.vhd" Line 76. Library unit user_logic is not available in library lcd_controller_v1_00_a.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_controller_0_wrapper_x
   st.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_controller_0_rw_pin
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd 1.00.a for instance lcd_0
lcd_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance lcd_0 port rw external with net as port name
Instance lcd_0 port rw connector undefined, using lcd_0_rw
Make instance lcd_0 port rs external with net as port name
Instance lcd_0 port rs connector undefined, using lcd_0_rs
Make instance lcd_0 port e external with net as port name
Instance lcd_0 port e connector undefined, using lcd_0_e
Make instance lcd_0 port lcd_data external with net as port name
Instance lcd_0 port lcd_data connector undefined, using lcd_0_lcd_data

********************************************************************************
At Local date and time: Fri Feb 19 00:58:49 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 115.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_pulsar_pin
   LOC=E11;> [system1.ucf(12)]: NET "lcd_controller_0_pulsar_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_pulsar_pin LOC=E11;> [system1.ucf(12)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_rs_pin LOC=P12;>
   [system1.ucf(37)]: NET "lcd_controller_0_rs_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_rs_pin LOC=P12;> [system1.ucf(37)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_rw_pin LOC=J1;>
   [system1.ucf(38)]: NET "lcd_controller_0_rw_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_rw_pin LOC=J1;> [system1.ucf(38)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_e_pin LOC=H1;>
   [system1.ucf(39)]: NET "lcd_controller_0_e_pin" not found.  Please verify
   that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_e_pin LOC=H1;> [system1.ucf(39)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_lcd_data_pin<0>
   LOC=H3;> [system1.ucf(40)]: NET "lcd_controller_0_lcd_data_pin<0>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_lcd_data_pin<0> LOC=H3;> [system1.ucf(40)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_lcd_data_pin<1>
   LOC=G2;> [system1.ucf(41)]: NET "lcd_controller_0_lcd_data_pin<1>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_lcd_data_pin<1> LOC=G2;> [system1.ucf(41)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_lcd_data_pin<2>
   LOC=K15;> [system1.ucf(42)]: NET "lcd_controller_0_lcd_data_pin<2>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_lcd_data_pin<2> LOC=K15;> [system1.ucf(42)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_lcd_data_pin<3>
   LOC=K16;> [system1.ucf(43)]: NET "lcd_controller_0_lcd_data_pin<3>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_lcd_data_pin<3> LOC=K16;> [system1.ucf(43)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_lcd_data_pin<4>
   LOC=F15;> [system1.ucf(44)]: NET "lcd_controller_0_lcd_data_pin<4>" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_lcd_data_pin<4> LOC=F15;> [system1.ucf(44)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_lcd_data_pin<5>
   LOC=E2;> [system1.ucf(45)]: NET "lcd_controller_0_lcd_data_pin<5>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_lcd_data_pin<5> LOC=E2;> [system1.ucf(45)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_lcd_data_pin<6>
   LOC=E1;> [system1.ucf(46)]: NET "lcd_controller_0_lcd_data_pin<6>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_lcd_data_pin<6> LOC=E1;> [system1.ucf(46)]' could not
   be found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_lcd_data_pin<7>
   LOC=F3;> [system1.ucf(47)]: NET "lcd_controller_0_lcd_data_pin<7>" not found.
    Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_lcd_data_pin<7> LOC=F3;> [system1.ucf(47)]' could not
   be found and so the Locate constraint will be removed.

Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    12
  Number of warnings:  19

Total REAL time to NGDBUILD completion: 1 min  2 sec
Total CPU time to NGDBUILD completion:   40 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Feb 19 01:09:10 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_pulsar_pin
   LOC=E11;> [system1.ucf(12)]: NET "lcd_controller_0_pulsar_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_pulsar_pin LOC=E11;> [system1.ucf(12)]' could not be
   found and so the Locate constraint will be removed.

Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   8

Total REAL time to NGDBUILD completion: 1 min  3 sec
Total CPU time to NGDBUILD completion:   40 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Feb 19 01:12:04 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  7 sec
Total CPU time to NGDBUILD completion:   41 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 26 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ecf9749) REAL time: 31 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ecf9749) REAL time: 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ecf9749) REAL time: 31 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:b290a181) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b290a181) REAL time: 34 secs 

Phase 6.4  Local Placement Optimization
....................................
............
Phase 6.4  Local Placement Optimization (Checksum:b290a181) REAL time: 46 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:b290a181) REAL time: 46 secs 

Phase 8.8  Global Placement
..................................
.................
.........
...............................................
...........................................................
...............................
Phase 8.8  Global Placement (Checksum:3498adb6) REAL time: 1 mins 10 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:3498adb6) REAL time: 1 mins 10 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3498adb6) REAL time: 1 mins 10 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:17406dcf) REAL time: 2 mins 7 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:17406dcf) REAL time: 2 mins 8 secs 

Total REAL time to Placer completion: 2 mins 8 secs 
Total CPU  time to Placer completion: 1 mins 16 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,558 out of  15,360   10
  Number of 4 input LUTs:             2,728 out of  15,360   17
Logic Distribution:
  Number of occupied Slices:          1,950 out of   7,680   25
    Number of Slices containing only related logic:   1,950 out of   1,950 100
    Number of Slices containing unrelated logic:          0 out of   1,950   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,853 out of  15,360   18
    Number used as logic:             2,260
    Number used as a route-thru:        125
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 24 out of     173   13
    IOB Flip Flops:                       5
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  4507 MB
Total REAL time to MAP completion:  2 mins 13 secs 
Total CPU time to MAP completion:   1 mins 19 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  24 out of 173    13
      Number of LOCed IOBs                  24 out of 24    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1950 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 18 secs 
Finished initial Timing Analysis.  REAL time: 18 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15193 unrouted;      REAL time: 22 secs 

Phase  2  : 13382 unrouted;      REAL time: 23 secs 

Phase  3  : 4069 unrouted;      REAL time: 28 secs 

Phase  4  : 4507 unrouted; (Par is working to improve performance)     REAL time: 33 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 5 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 8 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 11 secs 

Total REAL time to Router completion: 1 mins 11 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1512 |  0.450     |  1.063      |
+---------------------+--------------+------+------+------------+-------------+
|coprocesador_0/copro |              |      |      |            |             |
|cesador_0/USER_LOGIC |              |      |      |            |             |
|          _I/reloj12 |      BUFGMUX4| No   |   23 |  0.213     |  0.934      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    11.125ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.561ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cop | SETUP       |         N/A|     5.273ns|     N/A|           0
  rocesador_0/coprocesador_0/USER_LOGIC_I/r | HOLD        |     0.844ns|            |       0|           0
  eloj12                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 15 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  4459 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Fri Feb 19 01:17:16 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 8 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Fri Feb 19 01:17:31 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Feb 19 01:19:06 2021
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing coprocesador_0.jpg.....
Rasterizing altavozumbador_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Feb 19 01:19:39 2021
 xsdk.exe -hwspec C:\Users\baneg\Desktop\p3.C\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_rw_pin

********************************************************************************
At Local date and time: Fri Feb 19 09:38:21 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 20 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 28 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 34 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 44 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 51 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 63 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 73 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 82
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 63 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 73
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 82 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 503. Undefined symbol 'col_serial_out'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 503. col_serial_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 504. Undefined symbol 'col_clk'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 504. col_clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 505. Undefined symbol 'row_serial_out'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 505. row_serial_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 506. Undefined symbol 'row_clk'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 506. row_clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 507. Undefined symbol 'reset_out'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 507. reset_out: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 508. Undefined symbol 'reset2_out'.
ERROR:HDLParsers:1209 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 508. reset2_out: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Fri Feb 19 09:42:15 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 20 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 28 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 34 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 44 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 51 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 63 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 73 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 63 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 73
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 82 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 184.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  16 sec
Total CPU time to NGDBUILD completion:   43 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2f3bee8f) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 19 IOs, 18 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:2f3bee8f) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2f3bee8f) REAL time: 37 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:7fd8e2ac) REAL time: 40 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7fd8e2ac) REAL time: 40 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:85b1d618) REAL time: 40 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:85b1d618) REAL time: 41 secs 

Phase 8.4  Local Placement Optimization
...................................
.....................
Phase 8.4  Local Placement Optimization (Checksum:85b1d618) REAL time: 1 mins 11 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:85b1d618) REAL time: 1 mins 13 secs 

Phase 10.8  Global Placement
......................................
......................................................
.................
..........................................................................................................................................................
..................................................................
.........................................................................
Phase 10.8  Global Placement (Checksum:49bb46f4) REAL time: 2 mins 3 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:49bb46f4) REAL time: 2 mins 3 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:49bb46f4) REAL time: 2 mins 4 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:f11eeadc) REAL time: 6 mins 53 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:f11eeadc) REAL time: 6 mins 53 secs 

Total REAL time to Placer completion: 7 mins 1 secs 
Total CPU  time to Placer completion: 1 mins 47 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,612 out of  15,360   10
  Number of 4 input LUTs:             3,076 out of  15,360   20
Logic Distribution:
  Number of occupied Slices:          2,181 out of   7,680   28
    Number of Slices containing only related logic:   2,181 out of   2,181 100
    Number of Slices containing unrelated logic:          0 out of   2,181   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,176 out of  15,360   20
    Number used as logic:             2,288
    Number used as a route-thru:        100
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     173   10
    IOB Flip Flops:                       8
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  4503 MB
Total REAL time to MAP completion:  7 mins 15 secs 
Total CPU time to MAP completion:   1 mins 50 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  19 out of 173    10
      Number of LOCed IOBs                  18 out of 19     94

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2181 out of 7680   28
      Number of SLICEMs                    400 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 17256 unrouted;      REAL time: 18 secs 

Phase  2  : 14653 unrouted;      REAL time: 21 secs 

Phase  3  : 4284 unrouted;      REAL time: 27 secs 

Phase  4  : 4539 unrouted; (Par is working to improve performance)     REAL time: 44 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 22 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 28 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 48 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 50 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 51 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 54 secs 

Total REAL time to Router completion: 2 mins 54 secs 
Total CPU time to Router completion: 1 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1683 |  0.481     |  1.093      |
+---------------------+--------------+------+------+------------+-------------+
|lcd_0/lcd_0/USER_LOG |              |      |      |            |             |
|IC_I/mybanner/reloj1 |              |      |      |            |             |
|                   2 |      BUFGMUX4| No   |   58 |  0.325     |  0.974      |
+---------------------+--------------+------+------+------------+-------------+
|coprocesador_0/copro |              |      |      |            |             |
|cesador_0/USER_LOGIC |              |      |      |            |             |
|          _I/reloj12 |      BUFGMUX7| No   |   22 |  0.281     |  0.892      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    10.102ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.549ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net lcd | SETUP       |         N/A|     5.921ns|     N/A|           0
  _0/lcd_0/USER_LOGIC_I/mybanner/reloj12    | HOLD        |     0.747ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cop | SETUP       |         N/A|     5.593ns|     N/A|           0
  rocesador_0/coprocesador_0/USER_LOGIC_I/r | HOLD        |     0.709ns|            |       0|           0
  eloj12                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 59 secs 
Total CPU time to PAR completion: 1 mins 42 secs 

Peak Memory Usage:  4461 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Fri Feb 19 10:03:28 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 11 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Fri Feb 19 10:03:45 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Feb 19 10:10:19 2021
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing coprocesador_0.jpg.....
Rasterizing altavozumbador_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Feb 19 10:11:17 2021
 xsdk.exe -hwspec C:\Users\baneg\Desktop\p3.C\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_col_clk_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_col_serial_out_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_reset_out_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_row_clk_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_row_serial_out_pin
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Fri Feb 19 11:33:00 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Fri Feb 19 11:34:21 2021
 make -f system1.make bits started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
ERROR:NgdBuild:76 - File
   "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"
   cannot be merged into block "lcd_0" (TYPE="system1_lcd_0_wrapper") because
   one or more pins on the block, including pin "e", were not found in the file.
    Please make sure that all pins on the instantiated component match pins in
   the lower-level design block (irrespective of case).  If there are bussed
   pins on this block, make sure that the upper-level and lower-level netlists
   use the same bus-naming convention.
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
ERROR:NgdBuild:604 - logical block 'lcd_0' with type 'system1_lcd_0_wrapper'
   could not be resolved. A pin name misspelling can cause this, a missing edif
   or ngc file, case mismatch between the block name and the edif or ngc file
   name, or the misspelling of a type name. Symbol 'system1_lcd_0_wrapper' is
   not supported in target 'spartan3'.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   5

Total REAL time to NGDBUILD completion: 1 min  16 sec
Total CPU time to NGDBUILD completion:   41 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_rw_pin
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd 1.00.a for instance lcd_0
lcd_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance lcd_0 port rw external with net as port name
Instance lcd_0 port rw connector undefined, using lcd_0_rw
Make instance lcd_0 port rs external with net as port name
Instance lcd_0 port rs connector undefined, using lcd_0_rs
Make instance lcd_0 port e external with net as port name
Instance lcd_0 port e connector undefined, using lcd_0_e
Make instance lcd_0 port lcd_data external with net as port name
Instance lcd_0 port lcd_data connector undefined, using lcd_0_lcd_data

********************************************************************************
At Local date and time: Fri Feb 19 11:49:42 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:851 - "C:/Users/baneg/Desktop/p3.C/otro/pcores/lcd_v1_00_a/hdl/vhdl/lcd.vhd" Line 490. Formal pulsar of entity with no default value must be associated with an actual value.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\baneg\Desktop\p3.C\otro\synthesis\system1_lcd_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system1.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Make instance lcd_0 port pulsar external with net as port name
Instance lcd_0 port pulsar connector undefined, using lcd_0_pulsar

********************************************************************************
At Local date and time: Fri Feb 19 11:56:21 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 112.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET lcd_controller_0_pulsar_pin
   LOC=E11;> [system1.ucf(12)]: NET "lcd_controller_0_pulsar_pin" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET lcd_controller_0_pulsar_pin LOC=E11;> [system1.ucf(12)]' could not be
   found and so the Locate constraint will be removed.

Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   8

Total REAL time to NGDBUILD completion:  49 sec
Total CPU time to NGDBUILD completion:   37 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system1.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system1_routed] Error 1
Done!

********************************************************************************
At Local date and time: Fri Feb 19 12:03:39 2021
 make -f system1.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion:  43 sec
Total CPU time to NGDBUILD completion:   36 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:eb1a4bb4) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:eb1a4bb4) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:eb1a4bb4) REAL time: 24 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e101e915) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:e101e915) REAL time: 26 secs 

Phase 6.4  Local Placement Optimization
.....................................
......................................................................
Phase 6.4  Local Placement Optimization (Checksum:e101e915) REAL time: 35 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:e101e915) REAL time: 35 secs 

Phase 8.8  Global Placement
...................................
....................................................................................................................
...........
.........................................................................................................................................
.............................................................................................................
.....................................................................................................................
Phase 8.8  Global Placement (Checksum:682f497d) REAL time: 58 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:682f497d) REAL time: 58 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:682f497d) REAL time: 58 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c9afae8f) REAL time: 1 mins 27 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c9afae8f) REAL time: 1 mins 27 secs 

Total REAL time to Placer completion: 1 mins 27 secs 
Total CPU  time to Placer completion: 1 mins 7 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Total Number Slice Registers:       1,701 out of  15,360   11
    Number used as Flip Flops:        1,685
    Number used as Latches:              16
  Number of 4 input LUTs:             3,312 out of  15,360   21
Logic Distribution:
  Number of occupied Slices:          2,220 out of   7,680   28
    Number of Slices containing only related logic:   2,220 out of   2,220 100
    Number of Slices containing unrelated logic:          0 out of   2,220   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,464 out of  15,360   22
    Number used as logic:             2,524
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 25 out of     173   14
    IOB Flip Flops:                       6
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  4508 MB
Total REAL time to MAP completion:  1 mins 31 secs 
Total CPU time to MAP completion:   1 mins 10 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  25 out of 173    14
      Number of LOCed IOBs                  25 out of 25    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2220 out of 7680   28
      Number of SLICEMs                    400 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18156 unrouted;      REAL time: 17 secs 

Phase  2  : 15534 unrouted;      REAL time: 19 secs 

Phase  3  : 4948 unrouted;      REAL time: 23 secs 

Phase  4  : 5175 unrouted; (Par is working to improve performance)     REAL time: 25 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 40 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 44 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 12 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 13 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 14 secs 
WARNING:Route:455 - CLK Net:lcd_0/lcd_0/USER_LOGIC_I/ESTADO<0> may have excessive skew because 
      0 CLK pins and 7 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 1 mins 14 secs 
Total CPU time to Router completion: 57 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1706 |  0.493     |  1.107      |
+---------------------+--------------+------+------+------------+-------------+
|coprocesador_0/copro |              |      |      |            |             |
|cesador_0/USER_LOGIC |              |      |      |            |             |
|          _I/reloj12 |      BUFGMUX7| No   |   23 |  0.065     |  0.916      |
+---------------------+--------------+------+------+------------+-------------+
|lcd_0/lcd_0/USER_LOG |              |      |      |            |             |
|IC_I/mybanner/reloj1 |              |      |      |            |             |
|                   2 |      BUFGMUX4| No   |   58 |  0.295     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+
|lcd_0/lcd_0/USER_LOG |              |      |      |            |             |
|      IC_I/ESTADO<0> |         Local|      |   21 |  0.478     |  3.370      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    11.570ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.424ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cop | SETUP       |         N/A|     5.395ns|     N/A|           0
  rocesador_0/coprocesador_0/USER_LOGIC_I/r | HOLD        |     0.728ns|            |       0|           0
  eloj12                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net lcd | SETUP       |         N/A|     5.922ns|     N/A|           0
  _0/lcd_0/USER_LOGIC_I/mybanner/reloj12    | HOLD        |     0.831ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 18 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  4461 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Fri Feb 19 12:07:38 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 7 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Fri Feb 19 12:07:47 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver motor 1.00.a for instance motor_0
motor_0 has been added to the project
WARNING:EDK:2137 - Peripheral motor_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral motor_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
  (0xcf200000-0xcf20ffff) motor_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance motor_0 port control_motor external with net as port name
Instance motor_0 port control_motor connector undefined, using motor_0_control_motor
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Feb 19 12:34:41 2021
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: motor_0_control_motor_pin, CONNECTOR:
   motor_0_control_motor - No driver found. Port will be driven to GND -
   C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 17 
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing coprocesador_0.jpg.....
Rasterizing altavozumbador_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: motor_0_control_motor_pin, CONNECTOR:
   motor_0_control_motor - No driver found. Port will be driven to GND -
   C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 17 
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 20 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 28 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 34 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 44 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 51 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 63 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 73 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 82
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 63 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 73
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 82 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 112.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Fri Feb 19 12:39:46 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 81 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 202.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  20 sec
Total CPU time to NGDBUILD completion:   43 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 12 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:eb1a4bb4) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:eb1a4bb4) REAL time: 36 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:eb1a4bb4) REAL time: 36 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e101e915) REAL time: 39 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:e101e915) REAL time: 39 secs 

Phase 6.4  Local Placement Optimization
.....................................
......................................................................
Phase 6.4  Local Placement Optimization (Checksum:e101e915) REAL time: 54 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:e101e915) REAL time: 55 secs 

Phase 8.8  Global Placement
...................................
....................................................................................................................
...........
.........................................................................................................................................
.............................................................................................................
.....................................................................................................................
Phase 8.8  Global Placement (Checksum:682f497d) REAL time: 1 mins 37 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:682f497d) REAL time: 1 mins 37 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:682f497d) REAL time: 1 mins 38 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c9afae8f) REAL time: 2 mins 47 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c9afae8f) REAL time: 2 mins 50 secs 

Total REAL time to Placer completion: 2 mins 51 secs 
Total CPU  time to Placer completion: 1 mins 21 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Total Number Slice Registers:       1,701 out of  15,360   11
    Number used as Flip Flops:        1,685
    Number used as Latches:              16
  Number of 4 input LUTs:             3,312 out of  15,360   21
Logic Distribution:
  Number of occupied Slices:          2,220 out of   7,680   28
    Number of Slices containing only related logic:   2,220 out of   2,220 100
    Number of Slices containing unrelated logic:          0 out of   2,220   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,464 out of  15,360   22
    Number used as logic:             2,524
    Number used as a route-thru:        152
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 25 out of     173   14
    IOB Flip Flops:                       6
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  4508 MB
Total REAL time to MAP completion:  3 mins 
Total CPU time to MAP completion:   1 mins 25 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  25 out of 173    14
      Number of LOCed IOBs                  25 out of 25    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2220 out of 7680   28
      Number of SLICEMs                    400 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 24 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18156 unrouted;      REAL time: 29 secs 

Phase  2  : 15534 unrouted;      REAL time: 31 secs 

Phase  3  : 4948 unrouted;      REAL time: 38 secs 

Phase  4  : 5175 unrouted; (Par is working to improve performance)     REAL time: 43 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 12 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 18 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 12 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 15 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 18 secs 
WARNING:Route:455 - CLK Net:lcd_0/lcd_0/USER_LOGIC_I/ESTADO<0> may have excessive skew because 
      0 CLK pins and 7 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 2 mins 18 secs 
Total CPU time to Router completion: 1 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1706 |  0.493     |  1.107      |
+---------------------+--------------+------+------+------------+-------------+
|coprocesador_0/copro |              |      |      |            |             |
|cesador_0/USER_LOGIC |              |      |      |            |             |
|          _I/reloj12 |      BUFGMUX7| No   |   23 |  0.065     |  0.916      |
+---------------------+--------------+------+------+------------+-------------+
|lcd_0/lcd_0/USER_LOG |              |      |      |            |             |
|IC_I/mybanner/reloj1 |              |      |      |            |             |
|                   2 |      BUFGMUX4| No   |   58 |  0.295     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+
|lcd_0/lcd_0/USER_LOG |              |      |      |            |             |
|      IC_I/ESTADO<0> |         Local|      |   21 |  0.478     |  3.370      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    11.570ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.424ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cop | SETUP       |         N/A|     5.395ns|     N/A|           0
  rocesador_0/coprocesador_0/USER_LOGIC_I/r | HOLD        |     0.728ns|            |       0|           0
  eloj12                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net lcd | SETUP       |         N/A|     5.922ns|     N/A|           0
  _0/lcd_0/USER_LOGIC_I/mybanner/reloj12    | HOLD        |     0.831ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 22 secs 
Total CPU time to PAR completion: 1 mins 11 secs 

Peak Memory Usage:  4460 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Fri Feb 19 12:57:02 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 17 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Fri Feb 19 12:57:20 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Feb 19 13:02:11 2021
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing coprocesador_0.jpg.....
Rasterizing altavozumbador_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Feb 19 13:03:09 2021
 xsdk.exe -hwspec C:\Users\baneg\Desktop\p3.C\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_e_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_lcd_data_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_pulsar_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_rs_pin
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_0_rw_pin
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Assigned Driver lcd 1.00.a for instance lcd_0
lcd_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Make instance lcd_0 port rw external with net as port name
Instance lcd_0 port rw connector undefined, using lcd_0_rw
Make instance lcd_0 port rs external with net as port name
Instance lcd_0 port rs connector undefined, using lcd_0_rs
Make instance lcd_0 port e external with net as port name
Instance lcd_0 port e connector undefined, using lcd_0_e
Make instance lcd_0 port lcd_data external with net as port name
Instance lcd_0 port lcd_data connector undefined, using lcd_0_lcd_data

********************************************************************************
At Local date and time: Fri Feb 19 15:05:58 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Fri Feb 19 15:07:56 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 18 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 32 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 42 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 49 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 26 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 61 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 71
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 80 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 104.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion:  53 sec
Total CPU time to NGDBUILD completion:   40 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 36 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ecf9749) REAL time: 43 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ecf9749) REAL time: 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ecf9749) REAL time: 43 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:b290a181) REAL time: 47 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b290a181) REAL time: 47 secs 

Phase 6.4  Local Placement Optimization
....................................
............
Phase 6.4  Local Placement Optimization (Checksum:b290a181) REAL time: 1 mins 5 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:b290a181) REAL time: 1 mins 5 secs 

Phase 8.8  Global Placement
..................................
.................
.........
...............................................
...........................................................
...............................
Phase 8.8  Global Placement (Checksum:3498adb6) REAL time: 1 mins 27 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:3498adb6) REAL time: 1 mins 27 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3498adb6) REAL time: 1 mins 28 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:17406dcf) REAL time: 2 mins 3 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:17406dcf) REAL time: 2 mins 3 secs 

Total REAL time to Placer completion: 2 mins 3 secs 
Total CPU  time to Placer completion: 1 mins 6 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,558 out of  15,360   10
  Number of 4 input LUTs:             2,728 out of  15,360   17
Logic Distribution:
  Number of occupied Slices:          1,950 out of   7,680   25
    Number of Slices containing only related logic:   1,950 out of   1,950 100
    Number of Slices containing unrelated logic:          0 out of   1,950   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,853 out of  15,360   18
    Number used as logic:             2,260
    Number used as a route-thru:        125
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 24 out of     173   13
    IOB Flip Flops:                       5
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.91

Peak Memory Usage:  4507 MB
Total REAL time to MAP completion:  2 mins 11 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  24 out of 173    13
      Number of LOCed IOBs                  24 out of 24    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1950 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15193 unrouted;      REAL time: 18 secs 

Phase  2  : 13382 unrouted;      REAL time: 19 secs 

Phase  3  : 4069 unrouted;      REAL time: 23 secs 

Phase  4  : 4507 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 49 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 53 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 55 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 56 secs 

Total REAL time to Router completion: 56 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1512 |  0.450     |  1.063      |
+---------------------+--------------+------+------+------------+-------------+
|coprocesador_0/copro |              |      |      |            |             |
|cesador_0/USER_LOGIC |              |      |      |            |             |
|          _I/reloj12 |      BUFGMUX4| No   |   23 |  0.213     |  0.934      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    11.125ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.561ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cop | SETUP       |         N/A|     5.273ns|     N/A|           0
  rocesador_0/coprocesador_0/USER_LOGIC_I/r | HOLD        |     0.844ns|            |       0|           0
  eloj12                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 1 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  4459 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Fri Feb 19 15:17:44 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 8 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Fri Feb 19 15:17:57 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Feb 19 15:40:26 2021
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing coprocesador_0.jpg.....
Rasterizing altavozumbador_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Fri Feb 19 15:40:58 2021
 xsdk.exe -hwspec C:\Users\baneg\Desktop\p3.C\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Make instance coprocesador_0 port code_infrared external with net as port name
Instance coprocesador_0 port code_infrared connector undefined, using coprocesador_0_code_infrared

********************************************************************************
At Local date and time: Sat Feb 20 00:40:38 2021
 make -f system1.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system1.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system1.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc3s1000' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/baneg/Desktop/p3.C/otro/system1.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'plb_v46_0_PLB_Clk_pin' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc9400000-0xc940ffff) altavozumbador_0	plb_v46_0
  (0xcb400000-0xcb40ffff) lcd_0	plb_v46_0
  (0xcd000000-0xcd00ffff) coprocesador_0	plb_v46_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: coprocesador, INSTANCE:coprocesador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\coprocesador_v1_00_a\data\coprocesado
   r_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: altavozumbador, INSTANCE:altavozumbador_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\altavozumbador_v1_00_a\data\altavozum
   bador_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   27 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   28 
INFO:EDK:4130 - IPNAME: lcd, INSTANCE:lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\baneg\Desktop\p3.C\otro\pcores\lcd_v1_00_a\data\lcd_v2_1_0.mpd line
   29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: coprocesador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: altavozumbador_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 19 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 33 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs
line 43 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 50 - Copying cache
implementation netlist
IPNAME:coprocesador INSTANCE:coprocesador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 - Copying cache
implementation netlist
IPNAME:altavozumbador INSTANCE:altavozumbador_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 73 - Copying cache
implementation netlist
IPNAME:lcd INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 82
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:coprocesador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:altavozumbador_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 73
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_0 - C:\Users\baneg\Desktop\p3.C\otro\system1.mhs line 82 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system1.ucf file.

Rebuilding cache ...

Total run time: 116.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system1_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system1.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/baneg/Desktop/p3.C/otro/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/baneg/Desktop/p3.C/otro/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system1.bmm
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc" -uc system1.ucf
system1.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system1.bmm
C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc -uc system1.ucf
system1.ngd

Reading NGO file "C:/Users/baneg/Desktop/p3.C/otro/implementation/system1.ngc"
...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_microblaze_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_bram_block_0_wrapper.ng
c"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_bram_if_cntlr_0_wra
pper.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_plb_v46_0_wrapper.ngc".
..
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_xps_uartlite_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_coprocesador_0_wrapper.
ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_altavozumbador_0_wrappe
r.ngc"...
Loading design module
"C:/Users/baneg/Desktop/p3.C/otro/implementation/system1_lcd_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system1.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_0/lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FEATURES
   .I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system1.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   39 sec

Writing NGDBUILD log file "system1.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system1_map.ncd -pr b -ol high -timing -detail system1.ngd system1.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system1_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:14b371e0) REAL time: 30 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:14b371e0) REAL time: 30 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:14b371e0) REAL time: 30 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:ed0ce404) REAL time: 32 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ed0ce404) REAL time: 32 secs 

Phase 6.4  Local Placement Optimization
...................................
........................................
Phase 6.4  Local Placement Optimization (Checksum:ed0ce404) REAL time: 42 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:ed0ce404) REAL time: 42 secs 

Phase 8.8  Global Placement
...................................
................................................................................
............
...........................................................................................
........................................................................................
..............................................................................................
Phase 8.8  Global Placement (Checksum:fa38ed61) REAL time: 1 mins 1 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:fa38ed61) REAL time: 1 mins 1 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:fa38ed61) REAL time: 1 mins 1 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:584c2bf2) REAL time: 1 mins 37 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:584c2bf2) REAL time: 1 mins 38 secs 

Total REAL time to Placer completion: 1 mins 39 secs 
Total CPU  time to Placer completion: 1 mins 5 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,616 out of  15,360   10
  Number of 4 input LUTs:             2,802 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          2,079 out of   7,680   27
    Number of Slices containing only related logic:   2,079 out of   2,079 100
    Number of Slices containing unrelated logic:          0 out of   2,079   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,981 out of  15,360   19
    Number used as logic:             2,334
    Number used as a route-thru:        179
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 25 out of     173   14
    IOB Flip Flops:                       5
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.84

Peak Memory Usage:  4508 MB
Total REAL time to MAP completion:  1 mins 45 secs 
Total CPU time to MAP completion:   1 mins 7 secs 

Mapping completed.
See MAP report file "system1_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system1_map.ncd system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system1.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  25 out of 173    14
      Number of LOCed IOBs                  25 out of 25    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2079 out of 7680   27
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15635 unrouted;      REAL time: 15 secs 

Phase  2  : 13717 unrouted;      REAL time: 17 secs 

Phase  3  : 4160 unrouted;      REAL time: 20 secs 

Phase  4  : 4512 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 39 secs 

Updating file: system1.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 43 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 21 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 22 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 23 secs 

Total REAL time to Router completion: 1 mins 23 secs 
Total CPU time to Router completion: 1 mins 4 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0_PLB_Clk_pi |              |      |      |            |             |
|             n_BUFGP |      BUFGMUX3| No   | 1585 |  0.463     |  1.078      |
+---------------------+--------------+------+------+------------+-------------+
|coprocesador_0/copro |              |      |      |            |             |
|cesador_0/USER_LOGIC |              |      |      |            |             |
|          _I/reloj12 |      BUFGMUX4| No   |   23 |  0.134     |  0.800      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net plb | SETUP       |         N/A|    11.682ns|     N/A|           0
  _v46_0_PLB_Clk_pin_BUFGP                  | HOLD        |     0.689ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cop | SETUP       |         N/A|     5.492ns|     N/A|           0
  rocesador_0/coprocesador_0/USER_LOGIC_I/r | HOLD        |     0.887ns|            |       0|           0
  eloj12                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 25 secs 
Total CPU time to PAR completion: 1 mins 6 secs 

Peak Memory Usage:  4460 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system1.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system1.twx system1.ncd system1.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf


Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Sat Feb 20 00:50:18 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 6 secs 


xflow done!
touch __xps/system1_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system1.par
Analyzing implementation/system1.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system1 & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system1" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system1.pcf.

Sat Feb 20 00:50:29 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system1.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Feb 20 00:52:04 2021
 make -f system1.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system1.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system1.xml 
Qt: Untested Windows version 6.2 detected!
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system1.xmp -report SDK\SDK_Export\hw/system1.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing coprocesador_0.jpg.....
Rasterizing altavozumbador_0.jpg.....
Rasterizing lcd_0.jpg.....
Rasterizing system1_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Sat Feb 20 00:52:45 2021
 xsdk.exe -hwspec C:\Users\baneg\Desktop\p3.C\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Sat Feb 20 01:01:44 2021
 make -f system1.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Feb 20 01:01:45 2021
 xsdk.exe -hwspec C:\Users\baneg\Desktop\p3.C\otro\SDK\SDK_Export\hw\system1.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.filters
Done writing Tab View settings to:
	C:\Users\baneg\Desktop\p3.C\otro\etc\system1.gui
