irun: 09.20-s016: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
TOOL:	irun	09.20-s016: Started on Jun 01, 2010 at 06:58:19 PDT
irun
	-incdir ../../../../uvm_ea1.0_042710/src
	-incdir ../../../vmm-1.1.1a-uvm/sv
	-incdir ../../src
	../../../vmm-1.1.1a-uvm/sv/std_lib/vmm_str_dpi.c
	04_IP_integration.sv
	+incdir+../../examples/src
	+incdir+../src/hfpb
	+incdir+../src/hfpb_components
	-l 04_IP_integration-VMM_ON_TOP.log
	+vmm_log_default=trace
	+define+VMM_ON_TOP

   User defined plus("+") options:
	+vmm_log_default=trace

file: 04_IP_integration.sv
	package worklib.avt_interop_pkg:sv
		errors: 0, warnings: 0
	interface worklib.clk_rst:sv
		errors: 0, warnings: 0
	interface worklib.hfpb_if:sv
		errors: 0, warnings: 0
	module worklib.clock_reset:sv
		errors: 0, warnings: 0
	package worklib.hfpb_pkg:sv
		errors: 0, warnings: 0
	package worklib.ctypes:sv
		errors: 0, warnings: 0
	package worklib.hfpb_components_pkg:sv
		errors: 0, warnings: 0
	module worklib.example_04_IP_integration:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		vmm_std_lib
		avt_interop_pkg
		hfpb_pkg
		ctypes
		hfpb_components_pkg
		$unit_0x444ebf13
		example_04_IP_integration
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.clock_reset:sv <0x621c33a1>
			streams:   3, words:  2516
		worklib.ctypes:sv <0x77f0384c>
			streams:   1, words:   324
		worklib.example_04_IP_integration:sv <0x4c9689d6>
			streams:   4, words:  4629
		worklib.hfpb_if:sv <0x0916be52>
			streams: 2619, words: 7680537
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                      2       2
		Interfaces:                   2       2
		Verilog packages:             6       6
		Registers:                 5667    6555
		Scalar wires:                 2       -
		Named events:                 2      25
		Initial blocks:             137     130
		Parallel blocks:             44      53
		Pseudo assignments:           2       2
		Covergroup Instances:         0       1
		Compilation units:            1       1
		SV Class declarations:      167     248
		SV Class specializations:   208     208
	Writing initial simulation snapshot: worklib.example_04_IP_integration:sv
Loading snapshot worklib.example_04_IP_integration:sv .................... Done
ncsim> source /home/phuynh/sw/IUS/tools/inca/files/ncsimrc
ncsim> run
SVSEED default: 1
----------------------------------------------------------------
UVM-1.0.EA
(C) 2007-2010 Mentor Graphics Corporation
(C) 2007-2010 Cadence Design Systems, Inc.
(C) 2010 Synopsys, Inc.
----------------------------------------------------------------
Trace[INTERNAL] on env() at                    0:
    Generating test configuration...
Trace[INTERNAL] on env() at                    0:
    Building verification environment...
Creating agent.slave_0
Creating agent.slave_export_0
Creating agent.slave_1
Creating agent.slave_export_1
configuraiton status for: hfpb_agent
  has_driver   : 0
  has_master   : 1
  has_sequencer: 0
  slaves       : 2
  has_monitor  : 0
  has_talker   : 0
  has_coverage : 0
  virtual interface assigned
Trace[INTERNAL] on env() at                    0:
    Reseting DUT...
Trace[INTERNAL] on env() at                    0:
    Configuring...
Trace[INTERNAL] on env() at                    0:
    Saving RNG state information...
Trace[INTERNAL] on env() at                    0:
    Starting verification environment...
Trace[INTERNAL] on env() at                    0:
    Restoring RNG state information...
Trace[INTERNAL] on env() at                    0:
    Waiting for end of test...
Trace[INTERNAL] on env() at                    0:
    Stopping verification environment...
Normal[NOTE] on UVM(reporter) at                    0:
    mem_master(Master): max addr = 200
Normal[NOTE] on UVM(reporter) at                    0:
    mem_master(Master): start
Normal[NOTE] on UVM(reporter) at                    0:
    mem_master(Master): initating stop
Normal[NOTE] on UVM(reporter) at                61470:
    mem_master(Master): finish
Normal[NOTE] on UVM(reporter) at                61470:
    mem_master(Master): shutting down...
Trace[INTERNAL] on env() at                61470:
    Cleaning up...

report: -- memory dump -- mem1
addr size: 9  data size: 8
 000: 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f  ................ 
 010: 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f  ................ 
 020: 20 21 22 23 24 25 26 27 28 29 2a 2b 2c 2d 2e 2f  .!"#$%&'()*+,-./ 
 030: 30 31 32 33 34 35 36 37 38 39 3a 3b 3c 3d 3e 3f  0123456789:;<=>? 
 040: 40 41 42 43 44 45 46 47 48 49 4a 4b 4c 4d 4e 4f  @ABCDEFGHIJKLMNO 
 050: 50 51 52 53 54 55 56 57 58 59 5a 5b 5c 5d 5e 5f  PQRSTUVWXYZ[\]^_ 
 060: 60 61 62 63 64 65 66 67 68 69 6a 6b 6c 6d 6e 6f  `abcdefghijklmno 
 070: 70 71 72 73 74 75 76 77 78 79 7a 7b 7c 7d 7e 7f  pqrstuvwxyz{|}~. 
 080: 80 81 82 83 84 85 86 87 88 89 8a 8b 8c 8d 8e 8f  ................ 
 090: 90 91 92 93 94 95 96 97 98 99 9a 9b 9c 9d 9e 9f  ................ 
 0a0: a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 aa ab ac ad ae af  ................ 
 0b0: b0 b1 b2 b3 b4 b5 b6 b7 b8 b9 ba bb bc bd be bf  ................ 
 0c0: c0 c1 c2 c3 c4 c5 c6 c7 c8 c9 ca cb cc cd ce cf  ................ 
 0d0: d0 d1 d2 d3 d4 d5 d6 d7 d8 d9 da db dc dd de df  ................ 
 0e0: e0 e1 e2 e3 e4 e5 e6 e7 e8 e9 ea eb ec ed ee ef  ................ 
 0f0: f0 f1 f2 f3 f4 f5 f6 f7 f8 f9 fa fb fc fd fe ff  ................ 
 100: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 110: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 120: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 130: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 140: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 150: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 160: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 170: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 180: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 190: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 

report: -- memory dump -- mem2
addr size: 9  data size: 8
 000: 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f  ................ 
 010: 10 11 12 13 14 15 16 17 18 19 1a 1b 1c 1d 1e 1f  ................ 
 020: 20 21 22 23 24 25 26 27 28 29 2a 2b 2c 2d 2e 2f  .!"#$%&'()*+,-./ 
 030: 30 31 32 33 34 35 36 37 38 39 3a 3b 3c 3d 3e 3f  0123456789:;<=>? 
 040: 40 41 42 43 44 45 46 47 48 49 4a 4b 4c 4d 4e 4f  @ABCDEFGHIJKLMNO 
 050: 50 51 52 53 54 55 56 57 58 59 5a 5b 5c 5d 5e 5f  PQRSTUVWXYZ[\]^_ 
 060: 60 61 62 63 64 65 66 67 68 69 6a 6b 6c 6d 6e 6f  `abcdefghijklmno 
 070: 70 71 72 73 74 75 76 77 78 79 7a 7b 7c 7d 7e 7f  pqrstuvwxyz{|}~. 
 080: 80 81 82 83 84 85 86 87 88 89 8a 8b 8c 8d 8e 8f  ................ 
 090: 90 91 92 93 94 95 96 97 98 99 9a 9b 9c 9d 9e 9f  ................ 
 0a0: a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 aa ab ac ad ae af  ................ 
 0b0: b0 b1 b2 b3 b4 b5 b6 b7 b8 b9 ba bb bc bd be bf  ................ 
 0c0: c0 c1 c2 c3 c4 c5 c6 c7 c8 c9 ca cb cc cd ce cf  ................ 
 0d0: d0 d1 d2 d3 d4 d5 d6 d7 d8 d9 da db dc dd de df  ................ 
 0e0: e0 e1 e2 e3 e4 e5 e6 e7 e8 e9 ea eb ec ed ee ef  ................ 
 0f0: f0 f1 f2 f3 f4 f5 f6 f7 f8 f9 fa fb fc fd fe ff  ................ 
 100: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 110: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 120: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 130: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 140: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 150: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 160: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 170: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 180: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 190: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1a0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1b0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1c0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1d0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
 1f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................ 
Simulation PASSED on /./ (/./) at                61470 (0 warnings, 0 demoted errors & 0 demoted warnings)
Simulation complete via $finish(1) at time 61470 NS + 10
./04_IP_integration.sv:350     $finish();
ncsim> exit
TOOL:	irun	09.20-s016: Exiting on Jun 01, 2010 at 06:58:24 PDT  (total: 00:00:05)
