/*
 * Copyright (c) 2019, NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* SoC level DTS fixup file */

#define DT_NUM_IRQ_PRIO_BITS DT_ARM_V8M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define DT_USBD_MCUX_IP3511FS_NAME        DT_NXP_LPC_USBD_40084000_LABEL
#define DT_USBD_MCUX_IP3511FS_IRQ         DT_NXP_LPC_USBD_40084000_IRQ_0
#define DT_USBD_MCUX_IP3511FS_IRQ_PRI     DT_NXP_LPC_USBD_40084000_IRQ_0_PRIORITY
#define DT_USBD_MCUX_IP3511FS_BASE_ADDRESS    DT_NXP_LPC_USBD_40084000_BASE_ADDRESS
#define DT_USBD_MCUX_IP3511FS_NUM_BIDIR_EP    DT_NXP_LPC_USBD_40084000_NUM_BIDIR_ENDPOINTS

/* End of SoC Level DTS fixup file */
