# VSD Mixed-signal PD Research Program
Weekly AI's 

|S. No. | Week 0 AI's |Status|
|:---:| :---:| :---:| 
|1.| Install Oracle virtual box with Ubuntu 20.04| Completed|
|2.| Installation of Tools and SKY130 PDKs|Completed|
|3.| Create inverter and perform pre-layout using xschem or ngspice|Completed|
|4.| Inverter Post-layout characterization using ( step.2)|Completed|
|5.| Enroll in FREE VSD-custom layout course|completed|
|6.| Create the design shown in section 7 of the course and perform pre-layout using xschem or ngspice with general pdks|Completed(Week1)|
|7.| Post layout characterization using ngspice with general pdks|Completed|
|8.| Update your findings on your GitHub repo with the title “Week 0”| Updated|

|S. No. | Week 1 AI's |Status|
|:---:| :---:| :---:| 
|9.| Install ALIGN tool|Completed|
|10.| Inverter post-layout characterization using (step.9)|completed|
|11.| Compare 10 and 4|completed|
|12.| Enroll in FREE VSD-custom layout course |completed|
|13.|Create the design shown in section 7 of the course and perform pre-layout using xschem/ngspice using SKY130 PDKS|Completed|
|14.| Post layout characterization using magic/ngspice and SKY130 PDKs|completed|
|15.|Post layout characterization using ALIGN |completed|
|16.| Compare 14 and 15|completed|
|17.| Update your findings on your GitHub repo with the title “Week 1” |updated|
     
|S. No.   |    Week 2 AI's    |   Status  | 
|  :------------:  | :----------:  |  :----------:  |
| 18. | Install Klayout | completed |
| 19. | Install Yosys and OpenROAD using OpenROAD-flow-scripts | completed |
| 20. | Install OpenRoad | completed|
| 21. | Install OpenFASoc |completed |
| 22.| Temperature Sensor Auxiliary Cells | completed|
| 23. | Temperature Sensor Generation using OpenFASOC |completed|
|24. |  Update your findings on your GitHub repo with the title “Week 2”| updated |
     
|S. No.   |    Week 3 AI's    |   Status  | 
|  :------------:  | :----------:  |  :----------:  |
| 25. | Three-stage ring oscillator design in Xschem | completed |
| 26. | Layout for the ring oscillator using Magic | completed |
| 27. | Generating layout for ring oscillator using ALIGN | completed|
| 28. | Post layout characterization using ALIGN |completed |
|29. |  Update your findings on your GitHub repo with the title “Week 3”| updated |


|S. No.   |    Week 4 AI's    |   Status  |
| 30.| Designed  one-bit analog-to-digital converter (ADC) |  completed |
| 31.| Post-layout simulation using ALIGN |  completed |
| 32.| Pre-Layout Simulation of Ring oscillator with One bit ADC|  completed |

|S. No.   |    Week 5 AI's    |   Status  |
| 33.| OpenFASoC Flow For RingOscillator and OneBitADC |  completed |
| 34.| RTL to GDS flow is successful using OpenFASOC|  completed |


