

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:40:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_41 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      110|      110|  1.100 us|  1.100 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 38 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 39 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 40 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add385_2253_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add385_2253_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add289260_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add289260_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add289_1136261_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add289_1136261_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add289_2262_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add289_2262_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add289_3263_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add289_3263_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add289_4264_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add289_4264_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add289_5265_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add289_5265_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add245_1266_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add245_1266_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add159274_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add159274_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add159_1209275_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add159_1209275_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add159_2222276_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add159_2222276_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add159_3235277_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add159_3235277_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add159_4248278_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add159_4248278_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add159_5279_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add159_5279_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add159_6280_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add159_6280_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add159_7281_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add159_7281_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add159_8282_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add159_8282_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add159_9283_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add159_9283_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add159_10284_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add159_10284_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add159_11285_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add159_11285_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add159_12286_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add159_12286_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add159_13287_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add159_13287_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add159_14288_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add159_14288_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add102289_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add102289_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add102_1290_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add102_1290_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add102_2291_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add102_2291_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add102_3292_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add102_3292_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add102_4293_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add102_4293_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add102_5294_loc = alloca i64 1"   --->   Operation 69 'alloca' 'add102_5294_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add102_6295_loc = alloca i64 1"   --->   Operation 70 'alloca' 'add102_6295_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add296_loc = alloca i64 1"   --->   Operation 71 'alloca' 'add296_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add_1297_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add_1297_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add_2298_loc = alloca i64 1"   --->   Operation 73 'alloca' 'add_2298_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add_3299_loc = alloca i64 1"   --->   Operation 74 'alloca' 'add_3299_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add_4300_loc = alloca i64 1"   --->   Operation 75 'alloca' 'add_4300_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add_5301_loc = alloca i64 1"   --->   Operation 76 'alloca' 'add_5301_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add_6302_loc = alloca i64 1"   --->   Operation 77 'alloca' 'add_6302_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 85 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 86 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 87 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 88 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 89 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 90 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 91 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 92 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 93 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 94 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 100 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 101 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 102 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 103 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 104 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 105 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 106 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 107 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 108 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 109 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 110 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 111 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 112 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 113 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 114 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 116 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 117 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 118 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 119 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 121 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 122 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 123 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 124 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 124 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 125 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 126 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [8/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 127 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 128 [7/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 128 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 129 [6/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 129 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 130 [5/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 130 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 131 [4/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 131 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 132 [3/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 132 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 133 [2/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 133 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 134 [1/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 134 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 135 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 136 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 136 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 137 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 138 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 139 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 140 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 141 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 142 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 143 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 144 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 145 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 146 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 147 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 148 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 149 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 150 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 151 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 152 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6302_loc, i64 %add_5301_loc, i64 %add_4300_loc, i64 %add_3299_loc, i64 %add_2298_loc, i64 %add_1297_loc, i64 %add296_loc"   --->   Operation 153 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 154 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6295_loc, i64 %add102_5294_loc, i64 %add102_4293_loc, i64 %add102_3292_loc, i64 %add102_2291_loc, i64 %add102_1290_loc, i64 %add102289_loc"   --->   Operation 154 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_15_loc_load, i64 %add245_1266_loc"   --->   Operation 155 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.79>
ST_23 : Operation 156 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6302_loc, i64 %add_5301_loc, i64 %add_4300_loc, i64 %add_3299_loc, i64 %add_2298_loc, i64 %add_1297_loc, i64 %add296_loc"   --->   Operation 156 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 157 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6295_loc, i64 %add102_5294_loc, i64 %add102_4293_loc, i64 %add102_3292_loc, i64 %add102_2291_loc, i64 %add102_1290_loc, i64 %add102289_loc"   --->   Operation 157 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 158 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_120_17, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_15_loc_load, i64 %add245_1266_loc"   --->   Operation 158 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.42>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 159 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 160 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 161 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 162 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 163 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 164 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 165 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 166 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 167 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 168 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 169 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 170 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 171 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 172 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 173 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%add_6302_loc_load = load i64 %add_6302_loc"   --->   Operation 174 'load' 'add_6302_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%add_5301_loc_load = load i64 %add_5301_loc"   --->   Operation 175 'load' 'add_5301_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%add_4300_loc_load = load i64 %add_4300_loc"   --->   Operation 176 'load' 'add_4300_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%add_3299_loc_load = load i64 %add_3299_loc"   --->   Operation 177 'load' 'add_3299_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%add_2298_loc_load = load i64 %add_2298_loc"   --->   Operation 178 'load' 'add_2298_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%add_1297_loc_load = load i64 %add_1297_loc"   --->   Operation 179 'load' 'add_1297_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%add296_loc_load = load i64 %add296_loc"   --->   Operation 180 'load' 'add296_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%add102_6295_loc_load = load i64 %add102_6295_loc"   --->   Operation 181 'load' 'add102_6295_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%add102_5294_loc_load = load i64 %add102_5294_loc"   --->   Operation 182 'load' 'add102_5294_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%add102_4293_loc_load = load i64 %add102_4293_loc"   --->   Operation 183 'load' 'add102_4293_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%add102_3292_loc_load = load i64 %add102_3292_loc"   --->   Operation 184 'load' 'add102_3292_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%add102_2291_loc_load = load i64 %add102_2291_loc"   --->   Operation 185 'load' 'add102_2291_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.00ns)   --->   "%add102_1290_loc_load = load i64 %add102_1290_loc"   --->   Operation 186 'load' 'add102_1290_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%add102289_loc_load = load i64 %add102289_loc"   --->   Operation 187 'load' 'add102289_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %add_6302_loc_load, i64 %add_5301_loc_load, i64 %add_4300_loc_load, i64 %add_3299_loc_load, i64 %add_2298_loc_load, i64 %add_1297_loc_load, i64 %add296_loc_load, i64 %add102_6295_loc_load, i64 %add102_5294_loc_load, i64 %add102_4293_loc_load, i64 %add102_3292_loc_load, i64 %add102_2291_loc_load, i64 %add102_1290_loc_load, i64 %add102289_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_14288_loc, i64 %add159_13287_loc, i64 %add159_12286_loc, i64 %add159_11285_loc, i64 %add159_10284_loc, i64 %add159_9283_loc, i64 %add159_8282_loc, i64 %add159_7281_loc, i64 %add159_6280_loc, i64 %add159_5279_loc, i64 %add159_4248278_loc, i64 %add159_3235277_loc, i64 %add159_2222276_loc, i64 %add159_1209275_loc, i64 %add159274_loc"   --->   Operation 188 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%add245_1266_loc_load = load i64 %add245_1266_loc"   --->   Operation 189 'load' 'add245_1266_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %add245_1266_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_8_loc_load, i64 %add385_2253_loc"   --->   Operation 190 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 4.50>
ST_25 : Operation 191 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %add_6302_loc_load, i64 %add_5301_loc_load, i64 %add_4300_loc_load, i64 %add_3299_loc_load, i64 %add_2298_loc_load, i64 %add_1297_loc_load, i64 %add296_loc_load, i64 %add102_6295_loc_load, i64 %add102_5294_loc_load, i64 %add102_4293_loc_load, i64 %add102_3292_loc_load, i64 %add102_2291_loc_load, i64 %add102_1290_loc_load, i64 %add102289_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_1_loc_load, i64 %add159_14288_loc, i64 %add159_13287_loc, i64 %add159_12286_loc, i64 %add159_11285_loc, i64 %add159_10284_loc, i64 %add159_9283_loc, i64 %add159_8282_loc, i64 %add159_7281_loc, i64 %add159_6280_loc, i64 %add159_5279_loc, i64 %add159_4248278_loc, i64 %add159_3235277_loc, i64 %add159_2222276_loc, i64 %add159_1209275_loc, i64 %add159274_loc"   --->   Operation 191 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i32 %arg2_r_6_loc_load" [d5.cpp:113]   --->   Operation 192 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i32 %arg2_r_8_loc_load" [d5.cpp:113]   --->   Operation 193 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln113_24 = zext i32 %arg2_r_8_loc_load" [d5.cpp:113]   --->   Operation 194 'zext' 'zext_ln113_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i32 %arg2_r_12_loc_load" [d5.cpp:113]   --->   Operation 195 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i32 %arg1_r_14_loc_load" [d5.cpp:113]   --->   Operation 196 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i32 %arg1_r_8_loc_load" [d5.cpp:113]   --->   Operation 197 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i32 %arg2_r_4_loc_load" [d5.cpp:113]   --->   Operation 198 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i32 %arg2_r_10_loc_load" [d5.cpp:113]   --->   Operation 199 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i32 %arg1_r_15_loc_load" [d5.cpp:113]   --->   Operation 200 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln113_28 = zext i32 %arg1_r_15_loc_load" [d5.cpp:113]   --->   Operation 201 'zext' 'zext_ln113_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln113_13 = zext i32 %arg1_r_7_loc_load" [d5.cpp:113]   --->   Operation 202 'zext' 'zext_ln113_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln113_29 = zext i32 %arg1_r_7_loc_load" [d5.cpp:113]   --->   Operation 203 'zext' 'zext_ln113_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln113_14 = zext i32 %arg2_r_7_loc_load" [d5.cpp:113]   --->   Operation 204 'zext' 'zext_ln113_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln113_15 = zext i32 %arg2_r_5_loc_load" [d5.cpp:113]   --->   Operation 205 'zext' 'zext_ln113_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln113_16 = zext i32 %arg2_r_3_loc_load" [d5.cpp:113]   --->   Operation 206 'zext' 'zext_ln113_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln113_17 = zext i32 %arg2_r_9_loc_load" [d5.cpp:113]   --->   Operation 207 'zext' 'zext_ln113_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln113_32 = zext i32 %arg2_r_9_loc_load" [d5.cpp:113]   --->   Operation 208 'zext' 'zext_ln113_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln113_18 = zext i32 %arg2_r_11_loc_load" [d5.cpp:113]   --->   Operation 209 'zext' 'zext_ln113_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln113_19 = zext i32 %arg2_r_13_loc_load" [d5.cpp:113]   --->   Operation 210 'zext' 'zext_ln113_19' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 211 '%mul_ln113 = mul i64 %zext_ln113_7, i64 %zext_ln113_9'
ST_25 : Operation 211 [1/1] (2.07ns)   --->   "%mul_ln113 = mul i64 %zext_ln113_7, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 211 'mul' 'mul_ln113' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 212 '%mul_ln113_1 = mul i64 %zext_ln113_15, i64 %zext_ln113_3'
ST_25 : Operation 212 [1/1] (2.07ns)   --->   "%mul_ln113_1 = mul i64 %zext_ln113_15, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 212 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 213 '%mul_ln113_7 = mul i64 %zext_ln113_18, i64 %zext_ln113_6'
ST_25 : Operation 213 [1/1] (2.07ns)   --->   "%mul_ln113_7 = mul i64 %zext_ln113_18, i64 %zext_ln113_6" [d5.cpp:113]   --->   Operation 213 'mul' 'mul_ln113_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 214 '%mul_ln113_8 = mul i64 %zext_ln113_2, i64 %zext_ln113_13'
ST_25 : Operation 214 [1/1] (2.07ns)   --->   "%mul_ln113_8 = mul i64 %zext_ln113_2, i64 %zext_ln113_13" [d5.cpp:113]   --->   Operation 214 'mul' 'mul_ln113_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln113_20 = zext i32 %arg2_r_2_loc_load" [d5.cpp:113]   --->   Operation 215 'zext' 'zext_ln113_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln113_21 = zext i32 %arg2_r_14_loc_load" [d5.cpp:113]   --->   Operation 216 'zext' 'zext_ln113_21' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 217 '%mul_ln113_9 = mul i64 %zext_ln113, i64 %zext_ln113_9'
ST_25 : Operation 217 [1/1] (2.07ns)   --->   "%mul_ln113_9 = mul i64 %zext_ln113, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 217 'mul' 'mul_ln113_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 218 '%mul_ln113_10 = mul i64 %zext_ln113_20, i64 %zext_ln113_9'
ST_25 : Operation 218 [1/1] (2.07ns)   --->   "%mul_ln113_10 = mul i64 %zext_ln113_20, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 218 'mul' 'mul_ln113_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 219 '%mul_ln113_11 = mul i64 %zext_ln113_14, i64 %zext_ln113_3'
ST_25 : Operation 219 [1/1] (2.07ns)   --->   "%mul_ln113_11 = mul i64 %zext_ln113_14, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 219 'mul' 'mul_ln113_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 220 '%mul_ln113_12 = mul i64 %zext_ln113_16, i64 %zext_ln113_3'
ST_25 : Operation 220 [1/1] (2.07ns)   --->   "%mul_ln113_12 = mul i64 %zext_ln113_16, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 220 'mul' 'mul_ln113_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 221 '%mul_ln113_23 = mul i64 %zext_ln113_19, i64 %zext_ln113_6'
ST_25 : Operation 221 [1/1] (2.07ns)   --->   "%mul_ln113_23 = mul i64 %zext_ln113_19, i64 %zext_ln113_6" [d5.cpp:113]   --->   Operation 221 'mul' 'mul_ln113_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 222 '%mul_ln113_24 = mul i64 %zext_ln113_17, i64 %zext_ln113_6'
ST_25 : Operation 222 [1/1] (2.07ns)   --->   "%mul_ln113_24 = mul i64 %zext_ln113_17, i64 %zext_ln113_6" [d5.cpp:113]   --->   Operation 222 'mul' 'mul_ln113_24' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 223 '%mul_ln113_25 = mul i64 %zext_ln113_21, i64 %zext_ln113_13'
ST_25 : Operation 223 [1/1] (2.07ns)   --->   "%mul_ln113_25 = mul i64 %zext_ln113_21, i64 %zext_ln113_13" [d5.cpp:113]   --->   Operation 223 'mul' 'mul_ln113_25' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 224 '%mul_ln113_26 = mul i64 %zext_ln113_8, i64 %zext_ln113_13'
ST_25 : Operation 224 [1/1] (2.07ns)   --->   "%mul_ln113_26 = mul i64 %zext_ln113_8, i64 %zext_ln113_13" [d5.cpp:113]   --->   Operation 224 'mul' 'mul_ln113_26' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln113_22 = zext i32 %arg2_r_1_loc_load" [d5.cpp:113]   --->   Operation 225 'zext' 'zext_ln113_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln113_37 = zext i32 %arg2_r_1_loc_load" [d5.cpp:113]   --->   Operation 226 'zext' 'zext_ln113_37' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 227 '%mul_ln113_27 = mul i64 %zext_ln113_15, i64 %zext_ln113_9'
ST_25 : Operation 227 [1/1] (2.07ns)   --->   "%mul_ln113_27 = mul i64 %zext_ln113_15, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 227 'mul' 'mul_ln113_27' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 228 '%mul_ln113_28 = mul i64 %zext_ln113_16, i64 %zext_ln113_9'
ST_25 : Operation 228 [1/1] (2.07ns)   --->   "%mul_ln113_28 = mul i64 %zext_ln113_16, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 228 'mul' 'mul_ln113_28' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 229 '%mul_ln113_29 = mul i64 %zext_ln113_22, i64 %zext_ln113_9'
ST_25 : Operation 229 [1/1] (2.07ns)   --->   "%mul_ln113_29 = mul i64 %zext_ln113_22, i64 %zext_ln113_9" [d5.cpp:113]   --->   Operation 229 'mul' 'mul_ln113_29' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 230 '%mul_ln113_30 = mul i64 %zext_ln113, i64 %zext_ln113_3'
ST_25 : Operation 230 [1/1] (2.07ns)   --->   "%mul_ln113_30 = mul i64 %zext_ln113, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 230 'mul' 'mul_ln113_30' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 231 '%mul_ln113_31 = mul i64 %zext_ln113_7, i64 %zext_ln113_3'
ST_25 : Operation 231 [1/1] (2.07ns)   --->   "%mul_ln113_31 = mul i64 %zext_ln113_7, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 231 'mul' 'mul_ln113_31' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 232 '%mul_ln113_32 = mul i64 %zext_ln113_20, i64 %zext_ln113_3'
ST_25 : Operation 232 [1/1] (2.07ns)   --->   "%mul_ln113_32 = mul i64 %zext_ln113_20, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 232 'mul' 'mul_ln113_32' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 233 '%mul_ln113_48 = mul i64 %zext_ln113_2, i64 %zext_ln113_6'
ST_25 : Operation 233 [1/1] (2.07ns)   --->   "%mul_ln113_48 = mul i64 %zext_ln113_2, i64 %zext_ln113_6" [d5.cpp:113]   --->   Operation 233 'mul' 'mul_ln113_48' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 234 '%mul_ln113_49 = mul i64 %zext_ln113_8, i64 %zext_ln113_6'
ST_25 : Operation 234 [1/1] (2.07ns)   --->   "%mul_ln113_49 = mul i64 %zext_ln113_8, i64 %zext_ln113_6" [d5.cpp:113]   --->   Operation 234 'mul' 'mul_ln113_49' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 235 '%mul_ln113_50 = mul i64 %zext_ln113_1, i64 %zext_ln113_6'
ST_25 : Operation 235 [1/1] (2.07ns)   --->   "%mul_ln113_50 = mul i64 %zext_ln113_1, i64 %zext_ln113_6" [d5.cpp:113]   --->   Operation 235 'mul' 'mul_ln113_50' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 236 '%mul_ln113_51 = mul i64 %zext_ln113_19, i64 %zext_ln113_13'
ST_25 : Operation 236 [1/1] (2.07ns)   --->   "%mul_ln113_51 = mul i64 %zext_ln113_19, i64 %zext_ln113_13" [d5.cpp:113]   --->   Operation 236 'mul' 'mul_ln113_51' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 237 '%mul_ln113_52 = mul i64 %zext_ln113_18, i64 %zext_ln113_13'
ST_25 : Operation 237 [1/1] (2.07ns)   --->   "%mul_ln113_52 = mul i64 %zext_ln113_18, i64 %zext_ln113_13" [d5.cpp:113]   --->   Operation 237 'mul' 'mul_ln113_52' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.34ns)   --->   Input mux for Operation 238 '%mul_ln113_53 = mul i64 %zext_ln113_17, i64 %zext_ln113_13'
ST_25 : Operation 238 [1/1] (2.07ns)   --->   "%mul_ln113_53 = mul i64 %zext_ln113_17, i64 %zext_ln113_13" [d5.cpp:113]   --->   Operation 238 'mul' 'mul_ln113_53' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 239 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %mul_ln113_11, i64 %mul_ln113_9" [d5.cpp:113]   --->   Operation 239 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/1] (1.08ns)   --->   "%add_ln113_9 = add i64 %mul_ln113_30, i64 %mul_ln113_27" [d5.cpp:113]   --->   Operation 240 'add' 'add_ln113_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 241 [1/1] (1.08ns)   --->   "%add_ln113_18 = add i64 %mul_ln113_1, i64 %mul_ln113" [d5.cpp:113]   --->   Operation 241 'add' 'add_ln113_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [1/1] (1.08ns)   --->   "%add_ln113_27 = add i64 %mul_ln113_31, i64 %mul_ln113_28" [d5.cpp:113]   --->   Operation 242 'add' 'add_ln113_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [1/1] (1.08ns)   --->   "%add_ln113_36 = add i64 %mul_ln113_12, i64 %mul_ln113_10" [d5.cpp:113]   --->   Operation 243 'add' 'add_ln113_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [1/1] (1.08ns)   --->   "%add_ln113_45 = add i64 %mul_ln113_32, i64 %mul_ln113_29" [d5.cpp:113]   --->   Operation 244 'add' 'add_ln113_45' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i32 %arg2_r_loc_load" [d5.cpp:165]   --->   Operation 245 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 246 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %add245_1266_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_8_loc_load, i64 %add385_2253_loc"   --->   Operation 246 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 247 [1/1] (1.01ns)   --->   "%tmp = add i33 %zext_ln113_28, i33 %zext_ln113_29" [d5.cpp:113]   --->   Operation 247 'add' 'tmp' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (1.01ns)   --->   "%tmp2 = add i33 %zext_ln113_24, i33 %zext_ln165_1" [d5.cpp:113]   --->   Operation 248 'add' 'tmp2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i33 %tmp2" [d5.cpp:113]   --->   Operation 249 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 250 '%tmp3 = mul i64 %tmp2_cast, i64 %zext_ln113_3'
ST_25 : Operation 250 [1/1] (2.69ns)   --->   "%tmp3 = mul i64 %tmp2_cast, i64 %zext_ln113_3" [d5.cpp:113]   --->   Operation 250 'mul' 'tmp3' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (1.01ns)   --->   "%tmp4 = add i33 %zext_ln113_32, i33 %zext_ln113_37" [d5.cpp:113]   --->   Operation 251 'add' 'tmp4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.60>
ST_26 : Operation 252 [1/1] (0.00ns)   --->   "%add159_6280_loc_load = load i64 %add159_6280_loc"   --->   Operation 252 'load' 'add159_6280_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%add159_5279_loc_load = load i64 %add159_5279_loc"   --->   Operation 253 'load' 'add159_5279_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 254 [1/1] (0.00ns)   --->   "%add159_4248278_loc_load = load i64 %add159_4248278_loc"   --->   Operation 254 'load' 'add159_4248278_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%add159_3235277_loc_load = load i64 %add159_3235277_loc"   --->   Operation 255 'load' 'add159_3235277_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%add159_2222276_loc_load = load i64 %add159_2222276_loc"   --->   Operation 256 'load' 'add159_2222276_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (0.00ns)   --->   "%add159_1209275_loc_load = load i64 %add159_1209275_loc"   --->   Operation 257 'load' 'add159_1209275_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln113_23 = zext i32 %arg2_r_6_loc_load" [d5.cpp:113]   --->   Operation 258 'zext' 'zext_ln113_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln113_25 = zext i32 %arg2_r_12_loc_load" [d5.cpp:113]   --->   Operation 259 'zext' 'zext_ln113_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i32 %arg1_r_12_loc_load" [d5.cpp:113]   --->   Operation 260 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i32 %arg1_r_10_loc_load" [d5.cpp:113]   --->   Operation 261 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln113_26 = zext i32 %arg2_r_4_loc_load" [d5.cpp:113]   --->   Operation 262 'zext' 'zext_ln113_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln113_27 = zext i32 %arg2_r_10_loc_load" [d5.cpp:113]   --->   Operation 263 'zext' 'zext_ln113_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i32 %arg1_r_13_loc_load" [d5.cpp:113]   --->   Operation 264 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln113_11 = zext i32 %arg1_r_11_loc_load" [d5.cpp:113]   --->   Operation 265 'zext' 'zext_ln113_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln113_12 = zext i32 %arg1_r_9_loc_load" [d5.cpp:113]   --->   Operation 266 'zext' 'zext_ln113_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln113_30 = zext i32 %arg2_r_5_loc_load" [d5.cpp:113]   --->   Operation 267 'zext' 'zext_ln113_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln113_31 = zext i32 %arg2_r_3_loc_load" [d5.cpp:113]   --->   Operation 268 'zext' 'zext_ln113_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln113_33 = zext i32 %arg2_r_11_loc_load" [d5.cpp:113]   --->   Operation 269 'zext' 'zext_ln113_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln113_34 = zext i32 %arg2_r_13_loc_load" [d5.cpp:113]   --->   Operation 270 'zext' 'zext_ln113_34' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 271 '%mul_ln113_2 = mul i64 %zext_ln113, i64 %zext_ln113_10'
ST_26 : Operation 271 [1/1] (2.07ns)   --->   "%mul_ln113_2 = mul i64 %zext_ln113, i64 %zext_ln113_10" [d5.cpp:113]   --->   Operation 271 'mul' 'mul_ln113_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 272 '%mul_ln113_3 = mul i64 %zext_ln113_14, i64 %zext_ln113_4'
ST_26 : Operation 272 [1/1] (2.07ns)   --->   "%mul_ln113_3 = mul i64 %zext_ln113_14, i64 %zext_ln113_4" [d5.cpp:113]   --->   Operation 272 'mul' 'mul_ln113_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 273 '%mul_ln113_4 = mul i64 %zext_ln113_1, i64 %zext_ln113_11'
ST_26 : Operation 273 [1/1] (2.07ns)   --->   "%mul_ln113_4 = mul i64 %zext_ln113_1, i64 %zext_ln113_11" [d5.cpp:113]   --->   Operation 273 'mul' 'mul_ln113_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 274 '%mul_ln113_5 = mul i64 %zext_ln113_17, i64 %zext_ln113_5'
ST_26 : Operation 274 [1/1] (2.07ns)   --->   "%mul_ln113_5 = mul i64 %zext_ln113_17, i64 %zext_ln113_5" [d5.cpp:113]   --->   Operation 274 'mul' 'mul_ln113_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 275 '%mul_ln113_6 = mul i64 %zext_ln113_8, i64 %zext_ln113_12'
ST_26 : Operation 275 [1/1] (2.07ns)   --->   "%mul_ln113_6 = mul i64 %zext_ln113_8, i64 %zext_ln113_12" [d5.cpp:113]   --->   Operation 275 'mul' 'mul_ln113_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln113_35 = zext i32 %arg2_r_2_loc_load" [d5.cpp:113]   --->   Operation 276 'zext' 'zext_ln113_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln113_36 = zext i32 %arg2_r_14_loc_load" [d5.cpp:113]   --->   Operation 277 'zext' 'zext_ln113_36' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 278 '%mul_ln113_13 = mul i64 %zext_ln113_1, i64 %zext_ln113_10'
ST_26 : Operation 278 [1/1] (2.07ns)   --->   "%mul_ln113_13 = mul i64 %zext_ln113_1, i64 %zext_ln113_10" [d5.cpp:113]   --->   Operation 278 'mul' 'mul_ln113_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 279 '%mul_ln113_14 = mul i64 %zext_ln113_7, i64 %zext_ln113_10'
ST_26 : Operation 279 [1/1] (2.07ns)   --->   "%mul_ln113_14 = mul i64 %zext_ln113_7, i64 %zext_ln113_10" [d5.cpp:113]   --->   Operation 279 'mul' 'mul_ln113_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 280 '%mul_ln113_15 = mul i64 %zext_ln113_17, i64 %zext_ln113_4'
ST_26 : Operation 280 [1/1] (2.07ns)   --->   "%mul_ln113_15 = mul i64 %zext_ln113_17, i64 %zext_ln113_4" [d5.cpp:113]   --->   Operation 280 'mul' 'mul_ln113_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 281 '%mul_ln113_16 = mul i64 %zext_ln113_15, i64 %zext_ln113_4'
ST_26 : Operation 281 [1/1] (2.07ns)   --->   "%mul_ln113_16 = mul i64 %zext_ln113_15, i64 %zext_ln113_4" [d5.cpp:113]   --->   Operation 281 'mul' 'mul_ln113_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 282 '%mul_ln113_17 = mul i64 %zext_ln113_8, i64 %zext_ln113_11'
ST_26 : Operation 282 [1/1] (2.07ns)   --->   "%mul_ln113_17 = mul i64 %zext_ln113_8, i64 %zext_ln113_11" [d5.cpp:113]   --->   Operation 282 'mul' 'mul_ln113_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 283 '%mul_ln113_18 = mul i64 %zext_ln113, i64 %zext_ln113_11'
ST_26 : Operation 283 [1/1] (2.07ns)   --->   "%mul_ln113_18 = mul i64 %zext_ln113, i64 %zext_ln113_11" [d5.cpp:113]   --->   Operation 283 'mul' 'mul_ln113_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 284 '%mul_ln113_19 = mul i64 %zext_ln113_18, i64 %zext_ln113_5'
ST_26 : Operation 284 [1/1] (2.07ns)   --->   "%mul_ln113_19 = mul i64 %zext_ln113_18, i64 %zext_ln113_5" [d5.cpp:113]   --->   Operation 284 'mul' 'mul_ln113_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 285 '%mul_ln113_20 = mul i64 %zext_ln113_14, i64 %zext_ln113_5'
ST_26 : Operation 285 [1/1] (2.07ns)   --->   "%mul_ln113_20 = mul i64 %zext_ln113_14, i64 %zext_ln113_5" [d5.cpp:113]   --->   Operation 285 'mul' 'mul_ln113_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 286 '%mul_ln113_21 = mul i64 %zext_ln113_2, i64 %zext_ln113_12'
ST_26 : Operation 286 [1/1] (2.07ns)   --->   "%mul_ln113_21 = mul i64 %zext_ln113_2, i64 %zext_ln113_12" [d5.cpp:113]   --->   Operation 286 'mul' 'mul_ln113_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 287 '%mul_ln113_22 = mul i64 %zext_ln113_1, i64 %zext_ln113_12'
ST_26 : Operation 287 [1/1] (2.07ns)   --->   "%mul_ln113_22 = mul i64 %zext_ln113_1, i64 %zext_ln113_12" [d5.cpp:113]   --->   Operation 287 'mul' 'mul_ln113_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 288 '%mul_ln113_33 = mul i64 %zext_ln113_14, i64 %zext_ln113_10'
ST_26 : Operation 288 [1/1] (2.07ns)   --->   "%mul_ln113_33 = mul i64 %zext_ln113_14, i64 %zext_ln113_10" [d5.cpp:113]   --->   Operation 288 'mul' 'mul_ln113_33' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 289 '%mul_ln113_34 = mul i64 %zext_ln113_15, i64 %zext_ln113_10'
ST_26 : Operation 289 [1/1] (2.07ns)   --->   "%mul_ln113_34 = mul i64 %zext_ln113_15, i64 %zext_ln113_10" [d5.cpp:113]   --->   Operation 289 'mul' 'mul_ln113_34' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 290 '%mul_ln113_35 = mul i64 %zext_ln113_16, i64 %zext_ln113_10'
ST_26 : Operation 290 [1/1] (2.07ns)   --->   "%mul_ln113_35 = mul i64 %zext_ln113_16, i64 %zext_ln113_10" [d5.cpp:113]   --->   Operation 290 'mul' 'mul_ln113_35' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 291 '%mul_ln113_36 = mul i64 %zext_ln113_1, i64 %zext_ln113_4'
ST_26 : Operation 291 [1/1] (2.07ns)   --->   "%mul_ln113_36 = mul i64 %zext_ln113_1, i64 %zext_ln113_4" [d5.cpp:113]   --->   Operation 291 'mul' 'mul_ln113_36' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 292 '%mul_ln113_37 = mul i64 %zext_ln113, i64 %zext_ln113_4'
ST_26 : Operation 292 [1/1] (2.07ns)   --->   "%mul_ln113_37 = mul i64 %zext_ln113, i64 %zext_ln113_4" [d5.cpp:113]   --->   Operation 292 'mul' 'mul_ln113_37' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 293 '%mul_ln113_38 = mul i64 %zext_ln113_7, i64 %zext_ln113_4'
ST_26 : Operation 293 [1/1] (2.07ns)   --->   "%mul_ln113_38 = mul i64 %zext_ln113_7, i64 %zext_ln113_4" [d5.cpp:113]   --->   Operation 293 'mul' 'mul_ln113_38' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 294 '%mul_ln113_39 = mul i64 %zext_ln113_17, i64 %zext_ln113_11'
ST_26 : Operation 294 [1/1] (2.07ns)   --->   "%mul_ln113_39 = mul i64 %zext_ln113_17, i64 %zext_ln113_11" [d5.cpp:113]   --->   Operation 294 'mul' 'mul_ln113_39' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 295 '%mul_ln113_40 = mul i64 %zext_ln113_14, i64 %zext_ln113_11'
ST_26 : Operation 295 [1/1] (2.07ns)   --->   "%mul_ln113_40 = mul i64 %zext_ln113_14, i64 %zext_ln113_11" [d5.cpp:113]   --->   Operation 295 'mul' 'mul_ln113_40' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 296 '%mul_ln113_41 = mul i64 %zext_ln113_15, i64 %zext_ln113_11'
ST_26 : Operation 296 [1/1] (2.07ns)   --->   "%mul_ln113_41 = mul i64 %zext_ln113_15, i64 %zext_ln113_11" [d5.cpp:113]   --->   Operation 296 'mul' 'mul_ln113_41' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 297 '%mul_ln113_42 = mul i64 %zext_ln113_8, i64 %zext_ln113_5'
ST_26 : Operation 297 [1/1] (2.07ns)   --->   "%mul_ln113_42 = mul i64 %zext_ln113_8, i64 %zext_ln113_5" [d5.cpp:113]   --->   Operation 297 'mul' 'mul_ln113_42' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 298 '%mul_ln113_43 = mul i64 %zext_ln113_1, i64 %zext_ln113_5'
ST_26 : Operation 298 [1/1] (2.07ns)   --->   "%mul_ln113_43 = mul i64 %zext_ln113_1, i64 %zext_ln113_5" [d5.cpp:113]   --->   Operation 298 'mul' 'mul_ln113_43' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 299 '%mul_ln113_44 = mul i64 %zext_ln113, i64 %zext_ln113_5'
ST_26 : Operation 299 [1/1] (2.07ns)   --->   "%mul_ln113_44 = mul i64 %zext_ln113, i64 %zext_ln113_5" [d5.cpp:113]   --->   Operation 299 'mul' 'mul_ln113_44' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 300 '%mul_ln113_45 = mul i64 %zext_ln113_18, i64 %zext_ln113_12'
ST_26 : Operation 300 [1/1] (2.07ns)   --->   "%mul_ln113_45 = mul i64 %zext_ln113_18, i64 %zext_ln113_12" [d5.cpp:113]   --->   Operation 300 'mul' 'mul_ln113_45' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 301 '%mul_ln113_46 = mul i64 %zext_ln113_17, i64 %zext_ln113_12'
ST_26 : Operation 301 [1/1] (2.07ns)   --->   "%mul_ln113_46 = mul i64 %zext_ln113_17, i64 %zext_ln113_12" [d5.cpp:113]   --->   Operation 301 'mul' 'mul_ln113_46' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 302 '%mul_ln113_47 = mul i64 %zext_ln113_14, i64 %zext_ln113_12'
ST_26 : Operation 302 [1/1] (2.07ns)   --->   "%mul_ln113_47 = mul i64 %zext_ln113_14, i64 %zext_ln113_12" [d5.cpp:113]   --->   Operation 302 'mul' 'mul_ln113_47' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_1 = add i64 %mul_ln113_15, i64 %mul_ln113_17" [d5.cpp:113]   --->   Operation 303 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 304 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_2 = add i64 %add_ln113_1, i64 %mul_ln113_13" [d5.cpp:113]   --->   Operation 304 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_3 = add i64 %add_ln113_2, i64 %add_ln113" [d5.cpp:113]   --->   Operation 305 'add' 'add_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_4 = add i64 %mul_ln113_19, i64 %mul_ln113_21" [d5.cpp:113]   --->   Operation 306 'add' 'add_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_5 = add i64 %mul_ln113_25, i64 %add159_1209275_loc_load" [d5.cpp:113]   --->   Operation 307 'add' 'add_ln113_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 308 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_6 = add i64 %add_ln113_5, i64 %mul_ln113_23" [d5.cpp:113]   --->   Operation 308 'add' 'add_ln113_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 309 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_7 = add i64 %add_ln113_6, i64 %add_ln113_4" [d5.cpp:113]   --->   Operation 309 'add' 'add_ln113_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 310 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_44 = add i64 %add_ln113_7, i64 %add_ln113_3" [d5.cpp:113]   --->   Operation 310 'add' 'arr_44' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_10 = add i64 %mul_ln113_36, i64 %mul_ln113_39" [d5.cpp:113]   --->   Operation 311 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 312 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_11 = add i64 %add_ln113_10, i64 %mul_ln113_33" [d5.cpp:113]   --->   Operation 312 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_12 = add i64 %add_ln113_11, i64 %add_ln113_9" [d5.cpp:113]   --->   Operation 313 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_13 = add i64 %mul_ln113_42, i64 %mul_ln113_45" [d5.cpp:113]   --->   Operation 314 'add' 'add_ln113_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_14 = add i64 %mul_ln113_51, i64 %add159_2222276_loc_load" [d5.cpp:113]   --->   Operation 315 'add' 'add_ln113_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 316 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_15 = add i64 %add_ln113_14, i64 %mul_ln113_48" [d5.cpp:113]   --->   Operation 316 'add' 'add_ln113_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 317 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_16 = add i64 %add_ln113_15, i64 %add_ln113_13" [d5.cpp:113]   --->   Operation 317 'add' 'add_ln113_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 318 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_45 = add i64 %add_ln113_16, i64 %add_ln113_12" [d5.cpp:113]   --->   Operation 318 'add' 'arr_45' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_19 = add i64 %mul_ln113_3, i64 %mul_ln113_4" [d5.cpp:113]   --->   Operation 319 'add' 'add_ln113_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 320 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_20 = add i64 %add_ln113_19, i64 %mul_ln113_2" [d5.cpp:113]   --->   Operation 320 'add' 'add_ln113_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_21 = add i64 %add_ln113_20, i64 %add_ln113_18" [d5.cpp:113]   --->   Operation 321 'add' 'add_ln113_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_22 = add i64 %mul_ln113_5, i64 %mul_ln113_6" [d5.cpp:113]   --->   Operation 322 'add' 'add_ln113_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_23 = add i64 %mul_ln113_8, i64 %add159_3235277_loc_load" [d5.cpp:113]   --->   Operation 323 'add' 'add_ln113_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 324 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_24 = add i64 %add_ln113_23, i64 %mul_ln113_7" [d5.cpp:113]   --->   Operation 324 'add' 'add_ln113_24' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 325 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_25 = add i64 %add_ln113_24, i64 %add_ln113_22" [d5.cpp:113]   --->   Operation 325 'add' 'add_ln113_25' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 326 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_46 = add i64 %add_ln113_25, i64 %add_ln113_21" [d5.cpp:113]   --->   Operation 326 'add' 'arr_46' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_28 = add i64 %mul_ln113_37, i64 %mul_ln113_40" [d5.cpp:113]   --->   Operation 327 'add' 'add_ln113_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 328 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_29 = add i64 %add_ln113_28, i64 %mul_ln113_34" [d5.cpp:113]   --->   Operation 328 'add' 'add_ln113_29' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_30 = add i64 %add_ln113_29, i64 %add_ln113_27" [d5.cpp:113]   --->   Operation 329 'add' 'add_ln113_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_31 = add i64 %mul_ln113_43, i64 %mul_ln113_46" [d5.cpp:113]   --->   Operation 330 'add' 'add_ln113_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_32 = add i64 %mul_ln113_52, i64 %add159_4248278_loc_load" [d5.cpp:113]   --->   Operation 331 'add' 'add_ln113_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 332 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_33 = add i64 %add_ln113_32, i64 %mul_ln113_49" [d5.cpp:113]   --->   Operation 332 'add' 'add_ln113_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 333 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_34 = add i64 %add_ln113_33, i64 %add_ln113_31" [d5.cpp:113]   --->   Operation 333 'add' 'add_ln113_34' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 334 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_47 = add i64 %add_ln113_34, i64 %add_ln113_30" [d5.cpp:113]   --->   Operation 334 'add' 'arr_47' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_37 = add i64 %mul_ln113_16, i64 %mul_ln113_18" [d5.cpp:113]   --->   Operation 335 'add' 'add_ln113_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 336 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_38 = add i64 %add_ln113_37, i64 %mul_ln113_14" [d5.cpp:113]   --->   Operation 336 'add' 'add_ln113_38' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_39 = add i64 %add_ln113_38, i64 %add_ln113_36" [d5.cpp:113]   --->   Operation 337 'add' 'add_ln113_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_40 = add i64 %mul_ln113_20, i64 %mul_ln113_22" [d5.cpp:113]   --->   Operation 338 'add' 'add_ln113_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_41 = add i64 %mul_ln113_26, i64 %add159_5279_loc_load" [d5.cpp:113]   --->   Operation 339 'add' 'add_ln113_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 340 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_42 = add i64 %add_ln113_41, i64 %mul_ln113_24" [d5.cpp:113]   --->   Operation 340 'add' 'add_ln113_42' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 341 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_43 = add i64 %add_ln113_42, i64 %add_ln113_40" [d5.cpp:113]   --->   Operation 341 'add' 'add_ln113_43' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 342 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_48 = add i64 %add_ln113_43, i64 %add_ln113_39" [d5.cpp:113]   --->   Operation 342 'add' 'arr_48' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_46 = add i64 %mul_ln113_38, i64 %mul_ln113_41" [d5.cpp:113]   --->   Operation 343 'add' 'add_ln113_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 344 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_47 = add i64 %add_ln113_46, i64 %mul_ln113_35" [d5.cpp:113]   --->   Operation 344 'add' 'add_ln113_47' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_48 = add i64 %add_ln113_47, i64 %add_ln113_45" [d5.cpp:113]   --->   Operation 345 'add' 'add_ln113_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_49 = add i64 %mul_ln113_44, i64 %mul_ln113_47" [d5.cpp:113]   --->   Operation 346 'add' 'add_ln113_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_50 = add i64 %mul_ln113_53, i64 %add159_6280_loc_load" [d5.cpp:113]   --->   Operation 347 'add' 'add_ln113_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 348 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_51 = add i64 %add_ln113_50, i64 %mul_ln113_50" [d5.cpp:113]   --->   Operation 348 'add' 'add_ln113_51' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 349 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113_52 = add i64 %add_ln113_51, i64 %add_ln113_49" [d5.cpp:113]   --->   Operation 349 'add' 'add_ln113_52' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 350 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_49 = add i64 %add_ln113_52, i64 %add_ln113_48" [d5.cpp:113]   --->   Operation 350 'add' 'arr_49' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 351 [2/2] (0.67ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %arr_49, i64 %arr_48, i64 %arr_47, i64 %arr_46, i64 %arr_45, i64 %arr_44, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add289_5265_loc, i64 %add289_4264_loc, i64 %add289_3263_loc, i64 %add289_2262_loc, i64 %add289_1136261_loc, i64 %add289260_loc" [d5.cpp:113]   --->   Operation 351 'call' 'call_ln113' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i32 %arg1_r_3_loc_load" [d5.cpp:184]   --->   Operation 352 'zext' 'zext_ln184_3' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 353 '%mul_ln184_3 = mul i64 %zext_ln113_18, i64 %zext_ln184_3'
ST_26 : Operation 353 [1/1] (2.07ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln113_18, i64 %zext_ln184_3" [d5.cpp:184]   --->   Operation 353 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln184_4 = zext i32 %arg1_r_2_loc_load" [d5.cpp:184]   --->   Operation 354 'zext' 'zext_ln184_4' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 355 '%mul_ln184_4 = mul i64 %zext_ln113_2, i64 %zext_ln184_4'
ST_26 : Operation 355 [1/1] (2.07ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln113_2, i64 %zext_ln184_4" [d5.cpp:184]   --->   Operation 355 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln184_5 = zext i32 %arg1_r_1_loc_load" [d5.cpp:184]   --->   Operation 356 'zext' 'zext_ln184_5' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (1.34ns)   --->   Input mux for Operation 357 '%mul_ln184_5 = mul i64 %zext_ln113_19, i64 %zext_ln184_5'
ST_26 : Operation 357 [1/1] (2.07ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln113_19, i64 %zext_ln184_5" [d5.cpp:184]   --->   Operation 357 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i33 %tmp4" [d5.cpp:113]   --->   Operation 358 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.72ns)   --->   Input mux for Operation 359 '%tmp5 = mul i64 %tmp4_cast, i64 %zext_ln113_10'
ST_26 : Operation 359 [1/1] (2.69ns)   --->   "%tmp5 = mul i64 %tmp4_cast, i64 %zext_ln113_10" [d5.cpp:113]   --->   Operation 359 'mul' 'tmp5' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 360 [1/1] (1.01ns)   --->   "%tmp6 = add i33 %zext_ln113_27, i33 %zext_ln113_35" [d5.cpp:113]   --->   Operation 360 'add' 'tmp6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i33 %tmp6" [d5.cpp:113]   --->   Operation 361 'zext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.72ns)   --->   Input mux for Operation 362 '%tmp7 = mul i64 %tmp6_cast, i64 %zext_ln113_4'
ST_26 : Operation 362 [1/1] (2.69ns)   --->   "%tmp7 = mul i64 %tmp6_cast, i64 %zext_ln113_4" [d5.cpp:113]   --->   Operation 362 'mul' 'tmp7' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [1/1] (1.01ns)   --->   "%tmp8 = add i33 %zext_ln113_33, i33 %zext_ln113_31" [d5.cpp:113]   --->   Operation 363 'add' 'tmp8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 364 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i33 %tmp8" [d5.cpp:113]   --->   Operation 364 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.72ns)   --->   Input mux for Operation 365 '%tmp9 = mul i64 %tmp8_cast, i64 %zext_ln113_11'
ST_26 : Operation 365 [1/1] (2.69ns)   --->   "%tmp9 = mul i64 %tmp8_cast, i64 %zext_ln113_11" [d5.cpp:113]   --->   Operation 365 'mul' 'tmp9' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 366 [1/1] (1.01ns)   --->   "%tmp10 = add i33 %zext_ln113_25, i33 %zext_ln113_26" [d5.cpp:113]   --->   Operation 366 'add' 'tmp10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 367 [1/1] (1.01ns)   --->   "%tmp12 = add i33 %zext_ln113_34, i33 %zext_ln113_30" [d5.cpp:113]   --->   Operation 367 'add' 'tmp12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 368 [1/1] (1.01ns)   --->   "%tmp14 = add i33 %zext_ln113_36, i33 %zext_ln113_23" [d5.cpp:113]   --->   Operation 368 'add' 'tmp14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%tmp14_cast = zext i33 %tmp14" [d5.cpp:113]   --->   Operation 369 'zext' 'tmp14_cast' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.72ns)   --->   Input mux for Operation 370 '%tmp15 = mul i64 %tmp14_cast, i64 %zext_ln113_6'
ST_26 : Operation 370 [1/1] (2.69ns)   --->   "%tmp15 = mul i64 %tmp14_cast, i64 %zext_ln113_6" [d5.cpp:113]   --->   Operation 370 'mul' 'tmp15' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 371 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184_4, i64 %tmp7" [d5.cpp:184]   --->   Operation 371 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 372 [1/1] (1.08ns)   --->   "%add_ln184_4 = add i64 %mul_ln184_5, i64 %tmp9" [d5.cpp:184]   --->   Operation 372 'add' 'add_ln184_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 373 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_4" [d5.cpp:184]   --->   Operation 374 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (1.08ns)   --->   "%add_ln184_5 = add i64 %add_ln184_4, i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 375 'add' 'add_ln184_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 376 [1/1] (0.97ns)   --->   "%add_ln184_8 = add i28 %trunc_ln184_3, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 376 'add' 'add_ln184_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 377 [1/1] (1.08ns)   --->   "%add_ln184_13 = add i64 %tmp3, i64 %mul_ln184_3" [d5.cpp:184]   --->   Operation 377 'add' 'add_ln184_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 378 [1/1] (1.08ns)   --->   "%add_ln184_14 = add i64 %tmp5, i64 %tmp15" [d5.cpp:184]   --->   Operation 378 'add' 'add_ln184_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln184_6 = trunc i64 %add_ln184_13" [d5.cpp:184]   --->   Operation 379 'trunc' 'trunc_ln184_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln184_7 = trunc i64 %add_ln184_14" [d5.cpp:184]   --->   Operation 380 'trunc' 'trunc_ln184_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 381 [1/1] (1.08ns)   --->   "%add_ln184_15 = add i64 %add_ln184_14, i64 %add_ln184_13" [d5.cpp:184]   --->   Operation 381 'add' 'add_ln184_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 382 [1/1] (0.97ns)   --->   "%add_ln184_17 = add i28 %trunc_ln184_7, i28 %trunc_ln184_6" [d5.cpp:184]   --->   Operation 382 'add' 'add_ln184_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.59>
ST_27 : Operation 383 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 383 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 384 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 384 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 385 [1/2] (1.09ns)   --->   "%call_ln113 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %arr_49, i64 %arr_48, i64 %arr_47, i64 %arr_46, i64 %arr_45, i64 %arr_44, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add289_5265_loc, i64 %add289_4264_loc, i64 %add289_3263_loc, i64 %add289_2262_loc, i64 %add289_1136261_loc, i64 %add289260_loc" [d5.cpp:113]   --->   Operation 385 'call' 'call_ln113' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i32 %arg2_r_loc_load" [d5.cpp:165]   --->   Operation 386 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 387 '%mul_ln165 = mul i64 %zext_ln165, i64 %zext_ln113_4'
ST_27 : Operation 387 [1/1] (2.07ns)   --->   "%mul_ln165 = mul i64 %zext_ln165, i64 %zext_ln113_4" [d5.cpp:165]   --->   Operation 387 'mul' 'mul_ln165' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 388 '%mul_ln165_1 = mul i64 %zext_ln113_22, i64 %zext_ln113_5'
ST_27 : Operation 388 [1/1] (2.07ns)   --->   "%mul_ln165_1 = mul i64 %zext_ln113_22, i64 %zext_ln113_5" [d5.cpp:165]   --->   Operation 388 'mul' 'mul_ln165_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 389 '%mul_ln113_54 = mul i64 %conv36, i64 %zext_ln113_13'
ST_27 : Operation 389 [1/1] (2.07ns)   --->   "%mul_ln113_54 = mul i64 %conv36, i64 %zext_ln113_13" [d5.cpp:113]   --->   Operation 389 'mul' 'mul_ln113_54' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 390 '%mul_ln165_2 = mul i64 %zext_ln165, i64 %zext_ln113_11'
ST_27 : Operation 390 [1/1] (2.07ns)   --->   "%mul_ln165_2 = mul i64 %zext_ln165, i64 %zext_ln113_11" [d5.cpp:165]   --->   Operation 390 'mul' 'mul_ln165_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 391 '%mul_ln165_3 = mul i64 %zext_ln113_16, i64 %zext_ln113_12'
ST_27 : Operation 391 [1/1] (2.07ns)   --->   "%mul_ln165_3 = mul i64 %zext_ln113_16, i64 %zext_ln113_12" [d5.cpp:165]   --->   Operation 391 'mul' 'mul_ln165_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 392 '%mul_ln165_4 = mul i64 %zext_ln113_20, i64 %zext_ln113_11'
ST_27 : Operation 392 [1/1] (2.07ns)   --->   "%mul_ln165_4 = mul i64 %zext_ln113_20, i64 %zext_ln113_11" [d5.cpp:165]   --->   Operation 392 'mul' 'mul_ln165_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 393 '%mul_ln165_5 = mul i64 %zext_ln113_16, i64 %zext_ln113_5'
ST_27 : Operation 393 [1/1] (2.07ns)   --->   "%mul_ln165_5 = mul i64 %zext_ln113_16, i64 %zext_ln113_5" [d5.cpp:165]   --->   Operation 393 'mul' 'mul_ln165_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 394 '%mul_ln165_6 = mul i64 %zext_ln113_22, i64 %zext_ln113_12'
ST_27 : Operation 394 [1/1] (2.07ns)   --->   "%mul_ln165_6 = mul i64 %zext_ln113_22, i64 %zext_ln113_12" [d5.cpp:165]   --->   Operation 394 'mul' 'mul_ln165_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 395 '%mul_ln165_7 = mul i64 %zext_ln165, i64 %zext_ln113_10'
ST_27 : Operation 395 [1/1] (2.07ns)   --->   "%mul_ln165_7 = mul i64 %zext_ln165, i64 %zext_ln113_10" [d5.cpp:165]   --->   Operation 395 'mul' 'mul_ln165_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 396 '%mul_ln165_8 = mul i64 %zext_ln113_22, i64 %zext_ln113_4'
ST_27 : Operation 396 [1/1] (2.07ns)   --->   "%mul_ln165_8 = mul i64 %zext_ln113_22, i64 %zext_ln113_4" [d5.cpp:165]   --->   Operation 396 'mul' 'mul_ln165_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 397 '%mul_ln165_9 = mul i64 %zext_ln113_22, i64 %zext_ln113_11'
ST_27 : Operation 397 [1/1] (2.07ns)   --->   "%mul_ln165_9 = mul i64 %zext_ln113_22, i64 %zext_ln113_11" [d5.cpp:165]   --->   Operation 397 'mul' 'mul_ln165_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 398 '%mul_ln165_10 = mul i64 %zext_ln113_20, i64 %zext_ln113_5'
ST_27 : Operation 398 [1/1] (2.07ns)   --->   "%mul_ln165_10 = mul i64 %zext_ln113_20, i64 %zext_ln113_5" [d5.cpp:165]   --->   Operation 398 'mul' 'mul_ln165_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 399 '%mul_ln165_11 = mul i64 %zext_ln165, i64 %zext_ln113_5'
ST_27 : Operation 399 [1/1] (2.07ns)   --->   "%mul_ln165_11 = mul i64 %zext_ln165, i64 %zext_ln113_5" [d5.cpp:165]   --->   Operation 399 'mul' 'mul_ln165_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 400 '%mul_ln165_12 = mul i64 %zext_ln113_7, i64 %zext_ln113_12'
ST_27 : Operation 400 [1/1] (2.07ns)   --->   "%mul_ln165_12 = mul i64 %zext_ln113_7, i64 %zext_ln113_12" [d5.cpp:165]   --->   Operation 400 'mul' 'mul_ln165_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 401 '%mul_ln165_13 = mul i64 %zext_ln113_20, i64 %zext_ln113_12'
ST_27 : Operation 401 [1/1] (2.07ns)   --->   "%mul_ln165_13 = mul i64 %zext_ln113_20, i64 %zext_ln113_12" [d5.cpp:165]   --->   Operation 401 'mul' 'mul_ln165_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 402 '%mul_ln165_14 = mul i64 %zext_ln165, i64 %zext_ln113_12'
ST_27 : Operation 402 [1/1] (2.07ns)   --->   "%mul_ln165_14 = mul i64 %zext_ln165, i64 %zext_ln113_12" [d5.cpp:165]   --->   Operation 402 'mul' 'mul_ln165_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg1_r_6_loc_load" [d5.cpp:184]   --->   Operation 403 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 404 '%mul_ln184 = mul i64 %zext_ln113_1, i64 %zext_ln184'
ST_27 : Operation 404 [1/1] (2.07ns)   --->   "%mul_ln184 = mul i64 %zext_ln113_1, i64 %zext_ln184" [d5.cpp:184]   --->   Operation 404 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i32 %arg1_r_5_loc_load" [d5.cpp:184]   --->   Operation 405 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 406 '%mul_ln184_1 = mul i64 %zext_ln113_17, i64 %zext_ln184_1'
ST_27 : Operation 406 [1/1] (2.07ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln113_17, i64 %zext_ln184_1" [d5.cpp:184]   --->   Operation 406 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i32 %arg1_r_4_loc_load" [d5.cpp:184]   --->   Operation 407 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 408 '%mul_ln184_2 = mul i64 %zext_ln113_8, i64 %zext_ln184_2'
ST_27 : Operation 408 [1/1] (2.07ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln113_8, i64 %zext_ln184_2" [d5.cpp:184]   --->   Operation 408 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln184_6 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 409 'zext' 'zext_ln184_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 410 '%mul_ln184_6 = mul i64 %zext_ln113_21, i64 %zext_ln184_6'
ST_27 : Operation 410 [1/1] (2.07ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln113_21, i64 %zext_ln184_6" [d5.cpp:184]   --->   Operation 410 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_cast = zext i33 %tmp" [d5.cpp:113]   --->   Operation 411 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.72ns)   --->   Input mux for Operation 412 '%tmp1 = mul i64 %tmp_cast, i64 %zext_ln113_14'
ST_27 : Operation 412 [1/1] (2.69ns)   --->   "%tmp1 = mul i64 %tmp_cast, i64 %zext_ln113_14" [d5.cpp:113]   --->   Operation 412 'mul' 'tmp1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 413 [1/1] (0.00ns)   --->   "%tmp10_cast = zext i33 %tmp10" [d5.cpp:113]   --->   Operation 413 'zext' 'tmp10_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.72ns)   --->   Input mux for Operation 414 '%tmp11 = mul i64 %tmp10_cast, i64 %zext_ln113_5'
ST_27 : Operation 414 [1/1] (2.69ns)   --->   "%tmp11 = mul i64 %tmp10_cast, i64 %zext_ln113_5" [d5.cpp:113]   --->   Operation 414 'mul' 'tmp11' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 415 [1/1] (0.00ns)   --->   "%tmp12_cast = zext i33 %tmp12" [d5.cpp:113]   --->   Operation 415 'zext' 'tmp12_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.72ns)   --->   Input mux for Operation 416 '%tmp13 = mul i64 %tmp12_cast, i64 %zext_ln113_12'
ST_27 : Operation 416 [1/1] (2.69ns)   --->   "%tmp13 = mul i64 %tmp12_cast, i64 %zext_ln113_12" [d5.cpp:113]   --->   Operation 416 'mul' 'tmp13' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 417 '%mul_ln185 = mul i64 %zext_ln113_15, i64 %zext_ln113_6'
ST_27 : Operation 417 [1/1] (2.07ns)   --->   "%mul_ln185 = mul i64 %zext_ln113_15, i64 %zext_ln113_6" [d5.cpp:185]   --->   Operation 417 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 418 '%mul_ln185_8 = mul i64 %zext_ln113_19, i64 %zext_ln184_6'
ST_27 : Operation 418 [1/1] (2.07ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln113_19, i64 %zext_ln184_6" [d5.cpp:185]   --->   Operation 418 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 419 '%mul_ln186 = mul i64 %zext_ln113_7, i64 %zext_ln113_6'
ST_27 : Operation 419 [1/1] (2.07ns)   --->   "%mul_ln186 = mul i64 %zext_ln113_7, i64 %zext_ln113_6" [d5.cpp:186]   --->   Operation 419 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 420 '%mul_ln186_7 = mul i64 %zext_ln113_18, i64 %zext_ln184_5'
ST_27 : Operation 420 [1/1] (2.07ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln113_18, i64 %zext_ln184_5" [d5.cpp:186]   --->   Operation 420 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_5 = add i64 %mul_ln165_9, i64 %mul_ln165_10" [d5.cpp:186]   --->   Operation 421 'add' 'add_ln186_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 422 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_7 = add i64 %add_ln186_5, i64 %mul_ln165" [d5.cpp:186]   --->   Operation 422 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_8 = add i64 %mul_ln165_3, i64 %mul_ln186_7" [d5.cpp:186]   --->   Operation 423 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 424 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i64 %add_ln186_8, i64 %mul_ln186" [d5.cpp:186]   --->   Operation 424 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_7" [d5.cpp:186]   --->   Operation 425 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_9" [d5.cpp:186]   --->   Operation 426 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 427 [1/1] (1.08ns)   --->   "%add_ln186_10 = add i64 %add_ln186_9, i64 %add_ln186_7" [d5.cpp:186]   --->   Operation 427 'add' 'add_ln186_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 428 [1/1] (0.97ns)   --->   "%add_ln186_12 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 428 'add' 'add_ln186_12' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 429 '%mul_ln187 = mul i64 %zext_ln113_1, i64 %zext_ln184_3'
ST_27 : Operation 429 [1/1] (2.07ns)   --->   "%mul_ln187 = mul i64 %zext_ln113_1, i64 %zext_ln184_3" [d5.cpp:187]   --->   Operation 429 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 430 '%mul_ln187_1 = mul i64 %zext_ln113_16, i64 %zext_ln113_6'
ST_27 : Operation 430 [1/1] (2.07ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln113_16, i64 %zext_ln113_6" [d5.cpp:187]   --->   Operation 430 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 431 [1/1] (1.08ns)   --->   "%add_ln187_3 = add i64 %mul_ln165_2, i64 %mul_ln165_1" [d5.cpp:187]   --->   Operation 431 'add' 'add_ln187_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_5 = add i64 %mul_ln165_13, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 432 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 433 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_6 = add i64 %add_ln187_5, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 433 'add' 'add_ln187_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 434 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln187_3 = trunc i64 %add_ln187_6" [d5.cpp:187]   --->   Operation 435 'trunc' 'trunc_ln187_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 436 [1/1] (1.08ns)   --->   "%add_ln187_7 = add i64 %add_ln187_6, i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 436 'add' 'add_ln187_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 437 [1/1] (0.97ns)   --->   "%add_ln187_9 = add i28 %trunc_ln187_3, i28 %trunc_ln187_2" [d5.cpp:187]   --->   Operation 437 'add' 'add_ln187_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 438 '%mul_ln188_3 = mul i64 %zext_ln113_15, i64 %zext_ln184_1'
ST_27 : Operation 438 [1/1] (2.07ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln113_15, i64 %zext_ln184_1" [d5.cpp:188]   --->   Operation 438 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i64 %mul_ln165_6, i64 %mul_ln188_3" [d5.cpp:188]   --->   Operation 439 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 440 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln188_4 = add i64 %add_ln188_3, i64 %mul_ln165_11" [d5.cpp:188]   --->   Operation 440 'add' 'add_ln188_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_4" [d5.cpp:188]   --->   Operation 441 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 442 '%mul_ln189 = mul i64 %zext_ln113_22, i64 %zext_ln113_6'
ST_27 : Operation 442 [1/1] (2.07ns)   --->   "%mul_ln189 = mul i64 %zext_ln113_22, i64 %zext_ln113_6" [d5.cpp:189]   --->   Operation 442 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 443 '%mul_ln189_1 = mul i64 %zext_ln113_20, i64 %zext_ln113_13'
ST_27 : Operation 443 [1/1] (2.07ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln113_20, i64 %zext_ln113_13" [d5.cpp:189]   --->   Operation 443 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln189_1 = add i64 %mul_ln165_14, i64 %mul_ln189_1" [d5.cpp:189]   --->   Operation 444 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 445 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln189 = add i64 %add_ln189_1, i64 %mul_ln189" [d5.cpp:189]   --->   Operation 445 'add' 'add_ln189' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 446 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 447 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_6'
ST_27 : Operation 447 [1/1] (2.07ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_6" [d5.cpp:190]   --->   Operation 447 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 448 '%mul_ln190_1 = mul i64 %zext_ln113_21, i64 %zext_ln184_5'
ST_27 : Operation 448 [1/1] (2.07ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln113_21, i64 %zext_ln184_5" [d5.cpp:190]   --->   Operation 448 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 449 '%mul_ln190_2 = mul i64 %zext_ln113_19, i64 %zext_ln184_4'
ST_27 : Operation 449 [1/1] (2.07ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln113_19, i64 %zext_ln184_4" [d5.cpp:190]   --->   Operation 449 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 450 '%mul_ln190_3 = mul i64 %zext_ln113_2, i64 %zext_ln184_3'
ST_27 : Operation 450 [1/1] (2.07ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln113_2, i64 %zext_ln184_3" [d5.cpp:190]   --->   Operation 450 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 451 '%mul_ln190_4 = mul i64 %zext_ln113_18, i64 %zext_ln184_2'
ST_27 : Operation 451 [1/1] (2.07ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln113_18, i64 %zext_ln184_2" [d5.cpp:190]   --->   Operation 451 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 452 '%mul_ln190_5 = mul i64 %zext_ln113_1, i64 %zext_ln113_13'
ST_27 : Operation 452 [1/1] (2.07ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln113_1, i64 %zext_ln113_13" [d5.cpp:190]   --->   Operation 452 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 453 '%mul_ln190_6 = mul i64 %zext_ln113_17, i64 %zext_ln184'
ST_27 : Operation 453 [1/1] (2.07ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln113_17, i64 %zext_ln184" [d5.cpp:190]   --->   Operation 453 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 454 '%mul_ln190_7 = mul i64 %zext_ln113_8, i64 %zext_ln184_1'
ST_27 : Operation 454 [1/1] (2.07ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln113_8, i64 %zext_ln184_1" [d5.cpp:190]   --->   Operation 454 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 455 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 455 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 456 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 456 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 457 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 458 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 459 [1/1] (1.08ns)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 459 'add' 'add_ln190_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 460 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_6, i64 %mul_ln190_7" [d5.cpp:190]   --->   Operation 460 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 461 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 461 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 462 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 463 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 464 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 464 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 465 [1/1] (0.97ns)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 465 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 466 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 466 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 467 '%mul_ln191 = mul i64 %zext_ln113_14, i64 %zext_ln184_6'
ST_27 : Operation 467 [1/1] (2.07ns)   --->   "%mul_ln191 = mul i64 %zext_ln113_14, i64 %zext_ln184_6" [d5.cpp:191]   --->   Operation 467 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 468 '%mul_ln191_1 = mul i64 %zext_ln113, i64 %zext_ln184_5'
ST_27 : Operation 468 [1/1] (2.07ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln113, i64 %zext_ln184_5" [d5.cpp:191]   --->   Operation 468 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 469 '%mul_ln191_2 = mul i64 %zext_ln113_15, i64 %zext_ln184_4'
ST_27 : Operation 469 [1/1] (2.07ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln113_15, i64 %zext_ln184_4" [d5.cpp:191]   --->   Operation 469 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 470 '%mul_ln191_3 = mul i64 %zext_ln113_7, i64 %zext_ln184_3'
ST_27 : Operation 470 [1/1] (2.07ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln113_7, i64 %zext_ln184_3" [d5.cpp:191]   --->   Operation 470 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 471 '%mul_ln191_4 = mul i64 %zext_ln113_16, i64 %zext_ln184_2'
ST_27 : Operation 471 [1/1] (2.07ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln113_16, i64 %zext_ln184_2" [d5.cpp:191]   --->   Operation 471 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 472 '%mul_ln191_5 = mul i64 %zext_ln113_20, i64 %zext_ln184_1'
ST_27 : Operation 472 [1/1] (2.07ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln113_20, i64 %zext_ln184_1" [d5.cpp:191]   --->   Operation 472 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 473 '%mul_ln191_6 = mul i64 %zext_ln165, i64 %zext_ln113_13'
ST_27 : Operation 473 [1/1] (2.07ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln165, i64 %zext_ln113_13" [d5.cpp:191]   --->   Operation 473 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 474 '%mul_ln191_7 = mul i64 %zext_ln113_22, i64 %zext_ln184'
ST_27 : Operation 474 [1/1] (2.07ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln113_22, i64 %zext_ln184" [d5.cpp:191]   --->   Operation 474 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 475 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 475 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 476 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 476 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 477 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 478 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 479 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 479 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 480 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 480 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 481 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 481 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 482 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 483 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 484 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 484 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 485 [1/1] (0.97ns)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 485 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 486 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 486 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 487 '%mul_ln196 = mul i64 %zext_ln113_20, i64 %zext_ln184_6'
ST_27 : Operation 487 [1/1] (2.07ns)   --->   "%mul_ln196 = mul i64 %zext_ln113_20, i64 %zext_ln184_6" [d5.cpp:196]   --->   Operation 487 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 488 '%mul_ln196_1 = mul i64 %zext_ln113_22, i64 %zext_ln184_5'
ST_27 : Operation 488 [1/1] (2.07ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln113_22, i64 %zext_ln184_5" [d5.cpp:196]   --->   Operation 488 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 489 '%mul_ln196_2 = mul i64 %zext_ln165, i64 %zext_ln184_4'
ST_27 : Operation 489 [1/1] (2.07ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln165, i64 %zext_ln184_4" [d5.cpp:196]   --->   Operation 489 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 490 '%mul_ln197 = mul i64 %zext_ln165, i64 %zext_ln184_5'
ST_27 : Operation 490 [1/1] (2.07ns)   --->   "%mul_ln197 = mul i64 %zext_ln165, i64 %zext_ln184_5" [d5.cpp:197]   --->   Operation 490 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 491 '%mul_ln197_1 = mul i64 %zext_ln113_22, i64 %zext_ln184_6'
ST_27 : Operation 491 [1/1] (2.07ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln113_22, i64 %zext_ln184_6" [d5.cpp:197]   --->   Operation 491 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 492 '%mul_ln198 = mul i64 %zext_ln165, i64 %zext_ln184_6'
ST_27 : Operation 492 [1/1] (2.07ns)   --->   "%mul_ln198 = mul i64 %zext_ln165, i64 %zext_ln184_6" [d5.cpp:198]   --->   Operation 492 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 493 '%mul_ln200 = mul i64 %zext_ln113_1, i64 %zext_ln184_6'
ST_27 : Operation 493 [1/1] (2.07ns)   --->   "%mul_ln200 = mul i64 %zext_ln113_1, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 493 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 494 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 495 '%mul_ln200_1 = mul i64 %zext_ln113_14, i64 %zext_ln184_5'
ST_27 : Operation 495 [1/1] (2.07ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln113_14, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 495 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 496 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 497 '%mul_ln200_2 = mul i64 %zext_ln113, i64 %zext_ln184_4'
ST_27 : Operation 497 [1/1] (2.07ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln113, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 497 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 498 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 499 '%mul_ln200_3 = mul i64 %zext_ln113_15, i64 %zext_ln184_3'
ST_27 : Operation 499 [1/1] (2.07ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln113_15, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 499 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 500 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 501 '%mul_ln200_4 = mul i64 %zext_ln113_7, i64 %zext_ln184_2'
ST_27 : Operation 501 [1/1] (2.07ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln113_7, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 501 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 502 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 503 '%mul_ln200_5 = mul i64 %zext_ln113_16, i64 %zext_ln184_1'
ST_27 : Operation 503 [1/1] (2.07ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln113_16, i64 %zext_ln184_1" [d5.cpp:200]   --->   Operation 503 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 504 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 505 '%mul_ln200_6 = mul i64 %zext_ln113_20, i64 %zext_ln184'
ST_27 : Operation 505 [1/1] (2.07ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln113_20, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 505 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 506 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 507 '%mul_ln200_7 = mul i64 %zext_ln113_22, i64 %zext_ln113_13'
ST_27 : Operation 507 [1/1] (2.07ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln113_22, i64 %zext_ln113_13" [d5.cpp:200]   --->   Operation 507 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 508 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (1.34ns)   --->   Input mux for Operation 509 '%mul_ln200_8 = mul i64 %zext_ln165, i64 %zext_ln113_6'
ST_27 : Operation 509 [1/1] (2.07ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln165, i64 %zext_ln113_6" [d5.cpp:200]   --->   Operation 509 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 510 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 511 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 512 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 513 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 514 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 515 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 516 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 517 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 518 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 519 'trunc' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 520 [1/1] (1.08ns)   --->   "%add_ln200_2 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 520 'add' 'add_ln200_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_2" [d5.cpp:200]   --->   Operation 521 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 522 [1/1] (1.09ns)   --->   "%add_ln200_3 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 522 'add' 'add_ln200_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 523 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 523 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 524 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 525 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 525 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 526 [1/1] (1.08ns)   --->   "%add_ln200_7 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 526 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_7" [d5.cpp:200]   --->   Operation 527 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 528 [1/1] (1.09ns)   --->   "%add_ln200_8 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 528 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_8 = add i64 %mul_ln165_4, i64 %mul_ln165_7" [d5.cpp:185]   --->   Operation 529 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 530 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_9 = add i64 %add_ln185_8, i64 %mul_ln165_8" [d5.cpp:185]   --->   Operation 530 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 531 [1/1] (1.08ns)   --->   "%add_ln185_10 = add i64 %mul_ln165_5, i64 %mul_ln185" [d5.cpp:185]   --->   Operation 531 'add' 'add_ln185_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 532 [1/1] (1.08ns)   --->   "%add_ln185_11 = add i64 %mul_ln165_12, i64 %mul_ln185_8" [d5.cpp:185]   --->   Operation 532 'add' 'add_ln185_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_10" [d5.cpp:185]   --->   Operation 533 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add_ln185_11" [d5.cpp:185]   --->   Operation 534 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_12 = add i64 %add_ln185_11, i64 %add_ln185_10" [d5.cpp:185]   --->   Operation 535 'add' 'add_ln185_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln185_5 = trunc i64 %add_ln185_9" [d5.cpp:185]   --->   Operation 536 'trunc' 'trunc_ln185_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_13 = add i28 %trunc_ln185_4, i28 %trunc_ln185_3" [d5.cpp:185]   --->   Operation 537 'add' 'add_ln185_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 538 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_14 = add i64 %add_ln185_12, i64 %add_ln185_9" [d5.cpp:185]   --->   Operation 538 'add' 'add_ln185_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 539 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln185_16 = add i28 %add_ln185_13, i28 %trunc_ln185_5" [d5.cpp:185]   --->   Operation 539 'add' 'add_ln185_16' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 540 [1/1] (1.08ns)   --->   "%add_ln184 = add i64 %tmp13, i64 %mul_ln113_54" [d5.cpp:184]   --->   Operation 540 'add' 'add_ln184' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 541 [1/1] (1.08ns)   --->   "%add_ln184_1 = add i64 %mul_ln184_6, i64 %tmp11" [d5.cpp:184]   --->   Operation 541 'add' 'add_ln184_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184" [d5.cpp:184]   --->   Operation 542 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 543 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_2 = add i64 %add_ln184_1, i64 %add_ln184" [d5.cpp:184]   --->   Operation 544 'add' 'add_ln184_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_6 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 545 'add' 'add_ln184_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 546 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_9 = add i64 %add_ln184_5, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 546 'add' 'add_ln184_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 547 [1/1] (1.08ns)   --->   "%add_ln184_10 = add i64 %mul_ln184, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 547 'add' 'add_ln184_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 548 [1/1] (1.08ns)   --->   "%add_ln184_11 = add i64 %tmp1, i64 %mul_ln184_2" [d5.cpp:184]   --->   Operation 548 'add' 'add_ln184_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add_ln184_10" [d5.cpp:184]   --->   Operation 549 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln184_5 = trunc i64 %add_ln184_11" [d5.cpp:184]   --->   Operation 550 'trunc' 'trunc_ln184_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_12 = add i64 %add_ln184_11, i64 %add_ln184_10" [d5.cpp:184]   --->   Operation 551 'add' 'add_ln184_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_16 = add i28 %trunc_ln184_5, i28 %trunc_ln184_4" [d5.cpp:184]   --->   Operation 552 'add' 'add_ln184_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 553 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_18 = add i64 %add_ln184_15, i64 %add_ln184_12" [d5.cpp:184]   --->   Operation 553 'add' 'add_ln184_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 554 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln184_19 = add i28 %add_ln184_8, i28 %add_ln184_6" [d5.cpp:184]   --->   Operation 554 'add' 'add_ln184_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 555 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln184_20 = add i28 %add_ln184_17, i28 %add_ln184_16" [d5.cpp:184]   --->   Operation 555 'add' 'add_ln184_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 556 [1/1] (1.08ns)   --->   "%add_ln197 = add i64 %mul_ln197_1, i64 %mul_ln197" [d5.cpp:197]   --->   Operation 556 'add' 'add_ln197' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197" [d5.cpp:197]   --->   Operation 557 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196 = add i64 %mul_ln196_2, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 558 'add' 'add_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 559 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196, i64 %mul_ln196_1" [d5.cpp:196]   --->   Operation 559 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_1" [d5.cpp:196]   --->   Operation 560 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_9, i28 %trunc_ln200_8" [d5.cpp:208]   --->   Operation 561 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 562 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 562 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 563 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_3, i28 %trunc_ln200_4" [d5.cpp:208]   --->   Operation 563 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.12>
ST_28 : Operation 564 [1/1] (0.00ns)   --->   "%add159_14288_loc_load = load i64 %add159_14288_loc"   --->   Operation 564 'load' 'add159_14288_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 565 [1/1] (0.00ns)   --->   "%add159_13287_loc_load = load i64 %add159_13287_loc"   --->   Operation 565 'load' 'add159_13287_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 566 [1/1] (0.00ns)   --->   "%add159_12286_loc_load = load i64 %add159_12286_loc"   --->   Operation 566 'load' 'add159_12286_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 567 [1/1] (0.00ns)   --->   "%add159_11285_loc_load = load i64 %add159_11285_loc"   --->   Operation 567 'load' 'add159_11285_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 568 [1/1] (0.00ns)   --->   "%add159_7281_loc_load = load i64 %add159_7281_loc"   --->   Operation 568 'load' 'add159_7281_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 569 [1/1] (0.00ns)   --->   "%add289_5265_loc_load = load i64 %add289_5265_loc"   --->   Operation 569 'load' 'add289_5265_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 570 [1/1] (0.00ns)   --->   "%add289_4264_loc_load = load i64 %add289_4264_loc"   --->   Operation 570 'load' 'add289_4264_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 571 [1/1] (0.00ns)   --->   "%add289_3263_loc_load = load i64 %add289_3263_loc"   --->   Operation 571 'load' 'add289_3263_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 572 [1/1] (0.00ns)   --->   "%add385_2253_loc_load = load i64 %add385_2253_loc"   --->   Operation 572 'load' 'add385_2253_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 573 '%mul_ln185_1 = mul i64 %zext_ln113, i64 %zext_ln113_13'
ST_28 : Operation 573 [1/1] (2.07ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln113, i64 %zext_ln113_13" [d5.cpp:185]   --->   Operation 573 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 574 '%mul_ln185_2 = mul i64 %zext_ln113_1, i64 %zext_ln184_1'
ST_28 : Operation 574 [1/1] (2.07ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln113_1, i64 %zext_ln184_1" [d5.cpp:185]   --->   Operation 574 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 575 '%mul_ln185_3 = mul i64 %zext_ln113_17, i64 %zext_ln184_2'
ST_28 : Operation 575 [1/1] (2.07ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln113_17, i64 %zext_ln184_2" [d5.cpp:185]   --->   Operation 575 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 576 '%mul_ln185_4 = mul i64 %zext_ln113_14, i64 %zext_ln184'
ST_28 : Operation 576 [1/1] (2.07ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln113_14, i64 %zext_ln184" [d5.cpp:185]   --->   Operation 576 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 577 '%mul_ln185_5 = mul i64 %zext_ln113_8, i64 %zext_ln184_3'
ST_28 : Operation 577 [1/1] (2.07ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln113_8, i64 %zext_ln184_3" [d5.cpp:185]   --->   Operation 577 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 578 '%mul_ln185_6 = mul i64 %zext_ln113_18, i64 %zext_ln184_4'
ST_28 : Operation 578 [1/1] (2.07ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln113_18, i64 %zext_ln184_4" [d5.cpp:185]   --->   Operation 578 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 579 '%mul_ln185_7 = mul i64 %zext_ln113_2, i64 %zext_ln184_5'
ST_28 : Operation 579 [1/1] (2.07ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln113_2, i64 %zext_ln184_5" [d5.cpp:185]   --->   Operation 579 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 580 '%mul_ln186_1 = mul i64 %zext_ln113_15, i64 %zext_ln113_13'
ST_28 : Operation 580 [1/1] (2.07ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln113_15, i64 %zext_ln113_13" [d5.cpp:186]   --->   Operation 580 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 581 '%mul_ln186_2 = mul i64 %zext_ln113, i64 %zext_ln184'
ST_28 : Operation 581 [1/1] (2.07ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln113, i64 %zext_ln184" [d5.cpp:186]   --->   Operation 581 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 582 '%mul_ln186_3 = mul i64 %zext_ln113_14, i64 %zext_ln184_1'
ST_28 : Operation 582 [1/1] (2.07ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln113_14, i64 %zext_ln184_1" [d5.cpp:186]   --->   Operation 582 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 583 '%mul_ln186_4 = mul i64 %zext_ln113_1, i64 %zext_ln184_2'
ST_28 : Operation 583 [1/1] (2.07ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln113_1, i64 %zext_ln184_2" [d5.cpp:186]   --->   Operation 583 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 584 '%mul_ln186_5 = mul i64 %zext_ln113_17, i64 %zext_ln184_3'
ST_28 : Operation 584 [1/1] (2.07ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln113_17, i64 %zext_ln184_3" [d5.cpp:186]   --->   Operation 584 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 585 '%mul_ln186_6 = mul i64 %zext_ln113_8, i64 %zext_ln184_4'
ST_28 : Operation 585 [1/1] (2.07ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln113_8, i64 %zext_ln184_4" [d5.cpp:186]   --->   Operation 585 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186 = add i64 %mul_ln186_6, i64 %mul_ln186_4" [d5.cpp:186]   --->   Operation 586 'add' 'add_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 587 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_1 = add i64 %add_ln186, i64 %mul_ln186_5" [d5.cpp:186]   --->   Operation 587 'add' 'add_ln186_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_2 = add i64 %mul_ln186_3, i64 %mul_ln186_2" [d5.cpp:186]   --->   Operation 588 'add' 'add_ln186_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 589 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln186_3 = add i64 %add_ln186_2, i64 %mul_ln186_1" [d5.cpp:186]   --->   Operation 589 'add' 'add_ln186_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 590 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 591 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 592 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %add_ln186_3, i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 592 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_11 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 593 'add' 'add_ln186_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 594 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_13 = add i28 %add_ln186_12, i28 %add_ln186_11" [d5.cpp:186]   --->   Operation 594 'add' 'add_ln186_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 595 '%mul_ln187_2 = mul i64 %zext_ln113_7, i64 %zext_ln113_13'
ST_28 : Operation 595 [1/1] (2.07ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln113_7, i64 %zext_ln113_13" [d5.cpp:187]   --->   Operation 595 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 596 '%mul_ln187_3 = mul i64 %zext_ln113_15, i64 %zext_ln184'
ST_28 : Operation 596 [1/1] (2.07ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln113_15, i64 %zext_ln184" [d5.cpp:187]   --->   Operation 596 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 597 '%mul_ln187_4 = mul i64 %zext_ln113, i64 %zext_ln184_1'
ST_28 : Operation 597 [1/1] (2.07ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln113, i64 %zext_ln184_1" [d5.cpp:187]   --->   Operation 597 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 598 '%mul_ln187_5 = mul i64 %zext_ln113_14, i64 %zext_ln184_2'
ST_28 : Operation 598 [1/1] (2.07ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln113_14, i64 %zext_ln184_2" [d5.cpp:187]   --->   Operation 598 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 599 [1/1] (1.08ns)   --->   "%add_ln187 = add i64 %mul_ln187_4, i64 %mul_ln187_5" [d5.cpp:187]   --->   Operation 599 'add' 'add_ln187' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 600 [1/1] (1.08ns)   --->   "%add_ln187_1 = add i64 %mul_ln187_3, i64 %mul_ln187_2" [d5.cpp:187]   --->   Operation 600 'add' 'add_ln187_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187" [d5.cpp:187]   --->   Operation 601 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 602 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 603 [1/1] (1.08ns)   --->   "%add_ln187_2 = add i64 %add_ln187_1, i64 %add_ln187" [d5.cpp:187]   --->   Operation 603 'add' 'add_ln187_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_8 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 604 'add' 'add_ln187_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 605 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln187_10 = add i28 %add_ln187_9, i28 %add_ln187_8" [d5.cpp:187]   --->   Operation 605 'add' 'add_ln187_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 606 '%mul_ln188 = mul i64 %zext_ln113_20, i64 %zext_ln113_6'
ST_28 : Operation 606 [1/1] (2.07ns)   --->   "%mul_ln188 = mul i64 %zext_ln113_20, i64 %zext_ln113_6" [d5.cpp:188]   --->   Operation 606 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 607 '%mul_ln188_1 = mul i64 %zext_ln113_16, i64 %zext_ln113_13'
ST_28 : Operation 607 [1/1] (2.07ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln113_16, i64 %zext_ln113_13" [d5.cpp:188]   --->   Operation 607 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 608 '%mul_ln188_2 = mul i64 %zext_ln113_7, i64 %zext_ln184'
ST_28 : Operation 608 [1/1] (2.07ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln113_7, i64 %zext_ln184" [d5.cpp:188]   --->   Operation 608 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188 = add i64 %mul_ln188_2, i64 %mul_ln188" [d5.cpp:188]   --->   Operation 609 'add' 'add_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 610 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln188_1 = add i64 %add_ln188, i64 %mul_ln188_1" [d5.cpp:188]   --->   Operation 610 'add' 'add_ln188_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 611 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_4, i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 612 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add289_3263_loc_load" [d5.cpp:188]   --->   Operation 613 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 614 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_39 = add i64 %add_ln188_2, i64 %add289_3263_loc_load" [d5.cpp:188]   --->   Operation 614 'add' 'arr_39' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add289_4264_loc_load" [d5.cpp:189]   --->   Operation 615 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 616 [1/1] (1.08ns)   --->   "%arr_40 = add i64 %add_ln189, i64 %add289_4264_loc_load" [d5.cpp:189]   --->   Operation 616 'add' 'arr_40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 617 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add385_2253_loc_load" [d5.cpp:190]   --->   Operation 618 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_9 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 619 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 620 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_41 = add i64 %add_ln190_6, i64 %add385_2253_loc_load" [d5.cpp:190]   --->   Operation 620 'add' 'arr_41' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 621 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 622 [1/1] (0.00ns)   --->   "%trunc_ln191_4 = trunc i64 %add159_7281_loc_load" [d5.cpp:191]   --->   Operation 622 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_9 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 623 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 624 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_42 = add i64 %add_ln191_6, i64 %add159_7281_loc_load" [d5.cpp:191]   --->   Operation 624 'add' 'arr_42' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 625 '%mul_ln192 = mul i64 %zext_ln113, i64 %zext_ln184_6'
ST_28 : Operation 625 [1/1] (2.07ns)   --->   "%mul_ln192 = mul i64 %zext_ln113, i64 %zext_ln184_6" [d5.cpp:192]   --->   Operation 625 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 626 '%mul_ln192_1 = mul i64 %zext_ln113_15, i64 %zext_ln184_5'
ST_28 : Operation 626 [1/1] (2.07ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln113_15, i64 %zext_ln184_5" [d5.cpp:192]   --->   Operation 626 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 627 '%mul_ln192_2 = mul i64 %zext_ln113_7, i64 %zext_ln184_4'
ST_28 : Operation 627 [1/1] (2.07ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln113_7, i64 %zext_ln184_4" [d5.cpp:192]   --->   Operation 627 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 628 '%mul_ln192_3 = mul i64 %zext_ln113_16, i64 %zext_ln184_3'
ST_28 : Operation 628 [1/1] (2.07ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln113_16, i64 %zext_ln184_3" [d5.cpp:192]   --->   Operation 628 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 629 '%mul_ln192_4 = mul i64 %zext_ln113_20, i64 %zext_ln184_2'
ST_28 : Operation 629 [1/1] (2.07ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln113_20, i64 %zext_ln184_2" [d5.cpp:192]   --->   Operation 629 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 630 '%mul_ln192_5 = mul i64 %zext_ln113_22, i64 %zext_ln184_1'
ST_28 : Operation 630 [1/1] (2.07ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln113_22, i64 %zext_ln184_1" [d5.cpp:192]   --->   Operation 630 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 631 '%mul_ln192_6 = mul i64 %zext_ln165, i64 %zext_ln184'
ST_28 : Operation 631 [1/1] (2.07ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln165, i64 %zext_ln184" [d5.cpp:192]   --->   Operation 631 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 632 '%mul_ln193 = mul i64 %zext_ln113_15, i64 %zext_ln184_6'
ST_28 : Operation 632 [1/1] (2.07ns)   --->   "%mul_ln193 = mul i64 %zext_ln113_15, i64 %zext_ln184_6" [d5.cpp:193]   --->   Operation 632 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 633 '%mul_ln193_1 = mul i64 %zext_ln113_7, i64 %zext_ln184_5'
ST_28 : Operation 633 [1/1] (2.07ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln113_7, i64 %zext_ln184_5" [d5.cpp:193]   --->   Operation 633 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 634 '%mul_ln193_2 = mul i64 %zext_ln113_16, i64 %zext_ln184_4'
ST_28 : Operation 634 [1/1] (2.07ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln113_16, i64 %zext_ln184_4" [d5.cpp:193]   --->   Operation 634 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 635 '%mul_ln193_3 = mul i64 %zext_ln113_20, i64 %zext_ln184_3'
ST_28 : Operation 635 [1/1] (2.07ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln113_20, i64 %zext_ln184_3" [d5.cpp:193]   --->   Operation 635 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 636 '%mul_ln193_4 = mul i64 %zext_ln113_22, i64 %zext_ln184_2'
ST_28 : Operation 636 [1/1] (2.07ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln113_22, i64 %zext_ln184_2" [d5.cpp:193]   --->   Operation 636 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 637 '%mul_ln193_5 = mul i64 %zext_ln165, i64 %zext_ln184_1'
ST_28 : Operation 637 [1/1] (2.07ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln165, i64 %zext_ln184_1" [d5.cpp:193]   --->   Operation 637 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 638 '%mul_ln194 = mul i64 %zext_ln113_7, i64 %zext_ln184_6'
ST_28 : Operation 638 [1/1] (2.07ns)   --->   "%mul_ln194 = mul i64 %zext_ln113_7, i64 %zext_ln184_6" [d5.cpp:194]   --->   Operation 638 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 639 '%mul_ln194_1 = mul i64 %zext_ln113_16, i64 %zext_ln184_5'
ST_28 : Operation 639 [1/1] (2.07ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln113_16, i64 %zext_ln184_5" [d5.cpp:194]   --->   Operation 639 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 640 '%mul_ln194_2 = mul i64 %zext_ln113_20, i64 %zext_ln184_4'
ST_28 : Operation 640 [1/1] (2.07ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln113_20, i64 %zext_ln184_4" [d5.cpp:194]   --->   Operation 640 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 641 '%mul_ln194_3 = mul i64 %zext_ln113_22, i64 %zext_ln184_3'
ST_28 : Operation 641 [1/1] (2.07ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln113_22, i64 %zext_ln184_3" [d5.cpp:194]   --->   Operation 641 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 642 '%mul_ln194_4 = mul i64 %zext_ln165, i64 %zext_ln184_2'
ST_28 : Operation 642 [1/1] (2.07ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln165, i64 %zext_ln184_2" [d5.cpp:194]   --->   Operation 642 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 643 '%mul_ln195 = mul i64 %zext_ln113_16, i64 %zext_ln184_6'
ST_28 : Operation 643 [1/1] (2.07ns)   --->   "%mul_ln195 = mul i64 %zext_ln113_16, i64 %zext_ln184_6" [d5.cpp:195]   --->   Operation 643 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 644 '%mul_ln195_1 = mul i64 %zext_ln113_20, i64 %zext_ln184_5'
ST_28 : Operation 644 [1/1] (2.07ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln113_20, i64 %zext_ln184_5" [d5.cpp:195]   --->   Operation 644 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 645 '%mul_ln195_2 = mul i64 %zext_ln165, i64 %zext_ln184_3'
ST_28 : Operation 645 [1/1] (2.07ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln165, i64 %zext_ln184_3" [d5.cpp:195]   --->   Operation 645 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 646 '%mul_ln195_3 = mul i64 %zext_ln113_22, i64 %zext_ln184_4'
ST_28 : Operation 646 [1/1] (2.07ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln113_22, i64 %zext_ln184_4" [d5.cpp:195]   --->   Operation 646 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 647 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_41, i32 28, i32 63" [d5.cpp:200]   --->   Operation 647 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 648 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 649 [1/1] (1.08ns)   --->   "%arr_50 = add i64 %add159_14288_loc_load, i64 %mul_ln198" [d5.cpp:198]   --->   Operation 649 'add' 'arr_50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_41, i32 28, i32 55" [d5.cpp:200]   --->   Operation 650 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %arr_50" [d5.cpp:200]   --->   Operation 651 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 652 [1/1] (1.08ns)   --->   "%add_ln200 = add i64 %arr_50, i64 %zext_ln200_63" [d5.cpp:200]   --->   Operation 652 'add' 'add_ln200' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 653 [1/1] (0.97ns)   --->   "%add_ln200_1 = add i28 %trunc_ln200, i28 %trunc_ln200_1" [d5.cpp:200]   --->   Operation 653 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 654 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_42, i32 28, i32 63" [d5.cpp:200]   --->   Operation 654 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 655 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %add289_5265_loc_load" [d5.cpp:200]   --->   Operation 656 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 657 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln1" [d5.cpp:200]   --->   Operation 657 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_42, i32 28, i32 55" [d5.cpp:200]   --->   Operation 658 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i64 %add289_5265_loc_load" [d5.cpp:200]   --->   Operation 659 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 660 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 661 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 662 [1/1] (1.10ns)   --->   "%add_ln200_41 = add i66 %add_ln200_5, i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 662 'add' 'add_ln200_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 663 [1/1] (1.10ns)   --->   "%add_ln200_6 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 663 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i66 %add_ln200_41" [d5.cpp:200]   --->   Operation 664 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_6" [d5.cpp:200]   --->   Operation 665 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_8" [d5.cpp:200]   --->   Operation 666 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_9 = add i65 %zext_ln200_10, i65 %zext_ln200_11" [d5.cpp:200]   --->   Operation 667 'add' 'add_ln200_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 668 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_10 = add i65 %add_ln200_9, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 668 'add' 'add_ln200_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_10" [d5.cpp:200]   --->   Operation 669 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 670 [1/1] (1.10ns)   --->   "%add_ln200_12 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 670 'add' 'add_ln200_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 671 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 672 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 673 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_15, i56 %trunc_ln200_14" [d5.cpp:200]   --->   Operation 673 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 674 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 674 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 675 'partselect' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_10" [d5.cpp:200]   --->   Operation 676 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 677 '%mul_ln200_9 = mul i64 %zext_ln113_17, i64 %zext_ln184_6'
ST_28 : Operation 677 [1/1] (2.07ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln113_17, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 677 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 678 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 679 '%mul_ln200_10 = mul i64 %zext_ln113_1, i64 %zext_ln184_5'
ST_28 : Operation 679 [1/1] (2.07ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln113_1, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 679 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 680 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 681 '%mul_ln200_11 = mul i64 %zext_ln113_14, i64 %zext_ln184_4'
ST_28 : Operation 681 [1/1] (2.07ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln113_14, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 681 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 682 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 683 '%mul_ln200_12 = mul i64 %zext_ln113, i64 %zext_ln184_3'
ST_28 : Operation 683 [1/1] (2.07ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln113, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 683 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 684 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 685 '%mul_ln200_13 = mul i64 %zext_ln113_15, i64 %zext_ln184_2'
ST_28 : Operation 685 [1/1] (2.07ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln113_15, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 685 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 686 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 687 '%mul_ln200_14 = mul i64 %zext_ln113_7, i64 %zext_ln184_1'
ST_28 : Operation 687 [1/1] (2.07ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln113_7, i64 %zext_ln184_1" [d5.cpp:200]   --->   Operation 687 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 688 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 689 '%mul_ln200_15 = mul i64 %zext_ln113_16, i64 %zext_ln184'
ST_28 : Operation 689 [1/1] (2.07ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln113_16, i64 %zext_ln184" [d5.cpp:200]   --->   Operation 689 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 690 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_40" [d5.cpp:200]   --->   Operation 691 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 692 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 693 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 694 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 695 'trunc' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 696 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 697 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 698 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 699 'partselect' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 700 [1/1] (1.08ns)   --->   "%add_ln200_13 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 700 'add' 'add_ln200_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 701 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 702 [1/1] (1.08ns)   --->   "%add_ln200_14 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 702 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_14" [d5.cpp:200]   --->   Operation 703 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 704 [1/1] (1.09ns)   --->   "%add_ln200_15 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 704 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 705 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 705 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 706 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 707 [1/1] (1.08ns)   --->   "%add_ln200_17 = add i65 %zext_ln200_29, i65 %zext_ln200_21" [d5.cpp:200]   --->   Operation 707 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_17" [d5.cpp:200]   --->   Operation 708 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 709 [1/1] (1.09ns)   --->   "%add_ln200_18 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 709 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_18" [d5.cpp:200]   --->   Operation 710 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 711 [1/1] (1.10ns)   --->   "%add_ln200_20 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 711 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 712 '%mul_ln200_16 = mul i64 %zext_ln113_8, i64 %zext_ln184_6'
ST_28 : Operation 712 [1/1] (2.07ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln113_8, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 712 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 713 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 714 '%mul_ln200_17 = mul i64 %zext_ln113_17, i64 %zext_ln184_5'
ST_28 : Operation 714 [1/1] (2.07ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln113_17, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 714 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 715 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 716 '%mul_ln200_18 = mul i64 %zext_ln113_1, i64 %zext_ln184_4'
ST_28 : Operation 716 [1/1] (2.07ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln113_1, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 716 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 717 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 718 '%mul_ln200_19 = mul i64 %zext_ln113_14, i64 %zext_ln184_3'
ST_28 : Operation 718 [1/1] (2.07ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln113_14, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 718 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 719 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 720 '%mul_ln200_20 = mul i64 %zext_ln113, i64 %zext_ln184_2'
ST_28 : Operation 720 [1/1] (2.07ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln113, i64 %zext_ln184_2" [d5.cpp:200]   --->   Operation 720 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 721 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 722 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 723 'trunc' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 724 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 725 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 726 'trunc' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 727 [1/1] (1.08ns)   --->   "%add_ln200_21 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 727 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_21" [d5.cpp:200]   --->   Operation 728 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 729 [1/1] (1.09ns)   --->   "%add_ln200_22 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 729 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = trunc i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 730 'trunc' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 731 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 731 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 732 '%mul_ln200_21 = mul i64 %zext_ln113_18, i64 %zext_ln184_6'
ST_28 : Operation 732 [1/1] (2.07ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln113_18, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 732 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 733 '%mul_ln200_22 = mul i64 %zext_ln113_8, i64 %zext_ln184_5'
ST_28 : Operation 733 [1/1] (2.07ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln113_8, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 733 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 734 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 735 '%mul_ln200_23 = mul i64 %zext_ln113_17, i64 %zext_ln184_4'
ST_28 : Operation 735 [1/1] (2.07ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln113_17, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 735 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 736 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 737 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 738 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln200_42 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 739 'trunc' 'trunc_ln200_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 740 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 740 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.34ns)   --->   Input mux for Operation 741 '%mul_ln200_24 = mul i64 %zext_ln113_2, i64 %zext_ln184_6'
ST_28 : Operation 741 [1/1] (2.07ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln113_2, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 741 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln200_43 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 742 'trunc' 'trunc_ln200_43' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185 = add i64 %mul_ln185_7, i64 %mul_ln185_5" [d5.cpp:185]   --->   Operation 743 'add' 'add_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 744 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_1 = add i64 %add_ln185, i64 %mul_ln185_6" [d5.cpp:185]   --->   Operation 744 'add' 'add_ln185_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 745 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %mul_ln185_3, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 745 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 746 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185_2, i64 %mul_ln185_4" [d5.cpp:185]   --->   Operation 746 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 747 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 748 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %add_ln185_3, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 749 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 750 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_5 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 751 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 752 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_6 = add i64 %add_ln185_4, i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 752 'add' 'add_ln185_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 753 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln185_15 = add i28 %add_ln185_5, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 753 'add' 'add_ln185_15' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 754 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_39 = add i28 %add_ln190_9, i28 %trunc_ln190_4" [d5.cpp:200]   --->   Operation 754 'add' 'add_ln200_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 755 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 755 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 756 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add159_13287_loc_load" [d5.cpp:197]   --->   Operation 757 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 758 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_2 = add i64 %add159_13287_loc_load, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 759 'add' 'add_ln201_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 760 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 760 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_4 = add i28 %trunc_ln197, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 761 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 762 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %trunc_ln197_1" [d5.cpp:201]   --->   Operation 762 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 763 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 763 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln3" [d5.cpp:202]   --->   Operation 764 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add159_12286_loc_load" [d5.cpp:196]   --->   Operation 765 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 766 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_1 = add i64 %add159_12286_loc_load, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 767 'add' 'add_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 768 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 768 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_2 = add i28 %trunc_ln196, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 769 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 770 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %trunc_ln196_1" [d5.cpp:202]   --->   Operation 770 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 771 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 771 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln4" [d5.cpp:203]   --->   Operation 772 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 773 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln195_2, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 773 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 774 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln195_3, i64 %mul_ln195" [d5.cpp:195]   --->   Operation 774 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 775 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 775 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 776 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 777 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add159_11285_loc_load" [d5.cpp:195]   --->   Operation 778 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 779 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 780 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 781 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add159_11285_loc_load, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 781 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 782 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 782 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 783 [1/1] (0.97ns)   --->   "%add_ln203_2 = add i28 %trunc_ln195_2, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 783 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 784 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_3" [d5.cpp:203]   --->   Operation 784 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 785 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 785 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 786 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln194_2, i64 %mul_ln194_1" [d5.cpp:194]   --->   Operation 786 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_1 = add i64 %mul_ln194_3, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 787 'add' 'add_ln194_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 788 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %mul_ln194_4" [d5.cpp:194]   --->   Operation 788 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 789 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 789 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 790 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 791 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193 = add i64 %mul_ln193_1, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 792 'add' 'add_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 793 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_1 = add i64 %add_ln193, i64 %mul_ln193_2" [d5.cpp:193]   --->   Operation 793 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %mul_ln193_4, i64 %mul_ln193" [d5.cpp:193]   --->   Operation 794 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 795 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_3 = add i64 %add_ln193_2, i64 %mul_ln193_5" [d5.cpp:193]   --->   Operation 795 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 796 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 797 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192 = add i64 %mul_ln192_1, i64 %mul_ln192_3" [d5.cpp:192]   --->   Operation 798 'add' 'add_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 799 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_1 = add i64 %add_ln192, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 799 'add' 'add_ln192_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 800 [1/1] (1.08ns)   --->   "%add_ln192_2 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 800 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 801 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln192_6, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 801 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 802 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 803 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 804 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %add_ln192_3, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 804 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 805 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 806 [1/1] (0.97ns)   --->   "%add_ln192_6 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 806 'add' 'add_ln192_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 807 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_9, i28 %trunc_ln191_4" [d5.cpp:207]   --->   Operation 807 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %trunc_ln200_13, i28 %trunc_ln200_11" [d5.cpp:208]   --->   Operation 808 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 809 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 809 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 810 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200_2" [d5.cpp:208]   --->   Operation 811 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_5, i28 %trunc_ln200_1" [d5.cpp:208]   --->   Operation 812 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 813 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_10 = add i28 %add_ln208_9, i28 %trunc_ln200_6" [d5.cpp:208]   --->   Operation 813 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 814 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 814 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 815 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_11, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 815 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 816 [1/1] (0.97ns)   --->   "%add_ln209_3 = add i28 %trunc_ln200_17, i28 %trunc_ln200_16" [d5.cpp:209]   --->   Operation 816 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i28 %trunc_ln200_19, i28 %trunc_ln200_22" [d5.cpp:209]   --->   Operation 817 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 818 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %trunc_ln200_18" [d5.cpp:209]   --->   Operation 818 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %add_ln209_5, i28 %add_ln209_3" [d5.cpp:209]   --->   Operation 819 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln200_23, i28 %trunc_ln200_24" [d5.cpp:209]   --->   Operation 820 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i28 %trunc_ln189_1, i28 %trunc_ln200_12" [d5.cpp:209]   --->   Operation 821 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 822 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %trunc_ln189" [d5.cpp:209]   --->   Operation 822 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 823 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_10 = add i28 %add_ln209_9, i28 %add_ln209_7" [d5.cpp:209]   --->   Operation 823 'add' 'add_ln209_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 824 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_10, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 824 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 825 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_26, i28 %trunc_ln200_25" [d5.cpp:210]   --->   Operation 825 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 826 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_29, i28 %trunc_ln200_30" [d5.cpp:210]   --->   Operation 826 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 827 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_40, i28 %trunc_ln200_42" [d5.cpp:211]   --->   Operation 827 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.73>
ST_29 : Operation 828 [1/1] (0.00ns)   --->   "%add159_10284_loc_load = load i64 %add159_10284_loc"   --->   Operation 828 'load' 'add159_10284_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 829 [1/1] (0.00ns)   --->   "%add159_9283_loc_load = load i64 %add159_9283_loc"   --->   Operation 829 'load' 'add159_9283_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 830 [1/1] (0.00ns)   --->   "%add159_8282_loc_load = load i64 %add159_8282_loc"   --->   Operation 830 'load' 'add159_8282_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 831 [1/1] (0.00ns)   --->   "%add289_2262_loc_load = load i64 %add289_2262_loc"   --->   Operation 831 'load' 'add289_2262_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 832 [1/1] (0.00ns)   --->   "%add289_1136261_loc_load = load i64 %add289_1136261_loc"   --->   Operation 832 'load' 'add289_1136261_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_10, i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 833 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add289_1136261_loc_load" [d5.cpp:186]   --->   Operation 834 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 835 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln186_6, i64 %add289_1136261_loc_load" [d5.cpp:186]   --->   Operation 835 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_7, i64 %add_ln187_2" [d5.cpp:187]   --->   Operation 836 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln187_4 = trunc i64 %add289_2262_loc_load" [d5.cpp:187]   --->   Operation 837 'trunc' 'trunc_ln187_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 838 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_38 = add i64 %add_ln187_4, i64 %add289_2262_loc_load" [d5.cpp:187]   --->   Operation 838 'add' 'arr_38' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_5 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 839 'add' 'add_ln188_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_15" [d5.cpp:200]   --->   Operation 840 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_20" [d5.cpp:200]   --->   Operation 841 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 842 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 842 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 843 'partselect' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_20" [d5.cpp:200]   --->   Operation 844 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_39" [d5.cpp:200]   --->   Operation 845 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 846 'partselect' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 847 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 848 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 849 [1/1] (1.08ns)   --->   "%add_ln200_24 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 849 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_24" [d5.cpp:200]   --->   Operation 850 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 851 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i65 %add_ln200_24, i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 851 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 852 [1/1] (1.09ns)   --->   "%add_ln200_26 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 852 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i65 %add_ln200_42" [d5.cpp:200]   --->   Operation 853 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_26" [d5.cpp:200]   --->   Operation 854 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 855 [1/1] (1.09ns)   --->   "%add_ln200_40 = add i56 %trunc_ln200_39, i56 %trunc_ln200_34" [d5.cpp:200]   --->   Operation 855 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 856 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 856 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 857 'partselect' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_27" [d5.cpp:200]   --->   Operation 858 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 859 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_38" [d5.cpp:200]   --->   Operation 860 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_40, i32 28, i32 55" [d5.cpp:200]   --->   Operation 861 'partselect' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 862 [1/1] (1.08ns)   --->   "%add_ln200_28 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 862 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_28" [d5.cpp:200]   --->   Operation 863 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 864 [1/1] (1.09ns)   --->   "%add_ln200_30 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 864 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln5" [d5.cpp:204]   --->   Operation 865 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_2, i64 %add_ln194" [d5.cpp:194]   --->   Operation 866 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add159_10284_loc_load" [d5.cpp:194]   --->   Operation 867 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 868 'add' 'add_ln194_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 869 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add159_10284_loc_load, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 869 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 870 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 870 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 871 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_2, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 871 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 872 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_4" [d5.cpp:204]   --->   Operation 872 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 873 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 873 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln6" [d5.cpp:205]   --->   Operation 874 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_3, i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 875 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add159_9283_loc_load" [d5.cpp:193]   --->   Operation 876 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_5 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 877 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 878 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 879 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add159_9283_loc_load, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 879 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 880 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 880 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 881 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_2, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 881 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 882 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_5" [d5.cpp:205]   --->   Operation 882 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 883 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 883 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln7" [d5.cpp:206]   --->   Operation 884 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_4, i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 885 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add159_8282_loc_load" [d5.cpp:192]   --->   Operation 886 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_7 = add i28 %add_ln192_6, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 887 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 888 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 889 [1/1] (1.08ns)   --->   "%add_ln206_1 = add i64 %add159_8282_loc_load, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 889 'add' 'add_ln206_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 890 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %add_ln206_1, i64 %add_ln192_5" [d5.cpp:206]   --->   Operation 890 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 891 [1/1] (0.97ns)   --->   "%add_ln206_2 = add i28 %trunc_ln192_3, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 891 'add' 'add_ln206_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 892 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_2, i28 %add_ln192_7" [d5.cpp:206]   --->   Operation 892 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 893 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 894 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 895 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 896 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 896 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 897 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 898 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 898 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 899 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 900 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_31, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 901 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 902 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_5, i28 %trunc_ln200_21" [d5.cpp:210]   --->   Operation 902 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 903 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 903 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 904 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 904 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_41" [d5.cpp:211]   --->   Operation 905 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_10, i28 %trunc_ln200_28" [d5.cpp:211]   --->   Operation 906 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 907 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_4" [d5.cpp:211]   --->   Operation 907 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 908 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 908 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 909 [1/1] (0.00ns)   --->   "%add159274_loc_load = load i64 %add159274_loc"   --->   Operation 909 'load' 'add159274_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 910 [1/1] (0.00ns)   --->   "%add289260_loc_load = load i64 %add289260_loc"   --->   Operation 910 'load' 'add289260_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 911 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_30" [d5.cpp:200]   --->   Operation 912 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 913 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 913 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 914 'partselect' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_32" [d5.cpp:200]   --->   Operation 915 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 916 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr" [d5.cpp:200]   --->   Operation 917 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 918 'partselect' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 919 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 919 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 920 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 921 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 921 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 922 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 923 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_14, i64 %add_ln185_6" [d5.cpp:185]   --->   Operation 924 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln185_6 = trunc i64 %add289260_loc_load" [d5.cpp:185]   --->   Operation 925 'trunc' 'trunc_ln185_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_17 = add i28 %add_ln185_16, i28 %add_ln185_15" [d5.cpp:185]   --->   Operation 926 'add' 'add_ln185_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 927 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 928 [1/1] (1.08ns)   --->   "%add_ln200_37 = add i64 %add289260_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 928 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 929 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_37, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 929 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 930 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 930 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 931 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_18, i64 %add_ln184_9" [d5.cpp:184]   --->   Operation 932 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln184_8 = trunc i64 %add159274_loc_load" [d5.cpp:184]   --->   Operation 933 'trunc' 'trunc_ln184_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_21 = add i28 %add_ln184_20, i28 %add_ln184_19" [d5.cpp:184]   --->   Operation 934 'add' 'add_ln184_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 935 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 935 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 936 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i64 %add159274_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 936 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 937 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_38, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 937 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln200_37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 938 'partselect' 'trunc_ln200_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_13, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 939 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 940 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_43, i28 %trunc_ln200_33" [d5.cpp:212]   --->   Operation 940 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 941 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 941 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 942 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_6, i28 %trunc_ln200_35" [d5.cpp:213]   --->   Operation 942 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 943 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_17" [d5.cpp:213]   --->   Operation 943 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 944 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_8, i28 %trunc_ln200_36" [d5.cpp:214]   --->   Operation 944 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 945 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_21" [d5.cpp:214]   --->   Operation 945 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 946 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 947 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 948 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 948 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 949 [1/1] (7.30ns)   --->   "%empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 949 'writereq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 3.46>
ST_31 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_37" [d5.cpp:200]   --->   Operation 950 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_39" [d5.cpp:200]   --->   Operation 951 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 952 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 952 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 953 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_83" [d5.cpp:200]   --->   Operation 954 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_83" [d5.cpp:200]   --->   Operation 955 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 956 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_67, i28 %add_ln200_1" [d5.cpp:200]   --->   Operation 956 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_1" [d5.cpp:201]   --->   Operation 957 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 958 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_66, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 958 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 959 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp_69" [d5.cpp:201]   --->   Operation 960 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 961 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 962 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 962 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_84" [d5.cpp:208]   --->   Operation 963 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i9 %tmp_84" [d5.cpp:208]   --->   Operation 964 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_12 = add i28 %add_ln208_3, i28 %zext_ln200_67" [d5.cpp:208]   --->   Operation 965 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 966 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln208_12, i28 %zext_ln208_2" [d5.cpp:208]   --->   Operation 966 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 967 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i29 %zext_ln209, i29 %zext_ln200_66" [d5.cpp:209]   --->   Operation 968 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 969 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_1 = add i29 %add_ln209, i29 %zext_ln208_1" [d5.cpp:209]   --->   Operation 969 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209_1, i32 28" [d5.cpp:209]   --->   Operation 970 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %tmp_70" [d5.cpp:209]   --->   Operation 971 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 972 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 973 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_2, i29 %zext_ln209_1" [d5.cpp:209]   --->   Operation 973 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 974 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_39" [d5.cpp:215]   --->   Operation 974 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 975 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 975 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 976 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 976 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 977 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 977 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 978 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 978 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 979 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 979 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 980 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 980 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 981 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [d5.cpp:3]   --->   Operation 981 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 982 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 16, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 982 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 983 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 983 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 984 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 984 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 985 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 985 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 986 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 986 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 987 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 987 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 988 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty_17, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 988 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 989 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_0, i32 4294967295, i32 0"   --->   Operation 989 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 990 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_10, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 990 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 991 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 991 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 992 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 992 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [89]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [90]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [91]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [110]  (0.000 ns)
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d5.cpp:25) on port 'mem' (d5.cpp:25) [111]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [112]  (1.216 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_37_1' [130]  (0.797 ns)

 <State 24>: 0.427ns
The critical path consists of the following:
	'load' operation ('arg1_r_7_loc_load') on local variable 'arg1_r_7_loc' [100]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_77_9' [146]  (0.427 ns)

 <State 25>: 4.505ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.342 ns)
'mul' operation ('mul_ln113_9', d5.cpp:113) [209]  (2.078 ns)
	'add' operation ('add_ln113', d5.cpp:113) [256]  (1.085 ns)

 <State 26>: 6.601ns
The critical path consists of the following:
	'add' operation ('tmp6', d5.cpp:113) [360]  (1.016 ns)
	multiplexor before operation 'mul' with delay (0.721 ns)
'mul' operation ('tmp7', d5.cpp:113) [362]  (2.694 ns)
	'add' operation ('add_ln184_3', d5.cpp:184) [737]  (1.085 ns)
	'add' operation ('add_ln184_5', d5.cpp:184) [741]  (1.085 ns)

 <State 27>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.342 ns)
'mul' operation ('mul_ln200_8', d5.cpp:200) [557]  (2.078 ns)
	'add' operation ('add_ln200_2', d5.cpp:200) [572]  (1.085 ns)
	'add' operation ('add_ln200_3', d5.cpp:200) [574]  (1.093 ns)

 <State 28>: 7.127ns
The critical path consists of the following:
	'load' operation ('add159_7281_loc_load') on local variable 'add159_7281_loc' [154]  (0.000 ns)
	'add' operation ('arr', d5.cpp:191) [503]  (0.819 ns)
	'add' operation ('add_ln200_10', d5.cpp:200) [589]  (0.822 ns)
	'add' operation ('add_ln200_12', d5.cpp:200) [591]  (1.100 ns)
	'add' operation ('add_ln200_11', d5.cpp:200) [595]  (1.108 ns)
	'add' operation ('add_ln200_17', d5.cpp:200) [629]  (1.085 ns)
	'add' operation ('add_ln200_18', d5.cpp:200) [631]  (1.093 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [633]  (1.100 ns)

 <State 29>: 6.737ns
The critical path consists of the following:
	'load' operation ('add159_10284_loc_load') on local variable 'add159_10284_loc' [151]  (0.000 ns)
	'add' operation ('add_ln204_1', d5.cpp:204) [827]  (1.085 ns)
	'add' operation ('add_ln204', d5.cpp:204) [828]  (0.819 ns)
	'add' operation ('add_ln205_1', d5.cpp:205) [843]  (1.085 ns)
	'add' operation ('add_ln205', d5.cpp:205) [844]  (0.819 ns)
	'add' operation ('add_ln206_1', d5.cpp:206) [862]  (1.085 ns)
	'add' operation ('add_ln206', d5.cpp:206) [863]  (0.819 ns)
	'add' operation ('add_ln208', d5.cpp:208) [872]  (1.025 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [928]  (0.000 ns)
	bus request operation ('empty_43', d5.cpp:219) on port 'mem' (d5.cpp:219) [929]  (7.300 ns)

 <State 31>: 3.464ns
The critical path consists of the following:
	'add' operation ('add_ln200_34', d5.cpp:200) [770]  (1.025 ns)
	'add' operation ('add_ln201', d5.cpp:201) [776]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:201) [790]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [930]  (0.489 ns)

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [931]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [931]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [931]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [931]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d5.cpp:223) on port 'mem' (d5.cpp:223) [931]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
