
---------- Begin Simulation Statistics ----------
final_tick                                 8695398000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160686                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866020                       # Number of bytes of host memory used
host_op_rate                                   182824                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.23                       # Real time elapsed on the host
host_tick_rate                              139722628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000003                       # Number of instructions simulated
sim_ops                                      11377756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008695                       # Number of seconds simulated
sim_ticks                                  8695398000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.842725                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1004299                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1005881                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33618                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1449023                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 71                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              217                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1794914                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  147870                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2969667                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2977609                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33184                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                682819                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1606309                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030359                       # Number of instructions committed
system.cpu.commit.committedOps               11408112                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     15845467                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.719961                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.877620                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12482020     78.77%     78.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1375608      8.68%     87.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       444967      2.81%     90.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       312255      1.97%     92.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       255039      1.61%     93.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       112363      0.71%     94.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       101490      0.64%     95.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        78906      0.50%     95.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       682819      4.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15845467                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459673                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765062                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770580     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765062     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408112                       # Class of committed instruction
system.cpu.commit.refs                        4348883                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated
system.cpu.committedOps                      11377756                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.739079                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.739079                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4323208                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   448                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               981764                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13280520                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  9453240                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2050025                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36026                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1483                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                202694                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1794914                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1130354                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5665396                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 20317                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11878271                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   72920                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.103211                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           10363299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1152240                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.683021                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           16065193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.841276                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.208811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13477123     83.89%     83.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   228002      1.42%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   458003      2.85%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   248233      1.55%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   210147      1.31%     91.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   161722      1.01%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    89843      0.56%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    98660      0.61%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1093460      6.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16065193                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         1325604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35210                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1606854                       # Number of branches executed
system.cpu.iew.exec_nop                         35804                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.718903                       # Inst execution rate
system.cpu.iew.exec_refs                      4863392                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1707704                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  453739                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3175207                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                188                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               410                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1789185                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13023012                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3155688                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46704                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12502303                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4710                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                553577                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36026                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                558532                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         61594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            18029                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       148375                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       410145                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       205364                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            129                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16625                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18585                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12161442                       # num instructions consuming a value
system.cpu.iew.wb_count                      12247921                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609253                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7409397                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.704276                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12286696                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16298344                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9460419                       # number of integer regfile writes
system.cpu.ipc                               0.575017                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.575017                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7315188     58.29%     58.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               238362      1.90%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24961      0.20%     60.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               44034      0.35%     60.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                3632      0.03%     60.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              31018      0.25%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3176305     25.31%     86.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1715378     13.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12549007                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      183265                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014604                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13707      7.48%      7.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     34      0.02%      7.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%      7.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%      7.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   28      0.02%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      7.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 113240     61.79%     69.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 56215     30.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12627776                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           41151595                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12145055                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14434325                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12987020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12549007                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 188                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1609452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14102                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             26                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1382392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      16065193                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.781130                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.682893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11969231     74.50%     74.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1251501      7.79%     82.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              763034      4.75%     87.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              619184      3.85%     90.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              475325      2.96%     93.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              397176      2.47%     96.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              257592      1.60%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              176046      1.10%     99.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              156104      0.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16065193                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.721589                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 104490                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             208979                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       102866                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            162462                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             37988                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            94352                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3175207                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1789185                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9209751                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                         17390797                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1102577                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 109320                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  9579583                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 855558                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5099                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21444355                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13176556                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13505727                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2117553                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1265133                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36026                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2284615                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1876039                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17298481                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         944839                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              45087                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1135940                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            181                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           101422                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     28141241                       # The number of ROB reads
system.cpu.rob.rob_writes                    26248714                       # The number of ROB writes
system.cpu.timesIdled                          313836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    78717                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   81231                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       546395                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           15                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1093831                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             15                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15811                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62723                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5103                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27417                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27417                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15811                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57366                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       211648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6780864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6780864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100594                       # Request fanout histogram
system.membus.reqLayer0.occupancy           435883250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          230557500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            452001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       427802                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10745                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38068                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        427819                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24183                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57366                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57366                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1283439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1641266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     54759680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11213888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               65973568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67841                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4014272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           615277                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005099                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 615261    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             615277                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1087683500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122392333                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         641728996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               426941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19901                       # number of demand (read+write) hits
system.l2.demand_hits::total                   446842                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              426941                       # number of overall hits
system.l2.overall_hits::.cpu.data               19901                       # number of overall hits
system.l2.overall_hits::total                  446842                       # number of overall hits
system.l2.demand_misses::.cpu.inst                878                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42350                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43228                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               878                       # number of overall misses
system.l2.overall_misses::.cpu.data             42350                       # number of overall misses
system.l2.overall_misses::total                 43228                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     71310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3803685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3874995000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     71310000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3803685000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3874995000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           427819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62251                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               490070                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          427819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62251                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              490070                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.680310                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088208                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.680310                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088208                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81218.678815                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89815.466352                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89640.857777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81218.678815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89815.466352                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89640.857777                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62723                       # number of writebacks
system.l2.writebacks::total                     62723                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43228                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     62529501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3380185000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3442714501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62529501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3380185000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3442714501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.680310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088208                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.680310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088208                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71218.110478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79815.466352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79640.846234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71218.110478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79815.466352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79640.846234                       # average overall mshr miss latency
system.l2.replacements                          67841                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112966                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       427801                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           427801                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       427801                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       427801                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10651                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27417                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2541002500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2541002500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92679.815443                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92679.815443                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2266832500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2266832500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82679.815443                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82679.815443                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         426941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             426941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     71310000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     71310000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       427819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         427819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81218.678815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81218.678815                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62529501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62529501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71218.110478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71218.110478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1262682500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1262682500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.617500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617500                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84556.519119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84556.519119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1113352500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1113352500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.617500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.617500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74556.519119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74556.519119                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        57366                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57366                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57366                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57366                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57366                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57366                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1114668000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1114668000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19430.812676                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19430.812676                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31710.195839                       # Cycle average of tags in use
system.l2.tags.total_refs                     1036464                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100609                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.301901                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   15653.599480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       203.975170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15852.621189                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.477710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.483784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967718                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        28311                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8851249                       # Number of tag accesses
system.l2.tags.data_accesses                  8851249                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2710400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2766592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4014272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4014272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62723                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6462269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         311705111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             318167380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6462269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6462269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      461654774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            461654774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      461654774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6462269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        311705111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            779822154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000350092500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              126702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61061                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43228                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62723                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43228                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4093                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    853216250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  216100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1663591250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19741.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38491.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29668                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43228                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   35217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.731877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.404831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.543960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13234     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10276     32.86%     75.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3009      9.62%     84.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1235      3.95%     88.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          785      2.51%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          329      1.05%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          217      0.69%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          228      0.73%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1960      6.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31273                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.331328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    101.488881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2492     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      25.148416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.822007                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     31.367809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          2277     91.34%     91.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             5      0.20%     91.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            20      0.80%     92.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.04%     92.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            17      0.68%     93.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             7      0.28%     93.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             1      0.04%     93.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             6      0.24%     93.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            24      0.96%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             2      0.08%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103           11      0.44%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            9      0.36%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           34      1.36%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127           10      0.40%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           33      1.32%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            2      0.08%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            4      0.16%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            3      0.12%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            3      0.12%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            2      0.08%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            2      0.08%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            2      0.08%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            4      0.16%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            5      0.20%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.04%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            1      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            2      0.08%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            1      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-375            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::408-415            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2766080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4012480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2766592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4014272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       318.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       461.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    318.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    461.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8695127500                       # Total gap between requests
system.mem_ctrls.avgGap                      82067.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2709888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4012480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6462268.892119716853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 311646229.419285953045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 461448688.145154476166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62723                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26359750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1637231500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190887311000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30022.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38659.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3043338.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            114832620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61027395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153338640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          162435960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     685938240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3313828380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        548440800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5039842035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.598776                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1383643500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    290160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7021594500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108492300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57653640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155252160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          164831940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     685938240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3253301220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        599411040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5024880540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.878153                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1517388750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    290160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6887849250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       695675                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           695675                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       695675                       # number of overall hits
system.cpu.icache.overall_hits::total          695675                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       434679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         434679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       434679                       # number of overall misses
system.cpu.icache.overall_misses::total        434679                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5847458999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5847458999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5847458999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5847458999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1130354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1130354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1130354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1130354                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.384551                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.384551                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.384551                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.384551                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13452.361395                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13452.361395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13452.361395                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13452.361395                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       427802                       # number of writebacks
system.cpu.icache.writebacks::total            427802                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         6860                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6860                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         6860                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6860                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       427819                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       427819                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       427819                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       427819                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5359705999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5359705999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5359705999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5359705999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.378482                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.378482                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.378482                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.378482                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12527.975614                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12527.975614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12527.975614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12527.975614                       # average overall mshr miss latency
system.cpu.icache.replacements                 427802                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       695675                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          695675                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       434679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        434679                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5847458999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5847458999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1130354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1130354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.384551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.384551                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13452.361395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13452.361395                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6860                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6860                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       427819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       427819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5359705999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5359705999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.378482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.378482                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12527.975614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12527.975614                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1123493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            427818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.626100                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.998750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2688526                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2688526                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4180190                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4180190                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4180226                       # number of overall hits
system.cpu.dcache.overall_hits::total         4180226                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       344208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         344208                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       344221                       # number of overall misses
system.cpu.dcache.overall_misses::total        344221                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16047444836                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16047444836                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16047444836                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16047444836                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4524398                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4524398                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4524447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4524447                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076078                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076080                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46621.359283                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46621.359283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46619.598560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46619.598560                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1350617                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          570                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69640                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.394271                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112966                       # number of writebacks
system.cpu.dcache.writebacks::total            112966                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       224605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       224605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       224605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       224605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119616                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119616                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5951216098                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5951216098                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5951534598                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5951534598                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026435                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026438                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026438                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49758.083811                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49758.083811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49755.338734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49755.338734                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118593                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2864684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2864684                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        75961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         75961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4234804500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4234804500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2940645                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2940645                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55749.720251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55749.720251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1399248000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1399248000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57894.327444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57894.327444                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1315506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1315506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       210905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       210905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9921811280                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9921811280                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.138171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.138171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47043.983215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47043.983215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       172813                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       172813                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2718481042                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2718481042                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024955                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71366.193479                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71366.193479                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            36                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.265306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.265306                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       318500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.265306                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.265306                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        24500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        24500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1890829056                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1890829056                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32974.592027                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32974.592027                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1833487056                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1833487056                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31974.592027                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31974.592027                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           84                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           84                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.023256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.011628                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011628                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.022499                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4299998                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119617                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.948051                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.022499                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          591                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9168825                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9168825                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8695398000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8695398000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
