

================================================================
== Vivado HLS Report for 'Block_Mat_exit27932_s'
================================================================
* Date:           Mon Apr  8 12:37:48 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     3.890|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols_V)" [canny/canny_edge.cpp:296]   --->   Operation 5 'read' 'cols_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows_V)" [canny/canny_edge.cpp:296]   --->   Operation 6 'read' 'rows_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%col_packets = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %cols_V_read, i32 2, i32 10)" [canny/canny_edge.cpp:296]   --->   Operation 7 'partselect' 'col_packets' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = zext i9 %col_packets to i20" [canny/canny_edge.cpp:297]   --->   Operation 8 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_128 = trunc i32 %rows_V_read to i20" [canny/canny_edge.cpp:297]   --->   Operation 9 'trunc' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [3/3] (3.89ns) (root node of the DSP)   --->   "%packets_cast_i = mul i20 %tmp, %tmp_128" [canny/canny_edge.cpp:297]   --->   Operation 10 'mul' 'packets_cast_i' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.89>
ST_2 : Operation 11 [2/3] (3.89ns) (root node of the DSP)   --->   "%packets_cast_i = mul i20 %tmp, %tmp_128" [canny/canny_edge.cpp:297]   --->   Operation 11 'mul' 'packets_cast_i' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/3] (0.00ns) (root node of the DSP)   --->   "%packets_cast_i = mul i20 %tmp, %tmp_128" [canny/canny_edge.cpp:297]   --->   Operation 12 'mul' 'packets_cast_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %packets_cast_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str229, i32 0, i32 0, [1 x i8]* @p_str230, [1 x i8]* @p_str231, [1 x i8]* @p_str232, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str233, [1 x i8]* @p_str234)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i20P(i20* %packets_cast_out_out, i20 %packets_cast_i)" [canny/canny_edge.cpp:297]   --->   Operation 14 'write' <Predicate = true> <Delay = 2.62> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 0> <FIFO>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 0.75ns.

 <State 1>: 3.89ns
The critical path consists of the following:
	wire read on port 'cols_V' (canny/canny_edge.cpp:296) [5]  (0 ns)
	'mul' operation of DSP[10] ('packets_cast_i', canny/canny_edge.cpp:297) [10]  (3.89 ns)

 <State 2>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[10] ('packets_cast_i', canny/canny_edge.cpp:297) [10]  (3.89 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 2.62ns
The critical path consists of the following:
	fifo write on port 'packets_cast_out_out' (canny/canny_edge.cpp:297) [11]  (2.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
