Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/0416208/final/final_project_isim_beh.exe -prj D:/0416208/final/final_project_beh.prj work.final_project work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/0416208/final/pc_instruction.v" into library work
Analyzing Verilog file "D:/0416208/final/data_memory.v" into library work
Analyzing Verilog file "D:/0416208/final/final_project.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module pc_instruction
Compiling module FA_1bit
Compiling module FullAdder
Compiling module addi
Compiling module Complement
Compiling module subtract
Compiling module data_memory
Compiling module final_project
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable D:/0416208/final/final_project_isim_beh.exe
Fuse Memory Usage: 28524 KB
Fuse CPU Usage: 404 ms
