--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml motherboard.twx motherboard.ncd -o
motherboard.twr motherboard.pcf

Design file:              motherboard.ncd
Physical constraint file: motherboard.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
777 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X40Y26.A3  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X51Y45.C    SLICE_X54Y40.B1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X63Y31.D2  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X51Y45.C    SLICE_X57Y38.C4  !
 ! s1/i8088/Madd_n0086_Madd_lut<3>   LICE_X46Y44.DMUX  SLICE_X57Y38.C5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X57Y38.C3  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X57Y46.B3  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X57Y46.A5  !
 ! s1/i8088/cpu_adr_o<0>             SLICE_X43Y47.B    SLICE_X46Y44.AX  !
 ! s1/i8088/cpu_adr_o<1>             SLICE_X48Y47.B    SLICE_X46Y44.BX  !
 ! s1/i8088/cpu_adr_o<1>             SLICE_X48Y47.B    SLICE_X46Y44.B2  !
 ! s1/i8088/core/ir<24>              SLICE_X37Y39.B    SLICE_X31Y39.D3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X64Y33.B5  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X51Y45.C    SLICE_X58Y39.D2  !
 ! s1/i8088/Madd_n0086_Madd_lut<3>   LICE_X46Y44.DMUX  SLICE_X58Y39.D5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X58Y39.D3  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X60Y44.B3  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X60Y44.A3  !
 ! s1/i8088/Madd_n0086_Madd_lut<2>   LICE_X46Y44.CMUX  SLICE_X60Y44.AX  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X65Y25.D1  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X51Y45.C    SLICE_X58Y40.D2  !
 ! s1/i8088/Madd_n0086_Madd_lut<3>   LICE_X46Y44.DMUX  SLICE_X58Y40.D1  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X58Y40.D5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X58Y44.B4  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X58Y44.A4  !
 ! s1/i8088/Madd_n0086_Madd_lut<2>   LICE_X46Y44.CMUX  SLICE_X58Y44.AX  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X51Y45.C    SLICE_X56Y38.D4  !
 ! s1/i8088/Madd_n0086_Madd_lut<3>   LICE_X46Y44.DMUX  SLICE_X56Y38.D5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X56Y38.D1  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X56Y46.D5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X56Y46.C1  !
 ! s1/i8088/Madd_n0086_Madd_lut<2>   LICE_X46Y44.CMUX  SLICE_X56Y46.CX  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X59Y26.C1  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X51Y45.C    SLICE_X58Y40.B4  !
 ! s1/i8088/Madd_n0086_Madd_lut<3>   LICE_X46Y44.DMUX  SLICE_X58Y40.B6  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X58Y40.B5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X56Y45.B6  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X56Y45.A5  !
 ! s1/i8088/Madd_n0086_Madd_lut<2>   LICE_X46Y44.CMUX  SLICE_X56Y45.AX  !
 ! s1/i8088/cpu_dat_i<4>             SLICE_X51Y45.D    SLICE_X59Y27.D6  !
 ! _offset[19]_GND_8_o_LessThan_5_o  SLICE_X51Y45.C    SLICE_X58Y39.B4  !
 ! s1/i8088/Madd_n0086_Madd_lut<3>   LICE_X46Y44.DMUX  SLICE_X58Y39.B2  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X58Y39.B5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X60Y44.D5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X60Y44.C3  !
 ! s1/i8088/Madd_n0086_Madd_lut<2>   LICE_X46Y44.CMUX  SLICE_X60Y44.CX  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X70Y22.B3  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X62Y28.B4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X62Y25.B2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X62Y25.A4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X62Y27.A4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X62Y27.A3  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X68Y25.A6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X61Y24.D2  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X61Y24.D6  !
 ! s1/i8088/cpu_dat_i<5>             SLICE_X57Y38.C    SLICE_X62Y33.B2  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X65Y21.C4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X63Y25.D2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X51Y28.B1  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X59Y26.A6  !
 ! _deco/op[7]_PWR_14_o_equal_158_o  SLICE_X60Y26.C    SLICE_X64Y22.D2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X64Y22.C1  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X67Y24.D2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X61Y27.A4  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X64Y25.B1  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X69Y24.B6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X60Y24.B4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X59Y26.D3  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X59Y26.B5  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X65Y22.A6  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X64Y24.C4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X65Y26.C6  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X67Y23.D4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X67Y27.B3  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X59Y27.C2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X50Y27.B6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X60Y27.B5  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X60Y27.B4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X65Y31.A4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X65Y31.A1  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X69Y30.D1  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X69Y30.D6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X66Y30.D4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X66Y30.D1  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X68Y30.D4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X68Y30.D1  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X66Y26.A5  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X68Y21.C2  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X69Y26.D1  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X70Y24.A6  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X71Y24.B2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X67Y22.D4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X63Y25.B4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X70Y21.A4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X66Y22.B2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X61Y26.B4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X67Y21.B6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X70Y23.A6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X70Y23.D1  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X70Y23.D4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X62Y23.B3  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X62Y23.B4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X62Y25.D3  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X68Y25.C2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X68Y25.D6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X70Y22.C1  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X71Y23.B2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X71Y23.B6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X68Y23.D2  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X69Y25.B3  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X64Y23.C2  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X62Y28.C6  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X62Y23.A2  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X58Y25.B4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X65Y21.A6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X68Y24.D5  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X69Y24.C2  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X69Y26.B4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X68Y22.B1  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X62Y24.B6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X70Y22.D1  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X69Y23.B4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X68Y22.D2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X64Y25.D2  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X66Y25.B4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X65Y23.B6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X65Y25.C2  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X70Y24.D1  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X66Y20.C2  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X67Y22.C2  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X58Y24.A2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X65Y32.D2  !
 ! s1/i8088/core/decode/n0089<0>     SLICE_X59Y24.A    SLICE_X54Y24.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X65Y32.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X65Y32.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X65Y32.C6  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X67Y25.D6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X69Y22.A2  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X67Y23.A1  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X64Y25.A1  !
 ! _deco/op[7]_PWR_14_o_equal_158_o  SLICE_X60Y26.C    SLICE_X64Y21.A3  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X65Y22.C1  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X70Y23.B4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X65Y32.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X65Y32.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X65Y32.A4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X65Y32.A1  !
 ! /core/decode/Madd_seq_addr_cy<3>  LICE_X54Y24.COUT  SLICE_X54Y25.CIN !
 ! s1/i8088/core/decode/n0089<4>     SLICE_X62Y22.A    SLICE_X54Y25.A6  !
 ! s1/i8088/core/decode/n0089<5>     SLICE_X60Y23.C    SLICE_X54Y25.B1  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X67Y23.C1  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X66Y25.D6  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X61Y24.C4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X64Y33.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X64Y33.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X71Y33.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X71Y33.D3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X71Y33.C4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X71Y33.C3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X35Y21.D4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X36Y18.A5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y18.C1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X36Y18.D3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y21.A5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y21.D1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y21.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y21.D6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X58Y25.D4  !
 ! _deco/op[7]_PWR_14_o_equal_158_o  SLICE_X60Y26.C    SLICE_X61Y26.A3  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X52Y27.C3  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X50Y28.B3  !
 ! _deco/op[7]_GND_15_o_equal_144_o  SLICE_X48Y28.C    SLICE_X48Y28.D5  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X47Y28.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y21.D4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X44Y21.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X45Y21.A5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y21.C3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X42Y27.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y18.A4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y18.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y18.D2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y18.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y17.D3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y17.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X43Y18.A4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X43Y18.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X35Y22.B3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y20.D5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X34Y20.D1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y20.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X34Y20.C1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y20.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X34Y20.B6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y20.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X34Y20.A6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y22.A4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y22.A6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y21.B5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y21.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y21.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y21.A1  !
 ! s1/i8088/cpu_dat_i<2>             SLICE_X54Y40.B    SLICE_X54Y40.A5  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X50Y27.A6  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X36Y33.A4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X45Y33.A6  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X45Y33.A4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X44Y33.B6  !
 ! _deco/op[7]_GND_15_o_equal_144_o  SLICE_X48Y28.C    SLICE_X50Y28.A1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X37Y24.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X36Y22.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X36Y22.D5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X36Y22.C6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X36Y22.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X36Y22.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X36Y22.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X36Y22.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X36Y22.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X37Y23.D1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X37Y23.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X37Y23.C1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X37Y23.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X37Y23.B6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X37Y23.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X37Y23.A6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X37Y23.A4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X49Y27.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X34Y28.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y31.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y31.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y31.C6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y31.C1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y31.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y31.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y31.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y31.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y26.D1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y26.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y26.C1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y26.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y26.B6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y26.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y26.A6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y26.A4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X44Y32.C2  !
 ! _deco/op[7]_GND_15_o_equal_144_o  SLICE_X48Y28.C    SLICE_X42Y27.B5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X42Y27.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X40Y25.D4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X40Y25.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X40Y25.C4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X40Y25.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X40Y25.B2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X40Y25.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X40Y25.A2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X40Y25.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y25.D5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y25.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y25.C5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y25.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y25.B3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y25.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y25.A3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y25.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X34Y24.A5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y24.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y19.A1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X34Y22.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X36Y24.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X36Y24.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X35Y20.D1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X35Y20.D2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X36Y20.A5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X35Y20.C5  !
 ! s1/i8088/core/ir<24>              SLICE_X37Y39.B    SLICE_X31Y32.D6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y32.D2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X56Y34.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X64Y34.D4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X64Y34.D3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X64Y34.C4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X64Y34.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X64Y34.B2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X64Y34.B5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X64Y34.A2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X64Y34.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X63Y34.D1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X63Y34.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X63Y34.C1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X63Y34.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X63Y34.B6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X63Y34.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X63Y34.A6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X63Y34.A1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X60Y29.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y30.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y30.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y30.C6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y30.C2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y30.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y30.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y30.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y30.A4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y29.D4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y29.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y29.C4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y29.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y29.B2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y29.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y29.A2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y29.A4  !
 ! s1/i8088/core/rom_ir<24>          SLICE_X63Y31.D    SLICE_X56Y34.D1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X60Y33.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X60Y30.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X60Y30.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X60Y30.C6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X60Y30.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X60Y30.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X60Y30.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X60Y30.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X60Y30.A4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y33.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y33.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y33.C1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y33.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y33.B6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y33.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y33.A6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X61Y33.A1  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X50Y39.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X50Y40.D4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X50Y40.D3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X50Y40.C4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X50Y40.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X50Y40.B2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X50Y40.B5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X50Y40.A2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X50Y40.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X51Y39.D5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X51Y39.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X51Y39.C5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X51Y39.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X51Y39.B3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X51Y39.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X51Y39.A3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X51Y39.A4  !
 ! s1/i8088/core/rom_ir<24>          SLICE_X63Y31.D    SLICE_X60Y33.D6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X65Y31.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X70Y31.D2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X70Y31.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X70Y31.C2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X70Y31.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X70Y31.B4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X70Y31.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X70Y31.A4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X70Y31.A1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X71Y30.D5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X71Y30.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X71Y30.C5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X71Y30.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X71Y30.B3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X71Y30.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X71Y30.A3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X71Y30.A1  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X62Y33.A4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X30Y40.D1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y38.A6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y38.D1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X19Y37.C5  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X40Y26.A    SLICE_X47Y38.C2  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X56Y38.A4  !
 ! s1/i8088/core/opcode<5>           SLICE_X57Y38.B    SLICE_X66Y26.D4  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X66Y26.D3  !
 ! _deco/op[7]_PWR_14_o_equal_158_o  SLICE_X60Y26.C    SLICE_X61Y25.D5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X45Y32.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X47Y31.D1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X47Y31.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X47Y31.C1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X47Y31.C4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X47Y31.B6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X47Y31.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X47Y31.A6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X47Y31.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y31.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y31.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y31.C6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y31.C4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y31.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y31.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y31.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y31.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X43Y30.A1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X45Y30.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X45Y30.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X45Y30.C6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X45Y30.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X45Y30.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X45Y30.A4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y30.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y30.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y30.C2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y30.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y30.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y30.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y30.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y30.A4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X42Y32.C2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y32.B4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X43Y32.C3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y32.A5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X45Y31.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X45Y31.B4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y32.D4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X45Y31.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y32.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y32.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X43Y32.A2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X43Y32.A5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X43Y21.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X43Y20.A2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X43Y20.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X43Y18.D2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X43Y18.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X43Y21.C6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X44Y21.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y21.A5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X40Y30.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X40Y28.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X40Y28.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X40Y28.C6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X40Y28.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X40Y28.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X40Y28.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X40Y28.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X40Y28.A6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X41Y30.D5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X41Y30.D3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X41Y30.C5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X41Y30.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X41Y30.B3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X41Y30.B5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X41Y30.A3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X41Y30.A5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X48Y29.B3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X48Y30.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X48Y30.A3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X48Y30.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X48Y26.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X48Y25.A3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X48Y25.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X48Y25.B3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X48Y25.B5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X48Y26.A2  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X49Y25.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X49Y25.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X48Y26.D4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X48Y26.D2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X48Y25.C5  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X48Y25.C3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X48Y29.A2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X49Y28.B3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X41Y27.A4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y27.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y27.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y27.C6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y27.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y27.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y27.B6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X44Y27.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X44Y27.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X43Y22.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y21.D6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y21.D5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y21.C6  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y21.C5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y21.B1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y21.B3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y21.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y21.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y22.D2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y22.D1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y22.C2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y22.C1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y22.A4  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X42Y22.A6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X40Y33.C2  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X40Y33.C4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X40Y33.B6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X30Y34.A1  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X40Y26.A    SLICE_X40Y26.B6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X29Y34.B6  !
 ! s1/i8088/core/ir<24>              SLICE_X37Y39.B    SLICE_X31Y39.C4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X35Y42.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X34Y42.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y42.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X34Y41.A1  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X34Y41.A3  !
 ! s1/i8088/core/seq_addr<5>         LICE_X54Y25.BMUX  SLICE_X43Y29.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X43Y28.D3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X43Y28.A5  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X42Y29.A3  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X43Y29.C5  !
 ! s1/i8088/core/ir<24>              SLICE_X37Y39.B    SLICE_X27Y32.D5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X29Y22.B1  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X31Y31.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X26Y27.A4  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X29Y34.CX  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X23Y33.D3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X26Y26.D3  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X30Y31.B5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X27Y26.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X27Y26.B3  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X34Y25.B4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y22.D6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X31Y22.D3  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X42Y28.D6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X42Y29.B4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X26Y24.B1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X26Y24.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X26Y23.D5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X27Y28.A6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y29.B4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y21.C1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X34Y25.A1  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X30Y31.CX  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X37Y25.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X34Y22.C5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X34Y22.C6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X41Y27.D6  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X40Y26.A    SLICE_X43Y27.D6  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X40Y26.A    SLICE_X43Y27.C6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X36Y23.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X37Y25.B1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X37Y25.B4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y22.A6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y23.D1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y23.A6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X35Y23.A6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X34Y23.C6  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X35Y23.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X34Y22.D3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X37Y24.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X40Y27.B2  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X40Y27.A2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X39Y27.B5  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X34Y27.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X37Y30.C6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X29Y43.B4  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X24Y40.D6  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X40Y26.A    SLICE_X29Y32.B2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X37Y26.A1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X36Y27.D3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X33Y22.B2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X37Y29.D2  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X40Y26.A    SLICE_X27Y40.C1  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X39Y29.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X36Y28.B5  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X37Y30.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y40.D1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y40.C1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y40.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X42Y39.B6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X42Y38.D1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y40.C1  !
 ! /decode/opcode_deco/seq_addr<4>2  SLICE_X65Y24.B    SLICE_X60Y23.D6  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X60Y24.C1  !
 ! s1/i8088/core/opcode<2>           SLICE_X61Y27.B    SLICE_X60Y24.D4  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X63Y22.B4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X64Y31.D4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X64Y31.C4  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X64Y31.B2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X64Y31.A2  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y31.D6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y31.C6  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y31.B1  !
 ! s1/i8088/core/seq_addr<4>         LICE_X54Y25.AMUX  SLICE_X61Y31.A1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y39.A6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X30Y39.C5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X30Y39.A3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X26Y36.A2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X39Y31.A1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X38Y26.D4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X34Y26.C2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X39Y26.D3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X37Y27.D6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y24.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y25.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X36Y23.C3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X35Y23.C6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X35Y25.B1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X38Y27.D1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X32Y26.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X47Y39.D2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X41Y37.D1  !
 ! s1/i8088/cpu_adr_o<0>             SLICE_X43Y47.B    SLICE_X46Y44.A3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X38Y39.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X38Y39.A1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X30Y41.A6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y42.D2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y42.C2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X28Y35.A3  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X36Y26.D2  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X31Y37.B4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X39Y28.C4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X39Y28.D4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X40Y27.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X40Y27.D1  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X36Y25.B4  !
 ! s1/i8088/core/exec/bus_b<0>       SLICE_X29Y38.C    SLICE_X33Y24.D6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X29Y38.B3  !
 ! s1/i8088/core/rom_ir<33>          SLICE_X40Y26.A    SLICE_X46Y40.A3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y40.B4  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X45Y41.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y39.A6  !
 ! s1/i8088/core/ir<33>              SLICE_X38Y34.A    SLICE_X44Y41.A5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X54Y40.B5  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X60Y43.D3  !
 ! s1/i8088/Madd_n0086_Madd_cy<0>    LICE_X46Y44.AMUX  SLICE_X60Y43.C5  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X62Y22.C2  !
 ! s1/i8088/core/modrm<4>            SLICE_X62Y28.D    SLICE_X63Y22.A4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X48Y38.D6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X29Y37.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X43Y39.AX  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X38Y23.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X36Y34.D2  !
 ! s1/i8088/core/exec/alu/addsub/ci  SLICE_X53Y43.C    SLICE_X50Y44.AX  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X35Y41.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X49Y46.C4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y47.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X47Y50.D1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y23.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y36.B3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X43Y40.B6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y46.A4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y46.B4  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X46Y32.C5  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X49Y28.A3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X48Y28.A3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X49Y29.D3  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X49Y29.C6  !
 ! s1/i8088/core/seq_addr<8>         LICE_X54Y26.AMUX  SLICE_X46Y29.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y38.D5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X40Y42.C5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X40Y42.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X38Y41.D1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X24Y26.B4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y27.D2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y41.B6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X42Y42.C5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y45.B3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X35Y41.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X40Y41.CX  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X24Y26.D2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y25.B3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X43Y43.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X42Y41.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X38Y44.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y43.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X40Y43.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X36Y31.D5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X34Y29.B4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X28Y26.A4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X35Y24.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X43Y42.B2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X42Y45.A3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X42Y45.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y46.D2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X20Y37.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X37Y42.A4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y42.B4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y32.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y29.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y29.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y30.A3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X36Y30.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X26Y27.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X27Y27.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X28Y31.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X42Y44.A1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X42Y44.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y45.C4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X27Y38.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X41Y42.A3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y43.AX  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X35Y33.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X24Y26.A4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X27Y26.C3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X26Y27.C3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X43Y44.D2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y46.D2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X21Y38.B2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y47.C3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y47.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y31.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y46.B4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y46.A4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y45.D5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X20Y38.B2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y47.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y47.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X33Y33.D5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X29Y32.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X43Y45.C4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X43Y45.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X26Y38.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X30Y47.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X29Y48.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y35.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X30Y27.C2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X50Y46.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X50Y46.B2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X50Y46.C4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X50Y46.D4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y49.D1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y47.C4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y49.B6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X27Y39.D5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y44.A1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y48.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X28Y29.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y50.D1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y48.C3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y48.C3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X26Y39.A3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y43.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X30Y47.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X29Y36.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X45Y49.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X43Y48.B3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X37Y45.A2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X26Y39.B3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X31Y44.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X35Y48.C5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X30Y28.D2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X35Y29.A4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X40Y29.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X50Y47.A3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X50Y47.B3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X50Y47.C4  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X50Y47.D5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y50.B6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y47.B2  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X44Y48.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y42.D3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X40Y48.B3  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y43.A5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X39Y48.B5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X32Y44.A6  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X40Y48.D5  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X30Y39.B1  !
 ! s1/i8088/core/ir<27>              SLICE_X39Y24.B    SLICE_X43Y49.C1  !
 ! a<1>                              SLICE_X41Y67.D    SLICE_X47Y62.C6  !
 ! xa<0>                             SLICE_X49Y62.B    SLICE_X48Y61.B6  !
 ! a<2>                              SLICE_X39Y60.C    SLICE_X39Y60.D5  !
 ! a<3>                              SLICE_X40Y67.B    SLICE_X49Y61.B3  !
 ! xiow_n                            SLICE_X48Y69.D    SLICE_X51Y65.D4  !
 ! d<0>                              SLICE_X45Y94.D    SLICE_X51Y72.B3  !
 ! d<0>                              SLICE_X45Y94.D    SLICE_X48Y53.A5  !
 ! d<0>                              SLICE_X45Y94.D    SLICE_X40Y107.A4 !
 ! d<1>                              SLICE_X46Y69.C    SLICE_X46Y69.D5  !
 ! d<1>                              SLICE_X46Y69.C    SLICE_X48Y53.C4  !
 ! d<1>                              SLICE_X46Y69.C    SLICE_X41Y104.A2 !
 ! d<2>                              SLICE_X48Y63.A    SLICE_X49Y71.D2  !
 ! d<2>                              SLICE_X48Y63.A    SLICE_X48Y52.A5  !
 ! d<2>                              SLICE_X48Y63.A    SLICE_X39Y108.B5 !
 ! xd<6>                             SLICE_X46Y70.C    SLICE_X46Y71.A1  !
 ! d<6>                              SLICE_X46Y71.A    SLICE_X48Y51.B1  !
 ! d<6>                              SLICE_X46Y71.A    SLICE_X41Y101.C2 !
 ! xd<7>                             SLICE_X53Y70.C    SLICE_X56Y63.A5  !
 ! d<7>                              SLICE_X56Y63.A    SLICE_X50Y54.A2  !
 ! d<7>                              SLICE_X56Y63.A    SLICE_X46Y96.A3  !
 ! d<3>                              SLICE_X46Y69.A    SLICE_X46Y69.B6  !
 ! s1/adp<3>                         SLICE_X48Y52.C    SLICE_X49Y69.B5  !
 ! d<3>                              SLICE_X46Y69.A    SLICE_X40Y107.D2 !
 ! d<4>                              SLICE_X47Y93.B    SLICE_X46Y72.D4  !
 ! s1/adp<4>                         SLICE_X49Y54.A    SLICE_X45Y75.D1  !
 ! d<4>                              SLICE_X47Y93.B    SLICE_X43Y100.A4 !
 ! d<5>                              SLICE_X46Y71.C    SLICE_X46Y71.D5  !
 ! s1/adp<5>                         SLICE_X49Y54.C    SLICE_X47Y70.B5  !
 ! d<5>                              SLICE_X46Y71.C    SLICE_X41Y101.A5 !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X84Y71.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.985ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.950ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y74.AQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X86Y74.A4      net (fanout=1)        0.517   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X86Y74.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X87Y72.A2      net (fanout=3)        0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X87Y72.A       Tilo                  0.094   U_ila_pro_0/N16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.B2      net (fanout=1)        0.785   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.CLK     Tas                   0.003   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.889ns logic, 2.061ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X86Y74.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.806ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y74.AQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X86Y74.A4      net (fanout=1)        0.517   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X86Y74.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X86Y74.CX      net (fanout=3)        0.458   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X86Y74.CLK     Tdick                 0.004   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.796ns logic, 0.975ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X87Y74.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.662ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y74.AQ      Tcklo                 0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X86Y74.A4      net (fanout=1)        0.517   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X86Y74.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X87Y74.AX      net (fanout=3)        0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X87Y74.CLK     Tdick                -0.008   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.627ns (0.784ns logic, 0.843ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X87Y74.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.240ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y74.AQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X86Y74.A4      net (fanout=1)        0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X86Y74.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X87Y74.AX      net (fanout=3)        0.299   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X87Y74.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.500ns logic, 0.775ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X86Y74.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.374ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y74.AQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X86Y74.A4      net (fanout=1)        0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X86Y74.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X86Y74.CX      net (fanout=3)        0.422   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X86Y74.CLK     Tckdi       (-Th)     0.218   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.511ns logic, 0.898ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X84Y71.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.455ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.490ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y74.AQ      Tcklo                 0.642   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X86Y74.A4      net (fanout=1)        0.476   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X86Y74.A       Tilo                  0.087   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X87Y72.A2      net (fanout=3)        0.698   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X87Y72.A       Tilo                  0.087   U_ila_pro_0/N16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.B2      net (fanout=1)        0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.CLK     Tah         (-Th)     0.222   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.594ns logic, 1.896ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X85Y74.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.398ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.398ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y71.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X72Y70.A1      net (fanout=4)        0.954   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X72Y70.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X82Y74.D3      net (fanout=10)       1.164   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X82Y74.D       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X85Y74.CLK     net (fanout=5)        0.621   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (0.659ns logic, 2.739ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.304ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.BQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X83Y73.D3      net (fanout=10)       1.139   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X83Y73.D       Tilo                  0.094   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X82Y74.D1      net (fanout=1)        0.885   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X82Y74.D       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X85Y74.CLK     net (fanout=5)        0.621   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.659ns logic, 2.645ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.248ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.248ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y71.CQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X72Y70.A2      net (fanout=4)        0.804   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X72Y70.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X82Y74.D3      net (fanout=10)       1.164   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X82Y74.D       Tilo                  0.094   icon_control0<13>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X85Y74.CLK     net (fanout=5)        0.621   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (0.659ns logic, 2.589ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4218 paths analyzed, 668 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.581ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X73Y70.D5), 211 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.546ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y14.DOADOL6 Trcko_DOWA            2.180   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    SLICE_X72Y74.A1      net (fanout=1)        1.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<103>
    SLICE_X72Y74.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X90Y71.B1      net (fanout=1)        1.297   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133
    SLICE_X90Y71.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X85Y55.C5      net (fanout=1)        1.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
    SLICE_X85Y55.CMUX    Tilo                  0.392   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X73Y70.C2      net (fanout=1)        1.721   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X73Y70.C       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X73Y70.D5      net (fanout=1)        0.226   icon_control0<3>
    SLICE_X73Y70.CLK     Tas                   0.028   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.546ns (2.882ns logic, 5.664ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.435ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADOU7 Trcko_DOWA            2.180   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X90Y57.B1      net (fanout=1)        1.098   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<34>
    SLICE_X90Y57.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_139
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_139
    SLICE_X90Y43.B3      net (fanout=1)        1.162   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_139
    SLICE_X90Y43.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92
    SLICE_X85Y55.D2      net (fanout=1)        1.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92
    SLICE_X85Y55.CMUX    Topdc                 0.389   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X73Y70.C2      net (fanout=1)        1.721   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X73Y70.C       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X73Y70.D5      net (fanout=1)        0.226   icon_control0<3>
    SLICE_X73Y70.CLK     Tas                   0.028   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.435ns (2.879ns logic, 5.556ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.430ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADOU3  Trcko_DOWA            2.180   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X72Y32.A1      net (fanout=1)        1.071   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<7>
    SLICE_X72Y32.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136
    SLICE_X73Y33.B2      net (fanout=1)        1.050   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_136
    SLICE_X73Y33.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
    SLICE_X85Y55.D5      net (fanout=1)        1.483   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_82
    SLICE_X85Y55.CMUX    Topdc                 0.389   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X73Y70.C2      net (fanout=1)        1.721   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X73Y70.C       Tilo                  0.094   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X73Y70.D5      net (fanout=1)        0.226   icon_control0<3>
    SLICE_X73Y70.CLK     Tas                   0.028   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.430ns (2.879ns logic, 5.551ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X88Y75.DI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.867ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y72.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X71Y71.D3      net (fanout=2)        0.803   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X71Y71.D       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X89Y71.B2      net (fanout=10)       1.973   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X89Y71.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X95Y72.C2      net (fanout=17)       1.120   icon_control0<9>
    SLICE_X95Y72.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X88Y75.DI      net (fanout=1)        0.883   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X88Y75.CLK     Tds                   0.335   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      5.867ns (1.088ns logic, 4.779ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.379ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y71.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X72Y70.A1      net (fanout=4)        0.954   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X72Y70.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X89Y71.B4      net (fanout=10)       1.334   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X89Y71.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X95Y72.C2      net (fanout=17)       1.120   icon_control0<9>
    SLICE_X95Y72.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X88Y75.DI      net (fanout=1)        0.883   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X88Y75.CLK     Tds                   0.335   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      5.379ns (1.088ns logic, 4.291ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y71.CQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X72Y70.A2      net (fanout=4)        0.804   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X72Y70.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X89Y71.B4      net (fanout=10)       1.334   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X89Y71.B       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X95Y72.C2      net (fanout=17)       1.120   icon_control0<9>
    SLICE_X95Y72.C       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK0
    SLICE_X88Y75.DI      net (fanout=1)        0.883   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
    SLICE_X88Y75.CLK     Tds                   0.335   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (1.088ns logic, 4.141ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE (SLICE_X84Y57.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.753ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.CQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X82Y66.A1      net (fanout=10)       1.546   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X82Y66.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X82Y62.B1      net (fanout=1)        1.024   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X82Y62.B       Tilo                  0.094   icon_control0<14>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X89Y64.A1      net (fanout=7)        1.083   icon_control0<14>
    SLICE_X89Y64.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst
    SLICE_X84Y57.SR      net (fanout=2)        0.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
    SLICE_X84Y57.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.753ns (1.300ns logic, 4.453ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.461ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y72.DQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X71Y71.D3      net (fanout=2)        0.803   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X71Y71.D       Tilo                  0.094   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X82Y62.B2      net (fanout=10)       1.475   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X82Y62.B       Tilo                  0.094   icon_control0<14>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X89Y64.A1      net (fanout=7)        1.083   icon_control0<14>
    SLICE_X89Y64.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst
    SLICE_X84Y57.SR      net (fanout=2)        0.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
    SLICE_X84Y57.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.461ns (1.300ns logic, 4.161ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.BQ      Tcko                  0.471   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X82Y66.A4      net (fanout=10)       1.191   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X82Y66.A       Tilo                  0.094   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X82Y62.B1      net (fanout=1)        1.024   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X82Y62.B       Tilo                  0.094   icon_control0<14>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X89Y64.A1      net (fanout=7)        1.083   icon_control0<14>
    SLICE_X89Y64.A       Tilo                  0.094   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst
    SLICE_X84Y57.SR      net (fanout=2)        0.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
    SLICE_X84Y57.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (1.300ns logic, 4.098ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y71.BQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    SLICE_X59Y71.AX      net (fanout=2)        0.285   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
    SLICE_X59Y71.CLK     Tckdi       (-Th)     0.229   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.185ns logic, 0.285ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X91Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y66.AQ      Tcko                  0.414   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X91Y66.BX      net (fanout=2)        0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X91Y66.CLK     Tckdi       (-Th)     0.231   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X92Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y67.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X92Y67.BX      net (fanout=1)        0.285   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X92Y67.CLK     Tckdi       (-Th)     0.242   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X3Y14.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X3Y14.REGCLKARDRCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.582ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X59Y71.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.CQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y72.A1      net (fanout=3)        1.026   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y72.A       Tilo                  0.094   s8/i8253/vcs/C0/LATCHMSB<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y71.SR      net (fanout=3)        0.430   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y71.CLK     Tsrck                 0.547   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (1.091ns logic, 1.456ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X59Y71.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.CQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y72.A1      net (fanout=3)        1.026   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y72.A       Tilo                  0.094   s8/i8253/vcs/C0/LATCHMSB<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y71.SR      net (fanout=3)        0.430   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y71.CLK     Tsrck                 0.547   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.547ns (1.091ns logic, 1.456ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y71.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.CQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y72.A1      net (fanout=3)        1.026   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y72.A       Tilo                  0.094   s8/i8253/vcs/C0/LATCHMSB<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y71.SR      net (fanout=3)        0.430   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y71.CLK     Tsrck                 0.545   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (1.089ns logic, 1.456ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X72Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.858ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.CQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y72.D6      net (fanout=3)        0.439   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X56Y72.D       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X72Y71.CE      net (fanout=3)        0.874   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y71.CLK     Tckce       (-Th)    -0.044   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.545ns logic, 1.313ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X72Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.858ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.CQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y72.D6      net (fanout=3)        0.439   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X56Y72.D       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X72Y71.CE      net (fanout=3)        0.874   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y71.CLK     Tckce       (-Th)    -0.044   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.545ns logic, 1.313ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X72Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.823ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.858ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.CQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y72.D6      net (fanout=3)        0.439   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X56Y72.D       Tilo                  0.087   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X72Y71.CE      net (fanout=3)        0.874   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X72Y71.CLK     Tckce       (-Th)    -0.044   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.545ns logic, 1.313ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.898ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X50Y72.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.CQ      Tcko                  0.450   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y72.C4      net (fanout=3)        0.384   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X50Y72.CLK     Tas                   0.029   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.479ns logic, 0.384ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X50Y72.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.CQ      Tcko                  0.414   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X50Y72.C4      net (fanout=3)        0.353   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X50Y72.CLK     Tah         (-Th)     0.195   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.219ns logic, 0.353ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 219 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X52Y71.CIN), 116 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.177ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      5.142ns (Levels of Logic = 29)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.COUT    Twosco                2.120   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y43.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y43.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y44.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y44.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y45.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y45.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y46.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y46.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y47.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y47.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y48.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y48.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y49.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y49.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y50.CIN     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y50.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y51.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y51.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y52.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y52.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y53.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y53.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y54.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y54.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y55.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y55.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y56.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y56.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y57.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y57.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y58.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y59.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y59.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y60.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y60.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y61.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y61.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y62.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y62.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y63.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y63.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y64.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y64.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y65.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y65.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y66.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y66.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y67.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y67.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y68.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y68.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y69.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y69.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y70.CIN     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y70.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y71.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y71.CLK     Tcinck                0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      5.142ns (5.122ns logic, 0.020ns route)
                                                       (99.6% logic, 0.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.168ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      5.133ns (Levels of Logic = 29)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.COUT    Twosco                2.111   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y43.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y43.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y44.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y44.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y45.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y45.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y46.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y46.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y47.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y47.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y48.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y48.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y49.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y49.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y50.CIN     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y50.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y51.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y51.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y52.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y52.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y53.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y53.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y54.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y54.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y55.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y55.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y56.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y56.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y57.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y57.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y58.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y59.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y59.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y60.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y60.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y61.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y61.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y62.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y62.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y63.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y63.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y64.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y64.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y65.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y65.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y66.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y66.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y67.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y67.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y68.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y68.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y69.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y69.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y70.CIN     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y70.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y71.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y71.CLK     Tcinck                0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (5.113ns logic, 0.020ns route)
                                                       (99.6% logic, 0.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.087ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      5.052ns (Levels of Logic = 29)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.COUT    Twosco                2.030   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y43.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y43.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y44.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y44.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y45.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y45.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y46.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y46.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y47.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y47.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y48.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y48.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y49.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y49.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y50.CIN     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y50.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y51.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y51.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y52.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y52.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y53.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y53.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y54.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y54.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y55.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y55.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y56.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y56.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y57.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y57.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y58.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y59.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y59.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y60.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y60.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y61.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y61.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y62.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y62.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y63.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y63.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y64.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y64.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y65.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y65.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y66.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y66.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y67.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y67.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y68.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y68.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y69.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y69.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y70.CIN     net (fanout=1)        0.010   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y70.COUT    Tbyp                  0.104   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y71.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y71.CLK     Tcinck                0.090   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (5.032ns logic, 0.020ns route)
                                                       (99.6% logic, 0.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X96Y68.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.615ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      3.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y71.AMUX   Treg                  1.983   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X96Y68.SR      net (fanout=3)        1.050   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X96Y68.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.580ns (2.530ns logic, 1.050ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.614ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      3.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y71.AMUX   Treg                  1.982   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X96Y68.SR      net (fanout=3)        1.050   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X96Y68.CLK     Tsrck                 0.547   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (2.529ns logic, 1.050ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X96Y68.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.613ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      3.578ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y71.AMUX   Treg                  1.983   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X96Y68.SR      net (fanout=3)        1.050   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X96Y68.CLK     Tsrck                 0.545   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (2.528ns logic, 1.050ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.612ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      3.577ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y71.AMUX   Treg                  1.982   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X96Y68.SR      net (fanout=3)        1.050   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X96Y68.CLK     Tsrck                 0.545   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (2.527ns logic, 1.050ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X90Y64.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.483ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y64.AQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X90Y64.A6      net (fanout=2)        0.282   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X90Y64.CLK     Tah         (-Th)     0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.236ns logic, 0.282ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X90Y64.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.485ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y64.CQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X90Y64.C6      net (fanout=2)        0.282   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X90Y64.CLK     Tah         (-Th)     0.195   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.238ns logic, 0.282ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X91Y74.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.454ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    s1/i8284/clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y74.BQ      Tcko                  0.433   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X91Y74.AX      net (fanout=1)        0.285   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X91Y74.CLK     Tckdi       (-Th)     0.229   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.204ns logic, 0.285ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 641 paths analyzed, 624 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X84Y71.B2), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.530ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.495ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y74.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X88Y72.C4      net (fanout=2)        0.933   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X88Y72.CMUX    Tilo                  0.376   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X87Y72.A1      net (fanout=1)        0.854   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X87Y72.A       Tilo                  0.094   U_ila_pro_0/N16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.B2      net (fanout=1)        0.785   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.CLK     Tas                   0.003   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.495ns (0.923ns logic, 2.572ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.468ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.433ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.AQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X88Y72.C1      net (fanout=1)        0.871   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X88Y72.CMUX    Tilo                  0.376   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X87Y72.A1      net (fanout=1)        0.854   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X87Y72.A       Tilo                  0.094   U_ila_pro_0/N16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.B2      net (fanout=1)        0.785   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.CLK     Tas                   0.003   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (0.923ns logic, 2.510ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.196ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.161ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         s1/i8284/clk rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y72.BQ      Tcko                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X88Y72.C3      net (fanout=1)        0.599   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X88Y72.CMUX    Tilo                  0.376   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X87Y72.A1      net (fanout=1)        0.854   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X87Y72.A       Tilo                  0.094   U_ila_pro_0/N16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.B2      net (fanout=1)        0.785   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X84Y71.CLK     Tas                   0.003   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (0.923ns logic, 2.238ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X96Y74.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.386ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      3.386ns (Levels of Logic = 0)
  Source Clock:         s1/i8284/clk rising

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y74.DQ     Tcko                  0.471   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X96Y74.A2      net (fanout=21)       2.915   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (0.471ns logic, 2.915ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X96Y74.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.378ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      3.378ns (Levels of Logic = 0)
  Source Clock:         s1/i8284/clk rising

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y74.DQ     Tcko                  0.471   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X96Y74.B2      net (fanout=21)       2.907   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (0.471ns logic, 2.907ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5111 paths, 0 nets, and 1738 connections

Design statistics:
   Minimum period:   8.581ns{1}   (Maximum frequency: 116.537MHz)
   Maximum path delay from/to any node:   2.582ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 12 20:31:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 700 MB



