// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PrefetchFilter(
  input         clock,
  input         reset,
  input         io_gen_req_valid,
  input  [10:0] io_gen_req_bits_region_tag,
  input  [39:0] io_gen_req_bits_region_addr,
  input  [15:0] io_gen_req_bits_region_bits,
  input         io_gen_req_bits_paddr_valid,
  input         io_gen_req_bits_decr_mode,
  output        io_tlb_req_req_valid,
  output [49:0] io_tlb_req_req_bits_vaddr,
  output [63:0] io_tlb_req_req_bits_fullva,
  output        io_tlb_req_req_bits_checkfullva,
  output [2:0]  io_tlb_req_req_bits_cmd,
  output        io_tlb_req_req_bits_hyperinst,
  output        io_tlb_req_req_bits_hlvx,
  output        io_tlb_req_req_bits_kill,
  output        io_tlb_req_req_bits_isPrefetch,
  output        io_tlb_req_req_bits_no_translate,
  output [47:0] io_tlb_req_req_bits_pmp_addr,
  output        io_tlb_req_req_bits_debug_robIdx_flag,
  output [7:0]  io_tlb_req_req_bits_debug_robIdx_value,
  input         io_tlb_req_resp_valid,
  input  [47:0] io_tlb_req_resp_bits_paddr_0,
  input  [1:0]  io_tlb_req_resp_bits_pbmt_0,
  input         io_tlb_req_resp_bits_miss,
  input         io_tlb_req_resp_bits_excp_0_gpf_ld,
  input         io_tlb_req_resp_bits_excp_0_pf_ld,
  input         io_tlb_req_resp_bits_excp_0_af_ld,
  input         io_pmp_resp_ld,
  input         io_pmp_resp_mmio,
  output        io_l2_pf_addr_valid,
  output [47:0] io_l2_pf_addr_bits
);

  reg         s3_tlb_fire_vec_r_r_15;
  reg         s3_tlb_fire_vec_r_r_14;
  reg         s3_tlb_fire_vec_r_r_13;
  reg         s3_tlb_fire_vec_r_r_12;
  reg         s3_tlb_fire_vec_r_r_11;
  reg         s3_tlb_fire_vec_r_r_10;
  reg         s3_tlb_fire_vec_r_r_9;
  reg         s3_tlb_fire_vec_r_r_8;
  reg         s3_tlb_fire_vec_r_r_7;
  reg         s3_tlb_fire_vec_r_r_6;
  reg         s3_tlb_fire_vec_r_r_5;
  reg         s3_tlb_fire_vec_r_r_4;
  reg         s3_tlb_fire_vec_r_r_3;
  reg         s3_tlb_fire_vec_r_r_2;
  reg         s3_tlb_fire_vec_r_r_1;
  reg         s3_tlb_fire_vec_r_r_0;
  reg         s2_tlb_fire_vec_r_r_15;
  reg         s2_tlb_fire_vec_r_r_14;
  reg         s2_tlb_fire_vec_r_r_13;
  reg         s2_tlb_fire_vec_r_r_12;
  reg         s2_tlb_fire_vec_r_r_11;
  reg         s2_tlb_fire_vec_r_r_10;
  reg         s2_tlb_fire_vec_r_r_9;
  reg         s2_tlb_fire_vec_r_r_8;
  reg         s2_tlb_fire_vec_r_r_7;
  reg         s2_tlb_fire_vec_r_r_6;
  reg         s2_tlb_fire_vec_r_r_5;
  reg         s2_tlb_fire_vec_r_r_4;
  reg         s2_tlb_fire_vec_r_r_3;
  reg         s2_tlb_fire_vec_r_r_2;
  reg         s2_tlb_fire_vec_r_r_1;
  reg         s2_tlb_fire_vec_r_r_0;
  reg         s1_tlb_fire_vec_r_r_15;
  reg         s1_tlb_fire_vec_r_r_14;
  reg         s1_tlb_fire_vec_r_r_13;
  reg         s1_tlb_fire_vec_r_r_12;
  reg         s1_tlb_fire_vec_r_r_11;
  reg         s1_tlb_fire_vec_r_r_10;
  reg         s1_tlb_fire_vec_r_r_9;
  reg         s1_tlb_fire_vec_r_r_8;
  reg         s1_tlb_fire_vec_r_r_7;
  reg         s1_tlb_fire_vec_r_r_6;
  reg         s1_tlb_fire_vec_r_r_5;
  reg         s1_tlb_fire_vec_r_r_4;
  reg         s1_tlb_fire_vec_r_r_3;
  reg         s1_tlb_fire_vec_r_r_2;
  reg         s1_tlb_fire_vec_r_r_1;
  reg         s1_tlb_fire_vec_r_r_0;
  reg  [15:0] s1_replace_vec_r;
  reg         s1_hit_r;
  reg         s1_valid_r_last_REG;
  wire        _pf_req_arb_io_in_0_ready;
  wire        _pf_req_arb_io_in_1_ready;
  wire        _pf_req_arb_io_in_2_ready;
  wire        _pf_req_arb_io_in_3_ready;
  wire        _pf_req_arb_io_in_4_ready;
  wire        _pf_req_arb_io_in_5_ready;
  wire        _pf_req_arb_io_in_6_ready;
  wire        _pf_req_arb_io_in_7_ready;
  wire        _pf_req_arb_io_in_8_ready;
  wire        _pf_req_arb_io_in_9_ready;
  wire        _pf_req_arb_io_in_10_ready;
  wire        _pf_req_arb_io_in_11_ready;
  wire        _pf_req_arb_io_in_12_ready;
  wire        _pf_req_arb_io_in_13_ready;
  wire        _pf_req_arb_io_in_14_ready;
  wire        _pf_req_arb_io_in_15_ready;
  wire        _tlb_req_arb_io_in_0_ready;
  wire        _tlb_req_arb_io_in_1_ready;
  wire        _tlb_req_arb_io_in_2_ready;
  wire        _tlb_req_arb_io_in_3_ready;
  wire        _tlb_req_arb_io_in_4_ready;
  wire        _tlb_req_arb_io_in_5_ready;
  wire        _tlb_req_arb_io_in_6_ready;
  wire        _tlb_req_arb_io_in_7_ready;
  wire        _tlb_req_arb_io_in_8_ready;
  wire        _tlb_req_arb_io_in_9_ready;
  wire        _tlb_req_arb_io_in_10_ready;
  wire        _tlb_req_arb_io_in_11_ready;
  wire        _tlb_req_arb_io_in_12_ready;
  wire        _tlb_req_arb_io_in_13_ready;
  wire        _tlb_req_arb_io_in_14_ready;
  wire        _tlb_req_arb_io_in_15_ready;
  wire        _tlb_req_arb_io_out_valid;
  wire [49:0] _tlb_req_arb_io_out_bits_vaddr;
  reg  [10:0] entries_0_region_tag;
  reg  [39:0] entries_0_region_addr;
  reg  [15:0] entries_0_region_bits;
  reg  [15:0] entries_0_filter_bits;
  reg         entries_0_paddr_valid;
  reg         entries_0_decr_mode;
  reg  [10:0] entries_1_region_tag;
  reg  [39:0] entries_1_region_addr;
  reg  [15:0] entries_1_region_bits;
  reg  [15:0] entries_1_filter_bits;
  reg         entries_1_paddr_valid;
  reg         entries_1_decr_mode;
  reg  [10:0] entries_2_region_tag;
  reg  [39:0] entries_2_region_addr;
  reg  [15:0] entries_2_region_bits;
  reg  [15:0] entries_2_filter_bits;
  reg         entries_2_paddr_valid;
  reg         entries_2_decr_mode;
  reg  [10:0] entries_3_region_tag;
  reg  [39:0] entries_3_region_addr;
  reg  [15:0] entries_3_region_bits;
  reg  [15:0] entries_3_filter_bits;
  reg         entries_3_paddr_valid;
  reg         entries_3_decr_mode;
  reg  [10:0] entries_4_region_tag;
  reg  [39:0] entries_4_region_addr;
  reg  [15:0] entries_4_region_bits;
  reg  [15:0] entries_4_filter_bits;
  reg         entries_4_paddr_valid;
  reg         entries_4_decr_mode;
  reg  [10:0] entries_5_region_tag;
  reg  [39:0] entries_5_region_addr;
  reg  [15:0] entries_5_region_bits;
  reg  [15:0] entries_5_filter_bits;
  reg         entries_5_paddr_valid;
  reg         entries_5_decr_mode;
  reg  [10:0] entries_6_region_tag;
  reg  [39:0] entries_6_region_addr;
  reg  [15:0] entries_6_region_bits;
  reg  [15:0] entries_6_filter_bits;
  reg         entries_6_paddr_valid;
  reg         entries_6_decr_mode;
  reg  [10:0] entries_7_region_tag;
  reg  [39:0] entries_7_region_addr;
  reg  [15:0] entries_7_region_bits;
  reg  [15:0] entries_7_filter_bits;
  reg         entries_7_paddr_valid;
  reg         entries_7_decr_mode;
  reg  [10:0] entries_8_region_tag;
  reg  [39:0] entries_8_region_addr;
  reg  [15:0] entries_8_region_bits;
  reg  [15:0] entries_8_filter_bits;
  reg         entries_8_paddr_valid;
  reg         entries_8_decr_mode;
  reg  [10:0] entries_9_region_tag;
  reg  [39:0] entries_9_region_addr;
  reg  [15:0] entries_9_region_bits;
  reg  [15:0] entries_9_filter_bits;
  reg         entries_9_paddr_valid;
  reg         entries_9_decr_mode;
  reg  [10:0] entries_10_region_tag;
  reg  [39:0] entries_10_region_addr;
  reg  [15:0] entries_10_region_bits;
  reg  [15:0] entries_10_filter_bits;
  reg         entries_10_paddr_valid;
  reg         entries_10_decr_mode;
  reg  [10:0] entries_11_region_tag;
  reg  [39:0] entries_11_region_addr;
  reg  [15:0] entries_11_region_bits;
  reg  [15:0] entries_11_filter_bits;
  reg         entries_11_paddr_valid;
  reg         entries_11_decr_mode;
  reg  [10:0] entries_12_region_tag;
  reg  [39:0] entries_12_region_addr;
  reg  [15:0] entries_12_region_bits;
  reg  [15:0] entries_12_filter_bits;
  reg         entries_12_paddr_valid;
  reg         entries_12_decr_mode;
  reg  [10:0] entries_13_region_tag;
  reg  [39:0] entries_13_region_addr;
  reg  [15:0] entries_13_region_bits;
  reg  [15:0] entries_13_filter_bits;
  reg         entries_13_paddr_valid;
  reg         entries_13_decr_mode;
  reg  [10:0] entries_14_region_tag;
  reg  [39:0] entries_14_region_addr;
  reg  [15:0] entries_14_region_bits;
  reg  [15:0] entries_14_filter_bits;
  reg         entries_14_paddr_valid;
  reg         entries_14_decr_mode;
  reg  [10:0] entries_15_region_tag;
  reg  [39:0] entries_15_region_addr;
  reg  [15:0] entries_15_region_bits;
  reg  [15:0] entries_15_filter_bits;
  reg         entries_15_paddr_valid;
  reg         entries_15_decr_mode;
  reg         valids_0;
  reg         valids_1;
  reg         valids_2;
  reg         valids_3;
  reg         valids_4;
  reg         valids_5;
  reg         valids_6;
  reg         valids_7;
  reg         valids_8;
  reg         valids_9;
  reg         valids_10;
  reg         valids_11;
  reg         valids_12;
  reg         valids_13;
  reg         valids_14;
  reg         valids_15;
  reg  [14:0] state_reg;
  reg         prev_valid_last_REG;
  reg  [10:0] prev_gen_req_region_tag;
  wire        s0_gen_req_valid =
    io_gen_req_valid
    & ~(prev_valid_last_REG & io_gen_req_bits_region_tag == prev_gen_req_region_tag);
  wire        s0_match_vec_0 =
    valids_0 & entries_0_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[0]);
  wire        s0_match_vec_1 =
    valids_1 & entries_1_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[1]);
  wire        s0_match_vec_2 =
    valids_2 & entries_2_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[2]);
  wire        s0_match_vec_3 =
    valids_3 & entries_3_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[3]);
  wire        s0_match_vec_4 =
    valids_4 & entries_4_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[4]);
  wire        s0_match_vec_5 =
    valids_5 & entries_5_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[5]);
  wire        s0_match_vec_6 =
    valids_6 & entries_6_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[6]);
  wire        s0_match_vec_7 =
    valids_7 & entries_7_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[7]);
  wire        s0_match_vec_8 =
    valids_8 & entries_8_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[8]);
  wire        s0_match_vec_9 =
    valids_9 & entries_9_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[9]);
  wire        s0_match_vec_10 =
    valids_10 & entries_10_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[10]);
  wire        s0_match_vec_11 =
    valids_11 & entries_11_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[11]);
  wire        s0_match_vec_12 =
    valids_12 & entries_12_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[12]);
  wire        s0_match_vec_13 =
    valids_13 & entries_13_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[13]);
  wire        s0_match_vec_14 =
    valids_14 & entries_14_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[14]);
  wire        s0_match_vec_15 =
    valids_15 & entries_15_region_tag == io_gen_req_bits_region_tag
    & ~(s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[15]);
  wire [15:0] _s0_any_matched_T =
    {s0_match_vec_0,
     s0_match_vec_1,
     s0_match_vec_2,
     s0_match_vec_3,
     s0_match_vec_4,
     s0_match_vec_5,
     s0_match_vec_6,
     s0_match_vec_7,
     s0_match_vec_8,
     s0_match_vec_9,
     s0_match_vec_10,
     s0_match_vec_11,
     s0_match_vec_12,
     s0_match_vec_13,
     s0_match_vec_14,
     s0_match_vec_15};
  wire        s0_hit = s0_gen_req_valid & (|_s0_any_matched_T);
  wire        is_evicted = s1_valid_r_last_REG & s1_replace_vec_r[0];
  wire        _tlb_req_arb_io_in_0_valid_T_4 =
    valids_0 & ~s1_tlb_fire_vec_r_r_0 & ~s2_tlb_fire_vec_r_r_0 & ~s3_tlb_fire_vec_r_r_0
    & ~entries_0_paddr_valid & ~is_evicted;
  wire [15:0] _pending_req_vec_T = ~entries_0_filter_bits;
  wire        _last_one_offset_T_1 = entries_0_region_bits[1] & _pending_req_vec_T[1];
  wire        _last_one_offset_T_2 = entries_0_region_bits[2] & _pending_req_vec_T[2];
  wire        _last_one_offset_T_3 = entries_0_region_bits[3] & _pending_req_vec_T[3];
  wire        _last_one_offset_T_4 = entries_0_region_bits[4] & _pending_req_vec_T[4];
  wire        _last_one_offset_T_5 = entries_0_region_bits[5] & _pending_req_vec_T[5];
  wire        _last_one_offset_T_6 = entries_0_region_bits[6] & _pending_req_vec_T[6];
  wire        _last_one_offset_T_7 = entries_0_region_bits[7] & _pending_req_vec_T[7];
  wire        _last_one_offset_T_8 = entries_0_region_bits[8] & _pending_req_vec_T[8];
  wire        _last_one_offset_T_9 = entries_0_region_bits[9] & _pending_req_vec_T[9];
  wire        _last_one_offset_T_10 = entries_0_region_bits[10] & _pending_req_vec_T[10];
  wire        _last_one_offset_T_11 = entries_0_region_bits[11] & _pending_req_vec_T[11];
  wire        _last_one_offset_T_12 = entries_0_region_bits[12] & _pending_req_vec_T[12];
  wire        _last_one_offset_T_13 = entries_0_region_bits[13] & _pending_req_vec_T[13];
  wire        _last_one_offset_T_14 = entries_0_region_bits[14] & _pending_req_vec_T[14];
  wire [3:0]  _pf_addr_T =
    entries_0_decr_mode
      ? (entries_0_region_bits[15] & _pending_req_vec_T[15]
           ? 4'hF
           : _last_one_offset_T_14
               ? 4'hE
               : _last_one_offset_T_13
                   ? 4'hD
                   : _last_one_offset_T_12
                       ? 4'hC
                       : _last_one_offset_T_11
                           ? 4'hB
                           : _last_one_offset_T_10
                               ? 4'hA
                               : _last_one_offset_T_9
                                   ? 4'h9
                                   : _last_one_offset_T_8
                                       ? 4'h8
                                       : _last_one_offset_T_7
                                           ? 4'h7
                                           : _last_one_offset_T_6
                                               ? 4'h6
                                               : _last_one_offset_T_5
                                                   ? 4'h5
                                                   : _last_one_offset_T_4
                                                       ? 4'h4
                                                       : _last_one_offset_T_3
                                                           ? 4'h3
                                                           : _last_one_offset_T_2
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_1})
      : entries_0_region_bits[0] & _pending_req_vec_T[0]
          ? 4'h0
          : _last_one_offset_T_1
              ? 4'h1
              : _last_one_offset_T_2
                  ? 4'h2
                  : _last_one_offset_T_3
                      ? 4'h3
                      : _last_one_offset_T_4
                          ? 4'h4
                          : _last_one_offset_T_5
                              ? 4'h5
                              : _last_one_offset_T_6
                                  ? 4'h6
                                  : _last_one_offset_T_7
                                      ? 4'h7
                                      : _last_one_offset_T_8
                                          ? 4'h8
                                          : _last_one_offset_T_9
                                              ? 4'h9
                                              : _last_one_offset_T_10
                                                  ? 4'hA
                                                  : _last_one_offset_T_11
                                                      ? 4'hB
                                                      : _last_one_offset_T_12
                                                          ? 4'hC
                                                          : _last_one_offset_T_13
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_14};
  wire        _pf_req_arb_io_in_0_valid_T_4 =
    valids_0 & (|(entries_0_region_bits & _pending_req_vec_T)) & entries_0_paddr_valid
    & ~is_evicted;
  wire        is_evicted_1 = s1_valid_r_last_REG & s1_replace_vec_r[1];
  wire        _tlb_req_arb_io_in_1_valid_T_4 =
    valids_1 & ~s1_tlb_fire_vec_r_r_1 & ~s2_tlb_fire_vec_r_r_1 & ~s3_tlb_fire_vec_r_r_1
    & ~entries_1_paddr_valid & ~is_evicted_1;
  wire [15:0] _pending_req_vec_T_1 = ~entries_1_filter_bits;
  wire        _last_one_offset_T_31 = entries_1_region_bits[1] & _pending_req_vec_T_1[1];
  wire        _last_one_offset_T_32 = entries_1_region_bits[2] & _pending_req_vec_T_1[2];
  wire        _last_one_offset_T_33 = entries_1_region_bits[3] & _pending_req_vec_T_1[3];
  wire        _last_one_offset_T_34 = entries_1_region_bits[4] & _pending_req_vec_T_1[4];
  wire        _last_one_offset_T_35 = entries_1_region_bits[5] & _pending_req_vec_T_1[5];
  wire        _last_one_offset_T_36 = entries_1_region_bits[6] & _pending_req_vec_T_1[6];
  wire        _last_one_offset_T_37 = entries_1_region_bits[7] & _pending_req_vec_T_1[7];
  wire        _last_one_offset_T_38 = entries_1_region_bits[8] & _pending_req_vec_T_1[8];
  wire        _last_one_offset_T_39 = entries_1_region_bits[9] & _pending_req_vec_T_1[9];
  wire        _last_one_offset_T_40 =
    entries_1_region_bits[10] & _pending_req_vec_T_1[10];
  wire        _last_one_offset_T_41 =
    entries_1_region_bits[11] & _pending_req_vec_T_1[11];
  wire        _last_one_offset_T_42 =
    entries_1_region_bits[12] & _pending_req_vec_T_1[12];
  wire        _last_one_offset_T_43 =
    entries_1_region_bits[13] & _pending_req_vec_T_1[13];
  wire        _last_one_offset_T_44 =
    entries_1_region_bits[14] & _pending_req_vec_T_1[14];
  wire [3:0]  _pf_addr_T_1 =
    entries_1_decr_mode
      ? (entries_1_region_bits[15] & _pending_req_vec_T_1[15]
           ? 4'hF
           : _last_one_offset_T_44
               ? 4'hE
               : _last_one_offset_T_43
                   ? 4'hD
                   : _last_one_offset_T_42
                       ? 4'hC
                       : _last_one_offset_T_41
                           ? 4'hB
                           : _last_one_offset_T_40
                               ? 4'hA
                               : _last_one_offset_T_39
                                   ? 4'h9
                                   : _last_one_offset_T_38
                                       ? 4'h8
                                       : _last_one_offset_T_37
                                           ? 4'h7
                                           : _last_one_offset_T_36
                                               ? 4'h6
                                               : _last_one_offset_T_35
                                                   ? 4'h5
                                                   : _last_one_offset_T_34
                                                       ? 4'h4
                                                       : _last_one_offset_T_33
                                                           ? 4'h3
                                                           : _last_one_offset_T_32
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_31})
      : entries_1_region_bits[0] & _pending_req_vec_T_1[0]
          ? 4'h0
          : _last_one_offset_T_31
              ? 4'h1
              : _last_one_offset_T_32
                  ? 4'h2
                  : _last_one_offset_T_33
                      ? 4'h3
                      : _last_one_offset_T_34
                          ? 4'h4
                          : _last_one_offset_T_35
                              ? 4'h5
                              : _last_one_offset_T_36
                                  ? 4'h6
                                  : _last_one_offset_T_37
                                      ? 4'h7
                                      : _last_one_offset_T_38
                                          ? 4'h8
                                          : _last_one_offset_T_39
                                              ? 4'h9
                                              : _last_one_offset_T_40
                                                  ? 4'hA
                                                  : _last_one_offset_T_41
                                                      ? 4'hB
                                                      : _last_one_offset_T_42
                                                          ? 4'hC
                                                          : _last_one_offset_T_43
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_44};
  wire        _pf_req_arb_io_in_1_valid_T_4 =
    valids_1 & (|(entries_1_region_bits & _pending_req_vec_T_1)) & entries_1_paddr_valid
    & ~is_evicted_1;
  wire        is_evicted_2 = s1_valid_r_last_REG & s1_replace_vec_r[2];
  wire        _tlb_req_arb_io_in_2_valid_T_4 =
    valids_2 & ~s1_tlb_fire_vec_r_r_2 & ~s2_tlb_fire_vec_r_r_2 & ~s3_tlb_fire_vec_r_r_2
    & ~entries_2_paddr_valid & ~is_evicted_2;
  wire [15:0] _pending_req_vec_T_2 = ~entries_2_filter_bits;
  wire        _last_one_offset_T_61 = entries_2_region_bits[1] & _pending_req_vec_T_2[1];
  wire        _last_one_offset_T_62 = entries_2_region_bits[2] & _pending_req_vec_T_2[2];
  wire        _last_one_offset_T_63 = entries_2_region_bits[3] & _pending_req_vec_T_2[3];
  wire        _last_one_offset_T_64 = entries_2_region_bits[4] & _pending_req_vec_T_2[4];
  wire        _last_one_offset_T_65 = entries_2_region_bits[5] & _pending_req_vec_T_2[5];
  wire        _last_one_offset_T_66 = entries_2_region_bits[6] & _pending_req_vec_T_2[6];
  wire        _last_one_offset_T_67 = entries_2_region_bits[7] & _pending_req_vec_T_2[7];
  wire        _last_one_offset_T_68 = entries_2_region_bits[8] & _pending_req_vec_T_2[8];
  wire        _last_one_offset_T_69 = entries_2_region_bits[9] & _pending_req_vec_T_2[9];
  wire        _last_one_offset_T_70 =
    entries_2_region_bits[10] & _pending_req_vec_T_2[10];
  wire        _last_one_offset_T_71 =
    entries_2_region_bits[11] & _pending_req_vec_T_2[11];
  wire        _last_one_offset_T_72 =
    entries_2_region_bits[12] & _pending_req_vec_T_2[12];
  wire        _last_one_offset_T_73 =
    entries_2_region_bits[13] & _pending_req_vec_T_2[13];
  wire        _last_one_offset_T_74 =
    entries_2_region_bits[14] & _pending_req_vec_T_2[14];
  wire [3:0]  _pf_addr_T_2 =
    entries_2_decr_mode
      ? (entries_2_region_bits[15] & _pending_req_vec_T_2[15]
           ? 4'hF
           : _last_one_offset_T_74
               ? 4'hE
               : _last_one_offset_T_73
                   ? 4'hD
                   : _last_one_offset_T_72
                       ? 4'hC
                       : _last_one_offset_T_71
                           ? 4'hB
                           : _last_one_offset_T_70
                               ? 4'hA
                               : _last_one_offset_T_69
                                   ? 4'h9
                                   : _last_one_offset_T_68
                                       ? 4'h8
                                       : _last_one_offset_T_67
                                           ? 4'h7
                                           : _last_one_offset_T_66
                                               ? 4'h6
                                               : _last_one_offset_T_65
                                                   ? 4'h5
                                                   : _last_one_offset_T_64
                                                       ? 4'h4
                                                       : _last_one_offset_T_63
                                                           ? 4'h3
                                                           : _last_one_offset_T_62
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_61})
      : entries_2_region_bits[0] & _pending_req_vec_T_2[0]
          ? 4'h0
          : _last_one_offset_T_61
              ? 4'h1
              : _last_one_offset_T_62
                  ? 4'h2
                  : _last_one_offset_T_63
                      ? 4'h3
                      : _last_one_offset_T_64
                          ? 4'h4
                          : _last_one_offset_T_65
                              ? 4'h5
                              : _last_one_offset_T_66
                                  ? 4'h6
                                  : _last_one_offset_T_67
                                      ? 4'h7
                                      : _last_one_offset_T_68
                                          ? 4'h8
                                          : _last_one_offset_T_69
                                              ? 4'h9
                                              : _last_one_offset_T_70
                                                  ? 4'hA
                                                  : _last_one_offset_T_71
                                                      ? 4'hB
                                                      : _last_one_offset_T_72
                                                          ? 4'hC
                                                          : _last_one_offset_T_73
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_74};
  wire        _pf_req_arb_io_in_2_valid_T_4 =
    valids_2 & (|(entries_2_region_bits & _pending_req_vec_T_2)) & entries_2_paddr_valid
    & ~is_evicted_2;
  wire        is_evicted_3 = s1_valid_r_last_REG & s1_replace_vec_r[3];
  wire        _tlb_req_arb_io_in_3_valid_T_4 =
    valids_3 & ~s1_tlb_fire_vec_r_r_3 & ~s2_tlb_fire_vec_r_r_3 & ~s3_tlb_fire_vec_r_r_3
    & ~entries_3_paddr_valid & ~is_evicted_3;
  wire [15:0] _pending_req_vec_T_3 = ~entries_3_filter_bits;
  wire        _last_one_offset_T_91 = entries_3_region_bits[1] & _pending_req_vec_T_3[1];
  wire        _last_one_offset_T_92 = entries_3_region_bits[2] & _pending_req_vec_T_3[2];
  wire        _last_one_offset_T_93 = entries_3_region_bits[3] & _pending_req_vec_T_3[3];
  wire        _last_one_offset_T_94 = entries_3_region_bits[4] & _pending_req_vec_T_3[4];
  wire        _last_one_offset_T_95 = entries_3_region_bits[5] & _pending_req_vec_T_3[5];
  wire        _last_one_offset_T_96 = entries_3_region_bits[6] & _pending_req_vec_T_3[6];
  wire        _last_one_offset_T_97 = entries_3_region_bits[7] & _pending_req_vec_T_3[7];
  wire        _last_one_offset_T_98 = entries_3_region_bits[8] & _pending_req_vec_T_3[8];
  wire        _last_one_offset_T_99 = entries_3_region_bits[9] & _pending_req_vec_T_3[9];
  wire        _last_one_offset_T_100 =
    entries_3_region_bits[10] & _pending_req_vec_T_3[10];
  wire        _last_one_offset_T_101 =
    entries_3_region_bits[11] & _pending_req_vec_T_3[11];
  wire        _last_one_offset_T_102 =
    entries_3_region_bits[12] & _pending_req_vec_T_3[12];
  wire        _last_one_offset_T_103 =
    entries_3_region_bits[13] & _pending_req_vec_T_3[13];
  wire        _last_one_offset_T_104 =
    entries_3_region_bits[14] & _pending_req_vec_T_3[14];
  wire [3:0]  _pf_addr_T_3 =
    entries_3_decr_mode
      ? (entries_3_region_bits[15] & _pending_req_vec_T_3[15]
           ? 4'hF
           : _last_one_offset_T_104
               ? 4'hE
               : _last_one_offset_T_103
                   ? 4'hD
                   : _last_one_offset_T_102
                       ? 4'hC
                       : _last_one_offset_T_101
                           ? 4'hB
                           : _last_one_offset_T_100
                               ? 4'hA
                               : _last_one_offset_T_99
                                   ? 4'h9
                                   : _last_one_offset_T_98
                                       ? 4'h8
                                       : _last_one_offset_T_97
                                           ? 4'h7
                                           : _last_one_offset_T_96
                                               ? 4'h6
                                               : _last_one_offset_T_95
                                                   ? 4'h5
                                                   : _last_one_offset_T_94
                                                       ? 4'h4
                                                       : _last_one_offset_T_93
                                                           ? 4'h3
                                                           : _last_one_offset_T_92
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_91})
      : entries_3_region_bits[0] & _pending_req_vec_T_3[0]
          ? 4'h0
          : _last_one_offset_T_91
              ? 4'h1
              : _last_one_offset_T_92
                  ? 4'h2
                  : _last_one_offset_T_93
                      ? 4'h3
                      : _last_one_offset_T_94
                          ? 4'h4
                          : _last_one_offset_T_95
                              ? 4'h5
                              : _last_one_offset_T_96
                                  ? 4'h6
                                  : _last_one_offset_T_97
                                      ? 4'h7
                                      : _last_one_offset_T_98
                                          ? 4'h8
                                          : _last_one_offset_T_99
                                              ? 4'h9
                                              : _last_one_offset_T_100
                                                  ? 4'hA
                                                  : _last_one_offset_T_101
                                                      ? 4'hB
                                                      : _last_one_offset_T_102
                                                          ? 4'hC
                                                          : _last_one_offset_T_103
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_104};
  wire        _pf_req_arb_io_in_3_valid_T_4 =
    valids_3 & (|(entries_3_region_bits & _pending_req_vec_T_3)) & entries_3_paddr_valid
    & ~is_evicted_3;
  wire        is_evicted_4 = s1_valid_r_last_REG & s1_replace_vec_r[4];
  wire        _tlb_req_arb_io_in_4_valid_T_4 =
    valids_4 & ~s1_tlb_fire_vec_r_r_4 & ~s2_tlb_fire_vec_r_r_4 & ~s3_tlb_fire_vec_r_r_4
    & ~entries_4_paddr_valid & ~is_evicted_4;
  wire [15:0] _pending_req_vec_T_4 = ~entries_4_filter_bits;
  wire        _last_one_offset_T_121 = entries_4_region_bits[1] & _pending_req_vec_T_4[1];
  wire        _last_one_offset_T_122 = entries_4_region_bits[2] & _pending_req_vec_T_4[2];
  wire        _last_one_offset_T_123 = entries_4_region_bits[3] & _pending_req_vec_T_4[3];
  wire        _last_one_offset_T_124 = entries_4_region_bits[4] & _pending_req_vec_T_4[4];
  wire        _last_one_offset_T_125 = entries_4_region_bits[5] & _pending_req_vec_T_4[5];
  wire        _last_one_offset_T_126 = entries_4_region_bits[6] & _pending_req_vec_T_4[6];
  wire        _last_one_offset_T_127 = entries_4_region_bits[7] & _pending_req_vec_T_4[7];
  wire        _last_one_offset_T_128 = entries_4_region_bits[8] & _pending_req_vec_T_4[8];
  wire        _last_one_offset_T_129 = entries_4_region_bits[9] & _pending_req_vec_T_4[9];
  wire        _last_one_offset_T_130 =
    entries_4_region_bits[10] & _pending_req_vec_T_4[10];
  wire        _last_one_offset_T_131 =
    entries_4_region_bits[11] & _pending_req_vec_T_4[11];
  wire        _last_one_offset_T_132 =
    entries_4_region_bits[12] & _pending_req_vec_T_4[12];
  wire        _last_one_offset_T_133 =
    entries_4_region_bits[13] & _pending_req_vec_T_4[13];
  wire        _last_one_offset_T_134 =
    entries_4_region_bits[14] & _pending_req_vec_T_4[14];
  wire [3:0]  _pf_addr_T_4 =
    entries_4_decr_mode
      ? (entries_4_region_bits[15] & _pending_req_vec_T_4[15]
           ? 4'hF
           : _last_one_offset_T_134
               ? 4'hE
               : _last_one_offset_T_133
                   ? 4'hD
                   : _last_one_offset_T_132
                       ? 4'hC
                       : _last_one_offset_T_131
                           ? 4'hB
                           : _last_one_offset_T_130
                               ? 4'hA
                               : _last_one_offset_T_129
                                   ? 4'h9
                                   : _last_one_offset_T_128
                                       ? 4'h8
                                       : _last_one_offset_T_127
                                           ? 4'h7
                                           : _last_one_offset_T_126
                                               ? 4'h6
                                               : _last_one_offset_T_125
                                                   ? 4'h5
                                                   : _last_one_offset_T_124
                                                       ? 4'h4
                                                       : _last_one_offset_T_123
                                                           ? 4'h3
                                                           : _last_one_offset_T_122
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_121})
      : entries_4_region_bits[0] & _pending_req_vec_T_4[0]
          ? 4'h0
          : _last_one_offset_T_121
              ? 4'h1
              : _last_one_offset_T_122
                  ? 4'h2
                  : _last_one_offset_T_123
                      ? 4'h3
                      : _last_one_offset_T_124
                          ? 4'h4
                          : _last_one_offset_T_125
                              ? 4'h5
                              : _last_one_offset_T_126
                                  ? 4'h6
                                  : _last_one_offset_T_127
                                      ? 4'h7
                                      : _last_one_offset_T_128
                                          ? 4'h8
                                          : _last_one_offset_T_129
                                              ? 4'h9
                                              : _last_one_offset_T_130
                                                  ? 4'hA
                                                  : _last_one_offset_T_131
                                                      ? 4'hB
                                                      : _last_one_offset_T_132
                                                          ? 4'hC
                                                          : _last_one_offset_T_133
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_134};
  wire        _pf_req_arb_io_in_4_valid_T_4 =
    valids_4 & (|(entries_4_region_bits & _pending_req_vec_T_4)) & entries_4_paddr_valid
    & ~is_evicted_4;
  wire        is_evicted_5 = s1_valid_r_last_REG & s1_replace_vec_r[5];
  wire        _tlb_req_arb_io_in_5_valid_T_4 =
    valids_5 & ~s1_tlb_fire_vec_r_r_5 & ~s2_tlb_fire_vec_r_r_5 & ~s3_tlb_fire_vec_r_r_5
    & ~entries_5_paddr_valid & ~is_evicted_5;
  wire [15:0] _pending_req_vec_T_5 = ~entries_5_filter_bits;
  wire        _last_one_offset_T_151 = entries_5_region_bits[1] & _pending_req_vec_T_5[1];
  wire        _last_one_offset_T_152 = entries_5_region_bits[2] & _pending_req_vec_T_5[2];
  wire        _last_one_offset_T_153 = entries_5_region_bits[3] & _pending_req_vec_T_5[3];
  wire        _last_one_offset_T_154 = entries_5_region_bits[4] & _pending_req_vec_T_5[4];
  wire        _last_one_offset_T_155 = entries_5_region_bits[5] & _pending_req_vec_T_5[5];
  wire        _last_one_offset_T_156 = entries_5_region_bits[6] & _pending_req_vec_T_5[6];
  wire        _last_one_offset_T_157 = entries_5_region_bits[7] & _pending_req_vec_T_5[7];
  wire        _last_one_offset_T_158 = entries_5_region_bits[8] & _pending_req_vec_T_5[8];
  wire        _last_one_offset_T_159 = entries_5_region_bits[9] & _pending_req_vec_T_5[9];
  wire        _last_one_offset_T_160 =
    entries_5_region_bits[10] & _pending_req_vec_T_5[10];
  wire        _last_one_offset_T_161 =
    entries_5_region_bits[11] & _pending_req_vec_T_5[11];
  wire        _last_one_offset_T_162 =
    entries_5_region_bits[12] & _pending_req_vec_T_5[12];
  wire        _last_one_offset_T_163 =
    entries_5_region_bits[13] & _pending_req_vec_T_5[13];
  wire        _last_one_offset_T_164 =
    entries_5_region_bits[14] & _pending_req_vec_T_5[14];
  wire [3:0]  _pf_addr_T_5 =
    entries_5_decr_mode
      ? (entries_5_region_bits[15] & _pending_req_vec_T_5[15]
           ? 4'hF
           : _last_one_offset_T_164
               ? 4'hE
               : _last_one_offset_T_163
                   ? 4'hD
                   : _last_one_offset_T_162
                       ? 4'hC
                       : _last_one_offset_T_161
                           ? 4'hB
                           : _last_one_offset_T_160
                               ? 4'hA
                               : _last_one_offset_T_159
                                   ? 4'h9
                                   : _last_one_offset_T_158
                                       ? 4'h8
                                       : _last_one_offset_T_157
                                           ? 4'h7
                                           : _last_one_offset_T_156
                                               ? 4'h6
                                               : _last_one_offset_T_155
                                                   ? 4'h5
                                                   : _last_one_offset_T_154
                                                       ? 4'h4
                                                       : _last_one_offset_T_153
                                                           ? 4'h3
                                                           : _last_one_offset_T_152
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_151})
      : entries_5_region_bits[0] & _pending_req_vec_T_5[0]
          ? 4'h0
          : _last_one_offset_T_151
              ? 4'h1
              : _last_one_offset_T_152
                  ? 4'h2
                  : _last_one_offset_T_153
                      ? 4'h3
                      : _last_one_offset_T_154
                          ? 4'h4
                          : _last_one_offset_T_155
                              ? 4'h5
                              : _last_one_offset_T_156
                                  ? 4'h6
                                  : _last_one_offset_T_157
                                      ? 4'h7
                                      : _last_one_offset_T_158
                                          ? 4'h8
                                          : _last_one_offset_T_159
                                              ? 4'h9
                                              : _last_one_offset_T_160
                                                  ? 4'hA
                                                  : _last_one_offset_T_161
                                                      ? 4'hB
                                                      : _last_one_offset_T_162
                                                          ? 4'hC
                                                          : _last_one_offset_T_163
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_164};
  wire        _pf_req_arb_io_in_5_valid_T_4 =
    valids_5 & (|(entries_5_region_bits & _pending_req_vec_T_5)) & entries_5_paddr_valid
    & ~is_evicted_5;
  wire        is_evicted_6 = s1_valid_r_last_REG & s1_replace_vec_r[6];
  wire        _tlb_req_arb_io_in_6_valid_T_4 =
    valids_6 & ~s1_tlb_fire_vec_r_r_6 & ~s2_tlb_fire_vec_r_r_6 & ~s3_tlb_fire_vec_r_r_6
    & ~entries_6_paddr_valid & ~is_evicted_6;
  wire [15:0] _pending_req_vec_T_6 = ~entries_6_filter_bits;
  wire        _last_one_offset_T_181 = entries_6_region_bits[1] & _pending_req_vec_T_6[1];
  wire        _last_one_offset_T_182 = entries_6_region_bits[2] & _pending_req_vec_T_6[2];
  wire        _last_one_offset_T_183 = entries_6_region_bits[3] & _pending_req_vec_T_6[3];
  wire        _last_one_offset_T_184 = entries_6_region_bits[4] & _pending_req_vec_T_6[4];
  wire        _last_one_offset_T_185 = entries_6_region_bits[5] & _pending_req_vec_T_6[5];
  wire        _last_one_offset_T_186 = entries_6_region_bits[6] & _pending_req_vec_T_6[6];
  wire        _last_one_offset_T_187 = entries_6_region_bits[7] & _pending_req_vec_T_6[7];
  wire        _last_one_offset_T_188 = entries_6_region_bits[8] & _pending_req_vec_T_6[8];
  wire        _last_one_offset_T_189 = entries_6_region_bits[9] & _pending_req_vec_T_6[9];
  wire        _last_one_offset_T_190 =
    entries_6_region_bits[10] & _pending_req_vec_T_6[10];
  wire        _last_one_offset_T_191 =
    entries_6_region_bits[11] & _pending_req_vec_T_6[11];
  wire        _last_one_offset_T_192 =
    entries_6_region_bits[12] & _pending_req_vec_T_6[12];
  wire        _last_one_offset_T_193 =
    entries_6_region_bits[13] & _pending_req_vec_T_6[13];
  wire        _last_one_offset_T_194 =
    entries_6_region_bits[14] & _pending_req_vec_T_6[14];
  wire [3:0]  _pf_addr_T_6 =
    entries_6_decr_mode
      ? (entries_6_region_bits[15] & _pending_req_vec_T_6[15]
           ? 4'hF
           : _last_one_offset_T_194
               ? 4'hE
               : _last_one_offset_T_193
                   ? 4'hD
                   : _last_one_offset_T_192
                       ? 4'hC
                       : _last_one_offset_T_191
                           ? 4'hB
                           : _last_one_offset_T_190
                               ? 4'hA
                               : _last_one_offset_T_189
                                   ? 4'h9
                                   : _last_one_offset_T_188
                                       ? 4'h8
                                       : _last_one_offset_T_187
                                           ? 4'h7
                                           : _last_one_offset_T_186
                                               ? 4'h6
                                               : _last_one_offset_T_185
                                                   ? 4'h5
                                                   : _last_one_offset_T_184
                                                       ? 4'h4
                                                       : _last_one_offset_T_183
                                                           ? 4'h3
                                                           : _last_one_offset_T_182
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_181})
      : entries_6_region_bits[0] & _pending_req_vec_T_6[0]
          ? 4'h0
          : _last_one_offset_T_181
              ? 4'h1
              : _last_one_offset_T_182
                  ? 4'h2
                  : _last_one_offset_T_183
                      ? 4'h3
                      : _last_one_offset_T_184
                          ? 4'h4
                          : _last_one_offset_T_185
                              ? 4'h5
                              : _last_one_offset_T_186
                                  ? 4'h6
                                  : _last_one_offset_T_187
                                      ? 4'h7
                                      : _last_one_offset_T_188
                                          ? 4'h8
                                          : _last_one_offset_T_189
                                              ? 4'h9
                                              : _last_one_offset_T_190
                                                  ? 4'hA
                                                  : _last_one_offset_T_191
                                                      ? 4'hB
                                                      : _last_one_offset_T_192
                                                          ? 4'hC
                                                          : _last_one_offset_T_193
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_194};
  wire        _pf_req_arb_io_in_6_valid_T_4 =
    valids_6 & (|(entries_6_region_bits & _pending_req_vec_T_6)) & entries_6_paddr_valid
    & ~is_evicted_6;
  wire        is_evicted_7 = s1_valid_r_last_REG & s1_replace_vec_r[7];
  wire        _tlb_req_arb_io_in_7_valid_T_4 =
    valids_7 & ~s1_tlb_fire_vec_r_r_7 & ~s2_tlb_fire_vec_r_r_7 & ~s3_tlb_fire_vec_r_r_7
    & ~entries_7_paddr_valid & ~is_evicted_7;
  wire [15:0] _pending_req_vec_T_7 = ~entries_7_filter_bits;
  wire        _last_one_offset_T_211 = entries_7_region_bits[1] & _pending_req_vec_T_7[1];
  wire        _last_one_offset_T_212 = entries_7_region_bits[2] & _pending_req_vec_T_7[2];
  wire        _last_one_offset_T_213 = entries_7_region_bits[3] & _pending_req_vec_T_7[3];
  wire        _last_one_offset_T_214 = entries_7_region_bits[4] & _pending_req_vec_T_7[4];
  wire        _last_one_offset_T_215 = entries_7_region_bits[5] & _pending_req_vec_T_7[5];
  wire        _last_one_offset_T_216 = entries_7_region_bits[6] & _pending_req_vec_T_7[6];
  wire        _last_one_offset_T_217 = entries_7_region_bits[7] & _pending_req_vec_T_7[7];
  wire        _last_one_offset_T_218 = entries_7_region_bits[8] & _pending_req_vec_T_7[8];
  wire        _last_one_offset_T_219 = entries_7_region_bits[9] & _pending_req_vec_T_7[9];
  wire        _last_one_offset_T_220 =
    entries_7_region_bits[10] & _pending_req_vec_T_7[10];
  wire        _last_one_offset_T_221 =
    entries_7_region_bits[11] & _pending_req_vec_T_7[11];
  wire        _last_one_offset_T_222 =
    entries_7_region_bits[12] & _pending_req_vec_T_7[12];
  wire        _last_one_offset_T_223 =
    entries_7_region_bits[13] & _pending_req_vec_T_7[13];
  wire        _last_one_offset_T_224 =
    entries_7_region_bits[14] & _pending_req_vec_T_7[14];
  wire [3:0]  _pf_addr_T_7 =
    entries_7_decr_mode
      ? (entries_7_region_bits[15] & _pending_req_vec_T_7[15]
           ? 4'hF
           : _last_one_offset_T_224
               ? 4'hE
               : _last_one_offset_T_223
                   ? 4'hD
                   : _last_one_offset_T_222
                       ? 4'hC
                       : _last_one_offset_T_221
                           ? 4'hB
                           : _last_one_offset_T_220
                               ? 4'hA
                               : _last_one_offset_T_219
                                   ? 4'h9
                                   : _last_one_offset_T_218
                                       ? 4'h8
                                       : _last_one_offset_T_217
                                           ? 4'h7
                                           : _last_one_offset_T_216
                                               ? 4'h6
                                               : _last_one_offset_T_215
                                                   ? 4'h5
                                                   : _last_one_offset_T_214
                                                       ? 4'h4
                                                       : _last_one_offset_T_213
                                                           ? 4'h3
                                                           : _last_one_offset_T_212
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_211})
      : entries_7_region_bits[0] & _pending_req_vec_T_7[0]
          ? 4'h0
          : _last_one_offset_T_211
              ? 4'h1
              : _last_one_offset_T_212
                  ? 4'h2
                  : _last_one_offset_T_213
                      ? 4'h3
                      : _last_one_offset_T_214
                          ? 4'h4
                          : _last_one_offset_T_215
                              ? 4'h5
                              : _last_one_offset_T_216
                                  ? 4'h6
                                  : _last_one_offset_T_217
                                      ? 4'h7
                                      : _last_one_offset_T_218
                                          ? 4'h8
                                          : _last_one_offset_T_219
                                              ? 4'h9
                                              : _last_one_offset_T_220
                                                  ? 4'hA
                                                  : _last_one_offset_T_221
                                                      ? 4'hB
                                                      : _last_one_offset_T_222
                                                          ? 4'hC
                                                          : _last_one_offset_T_223
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_224};
  wire        _pf_req_arb_io_in_7_valid_T_4 =
    valids_7 & (|(entries_7_region_bits & _pending_req_vec_T_7)) & entries_7_paddr_valid
    & ~is_evicted_7;
  wire        is_evicted_8 = s1_valid_r_last_REG & s1_replace_vec_r[8];
  wire        _tlb_req_arb_io_in_8_valid_T_4 =
    valids_8 & ~s1_tlb_fire_vec_r_r_8 & ~s2_tlb_fire_vec_r_r_8 & ~s3_tlb_fire_vec_r_r_8
    & ~entries_8_paddr_valid & ~is_evicted_8;
  wire [15:0] _pending_req_vec_T_8 = ~entries_8_filter_bits;
  wire        _last_one_offset_T_241 = entries_8_region_bits[1] & _pending_req_vec_T_8[1];
  wire        _last_one_offset_T_242 = entries_8_region_bits[2] & _pending_req_vec_T_8[2];
  wire        _last_one_offset_T_243 = entries_8_region_bits[3] & _pending_req_vec_T_8[3];
  wire        _last_one_offset_T_244 = entries_8_region_bits[4] & _pending_req_vec_T_8[4];
  wire        _last_one_offset_T_245 = entries_8_region_bits[5] & _pending_req_vec_T_8[5];
  wire        _last_one_offset_T_246 = entries_8_region_bits[6] & _pending_req_vec_T_8[6];
  wire        _last_one_offset_T_247 = entries_8_region_bits[7] & _pending_req_vec_T_8[7];
  wire        _last_one_offset_T_248 = entries_8_region_bits[8] & _pending_req_vec_T_8[8];
  wire        _last_one_offset_T_249 = entries_8_region_bits[9] & _pending_req_vec_T_8[9];
  wire        _last_one_offset_T_250 =
    entries_8_region_bits[10] & _pending_req_vec_T_8[10];
  wire        _last_one_offset_T_251 =
    entries_8_region_bits[11] & _pending_req_vec_T_8[11];
  wire        _last_one_offset_T_252 =
    entries_8_region_bits[12] & _pending_req_vec_T_8[12];
  wire        _last_one_offset_T_253 =
    entries_8_region_bits[13] & _pending_req_vec_T_8[13];
  wire        _last_one_offset_T_254 =
    entries_8_region_bits[14] & _pending_req_vec_T_8[14];
  wire [3:0]  _pf_addr_T_8 =
    entries_8_decr_mode
      ? (entries_8_region_bits[15] & _pending_req_vec_T_8[15]
           ? 4'hF
           : _last_one_offset_T_254
               ? 4'hE
               : _last_one_offset_T_253
                   ? 4'hD
                   : _last_one_offset_T_252
                       ? 4'hC
                       : _last_one_offset_T_251
                           ? 4'hB
                           : _last_one_offset_T_250
                               ? 4'hA
                               : _last_one_offset_T_249
                                   ? 4'h9
                                   : _last_one_offset_T_248
                                       ? 4'h8
                                       : _last_one_offset_T_247
                                           ? 4'h7
                                           : _last_one_offset_T_246
                                               ? 4'h6
                                               : _last_one_offset_T_245
                                                   ? 4'h5
                                                   : _last_one_offset_T_244
                                                       ? 4'h4
                                                       : _last_one_offset_T_243
                                                           ? 4'h3
                                                           : _last_one_offset_T_242
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_241})
      : entries_8_region_bits[0] & _pending_req_vec_T_8[0]
          ? 4'h0
          : _last_one_offset_T_241
              ? 4'h1
              : _last_one_offset_T_242
                  ? 4'h2
                  : _last_one_offset_T_243
                      ? 4'h3
                      : _last_one_offset_T_244
                          ? 4'h4
                          : _last_one_offset_T_245
                              ? 4'h5
                              : _last_one_offset_T_246
                                  ? 4'h6
                                  : _last_one_offset_T_247
                                      ? 4'h7
                                      : _last_one_offset_T_248
                                          ? 4'h8
                                          : _last_one_offset_T_249
                                              ? 4'h9
                                              : _last_one_offset_T_250
                                                  ? 4'hA
                                                  : _last_one_offset_T_251
                                                      ? 4'hB
                                                      : _last_one_offset_T_252
                                                          ? 4'hC
                                                          : _last_one_offset_T_253
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_254};
  wire        _pf_req_arb_io_in_8_valid_T_4 =
    valids_8 & (|(entries_8_region_bits & _pending_req_vec_T_8)) & entries_8_paddr_valid
    & ~is_evicted_8;
  wire        is_evicted_9 = s1_valid_r_last_REG & s1_replace_vec_r[9];
  wire        _tlb_req_arb_io_in_9_valid_T_4 =
    valids_9 & ~s1_tlb_fire_vec_r_r_9 & ~s2_tlb_fire_vec_r_r_9 & ~s3_tlb_fire_vec_r_r_9
    & ~entries_9_paddr_valid & ~is_evicted_9;
  wire [15:0] _pending_req_vec_T_9 = ~entries_9_filter_bits;
  wire        _last_one_offset_T_271 = entries_9_region_bits[1] & _pending_req_vec_T_9[1];
  wire        _last_one_offset_T_272 = entries_9_region_bits[2] & _pending_req_vec_T_9[2];
  wire        _last_one_offset_T_273 = entries_9_region_bits[3] & _pending_req_vec_T_9[3];
  wire        _last_one_offset_T_274 = entries_9_region_bits[4] & _pending_req_vec_T_9[4];
  wire        _last_one_offset_T_275 = entries_9_region_bits[5] & _pending_req_vec_T_9[5];
  wire        _last_one_offset_T_276 = entries_9_region_bits[6] & _pending_req_vec_T_9[6];
  wire        _last_one_offset_T_277 = entries_9_region_bits[7] & _pending_req_vec_T_9[7];
  wire        _last_one_offset_T_278 = entries_9_region_bits[8] & _pending_req_vec_T_9[8];
  wire        _last_one_offset_T_279 = entries_9_region_bits[9] & _pending_req_vec_T_9[9];
  wire        _last_one_offset_T_280 =
    entries_9_region_bits[10] & _pending_req_vec_T_9[10];
  wire        _last_one_offset_T_281 =
    entries_9_region_bits[11] & _pending_req_vec_T_9[11];
  wire        _last_one_offset_T_282 =
    entries_9_region_bits[12] & _pending_req_vec_T_9[12];
  wire        _last_one_offset_T_283 =
    entries_9_region_bits[13] & _pending_req_vec_T_9[13];
  wire        _last_one_offset_T_284 =
    entries_9_region_bits[14] & _pending_req_vec_T_9[14];
  wire [3:0]  _pf_addr_T_9 =
    entries_9_decr_mode
      ? (entries_9_region_bits[15] & _pending_req_vec_T_9[15]
           ? 4'hF
           : _last_one_offset_T_284
               ? 4'hE
               : _last_one_offset_T_283
                   ? 4'hD
                   : _last_one_offset_T_282
                       ? 4'hC
                       : _last_one_offset_T_281
                           ? 4'hB
                           : _last_one_offset_T_280
                               ? 4'hA
                               : _last_one_offset_T_279
                                   ? 4'h9
                                   : _last_one_offset_T_278
                                       ? 4'h8
                                       : _last_one_offset_T_277
                                           ? 4'h7
                                           : _last_one_offset_T_276
                                               ? 4'h6
                                               : _last_one_offset_T_275
                                                   ? 4'h5
                                                   : _last_one_offset_T_274
                                                       ? 4'h4
                                                       : _last_one_offset_T_273
                                                           ? 4'h3
                                                           : _last_one_offset_T_272
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_271})
      : entries_9_region_bits[0] & _pending_req_vec_T_9[0]
          ? 4'h0
          : _last_one_offset_T_271
              ? 4'h1
              : _last_one_offset_T_272
                  ? 4'h2
                  : _last_one_offset_T_273
                      ? 4'h3
                      : _last_one_offset_T_274
                          ? 4'h4
                          : _last_one_offset_T_275
                              ? 4'h5
                              : _last_one_offset_T_276
                                  ? 4'h6
                                  : _last_one_offset_T_277
                                      ? 4'h7
                                      : _last_one_offset_T_278
                                          ? 4'h8
                                          : _last_one_offset_T_279
                                              ? 4'h9
                                              : _last_one_offset_T_280
                                                  ? 4'hA
                                                  : _last_one_offset_T_281
                                                      ? 4'hB
                                                      : _last_one_offset_T_282
                                                          ? 4'hC
                                                          : _last_one_offset_T_283
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_284};
  wire        _pf_req_arb_io_in_9_valid_T_4 =
    valids_9 & (|(entries_9_region_bits & _pending_req_vec_T_9)) & entries_9_paddr_valid
    & ~is_evicted_9;
  wire        is_evicted_10 = s1_valid_r_last_REG & s1_replace_vec_r[10];
  wire        _tlb_req_arb_io_in_10_valid_T_4 =
    valids_10 & ~s1_tlb_fire_vec_r_r_10 & ~s2_tlb_fire_vec_r_r_10
    & ~s3_tlb_fire_vec_r_r_10 & ~entries_10_paddr_valid & ~is_evicted_10;
  wire [15:0] _pending_req_vec_T_10 = ~entries_10_filter_bits;
  wire        _last_one_offset_T_301 =
    entries_10_region_bits[1] & _pending_req_vec_T_10[1];
  wire        _last_one_offset_T_302 =
    entries_10_region_bits[2] & _pending_req_vec_T_10[2];
  wire        _last_one_offset_T_303 =
    entries_10_region_bits[3] & _pending_req_vec_T_10[3];
  wire        _last_one_offset_T_304 =
    entries_10_region_bits[4] & _pending_req_vec_T_10[4];
  wire        _last_one_offset_T_305 =
    entries_10_region_bits[5] & _pending_req_vec_T_10[5];
  wire        _last_one_offset_T_306 =
    entries_10_region_bits[6] & _pending_req_vec_T_10[6];
  wire        _last_one_offset_T_307 =
    entries_10_region_bits[7] & _pending_req_vec_T_10[7];
  wire        _last_one_offset_T_308 =
    entries_10_region_bits[8] & _pending_req_vec_T_10[8];
  wire        _last_one_offset_T_309 =
    entries_10_region_bits[9] & _pending_req_vec_T_10[9];
  wire        _last_one_offset_T_310 =
    entries_10_region_bits[10] & _pending_req_vec_T_10[10];
  wire        _last_one_offset_T_311 =
    entries_10_region_bits[11] & _pending_req_vec_T_10[11];
  wire        _last_one_offset_T_312 =
    entries_10_region_bits[12] & _pending_req_vec_T_10[12];
  wire        _last_one_offset_T_313 =
    entries_10_region_bits[13] & _pending_req_vec_T_10[13];
  wire        _last_one_offset_T_314 =
    entries_10_region_bits[14] & _pending_req_vec_T_10[14];
  wire [3:0]  _pf_addr_T_10 =
    entries_10_decr_mode
      ? (entries_10_region_bits[15] & _pending_req_vec_T_10[15]
           ? 4'hF
           : _last_one_offset_T_314
               ? 4'hE
               : _last_one_offset_T_313
                   ? 4'hD
                   : _last_one_offset_T_312
                       ? 4'hC
                       : _last_one_offset_T_311
                           ? 4'hB
                           : _last_one_offset_T_310
                               ? 4'hA
                               : _last_one_offset_T_309
                                   ? 4'h9
                                   : _last_one_offset_T_308
                                       ? 4'h8
                                       : _last_one_offset_T_307
                                           ? 4'h7
                                           : _last_one_offset_T_306
                                               ? 4'h6
                                               : _last_one_offset_T_305
                                                   ? 4'h5
                                                   : _last_one_offset_T_304
                                                       ? 4'h4
                                                       : _last_one_offset_T_303
                                                           ? 4'h3
                                                           : _last_one_offset_T_302
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_301})
      : entries_10_region_bits[0] & _pending_req_vec_T_10[0]
          ? 4'h0
          : _last_one_offset_T_301
              ? 4'h1
              : _last_one_offset_T_302
                  ? 4'h2
                  : _last_one_offset_T_303
                      ? 4'h3
                      : _last_one_offset_T_304
                          ? 4'h4
                          : _last_one_offset_T_305
                              ? 4'h5
                              : _last_one_offset_T_306
                                  ? 4'h6
                                  : _last_one_offset_T_307
                                      ? 4'h7
                                      : _last_one_offset_T_308
                                          ? 4'h8
                                          : _last_one_offset_T_309
                                              ? 4'h9
                                              : _last_one_offset_T_310
                                                  ? 4'hA
                                                  : _last_one_offset_T_311
                                                      ? 4'hB
                                                      : _last_one_offset_T_312
                                                          ? 4'hC
                                                          : _last_one_offset_T_313
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_314};
  wire        _pf_req_arb_io_in_10_valid_T_4 =
    valids_10 & (|(entries_10_region_bits & _pending_req_vec_T_10))
    & entries_10_paddr_valid & ~is_evicted_10;
  wire        is_evicted_11 = s1_valid_r_last_REG & s1_replace_vec_r[11];
  wire        _tlb_req_arb_io_in_11_valid_T_4 =
    valids_11 & ~s1_tlb_fire_vec_r_r_11 & ~s2_tlb_fire_vec_r_r_11
    & ~s3_tlb_fire_vec_r_r_11 & ~entries_11_paddr_valid & ~is_evicted_11;
  wire [15:0] _pending_req_vec_T_11 = ~entries_11_filter_bits;
  wire        _last_one_offset_T_331 =
    entries_11_region_bits[1] & _pending_req_vec_T_11[1];
  wire        _last_one_offset_T_332 =
    entries_11_region_bits[2] & _pending_req_vec_T_11[2];
  wire        _last_one_offset_T_333 =
    entries_11_region_bits[3] & _pending_req_vec_T_11[3];
  wire        _last_one_offset_T_334 =
    entries_11_region_bits[4] & _pending_req_vec_T_11[4];
  wire        _last_one_offset_T_335 =
    entries_11_region_bits[5] & _pending_req_vec_T_11[5];
  wire        _last_one_offset_T_336 =
    entries_11_region_bits[6] & _pending_req_vec_T_11[6];
  wire        _last_one_offset_T_337 =
    entries_11_region_bits[7] & _pending_req_vec_T_11[7];
  wire        _last_one_offset_T_338 =
    entries_11_region_bits[8] & _pending_req_vec_T_11[8];
  wire        _last_one_offset_T_339 =
    entries_11_region_bits[9] & _pending_req_vec_T_11[9];
  wire        _last_one_offset_T_340 =
    entries_11_region_bits[10] & _pending_req_vec_T_11[10];
  wire        _last_one_offset_T_341 =
    entries_11_region_bits[11] & _pending_req_vec_T_11[11];
  wire        _last_one_offset_T_342 =
    entries_11_region_bits[12] & _pending_req_vec_T_11[12];
  wire        _last_one_offset_T_343 =
    entries_11_region_bits[13] & _pending_req_vec_T_11[13];
  wire        _last_one_offset_T_344 =
    entries_11_region_bits[14] & _pending_req_vec_T_11[14];
  wire [3:0]  _pf_addr_T_11 =
    entries_11_decr_mode
      ? (entries_11_region_bits[15] & _pending_req_vec_T_11[15]
           ? 4'hF
           : _last_one_offset_T_344
               ? 4'hE
               : _last_one_offset_T_343
                   ? 4'hD
                   : _last_one_offset_T_342
                       ? 4'hC
                       : _last_one_offset_T_341
                           ? 4'hB
                           : _last_one_offset_T_340
                               ? 4'hA
                               : _last_one_offset_T_339
                                   ? 4'h9
                                   : _last_one_offset_T_338
                                       ? 4'h8
                                       : _last_one_offset_T_337
                                           ? 4'h7
                                           : _last_one_offset_T_336
                                               ? 4'h6
                                               : _last_one_offset_T_335
                                                   ? 4'h5
                                                   : _last_one_offset_T_334
                                                       ? 4'h4
                                                       : _last_one_offset_T_333
                                                           ? 4'h3
                                                           : _last_one_offset_T_332
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_331})
      : entries_11_region_bits[0] & _pending_req_vec_T_11[0]
          ? 4'h0
          : _last_one_offset_T_331
              ? 4'h1
              : _last_one_offset_T_332
                  ? 4'h2
                  : _last_one_offset_T_333
                      ? 4'h3
                      : _last_one_offset_T_334
                          ? 4'h4
                          : _last_one_offset_T_335
                              ? 4'h5
                              : _last_one_offset_T_336
                                  ? 4'h6
                                  : _last_one_offset_T_337
                                      ? 4'h7
                                      : _last_one_offset_T_338
                                          ? 4'h8
                                          : _last_one_offset_T_339
                                              ? 4'h9
                                              : _last_one_offset_T_340
                                                  ? 4'hA
                                                  : _last_one_offset_T_341
                                                      ? 4'hB
                                                      : _last_one_offset_T_342
                                                          ? 4'hC
                                                          : _last_one_offset_T_343
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_344};
  wire        _pf_req_arb_io_in_11_valid_T_4 =
    valids_11 & (|(entries_11_region_bits & _pending_req_vec_T_11))
    & entries_11_paddr_valid & ~is_evicted_11;
  wire        is_evicted_12 = s1_valid_r_last_REG & s1_replace_vec_r[12];
  wire        _tlb_req_arb_io_in_12_valid_T_4 =
    valids_12 & ~s1_tlb_fire_vec_r_r_12 & ~s2_tlb_fire_vec_r_r_12
    & ~s3_tlb_fire_vec_r_r_12 & ~entries_12_paddr_valid & ~is_evicted_12;
  wire [15:0] _pending_req_vec_T_12 = ~entries_12_filter_bits;
  wire        _last_one_offset_T_361 =
    entries_12_region_bits[1] & _pending_req_vec_T_12[1];
  wire        _last_one_offset_T_362 =
    entries_12_region_bits[2] & _pending_req_vec_T_12[2];
  wire        _last_one_offset_T_363 =
    entries_12_region_bits[3] & _pending_req_vec_T_12[3];
  wire        _last_one_offset_T_364 =
    entries_12_region_bits[4] & _pending_req_vec_T_12[4];
  wire        _last_one_offset_T_365 =
    entries_12_region_bits[5] & _pending_req_vec_T_12[5];
  wire        _last_one_offset_T_366 =
    entries_12_region_bits[6] & _pending_req_vec_T_12[6];
  wire        _last_one_offset_T_367 =
    entries_12_region_bits[7] & _pending_req_vec_T_12[7];
  wire        _last_one_offset_T_368 =
    entries_12_region_bits[8] & _pending_req_vec_T_12[8];
  wire        _last_one_offset_T_369 =
    entries_12_region_bits[9] & _pending_req_vec_T_12[9];
  wire        _last_one_offset_T_370 =
    entries_12_region_bits[10] & _pending_req_vec_T_12[10];
  wire        _last_one_offset_T_371 =
    entries_12_region_bits[11] & _pending_req_vec_T_12[11];
  wire        _last_one_offset_T_372 =
    entries_12_region_bits[12] & _pending_req_vec_T_12[12];
  wire        _last_one_offset_T_373 =
    entries_12_region_bits[13] & _pending_req_vec_T_12[13];
  wire        _last_one_offset_T_374 =
    entries_12_region_bits[14] & _pending_req_vec_T_12[14];
  wire [3:0]  _pf_addr_T_12 =
    entries_12_decr_mode
      ? (entries_12_region_bits[15] & _pending_req_vec_T_12[15]
           ? 4'hF
           : _last_one_offset_T_374
               ? 4'hE
               : _last_one_offset_T_373
                   ? 4'hD
                   : _last_one_offset_T_372
                       ? 4'hC
                       : _last_one_offset_T_371
                           ? 4'hB
                           : _last_one_offset_T_370
                               ? 4'hA
                               : _last_one_offset_T_369
                                   ? 4'h9
                                   : _last_one_offset_T_368
                                       ? 4'h8
                                       : _last_one_offset_T_367
                                           ? 4'h7
                                           : _last_one_offset_T_366
                                               ? 4'h6
                                               : _last_one_offset_T_365
                                                   ? 4'h5
                                                   : _last_one_offset_T_364
                                                       ? 4'h4
                                                       : _last_one_offset_T_363
                                                           ? 4'h3
                                                           : _last_one_offset_T_362
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_361})
      : entries_12_region_bits[0] & _pending_req_vec_T_12[0]
          ? 4'h0
          : _last_one_offset_T_361
              ? 4'h1
              : _last_one_offset_T_362
                  ? 4'h2
                  : _last_one_offset_T_363
                      ? 4'h3
                      : _last_one_offset_T_364
                          ? 4'h4
                          : _last_one_offset_T_365
                              ? 4'h5
                              : _last_one_offset_T_366
                                  ? 4'h6
                                  : _last_one_offset_T_367
                                      ? 4'h7
                                      : _last_one_offset_T_368
                                          ? 4'h8
                                          : _last_one_offset_T_369
                                              ? 4'h9
                                              : _last_one_offset_T_370
                                                  ? 4'hA
                                                  : _last_one_offset_T_371
                                                      ? 4'hB
                                                      : _last_one_offset_T_372
                                                          ? 4'hC
                                                          : _last_one_offset_T_373
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_374};
  wire        _pf_req_arb_io_in_12_valid_T_4 =
    valids_12 & (|(entries_12_region_bits & _pending_req_vec_T_12))
    & entries_12_paddr_valid & ~is_evicted_12;
  wire        is_evicted_13 = s1_valid_r_last_REG & s1_replace_vec_r[13];
  wire        _tlb_req_arb_io_in_13_valid_T_4 =
    valids_13 & ~s1_tlb_fire_vec_r_r_13 & ~s2_tlb_fire_vec_r_r_13
    & ~s3_tlb_fire_vec_r_r_13 & ~entries_13_paddr_valid & ~is_evicted_13;
  wire [15:0] _pending_req_vec_T_13 = ~entries_13_filter_bits;
  wire        _last_one_offset_T_391 =
    entries_13_region_bits[1] & _pending_req_vec_T_13[1];
  wire        _last_one_offset_T_392 =
    entries_13_region_bits[2] & _pending_req_vec_T_13[2];
  wire        _last_one_offset_T_393 =
    entries_13_region_bits[3] & _pending_req_vec_T_13[3];
  wire        _last_one_offset_T_394 =
    entries_13_region_bits[4] & _pending_req_vec_T_13[4];
  wire        _last_one_offset_T_395 =
    entries_13_region_bits[5] & _pending_req_vec_T_13[5];
  wire        _last_one_offset_T_396 =
    entries_13_region_bits[6] & _pending_req_vec_T_13[6];
  wire        _last_one_offset_T_397 =
    entries_13_region_bits[7] & _pending_req_vec_T_13[7];
  wire        _last_one_offset_T_398 =
    entries_13_region_bits[8] & _pending_req_vec_T_13[8];
  wire        _last_one_offset_T_399 =
    entries_13_region_bits[9] & _pending_req_vec_T_13[9];
  wire        _last_one_offset_T_400 =
    entries_13_region_bits[10] & _pending_req_vec_T_13[10];
  wire        _last_one_offset_T_401 =
    entries_13_region_bits[11] & _pending_req_vec_T_13[11];
  wire        _last_one_offset_T_402 =
    entries_13_region_bits[12] & _pending_req_vec_T_13[12];
  wire        _last_one_offset_T_403 =
    entries_13_region_bits[13] & _pending_req_vec_T_13[13];
  wire        _last_one_offset_T_404 =
    entries_13_region_bits[14] & _pending_req_vec_T_13[14];
  wire [3:0]  _pf_addr_T_13 =
    entries_13_decr_mode
      ? (entries_13_region_bits[15] & _pending_req_vec_T_13[15]
           ? 4'hF
           : _last_one_offset_T_404
               ? 4'hE
               : _last_one_offset_T_403
                   ? 4'hD
                   : _last_one_offset_T_402
                       ? 4'hC
                       : _last_one_offset_T_401
                           ? 4'hB
                           : _last_one_offset_T_400
                               ? 4'hA
                               : _last_one_offset_T_399
                                   ? 4'h9
                                   : _last_one_offset_T_398
                                       ? 4'h8
                                       : _last_one_offset_T_397
                                           ? 4'h7
                                           : _last_one_offset_T_396
                                               ? 4'h6
                                               : _last_one_offset_T_395
                                                   ? 4'h5
                                                   : _last_one_offset_T_394
                                                       ? 4'h4
                                                       : _last_one_offset_T_393
                                                           ? 4'h3
                                                           : _last_one_offset_T_392
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_391})
      : entries_13_region_bits[0] & _pending_req_vec_T_13[0]
          ? 4'h0
          : _last_one_offset_T_391
              ? 4'h1
              : _last_one_offset_T_392
                  ? 4'h2
                  : _last_one_offset_T_393
                      ? 4'h3
                      : _last_one_offset_T_394
                          ? 4'h4
                          : _last_one_offset_T_395
                              ? 4'h5
                              : _last_one_offset_T_396
                                  ? 4'h6
                                  : _last_one_offset_T_397
                                      ? 4'h7
                                      : _last_one_offset_T_398
                                          ? 4'h8
                                          : _last_one_offset_T_399
                                              ? 4'h9
                                              : _last_one_offset_T_400
                                                  ? 4'hA
                                                  : _last_one_offset_T_401
                                                      ? 4'hB
                                                      : _last_one_offset_T_402
                                                          ? 4'hC
                                                          : _last_one_offset_T_403
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_404};
  wire        _pf_req_arb_io_in_13_valid_T_4 =
    valids_13 & (|(entries_13_region_bits & _pending_req_vec_T_13))
    & entries_13_paddr_valid & ~is_evicted_13;
  wire        is_evicted_14 = s1_valid_r_last_REG & s1_replace_vec_r[14];
  wire        _tlb_req_arb_io_in_14_valid_T_4 =
    valids_14 & ~s1_tlb_fire_vec_r_r_14 & ~s2_tlb_fire_vec_r_r_14
    & ~s3_tlb_fire_vec_r_r_14 & ~entries_14_paddr_valid & ~is_evicted_14;
  wire [15:0] _pending_req_vec_T_14 = ~entries_14_filter_bits;
  wire        _last_one_offset_T_421 =
    entries_14_region_bits[1] & _pending_req_vec_T_14[1];
  wire        _last_one_offset_T_422 =
    entries_14_region_bits[2] & _pending_req_vec_T_14[2];
  wire        _last_one_offset_T_423 =
    entries_14_region_bits[3] & _pending_req_vec_T_14[3];
  wire        _last_one_offset_T_424 =
    entries_14_region_bits[4] & _pending_req_vec_T_14[4];
  wire        _last_one_offset_T_425 =
    entries_14_region_bits[5] & _pending_req_vec_T_14[5];
  wire        _last_one_offset_T_426 =
    entries_14_region_bits[6] & _pending_req_vec_T_14[6];
  wire        _last_one_offset_T_427 =
    entries_14_region_bits[7] & _pending_req_vec_T_14[7];
  wire        _last_one_offset_T_428 =
    entries_14_region_bits[8] & _pending_req_vec_T_14[8];
  wire        _last_one_offset_T_429 =
    entries_14_region_bits[9] & _pending_req_vec_T_14[9];
  wire        _last_one_offset_T_430 =
    entries_14_region_bits[10] & _pending_req_vec_T_14[10];
  wire        _last_one_offset_T_431 =
    entries_14_region_bits[11] & _pending_req_vec_T_14[11];
  wire        _last_one_offset_T_432 =
    entries_14_region_bits[12] & _pending_req_vec_T_14[12];
  wire        _last_one_offset_T_433 =
    entries_14_region_bits[13] & _pending_req_vec_T_14[13];
  wire        _last_one_offset_T_434 =
    entries_14_region_bits[14] & _pending_req_vec_T_14[14];
  wire [3:0]  _pf_addr_T_14 =
    entries_14_decr_mode
      ? (entries_14_region_bits[15] & _pending_req_vec_T_14[15]
           ? 4'hF
           : _last_one_offset_T_434
               ? 4'hE
               : _last_one_offset_T_433
                   ? 4'hD
                   : _last_one_offset_T_432
                       ? 4'hC
                       : _last_one_offset_T_431
                           ? 4'hB
                           : _last_one_offset_T_430
                               ? 4'hA
                               : _last_one_offset_T_429
                                   ? 4'h9
                                   : _last_one_offset_T_428
                                       ? 4'h8
                                       : _last_one_offset_T_427
                                           ? 4'h7
                                           : _last_one_offset_T_426
                                               ? 4'h6
                                               : _last_one_offset_T_425
                                                   ? 4'h5
                                                   : _last_one_offset_T_424
                                                       ? 4'h4
                                                       : _last_one_offset_T_423
                                                           ? 4'h3
                                                           : _last_one_offset_T_422
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_421})
      : entries_14_region_bits[0] & _pending_req_vec_T_14[0]
          ? 4'h0
          : _last_one_offset_T_421
              ? 4'h1
              : _last_one_offset_T_422
                  ? 4'h2
                  : _last_one_offset_T_423
                      ? 4'h3
                      : _last_one_offset_T_424
                          ? 4'h4
                          : _last_one_offset_T_425
                              ? 4'h5
                              : _last_one_offset_T_426
                                  ? 4'h6
                                  : _last_one_offset_T_427
                                      ? 4'h7
                                      : _last_one_offset_T_428
                                          ? 4'h8
                                          : _last_one_offset_T_429
                                              ? 4'h9
                                              : _last_one_offset_T_430
                                                  ? 4'hA
                                                  : _last_one_offset_T_431
                                                      ? 4'hB
                                                      : _last_one_offset_T_432
                                                          ? 4'hC
                                                          : _last_one_offset_T_433
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_434};
  wire        _pf_req_arb_io_in_14_valid_T_4 =
    valids_14 & (|(entries_14_region_bits & _pending_req_vec_T_14))
    & entries_14_paddr_valid & ~is_evicted_14;
  wire        is_evicted_15 = s1_valid_r_last_REG & s1_replace_vec_r[15];
  wire        _tlb_req_arb_io_in_15_valid_T_4 =
    valids_15 & ~s1_tlb_fire_vec_r_r_15 & ~s2_tlb_fire_vec_r_r_15
    & ~s3_tlb_fire_vec_r_r_15 & ~entries_15_paddr_valid & ~is_evicted_15;
  wire [15:0] _pending_req_vec_T_15 = ~entries_15_filter_bits;
  wire        _last_one_offset_T_451 =
    entries_15_region_bits[1] & _pending_req_vec_T_15[1];
  wire        _last_one_offset_T_452 =
    entries_15_region_bits[2] & _pending_req_vec_T_15[2];
  wire        _last_one_offset_T_453 =
    entries_15_region_bits[3] & _pending_req_vec_T_15[3];
  wire        _last_one_offset_T_454 =
    entries_15_region_bits[4] & _pending_req_vec_T_15[4];
  wire        _last_one_offset_T_455 =
    entries_15_region_bits[5] & _pending_req_vec_T_15[5];
  wire        _last_one_offset_T_456 =
    entries_15_region_bits[6] & _pending_req_vec_T_15[6];
  wire        _last_one_offset_T_457 =
    entries_15_region_bits[7] & _pending_req_vec_T_15[7];
  wire        _last_one_offset_T_458 =
    entries_15_region_bits[8] & _pending_req_vec_T_15[8];
  wire        _last_one_offset_T_459 =
    entries_15_region_bits[9] & _pending_req_vec_T_15[9];
  wire        _last_one_offset_T_460 =
    entries_15_region_bits[10] & _pending_req_vec_T_15[10];
  wire        _last_one_offset_T_461 =
    entries_15_region_bits[11] & _pending_req_vec_T_15[11];
  wire        _last_one_offset_T_462 =
    entries_15_region_bits[12] & _pending_req_vec_T_15[12];
  wire        _last_one_offset_T_463 =
    entries_15_region_bits[13] & _pending_req_vec_T_15[13];
  wire        _last_one_offset_T_464 =
    entries_15_region_bits[14] & _pending_req_vec_T_15[14];
  wire [3:0]  _pf_addr_T_15 =
    entries_15_decr_mode
      ? (entries_15_region_bits[15] & _pending_req_vec_T_15[15]
           ? 4'hF
           : _last_one_offset_T_464
               ? 4'hE
               : _last_one_offset_T_463
                   ? 4'hD
                   : _last_one_offset_T_462
                       ? 4'hC
                       : _last_one_offset_T_461
                           ? 4'hB
                           : _last_one_offset_T_460
                               ? 4'hA
                               : _last_one_offset_T_459
                                   ? 4'h9
                                   : _last_one_offset_T_458
                                       ? 4'h8
                                       : _last_one_offset_T_457
                                           ? 4'h7
                                           : _last_one_offset_T_456
                                               ? 4'h6
                                               : _last_one_offset_T_455
                                                   ? 4'h5
                                                   : _last_one_offset_T_454
                                                       ? 4'h4
                                                       : _last_one_offset_T_453
                                                           ? 4'h3
                                                           : _last_one_offset_T_452
                                                               ? 4'h2
                                                               : {3'h0,
                                                                  _last_one_offset_T_451})
      : entries_15_region_bits[0] & _pending_req_vec_T_15[0]
          ? 4'h0
          : _last_one_offset_T_451
              ? 4'h1
              : _last_one_offset_T_452
                  ? 4'h2
                  : _last_one_offset_T_453
                      ? 4'h3
                      : _last_one_offset_T_454
                          ? 4'h4
                          : _last_one_offset_T_455
                              ? 4'h5
                              : _last_one_offset_T_456
                                  ? 4'h6
                                  : _last_one_offset_T_457
                                      ? 4'h7
                                      : _last_one_offset_T_458
                                          ? 4'h8
                                          : _last_one_offset_T_459
                                              ? 4'h9
                                              : _last_one_offset_T_460
                                                  ? 4'hA
                                                  : _last_one_offset_T_461
                                                      ? 4'hB
                                                      : _last_one_offset_T_462
                                                          ? 4'hC
                                                          : _last_one_offset_T_463
                                                              ? 4'hD
                                                              : {3'h7,
                                                                 ~_last_one_offset_T_464};
  wire        _pf_req_arb_io_in_15_valid_T_4 =
    valids_15 & (|(entries_15_region_bits & _pending_req_vec_T_15))
    & entries_15_paddr_valid & ~is_evicted_15;
  reg  [10:0] s1_gen_req_region_tag;
  reg  [39:0] s1_gen_req_region_addr;
  reg  [15:0] s1_gen_req_region_bits;
  reg         s1_gen_req_paddr_valid;
  reg         s1_gen_req_decr_mode;
  reg  [15:0] s1_update_vec;
  reg         s1_tlb_req_valid_last_REG;
  reg  [49:0] s1_tlb_req_bits_vaddr;
  reg  [63:0] s1_tlb_req_bits_fullva;
  reg         s1_tlb_req_bits_checkfullva;
  reg  [2:0]  s1_tlb_req_bits_cmd;
  reg         s1_tlb_req_bits_hyperinst;
  reg         s1_tlb_req_bits_hlvx;
  reg         s1_tlb_req_bits_kill;
  reg         s1_tlb_req_bits_isPrefetch;
  reg         s1_tlb_req_bits_no_translate;
  reg  [47:0] s1_tlb_req_bits_pmp_addr;
  reg         s1_tlb_req_bits_debug_robIdx_flag;
  reg  [7:0]  s1_tlb_req_bits_debug_robIdx_value;
  reg         s3_tlb_resp_fire;
  reg  [47:0] s3_tlb_resp_paddr_0;
  reg  [1:0]  s3_tlb_resp_pbmt_0;
  reg         s3_tlb_resp_miss;
  reg         s3_tlb_resp_excp_0_gpf_ld;
  reg         s3_tlb_resp_excp_0_pf_ld;
  reg         s3_tlb_resp_excp_0_af_ld;
  wire        s3_update_valid = s3_tlb_resp_fire & ~s3_tlb_resp_miss;
  wire        s3_drop =
    s3_update_valid
    & (s3_tlb_resp_excp_0_pf_ld | s3_tlb_resp_excp_0_gpf_ld | s3_tlb_resp_excp_0_af_ld
       | io_pmp_resp_mmio | s3_tlb_resp_pbmt_0 == 2'h1 | s3_tlb_resp_pbmt_0 == 2'h2
       | io_pmp_resp_ld);
  wire        alloc = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[0];
  wire        tlb_fired = s3_tlb_fire_vec_r_r_0 & s3_update_valid;
  wire        alloc_1 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[1];
  wire        tlb_fired_1 = s3_tlb_fire_vec_r_r_1 & s3_update_valid;
  wire        alloc_2 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[2];
  wire        tlb_fired_2 = s3_tlb_fire_vec_r_r_2 & s3_update_valid;
  wire        alloc_3 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[3];
  wire        tlb_fired_3 = s3_tlb_fire_vec_r_r_3 & s3_update_valid;
  wire        alloc_4 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[4];
  wire        tlb_fired_4 = s3_tlb_fire_vec_r_r_4 & s3_update_valid;
  wire        alloc_5 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[5];
  wire        tlb_fired_5 = s3_tlb_fire_vec_r_r_5 & s3_update_valid;
  wire        alloc_6 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[6];
  wire        tlb_fired_6 = s3_tlb_fire_vec_r_r_6 & s3_update_valid;
  wire        alloc_7 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[7];
  wire        tlb_fired_7 = s3_tlb_fire_vec_r_r_7 & s3_update_valid;
  wire        alloc_8 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[8];
  wire        tlb_fired_8 = s3_tlb_fire_vec_r_r_8 & s3_update_valid;
  wire        alloc_9 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[9];
  wire        tlb_fired_9 = s3_tlb_fire_vec_r_r_9 & s3_update_valid;
  wire        alloc_10 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[10];
  wire        tlb_fired_10 = s3_tlb_fire_vec_r_r_10 & s3_update_valid;
  wire        alloc_11 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[11];
  wire        tlb_fired_11 = s3_tlb_fire_vec_r_r_11 & s3_update_valid;
  wire        alloc_12 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[12];
  wire        tlb_fired_12 = s3_tlb_fire_vec_r_r_12 & s3_update_valid;
  wire        alloc_13 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[13];
  wire        tlb_fired_13 = s3_tlb_fire_vec_r_r_13 & s3_update_valid;
  wire        alloc_14 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[14];
  wire        tlb_fired_14 = s3_tlb_fire_vec_r_r_14 & s3_update_valid;
  wire        alloc_15 = s1_valid_r_last_REG & ~s1_hit_r & s1_replace_vec_r[15];
  wire        tlb_fired_15 = s3_tlb_fire_vec_r_r_15 & s3_update_valid;
  wire        _GEN = ~tlb_fired | s3_drop;
  wire        _GEN_0 = ~tlb_fired_1 | s3_drop;
  wire        _GEN_1 = ~tlb_fired_2 | s3_drop;
  wire        _GEN_2 = ~tlb_fired_3 | s3_drop;
  wire        _GEN_3 = ~tlb_fired_4 | s3_drop;
  wire        _GEN_4 = ~tlb_fired_5 | s3_drop;
  wire        _GEN_5 = ~tlb_fired_6 | s3_drop;
  wire        _GEN_6 = ~tlb_fired_7 | s3_drop;
  wire        _GEN_7 = ~tlb_fired_8 | s3_drop;
  wire        _GEN_8 = ~tlb_fired_9 | s3_drop;
  wire        _GEN_9 = ~tlb_fired_10 | s3_drop;
  wire        _GEN_10 = ~tlb_fired_11 | s3_drop;
  wire        _GEN_11 = ~tlb_fired_12 | s3_drop;
  wire        _GEN_12 = ~tlb_fired_13 | s3_drop;
  wire        _GEN_13 = ~tlb_fired_14 | s3_drop;
  wire        _GEN_14 = ~tlb_fired_15 | s3_drop;
  wire        _update_T_30 = s1_valid_r_last_REG & s1_hit_r;
  always @(posedge clock) begin
    if (alloc) begin
      entries_0_region_tag <= s1_gen_req_region_tag;
      entries_0_region_addr <= s1_gen_req_region_addr;
      entries_0_region_bits <= s1_gen_req_region_bits;
      entries_0_filter_bits <= 16'h0;
      entries_0_paddr_valid <= s1_gen_req_paddr_valid;
      entries_0_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN) begin
      end
      else
        entries_0_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_0_region_bits <=
        {16{_update_T_30 & s1_update_vec[0]}} & s1_gen_req_region_bits
        | entries_0_region_bits;
      entries_0_filter_bits <=
        {16{_pf_req_arb_io_in_0_ready & _pf_req_arb_io_in_0_valid_T_4}} & 16'h1
        << _pf_addr_T | entries_0_filter_bits;
      if (_GEN) begin
      end
      else
        entries_0_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_1) begin
      entries_1_region_tag <= s1_gen_req_region_tag;
      entries_1_region_addr <= s1_gen_req_region_addr;
      entries_1_region_bits <= s1_gen_req_region_bits;
      entries_1_filter_bits <= 16'h0;
      entries_1_paddr_valid <= s1_gen_req_paddr_valid;
      entries_1_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_0) begin
      end
      else
        entries_1_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_1_region_bits <=
        {16{_update_T_30 & s1_update_vec[1]}} & s1_gen_req_region_bits
        | entries_1_region_bits;
      entries_1_filter_bits <=
        {16{_pf_req_arb_io_in_1_ready & _pf_req_arb_io_in_1_valid_T_4}} & 16'h1
        << _pf_addr_T_1 | entries_1_filter_bits;
      if (_GEN_0) begin
      end
      else
        entries_1_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_2) begin
      entries_2_region_tag <= s1_gen_req_region_tag;
      entries_2_region_addr <= s1_gen_req_region_addr;
      entries_2_region_bits <= s1_gen_req_region_bits;
      entries_2_filter_bits <= 16'h0;
      entries_2_paddr_valid <= s1_gen_req_paddr_valid;
      entries_2_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_1) begin
      end
      else
        entries_2_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_2_region_bits <=
        {16{_update_T_30 & s1_update_vec[2]}} & s1_gen_req_region_bits
        | entries_2_region_bits;
      entries_2_filter_bits <=
        {16{_pf_req_arb_io_in_2_ready & _pf_req_arb_io_in_2_valid_T_4}} & 16'h1
        << _pf_addr_T_2 | entries_2_filter_bits;
      if (_GEN_1) begin
      end
      else
        entries_2_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_3) begin
      entries_3_region_tag <= s1_gen_req_region_tag;
      entries_3_region_addr <= s1_gen_req_region_addr;
      entries_3_region_bits <= s1_gen_req_region_bits;
      entries_3_filter_bits <= 16'h0;
      entries_3_paddr_valid <= s1_gen_req_paddr_valid;
      entries_3_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_2) begin
      end
      else
        entries_3_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_3_region_bits <=
        {16{_update_T_30 & s1_update_vec[3]}} & s1_gen_req_region_bits
        | entries_3_region_bits;
      entries_3_filter_bits <=
        {16{_pf_req_arb_io_in_3_ready & _pf_req_arb_io_in_3_valid_T_4}} & 16'h1
        << _pf_addr_T_3 | entries_3_filter_bits;
      if (_GEN_2) begin
      end
      else
        entries_3_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_4) begin
      entries_4_region_tag <= s1_gen_req_region_tag;
      entries_4_region_addr <= s1_gen_req_region_addr;
      entries_4_region_bits <= s1_gen_req_region_bits;
      entries_4_filter_bits <= 16'h0;
      entries_4_paddr_valid <= s1_gen_req_paddr_valid;
      entries_4_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_3) begin
      end
      else
        entries_4_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_4_region_bits <=
        {16{_update_T_30 & s1_update_vec[4]}} & s1_gen_req_region_bits
        | entries_4_region_bits;
      entries_4_filter_bits <=
        {16{_pf_req_arb_io_in_4_ready & _pf_req_arb_io_in_4_valid_T_4}} & 16'h1
        << _pf_addr_T_4 | entries_4_filter_bits;
      if (_GEN_3) begin
      end
      else
        entries_4_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_5) begin
      entries_5_region_tag <= s1_gen_req_region_tag;
      entries_5_region_addr <= s1_gen_req_region_addr;
      entries_5_region_bits <= s1_gen_req_region_bits;
      entries_5_filter_bits <= 16'h0;
      entries_5_paddr_valid <= s1_gen_req_paddr_valid;
      entries_5_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_4) begin
      end
      else
        entries_5_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_5_region_bits <=
        {16{_update_T_30 & s1_update_vec[5]}} & s1_gen_req_region_bits
        | entries_5_region_bits;
      entries_5_filter_bits <=
        {16{_pf_req_arb_io_in_5_ready & _pf_req_arb_io_in_5_valid_T_4}} & 16'h1
        << _pf_addr_T_5 | entries_5_filter_bits;
      if (_GEN_4) begin
      end
      else
        entries_5_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_6) begin
      entries_6_region_tag <= s1_gen_req_region_tag;
      entries_6_region_addr <= s1_gen_req_region_addr;
      entries_6_region_bits <= s1_gen_req_region_bits;
      entries_6_filter_bits <= 16'h0;
      entries_6_paddr_valid <= s1_gen_req_paddr_valid;
      entries_6_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_5) begin
      end
      else
        entries_6_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_6_region_bits <=
        {16{_update_T_30 & s1_update_vec[6]}} & s1_gen_req_region_bits
        | entries_6_region_bits;
      entries_6_filter_bits <=
        {16{_pf_req_arb_io_in_6_ready & _pf_req_arb_io_in_6_valid_T_4}} & 16'h1
        << _pf_addr_T_6 | entries_6_filter_bits;
      if (_GEN_5) begin
      end
      else
        entries_6_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_7) begin
      entries_7_region_tag <= s1_gen_req_region_tag;
      entries_7_region_addr <= s1_gen_req_region_addr;
      entries_7_region_bits <= s1_gen_req_region_bits;
      entries_7_filter_bits <= 16'h0;
      entries_7_paddr_valid <= s1_gen_req_paddr_valid;
      entries_7_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_6) begin
      end
      else
        entries_7_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_7_region_bits <=
        {16{_update_T_30 & s1_update_vec[7]}} & s1_gen_req_region_bits
        | entries_7_region_bits;
      entries_7_filter_bits <=
        {16{_pf_req_arb_io_in_7_ready & _pf_req_arb_io_in_7_valid_T_4}} & 16'h1
        << _pf_addr_T_7 | entries_7_filter_bits;
      if (_GEN_6) begin
      end
      else
        entries_7_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_8) begin
      entries_8_region_tag <= s1_gen_req_region_tag;
      entries_8_region_addr <= s1_gen_req_region_addr;
      entries_8_region_bits <= s1_gen_req_region_bits;
      entries_8_filter_bits <= 16'h0;
      entries_8_paddr_valid <= s1_gen_req_paddr_valid;
      entries_8_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_7) begin
      end
      else
        entries_8_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_8_region_bits <=
        {16{_update_T_30 & s1_update_vec[8]}} & s1_gen_req_region_bits
        | entries_8_region_bits;
      entries_8_filter_bits <=
        {16{_pf_req_arb_io_in_8_ready & _pf_req_arb_io_in_8_valid_T_4}} & 16'h1
        << _pf_addr_T_8 | entries_8_filter_bits;
      if (_GEN_7) begin
      end
      else
        entries_8_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_9) begin
      entries_9_region_tag <= s1_gen_req_region_tag;
      entries_9_region_addr <= s1_gen_req_region_addr;
      entries_9_region_bits <= s1_gen_req_region_bits;
      entries_9_filter_bits <= 16'h0;
      entries_9_paddr_valid <= s1_gen_req_paddr_valid;
      entries_9_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_8) begin
      end
      else
        entries_9_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_9_region_bits <=
        {16{_update_T_30 & s1_update_vec[9]}} & s1_gen_req_region_bits
        | entries_9_region_bits;
      entries_9_filter_bits <=
        {16{_pf_req_arb_io_in_9_ready & _pf_req_arb_io_in_9_valid_T_4}} & 16'h1
        << _pf_addr_T_9 | entries_9_filter_bits;
      if (_GEN_8) begin
      end
      else
        entries_9_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_10) begin
      entries_10_region_tag <= s1_gen_req_region_tag;
      entries_10_region_addr <= s1_gen_req_region_addr;
      entries_10_region_bits <= s1_gen_req_region_bits;
      entries_10_filter_bits <= 16'h0;
      entries_10_paddr_valid <= s1_gen_req_paddr_valid;
      entries_10_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_9) begin
      end
      else
        entries_10_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_10_region_bits <=
        {16{_update_T_30 & s1_update_vec[10]}} & s1_gen_req_region_bits
        | entries_10_region_bits;
      entries_10_filter_bits <=
        {16{_pf_req_arb_io_in_10_ready & _pf_req_arb_io_in_10_valid_T_4}} & 16'h1
        << _pf_addr_T_10 | entries_10_filter_bits;
      if (_GEN_9) begin
      end
      else
        entries_10_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_11) begin
      entries_11_region_tag <= s1_gen_req_region_tag;
      entries_11_region_addr <= s1_gen_req_region_addr;
      entries_11_region_bits <= s1_gen_req_region_bits;
      entries_11_filter_bits <= 16'h0;
      entries_11_paddr_valid <= s1_gen_req_paddr_valid;
      entries_11_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_10) begin
      end
      else
        entries_11_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_11_region_bits <=
        {16{_update_T_30 & s1_update_vec[11]}} & s1_gen_req_region_bits
        | entries_11_region_bits;
      entries_11_filter_bits <=
        {16{_pf_req_arb_io_in_11_ready & _pf_req_arb_io_in_11_valid_T_4}} & 16'h1
        << _pf_addr_T_11 | entries_11_filter_bits;
      if (_GEN_10) begin
      end
      else
        entries_11_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_12) begin
      entries_12_region_tag <= s1_gen_req_region_tag;
      entries_12_region_addr <= s1_gen_req_region_addr;
      entries_12_region_bits <= s1_gen_req_region_bits;
      entries_12_filter_bits <= 16'h0;
      entries_12_paddr_valid <= s1_gen_req_paddr_valid;
      entries_12_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_11) begin
      end
      else
        entries_12_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_12_region_bits <=
        {16{_update_T_30 & s1_update_vec[12]}} & s1_gen_req_region_bits
        | entries_12_region_bits;
      entries_12_filter_bits <=
        {16{_pf_req_arb_io_in_12_ready & _pf_req_arb_io_in_12_valid_T_4}} & 16'h1
        << _pf_addr_T_12 | entries_12_filter_bits;
      if (_GEN_11) begin
      end
      else
        entries_12_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_13) begin
      entries_13_region_tag <= s1_gen_req_region_tag;
      entries_13_region_addr <= s1_gen_req_region_addr;
      entries_13_region_bits <= s1_gen_req_region_bits;
      entries_13_filter_bits <= 16'h0;
      entries_13_paddr_valid <= s1_gen_req_paddr_valid;
      entries_13_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_12) begin
      end
      else
        entries_13_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_13_region_bits <=
        {16{_update_T_30 & s1_update_vec[13]}} & s1_gen_req_region_bits
        | entries_13_region_bits;
      entries_13_filter_bits <=
        {16{_pf_req_arb_io_in_13_ready & _pf_req_arb_io_in_13_valid_T_4}} & 16'h1
        << _pf_addr_T_13 | entries_13_filter_bits;
      if (_GEN_12) begin
      end
      else
        entries_13_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_14) begin
      entries_14_region_tag <= s1_gen_req_region_tag;
      entries_14_region_addr <= s1_gen_req_region_addr;
      entries_14_region_bits <= s1_gen_req_region_bits;
      entries_14_filter_bits <= 16'h0;
      entries_14_paddr_valid <= s1_gen_req_paddr_valid;
      entries_14_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_13) begin
      end
      else
        entries_14_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_14_region_bits <=
        {16{_update_T_30 & s1_update_vec[14]}} & s1_gen_req_region_bits
        | entries_14_region_bits;
      entries_14_filter_bits <=
        {16{_pf_req_arb_io_in_14_ready & _pf_req_arb_io_in_14_valid_T_4}} & 16'h1
        << _pf_addr_T_14 | entries_14_filter_bits;
      if (_GEN_13) begin
      end
      else
        entries_14_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (alloc_15) begin
      entries_15_region_tag <= s1_gen_req_region_tag;
      entries_15_region_addr <= s1_gen_req_region_addr;
      entries_15_region_bits <= s1_gen_req_region_bits;
      entries_15_filter_bits <= 16'h0;
      entries_15_paddr_valid <= s1_gen_req_paddr_valid;
      entries_15_decr_mode <= s1_gen_req_decr_mode;
    end
    else begin
      if (_GEN_14) begin
      end
      else
        entries_15_region_addr <= {2'h0, s3_tlb_resp_paddr_0[47:10]};
      entries_15_region_bits <=
        {16{_update_T_30 & s1_update_vec[15]}} & s1_gen_req_region_bits
        | entries_15_region_bits;
      entries_15_filter_bits <=
        {16{_pf_req_arb_io_in_15_ready & _pf_req_arb_io_in_15_valid_T_4}} & 16'h1
        << _pf_addr_T_15 | entries_15_filter_bits;
      if (_GEN_14) begin
      end
      else
        entries_15_paddr_valid <= ~s3_tlb_resp_miss;
    end
    if (io_gen_req_valid)
      prev_gen_req_region_tag <= io_gen_req_bits_region_tag;
    if (s0_gen_req_valid) begin
      s1_gen_req_region_tag <= io_gen_req_bits_region_tag;
      s1_gen_req_region_addr <= io_gen_req_bits_region_addr;
      s1_gen_req_region_bits <= io_gen_req_bits_region_bits;
      s1_gen_req_paddr_valid <= io_gen_req_bits_paddr_valid;
      s1_gen_req_decr_mode <= io_gen_req_bits_decr_mode;
    end
    if (s0_gen_req_valid & ~s0_hit)
      s1_replace_vec_r <=
        16'h1
        << {12'h0,
            state_reg[14],
            state_reg[14]
              ? {state_reg[13],
                 state_reg[13]
                   ? {state_reg[12], state_reg[12] ? state_reg[11] : state_reg[10]}
                   : {state_reg[9], state_reg[9] ? state_reg[8] : state_reg[7]}}
              : {state_reg[6],
                 state_reg[6]
                   ? {state_reg[5], state_reg[5] ? state_reg[4] : state_reg[3]}
                   : {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]}}};
    if (s0_gen_req_valid & s0_hit)
      s1_update_vec <=
        {s0_match_vec_15,
         s0_match_vec_14,
         s0_match_vec_13,
         s0_match_vec_12,
         s0_match_vec_11,
         s0_match_vec_10,
         s0_match_vec_9,
         s0_match_vec_8,
         s0_match_vec_7,
         s0_match_vec_6,
         s0_match_vec_5,
         s0_match_vec_4,
         s0_match_vec_3,
         s0_match_vec_2,
         s0_match_vec_1,
         s0_match_vec_0};
    if (_tlb_req_arb_io_out_valid) begin
      s1_tlb_req_bits_vaddr <= _tlb_req_arb_io_out_bits_vaddr;
      s1_tlb_req_bits_fullva <= 64'h0;
      s1_tlb_req_bits_cmd <= 3'h0;
      s1_tlb_req_bits_pmp_addr <= 48'h0;
      s1_tlb_req_bits_debug_robIdx_value <= 8'h0;
    end
    s1_tlb_req_bits_checkfullva <=
      ~_tlb_req_arb_io_out_valid & s1_tlb_req_bits_checkfullva;
    s1_tlb_req_bits_hyperinst <= ~_tlb_req_arb_io_out_valid & s1_tlb_req_bits_hyperinst;
    s1_tlb_req_bits_hlvx <= ~_tlb_req_arb_io_out_valid & s1_tlb_req_bits_hlvx;
    s1_tlb_req_bits_kill <= ~_tlb_req_arb_io_out_valid & s1_tlb_req_bits_kill;
    s1_tlb_req_bits_isPrefetch <= _tlb_req_arb_io_out_valid | s1_tlb_req_bits_isPrefetch;
    s1_tlb_req_bits_no_translate <=
      ~_tlb_req_arb_io_out_valid & s1_tlb_req_bits_no_translate;
    s1_tlb_req_bits_debug_robIdx_flag <=
      ~_tlb_req_arb_io_out_valid & s1_tlb_req_bits_debug_robIdx_flag;
    s3_tlb_resp_fire <= io_tlb_req_resp_valid;
    if (io_tlb_req_resp_valid) begin
      s3_tlb_resp_paddr_0 <= io_tlb_req_resp_bits_paddr_0;
      s3_tlb_resp_pbmt_0 <= io_tlb_req_resp_bits_pbmt_0;
      s3_tlb_resp_miss <= io_tlb_req_resp_bits_miss;
      s3_tlb_resp_excp_0_gpf_ld <= io_tlb_req_resp_bits_excp_0_gpf_ld;
      s3_tlb_resp_excp_0_pf_ld <= io_tlb_req_resp_bits_excp_0_pf_ld;
      s3_tlb_resp_excp_0_af_ld <= io_tlb_req_resp_bits_excp_0_af_ld;
    end
  end // always @(posedge)
  wire [6:0]  _s0_update_way_T_2 =
    {s0_match_vec_15,
     s0_match_vec_14,
     s0_match_vec_13,
     s0_match_vec_12,
     s0_match_vec_11,
     s0_match_vec_10,
     s0_match_vec_9}
    | {s0_match_vec_7,
       s0_match_vec_6,
       s0_match_vec_5,
       s0_match_vec_4,
       s0_match_vec_3,
       s0_match_vec_2,
       s0_match_vec_1};
  wire [2:0]  _s0_update_way_T_4 = _s0_update_way_T_2[6:4] | _s0_update_way_T_2[2:0];
  wire [3:0]  s0_access_way =
    (|_s0_any_matched_T)
      ? {|{s0_match_vec_15,
           s0_match_vec_14,
           s0_match_vec_13,
           s0_match_vec_12,
           s0_match_vec_11,
           s0_match_vec_10,
           s0_match_vec_9,
           s0_match_vec_8},
         |(_s0_update_way_T_2[6:3]),
         |(_s0_update_way_T_4[2:1]),
         _s0_update_way_T_4[2] | _s0_update_way_T_4[0]}
      : {state_reg[14],
         state_reg[14]
           ? {state_reg[13],
              state_reg[13]
                ? {state_reg[12], state_reg[12] ? state_reg[11] : state_reg[10]}
                : {state_reg[9], state_reg[9] ? state_reg[8] : state_reg[7]}}
           : {state_reg[6],
              state_reg[6]
                ? {state_reg[5], state_reg[5] ? state_reg[4] : state_reg[3]}
                : {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]}}};
  wire        s0_tlb_fire_vec_0 =
    _tlb_req_arb_io_in_0_ready & _tlb_req_arb_io_in_0_valid_T_4;
  wire        s0_tlb_fire_vec_1 =
    _tlb_req_arb_io_in_1_ready & _tlb_req_arb_io_in_1_valid_T_4;
  wire        s0_tlb_fire_vec_2 =
    _tlb_req_arb_io_in_2_ready & _tlb_req_arb_io_in_2_valid_T_4;
  wire        s0_tlb_fire_vec_3 =
    _tlb_req_arb_io_in_3_ready & _tlb_req_arb_io_in_3_valid_T_4;
  wire        s0_tlb_fire_vec_4 =
    _tlb_req_arb_io_in_4_ready & _tlb_req_arb_io_in_4_valid_T_4;
  wire        s0_tlb_fire_vec_5 =
    _tlb_req_arb_io_in_5_ready & _tlb_req_arb_io_in_5_valid_T_4;
  wire        s0_tlb_fire_vec_6 =
    _tlb_req_arb_io_in_6_ready & _tlb_req_arb_io_in_6_valid_T_4;
  wire        s0_tlb_fire_vec_7 =
    _tlb_req_arb_io_in_7_ready & _tlb_req_arb_io_in_7_valid_T_4;
  wire        s0_tlb_fire_vec_8 =
    _tlb_req_arb_io_in_8_ready & _tlb_req_arb_io_in_8_valid_T_4;
  wire        s0_tlb_fire_vec_9 =
    _tlb_req_arb_io_in_9_ready & _tlb_req_arb_io_in_9_valid_T_4;
  wire        s0_tlb_fire_vec_10 =
    _tlb_req_arb_io_in_10_ready & _tlb_req_arb_io_in_10_valid_T_4;
  wire        s0_tlb_fire_vec_11 =
    _tlb_req_arb_io_in_11_ready & _tlb_req_arb_io_in_11_valid_T_4;
  wire        s0_tlb_fire_vec_12 =
    _tlb_req_arb_io_in_12_ready & _tlb_req_arb_io_in_12_valid_T_4;
  wire        s0_tlb_fire_vec_13 =
    _tlb_req_arb_io_in_13_ready & _tlb_req_arb_io_in_13_valid_T_4;
  wire        s0_tlb_fire_vec_14 =
    _tlb_req_arb_io_in_14_ready & _tlb_req_arb_io_in_14_valid_T_4;
  wire        s0_tlb_fire_vec_15 =
    _tlb_req_arb_io_in_15_ready & _tlb_req_arb_io_in_15_valid_T_4;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      valids_0 <= 1'h0;
      valids_1 <= 1'h0;
      valids_2 <= 1'h0;
      valids_3 <= 1'h0;
      valids_4 <= 1'h0;
      valids_5 <= 1'h0;
      valids_6 <= 1'h0;
      valids_7 <= 1'h0;
      valids_8 <= 1'h0;
      valids_9 <= 1'h0;
      valids_10 <= 1'h0;
      valids_11 <= 1'h0;
      valids_12 <= 1'h0;
      valids_13 <= 1'h0;
      valids_14 <= 1'h0;
      valids_15 <= 1'h0;
      state_reg <= 15'h0;
      prev_valid_last_REG <= 1'h0;
      s1_valid_r_last_REG <= 1'h0;
      s1_hit_r <= 1'h0;
      s1_tlb_fire_vec_r_r_0 <= 1'h0;
      s1_tlb_fire_vec_r_r_1 <= 1'h0;
      s1_tlb_fire_vec_r_r_2 <= 1'h0;
      s1_tlb_fire_vec_r_r_3 <= 1'h0;
      s1_tlb_fire_vec_r_r_4 <= 1'h0;
      s1_tlb_fire_vec_r_r_5 <= 1'h0;
      s1_tlb_fire_vec_r_r_6 <= 1'h0;
      s1_tlb_fire_vec_r_r_7 <= 1'h0;
      s1_tlb_fire_vec_r_r_8 <= 1'h0;
      s1_tlb_fire_vec_r_r_9 <= 1'h0;
      s1_tlb_fire_vec_r_r_10 <= 1'h0;
      s1_tlb_fire_vec_r_r_11 <= 1'h0;
      s1_tlb_fire_vec_r_r_12 <= 1'h0;
      s1_tlb_fire_vec_r_r_13 <= 1'h0;
      s1_tlb_fire_vec_r_r_14 <= 1'h0;
      s1_tlb_fire_vec_r_r_15 <= 1'h0;
      s1_tlb_req_valid_last_REG <= 1'h0;
      s2_tlb_fire_vec_r_r_0 <= 1'h0;
      s2_tlb_fire_vec_r_r_1 <= 1'h0;
      s2_tlb_fire_vec_r_r_2 <= 1'h0;
      s2_tlb_fire_vec_r_r_3 <= 1'h0;
      s2_tlb_fire_vec_r_r_4 <= 1'h0;
      s2_tlb_fire_vec_r_r_5 <= 1'h0;
      s2_tlb_fire_vec_r_r_6 <= 1'h0;
      s2_tlb_fire_vec_r_r_7 <= 1'h0;
      s2_tlb_fire_vec_r_r_8 <= 1'h0;
      s2_tlb_fire_vec_r_r_9 <= 1'h0;
      s2_tlb_fire_vec_r_r_10 <= 1'h0;
      s2_tlb_fire_vec_r_r_11 <= 1'h0;
      s2_tlb_fire_vec_r_r_12 <= 1'h0;
      s2_tlb_fire_vec_r_r_13 <= 1'h0;
      s2_tlb_fire_vec_r_r_14 <= 1'h0;
      s2_tlb_fire_vec_r_r_15 <= 1'h0;
      s3_tlb_fire_vec_r_r_0 <= 1'h0;
      s3_tlb_fire_vec_r_r_1 <= 1'h0;
      s3_tlb_fire_vec_r_r_2 <= 1'h0;
      s3_tlb_fire_vec_r_r_3 <= 1'h0;
      s3_tlb_fire_vec_r_r_4 <= 1'h0;
      s3_tlb_fire_vec_r_r_5 <= 1'h0;
      s3_tlb_fire_vec_r_r_6 <= 1'h0;
      s3_tlb_fire_vec_r_r_7 <= 1'h0;
      s3_tlb_fire_vec_r_r_8 <= 1'h0;
      s3_tlb_fire_vec_r_r_9 <= 1'h0;
      s3_tlb_fire_vec_r_r_10 <= 1'h0;
      s3_tlb_fire_vec_r_r_11 <= 1'h0;
      s3_tlb_fire_vec_r_r_12 <= 1'h0;
      s3_tlb_fire_vec_r_r_13 <= 1'h0;
      s3_tlb_fire_vec_r_r_14 <= 1'h0;
      s3_tlb_fire_vec_r_r_15 <= 1'h0;
    end
    else begin
      valids_0 <= alloc | ~(tlb_fired & s3_drop) & valids_0;
      valids_1 <= alloc_1 | ~(tlb_fired_1 & s3_drop) & valids_1;
      valids_2 <= alloc_2 | ~(tlb_fired_2 & s3_drop) & valids_2;
      valids_3 <= alloc_3 | ~(tlb_fired_3 & s3_drop) & valids_3;
      valids_4 <= alloc_4 | ~(tlb_fired_4 & s3_drop) & valids_4;
      valids_5 <= alloc_5 | ~(tlb_fired_5 & s3_drop) & valids_5;
      valids_6 <= alloc_6 | ~(tlb_fired_6 & s3_drop) & valids_6;
      valids_7 <= alloc_7 | ~(tlb_fired_7 & s3_drop) & valids_7;
      valids_8 <= alloc_8 | ~(tlb_fired_8 & s3_drop) & valids_8;
      valids_9 <= alloc_9 | ~(tlb_fired_9 & s3_drop) & valids_9;
      valids_10 <= alloc_10 | ~(tlb_fired_10 & s3_drop) & valids_10;
      valids_11 <= alloc_11 | ~(tlb_fired_11 & s3_drop) & valids_11;
      valids_12 <= alloc_12 | ~(tlb_fired_12 & s3_drop) & valids_12;
      valids_13 <= alloc_13 | ~(tlb_fired_13 & s3_drop) & valids_13;
      valids_14 <= alloc_14 | ~(tlb_fired_14 & s3_drop) & valids_14;
      valids_15 <= alloc_15 | ~(tlb_fired_15 & s3_drop) & valids_15;
      if (s0_gen_req_valid) begin
        state_reg <=
          {~(s0_access_way[3]),
           s0_access_way[3]
             ? {~(s0_access_way[2]),
                s0_access_way[2]
                  ? {~(s0_access_way[1]),
                     s0_access_way[1] ? ~(s0_access_way[0]) : state_reg[11],
                     s0_access_way[1] ? state_reg[10] : ~(s0_access_way[0])}
                  : state_reg[12:10],
                s0_access_way[2]
                  ? state_reg[9:7]
                  : {~(s0_access_way[1]),
                     s0_access_way[1] ? ~(s0_access_way[0]) : state_reg[8],
                     s0_access_way[1] ? state_reg[7] : ~(s0_access_way[0])}}
             : state_reg[13:7],
           s0_access_way[3]
             ? state_reg[6:0]
             : {~(s0_access_way[2]),
                s0_access_way[2]
                  ? {~(s0_access_way[1]),
                     s0_access_way[1] ? ~(s0_access_way[0]) : state_reg[4],
                     s0_access_way[1] ? state_reg[3] : ~(s0_access_way[0])}
                  : state_reg[5:3],
                s0_access_way[2]
                  ? state_reg[2:0]
                  : {~(s0_access_way[1]),
                     s0_access_way[1] ? ~(s0_access_way[0]) : state_reg[1],
                     s0_access_way[1] ? state_reg[0] : ~(s0_access_way[0])}}};
        s1_hit_r <= s0_hit;
      end
      prev_valid_last_REG <= io_gen_req_valid;
      s1_valid_r_last_REG <= s0_gen_req_valid;
      if (~({s0_tlb_fire_vec_15,
             s0_tlb_fire_vec_14,
             s0_tlb_fire_vec_13,
             s0_tlb_fire_vec_12,
             s0_tlb_fire_vec_11,
             s0_tlb_fire_vec_10,
             s0_tlb_fire_vec_9,
             s0_tlb_fire_vec_8,
             s0_tlb_fire_vec_7,
             s0_tlb_fire_vec_6,
             s0_tlb_fire_vec_5,
             s0_tlb_fire_vec_4,
             s0_tlb_fire_vec_3,
             s0_tlb_fire_vec_2,
             s0_tlb_fire_vec_1,
             s0_tlb_fire_vec_0} == {s1_tlb_fire_vec_r_r_15,
                                    s1_tlb_fire_vec_r_r_14,
                                    s1_tlb_fire_vec_r_r_13,
                                    s1_tlb_fire_vec_r_r_12,
                                    s1_tlb_fire_vec_r_r_11,
                                    s1_tlb_fire_vec_r_r_10,
                                    s1_tlb_fire_vec_r_r_9,
                                    s1_tlb_fire_vec_r_r_8,
                                    s1_tlb_fire_vec_r_r_7,
                                    s1_tlb_fire_vec_r_r_6,
                                    s1_tlb_fire_vec_r_r_5,
                                    s1_tlb_fire_vec_r_r_4,
                                    s1_tlb_fire_vec_r_r_3,
                                    s1_tlb_fire_vec_r_r_2,
                                    s1_tlb_fire_vec_r_r_1,
                                    s1_tlb_fire_vec_r_r_0})) begin
        s1_tlb_fire_vec_r_r_0 <= s0_tlb_fire_vec_0;
        s1_tlb_fire_vec_r_r_1 <= s0_tlb_fire_vec_1;
        s1_tlb_fire_vec_r_r_2 <= s0_tlb_fire_vec_2;
        s1_tlb_fire_vec_r_r_3 <= s0_tlb_fire_vec_3;
        s1_tlb_fire_vec_r_r_4 <= s0_tlb_fire_vec_4;
        s1_tlb_fire_vec_r_r_5 <= s0_tlb_fire_vec_5;
        s1_tlb_fire_vec_r_r_6 <= s0_tlb_fire_vec_6;
        s1_tlb_fire_vec_r_r_7 <= s0_tlb_fire_vec_7;
        s1_tlb_fire_vec_r_r_8 <= s0_tlb_fire_vec_8;
        s1_tlb_fire_vec_r_r_9 <= s0_tlb_fire_vec_9;
        s1_tlb_fire_vec_r_r_10 <= s0_tlb_fire_vec_10;
        s1_tlb_fire_vec_r_r_11 <= s0_tlb_fire_vec_11;
        s1_tlb_fire_vec_r_r_12 <= s0_tlb_fire_vec_12;
        s1_tlb_fire_vec_r_r_13 <= s0_tlb_fire_vec_13;
        s1_tlb_fire_vec_r_r_14 <= s0_tlb_fire_vec_14;
        s1_tlb_fire_vec_r_r_15 <= s0_tlb_fire_vec_15;
      end
      s1_tlb_req_valid_last_REG <= _tlb_req_arb_io_out_valid;
      if (~({s1_tlb_fire_vec_r_r_15,
             s1_tlb_fire_vec_r_r_14,
             s1_tlb_fire_vec_r_r_13,
             s1_tlb_fire_vec_r_r_12,
             s1_tlb_fire_vec_r_r_11,
             s1_tlb_fire_vec_r_r_10,
             s1_tlb_fire_vec_r_r_9,
             s1_tlb_fire_vec_r_r_8,
             s1_tlb_fire_vec_r_r_7,
             s1_tlb_fire_vec_r_r_6,
             s1_tlb_fire_vec_r_r_5,
             s1_tlb_fire_vec_r_r_4,
             s1_tlb_fire_vec_r_r_3,
             s1_tlb_fire_vec_r_r_2,
             s1_tlb_fire_vec_r_r_1,
             s1_tlb_fire_vec_r_r_0} == {s2_tlb_fire_vec_r_r_15,
                                        s2_tlb_fire_vec_r_r_14,
                                        s2_tlb_fire_vec_r_r_13,
                                        s2_tlb_fire_vec_r_r_12,
                                        s2_tlb_fire_vec_r_r_11,
                                        s2_tlb_fire_vec_r_r_10,
                                        s2_tlb_fire_vec_r_r_9,
                                        s2_tlb_fire_vec_r_r_8,
                                        s2_tlb_fire_vec_r_r_7,
                                        s2_tlb_fire_vec_r_r_6,
                                        s2_tlb_fire_vec_r_r_5,
                                        s2_tlb_fire_vec_r_r_4,
                                        s2_tlb_fire_vec_r_r_3,
                                        s2_tlb_fire_vec_r_r_2,
                                        s2_tlb_fire_vec_r_r_1,
                                        s2_tlb_fire_vec_r_r_0})) begin
        s2_tlb_fire_vec_r_r_0 <= s1_tlb_fire_vec_r_r_0;
        s2_tlb_fire_vec_r_r_1 <= s1_tlb_fire_vec_r_r_1;
        s2_tlb_fire_vec_r_r_2 <= s1_tlb_fire_vec_r_r_2;
        s2_tlb_fire_vec_r_r_3 <= s1_tlb_fire_vec_r_r_3;
        s2_tlb_fire_vec_r_r_4 <= s1_tlb_fire_vec_r_r_4;
        s2_tlb_fire_vec_r_r_5 <= s1_tlb_fire_vec_r_r_5;
        s2_tlb_fire_vec_r_r_6 <= s1_tlb_fire_vec_r_r_6;
        s2_tlb_fire_vec_r_r_7 <= s1_tlb_fire_vec_r_r_7;
        s2_tlb_fire_vec_r_r_8 <= s1_tlb_fire_vec_r_r_8;
        s2_tlb_fire_vec_r_r_9 <= s1_tlb_fire_vec_r_r_9;
        s2_tlb_fire_vec_r_r_10 <= s1_tlb_fire_vec_r_r_10;
        s2_tlb_fire_vec_r_r_11 <= s1_tlb_fire_vec_r_r_11;
        s2_tlb_fire_vec_r_r_12 <= s1_tlb_fire_vec_r_r_12;
        s2_tlb_fire_vec_r_r_13 <= s1_tlb_fire_vec_r_r_13;
        s2_tlb_fire_vec_r_r_14 <= s1_tlb_fire_vec_r_r_14;
        s2_tlb_fire_vec_r_r_15 <= s1_tlb_fire_vec_r_r_15;
      end
      if (~({s2_tlb_fire_vec_r_r_15,
             s2_tlb_fire_vec_r_r_14,
             s2_tlb_fire_vec_r_r_13,
             s2_tlb_fire_vec_r_r_12,
             s2_tlb_fire_vec_r_r_11,
             s2_tlb_fire_vec_r_r_10,
             s2_tlb_fire_vec_r_r_9,
             s2_tlb_fire_vec_r_r_8,
             s2_tlb_fire_vec_r_r_7,
             s2_tlb_fire_vec_r_r_6,
             s2_tlb_fire_vec_r_r_5,
             s2_tlb_fire_vec_r_r_4,
             s2_tlb_fire_vec_r_r_3,
             s2_tlb_fire_vec_r_r_2,
             s2_tlb_fire_vec_r_r_1,
             s2_tlb_fire_vec_r_r_0} == {s3_tlb_fire_vec_r_r_15,
                                        s3_tlb_fire_vec_r_r_14,
                                        s3_tlb_fire_vec_r_r_13,
                                        s3_tlb_fire_vec_r_r_12,
                                        s3_tlb_fire_vec_r_r_11,
                                        s3_tlb_fire_vec_r_r_10,
                                        s3_tlb_fire_vec_r_r_9,
                                        s3_tlb_fire_vec_r_r_8,
                                        s3_tlb_fire_vec_r_r_7,
                                        s3_tlb_fire_vec_r_r_6,
                                        s3_tlb_fire_vec_r_r_5,
                                        s3_tlb_fire_vec_r_r_4,
                                        s3_tlb_fire_vec_r_r_3,
                                        s3_tlb_fire_vec_r_r_2,
                                        s3_tlb_fire_vec_r_r_1,
                                        s3_tlb_fire_vec_r_r_0})) begin
        s3_tlb_fire_vec_r_r_0 <= s2_tlb_fire_vec_r_r_0;
        s3_tlb_fire_vec_r_r_1 <= s2_tlb_fire_vec_r_r_1;
        s3_tlb_fire_vec_r_r_2 <= s2_tlb_fire_vec_r_r_2;
        s3_tlb_fire_vec_r_r_3 <= s2_tlb_fire_vec_r_r_3;
        s3_tlb_fire_vec_r_r_4 <= s2_tlb_fire_vec_r_r_4;
        s3_tlb_fire_vec_r_r_5 <= s2_tlb_fire_vec_r_r_5;
        s3_tlb_fire_vec_r_r_6 <= s2_tlb_fire_vec_r_r_6;
        s3_tlb_fire_vec_r_r_7 <= s2_tlb_fire_vec_r_r_7;
        s3_tlb_fire_vec_r_r_8 <= s2_tlb_fire_vec_r_r_8;
        s3_tlb_fire_vec_r_r_9 <= s2_tlb_fire_vec_r_r_9;
        s3_tlb_fire_vec_r_r_10 <= s2_tlb_fire_vec_r_r_10;
        s3_tlb_fire_vec_r_r_11 <= s2_tlb_fire_vec_r_r_11;
        s3_tlb_fire_vec_r_r_12 <= s2_tlb_fire_vec_r_r_12;
        s3_tlb_fire_vec_r_r_13 <= s2_tlb_fire_vec_r_r_13;
        s3_tlb_fire_vec_r_r_14 <= s2_tlb_fire_vec_r_r_14;
        s3_tlb_fire_vec_r_r_15 <= s2_tlb_fire_vec_r_r_15;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:71];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h48; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_region_tag = _RANDOM[7'h0][10:0];
        entries_0_region_addr = {_RANDOM[7'h0][31:11], _RANDOM[7'h1][18:0]};
        entries_0_region_bits = {_RANDOM[7'h1][31:19], _RANDOM[7'h2][2:0]};
        entries_0_filter_bits = _RANDOM[7'h2][18:3];
        entries_0_paddr_valid = _RANDOM[7'h2][21];
        entries_0_decr_mode = _RANDOM[7'h2][22];
        entries_1_region_tag = {_RANDOM[7'h2][31:27], _RANDOM[7'h3][5:0]};
        entries_1_region_addr = {_RANDOM[7'h3][31:6], _RANDOM[7'h4][13:0]};
        entries_1_region_bits = _RANDOM[7'h4][29:14];
        entries_1_filter_bits = {_RANDOM[7'h4][31:30], _RANDOM[7'h5][13:0]};
        entries_1_paddr_valid = _RANDOM[7'h5][16];
        entries_1_decr_mode = _RANDOM[7'h5][17];
        entries_2_region_tag = {_RANDOM[7'h5][31:22], _RANDOM[7'h6][0]};
        entries_2_region_addr = {_RANDOM[7'h6][31:1], _RANDOM[7'h7][8:0]};
        entries_2_region_bits = _RANDOM[7'h7][24:9];
        entries_2_filter_bits = {_RANDOM[7'h7][31:25], _RANDOM[7'h8][8:0]};
        entries_2_paddr_valid = _RANDOM[7'h8][11];
        entries_2_decr_mode = _RANDOM[7'h8][12];
        entries_3_region_tag = _RANDOM[7'h8][27:17];
        entries_3_region_addr = {_RANDOM[7'h8][31:28], _RANDOM[7'h9], _RANDOM[7'hA][3:0]};
        entries_3_region_bits = _RANDOM[7'hA][19:4];
        entries_3_filter_bits = {_RANDOM[7'hA][31:20], _RANDOM[7'hB][3:0]};
        entries_3_paddr_valid = _RANDOM[7'hB][6];
        entries_3_decr_mode = _RANDOM[7'hB][7];
        entries_4_region_tag = _RANDOM[7'hB][22:12];
        entries_4_region_addr = {_RANDOM[7'hB][31:23], _RANDOM[7'hC][30:0]};
        entries_4_region_bits = {_RANDOM[7'hC][31], _RANDOM[7'hD][14:0]};
        entries_4_filter_bits = _RANDOM[7'hD][30:15];
        entries_4_paddr_valid = _RANDOM[7'hE][1];
        entries_4_decr_mode = _RANDOM[7'hE][2];
        entries_5_region_tag = _RANDOM[7'hE][17:7];
        entries_5_region_addr = {_RANDOM[7'hE][31:18], _RANDOM[7'hF][25:0]};
        entries_5_region_bits = {_RANDOM[7'hF][31:26], _RANDOM[7'h10][9:0]};
        entries_5_filter_bits = _RANDOM[7'h10][25:10];
        entries_5_paddr_valid = _RANDOM[7'h10][28];
        entries_5_decr_mode = _RANDOM[7'h10][29];
        entries_6_region_tag = _RANDOM[7'h11][12:2];
        entries_6_region_addr = {_RANDOM[7'h11][31:13], _RANDOM[7'h12][20:0]};
        entries_6_region_bits = {_RANDOM[7'h12][31:21], _RANDOM[7'h13][4:0]};
        entries_6_filter_bits = _RANDOM[7'h13][20:5];
        entries_6_paddr_valid = _RANDOM[7'h13][23];
        entries_6_decr_mode = _RANDOM[7'h13][24];
        entries_7_region_tag = {_RANDOM[7'h13][31:29], _RANDOM[7'h14][7:0]};
        entries_7_region_addr = {_RANDOM[7'h14][31:8], _RANDOM[7'h15][15:0]};
        entries_7_region_bits = _RANDOM[7'h15][31:16];
        entries_7_filter_bits = _RANDOM[7'h16][15:0];
        entries_7_paddr_valid = _RANDOM[7'h16][18];
        entries_7_decr_mode = _RANDOM[7'h16][19];
        entries_8_region_tag = {_RANDOM[7'h16][31:24], _RANDOM[7'h17][2:0]};
        entries_8_region_addr = {_RANDOM[7'h17][31:3], _RANDOM[7'h18][10:0]};
        entries_8_region_bits = _RANDOM[7'h18][26:11];
        entries_8_filter_bits = {_RANDOM[7'h18][31:27], _RANDOM[7'h19][10:0]};
        entries_8_paddr_valid = _RANDOM[7'h19][13];
        entries_8_decr_mode = _RANDOM[7'h19][14];
        entries_9_region_tag = _RANDOM[7'h19][29:19];
        entries_9_region_addr =
          {_RANDOM[7'h19][31:30], _RANDOM[7'h1A], _RANDOM[7'h1B][5:0]};
        entries_9_region_bits = _RANDOM[7'h1B][21:6];
        entries_9_filter_bits = {_RANDOM[7'h1B][31:22], _RANDOM[7'h1C][5:0]};
        entries_9_paddr_valid = _RANDOM[7'h1C][8];
        entries_9_decr_mode = _RANDOM[7'h1C][9];
        entries_10_region_tag = _RANDOM[7'h1C][24:14];
        entries_10_region_addr =
          {_RANDOM[7'h1C][31:25], _RANDOM[7'h1D], _RANDOM[7'h1E][0]};
        entries_10_region_bits = _RANDOM[7'h1E][16:1];
        entries_10_filter_bits = {_RANDOM[7'h1E][31:17], _RANDOM[7'h1F][0]};
        entries_10_paddr_valid = _RANDOM[7'h1F][3];
        entries_10_decr_mode = _RANDOM[7'h1F][4];
        entries_11_region_tag = _RANDOM[7'h1F][19:9];
        entries_11_region_addr = {_RANDOM[7'h1F][31:20], _RANDOM[7'h20][27:0]};
        entries_11_region_bits = {_RANDOM[7'h20][31:28], _RANDOM[7'h21][11:0]};
        entries_11_filter_bits = _RANDOM[7'h21][27:12];
        entries_11_paddr_valid = _RANDOM[7'h21][30];
        entries_11_decr_mode = _RANDOM[7'h21][31];
        entries_12_region_tag = _RANDOM[7'h22][14:4];
        entries_12_region_addr = {_RANDOM[7'h22][31:15], _RANDOM[7'h23][22:0]};
        entries_12_region_bits = {_RANDOM[7'h23][31:23], _RANDOM[7'h24][6:0]};
        entries_12_filter_bits = _RANDOM[7'h24][22:7];
        entries_12_paddr_valid = _RANDOM[7'h24][25];
        entries_12_decr_mode = _RANDOM[7'h24][26];
        entries_13_region_tag = {_RANDOM[7'h24][31], _RANDOM[7'h25][9:0]};
        entries_13_region_addr = {_RANDOM[7'h25][31:10], _RANDOM[7'h26][17:0]};
        entries_13_region_bits = {_RANDOM[7'h26][31:18], _RANDOM[7'h27][1:0]};
        entries_13_filter_bits = _RANDOM[7'h27][17:2];
        entries_13_paddr_valid = _RANDOM[7'h27][20];
        entries_13_decr_mode = _RANDOM[7'h27][21];
        entries_14_region_tag = {_RANDOM[7'h27][31:26], _RANDOM[7'h28][4:0]};
        entries_14_region_addr = {_RANDOM[7'h28][31:5], _RANDOM[7'h29][12:0]};
        entries_14_region_bits = _RANDOM[7'h29][28:13];
        entries_14_filter_bits = {_RANDOM[7'h29][31:29], _RANDOM[7'h2A][12:0]};
        entries_14_paddr_valid = _RANDOM[7'h2A][15];
        entries_14_decr_mode = _RANDOM[7'h2A][16];
        entries_15_region_tag = _RANDOM[7'h2A][31:21];
        entries_15_region_addr = {_RANDOM[7'h2B], _RANDOM[7'h2C][7:0]};
        entries_15_region_bits = _RANDOM[7'h2C][23:8];
        entries_15_filter_bits = {_RANDOM[7'h2C][31:24], _RANDOM[7'h2D][7:0]};
        entries_15_paddr_valid = _RANDOM[7'h2D][10];
        entries_15_decr_mode = _RANDOM[7'h2D][11];
        valids_0 = _RANDOM[7'h2D][16];
        valids_1 = _RANDOM[7'h2D][17];
        valids_2 = _RANDOM[7'h2D][18];
        valids_3 = _RANDOM[7'h2D][19];
        valids_4 = _RANDOM[7'h2D][20];
        valids_5 = _RANDOM[7'h2D][21];
        valids_6 = _RANDOM[7'h2D][22];
        valids_7 = _RANDOM[7'h2D][23];
        valids_8 = _RANDOM[7'h2D][24];
        valids_9 = _RANDOM[7'h2D][25];
        valids_10 = _RANDOM[7'h2D][26];
        valids_11 = _RANDOM[7'h2D][27];
        valids_12 = _RANDOM[7'h2D][28];
        valids_13 = _RANDOM[7'h2D][29];
        valids_14 = _RANDOM[7'h2D][30];
        valids_15 = _RANDOM[7'h2D][31];
        state_reg = _RANDOM[7'h2E][14:0];
        prev_valid_last_REG = _RANDOM[7'h2E][15];
        prev_gen_req_region_tag = _RANDOM[7'h2E][26:16];
        s1_valid_r_last_REG = _RANDOM[7'h30][27];
        s1_hit_r = _RANDOM[7'h30][28];
        s1_gen_req_region_tag = {_RANDOM[7'h30][31:29], _RANDOM[7'h31][7:0]};
        s1_gen_req_region_addr = {_RANDOM[7'h31][31:8], _RANDOM[7'h32][15:0]};
        s1_gen_req_region_bits = _RANDOM[7'h32][31:16];
        s1_gen_req_paddr_valid = _RANDOM[7'h33][0];
        s1_gen_req_decr_mode = _RANDOM[7'h33][1];
        s1_replace_vec_r = _RANDOM[7'h33][23:8];
        s1_update_vec = {_RANDOM[7'h33][31:24], _RANDOM[7'h34][7:0]};
        s1_tlb_fire_vec_r_r_0 = _RANDOM[7'h34][8];
        s1_tlb_fire_vec_r_r_1 = _RANDOM[7'h34][9];
        s1_tlb_fire_vec_r_r_2 = _RANDOM[7'h34][10];
        s1_tlb_fire_vec_r_r_3 = _RANDOM[7'h34][11];
        s1_tlb_fire_vec_r_r_4 = _RANDOM[7'h34][12];
        s1_tlb_fire_vec_r_r_5 = _RANDOM[7'h34][13];
        s1_tlb_fire_vec_r_r_6 = _RANDOM[7'h34][14];
        s1_tlb_fire_vec_r_r_7 = _RANDOM[7'h34][15];
        s1_tlb_fire_vec_r_r_8 = _RANDOM[7'h34][16];
        s1_tlb_fire_vec_r_r_9 = _RANDOM[7'h34][17];
        s1_tlb_fire_vec_r_r_10 = _RANDOM[7'h34][18];
        s1_tlb_fire_vec_r_r_11 = _RANDOM[7'h34][19];
        s1_tlb_fire_vec_r_r_12 = _RANDOM[7'h34][20];
        s1_tlb_fire_vec_r_r_13 = _RANDOM[7'h34][21];
        s1_tlb_fire_vec_r_r_14 = _RANDOM[7'h34][22];
        s1_tlb_fire_vec_r_r_15 = _RANDOM[7'h34][23];
        s1_tlb_req_valid_last_REG = _RANDOM[7'h34][24];
        s1_tlb_req_bits_vaddr =
          {_RANDOM[7'h34][31:25], _RANDOM[7'h35], _RANDOM[7'h36][10:0]};
        s1_tlb_req_bits_fullva =
          {_RANDOM[7'h36][31:11], _RANDOM[7'h37], _RANDOM[7'h38][10:0]};
        s1_tlb_req_bits_checkfullva = _RANDOM[7'h38][11];
        s1_tlb_req_bits_cmd = _RANDOM[7'h38][14:12];
        s1_tlb_req_bits_hyperinst = _RANDOM[7'h38][15];
        s1_tlb_req_bits_hlvx = _RANDOM[7'h38][16];
        s1_tlb_req_bits_kill = _RANDOM[7'h38][20];
        s1_tlb_req_bits_isPrefetch = _RANDOM[7'h38][30];
        s1_tlb_req_bits_no_translate = _RANDOM[7'h38][31];
        s1_tlb_req_bits_pmp_addr = {_RANDOM[7'h39], _RANDOM[7'h3A][15:0]};
        s1_tlb_req_bits_debug_robIdx_flag = _RANDOM[7'h3C][16];
        s1_tlb_req_bits_debug_robIdx_value = _RANDOM[7'h3C][24:17];
        s2_tlb_fire_vec_r_r_0 = _RANDOM[7'h3C][26];
        s2_tlb_fire_vec_r_r_1 = _RANDOM[7'h3C][27];
        s2_tlb_fire_vec_r_r_2 = _RANDOM[7'h3C][28];
        s2_tlb_fire_vec_r_r_3 = _RANDOM[7'h3C][29];
        s2_tlb_fire_vec_r_r_4 = _RANDOM[7'h3C][30];
        s2_tlb_fire_vec_r_r_5 = _RANDOM[7'h3C][31];
        s2_tlb_fire_vec_r_r_6 = _RANDOM[7'h3D][0];
        s2_tlb_fire_vec_r_r_7 = _RANDOM[7'h3D][1];
        s2_tlb_fire_vec_r_r_8 = _RANDOM[7'h3D][2];
        s2_tlb_fire_vec_r_r_9 = _RANDOM[7'h3D][3];
        s2_tlb_fire_vec_r_r_10 = _RANDOM[7'h3D][4];
        s2_tlb_fire_vec_r_r_11 = _RANDOM[7'h3D][5];
        s2_tlb_fire_vec_r_r_12 = _RANDOM[7'h3D][6];
        s2_tlb_fire_vec_r_r_13 = _RANDOM[7'h3D][7];
        s2_tlb_fire_vec_r_r_14 = _RANDOM[7'h3D][8];
        s2_tlb_fire_vec_r_r_15 = _RANDOM[7'h3D][9];
        s3_tlb_fire_vec_r_r_0 = _RANDOM[7'h3D][10];
        s3_tlb_fire_vec_r_r_1 = _RANDOM[7'h3D][11];
        s3_tlb_fire_vec_r_r_2 = _RANDOM[7'h3D][12];
        s3_tlb_fire_vec_r_r_3 = _RANDOM[7'h3D][13];
        s3_tlb_fire_vec_r_r_4 = _RANDOM[7'h3D][14];
        s3_tlb_fire_vec_r_r_5 = _RANDOM[7'h3D][15];
        s3_tlb_fire_vec_r_r_6 = _RANDOM[7'h3D][16];
        s3_tlb_fire_vec_r_r_7 = _RANDOM[7'h3D][17];
        s3_tlb_fire_vec_r_r_8 = _RANDOM[7'h3D][18];
        s3_tlb_fire_vec_r_r_9 = _RANDOM[7'h3D][19];
        s3_tlb_fire_vec_r_r_10 = _RANDOM[7'h3D][20];
        s3_tlb_fire_vec_r_r_11 = _RANDOM[7'h3D][21];
        s3_tlb_fire_vec_r_r_12 = _RANDOM[7'h3D][22];
        s3_tlb_fire_vec_r_r_13 = _RANDOM[7'h3D][23];
        s3_tlb_fire_vec_r_r_14 = _RANDOM[7'h3D][24];
        s3_tlb_fire_vec_r_r_15 = _RANDOM[7'h3D][25];
        s3_tlb_resp_fire = _RANDOM[7'h3D][26];
        s3_tlb_resp_paddr_0 =
          {_RANDOM[7'h3D][31:27], _RANDOM[7'h3E], _RANDOM[7'h3F][10:0]};
        s3_tlb_resp_pbmt_0 = _RANDOM[7'h46][28:27];
        s3_tlb_resp_miss = _RANDOM[7'h46][31];
        s3_tlb_resp_excp_0_gpf_ld = _RANDOM[7'h47][4];
        s3_tlb_resp_excp_0_pf_ld = _RANDOM[7'h47][7];
        s3_tlb_resp_excp_0_af_ld = _RANDOM[7'h47][10];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        valids_0 = 1'h0;
        valids_1 = 1'h0;
        valids_2 = 1'h0;
        valids_3 = 1'h0;
        valids_4 = 1'h0;
        valids_5 = 1'h0;
        valids_6 = 1'h0;
        valids_7 = 1'h0;
        valids_8 = 1'h0;
        valids_9 = 1'h0;
        valids_10 = 1'h0;
        valids_11 = 1'h0;
        valids_12 = 1'h0;
        valids_13 = 1'h0;
        valids_14 = 1'h0;
        valids_15 = 1'h0;
        state_reg = 15'h0;
        prev_valid_last_REG = 1'h0;
        s1_valid_r_last_REG = 1'h0;
        s1_hit_r = 1'h0;
        s1_tlb_fire_vec_r_r_0 = 1'h0;
        s1_tlb_fire_vec_r_r_1 = 1'h0;
        s1_tlb_fire_vec_r_r_2 = 1'h0;
        s1_tlb_fire_vec_r_r_3 = 1'h0;
        s1_tlb_fire_vec_r_r_4 = 1'h0;
        s1_tlb_fire_vec_r_r_5 = 1'h0;
        s1_tlb_fire_vec_r_r_6 = 1'h0;
        s1_tlb_fire_vec_r_r_7 = 1'h0;
        s1_tlb_fire_vec_r_r_8 = 1'h0;
        s1_tlb_fire_vec_r_r_9 = 1'h0;
        s1_tlb_fire_vec_r_r_10 = 1'h0;
        s1_tlb_fire_vec_r_r_11 = 1'h0;
        s1_tlb_fire_vec_r_r_12 = 1'h0;
        s1_tlb_fire_vec_r_r_13 = 1'h0;
        s1_tlb_fire_vec_r_r_14 = 1'h0;
        s1_tlb_fire_vec_r_r_15 = 1'h0;
        s1_tlb_req_valid_last_REG = 1'h0;
        s2_tlb_fire_vec_r_r_0 = 1'h0;
        s2_tlb_fire_vec_r_r_1 = 1'h0;
        s2_tlb_fire_vec_r_r_2 = 1'h0;
        s2_tlb_fire_vec_r_r_3 = 1'h0;
        s2_tlb_fire_vec_r_r_4 = 1'h0;
        s2_tlb_fire_vec_r_r_5 = 1'h0;
        s2_tlb_fire_vec_r_r_6 = 1'h0;
        s2_tlb_fire_vec_r_r_7 = 1'h0;
        s2_tlb_fire_vec_r_r_8 = 1'h0;
        s2_tlb_fire_vec_r_r_9 = 1'h0;
        s2_tlb_fire_vec_r_r_10 = 1'h0;
        s2_tlb_fire_vec_r_r_11 = 1'h0;
        s2_tlb_fire_vec_r_r_12 = 1'h0;
        s2_tlb_fire_vec_r_r_13 = 1'h0;
        s2_tlb_fire_vec_r_r_14 = 1'h0;
        s2_tlb_fire_vec_r_r_15 = 1'h0;
        s3_tlb_fire_vec_r_r_0 = 1'h0;
        s3_tlb_fire_vec_r_r_1 = 1'h0;
        s3_tlb_fire_vec_r_r_2 = 1'h0;
        s3_tlb_fire_vec_r_r_3 = 1'h0;
        s3_tlb_fire_vec_r_r_4 = 1'h0;
        s3_tlb_fire_vec_r_r_5 = 1'h0;
        s3_tlb_fire_vec_r_r_6 = 1'h0;
        s3_tlb_fire_vec_r_r_7 = 1'h0;
        s3_tlb_fire_vec_r_r_8 = 1'h0;
        s3_tlb_fire_vec_r_r_9 = 1'h0;
        s3_tlb_fire_vec_r_r_10 = 1'h0;
        s3_tlb_fire_vec_r_r_11 = 1'h0;
        s3_tlb_fire_vec_r_r_12 = 1'h0;
        s3_tlb_fire_vec_r_r_13 = 1'h0;
        s3_tlb_fire_vec_r_r_14 = 1'h0;
        s3_tlb_fire_vec_r_r_15 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RRArbiterInit_3 tlb_req_arb (
    .clock               (clock),
    .reset               (reset),
    .io_in_0_ready       (_tlb_req_arb_io_in_0_ready),
    .io_in_0_valid       (_tlb_req_arb_io_in_0_valid_T_4),
    .io_in_0_bits_vaddr  ({entries_0_region_addr, 10'h0}),
    .io_in_1_ready       (_tlb_req_arb_io_in_1_ready),
    .io_in_1_valid       (_tlb_req_arb_io_in_1_valid_T_4),
    .io_in_1_bits_vaddr  ({entries_1_region_addr, 10'h0}),
    .io_in_2_ready       (_tlb_req_arb_io_in_2_ready),
    .io_in_2_valid       (_tlb_req_arb_io_in_2_valid_T_4),
    .io_in_2_bits_vaddr  ({entries_2_region_addr, 10'h0}),
    .io_in_3_ready       (_tlb_req_arb_io_in_3_ready),
    .io_in_3_valid       (_tlb_req_arb_io_in_3_valid_T_4),
    .io_in_3_bits_vaddr  ({entries_3_region_addr, 10'h0}),
    .io_in_4_ready       (_tlb_req_arb_io_in_4_ready),
    .io_in_4_valid       (_tlb_req_arb_io_in_4_valid_T_4),
    .io_in_4_bits_vaddr  ({entries_4_region_addr, 10'h0}),
    .io_in_5_ready       (_tlb_req_arb_io_in_5_ready),
    .io_in_5_valid       (_tlb_req_arb_io_in_5_valid_T_4),
    .io_in_5_bits_vaddr  ({entries_5_region_addr, 10'h0}),
    .io_in_6_ready       (_tlb_req_arb_io_in_6_ready),
    .io_in_6_valid       (_tlb_req_arb_io_in_6_valid_T_4),
    .io_in_6_bits_vaddr  ({entries_6_region_addr, 10'h0}),
    .io_in_7_ready       (_tlb_req_arb_io_in_7_ready),
    .io_in_7_valid       (_tlb_req_arb_io_in_7_valid_T_4),
    .io_in_7_bits_vaddr  ({entries_7_region_addr, 10'h0}),
    .io_in_8_ready       (_tlb_req_arb_io_in_8_ready),
    .io_in_8_valid       (_tlb_req_arb_io_in_8_valid_T_4),
    .io_in_8_bits_vaddr  ({entries_8_region_addr, 10'h0}),
    .io_in_9_ready       (_tlb_req_arb_io_in_9_ready),
    .io_in_9_valid       (_tlb_req_arb_io_in_9_valid_T_4),
    .io_in_9_bits_vaddr  ({entries_9_region_addr, 10'h0}),
    .io_in_10_ready      (_tlb_req_arb_io_in_10_ready),
    .io_in_10_valid      (_tlb_req_arb_io_in_10_valid_T_4),
    .io_in_10_bits_vaddr ({entries_10_region_addr, 10'h0}),
    .io_in_11_ready      (_tlb_req_arb_io_in_11_ready),
    .io_in_11_valid      (_tlb_req_arb_io_in_11_valid_T_4),
    .io_in_11_bits_vaddr ({entries_11_region_addr, 10'h0}),
    .io_in_12_ready      (_tlb_req_arb_io_in_12_ready),
    .io_in_12_valid      (_tlb_req_arb_io_in_12_valid_T_4),
    .io_in_12_bits_vaddr ({entries_12_region_addr, 10'h0}),
    .io_in_13_ready      (_tlb_req_arb_io_in_13_ready),
    .io_in_13_valid      (_tlb_req_arb_io_in_13_valid_T_4),
    .io_in_13_bits_vaddr ({entries_13_region_addr, 10'h0}),
    .io_in_14_ready      (_tlb_req_arb_io_in_14_ready),
    .io_in_14_valid      (_tlb_req_arb_io_in_14_valid_T_4),
    .io_in_14_bits_vaddr ({entries_14_region_addr, 10'h0}),
    .io_in_15_ready      (_tlb_req_arb_io_in_15_ready),
    .io_in_15_valid      (_tlb_req_arb_io_in_15_valid_T_4),
    .io_in_15_bits_vaddr ({entries_15_region_addr, 10'h0}),
    .io_out_valid        (_tlb_req_arb_io_out_valid),
    .io_out_bits_vaddr   (_tlb_req_arb_io_out_bits_vaddr)
  );
  RRArbiterInit_4 pf_req_arb (
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_pf_req_arb_io_in_0_ready),
    .io_in_0_valid  (_pf_req_arb_io_in_0_valid_T_4),
    .io_in_0_bits   ({entries_0_region_addr[37:0], _pf_addr_T, 6'h0}),
    .io_in_1_ready  (_pf_req_arb_io_in_1_ready),
    .io_in_1_valid  (_pf_req_arb_io_in_1_valid_T_4),
    .io_in_1_bits   ({entries_1_region_addr[37:0], _pf_addr_T_1, 6'h0}),
    .io_in_2_ready  (_pf_req_arb_io_in_2_ready),
    .io_in_2_valid  (_pf_req_arb_io_in_2_valid_T_4),
    .io_in_2_bits   ({entries_2_region_addr[37:0], _pf_addr_T_2, 6'h0}),
    .io_in_3_ready  (_pf_req_arb_io_in_3_ready),
    .io_in_3_valid  (_pf_req_arb_io_in_3_valid_T_4),
    .io_in_3_bits   ({entries_3_region_addr[37:0], _pf_addr_T_3, 6'h0}),
    .io_in_4_ready  (_pf_req_arb_io_in_4_ready),
    .io_in_4_valid  (_pf_req_arb_io_in_4_valid_T_4),
    .io_in_4_bits   ({entries_4_region_addr[37:0], _pf_addr_T_4, 6'h0}),
    .io_in_5_ready  (_pf_req_arb_io_in_5_ready),
    .io_in_5_valid  (_pf_req_arb_io_in_5_valid_T_4),
    .io_in_5_bits   ({entries_5_region_addr[37:0], _pf_addr_T_5, 6'h0}),
    .io_in_6_ready  (_pf_req_arb_io_in_6_ready),
    .io_in_6_valid  (_pf_req_arb_io_in_6_valid_T_4),
    .io_in_6_bits   ({entries_6_region_addr[37:0], _pf_addr_T_6, 6'h0}),
    .io_in_7_ready  (_pf_req_arb_io_in_7_ready),
    .io_in_7_valid  (_pf_req_arb_io_in_7_valid_T_4),
    .io_in_7_bits   ({entries_7_region_addr[37:0], _pf_addr_T_7, 6'h0}),
    .io_in_8_ready  (_pf_req_arb_io_in_8_ready),
    .io_in_8_valid  (_pf_req_arb_io_in_8_valid_T_4),
    .io_in_8_bits   ({entries_8_region_addr[37:0], _pf_addr_T_8, 6'h0}),
    .io_in_9_ready  (_pf_req_arb_io_in_9_ready),
    .io_in_9_valid  (_pf_req_arb_io_in_9_valid_T_4),
    .io_in_9_bits   ({entries_9_region_addr[37:0], _pf_addr_T_9, 6'h0}),
    .io_in_10_ready (_pf_req_arb_io_in_10_ready),
    .io_in_10_valid (_pf_req_arb_io_in_10_valid_T_4),
    .io_in_10_bits  ({entries_10_region_addr[37:0], _pf_addr_T_10, 6'h0}),
    .io_in_11_ready (_pf_req_arb_io_in_11_ready),
    .io_in_11_valid (_pf_req_arb_io_in_11_valid_T_4),
    .io_in_11_bits  ({entries_11_region_addr[37:0], _pf_addr_T_11, 6'h0}),
    .io_in_12_ready (_pf_req_arb_io_in_12_ready),
    .io_in_12_valid (_pf_req_arb_io_in_12_valid_T_4),
    .io_in_12_bits  ({entries_12_region_addr[37:0], _pf_addr_T_12, 6'h0}),
    .io_in_13_ready (_pf_req_arb_io_in_13_ready),
    .io_in_13_valid (_pf_req_arb_io_in_13_valid_T_4),
    .io_in_13_bits  ({entries_13_region_addr[37:0], _pf_addr_T_13, 6'h0}),
    .io_in_14_ready (_pf_req_arb_io_in_14_ready),
    .io_in_14_valid (_pf_req_arb_io_in_14_valid_T_4),
    .io_in_14_bits  ({entries_14_region_addr[37:0], _pf_addr_T_14, 6'h0}),
    .io_in_15_ready (_pf_req_arb_io_in_15_ready),
    .io_in_15_valid (_pf_req_arb_io_in_15_valid_T_4),
    .io_in_15_bits  ({entries_15_region_addr[37:0], _pf_addr_T_15, 6'h0}),
    .io_out_valid   (io_l2_pf_addr_valid),
    .io_out_bits    (io_l2_pf_addr_bits),
    .io_chosen      (/* unused */)
  );
  assign io_tlb_req_req_valid =
    s1_tlb_req_valid_last_REG
    & ~((|({s1_tlb_fire_vec_r_r_15,
            s1_tlb_fire_vec_r_r_14,
            s1_tlb_fire_vec_r_r_13,
            s1_tlb_fire_vec_r_r_12,
            s1_tlb_fire_vec_r_r_11,
            s1_tlb_fire_vec_r_r_10,
            s1_tlb_fire_vec_r_r_9,
            s1_tlb_fire_vec_r_r_8,
            s1_tlb_fire_vec_r_r_7,
            s1_tlb_fire_vec_r_r_6,
            s1_tlb_fire_vec_r_r_5,
            s1_tlb_fire_vec_r_r_4,
            s1_tlb_fire_vec_r_r_3,
            s1_tlb_fire_vec_r_r_2,
            s1_tlb_fire_vec_r_r_1,
            s1_tlb_fire_vec_r_r_0} & s1_replace_vec_r)) & s1_valid_r_last_REG
        & ~s1_hit_r);
  assign io_tlb_req_req_bits_vaddr = s1_tlb_req_bits_vaddr;
  assign io_tlb_req_req_bits_fullva = s1_tlb_req_bits_fullva;
  assign io_tlb_req_req_bits_checkfullva = s1_tlb_req_bits_checkfullva;
  assign io_tlb_req_req_bits_cmd = s1_tlb_req_bits_cmd;
  assign io_tlb_req_req_bits_hyperinst = s1_tlb_req_bits_hyperinst;
  assign io_tlb_req_req_bits_hlvx = s1_tlb_req_bits_hlvx;
  assign io_tlb_req_req_bits_kill = s1_tlb_req_bits_kill;
  assign io_tlb_req_req_bits_isPrefetch = s1_tlb_req_bits_isPrefetch;
  assign io_tlb_req_req_bits_no_translate = s1_tlb_req_bits_no_translate;
  assign io_tlb_req_req_bits_pmp_addr = s1_tlb_req_bits_pmp_addr;
  assign io_tlb_req_req_bits_debug_robIdx_flag = s1_tlb_req_bits_debug_robIdx_flag;
  assign io_tlb_req_req_bits_debug_robIdx_value = s1_tlb_req_bits_debug_robIdx_value;
endmodule

