// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLBFA_2(
  input         clock,
  input         reset,
  input         io_sfence_valid,
  input         io_sfence_bits_rs1,
  input         io_sfence_bits_rs2,
  input  [49:0] io_sfence_bits_addr,
  input  [15:0] io_sfence_bits_id,
  input         io_sfence_bits_hv,
  input         io_sfence_bits_hg,
  input  [15:0] io_csr_satp_asid,
  input  [15:0] io_csr_vsatp_asid,
  input  [15:0] io_csr_hgatp_vmid,
  input         io_csr_priv_virt,
  input         io_r_req_0_valid,
  input  [37:0] io_r_req_0_bits_vpn,
  input  [1:0]  io_r_req_0_bits_s2xlate,
  input         io_r_req_1_valid,
  input  [37:0] io_r_req_1_bits_vpn,
  input  [1:0]  io_r_req_1_bits_s2xlate,
  output        io_r_resp_0_bits_hit,
  output [35:0] io_r_resp_0_bits_ppn_0,
  output [1:0]  io_r_resp_0_bits_pbmt_0,
  output [1:0]  io_r_resp_0_bits_g_pbmt_0,
  output        io_r_resp_0_bits_perm_0_pf,
  output        io_r_resp_0_bits_perm_0_af,
  output        io_r_resp_0_bits_perm_0_v,
  output        io_r_resp_0_bits_perm_0_d,
  output        io_r_resp_0_bits_perm_0_a,
  output        io_r_resp_0_bits_perm_0_u,
  output        io_r_resp_0_bits_perm_0_x,
  output        io_r_resp_0_bits_perm_0_w,
  output        io_r_resp_0_bits_perm_0_r,
  output        io_r_resp_0_bits_g_perm_0_pf,
  output        io_r_resp_0_bits_g_perm_0_af,
  output        io_r_resp_0_bits_g_perm_0_d,
  output        io_r_resp_0_bits_g_perm_0_a,
  output        io_r_resp_0_bits_g_perm_0_x,
  output        io_r_resp_0_bits_g_perm_0_w,
  output        io_r_resp_0_bits_g_perm_0_r,
  output [1:0]  io_r_resp_0_bits_s2xlate_0,
  output        io_r_resp_1_bits_hit,
  output [35:0] io_r_resp_1_bits_ppn_0,
  output [1:0]  io_r_resp_1_bits_pbmt_0,
  output [1:0]  io_r_resp_1_bits_g_pbmt_0,
  output        io_r_resp_1_bits_perm_0_pf,
  output        io_r_resp_1_bits_perm_0_af,
  output        io_r_resp_1_bits_perm_0_v,
  output        io_r_resp_1_bits_perm_0_d,
  output        io_r_resp_1_bits_perm_0_a,
  output        io_r_resp_1_bits_perm_0_u,
  output        io_r_resp_1_bits_perm_0_x,
  output        io_r_resp_1_bits_perm_0_w,
  output        io_r_resp_1_bits_perm_0_r,
  output        io_r_resp_1_bits_g_perm_0_pf,
  output        io_r_resp_1_bits_g_perm_0_af,
  output        io_r_resp_1_bits_g_perm_0_d,
  output        io_r_resp_1_bits_g_perm_0_a,
  output        io_r_resp_1_bits_g_perm_0_x,
  output        io_r_resp_1_bits_g_perm_0_w,
  output        io_r_resp_1_bits_g_perm_0_r,
  output [1:0]  io_r_resp_1_bits_s2xlate_0,
  input         io_w_valid,
  input  [1:0]  io_w_bits_wayIdx,
  input  [1:0]  io_w_bits_data_s2xlate,
  input  [34:0] io_w_bits_data_s1_entry_tag,
  input  [15:0] io_w_bits_data_s1_entry_asid,
  input  [13:0] io_w_bits_data_s1_entry_vmid,
  input         io_w_bits_data_s1_entry_n,
  input  [1:0]  io_w_bits_data_s1_entry_pbmt,
  input         io_w_bits_data_s1_entry_perm_d,
  input         io_w_bits_data_s1_entry_perm_a,
  input         io_w_bits_data_s1_entry_perm_g,
  input         io_w_bits_data_s1_entry_perm_u,
  input         io_w_bits_data_s1_entry_perm_x,
  input         io_w_bits_data_s1_entry_perm_w,
  input         io_w_bits_data_s1_entry_perm_r,
  input  [1:0]  io_w_bits_data_s1_entry_level,
  input         io_w_bits_data_s1_entry_v,
  input  [40:0] io_w_bits_data_s1_entry_ppn,
  input  [2:0]  io_w_bits_data_s1_ppn_low_0,
  input  [2:0]  io_w_bits_data_s1_ppn_low_1,
  input  [2:0]  io_w_bits_data_s1_ppn_low_2,
  input  [2:0]  io_w_bits_data_s1_ppn_low_3,
  input  [2:0]  io_w_bits_data_s1_ppn_low_4,
  input  [2:0]  io_w_bits_data_s1_ppn_low_5,
  input  [2:0]  io_w_bits_data_s1_ppn_low_6,
  input  [2:0]  io_w_bits_data_s1_ppn_low_7,
  input         io_w_bits_data_s1_valididx_0,
  input         io_w_bits_data_s1_valididx_1,
  input         io_w_bits_data_s1_valididx_2,
  input         io_w_bits_data_s1_valididx_3,
  input         io_w_bits_data_s1_valididx_4,
  input         io_w_bits_data_s1_valididx_5,
  input         io_w_bits_data_s1_valididx_6,
  input         io_w_bits_data_s1_valididx_7,
  input         io_w_bits_data_s1_pteidx_0,
  input         io_w_bits_data_s1_pteidx_1,
  input         io_w_bits_data_s1_pteidx_2,
  input         io_w_bits_data_s1_pteidx_3,
  input         io_w_bits_data_s1_pteidx_4,
  input         io_w_bits_data_s1_pteidx_5,
  input         io_w_bits_data_s1_pteidx_6,
  input         io_w_bits_data_s1_pteidx_7,
  input         io_w_bits_data_s1_pf,
  input         io_w_bits_data_s1_af,
  input  [37:0] io_w_bits_data_s2_entry_tag,
  input  [13:0] io_w_bits_data_s2_entry_vmid,
  input         io_w_bits_data_s2_entry_n,
  input  [1:0]  io_w_bits_data_s2_entry_pbmt,
  input  [37:0] io_w_bits_data_s2_entry_ppn,
  input         io_w_bits_data_s2_entry_perm_d,
  input         io_w_bits_data_s2_entry_perm_a,
  input         io_w_bits_data_s2_entry_perm_g,
  input         io_w_bits_data_s2_entry_perm_u,
  input         io_w_bits_data_s2_entry_perm_x,
  input         io_w_bits_data_s2_entry_perm_w,
  input         io_w_bits_data_s2_entry_perm_r,
  input  [1:0]  io_w_bits_data_s2_entry_level,
  input         io_w_bits_data_s2_gpf,
  input         io_w_bits_data_s2_gaf,
  output        io_access_0_touch_ways_valid,
  output [1:0]  io_access_0_touch_ways_bits,
  output        io_access_1_touch_ways_valid,
  output [1:0]  io_access_1_touch_ways_bits
);

  reg              v_0;
  reg              v_1;
  reg              v_2;
  reg              v_3;
  reg  [34:0]      entries_0_tag;
  reg  [15:0]      entries_0_asid;
  reg  [1:0]       entries_0_level;
  reg  [32:0]      entries_0_ppn;
  reg              entries_0_n;
  reg  [1:0]       entries_0_pbmt;
  reg  [1:0]       entries_0_g_pbmt;
  reg              entries_0_perm_pf;
  reg              entries_0_perm_af;
  reg              entries_0_perm_v;
  reg              entries_0_perm_d;
  reg              entries_0_perm_a;
  reg              entries_0_perm_g;
  reg              entries_0_perm_u;
  reg              entries_0_perm_x;
  reg              entries_0_perm_w;
  reg              entries_0_perm_r;
  reg              entries_0_valididx_0;
  reg              entries_0_valididx_1;
  reg              entries_0_valididx_2;
  reg              entries_0_valididx_3;
  reg              entries_0_valididx_4;
  reg              entries_0_valididx_5;
  reg              entries_0_valididx_6;
  reg              entries_0_valididx_7;
  reg              entries_0_pteidx_0;
  reg              entries_0_pteidx_1;
  reg              entries_0_pteidx_2;
  reg              entries_0_pteidx_3;
  reg              entries_0_pteidx_4;
  reg              entries_0_pteidx_5;
  reg              entries_0_pteidx_6;
  reg              entries_0_pteidx_7;
  reg  [2:0]       entries_0_ppn_low_0;
  reg  [2:0]       entries_0_ppn_low_1;
  reg  [2:0]       entries_0_ppn_low_2;
  reg  [2:0]       entries_0_ppn_low_3;
  reg  [2:0]       entries_0_ppn_low_4;
  reg  [2:0]       entries_0_ppn_low_5;
  reg  [2:0]       entries_0_ppn_low_6;
  reg  [2:0]       entries_0_ppn_low_7;
  reg              entries_0_g_perm_pf;
  reg              entries_0_g_perm_af;
  reg              entries_0_g_perm_d;
  reg              entries_0_g_perm_a;
  reg              entries_0_g_perm_x;
  reg              entries_0_g_perm_w;
  reg              entries_0_g_perm_r;
  reg  [13:0]      entries_0_vmid;
  reg  [1:0]       entries_0_s2xlate;
  reg  [34:0]      entries_1_tag;
  reg  [15:0]      entries_1_asid;
  reg  [1:0]       entries_1_level;
  reg  [32:0]      entries_1_ppn;
  reg              entries_1_n;
  reg  [1:0]       entries_1_pbmt;
  reg  [1:0]       entries_1_g_pbmt;
  reg              entries_1_perm_pf;
  reg              entries_1_perm_af;
  reg              entries_1_perm_v;
  reg              entries_1_perm_d;
  reg              entries_1_perm_a;
  reg              entries_1_perm_g;
  reg              entries_1_perm_u;
  reg              entries_1_perm_x;
  reg              entries_1_perm_w;
  reg              entries_1_perm_r;
  reg              entries_1_valididx_0;
  reg              entries_1_valididx_1;
  reg              entries_1_valididx_2;
  reg              entries_1_valididx_3;
  reg              entries_1_valididx_4;
  reg              entries_1_valididx_5;
  reg              entries_1_valididx_6;
  reg              entries_1_valididx_7;
  reg              entries_1_pteidx_0;
  reg              entries_1_pteidx_1;
  reg              entries_1_pteidx_2;
  reg              entries_1_pteidx_3;
  reg              entries_1_pteidx_4;
  reg              entries_1_pteidx_5;
  reg              entries_1_pteidx_6;
  reg              entries_1_pteidx_7;
  reg  [2:0]       entries_1_ppn_low_0;
  reg  [2:0]       entries_1_ppn_low_1;
  reg  [2:0]       entries_1_ppn_low_2;
  reg  [2:0]       entries_1_ppn_low_3;
  reg  [2:0]       entries_1_ppn_low_4;
  reg  [2:0]       entries_1_ppn_low_5;
  reg  [2:0]       entries_1_ppn_low_6;
  reg  [2:0]       entries_1_ppn_low_7;
  reg              entries_1_g_perm_pf;
  reg              entries_1_g_perm_af;
  reg              entries_1_g_perm_d;
  reg              entries_1_g_perm_a;
  reg              entries_1_g_perm_x;
  reg              entries_1_g_perm_w;
  reg              entries_1_g_perm_r;
  reg  [13:0]      entries_1_vmid;
  reg  [1:0]       entries_1_s2xlate;
  reg  [34:0]      entries_2_tag;
  reg  [15:0]      entries_2_asid;
  reg  [1:0]       entries_2_level;
  reg  [32:0]      entries_2_ppn;
  reg              entries_2_n;
  reg  [1:0]       entries_2_pbmt;
  reg  [1:0]       entries_2_g_pbmt;
  reg              entries_2_perm_pf;
  reg              entries_2_perm_af;
  reg              entries_2_perm_v;
  reg              entries_2_perm_d;
  reg              entries_2_perm_a;
  reg              entries_2_perm_g;
  reg              entries_2_perm_u;
  reg              entries_2_perm_x;
  reg              entries_2_perm_w;
  reg              entries_2_perm_r;
  reg              entries_2_valididx_0;
  reg              entries_2_valididx_1;
  reg              entries_2_valididx_2;
  reg              entries_2_valididx_3;
  reg              entries_2_valididx_4;
  reg              entries_2_valididx_5;
  reg              entries_2_valididx_6;
  reg              entries_2_valididx_7;
  reg              entries_2_pteidx_0;
  reg              entries_2_pteidx_1;
  reg              entries_2_pteidx_2;
  reg              entries_2_pteidx_3;
  reg              entries_2_pteidx_4;
  reg              entries_2_pteidx_5;
  reg              entries_2_pteidx_6;
  reg              entries_2_pteidx_7;
  reg  [2:0]       entries_2_ppn_low_0;
  reg  [2:0]       entries_2_ppn_low_1;
  reg  [2:0]       entries_2_ppn_low_2;
  reg  [2:0]       entries_2_ppn_low_3;
  reg  [2:0]       entries_2_ppn_low_4;
  reg  [2:0]       entries_2_ppn_low_5;
  reg  [2:0]       entries_2_ppn_low_6;
  reg  [2:0]       entries_2_ppn_low_7;
  reg              entries_2_g_perm_pf;
  reg              entries_2_g_perm_af;
  reg              entries_2_g_perm_d;
  reg              entries_2_g_perm_a;
  reg              entries_2_g_perm_x;
  reg              entries_2_g_perm_w;
  reg              entries_2_g_perm_r;
  reg  [13:0]      entries_2_vmid;
  reg  [1:0]       entries_2_s2xlate;
  reg  [34:0]      entries_3_tag;
  reg  [15:0]      entries_3_asid;
  reg  [1:0]       entries_3_level;
  reg  [32:0]      entries_3_ppn;
  reg              entries_3_n;
  reg  [1:0]       entries_3_pbmt;
  reg  [1:0]       entries_3_g_pbmt;
  reg              entries_3_perm_pf;
  reg              entries_3_perm_af;
  reg              entries_3_perm_v;
  reg              entries_3_perm_d;
  reg              entries_3_perm_a;
  reg              entries_3_perm_g;
  reg              entries_3_perm_u;
  reg              entries_3_perm_x;
  reg              entries_3_perm_w;
  reg              entries_3_perm_r;
  reg              entries_3_valididx_0;
  reg              entries_3_valididx_1;
  reg              entries_3_valididx_2;
  reg              entries_3_valididx_3;
  reg              entries_3_valididx_4;
  reg              entries_3_valididx_5;
  reg              entries_3_valididx_6;
  reg              entries_3_valididx_7;
  reg              entries_3_pteidx_0;
  reg              entries_3_pteidx_1;
  reg              entries_3_pteidx_2;
  reg              entries_3_pteidx_3;
  reg              entries_3_pteidx_4;
  reg              entries_3_pteidx_5;
  reg              entries_3_pteidx_6;
  reg              entries_3_pteidx_7;
  reg  [2:0]       entries_3_ppn_low_0;
  reg  [2:0]       entries_3_ppn_low_1;
  reg  [2:0]       entries_3_ppn_low_2;
  reg  [2:0]       entries_3_ppn_low_3;
  reg  [2:0]       entries_3_ppn_low_4;
  reg  [2:0]       entries_3_ppn_low_5;
  reg  [2:0]       entries_3_ppn_low_6;
  reg  [2:0]       entries_3_ppn_low_7;
  reg              entries_3_g_perm_pf;
  reg              entries_3_g_perm_af;
  reg              entries_3_g_perm_d;
  reg              entries_3_g_perm_a;
  reg              entries_3_g_perm_x;
  reg              entries_3_g_perm_w;
  reg              entries_3_g_perm_r;
  reg  [13:0]      entries_3_vmid;
  reg  [1:0]       entries_3_s2xlate;
  wire [15:0]      _GEN = {2'h0, entries_0_vmid};
  wire             hfencevHit_vmid_hit = _GEN == io_csr_hgatp_vmid;
  wire [7:0]       _GEN_0 =
    {{entries_0_pteidx_7},
     {entries_0_pteidx_6},
     {entries_0_pteidx_5},
     {entries_0_pteidx_4},
     {entries_0_pteidx_3},
     {entries_0_pteidx_2},
     {entries_0_pteidx_1},
     {entries_0_pteidx_0}};
  wire [7:0]       _GEN_1 =
    {{entries_0_valididx_7},
     {entries_0_valididx_6},
     {entries_0_valididx_5},
     {entries_0_valididx_4},
     {entries_0_valididx_3},
     {entries_0_valididx_2},
     {entries_0_valididx_1},
     {entries_0_valididx_0}};
  wire [15:0]      _GEN_2 = {2'h0, entries_1_vmid};
  wire             hfencevHit_vmid_hit_1 = _GEN_2 == io_csr_hgatp_vmid;
  wire [7:0]       _GEN_3 =
    {{entries_1_pteidx_7},
     {entries_1_pteidx_6},
     {entries_1_pteidx_5},
     {entries_1_pteidx_4},
     {entries_1_pteidx_3},
     {entries_1_pteidx_2},
     {entries_1_pteidx_1},
     {entries_1_pteidx_0}};
  wire [7:0]       _GEN_4 =
    {{entries_1_valididx_7},
     {entries_1_valididx_6},
     {entries_1_valididx_5},
     {entries_1_valididx_4},
     {entries_1_valididx_3},
     {entries_1_valididx_2},
     {entries_1_valididx_1},
     {entries_1_valididx_0}};
  wire [15:0]      _GEN_5 = {2'h0, entries_2_vmid};
  wire             hfencevHit_vmid_hit_2 = _GEN_5 == io_csr_hgatp_vmid;
  wire [7:0]       _GEN_6 =
    {{entries_2_pteidx_7},
     {entries_2_pteidx_6},
     {entries_2_pteidx_5},
     {entries_2_pteidx_4},
     {entries_2_pteidx_3},
     {entries_2_pteidx_2},
     {entries_2_pteidx_1},
     {entries_2_pteidx_0}};
  wire [7:0]       _GEN_7 =
    {{entries_2_valididx_7},
     {entries_2_valididx_6},
     {entries_2_valididx_5},
     {entries_2_valididx_4},
     {entries_2_valididx_3},
     {entries_2_valididx_2},
     {entries_2_valididx_1},
     {entries_2_valididx_0}};
  wire [15:0]      _GEN_8 = {2'h0, entries_3_vmid};
  wire             hfencevHit_vmid_hit_3 = _GEN_8 == io_csr_hgatp_vmid;
  wire [7:0]       _GEN_9 =
    {{entries_3_pteidx_7},
     {entries_3_pteidx_6},
     {entries_3_pteidx_5},
     {entries_3_pteidx_4},
     {entries_3_pteidx_3},
     {entries_3_pteidx_2},
     {entries_3_pteidx_1},
     {entries_3_pteidx_0}};
  wire [7:0]       _GEN_10 =
    {{entries_3_valididx_7},
     {entries_3_valididx_6},
     {entries_3_valididx_5},
     {entries_3_valididx_4},
     {entries_3_valididx_3},
     {entries_3_valididx_2},
     {entries_3_valididx_1},
     {entries_3_valididx_0}};
  reg              hitVecReg_0;
  reg              hitVecReg_1;
  reg              hitVecReg_2;
  reg              hitVecReg_3;
  reg              io_r_resp_0_valid_last_REG;
  reg  [37:0]      reqVpn;
  wire [7:0][2:0]  _GEN_11 =
    {{entries_0_ppn_low_7},
     {entries_0_ppn_low_6},
     {entries_0_ppn_low_5},
     {entries_0_ppn_low_4},
     {entries_0_ppn_low_3},
     {entries_0_ppn_low_2},
     {entries_0_ppn_low_1},
     {entries_0_ppn_low_0}};
  wire [7:0][2:0]  _GEN_12 =
    {{entries_1_ppn_low_7},
     {entries_1_ppn_low_6},
     {entries_1_ppn_low_5},
     {entries_1_ppn_low_4},
     {entries_1_ppn_low_3},
     {entries_1_ppn_low_2},
     {entries_1_ppn_low_1},
     {entries_1_ppn_low_0}};
  wire [7:0][2:0]  _GEN_13 =
    {{entries_2_ppn_low_7},
     {entries_2_ppn_low_6},
     {entries_2_ppn_low_5},
     {entries_2_ppn_low_4},
     {entries_2_ppn_low_3},
     {entries_2_ppn_low_2},
     {entries_2_ppn_low_1},
     {entries_2_ppn_low_0}};
  wire [7:0][2:0]  _GEN_14 =
    {{entries_3_ppn_low_7},
     {entries_3_ppn_low_6},
     {entries_3_ppn_low_5},
     {entries_3_ppn_low_4},
     {entries_3_ppn_low_3},
     {entries_3_ppn_low_2},
     {entries_3_ppn_low_1},
     {entries_3_ppn_low_0}};
  reg              hitVecReg_1_0;
  reg              hitVecReg_1_1;
  reg              hitVecReg_1_2;
  reg              hitVecReg_1_3;
  reg              io_r_resp_1_valid_last_REG;
  reg  [37:0]      reqVpn_1;
  wire             _GEN_15 = io_w_valid & io_w_bits_wayIdx == 2'h0;
  wire             _GEN_16 = io_w_valid & io_w_bits_wayIdx == 2'h1;
  wire             _GEN_17 = io_w_valid & io_w_bits_wayIdx == 2'h2;
  wire             _GEN_18 = io_w_valid & (&io_w_bits_wayIdx);
  reg  [1:0]       refill_wayIdx_reg;
  reg              last_REG;
  wire             sfenceHit_asid_hit = entries_0_asid == io_sfence_bits_id;
  wire             _GEN_19 = _GEN_0[io_sfence_bits_addr[14:12]];
  wire             _GEN_20 = _GEN_1[io_sfence_bits_addr[14:12]];
  wire             sfenceHit_asid_hit_1 = entries_1_asid == io_sfence_bits_id;
  wire             _GEN_21 = _GEN_3[io_sfence_bits_addr[14:12]];
  wire             _GEN_22 = _GEN_4[io_sfence_bits_addr[14:12]];
  wire             sfenceHit_asid_hit_2 = entries_2_asid == io_sfence_bits_id;
  wire             _GEN_23 = _GEN_6[io_sfence_bits_addr[14:12]];
  wire             _GEN_24 = _GEN_7[io_sfence_bits_addr[14:12]];
  wire             sfenceHit_asid_hit_3 = entries_3_asid == io_sfence_bits_id;
  wire             _GEN_25 = _GEN_9[io_sfence_bits_addr[14:12]];
  wire             _GEN_26 = _GEN_10[io_sfence_bits_addr[14:12]];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      v_0 <= 1'h0;
      v_1 <= 1'h0;
      v_2 <= 1'h0;
      v_3 <= 1'h0;
      io_r_resp_0_valid_last_REG <= 1'h0;
      reqVpn <= 38'h0;
      io_r_resp_1_valid_last_REG <= 1'h0;
      reqVpn_1 <= 38'h0;
      last_REG <= 1'h0;
    end
    else begin
      if (io_sfence_valid & io_sfence_bits_hg) begin
        if (io_sfence_bits_rs2) begin
          v_0 <= v_0 & ~(|entries_0_s2xlate);
          v_1 <= v_1 & ~(|entries_1_s2xlate);
          v_2 <= v_2 & ~(|entries_2_s2xlate);
          v_3 <= v_3 & ~(|entries_3_s2xlate);
        end
        else begin
          v_0 <= v_0 & ~((|entries_0_s2xlate) & _GEN == io_sfence_bits_id);
          v_1 <= v_1 & ~((|entries_1_s2xlate) & _GEN_2 == io_sfence_bits_id);
          v_2 <= v_2 & ~((|entries_2_s2xlate) & _GEN_5 == io_sfence_bits_id);
          v_3 <= v_3 & ~((|entries_3_s2xlate) & _GEN_8 == io_sfence_bits_id);
        end
      end
      else if (io_sfence_valid & io_sfence_bits_hv) begin
        if (io_sfence_bits_rs1) begin
          if (io_sfence_bits_rs2) begin
            v_0 <= v_0 & ~((|entries_0_s2xlate) & hfencevHit_vmid_hit);
            v_1 <= v_1 & ~((|entries_1_s2xlate) & hfencevHit_vmid_hit_1);
            v_2 <= v_2 & ~((|entries_2_s2xlate) & hfencevHit_vmid_hit_2);
            v_3 <= v_3 & ~((|entries_3_s2xlate) & hfencevHit_vmid_hit_3);
          end
          else begin
            v_0 <=
              v_0
              & ~(~entries_0_perm_g & (|entries_0_s2xlate) & sfenceHit_asid_hit
                  & hfencevHit_vmid_hit);
            v_1 <=
              v_1
              & ~(~entries_1_perm_g & (|entries_1_s2xlate) & sfenceHit_asid_hit_1
                  & hfencevHit_vmid_hit_1);
            v_2 <=
              v_2
              & ~(~entries_2_perm_g & (|entries_2_s2xlate) & sfenceHit_asid_hit_2
                  & hfencevHit_vmid_hit_2);
            v_3 <=
              v_3
              & ~(~entries_3_perm_g & (|entries_3_s2xlate) & sfenceHit_asid_hit_3
                  & hfencevHit_vmid_hit_3);
          end
        end
        else if (io_sfence_bits_rs2) begin
          v_0 <=
            v_0
            & ~((&{entries_0_tag[34:24] == io_sfence_bits_addr[49:39],
                   entries_0_tag[23:15] == io_sfence_bits_addr[38:30]
                     | (&entries_0_level),
                   entries_0_tag[14:6] == io_sfence_bits_addr[29:21] | entries_0_level[1],
                   (entries_0_n
                      ? entries_0_tag[5:1] == io_sfence_bits_addr[20:16]
                      : entries_0_tag[5:0] == io_sfence_bits_addr[20:15])
                     | (|entries_0_level)}) & _GEN_20 & hfencevHit_vmid_hit
                & (~(~(|entries_0_level) & ~entries_0_n) | _GEN_19));
          v_1 <=
            v_1
            & ~((&{entries_1_tag[34:24] == io_sfence_bits_addr[49:39],
                   entries_1_tag[23:15] == io_sfence_bits_addr[38:30]
                     | (&entries_1_level),
                   entries_1_tag[14:6] == io_sfence_bits_addr[29:21] | entries_1_level[1],
                   (entries_1_n
                      ? entries_1_tag[5:1] == io_sfence_bits_addr[20:16]
                      : entries_1_tag[5:0] == io_sfence_bits_addr[20:15])
                     | (|entries_1_level)}) & _GEN_22 & hfencevHit_vmid_hit_1
                & (~(~(|entries_1_level) & ~entries_1_n) | _GEN_21));
          v_2 <=
            v_2
            & ~((&{entries_2_tag[34:24] == io_sfence_bits_addr[49:39],
                   entries_2_tag[23:15] == io_sfence_bits_addr[38:30]
                     | (&entries_2_level),
                   entries_2_tag[14:6] == io_sfence_bits_addr[29:21] | entries_2_level[1],
                   (entries_2_n
                      ? entries_2_tag[5:1] == io_sfence_bits_addr[20:16]
                      : entries_2_tag[5:0] == io_sfence_bits_addr[20:15])
                     | (|entries_2_level)}) & _GEN_24 & hfencevHit_vmid_hit_2
                & (~(~(|entries_2_level) & ~entries_2_n) | _GEN_23));
          v_3 <=
            v_3
            & ~((&{entries_3_tag[34:24] == io_sfence_bits_addr[49:39],
                   entries_3_tag[23:15] == io_sfence_bits_addr[38:30]
                     | (&entries_3_level),
                   entries_3_tag[14:6] == io_sfence_bits_addr[29:21] | entries_3_level[1],
                   (entries_3_n
                      ? entries_3_tag[5:1] == io_sfence_bits_addr[20:16]
                      : entries_3_tag[5:0] == io_sfence_bits_addr[20:15])
                     | (|entries_3_level)}) & _GEN_26 & hfencevHit_vmid_hit_3
                & (~(~(|entries_3_level) & ~entries_3_n) | _GEN_25));
        end
        else begin
          v_0 <=
            v_0
            & ~(sfenceHit_asid_hit
                & (&{entries_0_tag[34:24] == io_sfence_bits_addr[49:39],
                     entries_0_tag[23:15] == io_sfence_bits_addr[38:30]
                       | (&entries_0_level),
                     entries_0_tag[14:6] == io_sfence_bits_addr[29:21]
                       | entries_0_level[1],
                     (entries_0_n
                        ? entries_0_tag[5:1] == io_sfence_bits_addr[20:16]
                        : entries_0_tag[5:0] == io_sfence_bits_addr[20:15])
                       | (|entries_0_level)}) & _GEN_20 & hfencevHit_vmid_hit
                & (~(~(|entries_0_level) & ~entries_0_n) | _GEN_19) & ~entries_0_perm_g);
          v_1 <=
            v_1
            & ~(sfenceHit_asid_hit_1
                & (&{entries_1_tag[34:24] == io_sfence_bits_addr[49:39],
                     entries_1_tag[23:15] == io_sfence_bits_addr[38:30]
                       | (&entries_1_level),
                     entries_1_tag[14:6] == io_sfence_bits_addr[29:21]
                       | entries_1_level[1],
                     (entries_1_n
                        ? entries_1_tag[5:1] == io_sfence_bits_addr[20:16]
                        : entries_1_tag[5:0] == io_sfence_bits_addr[20:15])
                       | (|entries_1_level)}) & _GEN_22 & hfencevHit_vmid_hit_1
                & (~(~(|entries_1_level) & ~entries_1_n) | _GEN_21) & ~entries_1_perm_g);
          v_2 <=
            v_2
            & ~(sfenceHit_asid_hit_2
                & (&{entries_2_tag[34:24] == io_sfence_bits_addr[49:39],
                     entries_2_tag[23:15] == io_sfence_bits_addr[38:30]
                       | (&entries_2_level),
                     entries_2_tag[14:6] == io_sfence_bits_addr[29:21]
                       | entries_2_level[1],
                     (entries_2_n
                        ? entries_2_tag[5:1] == io_sfence_bits_addr[20:16]
                        : entries_2_tag[5:0] == io_sfence_bits_addr[20:15])
                       | (|entries_2_level)}) & _GEN_24 & hfencevHit_vmid_hit_2
                & (~(~(|entries_2_level) & ~entries_2_n) | _GEN_23) & ~entries_2_perm_g);
          v_3 <=
            v_3
            & ~(sfenceHit_asid_hit_3
                & (&{entries_3_tag[34:24] == io_sfence_bits_addr[49:39],
                     entries_3_tag[23:15] == io_sfence_bits_addr[38:30]
                       | (&entries_3_level),
                     entries_3_tag[14:6] == io_sfence_bits_addr[29:21]
                       | entries_3_level[1],
                     (entries_3_n
                        ? entries_3_tag[5:1] == io_sfence_bits_addr[20:16]
                        : entries_3_tag[5:0] == io_sfence_bits_addr[20:15])
                       | (|entries_3_level)}) & _GEN_26 & hfencevHit_vmid_hit_3
                & (~(~(|entries_3_level) & ~entries_3_n) | _GEN_25) & ~entries_3_perm_g);
        end
      end
      else if (io_sfence_valid & ~io_sfence_bits_hg & ~io_sfence_bits_hv) begin
        if (io_sfence_bits_rs1) begin
          if (io_sfence_bits_rs2) begin
            v_0 <=
              v_0
              & ~(~io_csr_priv_virt & ~(|entries_0_s2xlate) | io_csr_priv_virt
                  & (|entries_0_s2xlate) & hfencevHit_vmid_hit);
            v_1 <=
              v_1
              & ~(~io_csr_priv_virt & ~(|entries_1_s2xlate) | io_csr_priv_virt
                  & (|entries_1_s2xlate) & hfencevHit_vmid_hit_1);
            v_2 <=
              v_2
              & ~(~io_csr_priv_virt & ~(|entries_2_s2xlate) | io_csr_priv_virt
                  & (|entries_2_s2xlate) & hfencevHit_vmid_hit_2);
            v_3 <=
              v_3
              & ~(~io_csr_priv_virt & ~(|entries_3_s2xlate) | io_csr_priv_virt
                  & (|entries_3_s2xlate) & hfencevHit_vmid_hit_3);
          end
          else begin
            v_0 <=
              v_0
              & ~(~entries_0_perm_g
                  & (~io_csr_priv_virt & ~(|entries_0_s2xlate) & sfenceHit_asid_hit
                     | io_csr_priv_virt & (|entries_0_s2xlate) & sfenceHit_asid_hit
                     & hfencevHit_vmid_hit));
            v_1 <=
              v_1
              & ~(~entries_1_perm_g
                  & (~io_csr_priv_virt & ~(|entries_1_s2xlate) & sfenceHit_asid_hit_1
                     | io_csr_priv_virt & (|entries_1_s2xlate) & sfenceHit_asid_hit_1
                     & hfencevHit_vmid_hit_1));
            v_2 <=
              v_2
              & ~(~entries_2_perm_g
                  & (~io_csr_priv_virt & ~(|entries_2_s2xlate) & sfenceHit_asid_hit_2
                     | io_csr_priv_virt & (|entries_2_s2xlate) & sfenceHit_asid_hit_2
                     & hfencevHit_vmid_hit_2));
            v_3 <=
              v_3
              & ~(~entries_3_perm_g
                  & (~io_csr_priv_virt & ~(|entries_3_s2xlate) & sfenceHit_asid_hit_3
                     | io_csr_priv_virt & (|entries_3_s2xlate) & sfenceHit_asid_hit_3
                     & hfencevHit_vmid_hit_3));
          end
        end
        else if (io_sfence_bits_rs2) begin
          v_0 <=
            v_0
            & ~((&{entries_0_tag[34:24] == io_sfence_bits_addr[49:39],
                   entries_0_tag[23:15] == io_sfence_bits_addr[38:30]
                     | (&entries_0_level),
                   entries_0_tag[14:6] == io_sfence_bits_addr[29:21] | entries_0_level[1],
                   (entries_0_n
                      ? entries_0_tag[5:1] == io_sfence_bits_addr[20:16]
                      : entries_0_tag[5:0] == io_sfence_bits_addr[20:15])
                     | (|entries_0_level)}) & _GEN_20
                & (~io_csr_priv_virt | hfencevHit_vmid_hit)
                & (~(io_csr_priv_virt & ~(|entries_0_level) & ~entries_0_n) | _GEN_19));
          v_1 <=
            v_1
            & ~((&{entries_1_tag[34:24] == io_sfence_bits_addr[49:39],
                   entries_1_tag[23:15] == io_sfence_bits_addr[38:30]
                     | (&entries_1_level),
                   entries_1_tag[14:6] == io_sfence_bits_addr[29:21] | entries_1_level[1],
                   (entries_1_n
                      ? entries_1_tag[5:1] == io_sfence_bits_addr[20:16]
                      : entries_1_tag[5:0] == io_sfence_bits_addr[20:15])
                     | (|entries_1_level)}) & _GEN_22
                & (~io_csr_priv_virt | hfencevHit_vmid_hit_1)
                & (~(io_csr_priv_virt & ~(|entries_1_level) & ~entries_1_n) | _GEN_21));
          v_2 <=
            v_2
            & ~((&{entries_2_tag[34:24] == io_sfence_bits_addr[49:39],
                   entries_2_tag[23:15] == io_sfence_bits_addr[38:30]
                     | (&entries_2_level),
                   entries_2_tag[14:6] == io_sfence_bits_addr[29:21] | entries_2_level[1],
                   (entries_2_n
                      ? entries_2_tag[5:1] == io_sfence_bits_addr[20:16]
                      : entries_2_tag[5:0] == io_sfence_bits_addr[20:15])
                     | (|entries_2_level)}) & _GEN_24
                & (~io_csr_priv_virt | hfencevHit_vmid_hit_2)
                & (~(io_csr_priv_virt & ~(|entries_2_level) & ~entries_2_n) | _GEN_23));
          v_3 <=
            v_3
            & ~((&{entries_3_tag[34:24] == io_sfence_bits_addr[49:39],
                   entries_3_tag[23:15] == io_sfence_bits_addr[38:30]
                     | (&entries_3_level),
                   entries_3_tag[14:6] == io_sfence_bits_addr[29:21] | entries_3_level[1],
                   (entries_3_n
                      ? entries_3_tag[5:1] == io_sfence_bits_addr[20:16]
                      : entries_3_tag[5:0] == io_sfence_bits_addr[20:15])
                     | (|entries_3_level)}) & _GEN_26
                & (~io_csr_priv_virt | hfencevHit_vmid_hit_3)
                & (~(io_csr_priv_virt & ~(|entries_3_level) & ~entries_3_n) | _GEN_25));
        end
        else begin
          v_0 <=
            v_0
            & ~(sfenceHit_asid_hit
                & (&{entries_0_tag[34:24] == io_sfence_bits_addr[49:39],
                     entries_0_tag[23:15] == io_sfence_bits_addr[38:30]
                       | (&entries_0_level),
                     entries_0_tag[14:6] == io_sfence_bits_addr[29:21]
                       | entries_0_level[1],
                     (entries_0_n
                        ? entries_0_tag[5:1] == io_sfence_bits_addr[20:16]
                        : entries_0_tag[5:0] == io_sfence_bits_addr[20:15])
                       | (|entries_0_level)}) & _GEN_20
                & (~io_csr_priv_virt | hfencevHit_vmid_hit)
                & (~(io_csr_priv_virt & ~(|entries_0_level) & ~entries_0_n) | _GEN_19)
                & ~entries_0_perm_g);
          v_1 <=
            v_1
            & ~(sfenceHit_asid_hit_1
                & (&{entries_1_tag[34:24] == io_sfence_bits_addr[49:39],
                     entries_1_tag[23:15] == io_sfence_bits_addr[38:30]
                       | (&entries_1_level),
                     entries_1_tag[14:6] == io_sfence_bits_addr[29:21]
                       | entries_1_level[1],
                     (entries_1_n
                        ? entries_1_tag[5:1] == io_sfence_bits_addr[20:16]
                        : entries_1_tag[5:0] == io_sfence_bits_addr[20:15])
                       | (|entries_1_level)}) & _GEN_22
                & (~io_csr_priv_virt | hfencevHit_vmid_hit_1)
                & (~(io_csr_priv_virt & ~(|entries_1_level) & ~entries_1_n) | _GEN_21)
                & ~entries_1_perm_g);
          v_2 <=
            v_2
            & ~(sfenceHit_asid_hit_2
                & (&{entries_2_tag[34:24] == io_sfence_bits_addr[49:39],
                     entries_2_tag[23:15] == io_sfence_bits_addr[38:30]
                       | (&entries_2_level),
                     entries_2_tag[14:6] == io_sfence_bits_addr[29:21]
                       | entries_2_level[1],
                     (entries_2_n
                        ? entries_2_tag[5:1] == io_sfence_bits_addr[20:16]
                        : entries_2_tag[5:0] == io_sfence_bits_addr[20:15])
                       | (|entries_2_level)}) & _GEN_24
                & (~io_csr_priv_virt | hfencevHit_vmid_hit_2)
                & (~(io_csr_priv_virt & ~(|entries_2_level) & ~entries_2_n) | _GEN_23)
                & ~entries_2_perm_g);
          v_3 <=
            v_3
            & ~(sfenceHit_asid_hit_3
                & (&{entries_3_tag[34:24] == io_sfence_bits_addr[49:39],
                     entries_3_tag[23:15] == io_sfence_bits_addr[38:30]
                       | (&entries_3_level),
                     entries_3_tag[14:6] == io_sfence_bits_addr[29:21]
                       | entries_3_level[1],
                     (entries_3_n
                        ? entries_3_tag[5:1] == io_sfence_bits_addr[20:16]
                        : entries_3_tag[5:0] == io_sfence_bits_addr[20:15])
                       | (|entries_3_level)}) & _GEN_26
                & (~io_csr_priv_virt | hfencevHit_vmid_hit_3)
                & (~(io_csr_priv_virt & ~(|entries_3_level) & ~entries_3_n) | _GEN_25)
                & ~entries_3_perm_g);
        end
      end
      else begin
        v_0 <= _GEN_15 | v_0;
        v_1 <= _GEN_16 | v_1;
        v_2 <= _GEN_17 | v_2;
        v_3 <= _GEN_18 | v_3;
      end
      io_r_resp_0_valid_last_REG <= io_r_req_0_valid;
      if (io_r_req_0_valid)
        reqVpn <= io_r_req_0_bits_vpn;
      io_r_resp_1_valid_last_REG <= io_r_req_1_valid;
      if (io_r_req_1_valid)
        reqVpn_1 <= io_r_req_1_bits_vpn;
      last_REG <= io_w_valid;
    end
  end // always @(posedge, posedge)
  wire [15:0]      hitVec_hit_x2 =
    (|io_r_req_0_bits_s2xlate) ? io_csr_vsatp_asid : io_csr_satp_asid;
  wire             _hitVec_hit_asid_hit_T_6 =
    (|io_r_req_0_bits_s2xlate) & io_r_req_0_bits_s2xlate == 2'h2;
  wire             _hitVec_hit_pteidx_hit_T_23 = io_r_req_0_bits_s2xlate != 2'h1;
  wire [15:0]      hitVec_hit_x2_4 =
    (|io_r_req_1_bits_s2xlate) ? io_csr_vsatp_asid : io_csr_satp_asid;
  wire             _hitVec_hit_asid_hit_T_14 =
    (|io_r_req_1_bits_s2xlate) & io_r_req_1_bits_s2xlate == 2'h2;
  wire             _hitVec_hit_pteidx_hit_T_51 = io_r_req_1_bits_s2xlate != 2'h1;
  wire [3:0]       _refill_mask_T_1 = 4'h1 << io_w_bits_wayIdx;
  wire             _inner_n_T = io_w_bits_data_s2xlate == 2'h2;
  wire [1:0]       inner_level =
    (|io_w_bits_data_s2xlate)
      ? ((&io_w_bits_data_s2xlate)
           ? (io_w_bits_data_s1_entry_level < io_w_bits_data_s2_entry_level
                ? io_w_bits_data_s1_entry_level
                : io_w_bits_data_s2_entry_level)
           : _inner_n_T ? io_w_bits_data_s2_entry_level : io_w_bits_data_s1_entry_level)
      : io_w_bits_data_s1_entry_level;
  wire             _entries_vmid_T = io_w_bits_data_s2xlate == 2'h2;
  wire [34:0]      _entries_tag_T_1 =
    _entries_vmid_T ? io_w_bits_data_s2_entry_tag[37:3] : io_w_bits_data_s1_entry_tag;
  wire [3:0][35:0] _GEN_27 =
    {{{io_w_bits_data_s2_entry_ppn[35:27], io_w_bits_data_s2_entry_tag[26:0]}},
     {{io_w_bits_data_s2_entry_ppn[35:18], io_w_bits_data_s2_entry_tag[17:0]}},
     {{io_w_bits_data_s2_entry_ppn[35:9], io_w_bits_data_s2_entry_tag[8:0]}},
     {io_w_bits_data_s2_entry_n
        ? {io_w_bits_data_s2_entry_ppn[35:4], io_w_bits_data_s2_entry_tag[3:0]}
        : io_w_bits_data_s2_entry_ppn[35:0]}};
  wire             _entries_ppn_T_1 = io_w_bits_data_s2xlate == 2'h1;
  wire [3:0][32:0] _GEN_28 =
    {{{io_w_bits_data_s2_entry_ppn[35:27], io_w_bits_data_s2_entry_tag[26:3]}},
     {{io_w_bits_data_s2_entry_ppn[35:18], io_w_bits_data_s2_entry_tag[17:3]}},
     {{io_w_bits_data_s2_entry_ppn[35:9], io_w_bits_data_s2_entry_tag[8:3]}},
     {io_w_bits_data_s2_entry_n
        ? {io_w_bits_data_s2_entry_ppn[35:4], io_w_bits_data_s2_entry_tag[3]}
        : io_w_bits_data_s2_entry_ppn[35:3]}};
  wire [32:0]      _entries_ppn_T_3 =
    ~(|io_w_bits_data_s2xlate) | _entries_ppn_T_1
      ? io_w_bits_data_s1_entry_ppn[32:0]
      : _GEN_28[io_w_bits_data_s2_entry_level];
  wire             _GEN_29 = ~(|io_w_bits_data_s2xlate) | _entries_ppn_T_1;
  wire [2:0]       _GEN_30 =
    _GEN_29 ? io_w_bits_data_s1_ppn_low_0 : _GEN_27[io_w_bits_data_s2_entry_level][2:0];
  wire [2:0]       _GEN_31 =
    _GEN_29 ? io_w_bits_data_s1_ppn_low_1 : _GEN_27[io_w_bits_data_s2_entry_level][2:0];
  wire [2:0]       _GEN_32 =
    _GEN_29 ? io_w_bits_data_s1_ppn_low_2 : _GEN_27[io_w_bits_data_s2_entry_level][2:0];
  wire [2:0]       _GEN_33 =
    _GEN_29 ? io_w_bits_data_s1_ppn_low_3 : _GEN_27[io_w_bits_data_s2_entry_level][2:0];
  wire [2:0]       _GEN_34 =
    _GEN_29 ? io_w_bits_data_s1_ppn_low_4 : _GEN_27[io_w_bits_data_s2_entry_level][2:0];
  wire [2:0]       _GEN_35 =
    _GEN_29 ? io_w_bits_data_s1_ppn_low_5 : _GEN_27[io_w_bits_data_s2_entry_level][2:0];
  wire [2:0]       _GEN_36 =
    _GEN_29 ? io_w_bits_data_s1_ppn_low_6 : _GEN_27[io_w_bits_data_s2_entry_level][2:0];
  wire [2:0]       _GEN_37 =
    _GEN_29 ? io_w_bits_data_s1_ppn_low_7 : _GEN_27[io_w_bits_data_s2_entry_level][2:0];
  wire             inner_n =
    (|io_w_bits_data_s2xlate)
      ? ((&io_w_bits_data_s2xlate)
           ? io_w_bits_data_s1_entry_n & (|io_w_bits_data_s2_entry_level)
             | io_w_bits_data_s2_entry_n & (|io_w_bits_data_s1_entry_level)
             | io_w_bits_data_s1_entry_n & io_w_bits_data_s2_entry_n
           : _inner_n_T ? io_w_bits_data_s2_entry_n : io_w_bits_data_s1_entry_n)
      : io_w_bits_data_s1_entry_n;
  wire             isSuperPage = (|inner_level) | inner_n;
  wire             _GEN_38 = io_w_bits_data_s2_entry_tag[2:0] == 3'h0;
  wire             _GEN_39 = io_w_bits_data_s2_entry_tag[2:0] == 3'h1;
  wire             _GEN_40 = io_w_bits_data_s2_entry_tag[2:0] == 3'h2;
  wire             _GEN_41 = io_w_bits_data_s2_entry_tag[2:0] == 3'h3;
  wire             _GEN_42 = io_w_bits_data_s2_entry_tag[2:0] == 3'h4;
  wire             _GEN_43 = io_w_bits_data_s2_entry_tag[2:0] == 3'h5;
  wire             _GEN_44 = io_w_bits_data_s2_entry_tag[2:0] == 3'h6;
  wire             _GEN_45 =
    isSuperPage | (_entries_vmid_T ? _GEN_38 : io_w_bits_data_s1_valididx_0);
  wire             _GEN_46 =
    isSuperPage | (_entries_vmid_T ? _GEN_39 : io_w_bits_data_s1_valididx_1);
  wire             _GEN_47 =
    isSuperPage | (_entries_vmid_T ? _GEN_40 : io_w_bits_data_s1_valididx_2);
  wire             _GEN_48 =
    isSuperPage | (_entries_vmid_T ? _GEN_41 : io_w_bits_data_s1_valididx_3);
  wire             _GEN_49 =
    isSuperPage | (_entries_vmid_T ? _GEN_42 : io_w_bits_data_s1_valididx_4);
  wire             _GEN_50 =
    isSuperPage | (_entries_vmid_T ? _GEN_43 : io_w_bits_data_s1_valididx_5);
  wire             _GEN_51 =
    isSuperPage | (_entries_vmid_T ? _GEN_44 : io_w_bits_data_s1_valididx_6);
  wire             _GEN_52 =
    isSuperPage
    | (_entries_vmid_T
         ? (&(io_w_bits_data_s2_entry_tag[2:0]))
         : io_w_bits_data_s1_valididx_7);
  wire             _GEN_53 = _entries_vmid_T ? _GEN_38 : io_w_bits_data_s1_pteidx_0;
  wire             _GEN_54 = _entries_vmid_T ? _GEN_39 : io_w_bits_data_s1_pteidx_1;
  wire             _GEN_55 = _entries_vmid_T ? _GEN_40 : io_w_bits_data_s1_pteidx_2;
  wire             _GEN_56 = _entries_vmid_T ? _GEN_41 : io_w_bits_data_s1_pteidx_3;
  wire             _GEN_57 = _entries_vmid_T ? _GEN_42 : io_w_bits_data_s1_pteidx_4;
  wire             _GEN_58 = _entries_vmid_T ? _GEN_43 : io_w_bits_data_s1_pteidx_5;
  wire             _GEN_59 = _entries_vmid_T ? _GEN_44 : io_w_bits_data_s1_pteidx_6;
  wire             _GEN_60 =
    _entries_vmid_T ? (&(io_w_bits_data_s2_entry_tag[2:0])) : io_w_bits_data_s1_pteidx_7;
  wire [13:0]      _entries_vmid_T_1 =
    _entries_vmid_T ? io_w_bits_data_s2_entry_vmid : io_w_bits_data_s1_entry_vmid;
  wire [3:0]       refill_mask = io_w_valid ? _refill_mask_T_1 : 4'h0;
  wire [3:0]       refill_mask_1 = io_w_valid ? _refill_mask_T_1 : 4'h0;
  always @(posedge clock) begin
    if (_GEN_15) begin
      entries_0_tag <= _entries_tag_T_1;
      entries_0_asid <= io_w_bits_data_s1_entry_asid;
      entries_0_level <= inner_level;
      entries_0_ppn <= _entries_ppn_T_3;
      entries_0_n <= inner_n;
      entries_0_pbmt <= io_w_bits_data_s1_entry_pbmt;
      entries_0_g_pbmt <= io_w_bits_data_s2_entry_pbmt;
      entries_0_perm_pf <= io_w_bits_data_s1_pf;
      entries_0_perm_af <= io_w_bits_data_s1_af;
      entries_0_perm_v <= io_w_bits_data_s1_entry_v;
      entries_0_perm_d <= io_w_bits_data_s1_entry_perm_d;
      entries_0_perm_a <= io_w_bits_data_s1_entry_perm_a;
      entries_0_perm_g <= io_w_bits_data_s1_entry_perm_g;
      entries_0_perm_u <= io_w_bits_data_s1_entry_perm_u;
      entries_0_perm_x <= io_w_bits_data_s1_entry_perm_x;
      entries_0_perm_w <= io_w_bits_data_s1_entry_perm_w;
      entries_0_perm_r <= io_w_bits_data_s1_entry_perm_r;
      entries_0_valididx_0 <= _GEN_45;
      entries_0_valididx_1 <= _GEN_46;
      entries_0_valididx_2 <= _GEN_47;
      entries_0_valididx_3 <= _GEN_48;
      entries_0_valididx_4 <= _GEN_49;
      entries_0_valididx_5 <= _GEN_50;
      entries_0_valididx_6 <= _GEN_51;
      entries_0_valididx_7 <= _GEN_52;
      entries_0_pteidx_0 <= _GEN_53;
      entries_0_pteidx_1 <= _GEN_54;
      entries_0_pteidx_2 <= _GEN_55;
      entries_0_pteidx_3 <= _GEN_56;
      entries_0_pteidx_4 <= _GEN_57;
      entries_0_pteidx_5 <= _GEN_58;
      entries_0_pteidx_6 <= _GEN_59;
      entries_0_pteidx_7 <= _GEN_60;
      entries_0_ppn_low_0 <= _GEN_30;
      entries_0_ppn_low_1 <= _GEN_31;
      entries_0_ppn_low_2 <= _GEN_32;
      entries_0_ppn_low_3 <= _GEN_33;
      entries_0_ppn_low_4 <= _GEN_34;
      entries_0_ppn_low_5 <= _GEN_35;
      entries_0_ppn_low_6 <= _GEN_36;
      entries_0_ppn_low_7 <= _GEN_37;
      entries_0_g_perm_pf <= io_w_bits_data_s2_gpf;
      entries_0_g_perm_af <= io_w_bits_data_s2_gaf;
      entries_0_g_perm_d <= io_w_bits_data_s2_entry_perm_d;
      entries_0_g_perm_a <= io_w_bits_data_s2_entry_perm_a;
      entries_0_g_perm_x <= io_w_bits_data_s2_entry_perm_x;
      entries_0_g_perm_w <= io_w_bits_data_s2_entry_perm_w;
      entries_0_g_perm_r <= io_w_bits_data_s2_entry_perm_r;
      entries_0_vmid <= _entries_vmid_T_1;
      entries_0_s2xlate <= io_w_bits_data_s2xlate;
    end
    if (_GEN_16) begin
      entries_1_tag <= _entries_tag_T_1;
      entries_1_asid <= io_w_bits_data_s1_entry_asid;
      entries_1_level <= inner_level;
      entries_1_ppn <= _entries_ppn_T_3;
      entries_1_n <= inner_n;
      entries_1_pbmt <= io_w_bits_data_s1_entry_pbmt;
      entries_1_g_pbmt <= io_w_bits_data_s2_entry_pbmt;
      entries_1_perm_pf <= io_w_bits_data_s1_pf;
      entries_1_perm_af <= io_w_bits_data_s1_af;
      entries_1_perm_v <= io_w_bits_data_s1_entry_v;
      entries_1_perm_d <= io_w_bits_data_s1_entry_perm_d;
      entries_1_perm_a <= io_w_bits_data_s1_entry_perm_a;
      entries_1_perm_g <= io_w_bits_data_s1_entry_perm_g;
      entries_1_perm_u <= io_w_bits_data_s1_entry_perm_u;
      entries_1_perm_x <= io_w_bits_data_s1_entry_perm_x;
      entries_1_perm_w <= io_w_bits_data_s1_entry_perm_w;
      entries_1_perm_r <= io_w_bits_data_s1_entry_perm_r;
      entries_1_valididx_0 <= _GEN_45;
      entries_1_valididx_1 <= _GEN_46;
      entries_1_valididx_2 <= _GEN_47;
      entries_1_valididx_3 <= _GEN_48;
      entries_1_valididx_4 <= _GEN_49;
      entries_1_valididx_5 <= _GEN_50;
      entries_1_valididx_6 <= _GEN_51;
      entries_1_valididx_7 <= _GEN_52;
      entries_1_pteidx_0 <= _GEN_53;
      entries_1_pteidx_1 <= _GEN_54;
      entries_1_pteidx_2 <= _GEN_55;
      entries_1_pteidx_3 <= _GEN_56;
      entries_1_pteidx_4 <= _GEN_57;
      entries_1_pteidx_5 <= _GEN_58;
      entries_1_pteidx_6 <= _GEN_59;
      entries_1_pteidx_7 <= _GEN_60;
      entries_1_ppn_low_0 <= _GEN_30;
      entries_1_ppn_low_1 <= _GEN_31;
      entries_1_ppn_low_2 <= _GEN_32;
      entries_1_ppn_low_3 <= _GEN_33;
      entries_1_ppn_low_4 <= _GEN_34;
      entries_1_ppn_low_5 <= _GEN_35;
      entries_1_ppn_low_6 <= _GEN_36;
      entries_1_ppn_low_7 <= _GEN_37;
      entries_1_g_perm_pf <= io_w_bits_data_s2_gpf;
      entries_1_g_perm_af <= io_w_bits_data_s2_gaf;
      entries_1_g_perm_d <= io_w_bits_data_s2_entry_perm_d;
      entries_1_g_perm_a <= io_w_bits_data_s2_entry_perm_a;
      entries_1_g_perm_x <= io_w_bits_data_s2_entry_perm_x;
      entries_1_g_perm_w <= io_w_bits_data_s2_entry_perm_w;
      entries_1_g_perm_r <= io_w_bits_data_s2_entry_perm_r;
      entries_1_vmid <= _entries_vmid_T_1;
      entries_1_s2xlate <= io_w_bits_data_s2xlate;
    end
    if (_GEN_17) begin
      entries_2_tag <= _entries_tag_T_1;
      entries_2_asid <= io_w_bits_data_s1_entry_asid;
      entries_2_level <= inner_level;
      entries_2_ppn <= _entries_ppn_T_3;
      entries_2_n <= inner_n;
      entries_2_pbmt <= io_w_bits_data_s1_entry_pbmt;
      entries_2_g_pbmt <= io_w_bits_data_s2_entry_pbmt;
      entries_2_perm_pf <= io_w_bits_data_s1_pf;
      entries_2_perm_af <= io_w_bits_data_s1_af;
      entries_2_perm_v <= io_w_bits_data_s1_entry_v;
      entries_2_perm_d <= io_w_bits_data_s1_entry_perm_d;
      entries_2_perm_a <= io_w_bits_data_s1_entry_perm_a;
      entries_2_perm_g <= io_w_bits_data_s1_entry_perm_g;
      entries_2_perm_u <= io_w_bits_data_s1_entry_perm_u;
      entries_2_perm_x <= io_w_bits_data_s1_entry_perm_x;
      entries_2_perm_w <= io_w_bits_data_s1_entry_perm_w;
      entries_2_perm_r <= io_w_bits_data_s1_entry_perm_r;
      entries_2_valididx_0 <= _GEN_45;
      entries_2_valididx_1 <= _GEN_46;
      entries_2_valididx_2 <= _GEN_47;
      entries_2_valididx_3 <= _GEN_48;
      entries_2_valididx_4 <= _GEN_49;
      entries_2_valididx_5 <= _GEN_50;
      entries_2_valididx_6 <= _GEN_51;
      entries_2_valididx_7 <= _GEN_52;
      entries_2_pteidx_0 <= _GEN_53;
      entries_2_pteidx_1 <= _GEN_54;
      entries_2_pteidx_2 <= _GEN_55;
      entries_2_pteidx_3 <= _GEN_56;
      entries_2_pteidx_4 <= _GEN_57;
      entries_2_pteidx_5 <= _GEN_58;
      entries_2_pteidx_6 <= _GEN_59;
      entries_2_pteidx_7 <= _GEN_60;
      entries_2_ppn_low_0 <= _GEN_30;
      entries_2_ppn_low_1 <= _GEN_31;
      entries_2_ppn_low_2 <= _GEN_32;
      entries_2_ppn_low_3 <= _GEN_33;
      entries_2_ppn_low_4 <= _GEN_34;
      entries_2_ppn_low_5 <= _GEN_35;
      entries_2_ppn_low_6 <= _GEN_36;
      entries_2_ppn_low_7 <= _GEN_37;
      entries_2_g_perm_pf <= io_w_bits_data_s2_gpf;
      entries_2_g_perm_af <= io_w_bits_data_s2_gaf;
      entries_2_g_perm_d <= io_w_bits_data_s2_entry_perm_d;
      entries_2_g_perm_a <= io_w_bits_data_s2_entry_perm_a;
      entries_2_g_perm_x <= io_w_bits_data_s2_entry_perm_x;
      entries_2_g_perm_w <= io_w_bits_data_s2_entry_perm_w;
      entries_2_g_perm_r <= io_w_bits_data_s2_entry_perm_r;
      entries_2_vmid <= _entries_vmid_T_1;
      entries_2_s2xlate <= io_w_bits_data_s2xlate;
    end
    if (_GEN_18) begin
      entries_3_tag <= _entries_tag_T_1;
      entries_3_asid <= io_w_bits_data_s1_entry_asid;
      entries_3_level <= inner_level;
      entries_3_ppn <= _entries_ppn_T_3;
      entries_3_n <= inner_n;
      entries_3_pbmt <= io_w_bits_data_s1_entry_pbmt;
      entries_3_g_pbmt <= io_w_bits_data_s2_entry_pbmt;
      entries_3_perm_pf <= io_w_bits_data_s1_pf;
      entries_3_perm_af <= io_w_bits_data_s1_af;
      entries_3_perm_v <= io_w_bits_data_s1_entry_v;
      entries_3_perm_d <= io_w_bits_data_s1_entry_perm_d;
      entries_3_perm_a <= io_w_bits_data_s1_entry_perm_a;
      entries_3_perm_g <= io_w_bits_data_s1_entry_perm_g;
      entries_3_perm_u <= io_w_bits_data_s1_entry_perm_u;
      entries_3_perm_x <= io_w_bits_data_s1_entry_perm_x;
      entries_3_perm_w <= io_w_bits_data_s1_entry_perm_w;
      entries_3_perm_r <= io_w_bits_data_s1_entry_perm_r;
      entries_3_valididx_0 <= _GEN_45;
      entries_3_valididx_1 <= _GEN_46;
      entries_3_valididx_2 <= _GEN_47;
      entries_3_valididx_3 <= _GEN_48;
      entries_3_valididx_4 <= _GEN_49;
      entries_3_valididx_5 <= _GEN_50;
      entries_3_valididx_6 <= _GEN_51;
      entries_3_valididx_7 <= _GEN_52;
      entries_3_pteidx_0 <= _GEN_53;
      entries_3_pteidx_1 <= _GEN_54;
      entries_3_pteidx_2 <= _GEN_55;
      entries_3_pteidx_3 <= _GEN_56;
      entries_3_pteidx_4 <= _GEN_57;
      entries_3_pteidx_5 <= _GEN_58;
      entries_3_pteidx_6 <= _GEN_59;
      entries_3_pteidx_7 <= _GEN_60;
      entries_3_ppn_low_0 <= _GEN_30;
      entries_3_ppn_low_1 <= _GEN_31;
      entries_3_ppn_low_2 <= _GEN_32;
      entries_3_ppn_low_3 <= _GEN_33;
      entries_3_ppn_low_4 <= _GEN_34;
      entries_3_ppn_low_5 <= _GEN_35;
      entries_3_ppn_low_6 <= _GEN_36;
      entries_3_ppn_low_7 <= _GEN_37;
      entries_3_g_perm_pf <= io_w_bits_data_s2_gpf;
      entries_3_g_perm_af <= io_w_bits_data_s2_gaf;
      entries_3_g_perm_d <= io_w_bits_data_s2_entry_perm_d;
      entries_3_g_perm_a <= io_w_bits_data_s2_entry_perm_a;
      entries_3_g_perm_x <= io_w_bits_data_s2_entry_perm_x;
      entries_3_g_perm_w <= io_w_bits_data_s2_entry_perm_w;
      entries_3_g_perm_r <= io_w_bits_data_s2_entry_perm_r;
      entries_3_vmid <= _entries_vmid_T_1;
      entries_3_s2xlate <= io_w_bits_data_s2xlate;
    end
    if (io_r_req_0_valid) begin
      hitVecReg_0 <=
        entries_0_s2xlate == io_r_req_0_bits_s2xlate
        & (_hitVec_hit_asid_hit_T_6 | entries_0_asid == hitVec_hit_x2)
        & (&{entries_0_tag[34:24] == io_r_req_0_bits_vpn[37:27],
             entries_0_tag[23:15] == io_r_req_0_bits_vpn[26:18] | (&entries_0_level),
             entries_0_tag[14:6] == io_r_req_0_bits_vpn[17:9] | entries_0_level[1],
             (entries_0_n
                ? entries_0_tag[5:1] == io_r_req_0_bits_vpn[8:4]
                : entries_0_tag[5:0] == io_r_req_0_bits_vpn[8:3]) | (|entries_0_level)})
        & _GEN_1[io_r_req_0_bits_vpn[2:0]]
        & (~(|io_r_req_0_bits_s2xlate) | hfencevHit_vmid_hit)
        & (~((|io_r_req_0_bits_s2xlate) & ~(|entries_0_level)
             & _hitVec_hit_pteidx_hit_T_23 & ~entries_0_n)
           | _GEN_0[io_r_req_0_bits_vpn[2:0]]) & v_0 & ~(refill_mask[0]);
      hitVecReg_1 <=
        entries_1_s2xlate == io_r_req_0_bits_s2xlate
        & (_hitVec_hit_asid_hit_T_6 | entries_1_asid == hitVec_hit_x2)
        & (&{entries_1_tag[34:24] == io_r_req_0_bits_vpn[37:27],
             entries_1_tag[23:15] == io_r_req_0_bits_vpn[26:18] | (&entries_1_level),
             entries_1_tag[14:6] == io_r_req_0_bits_vpn[17:9] | entries_1_level[1],
             (entries_1_n
                ? entries_1_tag[5:1] == io_r_req_0_bits_vpn[8:4]
                : entries_1_tag[5:0] == io_r_req_0_bits_vpn[8:3]) | (|entries_1_level)})
        & _GEN_4[io_r_req_0_bits_vpn[2:0]]
        & (~(|io_r_req_0_bits_s2xlate) | hfencevHit_vmid_hit_1)
        & (~((|io_r_req_0_bits_s2xlate) & ~(|entries_1_level)
             & _hitVec_hit_pteidx_hit_T_23 & ~entries_1_n)
           | _GEN_3[io_r_req_0_bits_vpn[2:0]]) & v_1 & ~(refill_mask[1]);
      hitVecReg_2 <=
        entries_2_s2xlate == io_r_req_0_bits_s2xlate
        & (_hitVec_hit_asid_hit_T_6 | entries_2_asid == hitVec_hit_x2)
        & (&{entries_2_tag[34:24] == io_r_req_0_bits_vpn[37:27],
             entries_2_tag[23:15] == io_r_req_0_bits_vpn[26:18] | (&entries_2_level),
             entries_2_tag[14:6] == io_r_req_0_bits_vpn[17:9] | entries_2_level[1],
             (entries_2_n
                ? entries_2_tag[5:1] == io_r_req_0_bits_vpn[8:4]
                : entries_2_tag[5:0] == io_r_req_0_bits_vpn[8:3]) | (|entries_2_level)})
        & _GEN_7[io_r_req_0_bits_vpn[2:0]]
        & (~(|io_r_req_0_bits_s2xlate) | hfencevHit_vmid_hit_2)
        & (~((|io_r_req_0_bits_s2xlate) & ~(|entries_2_level)
             & _hitVec_hit_pteidx_hit_T_23 & ~entries_2_n)
           | _GEN_6[io_r_req_0_bits_vpn[2:0]]) & v_2 & ~(refill_mask[2]);
      hitVecReg_3 <=
        entries_3_s2xlate == io_r_req_0_bits_s2xlate
        & (_hitVec_hit_asid_hit_T_6 | entries_3_asid == hitVec_hit_x2)
        & (&{entries_3_tag[34:24] == io_r_req_0_bits_vpn[37:27],
             entries_3_tag[23:15] == io_r_req_0_bits_vpn[26:18] | (&entries_3_level),
             entries_3_tag[14:6] == io_r_req_0_bits_vpn[17:9] | entries_3_level[1],
             (entries_3_n
                ? entries_3_tag[5:1] == io_r_req_0_bits_vpn[8:4]
                : entries_3_tag[5:0] == io_r_req_0_bits_vpn[8:3]) | (|entries_3_level)})
        & _GEN_10[io_r_req_0_bits_vpn[2:0]]
        & (~(|io_r_req_0_bits_s2xlate) | hfencevHit_vmid_hit_3)
        & (~((|io_r_req_0_bits_s2xlate) & ~(|entries_3_level)
             & _hitVec_hit_pteidx_hit_T_23 & ~entries_3_n)
           | _GEN_9[io_r_req_0_bits_vpn[2:0]]) & v_3 & ~(refill_mask[3]);
    end
    if (io_r_req_1_valid) begin
      hitVecReg_1_0 <=
        entries_0_s2xlate == io_r_req_1_bits_s2xlate
        & (_hitVec_hit_asid_hit_T_14 | entries_0_asid == hitVec_hit_x2_4)
        & (&{entries_0_tag[34:24] == io_r_req_1_bits_vpn[37:27],
             entries_0_tag[23:15] == io_r_req_1_bits_vpn[26:18] | (&entries_0_level),
             entries_0_tag[14:6] == io_r_req_1_bits_vpn[17:9] | entries_0_level[1],
             (entries_0_n
                ? entries_0_tag[5:1] == io_r_req_1_bits_vpn[8:4]
                : entries_0_tag[5:0] == io_r_req_1_bits_vpn[8:3]) | (|entries_0_level)})
        & _GEN_1[io_r_req_1_bits_vpn[2:0]]
        & (~(|io_r_req_1_bits_s2xlate) | hfencevHit_vmid_hit)
        & (~((|io_r_req_1_bits_s2xlate) & ~(|entries_0_level)
             & _hitVec_hit_pteidx_hit_T_51 & ~entries_0_n)
           | _GEN_0[io_r_req_1_bits_vpn[2:0]]) & v_0 & ~(refill_mask_1[0]);
      hitVecReg_1_1 <=
        entries_1_s2xlate == io_r_req_1_bits_s2xlate
        & (_hitVec_hit_asid_hit_T_14 | entries_1_asid == hitVec_hit_x2_4)
        & (&{entries_1_tag[34:24] == io_r_req_1_bits_vpn[37:27],
             entries_1_tag[23:15] == io_r_req_1_bits_vpn[26:18] | (&entries_1_level),
             entries_1_tag[14:6] == io_r_req_1_bits_vpn[17:9] | entries_1_level[1],
             (entries_1_n
                ? entries_1_tag[5:1] == io_r_req_1_bits_vpn[8:4]
                : entries_1_tag[5:0] == io_r_req_1_bits_vpn[8:3]) | (|entries_1_level)})
        & _GEN_4[io_r_req_1_bits_vpn[2:0]]
        & (~(|io_r_req_1_bits_s2xlate) | hfencevHit_vmid_hit_1)
        & (~((|io_r_req_1_bits_s2xlate) & ~(|entries_1_level)
             & _hitVec_hit_pteidx_hit_T_51 & ~entries_1_n)
           | _GEN_3[io_r_req_1_bits_vpn[2:0]]) & v_1 & ~(refill_mask_1[1]);
      hitVecReg_1_2 <=
        entries_2_s2xlate == io_r_req_1_bits_s2xlate
        & (_hitVec_hit_asid_hit_T_14 | entries_2_asid == hitVec_hit_x2_4)
        & (&{entries_2_tag[34:24] == io_r_req_1_bits_vpn[37:27],
             entries_2_tag[23:15] == io_r_req_1_bits_vpn[26:18] | (&entries_2_level),
             entries_2_tag[14:6] == io_r_req_1_bits_vpn[17:9] | entries_2_level[1],
             (entries_2_n
                ? entries_2_tag[5:1] == io_r_req_1_bits_vpn[8:4]
                : entries_2_tag[5:0] == io_r_req_1_bits_vpn[8:3]) | (|entries_2_level)})
        & _GEN_7[io_r_req_1_bits_vpn[2:0]]
        & (~(|io_r_req_1_bits_s2xlate) | hfencevHit_vmid_hit_2)
        & (~((|io_r_req_1_bits_s2xlate) & ~(|entries_2_level)
             & _hitVec_hit_pteidx_hit_T_51 & ~entries_2_n)
           | _GEN_6[io_r_req_1_bits_vpn[2:0]]) & v_2 & ~(refill_mask_1[2]);
      hitVecReg_1_3 <=
        entries_3_s2xlate == io_r_req_1_bits_s2xlate
        & (_hitVec_hit_asid_hit_T_14 | entries_3_asid == hitVec_hit_x2_4)
        & (&{entries_3_tag[34:24] == io_r_req_1_bits_vpn[37:27],
             entries_3_tag[23:15] == io_r_req_1_bits_vpn[26:18] | (&entries_3_level),
             entries_3_tag[14:6] == io_r_req_1_bits_vpn[17:9] | entries_3_level[1],
             (entries_3_n
                ? entries_3_tag[5:1] == io_r_req_1_bits_vpn[8:4]
                : entries_3_tag[5:0] == io_r_req_1_bits_vpn[8:3]) | (|entries_3_level)})
        & _GEN_10[io_r_req_1_bits_vpn[2:0]]
        & (~(|io_r_req_1_bits_s2xlate) | hfencevHit_vmid_hit_3)
        & (~((|io_r_req_1_bits_s2xlate) & ~(|entries_3_level)
             & _hitVec_hit_pteidx_hit_T_51 & ~entries_3_n)
           | _GEN_9[io_r_req_1_bits_vpn[2:0]]) & v_3 & ~(refill_mask_1[3]);
    end
    if (io_w_valid)
      refill_wayIdx_reg <= io_w_bits_wayIdx;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:27];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h1C; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        v_0 = _RANDOM[5'h0][0];
        v_1 = _RANDOM[5'h0][1];
        v_2 = _RANDOM[5'h0][2];
        v_3 = _RANDOM[5'h0][3];
        entries_0_tag = {_RANDOM[5'h0][31:4], _RANDOM[5'h1][6:0]};
        entries_0_asid = _RANDOM[5'h1][22:7];
        entries_0_level = _RANDOM[5'h1][24:23];
        entries_0_ppn = {_RANDOM[5'h1][31:25], _RANDOM[5'h2][25:0]};
        entries_0_n = _RANDOM[5'h2][26];
        entries_0_pbmt = _RANDOM[5'h2][28:27];
        entries_0_g_pbmt = _RANDOM[5'h2][30:29];
        entries_0_perm_pf = _RANDOM[5'h2][31];
        entries_0_perm_af = _RANDOM[5'h3][0];
        entries_0_perm_v = _RANDOM[5'h3][1];
        entries_0_perm_d = _RANDOM[5'h3][2];
        entries_0_perm_a = _RANDOM[5'h3][3];
        entries_0_perm_g = _RANDOM[5'h3][4];
        entries_0_perm_u = _RANDOM[5'h3][5];
        entries_0_perm_x = _RANDOM[5'h3][6];
        entries_0_perm_w = _RANDOM[5'h3][7];
        entries_0_perm_r = _RANDOM[5'h3][8];
        entries_0_valididx_0 = _RANDOM[5'h3][9];
        entries_0_valididx_1 = _RANDOM[5'h3][10];
        entries_0_valididx_2 = _RANDOM[5'h3][11];
        entries_0_valididx_3 = _RANDOM[5'h3][12];
        entries_0_valididx_4 = _RANDOM[5'h3][13];
        entries_0_valididx_5 = _RANDOM[5'h3][14];
        entries_0_valididx_6 = _RANDOM[5'h3][15];
        entries_0_valididx_7 = _RANDOM[5'h3][16];
        entries_0_pteidx_0 = _RANDOM[5'h3][17];
        entries_0_pteidx_1 = _RANDOM[5'h3][18];
        entries_0_pteidx_2 = _RANDOM[5'h3][19];
        entries_0_pteidx_3 = _RANDOM[5'h3][20];
        entries_0_pteidx_4 = _RANDOM[5'h3][21];
        entries_0_pteidx_5 = _RANDOM[5'h3][22];
        entries_0_pteidx_6 = _RANDOM[5'h3][23];
        entries_0_pteidx_7 = _RANDOM[5'h3][24];
        entries_0_ppn_low_0 = _RANDOM[5'h3][27:25];
        entries_0_ppn_low_1 = _RANDOM[5'h3][30:28];
        entries_0_ppn_low_2 = {_RANDOM[5'h3][31], _RANDOM[5'h4][1:0]};
        entries_0_ppn_low_3 = _RANDOM[5'h4][4:2];
        entries_0_ppn_low_4 = _RANDOM[5'h4][7:5];
        entries_0_ppn_low_5 = _RANDOM[5'h4][10:8];
        entries_0_ppn_low_6 = _RANDOM[5'h4][13:11];
        entries_0_ppn_low_7 = _RANDOM[5'h4][16:14];
        entries_0_g_perm_pf = _RANDOM[5'h4][17];
        entries_0_g_perm_af = _RANDOM[5'h4][18];
        entries_0_g_perm_d = _RANDOM[5'h4][20];
        entries_0_g_perm_a = _RANDOM[5'h4][21];
        entries_0_g_perm_x = _RANDOM[5'h4][24];
        entries_0_g_perm_w = _RANDOM[5'h4][25];
        entries_0_g_perm_r = _RANDOM[5'h4][26];
        entries_0_vmid = {_RANDOM[5'h4][31:27], _RANDOM[5'h5][8:0]};
        entries_0_s2xlate = _RANDOM[5'h5][10:9];
        entries_1_tag = {_RANDOM[5'h5][31:11], _RANDOM[5'h6][13:0]};
        entries_1_asid = _RANDOM[5'h6][29:14];
        entries_1_level = _RANDOM[5'h6][31:30];
        entries_1_ppn = {_RANDOM[5'h7], _RANDOM[5'h8][0]};
        entries_1_n = _RANDOM[5'h8][1];
        entries_1_pbmt = _RANDOM[5'h8][3:2];
        entries_1_g_pbmt = _RANDOM[5'h8][5:4];
        entries_1_perm_pf = _RANDOM[5'h8][6];
        entries_1_perm_af = _RANDOM[5'h8][7];
        entries_1_perm_v = _RANDOM[5'h8][8];
        entries_1_perm_d = _RANDOM[5'h8][9];
        entries_1_perm_a = _RANDOM[5'h8][10];
        entries_1_perm_g = _RANDOM[5'h8][11];
        entries_1_perm_u = _RANDOM[5'h8][12];
        entries_1_perm_x = _RANDOM[5'h8][13];
        entries_1_perm_w = _RANDOM[5'h8][14];
        entries_1_perm_r = _RANDOM[5'h8][15];
        entries_1_valididx_0 = _RANDOM[5'h8][16];
        entries_1_valididx_1 = _RANDOM[5'h8][17];
        entries_1_valididx_2 = _RANDOM[5'h8][18];
        entries_1_valididx_3 = _RANDOM[5'h8][19];
        entries_1_valididx_4 = _RANDOM[5'h8][20];
        entries_1_valididx_5 = _RANDOM[5'h8][21];
        entries_1_valididx_6 = _RANDOM[5'h8][22];
        entries_1_valididx_7 = _RANDOM[5'h8][23];
        entries_1_pteidx_0 = _RANDOM[5'h8][24];
        entries_1_pteidx_1 = _RANDOM[5'h8][25];
        entries_1_pteidx_2 = _RANDOM[5'h8][26];
        entries_1_pteidx_3 = _RANDOM[5'h8][27];
        entries_1_pteidx_4 = _RANDOM[5'h8][28];
        entries_1_pteidx_5 = _RANDOM[5'h8][29];
        entries_1_pteidx_6 = _RANDOM[5'h8][30];
        entries_1_pteidx_7 = _RANDOM[5'h8][31];
        entries_1_ppn_low_0 = _RANDOM[5'h9][2:0];
        entries_1_ppn_low_1 = _RANDOM[5'h9][5:3];
        entries_1_ppn_low_2 = _RANDOM[5'h9][8:6];
        entries_1_ppn_low_3 = _RANDOM[5'h9][11:9];
        entries_1_ppn_low_4 = _RANDOM[5'h9][14:12];
        entries_1_ppn_low_5 = _RANDOM[5'h9][17:15];
        entries_1_ppn_low_6 = _RANDOM[5'h9][20:18];
        entries_1_ppn_low_7 = _RANDOM[5'h9][23:21];
        entries_1_g_perm_pf = _RANDOM[5'h9][24];
        entries_1_g_perm_af = _RANDOM[5'h9][25];
        entries_1_g_perm_d = _RANDOM[5'h9][27];
        entries_1_g_perm_a = _RANDOM[5'h9][28];
        entries_1_g_perm_x = _RANDOM[5'h9][31];
        entries_1_g_perm_w = _RANDOM[5'hA][0];
        entries_1_g_perm_r = _RANDOM[5'hA][1];
        entries_1_vmid = _RANDOM[5'hA][15:2];
        entries_1_s2xlate = _RANDOM[5'hA][17:16];
        entries_2_tag = {_RANDOM[5'hA][31:18], _RANDOM[5'hB][20:0]};
        entries_2_asid = {_RANDOM[5'hB][31:21], _RANDOM[5'hC][4:0]};
        entries_2_level = _RANDOM[5'hC][6:5];
        entries_2_ppn = {_RANDOM[5'hC][31:7], _RANDOM[5'hD][7:0]};
        entries_2_n = _RANDOM[5'hD][8];
        entries_2_pbmt = _RANDOM[5'hD][10:9];
        entries_2_g_pbmt = _RANDOM[5'hD][12:11];
        entries_2_perm_pf = _RANDOM[5'hD][13];
        entries_2_perm_af = _RANDOM[5'hD][14];
        entries_2_perm_v = _RANDOM[5'hD][15];
        entries_2_perm_d = _RANDOM[5'hD][16];
        entries_2_perm_a = _RANDOM[5'hD][17];
        entries_2_perm_g = _RANDOM[5'hD][18];
        entries_2_perm_u = _RANDOM[5'hD][19];
        entries_2_perm_x = _RANDOM[5'hD][20];
        entries_2_perm_w = _RANDOM[5'hD][21];
        entries_2_perm_r = _RANDOM[5'hD][22];
        entries_2_valididx_0 = _RANDOM[5'hD][23];
        entries_2_valididx_1 = _RANDOM[5'hD][24];
        entries_2_valididx_2 = _RANDOM[5'hD][25];
        entries_2_valididx_3 = _RANDOM[5'hD][26];
        entries_2_valididx_4 = _RANDOM[5'hD][27];
        entries_2_valididx_5 = _RANDOM[5'hD][28];
        entries_2_valididx_6 = _RANDOM[5'hD][29];
        entries_2_valididx_7 = _RANDOM[5'hD][30];
        entries_2_pteidx_0 = _RANDOM[5'hD][31];
        entries_2_pteidx_1 = _RANDOM[5'hE][0];
        entries_2_pteidx_2 = _RANDOM[5'hE][1];
        entries_2_pteidx_3 = _RANDOM[5'hE][2];
        entries_2_pteidx_4 = _RANDOM[5'hE][3];
        entries_2_pteidx_5 = _RANDOM[5'hE][4];
        entries_2_pteidx_6 = _RANDOM[5'hE][5];
        entries_2_pteidx_7 = _RANDOM[5'hE][6];
        entries_2_ppn_low_0 = _RANDOM[5'hE][9:7];
        entries_2_ppn_low_1 = _RANDOM[5'hE][12:10];
        entries_2_ppn_low_2 = _RANDOM[5'hE][15:13];
        entries_2_ppn_low_3 = _RANDOM[5'hE][18:16];
        entries_2_ppn_low_4 = _RANDOM[5'hE][21:19];
        entries_2_ppn_low_5 = _RANDOM[5'hE][24:22];
        entries_2_ppn_low_6 = _RANDOM[5'hE][27:25];
        entries_2_ppn_low_7 = _RANDOM[5'hE][30:28];
        entries_2_g_perm_pf = _RANDOM[5'hE][31];
        entries_2_g_perm_af = _RANDOM[5'hF][0];
        entries_2_g_perm_d = _RANDOM[5'hF][2];
        entries_2_g_perm_a = _RANDOM[5'hF][3];
        entries_2_g_perm_x = _RANDOM[5'hF][6];
        entries_2_g_perm_w = _RANDOM[5'hF][7];
        entries_2_g_perm_r = _RANDOM[5'hF][8];
        entries_2_vmid = _RANDOM[5'hF][22:9];
        entries_2_s2xlate = _RANDOM[5'hF][24:23];
        entries_3_tag = {_RANDOM[5'hF][31:25], _RANDOM[5'h10][27:0]};
        entries_3_asid = {_RANDOM[5'h10][31:28], _RANDOM[5'h11][11:0]};
        entries_3_level = _RANDOM[5'h11][13:12];
        entries_3_ppn = {_RANDOM[5'h11][31:14], _RANDOM[5'h12][14:0]};
        entries_3_n = _RANDOM[5'h12][15];
        entries_3_pbmt = _RANDOM[5'h12][17:16];
        entries_3_g_pbmt = _RANDOM[5'h12][19:18];
        entries_3_perm_pf = _RANDOM[5'h12][20];
        entries_3_perm_af = _RANDOM[5'h12][21];
        entries_3_perm_v = _RANDOM[5'h12][22];
        entries_3_perm_d = _RANDOM[5'h12][23];
        entries_3_perm_a = _RANDOM[5'h12][24];
        entries_3_perm_g = _RANDOM[5'h12][25];
        entries_3_perm_u = _RANDOM[5'h12][26];
        entries_3_perm_x = _RANDOM[5'h12][27];
        entries_3_perm_w = _RANDOM[5'h12][28];
        entries_3_perm_r = _RANDOM[5'h12][29];
        entries_3_valididx_0 = _RANDOM[5'h12][30];
        entries_3_valididx_1 = _RANDOM[5'h12][31];
        entries_3_valididx_2 = _RANDOM[5'h13][0];
        entries_3_valididx_3 = _RANDOM[5'h13][1];
        entries_3_valididx_4 = _RANDOM[5'h13][2];
        entries_3_valididx_5 = _RANDOM[5'h13][3];
        entries_3_valididx_6 = _RANDOM[5'h13][4];
        entries_3_valididx_7 = _RANDOM[5'h13][5];
        entries_3_pteidx_0 = _RANDOM[5'h13][6];
        entries_3_pteidx_1 = _RANDOM[5'h13][7];
        entries_3_pteidx_2 = _RANDOM[5'h13][8];
        entries_3_pteidx_3 = _RANDOM[5'h13][9];
        entries_3_pteidx_4 = _RANDOM[5'h13][10];
        entries_3_pteidx_5 = _RANDOM[5'h13][11];
        entries_3_pteidx_6 = _RANDOM[5'h13][12];
        entries_3_pteidx_7 = _RANDOM[5'h13][13];
        entries_3_ppn_low_0 = _RANDOM[5'h13][16:14];
        entries_3_ppn_low_1 = _RANDOM[5'h13][19:17];
        entries_3_ppn_low_2 = _RANDOM[5'h13][22:20];
        entries_3_ppn_low_3 = _RANDOM[5'h13][25:23];
        entries_3_ppn_low_4 = _RANDOM[5'h13][28:26];
        entries_3_ppn_low_5 = _RANDOM[5'h13][31:29];
        entries_3_ppn_low_6 = _RANDOM[5'h14][2:0];
        entries_3_ppn_low_7 = _RANDOM[5'h14][5:3];
        entries_3_g_perm_pf = _RANDOM[5'h14][6];
        entries_3_g_perm_af = _RANDOM[5'h14][7];
        entries_3_g_perm_d = _RANDOM[5'h14][9];
        entries_3_g_perm_a = _RANDOM[5'h14][10];
        entries_3_g_perm_x = _RANDOM[5'h14][13];
        entries_3_g_perm_w = _RANDOM[5'h14][14];
        entries_3_g_perm_r = _RANDOM[5'h14][15];
        entries_3_vmid = _RANDOM[5'h14][29:16];
        entries_3_s2xlate = _RANDOM[5'h14][31:30];
        hitVecReg_0 = _RANDOM[5'h16][6];
        hitVecReg_1 = _RANDOM[5'h16][7];
        hitVecReg_2 = _RANDOM[5'h16][8];
        hitVecReg_3 = _RANDOM[5'h16][9];
        io_r_resp_0_valid_last_REG = _RANDOM[5'h16][10];
        reqVpn = {_RANDOM[5'h16][31:11], _RANDOM[5'h17][16:0]};
        hitVecReg_1_0 = _RANDOM[5'h18][23];
        hitVecReg_1_1 = _RANDOM[5'h18][24];
        hitVecReg_1_2 = _RANDOM[5'h18][25];
        hitVecReg_1_3 = _RANDOM[5'h18][26];
        io_r_resp_1_valid_last_REG = _RANDOM[5'h18][27];
        reqVpn_1 = {_RANDOM[5'h18][31:28], _RANDOM[5'h19], _RANDOM[5'h1A][1:0]};
        refill_wayIdx_reg = _RANDOM[5'h1B][6:5];
        last_REG = _RANDOM[5'h1B][7];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        v_0 = 1'h0;
        v_1 = 1'h0;
        v_2 = 1'h0;
        v_3 = 1'h0;
        io_r_resp_0_valid_last_REG = 1'h0;
        reqVpn = 38'h0;
        io_r_resp_1_valid_last_REG = 1'h0;
        reqVpn_1 = 38'h0;
        last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_r_resp_0_bits_hit = |{hitVecReg_0, hitVecReg_1, hitVecReg_2, hitVecReg_3};
  assign io_r_resp_0_bits_ppn_0 =
    (hitVecReg_0
       ? {entries_0_ppn[32:24],
          (&entries_0_level) ? reqVpn[26:18] : entries_0_ppn[23:15],
          entries_0_level[1] ? reqVpn[17:9] : entries_0_ppn[14:6],
          (|entries_0_level)
            ? reqVpn[8:0]
            : entries_0_n
                ? {entries_0_ppn[5:1], reqVpn[3:0]}
                : {entries_0_ppn[5:0], _GEN_11[reqVpn[2:0]]}}
       : 36'h0)
    | (hitVecReg_1
         ? {entries_1_ppn[32:24],
            (&entries_1_level) ? reqVpn[26:18] : entries_1_ppn[23:15],
            entries_1_level[1] ? reqVpn[17:9] : entries_1_ppn[14:6],
            (|entries_1_level)
              ? reqVpn[8:0]
              : entries_1_n
                  ? {entries_1_ppn[5:1], reqVpn[3:0]}
                  : {entries_1_ppn[5:0], _GEN_12[reqVpn[2:0]]}}
         : 36'h0)
    | (hitVecReg_2
         ? {entries_2_ppn[32:24],
            (&entries_2_level) ? reqVpn[26:18] : entries_2_ppn[23:15],
            entries_2_level[1] ? reqVpn[17:9] : entries_2_ppn[14:6],
            (|entries_2_level)
              ? reqVpn[8:0]
              : entries_2_n
                  ? {entries_2_ppn[5:1], reqVpn[3:0]}
                  : {entries_2_ppn[5:0], _GEN_13[reqVpn[2:0]]}}
         : 36'h0)
    | (hitVecReg_3
         ? {entries_3_ppn[32:24],
            (&entries_3_level) ? reqVpn[26:18] : entries_3_ppn[23:15],
            entries_3_level[1] ? reqVpn[17:9] : entries_3_ppn[14:6],
            (|entries_3_level)
              ? reqVpn[8:0]
              : entries_3_n
                  ? {entries_3_ppn[5:1], reqVpn[3:0]}
                  : {entries_3_ppn[5:0], _GEN_14[reqVpn[2:0]]}}
         : 36'h0);
  assign io_r_resp_0_bits_pbmt_0 =
    (hitVecReg_0 ? entries_0_pbmt : 2'h0) | (hitVecReg_1 ? entries_1_pbmt : 2'h0)
    | (hitVecReg_2 ? entries_2_pbmt : 2'h0) | (hitVecReg_3 ? entries_3_pbmt : 2'h0);
  assign io_r_resp_0_bits_g_pbmt_0 =
    (hitVecReg_0 ? entries_0_g_pbmt : 2'h0) | (hitVecReg_1 ? entries_1_g_pbmt : 2'h0)
    | (hitVecReg_2 ? entries_2_g_pbmt : 2'h0) | (hitVecReg_3 ? entries_3_g_pbmt : 2'h0);
  assign io_r_resp_0_bits_perm_0_pf =
    hitVecReg_0 & entries_0_perm_pf | hitVecReg_1 & entries_1_perm_pf | hitVecReg_2
    & entries_2_perm_pf | hitVecReg_3 & entries_3_perm_pf;
  assign io_r_resp_0_bits_perm_0_af =
    hitVecReg_0 & entries_0_perm_af | hitVecReg_1 & entries_1_perm_af | hitVecReg_2
    & entries_2_perm_af | hitVecReg_3 & entries_3_perm_af;
  assign io_r_resp_0_bits_perm_0_v =
    hitVecReg_0 & entries_0_perm_v | hitVecReg_1 & entries_1_perm_v | hitVecReg_2
    & entries_2_perm_v | hitVecReg_3 & entries_3_perm_v;
  assign io_r_resp_0_bits_perm_0_d =
    hitVecReg_0 & entries_0_perm_d | hitVecReg_1 & entries_1_perm_d | hitVecReg_2
    & entries_2_perm_d | hitVecReg_3 & entries_3_perm_d;
  assign io_r_resp_0_bits_perm_0_a =
    hitVecReg_0 & entries_0_perm_a | hitVecReg_1 & entries_1_perm_a | hitVecReg_2
    & entries_2_perm_a | hitVecReg_3 & entries_3_perm_a;
  assign io_r_resp_0_bits_perm_0_u =
    hitVecReg_0 & entries_0_perm_u | hitVecReg_1 & entries_1_perm_u | hitVecReg_2
    & entries_2_perm_u | hitVecReg_3 & entries_3_perm_u;
  assign io_r_resp_0_bits_perm_0_x =
    hitVecReg_0 & entries_0_perm_x | hitVecReg_1 & entries_1_perm_x | hitVecReg_2
    & entries_2_perm_x | hitVecReg_3 & entries_3_perm_x;
  assign io_r_resp_0_bits_perm_0_w =
    hitVecReg_0 & entries_0_perm_w | hitVecReg_1 & entries_1_perm_w | hitVecReg_2
    & entries_2_perm_w | hitVecReg_3 & entries_3_perm_w;
  assign io_r_resp_0_bits_perm_0_r =
    hitVecReg_0 & entries_0_perm_r | hitVecReg_1 & entries_1_perm_r | hitVecReg_2
    & entries_2_perm_r | hitVecReg_3 & entries_3_perm_r;
  assign io_r_resp_0_bits_g_perm_0_pf =
    hitVecReg_0 & entries_0_g_perm_pf | hitVecReg_1 & entries_1_g_perm_pf | hitVecReg_2
    & entries_2_g_perm_pf | hitVecReg_3 & entries_3_g_perm_pf;
  assign io_r_resp_0_bits_g_perm_0_af =
    hitVecReg_0 & entries_0_g_perm_af | hitVecReg_1 & entries_1_g_perm_af | hitVecReg_2
    & entries_2_g_perm_af | hitVecReg_3 & entries_3_g_perm_af;
  assign io_r_resp_0_bits_g_perm_0_d =
    hitVecReg_0 & entries_0_g_perm_d | hitVecReg_1 & entries_1_g_perm_d | hitVecReg_2
    & entries_2_g_perm_d | hitVecReg_3 & entries_3_g_perm_d;
  assign io_r_resp_0_bits_g_perm_0_a =
    hitVecReg_0 & entries_0_g_perm_a | hitVecReg_1 & entries_1_g_perm_a | hitVecReg_2
    & entries_2_g_perm_a | hitVecReg_3 & entries_3_g_perm_a;
  assign io_r_resp_0_bits_g_perm_0_x =
    hitVecReg_0 & entries_0_g_perm_x | hitVecReg_1 & entries_1_g_perm_x | hitVecReg_2
    & entries_2_g_perm_x | hitVecReg_3 & entries_3_g_perm_x;
  assign io_r_resp_0_bits_g_perm_0_w =
    hitVecReg_0 & entries_0_g_perm_w | hitVecReg_1 & entries_1_g_perm_w | hitVecReg_2
    & entries_2_g_perm_w | hitVecReg_3 & entries_3_g_perm_w;
  assign io_r_resp_0_bits_g_perm_0_r =
    hitVecReg_0 & entries_0_g_perm_r | hitVecReg_1 & entries_1_g_perm_r | hitVecReg_2
    & entries_2_g_perm_r | hitVecReg_3 & entries_3_g_perm_r;
  assign io_r_resp_0_bits_s2xlate_0 =
    (hitVecReg_0 ? entries_0_s2xlate : 2'h0) | (hitVecReg_1 ? entries_1_s2xlate : 2'h0)
    | (hitVecReg_2 ? entries_2_s2xlate : 2'h0) | (hitVecReg_3 ? entries_3_s2xlate : 2'h0);
  assign io_r_resp_1_bits_hit =
    |{hitVecReg_1_0, hitVecReg_1_1, hitVecReg_1_2, hitVecReg_1_3};
  assign io_r_resp_1_bits_ppn_0 =
    (hitVecReg_1_0
       ? {entries_0_ppn[32:24],
          (&entries_0_level) ? reqVpn_1[26:18] : entries_0_ppn[23:15],
          entries_0_level[1] ? reqVpn_1[17:9] : entries_0_ppn[14:6],
          (|entries_0_level)
            ? reqVpn_1[8:0]
            : entries_0_n
                ? {entries_0_ppn[5:1], reqVpn_1[3:0]}
                : {entries_0_ppn[5:0], _GEN_11[reqVpn_1[2:0]]}}
       : 36'h0)
    | (hitVecReg_1_1
         ? {entries_1_ppn[32:24],
            (&entries_1_level) ? reqVpn_1[26:18] : entries_1_ppn[23:15],
            entries_1_level[1] ? reqVpn_1[17:9] : entries_1_ppn[14:6],
            (|entries_1_level)
              ? reqVpn_1[8:0]
              : entries_1_n
                  ? {entries_1_ppn[5:1], reqVpn_1[3:0]}
                  : {entries_1_ppn[5:0], _GEN_12[reqVpn_1[2:0]]}}
         : 36'h0)
    | (hitVecReg_1_2
         ? {entries_2_ppn[32:24],
            (&entries_2_level) ? reqVpn_1[26:18] : entries_2_ppn[23:15],
            entries_2_level[1] ? reqVpn_1[17:9] : entries_2_ppn[14:6],
            (|entries_2_level)
              ? reqVpn_1[8:0]
              : entries_2_n
                  ? {entries_2_ppn[5:1], reqVpn_1[3:0]}
                  : {entries_2_ppn[5:0], _GEN_13[reqVpn_1[2:0]]}}
         : 36'h0)
    | (hitVecReg_1_3
         ? {entries_3_ppn[32:24],
            (&entries_3_level) ? reqVpn_1[26:18] : entries_3_ppn[23:15],
            entries_3_level[1] ? reqVpn_1[17:9] : entries_3_ppn[14:6],
            (|entries_3_level)
              ? reqVpn_1[8:0]
              : entries_3_n
                  ? {entries_3_ppn[5:1], reqVpn_1[3:0]}
                  : {entries_3_ppn[5:0], _GEN_14[reqVpn_1[2:0]]}}
         : 36'h0);
  assign io_r_resp_1_bits_pbmt_0 =
    (hitVecReg_1_0 ? entries_0_pbmt : 2'h0) | (hitVecReg_1_1 ? entries_1_pbmt : 2'h0)
    | (hitVecReg_1_2 ? entries_2_pbmt : 2'h0) | (hitVecReg_1_3 ? entries_3_pbmt : 2'h0);
  assign io_r_resp_1_bits_g_pbmt_0 =
    (hitVecReg_1_0 ? entries_0_g_pbmt : 2'h0) | (hitVecReg_1_1 ? entries_1_g_pbmt : 2'h0)
    | (hitVecReg_1_2 ? entries_2_g_pbmt : 2'h0)
    | (hitVecReg_1_3 ? entries_3_g_pbmt : 2'h0);
  assign io_r_resp_1_bits_perm_0_pf =
    hitVecReg_1_0 & entries_0_perm_pf | hitVecReg_1_1 & entries_1_perm_pf | hitVecReg_1_2
    & entries_2_perm_pf | hitVecReg_1_3 & entries_3_perm_pf;
  assign io_r_resp_1_bits_perm_0_af =
    hitVecReg_1_0 & entries_0_perm_af | hitVecReg_1_1 & entries_1_perm_af | hitVecReg_1_2
    & entries_2_perm_af | hitVecReg_1_3 & entries_3_perm_af;
  assign io_r_resp_1_bits_perm_0_v =
    hitVecReg_1_0 & entries_0_perm_v | hitVecReg_1_1 & entries_1_perm_v | hitVecReg_1_2
    & entries_2_perm_v | hitVecReg_1_3 & entries_3_perm_v;
  assign io_r_resp_1_bits_perm_0_d =
    hitVecReg_1_0 & entries_0_perm_d | hitVecReg_1_1 & entries_1_perm_d | hitVecReg_1_2
    & entries_2_perm_d | hitVecReg_1_3 & entries_3_perm_d;
  assign io_r_resp_1_bits_perm_0_a =
    hitVecReg_1_0 & entries_0_perm_a | hitVecReg_1_1 & entries_1_perm_a | hitVecReg_1_2
    & entries_2_perm_a | hitVecReg_1_3 & entries_3_perm_a;
  assign io_r_resp_1_bits_perm_0_u =
    hitVecReg_1_0 & entries_0_perm_u | hitVecReg_1_1 & entries_1_perm_u | hitVecReg_1_2
    & entries_2_perm_u | hitVecReg_1_3 & entries_3_perm_u;
  assign io_r_resp_1_bits_perm_0_x =
    hitVecReg_1_0 & entries_0_perm_x | hitVecReg_1_1 & entries_1_perm_x | hitVecReg_1_2
    & entries_2_perm_x | hitVecReg_1_3 & entries_3_perm_x;
  assign io_r_resp_1_bits_perm_0_w =
    hitVecReg_1_0 & entries_0_perm_w | hitVecReg_1_1 & entries_1_perm_w | hitVecReg_1_2
    & entries_2_perm_w | hitVecReg_1_3 & entries_3_perm_w;
  assign io_r_resp_1_bits_perm_0_r =
    hitVecReg_1_0 & entries_0_perm_r | hitVecReg_1_1 & entries_1_perm_r | hitVecReg_1_2
    & entries_2_perm_r | hitVecReg_1_3 & entries_3_perm_r;
  assign io_r_resp_1_bits_g_perm_0_pf =
    hitVecReg_1_0 & entries_0_g_perm_pf | hitVecReg_1_1 & entries_1_g_perm_pf
    | hitVecReg_1_2 & entries_2_g_perm_pf | hitVecReg_1_3 & entries_3_g_perm_pf;
  assign io_r_resp_1_bits_g_perm_0_af =
    hitVecReg_1_0 & entries_0_g_perm_af | hitVecReg_1_1 & entries_1_g_perm_af
    | hitVecReg_1_2 & entries_2_g_perm_af | hitVecReg_1_3 & entries_3_g_perm_af;
  assign io_r_resp_1_bits_g_perm_0_d =
    hitVecReg_1_0 & entries_0_g_perm_d | hitVecReg_1_1 & entries_1_g_perm_d
    | hitVecReg_1_2 & entries_2_g_perm_d | hitVecReg_1_3 & entries_3_g_perm_d;
  assign io_r_resp_1_bits_g_perm_0_a =
    hitVecReg_1_0 & entries_0_g_perm_a | hitVecReg_1_1 & entries_1_g_perm_a
    | hitVecReg_1_2 & entries_2_g_perm_a | hitVecReg_1_3 & entries_3_g_perm_a;
  assign io_r_resp_1_bits_g_perm_0_x =
    hitVecReg_1_0 & entries_0_g_perm_x | hitVecReg_1_1 & entries_1_g_perm_x
    | hitVecReg_1_2 & entries_2_g_perm_x | hitVecReg_1_3 & entries_3_g_perm_x;
  assign io_r_resp_1_bits_g_perm_0_w =
    hitVecReg_1_0 & entries_0_g_perm_w | hitVecReg_1_1 & entries_1_g_perm_w
    | hitVecReg_1_2 & entries_2_g_perm_w | hitVecReg_1_3 & entries_3_g_perm_w;
  assign io_r_resp_1_bits_g_perm_0_r =
    hitVecReg_1_0 & entries_0_g_perm_r | hitVecReg_1_1 & entries_1_g_perm_r
    | hitVecReg_1_2 & entries_2_g_perm_r | hitVecReg_1_3 & entries_3_g_perm_r;
  assign io_r_resp_1_bits_s2xlate_0 =
    (hitVecReg_1_0 ? entries_0_s2xlate : 2'h0)
    | (hitVecReg_1_1 ? entries_1_s2xlate : 2'h0)
    | (hitVecReg_1_2 ? entries_2_s2xlate : 2'h0)
    | (hitVecReg_1_3 ? entries_3_s2xlate : 2'h0);
  assign io_access_0_touch_ways_valid =
    last_REG | io_r_resp_0_valid_last_REG
    & (|{hitVecReg_0, hitVecReg_1, hitVecReg_2, hitVecReg_3});
  assign io_access_0_touch_ways_bits =
    last_REG
      ? refill_wayIdx_reg
      : {|{hitVecReg_3, hitVecReg_2}, hitVecReg_3 | hitVecReg_1};
  assign io_access_1_touch_ways_valid =
    last_REG | io_r_resp_1_valid_last_REG
    & (|{hitVecReg_1_0, hitVecReg_1_1, hitVecReg_1_2, hitVecReg_1_3});
  assign io_access_1_touch_ways_bits =
    last_REG
      ? refill_wayIdx_reg
      : {|{hitVecReg_1_3, hitVecReg_1_2}, hitVecReg_1_3 | hitVecReg_1_1};
endmodule

