--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml CreateNumber.twx CreateNumber.ncd -o CreateNumber.twr
CreateNumber.pcf

Design file:              CreateNumber.ncd
Physical constraint file: CreateNumber.pcf
Device,package,speed:     xc7k160t,fbg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock btn<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
num<0>      |         9.087(R)|      SLOW  |         3.537(R)|      FAST  |btn_0_BUFGP       |   0.000|
num<1>      |         9.094(R)|      SLOW  |         3.594(R)|      FAST  |btn_0_BUFGP       |   0.000|
num<2>      |         9.111(R)|      SLOW  |         3.588(R)|      FAST  |btn_0_BUFGP       |   0.000|
num<3>      |         9.138(R)|      SLOW  |         3.595(R)|      FAST  |btn_0_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock btn<1> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
num<4>      |         9.155(R)|      SLOW  |         3.605(R)|      FAST  |btn_1_BUFGP       |   0.000|
num<5>      |         9.095(R)|      SLOW  |         3.595(R)|      FAST  |btn_1_BUFGP       |   0.000|
num<6>      |         9.104(R)|      SLOW  |         3.582(R)|      FAST  |btn_1_BUFGP       |   0.000|
num<7>      |         9.139(R)|      SLOW  |         3.597(R)|      FAST  |btn_1_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock btn<2> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
num<8>      |         9.178(R)|      SLOW  |         3.627(R)|      FAST  |btn_2_BUFGP       |   0.000|
num<9>      |         9.112(R)|      SLOW  |         3.611(R)|      FAST  |btn_2_BUFGP       |   0.000|
num<10>     |         9.120(R)|      SLOW  |         3.597(R)|      FAST  |btn_2_BUFGP       |   0.000|
num<11>     |         9.145(R)|      SLOW  |         3.603(R)|      FAST  |btn_2_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock btn<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
num<12>     |         8.326(R)|      SLOW  |         3.292(R)|      FAST  |btn_3_BUFGP       |   0.000|
num<13>     |         8.241(R)|      SLOW  |         3.258(R)|      FAST  |btn_3_BUFGP       |   0.000|
num<14>     |         8.249(R)|      SLOW  |         3.243(R)|      FAST  |btn_3_BUFGP       |   0.000|
num<15>     |         8.300(R)|      SLOW  |         3.275(R)|      FAST  |btn_3_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock btn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<0>         |    0.761|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<1>         |    0.761|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<2>         |    0.761|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btn<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn<3>         |    0.761|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 31 16:39:00 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5101 MB



