module dice_brt
  import dice_pkg::*;
  import DE_pkg::*;
(
  input  logic clk_i,
  input  logic rst_i,

  // Dispatcher handshake — latch insert metadata and generate BCT insert
  input  logic                               fdr_valid_i,
  input  logic                               dispatch_busy_i,
  input  logic [DICE_HW_CTA_ID_WIDTH-1:0]    insert_hw_cta_id_i,
  input  logic [DICE_EBLOCK_ID_WIDTH-1:0]    fdr_e_block_id_i,
  input  logic [PENDING_MEM_COUNT_WIDTH-1:0] fdr_pending_reads_i,
  input  logic [PENDING_MEM_COUNT_WIDTH-1:0] fdr_pending_stores_i,

  // Latched dispatch e_block_id — exposed for use by dice_cgra_rf
  output logic [DICE_EBLOCK_ID_WIDTH-1:0]    dispatch_e_block_id_o,

  // Retire signals from dice_cgra_rf (load completions)
  input  logic [DICE_NUM_BANKS-1:0]                           ldst_pop_i,
  input  logic [DICE_NUM_BANKS-1:0][DICE_EBLOCK_ID_WIDTH-1:0] ldst_pop_e_block_id_i,
  input  logic                                                 ldst_special_pop_i,
  input  logic [DICE_EBLOCK_ID_WIDTH-1:0]                     ldst_special_pop_e_block_id_i,

  // Store retire signals from mem_req_fifo
  input  logic                               store_retire_valid_i,
  input  logic [DICE_EBLOCK_ID_WIDTH-1:0]    store_retire_e_block_id_i,
  input  logic                               exec_retire_valid_i,
  input  logic [DICE_EBLOCK_ID_WIDTH-1:0]    exec_retire_e_block_id_i,

  // Commit interface
  output logic                               eblock_commit_valid_o,
  output logic [DICE_EBLOCK_ID_WIDTH-1:0]    eblock_commit_id_o,
  input  logic                               eblock_commit_ready_i,

  // Per-hw-cta pending status vector — drives block_retire_status_t.hw_cta_pending
  // consumed by cta_status_table. Bit[i] high while CTA i has any live e-block.
  output logic [2**DICE_HW_CTA_ID_WIDTH-1:0] hw_cta_pending_o
);

  // =========================================================================
  // BCT Insert Pipeline
  // =========================================================================

  logic [DICE_HW_CTA_ID_WIDTH-1:0]    dispatch_hw_cta_id;
  logic [DICE_EBLOCK_ID_WIDTH-1:0] dispatch_e_block_id;
  logic [PENDING_MEM_COUNT_WIDTH-1:0] dispatch_pending_reads;
  logic [PENDING_MEM_COUNT_WIDTH-1:0] dispatch_pending_stores;
  logic                               bct_insert_valid_r;

  // Latch e-block metadata whenever the dispatcher accepts a new e-block.
  always_ff @(posedge clk_i) begin
    if (rst_i) begin
      dispatch_hw_cta_id     <= '0;
      dispatch_e_block_id    <= '0;
      dispatch_pending_reads <= '0;
      dispatch_pending_stores <= '0;
    end else if (fdr_valid_i && ~dispatch_busy_i) begin
      dispatch_hw_cta_id     <= insert_hw_cta_id_i;
      dispatch_e_block_id    <= fdr_e_block_id_i;
      dispatch_pending_reads <= fdr_pending_reads_i;
      dispatch_pending_stores <= fdr_pending_stores_i;
    end
  end

  // BCT insert fires one cycle after the dispatcher accepts, when the latched
  // values are stable.  This still guarantees the BCT entry exists before any
  // load can complete.
  always_ff @(posedge clk_i) begin
    if (rst_i) bct_insert_valid_r <= 1'b0;
    else       bct_insert_valid_r <= fdr_valid_i && ~dispatch_busy_i;
  end

  assign dispatch_e_block_id_o = dispatch_e_block_id;

  // =========================================================================
  // Retire Bundle Reduction
  // =========================================================================

  localparam int BCT_ENTRIES = 2**DICE_EBLOCK_ID_WIDTH;

  logic [BCT_ENTRIES-1:0][PENDING_MEM_COUNT_WIDTH-1:0] read_reduce_count_li;

  always_comb begin
    read_reduce_count_li = '0;

    for (int i = 0; i < DICE_NUM_BANKS; i++) begin
      if (ldst_pop_i[i]) begin
        read_reduce_count_li[ldst_pop_e_block_id_i[i]] =
            read_reduce_count_li[ldst_pop_e_block_id_i[i]] + PENDING_MEM_COUNT_WIDTH'(1);
      end
    end

    if (ldst_special_pop_i) begin
      read_reduce_count_li[ldst_special_pop_e_block_id_i] =
          read_reduce_count_li[ldst_special_pop_e_block_id_i] + PENDING_MEM_COUNT_WIDTH'(1);
    end
  end

  // =========================================================================
  // Block Commit Table
  // =========================================================================

  block_commit_table #(
    .R_W(PENDING_MEM_COUNT_WIDTH),
    .S_W(PENDING_MEM_COUNT_WIDTH)
  ) u_block_commit_table (
    .clk_i(clk_i),
    .rst_i(rst_i),

    // Insert interface
    .insert_valid_i         (bct_insert_valid_r),
    .insert_hw_cta_id_i     (dispatch_hw_cta_id),
    .insert_e_block_id_i    (dispatch_e_block_id),
    .insert_pending_reads_i (dispatch_pending_reads),
    .insert_pending_stores_i(dispatch_pending_stores),

    // Read update interface — same-cycle per-eblock RF retire counts.
    .read_reduce_count_i(read_reduce_count_li),

    // Store update interface — direct from mem_req_fifo.
    .store_update_valid_i      (store_retire_valid_i),
    .store_update_e_block_id_i (store_retire_e_block_id_i),
    .exec_update_valid_i       (exec_retire_valid_i),
    .exec_update_e_block_id_i  (exec_retire_e_block_id_i),

    // Commit interface
    .pop_valid_o     (eblock_commit_valid_o),
    .pop_e_block_id_o(eblock_commit_id_o),
    .pop_ready_i     (eblock_commit_ready_i),

    // Status
    .hw_cta_pending_o(hw_cta_pending_o)
  );

endmodule
