<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_fifo_cnt_1d</thread>
	</reg_ops>
	<thread>
		<name>_fifo_cnt_1d</name>
		<reg_bits>3</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5850</mux_area>
		<control_area>0.0000</control_area>
		<total_area>25.0010</total_area>
		<comb_area>8.5850</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_wr_en</thread>
	</reg_ops>
	<thread>
		<name>_wr_en</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_wr_ptr</thread>
	</reg_ops>
	<thread>
		<name>_wr_ptr</name>
		<resource>
			<latency>0</latency>
			<delay>0.1959</delay>
			<module_name>feature_write_addr_gen_Add_3Ux1U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>9.9180</unit_area>
			<comb_area>9.9180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9.9180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1775</delay>
			<module_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!=</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>feature_write_addr_gen_N_Mux_3_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>7.1820</unit_area>
			<comb_area>7.1820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.1820</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>3</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5850</mux_area>
		<control_area>0.0000</control_area>
		<total_area>52.3610</total_area>
		<comb_area>35.9450</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_fifo_write</thread>
	</reg_ops>
	<thread>
		<name>_fifo_write</name>
		<resource>
			<latency>0</latency>
			<delay>0.2120</delay>
			<module_name>feature_write_addr_gen_Equal_3Ux3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>==</label>
			<unit_area>9.2340</unit_area>
			<comb_area>9.2340</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>36.9360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1793</delay>
			<module_name>feature_write_addr_gen_Equal_3Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>6.8400</unit_area>
			<comb_area>6.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.6800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1775</delay>
			<module_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!=</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1902</delay>
			<module_name>feature_write_addr_gen_Equal_3Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>2560</reg_bits>
		<reg_count>8</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>2560</count>
			<total_area>14008.3200</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>7325.9120</mux_area>
		<control_area>0.0000</control_area>
		<total_area>21402.2900</total_area>
		<comb_area>7393.9700</comb_area>
		<seq_area>14008.3200</seq_area>
		<total_bits>2560</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_address</thread>
	</reg_ops>
	<thread>
		<name>_address</name>
		<resource>
			<latency>0</latency>
			<delay>0.3978</delay>
			<module_name>feature_write_addr_gen_Add_32Ux32U_32U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>519.6690</unit_area>
			<comb_area>519.6690</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>519.6690</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>519.6690</total_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_stop</thread>
	</reg_ops>
	<thread>
		<name>_stop</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_write_addr_valid</thread>
	</reg_ops>
	<thread>
		<name>_write_addr_valid</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>feature_write_addr_gen_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_fifo_cnt</thread>
	</reg_ops>
	<thread>
		<name>_fifo_cnt</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>feature_write_addr_gen_N_Mux_3_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>7.1820</unit_area>
			<comb_area>7.1820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.3640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1863</delay>
			<module_name>feature_write_addr_gen_Sub_3Ux1U_3S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>10.2600</unit_area>
			<comb_area>10.2600</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.2600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1959</delay>
			<module_name>feature_write_addr_gen_Add_3Ux1U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>9.9180</unit_area>
			<comb_area>9.9180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9.9180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>3</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5850</mux_area>
		<control_area>0.0000</control_area>
		<total_area>62.9630</total_area>
		<comb_area>46.5470</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_rd_en</thread>
	</reg_ops>
	<thread>
		<name>_rd_en</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0677</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>5.4720</unit_area>
			<comb_area>5.4720</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5.4720</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>14.3640</total_area>
		<comb_area>14.3640</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_rd_ptr</thread>
	</reg_ops>
	<thread>
		<name>_rd_ptr</name>
		<resource>
			<latency>0</latency>
			<delay>0.1959</delay>
			<module_name>feature_write_addr_gen_Add_3Ux1U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>9.9180</unit_area>
			<comb_area>9.9180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>9.9180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>feature_write_addr_gen_N_Mux_3_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>7.1820</unit_area>
			<comb_area>7.1820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.1820</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>3</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5850</mux_area>
		<control_area>0.0000</control_area>
		<total_area>45.5210</total_area>
		<comb_area>29.1050</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_fifo_read</thread>
	</reg_ops>
	<thread>
		<name>_fifo_read</name>
		<resource>
			<latency>0</latency>
			<delay>0.2886</delay>
			<module_name>feature_write_addr_gen_N_MuxB_320_8_1_1</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(8)</label>
			<unit_area>4818.5064</unit_area>
			<comb_area>4818.5064</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4818.5064</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4821.9264</total_area>
		<comb_area>4821.9264</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_assign</thread>
	</reg_ops>
	<thread>
		<name>_assign</name>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>feature_write_addr_gen_N_MuxB_320_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>437.7600</unit_area>
			<comb_area>437.7600</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>437.7600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_N_MuxB_320_2_5_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>437.7600</unit_area>
			<comb_area>437.7600</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>437.7600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>feature_write_addr_gen_N_Mux_32_2_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.6080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_N_Mux_32_2_6_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.7760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1003.4280</total_area>
		<comb_area>1003.4280</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_up_count</thread>
	</reg_ops>
	<thread>
		<name>_up_count</name>
		<resource>
			<latency>0</latency>
			<delay>1.3854</delay>
			<module_name>feature_write_addr_gen_Add_32Ux1U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>129.6180</unit_area>
			<comb_area>129.6180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>129.6180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>feature_write_addr_gen_N_Mux_32_2_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.6080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>feature_write_addr_gen_N_Mux_32_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>43.7760</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>516.6799</total_area>
		<comb_area>341.5759</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>0.2886</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_8_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(8)</label>
		<unit_area>4818.5064</unit_area>
		<comb_area>4818.5064</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4818.5064</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>feature_write_addr_gen_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>519.6690</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>437.7600</unit_area>
		<comb_area>437.7600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>437.7600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_5_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>437.7600</unit_area>
		<comb_area>437.7600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>437.7600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>153.2160</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.3854</delay>
		<module_name>feature_write_addr_gen_Add_32Ux1U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>129.6180</unit_area>
		<comb_area>129.6180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>129.6180</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>43.7760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_6_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>43.7760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2120</delay>
		<module_name>feature_write_addr_gen_Equal_3Ux3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>9.2340</unit_area>
		<comb_area>9.2340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>36.9360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1959</delay>
		<module_name>feature_write_addr_gen_Add_3Ux1U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>9.9180</unit_area>
		<comb_area>9.9180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>29.7540</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Mux_3_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>28.7280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1775</delay>
		<module_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!=</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1793</delay>
		<module_name>feature_write_addr_gen_Equal_3Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.2600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1863</delay>
		<module_name>feature_write_addr_gen_Sub_3Ux1U_3S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>10.2600</unit_area>
		<comb_area>10.2600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.2600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>feature_write_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0677</delay>
		<module_name>feature_write_addr_gen_OrReduction_3U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1902</delay>
		<module_name>feature_write_addr_gen_Equal_3Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.4460</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>feature_write_addr_gen_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>2604</reg_bits>
	<reg_count>13</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>2604</count>
		<total_area>21283.3440</total_area>
		<unit_area>8.1733</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>8.1733</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>869.2618</mux_area>
	<control_area>15.2805</control_area>
	<total_area>28935.2796</total_area>
	<comb_area>7651.9356</comb_area>
	<seq_area>21283.3440</seq_area>
	<total_bits>2604</total_bits>
	<state_count>26</state_count>
	<netlist>
		<module_name>feature_write_addr_gen</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>618</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>619</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>init</name>
			<datatype W="1">bool</datatype>
			<source_loc>3276</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>644</source_loc>
		</port>
		<port>
			<direction>out</direction>
			<name>stop</name>
			<datatype W="1">bool</datatype>
			<source_loc>3061</source_loc>
			<async/>
		</port>
		<port>
			<direction>in</direction>
			<name>base_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3055</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>src</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>2969</source_loc>
		</port>
		<source_loc>
			<id>2939</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2904,2922,2963,2903,3060,3083</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>2939</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>read_address</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3210</source_loc>
		</port>
		<source_loc>
			<id>2536</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2912,1631</sub_loc>
		</source_loc>
		<source_loc>
			<id>3386</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2536,3065,3207</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>read_address_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>3386</source_loc>
		</port>
		<port>
			<direction>out</direction>
			<name>read_data</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3219</source_loc>
			<async/>
		</port>
		<port>
			<direction>out</direction>
			<name>address_0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3230</source_loc>
			<async/>
		</port>
		<port>
			<direction>out</direction>
			<name>cs_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>3227</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>3371</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1717,3224</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>we_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>3371</source_loc>
			<async/>
		</port>
		<port>
			<direction>out</direction>
			<name>oe_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>3220</source_loc>
			<async/>
		</port>
		<port>
			<direction>in</direction>
			<name>data_in</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3211</source_loc>
		</port>
		<port>
			<direction>out</direction>
			<name>data_out</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3217</source_loc>
			<async/>
		</port>
		<signal>
			<name>feature_write_addr_gen_N_Mux_32_2_6_4_39_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3228</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Not_1U_1U_4_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3222</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_35_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3215</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Not_1U_1U_4_34_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3214</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3381</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2876,3225</sub_loc>
		</source_loc>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3381</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2896</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2893,2895</sub_loc>
		</source_loc>
		<source_loc>
			<id>2897</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2896,2901,2902,3208</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_cnt_1d</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2897</source_loc>
			<area>18.4680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>18.4680</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_3</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_MuxB_320_2_5_4_41_out1</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3218</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_32_2_2_4_44_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3229</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_43_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3226</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_42_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3223</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_MuxB_320_2_4_4_40_out1</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3216</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3057,3209,3056</sub_loc>
		</source_loc>
		<signal>
			<name>feature_write_addr_gen_Add_32Ux32U_32U_1_16_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3232</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_32_2_2_4_46_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3279</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Add_32Ux1U_32U_4_45_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3278</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_32_2_3_4_47_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3280</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2506</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>827,2667</sub_loc>
		</source_loc>
		<source_loc>
			<id>1719</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>125</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>2505</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>827,1719</sub_loc>
		</source_loc>
		<source_loc>
			<id>3374</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2506,2505,3054,3273,3274,3281,3291,3292</sub_loc>
		</source_loc>
		<signal>
			<name>write_cnt</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>3374</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2984</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2965</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2970</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2972</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2974</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2976</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_12_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2978</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2980</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Equal_3Ux1U_1U_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2982</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2966</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Not_1U_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2985</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2962,2971</sub_loc>
		</source_loc>
		<source_loc>
			<id>3016</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2987,3017,3018,3178</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_7</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3016</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>2994</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2955,2986</sub_loc>
		</source_loc>
		<source_loc>
			<id>2995</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2994,2996,2997,3185</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_0</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>2995</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>2993</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2956,2983</sub_loc>
		</source_loc>
		<source_loc>
			<id>2998</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2993,2999,3000,3184</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_1</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>2998</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>2992</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2957,2981</sub_loc>
		</source_loc>
		<source_loc>
			<id>3001</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2992,3002,3003,3183</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_2</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3001</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>2991</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2958,2979</sub_loc>
		</source_loc>
		<source_loc>
			<id>3004</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2991,3005,3006,3182</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_3</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3004</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>2990</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2959,2977</sub_loc>
		</source_loc>
		<source_loc>
			<id>3007</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2990,3008,3009,3181</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_4</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3007</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>2989</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2960,2975</sub_loc>
		</source_loc>
		<source_loc>
			<id>3010</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2989,3011,3012,3180</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_5</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3010</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<source_loc>
			<id>2988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2961,2973</sub_loc>
		</source_loc>
		<source_loc>
			<id>3013</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2988,3014,3015,3179</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_mem_6</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3013</source_loc>
			<area>2626.5600</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2626.5600</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_320</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_30_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3173</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3188</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3176,3187,3212</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_out</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3188</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_31_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3174</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_MuxB_320_8_1_1_32_out1</name>
			<datatype W="320">sc_biguint</datatype>
			<source_loc>3186</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_22_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3090</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Add_3Ux1U_3U_4_21_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3088</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Sub_3Ux1U_3S_4_20_out1</name>
			<datatype W="3">sc_int</datatype>
			<source_loc>3089</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_19_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3087</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_18_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3086</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_23_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3091</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3103</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3067,3084,3118,3066</sub_loc>
		</source_loc>
		<signal>
			<name>feature_write_addr_gen_Not_1U_1U_1_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3103</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_1_24_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3120</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Add_3Ux1U_3U_4_3_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2926</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2925</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2924</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_4_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2927</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2427</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>859,2584</sub_loc>
		</source_loc>
		<source_loc>
			<id>1844</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>223</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2426</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>859,1844</sub_loc>
		</source_loc>
		<source_loc>
			<id>3317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2427,2426,2919,2920,2928,2941,2942,2968</sub_loc>
		</source_loc>
		<signal>
			<name>wr_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3317</source_loc>
			<area>18.4680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>18.4680</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_3</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_Add_3Ux1U_3U_4_28_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3141</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_27_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3140</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3153</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3122,3137,3171,3121</sub_loc>
		</source_loc>
		<signal>
			<name>feature_write_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3153</source_loc>
			<async/>
		</signal>
		<signal>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_26_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>3139</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>1796</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>199</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>2449</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>861,1796</sub_loc>
		</source_loc>
		<source_loc>
			<id>2447</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>861,1791</sub_loc>
		</source_loc>
		<source_loc>
			<id>2450</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>861,2621</sub_loc>
		</source_loc>
		<source_loc>
			<id>1784</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>197</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>2448</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>861,1784</sub_loc>
		</source_loc>
		<source_loc>
			<id>3341</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2449,2447,2450,2448,3081,3092,3106,3107,3119,3138,3172</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_cnt</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3341</source_loc>
			<area>18.4680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>18.4680</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_3</module_name>
		</signal>
		<signal>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_29_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3142</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2418</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>860,2571</sub_loc>
		</source_loc>
		<source_loc>
			<id>1864</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>231</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2417</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>860,1864</sub_loc>
		</source_loc>
		<source_loc>
			<id>3307</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2418,2417,3134,3135,3143,3155,3156,3177</sub_loc>
		</source_loc>
		<signal>
			<name>rd_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>3307</source_loc>
			<area>18.4680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>18.4680</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_3</module_name>
		</signal>
		<source_loc>
			<id>1853</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>228</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2412</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1853</sub_loc>
		</source_loc>
		<thread>
			<name>drive_rd_ptr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>rd_ptr</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_3_2_0_4_29_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2412</source_loc>
			<thread>_rd_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_26</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_26</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_rd_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_27</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_27</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_26_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_rd_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Add_3Ux1U_3U_4_28</name>
			<dissolved_from>feature_write_addr_gen_Add_3Ux1U_3U_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>rd_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Add_3Ux1U_3U_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1866</source_loc>
			<thread>_rd_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_29</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_3_2_0_4_29</dissolved_from>
			<async/>
			<mux_area>7.1820</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>feature_write_addr_gen_Add_3Ux1U_3U_4_28_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_3_2_0_4_29_out1</name>
			</lhs>
			<rhs>
				<name>rd_ptr</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_27_out1</name>
			</cond>
			<source_loc>2739</source_loc>
			<thread>_rd_ptr</thread>
		</thread>
		<source_loc>
			<id>1831</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>220</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2421</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1831</sub_loc>
		</source_loc>
		<thread>
			<name>drive_wr_ptr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>wr_ptr</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_3_2_0_4_4_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2421</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_1</name>
			<dissolved_from>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_1</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1841</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_2</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>src_vld</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_1_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Add_3Ux1U_3U_4_3</name>
			<dissolved_from>feature_write_addr_gen_Add_3Ux1U_3U_4_3</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Add_3Ux1U_3U_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1866</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_4</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_3_2_0_4_4</dissolved_from>
			<async/>
			<mux_area>7.1820</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>feature_write_addr_gen_Add_3Ux1U_3U_4_3_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_3_2_0_4_4_out1</name>
			</lhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_2_out1</name>
			</cond>
			<source_loc>2739</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_1_24</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_1_24</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_1_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_rd_en</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_1_25</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_1_25</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_1_17_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_1_24_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_rd_en</thread>
		</thread>
		<source_loc>
			<id>1777</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>194</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2442</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1777</sub_loc>
		</source_loc>
		<thread>
			<name>drive_fifo_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>fifo_cnt</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_3_2_0_4_23_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2442</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_18</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_19</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_19</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_1_17_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_18_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Sub_3Ux1U_3S_4_20</name>
			<dissolved_from>feature_write_addr_gen_Sub_3Ux1U_3S_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Sub_3Ux1U_3S_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1798</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Add_3Ux1U_3U_4_21</name>
			<dissolved_from>feature_write_addr_gen_Add_3Ux1U_3U_4_21</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Add_3Ux1U_3U_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1866</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_22</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_3_2_0_4_22</dissolved_from>
			<async/>
			<mux_area>7.1820</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>feature_write_addr_gen_Sub_3Ux1U_3S_4_20_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_3_2_0_4_22_out1</name>
			</lhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_19_out1</name>
			</cond>
			<source_loc>2739</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_23</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_3_2_0_4_23</dissolved_from>
			<async/>
			<mux_area>7.1820</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>feature_write_addr_gen_Add_3Ux1U_3U_4_21_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_3_2_0_4_23_out1</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_3_2_0_4_22_out1</name>
			</rhs>
			<cond>
				<name>src_vld</name>
			</cond>
			<source_loc>2739</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>drive_fifo_out</name>
			<async/>
			<module_name>mux_320bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>869.2618</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>feature_write_addr_gen_N_MuxB_320_8_1_1_32_out1</name>
			</rhs>
			<lhs>
				<name>fifo_out</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_31_out1</name>
			</cond>
			<source_loc>2635</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_30</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_30</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_31</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_30_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_1_25_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</name>
			<dissolved_from>feature_write_addr_gen_N_MuxB_320_8_1_1_32</dissolved_from>
			<async/>
			<mux_area>4818.5064</mux_area>
			<mux_delay>0.1528</mux_delay>
			<control_delay>0.2886</control_delay>
			<rhs>
				<name>fifo_mem_7</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_MuxB_320_8_1_1_32_out1</name>
			</lhs>
			<rhs>
				<name>fifo_mem_0</name>
			</rhs>
			<rhs>
				<name>fifo_mem_1</name>
			</rhs>
			<rhs>
				<name>fifo_mem_2</name>
			</rhs>
			<rhs>
				<name>fifo_mem_3</name>
			</rhs>
			<rhs>
				<name>fifo_mem_4</name>
			</rhs>
			<rhs>
				<name>fifo_mem_5</name>
			</rhs>
			<rhs>
				<name>fifo_mem_6</name>
			</rhs>
			<cond>
				<name>rd_ptr</name>
			</cond>
			<source_loc>1769</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<source_loc>
			<id>1730</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>130</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2476</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1730</sub_loc>
		</source_loc>
		<thread>
			<name>drive_fifo_mem_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_0</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Not_1U_1U_4_15_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			</cond>
			<source_loc>2476</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_1</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Equal_3Ux1U_1U_4_14_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			</cond>
			<source_loc>2476</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_2</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_13_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			</cond>
			<source_loc>2476</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_3</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_12_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			</cond>
			<source_loc>2476</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_4</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_11_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			</cond>
			<source_loc>2476</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_5</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_10_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			</cond>
			<source_loc>2476</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_6</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_9_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			</cond>
			<source_loc>2476</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_mem_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_mem_7</name>
			</lhs>
			<rhs>
				<name>src</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_8_out1</name>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			</cond>
			<source_loc>2476</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_5</name>
			<dissolved_from>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1841</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_6</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>src_vld</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_5_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_7</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_8</name>
			<dissolved_from>feature_write_addr_gen_Equal_3Ux3U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_9</name>
			<dissolved_from>feature_write_addr_gen_Equal_3Ux3U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_10</name>
			<dissolved_from>feature_write_addr_gen_Equal_3Ux3U_1U_4_10</dissolved_from>
			<async/>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_11</name>
			<dissolved_from>feature_write_addr_gen_Equal_3Ux3U_1U_4_11</dissolved_from>
			<async/>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_12</name>
			<dissolved_from>feature_write_addr_gen_Equal_3Ux2U_1U_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_13</name>
			<dissolved_from>feature_write_addr_gen_Equal_3Ux2U_1U_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Equal_3Ux1U_1U_4_14</name>
			<dissolved_from>feature_write_addr_gen_Equal_3Ux1U_1U_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Equal_3Ux1U_1U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Not_1U_1U_4_15</name>
			<dissolved_from>feature_write_addr_gen_Not_1U_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_7_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<source_loc>
			<id>1663</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>120</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2500</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1663</sub_loc>
		</source_loc>
		<thread>
			<name>drive_write_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>write_cnt</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_32_2_3_4_47_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2500</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Add_32Ux1U_32U_4_45</name>
			<dissolved_from>feature_write_addr_gen_Add_32Ux1U_32U_4_45</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>write_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Add_32Ux1U_32U_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1721</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_32_2_2_4_46</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_32_2_2_4_46</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>feature_write_addr_gen_Add_32Ux1U_32U_4_45_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_32_2_2_4_46_out1</name>
			</lhs>
			<rhs>
				<name>write_cnt</name>
			</rhs>
			<cond>
				<name>we_0</name>
			</cond>
			<source_loc>2898</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_32_2_3_4_47</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_32_2_3_4_47</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_32_2_3_4_47_out1</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_32_2_2_4_46_out1</name>
			</rhs>
			<cond>
				<name>init</name>
			</cond>
			<source_loc>2899</source_loc>
			<thread>_up_count</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Add_32Ux32U_32U_1_16</name>
			<dissolved_from>feature_write_addr_gen_Add_32Ux32U_32U_1_16</dissolved_from>
			<async/>
			<rhs>
				<name>base_addr</name>
			</rhs>
			<rhs>
				<name>write_cnt</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Add_32Ux32U_32U_1_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1704</source_loc>
			<thread>_address</thread>
		</thread>
		<assign>
			<name>drive_stop</name>
			<lhs>
				<name>stop</name>
			</lhs>
			<rhs>
				<name>src_vld</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_data_out</name>
			<lhs>
				<name>data_out</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_MuxB_320_2_4_4_40_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_oe_0</name>
			<lhs>
				<name>oe_0</name>
			</lhs>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_we_0</name>
			<lhs>
				<name>we_0</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_42_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_cs_0</name>
			<lhs>
				<name>cs_0</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_Or_1Ux1U_1U_4_43_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_address_0</name>
			<lhs>
				<name>address_0</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_32_2_2_4_44_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_read_data</name>
			<lhs>
				<name>read_data</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_MuxB_320_2_5_4_41_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_36</name>
			<dissolved_from>feature_write_addr_gen_OrReduction_3U_1U_4_36</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt_1d</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Not_1U_1U_4_34</name>
			<dissolved_from>feature_write_addr_gen_Not_1U_1U_4_34</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_36_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_35</name>
			<dissolved_from>feature_write_addr_gen_Or_1Ux1U_1U_4_35</dissolved_from>
			<async/>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_34_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Or_1Ux1U_1U_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1631</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Not_1U_1U_4_37</name>
			<dissolved_from>feature_write_addr_gen_Not_1U_1U_4_37</dissolved_from>
			<async/>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_32_2_6_4_39</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_32_2_6_4_39</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>feature_write_addr_gen_Add_32Ux32U_32U_1_16_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_32_2_6_4_39_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_36_out1</name>
			</cond>
			<source_loc>2900</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_MuxB_320_2_4_4_40</name>
			<dissolved_from>feature_write_addr_gen_N_MuxB_320_2_4_4_40</dissolved_from>
			<async/>
			<mux_area>437.7600</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_MuxB_320_2_4_4_40_out1</name>
			</lhs>
			<rhs>
				<name>fifo_out</name>
			</rhs>
			<cond>
				<name>feature_write_addr_gen_Or_1Ux1U_1U_4_35_out1</name>
			</cond>
			<source_loc>2911</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_MuxB_320_2_5_4_41</name>
			<dissolved_from>feature_write_addr_gen_N_MuxB_320_2_5_4_41</dissolved_from>
			<async/>
			<mux_area>437.7600</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>data_in</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_MuxB_320_2_5_4_41_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>read_address_valid</name>
			</cond>
			<source_loc>2910</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_42</name>
			<dissolved_from>feature_write_addr_gen_And_1Ux1U_1U_4_42</dissolved_from>
			<async/>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_36_out1</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_Not_1U_1U_4_37_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_And_1Ux1U_1U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1862</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_43</name>
			<dissolved_from>feature_write_addr_gen_Or_1Ux1U_1U_4_43</dissolved_from>
			<async/>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
			<rhs>
				<name>feature_write_addr_gen_OrReduction_3U_1U_4_36_out1</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Or_1Ux1U_1U_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1631</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_N_Mux_32_2_2_4_44</name>
			<dissolved_from>feature_write_addr_gen_N_Mux_32_2_2_4_44</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>read_address</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_N_Mux_32_2_2_4_44_out1</name>
			</lhs>
			<rhs>
				<name>feature_write_addr_gen_N_Mux_32_2_6_4_39_out1</name>
			</rhs>
			<cond>
				<name>read_address_valid</name>
			</cond>
			<source_loc>2898</source_loc>
			<thread>_assign</thread>
		</thread>
		<thread>
			<name>feature_write_addr_gen_Not_1U_1U_1_17</name>
			<dissolved_from>feature_write_addr_gen_Not_1U_1U_1_17</dissolved_from>
			<async/>
			<rhs>
				<name>read_address_valid</name>
			</rhs>
			<lhs>
				<name>feature_write_addr_gen_Not_1U_1U_1_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_write_addr_valid</thread>
		</thread>
		<source_loc>
			<id>1539</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>52</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2542</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1539</sub_loc>
		</source_loc>
		<thread>
			<name>drive_fifo_cnt_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>fifo_cnt_1d</name>
			</lhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2542</source_loc>
			<thread>_fifo_cnt_1d</thread>
		</thread>
		<source_loc>
			<id>3028</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2980</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Equal_3Ux2U_1U_4</module_name>
			<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_13</name>
			<instance_name>feature_write_addr_gen_Equal_3Ux2U_1U_4_13</instance_name>
			<source_loc>3028</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Equal_3Ux2U_1U_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3031</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2974</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Equal_3Ux3U_1U_4</module_name>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_10</name>
			<instance_name>feature_write_addr_gen_Equal_3Ux3U_1U_4_10</instance_name>
			<source_loc>3031</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Equal_3Ux3U_1U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3034</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2976</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Equal_3Ux3U_1U_4</module_name>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_11</name>
			<instance_name>feature_write_addr_gen_Equal_3Ux3U_1U_4_11</instance_name>
			<source_loc>3034</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Equal_3Ux3U_1U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3025</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2978</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Equal_3Ux2U_1U_4</module_name>
			<name>feature_write_addr_gen_Equal_3Ux2U_1U_4_12</name>
			<instance_name>feature_write_addr_gen_Equal_3Ux2U_1U_4_12</instance_name>
			<source_loc>3025</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Equal_3Ux2U_1U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3037</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2970</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Equal_3Ux3U_1U_4</module_name>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_8</name>
			<instance_name>feature_write_addr_gen_Equal_3Ux3U_1U_4_8</instance_name>
			<source_loc>3037</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Equal_3Ux3U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2972</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Equal_3Ux3U_1U_4</module_name>
			<name>feature_write_addr_gen_Equal_3Ux3U_1U_4_9</name>
			<instance_name>feature_write_addr_gen_Equal_3Ux3U_1U_4_9</instance_name>
			<source_loc>3040</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Equal_3Ux3U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3043</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2965</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4</module_name>
			<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_5</name>
			<instance_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_5</instance_name>
			<source_loc>3043</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3046</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2985</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<name>feature_write_addr_gen_Not_1U_1U_4_15</name>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_15</instance_name>
			<source_loc>3046</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Not_1U_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3049</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2984</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_7</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_7</instance_name>
			<source_loc>3049</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3058</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3056</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Add_32Ux32U_32U_1</module_name>
			<name>feature_write_addr_gen_Add_32Ux32U_32U_1_16</name>
			<instance_name>feature_write_addr_gen_Add_32Ux32U_32U_1_16</instance_name>
			<source_loc>3058</source_loc>
			<thread>_address</thread>
			<dissolved_to>feature_write_addr_gen_Add_32Ux32U_32U_1_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3068</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3066</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Not_1U_1U_1</module_name>
			<name>feature_write_addr_gen_Not_1U_1U_1_17</name>
			<instance_name>feature_write_addr_gen_Not_1U_1U_1_17</instance_name>
			<source_loc>3068</source_loc>
			<thread>_write_addr_valid</thread>
			<dissolved_to>feature_write_addr_gen_Not_1U_1U_1_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3108</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3088</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Add_3Ux1U_3U_4</module_name>
			<name>feature_write_addr_gen_Add_3Ux1U_3U_4_21</name>
			<instance_name>feature_write_addr_gen_Add_3Ux1U_3U_4_21</instance_name>
			<source_loc>3108</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_Add_3Ux1U_3U_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3109</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3087</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_19</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_19</instance_name>
			<source_loc>3109</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>2946</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2924</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4</module_name>
			<name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_1</name>
			<instance_name>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_1</instance_name>
			<source_loc>2946</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>feature_write_addr_gen_NotEQ_3Ux3U_1U_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3022</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2982</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Equal_3Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_Equal_3Ux1U_1U_4_14</name>
			<instance_name>feature_write_addr_gen_Equal_3Ux1U_1U_4_14</instance_name>
			<source_loc>3022</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_Equal_3Ux1U_1U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3019</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2966</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_6</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_6</instance_name>
			<source_loc>3019</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>2945</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2927</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_3_2_0_4</module_name>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_4</name>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_0_4_4</instance_name>
			<source_loc>2945</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_3_2_0_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3110</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3090</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_3_2_0_4</module_name>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_22</name>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_0_4_22</instance_name>
			<source_loc>3110</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_3_2_0_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3111</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3091</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_3_2_0_4</module_name>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_23</name>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_0_4_23</instance_name>
			<source_loc>3111</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_3_2_0_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3112</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3086</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_18</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_18</instance_name>
			<source_loc>3112</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3115</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3089</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Sub_3Ux1U_3S_4</module_name>
			<name>feature_write_addr_gen_Sub_3Ux1U_3S_4_20</name>
			<instance_name>feature_write_addr_gen_Sub_3Ux1U_3S_4_20</instance_name>
			<source_loc>3115</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>feature_write_addr_gen_Sub_3Ux1U_3S_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3123</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3121</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_1_25</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			<source_loc>3123</source_loc>
			<thread>_rd_en</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_1_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>2944</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2925</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_2</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_2</instance_name>
			<source_loc>2944</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3124</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3120</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_1</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_1_24</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_1_24</instance_name>
			<source_loc>3124</source_loc>
			<thread>_rd_en</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_1_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>2943</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2926</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Add_3Ux1U_3U_4</module_name>
			<name>feature_write_addr_gen_Add_3Ux1U_3U_4_3</name>
			<instance_name>feature_write_addr_gen_Add_3Ux1U_3U_4_3</instance_name>
			<source_loc>2943</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>feature_write_addr_gen_Add_3Ux1U_3U_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3157</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3141</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Add_3Ux1U_3U_4</module_name>
			<name>feature_write_addr_gen_Add_3Ux1U_3U_4_28</name>
			<instance_name>feature_write_addr_gen_Add_3Ux1U_3U_4_28</instance_name>
			<source_loc>3157</source_loc>
			<thread>_rd_ptr</thread>
			<dissolved_to>feature_write_addr_gen_Add_3Ux1U_3U_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3158</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3140</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_27</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_27</instance_name>
			<source_loc>3158</source_loc>
			<thread>_rd_ptr</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3159</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3142</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_3_2_0_4</module_name>
			<name>feature_write_addr_gen_N_Mux_3_2_0_4_29</name>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_0_4_29</instance_name>
			<source_loc>3159</source_loc>
			<thread>_rd_ptr</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_3_2_0_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3296</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3280</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_32_2_3_4</module_name>
			<name>feature_write_addr_gen_N_Mux_32_2_3_4_47</name>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_3_4_47</instance_name>
			<source_loc>3296</source_loc>
			<thread>_up_count</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_32_2_3_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3160</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3139</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_26</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_26</instance_name>
			<source_loc>3160</source_loc>
			<thread>_rd_ptr</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3189</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3174</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_31</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_31</instance_name>
			<source_loc>3189</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3295</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3279</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_32_2_2_4</module_name>
			<name>feature_write_addr_gen_N_Mux_32_2_2_4_46</name>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_2_4_46</instance_name>
			<source_loc>3295</source_loc>
			<thread>_up_count</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_32_2_2_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3192</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3186</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_MuxB_320_8_1_1</module_name>
			<name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</name>
			<instance_name>feature_write_addr_gen_N_MuxB_320_8_1_1_32</instance_name>
			<source_loc>3192</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>feature_write_addr_gen_N_MuxB_320_8_1_1_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3193</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3173</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_30</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_30</instance_name>
			<source_loc>3193</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3233</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3223</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_And_1Ux1U_1U_4_42</name>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_42</instance_name>
			<source_loc>3233</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_And_1Ux1U_1U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3236</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3216</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_MuxB_320_2_4_4</module_name>
			<name>feature_write_addr_gen_N_MuxB_320_2_4_4_40</name>
			<instance_name>feature_write_addr_gen_N_MuxB_320_2_4_4_40</instance_name>
			<source_loc>3236</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_N_MuxB_320_2_4_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3239</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3218</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_MuxB_320_2_5_4</module_name>
			<name>feature_write_addr_gen_N_MuxB_320_2_5_4_41</name>
			<instance_name>feature_write_addr_gen_N_MuxB_320_2_5_4_41</instance_name>
			<source_loc>3239</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_N_MuxB_320_2_5_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3242</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3229</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_32_2_2_4</module_name>
			<name>feature_write_addr_gen_N_Mux_32_2_2_4_44</name>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_2_4_44</instance_name>
			<source_loc>3242</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_32_2_2_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3245</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3228</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_N_Mux_32_2_6_4</module_name>
			<name>feature_write_addr_gen_N_Mux_32_2_6_4_39</name>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_6_4_39</instance_name>
			<source_loc>3245</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_N_Mux_32_2_6_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3246</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3214</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<name>feature_write_addr_gen_Not_1U_1U_4_34</name>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_34</instance_name>
			<source_loc>3246</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_Not_1U_1U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3249</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3222</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
			<name>feature_write_addr_gen_Not_1U_1U_4_37</name>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_37</instance_name>
			<source_loc>3249</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_Not_1U_1U_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3293</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3278</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Add_32Ux1U_32U_4</module_name>
			<name>feature_write_addr_gen_Add_32Ux1U_32U_4_45</name>
			<instance_name>feature_write_addr_gen_Add_32Ux1U_32U_4_45</instance_name>
			<source_loc>3293</source_loc>
			<thread>_up_count</thread>
			<dissolved_to>feature_write_addr_gen_Add_32Ux1U_32U_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3252</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3213,3221,3225</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
			<name>feature_write_addr_gen_OrReduction_3U_1U_4_36</name>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_36</instance_name>
			<source_loc>3252</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_OrReduction_3U_1U_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3259</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3215</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_35</name>
			<instance_name>feature_write_addr_gen_Or_1Ux1U_1U_4_35</instance_name>
			<source_loc>3259</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_Or_1Ux1U_1U_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3262</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3226</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
			<name>feature_write_addr_gen_Or_1Ux1U_1U_4_43</name>
			<instance_name>feature_write_addr_gen_Or_1Ux1U_1U_4_43</instance_name>
			<source_loc>3262</source_loc>
			<thread>_assign</thread>
			<dissolved_to>feature_write_addr_gen_Or_1Ux1U_1U_4_43</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 1 warnings, area=28935, bits=2604</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>1290</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>26</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>150</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>150</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>56</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>61</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>38</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>21</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>160</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>39</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>78</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>42</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>39</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>13</count>
		</message_count>
	</message_counts>
	<end_time>Wed Dec 16 18:22:49 2020</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>9</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>9</real_time>
			<cpu_time>1</cpu_time>
		</phase>
	</timers>
	<footprint>541084</footprint>
	<subprocess_footprint>626640</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
