#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Apr 26 11:49:06 2016
# Process ID: 8588
# Log file: /home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/impl_1/top.vdi
# Journal file: /home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
