# DESIGN-OF-a-32-BIT-RISC-PROCESSOR
Design a 32-bit RISC microprocessor with load-store architecture with a 4-stage pipeline
