{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712255545527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712255545527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 21:32:25 2024 " "Processing started: Thu Apr 04 21:32:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712255545527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712255545527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uartt -c uartt " "Command: quartus_sta uartt -c uartt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712255545527 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712255545617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712255546391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712255546391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255546431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255546431 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712255546811 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uartt.sdc " "Synopsys Design Constraints File file not found: 'uartt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712255546943 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255546943 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " "create_clock -period 1.000 -name InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712255546963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712255546963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst\|uart_controller:inst1\|bsy UART:inst\|uart_controller:inst1\|bsy " "create_clock -period 1.000 -name UART:inst\|uart_controller:inst1\|bsy UART:inst\|uart_controller:inst1\|bsy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712255546963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst\|uart_clk_divN:inst\|clk_out UART:inst\|uart_clk_divN:inst\|clk_out " "create_clock -period 1.000 -name UART:inst\|uart_clk_divN:inst\|clk_out UART:inst\|uart_clk_divN:inst\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712255546963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW0 SW0 " "create_clock -period 1.000 -name SW0 SW0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712255546963 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712255546963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712255547003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712255547013 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712255547013 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712255547033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712255547476 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712255547476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.235 " "Worst-case setup slack is -9.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.235          -32589.027 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -9.235          -32589.027 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.392            -405.279 clk_50MHz  " "   -5.392            -405.279 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.052              -3.052 SW0  " "   -3.052              -3.052 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.707             -19.640 UART:inst\|uart_controller:inst1\|bsy  " "   -2.707             -19.640 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.395             -32.259 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.395             -32.259 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255547476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.013 " "Worst-case hold slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 SW0  " "    0.013               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.308               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 clk_50MHz  " "    0.432               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.443               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.616               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.616               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255547536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.926 " "Worst-case recovery slack is -6.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.926            -181.261 clk_50MHz  " "   -6.926            -181.261 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.097             -30.528 UART:inst\|uart_controller:inst1\|bsy  " "   -4.097             -30.528 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125             -31.774 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.125             -31.774 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255547546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.124 " "Worst-case removal slack is 1.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    1.124               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303               0.000 clk_50MHz  " "    1.303               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.946               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.946               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255547566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -3215.555 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -0.538           -3215.555 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -87.195 clk_50MHz  " "   -0.538             -87.195 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -12.155 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.538             -12.155 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 SW0  " "    0.330               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.411               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255547566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255547566 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712255547687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712255547737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712255550546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712255550797 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712255550890 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712255550890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.862 " "Worst-case setup slack is -8.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.862          -31355.816 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -8.862          -31355.816 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.472            -395.539 clk_50MHz  " "   -5.472            -395.539 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.930              -2.930 SW0  " "   -2.930              -2.930 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623             -19.186 UART:inst\|uart_controller:inst1\|bsy  " "   -2.623             -19.186 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.356             -30.938 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.356             -30.938 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255550890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.304 " "Worst-case hold slack is -0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -0.304 SW0  " "   -0.304              -0.304 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk_50MHz  " "    0.301               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.334               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.375               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.648               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255550940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.530 " "Worst-case recovery slack is -6.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.530            -168.217 clk_50MHz  " "   -6.530            -168.217 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.155             -31.159 UART:inst\|uart_controller:inst1\|bsy  " "   -4.155             -31.159 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093             -31.289 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -2.093             -31.289 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255550960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.032 " "Worst-case removal slack is 1.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 clk_50MHz  " "    1.032               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    1.220               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.887               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.887               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255550970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -3177.365 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -0.538           -3177.365 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -88.901 clk_50MHz  " "   -0.538             -88.901 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -12.178 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.538             -12.178 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 SW0  " "    0.320               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.371               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255550980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255550980 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712255551060 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712255551210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712255553939 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712255554173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712255554213 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712255554213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.156 " "Worst-case setup slack is -5.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.156          -17861.045 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -5.156          -17861.045 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.773            -166.005 clk_50MHz  " "   -2.773            -166.005 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.053              -2.053 SW0  " "   -2.053              -2.053 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.012              -6.955 UART:inst\|uart_controller:inst1\|bsy  " "   -1.012              -6.955 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913             -11.366 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.913             -11.366 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk_50MHz  " "    0.184               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.192               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.204               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.265               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 SW0  " "    0.276               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.376 " "Worst-case recovery slack is -4.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.376            -104.978 clk_50MHz  " "   -4.376            -104.978 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665             -12.072 UART:inst\|uart_controller:inst1\|bsy  " "   -1.665             -12.072 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626              -9.358 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.626              -9.358 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.319 " "Worst-case removal slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 clk_50MHz  " "    0.319               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.599               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.215               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.215               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.407 " "Worst-case minimum pulse width slack is -0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407             -10.946 clk_50MHz  " "   -0.407             -10.946 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 SW0  " "   -0.010              -0.010 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.024               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.124               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.471               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554303 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712255554393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712255554644 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712255554695 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712255554695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.446 " "Worst-case setup slack is -4.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.446          -15517.910 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "   -4.446          -15517.910 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.508            -141.879 clk_50MHz  " "   -2.508            -141.879 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.619              -1.619 SW0  " "   -1.619              -1.619 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851              -5.817 UART:inst\|uart_controller:inst1\|bsy  " "   -0.851              -5.817 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -9.446 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.754              -9.446 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.050 " "Worst-case hold slack is 0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 SW0  " "    0.050               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 clk_50MHz  " "    0.078               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.127               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.181               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.254               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.748 " "Worst-case recovery slack is -3.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.748             -89.797 clk_50MHz  " "   -3.748             -89.797 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591             -11.636 UART:inst\|uart_controller:inst1\|bsy  " "   -1.591             -11.636 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.646              -9.656 UART:inst\|uart_clk_divN:inst\|clk_out  " "   -0.646              -9.656 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.163 " "Worst-case removal slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk_50MHz  " "    0.163               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.675               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.201               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    1.201               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.392 " "Worst-case minimum pulse width slack is -0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392             -11.195 clk_50MHz  " "   -0.392             -11.195 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 SW0  " "   -0.003              -0.003 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 UART:inst\|uart_clk_divN:inst\|clk_out  " "    0.040               0.000 UART:inst\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out  " "    0.146               0.000 InstructionBuffer:inst1\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 UART:inst\|uart_controller:inst1\|bsy  " "    0.478               0.000 UART:inst\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712255554786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712255554786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712255556318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712255556318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5159 " "Peak virtual memory: 5159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712255556408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 21:32:36 2024 " "Processing ended: Thu Apr 04 21:32:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712255556408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712255556408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712255556408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712255556408 ""}
