#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Apr 20 23:07:58 2022
# Process ID: 16340
# Current directory: E:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.runs/design_1_eucDis32_int_0_0_synth_1
# Command line: vivado.exe -log design_1_eucDis32_int_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_eucDis32_int_0_0.tcl
# Log file: E:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.runs/design_1_eucDis32_int_0_0_synth_1/design_1_eucDis32_int_0_0.vds
# Journal file: E:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.runs/design_1_eucDis32_int_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_eucDis32_int_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.918 ; gain = 111.871
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/ip_exported/eucDis32_int_1024'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.cache/ip 
Command: synth_design -top design_1_eucDis32_int_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_eucDis32_int_0_0' [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_eucDis32_int_0_0/synth/design_1_eucDis32_int_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'eucDis32_int' [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int.v:12]
INFO: [Synth 8-6157] synthesizing module 'eucDis32_int_sqrt_fixed_32_32_s' [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'eucDis32_int_sqrt_fixed_32_32_s' (1#1) [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'eucDis32_int_control_s_axi' [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'eucDis32_int_control_s_axi_ram' [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int_control_s_axi.v:2787]
INFO: [Synth 8-6155] done synthesizing module 'eucDis32_int_control_s_axi_ram' (2#1) [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int_control_s_axi.v:2787]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int_control_s_axi.v:1450]
INFO: [Synth 8-6155] done synthesizing module 'eucDis32_int_control_s_axi' (3#1) [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'eucDis32_int_mul_32s_32s_32_2_1' [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'eucDis32_int_mul_32s_32s_32_2_1' (4#1) [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'eucDis32_int' (5#1) [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ipshared/db2f/hdl/verilog/eucDis32_int.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_eucDis32_int_0_0' (6#1) [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_eucDis32_int_0_0/synth/design_1_eucDis32_int_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 1413.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_eucDis32_int_0_0/constraints/eucDis32_int_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_eucDis32_int_0_0/constraints/eucDis32_int_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.runs/design_1_eucDis32_int_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.runs/design_1_eucDis32_int_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1413.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.877 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.runs/design_1_eucDis32_int_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'eucDis32_int_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'eucDis32_int_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'eucDis32_int_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'eucDis32_int_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:15 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 28    
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               35 Bit    Registers := 7     
	               32 Bit    Registers := 196   
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 82    
+---Multipliers : 
	              32x32  Multipliers := 32    
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 32    
+---Muxes : 
	   2 Input   35 Bit        Muxes := 16    
	   2 Input   32 Bit        Muxes := 193   
	   2 Input   16 Bit        Muxes := 17    
	  16 Input   15 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 32    
	   2 Input    6 Bit        Muxes := 13    
	   3 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 35    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 40    
	  33 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1532_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1532_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: register reg_1532_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1532_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1544_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1544_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register reg_1544_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1544_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1536_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1536_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: register reg_1536_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1536_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1540_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1540_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register reg_1540_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1540_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1568_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1568_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: register reg_1568_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1568_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1576_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1576_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: register reg_1576_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U21/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1576_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U21/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U21/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1564_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1564_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: register reg_1564_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1564_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1572_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1572_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: register reg_1572_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1572_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1504_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1504_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: register reg_1504_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U3/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1504_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U3/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U3/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1500_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1500_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: register reg_1500_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1500_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1512_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1512_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: register reg_1512_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U5/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1512_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U5/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U5/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1508_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1508_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: register reg_1508_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U4/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1508_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U4/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U4/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1592_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1592_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: register reg_1592_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U25/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1592_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U25/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U25/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1584_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1584_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: register reg_1584_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U23/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1584_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U23/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U23/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1580_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1580_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: register reg_1580_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U22/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1580_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U22/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U22/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1588_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1588_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: register reg_1588_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U24/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1588_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U24/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U24/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1600_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1600_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: register reg_1600_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U27/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1600_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U27/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U27/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1596_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1596_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: register reg_1596_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1596_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1608_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1608_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: register reg_1608_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U29/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1608_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U29/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U29/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1604_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1604_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: register reg_1604_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U28/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1604_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U28/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U28/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1560_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1560_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: register reg_1560_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1560_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1552_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1552_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: register reg_1552_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1552_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1548_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1548_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register reg_1548_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1548_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1556_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1556_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: register reg_1556_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1556_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1520_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1520_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: register reg_1520_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1520_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1528_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1528_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: register reg_1528_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1528_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1516_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1516_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: register reg_1516_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U6/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1516_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U6/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U6/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1524_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1524_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: register reg_1524_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1524_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1616_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1616_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: register reg_1616_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U31/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1616_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U31/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U31/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1624_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1624_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: register reg_1624_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U33/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1624_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U33/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U33/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1612_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1612_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: register reg_1612_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U30/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1612_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U30/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U30/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/tmp_product, operation Mode is: A2*B2.
DSP Report: register reg_1620_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1620_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: register reg_1620_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U32/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register reg_1620_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U32/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U32/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:20 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_1532_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1532_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_1544_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1544_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_1536_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1536_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_1540_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1540_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1568_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U21/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1576_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U21/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U21/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U21/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1564_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1572_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1504_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U3/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1500_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1512_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U5/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1508_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U4/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U25/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1592_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U25/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U25/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U25/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U23/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1584_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U23/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U23/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U23/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U22/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1580_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U22/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U22/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U22/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U24/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1588_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U24/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U24/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U24/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U27/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1600_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U27/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U27/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U27/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U26/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1596_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U26/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U26/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U26/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U29/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1608_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U29/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U29/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U29/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U28/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1604_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U28/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U28/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U28/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_1560_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1560_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_1552_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1552_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_1548_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1548_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register reg_1556_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1556_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1520_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1528_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1516_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U6/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1524_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U31/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1616_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U31/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U31/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U31/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U33/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1624_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U33/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U33/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U33/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U30/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1612_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U30/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U30/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U30/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/tmp_product, operation Mode is (post resource management): A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U32/dout_reg, operation Mode is (post resource management): (PCIN>>17)+A2*B2.
DSP Report: register reg_1620_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U32/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U32/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U32/dout_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucDis32_int | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|eucDis32_int | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:49 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:03:02 . Memory (MB): peak = 1413.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|eucDis32_int_control_s_axi_ram: | mem_reg    | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+--------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_9/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_9/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_10/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_10/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_11/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_11/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_12/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_12/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_13/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_13/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_14/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_14/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_15/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_A_15/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_9/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_9/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_10/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_10/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_11/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_11/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_12/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_12/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_13/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_13/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_14/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_14/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_15/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_U/int_B_15/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:03:16 . Memory (MB): peak = 1471.055 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:42 ; elapsed = 00:03:23 . Memory (MB): peak = 1484.469 ; gain = 70.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:42 ; elapsed = 00:03:23 . Memory (MB): peak = 1484.469 ; gain = 70.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:03:26 . Memory (MB): peak = 1484.469 ; gain = 70.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:03:26 . Memory (MB): peak = 1484.469 ; gain = 70.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:45 ; elapsed = 00:03:26 . Memory (MB): peak = 1484.488 ; gain = 70.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:45 ; elapsed = 00:03:26 . Memory (MB): peak = 1484.488 ; gain = 70.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_read_reg_1492_pp0_iter6_reg_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_44_reg_1635_reg[30]           | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_44_reg_1635_reg[28]           | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_44_reg_1635_reg[26]           | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_44_reg_1635_reg[24]           | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_34_reg_1520_reg[18]           | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_36_reg_1543_reg[14]           | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_37_reg_1566_reg[10]           | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_40_reg_1589_reg[6]            | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/p_Result_81_reg_1606_reg[0]           | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/x_l_I_V_42_reg_1612_reg[2]            | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/p_Result_87_reg_1629_reg[0]           | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|eucDis32_int | grp_sqrt_fixed_32_32_s_fu_1395/p_Result_93_reg_1648_reg[0]           | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1303|
|2     |DSP48E1  |    72|
|4     |LUT1     |    42|
|5     |LUT2     |  2885|
|6     |LUT3     |   976|
|7     |LUT4     |   895|
|8     |LUT5     |   628|
|9     |LUT6     |  3032|
|10    |RAMB36E1 |    32|
|11    |SRL16E   |    32|
|12    |FDRE     |  3896|
|13    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:45 ; elapsed = 00:03:26 . Memory (MB): peak = 1484.488 ; gain = 70.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:03:12 . Memory (MB): peak = 1484.488 ; gain = 70.625
Synthesis Optimization Complete : Time (s): cpu = 00:02:45 ; elapsed = 00:03:26 . Memory (MB): peak = 1484.488 ; gain = 70.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1484.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1407 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1484.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 91fd3c2e
INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:54 . Memory (MB): peak = 1484.488 ; gain = 234.852
INFO: [Common 17-1381] The checkpoint 'E:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.runs/design_1_eucDis32_int_0_0_synth_1/design_1_eucDis32_int_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_eucDis32_int_0_0, cache-ID = 6609a7a5b6b61e6b
INFO: [Coretcl 2-1174] Renamed 67 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Magisterio/IPD-432/Tarea_4/ipd432_tarea_4/soc/vivado/project_1/project_1.runs/design_1_eucDis32_int_0_0_synth_1/design_1_eucDis32_int_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_eucDis32_int_0_0_utilization_synth.rpt -pb design_1_eucDis32_int_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 23:12:30 2022...
