
ICI-S8-Paso1-Atollic-debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00010aa0  08000000  08000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  08010aa0  08010aa0  00020aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         0000079c  200000c0  08010aa8  000300c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000878  20000860  08011248  0003085c  2**3
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0003085c  2**0
                  CONTENTS, READONLY
  5 .comment      0000007c  00000000  00000000  00030884  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006061f  00000000  00000000  00030900  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000c0df  00000000  00000000  00090f1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0001c3b0  00000000  00000000  0009cffe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00002278  00000000  00000000  000b93b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00002690  00000000  00000000  000bb628  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00014514  00000000  00000000  000bdcb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000fa17  00000000  00000000  000d21cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00007110  00000000  00000000  000e1be4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 40 00 20 8d 5d 00 08 e1 5d 00 08 e1 5d 00 08     .@. .]...]...]..
	...
 800002c:	e1 5d 00 08 00 00 00 00 00 00 00 00 e1 5d 00 08     .]...........]..
 800003c:	e1 5d 00 08 e1 5d 00 08 00 00 00 00 e1 5d 00 08     .]...].......]..
 800004c:	e1 5d 00 08 e1 5d 00 08 e1 5d 00 08 e1 5d 00 08     .]...]...]...]..
 800005c:	e1 5d 00 08 00 00 00 00 e1 5d 00 08 e1 5d 00 08     .].......]...]..
 800006c:	e1 5d 00 08 e1 5d 00 08 e1 5d 00 08 e1 5d 00 08     .]...]...]...]..
 800007c:	00 00 00 00 e1 5d 00 08 e1 5d 00 08 e1 5d 00 08     .....]...]...]..
 800008c:	e1 5d 00 08 e1 5d 00 08 e1 5d 00 08 e1 5d 00 08     .]...]...]...]..
 800009c:	e1 5d 00 08 e1 5d 00 08 e1 5d 00 08 e1 5d 00 08     .]...]...]...]..
 80000ac:	e1 5d 00 08 e1 5d 00 08 e1 5d 00 08 00 00 00 00     .]...]...]......
 80000bc:	e1 5d 00 08                                         .]..

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000860 	.word	0x20000860
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800f5dc 	.word	0x0800f5dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000864 	.word	0x20000864
 8000104:	0800f5dc 	.word	0x0800f5dc

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_uhi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5a09      	ldrh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	1c10      	adds	r0, r2, #0
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	1c19      	adds	r1, r3, #0
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 ffa3 	bl	800239c <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 fefd 	bl	8002260 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 ff95 	bl	800239c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 ff8b 	bl	800239c <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 ff1d 	bl	80022d4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 ff13 	bl	80022d4 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	1c08      	adds	r0, r1, #0
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fcd3 	bl	8000e70 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fc65 	bl	8000da4 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fcc5 	bl	8000e70 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fcbb 	bl	8000e70 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc71 	bl	8000df0 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fc67 	bl	8000df0 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			; (mov r8, r8)

08000530 <__aeabi_uldivmod>:
 8000530:	2b00      	cmp	r3, #0
 8000532:	d111      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000534:	2a00      	cmp	r2, #0
 8000536:	d10f      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000538:	2900      	cmp	r1, #0
 800053a:	d100      	bne.n	800053e <__aeabi_uldivmod+0xe>
 800053c:	2800      	cmp	r0, #0
 800053e:	d002      	beq.n	8000546 <__aeabi_uldivmod+0x16>
 8000540:	2100      	movs	r1, #0
 8000542:	43c9      	mvns	r1, r1
 8000544:	1c08      	adds	r0, r1, #0
 8000546:	b407      	push	{r0, r1, r2}
 8000548:	4802      	ldr	r0, [pc, #8]	; (8000554 <__aeabi_uldivmod+0x24>)
 800054a:	a102      	add	r1, pc, #8	; (adr r1, 8000554 <__aeabi_uldivmod+0x24>)
 800054c:	1840      	adds	r0, r0, r1
 800054e:	9002      	str	r0, [sp, #8]
 8000550:	bd03      	pop	{r0, r1, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	fffffee9 	.word	0xfffffee9
 8000558:	b403      	push	{r0, r1}
 800055a:	4668      	mov	r0, sp
 800055c:	b501      	push	{r0, lr}
 800055e:	9802      	ldr	r0, [sp, #8]
 8000560:	f000 f886 	bl	8000670 <__udivmoddi4>
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	469e      	mov	lr, r3
 8000568:	b002      	add	sp, #8
 800056a:	bc0c      	pop	{r2, r3}
 800056c:	4770      	bx	lr
 800056e:	46c0      	nop			; (mov r8, r8)

08000570 <__aeabi_lmul>:
 8000570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000572:	46ce      	mov	lr, r9
 8000574:	4647      	mov	r7, r8
 8000576:	0415      	lsls	r5, r2, #16
 8000578:	0c2d      	lsrs	r5, r5, #16
 800057a:	002e      	movs	r6, r5
 800057c:	b580      	push	{r7, lr}
 800057e:	0407      	lsls	r7, r0, #16
 8000580:	0c14      	lsrs	r4, r2, #16
 8000582:	0c3f      	lsrs	r7, r7, #16
 8000584:	4699      	mov	r9, r3
 8000586:	0c03      	lsrs	r3, r0, #16
 8000588:	437e      	muls	r6, r7
 800058a:	435d      	muls	r5, r3
 800058c:	4367      	muls	r7, r4
 800058e:	4363      	muls	r3, r4
 8000590:	197f      	adds	r7, r7, r5
 8000592:	0c34      	lsrs	r4, r6, #16
 8000594:	19e4      	adds	r4, r4, r7
 8000596:	469c      	mov	ip, r3
 8000598:	42a5      	cmp	r5, r4
 800059a:	d903      	bls.n	80005a4 <__aeabi_lmul+0x34>
 800059c:	2380      	movs	r3, #128	; 0x80
 800059e:	025b      	lsls	r3, r3, #9
 80005a0:	4698      	mov	r8, r3
 80005a2:	44c4      	add	ip, r8
 80005a4:	464b      	mov	r3, r9
 80005a6:	4351      	muls	r1, r2
 80005a8:	4343      	muls	r3, r0
 80005aa:	0436      	lsls	r6, r6, #16
 80005ac:	0c36      	lsrs	r6, r6, #16
 80005ae:	0c25      	lsrs	r5, r4, #16
 80005b0:	0424      	lsls	r4, r4, #16
 80005b2:	4465      	add	r5, ip
 80005b4:	19a4      	adds	r4, r4, r6
 80005b6:	1859      	adds	r1, r3, r1
 80005b8:	1949      	adds	r1, r1, r5
 80005ba:	0020      	movs	r0, r4
 80005bc:	bc0c      	pop	{r2, r3}
 80005be:	4690      	mov	r8, r2
 80005c0:	4699      	mov	r9, r3
 80005c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080005c4 <__aeabi_f2uiz>:
 80005c4:	219e      	movs	r1, #158	; 0x9e
 80005c6:	b510      	push	{r4, lr}
 80005c8:	05c9      	lsls	r1, r1, #23
 80005ca:	1c04      	adds	r4, r0, #0
 80005cc:	f7ff ffa6 	bl	800051c <__aeabi_fcmpge>
 80005d0:	2800      	cmp	r0, #0
 80005d2:	d103      	bne.n	80005dc <__aeabi_f2uiz+0x18>
 80005d4:	1c20      	adds	r0, r4, #0
 80005d6:	f000 ff49 	bl	800146c <__aeabi_f2iz>
 80005da:	bd10      	pop	{r4, pc}
 80005dc:	219e      	movs	r1, #158	; 0x9e
 80005de:	1c20      	adds	r0, r4, #0
 80005e0:	05c9      	lsls	r1, r1, #23
 80005e2:	f000 fda7 	bl	8001134 <__aeabi_fsub>
 80005e6:	f000 ff41 	bl	800146c <__aeabi_f2iz>
 80005ea:	2380      	movs	r3, #128	; 0x80
 80005ec:	061b      	lsls	r3, r3, #24
 80005ee:	469c      	mov	ip, r3
 80005f0:	4460      	add	r0, ip
 80005f2:	e7f2      	b.n	80005da <__aeabi_f2uiz+0x16>

080005f4 <__aeabi_d2uiz>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	2200      	movs	r2, #0
 80005f8:	4b0c      	ldr	r3, [pc, #48]	; (800062c <__aeabi_d2uiz+0x38>)
 80005fa:	0004      	movs	r4, r0
 80005fc:	000d      	movs	r5, r1
 80005fe:	f7ff ff53 	bl	80004a8 <__aeabi_dcmpge>
 8000602:	2800      	cmp	r0, #0
 8000604:	d104      	bne.n	8000610 <__aeabi_d2uiz+0x1c>
 8000606:	0020      	movs	r0, r4
 8000608:	0029      	movs	r1, r5
 800060a:	f002 fcdf 	bl	8002fcc <__aeabi_d2iz>
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <__aeabi_d2uiz+0x38>)
 8000612:	2200      	movs	r2, #0
 8000614:	0020      	movs	r0, r4
 8000616:	0029      	movs	r1, r5
 8000618:	f002 f9a2 	bl	8002960 <__aeabi_dsub>
 800061c:	f002 fcd6 	bl	8002fcc <__aeabi_d2iz>
 8000620:	2380      	movs	r3, #128	; 0x80
 8000622:	061b      	lsls	r3, r3, #24
 8000624:	469c      	mov	ip, r3
 8000626:	4460      	add	r0, ip
 8000628:	e7f1      	b.n	800060e <__aeabi_d2uiz+0x1a>
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	41e00000 	.word	0x41e00000

08000630 <__aeabi_f2ulz>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f002 fd79 	bl	8003128 <__aeabi_f2d>
 8000636:	2200      	movs	r2, #0
 8000638:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <__aeabi_f2ulz+0x38>)
 800063a:	000d      	movs	r5, r1
 800063c:	0004      	movs	r4, r0
 800063e:	f001 ff0f 	bl	8002460 <__aeabi_dmul>
 8000642:	f7ff ffd7 	bl	80005f4 <__aeabi_d2uiz>
 8000646:	0006      	movs	r6, r0
 8000648:	f002 fd36 	bl	80030b8 <__aeabi_ui2d>
 800064c:	2200      	movs	r2, #0
 800064e:	4b07      	ldr	r3, [pc, #28]	; (800066c <__aeabi_f2ulz+0x3c>)
 8000650:	f001 ff06 	bl	8002460 <__aeabi_dmul>
 8000654:	0002      	movs	r2, r0
 8000656:	000b      	movs	r3, r1
 8000658:	0020      	movs	r0, r4
 800065a:	0029      	movs	r1, r5
 800065c:	f002 f980 	bl	8002960 <__aeabi_dsub>
 8000660:	f7ff ffc8 	bl	80005f4 <__aeabi_d2uiz>
 8000664:	0031      	movs	r1, r6
 8000666:	bd70      	pop	{r4, r5, r6, pc}
 8000668:	3df00000 	.word	0x3df00000
 800066c:	41f00000 	.word	0x41f00000

08000670 <__udivmoddi4>:
 8000670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000672:	4657      	mov	r7, sl
 8000674:	464e      	mov	r6, r9
 8000676:	4645      	mov	r5, r8
 8000678:	46de      	mov	lr, fp
 800067a:	b5e0      	push	{r5, r6, r7, lr}
 800067c:	0004      	movs	r4, r0
 800067e:	b083      	sub	sp, #12
 8000680:	000d      	movs	r5, r1
 8000682:	4692      	mov	sl, r2
 8000684:	4699      	mov	r9, r3
 8000686:	428b      	cmp	r3, r1
 8000688:	d82f      	bhi.n	80006ea <__udivmoddi4+0x7a>
 800068a:	d02c      	beq.n	80006e6 <__udivmoddi4+0x76>
 800068c:	4649      	mov	r1, r9
 800068e:	4650      	mov	r0, sl
 8000690:	f002 fe44 	bl	800331c <__clzdi2>
 8000694:	0029      	movs	r1, r5
 8000696:	0006      	movs	r6, r0
 8000698:	0020      	movs	r0, r4
 800069a:	f002 fe3f 	bl	800331c <__clzdi2>
 800069e:	1a33      	subs	r3, r6, r0
 80006a0:	4698      	mov	r8, r3
 80006a2:	3b20      	subs	r3, #32
 80006a4:	469b      	mov	fp, r3
 80006a6:	d500      	bpl.n	80006aa <__udivmoddi4+0x3a>
 80006a8:	e074      	b.n	8000794 <__udivmoddi4+0x124>
 80006aa:	4653      	mov	r3, sl
 80006ac:	465a      	mov	r2, fp
 80006ae:	4093      	lsls	r3, r2
 80006b0:	001f      	movs	r7, r3
 80006b2:	4653      	mov	r3, sl
 80006b4:	4642      	mov	r2, r8
 80006b6:	4093      	lsls	r3, r2
 80006b8:	001e      	movs	r6, r3
 80006ba:	42af      	cmp	r7, r5
 80006bc:	d829      	bhi.n	8000712 <__udivmoddi4+0xa2>
 80006be:	d026      	beq.n	800070e <__udivmoddi4+0x9e>
 80006c0:	465b      	mov	r3, fp
 80006c2:	1ba4      	subs	r4, r4, r6
 80006c4:	41bd      	sbcs	r5, r7
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	da00      	bge.n	80006cc <__udivmoddi4+0x5c>
 80006ca:	e079      	b.n	80007c0 <__udivmoddi4+0x150>
 80006cc:	2200      	movs	r2, #0
 80006ce:	2300      	movs	r3, #0
 80006d0:	9200      	str	r2, [sp, #0]
 80006d2:	9301      	str	r3, [sp, #4]
 80006d4:	2301      	movs	r3, #1
 80006d6:	465a      	mov	r2, fp
 80006d8:	4093      	lsls	r3, r2
 80006da:	9301      	str	r3, [sp, #4]
 80006dc:	2301      	movs	r3, #1
 80006de:	4642      	mov	r2, r8
 80006e0:	4093      	lsls	r3, r2
 80006e2:	9300      	str	r3, [sp, #0]
 80006e4:	e019      	b.n	800071a <__udivmoddi4+0xaa>
 80006e6:	4282      	cmp	r2, r0
 80006e8:	d9d0      	bls.n	800068c <__udivmoddi4+0x1c>
 80006ea:	2200      	movs	r2, #0
 80006ec:	2300      	movs	r3, #0
 80006ee:	9200      	str	r2, [sp, #0]
 80006f0:	9301      	str	r3, [sp, #4]
 80006f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <__udivmoddi4+0x8c>
 80006f8:	601c      	str	r4, [r3, #0]
 80006fa:	605d      	str	r5, [r3, #4]
 80006fc:	9800      	ldr	r0, [sp, #0]
 80006fe:	9901      	ldr	r1, [sp, #4]
 8000700:	b003      	add	sp, #12
 8000702:	bc3c      	pop	{r2, r3, r4, r5}
 8000704:	4690      	mov	r8, r2
 8000706:	4699      	mov	r9, r3
 8000708:	46a2      	mov	sl, r4
 800070a:	46ab      	mov	fp, r5
 800070c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800070e:	42a3      	cmp	r3, r4
 8000710:	d9d6      	bls.n	80006c0 <__udivmoddi4+0x50>
 8000712:	2200      	movs	r2, #0
 8000714:	2300      	movs	r3, #0
 8000716:	9200      	str	r2, [sp, #0]
 8000718:	9301      	str	r3, [sp, #4]
 800071a:	4643      	mov	r3, r8
 800071c:	2b00      	cmp	r3, #0
 800071e:	d0e8      	beq.n	80006f2 <__udivmoddi4+0x82>
 8000720:	07fb      	lsls	r3, r7, #31
 8000722:	0872      	lsrs	r2, r6, #1
 8000724:	431a      	orrs	r2, r3
 8000726:	4646      	mov	r6, r8
 8000728:	087b      	lsrs	r3, r7, #1
 800072a:	e00e      	b.n	800074a <__udivmoddi4+0xda>
 800072c:	42ab      	cmp	r3, r5
 800072e:	d101      	bne.n	8000734 <__udivmoddi4+0xc4>
 8000730:	42a2      	cmp	r2, r4
 8000732:	d80c      	bhi.n	800074e <__udivmoddi4+0xde>
 8000734:	1aa4      	subs	r4, r4, r2
 8000736:	419d      	sbcs	r5, r3
 8000738:	2001      	movs	r0, #1
 800073a:	1924      	adds	r4, r4, r4
 800073c:	416d      	adcs	r5, r5
 800073e:	2100      	movs	r1, #0
 8000740:	3e01      	subs	r6, #1
 8000742:	1824      	adds	r4, r4, r0
 8000744:	414d      	adcs	r5, r1
 8000746:	2e00      	cmp	r6, #0
 8000748:	d006      	beq.n	8000758 <__udivmoddi4+0xe8>
 800074a:	42ab      	cmp	r3, r5
 800074c:	d9ee      	bls.n	800072c <__udivmoddi4+0xbc>
 800074e:	3e01      	subs	r6, #1
 8000750:	1924      	adds	r4, r4, r4
 8000752:	416d      	adcs	r5, r5
 8000754:	2e00      	cmp	r6, #0
 8000756:	d1f8      	bne.n	800074a <__udivmoddi4+0xda>
 8000758:	465b      	mov	r3, fp
 800075a:	9800      	ldr	r0, [sp, #0]
 800075c:	9901      	ldr	r1, [sp, #4]
 800075e:	1900      	adds	r0, r0, r4
 8000760:	4169      	adcs	r1, r5
 8000762:	2b00      	cmp	r3, #0
 8000764:	db22      	blt.n	80007ac <__udivmoddi4+0x13c>
 8000766:	002b      	movs	r3, r5
 8000768:	465a      	mov	r2, fp
 800076a:	40d3      	lsrs	r3, r2
 800076c:	002a      	movs	r2, r5
 800076e:	4644      	mov	r4, r8
 8000770:	40e2      	lsrs	r2, r4
 8000772:	001c      	movs	r4, r3
 8000774:	465b      	mov	r3, fp
 8000776:	0015      	movs	r5, r2
 8000778:	2b00      	cmp	r3, #0
 800077a:	db2c      	blt.n	80007d6 <__udivmoddi4+0x166>
 800077c:	0026      	movs	r6, r4
 800077e:	409e      	lsls	r6, r3
 8000780:	0033      	movs	r3, r6
 8000782:	0026      	movs	r6, r4
 8000784:	4647      	mov	r7, r8
 8000786:	40be      	lsls	r6, r7
 8000788:	0032      	movs	r2, r6
 800078a:	1a80      	subs	r0, r0, r2
 800078c:	4199      	sbcs	r1, r3
 800078e:	9000      	str	r0, [sp, #0]
 8000790:	9101      	str	r1, [sp, #4]
 8000792:	e7ae      	b.n	80006f2 <__udivmoddi4+0x82>
 8000794:	4642      	mov	r2, r8
 8000796:	2320      	movs	r3, #32
 8000798:	1a9b      	subs	r3, r3, r2
 800079a:	4652      	mov	r2, sl
 800079c:	40da      	lsrs	r2, r3
 800079e:	4641      	mov	r1, r8
 80007a0:	0013      	movs	r3, r2
 80007a2:	464a      	mov	r2, r9
 80007a4:	408a      	lsls	r2, r1
 80007a6:	0017      	movs	r7, r2
 80007a8:	431f      	orrs	r7, r3
 80007aa:	e782      	b.n	80006b2 <__udivmoddi4+0x42>
 80007ac:	4642      	mov	r2, r8
 80007ae:	2320      	movs	r3, #32
 80007b0:	1a9b      	subs	r3, r3, r2
 80007b2:	002a      	movs	r2, r5
 80007b4:	4646      	mov	r6, r8
 80007b6:	409a      	lsls	r2, r3
 80007b8:	0023      	movs	r3, r4
 80007ba:	40f3      	lsrs	r3, r6
 80007bc:	4313      	orrs	r3, r2
 80007be:	e7d5      	b.n	800076c <__udivmoddi4+0xfc>
 80007c0:	4642      	mov	r2, r8
 80007c2:	2320      	movs	r3, #32
 80007c4:	2100      	movs	r1, #0
 80007c6:	1a9b      	subs	r3, r3, r2
 80007c8:	2200      	movs	r2, #0
 80007ca:	9100      	str	r1, [sp, #0]
 80007cc:	9201      	str	r2, [sp, #4]
 80007ce:	2201      	movs	r2, #1
 80007d0:	40da      	lsrs	r2, r3
 80007d2:	9201      	str	r2, [sp, #4]
 80007d4:	e782      	b.n	80006dc <__udivmoddi4+0x6c>
 80007d6:	4642      	mov	r2, r8
 80007d8:	2320      	movs	r3, #32
 80007da:	0026      	movs	r6, r4
 80007dc:	1a9b      	subs	r3, r3, r2
 80007de:	40de      	lsrs	r6, r3
 80007e0:	002f      	movs	r7, r5
 80007e2:	46b4      	mov	ip, r6
 80007e4:	4097      	lsls	r7, r2
 80007e6:	4666      	mov	r6, ip
 80007e8:	003b      	movs	r3, r7
 80007ea:	4333      	orrs	r3, r6
 80007ec:	e7c9      	b.n	8000782 <__udivmoddi4+0x112>
 80007ee:	46c0      	nop			; (mov r8, r8)

080007f0 <__aeabi_fadd>:
 80007f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007f2:	46c6      	mov	lr, r8
 80007f4:	024e      	lsls	r6, r1, #9
 80007f6:	0247      	lsls	r7, r0, #9
 80007f8:	0a76      	lsrs	r6, r6, #9
 80007fa:	0a7b      	lsrs	r3, r7, #9
 80007fc:	0044      	lsls	r4, r0, #1
 80007fe:	0fc5      	lsrs	r5, r0, #31
 8000800:	00f7      	lsls	r7, r6, #3
 8000802:	0048      	lsls	r0, r1, #1
 8000804:	4698      	mov	r8, r3
 8000806:	b500      	push	{lr}
 8000808:	0e24      	lsrs	r4, r4, #24
 800080a:	002a      	movs	r2, r5
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	0e00      	lsrs	r0, r0, #24
 8000810:	0fc9      	lsrs	r1, r1, #31
 8000812:	46bc      	mov	ip, r7
 8000814:	428d      	cmp	r5, r1
 8000816:	d067      	beq.n	80008e8 <__aeabi_fadd+0xf8>
 8000818:	1a22      	subs	r2, r4, r0
 800081a:	2a00      	cmp	r2, #0
 800081c:	dc00      	bgt.n	8000820 <__aeabi_fadd+0x30>
 800081e:	e0a5      	b.n	800096c <__aeabi_fadd+0x17c>
 8000820:	2800      	cmp	r0, #0
 8000822:	d13a      	bne.n	800089a <__aeabi_fadd+0xaa>
 8000824:	2f00      	cmp	r7, #0
 8000826:	d100      	bne.n	800082a <__aeabi_fadd+0x3a>
 8000828:	e093      	b.n	8000952 <__aeabi_fadd+0x162>
 800082a:	1e51      	subs	r1, r2, #1
 800082c:	2900      	cmp	r1, #0
 800082e:	d000      	beq.n	8000832 <__aeabi_fadd+0x42>
 8000830:	e0bc      	b.n	80009ac <__aeabi_fadd+0x1bc>
 8000832:	2401      	movs	r4, #1
 8000834:	1bdb      	subs	r3, r3, r7
 8000836:	015a      	lsls	r2, r3, #5
 8000838:	d546      	bpl.n	80008c8 <__aeabi_fadd+0xd8>
 800083a:	019b      	lsls	r3, r3, #6
 800083c:	099e      	lsrs	r6, r3, #6
 800083e:	0030      	movs	r0, r6
 8000840:	f002 fd4e 	bl	80032e0 <__clzsi2>
 8000844:	3805      	subs	r0, #5
 8000846:	4086      	lsls	r6, r0
 8000848:	4284      	cmp	r4, r0
 800084a:	dd00      	ble.n	800084e <__aeabi_fadd+0x5e>
 800084c:	e09d      	b.n	800098a <__aeabi_fadd+0x19a>
 800084e:	1b04      	subs	r4, r0, r4
 8000850:	0032      	movs	r2, r6
 8000852:	2020      	movs	r0, #32
 8000854:	3401      	adds	r4, #1
 8000856:	40e2      	lsrs	r2, r4
 8000858:	1b04      	subs	r4, r0, r4
 800085a:	40a6      	lsls	r6, r4
 800085c:	0033      	movs	r3, r6
 800085e:	1e5e      	subs	r6, r3, #1
 8000860:	41b3      	sbcs	r3, r6
 8000862:	2400      	movs	r4, #0
 8000864:	4313      	orrs	r3, r2
 8000866:	075a      	lsls	r2, r3, #29
 8000868:	d004      	beq.n	8000874 <__aeabi_fadd+0x84>
 800086a:	220f      	movs	r2, #15
 800086c:	401a      	ands	r2, r3
 800086e:	2a04      	cmp	r2, #4
 8000870:	d000      	beq.n	8000874 <__aeabi_fadd+0x84>
 8000872:	3304      	adds	r3, #4
 8000874:	015a      	lsls	r2, r3, #5
 8000876:	d529      	bpl.n	80008cc <__aeabi_fadd+0xdc>
 8000878:	3401      	adds	r4, #1
 800087a:	2cff      	cmp	r4, #255	; 0xff
 800087c:	d100      	bne.n	8000880 <__aeabi_fadd+0x90>
 800087e:	e081      	b.n	8000984 <__aeabi_fadd+0x194>
 8000880:	002a      	movs	r2, r5
 8000882:	019b      	lsls	r3, r3, #6
 8000884:	0a5b      	lsrs	r3, r3, #9
 8000886:	b2e4      	uxtb	r4, r4
 8000888:	025b      	lsls	r3, r3, #9
 800088a:	05e4      	lsls	r4, r4, #23
 800088c:	0a58      	lsrs	r0, r3, #9
 800088e:	07d2      	lsls	r2, r2, #31
 8000890:	4320      	orrs	r0, r4
 8000892:	4310      	orrs	r0, r2
 8000894:	bc04      	pop	{r2}
 8000896:	4690      	mov	r8, r2
 8000898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800089a:	2cff      	cmp	r4, #255	; 0xff
 800089c:	d0e3      	beq.n	8000866 <__aeabi_fadd+0x76>
 800089e:	2180      	movs	r1, #128	; 0x80
 80008a0:	0038      	movs	r0, r7
 80008a2:	04c9      	lsls	r1, r1, #19
 80008a4:	4308      	orrs	r0, r1
 80008a6:	4684      	mov	ip, r0
 80008a8:	2a1b      	cmp	r2, #27
 80008aa:	dd00      	ble.n	80008ae <__aeabi_fadd+0xbe>
 80008ac:	e082      	b.n	80009b4 <__aeabi_fadd+0x1c4>
 80008ae:	2020      	movs	r0, #32
 80008b0:	4661      	mov	r1, ip
 80008b2:	40d1      	lsrs	r1, r2
 80008b4:	1a82      	subs	r2, r0, r2
 80008b6:	4660      	mov	r0, ip
 80008b8:	4090      	lsls	r0, r2
 80008ba:	0002      	movs	r2, r0
 80008bc:	1e50      	subs	r0, r2, #1
 80008be:	4182      	sbcs	r2, r0
 80008c0:	430a      	orrs	r2, r1
 80008c2:	1a9b      	subs	r3, r3, r2
 80008c4:	015a      	lsls	r2, r3, #5
 80008c6:	d4b8      	bmi.n	800083a <__aeabi_fadd+0x4a>
 80008c8:	075a      	lsls	r2, r3, #29
 80008ca:	d1ce      	bne.n	800086a <__aeabi_fadd+0x7a>
 80008cc:	08de      	lsrs	r6, r3, #3
 80008ce:	002a      	movs	r2, r5
 80008d0:	2cff      	cmp	r4, #255	; 0xff
 80008d2:	d13a      	bne.n	800094a <__aeabi_fadd+0x15a>
 80008d4:	2e00      	cmp	r6, #0
 80008d6:	d100      	bne.n	80008da <__aeabi_fadd+0xea>
 80008d8:	e0ae      	b.n	8000a38 <__aeabi_fadd+0x248>
 80008da:	2380      	movs	r3, #128	; 0x80
 80008dc:	03db      	lsls	r3, r3, #15
 80008de:	4333      	orrs	r3, r6
 80008e0:	025b      	lsls	r3, r3, #9
 80008e2:	0a5b      	lsrs	r3, r3, #9
 80008e4:	24ff      	movs	r4, #255	; 0xff
 80008e6:	e7cf      	b.n	8000888 <__aeabi_fadd+0x98>
 80008e8:	1a21      	subs	r1, r4, r0
 80008ea:	2900      	cmp	r1, #0
 80008ec:	dd52      	ble.n	8000994 <__aeabi_fadd+0x1a4>
 80008ee:	2800      	cmp	r0, #0
 80008f0:	d031      	beq.n	8000956 <__aeabi_fadd+0x166>
 80008f2:	2cff      	cmp	r4, #255	; 0xff
 80008f4:	d0b7      	beq.n	8000866 <__aeabi_fadd+0x76>
 80008f6:	2080      	movs	r0, #128	; 0x80
 80008f8:	003e      	movs	r6, r7
 80008fa:	04c0      	lsls	r0, r0, #19
 80008fc:	4306      	orrs	r6, r0
 80008fe:	46b4      	mov	ip, r6
 8000900:	291b      	cmp	r1, #27
 8000902:	dd00      	ble.n	8000906 <__aeabi_fadd+0x116>
 8000904:	e0aa      	b.n	8000a5c <__aeabi_fadd+0x26c>
 8000906:	2620      	movs	r6, #32
 8000908:	4660      	mov	r0, ip
 800090a:	40c8      	lsrs	r0, r1
 800090c:	1a71      	subs	r1, r6, r1
 800090e:	4666      	mov	r6, ip
 8000910:	408e      	lsls	r6, r1
 8000912:	0031      	movs	r1, r6
 8000914:	1e4e      	subs	r6, r1, #1
 8000916:	41b1      	sbcs	r1, r6
 8000918:	4301      	orrs	r1, r0
 800091a:	185b      	adds	r3, r3, r1
 800091c:	0159      	lsls	r1, r3, #5
 800091e:	d5d3      	bpl.n	80008c8 <__aeabi_fadd+0xd8>
 8000920:	3401      	adds	r4, #1
 8000922:	2cff      	cmp	r4, #255	; 0xff
 8000924:	d100      	bne.n	8000928 <__aeabi_fadd+0x138>
 8000926:	e087      	b.n	8000a38 <__aeabi_fadd+0x248>
 8000928:	2201      	movs	r2, #1
 800092a:	4978      	ldr	r1, [pc, #480]	; (8000b0c <__aeabi_fadd+0x31c>)
 800092c:	401a      	ands	r2, r3
 800092e:	085b      	lsrs	r3, r3, #1
 8000930:	400b      	ands	r3, r1
 8000932:	4313      	orrs	r3, r2
 8000934:	e797      	b.n	8000866 <__aeabi_fadd+0x76>
 8000936:	2c00      	cmp	r4, #0
 8000938:	d000      	beq.n	800093c <__aeabi_fadd+0x14c>
 800093a:	e0a7      	b.n	8000a8c <__aeabi_fadd+0x29c>
 800093c:	2b00      	cmp	r3, #0
 800093e:	d000      	beq.n	8000942 <__aeabi_fadd+0x152>
 8000940:	e0b6      	b.n	8000ab0 <__aeabi_fadd+0x2c0>
 8000942:	1e3b      	subs	r3, r7, #0
 8000944:	d162      	bne.n	8000a0c <__aeabi_fadd+0x21c>
 8000946:	2600      	movs	r6, #0
 8000948:	2200      	movs	r2, #0
 800094a:	0273      	lsls	r3, r6, #9
 800094c:	0a5b      	lsrs	r3, r3, #9
 800094e:	b2e4      	uxtb	r4, r4
 8000950:	e79a      	b.n	8000888 <__aeabi_fadd+0x98>
 8000952:	0014      	movs	r4, r2
 8000954:	e787      	b.n	8000866 <__aeabi_fadd+0x76>
 8000956:	2f00      	cmp	r7, #0
 8000958:	d04d      	beq.n	80009f6 <__aeabi_fadd+0x206>
 800095a:	1e48      	subs	r0, r1, #1
 800095c:	2800      	cmp	r0, #0
 800095e:	d157      	bne.n	8000a10 <__aeabi_fadd+0x220>
 8000960:	4463      	add	r3, ip
 8000962:	2401      	movs	r4, #1
 8000964:	015a      	lsls	r2, r3, #5
 8000966:	d5af      	bpl.n	80008c8 <__aeabi_fadd+0xd8>
 8000968:	2402      	movs	r4, #2
 800096a:	e7dd      	b.n	8000928 <__aeabi_fadd+0x138>
 800096c:	2a00      	cmp	r2, #0
 800096e:	d124      	bne.n	80009ba <__aeabi_fadd+0x1ca>
 8000970:	1c62      	adds	r2, r4, #1
 8000972:	b2d2      	uxtb	r2, r2
 8000974:	2a01      	cmp	r2, #1
 8000976:	ddde      	ble.n	8000936 <__aeabi_fadd+0x146>
 8000978:	1bde      	subs	r6, r3, r7
 800097a:	0172      	lsls	r2, r6, #5
 800097c:	d535      	bpl.n	80009ea <__aeabi_fadd+0x1fa>
 800097e:	1afe      	subs	r6, r7, r3
 8000980:	000d      	movs	r5, r1
 8000982:	e75c      	b.n	800083e <__aeabi_fadd+0x4e>
 8000984:	002a      	movs	r2, r5
 8000986:	2300      	movs	r3, #0
 8000988:	e77e      	b.n	8000888 <__aeabi_fadd+0x98>
 800098a:	0033      	movs	r3, r6
 800098c:	4a60      	ldr	r2, [pc, #384]	; (8000b10 <__aeabi_fadd+0x320>)
 800098e:	1a24      	subs	r4, r4, r0
 8000990:	4013      	ands	r3, r2
 8000992:	e768      	b.n	8000866 <__aeabi_fadd+0x76>
 8000994:	2900      	cmp	r1, #0
 8000996:	d163      	bne.n	8000a60 <__aeabi_fadd+0x270>
 8000998:	1c61      	adds	r1, r4, #1
 800099a:	b2c8      	uxtb	r0, r1
 800099c:	2801      	cmp	r0, #1
 800099e:	dd4e      	ble.n	8000a3e <__aeabi_fadd+0x24e>
 80009a0:	29ff      	cmp	r1, #255	; 0xff
 80009a2:	d049      	beq.n	8000a38 <__aeabi_fadd+0x248>
 80009a4:	4463      	add	r3, ip
 80009a6:	085b      	lsrs	r3, r3, #1
 80009a8:	000c      	movs	r4, r1
 80009aa:	e75c      	b.n	8000866 <__aeabi_fadd+0x76>
 80009ac:	2aff      	cmp	r2, #255	; 0xff
 80009ae:	d041      	beq.n	8000a34 <__aeabi_fadd+0x244>
 80009b0:	000a      	movs	r2, r1
 80009b2:	e779      	b.n	80008a8 <__aeabi_fadd+0xb8>
 80009b4:	2201      	movs	r2, #1
 80009b6:	1a9b      	subs	r3, r3, r2
 80009b8:	e784      	b.n	80008c4 <__aeabi_fadd+0xd4>
 80009ba:	2c00      	cmp	r4, #0
 80009bc:	d01d      	beq.n	80009fa <__aeabi_fadd+0x20a>
 80009be:	28ff      	cmp	r0, #255	; 0xff
 80009c0:	d022      	beq.n	8000a08 <__aeabi_fadd+0x218>
 80009c2:	2480      	movs	r4, #128	; 0x80
 80009c4:	04e4      	lsls	r4, r4, #19
 80009c6:	4252      	negs	r2, r2
 80009c8:	4323      	orrs	r3, r4
 80009ca:	2a1b      	cmp	r2, #27
 80009cc:	dd00      	ble.n	80009d0 <__aeabi_fadd+0x1e0>
 80009ce:	e08a      	b.n	8000ae6 <__aeabi_fadd+0x2f6>
 80009d0:	001c      	movs	r4, r3
 80009d2:	2520      	movs	r5, #32
 80009d4:	40d4      	lsrs	r4, r2
 80009d6:	1aaa      	subs	r2, r5, r2
 80009d8:	4093      	lsls	r3, r2
 80009da:	1e5a      	subs	r2, r3, #1
 80009dc:	4193      	sbcs	r3, r2
 80009de:	4323      	orrs	r3, r4
 80009e0:	4662      	mov	r2, ip
 80009e2:	0004      	movs	r4, r0
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	000d      	movs	r5, r1
 80009e8:	e725      	b.n	8000836 <__aeabi_fadd+0x46>
 80009ea:	2e00      	cmp	r6, #0
 80009ec:	d000      	beq.n	80009f0 <__aeabi_fadd+0x200>
 80009ee:	e726      	b.n	800083e <__aeabi_fadd+0x4e>
 80009f0:	2200      	movs	r2, #0
 80009f2:	2400      	movs	r4, #0
 80009f4:	e7a9      	b.n	800094a <__aeabi_fadd+0x15a>
 80009f6:	000c      	movs	r4, r1
 80009f8:	e735      	b.n	8000866 <__aeabi_fadd+0x76>
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d04d      	beq.n	8000a9a <__aeabi_fadd+0x2aa>
 80009fe:	43d2      	mvns	r2, r2
 8000a00:	2a00      	cmp	r2, #0
 8000a02:	d0ed      	beq.n	80009e0 <__aeabi_fadd+0x1f0>
 8000a04:	28ff      	cmp	r0, #255	; 0xff
 8000a06:	d1e0      	bne.n	80009ca <__aeabi_fadd+0x1da>
 8000a08:	4663      	mov	r3, ip
 8000a0a:	24ff      	movs	r4, #255	; 0xff
 8000a0c:	000d      	movs	r5, r1
 8000a0e:	e72a      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a10:	29ff      	cmp	r1, #255	; 0xff
 8000a12:	d00f      	beq.n	8000a34 <__aeabi_fadd+0x244>
 8000a14:	0001      	movs	r1, r0
 8000a16:	e773      	b.n	8000900 <__aeabi_fadd+0x110>
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d061      	beq.n	8000ae0 <__aeabi_fadd+0x2f0>
 8000a1c:	24ff      	movs	r4, #255	; 0xff
 8000a1e:	2f00      	cmp	r7, #0
 8000a20:	d100      	bne.n	8000a24 <__aeabi_fadd+0x234>
 8000a22:	e720      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a24:	2280      	movs	r2, #128	; 0x80
 8000a26:	4641      	mov	r1, r8
 8000a28:	03d2      	lsls	r2, r2, #15
 8000a2a:	4211      	tst	r1, r2
 8000a2c:	d002      	beq.n	8000a34 <__aeabi_fadd+0x244>
 8000a2e:	4216      	tst	r6, r2
 8000a30:	d100      	bne.n	8000a34 <__aeabi_fadd+0x244>
 8000a32:	003b      	movs	r3, r7
 8000a34:	24ff      	movs	r4, #255	; 0xff
 8000a36:	e716      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a38:	24ff      	movs	r4, #255	; 0xff
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	e724      	b.n	8000888 <__aeabi_fadd+0x98>
 8000a3e:	2c00      	cmp	r4, #0
 8000a40:	d1ea      	bne.n	8000a18 <__aeabi_fadd+0x228>
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d058      	beq.n	8000af8 <__aeabi_fadd+0x308>
 8000a46:	2f00      	cmp	r7, #0
 8000a48:	d100      	bne.n	8000a4c <__aeabi_fadd+0x25c>
 8000a4a:	e70c      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a4c:	4463      	add	r3, ip
 8000a4e:	015a      	lsls	r2, r3, #5
 8000a50:	d400      	bmi.n	8000a54 <__aeabi_fadd+0x264>
 8000a52:	e739      	b.n	80008c8 <__aeabi_fadd+0xd8>
 8000a54:	4a2e      	ldr	r2, [pc, #184]	; (8000b10 <__aeabi_fadd+0x320>)
 8000a56:	000c      	movs	r4, r1
 8000a58:	4013      	ands	r3, r2
 8000a5a:	e704      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	e75c      	b.n	800091a <__aeabi_fadd+0x12a>
 8000a60:	2c00      	cmp	r4, #0
 8000a62:	d11e      	bne.n	8000aa2 <__aeabi_fadd+0x2b2>
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d040      	beq.n	8000aea <__aeabi_fadd+0x2fa>
 8000a68:	43c9      	mvns	r1, r1
 8000a6a:	2900      	cmp	r1, #0
 8000a6c:	d00b      	beq.n	8000a86 <__aeabi_fadd+0x296>
 8000a6e:	28ff      	cmp	r0, #255	; 0xff
 8000a70:	d036      	beq.n	8000ae0 <__aeabi_fadd+0x2f0>
 8000a72:	291b      	cmp	r1, #27
 8000a74:	dc47      	bgt.n	8000b06 <__aeabi_fadd+0x316>
 8000a76:	001c      	movs	r4, r3
 8000a78:	2620      	movs	r6, #32
 8000a7a:	40cc      	lsrs	r4, r1
 8000a7c:	1a71      	subs	r1, r6, r1
 8000a7e:	408b      	lsls	r3, r1
 8000a80:	1e59      	subs	r1, r3, #1
 8000a82:	418b      	sbcs	r3, r1
 8000a84:	4323      	orrs	r3, r4
 8000a86:	4463      	add	r3, ip
 8000a88:	0004      	movs	r4, r0
 8000a8a:	e747      	b.n	800091c <__aeabi_fadd+0x12c>
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d118      	bne.n	8000ac2 <__aeabi_fadd+0x2d2>
 8000a90:	1e3b      	subs	r3, r7, #0
 8000a92:	d02d      	beq.n	8000af0 <__aeabi_fadd+0x300>
 8000a94:	000d      	movs	r5, r1
 8000a96:	24ff      	movs	r4, #255	; 0xff
 8000a98:	e6e5      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a9a:	003b      	movs	r3, r7
 8000a9c:	0004      	movs	r4, r0
 8000a9e:	000d      	movs	r5, r1
 8000aa0:	e6e1      	b.n	8000866 <__aeabi_fadd+0x76>
 8000aa2:	28ff      	cmp	r0, #255	; 0xff
 8000aa4:	d01c      	beq.n	8000ae0 <__aeabi_fadd+0x2f0>
 8000aa6:	2480      	movs	r4, #128	; 0x80
 8000aa8:	04e4      	lsls	r4, r4, #19
 8000aaa:	4249      	negs	r1, r1
 8000aac:	4323      	orrs	r3, r4
 8000aae:	e7e0      	b.n	8000a72 <__aeabi_fadd+0x282>
 8000ab0:	2f00      	cmp	r7, #0
 8000ab2:	d100      	bne.n	8000ab6 <__aeabi_fadd+0x2c6>
 8000ab4:	e6d7      	b.n	8000866 <__aeabi_fadd+0x76>
 8000ab6:	1bde      	subs	r6, r3, r7
 8000ab8:	0172      	lsls	r2, r6, #5
 8000aba:	d51f      	bpl.n	8000afc <__aeabi_fadd+0x30c>
 8000abc:	1afb      	subs	r3, r7, r3
 8000abe:	000d      	movs	r5, r1
 8000ac0:	e6d1      	b.n	8000866 <__aeabi_fadd+0x76>
 8000ac2:	24ff      	movs	r4, #255	; 0xff
 8000ac4:	2f00      	cmp	r7, #0
 8000ac6:	d100      	bne.n	8000aca <__aeabi_fadd+0x2da>
 8000ac8:	e6cd      	b.n	8000866 <__aeabi_fadd+0x76>
 8000aca:	2280      	movs	r2, #128	; 0x80
 8000acc:	4640      	mov	r0, r8
 8000ace:	03d2      	lsls	r2, r2, #15
 8000ad0:	4210      	tst	r0, r2
 8000ad2:	d0af      	beq.n	8000a34 <__aeabi_fadd+0x244>
 8000ad4:	4216      	tst	r6, r2
 8000ad6:	d1ad      	bne.n	8000a34 <__aeabi_fadd+0x244>
 8000ad8:	003b      	movs	r3, r7
 8000ada:	000d      	movs	r5, r1
 8000adc:	24ff      	movs	r4, #255	; 0xff
 8000ade:	e6c2      	b.n	8000866 <__aeabi_fadd+0x76>
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	24ff      	movs	r4, #255	; 0xff
 8000ae4:	e6bf      	b.n	8000866 <__aeabi_fadd+0x76>
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e77a      	b.n	80009e0 <__aeabi_fadd+0x1f0>
 8000aea:	003b      	movs	r3, r7
 8000aec:	0004      	movs	r4, r0
 8000aee:	e6ba      	b.n	8000866 <__aeabi_fadd+0x76>
 8000af0:	2680      	movs	r6, #128	; 0x80
 8000af2:	2200      	movs	r2, #0
 8000af4:	03f6      	lsls	r6, r6, #15
 8000af6:	e6f0      	b.n	80008da <__aeabi_fadd+0xea>
 8000af8:	003b      	movs	r3, r7
 8000afa:	e6b4      	b.n	8000866 <__aeabi_fadd+0x76>
 8000afc:	1e33      	subs	r3, r6, #0
 8000afe:	d000      	beq.n	8000b02 <__aeabi_fadd+0x312>
 8000b00:	e6e2      	b.n	80008c8 <__aeabi_fadd+0xd8>
 8000b02:	2200      	movs	r2, #0
 8000b04:	e721      	b.n	800094a <__aeabi_fadd+0x15a>
 8000b06:	2301      	movs	r3, #1
 8000b08:	e7bd      	b.n	8000a86 <__aeabi_fadd+0x296>
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	7dffffff 	.word	0x7dffffff
 8000b10:	fbffffff 	.word	0xfbffffff

08000b14 <__aeabi_fdiv>:
 8000b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b16:	4657      	mov	r7, sl
 8000b18:	464e      	mov	r6, r9
 8000b1a:	46de      	mov	lr, fp
 8000b1c:	4645      	mov	r5, r8
 8000b1e:	b5e0      	push	{r5, r6, r7, lr}
 8000b20:	0244      	lsls	r4, r0, #9
 8000b22:	0043      	lsls	r3, r0, #1
 8000b24:	0fc6      	lsrs	r6, r0, #31
 8000b26:	b083      	sub	sp, #12
 8000b28:	1c0f      	adds	r7, r1, #0
 8000b2a:	0a64      	lsrs	r4, r4, #9
 8000b2c:	0e1b      	lsrs	r3, r3, #24
 8000b2e:	46b2      	mov	sl, r6
 8000b30:	d053      	beq.n	8000bda <__aeabi_fdiv+0xc6>
 8000b32:	2bff      	cmp	r3, #255	; 0xff
 8000b34:	d027      	beq.n	8000b86 <__aeabi_fdiv+0x72>
 8000b36:	2280      	movs	r2, #128	; 0x80
 8000b38:	00e4      	lsls	r4, r4, #3
 8000b3a:	04d2      	lsls	r2, r2, #19
 8000b3c:	4314      	orrs	r4, r2
 8000b3e:	227f      	movs	r2, #127	; 0x7f
 8000b40:	4252      	negs	r2, r2
 8000b42:	4690      	mov	r8, r2
 8000b44:	4498      	add	r8, r3
 8000b46:	2300      	movs	r3, #0
 8000b48:	4699      	mov	r9, r3
 8000b4a:	469b      	mov	fp, r3
 8000b4c:	027d      	lsls	r5, r7, #9
 8000b4e:	0078      	lsls	r0, r7, #1
 8000b50:	0ffb      	lsrs	r3, r7, #31
 8000b52:	0a6d      	lsrs	r5, r5, #9
 8000b54:	0e00      	lsrs	r0, r0, #24
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	d024      	beq.n	8000ba4 <__aeabi_fdiv+0x90>
 8000b5a:	28ff      	cmp	r0, #255	; 0xff
 8000b5c:	d046      	beq.n	8000bec <__aeabi_fdiv+0xd8>
 8000b5e:	2380      	movs	r3, #128	; 0x80
 8000b60:	2100      	movs	r1, #0
 8000b62:	00ed      	lsls	r5, r5, #3
 8000b64:	04db      	lsls	r3, r3, #19
 8000b66:	431d      	orrs	r5, r3
 8000b68:	387f      	subs	r0, #127	; 0x7f
 8000b6a:	4647      	mov	r7, r8
 8000b6c:	1a38      	subs	r0, r7, r0
 8000b6e:	464f      	mov	r7, r9
 8000b70:	430f      	orrs	r7, r1
 8000b72:	00bf      	lsls	r7, r7, #2
 8000b74:	46b9      	mov	r9, r7
 8000b76:	0033      	movs	r3, r6
 8000b78:	9a00      	ldr	r2, [sp, #0]
 8000b7a:	4f87      	ldr	r7, [pc, #540]	; (8000d98 <__aeabi_fdiv+0x284>)
 8000b7c:	4053      	eors	r3, r2
 8000b7e:	464a      	mov	r2, r9
 8000b80:	58ba      	ldr	r2, [r7, r2]
 8000b82:	9301      	str	r3, [sp, #4]
 8000b84:	4697      	mov	pc, r2
 8000b86:	2c00      	cmp	r4, #0
 8000b88:	d14e      	bne.n	8000c28 <__aeabi_fdiv+0x114>
 8000b8a:	2308      	movs	r3, #8
 8000b8c:	4699      	mov	r9, r3
 8000b8e:	33f7      	adds	r3, #247	; 0xf7
 8000b90:	4698      	mov	r8, r3
 8000b92:	3bfd      	subs	r3, #253	; 0xfd
 8000b94:	469b      	mov	fp, r3
 8000b96:	027d      	lsls	r5, r7, #9
 8000b98:	0078      	lsls	r0, r7, #1
 8000b9a:	0ffb      	lsrs	r3, r7, #31
 8000b9c:	0a6d      	lsrs	r5, r5, #9
 8000b9e:	0e00      	lsrs	r0, r0, #24
 8000ba0:	9300      	str	r3, [sp, #0]
 8000ba2:	d1da      	bne.n	8000b5a <__aeabi_fdiv+0x46>
 8000ba4:	2d00      	cmp	r5, #0
 8000ba6:	d126      	bne.n	8000bf6 <__aeabi_fdiv+0xe2>
 8000ba8:	2000      	movs	r0, #0
 8000baa:	2101      	movs	r1, #1
 8000bac:	0033      	movs	r3, r6
 8000bae:	9a00      	ldr	r2, [sp, #0]
 8000bb0:	4f7a      	ldr	r7, [pc, #488]	; (8000d9c <__aeabi_fdiv+0x288>)
 8000bb2:	4053      	eors	r3, r2
 8000bb4:	4642      	mov	r2, r8
 8000bb6:	1a10      	subs	r0, r2, r0
 8000bb8:	464a      	mov	r2, r9
 8000bba:	430a      	orrs	r2, r1
 8000bbc:	0092      	lsls	r2, r2, #2
 8000bbe:	58ba      	ldr	r2, [r7, r2]
 8000bc0:	001d      	movs	r5, r3
 8000bc2:	4697      	mov	pc, r2
 8000bc4:	9b00      	ldr	r3, [sp, #0]
 8000bc6:	002c      	movs	r4, r5
 8000bc8:	469a      	mov	sl, r3
 8000bca:	468b      	mov	fp, r1
 8000bcc:	465b      	mov	r3, fp
 8000bce:	2b02      	cmp	r3, #2
 8000bd0:	d131      	bne.n	8000c36 <__aeabi_fdiv+0x122>
 8000bd2:	4653      	mov	r3, sl
 8000bd4:	21ff      	movs	r1, #255	; 0xff
 8000bd6:	2400      	movs	r4, #0
 8000bd8:	e038      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000bda:	2c00      	cmp	r4, #0
 8000bdc:	d117      	bne.n	8000c0e <__aeabi_fdiv+0xfa>
 8000bde:	2304      	movs	r3, #4
 8000be0:	4699      	mov	r9, r3
 8000be2:	2300      	movs	r3, #0
 8000be4:	4698      	mov	r8, r3
 8000be6:	3301      	adds	r3, #1
 8000be8:	469b      	mov	fp, r3
 8000bea:	e7af      	b.n	8000b4c <__aeabi_fdiv+0x38>
 8000bec:	20ff      	movs	r0, #255	; 0xff
 8000bee:	2d00      	cmp	r5, #0
 8000bf0:	d10b      	bne.n	8000c0a <__aeabi_fdiv+0xf6>
 8000bf2:	2102      	movs	r1, #2
 8000bf4:	e7da      	b.n	8000bac <__aeabi_fdiv+0x98>
 8000bf6:	0028      	movs	r0, r5
 8000bf8:	f002 fb72 	bl	80032e0 <__clzsi2>
 8000bfc:	1f43      	subs	r3, r0, #5
 8000bfe:	409d      	lsls	r5, r3
 8000c00:	2376      	movs	r3, #118	; 0x76
 8000c02:	425b      	negs	r3, r3
 8000c04:	1a18      	subs	r0, r3, r0
 8000c06:	2100      	movs	r1, #0
 8000c08:	e7af      	b.n	8000b6a <__aeabi_fdiv+0x56>
 8000c0a:	2103      	movs	r1, #3
 8000c0c:	e7ad      	b.n	8000b6a <__aeabi_fdiv+0x56>
 8000c0e:	0020      	movs	r0, r4
 8000c10:	f002 fb66 	bl	80032e0 <__clzsi2>
 8000c14:	1f43      	subs	r3, r0, #5
 8000c16:	409c      	lsls	r4, r3
 8000c18:	2376      	movs	r3, #118	; 0x76
 8000c1a:	425b      	negs	r3, r3
 8000c1c:	1a1b      	subs	r3, r3, r0
 8000c1e:	4698      	mov	r8, r3
 8000c20:	2300      	movs	r3, #0
 8000c22:	4699      	mov	r9, r3
 8000c24:	469b      	mov	fp, r3
 8000c26:	e791      	b.n	8000b4c <__aeabi_fdiv+0x38>
 8000c28:	230c      	movs	r3, #12
 8000c2a:	4699      	mov	r9, r3
 8000c2c:	33f3      	adds	r3, #243	; 0xf3
 8000c2e:	4698      	mov	r8, r3
 8000c30:	3bfc      	subs	r3, #252	; 0xfc
 8000c32:	469b      	mov	fp, r3
 8000c34:	e78a      	b.n	8000b4c <__aeabi_fdiv+0x38>
 8000c36:	2b03      	cmp	r3, #3
 8000c38:	d100      	bne.n	8000c3c <__aeabi_fdiv+0x128>
 8000c3a:	e0a5      	b.n	8000d88 <__aeabi_fdiv+0x274>
 8000c3c:	4655      	mov	r5, sl
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d000      	beq.n	8000c44 <__aeabi_fdiv+0x130>
 8000c42:	e081      	b.n	8000d48 <__aeabi_fdiv+0x234>
 8000c44:	2301      	movs	r3, #1
 8000c46:	2100      	movs	r1, #0
 8000c48:	2400      	movs	r4, #0
 8000c4a:	402b      	ands	r3, r5
 8000c4c:	0264      	lsls	r4, r4, #9
 8000c4e:	05c9      	lsls	r1, r1, #23
 8000c50:	0a60      	lsrs	r0, r4, #9
 8000c52:	07db      	lsls	r3, r3, #31
 8000c54:	4308      	orrs	r0, r1
 8000c56:	4318      	orrs	r0, r3
 8000c58:	b003      	add	sp, #12
 8000c5a:	bc3c      	pop	{r2, r3, r4, r5}
 8000c5c:	4690      	mov	r8, r2
 8000c5e:	4699      	mov	r9, r3
 8000c60:	46a2      	mov	sl, r4
 8000c62:	46ab      	mov	fp, r5
 8000c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c66:	2480      	movs	r4, #128	; 0x80
 8000c68:	2300      	movs	r3, #0
 8000c6a:	03e4      	lsls	r4, r4, #15
 8000c6c:	21ff      	movs	r1, #255	; 0xff
 8000c6e:	e7ed      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000c70:	21ff      	movs	r1, #255	; 0xff
 8000c72:	2400      	movs	r4, #0
 8000c74:	e7ea      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000c76:	2301      	movs	r3, #1
 8000c78:	1a59      	subs	r1, r3, r1
 8000c7a:	291b      	cmp	r1, #27
 8000c7c:	dd66      	ble.n	8000d4c <__aeabi_fdiv+0x238>
 8000c7e:	9a01      	ldr	r2, [sp, #4]
 8000c80:	4013      	ands	r3, r2
 8000c82:	2100      	movs	r1, #0
 8000c84:	2400      	movs	r4, #0
 8000c86:	e7e1      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000c88:	2380      	movs	r3, #128	; 0x80
 8000c8a:	03db      	lsls	r3, r3, #15
 8000c8c:	421c      	tst	r4, r3
 8000c8e:	d038      	beq.n	8000d02 <__aeabi_fdiv+0x1ee>
 8000c90:	421d      	tst	r5, r3
 8000c92:	d051      	beq.n	8000d38 <__aeabi_fdiv+0x224>
 8000c94:	431c      	orrs	r4, r3
 8000c96:	0264      	lsls	r4, r4, #9
 8000c98:	0a64      	lsrs	r4, r4, #9
 8000c9a:	0033      	movs	r3, r6
 8000c9c:	21ff      	movs	r1, #255	; 0xff
 8000c9e:	e7d5      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000ca0:	0163      	lsls	r3, r4, #5
 8000ca2:	016c      	lsls	r4, r5, #5
 8000ca4:	42a3      	cmp	r3, r4
 8000ca6:	d23b      	bcs.n	8000d20 <__aeabi_fdiv+0x20c>
 8000ca8:	261b      	movs	r6, #27
 8000caa:	2100      	movs	r1, #0
 8000cac:	3801      	subs	r0, #1
 8000cae:	2501      	movs	r5, #1
 8000cb0:	001f      	movs	r7, r3
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	005b      	lsls	r3, r3, #1
 8000cb6:	2f00      	cmp	r7, #0
 8000cb8:	db01      	blt.n	8000cbe <__aeabi_fdiv+0x1aa>
 8000cba:	429c      	cmp	r4, r3
 8000cbc:	d801      	bhi.n	8000cc2 <__aeabi_fdiv+0x1ae>
 8000cbe:	1b1b      	subs	r3, r3, r4
 8000cc0:	4329      	orrs	r1, r5
 8000cc2:	3e01      	subs	r6, #1
 8000cc4:	2e00      	cmp	r6, #0
 8000cc6:	d1f3      	bne.n	8000cb0 <__aeabi_fdiv+0x19c>
 8000cc8:	001c      	movs	r4, r3
 8000cca:	1e63      	subs	r3, r4, #1
 8000ccc:	419c      	sbcs	r4, r3
 8000cce:	430c      	orrs	r4, r1
 8000cd0:	0001      	movs	r1, r0
 8000cd2:	317f      	adds	r1, #127	; 0x7f
 8000cd4:	2900      	cmp	r1, #0
 8000cd6:	ddce      	ble.n	8000c76 <__aeabi_fdiv+0x162>
 8000cd8:	0763      	lsls	r3, r4, #29
 8000cda:	d004      	beq.n	8000ce6 <__aeabi_fdiv+0x1d2>
 8000cdc:	230f      	movs	r3, #15
 8000cde:	4023      	ands	r3, r4
 8000ce0:	2b04      	cmp	r3, #4
 8000ce2:	d000      	beq.n	8000ce6 <__aeabi_fdiv+0x1d2>
 8000ce4:	3404      	adds	r4, #4
 8000ce6:	0123      	lsls	r3, r4, #4
 8000ce8:	d503      	bpl.n	8000cf2 <__aeabi_fdiv+0x1de>
 8000cea:	0001      	movs	r1, r0
 8000cec:	4b2c      	ldr	r3, [pc, #176]	; (8000da0 <__aeabi_fdiv+0x28c>)
 8000cee:	3180      	adds	r1, #128	; 0x80
 8000cf0:	401c      	ands	r4, r3
 8000cf2:	29fe      	cmp	r1, #254	; 0xfe
 8000cf4:	dd0d      	ble.n	8000d12 <__aeabi_fdiv+0x1fe>
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	9a01      	ldr	r2, [sp, #4]
 8000cfa:	21ff      	movs	r1, #255	; 0xff
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2400      	movs	r4, #0
 8000d00:	e7a4      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d02:	2380      	movs	r3, #128	; 0x80
 8000d04:	03db      	lsls	r3, r3, #15
 8000d06:	431c      	orrs	r4, r3
 8000d08:	0264      	lsls	r4, r4, #9
 8000d0a:	0a64      	lsrs	r4, r4, #9
 8000d0c:	0033      	movs	r3, r6
 8000d0e:	21ff      	movs	r1, #255	; 0xff
 8000d10:	e79c      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d12:	2301      	movs	r3, #1
 8000d14:	9a01      	ldr	r2, [sp, #4]
 8000d16:	01a4      	lsls	r4, r4, #6
 8000d18:	0a64      	lsrs	r4, r4, #9
 8000d1a:	b2c9      	uxtb	r1, r1
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	e795      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d20:	1b1b      	subs	r3, r3, r4
 8000d22:	261a      	movs	r6, #26
 8000d24:	2101      	movs	r1, #1
 8000d26:	e7c2      	b.n	8000cae <__aeabi_fdiv+0x19a>
 8000d28:	9b00      	ldr	r3, [sp, #0]
 8000d2a:	468b      	mov	fp, r1
 8000d2c:	469a      	mov	sl, r3
 8000d2e:	2400      	movs	r4, #0
 8000d30:	e74c      	b.n	8000bcc <__aeabi_fdiv+0xb8>
 8000d32:	0263      	lsls	r3, r4, #9
 8000d34:	d5e5      	bpl.n	8000d02 <__aeabi_fdiv+0x1ee>
 8000d36:	2500      	movs	r5, #0
 8000d38:	2480      	movs	r4, #128	; 0x80
 8000d3a:	03e4      	lsls	r4, r4, #15
 8000d3c:	432c      	orrs	r4, r5
 8000d3e:	0264      	lsls	r4, r4, #9
 8000d40:	0a64      	lsrs	r4, r4, #9
 8000d42:	9b00      	ldr	r3, [sp, #0]
 8000d44:	21ff      	movs	r1, #255	; 0xff
 8000d46:	e781      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d48:	9501      	str	r5, [sp, #4]
 8000d4a:	e7c1      	b.n	8000cd0 <__aeabi_fdiv+0x1bc>
 8000d4c:	0023      	movs	r3, r4
 8000d4e:	2020      	movs	r0, #32
 8000d50:	40cb      	lsrs	r3, r1
 8000d52:	1a41      	subs	r1, r0, r1
 8000d54:	408c      	lsls	r4, r1
 8000d56:	1e61      	subs	r1, r4, #1
 8000d58:	418c      	sbcs	r4, r1
 8000d5a:	431c      	orrs	r4, r3
 8000d5c:	0763      	lsls	r3, r4, #29
 8000d5e:	d004      	beq.n	8000d6a <__aeabi_fdiv+0x256>
 8000d60:	230f      	movs	r3, #15
 8000d62:	4023      	ands	r3, r4
 8000d64:	2b04      	cmp	r3, #4
 8000d66:	d000      	beq.n	8000d6a <__aeabi_fdiv+0x256>
 8000d68:	3404      	adds	r4, #4
 8000d6a:	0163      	lsls	r3, r4, #5
 8000d6c:	d505      	bpl.n	8000d7a <__aeabi_fdiv+0x266>
 8000d6e:	2301      	movs	r3, #1
 8000d70:	9a01      	ldr	r2, [sp, #4]
 8000d72:	2101      	movs	r1, #1
 8000d74:	4013      	ands	r3, r2
 8000d76:	2400      	movs	r4, #0
 8000d78:	e768      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	9a01      	ldr	r2, [sp, #4]
 8000d7e:	01a4      	lsls	r4, r4, #6
 8000d80:	0a64      	lsrs	r4, r4, #9
 8000d82:	4013      	ands	r3, r2
 8000d84:	2100      	movs	r1, #0
 8000d86:	e761      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	03db      	lsls	r3, r3, #15
 8000d8c:	431c      	orrs	r4, r3
 8000d8e:	0264      	lsls	r4, r4, #9
 8000d90:	0a64      	lsrs	r4, r4, #9
 8000d92:	4653      	mov	r3, sl
 8000d94:	21ff      	movs	r1, #255	; 0xff
 8000d96:	e759      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d98:	08010960 	.word	0x08010960
 8000d9c:	080109a0 	.word	0x080109a0
 8000da0:	f7ffffff 	.word	0xf7ffffff

08000da4 <__eqsf2>:
 8000da4:	b570      	push	{r4, r5, r6, lr}
 8000da6:	0042      	lsls	r2, r0, #1
 8000da8:	0245      	lsls	r5, r0, #9
 8000daa:	024e      	lsls	r6, r1, #9
 8000dac:	004c      	lsls	r4, r1, #1
 8000dae:	0fc3      	lsrs	r3, r0, #31
 8000db0:	0a6d      	lsrs	r5, r5, #9
 8000db2:	0e12      	lsrs	r2, r2, #24
 8000db4:	0a76      	lsrs	r6, r6, #9
 8000db6:	0e24      	lsrs	r4, r4, #24
 8000db8:	0fc9      	lsrs	r1, r1, #31
 8000dba:	2001      	movs	r0, #1
 8000dbc:	2aff      	cmp	r2, #255	; 0xff
 8000dbe:	d006      	beq.n	8000dce <__eqsf2+0x2a>
 8000dc0:	2cff      	cmp	r4, #255	; 0xff
 8000dc2:	d003      	beq.n	8000dcc <__eqsf2+0x28>
 8000dc4:	42a2      	cmp	r2, r4
 8000dc6:	d101      	bne.n	8000dcc <__eqsf2+0x28>
 8000dc8:	42b5      	cmp	r5, r6
 8000dca:	d006      	beq.n	8000dda <__eqsf2+0x36>
 8000dcc:	bd70      	pop	{r4, r5, r6, pc}
 8000dce:	2d00      	cmp	r5, #0
 8000dd0:	d1fc      	bne.n	8000dcc <__eqsf2+0x28>
 8000dd2:	2cff      	cmp	r4, #255	; 0xff
 8000dd4:	d1fa      	bne.n	8000dcc <__eqsf2+0x28>
 8000dd6:	2e00      	cmp	r6, #0
 8000dd8:	d1f8      	bne.n	8000dcc <__eqsf2+0x28>
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d006      	beq.n	8000dec <__eqsf2+0x48>
 8000dde:	2001      	movs	r0, #1
 8000de0:	2a00      	cmp	r2, #0
 8000de2:	d1f3      	bne.n	8000dcc <__eqsf2+0x28>
 8000de4:	0028      	movs	r0, r5
 8000de6:	1e45      	subs	r5, r0, #1
 8000de8:	41a8      	sbcs	r0, r5
 8000dea:	e7ef      	b.n	8000dcc <__eqsf2+0x28>
 8000dec:	2000      	movs	r0, #0
 8000dee:	e7ed      	b.n	8000dcc <__eqsf2+0x28>

08000df0 <__gesf2>:
 8000df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000df2:	0042      	lsls	r2, r0, #1
 8000df4:	0245      	lsls	r5, r0, #9
 8000df6:	024c      	lsls	r4, r1, #9
 8000df8:	0fc3      	lsrs	r3, r0, #31
 8000dfa:	0048      	lsls	r0, r1, #1
 8000dfc:	0a6d      	lsrs	r5, r5, #9
 8000dfe:	0e12      	lsrs	r2, r2, #24
 8000e00:	0a64      	lsrs	r4, r4, #9
 8000e02:	0e00      	lsrs	r0, r0, #24
 8000e04:	0fc9      	lsrs	r1, r1, #31
 8000e06:	2aff      	cmp	r2, #255	; 0xff
 8000e08:	d01e      	beq.n	8000e48 <__gesf2+0x58>
 8000e0a:	28ff      	cmp	r0, #255	; 0xff
 8000e0c:	d021      	beq.n	8000e52 <__gesf2+0x62>
 8000e0e:	2a00      	cmp	r2, #0
 8000e10:	d10a      	bne.n	8000e28 <__gesf2+0x38>
 8000e12:	426e      	negs	r6, r5
 8000e14:	416e      	adcs	r6, r5
 8000e16:	b2f6      	uxtb	r6, r6
 8000e18:	2800      	cmp	r0, #0
 8000e1a:	d10f      	bne.n	8000e3c <__gesf2+0x4c>
 8000e1c:	2c00      	cmp	r4, #0
 8000e1e:	d10d      	bne.n	8000e3c <__gesf2+0x4c>
 8000e20:	2000      	movs	r0, #0
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d009      	beq.n	8000e3a <__gesf2+0x4a>
 8000e26:	e005      	b.n	8000e34 <__gesf2+0x44>
 8000e28:	2800      	cmp	r0, #0
 8000e2a:	d101      	bne.n	8000e30 <__gesf2+0x40>
 8000e2c:	2c00      	cmp	r4, #0
 8000e2e:	d001      	beq.n	8000e34 <__gesf2+0x44>
 8000e30:	428b      	cmp	r3, r1
 8000e32:	d011      	beq.n	8000e58 <__gesf2+0x68>
 8000e34:	2101      	movs	r1, #1
 8000e36:	4258      	negs	r0, r3
 8000e38:	4308      	orrs	r0, r1
 8000e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0f7      	beq.n	8000e30 <__gesf2+0x40>
 8000e40:	2001      	movs	r0, #1
 8000e42:	3901      	subs	r1, #1
 8000e44:	4308      	orrs	r0, r1
 8000e46:	e7f8      	b.n	8000e3a <__gesf2+0x4a>
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0de      	beq.n	8000e0a <__gesf2+0x1a>
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	4240      	negs	r0, r0
 8000e50:	e7f3      	b.n	8000e3a <__gesf2+0x4a>
 8000e52:	2c00      	cmp	r4, #0
 8000e54:	d0db      	beq.n	8000e0e <__gesf2+0x1e>
 8000e56:	e7f9      	b.n	8000e4c <__gesf2+0x5c>
 8000e58:	4282      	cmp	r2, r0
 8000e5a:	dceb      	bgt.n	8000e34 <__gesf2+0x44>
 8000e5c:	db04      	blt.n	8000e68 <__gesf2+0x78>
 8000e5e:	42a5      	cmp	r5, r4
 8000e60:	d8e8      	bhi.n	8000e34 <__gesf2+0x44>
 8000e62:	2000      	movs	r0, #0
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	d2e8      	bcs.n	8000e3a <__gesf2+0x4a>
 8000e68:	2101      	movs	r1, #1
 8000e6a:	1e58      	subs	r0, r3, #1
 8000e6c:	4308      	orrs	r0, r1
 8000e6e:	e7e4      	b.n	8000e3a <__gesf2+0x4a>

08000e70 <__lesf2>:
 8000e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e72:	0042      	lsls	r2, r0, #1
 8000e74:	024d      	lsls	r5, r1, #9
 8000e76:	004c      	lsls	r4, r1, #1
 8000e78:	0246      	lsls	r6, r0, #9
 8000e7a:	0a76      	lsrs	r6, r6, #9
 8000e7c:	0e12      	lsrs	r2, r2, #24
 8000e7e:	0fc3      	lsrs	r3, r0, #31
 8000e80:	0a6d      	lsrs	r5, r5, #9
 8000e82:	0e24      	lsrs	r4, r4, #24
 8000e84:	0fc9      	lsrs	r1, r1, #31
 8000e86:	2aff      	cmp	r2, #255	; 0xff
 8000e88:	d016      	beq.n	8000eb8 <__lesf2+0x48>
 8000e8a:	2cff      	cmp	r4, #255	; 0xff
 8000e8c:	d018      	beq.n	8000ec0 <__lesf2+0x50>
 8000e8e:	2a00      	cmp	r2, #0
 8000e90:	d10a      	bne.n	8000ea8 <__lesf2+0x38>
 8000e92:	4270      	negs	r0, r6
 8000e94:	4170      	adcs	r0, r6
 8000e96:	b2c0      	uxtb	r0, r0
 8000e98:	2c00      	cmp	r4, #0
 8000e9a:	d015      	beq.n	8000ec8 <__lesf2+0x58>
 8000e9c:	2800      	cmp	r0, #0
 8000e9e:	d005      	beq.n	8000eac <__lesf2+0x3c>
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	3901      	subs	r1, #1
 8000ea4:	4308      	orrs	r0, r1
 8000ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ea8:	2c00      	cmp	r4, #0
 8000eaa:	d013      	beq.n	8000ed4 <__lesf2+0x64>
 8000eac:	4299      	cmp	r1, r3
 8000eae:	d014      	beq.n	8000eda <__lesf2+0x6a>
 8000eb0:	2001      	movs	r0, #1
 8000eb2:	425b      	negs	r3, r3
 8000eb4:	4318      	orrs	r0, r3
 8000eb6:	e7f6      	b.n	8000ea6 <__lesf2+0x36>
 8000eb8:	2002      	movs	r0, #2
 8000eba:	2e00      	cmp	r6, #0
 8000ebc:	d1f3      	bne.n	8000ea6 <__lesf2+0x36>
 8000ebe:	e7e4      	b.n	8000e8a <__lesf2+0x1a>
 8000ec0:	2002      	movs	r0, #2
 8000ec2:	2d00      	cmp	r5, #0
 8000ec4:	d1ef      	bne.n	8000ea6 <__lesf2+0x36>
 8000ec6:	e7e2      	b.n	8000e8e <__lesf2+0x1e>
 8000ec8:	2d00      	cmp	r5, #0
 8000eca:	d1e7      	bne.n	8000e9c <__lesf2+0x2c>
 8000ecc:	2000      	movs	r0, #0
 8000ece:	2e00      	cmp	r6, #0
 8000ed0:	d0e9      	beq.n	8000ea6 <__lesf2+0x36>
 8000ed2:	e7ed      	b.n	8000eb0 <__lesf2+0x40>
 8000ed4:	2d00      	cmp	r5, #0
 8000ed6:	d1e9      	bne.n	8000eac <__lesf2+0x3c>
 8000ed8:	e7ea      	b.n	8000eb0 <__lesf2+0x40>
 8000eda:	42a2      	cmp	r2, r4
 8000edc:	dc06      	bgt.n	8000eec <__lesf2+0x7c>
 8000ede:	dbdf      	blt.n	8000ea0 <__lesf2+0x30>
 8000ee0:	42ae      	cmp	r6, r5
 8000ee2:	d803      	bhi.n	8000eec <__lesf2+0x7c>
 8000ee4:	2000      	movs	r0, #0
 8000ee6:	42ae      	cmp	r6, r5
 8000ee8:	d3da      	bcc.n	8000ea0 <__lesf2+0x30>
 8000eea:	e7dc      	b.n	8000ea6 <__lesf2+0x36>
 8000eec:	2001      	movs	r0, #1
 8000eee:	4249      	negs	r1, r1
 8000ef0:	4308      	orrs	r0, r1
 8000ef2:	e7d8      	b.n	8000ea6 <__lesf2+0x36>

08000ef4 <__aeabi_fmul>:
 8000ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ef6:	4657      	mov	r7, sl
 8000ef8:	464e      	mov	r6, r9
 8000efa:	4645      	mov	r5, r8
 8000efc:	46de      	mov	lr, fp
 8000efe:	b5e0      	push	{r5, r6, r7, lr}
 8000f00:	0247      	lsls	r7, r0, #9
 8000f02:	0046      	lsls	r6, r0, #1
 8000f04:	4688      	mov	r8, r1
 8000f06:	0a7f      	lsrs	r7, r7, #9
 8000f08:	0e36      	lsrs	r6, r6, #24
 8000f0a:	0fc4      	lsrs	r4, r0, #31
 8000f0c:	2e00      	cmp	r6, #0
 8000f0e:	d047      	beq.n	8000fa0 <__aeabi_fmul+0xac>
 8000f10:	2eff      	cmp	r6, #255	; 0xff
 8000f12:	d024      	beq.n	8000f5e <__aeabi_fmul+0x6a>
 8000f14:	00fb      	lsls	r3, r7, #3
 8000f16:	2780      	movs	r7, #128	; 0x80
 8000f18:	04ff      	lsls	r7, r7, #19
 8000f1a:	431f      	orrs	r7, r3
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	4699      	mov	r9, r3
 8000f20:	469a      	mov	sl, r3
 8000f22:	3e7f      	subs	r6, #127	; 0x7f
 8000f24:	4643      	mov	r3, r8
 8000f26:	025d      	lsls	r5, r3, #9
 8000f28:	0058      	lsls	r0, r3, #1
 8000f2a:	0fdb      	lsrs	r3, r3, #31
 8000f2c:	0a6d      	lsrs	r5, r5, #9
 8000f2e:	0e00      	lsrs	r0, r0, #24
 8000f30:	4698      	mov	r8, r3
 8000f32:	d043      	beq.n	8000fbc <__aeabi_fmul+0xc8>
 8000f34:	28ff      	cmp	r0, #255	; 0xff
 8000f36:	d03b      	beq.n	8000fb0 <__aeabi_fmul+0xbc>
 8000f38:	00eb      	lsls	r3, r5, #3
 8000f3a:	2580      	movs	r5, #128	; 0x80
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	04ed      	lsls	r5, r5, #19
 8000f40:	431d      	orrs	r5, r3
 8000f42:	387f      	subs	r0, #127	; 0x7f
 8000f44:	1836      	adds	r6, r6, r0
 8000f46:	1c73      	adds	r3, r6, #1
 8000f48:	4641      	mov	r1, r8
 8000f4a:	469b      	mov	fp, r3
 8000f4c:	464b      	mov	r3, r9
 8000f4e:	4061      	eors	r1, r4
 8000f50:	4313      	orrs	r3, r2
 8000f52:	2b0f      	cmp	r3, #15
 8000f54:	d864      	bhi.n	8001020 <__aeabi_fmul+0x12c>
 8000f56:	4875      	ldr	r0, [pc, #468]	; (800112c <__aeabi_fmul+0x238>)
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	58c3      	ldr	r3, [r0, r3]
 8000f5c:	469f      	mov	pc, r3
 8000f5e:	2f00      	cmp	r7, #0
 8000f60:	d142      	bne.n	8000fe8 <__aeabi_fmul+0xf4>
 8000f62:	2308      	movs	r3, #8
 8000f64:	4699      	mov	r9, r3
 8000f66:	3b06      	subs	r3, #6
 8000f68:	26ff      	movs	r6, #255	; 0xff
 8000f6a:	469a      	mov	sl, r3
 8000f6c:	e7da      	b.n	8000f24 <__aeabi_fmul+0x30>
 8000f6e:	4641      	mov	r1, r8
 8000f70:	2a02      	cmp	r2, #2
 8000f72:	d028      	beq.n	8000fc6 <__aeabi_fmul+0xd2>
 8000f74:	2a03      	cmp	r2, #3
 8000f76:	d100      	bne.n	8000f7a <__aeabi_fmul+0x86>
 8000f78:	e0ce      	b.n	8001118 <__aeabi_fmul+0x224>
 8000f7a:	2a01      	cmp	r2, #1
 8000f7c:	d000      	beq.n	8000f80 <__aeabi_fmul+0x8c>
 8000f7e:	e0ac      	b.n	80010da <__aeabi_fmul+0x1e6>
 8000f80:	4011      	ands	r1, r2
 8000f82:	2000      	movs	r0, #0
 8000f84:	2200      	movs	r2, #0
 8000f86:	b2cc      	uxtb	r4, r1
 8000f88:	0240      	lsls	r0, r0, #9
 8000f8a:	05d2      	lsls	r2, r2, #23
 8000f8c:	0a40      	lsrs	r0, r0, #9
 8000f8e:	07e4      	lsls	r4, r4, #31
 8000f90:	4310      	orrs	r0, r2
 8000f92:	4320      	orrs	r0, r4
 8000f94:	bc3c      	pop	{r2, r3, r4, r5}
 8000f96:	4690      	mov	r8, r2
 8000f98:	4699      	mov	r9, r3
 8000f9a:	46a2      	mov	sl, r4
 8000f9c:	46ab      	mov	fp, r5
 8000f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fa0:	2f00      	cmp	r7, #0
 8000fa2:	d115      	bne.n	8000fd0 <__aeabi_fmul+0xdc>
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	4699      	mov	r9, r3
 8000fa8:	3b03      	subs	r3, #3
 8000faa:	2600      	movs	r6, #0
 8000fac:	469a      	mov	sl, r3
 8000fae:	e7b9      	b.n	8000f24 <__aeabi_fmul+0x30>
 8000fb0:	20ff      	movs	r0, #255	; 0xff
 8000fb2:	2202      	movs	r2, #2
 8000fb4:	2d00      	cmp	r5, #0
 8000fb6:	d0c5      	beq.n	8000f44 <__aeabi_fmul+0x50>
 8000fb8:	2203      	movs	r2, #3
 8000fba:	e7c3      	b.n	8000f44 <__aeabi_fmul+0x50>
 8000fbc:	2d00      	cmp	r5, #0
 8000fbe:	d119      	bne.n	8000ff4 <__aeabi_fmul+0x100>
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	e7be      	b.n	8000f44 <__aeabi_fmul+0x50>
 8000fc6:	2401      	movs	r4, #1
 8000fc8:	22ff      	movs	r2, #255	; 0xff
 8000fca:	400c      	ands	r4, r1
 8000fcc:	2000      	movs	r0, #0
 8000fce:	e7db      	b.n	8000f88 <__aeabi_fmul+0x94>
 8000fd0:	0038      	movs	r0, r7
 8000fd2:	f002 f985 	bl	80032e0 <__clzsi2>
 8000fd6:	2676      	movs	r6, #118	; 0x76
 8000fd8:	1f43      	subs	r3, r0, #5
 8000fda:	409f      	lsls	r7, r3
 8000fdc:	2300      	movs	r3, #0
 8000fde:	4276      	negs	r6, r6
 8000fe0:	1a36      	subs	r6, r6, r0
 8000fe2:	4699      	mov	r9, r3
 8000fe4:	469a      	mov	sl, r3
 8000fe6:	e79d      	b.n	8000f24 <__aeabi_fmul+0x30>
 8000fe8:	230c      	movs	r3, #12
 8000fea:	4699      	mov	r9, r3
 8000fec:	3b09      	subs	r3, #9
 8000fee:	26ff      	movs	r6, #255	; 0xff
 8000ff0:	469a      	mov	sl, r3
 8000ff2:	e797      	b.n	8000f24 <__aeabi_fmul+0x30>
 8000ff4:	0028      	movs	r0, r5
 8000ff6:	f002 f973 	bl	80032e0 <__clzsi2>
 8000ffa:	1f43      	subs	r3, r0, #5
 8000ffc:	409d      	lsls	r5, r3
 8000ffe:	2376      	movs	r3, #118	; 0x76
 8001000:	425b      	negs	r3, r3
 8001002:	1a18      	subs	r0, r3, r0
 8001004:	2200      	movs	r2, #0
 8001006:	e79d      	b.n	8000f44 <__aeabi_fmul+0x50>
 8001008:	2080      	movs	r0, #128	; 0x80
 800100a:	2400      	movs	r4, #0
 800100c:	03c0      	lsls	r0, r0, #15
 800100e:	22ff      	movs	r2, #255	; 0xff
 8001010:	e7ba      	b.n	8000f88 <__aeabi_fmul+0x94>
 8001012:	003d      	movs	r5, r7
 8001014:	4652      	mov	r2, sl
 8001016:	e7ab      	b.n	8000f70 <__aeabi_fmul+0x7c>
 8001018:	003d      	movs	r5, r7
 800101a:	0021      	movs	r1, r4
 800101c:	4652      	mov	r2, sl
 800101e:	e7a7      	b.n	8000f70 <__aeabi_fmul+0x7c>
 8001020:	0c3b      	lsrs	r3, r7, #16
 8001022:	469c      	mov	ip, r3
 8001024:	042a      	lsls	r2, r5, #16
 8001026:	0c12      	lsrs	r2, r2, #16
 8001028:	0c2b      	lsrs	r3, r5, #16
 800102a:	0014      	movs	r4, r2
 800102c:	4660      	mov	r0, ip
 800102e:	4665      	mov	r5, ip
 8001030:	043f      	lsls	r7, r7, #16
 8001032:	0c3f      	lsrs	r7, r7, #16
 8001034:	437c      	muls	r4, r7
 8001036:	4342      	muls	r2, r0
 8001038:	435d      	muls	r5, r3
 800103a:	437b      	muls	r3, r7
 800103c:	0c27      	lsrs	r7, r4, #16
 800103e:	189b      	adds	r3, r3, r2
 8001040:	18ff      	adds	r7, r7, r3
 8001042:	42ba      	cmp	r2, r7
 8001044:	d903      	bls.n	800104e <__aeabi_fmul+0x15a>
 8001046:	2380      	movs	r3, #128	; 0x80
 8001048:	025b      	lsls	r3, r3, #9
 800104a:	469c      	mov	ip, r3
 800104c:	4465      	add	r5, ip
 800104e:	0424      	lsls	r4, r4, #16
 8001050:	043a      	lsls	r2, r7, #16
 8001052:	0c24      	lsrs	r4, r4, #16
 8001054:	1912      	adds	r2, r2, r4
 8001056:	0193      	lsls	r3, r2, #6
 8001058:	1e5c      	subs	r4, r3, #1
 800105a:	41a3      	sbcs	r3, r4
 800105c:	0c3f      	lsrs	r7, r7, #16
 800105e:	0e92      	lsrs	r2, r2, #26
 8001060:	197d      	adds	r5, r7, r5
 8001062:	431a      	orrs	r2, r3
 8001064:	01ad      	lsls	r5, r5, #6
 8001066:	4315      	orrs	r5, r2
 8001068:	012b      	lsls	r3, r5, #4
 800106a:	d504      	bpl.n	8001076 <__aeabi_fmul+0x182>
 800106c:	2301      	movs	r3, #1
 800106e:	465e      	mov	r6, fp
 8001070:	086a      	lsrs	r2, r5, #1
 8001072:	401d      	ands	r5, r3
 8001074:	4315      	orrs	r5, r2
 8001076:	0032      	movs	r2, r6
 8001078:	327f      	adds	r2, #127	; 0x7f
 800107a:	2a00      	cmp	r2, #0
 800107c:	dd25      	ble.n	80010ca <__aeabi_fmul+0x1d6>
 800107e:	076b      	lsls	r3, r5, #29
 8001080:	d004      	beq.n	800108c <__aeabi_fmul+0x198>
 8001082:	230f      	movs	r3, #15
 8001084:	402b      	ands	r3, r5
 8001086:	2b04      	cmp	r3, #4
 8001088:	d000      	beq.n	800108c <__aeabi_fmul+0x198>
 800108a:	3504      	adds	r5, #4
 800108c:	012b      	lsls	r3, r5, #4
 800108e:	d503      	bpl.n	8001098 <__aeabi_fmul+0x1a4>
 8001090:	0032      	movs	r2, r6
 8001092:	4b27      	ldr	r3, [pc, #156]	; (8001130 <__aeabi_fmul+0x23c>)
 8001094:	3280      	adds	r2, #128	; 0x80
 8001096:	401d      	ands	r5, r3
 8001098:	2afe      	cmp	r2, #254	; 0xfe
 800109a:	dc94      	bgt.n	8000fc6 <__aeabi_fmul+0xd2>
 800109c:	2401      	movs	r4, #1
 800109e:	01a8      	lsls	r0, r5, #6
 80010a0:	0a40      	lsrs	r0, r0, #9
 80010a2:	b2d2      	uxtb	r2, r2
 80010a4:	400c      	ands	r4, r1
 80010a6:	e76f      	b.n	8000f88 <__aeabi_fmul+0x94>
 80010a8:	2080      	movs	r0, #128	; 0x80
 80010aa:	03c0      	lsls	r0, r0, #15
 80010ac:	4207      	tst	r7, r0
 80010ae:	d007      	beq.n	80010c0 <__aeabi_fmul+0x1cc>
 80010b0:	4205      	tst	r5, r0
 80010b2:	d105      	bne.n	80010c0 <__aeabi_fmul+0x1cc>
 80010b4:	4328      	orrs	r0, r5
 80010b6:	0240      	lsls	r0, r0, #9
 80010b8:	0a40      	lsrs	r0, r0, #9
 80010ba:	4644      	mov	r4, r8
 80010bc:	22ff      	movs	r2, #255	; 0xff
 80010be:	e763      	b.n	8000f88 <__aeabi_fmul+0x94>
 80010c0:	4338      	orrs	r0, r7
 80010c2:	0240      	lsls	r0, r0, #9
 80010c4:	0a40      	lsrs	r0, r0, #9
 80010c6:	22ff      	movs	r2, #255	; 0xff
 80010c8:	e75e      	b.n	8000f88 <__aeabi_fmul+0x94>
 80010ca:	2401      	movs	r4, #1
 80010cc:	1aa3      	subs	r3, r4, r2
 80010ce:	2b1b      	cmp	r3, #27
 80010d0:	dd05      	ble.n	80010de <__aeabi_fmul+0x1ea>
 80010d2:	400c      	ands	r4, r1
 80010d4:	2200      	movs	r2, #0
 80010d6:	2000      	movs	r0, #0
 80010d8:	e756      	b.n	8000f88 <__aeabi_fmul+0x94>
 80010da:	465e      	mov	r6, fp
 80010dc:	e7cb      	b.n	8001076 <__aeabi_fmul+0x182>
 80010de:	002a      	movs	r2, r5
 80010e0:	2020      	movs	r0, #32
 80010e2:	40da      	lsrs	r2, r3
 80010e4:	1ac3      	subs	r3, r0, r3
 80010e6:	409d      	lsls	r5, r3
 80010e8:	002b      	movs	r3, r5
 80010ea:	1e5d      	subs	r5, r3, #1
 80010ec:	41ab      	sbcs	r3, r5
 80010ee:	4313      	orrs	r3, r2
 80010f0:	075a      	lsls	r2, r3, #29
 80010f2:	d004      	beq.n	80010fe <__aeabi_fmul+0x20a>
 80010f4:	220f      	movs	r2, #15
 80010f6:	401a      	ands	r2, r3
 80010f8:	2a04      	cmp	r2, #4
 80010fa:	d000      	beq.n	80010fe <__aeabi_fmul+0x20a>
 80010fc:	3304      	adds	r3, #4
 80010fe:	015a      	lsls	r2, r3, #5
 8001100:	d504      	bpl.n	800110c <__aeabi_fmul+0x218>
 8001102:	2401      	movs	r4, #1
 8001104:	2201      	movs	r2, #1
 8001106:	400c      	ands	r4, r1
 8001108:	2000      	movs	r0, #0
 800110a:	e73d      	b.n	8000f88 <__aeabi_fmul+0x94>
 800110c:	2401      	movs	r4, #1
 800110e:	019b      	lsls	r3, r3, #6
 8001110:	0a58      	lsrs	r0, r3, #9
 8001112:	400c      	ands	r4, r1
 8001114:	2200      	movs	r2, #0
 8001116:	e737      	b.n	8000f88 <__aeabi_fmul+0x94>
 8001118:	2080      	movs	r0, #128	; 0x80
 800111a:	2401      	movs	r4, #1
 800111c:	03c0      	lsls	r0, r0, #15
 800111e:	4328      	orrs	r0, r5
 8001120:	0240      	lsls	r0, r0, #9
 8001122:	0a40      	lsrs	r0, r0, #9
 8001124:	400c      	ands	r4, r1
 8001126:	22ff      	movs	r2, #255	; 0xff
 8001128:	e72e      	b.n	8000f88 <__aeabi_fmul+0x94>
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	080109e0 	.word	0x080109e0
 8001130:	f7ffffff 	.word	0xf7ffffff

08001134 <__aeabi_fsub>:
 8001134:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001136:	464f      	mov	r7, r9
 8001138:	46d6      	mov	lr, sl
 800113a:	4646      	mov	r6, r8
 800113c:	0044      	lsls	r4, r0, #1
 800113e:	b5c0      	push	{r6, r7, lr}
 8001140:	0fc2      	lsrs	r2, r0, #31
 8001142:	0247      	lsls	r7, r0, #9
 8001144:	0248      	lsls	r0, r1, #9
 8001146:	0a40      	lsrs	r0, r0, #9
 8001148:	4684      	mov	ip, r0
 800114a:	4666      	mov	r6, ip
 800114c:	0a7b      	lsrs	r3, r7, #9
 800114e:	0048      	lsls	r0, r1, #1
 8001150:	0fc9      	lsrs	r1, r1, #31
 8001152:	469a      	mov	sl, r3
 8001154:	0e24      	lsrs	r4, r4, #24
 8001156:	0015      	movs	r5, r2
 8001158:	00db      	lsls	r3, r3, #3
 800115a:	0e00      	lsrs	r0, r0, #24
 800115c:	4689      	mov	r9, r1
 800115e:	00f6      	lsls	r6, r6, #3
 8001160:	28ff      	cmp	r0, #255	; 0xff
 8001162:	d100      	bne.n	8001166 <__aeabi_fsub+0x32>
 8001164:	e08f      	b.n	8001286 <__aeabi_fsub+0x152>
 8001166:	2101      	movs	r1, #1
 8001168:	464f      	mov	r7, r9
 800116a:	404f      	eors	r7, r1
 800116c:	0039      	movs	r1, r7
 800116e:	4291      	cmp	r1, r2
 8001170:	d066      	beq.n	8001240 <__aeabi_fsub+0x10c>
 8001172:	1a22      	subs	r2, r4, r0
 8001174:	2a00      	cmp	r2, #0
 8001176:	dc00      	bgt.n	800117a <__aeabi_fsub+0x46>
 8001178:	e09d      	b.n	80012b6 <__aeabi_fsub+0x182>
 800117a:	2800      	cmp	r0, #0
 800117c:	d13d      	bne.n	80011fa <__aeabi_fsub+0xc6>
 800117e:	2e00      	cmp	r6, #0
 8001180:	d100      	bne.n	8001184 <__aeabi_fsub+0x50>
 8001182:	e08b      	b.n	800129c <__aeabi_fsub+0x168>
 8001184:	1e51      	subs	r1, r2, #1
 8001186:	2900      	cmp	r1, #0
 8001188:	d000      	beq.n	800118c <__aeabi_fsub+0x58>
 800118a:	e0b5      	b.n	80012f8 <__aeabi_fsub+0x1c4>
 800118c:	2401      	movs	r4, #1
 800118e:	1b9b      	subs	r3, r3, r6
 8001190:	015a      	lsls	r2, r3, #5
 8001192:	d544      	bpl.n	800121e <__aeabi_fsub+0xea>
 8001194:	019b      	lsls	r3, r3, #6
 8001196:	099f      	lsrs	r7, r3, #6
 8001198:	0038      	movs	r0, r7
 800119a:	f002 f8a1 	bl	80032e0 <__clzsi2>
 800119e:	3805      	subs	r0, #5
 80011a0:	4087      	lsls	r7, r0
 80011a2:	4284      	cmp	r4, r0
 80011a4:	dd00      	ble.n	80011a8 <__aeabi_fsub+0x74>
 80011a6:	e096      	b.n	80012d6 <__aeabi_fsub+0x1a2>
 80011a8:	1b04      	subs	r4, r0, r4
 80011aa:	003a      	movs	r2, r7
 80011ac:	2020      	movs	r0, #32
 80011ae:	3401      	adds	r4, #1
 80011b0:	40e2      	lsrs	r2, r4
 80011b2:	1b04      	subs	r4, r0, r4
 80011b4:	40a7      	lsls	r7, r4
 80011b6:	003b      	movs	r3, r7
 80011b8:	1e5f      	subs	r7, r3, #1
 80011ba:	41bb      	sbcs	r3, r7
 80011bc:	2400      	movs	r4, #0
 80011be:	4313      	orrs	r3, r2
 80011c0:	075a      	lsls	r2, r3, #29
 80011c2:	d004      	beq.n	80011ce <__aeabi_fsub+0x9a>
 80011c4:	220f      	movs	r2, #15
 80011c6:	401a      	ands	r2, r3
 80011c8:	2a04      	cmp	r2, #4
 80011ca:	d000      	beq.n	80011ce <__aeabi_fsub+0x9a>
 80011cc:	3304      	adds	r3, #4
 80011ce:	015a      	lsls	r2, r3, #5
 80011d0:	d527      	bpl.n	8001222 <__aeabi_fsub+0xee>
 80011d2:	3401      	adds	r4, #1
 80011d4:	2cff      	cmp	r4, #255	; 0xff
 80011d6:	d100      	bne.n	80011da <__aeabi_fsub+0xa6>
 80011d8:	e079      	b.n	80012ce <__aeabi_fsub+0x19a>
 80011da:	2201      	movs	r2, #1
 80011dc:	019b      	lsls	r3, r3, #6
 80011de:	0a5b      	lsrs	r3, r3, #9
 80011e0:	b2e4      	uxtb	r4, r4
 80011e2:	402a      	ands	r2, r5
 80011e4:	025b      	lsls	r3, r3, #9
 80011e6:	05e4      	lsls	r4, r4, #23
 80011e8:	0a58      	lsrs	r0, r3, #9
 80011ea:	07d2      	lsls	r2, r2, #31
 80011ec:	4320      	orrs	r0, r4
 80011ee:	4310      	orrs	r0, r2
 80011f0:	bc1c      	pop	{r2, r3, r4}
 80011f2:	4690      	mov	r8, r2
 80011f4:	4699      	mov	r9, r3
 80011f6:	46a2      	mov	sl, r4
 80011f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fa:	2cff      	cmp	r4, #255	; 0xff
 80011fc:	d0e0      	beq.n	80011c0 <__aeabi_fsub+0x8c>
 80011fe:	2180      	movs	r1, #128	; 0x80
 8001200:	04c9      	lsls	r1, r1, #19
 8001202:	430e      	orrs	r6, r1
 8001204:	2a1b      	cmp	r2, #27
 8001206:	dc7b      	bgt.n	8001300 <__aeabi_fsub+0x1cc>
 8001208:	0031      	movs	r1, r6
 800120a:	2020      	movs	r0, #32
 800120c:	40d1      	lsrs	r1, r2
 800120e:	1a82      	subs	r2, r0, r2
 8001210:	4096      	lsls	r6, r2
 8001212:	1e72      	subs	r2, r6, #1
 8001214:	4196      	sbcs	r6, r2
 8001216:	430e      	orrs	r6, r1
 8001218:	1b9b      	subs	r3, r3, r6
 800121a:	015a      	lsls	r2, r3, #5
 800121c:	d4ba      	bmi.n	8001194 <__aeabi_fsub+0x60>
 800121e:	075a      	lsls	r2, r3, #29
 8001220:	d1d0      	bne.n	80011c4 <__aeabi_fsub+0x90>
 8001222:	2201      	movs	r2, #1
 8001224:	08df      	lsrs	r7, r3, #3
 8001226:	402a      	ands	r2, r5
 8001228:	2cff      	cmp	r4, #255	; 0xff
 800122a:	d133      	bne.n	8001294 <__aeabi_fsub+0x160>
 800122c:	2f00      	cmp	r7, #0
 800122e:	d100      	bne.n	8001232 <__aeabi_fsub+0xfe>
 8001230:	e0a8      	b.n	8001384 <__aeabi_fsub+0x250>
 8001232:	2380      	movs	r3, #128	; 0x80
 8001234:	03db      	lsls	r3, r3, #15
 8001236:	433b      	orrs	r3, r7
 8001238:	025b      	lsls	r3, r3, #9
 800123a:	0a5b      	lsrs	r3, r3, #9
 800123c:	24ff      	movs	r4, #255	; 0xff
 800123e:	e7d1      	b.n	80011e4 <__aeabi_fsub+0xb0>
 8001240:	1a21      	subs	r1, r4, r0
 8001242:	2900      	cmp	r1, #0
 8001244:	dd4c      	ble.n	80012e0 <__aeabi_fsub+0x1ac>
 8001246:	2800      	cmp	r0, #0
 8001248:	d02a      	beq.n	80012a0 <__aeabi_fsub+0x16c>
 800124a:	2cff      	cmp	r4, #255	; 0xff
 800124c:	d0b8      	beq.n	80011c0 <__aeabi_fsub+0x8c>
 800124e:	2080      	movs	r0, #128	; 0x80
 8001250:	04c0      	lsls	r0, r0, #19
 8001252:	4306      	orrs	r6, r0
 8001254:	291b      	cmp	r1, #27
 8001256:	dd00      	ble.n	800125a <__aeabi_fsub+0x126>
 8001258:	e0af      	b.n	80013ba <__aeabi_fsub+0x286>
 800125a:	0030      	movs	r0, r6
 800125c:	2720      	movs	r7, #32
 800125e:	40c8      	lsrs	r0, r1
 8001260:	1a79      	subs	r1, r7, r1
 8001262:	408e      	lsls	r6, r1
 8001264:	1e71      	subs	r1, r6, #1
 8001266:	418e      	sbcs	r6, r1
 8001268:	4306      	orrs	r6, r0
 800126a:	199b      	adds	r3, r3, r6
 800126c:	0159      	lsls	r1, r3, #5
 800126e:	d5d6      	bpl.n	800121e <__aeabi_fsub+0xea>
 8001270:	3401      	adds	r4, #1
 8001272:	2cff      	cmp	r4, #255	; 0xff
 8001274:	d100      	bne.n	8001278 <__aeabi_fsub+0x144>
 8001276:	e085      	b.n	8001384 <__aeabi_fsub+0x250>
 8001278:	2201      	movs	r2, #1
 800127a:	497a      	ldr	r1, [pc, #488]	; (8001464 <__aeabi_fsub+0x330>)
 800127c:	401a      	ands	r2, r3
 800127e:	085b      	lsrs	r3, r3, #1
 8001280:	400b      	ands	r3, r1
 8001282:	4313      	orrs	r3, r2
 8001284:	e79c      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001286:	2e00      	cmp	r6, #0
 8001288:	d000      	beq.n	800128c <__aeabi_fsub+0x158>
 800128a:	e770      	b.n	800116e <__aeabi_fsub+0x3a>
 800128c:	e76b      	b.n	8001166 <__aeabi_fsub+0x32>
 800128e:	1e3b      	subs	r3, r7, #0
 8001290:	d1c5      	bne.n	800121e <__aeabi_fsub+0xea>
 8001292:	2200      	movs	r2, #0
 8001294:	027b      	lsls	r3, r7, #9
 8001296:	0a5b      	lsrs	r3, r3, #9
 8001298:	b2e4      	uxtb	r4, r4
 800129a:	e7a3      	b.n	80011e4 <__aeabi_fsub+0xb0>
 800129c:	0014      	movs	r4, r2
 800129e:	e78f      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80012a0:	2e00      	cmp	r6, #0
 80012a2:	d04d      	beq.n	8001340 <__aeabi_fsub+0x20c>
 80012a4:	1e48      	subs	r0, r1, #1
 80012a6:	2800      	cmp	r0, #0
 80012a8:	d157      	bne.n	800135a <__aeabi_fsub+0x226>
 80012aa:	199b      	adds	r3, r3, r6
 80012ac:	2401      	movs	r4, #1
 80012ae:	015a      	lsls	r2, r3, #5
 80012b0:	d5b5      	bpl.n	800121e <__aeabi_fsub+0xea>
 80012b2:	2402      	movs	r4, #2
 80012b4:	e7e0      	b.n	8001278 <__aeabi_fsub+0x144>
 80012b6:	2a00      	cmp	r2, #0
 80012b8:	d125      	bne.n	8001306 <__aeabi_fsub+0x1d2>
 80012ba:	1c62      	adds	r2, r4, #1
 80012bc:	b2d2      	uxtb	r2, r2
 80012be:	2a01      	cmp	r2, #1
 80012c0:	dd72      	ble.n	80013a8 <__aeabi_fsub+0x274>
 80012c2:	1b9f      	subs	r7, r3, r6
 80012c4:	017a      	lsls	r2, r7, #5
 80012c6:	d535      	bpl.n	8001334 <__aeabi_fsub+0x200>
 80012c8:	1af7      	subs	r7, r6, r3
 80012ca:	000d      	movs	r5, r1
 80012cc:	e764      	b.n	8001198 <__aeabi_fsub+0x64>
 80012ce:	2201      	movs	r2, #1
 80012d0:	2300      	movs	r3, #0
 80012d2:	402a      	ands	r2, r5
 80012d4:	e786      	b.n	80011e4 <__aeabi_fsub+0xb0>
 80012d6:	003b      	movs	r3, r7
 80012d8:	4a63      	ldr	r2, [pc, #396]	; (8001468 <__aeabi_fsub+0x334>)
 80012da:	1a24      	subs	r4, r4, r0
 80012dc:	4013      	ands	r3, r2
 80012de:	e76f      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80012e0:	2900      	cmp	r1, #0
 80012e2:	d16c      	bne.n	80013be <__aeabi_fsub+0x28a>
 80012e4:	1c61      	adds	r1, r4, #1
 80012e6:	b2c8      	uxtb	r0, r1
 80012e8:	2801      	cmp	r0, #1
 80012ea:	dd4e      	ble.n	800138a <__aeabi_fsub+0x256>
 80012ec:	29ff      	cmp	r1, #255	; 0xff
 80012ee:	d049      	beq.n	8001384 <__aeabi_fsub+0x250>
 80012f0:	199b      	adds	r3, r3, r6
 80012f2:	085b      	lsrs	r3, r3, #1
 80012f4:	000c      	movs	r4, r1
 80012f6:	e763      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80012f8:	2aff      	cmp	r2, #255	; 0xff
 80012fa:	d041      	beq.n	8001380 <__aeabi_fsub+0x24c>
 80012fc:	000a      	movs	r2, r1
 80012fe:	e781      	b.n	8001204 <__aeabi_fsub+0xd0>
 8001300:	2601      	movs	r6, #1
 8001302:	1b9b      	subs	r3, r3, r6
 8001304:	e789      	b.n	800121a <__aeabi_fsub+0xe6>
 8001306:	2c00      	cmp	r4, #0
 8001308:	d01c      	beq.n	8001344 <__aeabi_fsub+0x210>
 800130a:	28ff      	cmp	r0, #255	; 0xff
 800130c:	d021      	beq.n	8001352 <__aeabi_fsub+0x21e>
 800130e:	2480      	movs	r4, #128	; 0x80
 8001310:	04e4      	lsls	r4, r4, #19
 8001312:	4252      	negs	r2, r2
 8001314:	4323      	orrs	r3, r4
 8001316:	2a1b      	cmp	r2, #27
 8001318:	dd00      	ble.n	800131c <__aeabi_fsub+0x1e8>
 800131a:	e096      	b.n	800144a <__aeabi_fsub+0x316>
 800131c:	001c      	movs	r4, r3
 800131e:	2520      	movs	r5, #32
 8001320:	40d4      	lsrs	r4, r2
 8001322:	1aaa      	subs	r2, r5, r2
 8001324:	4093      	lsls	r3, r2
 8001326:	1e5a      	subs	r2, r3, #1
 8001328:	4193      	sbcs	r3, r2
 800132a:	4323      	orrs	r3, r4
 800132c:	1af3      	subs	r3, r6, r3
 800132e:	0004      	movs	r4, r0
 8001330:	000d      	movs	r5, r1
 8001332:	e72d      	b.n	8001190 <__aeabi_fsub+0x5c>
 8001334:	2f00      	cmp	r7, #0
 8001336:	d000      	beq.n	800133a <__aeabi_fsub+0x206>
 8001338:	e72e      	b.n	8001198 <__aeabi_fsub+0x64>
 800133a:	2200      	movs	r2, #0
 800133c:	2400      	movs	r4, #0
 800133e:	e7a9      	b.n	8001294 <__aeabi_fsub+0x160>
 8001340:	000c      	movs	r4, r1
 8001342:	e73d      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001344:	2b00      	cmp	r3, #0
 8001346:	d058      	beq.n	80013fa <__aeabi_fsub+0x2c6>
 8001348:	43d2      	mvns	r2, r2
 800134a:	2a00      	cmp	r2, #0
 800134c:	d0ee      	beq.n	800132c <__aeabi_fsub+0x1f8>
 800134e:	28ff      	cmp	r0, #255	; 0xff
 8001350:	d1e1      	bne.n	8001316 <__aeabi_fsub+0x1e2>
 8001352:	0033      	movs	r3, r6
 8001354:	24ff      	movs	r4, #255	; 0xff
 8001356:	000d      	movs	r5, r1
 8001358:	e732      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800135a:	29ff      	cmp	r1, #255	; 0xff
 800135c:	d010      	beq.n	8001380 <__aeabi_fsub+0x24c>
 800135e:	0001      	movs	r1, r0
 8001360:	e778      	b.n	8001254 <__aeabi_fsub+0x120>
 8001362:	2b00      	cmp	r3, #0
 8001364:	d06e      	beq.n	8001444 <__aeabi_fsub+0x310>
 8001366:	24ff      	movs	r4, #255	; 0xff
 8001368:	2e00      	cmp	r6, #0
 800136a:	d100      	bne.n	800136e <__aeabi_fsub+0x23a>
 800136c:	e728      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800136e:	2280      	movs	r2, #128	; 0x80
 8001370:	4651      	mov	r1, sl
 8001372:	03d2      	lsls	r2, r2, #15
 8001374:	4211      	tst	r1, r2
 8001376:	d003      	beq.n	8001380 <__aeabi_fsub+0x24c>
 8001378:	4661      	mov	r1, ip
 800137a:	4211      	tst	r1, r2
 800137c:	d100      	bne.n	8001380 <__aeabi_fsub+0x24c>
 800137e:	0033      	movs	r3, r6
 8001380:	24ff      	movs	r4, #255	; 0xff
 8001382:	e71d      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001384:	24ff      	movs	r4, #255	; 0xff
 8001386:	2300      	movs	r3, #0
 8001388:	e72c      	b.n	80011e4 <__aeabi_fsub+0xb0>
 800138a:	2c00      	cmp	r4, #0
 800138c:	d1e9      	bne.n	8001362 <__aeabi_fsub+0x22e>
 800138e:	2b00      	cmp	r3, #0
 8001390:	d063      	beq.n	800145a <__aeabi_fsub+0x326>
 8001392:	2e00      	cmp	r6, #0
 8001394:	d100      	bne.n	8001398 <__aeabi_fsub+0x264>
 8001396:	e713      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001398:	199b      	adds	r3, r3, r6
 800139a:	015a      	lsls	r2, r3, #5
 800139c:	d400      	bmi.n	80013a0 <__aeabi_fsub+0x26c>
 800139e:	e73e      	b.n	800121e <__aeabi_fsub+0xea>
 80013a0:	4a31      	ldr	r2, [pc, #196]	; (8001468 <__aeabi_fsub+0x334>)
 80013a2:	000c      	movs	r4, r1
 80013a4:	4013      	ands	r3, r2
 80013a6:	e70b      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80013a8:	2c00      	cmp	r4, #0
 80013aa:	d11e      	bne.n	80013ea <__aeabi_fsub+0x2b6>
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d12f      	bne.n	8001410 <__aeabi_fsub+0x2dc>
 80013b0:	2e00      	cmp	r6, #0
 80013b2:	d04f      	beq.n	8001454 <__aeabi_fsub+0x320>
 80013b4:	0033      	movs	r3, r6
 80013b6:	000d      	movs	r5, r1
 80013b8:	e702      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80013ba:	2601      	movs	r6, #1
 80013bc:	e755      	b.n	800126a <__aeabi_fsub+0x136>
 80013be:	2c00      	cmp	r4, #0
 80013c0:	d11f      	bne.n	8001402 <__aeabi_fsub+0x2ce>
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d043      	beq.n	800144e <__aeabi_fsub+0x31a>
 80013c6:	43c9      	mvns	r1, r1
 80013c8:	2900      	cmp	r1, #0
 80013ca:	d00b      	beq.n	80013e4 <__aeabi_fsub+0x2b0>
 80013cc:	28ff      	cmp	r0, #255	; 0xff
 80013ce:	d039      	beq.n	8001444 <__aeabi_fsub+0x310>
 80013d0:	291b      	cmp	r1, #27
 80013d2:	dc44      	bgt.n	800145e <__aeabi_fsub+0x32a>
 80013d4:	001c      	movs	r4, r3
 80013d6:	2720      	movs	r7, #32
 80013d8:	40cc      	lsrs	r4, r1
 80013da:	1a79      	subs	r1, r7, r1
 80013dc:	408b      	lsls	r3, r1
 80013de:	1e59      	subs	r1, r3, #1
 80013e0:	418b      	sbcs	r3, r1
 80013e2:	4323      	orrs	r3, r4
 80013e4:	199b      	adds	r3, r3, r6
 80013e6:	0004      	movs	r4, r0
 80013e8:	e740      	b.n	800126c <__aeabi_fsub+0x138>
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d11a      	bne.n	8001424 <__aeabi_fsub+0x2f0>
 80013ee:	2e00      	cmp	r6, #0
 80013f0:	d124      	bne.n	800143c <__aeabi_fsub+0x308>
 80013f2:	2780      	movs	r7, #128	; 0x80
 80013f4:	2200      	movs	r2, #0
 80013f6:	03ff      	lsls	r7, r7, #15
 80013f8:	e71b      	b.n	8001232 <__aeabi_fsub+0xfe>
 80013fa:	0033      	movs	r3, r6
 80013fc:	0004      	movs	r4, r0
 80013fe:	000d      	movs	r5, r1
 8001400:	e6de      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001402:	28ff      	cmp	r0, #255	; 0xff
 8001404:	d01e      	beq.n	8001444 <__aeabi_fsub+0x310>
 8001406:	2480      	movs	r4, #128	; 0x80
 8001408:	04e4      	lsls	r4, r4, #19
 800140a:	4249      	negs	r1, r1
 800140c:	4323      	orrs	r3, r4
 800140e:	e7df      	b.n	80013d0 <__aeabi_fsub+0x29c>
 8001410:	2e00      	cmp	r6, #0
 8001412:	d100      	bne.n	8001416 <__aeabi_fsub+0x2e2>
 8001414:	e6d4      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001416:	1b9f      	subs	r7, r3, r6
 8001418:	017a      	lsls	r2, r7, #5
 800141a:	d400      	bmi.n	800141e <__aeabi_fsub+0x2ea>
 800141c:	e737      	b.n	800128e <__aeabi_fsub+0x15a>
 800141e:	1af3      	subs	r3, r6, r3
 8001420:	000d      	movs	r5, r1
 8001422:	e6cd      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001424:	24ff      	movs	r4, #255	; 0xff
 8001426:	2e00      	cmp	r6, #0
 8001428:	d100      	bne.n	800142c <__aeabi_fsub+0x2f8>
 800142a:	e6c9      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	4650      	mov	r0, sl
 8001430:	03d2      	lsls	r2, r2, #15
 8001432:	4210      	tst	r0, r2
 8001434:	d0a4      	beq.n	8001380 <__aeabi_fsub+0x24c>
 8001436:	4660      	mov	r0, ip
 8001438:	4210      	tst	r0, r2
 800143a:	d1a1      	bne.n	8001380 <__aeabi_fsub+0x24c>
 800143c:	0033      	movs	r3, r6
 800143e:	000d      	movs	r5, r1
 8001440:	24ff      	movs	r4, #255	; 0xff
 8001442:	e6bd      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001444:	0033      	movs	r3, r6
 8001446:	24ff      	movs	r4, #255	; 0xff
 8001448:	e6ba      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800144a:	2301      	movs	r3, #1
 800144c:	e76e      	b.n	800132c <__aeabi_fsub+0x1f8>
 800144e:	0033      	movs	r3, r6
 8001450:	0004      	movs	r4, r0
 8001452:	e6b5      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001454:	2700      	movs	r7, #0
 8001456:	2200      	movs	r2, #0
 8001458:	e71c      	b.n	8001294 <__aeabi_fsub+0x160>
 800145a:	0033      	movs	r3, r6
 800145c:	e6b0      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800145e:	2301      	movs	r3, #1
 8001460:	e7c0      	b.n	80013e4 <__aeabi_fsub+0x2b0>
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	7dffffff 	.word	0x7dffffff
 8001468:	fbffffff 	.word	0xfbffffff

0800146c <__aeabi_f2iz>:
 800146c:	0241      	lsls	r1, r0, #9
 800146e:	0043      	lsls	r3, r0, #1
 8001470:	0fc2      	lsrs	r2, r0, #31
 8001472:	0a49      	lsrs	r1, r1, #9
 8001474:	0e1b      	lsrs	r3, r3, #24
 8001476:	2000      	movs	r0, #0
 8001478:	2b7e      	cmp	r3, #126	; 0x7e
 800147a:	dd0d      	ble.n	8001498 <__aeabi_f2iz+0x2c>
 800147c:	2b9d      	cmp	r3, #157	; 0x9d
 800147e:	dc0c      	bgt.n	800149a <__aeabi_f2iz+0x2e>
 8001480:	2080      	movs	r0, #128	; 0x80
 8001482:	0400      	lsls	r0, r0, #16
 8001484:	4301      	orrs	r1, r0
 8001486:	2b95      	cmp	r3, #149	; 0x95
 8001488:	dc0a      	bgt.n	80014a0 <__aeabi_f2iz+0x34>
 800148a:	2096      	movs	r0, #150	; 0x96
 800148c:	1ac3      	subs	r3, r0, r3
 800148e:	40d9      	lsrs	r1, r3
 8001490:	4248      	negs	r0, r1
 8001492:	2a00      	cmp	r2, #0
 8001494:	d100      	bne.n	8001498 <__aeabi_f2iz+0x2c>
 8001496:	0008      	movs	r0, r1
 8001498:	4770      	bx	lr
 800149a:	4b03      	ldr	r3, [pc, #12]	; (80014a8 <__aeabi_f2iz+0x3c>)
 800149c:	18d0      	adds	r0, r2, r3
 800149e:	e7fb      	b.n	8001498 <__aeabi_f2iz+0x2c>
 80014a0:	3b96      	subs	r3, #150	; 0x96
 80014a2:	4099      	lsls	r1, r3
 80014a4:	e7f4      	b.n	8001490 <__aeabi_f2iz+0x24>
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	7fffffff 	.word	0x7fffffff

080014ac <__aeabi_i2f>:
 80014ac:	b570      	push	{r4, r5, r6, lr}
 80014ae:	2800      	cmp	r0, #0
 80014b0:	d030      	beq.n	8001514 <__aeabi_i2f+0x68>
 80014b2:	17c3      	asrs	r3, r0, #31
 80014b4:	18c4      	adds	r4, r0, r3
 80014b6:	405c      	eors	r4, r3
 80014b8:	0fc5      	lsrs	r5, r0, #31
 80014ba:	0020      	movs	r0, r4
 80014bc:	f001 ff10 	bl	80032e0 <__clzsi2>
 80014c0:	239e      	movs	r3, #158	; 0x9e
 80014c2:	1a1b      	subs	r3, r3, r0
 80014c4:	2b96      	cmp	r3, #150	; 0x96
 80014c6:	dc0d      	bgt.n	80014e4 <__aeabi_i2f+0x38>
 80014c8:	2296      	movs	r2, #150	; 0x96
 80014ca:	1ad2      	subs	r2, r2, r3
 80014cc:	4094      	lsls	r4, r2
 80014ce:	002a      	movs	r2, r5
 80014d0:	0264      	lsls	r4, r4, #9
 80014d2:	0a64      	lsrs	r4, r4, #9
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	0264      	lsls	r4, r4, #9
 80014d8:	05db      	lsls	r3, r3, #23
 80014da:	0a60      	lsrs	r0, r4, #9
 80014dc:	07d2      	lsls	r2, r2, #31
 80014de:	4318      	orrs	r0, r3
 80014e0:	4310      	orrs	r0, r2
 80014e2:	bd70      	pop	{r4, r5, r6, pc}
 80014e4:	2b99      	cmp	r3, #153	; 0x99
 80014e6:	dc19      	bgt.n	800151c <__aeabi_i2f+0x70>
 80014e8:	2299      	movs	r2, #153	; 0x99
 80014ea:	1ad2      	subs	r2, r2, r3
 80014ec:	2a00      	cmp	r2, #0
 80014ee:	dd29      	ble.n	8001544 <__aeabi_i2f+0x98>
 80014f0:	4094      	lsls	r4, r2
 80014f2:	0022      	movs	r2, r4
 80014f4:	4c14      	ldr	r4, [pc, #80]	; (8001548 <__aeabi_i2f+0x9c>)
 80014f6:	4014      	ands	r4, r2
 80014f8:	0751      	lsls	r1, r2, #29
 80014fa:	d004      	beq.n	8001506 <__aeabi_i2f+0x5a>
 80014fc:	210f      	movs	r1, #15
 80014fe:	400a      	ands	r2, r1
 8001500:	2a04      	cmp	r2, #4
 8001502:	d000      	beq.n	8001506 <__aeabi_i2f+0x5a>
 8001504:	3404      	adds	r4, #4
 8001506:	0162      	lsls	r2, r4, #5
 8001508:	d413      	bmi.n	8001532 <__aeabi_i2f+0x86>
 800150a:	01a4      	lsls	r4, r4, #6
 800150c:	0a64      	lsrs	r4, r4, #9
 800150e:	b2db      	uxtb	r3, r3
 8001510:	002a      	movs	r2, r5
 8001512:	e7e0      	b.n	80014d6 <__aeabi_i2f+0x2a>
 8001514:	2200      	movs	r2, #0
 8001516:	2300      	movs	r3, #0
 8001518:	2400      	movs	r4, #0
 800151a:	e7dc      	b.n	80014d6 <__aeabi_i2f+0x2a>
 800151c:	2205      	movs	r2, #5
 800151e:	0021      	movs	r1, r4
 8001520:	1a12      	subs	r2, r2, r0
 8001522:	40d1      	lsrs	r1, r2
 8001524:	22b9      	movs	r2, #185	; 0xb9
 8001526:	1ad2      	subs	r2, r2, r3
 8001528:	4094      	lsls	r4, r2
 800152a:	1e62      	subs	r2, r4, #1
 800152c:	4194      	sbcs	r4, r2
 800152e:	430c      	orrs	r4, r1
 8001530:	e7da      	b.n	80014e8 <__aeabi_i2f+0x3c>
 8001532:	4b05      	ldr	r3, [pc, #20]	; (8001548 <__aeabi_i2f+0x9c>)
 8001534:	002a      	movs	r2, r5
 8001536:	401c      	ands	r4, r3
 8001538:	239f      	movs	r3, #159	; 0x9f
 800153a:	01a4      	lsls	r4, r4, #6
 800153c:	1a1b      	subs	r3, r3, r0
 800153e:	0a64      	lsrs	r4, r4, #9
 8001540:	b2db      	uxtb	r3, r3
 8001542:	e7c8      	b.n	80014d6 <__aeabi_i2f+0x2a>
 8001544:	0022      	movs	r2, r4
 8001546:	e7d5      	b.n	80014f4 <__aeabi_i2f+0x48>
 8001548:	fbffffff 	.word	0xfbffffff

0800154c <__aeabi_ui2f>:
 800154c:	b510      	push	{r4, lr}
 800154e:	1e04      	subs	r4, r0, #0
 8001550:	d027      	beq.n	80015a2 <__aeabi_ui2f+0x56>
 8001552:	f001 fec5 	bl	80032e0 <__clzsi2>
 8001556:	239e      	movs	r3, #158	; 0x9e
 8001558:	1a1b      	subs	r3, r3, r0
 800155a:	2b96      	cmp	r3, #150	; 0x96
 800155c:	dc0a      	bgt.n	8001574 <__aeabi_ui2f+0x28>
 800155e:	2296      	movs	r2, #150	; 0x96
 8001560:	1ad2      	subs	r2, r2, r3
 8001562:	4094      	lsls	r4, r2
 8001564:	0264      	lsls	r4, r4, #9
 8001566:	0a64      	lsrs	r4, r4, #9
 8001568:	b2db      	uxtb	r3, r3
 800156a:	0264      	lsls	r4, r4, #9
 800156c:	05db      	lsls	r3, r3, #23
 800156e:	0a60      	lsrs	r0, r4, #9
 8001570:	4318      	orrs	r0, r3
 8001572:	bd10      	pop	{r4, pc}
 8001574:	2b99      	cmp	r3, #153	; 0x99
 8001576:	dc17      	bgt.n	80015a8 <__aeabi_ui2f+0x5c>
 8001578:	2299      	movs	r2, #153	; 0x99
 800157a:	1ad2      	subs	r2, r2, r3
 800157c:	2a00      	cmp	r2, #0
 800157e:	dd27      	ble.n	80015d0 <__aeabi_ui2f+0x84>
 8001580:	4094      	lsls	r4, r2
 8001582:	0022      	movs	r2, r4
 8001584:	4c13      	ldr	r4, [pc, #76]	; (80015d4 <__aeabi_ui2f+0x88>)
 8001586:	4014      	ands	r4, r2
 8001588:	0751      	lsls	r1, r2, #29
 800158a:	d004      	beq.n	8001596 <__aeabi_ui2f+0x4a>
 800158c:	210f      	movs	r1, #15
 800158e:	400a      	ands	r2, r1
 8001590:	2a04      	cmp	r2, #4
 8001592:	d000      	beq.n	8001596 <__aeabi_ui2f+0x4a>
 8001594:	3404      	adds	r4, #4
 8001596:	0162      	lsls	r2, r4, #5
 8001598:	d412      	bmi.n	80015c0 <__aeabi_ui2f+0x74>
 800159a:	01a4      	lsls	r4, r4, #6
 800159c:	0a64      	lsrs	r4, r4, #9
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	e7e3      	b.n	800156a <__aeabi_ui2f+0x1e>
 80015a2:	2300      	movs	r3, #0
 80015a4:	2400      	movs	r4, #0
 80015a6:	e7e0      	b.n	800156a <__aeabi_ui2f+0x1e>
 80015a8:	22b9      	movs	r2, #185	; 0xb9
 80015aa:	0021      	movs	r1, r4
 80015ac:	1ad2      	subs	r2, r2, r3
 80015ae:	4091      	lsls	r1, r2
 80015b0:	000a      	movs	r2, r1
 80015b2:	1e51      	subs	r1, r2, #1
 80015b4:	418a      	sbcs	r2, r1
 80015b6:	2105      	movs	r1, #5
 80015b8:	1a09      	subs	r1, r1, r0
 80015ba:	40cc      	lsrs	r4, r1
 80015bc:	4314      	orrs	r4, r2
 80015be:	e7db      	b.n	8001578 <__aeabi_ui2f+0x2c>
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <__aeabi_ui2f+0x88>)
 80015c2:	401c      	ands	r4, r3
 80015c4:	239f      	movs	r3, #159	; 0x9f
 80015c6:	01a4      	lsls	r4, r4, #6
 80015c8:	1a1b      	subs	r3, r3, r0
 80015ca:	0a64      	lsrs	r4, r4, #9
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	e7cc      	b.n	800156a <__aeabi_ui2f+0x1e>
 80015d0:	0022      	movs	r2, r4
 80015d2:	e7d7      	b.n	8001584 <__aeabi_ui2f+0x38>
 80015d4:	fbffffff 	.word	0xfbffffff

080015d8 <__aeabi_dadd>:
 80015d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015da:	4645      	mov	r5, r8
 80015dc:	46de      	mov	lr, fp
 80015de:	4657      	mov	r7, sl
 80015e0:	464e      	mov	r6, r9
 80015e2:	030c      	lsls	r4, r1, #12
 80015e4:	b5e0      	push	{r5, r6, r7, lr}
 80015e6:	004e      	lsls	r6, r1, #1
 80015e8:	0fc9      	lsrs	r1, r1, #31
 80015ea:	4688      	mov	r8, r1
 80015ec:	000d      	movs	r5, r1
 80015ee:	0a61      	lsrs	r1, r4, #9
 80015f0:	0f44      	lsrs	r4, r0, #29
 80015f2:	430c      	orrs	r4, r1
 80015f4:	00c7      	lsls	r7, r0, #3
 80015f6:	0319      	lsls	r1, r3, #12
 80015f8:	0058      	lsls	r0, r3, #1
 80015fa:	0fdb      	lsrs	r3, r3, #31
 80015fc:	469b      	mov	fp, r3
 80015fe:	0a4b      	lsrs	r3, r1, #9
 8001600:	0f51      	lsrs	r1, r2, #29
 8001602:	430b      	orrs	r3, r1
 8001604:	0d76      	lsrs	r6, r6, #21
 8001606:	0d40      	lsrs	r0, r0, #21
 8001608:	0019      	movs	r1, r3
 800160a:	00d2      	lsls	r2, r2, #3
 800160c:	45d8      	cmp	r8, fp
 800160e:	d100      	bne.n	8001612 <__aeabi_dadd+0x3a>
 8001610:	e0ae      	b.n	8001770 <__aeabi_dadd+0x198>
 8001612:	1a35      	subs	r5, r6, r0
 8001614:	2d00      	cmp	r5, #0
 8001616:	dc00      	bgt.n	800161a <__aeabi_dadd+0x42>
 8001618:	e0f6      	b.n	8001808 <__aeabi_dadd+0x230>
 800161a:	2800      	cmp	r0, #0
 800161c:	d10f      	bne.n	800163e <__aeabi_dadd+0x66>
 800161e:	4313      	orrs	r3, r2
 8001620:	d100      	bne.n	8001624 <__aeabi_dadd+0x4c>
 8001622:	e0db      	b.n	80017dc <__aeabi_dadd+0x204>
 8001624:	1e6b      	subs	r3, r5, #1
 8001626:	2b00      	cmp	r3, #0
 8001628:	d000      	beq.n	800162c <__aeabi_dadd+0x54>
 800162a:	e137      	b.n	800189c <__aeabi_dadd+0x2c4>
 800162c:	1aba      	subs	r2, r7, r2
 800162e:	4297      	cmp	r7, r2
 8001630:	41bf      	sbcs	r7, r7
 8001632:	1a64      	subs	r4, r4, r1
 8001634:	427f      	negs	r7, r7
 8001636:	1be4      	subs	r4, r4, r7
 8001638:	2601      	movs	r6, #1
 800163a:	0017      	movs	r7, r2
 800163c:	e024      	b.n	8001688 <__aeabi_dadd+0xb0>
 800163e:	4bc6      	ldr	r3, [pc, #792]	; (8001958 <__aeabi_dadd+0x380>)
 8001640:	429e      	cmp	r6, r3
 8001642:	d04d      	beq.n	80016e0 <__aeabi_dadd+0x108>
 8001644:	2380      	movs	r3, #128	; 0x80
 8001646:	041b      	lsls	r3, r3, #16
 8001648:	4319      	orrs	r1, r3
 800164a:	2d38      	cmp	r5, #56	; 0x38
 800164c:	dd00      	ble.n	8001650 <__aeabi_dadd+0x78>
 800164e:	e107      	b.n	8001860 <__aeabi_dadd+0x288>
 8001650:	2d1f      	cmp	r5, #31
 8001652:	dd00      	ble.n	8001656 <__aeabi_dadd+0x7e>
 8001654:	e138      	b.n	80018c8 <__aeabi_dadd+0x2f0>
 8001656:	2020      	movs	r0, #32
 8001658:	1b43      	subs	r3, r0, r5
 800165a:	469a      	mov	sl, r3
 800165c:	000b      	movs	r3, r1
 800165e:	4650      	mov	r0, sl
 8001660:	4083      	lsls	r3, r0
 8001662:	4699      	mov	r9, r3
 8001664:	0013      	movs	r3, r2
 8001666:	4648      	mov	r0, r9
 8001668:	40eb      	lsrs	r3, r5
 800166a:	4318      	orrs	r0, r3
 800166c:	0003      	movs	r3, r0
 800166e:	4650      	mov	r0, sl
 8001670:	4082      	lsls	r2, r0
 8001672:	1e50      	subs	r0, r2, #1
 8001674:	4182      	sbcs	r2, r0
 8001676:	40e9      	lsrs	r1, r5
 8001678:	431a      	orrs	r2, r3
 800167a:	1aba      	subs	r2, r7, r2
 800167c:	1a61      	subs	r1, r4, r1
 800167e:	4297      	cmp	r7, r2
 8001680:	41a4      	sbcs	r4, r4
 8001682:	0017      	movs	r7, r2
 8001684:	4264      	negs	r4, r4
 8001686:	1b0c      	subs	r4, r1, r4
 8001688:	0223      	lsls	r3, r4, #8
 800168a:	d562      	bpl.n	8001752 <__aeabi_dadd+0x17a>
 800168c:	0264      	lsls	r4, r4, #9
 800168e:	0a65      	lsrs	r5, r4, #9
 8001690:	2d00      	cmp	r5, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_dadd+0xbe>
 8001694:	e0df      	b.n	8001856 <__aeabi_dadd+0x27e>
 8001696:	0028      	movs	r0, r5
 8001698:	f001 fe22 	bl	80032e0 <__clzsi2>
 800169c:	0003      	movs	r3, r0
 800169e:	3b08      	subs	r3, #8
 80016a0:	2b1f      	cmp	r3, #31
 80016a2:	dd00      	ble.n	80016a6 <__aeabi_dadd+0xce>
 80016a4:	e0d2      	b.n	800184c <__aeabi_dadd+0x274>
 80016a6:	2220      	movs	r2, #32
 80016a8:	003c      	movs	r4, r7
 80016aa:	1ad2      	subs	r2, r2, r3
 80016ac:	409d      	lsls	r5, r3
 80016ae:	40d4      	lsrs	r4, r2
 80016b0:	409f      	lsls	r7, r3
 80016b2:	4325      	orrs	r5, r4
 80016b4:	429e      	cmp	r6, r3
 80016b6:	dd00      	ble.n	80016ba <__aeabi_dadd+0xe2>
 80016b8:	e0c4      	b.n	8001844 <__aeabi_dadd+0x26c>
 80016ba:	1b9e      	subs	r6, r3, r6
 80016bc:	1c73      	adds	r3, r6, #1
 80016be:	2b1f      	cmp	r3, #31
 80016c0:	dd00      	ble.n	80016c4 <__aeabi_dadd+0xec>
 80016c2:	e0f1      	b.n	80018a8 <__aeabi_dadd+0x2d0>
 80016c4:	2220      	movs	r2, #32
 80016c6:	0038      	movs	r0, r7
 80016c8:	0029      	movs	r1, r5
 80016ca:	1ad2      	subs	r2, r2, r3
 80016cc:	40d8      	lsrs	r0, r3
 80016ce:	4091      	lsls	r1, r2
 80016d0:	4097      	lsls	r7, r2
 80016d2:	002c      	movs	r4, r5
 80016d4:	4301      	orrs	r1, r0
 80016d6:	1e78      	subs	r0, r7, #1
 80016d8:	4187      	sbcs	r7, r0
 80016da:	40dc      	lsrs	r4, r3
 80016dc:	2600      	movs	r6, #0
 80016de:	430f      	orrs	r7, r1
 80016e0:	077b      	lsls	r3, r7, #29
 80016e2:	d009      	beq.n	80016f8 <__aeabi_dadd+0x120>
 80016e4:	230f      	movs	r3, #15
 80016e6:	403b      	ands	r3, r7
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d005      	beq.n	80016f8 <__aeabi_dadd+0x120>
 80016ec:	1d3b      	adds	r3, r7, #4
 80016ee:	42bb      	cmp	r3, r7
 80016f0:	41bf      	sbcs	r7, r7
 80016f2:	427f      	negs	r7, r7
 80016f4:	19e4      	adds	r4, r4, r7
 80016f6:	001f      	movs	r7, r3
 80016f8:	0223      	lsls	r3, r4, #8
 80016fa:	d52c      	bpl.n	8001756 <__aeabi_dadd+0x17e>
 80016fc:	4b96      	ldr	r3, [pc, #600]	; (8001958 <__aeabi_dadd+0x380>)
 80016fe:	3601      	adds	r6, #1
 8001700:	429e      	cmp	r6, r3
 8001702:	d100      	bne.n	8001706 <__aeabi_dadd+0x12e>
 8001704:	e09a      	b.n	800183c <__aeabi_dadd+0x264>
 8001706:	4645      	mov	r5, r8
 8001708:	4b94      	ldr	r3, [pc, #592]	; (800195c <__aeabi_dadd+0x384>)
 800170a:	08ff      	lsrs	r7, r7, #3
 800170c:	401c      	ands	r4, r3
 800170e:	0760      	lsls	r0, r4, #29
 8001710:	0576      	lsls	r6, r6, #21
 8001712:	0264      	lsls	r4, r4, #9
 8001714:	4307      	orrs	r7, r0
 8001716:	0b24      	lsrs	r4, r4, #12
 8001718:	0d76      	lsrs	r6, r6, #21
 800171a:	2100      	movs	r1, #0
 800171c:	0324      	lsls	r4, r4, #12
 800171e:	0b23      	lsrs	r3, r4, #12
 8001720:	0d0c      	lsrs	r4, r1, #20
 8001722:	4a8f      	ldr	r2, [pc, #572]	; (8001960 <__aeabi_dadd+0x388>)
 8001724:	0524      	lsls	r4, r4, #20
 8001726:	431c      	orrs	r4, r3
 8001728:	4014      	ands	r4, r2
 800172a:	0533      	lsls	r3, r6, #20
 800172c:	4323      	orrs	r3, r4
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	07ed      	lsls	r5, r5, #31
 8001732:	085b      	lsrs	r3, r3, #1
 8001734:	432b      	orrs	r3, r5
 8001736:	0038      	movs	r0, r7
 8001738:	0019      	movs	r1, r3
 800173a:	bc3c      	pop	{r2, r3, r4, r5}
 800173c:	4690      	mov	r8, r2
 800173e:	4699      	mov	r9, r3
 8001740:	46a2      	mov	sl, r4
 8001742:	46ab      	mov	fp, r5
 8001744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001746:	4664      	mov	r4, ip
 8001748:	4304      	orrs	r4, r0
 800174a:	d100      	bne.n	800174e <__aeabi_dadd+0x176>
 800174c:	e211      	b.n	8001b72 <__aeabi_dadd+0x59a>
 800174e:	0004      	movs	r4, r0
 8001750:	4667      	mov	r7, ip
 8001752:	077b      	lsls	r3, r7, #29
 8001754:	d1c6      	bne.n	80016e4 <__aeabi_dadd+0x10c>
 8001756:	4645      	mov	r5, r8
 8001758:	0760      	lsls	r0, r4, #29
 800175a:	08ff      	lsrs	r7, r7, #3
 800175c:	4307      	orrs	r7, r0
 800175e:	08e4      	lsrs	r4, r4, #3
 8001760:	4b7d      	ldr	r3, [pc, #500]	; (8001958 <__aeabi_dadd+0x380>)
 8001762:	429e      	cmp	r6, r3
 8001764:	d030      	beq.n	80017c8 <__aeabi_dadd+0x1f0>
 8001766:	0324      	lsls	r4, r4, #12
 8001768:	0576      	lsls	r6, r6, #21
 800176a:	0b24      	lsrs	r4, r4, #12
 800176c:	0d76      	lsrs	r6, r6, #21
 800176e:	e7d4      	b.n	800171a <__aeabi_dadd+0x142>
 8001770:	1a33      	subs	r3, r6, r0
 8001772:	469a      	mov	sl, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	dd78      	ble.n	800186a <__aeabi_dadd+0x292>
 8001778:	2800      	cmp	r0, #0
 800177a:	d031      	beq.n	80017e0 <__aeabi_dadd+0x208>
 800177c:	4876      	ldr	r0, [pc, #472]	; (8001958 <__aeabi_dadd+0x380>)
 800177e:	4286      	cmp	r6, r0
 8001780:	d0ae      	beq.n	80016e0 <__aeabi_dadd+0x108>
 8001782:	2080      	movs	r0, #128	; 0x80
 8001784:	0400      	lsls	r0, r0, #16
 8001786:	4301      	orrs	r1, r0
 8001788:	4653      	mov	r3, sl
 800178a:	2b38      	cmp	r3, #56	; 0x38
 800178c:	dc00      	bgt.n	8001790 <__aeabi_dadd+0x1b8>
 800178e:	e0e9      	b.n	8001964 <__aeabi_dadd+0x38c>
 8001790:	430a      	orrs	r2, r1
 8001792:	1e51      	subs	r1, r2, #1
 8001794:	418a      	sbcs	r2, r1
 8001796:	2100      	movs	r1, #0
 8001798:	19d2      	adds	r2, r2, r7
 800179a:	42ba      	cmp	r2, r7
 800179c:	41bf      	sbcs	r7, r7
 800179e:	1909      	adds	r1, r1, r4
 80017a0:	427c      	negs	r4, r7
 80017a2:	0017      	movs	r7, r2
 80017a4:	190c      	adds	r4, r1, r4
 80017a6:	0223      	lsls	r3, r4, #8
 80017a8:	d5d3      	bpl.n	8001752 <__aeabi_dadd+0x17a>
 80017aa:	4b6b      	ldr	r3, [pc, #428]	; (8001958 <__aeabi_dadd+0x380>)
 80017ac:	3601      	adds	r6, #1
 80017ae:	429e      	cmp	r6, r3
 80017b0:	d100      	bne.n	80017b4 <__aeabi_dadd+0x1dc>
 80017b2:	e13a      	b.n	8001a2a <__aeabi_dadd+0x452>
 80017b4:	2001      	movs	r0, #1
 80017b6:	4b69      	ldr	r3, [pc, #420]	; (800195c <__aeabi_dadd+0x384>)
 80017b8:	401c      	ands	r4, r3
 80017ba:	087b      	lsrs	r3, r7, #1
 80017bc:	4007      	ands	r7, r0
 80017be:	431f      	orrs	r7, r3
 80017c0:	07e0      	lsls	r0, r4, #31
 80017c2:	4307      	orrs	r7, r0
 80017c4:	0864      	lsrs	r4, r4, #1
 80017c6:	e78b      	b.n	80016e0 <__aeabi_dadd+0x108>
 80017c8:	0023      	movs	r3, r4
 80017ca:	433b      	orrs	r3, r7
 80017cc:	d100      	bne.n	80017d0 <__aeabi_dadd+0x1f8>
 80017ce:	e1cb      	b.n	8001b68 <__aeabi_dadd+0x590>
 80017d0:	2280      	movs	r2, #128	; 0x80
 80017d2:	0312      	lsls	r2, r2, #12
 80017d4:	4314      	orrs	r4, r2
 80017d6:	0324      	lsls	r4, r4, #12
 80017d8:	0b24      	lsrs	r4, r4, #12
 80017da:	e79e      	b.n	800171a <__aeabi_dadd+0x142>
 80017dc:	002e      	movs	r6, r5
 80017de:	e77f      	b.n	80016e0 <__aeabi_dadd+0x108>
 80017e0:	0008      	movs	r0, r1
 80017e2:	4310      	orrs	r0, r2
 80017e4:	d100      	bne.n	80017e8 <__aeabi_dadd+0x210>
 80017e6:	e0b4      	b.n	8001952 <__aeabi_dadd+0x37a>
 80017e8:	1e58      	subs	r0, r3, #1
 80017ea:	2800      	cmp	r0, #0
 80017ec:	d000      	beq.n	80017f0 <__aeabi_dadd+0x218>
 80017ee:	e0de      	b.n	80019ae <__aeabi_dadd+0x3d6>
 80017f0:	18ba      	adds	r2, r7, r2
 80017f2:	42ba      	cmp	r2, r7
 80017f4:	419b      	sbcs	r3, r3
 80017f6:	1864      	adds	r4, r4, r1
 80017f8:	425b      	negs	r3, r3
 80017fa:	18e4      	adds	r4, r4, r3
 80017fc:	0017      	movs	r7, r2
 80017fe:	2601      	movs	r6, #1
 8001800:	0223      	lsls	r3, r4, #8
 8001802:	d5a6      	bpl.n	8001752 <__aeabi_dadd+0x17a>
 8001804:	2602      	movs	r6, #2
 8001806:	e7d5      	b.n	80017b4 <__aeabi_dadd+0x1dc>
 8001808:	2d00      	cmp	r5, #0
 800180a:	d16e      	bne.n	80018ea <__aeabi_dadd+0x312>
 800180c:	1c70      	adds	r0, r6, #1
 800180e:	0540      	lsls	r0, r0, #21
 8001810:	0d40      	lsrs	r0, r0, #21
 8001812:	2801      	cmp	r0, #1
 8001814:	dc00      	bgt.n	8001818 <__aeabi_dadd+0x240>
 8001816:	e0f9      	b.n	8001a0c <__aeabi_dadd+0x434>
 8001818:	1ab8      	subs	r0, r7, r2
 800181a:	4684      	mov	ip, r0
 800181c:	4287      	cmp	r7, r0
 800181e:	4180      	sbcs	r0, r0
 8001820:	1ae5      	subs	r5, r4, r3
 8001822:	4240      	negs	r0, r0
 8001824:	1a2d      	subs	r5, r5, r0
 8001826:	0228      	lsls	r0, r5, #8
 8001828:	d400      	bmi.n	800182c <__aeabi_dadd+0x254>
 800182a:	e089      	b.n	8001940 <__aeabi_dadd+0x368>
 800182c:	1bd7      	subs	r7, r2, r7
 800182e:	42ba      	cmp	r2, r7
 8001830:	4192      	sbcs	r2, r2
 8001832:	1b1c      	subs	r4, r3, r4
 8001834:	4252      	negs	r2, r2
 8001836:	1aa5      	subs	r5, r4, r2
 8001838:	46d8      	mov	r8, fp
 800183a:	e729      	b.n	8001690 <__aeabi_dadd+0xb8>
 800183c:	4645      	mov	r5, r8
 800183e:	2400      	movs	r4, #0
 8001840:	2700      	movs	r7, #0
 8001842:	e76a      	b.n	800171a <__aeabi_dadd+0x142>
 8001844:	4c45      	ldr	r4, [pc, #276]	; (800195c <__aeabi_dadd+0x384>)
 8001846:	1af6      	subs	r6, r6, r3
 8001848:	402c      	ands	r4, r5
 800184a:	e749      	b.n	80016e0 <__aeabi_dadd+0x108>
 800184c:	003d      	movs	r5, r7
 800184e:	3828      	subs	r0, #40	; 0x28
 8001850:	4085      	lsls	r5, r0
 8001852:	2700      	movs	r7, #0
 8001854:	e72e      	b.n	80016b4 <__aeabi_dadd+0xdc>
 8001856:	0038      	movs	r0, r7
 8001858:	f001 fd42 	bl	80032e0 <__clzsi2>
 800185c:	3020      	adds	r0, #32
 800185e:	e71d      	b.n	800169c <__aeabi_dadd+0xc4>
 8001860:	430a      	orrs	r2, r1
 8001862:	1e51      	subs	r1, r2, #1
 8001864:	418a      	sbcs	r2, r1
 8001866:	2100      	movs	r1, #0
 8001868:	e707      	b.n	800167a <__aeabi_dadd+0xa2>
 800186a:	2b00      	cmp	r3, #0
 800186c:	d000      	beq.n	8001870 <__aeabi_dadd+0x298>
 800186e:	e0f3      	b.n	8001a58 <__aeabi_dadd+0x480>
 8001870:	1c70      	adds	r0, r6, #1
 8001872:	0543      	lsls	r3, r0, #21
 8001874:	0d5b      	lsrs	r3, r3, #21
 8001876:	2b01      	cmp	r3, #1
 8001878:	dc00      	bgt.n	800187c <__aeabi_dadd+0x2a4>
 800187a:	e0ad      	b.n	80019d8 <__aeabi_dadd+0x400>
 800187c:	4b36      	ldr	r3, [pc, #216]	; (8001958 <__aeabi_dadd+0x380>)
 800187e:	4298      	cmp	r0, r3
 8001880:	d100      	bne.n	8001884 <__aeabi_dadd+0x2ac>
 8001882:	e0d1      	b.n	8001a28 <__aeabi_dadd+0x450>
 8001884:	18ba      	adds	r2, r7, r2
 8001886:	42ba      	cmp	r2, r7
 8001888:	41bf      	sbcs	r7, r7
 800188a:	1864      	adds	r4, r4, r1
 800188c:	427f      	negs	r7, r7
 800188e:	19e4      	adds	r4, r4, r7
 8001890:	07e7      	lsls	r7, r4, #31
 8001892:	0852      	lsrs	r2, r2, #1
 8001894:	4317      	orrs	r7, r2
 8001896:	0864      	lsrs	r4, r4, #1
 8001898:	0006      	movs	r6, r0
 800189a:	e721      	b.n	80016e0 <__aeabi_dadd+0x108>
 800189c:	482e      	ldr	r0, [pc, #184]	; (8001958 <__aeabi_dadd+0x380>)
 800189e:	4285      	cmp	r5, r0
 80018a0:	d100      	bne.n	80018a4 <__aeabi_dadd+0x2cc>
 80018a2:	e093      	b.n	80019cc <__aeabi_dadd+0x3f4>
 80018a4:	001d      	movs	r5, r3
 80018a6:	e6d0      	b.n	800164a <__aeabi_dadd+0x72>
 80018a8:	0029      	movs	r1, r5
 80018aa:	3e1f      	subs	r6, #31
 80018ac:	40f1      	lsrs	r1, r6
 80018ae:	2b20      	cmp	r3, #32
 80018b0:	d100      	bne.n	80018b4 <__aeabi_dadd+0x2dc>
 80018b2:	e08d      	b.n	80019d0 <__aeabi_dadd+0x3f8>
 80018b4:	2240      	movs	r2, #64	; 0x40
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	409d      	lsls	r5, r3
 80018ba:	432f      	orrs	r7, r5
 80018bc:	1e7d      	subs	r5, r7, #1
 80018be:	41af      	sbcs	r7, r5
 80018c0:	2400      	movs	r4, #0
 80018c2:	430f      	orrs	r7, r1
 80018c4:	2600      	movs	r6, #0
 80018c6:	e744      	b.n	8001752 <__aeabi_dadd+0x17a>
 80018c8:	002b      	movs	r3, r5
 80018ca:	0008      	movs	r0, r1
 80018cc:	3b20      	subs	r3, #32
 80018ce:	40d8      	lsrs	r0, r3
 80018d0:	0003      	movs	r3, r0
 80018d2:	2d20      	cmp	r5, #32
 80018d4:	d100      	bne.n	80018d8 <__aeabi_dadd+0x300>
 80018d6:	e07d      	b.n	80019d4 <__aeabi_dadd+0x3fc>
 80018d8:	2040      	movs	r0, #64	; 0x40
 80018da:	1b45      	subs	r5, r0, r5
 80018dc:	40a9      	lsls	r1, r5
 80018de:	430a      	orrs	r2, r1
 80018e0:	1e51      	subs	r1, r2, #1
 80018e2:	418a      	sbcs	r2, r1
 80018e4:	2100      	movs	r1, #0
 80018e6:	431a      	orrs	r2, r3
 80018e8:	e6c7      	b.n	800167a <__aeabi_dadd+0xa2>
 80018ea:	2e00      	cmp	r6, #0
 80018ec:	d050      	beq.n	8001990 <__aeabi_dadd+0x3b8>
 80018ee:	4e1a      	ldr	r6, [pc, #104]	; (8001958 <__aeabi_dadd+0x380>)
 80018f0:	42b0      	cmp	r0, r6
 80018f2:	d057      	beq.n	80019a4 <__aeabi_dadd+0x3cc>
 80018f4:	2680      	movs	r6, #128	; 0x80
 80018f6:	426b      	negs	r3, r5
 80018f8:	4699      	mov	r9, r3
 80018fa:	0436      	lsls	r6, r6, #16
 80018fc:	4334      	orrs	r4, r6
 80018fe:	464b      	mov	r3, r9
 8001900:	2b38      	cmp	r3, #56	; 0x38
 8001902:	dd00      	ble.n	8001906 <__aeabi_dadd+0x32e>
 8001904:	e0d6      	b.n	8001ab4 <__aeabi_dadd+0x4dc>
 8001906:	2b1f      	cmp	r3, #31
 8001908:	dd00      	ble.n	800190c <__aeabi_dadd+0x334>
 800190a:	e135      	b.n	8001b78 <__aeabi_dadd+0x5a0>
 800190c:	2620      	movs	r6, #32
 800190e:	1af5      	subs	r5, r6, r3
 8001910:	0026      	movs	r6, r4
 8001912:	40ae      	lsls	r6, r5
 8001914:	46b2      	mov	sl, r6
 8001916:	003e      	movs	r6, r7
 8001918:	40de      	lsrs	r6, r3
 800191a:	46ac      	mov	ip, r5
 800191c:	0035      	movs	r5, r6
 800191e:	4656      	mov	r6, sl
 8001920:	432e      	orrs	r6, r5
 8001922:	4665      	mov	r5, ip
 8001924:	40af      	lsls	r7, r5
 8001926:	1e7d      	subs	r5, r7, #1
 8001928:	41af      	sbcs	r7, r5
 800192a:	40dc      	lsrs	r4, r3
 800192c:	4337      	orrs	r7, r6
 800192e:	1bd7      	subs	r7, r2, r7
 8001930:	42ba      	cmp	r2, r7
 8001932:	4192      	sbcs	r2, r2
 8001934:	1b0c      	subs	r4, r1, r4
 8001936:	4252      	negs	r2, r2
 8001938:	1aa4      	subs	r4, r4, r2
 800193a:	0006      	movs	r6, r0
 800193c:	46d8      	mov	r8, fp
 800193e:	e6a3      	b.n	8001688 <__aeabi_dadd+0xb0>
 8001940:	4664      	mov	r4, ip
 8001942:	4667      	mov	r7, ip
 8001944:	432c      	orrs	r4, r5
 8001946:	d000      	beq.n	800194a <__aeabi_dadd+0x372>
 8001948:	e6a2      	b.n	8001690 <__aeabi_dadd+0xb8>
 800194a:	2500      	movs	r5, #0
 800194c:	2600      	movs	r6, #0
 800194e:	2700      	movs	r7, #0
 8001950:	e706      	b.n	8001760 <__aeabi_dadd+0x188>
 8001952:	001e      	movs	r6, r3
 8001954:	e6c4      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	000007ff 	.word	0x000007ff
 800195c:	ff7fffff 	.word	0xff7fffff
 8001960:	800fffff 	.word	0x800fffff
 8001964:	2b1f      	cmp	r3, #31
 8001966:	dc63      	bgt.n	8001a30 <__aeabi_dadd+0x458>
 8001968:	2020      	movs	r0, #32
 800196a:	1ac3      	subs	r3, r0, r3
 800196c:	0008      	movs	r0, r1
 800196e:	4098      	lsls	r0, r3
 8001970:	469c      	mov	ip, r3
 8001972:	4683      	mov	fp, r0
 8001974:	4653      	mov	r3, sl
 8001976:	0010      	movs	r0, r2
 8001978:	40d8      	lsrs	r0, r3
 800197a:	0003      	movs	r3, r0
 800197c:	4658      	mov	r0, fp
 800197e:	4318      	orrs	r0, r3
 8001980:	4663      	mov	r3, ip
 8001982:	409a      	lsls	r2, r3
 8001984:	1e53      	subs	r3, r2, #1
 8001986:	419a      	sbcs	r2, r3
 8001988:	4653      	mov	r3, sl
 800198a:	4302      	orrs	r2, r0
 800198c:	40d9      	lsrs	r1, r3
 800198e:	e703      	b.n	8001798 <__aeabi_dadd+0x1c0>
 8001990:	0026      	movs	r6, r4
 8001992:	433e      	orrs	r6, r7
 8001994:	d006      	beq.n	80019a4 <__aeabi_dadd+0x3cc>
 8001996:	43eb      	mvns	r3, r5
 8001998:	4699      	mov	r9, r3
 800199a:	2b00      	cmp	r3, #0
 800199c:	d0c7      	beq.n	800192e <__aeabi_dadd+0x356>
 800199e:	4e94      	ldr	r6, [pc, #592]	; (8001bf0 <__aeabi_dadd+0x618>)
 80019a0:	42b0      	cmp	r0, r6
 80019a2:	d1ac      	bne.n	80018fe <__aeabi_dadd+0x326>
 80019a4:	000c      	movs	r4, r1
 80019a6:	0017      	movs	r7, r2
 80019a8:	0006      	movs	r6, r0
 80019aa:	46d8      	mov	r8, fp
 80019ac:	e698      	b.n	80016e0 <__aeabi_dadd+0x108>
 80019ae:	4b90      	ldr	r3, [pc, #576]	; (8001bf0 <__aeabi_dadd+0x618>)
 80019b0:	459a      	cmp	sl, r3
 80019b2:	d00b      	beq.n	80019cc <__aeabi_dadd+0x3f4>
 80019b4:	4682      	mov	sl, r0
 80019b6:	e6e7      	b.n	8001788 <__aeabi_dadd+0x1b0>
 80019b8:	2800      	cmp	r0, #0
 80019ba:	d000      	beq.n	80019be <__aeabi_dadd+0x3e6>
 80019bc:	e09e      	b.n	8001afc <__aeabi_dadd+0x524>
 80019be:	0018      	movs	r0, r3
 80019c0:	4310      	orrs	r0, r2
 80019c2:	d100      	bne.n	80019c6 <__aeabi_dadd+0x3ee>
 80019c4:	e0e9      	b.n	8001b9a <__aeabi_dadd+0x5c2>
 80019c6:	001c      	movs	r4, r3
 80019c8:	0017      	movs	r7, r2
 80019ca:	46d8      	mov	r8, fp
 80019cc:	4e88      	ldr	r6, [pc, #544]	; (8001bf0 <__aeabi_dadd+0x618>)
 80019ce:	e687      	b.n	80016e0 <__aeabi_dadd+0x108>
 80019d0:	2500      	movs	r5, #0
 80019d2:	e772      	b.n	80018ba <__aeabi_dadd+0x2e2>
 80019d4:	2100      	movs	r1, #0
 80019d6:	e782      	b.n	80018de <__aeabi_dadd+0x306>
 80019d8:	0023      	movs	r3, r4
 80019da:	433b      	orrs	r3, r7
 80019dc:	2e00      	cmp	r6, #0
 80019de:	d000      	beq.n	80019e2 <__aeabi_dadd+0x40a>
 80019e0:	e0ab      	b.n	8001b3a <__aeabi_dadd+0x562>
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d100      	bne.n	80019e8 <__aeabi_dadd+0x410>
 80019e6:	e0e7      	b.n	8001bb8 <__aeabi_dadd+0x5e0>
 80019e8:	000b      	movs	r3, r1
 80019ea:	4313      	orrs	r3, r2
 80019ec:	d100      	bne.n	80019f0 <__aeabi_dadd+0x418>
 80019ee:	e677      	b.n	80016e0 <__aeabi_dadd+0x108>
 80019f0:	18ba      	adds	r2, r7, r2
 80019f2:	42ba      	cmp	r2, r7
 80019f4:	41bf      	sbcs	r7, r7
 80019f6:	1864      	adds	r4, r4, r1
 80019f8:	427f      	negs	r7, r7
 80019fa:	19e4      	adds	r4, r4, r7
 80019fc:	0223      	lsls	r3, r4, #8
 80019fe:	d400      	bmi.n	8001a02 <__aeabi_dadd+0x42a>
 8001a00:	e0f2      	b.n	8001be8 <__aeabi_dadd+0x610>
 8001a02:	4b7c      	ldr	r3, [pc, #496]	; (8001bf4 <__aeabi_dadd+0x61c>)
 8001a04:	0017      	movs	r7, r2
 8001a06:	401c      	ands	r4, r3
 8001a08:	0006      	movs	r6, r0
 8001a0a:	e669      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001a0c:	0020      	movs	r0, r4
 8001a0e:	4338      	orrs	r0, r7
 8001a10:	2e00      	cmp	r6, #0
 8001a12:	d1d1      	bne.n	80019b8 <__aeabi_dadd+0x3e0>
 8001a14:	2800      	cmp	r0, #0
 8001a16:	d15b      	bne.n	8001ad0 <__aeabi_dadd+0x4f8>
 8001a18:	001c      	movs	r4, r3
 8001a1a:	4314      	orrs	r4, r2
 8001a1c:	d100      	bne.n	8001a20 <__aeabi_dadd+0x448>
 8001a1e:	e0a8      	b.n	8001b72 <__aeabi_dadd+0x59a>
 8001a20:	001c      	movs	r4, r3
 8001a22:	0017      	movs	r7, r2
 8001a24:	46d8      	mov	r8, fp
 8001a26:	e65b      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001a28:	0006      	movs	r6, r0
 8001a2a:	2400      	movs	r4, #0
 8001a2c:	2700      	movs	r7, #0
 8001a2e:	e697      	b.n	8001760 <__aeabi_dadd+0x188>
 8001a30:	4650      	mov	r0, sl
 8001a32:	000b      	movs	r3, r1
 8001a34:	3820      	subs	r0, #32
 8001a36:	40c3      	lsrs	r3, r0
 8001a38:	4699      	mov	r9, r3
 8001a3a:	4653      	mov	r3, sl
 8001a3c:	2b20      	cmp	r3, #32
 8001a3e:	d100      	bne.n	8001a42 <__aeabi_dadd+0x46a>
 8001a40:	e095      	b.n	8001b6e <__aeabi_dadd+0x596>
 8001a42:	2340      	movs	r3, #64	; 0x40
 8001a44:	4650      	mov	r0, sl
 8001a46:	1a1b      	subs	r3, r3, r0
 8001a48:	4099      	lsls	r1, r3
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	1e51      	subs	r1, r2, #1
 8001a4e:	418a      	sbcs	r2, r1
 8001a50:	464b      	mov	r3, r9
 8001a52:	2100      	movs	r1, #0
 8001a54:	431a      	orrs	r2, r3
 8001a56:	e69f      	b.n	8001798 <__aeabi_dadd+0x1c0>
 8001a58:	2e00      	cmp	r6, #0
 8001a5a:	d130      	bne.n	8001abe <__aeabi_dadd+0x4e6>
 8001a5c:	0026      	movs	r6, r4
 8001a5e:	433e      	orrs	r6, r7
 8001a60:	d067      	beq.n	8001b32 <__aeabi_dadd+0x55a>
 8001a62:	43db      	mvns	r3, r3
 8001a64:	469a      	mov	sl, r3
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d01c      	beq.n	8001aa4 <__aeabi_dadd+0x4cc>
 8001a6a:	4e61      	ldr	r6, [pc, #388]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001a6c:	42b0      	cmp	r0, r6
 8001a6e:	d060      	beq.n	8001b32 <__aeabi_dadd+0x55a>
 8001a70:	4653      	mov	r3, sl
 8001a72:	2b38      	cmp	r3, #56	; 0x38
 8001a74:	dd00      	ble.n	8001a78 <__aeabi_dadd+0x4a0>
 8001a76:	e096      	b.n	8001ba6 <__aeabi_dadd+0x5ce>
 8001a78:	2b1f      	cmp	r3, #31
 8001a7a:	dd00      	ble.n	8001a7e <__aeabi_dadd+0x4a6>
 8001a7c:	e09f      	b.n	8001bbe <__aeabi_dadd+0x5e6>
 8001a7e:	2620      	movs	r6, #32
 8001a80:	1af3      	subs	r3, r6, r3
 8001a82:	0026      	movs	r6, r4
 8001a84:	409e      	lsls	r6, r3
 8001a86:	469c      	mov	ip, r3
 8001a88:	46b3      	mov	fp, r6
 8001a8a:	4653      	mov	r3, sl
 8001a8c:	003e      	movs	r6, r7
 8001a8e:	40de      	lsrs	r6, r3
 8001a90:	0033      	movs	r3, r6
 8001a92:	465e      	mov	r6, fp
 8001a94:	431e      	orrs	r6, r3
 8001a96:	4663      	mov	r3, ip
 8001a98:	409f      	lsls	r7, r3
 8001a9a:	1e7b      	subs	r3, r7, #1
 8001a9c:	419f      	sbcs	r7, r3
 8001a9e:	4653      	mov	r3, sl
 8001aa0:	40dc      	lsrs	r4, r3
 8001aa2:	4337      	orrs	r7, r6
 8001aa4:	18bf      	adds	r7, r7, r2
 8001aa6:	4297      	cmp	r7, r2
 8001aa8:	4192      	sbcs	r2, r2
 8001aaa:	1864      	adds	r4, r4, r1
 8001aac:	4252      	negs	r2, r2
 8001aae:	18a4      	adds	r4, r4, r2
 8001ab0:	0006      	movs	r6, r0
 8001ab2:	e678      	b.n	80017a6 <__aeabi_dadd+0x1ce>
 8001ab4:	4327      	orrs	r7, r4
 8001ab6:	1e7c      	subs	r4, r7, #1
 8001ab8:	41a7      	sbcs	r7, r4
 8001aba:	2400      	movs	r4, #0
 8001abc:	e737      	b.n	800192e <__aeabi_dadd+0x356>
 8001abe:	4e4c      	ldr	r6, [pc, #304]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001ac0:	42b0      	cmp	r0, r6
 8001ac2:	d036      	beq.n	8001b32 <__aeabi_dadd+0x55a>
 8001ac4:	2680      	movs	r6, #128	; 0x80
 8001ac6:	425b      	negs	r3, r3
 8001ac8:	0436      	lsls	r6, r6, #16
 8001aca:	469a      	mov	sl, r3
 8001acc:	4334      	orrs	r4, r6
 8001ace:	e7cf      	b.n	8001a70 <__aeabi_dadd+0x498>
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	4310      	orrs	r0, r2
 8001ad4:	d100      	bne.n	8001ad8 <__aeabi_dadd+0x500>
 8001ad6:	e603      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001ad8:	1ab8      	subs	r0, r7, r2
 8001ada:	4684      	mov	ip, r0
 8001adc:	4567      	cmp	r7, ip
 8001ade:	41ad      	sbcs	r5, r5
 8001ae0:	1ae0      	subs	r0, r4, r3
 8001ae2:	426d      	negs	r5, r5
 8001ae4:	1b40      	subs	r0, r0, r5
 8001ae6:	0205      	lsls	r5, r0, #8
 8001ae8:	d400      	bmi.n	8001aec <__aeabi_dadd+0x514>
 8001aea:	e62c      	b.n	8001746 <__aeabi_dadd+0x16e>
 8001aec:	1bd7      	subs	r7, r2, r7
 8001aee:	42ba      	cmp	r2, r7
 8001af0:	4192      	sbcs	r2, r2
 8001af2:	1b1c      	subs	r4, r3, r4
 8001af4:	4252      	negs	r2, r2
 8001af6:	1aa4      	subs	r4, r4, r2
 8001af8:	46d8      	mov	r8, fp
 8001afa:	e5f1      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001afc:	0018      	movs	r0, r3
 8001afe:	4310      	orrs	r0, r2
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dadd+0x52c>
 8001b02:	e763      	b.n	80019cc <__aeabi_dadd+0x3f4>
 8001b04:	08f8      	lsrs	r0, r7, #3
 8001b06:	0767      	lsls	r7, r4, #29
 8001b08:	4307      	orrs	r7, r0
 8001b0a:	2080      	movs	r0, #128	; 0x80
 8001b0c:	08e4      	lsrs	r4, r4, #3
 8001b0e:	0300      	lsls	r0, r0, #12
 8001b10:	4204      	tst	r4, r0
 8001b12:	d008      	beq.n	8001b26 <__aeabi_dadd+0x54e>
 8001b14:	08dd      	lsrs	r5, r3, #3
 8001b16:	4205      	tst	r5, r0
 8001b18:	d105      	bne.n	8001b26 <__aeabi_dadd+0x54e>
 8001b1a:	08d2      	lsrs	r2, r2, #3
 8001b1c:	0759      	lsls	r1, r3, #29
 8001b1e:	4311      	orrs	r1, r2
 8001b20:	000f      	movs	r7, r1
 8001b22:	002c      	movs	r4, r5
 8001b24:	46d8      	mov	r8, fp
 8001b26:	0f7b      	lsrs	r3, r7, #29
 8001b28:	00e4      	lsls	r4, r4, #3
 8001b2a:	431c      	orrs	r4, r3
 8001b2c:	00ff      	lsls	r7, r7, #3
 8001b2e:	4e30      	ldr	r6, [pc, #192]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001b30:	e5d6      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001b32:	000c      	movs	r4, r1
 8001b34:	0017      	movs	r7, r2
 8001b36:	0006      	movs	r6, r0
 8001b38:	e5d2      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d038      	beq.n	8001bb0 <__aeabi_dadd+0x5d8>
 8001b3e:	000b      	movs	r3, r1
 8001b40:	4313      	orrs	r3, r2
 8001b42:	d100      	bne.n	8001b46 <__aeabi_dadd+0x56e>
 8001b44:	e742      	b.n	80019cc <__aeabi_dadd+0x3f4>
 8001b46:	08f8      	lsrs	r0, r7, #3
 8001b48:	0767      	lsls	r7, r4, #29
 8001b4a:	4307      	orrs	r7, r0
 8001b4c:	2080      	movs	r0, #128	; 0x80
 8001b4e:	08e4      	lsrs	r4, r4, #3
 8001b50:	0300      	lsls	r0, r0, #12
 8001b52:	4204      	tst	r4, r0
 8001b54:	d0e7      	beq.n	8001b26 <__aeabi_dadd+0x54e>
 8001b56:	08cb      	lsrs	r3, r1, #3
 8001b58:	4203      	tst	r3, r0
 8001b5a:	d1e4      	bne.n	8001b26 <__aeabi_dadd+0x54e>
 8001b5c:	08d2      	lsrs	r2, r2, #3
 8001b5e:	0749      	lsls	r1, r1, #29
 8001b60:	4311      	orrs	r1, r2
 8001b62:	000f      	movs	r7, r1
 8001b64:	001c      	movs	r4, r3
 8001b66:	e7de      	b.n	8001b26 <__aeabi_dadd+0x54e>
 8001b68:	2700      	movs	r7, #0
 8001b6a:	2400      	movs	r4, #0
 8001b6c:	e5d5      	b.n	800171a <__aeabi_dadd+0x142>
 8001b6e:	2100      	movs	r1, #0
 8001b70:	e76b      	b.n	8001a4a <__aeabi_dadd+0x472>
 8001b72:	2500      	movs	r5, #0
 8001b74:	2700      	movs	r7, #0
 8001b76:	e5f3      	b.n	8001760 <__aeabi_dadd+0x188>
 8001b78:	464e      	mov	r6, r9
 8001b7a:	0025      	movs	r5, r4
 8001b7c:	3e20      	subs	r6, #32
 8001b7e:	40f5      	lsrs	r5, r6
 8001b80:	464b      	mov	r3, r9
 8001b82:	002e      	movs	r6, r5
 8001b84:	2b20      	cmp	r3, #32
 8001b86:	d02d      	beq.n	8001be4 <__aeabi_dadd+0x60c>
 8001b88:	2540      	movs	r5, #64	; 0x40
 8001b8a:	1aed      	subs	r5, r5, r3
 8001b8c:	40ac      	lsls	r4, r5
 8001b8e:	4327      	orrs	r7, r4
 8001b90:	1e7c      	subs	r4, r7, #1
 8001b92:	41a7      	sbcs	r7, r4
 8001b94:	2400      	movs	r4, #0
 8001b96:	4337      	orrs	r7, r6
 8001b98:	e6c9      	b.n	800192e <__aeabi_dadd+0x356>
 8001b9a:	2480      	movs	r4, #128	; 0x80
 8001b9c:	2500      	movs	r5, #0
 8001b9e:	0324      	lsls	r4, r4, #12
 8001ba0:	4e13      	ldr	r6, [pc, #76]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001ba2:	2700      	movs	r7, #0
 8001ba4:	e5dc      	b.n	8001760 <__aeabi_dadd+0x188>
 8001ba6:	4327      	orrs	r7, r4
 8001ba8:	1e7c      	subs	r4, r7, #1
 8001baa:	41a7      	sbcs	r7, r4
 8001bac:	2400      	movs	r4, #0
 8001bae:	e779      	b.n	8001aa4 <__aeabi_dadd+0x4cc>
 8001bb0:	000c      	movs	r4, r1
 8001bb2:	0017      	movs	r7, r2
 8001bb4:	4e0e      	ldr	r6, [pc, #56]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001bb6:	e593      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001bb8:	000c      	movs	r4, r1
 8001bba:	0017      	movs	r7, r2
 8001bbc:	e590      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001bbe:	4656      	mov	r6, sl
 8001bc0:	0023      	movs	r3, r4
 8001bc2:	3e20      	subs	r6, #32
 8001bc4:	40f3      	lsrs	r3, r6
 8001bc6:	4699      	mov	r9, r3
 8001bc8:	4653      	mov	r3, sl
 8001bca:	2b20      	cmp	r3, #32
 8001bcc:	d00e      	beq.n	8001bec <__aeabi_dadd+0x614>
 8001bce:	2340      	movs	r3, #64	; 0x40
 8001bd0:	4656      	mov	r6, sl
 8001bd2:	1b9b      	subs	r3, r3, r6
 8001bd4:	409c      	lsls	r4, r3
 8001bd6:	4327      	orrs	r7, r4
 8001bd8:	1e7c      	subs	r4, r7, #1
 8001bda:	41a7      	sbcs	r7, r4
 8001bdc:	464b      	mov	r3, r9
 8001bde:	2400      	movs	r4, #0
 8001be0:	431f      	orrs	r7, r3
 8001be2:	e75f      	b.n	8001aa4 <__aeabi_dadd+0x4cc>
 8001be4:	2400      	movs	r4, #0
 8001be6:	e7d2      	b.n	8001b8e <__aeabi_dadd+0x5b6>
 8001be8:	0017      	movs	r7, r2
 8001bea:	e5b2      	b.n	8001752 <__aeabi_dadd+0x17a>
 8001bec:	2400      	movs	r4, #0
 8001bee:	e7f2      	b.n	8001bd6 <__aeabi_dadd+0x5fe>
 8001bf0:	000007ff 	.word	0x000007ff
 8001bf4:	ff7fffff 	.word	0xff7fffff

08001bf8 <__aeabi_ddiv>:
 8001bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bfa:	4657      	mov	r7, sl
 8001bfc:	4645      	mov	r5, r8
 8001bfe:	46de      	mov	lr, fp
 8001c00:	464e      	mov	r6, r9
 8001c02:	b5e0      	push	{r5, r6, r7, lr}
 8001c04:	004c      	lsls	r4, r1, #1
 8001c06:	030e      	lsls	r6, r1, #12
 8001c08:	b087      	sub	sp, #28
 8001c0a:	4683      	mov	fp, r0
 8001c0c:	4692      	mov	sl, r2
 8001c0e:	001d      	movs	r5, r3
 8001c10:	4680      	mov	r8, r0
 8001c12:	0b36      	lsrs	r6, r6, #12
 8001c14:	0d64      	lsrs	r4, r4, #21
 8001c16:	0fcf      	lsrs	r7, r1, #31
 8001c18:	2c00      	cmp	r4, #0
 8001c1a:	d04f      	beq.n	8001cbc <__aeabi_ddiv+0xc4>
 8001c1c:	4b6f      	ldr	r3, [pc, #444]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001c1e:	429c      	cmp	r4, r3
 8001c20:	d035      	beq.n	8001c8e <__aeabi_ddiv+0x96>
 8001c22:	2380      	movs	r3, #128	; 0x80
 8001c24:	0f42      	lsrs	r2, r0, #29
 8001c26:	041b      	lsls	r3, r3, #16
 8001c28:	00f6      	lsls	r6, r6, #3
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	4333      	orrs	r3, r6
 8001c2e:	4699      	mov	r9, r3
 8001c30:	00c3      	lsls	r3, r0, #3
 8001c32:	4698      	mov	r8, r3
 8001c34:	4b6a      	ldr	r3, [pc, #424]	; (8001de0 <__aeabi_ddiv+0x1e8>)
 8001c36:	2600      	movs	r6, #0
 8001c38:	469c      	mov	ip, r3
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	4464      	add	r4, ip
 8001c3e:	9303      	str	r3, [sp, #12]
 8001c40:	032b      	lsls	r3, r5, #12
 8001c42:	0b1b      	lsrs	r3, r3, #12
 8001c44:	469b      	mov	fp, r3
 8001c46:	006b      	lsls	r3, r5, #1
 8001c48:	0fed      	lsrs	r5, r5, #31
 8001c4a:	4650      	mov	r0, sl
 8001c4c:	0d5b      	lsrs	r3, r3, #21
 8001c4e:	9501      	str	r5, [sp, #4]
 8001c50:	d05e      	beq.n	8001d10 <__aeabi_ddiv+0x118>
 8001c52:	4a62      	ldr	r2, [pc, #392]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d053      	beq.n	8001d00 <__aeabi_ddiv+0x108>
 8001c58:	465a      	mov	r2, fp
 8001c5a:	00d1      	lsls	r1, r2, #3
 8001c5c:	2280      	movs	r2, #128	; 0x80
 8001c5e:	0f40      	lsrs	r0, r0, #29
 8001c60:	0412      	lsls	r2, r2, #16
 8001c62:	4302      	orrs	r2, r0
 8001c64:	430a      	orrs	r2, r1
 8001c66:	4693      	mov	fp, r2
 8001c68:	4652      	mov	r2, sl
 8001c6a:	00d1      	lsls	r1, r2, #3
 8001c6c:	4a5c      	ldr	r2, [pc, #368]	; (8001de0 <__aeabi_ddiv+0x1e8>)
 8001c6e:	4694      	mov	ip, r2
 8001c70:	2200      	movs	r2, #0
 8001c72:	4463      	add	r3, ip
 8001c74:	0038      	movs	r0, r7
 8001c76:	4068      	eors	r0, r5
 8001c78:	4684      	mov	ip, r0
 8001c7a:	9002      	str	r0, [sp, #8]
 8001c7c:	1ae4      	subs	r4, r4, r3
 8001c7e:	4316      	orrs	r6, r2
 8001c80:	2e0f      	cmp	r6, #15
 8001c82:	d900      	bls.n	8001c86 <__aeabi_ddiv+0x8e>
 8001c84:	e0b4      	b.n	8001df0 <__aeabi_ddiv+0x1f8>
 8001c86:	4b57      	ldr	r3, [pc, #348]	; (8001de4 <__aeabi_ddiv+0x1ec>)
 8001c88:	00b6      	lsls	r6, r6, #2
 8001c8a:	599b      	ldr	r3, [r3, r6]
 8001c8c:	469f      	mov	pc, r3
 8001c8e:	0003      	movs	r3, r0
 8001c90:	4333      	orrs	r3, r6
 8001c92:	4699      	mov	r9, r3
 8001c94:	d16c      	bne.n	8001d70 <__aeabi_ddiv+0x178>
 8001c96:	2300      	movs	r3, #0
 8001c98:	4698      	mov	r8, r3
 8001c9a:	3302      	adds	r3, #2
 8001c9c:	2608      	movs	r6, #8
 8001c9e:	9303      	str	r3, [sp, #12]
 8001ca0:	e7ce      	b.n	8001c40 <__aeabi_ddiv+0x48>
 8001ca2:	46cb      	mov	fp, r9
 8001ca4:	4641      	mov	r1, r8
 8001ca6:	9a03      	ldr	r2, [sp, #12]
 8001ca8:	9701      	str	r7, [sp, #4]
 8001caa:	2a02      	cmp	r2, #2
 8001cac:	d165      	bne.n	8001d7a <__aeabi_ddiv+0x182>
 8001cae:	9b01      	ldr	r3, [sp, #4]
 8001cb0:	4c4a      	ldr	r4, [pc, #296]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001cb2:	469c      	mov	ip, r3
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	4698      	mov	r8, r3
 8001cba:	e06b      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	4333      	orrs	r3, r6
 8001cc0:	4699      	mov	r9, r3
 8001cc2:	d04e      	beq.n	8001d62 <__aeabi_ddiv+0x16a>
 8001cc4:	2e00      	cmp	r6, #0
 8001cc6:	d100      	bne.n	8001cca <__aeabi_ddiv+0xd2>
 8001cc8:	e1bc      	b.n	8002044 <__aeabi_ddiv+0x44c>
 8001cca:	0030      	movs	r0, r6
 8001ccc:	f001 fb08 	bl	80032e0 <__clzsi2>
 8001cd0:	0003      	movs	r3, r0
 8001cd2:	3b0b      	subs	r3, #11
 8001cd4:	2b1c      	cmp	r3, #28
 8001cd6:	dd00      	ble.n	8001cda <__aeabi_ddiv+0xe2>
 8001cd8:	e1ac      	b.n	8002034 <__aeabi_ddiv+0x43c>
 8001cda:	221d      	movs	r2, #29
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	465a      	mov	r2, fp
 8001ce0:	0001      	movs	r1, r0
 8001ce2:	40da      	lsrs	r2, r3
 8001ce4:	3908      	subs	r1, #8
 8001ce6:	408e      	lsls	r6, r1
 8001ce8:	0013      	movs	r3, r2
 8001cea:	4333      	orrs	r3, r6
 8001cec:	4699      	mov	r9, r3
 8001cee:	465b      	mov	r3, fp
 8001cf0:	408b      	lsls	r3, r1
 8001cf2:	4698      	mov	r8, r3
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	4c3c      	ldr	r4, [pc, #240]	; (8001de8 <__aeabi_ddiv+0x1f0>)
 8001cf8:	2600      	movs	r6, #0
 8001cfa:	1a24      	subs	r4, r4, r0
 8001cfc:	9303      	str	r3, [sp, #12]
 8001cfe:	e79f      	b.n	8001c40 <__aeabi_ddiv+0x48>
 8001d00:	4651      	mov	r1, sl
 8001d02:	465a      	mov	r2, fp
 8001d04:	4311      	orrs	r1, r2
 8001d06:	d129      	bne.n	8001d5c <__aeabi_ddiv+0x164>
 8001d08:	2200      	movs	r2, #0
 8001d0a:	4693      	mov	fp, r2
 8001d0c:	3202      	adds	r2, #2
 8001d0e:	e7b1      	b.n	8001c74 <__aeabi_ddiv+0x7c>
 8001d10:	4659      	mov	r1, fp
 8001d12:	4301      	orrs	r1, r0
 8001d14:	d01e      	beq.n	8001d54 <__aeabi_ddiv+0x15c>
 8001d16:	465b      	mov	r3, fp
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_ddiv+0x126>
 8001d1c:	e19e      	b.n	800205c <__aeabi_ddiv+0x464>
 8001d1e:	4658      	mov	r0, fp
 8001d20:	f001 fade 	bl	80032e0 <__clzsi2>
 8001d24:	0003      	movs	r3, r0
 8001d26:	3b0b      	subs	r3, #11
 8001d28:	2b1c      	cmp	r3, #28
 8001d2a:	dd00      	ble.n	8001d2e <__aeabi_ddiv+0x136>
 8001d2c:	e18f      	b.n	800204e <__aeabi_ddiv+0x456>
 8001d2e:	0002      	movs	r2, r0
 8001d30:	4659      	mov	r1, fp
 8001d32:	3a08      	subs	r2, #8
 8001d34:	4091      	lsls	r1, r2
 8001d36:	468b      	mov	fp, r1
 8001d38:	211d      	movs	r1, #29
 8001d3a:	1acb      	subs	r3, r1, r3
 8001d3c:	4651      	mov	r1, sl
 8001d3e:	40d9      	lsrs	r1, r3
 8001d40:	000b      	movs	r3, r1
 8001d42:	4659      	mov	r1, fp
 8001d44:	430b      	orrs	r3, r1
 8001d46:	4651      	mov	r1, sl
 8001d48:	469b      	mov	fp, r3
 8001d4a:	4091      	lsls	r1, r2
 8001d4c:	4b26      	ldr	r3, [pc, #152]	; (8001de8 <__aeabi_ddiv+0x1f0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	1a1b      	subs	r3, r3, r0
 8001d52:	e78f      	b.n	8001c74 <__aeabi_ddiv+0x7c>
 8001d54:	2300      	movs	r3, #0
 8001d56:	2201      	movs	r2, #1
 8001d58:	469b      	mov	fp, r3
 8001d5a:	e78b      	b.n	8001c74 <__aeabi_ddiv+0x7c>
 8001d5c:	4651      	mov	r1, sl
 8001d5e:	2203      	movs	r2, #3
 8001d60:	e788      	b.n	8001c74 <__aeabi_ddiv+0x7c>
 8001d62:	2300      	movs	r3, #0
 8001d64:	4698      	mov	r8, r3
 8001d66:	3301      	adds	r3, #1
 8001d68:	2604      	movs	r6, #4
 8001d6a:	2400      	movs	r4, #0
 8001d6c:	9303      	str	r3, [sp, #12]
 8001d6e:	e767      	b.n	8001c40 <__aeabi_ddiv+0x48>
 8001d70:	2303      	movs	r3, #3
 8001d72:	46b1      	mov	r9, r6
 8001d74:	9303      	str	r3, [sp, #12]
 8001d76:	260c      	movs	r6, #12
 8001d78:	e762      	b.n	8001c40 <__aeabi_ddiv+0x48>
 8001d7a:	2a03      	cmp	r2, #3
 8001d7c:	d100      	bne.n	8001d80 <__aeabi_ddiv+0x188>
 8001d7e:	e25c      	b.n	800223a <__aeabi_ddiv+0x642>
 8001d80:	9b01      	ldr	r3, [sp, #4]
 8001d82:	2a01      	cmp	r2, #1
 8001d84:	d000      	beq.n	8001d88 <__aeabi_ddiv+0x190>
 8001d86:	e1e4      	b.n	8002152 <__aeabi_ddiv+0x55a>
 8001d88:	4013      	ands	r3, r2
 8001d8a:	469c      	mov	ip, r3
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	2400      	movs	r4, #0
 8001d90:	2200      	movs	r2, #0
 8001d92:	4698      	mov	r8, r3
 8001d94:	2100      	movs	r1, #0
 8001d96:	0312      	lsls	r2, r2, #12
 8001d98:	0b13      	lsrs	r3, r2, #12
 8001d9a:	0d0a      	lsrs	r2, r1, #20
 8001d9c:	0512      	lsls	r2, r2, #20
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	0523      	lsls	r3, r4, #20
 8001da2:	4c12      	ldr	r4, [pc, #72]	; (8001dec <__aeabi_ddiv+0x1f4>)
 8001da4:	4640      	mov	r0, r8
 8001da6:	4022      	ands	r2, r4
 8001da8:	4313      	orrs	r3, r2
 8001daa:	4662      	mov	r2, ip
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	07d2      	lsls	r2, r2, #31
 8001db0:	085b      	lsrs	r3, r3, #1
 8001db2:	4313      	orrs	r3, r2
 8001db4:	0019      	movs	r1, r3
 8001db6:	b007      	add	sp, #28
 8001db8:	bc3c      	pop	{r2, r3, r4, r5}
 8001dba:	4690      	mov	r8, r2
 8001dbc:	4699      	mov	r9, r3
 8001dbe:	46a2      	mov	sl, r4
 8001dc0:	46ab      	mov	fp, r5
 8001dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	2280      	movs	r2, #128	; 0x80
 8001dc8:	469c      	mov	ip, r3
 8001dca:	0312      	lsls	r2, r2, #12
 8001dcc:	4698      	mov	r8, r3
 8001dce:	4c03      	ldr	r4, [pc, #12]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001dd0:	e7e0      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	4c01      	ldr	r4, [pc, #4]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	4698      	mov	r8, r3
 8001dda:	e7db      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8001ddc:	000007ff 	.word	0x000007ff
 8001de0:	fffffc01 	.word	0xfffffc01
 8001de4:	08010a20 	.word	0x08010a20
 8001de8:	fffffc0d 	.word	0xfffffc0d
 8001dec:	800fffff 	.word	0x800fffff
 8001df0:	45d9      	cmp	r9, fp
 8001df2:	d900      	bls.n	8001df6 <__aeabi_ddiv+0x1fe>
 8001df4:	e139      	b.n	800206a <__aeabi_ddiv+0x472>
 8001df6:	d100      	bne.n	8001dfa <__aeabi_ddiv+0x202>
 8001df8:	e134      	b.n	8002064 <__aeabi_ddiv+0x46c>
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	4646      	mov	r6, r8
 8001dfe:	464d      	mov	r5, r9
 8001e00:	469a      	mov	sl, r3
 8001e02:	3c01      	subs	r4, #1
 8001e04:	465b      	mov	r3, fp
 8001e06:	0e0a      	lsrs	r2, r1, #24
 8001e08:	021b      	lsls	r3, r3, #8
 8001e0a:	431a      	orrs	r2, r3
 8001e0c:	020b      	lsls	r3, r1, #8
 8001e0e:	0c17      	lsrs	r7, r2, #16
 8001e10:	9303      	str	r3, [sp, #12]
 8001e12:	0413      	lsls	r3, r2, #16
 8001e14:	0c1b      	lsrs	r3, r3, #16
 8001e16:	0039      	movs	r1, r7
 8001e18:	0028      	movs	r0, r5
 8001e1a:	4690      	mov	r8, r2
 8001e1c:	9301      	str	r3, [sp, #4]
 8001e1e:	f7fe f999 	bl	8000154 <__udivsi3>
 8001e22:	0002      	movs	r2, r0
 8001e24:	9b01      	ldr	r3, [sp, #4]
 8001e26:	4683      	mov	fp, r0
 8001e28:	435a      	muls	r2, r3
 8001e2a:	0028      	movs	r0, r5
 8001e2c:	0039      	movs	r1, r7
 8001e2e:	4691      	mov	r9, r2
 8001e30:	f7fe fa16 	bl	8000260 <__aeabi_uidivmod>
 8001e34:	0c35      	lsrs	r5, r6, #16
 8001e36:	0409      	lsls	r1, r1, #16
 8001e38:	430d      	orrs	r5, r1
 8001e3a:	45a9      	cmp	r9, r5
 8001e3c:	d90d      	bls.n	8001e5a <__aeabi_ddiv+0x262>
 8001e3e:	465b      	mov	r3, fp
 8001e40:	4445      	add	r5, r8
 8001e42:	3b01      	subs	r3, #1
 8001e44:	45a8      	cmp	r8, r5
 8001e46:	d900      	bls.n	8001e4a <__aeabi_ddiv+0x252>
 8001e48:	e13a      	b.n	80020c0 <__aeabi_ddiv+0x4c8>
 8001e4a:	45a9      	cmp	r9, r5
 8001e4c:	d800      	bhi.n	8001e50 <__aeabi_ddiv+0x258>
 8001e4e:	e137      	b.n	80020c0 <__aeabi_ddiv+0x4c8>
 8001e50:	2302      	movs	r3, #2
 8001e52:	425b      	negs	r3, r3
 8001e54:	469c      	mov	ip, r3
 8001e56:	4445      	add	r5, r8
 8001e58:	44e3      	add	fp, ip
 8001e5a:	464b      	mov	r3, r9
 8001e5c:	1aeb      	subs	r3, r5, r3
 8001e5e:	0039      	movs	r1, r7
 8001e60:	0018      	movs	r0, r3
 8001e62:	9304      	str	r3, [sp, #16]
 8001e64:	f7fe f976 	bl	8000154 <__udivsi3>
 8001e68:	9b01      	ldr	r3, [sp, #4]
 8001e6a:	0005      	movs	r5, r0
 8001e6c:	4343      	muls	r3, r0
 8001e6e:	0039      	movs	r1, r7
 8001e70:	9804      	ldr	r0, [sp, #16]
 8001e72:	4699      	mov	r9, r3
 8001e74:	f7fe f9f4 	bl	8000260 <__aeabi_uidivmod>
 8001e78:	0433      	lsls	r3, r6, #16
 8001e7a:	0409      	lsls	r1, r1, #16
 8001e7c:	0c1b      	lsrs	r3, r3, #16
 8001e7e:	430b      	orrs	r3, r1
 8001e80:	4599      	cmp	r9, r3
 8001e82:	d909      	bls.n	8001e98 <__aeabi_ddiv+0x2a0>
 8001e84:	4443      	add	r3, r8
 8001e86:	1e6a      	subs	r2, r5, #1
 8001e88:	4598      	cmp	r8, r3
 8001e8a:	d900      	bls.n	8001e8e <__aeabi_ddiv+0x296>
 8001e8c:	e11a      	b.n	80020c4 <__aeabi_ddiv+0x4cc>
 8001e8e:	4599      	cmp	r9, r3
 8001e90:	d800      	bhi.n	8001e94 <__aeabi_ddiv+0x29c>
 8001e92:	e117      	b.n	80020c4 <__aeabi_ddiv+0x4cc>
 8001e94:	3d02      	subs	r5, #2
 8001e96:	4443      	add	r3, r8
 8001e98:	464a      	mov	r2, r9
 8001e9a:	1a9b      	subs	r3, r3, r2
 8001e9c:	465a      	mov	r2, fp
 8001e9e:	0412      	lsls	r2, r2, #16
 8001ea0:	432a      	orrs	r2, r5
 8001ea2:	9903      	ldr	r1, [sp, #12]
 8001ea4:	4693      	mov	fp, r2
 8001ea6:	0c10      	lsrs	r0, r2, #16
 8001ea8:	0c0a      	lsrs	r2, r1, #16
 8001eaa:	4691      	mov	r9, r2
 8001eac:	0409      	lsls	r1, r1, #16
 8001eae:	465a      	mov	r2, fp
 8001eb0:	0c09      	lsrs	r1, r1, #16
 8001eb2:	464e      	mov	r6, r9
 8001eb4:	000d      	movs	r5, r1
 8001eb6:	0412      	lsls	r2, r2, #16
 8001eb8:	0c12      	lsrs	r2, r2, #16
 8001eba:	4345      	muls	r5, r0
 8001ebc:	9105      	str	r1, [sp, #20]
 8001ebe:	4351      	muls	r1, r2
 8001ec0:	4372      	muls	r2, r6
 8001ec2:	4370      	muls	r0, r6
 8001ec4:	1952      	adds	r2, r2, r5
 8001ec6:	0c0e      	lsrs	r6, r1, #16
 8001ec8:	18b2      	adds	r2, r6, r2
 8001eca:	4295      	cmp	r5, r2
 8001ecc:	d903      	bls.n	8001ed6 <__aeabi_ddiv+0x2de>
 8001ece:	2580      	movs	r5, #128	; 0x80
 8001ed0:	026d      	lsls	r5, r5, #9
 8001ed2:	46ac      	mov	ip, r5
 8001ed4:	4460      	add	r0, ip
 8001ed6:	0c15      	lsrs	r5, r2, #16
 8001ed8:	0409      	lsls	r1, r1, #16
 8001eda:	0412      	lsls	r2, r2, #16
 8001edc:	0c09      	lsrs	r1, r1, #16
 8001ede:	1828      	adds	r0, r5, r0
 8001ee0:	1852      	adds	r2, r2, r1
 8001ee2:	4283      	cmp	r3, r0
 8001ee4:	d200      	bcs.n	8001ee8 <__aeabi_ddiv+0x2f0>
 8001ee6:	e0ce      	b.n	8002086 <__aeabi_ddiv+0x48e>
 8001ee8:	d100      	bne.n	8001eec <__aeabi_ddiv+0x2f4>
 8001eea:	e0c8      	b.n	800207e <__aeabi_ddiv+0x486>
 8001eec:	1a1d      	subs	r5, r3, r0
 8001eee:	4653      	mov	r3, sl
 8001ef0:	1a9e      	subs	r6, r3, r2
 8001ef2:	45b2      	cmp	sl, r6
 8001ef4:	4192      	sbcs	r2, r2
 8001ef6:	4252      	negs	r2, r2
 8001ef8:	1aab      	subs	r3, r5, r2
 8001efa:	469a      	mov	sl, r3
 8001efc:	4598      	cmp	r8, r3
 8001efe:	d100      	bne.n	8001f02 <__aeabi_ddiv+0x30a>
 8001f00:	e117      	b.n	8002132 <__aeabi_ddiv+0x53a>
 8001f02:	0039      	movs	r1, r7
 8001f04:	0018      	movs	r0, r3
 8001f06:	f7fe f925 	bl	8000154 <__udivsi3>
 8001f0a:	9b01      	ldr	r3, [sp, #4]
 8001f0c:	0005      	movs	r5, r0
 8001f0e:	4343      	muls	r3, r0
 8001f10:	0039      	movs	r1, r7
 8001f12:	4650      	mov	r0, sl
 8001f14:	9304      	str	r3, [sp, #16]
 8001f16:	f7fe f9a3 	bl	8000260 <__aeabi_uidivmod>
 8001f1a:	9804      	ldr	r0, [sp, #16]
 8001f1c:	040b      	lsls	r3, r1, #16
 8001f1e:	0c31      	lsrs	r1, r6, #16
 8001f20:	4319      	orrs	r1, r3
 8001f22:	4288      	cmp	r0, r1
 8001f24:	d909      	bls.n	8001f3a <__aeabi_ddiv+0x342>
 8001f26:	4441      	add	r1, r8
 8001f28:	1e6b      	subs	r3, r5, #1
 8001f2a:	4588      	cmp	r8, r1
 8001f2c:	d900      	bls.n	8001f30 <__aeabi_ddiv+0x338>
 8001f2e:	e107      	b.n	8002140 <__aeabi_ddiv+0x548>
 8001f30:	4288      	cmp	r0, r1
 8001f32:	d800      	bhi.n	8001f36 <__aeabi_ddiv+0x33e>
 8001f34:	e104      	b.n	8002140 <__aeabi_ddiv+0x548>
 8001f36:	3d02      	subs	r5, #2
 8001f38:	4441      	add	r1, r8
 8001f3a:	9b04      	ldr	r3, [sp, #16]
 8001f3c:	1acb      	subs	r3, r1, r3
 8001f3e:	0018      	movs	r0, r3
 8001f40:	0039      	movs	r1, r7
 8001f42:	9304      	str	r3, [sp, #16]
 8001f44:	f7fe f906 	bl	8000154 <__udivsi3>
 8001f48:	9b01      	ldr	r3, [sp, #4]
 8001f4a:	4682      	mov	sl, r0
 8001f4c:	4343      	muls	r3, r0
 8001f4e:	0039      	movs	r1, r7
 8001f50:	9804      	ldr	r0, [sp, #16]
 8001f52:	9301      	str	r3, [sp, #4]
 8001f54:	f7fe f984 	bl	8000260 <__aeabi_uidivmod>
 8001f58:	9801      	ldr	r0, [sp, #4]
 8001f5a:	040b      	lsls	r3, r1, #16
 8001f5c:	0431      	lsls	r1, r6, #16
 8001f5e:	0c09      	lsrs	r1, r1, #16
 8001f60:	4319      	orrs	r1, r3
 8001f62:	4288      	cmp	r0, r1
 8001f64:	d90d      	bls.n	8001f82 <__aeabi_ddiv+0x38a>
 8001f66:	4653      	mov	r3, sl
 8001f68:	4441      	add	r1, r8
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	4588      	cmp	r8, r1
 8001f6e:	d900      	bls.n	8001f72 <__aeabi_ddiv+0x37a>
 8001f70:	e0e8      	b.n	8002144 <__aeabi_ddiv+0x54c>
 8001f72:	4288      	cmp	r0, r1
 8001f74:	d800      	bhi.n	8001f78 <__aeabi_ddiv+0x380>
 8001f76:	e0e5      	b.n	8002144 <__aeabi_ddiv+0x54c>
 8001f78:	2302      	movs	r3, #2
 8001f7a:	425b      	negs	r3, r3
 8001f7c:	469c      	mov	ip, r3
 8001f7e:	4441      	add	r1, r8
 8001f80:	44e2      	add	sl, ip
 8001f82:	9b01      	ldr	r3, [sp, #4]
 8001f84:	042d      	lsls	r5, r5, #16
 8001f86:	1ace      	subs	r6, r1, r3
 8001f88:	4651      	mov	r1, sl
 8001f8a:	4329      	orrs	r1, r5
 8001f8c:	9d05      	ldr	r5, [sp, #20]
 8001f8e:	464f      	mov	r7, r9
 8001f90:	002a      	movs	r2, r5
 8001f92:	040b      	lsls	r3, r1, #16
 8001f94:	0c08      	lsrs	r0, r1, #16
 8001f96:	0c1b      	lsrs	r3, r3, #16
 8001f98:	435a      	muls	r2, r3
 8001f9a:	4345      	muls	r5, r0
 8001f9c:	437b      	muls	r3, r7
 8001f9e:	4378      	muls	r0, r7
 8001fa0:	195b      	adds	r3, r3, r5
 8001fa2:	0c17      	lsrs	r7, r2, #16
 8001fa4:	18fb      	adds	r3, r7, r3
 8001fa6:	429d      	cmp	r5, r3
 8001fa8:	d903      	bls.n	8001fb2 <__aeabi_ddiv+0x3ba>
 8001faa:	2580      	movs	r5, #128	; 0x80
 8001fac:	026d      	lsls	r5, r5, #9
 8001fae:	46ac      	mov	ip, r5
 8001fb0:	4460      	add	r0, ip
 8001fb2:	0c1d      	lsrs	r5, r3, #16
 8001fb4:	0412      	lsls	r2, r2, #16
 8001fb6:	041b      	lsls	r3, r3, #16
 8001fb8:	0c12      	lsrs	r2, r2, #16
 8001fba:	1828      	adds	r0, r5, r0
 8001fbc:	189b      	adds	r3, r3, r2
 8001fbe:	4286      	cmp	r6, r0
 8001fc0:	d200      	bcs.n	8001fc4 <__aeabi_ddiv+0x3cc>
 8001fc2:	e093      	b.n	80020ec <__aeabi_ddiv+0x4f4>
 8001fc4:	d100      	bne.n	8001fc8 <__aeabi_ddiv+0x3d0>
 8001fc6:	e08e      	b.n	80020e6 <__aeabi_ddiv+0x4ee>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	4319      	orrs	r1, r3
 8001fcc:	4ba0      	ldr	r3, [pc, #640]	; (8002250 <__aeabi_ddiv+0x658>)
 8001fce:	18e3      	adds	r3, r4, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	dc00      	bgt.n	8001fd6 <__aeabi_ddiv+0x3de>
 8001fd4:	e099      	b.n	800210a <__aeabi_ddiv+0x512>
 8001fd6:	074a      	lsls	r2, r1, #29
 8001fd8:	d000      	beq.n	8001fdc <__aeabi_ddiv+0x3e4>
 8001fda:	e09e      	b.n	800211a <__aeabi_ddiv+0x522>
 8001fdc:	465a      	mov	r2, fp
 8001fde:	01d2      	lsls	r2, r2, #7
 8001fe0:	d506      	bpl.n	8001ff0 <__aeabi_ddiv+0x3f8>
 8001fe2:	465a      	mov	r2, fp
 8001fe4:	4b9b      	ldr	r3, [pc, #620]	; (8002254 <__aeabi_ddiv+0x65c>)
 8001fe6:	401a      	ands	r2, r3
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	4693      	mov	fp, r2
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	18e3      	adds	r3, r4, r3
 8001ff0:	4a99      	ldr	r2, [pc, #612]	; (8002258 <__aeabi_ddiv+0x660>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	dd68      	ble.n	80020c8 <__aeabi_ddiv+0x4d0>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	9a02      	ldr	r2, [sp, #8]
 8001ffa:	4c98      	ldr	r4, [pc, #608]	; (800225c <__aeabi_ddiv+0x664>)
 8001ffc:	401a      	ands	r2, r3
 8001ffe:	2300      	movs	r3, #0
 8002000:	4694      	mov	ip, r2
 8002002:	4698      	mov	r8, r3
 8002004:	2200      	movs	r2, #0
 8002006:	e6c5      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002008:	2280      	movs	r2, #128	; 0x80
 800200a:	464b      	mov	r3, r9
 800200c:	0312      	lsls	r2, r2, #12
 800200e:	4213      	tst	r3, r2
 8002010:	d00a      	beq.n	8002028 <__aeabi_ddiv+0x430>
 8002012:	465b      	mov	r3, fp
 8002014:	4213      	tst	r3, r2
 8002016:	d106      	bne.n	8002026 <__aeabi_ddiv+0x42e>
 8002018:	431a      	orrs	r2, r3
 800201a:	0312      	lsls	r2, r2, #12
 800201c:	0b12      	lsrs	r2, r2, #12
 800201e:	46ac      	mov	ip, r5
 8002020:	4688      	mov	r8, r1
 8002022:	4c8e      	ldr	r4, [pc, #568]	; (800225c <__aeabi_ddiv+0x664>)
 8002024:	e6b6      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002026:	464b      	mov	r3, r9
 8002028:	431a      	orrs	r2, r3
 800202a:	0312      	lsls	r2, r2, #12
 800202c:	0b12      	lsrs	r2, r2, #12
 800202e:	46bc      	mov	ip, r7
 8002030:	4c8a      	ldr	r4, [pc, #552]	; (800225c <__aeabi_ddiv+0x664>)
 8002032:	e6af      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002034:	0003      	movs	r3, r0
 8002036:	465a      	mov	r2, fp
 8002038:	3b28      	subs	r3, #40	; 0x28
 800203a:	409a      	lsls	r2, r3
 800203c:	2300      	movs	r3, #0
 800203e:	4691      	mov	r9, r2
 8002040:	4698      	mov	r8, r3
 8002042:	e657      	b.n	8001cf4 <__aeabi_ddiv+0xfc>
 8002044:	4658      	mov	r0, fp
 8002046:	f001 f94b 	bl	80032e0 <__clzsi2>
 800204a:	3020      	adds	r0, #32
 800204c:	e640      	b.n	8001cd0 <__aeabi_ddiv+0xd8>
 800204e:	0003      	movs	r3, r0
 8002050:	4652      	mov	r2, sl
 8002052:	3b28      	subs	r3, #40	; 0x28
 8002054:	409a      	lsls	r2, r3
 8002056:	2100      	movs	r1, #0
 8002058:	4693      	mov	fp, r2
 800205a:	e677      	b.n	8001d4c <__aeabi_ddiv+0x154>
 800205c:	f001 f940 	bl	80032e0 <__clzsi2>
 8002060:	3020      	adds	r0, #32
 8002062:	e65f      	b.n	8001d24 <__aeabi_ddiv+0x12c>
 8002064:	4588      	cmp	r8, r1
 8002066:	d200      	bcs.n	800206a <__aeabi_ddiv+0x472>
 8002068:	e6c7      	b.n	8001dfa <__aeabi_ddiv+0x202>
 800206a:	464b      	mov	r3, r9
 800206c:	07de      	lsls	r6, r3, #31
 800206e:	085d      	lsrs	r5, r3, #1
 8002070:	4643      	mov	r3, r8
 8002072:	085b      	lsrs	r3, r3, #1
 8002074:	431e      	orrs	r6, r3
 8002076:	4643      	mov	r3, r8
 8002078:	07db      	lsls	r3, r3, #31
 800207a:	469a      	mov	sl, r3
 800207c:	e6c2      	b.n	8001e04 <__aeabi_ddiv+0x20c>
 800207e:	2500      	movs	r5, #0
 8002080:	4592      	cmp	sl, r2
 8002082:	d300      	bcc.n	8002086 <__aeabi_ddiv+0x48e>
 8002084:	e733      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 8002086:	9e03      	ldr	r6, [sp, #12]
 8002088:	4659      	mov	r1, fp
 800208a:	46b4      	mov	ip, r6
 800208c:	44e2      	add	sl, ip
 800208e:	45b2      	cmp	sl, r6
 8002090:	41ad      	sbcs	r5, r5
 8002092:	426d      	negs	r5, r5
 8002094:	4445      	add	r5, r8
 8002096:	18eb      	adds	r3, r5, r3
 8002098:	3901      	subs	r1, #1
 800209a:	4598      	cmp	r8, r3
 800209c:	d207      	bcs.n	80020ae <__aeabi_ddiv+0x4b6>
 800209e:	4298      	cmp	r0, r3
 80020a0:	d900      	bls.n	80020a4 <__aeabi_ddiv+0x4ac>
 80020a2:	e07f      	b.n	80021a4 <__aeabi_ddiv+0x5ac>
 80020a4:	d100      	bne.n	80020a8 <__aeabi_ddiv+0x4b0>
 80020a6:	e0bc      	b.n	8002222 <__aeabi_ddiv+0x62a>
 80020a8:	1a1d      	subs	r5, r3, r0
 80020aa:	468b      	mov	fp, r1
 80020ac:	e71f      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 80020ae:	4598      	cmp	r8, r3
 80020b0:	d1fa      	bne.n	80020a8 <__aeabi_ddiv+0x4b0>
 80020b2:	9d03      	ldr	r5, [sp, #12]
 80020b4:	4555      	cmp	r5, sl
 80020b6:	d9f2      	bls.n	800209e <__aeabi_ddiv+0x4a6>
 80020b8:	4643      	mov	r3, r8
 80020ba:	468b      	mov	fp, r1
 80020bc:	1a1d      	subs	r5, r3, r0
 80020be:	e716      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 80020c0:	469b      	mov	fp, r3
 80020c2:	e6ca      	b.n	8001e5a <__aeabi_ddiv+0x262>
 80020c4:	0015      	movs	r5, r2
 80020c6:	e6e7      	b.n	8001e98 <__aeabi_ddiv+0x2a0>
 80020c8:	465a      	mov	r2, fp
 80020ca:	08c9      	lsrs	r1, r1, #3
 80020cc:	0752      	lsls	r2, r2, #29
 80020ce:	430a      	orrs	r2, r1
 80020d0:	055b      	lsls	r3, r3, #21
 80020d2:	4690      	mov	r8, r2
 80020d4:	0d5c      	lsrs	r4, r3, #21
 80020d6:	465a      	mov	r2, fp
 80020d8:	2301      	movs	r3, #1
 80020da:	9902      	ldr	r1, [sp, #8]
 80020dc:	0252      	lsls	r2, r2, #9
 80020de:	4019      	ands	r1, r3
 80020e0:	0b12      	lsrs	r2, r2, #12
 80020e2:	468c      	mov	ip, r1
 80020e4:	e656      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d100      	bne.n	80020ec <__aeabi_ddiv+0x4f4>
 80020ea:	e76f      	b.n	8001fcc <__aeabi_ddiv+0x3d4>
 80020ec:	4446      	add	r6, r8
 80020ee:	1e4a      	subs	r2, r1, #1
 80020f0:	45b0      	cmp	r8, r6
 80020f2:	d929      	bls.n	8002148 <__aeabi_ddiv+0x550>
 80020f4:	0011      	movs	r1, r2
 80020f6:	4286      	cmp	r6, r0
 80020f8:	d000      	beq.n	80020fc <__aeabi_ddiv+0x504>
 80020fa:	e765      	b.n	8001fc8 <__aeabi_ddiv+0x3d0>
 80020fc:	9a03      	ldr	r2, [sp, #12]
 80020fe:	4293      	cmp	r3, r2
 8002100:	d000      	beq.n	8002104 <__aeabi_ddiv+0x50c>
 8002102:	e761      	b.n	8001fc8 <__aeabi_ddiv+0x3d0>
 8002104:	e762      	b.n	8001fcc <__aeabi_ddiv+0x3d4>
 8002106:	2101      	movs	r1, #1
 8002108:	4249      	negs	r1, r1
 800210a:	2001      	movs	r0, #1
 800210c:	1ac2      	subs	r2, r0, r3
 800210e:	2a38      	cmp	r2, #56	; 0x38
 8002110:	dd21      	ble.n	8002156 <__aeabi_ddiv+0x55e>
 8002112:	9b02      	ldr	r3, [sp, #8]
 8002114:	4003      	ands	r3, r0
 8002116:	469c      	mov	ip, r3
 8002118:	e638      	b.n	8001d8c <__aeabi_ddiv+0x194>
 800211a:	220f      	movs	r2, #15
 800211c:	400a      	ands	r2, r1
 800211e:	2a04      	cmp	r2, #4
 8002120:	d100      	bne.n	8002124 <__aeabi_ddiv+0x52c>
 8002122:	e75b      	b.n	8001fdc <__aeabi_ddiv+0x3e4>
 8002124:	000a      	movs	r2, r1
 8002126:	1d11      	adds	r1, r2, #4
 8002128:	4291      	cmp	r1, r2
 800212a:	4192      	sbcs	r2, r2
 800212c:	4252      	negs	r2, r2
 800212e:	4493      	add	fp, r2
 8002130:	e754      	b.n	8001fdc <__aeabi_ddiv+0x3e4>
 8002132:	4b47      	ldr	r3, [pc, #284]	; (8002250 <__aeabi_ddiv+0x658>)
 8002134:	18e3      	adds	r3, r4, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	dde5      	ble.n	8002106 <__aeabi_ddiv+0x50e>
 800213a:	2201      	movs	r2, #1
 800213c:	4252      	negs	r2, r2
 800213e:	e7f2      	b.n	8002126 <__aeabi_ddiv+0x52e>
 8002140:	001d      	movs	r5, r3
 8002142:	e6fa      	b.n	8001f3a <__aeabi_ddiv+0x342>
 8002144:	469a      	mov	sl, r3
 8002146:	e71c      	b.n	8001f82 <__aeabi_ddiv+0x38a>
 8002148:	42b0      	cmp	r0, r6
 800214a:	d839      	bhi.n	80021c0 <__aeabi_ddiv+0x5c8>
 800214c:	d06e      	beq.n	800222c <__aeabi_ddiv+0x634>
 800214e:	0011      	movs	r1, r2
 8002150:	e73a      	b.n	8001fc8 <__aeabi_ddiv+0x3d0>
 8002152:	9302      	str	r3, [sp, #8]
 8002154:	e73a      	b.n	8001fcc <__aeabi_ddiv+0x3d4>
 8002156:	2a1f      	cmp	r2, #31
 8002158:	dc3c      	bgt.n	80021d4 <__aeabi_ddiv+0x5dc>
 800215a:	2320      	movs	r3, #32
 800215c:	1a9b      	subs	r3, r3, r2
 800215e:	000c      	movs	r4, r1
 8002160:	4658      	mov	r0, fp
 8002162:	4099      	lsls	r1, r3
 8002164:	4098      	lsls	r0, r3
 8002166:	1e4b      	subs	r3, r1, #1
 8002168:	4199      	sbcs	r1, r3
 800216a:	465b      	mov	r3, fp
 800216c:	40d4      	lsrs	r4, r2
 800216e:	40d3      	lsrs	r3, r2
 8002170:	4320      	orrs	r0, r4
 8002172:	4308      	orrs	r0, r1
 8002174:	001a      	movs	r2, r3
 8002176:	0743      	lsls	r3, r0, #29
 8002178:	d009      	beq.n	800218e <__aeabi_ddiv+0x596>
 800217a:	230f      	movs	r3, #15
 800217c:	4003      	ands	r3, r0
 800217e:	2b04      	cmp	r3, #4
 8002180:	d005      	beq.n	800218e <__aeabi_ddiv+0x596>
 8002182:	0001      	movs	r1, r0
 8002184:	1d08      	adds	r0, r1, #4
 8002186:	4288      	cmp	r0, r1
 8002188:	419b      	sbcs	r3, r3
 800218a:	425b      	negs	r3, r3
 800218c:	18d2      	adds	r2, r2, r3
 800218e:	0213      	lsls	r3, r2, #8
 8002190:	d53a      	bpl.n	8002208 <__aeabi_ddiv+0x610>
 8002192:	2301      	movs	r3, #1
 8002194:	9a02      	ldr	r2, [sp, #8]
 8002196:	2401      	movs	r4, #1
 8002198:	401a      	ands	r2, r3
 800219a:	2300      	movs	r3, #0
 800219c:	4694      	mov	ip, r2
 800219e:	4698      	mov	r8, r3
 80021a0:	2200      	movs	r2, #0
 80021a2:	e5f7      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 80021a4:	2102      	movs	r1, #2
 80021a6:	4249      	negs	r1, r1
 80021a8:	468c      	mov	ip, r1
 80021aa:	9d03      	ldr	r5, [sp, #12]
 80021ac:	44e3      	add	fp, ip
 80021ae:	46ac      	mov	ip, r5
 80021b0:	44e2      	add	sl, ip
 80021b2:	45aa      	cmp	sl, r5
 80021b4:	41ad      	sbcs	r5, r5
 80021b6:	426d      	negs	r5, r5
 80021b8:	4445      	add	r5, r8
 80021ba:	18ed      	adds	r5, r5, r3
 80021bc:	1a2d      	subs	r5, r5, r0
 80021be:	e696      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 80021c0:	1e8a      	subs	r2, r1, #2
 80021c2:	9903      	ldr	r1, [sp, #12]
 80021c4:	004d      	lsls	r5, r1, #1
 80021c6:	428d      	cmp	r5, r1
 80021c8:	4189      	sbcs	r1, r1
 80021ca:	4249      	negs	r1, r1
 80021cc:	4441      	add	r1, r8
 80021ce:	1876      	adds	r6, r6, r1
 80021d0:	9503      	str	r5, [sp, #12]
 80021d2:	e78f      	b.n	80020f4 <__aeabi_ddiv+0x4fc>
 80021d4:	201f      	movs	r0, #31
 80021d6:	4240      	negs	r0, r0
 80021d8:	1ac3      	subs	r3, r0, r3
 80021da:	4658      	mov	r0, fp
 80021dc:	40d8      	lsrs	r0, r3
 80021de:	0003      	movs	r3, r0
 80021e0:	2a20      	cmp	r2, #32
 80021e2:	d028      	beq.n	8002236 <__aeabi_ddiv+0x63e>
 80021e4:	2040      	movs	r0, #64	; 0x40
 80021e6:	465d      	mov	r5, fp
 80021e8:	1a82      	subs	r2, r0, r2
 80021ea:	4095      	lsls	r5, r2
 80021ec:	4329      	orrs	r1, r5
 80021ee:	1e4a      	subs	r2, r1, #1
 80021f0:	4191      	sbcs	r1, r2
 80021f2:	4319      	orrs	r1, r3
 80021f4:	2307      	movs	r3, #7
 80021f6:	2200      	movs	r2, #0
 80021f8:	400b      	ands	r3, r1
 80021fa:	d009      	beq.n	8002210 <__aeabi_ddiv+0x618>
 80021fc:	230f      	movs	r3, #15
 80021fe:	2200      	movs	r2, #0
 8002200:	400b      	ands	r3, r1
 8002202:	0008      	movs	r0, r1
 8002204:	2b04      	cmp	r3, #4
 8002206:	d1bd      	bne.n	8002184 <__aeabi_ddiv+0x58c>
 8002208:	0001      	movs	r1, r0
 800220a:	0753      	lsls	r3, r2, #29
 800220c:	0252      	lsls	r2, r2, #9
 800220e:	0b12      	lsrs	r2, r2, #12
 8002210:	08c9      	lsrs	r1, r1, #3
 8002212:	4319      	orrs	r1, r3
 8002214:	2301      	movs	r3, #1
 8002216:	4688      	mov	r8, r1
 8002218:	9902      	ldr	r1, [sp, #8]
 800221a:	2400      	movs	r4, #0
 800221c:	4019      	ands	r1, r3
 800221e:	468c      	mov	ip, r1
 8002220:	e5b8      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002222:	4552      	cmp	r2, sl
 8002224:	d8be      	bhi.n	80021a4 <__aeabi_ddiv+0x5ac>
 8002226:	468b      	mov	fp, r1
 8002228:	2500      	movs	r5, #0
 800222a:	e660      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 800222c:	9d03      	ldr	r5, [sp, #12]
 800222e:	429d      	cmp	r5, r3
 8002230:	d3c6      	bcc.n	80021c0 <__aeabi_ddiv+0x5c8>
 8002232:	0011      	movs	r1, r2
 8002234:	e762      	b.n	80020fc <__aeabi_ddiv+0x504>
 8002236:	2500      	movs	r5, #0
 8002238:	e7d8      	b.n	80021ec <__aeabi_ddiv+0x5f4>
 800223a:	2280      	movs	r2, #128	; 0x80
 800223c:	465b      	mov	r3, fp
 800223e:	0312      	lsls	r2, r2, #12
 8002240:	431a      	orrs	r2, r3
 8002242:	9b01      	ldr	r3, [sp, #4]
 8002244:	0312      	lsls	r2, r2, #12
 8002246:	0b12      	lsrs	r2, r2, #12
 8002248:	469c      	mov	ip, r3
 800224a:	4688      	mov	r8, r1
 800224c:	4c03      	ldr	r4, [pc, #12]	; (800225c <__aeabi_ddiv+0x664>)
 800224e:	e5a1      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002250:	000003ff 	.word	0x000003ff
 8002254:	feffffff 	.word	0xfeffffff
 8002258:	000007fe 	.word	0x000007fe
 800225c:	000007ff 	.word	0x000007ff

08002260 <__eqdf2>:
 8002260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002262:	464f      	mov	r7, r9
 8002264:	4646      	mov	r6, r8
 8002266:	46d6      	mov	lr, sl
 8002268:	005c      	lsls	r4, r3, #1
 800226a:	b5c0      	push	{r6, r7, lr}
 800226c:	031f      	lsls	r7, r3, #12
 800226e:	0fdb      	lsrs	r3, r3, #31
 8002270:	469a      	mov	sl, r3
 8002272:	4b17      	ldr	r3, [pc, #92]	; (80022d0 <__eqdf2+0x70>)
 8002274:	030e      	lsls	r6, r1, #12
 8002276:	004d      	lsls	r5, r1, #1
 8002278:	4684      	mov	ip, r0
 800227a:	4680      	mov	r8, r0
 800227c:	0b36      	lsrs	r6, r6, #12
 800227e:	0d6d      	lsrs	r5, r5, #21
 8002280:	0fc9      	lsrs	r1, r1, #31
 8002282:	4691      	mov	r9, r2
 8002284:	0b3f      	lsrs	r7, r7, #12
 8002286:	0d64      	lsrs	r4, r4, #21
 8002288:	2001      	movs	r0, #1
 800228a:	429d      	cmp	r5, r3
 800228c:	d008      	beq.n	80022a0 <__eqdf2+0x40>
 800228e:	429c      	cmp	r4, r3
 8002290:	d001      	beq.n	8002296 <__eqdf2+0x36>
 8002292:	42a5      	cmp	r5, r4
 8002294:	d00b      	beq.n	80022ae <__eqdf2+0x4e>
 8002296:	bc1c      	pop	{r2, r3, r4}
 8002298:	4690      	mov	r8, r2
 800229a:	4699      	mov	r9, r3
 800229c:	46a2      	mov	sl, r4
 800229e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022a0:	4663      	mov	r3, ip
 80022a2:	4333      	orrs	r3, r6
 80022a4:	d1f7      	bne.n	8002296 <__eqdf2+0x36>
 80022a6:	42ac      	cmp	r4, r5
 80022a8:	d1f5      	bne.n	8002296 <__eqdf2+0x36>
 80022aa:	433a      	orrs	r2, r7
 80022ac:	d1f3      	bne.n	8002296 <__eqdf2+0x36>
 80022ae:	2001      	movs	r0, #1
 80022b0:	42be      	cmp	r6, r7
 80022b2:	d1f0      	bne.n	8002296 <__eqdf2+0x36>
 80022b4:	45c8      	cmp	r8, r9
 80022b6:	d1ee      	bne.n	8002296 <__eqdf2+0x36>
 80022b8:	4551      	cmp	r1, sl
 80022ba:	d007      	beq.n	80022cc <__eqdf2+0x6c>
 80022bc:	2d00      	cmp	r5, #0
 80022be:	d1ea      	bne.n	8002296 <__eqdf2+0x36>
 80022c0:	4663      	mov	r3, ip
 80022c2:	431e      	orrs	r6, r3
 80022c4:	0030      	movs	r0, r6
 80022c6:	1e46      	subs	r6, r0, #1
 80022c8:	41b0      	sbcs	r0, r6
 80022ca:	e7e4      	b.n	8002296 <__eqdf2+0x36>
 80022cc:	2000      	movs	r0, #0
 80022ce:	e7e2      	b.n	8002296 <__eqdf2+0x36>
 80022d0:	000007ff 	.word	0x000007ff

080022d4 <__gedf2>:
 80022d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d6:	4645      	mov	r5, r8
 80022d8:	46de      	mov	lr, fp
 80022da:	4657      	mov	r7, sl
 80022dc:	464e      	mov	r6, r9
 80022de:	b5e0      	push	{r5, r6, r7, lr}
 80022e0:	031f      	lsls	r7, r3, #12
 80022e2:	0b3d      	lsrs	r5, r7, #12
 80022e4:	4f2c      	ldr	r7, [pc, #176]	; (8002398 <__gedf2+0xc4>)
 80022e6:	030e      	lsls	r6, r1, #12
 80022e8:	004c      	lsls	r4, r1, #1
 80022ea:	46ab      	mov	fp, r5
 80022ec:	005d      	lsls	r5, r3, #1
 80022ee:	4684      	mov	ip, r0
 80022f0:	0b36      	lsrs	r6, r6, #12
 80022f2:	0d64      	lsrs	r4, r4, #21
 80022f4:	0fc9      	lsrs	r1, r1, #31
 80022f6:	4690      	mov	r8, r2
 80022f8:	0d6d      	lsrs	r5, r5, #21
 80022fa:	0fdb      	lsrs	r3, r3, #31
 80022fc:	42bc      	cmp	r4, r7
 80022fe:	d02a      	beq.n	8002356 <__gedf2+0x82>
 8002300:	4f25      	ldr	r7, [pc, #148]	; (8002398 <__gedf2+0xc4>)
 8002302:	42bd      	cmp	r5, r7
 8002304:	d02d      	beq.n	8002362 <__gedf2+0x8e>
 8002306:	2c00      	cmp	r4, #0
 8002308:	d10f      	bne.n	800232a <__gedf2+0x56>
 800230a:	4330      	orrs	r0, r6
 800230c:	0007      	movs	r7, r0
 800230e:	4681      	mov	r9, r0
 8002310:	4278      	negs	r0, r7
 8002312:	4178      	adcs	r0, r7
 8002314:	b2c0      	uxtb	r0, r0
 8002316:	2d00      	cmp	r5, #0
 8002318:	d117      	bne.n	800234a <__gedf2+0x76>
 800231a:	465f      	mov	r7, fp
 800231c:	433a      	orrs	r2, r7
 800231e:	d114      	bne.n	800234a <__gedf2+0x76>
 8002320:	464b      	mov	r3, r9
 8002322:	2000      	movs	r0, #0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00a      	beq.n	800233e <__gedf2+0x6a>
 8002328:	e006      	b.n	8002338 <__gedf2+0x64>
 800232a:	2d00      	cmp	r5, #0
 800232c:	d102      	bne.n	8002334 <__gedf2+0x60>
 800232e:	4658      	mov	r0, fp
 8002330:	4302      	orrs	r2, r0
 8002332:	d001      	beq.n	8002338 <__gedf2+0x64>
 8002334:	4299      	cmp	r1, r3
 8002336:	d018      	beq.n	800236a <__gedf2+0x96>
 8002338:	4248      	negs	r0, r1
 800233a:	2101      	movs	r1, #1
 800233c:	4308      	orrs	r0, r1
 800233e:	bc3c      	pop	{r2, r3, r4, r5}
 8002340:	4690      	mov	r8, r2
 8002342:	4699      	mov	r9, r3
 8002344:	46a2      	mov	sl, r4
 8002346:	46ab      	mov	fp, r5
 8002348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800234a:	2800      	cmp	r0, #0
 800234c:	d0f2      	beq.n	8002334 <__gedf2+0x60>
 800234e:	2001      	movs	r0, #1
 8002350:	3b01      	subs	r3, #1
 8002352:	4318      	orrs	r0, r3
 8002354:	e7f3      	b.n	800233e <__gedf2+0x6a>
 8002356:	0037      	movs	r7, r6
 8002358:	4307      	orrs	r7, r0
 800235a:	d0d1      	beq.n	8002300 <__gedf2+0x2c>
 800235c:	2002      	movs	r0, #2
 800235e:	4240      	negs	r0, r0
 8002360:	e7ed      	b.n	800233e <__gedf2+0x6a>
 8002362:	465f      	mov	r7, fp
 8002364:	4317      	orrs	r7, r2
 8002366:	d0ce      	beq.n	8002306 <__gedf2+0x32>
 8002368:	e7f8      	b.n	800235c <__gedf2+0x88>
 800236a:	42ac      	cmp	r4, r5
 800236c:	dce4      	bgt.n	8002338 <__gedf2+0x64>
 800236e:	da03      	bge.n	8002378 <__gedf2+0xa4>
 8002370:	1e48      	subs	r0, r1, #1
 8002372:	2101      	movs	r1, #1
 8002374:	4308      	orrs	r0, r1
 8002376:	e7e2      	b.n	800233e <__gedf2+0x6a>
 8002378:	455e      	cmp	r6, fp
 800237a:	d8dd      	bhi.n	8002338 <__gedf2+0x64>
 800237c:	d006      	beq.n	800238c <__gedf2+0xb8>
 800237e:	2000      	movs	r0, #0
 8002380:	455e      	cmp	r6, fp
 8002382:	d2dc      	bcs.n	800233e <__gedf2+0x6a>
 8002384:	2301      	movs	r3, #1
 8002386:	1e48      	subs	r0, r1, #1
 8002388:	4318      	orrs	r0, r3
 800238a:	e7d8      	b.n	800233e <__gedf2+0x6a>
 800238c:	45c4      	cmp	ip, r8
 800238e:	d8d3      	bhi.n	8002338 <__gedf2+0x64>
 8002390:	2000      	movs	r0, #0
 8002392:	45c4      	cmp	ip, r8
 8002394:	d3f6      	bcc.n	8002384 <__gedf2+0xb0>
 8002396:	e7d2      	b.n	800233e <__gedf2+0x6a>
 8002398:	000007ff 	.word	0x000007ff

0800239c <__ledf2>:
 800239c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800239e:	464e      	mov	r6, r9
 80023a0:	4645      	mov	r5, r8
 80023a2:	46de      	mov	lr, fp
 80023a4:	4657      	mov	r7, sl
 80023a6:	005c      	lsls	r4, r3, #1
 80023a8:	b5e0      	push	{r5, r6, r7, lr}
 80023aa:	031f      	lsls	r7, r3, #12
 80023ac:	0fdb      	lsrs	r3, r3, #31
 80023ae:	4699      	mov	r9, r3
 80023b0:	4b2a      	ldr	r3, [pc, #168]	; (800245c <__ledf2+0xc0>)
 80023b2:	030e      	lsls	r6, r1, #12
 80023b4:	004d      	lsls	r5, r1, #1
 80023b6:	0fc9      	lsrs	r1, r1, #31
 80023b8:	4684      	mov	ip, r0
 80023ba:	0b36      	lsrs	r6, r6, #12
 80023bc:	0d6d      	lsrs	r5, r5, #21
 80023be:	468b      	mov	fp, r1
 80023c0:	4690      	mov	r8, r2
 80023c2:	0b3f      	lsrs	r7, r7, #12
 80023c4:	0d64      	lsrs	r4, r4, #21
 80023c6:	429d      	cmp	r5, r3
 80023c8:	d020      	beq.n	800240c <__ledf2+0x70>
 80023ca:	4b24      	ldr	r3, [pc, #144]	; (800245c <__ledf2+0xc0>)
 80023cc:	429c      	cmp	r4, r3
 80023ce:	d022      	beq.n	8002416 <__ledf2+0x7a>
 80023d0:	2d00      	cmp	r5, #0
 80023d2:	d112      	bne.n	80023fa <__ledf2+0x5e>
 80023d4:	4330      	orrs	r0, r6
 80023d6:	4243      	negs	r3, r0
 80023d8:	4143      	adcs	r3, r0
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2c00      	cmp	r4, #0
 80023de:	d01f      	beq.n	8002420 <__ledf2+0x84>
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d00c      	beq.n	80023fe <__ledf2+0x62>
 80023e4:	464b      	mov	r3, r9
 80023e6:	2001      	movs	r0, #1
 80023e8:	3b01      	subs	r3, #1
 80023ea:	4303      	orrs	r3, r0
 80023ec:	0018      	movs	r0, r3
 80023ee:	bc3c      	pop	{r2, r3, r4, r5}
 80023f0:	4690      	mov	r8, r2
 80023f2:	4699      	mov	r9, r3
 80023f4:	46a2      	mov	sl, r4
 80023f6:	46ab      	mov	fp, r5
 80023f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023fa:	2c00      	cmp	r4, #0
 80023fc:	d016      	beq.n	800242c <__ledf2+0x90>
 80023fe:	45cb      	cmp	fp, r9
 8002400:	d017      	beq.n	8002432 <__ledf2+0x96>
 8002402:	465b      	mov	r3, fp
 8002404:	4259      	negs	r1, r3
 8002406:	2301      	movs	r3, #1
 8002408:	430b      	orrs	r3, r1
 800240a:	e7ef      	b.n	80023ec <__ledf2+0x50>
 800240c:	0031      	movs	r1, r6
 800240e:	2302      	movs	r3, #2
 8002410:	4301      	orrs	r1, r0
 8002412:	d1eb      	bne.n	80023ec <__ledf2+0x50>
 8002414:	e7d9      	b.n	80023ca <__ledf2+0x2e>
 8002416:	0039      	movs	r1, r7
 8002418:	2302      	movs	r3, #2
 800241a:	4311      	orrs	r1, r2
 800241c:	d1e6      	bne.n	80023ec <__ledf2+0x50>
 800241e:	e7d7      	b.n	80023d0 <__ledf2+0x34>
 8002420:	433a      	orrs	r2, r7
 8002422:	d1dd      	bne.n	80023e0 <__ledf2+0x44>
 8002424:	2300      	movs	r3, #0
 8002426:	2800      	cmp	r0, #0
 8002428:	d0e0      	beq.n	80023ec <__ledf2+0x50>
 800242a:	e7ea      	b.n	8002402 <__ledf2+0x66>
 800242c:	433a      	orrs	r2, r7
 800242e:	d1e6      	bne.n	80023fe <__ledf2+0x62>
 8002430:	e7e7      	b.n	8002402 <__ledf2+0x66>
 8002432:	42a5      	cmp	r5, r4
 8002434:	dce5      	bgt.n	8002402 <__ledf2+0x66>
 8002436:	db05      	blt.n	8002444 <__ledf2+0xa8>
 8002438:	42be      	cmp	r6, r7
 800243a:	d8e2      	bhi.n	8002402 <__ledf2+0x66>
 800243c:	d007      	beq.n	800244e <__ledf2+0xb2>
 800243e:	2300      	movs	r3, #0
 8002440:	42be      	cmp	r6, r7
 8002442:	d2d3      	bcs.n	80023ec <__ledf2+0x50>
 8002444:	4659      	mov	r1, fp
 8002446:	2301      	movs	r3, #1
 8002448:	3901      	subs	r1, #1
 800244a:	430b      	orrs	r3, r1
 800244c:	e7ce      	b.n	80023ec <__ledf2+0x50>
 800244e:	45c4      	cmp	ip, r8
 8002450:	d8d7      	bhi.n	8002402 <__ledf2+0x66>
 8002452:	2300      	movs	r3, #0
 8002454:	45c4      	cmp	ip, r8
 8002456:	d3f5      	bcc.n	8002444 <__ledf2+0xa8>
 8002458:	e7c8      	b.n	80023ec <__ledf2+0x50>
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	000007ff 	.word	0x000007ff

08002460 <__aeabi_dmul>:
 8002460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002462:	4657      	mov	r7, sl
 8002464:	4645      	mov	r5, r8
 8002466:	46de      	mov	lr, fp
 8002468:	464e      	mov	r6, r9
 800246a:	b5e0      	push	{r5, r6, r7, lr}
 800246c:	030c      	lsls	r4, r1, #12
 800246e:	4698      	mov	r8, r3
 8002470:	004e      	lsls	r6, r1, #1
 8002472:	0b23      	lsrs	r3, r4, #12
 8002474:	b087      	sub	sp, #28
 8002476:	0007      	movs	r7, r0
 8002478:	4692      	mov	sl, r2
 800247a:	469b      	mov	fp, r3
 800247c:	0d76      	lsrs	r6, r6, #21
 800247e:	0fcd      	lsrs	r5, r1, #31
 8002480:	2e00      	cmp	r6, #0
 8002482:	d06b      	beq.n	800255c <__aeabi_dmul+0xfc>
 8002484:	4b6d      	ldr	r3, [pc, #436]	; (800263c <__aeabi_dmul+0x1dc>)
 8002486:	429e      	cmp	r6, r3
 8002488:	d035      	beq.n	80024f6 <__aeabi_dmul+0x96>
 800248a:	2480      	movs	r4, #128	; 0x80
 800248c:	465b      	mov	r3, fp
 800248e:	0f42      	lsrs	r2, r0, #29
 8002490:	0424      	lsls	r4, r4, #16
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	4314      	orrs	r4, r2
 8002496:	431c      	orrs	r4, r3
 8002498:	00c3      	lsls	r3, r0, #3
 800249a:	4699      	mov	r9, r3
 800249c:	4b68      	ldr	r3, [pc, #416]	; (8002640 <__aeabi_dmul+0x1e0>)
 800249e:	46a3      	mov	fp, r4
 80024a0:	469c      	mov	ip, r3
 80024a2:	2300      	movs	r3, #0
 80024a4:	2700      	movs	r7, #0
 80024a6:	4466      	add	r6, ip
 80024a8:	9302      	str	r3, [sp, #8]
 80024aa:	4643      	mov	r3, r8
 80024ac:	031c      	lsls	r4, r3, #12
 80024ae:	005a      	lsls	r2, r3, #1
 80024b0:	0fdb      	lsrs	r3, r3, #31
 80024b2:	4650      	mov	r0, sl
 80024b4:	0b24      	lsrs	r4, r4, #12
 80024b6:	0d52      	lsrs	r2, r2, #21
 80024b8:	4698      	mov	r8, r3
 80024ba:	d100      	bne.n	80024be <__aeabi_dmul+0x5e>
 80024bc:	e076      	b.n	80025ac <__aeabi_dmul+0x14c>
 80024be:	4b5f      	ldr	r3, [pc, #380]	; (800263c <__aeabi_dmul+0x1dc>)
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d06d      	beq.n	80025a0 <__aeabi_dmul+0x140>
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	0f41      	lsrs	r1, r0, #29
 80024c8:	041b      	lsls	r3, r3, #16
 80024ca:	430b      	orrs	r3, r1
 80024cc:	495c      	ldr	r1, [pc, #368]	; (8002640 <__aeabi_dmul+0x1e0>)
 80024ce:	00e4      	lsls	r4, r4, #3
 80024d0:	468c      	mov	ip, r1
 80024d2:	431c      	orrs	r4, r3
 80024d4:	00c3      	lsls	r3, r0, #3
 80024d6:	2000      	movs	r0, #0
 80024d8:	4462      	add	r2, ip
 80024da:	4641      	mov	r1, r8
 80024dc:	18b6      	adds	r6, r6, r2
 80024de:	4069      	eors	r1, r5
 80024e0:	1c72      	adds	r2, r6, #1
 80024e2:	9101      	str	r1, [sp, #4]
 80024e4:	4694      	mov	ip, r2
 80024e6:	4307      	orrs	r7, r0
 80024e8:	2f0f      	cmp	r7, #15
 80024ea:	d900      	bls.n	80024ee <__aeabi_dmul+0x8e>
 80024ec:	e0b0      	b.n	8002650 <__aeabi_dmul+0x1f0>
 80024ee:	4a55      	ldr	r2, [pc, #340]	; (8002644 <__aeabi_dmul+0x1e4>)
 80024f0:	00bf      	lsls	r7, r7, #2
 80024f2:	59d2      	ldr	r2, [r2, r7]
 80024f4:	4697      	mov	pc, r2
 80024f6:	465b      	mov	r3, fp
 80024f8:	4303      	orrs	r3, r0
 80024fa:	4699      	mov	r9, r3
 80024fc:	d000      	beq.n	8002500 <__aeabi_dmul+0xa0>
 80024fe:	e087      	b.n	8002610 <__aeabi_dmul+0x1b0>
 8002500:	2300      	movs	r3, #0
 8002502:	469b      	mov	fp, r3
 8002504:	3302      	adds	r3, #2
 8002506:	2708      	movs	r7, #8
 8002508:	9302      	str	r3, [sp, #8]
 800250a:	e7ce      	b.n	80024aa <__aeabi_dmul+0x4a>
 800250c:	4642      	mov	r2, r8
 800250e:	9201      	str	r2, [sp, #4]
 8002510:	2802      	cmp	r0, #2
 8002512:	d067      	beq.n	80025e4 <__aeabi_dmul+0x184>
 8002514:	2803      	cmp	r0, #3
 8002516:	d100      	bne.n	800251a <__aeabi_dmul+0xba>
 8002518:	e20e      	b.n	8002938 <__aeabi_dmul+0x4d8>
 800251a:	2801      	cmp	r0, #1
 800251c:	d000      	beq.n	8002520 <__aeabi_dmul+0xc0>
 800251e:	e162      	b.n	80027e6 <__aeabi_dmul+0x386>
 8002520:	2300      	movs	r3, #0
 8002522:	2400      	movs	r4, #0
 8002524:	2200      	movs	r2, #0
 8002526:	4699      	mov	r9, r3
 8002528:	9901      	ldr	r1, [sp, #4]
 800252a:	4001      	ands	r1, r0
 800252c:	b2cd      	uxtb	r5, r1
 800252e:	2100      	movs	r1, #0
 8002530:	0312      	lsls	r2, r2, #12
 8002532:	0d0b      	lsrs	r3, r1, #20
 8002534:	0b12      	lsrs	r2, r2, #12
 8002536:	051b      	lsls	r3, r3, #20
 8002538:	4313      	orrs	r3, r2
 800253a:	4a43      	ldr	r2, [pc, #268]	; (8002648 <__aeabi_dmul+0x1e8>)
 800253c:	0524      	lsls	r4, r4, #20
 800253e:	4013      	ands	r3, r2
 8002540:	431c      	orrs	r4, r3
 8002542:	0064      	lsls	r4, r4, #1
 8002544:	07ed      	lsls	r5, r5, #31
 8002546:	0864      	lsrs	r4, r4, #1
 8002548:	432c      	orrs	r4, r5
 800254a:	4648      	mov	r0, r9
 800254c:	0021      	movs	r1, r4
 800254e:	b007      	add	sp, #28
 8002550:	bc3c      	pop	{r2, r3, r4, r5}
 8002552:	4690      	mov	r8, r2
 8002554:	4699      	mov	r9, r3
 8002556:	46a2      	mov	sl, r4
 8002558:	46ab      	mov	fp, r5
 800255a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800255c:	4303      	orrs	r3, r0
 800255e:	4699      	mov	r9, r3
 8002560:	d04f      	beq.n	8002602 <__aeabi_dmul+0x1a2>
 8002562:	465b      	mov	r3, fp
 8002564:	2b00      	cmp	r3, #0
 8002566:	d100      	bne.n	800256a <__aeabi_dmul+0x10a>
 8002568:	e189      	b.n	800287e <__aeabi_dmul+0x41e>
 800256a:	4658      	mov	r0, fp
 800256c:	f000 feb8 	bl	80032e0 <__clzsi2>
 8002570:	0003      	movs	r3, r0
 8002572:	3b0b      	subs	r3, #11
 8002574:	2b1c      	cmp	r3, #28
 8002576:	dd00      	ble.n	800257a <__aeabi_dmul+0x11a>
 8002578:	e17a      	b.n	8002870 <__aeabi_dmul+0x410>
 800257a:	221d      	movs	r2, #29
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	003a      	movs	r2, r7
 8002580:	0001      	movs	r1, r0
 8002582:	465c      	mov	r4, fp
 8002584:	40da      	lsrs	r2, r3
 8002586:	3908      	subs	r1, #8
 8002588:	408c      	lsls	r4, r1
 800258a:	0013      	movs	r3, r2
 800258c:	408f      	lsls	r7, r1
 800258e:	4323      	orrs	r3, r4
 8002590:	469b      	mov	fp, r3
 8002592:	46b9      	mov	r9, r7
 8002594:	2300      	movs	r3, #0
 8002596:	4e2d      	ldr	r6, [pc, #180]	; (800264c <__aeabi_dmul+0x1ec>)
 8002598:	2700      	movs	r7, #0
 800259a:	1a36      	subs	r6, r6, r0
 800259c:	9302      	str	r3, [sp, #8]
 800259e:	e784      	b.n	80024aa <__aeabi_dmul+0x4a>
 80025a0:	4653      	mov	r3, sl
 80025a2:	4323      	orrs	r3, r4
 80025a4:	d12a      	bne.n	80025fc <__aeabi_dmul+0x19c>
 80025a6:	2400      	movs	r4, #0
 80025a8:	2002      	movs	r0, #2
 80025aa:	e796      	b.n	80024da <__aeabi_dmul+0x7a>
 80025ac:	4653      	mov	r3, sl
 80025ae:	4323      	orrs	r3, r4
 80025b0:	d020      	beq.n	80025f4 <__aeabi_dmul+0x194>
 80025b2:	2c00      	cmp	r4, #0
 80025b4:	d100      	bne.n	80025b8 <__aeabi_dmul+0x158>
 80025b6:	e157      	b.n	8002868 <__aeabi_dmul+0x408>
 80025b8:	0020      	movs	r0, r4
 80025ba:	f000 fe91 	bl	80032e0 <__clzsi2>
 80025be:	0003      	movs	r3, r0
 80025c0:	3b0b      	subs	r3, #11
 80025c2:	2b1c      	cmp	r3, #28
 80025c4:	dd00      	ble.n	80025c8 <__aeabi_dmul+0x168>
 80025c6:	e149      	b.n	800285c <__aeabi_dmul+0x3fc>
 80025c8:	211d      	movs	r1, #29
 80025ca:	1acb      	subs	r3, r1, r3
 80025cc:	4651      	mov	r1, sl
 80025ce:	0002      	movs	r2, r0
 80025d0:	40d9      	lsrs	r1, r3
 80025d2:	4653      	mov	r3, sl
 80025d4:	3a08      	subs	r2, #8
 80025d6:	4094      	lsls	r4, r2
 80025d8:	4093      	lsls	r3, r2
 80025da:	430c      	orrs	r4, r1
 80025dc:	4a1b      	ldr	r2, [pc, #108]	; (800264c <__aeabi_dmul+0x1ec>)
 80025de:	1a12      	subs	r2, r2, r0
 80025e0:	2000      	movs	r0, #0
 80025e2:	e77a      	b.n	80024da <__aeabi_dmul+0x7a>
 80025e4:	2501      	movs	r5, #1
 80025e6:	9b01      	ldr	r3, [sp, #4]
 80025e8:	4c14      	ldr	r4, [pc, #80]	; (800263c <__aeabi_dmul+0x1dc>)
 80025ea:	401d      	ands	r5, r3
 80025ec:	2300      	movs	r3, #0
 80025ee:	2200      	movs	r2, #0
 80025f0:	4699      	mov	r9, r3
 80025f2:	e79c      	b.n	800252e <__aeabi_dmul+0xce>
 80025f4:	2400      	movs	r4, #0
 80025f6:	2200      	movs	r2, #0
 80025f8:	2001      	movs	r0, #1
 80025fa:	e76e      	b.n	80024da <__aeabi_dmul+0x7a>
 80025fc:	4653      	mov	r3, sl
 80025fe:	2003      	movs	r0, #3
 8002600:	e76b      	b.n	80024da <__aeabi_dmul+0x7a>
 8002602:	2300      	movs	r3, #0
 8002604:	469b      	mov	fp, r3
 8002606:	3301      	adds	r3, #1
 8002608:	2704      	movs	r7, #4
 800260a:	2600      	movs	r6, #0
 800260c:	9302      	str	r3, [sp, #8]
 800260e:	e74c      	b.n	80024aa <__aeabi_dmul+0x4a>
 8002610:	2303      	movs	r3, #3
 8002612:	4681      	mov	r9, r0
 8002614:	270c      	movs	r7, #12
 8002616:	9302      	str	r3, [sp, #8]
 8002618:	e747      	b.n	80024aa <__aeabi_dmul+0x4a>
 800261a:	2280      	movs	r2, #128	; 0x80
 800261c:	2300      	movs	r3, #0
 800261e:	2500      	movs	r5, #0
 8002620:	0312      	lsls	r2, r2, #12
 8002622:	4699      	mov	r9, r3
 8002624:	4c05      	ldr	r4, [pc, #20]	; (800263c <__aeabi_dmul+0x1dc>)
 8002626:	e782      	b.n	800252e <__aeabi_dmul+0xce>
 8002628:	465c      	mov	r4, fp
 800262a:	464b      	mov	r3, r9
 800262c:	9802      	ldr	r0, [sp, #8]
 800262e:	e76f      	b.n	8002510 <__aeabi_dmul+0xb0>
 8002630:	465c      	mov	r4, fp
 8002632:	464b      	mov	r3, r9
 8002634:	9501      	str	r5, [sp, #4]
 8002636:	9802      	ldr	r0, [sp, #8]
 8002638:	e76a      	b.n	8002510 <__aeabi_dmul+0xb0>
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	000007ff 	.word	0x000007ff
 8002640:	fffffc01 	.word	0xfffffc01
 8002644:	08010a60 	.word	0x08010a60
 8002648:	800fffff 	.word	0x800fffff
 800264c:	fffffc0d 	.word	0xfffffc0d
 8002650:	464a      	mov	r2, r9
 8002652:	4649      	mov	r1, r9
 8002654:	0c17      	lsrs	r7, r2, #16
 8002656:	0c1a      	lsrs	r2, r3, #16
 8002658:	041b      	lsls	r3, r3, #16
 800265a:	0c1b      	lsrs	r3, r3, #16
 800265c:	0408      	lsls	r0, r1, #16
 800265e:	0019      	movs	r1, r3
 8002660:	0c00      	lsrs	r0, r0, #16
 8002662:	4341      	muls	r1, r0
 8002664:	0015      	movs	r5, r2
 8002666:	4688      	mov	r8, r1
 8002668:	0019      	movs	r1, r3
 800266a:	437d      	muls	r5, r7
 800266c:	4379      	muls	r1, r7
 800266e:	9503      	str	r5, [sp, #12]
 8002670:	4689      	mov	r9, r1
 8002672:	0029      	movs	r1, r5
 8002674:	0015      	movs	r5, r2
 8002676:	4345      	muls	r5, r0
 8002678:	444d      	add	r5, r9
 800267a:	9502      	str	r5, [sp, #8]
 800267c:	4645      	mov	r5, r8
 800267e:	0c2d      	lsrs	r5, r5, #16
 8002680:	46aa      	mov	sl, r5
 8002682:	9d02      	ldr	r5, [sp, #8]
 8002684:	4455      	add	r5, sl
 8002686:	45a9      	cmp	r9, r5
 8002688:	d906      	bls.n	8002698 <__aeabi_dmul+0x238>
 800268a:	468a      	mov	sl, r1
 800268c:	2180      	movs	r1, #128	; 0x80
 800268e:	0249      	lsls	r1, r1, #9
 8002690:	4689      	mov	r9, r1
 8002692:	44ca      	add	sl, r9
 8002694:	4651      	mov	r1, sl
 8002696:	9103      	str	r1, [sp, #12]
 8002698:	0c29      	lsrs	r1, r5, #16
 800269a:	9104      	str	r1, [sp, #16]
 800269c:	4641      	mov	r1, r8
 800269e:	0409      	lsls	r1, r1, #16
 80026a0:	042d      	lsls	r5, r5, #16
 80026a2:	0c09      	lsrs	r1, r1, #16
 80026a4:	4688      	mov	r8, r1
 80026a6:	0029      	movs	r1, r5
 80026a8:	0c25      	lsrs	r5, r4, #16
 80026aa:	0424      	lsls	r4, r4, #16
 80026ac:	4441      	add	r1, r8
 80026ae:	0c24      	lsrs	r4, r4, #16
 80026b0:	9105      	str	r1, [sp, #20]
 80026b2:	0021      	movs	r1, r4
 80026b4:	4341      	muls	r1, r0
 80026b6:	4688      	mov	r8, r1
 80026b8:	0021      	movs	r1, r4
 80026ba:	4379      	muls	r1, r7
 80026bc:	468a      	mov	sl, r1
 80026be:	4368      	muls	r0, r5
 80026c0:	4641      	mov	r1, r8
 80026c2:	4450      	add	r0, sl
 80026c4:	4681      	mov	r9, r0
 80026c6:	0c08      	lsrs	r0, r1, #16
 80026c8:	4448      	add	r0, r9
 80026ca:	436f      	muls	r7, r5
 80026cc:	4582      	cmp	sl, r0
 80026ce:	d903      	bls.n	80026d8 <__aeabi_dmul+0x278>
 80026d0:	2180      	movs	r1, #128	; 0x80
 80026d2:	0249      	lsls	r1, r1, #9
 80026d4:	4689      	mov	r9, r1
 80026d6:	444f      	add	r7, r9
 80026d8:	0c01      	lsrs	r1, r0, #16
 80026da:	4689      	mov	r9, r1
 80026dc:	0039      	movs	r1, r7
 80026de:	4449      	add	r1, r9
 80026e0:	9102      	str	r1, [sp, #8]
 80026e2:	4641      	mov	r1, r8
 80026e4:	040f      	lsls	r7, r1, #16
 80026e6:	9904      	ldr	r1, [sp, #16]
 80026e8:	0c3f      	lsrs	r7, r7, #16
 80026ea:	4688      	mov	r8, r1
 80026ec:	0400      	lsls	r0, r0, #16
 80026ee:	19c0      	adds	r0, r0, r7
 80026f0:	4480      	add	r8, r0
 80026f2:	4641      	mov	r1, r8
 80026f4:	9104      	str	r1, [sp, #16]
 80026f6:	4659      	mov	r1, fp
 80026f8:	0c0f      	lsrs	r7, r1, #16
 80026fa:	0409      	lsls	r1, r1, #16
 80026fc:	0c09      	lsrs	r1, r1, #16
 80026fe:	4688      	mov	r8, r1
 8002700:	4359      	muls	r1, r3
 8002702:	468a      	mov	sl, r1
 8002704:	0039      	movs	r1, r7
 8002706:	4351      	muls	r1, r2
 8002708:	4689      	mov	r9, r1
 800270a:	4641      	mov	r1, r8
 800270c:	434a      	muls	r2, r1
 800270e:	4651      	mov	r1, sl
 8002710:	0c09      	lsrs	r1, r1, #16
 8002712:	468b      	mov	fp, r1
 8002714:	437b      	muls	r3, r7
 8002716:	18d2      	adds	r2, r2, r3
 8002718:	445a      	add	r2, fp
 800271a:	4293      	cmp	r3, r2
 800271c:	d903      	bls.n	8002726 <__aeabi_dmul+0x2c6>
 800271e:	2380      	movs	r3, #128	; 0x80
 8002720:	025b      	lsls	r3, r3, #9
 8002722:	469b      	mov	fp, r3
 8002724:	44d9      	add	r9, fp
 8002726:	4651      	mov	r1, sl
 8002728:	0409      	lsls	r1, r1, #16
 800272a:	0c09      	lsrs	r1, r1, #16
 800272c:	468a      	mov	sl, r1
 800272e:	4641      	mov	r1, r8
 8002730:	4361      	muls	r1, r4
 8002732:	437c      	muls	r4, r7
 8002734:	0c13      	lsrs	r3, r2, #16
 8002736:	0412      	lsls	r2, r2, #16
 8002738:	444b      	add	r3, r9
 800273a:	4452      	add	r2, sl
 800273c:	46a1      	mov	r9, r4
 800273e:	468a      	mov	sl, r1
 8002740:	003c      	movs	r4, r7
 8002742:	4641      	mov	r1, r8
 8002744:	436c      	muls	r4, r5
 8002746:	434d      	muls	r5, r1
 8002748:	4651      	mov	r1, sl
 800274a:	444d      	add	r5, r9
 800274c:	0c0f      	lsrs	r7, r1, #16
 800274e:	197d      	adds	r5, r7, r5
 8002750:	45a9      	cmp	r9, r5
 8002752:	d903      	bls.n	800275c <__aeabi_dmul+0x2fc>
 8002754:	2180      	movs	r1, #128	; 0x80
 8002756:	0249      	lsls	r1, r1, #9
 8002758:	4688      	mov	r8, r1
 800275a:	4444      	add	r4, r8
 800275c:	9f04      	ldr	r7, [sp, #16]
 800275e:	9903      	ldr	r1, [sp, #12]
 8002760:	46b8      	mov	r8, r7
 8002762:	4441      	add	r1, r8
 8002764:	468b      	mov	fp, r1
 8002766:	4583      	cmp	fp, r0
 8002768:	4180      	sbcs	r0, r0
 800276a:	4241      	negs	r1, r0
 800276c:	4688      	mov	r8, r1
 800276e:	4651      	mov	r1, sl
 8002770:	0408      	lsls	r0, r1, #16
 8002772:	042f      	lsls	r7, r5, #16
 8002774:	0c00      	lsrs	r0, r0, #16
 8002776:	183f      	adds	r7, r7, r0
 8002778:	4658      	mov	r0, fp
 800277a:	9902      	ldr	r1, [sp, #8]
 800277c:	1810      	adds	r0, r2, r0
 800277e:	4689      	mov	r9, r1
 8002780:	4290      	cmp	r0, r2
 8002782:	4192      	sbcs	r2, r2
 8002784:	444f      	add	r7, r9
 8002786:	46ba      	mov	sl, r7
 8002788:	4252      	negs	r2, r2
 800278a:	4699      	mov	r9, r3
 800278c:	4693      	mov	fp, r2
 800278e:	44c2      	add	sl, r8
 8002790:	44d1      	add	r9, sl
 8002792:	44cb      	add	fp, r9
 8002794:	428f      	cmp	r7, r1
 8002796:	41bf      	sbcs	r7, r7
 8002798:	45c2      	cmp	sl, r8
 800279a:	4189      	sbcs	r1, r1
 800279c:	4599      	cmp	r9, r3
 800279e:	419b      	sbcs	r3, r3
 80027a0:	4593      	cmp	fp, r2
 80027a2:	4192      	sbcs	r2, r2
 80027a4:	427f      	negs	r7, r7
 80027a6:	4249      	negs	r1, r1
 80027a8:	0c2d      	lsrs	r5, r5, #16
 80027aa:	4252      	negs	r2, r2
 80027ac:	430f      	orrs	r7, r1
 80027ae:	425b      	negs	r3, r3
 80027b0:	4313      	orrs	r3, r2
 80027b2:	197f      	adds	r7, r7, r5
 80027b4:	18ff      	adds	r7, r7, r3
 80027b6:	465b      	mov	r3, fp
 80027b8:	193c      	adds	r4, r7, r4
 80027ba:	0ddb      	lsrs	r3, r3, #23
 80027bc:	9a05      	ldr	r2, [sp, #20]
 80027be:	0264      	lsls	r4, r4, #9
 80027c0:	431c      	orrs	r4, r3
 80027c2:	0243      	lsls	r3, r0, #9
 80027c4:	4313      	orrs	r3, r2
 80027c6:	1e5d      	subs	r5, r3, #1
 80027c8:	41ab      	sbcs	r3, r5
 80027ca:	465a      	mov	r2, fp
 80027cc:	0dc0      	lsrs	r0, r0, #23
 80027ce:	4303      	orrs	r3, r0
 80027d0:	0252      	lsls	r2, r2, #9
 80027d2:	4313      	orrs	r3, r2
 80027d4:	01e2      	lsls	r2, r4, #7
 80027d6:	d556      	bpl.n	8002886 <__aeabi_dmul+0x426>
 80027d8:	2001      	movs	r0, #1
 80027da:	085a      	lsrs	r2, r3, #1
 80027dc:	4003      	ands	r3, r0
 80027de:	4313      	orrs	r3, r2
 80027e0:	07e2      	lsls	r2, r4, #31
 80027e2:	4313      	orrs	r3, r2
 80027e4:	0864      	lsrs	r4, r4, #1
 80027e6:	485a      	ldr	r0, [pc, #360]	; (8002950 <__aeabi_dmul+0x4f0>)
 80027e8:	4460      	add	r0, ip
 80027ea:	2800      	cmp	r0, #0
 80027ec:	dd4d      	ble.n	800288a <__aeabi_dmul+0x42a>
 80027ee:	075a      	lsls	r2, r3, #29
 80027f0:	d009      	beq.n	8002806 <__aeabi_dmul+0x3a6>
 80027f2:	220f      	movs	r2, #15
 80027f4:	401a      	ands	r2, r3
 80027f6:	2a04      	cmp	r2, #4
 80027f8:	d005      	beq.n	8002806 <__aeabi_dmul+0x3a6>
 80027fa:	1d1a      	adds	r2, r3, #4
 80027fc:	429a      	cmp	r2, r3
 80027fe:	419b      	sbcs	r3, r3
 8002800:	425b      	negs	r3, r3
 8002802:	18e4      	adds	r4, r4, r3
 8002804:	0013      	movs	r3, r2
 8002806:	01e2      	lsls	r2, r4, #7
 8002808:	d504      	bpl.n	8002814 <__aeabi_dmul+0x3b4>
 800280a:	2080      	movs	r0, #128	; 0x80
 800280c:	4a51      	ldr	r2, [pc, #324]	; (8002954 <__aeabi_dmul+0x4f4>)
 800280e:	00c0      	lsls	r0, r0, #3
 8002810:	4014      	ands	r4, r2
 8002812:	4460      	add	r0, ip
 8002814:	4a50      	ldr	r2, [pc, #320]	; (8002958 <__aeabi_dmul+0x4f8>)
 8002816:	4290      	cmp	r0, r2
 8002818:	dd00      	ble.n	800281c <__aeabi_dmul+0x3bc>
 800281a:	e6e3      	b.n	80025e4 <__aeabi_dmul+0x184>
 800281c:	2501      	movs	r5, #1
 800281e:	08db      	lsrs	r3, r3, #3
 8002820:	0762      	lsls	r2, r4, #29
 8002822:	431a      	orrs	r2, r3
 8002824:	0264      	lsls	r4, r4, #9
 8002826:	9b01      	ldr	r3, [sp, #4]
 8002828:	4691      	mov	r9, r2
 800282a:	0b22      	lsrs	r2, r4, #12
 800282c:	0544      	lsls	r4, r0, #21
 800282e:	0d64      	lsrs	r4, r4, #21
 8002830:	401d      	ands	r5, r3
 8002832:	e67c      	b.n	800252e <__aeabi_dmul+0xce>
 8002834:	2280      	movs	r2, #128	; 0x80
 8002836:	4659      	mov	r1, fp
 8002838:	0312      	lsls	r2, r2, #12
 800283a:	4211      	tst	r1, r2
 800283c:	d008      	beq.n	8002850 <__aeabi_dmul+0x3f0>
 800283e:	4214      	tst	r4, r2
 8002840:	d106      	bne.n	8002850 <__aeabi_dmul+0x3f0>
 8002842:	4322      	orrs	r2, r4
 8002844:	0312      	lsls	r2, r2, #12
 8002846:	0b12      	lsrs	r2, r2, #12
 8002848:	4645      	mov	r5, r8
 800284a:	4699      	mov	r9, r3
 800284c:	4c43      	ldr	r4, [pc, #268]	; (800295c <__aeabi_dmul+0x4fc>)
 800284e:	e66e      	b.n	800252e <__aeabi_dmul+0xce>
 8002850:	465b      	mov	r3, fp
 8002852:	431a      	orrs	r2, r3
 8002854:	0312      	lsls	r2, r2, #12
 8002856:	0b12      	lsrs	r2, r2, #12
 8002858:	4c40      	ldr	r4, [pc, #256]	; (800295c <__aeabi_dmul+0x4fc>)
 800285a:	e668      	b.n	800252e <__aeabi_dmul+0xce>
 800285c:	0003      	movs	r3, r0
 800285e:	4654      	mov	r4, sl
 8002860:	3b28      	subs	r3, #40	; 0x28
 8002862:	409c      	lsls	r4, r3
 8002864:	2300      	movs	r3, #0
 8002866:	e6b9      	b.n	80025dc <__aeabi_dmul+0x17c>
 8002868:	f000 fd3a 	bl	80032e0 <__clzsi2>
 800286c:	3020      	adds	r0, #32
 800286e:	e6a6      	b.n	80025be <__aeabi_dmul+0x15e>
 8002870:	0003      	movs	r3, r0
 8002872:	3b28      	subs	r3, #40	; 0x28
 8002874:	409f      	lsls	r7, r3
 8002876:	2300      	movs	r3, #0
 8002878:	46bb      	mov	fp, r7
 800287a:	4699      	mov	r9, r3
 800287c:	e68a      	b.n	8002594 <__aeabi_dmul+0x134>
 800287e:	f000 fd2f 	bl	80032e0 <__clzsi2>
 8002882:	3020      	adds	r0, #32
 8002884:	e674      	b.n	8002570 <__aeabi_dmul+0x110>
 8002886:	46b4      	mov	ip, r6
 8002888:	e7ad      	b.n	80027e6 <__aeabi_dmul+0x386>
 800288a:	2501      	movs	r5, #1
 800288c:	1a2a      	subs	r2, r5, r0
 800288e:	2a38      	cmp	r2, #56	; 0x38
 8002890:	dd06      	ble.n	80028a0 <__aeabi_dmul+0x440>
 8002892:	9b01      	ldr	r3, [sp, #4]
 8002894:	2400      	movs	r4, #0
 8002896:	401d      	ands	r5, r3
 8002898:	2300      	movs	r3, #0
 800289a:	2200      	movs	r2, #0
 800289c:	4699      	mov	r9, r3
 800289e:	e646      	b.n	800252e <__aeabi_dmul+0xce>
 80028a0:	2a1f      	cmp	r2, #31
 80028a2:	dc21      	bgt.n	80028e8 <__aeabi_dmul+0x488>
 80028a4:	2520      	movs	r5, #32
 80028a6:	0020      	movs	r0, r4
 80028a8:	1aad      	subs	r5, r5, r2
 80028aa:	001e      	movs	r6, r3
 80028ac:	40ab      	lsls	r3, r5
 80028ae:	40a8      	lsls	r0, r5
 80028b0:	40d6      	lsrs	r6, r2
 80028b2:	1e5d      	subs	r5, r3, #1
 80028b4:	41ab      	sbcs	r3, r5
 80028b6:	4330      	orrs	r0, r6
 80028b8:	4318      	orrs	r0, r3
 80028ba:	40d4      	lsrs	r4, r2
 80028bc:	0743      	lsls	r3, r0, #29
 80028be:	d009      	beq.n	80028d4 <__aeabi_dmul+0x474>
 80028c0:	230f      	movs	r3, #15
 80028c2:	4003      	ands	r3, r0
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d005      	beq.n	80028d4 <__aeabi_dmul+0x474>
 80028c8:	0003      	movs	r3, r0
 80028ca:	1d18      	adds	r0, r3, #4
 80028cc:	4298      	cmp	r0, r3
 80028ce:	419b      	sbcs	r3, r3
 80028d0:	425b      	negs	r3, r3
 80028d2:	18e4      	adds	r4, r4, r3
 80028d4:	0223      	lsls	r3, r4, #8
 80028d6:	d521      	bpl.n	800291c <__aeabi_dmul+0x4bc>
 80028d8:	2501      	movs	r5, #1
 80028da:	9b01      	ldr	r3, [sp, #4]
 80028dc:	2401      	movs	r4, #1
 80028de:	401d      	ands	r5, r3
 80028e0:	2300      	movs	r3, #0
 80028e2:	2200      	movs	r2, #0
 80028e4:	4699      	mov	r9, r3
 80028e6:	e622      	b.n	800252e <__aeabi_dmul+0xce>
 80028e8:	251f      	movs	r5, #31
 80028ea:	0021      	movs	r1, r4
 80028ec:	426d      	negs	r5, r5
 80028ee:	1a28      	subs	r0, r5, r0
 80028f0:	40c1      	lsrs	r1, r0
 80028f2:	0008      	movs	r0, r1
 80028f4:	2a20      	cmp	r2, #32
 80028f6:	d01d      	beq.n	8002934 <__aeabi_dmul+0x4d4>
 80028f8:	355f      	adds	r5, #95	; 0x5f
 80028fa:	1aaa      	subs	r2, r5, r2
 80028fc:	4094      	lsls	r4, r2
 80028fe:	4323      	orrs	r3, r4
 8002900:	1e5c      	subs	r4, r3, #1
 8002902:	41a3      	sbcs	r3, r4
 8002904:	2507      	movs	r5, #7
 8002906:	4303      	orrs	r3, r0
 8002908:	401d      	ands	r5, r3
 800290a:	2200      	movs	r2, #0
 800290c:	2d00      	cmp	r5, #0
 800290e:	d009      	beq.n	8002924 <__aeabi_dmul+0x4c4>
 8002910:	220f      	movs	r2, #15
 8002912:	2400      	movs	r4, #0
 8002914:	401a      	ands	r2, r3
 8002916:	0018      	movs	r0, r3
 8002918:	2a04      	cmp	r2, #4
 800291a:	d1d6      	bne.n	80028ca <__aeabi_dmul+0x46a>
 800291c:	0003      	movs	r3, r0
 800291e:	0765      	lsls	r5, r4, #29
 8002920:	0264      	lsls	r4, r4, #9
 8002922:	0b22      	lsrs	r2, r4, #12
 8002924:	08db      	lsrs	r3, r3, #3
 8002926:	432b      	orrs	r3, r5
 8002928:	2501      	movs	r5, #1
 800292a:	4699      	mov	r9, r3
 800292c:	9b01      	ldr	r3, [sp, #4]
 800292e:	2400      	movs	r4, #0
 8002930:	401d      	ands	r5, r3
 8002932:	e5fc      	b.n	800252e <__aeabi_dmul+0xce>
 8002934:	2400      	movs	r4, #0
 8002936:	e7e2      	b.n	80028fe <__aeabi_dmul+0x49e>
 8002938:	2280      	movs	r2, #128	; 0x80
 800293a:	2501      	movs	r5, #1
 800293c:	0312      	lsls	r2, r2, #12
 800293e:	4322      	orrs	r2, r4
 8002940:	9901      	ldr	r1, [sp, #4]
 8002942:	0312      	lsls	r2, r2, #12
 8002944:	0b12      	lsrs	r2, r2, #12
 8002946:	400d      	ands	r5, r1
 8002948:	4699      	mov	r9, r3
 800294a:	4c04      	ldr	r4, [pc, #16]	; (800295c <__aeabi_dmul+0x4fc>)
 800294c:	e5ef      	b.n	800252e <__aeabi_dmul+0xce>
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	000003ff 	.word	0x000003ff
 8002954:	feffffff 	.word	0xfeffffff
 8002958:	000007fe 	.word	0x000007fe
 800295c:	000007ff 	.word	0x000007ff

08002960 <__aeabi_dsub>:
 8002960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002962:	4646      	mov	r6, r8
 8002964:	46d6      	mov	lr, sl
 8002966:	464f      	mov	r7, r9
 8002968:	030c      	lsls	r4, r1, #12
 800296a:	b5c0      	push	{r6, r7, lr}
 800296c:	0fcd      	lsrs	r5, r1, #31
 800296e:	004e      	lsls	r6, r1, #1
 8002970:	0a61      	lsrs	r1, r4, #9
 8002972:	0f44      	lsrs	r4, r0, #29
 8002974:	430c      	orrs	r4, r1
 8002976:	00c1      	lsls	r1, r0, #3
 8002978:	0058      	lsls	r0, r3, #1
 800297a:	0d40      	lsrs	r0, r0, #21
 800297c:	4684      	mov	ip, r0
 800297e:	468a      	mov	sl, r1
 8002980:	000f      	movs	r7, r1
 8002982:	0319      	lsls	r1, r3, #12
 8002984:	0f50      	lsrs	r0, r2, #29
 8002986:	0a49      	lsrs	r1, r1, #9
 8002988:	4301      	orrs	r1, r0
 800298a:	48c6      	ldr	r0, [pc, #792]	; (8002ca4 <__aeabi_dsub+0x344>)
 800298c:	0d76      	lsrs	r6, r6, #21
 800298e:	46a8      	mov	r8, r5
 8002990:	0fdb      	lsrs	r3, r3, #31
 8002992:	00d2      	lsls	r2, r2, #3
 8002994:	4584      	cmp	ip, r0
 8002996:	d100      	bne.n	800299a <__aeabi_dsub+0x3a>
 8002998:	e0d8      	b.n	8002b4c <__aeabi_dsub+0x1ec>
 800299a:	2001      	movs	r0, #1
 800299c:	4043      	eors	r3, r0
 800299e:	42ab      	cmp	r3, r5
 80029a0:	d100      	bne.n	80029a4 <__aeabi_dsub+0x44>
 80029a2:	e0a6      	b.n	8002af2 <__aeabi_dsub+0x192>
 80029a4:	4660      	mov	r0, ip
 80029a6:	1a35      	subs	r5, r6, r0
 80029a8:	2d00      	cmp	r5, #0
 80029aa:	dc00      	bgt.n	80029ae <__aeabi_dsub+0x4e>
 80029ac:	e105      	b.n	8002bba <__aeabi_dsub+0x25a>
 80029ae:	2800      	cmp	r0, #0
 80029b0:	d110      	bne.n	80029d4 <__aeabi_dsub+0x74>
 80029b2:	000b      	movs	r3, r1
 80029b4:	4313      	orrs	r3, r2
 80029b6:	d100      	bne.n	80029ba <__aeabi_dsub+0x5a>
 80029b8:	e0d7      	b.n	8002b6a <__aeabi_dsub+0x20a>
 80029ba:	1e6b      	subs	r3, r5, #1
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d000      	beq.n	80029c2 <__aeabi_dsub+0x62>
 80029c0:	e14b      	b.n	8002c5a <__aeabi_dsub+0x2fa>
 80029c2:	4653      	mov	r3, sl
 80029c4:	1a9f      	subs	r7, r3, r2
 80029c6:	45ba      	cmp	sl, r7
 80029c8:	4180      	sbcs	r0, r0
 80029ca:	1a64      	subs	r4, r4, r1
 80029cc:	4240      	negs	r0, r0
 80029ce:	1a24      	subs	r4, r4, r0
 80029d0:	2601      	movs	r6, #1
 80029d2:	e01e      	b.n	8002a12 <__aeabi_dsub+0xb2>
 80029d4:	4bb3      	ldr	r3, [pc, #716]	; (8002ca4 <__aeabi_dsub+0x344>)
 80029d6:	429e      	cmp	r6, r3
 80029d8:	d048      	beq.n	8002a6c <__aeabi_dsub+0x10c>
 80029da:	2380      	movs	r3, #128	; 0x80
 80029dc:	041b      	lsls	r3, r3, #16
 80029de:	4319      	orrs	r1, r3
 80029e0:	2d38      	cmp	r5, #56	; 0x38
 80029e2:	dd00      	ble.n	80029e6 <__aeabi_dsub+0x86>
 80029e4:	e119      	b.n	8002c1a <__aeabi_dsub+0x2ba>
 80029e6:	2d1f      	cmp	r5, #31
 80029e8:	dd00      	ble.n	80029ec <__aeabi_dsub+0x8c>
 80029ea:	e14c      	b.n	8002c86 <__aeabi_dsub+0x326>
 80029ec:	2320      	movs	r3, #32
 80029ee:	000f      	movs	r7, r1
 80029f0:	1b5b      	subs	r3, r3, r5
 80029f2:	0010      	movs	r0, r2
 80029f4:	409a      	lsls	r2, r3
 80029f6:	409f      	lsls	r7, r3
 80029f8:	40e8      	lsrs	r0, r5
 80029fa:	1e53      	subs	r3, r2, #1
 80029fc:	419a      	sbcs	r2, r3
 80029fe:	40e9      	lsrs	r1, r5
 8002a00:	4307      	orrs	r7, r0
 8002a02:	4317      	orrs	r7, r2
 8002a04:	4653      	mov	r3, sl
 8002a06:	1bdf      	subs	r7, r3, r7
 8002a08:	1a61      	subs	r1, r4, r1
 8002a0a:	45ba      	cmp	sl, r7
 8002a0c:	41a4      	sbcs	r4, r4
 8002a0e:	4264      	negs	r4, r4
 8002a10:	1b0c      	subs	r4, r1, r4
 8002a12:	0223      	lsls	r3, r4, #8
 8002a14:	d400      	bmi.n	8002a18 <__aeabi_dsub+0xb8>
 8002a16:	e0c5      	b.n	8002ba4 <__aeabi_dsub+0x244>
 8002a18:	0264      	lsls	r4, r4, #9
 8002a1a:	0a65      	lsrs	r5, r4, #9
 8002a1c:	2d00      	cmp	r5, #0
 8002a1e:	d100      	bne.n	8002a22 <__aeabi_dsub+0xc2>
 8002a20:	e0f6      	b.n	8002c10 <__aeabi_dsub+0x2b0>
 8002a22:	0028      	movs	r0, r5
 8002a24:	f000 fc5c 	bl	80032e0 <__clzsi2>
 8002a28:	0003      	movs	r3, r0
 8002a2a:	3b08      	subs	r3, #8
 8002a2c:	2b1f      	cmp	r3, #31
 8002a2e:	dd00      	ble.n	8002a32 <__aeabi_dsub+0xd2>
 8002a30:	e0e9      	b.n	8002c06 <__aeabi_dsub+0x2a6>
 8002a32:	2220      	movs	r2, #32
 8002a34:	003c      	movs	r4, r7
 8002a36:	1ad2      	subs	r2, r2, r3
 8002a38:	409d      	lsls	r5, r3
 8002a3a:	40d4      	lsrs	r4, r2
 8002a3c:	409f      	lsls	r7, r3
 8002a3e:	4325      	orrs	r5, r4
 8002a40:	429e      	cmp	r6, r3
 8002a42:	dd00      	ble.n	8002a46 <__aeabi_dsub+0xe6>
 8002a44:	e0db      	b.n	8002bfe <__aeabi_dsub+0x29e>
 8002a46:	1b9e      	subs	r6, r3, r6
 8002a48:	1c73      	adds	r3, r6, #1
 8002a4a:	2b1f      	cmp	r3, #31
 8002a4c:	dd00      	ble.n	8002a50 <__aeabi_dsub+0xf0>
 8002a4e:	e10a      	b.n	8002c66 <__aeabi_dsub+0x306>
 8002a50:	2220      	movs	r2, #32
 8002a52:	0038      	movs	r0, r7
 8002a54:	1ad2      	subs	r2, r2, r3
 8002a56:	0029      	movs	r1, r5
 8002a58:	4097      	lsls	r7, r2
 8002a5a:	002c      	movs	r4, r5
 8002a5c:	4091      	lsls	r1, r2
 8002a5e:	40d8      	lsrs	r0, r3
 8002a60:	1e7a      	subs	r2, r7, #1
 8002a62:	4197      	sbcs	r7, r2
 8002a64:	40dc      	lsrs	r4, r3
 8002a66:	2600      	movs	r6, #0
 8002a68:	4301      	orrs	r1, r0
 8002a6a:	430f      	orrs	r7, r1
 8002a6c:	077b      	lsls	r3, r7, #29
 8002a6e:	d009      	beq.n	8002a84 <__aeabi_dsub+0x124>
 8002a70:	230f      	movs	r3, #15
 8002a72:	403b      	ands	r3, r7
 8002a74:	2b04      	cmp	r3, #4
 8002a76:	d005      	beq.n	8002a84 <__aeabi_dsub+0x124>
 8002a78:	1d3b      	adds	r3, r7, #4
 8002a7a:	42bb      	cmp	r3, r7
 8002a7c:	41bf      	sbcs	r7, r7
 8002a7e:	427f      	negs	r7, r7
 8002a80:	19e4      	adds	r4, r4, r7
 8002a82:	001f      	movs	r7, r3
 8002a84:	0223      	lsls	r3, r4, #8
 8002a86:	d525      	bpl.n	8002ad4 <__aeabi_dsub+0x174>
 8002a88:	4b86      	ldr	r3, [pc, #536]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002a8a:	3601      	adds	r6, #1
 8002a8c:	429e      	cmp	r6, r3
 8002a8e:	d100      	bne.n	8002a92 <__aeabi_dsub+0x132>
 8002a90:	e0af      	b.n	8002bf2 <__aeabi_dsub+0x292>
 8002a92:	4b85      	ldr	r3, [pc, #532]	; (8002ca8 <__aeabi_dsub+0x348>)
 8002a94:	2501      	movs	r5, #1
 8002a96:	401c      	ands	r4, r3
 8002a98:	4643      	mov	r3, r8
 8002a9a:	0762      	lsls	r2, r4, #29
 8002a9c:	08ff      	lsrs	r7, r7, #3
 8002a9e:	0264      	lsls	r4, r4, #9
 8002aa0:	0576      	lsls	r6, r6, #21
 8002aa2:	4317      	orrs	r7, r2
 8002aa4:	0b24      	lsrs	r4, r4, #12
 8002aa6:	0d76      	lsrs	r6, r6, #21
 8002aa8:	401d      	ands	r5, r3
 8002aaa:	2100      	movs	r1, #0
 8002aac:	0324      	lsls	r4, r4, #12
 8002aae:	0b23      	lsrs	r3, r4, #12
 8002ab0:	0d0c      	lsrs	r4, r1, #20
 8002ab2:	4a7e      	ldr	r2, [pc, #504]	; (8002cac <__aeabi_dsub+0x34c>)
 8002ab4:	0524      	lsls	r4, r4, #20
 8002ab6:	431c      	orrs	r4, r3
 8002ab8:	4014      	ands	r4, r2
 8002aba:	0533      	lsls	r3, r6, #20
 8002abc:	4323      	orrs	r3, r4
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	07ed      	lsls	r5, r5, #31
 8002ac2:	085b      	lsrs	r3, r3, #1
 8002ac4:	432b      	orrs	r3, r5
 8002ac6:	0038      	movs	r0, r7
 8002ac8:	0019      	movs	r1, r3
 8002aca:	bc1c      	pop	{r2, r3, r4}
 8002acc:	4690      	mov	r8, r2
 8002ace:	4699      	mov	r9, r3
 8002ad0:	46a2      	mov	sl, r4
 8002ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ad4:	2501      	movs	r5, #1
 8002ad6:	4643      	mov	r3, r8
 8002ad8:	0762      	lsls	r2, r4, #29
 8002ada:	08ff      	lsrs	r7, r7, #3
 8002adc:	4317      	orrs	r7, r2
 8002ade:	08e4      	lsrs	r4, r4, #3
 8002ae0:	401d      	ands	r5, r3
 8002ae2:	4b70      	ldr	r3, [pc, #448]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002ae4:	429e      	cmp	r6, r3
 8002ae6:	d036      	beq.n	8002b56 <__aeabi_dsub+0x1f6>
 8002ae8:	0324      	lsls	r4, r4, #12
 8002aea:	0576      	lsls	r6, r6, #21
 8002aec:	0b24      	lsrs	r4, r4, #12
 8002aee:	0d76      	lsrs	r6, r6, #21
 8002af0:	e7db      	b.n	8002aaa <__aeabi_dsub+0x14a>
 8002af2:	4663      	mov	r3, ip
 8002af4:	1af3      	subs	r3, r6, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	dc00      	bgt.n	8002afc <__aeabi_dsub+0x19c>
 8002afa:	e094      	b.n	8002c26 <__aeabi_dsub+0x2c6>
 8002afc:	4660      	mov	r0, ip
 8002afe:	2800      	cmp	r0, #0
 8002b00:	d035      	beq.n	8002b6e <__aeabi_dsub+0x20e>
 8002b02:	4868      	ldr	r0, [pc, #416]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002b04:	4286      	cmp	r6, r0
 8002b06:	d0b1      	beq.n	8002a6c <__aeabi_dsub+0x10c>
 8002b08:	2780      	movs	r7, #128	; 0x80
 8002b0a:	043f      	lsls	r7, r7, #16
 8002b0c:	4339      	orrs	r1, r7
 8002b0e:	2b38      	cmp	r3, #56	; 0x38
 8002b10:	dc00      	bgt.n	8002b14 <__aeabi_dsub+0x1b4>
 8002b12:	e0fd      	b.n	8002d10 <__aeabi_dsub+0x3b0>
 8002b14:	430a      	orrs	r2, r1
 8002b16:	0017      	movs	r7, r2
 8002b18:	2100      	movs	r1, #0
 8002b1a:	1e7a      	subs	r2, r7, #1
 8002b1c:	4197      	sbcs	r7, r2
 8002b1e:	4457      	add	r7, sl
 8002b20:	4557      	cmp	r7, sl
 8002b22:	4180      	sbcs	r0, r0
 8002b24:	1909      	adds	r1, r1, r4
 8002b26:	4244      	negs	r4, r0
 8002b28:	190c      	adds	r4, r1, r4
 8002b2a:	0223      	lsls	r3, r4, #8
 8002b2c:	d53a      	bpl.n	8002ba4 <__aeabi_dsub+0x244>
 8002b2e:	4b5d      	ldr	r3, [pc, #372]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002b30:	3601      	adds	r6, #1
 8002b32:	429e      	cmp	r6, r3
 8002b34:	d100      	bne.n	8002b38 <__aeabi_dsub+0x1d8>
 8002b36:	e14b      	b.n	8002dd0 <__aeabi_dsub+0x470>
 8002b38:	2201      	movs	r2, #1
 8002b3a:	4b5b      	ldr	r3, [pc, #364]	; (8002ca8 <__aeabi_dsub+0x348>)
 8002b3c:	401c      	ands	r4, r3
 8002b3e:	087b      	lsrs	r3, r7, #1
 8002b40:	4017      	ands	r7, r2
 8002b42:	431f      	orrs	r7, r3
 8002b44:	07e2      	lsls	r2, r4, #31
 8002b46:	4317      	orrs	r7, r2
 8002b48:	0864      	lsrs	r4, r4, #1
 8002b4a:	e78f      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002b4c:	0008      	movs	r0, r1
 8002b4e:	4310      	orrs	r0, r2
 8002b50:	d000      	beq.n	8002b54 <__aeabi_dsub+0x1f4>
 8002b52:	e724      	b.n	800299e <__aeabi_dsub+0x3e>
 8002b54:	e721      	b.n	800299a <__aeabi_dsub+0x3a>
 8002b56:	0023      	movs	r3, r4
 8002b58:	433b      	orrs	r3, r7
 8002b5a:	d100      	bne.n	8002b5e <__aeabi_dsub+0x1fe>
 8002b5c:	e1b9      	b.n	8002ed2 <__aeabi_dsub+0x572>
 8002b5e:	2280      	movs	r2, #128	; 0x80
 8002b60:	0312      	lsls	r2, r2, #12
 8002b62:	4314      	orrs	r4, r2
 8002b64:	0324      	lsls	r4, r4, #12
 8002b66:	0b24      	lsrs	r4, r4, #12
 8002b68:	e79f      	b.n	8002aaa <__aeabi_dsub+0x14a>
 8002b6a:	002e      	movs	r6, r5
 8002b6c:	e77e      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002b6e:	0008      	movs	r0, r1
 8002b70:	4310      	orrs	r0, r2
 8002b72:	d100      	bne.n	8002b76 <__aeabi_dsub+0x216>
 8002b74:	e0ca      	b.n	8002d0c <__aeabi_dsub+0x3ac>
 8002b76:	1e58      	subs	r0, r3, #1
 8002b78:	4684      	mov	ip, r0
 8002b7a:	2800      	cmp	r0, #0
 8002b7c:	d000      	beq.n	8002b80 <__aeabi_dsub+0x220>
 8002b7e:	e0e7      	b.n	8002d50 <__aeabi_dsub+0x3f0>
 8002b80:	4452      	add	r2, sl
 8002b82:	4552      	cmp	r2, sl
 8002b84:	4180      	sbcs	r0, r0
 8002b86:	1864      	adds	r4, r4, r1
 8002b88:	4240      	negs	r0, r0
 8002b8a:	1824      	adds	r4, r4, r0
 8002b8c:	0017      	movs	r7, r2
 8002b8e:	2601      	movs	r6, #1
 8002b90:	0223      	lsls	r3, r4, #8
 8002b92:	d507      	bpl.n	8002ba4 <__aeabi_dsub+0x244>
 8002b94:	2602      	movs	r6, #2
 8002b96:	e7cf      	b.n	8002b38 <__aeabi_dsub+0x1d8>
 8002b98:	4664      	mov	r4, ip
 8002b9a:	432c      	orrs	r4, r5
 8002b9c:	d100      	bne.n	8002ba0 <__aeabi_dsub+0x240>
 8002b9e:	e1b3      	b.n	8002f08 <__aeabi_dsub+0x5a8>
 8002ba0:	002c      	movs	r4, r5
 8002ba2:	4667      	mov	r7, ip
 8002ba4:	077b      	lsls	r3, r7, #29
 8002ba6:	d000      	beq.n	8002baa <__aeabi_dsub+0x24a>
 8002ba8:	e762      	b.n	8002a70 <__aeabi_dsub+0x110>
 8002baa:	0763      	lsls	r3, r4, #29
 8002bac:	08ff      	lsrs	r7, r7, #3
 8002bae:	431f      	orrs	r7, r3
 8002bb0:	2501      	movs	r5, #1
 8002bb2:	4643      	mov	r3, r8
 8002bb4:	08e4      	lsrs	r4, r4, #3
 8002bb6:	401d      	ands	r5, r3
 8002bb8:	e793      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002bba:	2d00      	cmp	r5, #0
 8002bbc:	d178      	bne.n	8002cb0 <__aeabi_dsub+0x350>
 8002bbe:	1c75      	adds	r5, r6, #1
 8002bc0:	056d      	lsls	r5, r5, #21
 8002bc2:	0d6d      	lsrs	r5, r5, #21
 8002bc4:	2d01      	cmp	r5, #1
 8002bc6:	dc00      	bgt.n	8002bca <__aeabi_dsub+0x26a>
 8002bc8:	e0f2      	b.n	8002db0 <__aeabi_dsub+0x450>
 8002bca:	4650      	mov	r0, sl
 8002bcc:	1a80      	subs	r0, r0, r2
 8002bce:	4582      	cmp	sl, r0
 8002bd0:	41bf      	sbcs	r7, r7
 8002bd2:	1a65      	subs	r5, r4, r1
 8002bd4:	427f      	negs	r7, r7
 8002bd6:	1bed      	subs	r5, r5, r7
 8002bd8:	4684      	mov	ip, r0
 8002bda:	0228      	lsls	r0, r5, #8
 8002bdc:	d400      	bmi.n	8002be0 <__aeabi_dsub+0x280>
 8002bde:	e08c      	b.n	8002cfa <__aeabi_dsub+0x39a>
 8002be0:	4650      	mov	r0, sl
 8002be2:	1a17      	subs	r7, r2, r0
 8002be4:	42ba      	cmp	r2, r7
 8002be6:	4192      	sbcs	r2, r2
 8002be8:	1b0c      	subs	r4, r1, r4
 8002bea:	4255      	negs	r5, r2
 8002bec:	1b65      	subs	r5, r4, r5
 8002bee:	4698      	mov	r8, r3
 8002bf0:	e714      	b.n	8002a1c <__aeabi_dsub+0xbc>
 8002bf2:	2501      	movs	r5, #1
 8002bf4:	4643      	mov	r3, r8
 8002bf6:	2400      	movs	r4, #0
 8002bf8:	401d      	ands	r5, r3
 8002bfa:	2700      	movs	r7, #0
 8002bfc:	e755      	b.n	8002aaa <__aeabi_dsub+0x14a>
 8002bfe:	4c2a      	ldr	r4, [pc, #168]	; (8002ca8 <__aeabi_dsub+0x348>)
 8002c00:	1af6      	subs	r6, r6, r3
 8002c02:	402c      	ands	r4, r5
 8002c04:	e732      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002c06:	003d      	movs	r5, r7
 8002c08:	3828      	subs	r0, #40	; 0x28
 8002c0a:	4085      	lsls	r5, r0
 8002c0c:	2700      	movs	r7, #0
 8002c0e:	e717      	b.n	8002a40 <__aeabi_dsub+0xe0>
 8002c10:	0038      	movs	r0, r7
 8002c12:	f000 fb65 	bl	80032e0 <__clzsi2>
 8002c16:	3020      	adds	r0, #32
 8002c18:	e706      	b.n	8002a28 <__aeabi_dsub+0xc8>
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	0017      	movs	r7, r2
 8002c1e:	2100      	movs	r1, #0
 8002c20:	1e7a      	subs	r2, r7, #1
 8002c22:	4197      	sbcs	r7, r2
 8002c24:	e6ee      	b.n	8002a04 <__aeabi_dsub+0xa4>
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d000      	beq.n	8002c2c <__aeabi_dsub+0x2cc>
 8002c2a:	e0e5      	b.n	8002df8 <__aeabi_dsub+0x498>
 8002c2c:	1c73      	adds	r3, r6, #1
 8002c2e:	469c      	mov	ip, r3
 8002c30:	055b      	lsls	r3, r3, #21
 8002c32:	0d5b      	lsrs	r3, r3, #21
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	dc00      	bgt.n	8002c3a <__aeabi_dsub+0x2da>
 8002c38:	e09f      	b.n	8002d7a <__aeabi_dsub+0x41a>
 8002c3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002c3c:	459c      	cmp	ip, r3
 8002c3e:	d100      	bne.n	8002c42 <__aeabi_dsub+0x2e2>
 8002c40:	e0c5      	b.n	8002dce <__aeabi_dsub+0x46e>
 8002c42:	4452      	add	r2, sl
 8002c44:	4552      	cmp	r2, sl
 8002c46:	4180      	sbcs	r0, r0
 8002c48:	1864      	adds	r4, r4, r1
 8002c4a:	4240      	negs	r0, r0
 8002c4c:	1824      	adds	r4, r4, r0
 8002c4e:	07e7      	lsls	r7, r4, #31
 8002c50:	0852      	lsrs	r2, r2, #1
 8002c52:	4317      	orrs	r7, r2
 8002c54:	0864      	lsrs	r4, r4, #1
 8002c56:	4666      	mov	r6, ip
 8002c58:	e708      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002c5a:	4812      	ldr	r0, [pc, #72]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002c5c:	4285      	cmp	r5, r0
 8002c5e:	d100      	bne.n	8002c62 <__aeabi_dsub+0x302>
 8002c60:	e085      	b.n	8002d6e <__aeabi_dsub+0x40e>
 8002c62:	001d      	movs	r5, r3
 8002c64:	e6bc      	b.n	80029e0 <__aeabi_dsub+0x80>
 8002c66:	0029      	movs	r1, r5
 8002c68:	3e1f      	subs	r6, #31
 8002c6a:	40f1      	lsrs	r1, r6
 8002c6c:	2b20      	cmp	r3, #32
 8002c6e:	d100      	bne.n	8002c72 <__aeabi_dsub+0x312>
 8002c70:	e07f      	b.n	8002d72 <__aeabi_dsub+0x412>
 8002c72:	2240      	movs	r2, #64	; 0x40
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	409d      	lsls	r5, r3
 8002c78:	432f      	orrs	r7, r5
 8002c7a:	1e7d      	subs	r5, r7, #1
 8002c7c:	41af      	sbcs	r7, r5
 8002c7e:	2400      	movs	r4, #0
 8002c80:	430f      	orrs	r7, r1
 8002c82:	2600      	movs	r6, #0
 8002c84:	e78e      	b.n	8002ba4 <__aeabi_dsub+0x244>
 8002c86:	002b      	movs	r3, r5
 8002c88:	000f      	movs	r7, r1
 8002c8a:	3b20      	subs	r3, #32
 8002c8c:	40df      	lsrs	r7, r3
 8002c8e:	2d20      	cmp	r5, #32
 8002c90:	d071      	beq.n	8002d76 <__aeabi_dsub+0x416>
 8002c92:	2340      	movs	r3, #64	; 0x40
 8002c94:	1b5d      	subs	r5, r3, r5
 8002c96:	40a9      	lsls	r1, r5
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	1e51      	subs	r1, r2, #1
 8002c9c:	418a      	sbcs	r2, r1
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	4317      	orrs	r7, r2
 8002ca2:	e6af      	b.n	8002a04 <__aeabi_dsub+0xa4>
 8002ca4:	000007ff 	.word	0x000007ff
 8002ca8:	ff7fffff 	.word	0xff7fffff
 8002cac:	800fffff 	.word	0x800fffff
 8002cb0:	2e00      	cmp	r6, #0
 8002cb2:	d03e      	beq.n	8002d32 <__aeabi_dsub+0x3d2>
 8002cb4:	4eb3      	ldr	r6, [pc, #716]	; (8002f84 <__aeabi_dsub+0x624>)
 8002cb6:	45b4      	cmp	ip, r6
 8002cb8:	d045      	beq.n	8002d46 <__aeabi_dsub+0x3e6>
 8002cba:	2680      	movs	r6, #128	; 0x80
 8002cbc:	0436      	lsls	r6, r6, #16
 8002cbe:	426d      	negs	r5, r5
 8002cc0:	4334      	orrs	r4, r6
 8002cc2:	2d38      	cmp	r5, #56	; 0x38
 8002cc4:	dd00      	ble.n	8002cc8 <__aeabi_dsub+0x368>
 8002cc6:	e0a8      	b.n	8002e1a <__aeabi_dsub+0x4ba>
 8002cc8:	2d1f      	cmp	r5, #31
 8002cca:	dd00      	ble.n	8002cce <__aeabi_dsub+0x36e>
 8002ccc:	e11f      	b.n	8002f0e <__aeabi_dsub+0x5ae>
 8002cce:	2620      	movs	r6, #32
 8002cd0:	0027      	movs	r7, r4
 8002cd2:	4650      	mov	r0, sl
 8002cd4:	1b76      	subs	r6, r6, r5
 8002cd6:	40b7      	lsls	r7, r6
 8002cd8:	40e8      	lsrs	r0, r5
 8002cda:	4307      	orrs	r7, r0
 8002cdc:	4650      	mov	r0, sl
 8002cde:	40b0      	lsls	r0, r6
 8002ce0:	1e46      	subs	r6, r0, #1
 8002ce2:	41b0      	sbcs	r0, r6
 8002ce4:	40ec      	lsrs	r4, r5
 8002ce6:	4338      	orrs	r0, r7
 8002ce8:	1a17      	subs	r7, r2, r0
 8002cea:	42ba      	cmp	r2, r7
 8002cec:	4192      	sbcs	r2, r2
 8002cee:	1b0c      	subs	r4, r1, r4
 8002cf0:	4252      	negs	r2, r2
 8002cf2:	1aa4      	subs	r4, r4, r2
 8002cf4:	4666      	mov	r6, ip
 8002cf6:	4698      	mov	r8, r3
 8002cf8:	e68b      	b.n	8002a12 <__aeabi_dsub+0xb2>
 8002cfa:	4664      	mov	r4, ip
 8002cfc:	4667      	mov	r7, ip
 8002cfe:	432c      	orrs	r4, r5
 8002d00:	d000      	beq.n	8002d04 <__aeabi_dsub+0x3a4>
 8002d02:	e68b      	b.n	8002a1c <__aeabi_dsub+0xbc>
 8002d04:	2500      	movs	r5, #0
 8002d06:	2600      	movs	r6, #0
 8002d08:	2700      	movs	r7, #0
 8002d0a:	e6ea      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002d0c:	001e      	movs	r6, r3
 8002d0e:	e6ad      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002d10:	2b1f      	cmp	r3, #31
 8002d12:	dc60      	bgt.n	8002dd6 <__aeabi_dsub+0x476>
 8002d14:	2720      	movs	r7, #32
 8002d16:	1af8      	subs	r0, r7, r3
 8002d18:	000f      	movs	r7, r1
 8002d1a:	4684      	mov	ip, r0
 8002d1c:	4087      	lsls	r7, r0
 8002d1e:	0010      	movs	r0, r2
 8002d20:	40d8      	lsrs	r0, r3
 8002d22:	4307      	orrs	r7, r0
 8002d24:	4660      	mov	r0, ip
 8002d26:	4082      	lsls	r2, r0
 8002d28:	1e50      	subs	r0, r2, #1
 8002d2a:	4182      	sbcs	r2, r0
 8002d2c:	40d9      	lsrs	r1, r3
 8002d2e:	4317      	orrs	r7, r2
 8002d30:	e6f5      	b.n	8002b1e <__aeabi_dsub+0x1be>
 8002d32:	0026      	movs	r6, r4
 8002d34:	4650      	mov	r0, sl
 8002d36:	4306      	orrs	r6, r0
 8002d38:	d005      	beq.n	8002d46 <__aeabi_dsub+0x3e6>
 8002d3a:	43ed      	mvns	r5, r5
 8002d3c:	2d00      	cmp	r5, #0
 8002d3e:	d0d3      	beq.n	8002ce8 <__aeabi_dsub+0x388>
 8002d40:	4e90      	ldr	r6, [pc, #576]	; (8002f84 <__aeabi_dsub+0x624>)
 8002d42:	45b4      	cmp	ip, r6
 8002d44:	d1bd      	bne.n	8002cc2 <__aeabi_dsub+0x362>
 8002d46:	000c      	movs	r4, r1
 8002d48:	0017      	movs	r7, r2
 8002d4a:	4666      	mov	r6, ip
 8002d4c:	4698      	mov	r8, r3
 8002d4e:	e68d      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002d50:	488c      	ldr	r0, [pc, #560]	; (8002f84 <__aeabi_dsub+0x624>)
 8002d52:	4283      	cmp	r3, r0
 8002d54:	d00b      	beq.n	8002d6e <__aeabi_dsub+0x40e>
 8002d56:	4663      	mov	r3, ip
 8002d58:	e6d9      	b.n	8002b0e <__aeabi_dsub+0x1ae>
 8002d5a:	2d00      	cmp	r5, #0
 8002d5c:	d000      	beq.n	8002d60 <__aeabi_dsub+0x400>
 8002d5e:	e096      	b.n	8002e8e <__aeabi_dsub+0x52e>
 8002d60:	0008      	movs	r0, r1
 8002d62:	4310      	orrs	r0, r2
 8002d64:	d100      	bne.n	8002d68 <__aeabi_dsub+0x408>
 8002d66:	e0e2      	b.n	8002f2e <__aeabi_dsub+0x5ce>
 8002d68:	000c      	movs	r4, r1
 8002d6a:	0017      	movs	r7, r2
 8002d6c:	4698      	mov	r8, r3
 8002d6e:	4e85      	ldr	r6, [pc, #532]	; (8002f84 <__aeabi_dsub+0x624>)
 8002d70:	e67c      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002d72:	2500      	movs	r5, #0
 8002d74:	e780      	b.n	8002c78 <__aeabi_dsub+0x318>
 8002d76:	2100      	movs	r1, #0
 8002d78:	e78e      	b.n	8002c98 <__aeabi_dsub+0x338>
 8002d7a:	0023      	movs	r3, r4
 8002d7c:	4650      	mov	r0, sl
 8002d7e:	4303      	orrs	r3, r0
 8002d80:	2e00      	cmp	r6, #0
 8002d82:	d000      	beq.n	8002d86 <__aeabi_dsub+0x426>
 8002d84:	e0a8      	b.n	8002ed8 <__aeabi_dsub+0x578>
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d100      	bne.n	8002d8c <__aeabi_dsub+0x42c>
 8002d8a:	e0de      	b.n	8002f4a <__aeabi_dsub+0x5ea>
 8002d8c:	000b      	movs	r3, r1
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	d100      	bne.n	8002d94 <__aeabi_dsub+0x434>
 8002d92:	e66b      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002d94:	4452      	add	r2, sl
 8002d96:	4552      	cmp	r2, sl
 8002d98:	4180      	sbcs	r0, r0
 8002d9a:	1864      	adds	r4, r4, r1
 8002d9c:	4240      	negs	r0, r0
 8002d9e:	1824      	adds	r4, r4, r0
 8002da0:	0017      	movs	r7, r2
 8002da2:	0223      	lsls	r3, r4, #8
 8002da4:	d400      	bmi.n	8002da8 <__aeabi_dsub+0x448>
 8002da6:	e6fd      	b.n	8002ba4 <__aeabi_dsub+0x244>
 8002da8:	4b77      	ldr	r3, [pc, #476]	; (8002f88 <__aeabi_dsub+0x628>)
 8002daa:	4666      	mov	r6, ip
 8002dac:	401c      	ands	r4, r3
 8002dae:	e65d      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002db0:	0025      	movs	r5, r4
 8002db2:	4650      	mov	r0, sl
 8002db4:	4305      	orrs	r5, r0
 8002db6:	2e00      	cmp	r6, #0
 8002db8:	d1cf      	bne.n	8002d5a <__aeabi_dsub+0x3fa>
 8002dba:	2d00      	cmp	r5, #0
 8002dbc:	d14f      	bne.n	8002e5e <__aeabi_dsub+0x4fe>
 8002dbe:	000c      	movs	r4, r1
 8002dc0:	4314      	orrs	r4, r2
 8002dc2:	d100      	bne.n	8002dc6 <__aeabi_dsub+0x466>
 8002dc4:	e0a0      	b.n	8002f08 <__aeabi_dsub+0x5a8>
 8002dc6:	000c      	movs	r4, r1
 8002dc8:	0017      	movs	r7, r2
 8002dca:	4698      	mov	r8, r3
 8002dcc:	e64e      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002dce:	4666      	mov	r6, ip
 8002dd0:	2400      	movs	r4, #0
 8002dd2:	2700      	movs	r7, #0
 8002dd4:	e685      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002dd6:	001f      	movs	r7, r3
 8002dd8:	0008      	movs	r0, r1
 8002dda:	3f20      	subs	r7, #32
 8002ddc:	40f8      	lsrs	r0, r7
 8002dde:	0007      	movs	r7, r0
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d100      	bne.n	8002de6 <__aeabi_dsub+0x486>
 8002de4:	e08e      	b.n	8002f04 <__aeabi_dsub+0x5a4>
 8002de6:	2040      	movs	r0, #64	; 0x40
 8002de8:	1ac3      	subs	r3, r0, r3
 8002dea:	4099      	lsls	r1, r3
 8002dec:	430a      	orrs	r2, r1
 8002dee:	1e51      	subs	r1, r2, #1
 8002df0:	418a      	sbcs	r2, r1
 8002df2:	2100      	movs	r1, #0
 8002df4:	4317      	orrs	r7, r2
 8002df6:	e692      	b.n	8002b1e <__aeabi_dsub+0x1be>
 8002df8:	2e00      	cmp	r6, #0
 8002dfa:	d114      	bne.n	8002e26 <__aeabi_dsub+0x4c6>
 8002dfc:	0026      	movs	r6, r4
 8002dfe:	4650      	mov	r0, sl
 8002e00:	4306      	orrs	r6, r0
 8002e02:	d062      	beq.n	8002eca <__aeabi_dsub+0x56a>
 8002e04:	43db      	mvns	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d15c      	bne.n	8002ec4 <__aeabi_dsub+0x564>
 8002e0a:	1887      	adds	r7, r0, r2
 8002e0c:	4297      	cmp	r7, r2
 8002e0e:	4192      	sbcs	r2, r2
 8002e10:	1864      	adds	r4, r4, r1
 8002e12:	4252      	negs	r2, r2
 8002e14:	18a4      	adds	r4, r4, r2
 8002e16:	4666      	mov	r6, ip
 8002e18:	e687      	b.n	8002b2a <__aeabi_dsub+0x1ca>
 8002e1a:	4650      	mov	r0, sl
 8002e1c:	4320      	orrs	r0, r4
 8002e1e:	1e44      	subs	r4, r0, #1
 8002e20:	41a0      	sbcs	r0, r4
 8002e22:	2400      	movs	r4, #0
 8002e24:	e760      	b.n	8002ce8 <__aeabi_dsub+0x388>
 8002e26:	4e57      	ldr	r6, [pc, #348]	; (8002f84 <__aeabi_dsub+0x624>)
 8002e28:	45b4      	cmp	ip, r6
 8002e2a:	d04e      	beq.n	8002eca <__aeabi_dsub+0x56a>
 8002e2c:	2680      	movs	r6, #128	; 0x80
 8002e2e:	0436      	lsls	r6, r6, #16
 8002e30:	425b      	negs	r3, r3
 8002e32:	4334      	orrs	r4, r6
 8002e34:	2b38      	cmp	r3, #56	; 0x38
 8002e36:	dd00      	ble.n	8002e3a <__aeabi_dsub+0x4da>
 8002e38:	e07f      	b.n	8002f3a <__aeabi_dsub+0x5da>
 8002e3a:	2b1f      	cmp	r3, #31
 8002e3c:	dd00      	ble.n	8002e40 <__aeabi_dsub+0x4e0>
 8002e3e:	e08b      	b.n	8002f58 <__aeabi_dsub+0x5f8>
 8002e40:	2620      	movs	r6, #32
 8002e42:	0027      	movs	r7, r4
 8002e44:	4650      	mov	r0, sl
 8002e46:	1af6      	subs	r6, r6, r3
 8002e48:	40b7      	lsls	r7, r6
 8002e4a:	40d8      	lsrs	r0, r3
 8002e4c:	4307      	orrs	r7, r0
 8002e4e:	4650      	mov	r0, sl
 8002e50:	40b0      	lsls	r0, r6
 8002e52:	1e46      	subs	r6, r0, #1
 8002e54:	41b0      	sbcs	r0, r6
 8002e56:	4307      	orrs	r7, r0
 8002e58:	40dc      	lsrs	r4, r3
 8002e5a:	18bf      	adds	r7, r7, r2
 8002e5c:	e7d6      	b.n	8002e0c <__aeabi_dsub+0x4ac>
 8002e5e:	000d      	movs	r5, r1
 8002e60:	4315      	orrs	r5, r2
 8002e62:	d100      	bne.n	8002e66 <__aeabi_dsub+0x506>
 8002e64:	e602      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002e66:	4650      	mov	r0, sl
 8002e68:	1a80      	subs	r0, r0, r2
 8002e6a:	4582      	cmp	sl, r0
 8002e6c:	41bf      	sbcs	r7, r7
 8002e6e:	1a65      	subs	r5, r4, r1
 8002e70:	427f      	negs	r7, r7
 8002e72:	1bed      	subs	r5, r5, r7
 8002e74:	4684      	mov	ip, r0
 8002e76:	0228      	lsls	r0, r5, #8
 8002e78:	d400      	bmi.n	8002e7c <__aeabi_dsub+0x51c>
 8002e7a:	e68d      	b.n	8002b98 <__aeabi_dsub+0x238>
 8002e7c:	4650      	mov	r0, sl
 8002e7e:	1a17      	subs	r7, r2, r0
 8002e80:	42ba      	cmp	r2, r7
 8002e82:	4192      	sbcs	r2, r2
 8002e84:	1b0c      	subs	r4, r1, r4
 8002e86:	4252      	negs	r2, r2
 8002e88:	1aa4      	subs	r4, r4, r2
 8002e8a:	4698      	mov	r8, r3
 8002e8c:	e5ee      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002e8e:	000d      	movs	r5, r1
 8002e90:	4315      	orrs	r5, r2
 8002e92:	d100      	bne.n	8002e96 <__aeabi_dsub+0x536>
 8002e94:	e76b      	b.n	8002d6e <__aeabi_dsub+0x40e>
 8002e96:	4650      	mov	r0, sl
 8002e98:	0767      	lsls	r7, r4, #29
 8002e9a:	08c0      	lsrs	r0, r0, #3
 8002e9c:	4307      	orrs	r7, r0
 8002e9e:	2080      	movs	r0, #128	; 0x80
 8002ea0:	08e4      	lsrs	r4, r4, #3
 8002ea2:	0300      	lsls	r0, r0, #12
 8002ea4:	4204      	tst	r4, r0
 8002ea6:	d007      	beq.n	8002eb8 <__aeabi_dsub+0x558>
 8002ea8:	08cd      	lsrs	r5, r1, #3
 8002eaa:	4205      	tst	r5, r0
 8002eac:	d104      	bne.n	8002eb8 <__aeabi_dsub+0x558>
 8002eae:	002c      	movs	r4, r5
 8002eb0:	4698      	mov	r8, r3
 8002eb2:	08d7      	lsrs	r7, r2, #3
 8002eb4:	0749      	lsls	r1, r1, #29
 8002eb6:	430f      	orrs	r7, r1
 8002eb8:	0f7b      	lsrs	r3, r7, #29
 8002eba:	00e4      	lsls	r4, r4, #3
 8002ebc:	431c      	orrs	r4, r3
 8002ebe:	00ff      	lsls	r7, r7, #3
 8002ec0:	4e30      	ldr	r6, [pc, #192]	; (8002f84 <__aeabi_dsub+0x624>)
 8002ec2:	e5d3      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002ec4:	4e2f      	ldr	r6, [pc, #188]	; (8002f84 <__aeabi_dsub+0x624>)
 8002ec6:	45b4      	cmp	ip, r6
 8002ec8:	d1b4      	bne.n	8002e34 <__aeabi_dsub+0x4d4>
 8002eca:	000c      	movs	r4, r1
 8002ecc:	0017      	movs	r7, r2
 8002ece:	4666      	mov	r6, ip
 8002ed0:	e5cc      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002ed2:	2700      	movs	r7, #0
 8002ed4:	2400      	movs	r4, #0
 8002ed6:	e5e8      	b.n	8002aaa <__aeabi_dsub+0x14a>
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d039      	beq.n	8002f50 <__aeabi_dsub+0x5f0>
 8002edc:	000b      	movs	r3, r1
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	d100      	bne.n	8002ee4 <__aeabi_dsub+0x584>
 8002ee2:	e744      	b.n	8002d6e <__aeabi_dsub+0x40e>
 8002ee4:	08c0      	lsrs	r0, r0, #3
 8002ee6:	0767      	lsls	r7, r4, #29
 8002ee8:	4307      	orrs	r7, r0
 8002eea:	2080      	movs	r0, #128	; 0x80
 8002eec:	08e4      	lsrs	r4, r4, #3
 8002eee:	0300      	lsls	r0, r0, #12
 8002ef0:	4204      	tst	r4, r0
 8002ef2:	d0e1      	beq.n	8002eb8 <__aeabi_dsub+0x558>
 8002ef4:	08cb      	lsrs	r3, r1, #3
 8002ef6:	4203      	tst	r3, r0
 8002ef8:	d1de      	bne.n	8002eb8 <__aeabi_dsub+0x558>
 8002efa:	08d7      	lsrs	r7, r2, #3
 8002efc:	0749      	lsls	r1, r1, #29
 8002efe:	430f      	orrs	r7, r1
 8002f00:	001c      	movs	r4, r3
 8002f02:	e7d9      	b.n	8002eb8 <__aeabi_dsub+0x558>
 8002f04:	2100      	movs	r1, #0
 8002f06:	e771      	b.n	8002dec <__aeabi_dsub+0x48c>
 8002f08:	2500      	movs	r5, #0
 8002f0a:	2700      	movs	r7, #0
 8002f0c:	e5e9      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002f0e:	002e      	movs	r6, r5
 8002f10:	0027      	movs	r7, r4
 8002f12:	3e20      	subs	r6, #32
 8002f14:	40f7      	lsrs	r7, r6
 8002f16:	2d20      	cmp	r5, #32
 8002f18:	d02f      	beq.n	8002f7a <__aeabi_dsub+0x61a>
 8002f1a:	2640      	movs	r6, #64	; 0x40
 8002f1c:	1b75      	subs	r5, r6, r5
 8002f1e:	40ac      	lsls	r4, r5
 8002f20:	4650      	mov	r0, sl
 8002f22:	4320      	orrs	r0, r4
 8002f24:	1e44      	subs	r4, r0, #1
 8002f26:	41a0      	sbcs	r0, r4
 8002f28:	2400      	movs	r4, #0
 8002f2a:	4338      	orrs	r0, r7
 8002f2c:	e6dc      	b.n	8002ce8 <__aeabi_dsub+0x388>
 8002f2e:	2480      	movs	r4, #128	; 0x80
 8002f30:	2500      	movs	r5, #0
 8002f32:	0324      	lsls	r4, r4, #12
 8002f34:	4e13      	ldr	r6, [pc, #76]	; (8002f84 <__aeabi_dsub+0x624>)
 8002f36:	2700      	movs	r7, #0
 8002f38:	e5d3      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002f3a:	4650      	mov	r0, sl
 8002f3c:	4320      	orrs	r0, r4
 8002f3e:	0007      	movs	r7, r0
 8002f40:	1e78      	subs	r0, r7, #1
 8002f42:	4187      	sbcs	r7, r0
 8002f44:	2400      	movs	r4, #0
 8002f46:	18bf      	adds	r7, r7, r2
 8002f48:	e760      	b.n	8002e0c <__aeabi_dsub+0x4ac>
 8002f4a:	000c      	movs	r4, r1
 8002f4c:	0017      	movs	r7, r2
 8002f4e:	e58d      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002f50:	000c      	movs	r4, r1
 8002f52:	0017      	movs	r7, r2
 8002f54:	4e0b      	ldr	r6, [pc, #44]	; (8002f84 <__aeabi_dsub+0x624>)
 8002f56:	e589      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002f58:	001e      	movs	r6, r3
 8002f5a:	0027      	movs	r7, r4
 8002f5c:	3e20      	subs	r6, #32
 8002f5e:	40f7      	lsrs	r7, r6
 8002f60:	2b20      	cmp	r3, #32
 8002f62:	d00c      	beq.n	8002f7e <__aeabi_dsub+0x61e>
 8002f64:	2640      	movs	r6, #64	; 0x40
 8002f66:	1af3      	subs	r3, r6, r3
 8002f68:	409c      	lsls	r4, r3
 8002f6a:	4650      	mov	r0, sl
 8002f6c:	4320      	orrs	r0, r4
 8002f6e:	1e44      	subs	r4, r0, #1
 8002f70:	41a0      	sbcs	r0, r4
 8002f72:	4307      	orrs	r7, r0
 8002f74:	2400      	movs	r4, #0
 8002f76:	18bf      	adds	r7, r7, r2
 8002f78:	e748      	b.n	8002e0c <__aeabi_dsub+0x4ac>
 8002f7a:	2400      	movs	r4, #0
 8002f7c:	e7d0      	b.n	8002f20 <__aeabi_dsub+0x5c0>
 8002f7e:	2400      	movs	r4, #0
 8002f80:	e7f3      	b.n	8002f6a <__aeabi_dsub+0x60a>
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	000007ff 	.word	0x000007ff
 8002f88:	ff7fffff 	.word	0xff7fffff

08002f8c <__aeabi_dcmpun>:
 8002f8c:	b570      	push	{r4, r5, r6, lr}
 8002f8e:	4e0e      	ldr	r6, [pc, #56]	; (8002fc8 <__aeabi_dcmpun+0x3c>)
 8002f90:	030d      	lsls	r5, r1, #12
 8002f92:	031c      	lsls	r4, r3, #12
 8002f94:	0049      	lsls	r1, r1, #1
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	0b2d      	lsrs	r5, r5, #12
 8002f9a:	0d49      	lsrs	r1, r1, #21
 8002f9c:	0b24      	lsrs	r4, r4, #12
 8002f9e:	0d5b      	lsrs	r3, r3, #21
 8002fa0:	42b1      	cmp	r1, r6
 8002fa2:	d004      	beq.n	8002fae <__aeabi_dcmpun+0x22>
 8002fa4:	4908      	ldr	r1, [pc, #32]	; (8002fc8 <__aeabi_dcmpun+0x3c>)
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	428b      	cmp	r3, r1
 8002faa:	d008      	beq.n	8002fbe <__aeabi_dcmpun+0x32>
 8002fac:	bd70      	pop	{r4, r5, r6, pc}
 8002fae:	4305      	orrs	r5, r0
 8002fb0:	2001      	movs	r0, #1
 8002fb2:	2d00      	cmp	r5, #0
 8002fb4:	d1fa      	bne.n	8002fac <__aeabi_dcmpun+0x20>
 8002fb6:	4904      	ldr	r1, [pc, #16]	; (8002fc8 <__aeabi_dcmpun+0x3c>)
 8002fb8:	2000      	movs	r0, #0
 8002fba:	428b      	cmp	r3, r1
 8002fbc:	d1f6      	bne.n	8002fac <__aeabi_dcmpun+0x20>
 8002fbe:	4314      	orrs	r4, r2
 8002fc0:	0020      	movs	r0, r4
 8002fc2:	1e44      	subs	r4, r0, #1
 8002fc4:	41a0      	sbcs	r0, r4
 8002fc6:	e7f1      	b.n	8002fac <__aeabi_dcmpun+0x20>
 8002fc8:	000007ff 	.word	0x000007ff

08002fcc <__aeabi_d2iz>:
 8002fcc:	b530      	push	{r4, r5, lr}
 8002fce:	4d13      	ldr	r5, [pc, #76]	; (800301c <__aeabi_d2iz+0x50>)
 8002fd0:	030a      	lsls	r2, r1, #12
 8002fd2:	004b      	lsls	r3, r1, #1
 8002fd4:	0b12      	lsrs	r2, r2, #12
 8002fd6:	0d5b      	lsrs	r3, r3, #21
 8002fd8:	0fc9      	lsrs	r1, r1, #31
 8002fda:	2400      	movs	r4, #0
 8002fdc:	42ab      	cmp	r3, r5
 8002fde:	dd10      	ble.n	8003002 <__aeabi_d2iz+0x36>
 8002fe0:	4c0f      	ldr	r4, [pc, #60]	; (8003020 <__aeabi_d2iz+0x54>)
 8002fe2:	42a3      	cmp	r3, r4
 8002fe4:	dc0f      	bgt.n	8003006 <__aeabi_d2iz+0x3a>
 8002fe6:	2480      	movs	r4, #128	; 0x80
 8002fe8:	4d0e      	ldr	r5, [pc, #56]	; (8003024 <__aeabi_d2iz+0x58>)
 8002fea:	0364      	lsls	r4, r4, #13
 8002fec:	4322      	orrs	r2, r4
 8002fee:	1aed      	subs	r5, r5, r3
 8002ff0:	2d1f      	cmp	r5, #31
 8002ff2:	dd0b      	ble.n	800300c <__aeabi_d2iz+0x40>
 8002ff4:	480c      	ldr	r0, [pc, #48]	; (8003028 <__aeabi_d2iz+0x5c>)
 8002ff6:	1ac3      	subs	r3, r0, r3
 8002ff8:	40da      	lsrs	r2, r3
 8002ffa:	4254      	negs	r4, r2
 8002ffc:	2900      	cmp	r1, #0
 8002ffe:	d100      	bne.n	8003002 <__aeabi_d2iz+0x36>
 8003000:	0014      	movs	r4, r2
 8003002:	0020      	movs	r0, r4
 8003004:	bd30      	pop	{r4, r5, pc}
 8003006:	4b09      	ldr	r3, [pc, #36]	; (800302c <__aeabi_d2iz+0x60>)
 8003008:	18cc      	adds	r4, r1, r3
 800300a:	e7fa      	b.n	8003002 <__aeabi_d2iz+0x36>
 800300c:	4c08      	ldr	r4, [pc, #32]	; (8003030 <__aeabi_d2iz+0x64>)
 800300e:	40e8      	lsrs	r0, r5
 8003010:	46a4      	mov	ip, r4
 8003012:	4463      	add	r3, ip
 8003014:	409a      	lsls	r2, r3
 8003016:	4302      	orrs	r2, r0
 8003018:	e7ef      	b.n	8002ffa <__aeabi_d2iz+0x2e>
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	000003fe 	.word	0x000003fe
 8003020:	0000041d 	.word	0x0000041d
 8003024:	00000433 	.word	0x00000433
 8003028:	00000413 	.word	0x00000413
 800302c:	7fffffff 	.word	0x7fffffff
 8003030:	fffffbed 	.word	0xfffffbed

08003034 <__aeabi_i2d>:
 8003034:	b570      	push	{r4, r5, r6, lr}
 8003036:	2800      	cmp	r0, #0
 8003038:	d030      	beq.n	800309c <__aeabi_i2d+0x68>
 800303a:	17c3      	asrs	r3, r0, #31
 800303c:	18c4      	adds	r4, r0, r3
 800303e:	405c      	eors	r4, r3
 8003040:	0fc5      	lsrs	r5, r0, #31
 8003042:	0020      	movs	r0, r4
 8003044:	f000 f94c 	bl	80032e0 <__clzsi2>
 8003048:	4b17      	ldr	r3, [pc, #92]	; (80030a8 <__aeabi_i2d+0x74>)
 800304a:	4a18      	ldr	r2, [pc, #96]	; (80030ac <__aeabi_i2d+0x78>)
 800304c:	1a1b      	subs	r3, r3, r0
 800304e:	1ad2      	subs	r2, r2, r3
 8003050:	2a1f      	cmp	r2, #31
 8003052:	dd18      	ble.n	8003086 <__aeabi_i2d+0x52>
 8003054:	4a16      	ldr	r2, [pc, #88]	; (80030b0 <__aeabi_i2d+0x7c>)
 8003056:	1ad2      	subs	r2, r2, r3
 8003058:	4094      	lsls	r4, r2
 800305a:	2200      	movs	r2, #0
 800305c:	0324      	lsls	r4, r4, #12
 800305e:	055b      	lsls	r3, r3, #21
 8003060:	0b24      	lsrs	r4, r4, #12
 8003062:	0d5b      	lsrs	r3, r3, #21
 8003064:	2100      	movs	r1, #0
 8003066:	0010      	movs	r0, r2
 8003068:	0324      	lsls	r4, r4, #12
 800306a:	0d0a      	lsrs	r2, r1, #20
 800306c:	0b24      	lsrs	r4, r4, #12
 800306e:	0512      	lsls	r2, r2, #20
 8003070:	4322      	orrs	r2, r4
 8003072:	4c10      	ldr	r4, [pc, #64]	; (80030b4 <__aeabi_i2d+0x80>)
 8003074:	051b      	lsls	r3, r3, #20
 8003076:	4022      	ands	r2, r4
 8003078:	4313      	orrs	r3, r2
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	07ed      	lsls	r5, r5, #31
 800307e:	085b      	lsrs	r3, r3, #1
 8003080:	432b      	orrs	r3, r5
 8003082:	0019      	movs	r1, r3
 8003084:	bd70      	pop	{r4, r5, r6, pc}
 8003086:	0021      	movs	r1, r4
 8003088:	4091      	lsls	r1, r2
 800308a:	000a      	movs	r2, r1
 800308c:	210b      	movs	r1, #11
 800308e:	1a08      	subs	r0, r1, r0
 8003090:	40c4      	lsrs	r4, r0
 8003092:	055b      	lsls	r3, r3, #21
 8003094:	0324      	lsls	r4, r4, #12
 8003096:	0b24      	lsrs	r4, r4, #12
 8003098:	0d5b      	lsrs	r3, r3, #21
 800309a:	e7e3      	b.n	8003064 <__aeabi_i2d+0x30>
 800309c:	2500      	movs	r5, #0
 800309e:	2300      	movs	r3, #0
 80030a0:	2400      	movs	r4, #0
 80030a2:	2200      	movs	r2, #0
 80030a4:	e7de      	b.n	8003064 <__aeabi_i2d+0x30>
 80030a6:	46c0      	nop			; (mov r8, r8)
 80030a8:	0000041e 	.word	0x0000041e
 80030ac:	00000433 	.word	0x00000433
 80030b0:	00000413 	.word	0x00000413
 80030b4:	800fffff 	.word	0x800fffff

080030b8 <__aeabi_ui2d>:
 80030b8:	b510      	push	{r4, lr}
 80030ba:	1e04      	subs	r4, r0, #0
 80030bc:	d028      	beq.n	8003110 <__aeabi_ui2d+0x58>
 80030be:	f000 f90f 	bl	80032e0 <__clzsi2>
 80030c2:	4b15      	ldr	r3, [pc, #84]	; (8003118 <__aeabi_ui2d+0x60>)
 80030c4:	4a15      	ldr	r2, [pc, #84]	; (800311c <__aeabi_ui2d+0x64>)
 80030c6:	1a1b      	subs	r3, r3, r0
 80030c8:	1ad2      	subs	r2, r2, r3
 80030ca:	2a1f      	cmp	r2, #31
 80030cc:	dd15      	ble.n	80030fa <__aeabi_ui2d+0x42>
 80030ce:	4a14      	ldr	r2, [pc, #80]	; (8003120 <__aeabi_ui2d+0x68>)
 80030d0:	1ad2      	subs	r2, r2, r3
 80030d2:	4094      	lsls	r4, r2
 80030d4:	2200      	movs	r2, #0
 80030d6:	0324      	lsls	r4, r4, #12
 80030d8:	055b      	lsls	r3, r3, #21
 80030da:	0b24      	lsrs	r4, r4, #12
 80030dc:	0d5b      	lsrs	r3, r3, #21
 80030de:	2100      	movs	r1, #0
 80030e0:	0010      	movs	r0, r2
 80030e2:	0324      	lsls	r4, r4, #12
 80030e4:	0d0a      	lsrs	r2, r1, #20
 80030e6:	0b24      	lsrs	r4, r4, #12
 80030e8:	0512      	lsls	r2, r2, #20
 80030ea:	4322      	orrs	r2, r4
 80030ec:	4c0d      	ldr	r4, [pc, #52]	; (8003124 <__aeabi_ui2d+0x6c>)
 80030ee:	051b      	lsls	r3, r3, #20
 80030f0:	4022      	ands	r2, r4
 80030f2:	4313      	orrs	r3, r2
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	0859      	lsrs	r1, r3, #1
 80030f8:	bd10      	pop	{r4, pc}
 80030fa:	0021      	movs	r1, r4
 80030fc:	4091      	lsls	r1, r2
 80030fe:	000a      	movs	r2, r1
 8003100:	210b      	movs	r1, #11
 8003102:	1a08      	subs	r0, r1, r0
 8003104:	40c4      	lsrs	r4, r0
 8003106:	055b      	lsls	r3, r3, #21
 8003108:	0324      	lsls	r4, r4, #12
 800310a:	0b24      	lsrs	r4, r4, #12
 800310c:	0d5b      	lsrs	r3, r3, #21
 800310e:	e7e6      	b.n	80030de <__aeabi_ui2d+0x26>
 8003110:	2300      	movs	r3, #0
 8003112:	2400      	movs	r4, #0
 8003114:	2200      	movs	r2, #0
 8003116:	e7e2      	b.n	80030de <__aeabi_ui2d+0x26>
 8003118:	0000041e 	.word	0x0000041e
 800311c:	00000433 	.word	0x00000433
 8003120:	00000413 	.word	0x00000413
 8003124:	800fffff 	.word	0x800fffff

08003128 <__aeabi_f2d>:
 8003128:	0041      	lsls	r1, r0, #1
 800312a:	0e09      	lsrs	r1, r1, #24
 800312c:	1c4b      	adds	r3, r1, #1
 800312e:	b570      	push	{r4, r5, r6, lr}
 8003130:	b2db      	uxtb	r3, r3
 8003132:	0246      	lsls	r6, r0, #9
 8003134:	0a75      	lsrs	r5, r6, #9
 8003136:	0fc4      	lsrs	r4, r0, #31
 8003138:	2b01      	cmp	r3, #1
 800313a:	dd14      	ble.n	8003166 <__aeabi_f2d+0x3e>
 800313c:	23e0      	movs	r3, #224	; 0xe0
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	076d      	lsls	r5, r5, #29
 8003142:	0b36      	lsrs	r6, r6, #12
 8003144:	18cb      	adds	r3, r1, r3
 8003146:	2100      	movs	r1, #0
 8003148:	0d0a      	lsrs	r2, r1, #20
 800314a:	0028      	movs	r0, r5
 800314c:	0512      	lsls	r2, r2, #20
 800314e:	4d1c      	ldr	r5, [pc, #112]	; (80031c0 <__aeabi_f2d+0x98>)
 8003150:	4332      	orrs	r2, r6
 8003152:	055b      	lsls	r3, r3, #21
 8003154:	402a      	ands	r2, r5
 8003156:	085b      	lsrs	r3, r3, #1
 8003158:	4313      	orrs	r3, r2
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	07e4      	lsls	r4, r4, #31
 800315e:	085b      	lsrs	r3, r3, #1
 8003160:	4323      	orrs	r3, r4
 8003162:	0019      	movs	r1, r3
 8003164:	bd70      	pop	{r4, r5, r6, pc}
 8003166:	2900      	cmp	r1, #0
 8003168:	d114      	bne.n	8003194 <__aeabi_f2d+0x6c>
 800316a:	2d00      	cmp	r5, #0
 800316c:	d01e      	beq.n	80031ac <__aeabi_f2d+0x84>
 800316e:	0028      	movs	r0, r5
 8003170:	f000 f8b6 	bl	80032e0 <__clzsi2>
 8003174:	280a      	cmp	r0, #10
 8003176:	dc1c      	bgt.n	80031b2 <__aeabi_f2d+0x8a>
 8003178:	230b      	movs	r3, #11
 800317a:	002a      	movs	r2, r5
 800317c:	1a1b      	subs	r3, r3, r0
 800317e:	40da      	lsrs	r2, r3
 8003180:	0003      	movs	r3, r0
 8003182:	3315      	adds	r3, #21
 8003184:	409d      	lsls	r5, r3
 8003186:	4b0f      	ldr	r3, [pc, #60]	; (80031c4 <__aeabi_f2d+0x9c>)
 8003188:	0312      	lsls	r2, r2, #12
 800318a:	1a1b      	subs	r3, r3, r0
 800318c:	055b      	lsls	r3, r3, #21
 800318e:	0b16      	lsrs	r6, r2, #12
 8003190:	0d5b      	lsrs	r3, r3, #21
 8003192:	e7d8      	b.n	8003146 <__aeabi_f2d+0x1e>
 8003194:	2d00      	cmp	r5, #0
 8003196:	d006      	beq.n	80031a6 <__aeabi_f2d+0x7e>
 8003198:	0b32      	lsrs	r2, r6, #12
 800319a:	2680      	movs	r6, #128	; 0x80
 800319c:	0336      	lsls	r6, r6, #12
 800319e:	076d      	lsls	r5, r5, #29
 80031a0:	4316      	orrs	r6, r2
 80031a2:	4b09      	ldr	r3, [pc, #36]	; (80031c8 <__aeabi_f2d+0xa0>)
 80031a4:	e7cf      	b.n	8003146 <__aeabi_f2d+0x1e>
 80031a6:	4b08      	ldr	r3, [pc, #32]	; (80031c8 <__aeabi_f2d+0xa0>)
 80031a8:	2600      	movs	r6, #0
 80031aa:	e7cc      	b.n	8003146 <__aeabi_f2d+0x1e>
 80031ac:	2300      	movs	r3, #0
 80031ae:	2600      	movs	r6, #0
 80031b0:	e7c9      	b.n	8003146 <__aeabi_f2d+0x1e>
 80031b2:	0003      	movs	r3, r0
 80031b4:	002a      	movs	r2, r5
 80031b6:	3b0b      	subs	r3, #11
 80031b8:	409a      	lsls	r2, r3
 80031ba:	2500      	movs	r5, #0
 80031bc:	e7e3      	b.n	8003186 <__aeabi_f2d+0x5e>
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	800fffff 	.word	0x800fffff
 80031c4:	00000389 	.word	0x00000389
 80031c8:	000007ff 	.word	0x000007ff

080031cc <__aeabi_d2f>:
 80031cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031ce:	004c      	lsls	r4, r1, #1
 80031d0:	0d64      	lsrs	r4, r4, #21
 80031d2:	030b      	lsls	r3, r1, #12
 80031d4:	1c62      	adds	r2, r4, #1
 80031d6:	0f45      	lsrs	r5, r0, #29
 80031d8:	0a5b      	lsrs	r3, r3, #9
 80031da:	0552      	lsls	r2, r2, #21
 80031dc:	432b      	orrs	r3, r5
 80031de:	0fc9      	lsrs	r1, r1, #31
 80031e0:	00c5      	lsls	r5, r0, #3
 80031e2:	0d52      	lsrs	r2, r2, #21
 80031e4:	2a01      	cmp	r2, #1
 80031e6:	dd28      	ble.n	800323a <__aeabi_d2f+0x6e>
 80031e8:	4a3a      	ldr	r2, [pc, #232]	; (80032d4 <__aeabi_d2f+0x108>)
 80031ea:	18a6      	adds	r6, r4, r2
 80031ec:	2efe      	cmp	r6, #254	; 0xfe
 80031ee:	dc1b      	bgt.n	8003228 <__aeabi_d2f+0x5c>
 80031f0:	2e00      	cmp	r6, #0
 80031f2:	dd3e      	ble.n	8003272 <__aeabi_d2f+0xa6>
 80031f4:	0180      	lsls	r0, r0, #6
 80031f6:	0002      	movs	r2, r0
 80031f8:	1e50      	subs	r0, r2, #1
 80031fa:	4182      	sbcs	r2, r0
 80031fc:	0f6d      	lsrs	r5, r5, #29
 80031fe:	432a      	orrs	r2, r5
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	4313      	orrs	r3, r2
 8003204:	075a      	lsls	r2, r3, #29
 8003206:	d004      	beq.n	8003212 <__aeabi_d2f+0x46>
 8003208:	220f      	movs	r2, #15
 800320a:	401a      	ands	r2, r3
 800320c:	2a04      	cmp	r2, #4
 800320e:	d000      	beq.n	8003212 <__aeabi_d2f+0x46>
 8003210:	3304      	adds	r3, #4
 8003212:	2280      	movs	r2, #128	; 0x80
 8003214:	04d2      	lsls	r2, r2, #19
 8003216:	401a      	ands	r2, r3
 8003218:	d05a      	beq.n	80032d0 <__aeabi_d2f+0x104>
 800321a:	3601      	adds	r6, #1
 800321c:	2eff      	cmp	r6, #255	; 0xff
 800321e:	d003      	beq.n	8003228 <__aeabi_d2f+0x5c>
 8003220:	019b      	lsls	r3, r3, #6
 8003222:	0a5b      	lsrs	r3, r3, #9
 8003224:	b2f4      	uxtb	r4, r6
 8003226:	e001      	b.n	800322c <__aeabi_d2f+0x60>
 8003228:	24ff      	movs	r4, #255	; 0xff
 800322a:	2300      	movs	r3, #0
 800322c:	0258      	lsls	r0, r3, #9
 800322e:	05e4      	lsls	r4, r4, #23
 8003230:	0a40      	lsrs	r0, r0, #9
 8003232:	07c9      	lsls	r1, r1, #31
 8003234:	4320      	orrs	r0, r4
 8003236:	4308      	orrs	r0, r1
 8003238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800323a:	2c00      	cmp	r4, #0
 800323c:	d007      	beq.n	800324e <__aeabi_d2f+0x82>
 800323e:	431d      	orrs	r5, r3
 8003240:	d0f2      	beq.n	8003228 <__aeabi_d2f+0x5c>
 8003242:	2080      	movs	r0, #128	; 0x80
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	0480      	lsls	r0, r0, #18
 8003248:	4303      	orrs	r3, r0
 800324a:	26ff      	movs	r6, #255	; 0xff
 800324c:	e7da      	b.n	8003204 <__aeabi_d2f+0x38>
 800324e:	432b      	orrs	r3, r5
 8003250:	d003      	beq.n	800325a <__aeabi_d2f+0x8e>
 8003252:	2305      	movs	r3, #5
 8003254:	08db      	lsrs	r3, r3, #3
 8003256:	2cff      	cmp	r4, #255	; 0xff
 8003258:	d003      	beq.n	8003262 <__aeabi_d2f+0x96>
 800325a:	025b      	lsls	r3, r3, #9
 800325c:	0a5b      	lsrs	r3, r3, #9
 800325e:	b2e4      	uxtb	r4, r4
 8003260:	e7e4      	b.n	800322c <__aeabi_d2f+0x60>
 8003262:	2b00      	cmp	r3, #0
 8003264:	d032      	beq.n	80032cc <__aeabi_d2f+0x100>
 8003266:	2080      	movs	r0, #128	; 0x80
 8003268:	03c0      	lsls	r0, r0, #15
 800326a:	4303      	orrs	r3, r0
 800326c:	025b      	lsls	r3, r3, #9
 800326e:	0a5b      	lsrs	r3, r3, #9
 8003270:	e7dc      	b.n	800322c <__aeabi_d2f+0x60>
 8003272:	0032      	movs	r2, r6
 8003274:	3217      	adds	r2, #23
 8003276:	db14      	blt.n	80032a2 <__aeabi_d2f+0xd6>
 8003278:	2280      	movs	r2, #128	; 0x80
 800327a:	271e      	movs	r7, #30
 800327c:	0412      	lsls	r2, r2, #16
 800327e:	4313      	orrs	r3, r2
 8003280:	1bbf      	subs	r7, r7, r6
 8003282:	2f1f      	cmp	r7, #31
 8003284:	dc0f      	bgt.n	80032a6 <__aeabi_d2f+0xda>
 8003286:	4a14      	ldr	r2, [pc, #80]	; (80032d8 <__aeabi_d2f+0x10c>)
 8003288:	4694      	mov	ip, r2
 800328a:	4464      	add	r4, ip
 800328c:	002a      	movs	r2, r5
 800328e:	40a5      	lsls	r5, r4
 8003290:	002e      	movs	r6, r5
 8003292:	40a3      	lsls	r3, r4
 8003294:	1e75      	subs	r5, r6, #1
 8003296:	41ae      	sbcs	r6, r5
 8003298:	40fa      	lsrs	r2, r7
 800329a:	4333      	orrs	r3, r6
 800329c:	4313      	orrs	r3, r2
 800329e:	2600      	movs	r6, #0
 80032a0:	e7b0      	b.n	8003204 <__aeabi_d2f+0x38>
 80032a2:	2400      	movs	r4, #0
 80032a4:	e7d5      	b.n	8003252 <__aeabi_d2f+0x86>
 80032a6:	2202      	movs	r2, #2
 80032a8:	4252      	negs	r2, r2
 80032aa:	1b96      	subs	r6, r2, r6
 80032ac:	001a      	movs	r2, r3
 80032ae:	40f2      	lsrs	r2, r6
 80032b0:	2f20      	cmp	r7, #32
 80032b2:	d009      	beq.n	80032c8 <__aeabi_d2f+0xfc>
 80032b4:	4809      	ldr	r0, [pc, #36]	; (80032dc <__aeabi_d2f+0x110>)
 80032b6:	4684      	mov	ip, r0
 80032b8:	4464      	add	r4, ip
 80032ba:	40a3      	lsls	r3, r4
 80032bc:	432b      	orrs	r3, r5
 80032be:	1e5d      	subs	r5, r3, #1
 80032c0:	41ab      	sbcs	r3, r5
 80032c2:	2600      	movs	r6, #0
 80032c4:	4313      	orrs	r3, r2
 80032c6:	e79d      	b.n	8003204 <__aeabi_d2f+0x38>
 80032c8:	2300      	movs	r3, #0
 80032ca:	e7f7      	b.n	80032bc <__aeabi_d2f+0xf0>
 80032cc:	2300      	movs	r3, #0
 80032ce:	e7ad      	b.n	800322c <__aeabi_d2f+0x60>
 80032d0:	0034      	movs	r4, r6
 80032d2:	e7bf      	b.n	8003254 <__aeabi_d2f+0x88>
 80032d4:	fffffc80 	.word	0xfffffc80
 80032d8:	fffffc82 	.word	0xfffffc82
 80032dc:	fffffca2 	.word	0xfffffca2

080032e0 <__clzsi2>:
 80032e0:	211c      	movs	r1, #28
 80032e2:	2301      	movs	r3, #1
 80032e4:	041b      	lsls	r3, r3, #16
 80032e6:	4298      	cmp	r0, r3
 80032e8:	d301      	bcc.n	80032ee <__clzsi2+0xe>
 80032ea:	0c00      	lsrs	r0, r0, #16
 80032ec:	3910      	subs	r1, #16
 80032ee:	0a1b      	lsrs	r3, r3, #8
 80032f0:	4298      	cmp	r0, r3
 80032f2:	d301      	bcc.n	80032f8 <__clzsi2+0x18>
 80032f4:	0a00      	lsrs	r0, r0, #8
 80032f6:	3908      	subs	r1, #8
 80032f8:	091b      	lsrs	r3, r3, #4
 80032fa:	4298      	cmp	r0, r3
 80032fc:	d301      	bcc.n	8003302 <__clzsi2+0x22>
 80032fe:	0900      	lsrs	r0, r0, #4
 8003300:	3904      	subs	r1, #4
 8003302:	a202      	add	r2, pc, #8	; (adr r2, 800330c <__clzsi2+0x2c>)
 8003304:	5c10      	ldrb	r0, [r2, r0]
 8003306:	1840      	adds	r0, r0, r1
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	02020304 	.word	0x02020304
 8003310:	01010101 	.word	0x01010101
	...

0800331c <__clzdi2>:
 800331c:	b510      	push	{r4, lr}
 800331e:	2900      	cmp	r1, #0
 8003320:	d103      	bne.n	800332a <__clzdi2+0xe>
 8003322:	f7ff ffdd 	bl	80032e0 <__clzsi2>
 8003326:	3020      	adds	r0, #32
 8003328:	e002      	b.n	8003330 <__clzdi2+0x14>
 800332a:	1c08      	adds	r0, r1, #0
 800332c:	f7ff ffd8 	bl	80032e0 <__clzsi2>
 8003330:	bd10      	pop	{r4, pc}
 8003332:	46c0      	nop			; (mov r8, r8)

08003334 <_ZN4mbed8AnalogInD1Ev>:
    }

    virtual ~AnalogIn()
    {
        // Do nothing
    }
 8003334:	4770      	bx	lr
	...

08003338 <_ZN4mbed8AnalogIn4lockEv>:
     * @returns
     *   A pointer to the singleton
     */
    T *get()
    {
        if (NULL == _ptr) {
 8003338:	4b04      	ldr	r3, [pc, #16]	; (800334c <_ZN4mbed8AnalogIn4lockEv+0x14>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d000      	beq.n	8003342 <_ZN4mbed8AnalogIn4lockEv+0xa>
protected:

    virtual void lock()
    {
        _mutex->lock();
    }
 8003340:	4770      	bx	lr
            singleton_lock();
            if (NULL == _ptr) {
                _ptr = new (_data) T();
 8003342:	4b02      	ldr	r3, [pc, #8]	; (800334c <_ZN4mbed8AnalogIn4lockEv+0x14>)
 8003344:	1d1a      	adds	r2, r3, #4
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	e7fa      	b.n	8003340 <_ZN4mbed8AnalogIn4lockEv+0x8>
 800334a:	46c0      	nop			; (mov r8, r8)
 800334c:	20000bec 	.word	0x20000bec

08003350 <_ZN4mbed8AnalogIn6unlockEv>:
        if (NULL == _ptr) {
 8003350:	4b04      	ldr	r3, [pc, #16]	; (8003364 <_ZN4mbed8AnalogIn6unlockEv+0x14>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d000      	beq.n	800335a <_ZN4mbed8AnalogIn6unlockEv+0xa>

    virtual void unlock()
    {
        _mutex->unlock();
    }
 8003358:	4770      	bx	lr
                _ptr = new (_data) T();
 800335a:	4b02      	ldr	r3, [pc, #8]	; (8003364 <_ZN4mbed8AnalogIn6unlockEv+0x14>)
 800335c:	1d1a      	adds	r2, r3, #4
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	e7fa      	b.n	8003358 <_ZN4mbed8AnalogIn6unlockEv+0x8>
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	20000bec 	.word	0x20000bec

08003368 <_Z11rutina_mpapv>:


	static char numfase = 1;


		if(dir==0){				// Sentido horario
 8003368:	4b36      	ldr	r3, [pc, #216]	; (8003444 <_Z11rutina_mpapv+0xdc>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10a      	bne.n	8003386 <_Z11rutina_mpapv+0x1e>

			numfase++;
 8003370:	4a35      	ldr	r2, [pc, #212]	; (8003448 <_Z11rutina_mpapv+0xe0>)
 8003372:	7813      	ldrb	r3, [r2, #0]
 8003374:	3301      	adds	r3, #1
 8003376:	b2db      	uxtb	r3, r3
 8003378:	7013      	strb	r3, [r2, #0]

			if(numfase>=5){		// Si numfase se pasa de 5, lo pongo a 1
 800337a:	2b04      	cmp	r3, #4
 800337c:	dd05      	ble.n	800338a <_Z11rutina_mpapv+0x22>
				numfase = 1;
 800337e:	2201      	movs	r2, #1
 8003380:	4b31      	ldr	r3, [pc, #196]	; (8003448 <_Z11rutina_mpapv+0xe0>)
 8003382:	701a      	strb	r2, [r3, #0]
 8003384:	e001      	b.n	800338a <_Z11rutina_mpapv+0x22>
			}

		}
		else if(dir==1){		// Sentido antihorario
 8003386:	2b01      	cmp	r3, #1
 8003388:	d01b      	beq.n	80033c2 <_Z11rutina_mpapv+0x5a>

				numfase = 4;	//

			}
		}
		switch(numfase){
 800338a:	4b2f      	ldr	r3, [pc, #188]	; (8003448 <_Z11rutina_mpapv+0xe0>)
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	2b02      	cmp	r3, #2
 8003390:	d035      	beq.n	80033fe <_Z11rutina_mpapv+0x96>
 8003392:	b2da      	uxtb	r2, r3
 8003394:	2a02      	cmp	r2, #2
 8003396:	d91f      	bls.n	80033d8 <_Z11rutina_mpapv+0x70>
 8003398:	2b03      	cmp	r3, #3
 800339a:	d041      	beq.n	8003420 <_Z11rutina_mpapv+0xb8>
 800339c:	2b04      	cmp	r3, #4
 800339e:	d12d      	bne.n	80033fc <_Z11rutina_mpapv+0x94>
} gpio_t;

static inline void gpio_write(gpio_t *obj, int value)
{
    if (value) {
        *obj->reg_set = obj->mask;
 80033a0:	4b2a      	ldr	r3, [pc, #168]	; (800344c <_Z11rutina_mpapv+0xe4>)
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6013      	str	r3, [r2, #0]
    } else {
#ifdef GPIO_IP_WITHOUT_BRR
        *obj->reg_clr = obj->mask << 16;
#else
        *obj->reg_clr = obj->mask;
 80033a8:	4b29      	ldr	r3, [pc, #164]	; (8003450 <_Z11rutina_mpapv+0xe8>)
 80033aa:	68da      	ldr	r2, [r3, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6013      	str	r3, [r2, #0]
 80033b0:	4b28      	ldr	r3, [pc, #160]	; (8003454 <_Z11rutina_mpapv+0xec>)
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6013      	str	r3, [r2, #0]
        *obj->reg_set = obj->mask;
 80033b8:	4b27      	ldr	r3, [pc, #156]	; (8003458 <_Z11rutina_mpapv+0xf0>)
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6013      	str	r3, [r2, #0]

		}



}
 80033c0:	e01c      	b.n	80033fc <_Z11rutina_mpapv+0x94>
			numfase--;
 80033c2:	4a21      	ldr	r2, [pc, #132]	; (8003448 <_Z11rutina_mpapv+0xe0>)
 80033c4:	7813      	ldrb	r3, [r2, #0]
 80033c6:	3b01      	subs	r3, #1
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	7013      	strb	r3, [r2, #0]
			if(numfase<=0){		// Si llega a 0, numfase lo pongo a 4
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	dcdc      	bgt.n	800338a <_Z11rutina_mpapv+0x22>
				numfase = 4;	//
 80033d0:	2204      	movs	r2, #4
 80033d2:	4b1d      	ldr	r3, [pc, #116]	; (8003448 <_Z11rutina_mpapv+0xe0>)
 80033d4:	701a      	strb	r2, [r3, #0]
 80033d6:	e7d8      	b.n	800338a <_Z11rutina_mpapv+0x22>
		switch(numfase){
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d10f      	bne.n	80033fc <_Z11rutina_mpapv+0x94>
 80033dc:	4b1b      	ldr	r3, [pc, #108]	; (800344c <_Z11rutina_mpapv+0xe4>)
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6013      	str	r3, [r2, #0]
 80033e4:	4b1a      	ldr	r3, [pc, #104]	; (8003450 <_Z11rutina_mpapv+0xe8>)
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6013      	str	r3, [r2, #0]
        *obj->reg_clr = obj->mask;
 80033ec:	4b19      	ldr	r3, [pc, #100]	; (8003454 <_Z11rutina_mpapv+0xec>)
 80033ee:	68da      	ldr	r2, [r3, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	6013      	str	r3, [r2, #0]
 80033f4:	4b18      	ldr	r3, [pc, #96]	; (8003458 <_Z11rutina_mpapv+0xf0>)
 80033f6:	68da      	ldr	r2, [r3, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	6013      	str	r3, [r2, #0]
}
 80033fc:	4770      	bx	lr
 80033fe:	4b13      	ldr	r3, [pc, #76]	; (800344c <_Z11rutina_mpapv+0xe4>)
 8003400:	68da      	ldr	r2, [r3, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6013      	str	r3, [r2, #0]
        *obj->reg_set = obj->mask;
 8003406:	4b12      	ldr	r3, [pc, #72]	; (8003450 <_Z11rutina_mpapv+0xe8>)
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6013      	str	r3, [r2, #0]
 800340e:	4b11      	ldr	r3, [pc, #68]	; (8003454 <_Z11rutina_mpapv+0xec>)
 8003410:	689a      	ldr	r2, [r3, #8]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6013      	str	r3, [r2, #0]
        *obj->reg_clr = obj->mask;
 8003416:	4b10      	ldr	r3, [pc, #64]	; (8003458 <_Z11rutina_mpapv+0xf0>)
 8003418:	68da      	ldr	r2, [r3, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	e7ed      	b.n	80033fc <_Z11rutina_mpapv+0x94>
 8003420:	4b0a      	ldr	r3, [pc, #40]	; (800344c <_Z11rutina_mpapv+0xe4>)
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6013      	str	r3, [r2, #0]
 8003428:	4b09      	ldr	r3, [pc, #36]	; (8003450 <_Z11rutina_mpapv+0xe8>)
 800342a:	68da      	ldr	r2, [r3, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	6013      	str	r3, [r2, #0]
        *obj->reg_set = obj->mask;
 8003430:	4b08      	ldr	r3, [pc, #32]	; (8003454 <_Z11rutina_mpapv+0xec>)
 8003432:	689a      	ldr	r2, [r3, #8]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	6013      	str	r3, [r2, #0]
 8003438:	4b07      	ldr	r3, [pc, #28]	; (8003458 <_Z11rutina_mpapv+0xf0>)
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	6013      	str	r3, [r2, #0]
 8003440:	e7dc      	b.n	80033fc <_Z11rutina_mpapv+0x94>
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	200008f8 	.word	0x200008f8
 8003448:	200000c4 	.word	0x200000c4
 800344c:	20000880 	.word	0x20000880
 8003450:	2000089c 	.word	0x2000089c
 8003454:	200008b8 	.word	0x200008b8
 8003458:	200008d4 	.word	0x200008d4

0800345c <_ZN4mbed8CallbackIFvvEE13function_callIPS1_EEvPKv>:
        _ops = &ops;
    }

    // Function attributes
    template <typename F>
    static R function_call(const void *p)
 800345c:	b510      	push	{r4, lr}
    {
        return (*(F *)p)();
 800345e:	6803      	ldr	r3, [r0, #0]
 8003460:	4798      	blx	r3
    }
 8003462:	bd10      	pop	{r4, pc}

08003464 <_ZN4mbed8CallbackIFvvEE13function_moveIPS1_EEvPvPKv>:

    template <typename F>
    static void function_move(void *d, const void *p)
    {
        new (d) F(*(F *)p);
 8003464:	2800      	cmp	r0, #0
 8003466:	d001      	beq.n	800346c <_ZN4mbed8CallbackIFvvEE13function_moveIPS1_EEvPvPKv+0x8>
 8003468:	680b      	ldr	r3, [r1, #0]
 800346a:	6003      	str	r3, [r0, #0]
    }
 800346c:	4770      	bx	lr

0800346e <_ZN4mbed8CallbackIFvvEE13function_dtorIPS1_EEvPv>:

    template <typename F>
    static void function_dtor(void *p)
    {
        ((F *)p)->~F();
    }
 800346e:	4770      	bx	lr

08003470 <_Z11rutina_tempv>:
{
 8003470:	b570      	push	{r4, r5, r6, lr}
	if(enable_temp==1){
 8003472:	4b1b      	ldr	r3, [pc, #108]	; (80034e0 <_Z11rutina_tempv+0x70>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d000      	beq.n	800347c <_Z11rutina_tempv+0xc>
}
 800347a:	bd70      	pop	{r4, r5, r6, pc}
        lock();
 800347c:	4c19      	ldr	r4, [pc, #100]	; (80034e4 <_Z11rutina_tempv+0x74>)
 800347e:	6823      	ldr	r3, [r4, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	0020      	movs	r0, r4
 8003484:	4798      	blx	r3
        float ret = analogin_read(&_adc);
 8003486:	1d20      	adds	r0, r4, #4
 8003488:	f005 f918 	bl	80086bc <analogin_read>
 800348c:	1c05      	adds	r5, r0, #0
        unlock();
 800348e:	6823      	ldr	r3, [r4, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	0020      	movs	r0, r4
 8003494:	4798      	blx	r3
		temp = stemp.read()*330;         // Leer temperatura
 8003496:	4914      	ldr	r1, [pc, #80]	; (80034e8 <_Z11rutina_tempv+0x78>)
 8003498:	1c28      	adds	r0, r5, #0
 800349a:	f7fd fd2b 	bl	8000ef4 <__aeabi_fmul>
 800349e:	1c05      	adds	r5, r0, #0
 80034a0:	4b12      	ldr	r3, [pc, #72]	; (80034ec <_Z11rutina_tempv+0x7c>)
 80034a2:	6018      	str	r0, [r3, #0]
		trama[0]=   0x30;
 80034a4:	4c12      	ldr	r4, [pc, #72]	; (80034f0 <_Z11rutina_tempv+0x80>)
 80034a6:	2330      	movs	r3, #48	; 0x30
 80034a8:	7023      	strb	r3, [r4, #0]
		trama[1]=  (char) temp;			 					// Parte entera de la temperatura
 80034aa:	f7fd f88b 	bl	80005c4 <__aeabi_f2uiz>
 80034ae:	b2c0      	uxtb	r0, r0
 80034b0:	7060      	strb	r0, [r4, #1]
		trama[2]=  (char)((temp-trama[1])*100.0); 			// Parte decimal, solo dos decimales.
 80034b2:	f7fd fffb 	bl	80014ac <__aeabi_i2f>
 80034b6:	1c01      	adds	r1, r0, #0
 80034b8:	1c28      	adds	r0, r5, #0
 80034ba:	f7fd fe3b 	bl	8001134 <__aeabi_fsub>
 80034be:	f7ff fe33 	bl	8003128 <__aeabi_f2d>
 80034c2:	2200      	movs	r2, #0
 80034c4:	4b0b      	ldr	r3, [pc, #44]	; (80034f4 <_Z11rutina_tempv+0x84>)
 80034c6:	f7fe ffcb 	bl	8002460 <__aeabi_dmul>
 80034ca:	f7fd f893 	bl	80005f4 <__aeabi_d2uiz>
 80034ce:	70a0      	strb	r0, [r4, #2]
		trama[3]=   0xE0;
 80034d0:	23e0      	movs	r3, #224	; 0xe0
 80034d2:	70e3      	strb	r3, [r4, #3]
		pc.printf(trama);
 80034d4:	0021      	movs	r1, r4
 80034d6:	4808      	ldr	r0, [pc, #32]	; (80034f8 <_Z11rutina_tempv+0x88>)
 80034d8:	30bc      	adds	r0, #188	; 0xbc
 80034da:	f001 ff03 	bl	80052e4 <_ZN4mbed6Stream6printfEPKcz>
}
 80034de:	e7cc      	b.n	800347a <_Z11rutina_tempv+0xa>
 80034e0:	20000908 	.word	0x20000908
 80034e4:	20000a74 	.word	0x20000a74
 80034e8:	43a50000 	.word	0x43a50000
 80034ec:	20000bd0 	.word	0x20000bd0
 80034f0:	20000bd8 	.word	0x20000bd8
 80034f4:	40590000 	.word	0x40590000
 80034f8:	2000092c 	.word	0x2000092c

080034fc <_Z14rutina_displayv>:




//------------------------------------RUTINA DISPLAY------------------------------------//
void rutina_display(){
 80034fc:	b510      	push	{r4, lr}



		oled.locate(3,0);
 80034fe:	4c17      	ldr	r4, [pc, #92]	; (800355c <_Z14rutina_displayv+0x60>)
 8003500:	2200      	movs	r2, #0
 8003502:	2103      	movs	r1, #3
 8003504:	0020      	movs	r0, r4
 8003506:	f006 fa89 	bl	8009a1c <_ZN7SSD13066locateEcc>
		oled.printf("Temp: %4.1f", temp);
 800350a:	4b15      	ldr	r3, [pc, #84]	; (8003560 <_Z14rutina_displayv+0x64>)
 800350c:	6818      	ldr	r0, [r3, #0]
 800350e:	f7ff fe0b 	bl	8003128 <__aeabi_f2d>
 8003512:	0002      	movs	r2, r0
 8003514:	000b      	movs	r3, r1
 8003516:	4913      	ldr	r1, [pc, #76]	; (8003564 <_Z14rutina_displayv+0x68>)
 8003518:	0020      	movs	r0, r4
 800351a:	f006 fb09 	bl	8009b30 <_ZN7SSD13066printfEPKcz>
		oled.locate(4,0);
 800351e:	2200      	movs	r2, #0
 8003520:	2104      	movs	r1, #4
 8003522:	0020      	movs	r0, r4
 8003524:	f006 fa7a 	bl	8009a1c <_ZN7SSD13066locateEcc>
		oled.printf("Pos: %4.1f", grados);
 8003528:	4b0f      	ldr	r3, [pc, #60]	; (8003568 <_Z14rutina_displayv+0x6c>)
 800352a:	6818      	ldr	r0, [r3, #0]
 800352c:	f7ff fdfc 	bl	8003128 <__aeabi_f2d>
 8003530:	0002      	movs	r2, r0
 8003532:	000b      	movs	r3, r1
 8003534:	490d      	ldr	r1, [pc, #52]	; (800356c <_Z14rutina_displayv+0x70>)
 8003536:	0020      	movs	r0, r4
 8003538:	f006 fafa 	bl	8009b30 <_ZN7SSD13066printfEPKcz>
		oled.locate(5,0);
 800353c:	2200      	movs	r2, #0
 800353e:	2105      	movs	r1, #5
 8003540:	0020      	movs	r0, r4
 8003542:	f006 fa6b 	bl	8009a1c <_ZN7SSD13066locateEcc>
		oled.printf("Vel: %4.1f", vel_motor);
 8003546:	4b0a      	ldr	r3, [pc, #40]	; (8003570 <_Z14rutina_displayv+0x74>)
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	490a      	ldr	r1, [pc, #40]	; (8003574 <_Z14rutina_displayv+0x78>)
 800354c:	0020      	movs	r0, r4
 800354e:	f006 faef 	bl	8009b30 <_ZN7SSD13066printfEPKcz>



		oled.redraw();
 8003552:	0020      	movs	r0, r4
 8003554:	f006 fa68 	bl	8009a28 <_ZN7SSD13066redrawEv>


}
 8003558:	bd10      	pop	{r4, pc}
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	20000914 	.word	0x20000914
 8003560:	20000bd0 	.word	0x20000bd0
 8003564:	0800f62c 	.word	0x0800f62c
 8003568:	20000910 	.word	0x20000910
 800356c:	0800f638 	.word	0x0800f638
 8003570:	20000be4 	.word	0x20000be4
 8003574:	0800f644 	.word	0x0800f644

08003578 <_ZN7SSD1306D1Ev>:
     * @param y y-coordinate (0-63) of a point inside the area to fill, not plotted
     * @param refresh (optional) Force an actual screen redraw after the operation
     */
    void fill (char x, char y, bool refresh=false);
    
    virtual ~SSD1306 () {
 8003578:	b510      	push	{r4, lr}
 800357a:	0004      	movs	r4, r0
 800357c:	4b07      	ldr	r3, [pc, #28]	; (800359c <_ZN7SSD1306D1Ev+0x24>)
 800357e:	6003      	str	r3, [r0, #0]
        if (!do_not_delete_bus)
 8003580:	7c03      	ldrb	r3, [r0, #16]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d105      	bne.n	8003592 <_ZN7SSD1306D1Ev+0x1a>
            delete bus;
 8003586:	6840      	ldr	r0, [r0, #4]
 8003588:	2800      	cmp	r0, #0
 800358a:	d002      	beq.n	8003592 <_ZN7SSD1306D1Ev+0x1a>
 800358c:	6803      	ldr	r3, [r0, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	4798      	blx	r3
        delete fb;
 8003592:	68e0      	ldr	r0, [r4, #12]
 8003594:	f002 fbce 	bl	8005d34 <_ZdlPv>
    }
 8003598:	0020      	movs	r0, r4
 800359a:	bd10      	pop	{r4, pc}
 800359c:	0800f618 	.word	0x0800f618

080035a0 <_ZN4mbed8AnalogInD0Ev>:
    virtual ~AnalogIn()
 80035a0:	b510      	push	{r4, lr}
 80035a2:	0004      	movs	r4, r0
    }
 80035a4:	f002 fbc6 	bl	8005d34 <_ZdlPv>
 80035a8:	0020      	movs	r0, r4
 80035aa:	bd10      	pop	{r4, pc}

080035ac <_ZN4mbed6PwmOutD1Ev>:
        core_util_critical_section_enter();
        pwmout_init(&_pwm, pin);
        core_util_critical_section_exit();
    }

    ~PwmOut()
 80035ac:	b510      	push	{r4, lr}
 80035ae:	0004      	movs	r4, r0
    {
        core_util_critical_section_enter();
 80035b0:	f001 fef0 	bl	8005394 <core_util_critical_section_enter>
    }

    /** Unlock deep sleep in case it is locked */
    void unlock_deep_sleep()
    {
        if (_deep_sleep_locked == true) {
 80035b4:	7e23      	ldrb	r3, [r4, #24]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d103      	bne.n	80035c2 <_ZN4mbed6PwmOutD1Ev+0x16>
        core_util_critical_section_exit();
 80035ba:	f001 fef5 	bl	80053a8 <core_util_critical_section_exit>
    }
 80035be:	0020      	movs	r0, r4
 80035c0:	bd10      	pop	{r4, pc}
            sleep_manager_unlock_deep_sleep();
 80035c2:	f001 fa39 	bl	8004a38 <sleep_manager_unlock_deep_sleep_internal>
            _deep_sleep_locked = false;
 80035c6:	2300      	movs	r3, #0
 80035c8:	7623      	strb	r3, [r4, #24]
 80035ca:	e7f6      	b.n	80035ba <_ZN4mbed6PwmOutD1Ev+0xe>

080035cc <_ZN4mbed6TickerD1Ev>:
    void attach_us(T *obj, M method, us_timestamp_t t)
    {
        attach_us(Callback<void()>(obj, method), t);
    }

    virtual ~Ticker()
 80035cc:	b510      	push	{r4, lr}
 80035ce:	0004      	movs	r4, r0
    {
 80035d0:	4b07      	ldr	r3, [pc, #28]	; (80035f0 <_ZN4mbed6TickerD1Ev+0x24>)
 80035d2:	6003      	str	r3, [r0, #0]
        detach();
 80035d4:	f001 f8a8 	bl	8004728 <_ZN4mbed6Ticker6detachEv>
    {
 80035d8:	0020      	movs	r0, r4
 80035da:	3028      	adds	r0, #40	; 0x28
        if (_ops) {
 80035dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <_ZN4mbed6TickerD1Ev+0x1a>
            _ops->dtor(this);
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	4798      	blx	r3
 80035e6:	0020      	movs	r0, r4
 80035e8:	f001 f91c 	bl	8004824 <_ZN4mbed10TimerEventD1Ev>
    }
 80035ec:	0020      	movs	r0, r4
 80035ee:	bd10      	pop	{r4, pc}
 80035f0:	0800f718 	.word	0x0800f718

080035f4 <_ZN4mbed6SerialD1Ev>:
 *     pc.printf("Hello World\n");
 * }
 * @endcode
 * @ingroup drivers
 */
class Serial : public SerialBase, public Stream, private NonCopyable<Serial> {
 80035f4:	b510      	push	{r4, lr}
 80035f6:	0004      	movs	r4, r0
 80035f8:	4b08      	ldr	r3, [pc, #32]	; (800361c <_ZN4mbed6SerialD1Ev+0x28>)
 80035fa:	6003      	str	r3, [r0, #0]
 80035fc:	0019      	movs	r1, r3
 80035fe:	3120      	adds	r1, #32
 8003600:	22bc      	movs	r2, #188	; 0xbc
 8003602:	5081      	str	r1, [r0, r2]
 8003604:	3380      	adds	r3, #128	; 0x80
 8003606:	3204      	adds	r2, #4
 8003608:	5083      	str	r3, [r0, r2]
 800360a:	30bc      	adds	r0, #188	; 0xbc
 800360c:	f001 fe40 	bl	8005290 <_ZN4mbed6StreamD1Ev>
 8003610:	0020      	movs	r0, r4
 8003612:	f001 f821 	bl	8004658 <_ZN4mbed10SerialBaseD1Ev>
 8003616:	0020      	movs	r0, r4
 8003618:	bd10      	pop	{r4, pc}
 800361a:	46c0      	nop			; (mov r8, r8)
 800361c:	0800f670 	.word	0x0800f670

08003620 <_ZThn188_N4mbed6SerialD1Ev>:
 8003620:	b408      	push	{r3}
 8003622:	4b02      	ldr	r3, [pc, #8]	; (800362c <_ZThn188_N4mbed6SerialD1Ev+0xc>)
 8003624:	469c      	mov	ip, r3
 8003626:	38bc      	subs	r0, #188	; 0xbc
 8003628:	bc08      	pop	{r3}
 800362a:	4760      	bx	ip
 800362c:	080035f5 	.word	0x080035f5

08003630 <_ZThn192_N4mbed6SerialD1Ev>:
 8003630:	b408      	push	{r3}
 8003632:	4b02      	ldr	r3, [pc, #8]	; (800363c <_ZThn192_N4mbed6SerialD1Ev+0xc>)
 8003634:	469c      	mov	ip, r3
 8003636:	38c0      	subs	r0, #192	; 0xc0
 8003638:	bc08      	pop	{r3}
 800363a:	4760      	bx	ip
 800363c:	080035f5 	.word	0x080035f5

08003640 <_ZN7SSD1306D0Ev>:
    virtual ~SSD1306 () {
 8003640:	b510      	push	{r4, lr}
 8003642:	0004      	movs	r4, r0
 8003644:	4b09      	ldr	r3, [pc, #36]	; (800366c <_ZN7SSD1306D0Ev+0x2c>)
 8003646:	6003      	str	r3, [r0, #0]
        if (!do_not_delete_bus)
 8003648:	7c03      	ldrb	r3, [r0, #16]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d105      	bne.n	800365a <_ZN7SSD1306D0Ev+0x1a>
            delete bus;
 800364e:	6840      	ldr	r0, [r0, #4]
 8003650:	2800      	cmp	r0, #0
 8003652:	d002      	beq.n	800365a <_ZN7SSD1306D0Ev+0x1a>
 8003654:	6803      	ldr	r3, [r0, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	4798      	blx	r3
        delete fb;
 800365a:	68e0      	ldr	r0, [r4, #12]
 800365c:	f002 fb6a 	bl	8005d34 <_ZdlPv>
    }
 8003660:	0020      	movs	r0, r4
 8003662:	f002 fb67 	bl	8005d34 <_ZdlPv>
 8003666:	0020      	movs	r0, r4
 8003668:	bd10      	pop	{r4, pc}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	0800f618 	.word	0x0800f618

08003670 <_Z10leer_seriev>:

//------------------------------------RUTINA SERIE------------------------------------//
void leer_serie()   
{
 8003670:	b570      	push	{r4, r5, r6, lr}
 8003672:	b092      	sub	sp, #72	; 0x48
	trama_rx[0]=trama_rx[1];
 8003674:	4cc6      	ldr	r4, [pc, #792]	; (8003990 <_Z10leer_seriev+0x320>)
 8003676:	7863      	ldrb	r3, [r4, #1]
 8003678:	7023      	strb	r3, [r4, #0]
	trama_rx[1]=trama_rx[2];
 800367a:	78a3      	ldrb	r3, [r4, #2]
 800367c:	7063      	strb	r3, [r4, #1]
	trama_rx[2]=trama_rx[3];
 800367e:	78e3      	ldrb	r3, [r4, #3]
 8003680:	70a3      	strb	r3, [r4, #2]
	trama_rx[3]=pc.getc();
 8003682:	48c4      	ldr	r0, [pc, #784]	; (8003994 <_Z10leer_seriev+0x324>)
 8003684:	30bc      	adds	r0, #188	; 0xbc
 8003686:	f001 fe1b 	bl	80052c0 <_ZN4mbed6Stream4getcEv>
 800368a:	b2c0      	uxtb	r0, r0
 800368c:	70e0      	strb	r0, [r4, #3]

	if(trama_rx[3]== 0xE0){							// TRAMA OK
 800368e:	28e0      	cmp	r0, #224	; 0xe0
 8003690:	d001      	beq.n	8003696 <_Z10leer_seriev+0x26>
			oled.cls();

		}
	}

}
 8003692:	b012      	add	sp, #72	; 0x48
 8003694:	bd70      	pop	{r4, r5, r6, pc}
		if(trama_rx[0]==0x54){						// "T" Lectura de la temperatura
 8003696:	4bbe      	ldr	r3, [pc, #760]	; (8003990 <_Z10leer_seriev+0x320>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	2b54      	cmp	r3, #84	; 0x54
 800369c:	d032      	beq.n	8003704 <_Z10leer_seriev+0x94>
		}else if(trama_rx[0]==0x50){				// "P" Activar control del servo por potencimetro
 800369e:	2b50      	cmp	r3, #80	; 0x50
 80036a0:	d100      	bne.n	80036a4 <_Z10leer_seriev+0x34>
 80036a2:	e096      	b.n	80037d2 <_Z10leer_seriev+0x162>
		}else if(trama_rx[0]==0x53){				// "S" Posicionar el servo
 80036a4:	2b53      	cmp	r3, #83	; 0x53
 80036a6:	d100      	bne.n	80036aa <_Z10leer_seriev+0x3a>
 80036a8:	e09a      	b.n	80037e0 <_Z10leer_seriev+0x170>
		}else if(trama_rx[0]==0x41){				// "A" Movimiento de apertura y cierre del servo
 80036aa:	2b41      	cmp	r3, #65	; 0x41
 80036ac:	d100      	bne.n	80036b0 <_Z10leer_seriev+0x40>
 80036ae:	e0b8      	b.n	8003822 <_Z10leer_seriev+0x1b2>
		else if(trama_rx[0]==0x4D){					// "M" Girar el motor paso a paso a la velocidad indicada
 80036b0:	2b4d      	cmp	r3, #77	; 0x4d
 80036b2:	d100      	bne.n	80036b6 <_Z10leer_seriev+0x46>
 80036b4:	e0c7      	b.n	8003846 <_Z10leer_seriev+0x1d6>
		}else if(trama_rx[0]==0x44){				// "D" Girar el motor paso a paso a la derecha (horario)
 80036b6:	2b44      	cmp	r3, #68	; 0x44
 80036b8:	d100      	bne.n	80036bc <_Z10leer_seriev+0x4c>
 80036ba:	e126      	b.n	800390a <_Z10leer_seriev+0x29a>
		}else if(trama_rx[0]==0x49){				// "I" Girar el motor paso a paso a la izquierda (antihorario)
 80036bc:	2b49      	cmp	r3, #73	; 0x49
 80036be:	d100      	bne.n	80036c2 <_Z10leer_seriev+0x52>
 80036c0:	e127      	b.n	8003912 <_Z10leer_seriev+0x2a2>
		}else if(trama_rx[0]==0x58){				// "X" Visualizar el estado de sistema en el display
 80036c2:	2b58      	cmp	r3, #88	; 0x58
 80036c4:	d100      	bne.n	80036c8 <_Z10leer_seriev+0x58>
 80036c6:	e128      	b.n	800391a <_Z10leer_seriev+0x2aa>
		}else if(trama_rx[0]==0x43){				// "C" Cancelar todos los comandos
 80036c8:	2b43      	cmp	r3, #67	; 0x43
 80036ca:	d1e2      	bne.n	8003692 <_Z10leer_seriev+0x22>
			enable_pot_servo=0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	4ab2      	ldr	r2, [pc, #712]	; (8003998 <_Z10leer_seriev+0x328>)
 80036d0:	6013      	str	r3, [r2, #0]
			enable_servo=0;
 80036d2:	4ab2      	ldr	r2, [pc, #712]	; (800399c <_Z10leer_seriev+0x32c>)
 80036d4:	6013      	str	r3, [r2, #0]
			enable_temp=0;
 80036d6:	4ab2      	ldr	r2, [pc, #712]	; (80039a0 <_Z10leer_seriev+0x330>)
 80036d8:	6013      	str	r3, [r2, #0]
			enable_AC=0;
 80036da:	4ab2      	ldr	r2, [pc, #712]	; (80039a4 <_Z10leer_seriev+0x334>)
 80036dc:	6013      	str	r3, [r2, #0]
			t_pap.detach();
 80036de:	48b2      	ldr	r0, [pc, #712]	; (80039a8 <_Z10leer_seriev+0x338>)
 80036e0:	f001 f822 	bl	8004728 <_ZN4mbed6Ticker6detachEv>
			t_temp.detach();
 80036e4:	48b1      	ldr	r0, [pc, #708]	; (80039ac <_Z10leer_seriev+0x33c>)
 80036e6:	f001 f81f 	bl	8004728 <_ZN4mbed6Ticker6detachEv>
			t_oled.detach();
 80036ea:	48b1      	ldr	r0, [pc, #708]	; (80039b0 <_Z10leer_seriev+0x340>)
 80036ec:	f001 f81c 	bl	8004728 <_ZN4mbed6Ticker6detachEv>
			oled.redraw();
 80036f0:	4cb0      	ldr	r4, [pc, #704]	; (80039b4 <_Z10leer_seriev+0x344>)
 80036f2:	0020      	movs	r0, r4
 80036f4:	f006 f998 	bl	8009a28 <_ZN7SSD13066redrawEv>
			oled.cls();
 80036f8:	2200      	movs	r2, #0
 80036fa:	2100      	movs	r1, #0
 80036fc:	0020      	movs	r0, r4
 80036fe:	f006 fa61 	bl	8009bc4 <_ZN7SSD13063clsEPcb>
}
 8003702:	e7c6      	b.n	8003692 <_Z10leer_seriev+0x22>
			enable_temp=1;
 8003704:	2201      	movs	r2, #1
 8003706:	4ba6      	ldr	r3, [pc, #664]	; (80039a0 <_Z10leer_seriev+0x330>)
 8003708:	601a      	str	r2, [r3, #0]
			t_act=(float)trama_rx[1];
 800370a:	4ba1      	ldr	r3, [pc, #644]	; (8003990 <_Z10leer_seriev+0x320>)
 800370c:	7858      	ldrb	r0, [r3, #1]
 800370e:	f7fd ff1d 	bl	800154c <__aeabi_ui2f>
 8003712:	4da9      	ldr	r5, [pc, #676]	; (80039b8 <_Z10leer_seriev+0x348>)
 8003714:	6028      	str	r0, [r5, #0]
			t_temp.detach();
 8003716:	48a5      	ldr	r0, [pc, #660]	; (80039ac <_Z10leer_seriev+0x33c>)
 8003718:	f001 f806 	bl	8004728 <_ZN4mbed6Ticker6detachEv>
        memset(this, 0, sizeof(Callback));
 800371c:	2210      	movs	r2, #16
 800371e:	2100      	movs	r1, #0
 8003720:	a802      	add	r0, sp, #8
 8003722:	f007 fc8f 	bl	800b044 <memset>
        new (this) F(f);
 8003726:	4ba5      	ldr	r3, [pc, #660]	; (80039bc <_Z10leer_seriev+0x34c>)
 8003728:	9302      	str	r3, [sp, #8]
        _ops = &ops;
 800372a:	4ca5      	ldr	r4, [pc, #660]	; (80039c0 <_Z10leer_seriev+0x350>)
 800372c:	9405      	str	r4, [sp, #20]
			t_temp.attach(rutina_temp,t_act*0.01);
 800372e:	6828      	ldr	r0, [r5, #0]
 8003730:	f7ff fcfa 	bl	8003128 <__aeabi_f2d>
 8003734:	4aa3      	ldr	r2, [pc, #652]	; (80039c4 <_Z10leer_seriev+0x354>)
 8003736:	4ba4      	ldr	r3, [pc, #656]	; (80039c8 <_Z10leer_seriev+0x358>)
 8003738:	f7fe fe92 	bl	8002460 <__aeabi_dmul>
 800373c:	f7ff fd46 	bl	80031cc <__aeabi_d2f>
 8003740:	1c05      	adds	r5, r0, #0
        if (func._ops) {
 8003742:	2c00      	cmp	r4, #0
 8003744:	d003      	beq.n	800374e <_Z10leer_seriev+0xde>
            func._ops->move(this, &func);
 8003746:	6863      	ldr	r3, [r4, #4]
 8003748:	a902      	add	r1, sp, #8
 800374a:	a80e      	add	r0, sp, #56	; 0x38
 800374c:	4798      	blx	r3
        _ops = func._ops;
 800374e:	9b05      	ldr	r3, [sp, #20]
 8003750:	9311      	str	r3, [sp, #68]	; 0x44
        attach_us(func, t * 1000000.0f);
 8003752:	499e      	ldr	r1, [pc, #632]	; (80039cc <_Z10leer_seriev+0x35c>)
 8003754:	1c28      	adds	r0, r5, #0
 8003756:	f7fd fbcd 	bl	8000ef4 <__aeabi_fmul>
 800375a:	f7fc ff69 	bl	8000630 <__aeabi_f2ulz>
 800375e:	0004      	movs	r4, r0
 8003760:	000d      	movs	r5, r1
        core_util_critical_section_enter();
 8003762:	f001 fe17 	bl	8005394 <core_util_critical_section_enter>
        return _ops;
 8003766:	4b91      	ldr	r3, [pc, #580]	; (80039ac <_Z10leer_seriev+0x33c>)
 8003768:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (!_function && _lock_deepsleep) {
 800376a:	2b00      	cmp	r3, #0
 800376c:	d02a      	beq.n	80037c4 <_Z10leer_seriev+0x154>
 800376e:	2300      	movs	r3, #0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d12b      	bne.n	80037cc <_Z10leer_seriev+0x15c>
        if (_ops) {
 8003774:	4b8d      	ldr	r3, [pc, #564]	; (80039ac <_Z10leer_seriev+0x33c>)
 8003776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003778:	2b00      	cmp	r3, #0
 800377a:	d003      	beq.n	8003784 <_Z10leer_seriev+0x114>
            _ops->dtor(this);
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	488b      	ldr	r0, [pc, #556]	; (80039ac <_Z10leer_seriev+0x33c>)
 8003780:	3028      	adds	r0, #40	; 0x28
 8003782:	4798      	blx	r3
        if (func._ops) {
 8003784:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003786:	2b00      	cmp	r3, #0
 8003788:	d004      	beq.n	8003794 <_Z10leer_seriev+0x124>
            func._ops->move(this, &func);
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	a90e      	add	r1, sp, #56	; 0x38
 800378e:	4887      	ldr	r0, [pc, #540]	; (80039ac <_Z10leer_seriev+0x33c>)
 8003790:	3028      	adds	r0, #40	; 0x28
 8003792:	4798      	blx	r3
        _ops = func._ops;
 8003794:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003796:	9301      	str	r3, [sp, #4]
 8003798:	4884      	ldr	r0, [pc, #528]	; (80039ac <_Z10leer_seriev+0x33c>)
 800379a:	6343      	str	r3, [r0, #52]	; 0x34
        setup(t);
 800379c:	0022      	movs	r2, r4
 800379e:	002b      	movs	r3, r5
 80037a0:	f000 fff8 	bl	8004794 <_ZN4mbed6Ticker5setupEy>
        core_util_critical_section_exit();
 80037a4:	f001 fe00 	bl	80053a8 <core_util_critical_section_exit>
        if (_ops) {
 80037a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d002      	beq.n	80037b4 <_Z10leer_seriev+0x144>
            _ops->dtor(this);
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	a80e      	add	r0, sp, #56	; 0x38
 80037b2:	4798      	blx	r3
        if (_ops) {
 80037b4:	9b05      	ldr	r3, [sp, #20]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d100      	bne.n	80037bc <_Z10leer_seriev+0x14c>
 80037ba:	e76a      	b.n	8003692 <_Z10leer_seriev+0x22>
            _ops->dtor(this);
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	a802      	add	r0, sp, #8
 80037c0:	4798      	blx	r3
 80037c2:	e766      	b.n	8003692 <_Z10leer_seriev+0x22>
        if (!_function && _lock_deepsleep) {
 80037c4:	3338      	adds	r3, #56	; 0x38
 80037c6:	4a79      	ldr	r2, [pc, #484]	; (80039ac <_Z10leer_seriev+0x33c>)
 80037c8:	5cd3      	ldrb	r3, [r2, r3]
 80037ca:	e7d1      	b.n	8003770 <_Z10leer_seriev+0x100>
            sleep_manager_lock_deep_sleep();
 80037cc:	f001 f912 	bl	80049f4 <sleep_manager_lock_deep_sleep_internal>
 80037d0:	e7d0      	b.n	8003774 <_Z10leer_seriev+0x104>
			enable_servo=0;
 80037d2:	2200      	movs	r2, #0
 80037d4:	4b71      	ldr	r3, [pc, #452]	; (800399c <_Z10leer_seriev+0x32c>)
 80037d6:	601a      	str	r2, [r3, #0]
			enable_pot_servo=1;
 80037d8:	3201      	adds	r2, #1
 80037da:	4b6f      	ldr	r3, [pc, #444]	; (8003998 <_Z10leer_seriev+0x328>)
 80037dc:	601a      	str	r2, [r3, #0]
 80037de:	e758      	b.n	8003692 <_Z10leer_seriev+0x22>
			enable_pot_servo=0;
 80037e0:	2200      	movs	r2, #0
 80037e2:	4b6d      	ldr	r3, [pc, #436]	; (8003998 <_Z10leer_seriev+0x328>)
 80037e4:	601a      	str	r2, [r3, #0]
			enable_servo=1;
 80037e6:	3201      	adds	r2, #1
 80037e8:	4b6c      	ldr	r3, [pc, #432]	; (800399c <_Z10leer_seriev+0x32c>)
 80037ea:	601a      	str	r2, [r3, #0]
			grados=trama_rx[1];
 80037ec:	4b68      	ldr	r3, [pc, #416]	; (8003990 <_Z10leer_seriev+0x320>)
 80037ee:	7858      	ldrb	r0, [r3, #1]
 80037f0:	f7fd feac 	bl	800154c <__aeabi_ui2f>
 80037f4:	4b76      	ldr	r3, [pc, #472]	; (80039d0 <_Z10leer_seriev+0x360>)
 80037f6:	6018      	str	r0, [r3, #0]
			if(grados<=0){
 80037f8:	2100      	movs	r1, #0
 80037fa:	f7fc fe7b 	bl	80004f4 <__aeabi_fcmple>
 80037fe:	2800      	cmp	r0, #0
 8003800:	d10b      	bne.n	800381a <_Z10leer_seriev+0x1aa>
			}if(grados>=90){
 8003802:	4b73      	ldr	r3, [pc, #460]	; (80039d0 <_Z10leer_seriev+0x360>)
 8003804:	6818      	ldr	r0, [r3, #0]
 8003806:	4973      	ldr	r1, [pc, #460]	; (80039d4 <_Z10leer_seriev+0x364>)
 8003808:	f7fc fe88 	bl	800051c <__aeabi_fcmpge>
 800380c:	2800      	cmp	r0, #0
 800380e:	d100      	bne.n	8003812 <_Z10leer_seriev+0x1a2>
 8003810:	e73f      	b.n	8003692 <_Z10leer_seriev+0x22>
				grados=90;
 8003812:	4a70      	ldr	r2, [pc, #448]	; (80039d4 <_Z10leer_seriev+0x364>)
 8003814:	4b6e      	ldr	r3, [pc, #440]	; (80039d0 <_Z10leer_seriev+0x360>)
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	e73b      	b.n	8003692 <_Z10leer_seriev+0x22>
				grados=0;
 800381a:	2200      	movs	r2, #0
 800381c:	4b6c      	ldr	r3, [pc, #432]	; (80039d0 <_Z10leer_seriev+0x360>)
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	e7ef      	b.n	8003802 <_Z10leer_seriev+0x192>
			enable_servo=0;							// Desactivar control del servo-pot y servo
 8003822:	2300      	movs	r3, #0
 8003824:	4a5d      	ldr	r2, [pc, #372]	; (800399c <_Z10leer_seriev+0x32c>)
 8003826:	6013      	str	r3, [r2, #0]
			enable_pot_servo=0;
 8003828:	4a5b      	ldr	r2, [pc, #364]	; (8003998 <_Z10leer_seriev+0x328>)
 800382a:	6013      	str	r3, [r2, #0]
			enable_AC = 1;							// Activar abre cierra
 800382c:	3301      	adds	r3, #1
 800382e:	4a5d      	ldr	r2, [pc, #372]	; (80039a4 <_Z10leer_seriev+0x334>)
 8003830:	6013      	str	r3, [r2, #0]
			espera=trama_rx[1];
 8003832:	4a57      	ldr	r2, [pc, #348]	; (8003990 <_Z10leer_seriev+0x320>)
 8003834:	7850      	ldrb	r0, [r2, #1]
 8003836:	4968      	ldr	r1, [pc, #416]	; (80039d8 <_Z10leer_seriev+0x368>)
 8003838:	6008      	str	r0, [r1, #0]
			vel_barrido=trama_rx[2];
 800383a:	7891      	ldrb	r1, [r2, #2]
 800383c:	4a67      	ldr	r2, [pc, #412]	; (80039dc <_Z10leer_seriev+0x36c>)
 800383e:	6011      	str	r1, [r2, #0]
			Estado_servo=1;							// Mquina de estado. Estado inicial
 8003840:	4a67      	ldr	r2, [pc, #412]	; (80039e0 <_Z10leer_seriev+0x370>)
 8003842:	6013      	str	r3, [r2, #0]
 8003844:	e725      	b.n	8003692 <_Z10leer_seriev+0x22>
			vel_motor=trama_rx[1];
 8003846:	4b52      	ldr	r3, [pc, #328]	; (8003990 <_Z10leer_seriev+0x320>)
 8003848:	7858      	ldrb	r0, [r3, #1]
 800384a:	4b66      	ldr	r3, [pc, #408]	; (80039e4 <_Z10leer_seriev+0x374>)
 800384c:	6018      	str	r0, [r3, #0]
			time_pap = (60.0/(vel_motor*4096))*1000000;
 800384e:	0300      	lsls	r0, r0, #12
 8003850:	f7ff fbf0 	bl	8003034 <__aeabi_i2d>
 8003854:	0002      	movs	r2, r0
 8003856:	000b      	movs	r3, r1
 8003858:	2000      	movs	r0, #0
 800385a:	4963      	ldr	r1, [pc, #396]	; (80039e8 <_Z10leer_seriev+0x378>)
 800385c:	f7fe f9cc 	bl	8001bf8 <__aeabi_ddiv>
 8003860:	2200      	movs	r2, #0
 8003862:	4b62      	ldr	r3, [pc, #392]	; (80039ec <_Z10leer_seriev+0x37c>)
 8003864:	f7fe fdfc 	bl	8002460 <__aeabi_dmul>
 8003868:	f7ff fbb0 	bl	8002fcc <__aeabi_d2iz>
 800386c:	4c60      	ldr	r4, [pc, #384]	; (80039f0 <_Z10leer_seriev+0x380>)
 800386e:	6020      	str	r0, [r4, #0]
			t_pap.detach();
 8003870:	4d4d      	ldr	r5, [pc, #308]	; (80039a8 <_Z10leer_seriev+0x338>)
 8003872:	0028      	movs	r0, r5
 8003874:	f000 ff58 	bl	8004728 <_ZN4mbed6Ticker6detachEv>
        memset(this, 0, sizeof(Callback));
 8003878:	2210      	movs	r2, #16
 800387a:	2100      	movs	r1, #0
 800387c:	a806      	add	r0, sp, #24
 800387e:	f007 fbe1 	bl	800b044 <memset>
        new (this) F(f);
 8003882:	4b5c      	ldr	r3, [pc, #368]	; (80039f4 <_Z10leer_seriev+0x384>)
 8003884:	9306      	str	r3, [sp, #24]
        _ops = &ops;
 8003886:	4b4e      	ldr	r3, [pc, #312]	; (80039c0 <_Z10leer_seriev+0x350>)
 8003888:	9309      	str	r3, [sp, #36]	; 0x24
			t_pap.attach_us(&rutina_mpap, time_pap);
 800388a:	6824      	ldr	r4, [r4, #0]
 800388c:	17e6      	asrs	r6, r4, #31
        core_util_critical_section_enter();
 800388e:	f001 fd81 	bl	8005394 <core_util_critical_section_enter>
        return _ops;
 8003892:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if (!_function && _lock_deepsleep) {
 8003894:	2b00      	cmp	r3, #0
 8003896:	d031      	beq.n	80038fc <_Z10leer_seriev+0x28c>
 8003898:	2300      	movs	r3, #0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d132      	bne.n	8003904 <_Z10leer_seriev+0x294>
        if (_ops) {
 800389e:	4b42      	ldr	r3, [pc, #264]	; (80039a8 <_Z10leer_seriev+0x338>)
 80038a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <_Z10leer_seriev+0x23e>
            _ops->dtor(this);
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	483f      	ldr	r0, [pc, #252]	; (80039a8 <_Z10leer_seriev+0x338>)
 80038aa:	3028      	adds	r0, #40	; 0x28
 80038ac:	4798      	blx	r3
        if (func._ops) {
 80038ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d004      	beq.n	80038be <_Z10leer_seriev+0x24e>
            func._ops->move(this, &func);
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	a906      	add	r1, sp, #24
 80038b8:	483b      	ldr	r0, [pc, #236]	; (80039a8 <_Z10leer_seriev+0x338>)
 80038ba:	3028      	adds	r0, #40	; 0x28
 80038bc:	4798      	blx	r3
        _ops = func._ops;
 80038be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038c0:	9301      	str	r3, [sp, #4]
 80038c2:	4839      	ldr	r0, [pc, #228]	; (80039a8 <_Z10leer_seriev+0x338>)
 80038c4:	6343      	str	r3, [r0, #52]	; 0x34
        setup(t);
 80038c6:	0022      	movs	r2, r4
 80038c8:	0033      	movs	r3, r6
 80038ca:	f000 ff63 	bl	8004794 <_ZN4mbed6Ticker5setupEy>
        core_util_critical_section_exit();
 80038ce:	f001 fd6b 	bl	80053a8 <core_util_critical_section_exit>
        if (_ops) {
 80038d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d002      	beq.n	80038de <_Z10leer_seriev+0x26e>
            _ops->dtor(this);
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	a806      	add	r0, sp, #24
 80038dc:	4798      	blx	r3
			trama[0]= 0x40;
 80038de:	4946      	ldr	r1, [pc, #280]	; (80039f8 <_Z10leer_seriev+0x388>)
 80038e0:	2340      	movs	r3, #64	; 0x40
 80038e2:	700b      	strb	r3, [r1, #0]
			trama[1]= (char) vel_motor;
 80038e4:	4b3f      	ldr	r3, [pc, #252]	; (80039e4 <_Z10leer_seriev+0x374>)
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	704b      	strb	r3, [r1, #1]
			trama[2]= 0xFF;
 80038ea:	23ff      	movs	r3, #255	; 0xff
 80038ec:	708b      	strb	r3, [r1, #2]
			trama[3]= 0xE0;
 80038ee:	3b1f      	subs	r3, #31
 80038f0:	70cb      	strb	r3, [r1, #3]
			pc.printf(trama);
 80038f2:	4828      	ldr	r0, [pc, #160]	; (8003994 <_Z10leer_seriev+0x324>)
 80038f4:	30bc      	adds	r0, #188	; 0xbc
 80038f6:	f001 fcf5 	bl	80052e4 <_ZN4mbed6Stream6printfEPKcz>
 80038fa:	e6ca      	b.n	8003692 <_Z10leer_seriev+0x22>
        if (!_function && _lock_deepsleep) {
 80038fc:	3338      	adds	r3, #56	; 0x38
 80038fe:	4a2a      	ldr	r2, [pc, #168]	; (80039a8 <_Z10leer_seriev+0x338>)
 8003900:	5cd3      	ldrb	r3, [r2, r3]
 8003902:	e7ca      	b.n	800389a <_Z10leer_seriev+0x22a>
            sleep_manager_lock_deep_sleep();
 8003904:	f001 f876 	bl	80049f4 <sleep_manager_lock_deep_sleep_internal>
 8003908:	e7c9      	b.n	800389e <_Z10leer_seriev+0x22e>
			dir=0;
 800390a:	2200      	movs	r2, #0
 800390c:	4b3b      	ldr	r3, [pc, #236]	; (80039fc <_Z10leer_seriev+0x38c>)
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	e6bf      	b.n	8003692 <_Z10leer_seriev+0x22>
			dir=1;
 8003912:	2201      	movs	r2, #1
 8003914:	4b39      	ldr	r3, [pc, #228]	; (80039fc <_Z10leer_seriev+0x38c>)
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	e6bb      	b.n	8003692 <_Z10leer_seriev+0x22>
        memset(this, 0, sizeof(Callback));
 800391a:	2210      	movs	r2, #16
 800391c:	2100      	movs	r1, #0
 800391e:	a80a      	add	r0, sp, #40	; 0x28
 8003920:	f007 fb90 	bl	800b044 <memset>
        new (this) F(f);
 8003924:	4b36      	ldr	r3, [pc, #216]	; (8003a00 <_Z10leer_seriev+0x390>)
 8003926:	930a      	str	r3, [sp, #40]	; 0x28
        _ops = &ops;
 8003928:	4b25      	ldr	r3, [pc, #148]	; (80039c0 <_Z10leer_seriev+0x350>)
 800392a:	930d      	str	r3, [sp, #52]	; 0x34
        core_util_critical_section_enter();
 800392c:	f001 fd32 	bl	8005394 <core_util_critical_section_enter>
        return _ops;
 8003930:	4b1f      	ldr	r3, [pc, #124]	; (80039b0 <_Z10leer_seriev+0x340>)
 8003932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (!_function && _lock_deepsleep) {
 8003934:	2b00      	cmp	r3, #0
 8003936:	d024      	beq.n	8003982 <_Z10leer_seriev+0x312>
 8003938:	2300      	movs	r3, #0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d125      	bne.n	800398a <_Z10leer_seriev+0x31a>
        if (_ops) {
 800393e:	4b1c      	ldr	r3, [pc, #112]	; (80039b0 <_Z10leer_seriev+0x340>)
 8003940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003942:	2b00      	cmp	r3, #0
 8003944:	d003      	beq.n	800394e <_Z10leer_seriev+0x2de>
            _ops->dtor(this);
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	4819      	ldr	r0, [pc, #100]	; (80039b0 <_Z10leer_seriev+0x340>)
 800394a:	3028      	adds	r0, #40	; 0x28
 800394c:	4798      	blx	r3
        if (func._ops) {
 800394e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003950:	2b00      	cmp	r3, #0
 8003952:	d004      	beq.n	800395e <_Z10leer_seriev+0x2ee>
            func._ops->move(this, &func);
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	a90a      	add	r1, sp, #40	; 0x28
 8003958:	4815      	ldr	r0, [pc, #84]	; (80039b0 <_Z10leer_seriev+0x340>)
 800395a:	3028      	adds	r0, #40	; 0x28
 800395c:	4798      	blx	r3
        _ops = func._ops;
 800395e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003960:	9301      	str	r3, [sp, #4]
 8003962:	4813      	ldr	r0, [pc, #76]	; (80039b0 <_Z10leer_seriev+0x340>)
 8003964:	6343      	str	r3, [r0, #52]	; 0x34
        setup(t);
 8003966:	4a27      	ldr	r2, [pc, #156]	; (8003a04 <_Z10leer_seriev+0x394>)
 8003968:	2300      	movs	r3, #0
 800396a:	f000 ff13 	bl	8004794 <_ZN4mbed6Ticker5setupEy>
        core_util_critical_section_exit();
 800396e:	f001 fd1b 	bl	80053a8 <core_util_critical_section_exit>
        if (_ops) {
 8003972:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003974:	2b00      	cmp	r3, #0
 8003976:	d100      	bne.n	800397a <_Z10leer_seriev+0x30a>
 8003978:	e68b      	b.n	8003692 <_Z10leer_seriev+0x22>
            _ops->dtor(this);
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	a80a      	add	r0, sp, #40	; 0x28
 800397e:	4798      	blx	r3
 8003980:	e687      	b.n	8003692 <_Z10leer_seriev+0x22>
        if (!_function && _lock_deepsleep) {
 8003982:	3338      	adds	r3, #56	; 0x38
 8003984:	4a0a      	ldr	r2, [pc, #40]	; (80039b0 <_Z10leer_seriev+0x340>)
 8003986:	5cd3      	ldrb	r3, [r2, r3]
 8003988:	e7d7      	b.n	800393a <_Z10leer_seriev+0x2ca>
            sleep_manager_lock_deep_sleep();
 800398a:	f001 f833 	bl	80049f4 <sleep_manager_lock_deep_sleep_internal>
 800398e:	e7d6      	b.n	800393e <_Z10leer_seriev+0x2ce>
 8003990:	20000bdc 	.word	0x20000bdc
 8003994:	2000092c 	.word	0x2000092c
 8003998:	20000900 	.word	0x20000900
 800399c:	20000904 	.word	0x20000904
 80039a0:	20000908 	.word	0x20000908
 80039a4:	200008fc 	.word	0x200008fc
 80039a8:	20000b10 	.word	0x20000b10
 80039ac:	20000b90 	.word	0x20000b90
 80039b0:	20000ad0 	.word	0x20000ad0
 80039b4:	20000914 	.word	0x20000914
 80039b8:	20000ac8 	.word	0x20000ac8
 80039bc:	08003471 	.word	0x08003471
 80039c0:	0800f620 	.word	0x0800f620
 80039c4:	47ae147b 	.word	0x47ae147b
 80039c8:	3f847ae1 	.word	0x3f847ae1
 80039cc:	49742400 	.word	0x49742400
 80039d0:	20000910 	.word	0x20000910
 80039d4:	42b40000 	.word	0x42b40000
 80039d8:	2000090c 	.word	0x2000090c
 80039dc:	20000be0 	.word	0x20000be0
 80039e0:	2000087c 	.word	0x2000087c
 80039e4:	20000be4 	.word	0x20000be4
 80039e8:	404e0000 	.word	0x404e0000
 80039ec:	412e8480 	.word	0x412e8480
 80039f0:	20000bd4 	.word	0x20000bd4
 80039f4:	08003369 	.word	0x08003369
 80039f8:	20000bd8 	.word	0x20000bd8
 80039fc:	200008f8 	.word	0x200008f8
 8003a00:	080034fd 	.word	0x080034fd
 8003a04:	000f4240 	.word	0x000f4240

08003a08 <_ZN4mbed8AnalogInC1E7PinName>:
    AnalogIn(PinName pin)
 8003a08:	b510      	push	{r4, lr}
 8003a0a:	0004      	movs	r4, r0
    {
 8003a0c:	4b0b      	ldr	r3, [pc, #44]	; (8003a3c <_ZN4mbed8AnalogInC1E7PinName+0x34>)
 8003a0e:	6003      	str	r3, [r0, #0]
        if (NULL == _ptr) {
 8003a10:	4b0b      	ldr	r3, [pc, #44]	; (8003a40 <_ZN4mbed8AnalogInC1E7PinName+0x38>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <_ZN4mbed8AnalogInC1E7PinName+0x22>
        analogin_init(&_adc, pin);
 8003a18:	1d20      	adds	r0, r4, #4
 8003a1a:	f002 fac3 	bl	8005fa4 <analogin_init>
 8003a1e:	4b08      	ldr	r3, [pc, #32]	; (8003a40 <_ZN4mbed8AnalogInC1E7PinName+0x38>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d005      	beq.n	8003a32 <_ZN4mbed8AnalogInC1E7PinName+0x2a>
    }
 8003a26:	0020      	movs	r0, r4
 8003a28:	bd10      	pop	{r4, pc}
                _ptr = new (_data) T();
 8003a2a:	4b05      	ldr	r3, [pc, #20]	; (8003a40 <_ZN4mbed8AnalogInC1E7PinName+0x38>)
 8003a2c:	1d1a      	adds	r2, r3, #4
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	e7f2      	b.n	8003a18 <_ZN4mbed8AnalogInC1E7PinName+0x10>
 8003a32:	4b03      	ldr	r3, [pc, #12]	; (8003a40 <_ZN4mbed8AnalogInC1E7PinName+0x38>)
 8003a34:	1d1a      	adds	r2, r3, #4
 8003a36:	601a      	str	r2, [r3, #0]
 8003a38:	e7f5      	b.n	8003a26 <_ZN4mbed8AnalogInC1E7PinName+0x1e>
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	0800f600 	.word	0x0800f600
 8003a40:	20000bec 	.word	0x20000bec

08003a44 <_ZN4mbed6TickerC1Ev>:
    Ticker() : TimerEvent(), _function(0), _lock_deepsleep(true)
 8003a44:	b510      	push	{r4, lr}
 8003a46:	0004      	movs	r4, r0
 8003a48:	f000 fec2 	bl	80047d0 <_ZN4mbed10TimerEventC1Ev>
 8003a4c:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <_ZN4mbed6TickerC1Ev+0x24>)
 8003a4e:	6023      	str	r3, [r4, #0]
 8003a50:	0020      	movs	r0, r4
 8003a52:	3028      	adds	r0, #40	; 0x28
            memset(this, 0, sizeof(Callback));
 8003a54:	2210      	movs	r2, #16
 8003a56:	2100      	movs	r1, #0
 8003a58:	f007 faf4 	bl	800b044 <memset>
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	2338      	movs	r3, #56	; 0x38
 8003a60:	54e2      	strb	r2, [r4, r3]
    }
 8003a62:	0020      	movs	r0, r4
 8003a64:	bd10      	pop	{r4, pc}
 8003a66:	46c0      	nop			; (mov r8, r8)
 8003a68:	0800f718 	.word	0x0800f718

08003a6c <_Z41__static_initialization_and_destruction_0ii>:
	oled.cls();
	while(1)

	{}

}
 8003a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	2801      	cmp	r0, #1
 8003a72:	d001      	beq.n	8003a78 <_Z41__static_initialization_and_destruction_0ii+0xc>
 8003a74:	b003      	add	sp, #12
 8003a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a78:	4b49      	ldr	r3, [pc, #292]	; (8003ba0 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8003a7a:	4299      	cmp	r1, r3
 8003a7c:	d1fa      	bne.n	8003a74 <_Z41__static_initialization_and_destruction_0ii+0x8>
Serial pc(USBTX, USBRX);
 8003a7e:	4d49      	ldr	r5, [pc, #292]	; (8003ba4 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8003a80:	2396      	movs	r3, #150	; 0x96
 8003a82:	019b      	lsls	r3, r3, #6
 8003a84:	9300      	str	r3, [sp, #0]
 8003a86:	2300      	movs	r3, #0
 8003a88:	2203      	movs	r2, #3
 8003a8a:	2102      	movs	r1, #2
 8003a8c:	0028      	movs	r0, r5
 8003a8e:	f000 fcad 	bl	80043ec <_ZN4mbed6SerialC1E7PinNameS1_PKci>
 8003a92:	4c45      	ldr	r4, [pc, #276]	; (8003ba8 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8003a94:	0022      	movs	r2, r4
 8003a96:	4945      	ldr	r1, [pc, #276]	; (8003bac <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8003a98:	0028      	movs	r0, r5
 8003a9a:	f002 f8d3 	bl	8005c44 <__aeabi_atexit>
Ticker t_temp;						// Ticker para la temperatura
 8003a9e:	4e44      	ldr	r6, [pc, #272]	; (8003bb0 <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8003aa0:	0030      	movs	r0, r6
 8003aa2:	f7ff ffcf 	bl	8003a44 <_ZN4mbed6TickerC1Ev>
 8003aa6:	4d43      	ldr	r5, [pc, #268]	; (8003bb4 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8003aa8:	0022      	movs	r2, r4
 8003aaa:	0029      	movs	r1, r5
 8003aac:	0030      	movs	r0, r6
 8003aae:	f002 f8c9 	bl	8005c44 <__aeabi_atexit>
Ticker t_pot;						// Ticker para el potenciometro
 8003ab2:	4e41      	ldr	r6, [pc, #260]	; (8003bb8 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8003ab4:	0030      	movs	r0, r6
 8003ab6:	f7ff ffc5 	bl	8003a44 <_ZN4mbed6TickerC1Ev>
 8003aba:	0022      	movs	r2, r4
 8003abc:	0029      	movs	r1, r5
 8003abe:	0030      	movs	r0, r6
 8003ac0:	f002 f8c0 	bl	8005c44 <__aeabi_atexit>
Ticker t_pap;						// Ticker para el motor paso a paso
 8003ac4:	4e3d      	ldr	r6, [pc, #244]	; (8003bbc <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8003ac6:	0030      	movs	r0, r6
 8003ac8:	f7ff ffbc 	bl	8003a44 <_ZN4mbed6TickerC1Ev>
 8003acc:	0022      	movs	r2, r4
 8003ace:	0029      	movs	r1, r5
 8003ad0:	0030      	movs	r0, r6
 8003ad2:	f002 f8b7 	bl	8005c44 <__aeabi_atexit>
Ticker t_oled;						// Ticker para el display
 8003ad6:	4e3a      	ldr	r6, [pc, #232]	; (8003bc0 <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8003ad8:	0030      	movs	r0, r6
 8003ada:	f7ff ffb3 	bl	8003a44 <_ZN4mbed6TickerC1Ev>
 8003ade:	0022      	movs	r2, r4
 8003ae0:	0029      	movs	r1, r5
 8003ae2:	0030      	movs	r0, r6
 8003ae4:	f002 f8ae 	bl	8005c44 <__aeabi_atexit>
AnalogIn stemp (A0);
 8003ae8:	4d36      	ldr	r5, [pc, #216]	; (8003bc4 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8003aea:	2100      	movs	r1, #0
 8003aec:	0028      	movs	r0, r5
 8003aee:	f7ff ff8b 	bl	8003a08 <_ZN4mbed8AnalogInC1E7PinName>
 8003af2:	4e35      	ldr	r6, [pc, #212]	; (8003bc8 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8003af4:	0022      	movs	r2, r4
 8003af6:	0031      	movs	r1, r6
 8003af8:	0028      	movs	r0, r5
 8003afa:	f002 f8a3 	bl	8005c44 <__aeabi_atexit>
AnalogIn pot (A1);
 8003afe:	4d33      	ldr	r5, [pc, #204]	; (8003bcc <_Z41__static_initialization_and_destruction_0ii+0x160>)
 8003b00:	2101      	movs	r1, #1
 8003b02:	0028      	movs	r0, r5
 8003b04:	f7ff ff80 	bl	8003a08 <_ZN4mbed8AnalogInC1E7PinName>
 8003b08:	0022      	movs	r2, r4
 8003b0a:	0031      	movs	r1, r6
 8003b0c:	0028      	movs	r0, r5
 8003b0e:	f002 f899 	bl	8005c44 <__aeabi_atexit>
    PwmOut(PinName pin) : _deep_sleep_locked(false)
 8003b12:	4e2f      	ldr	r6, [pc, #188]	; (8003bd0 <_Z41__static_initialization_and_destruction_0ii+0x164>)
 8003b14:	2500      	movs	r5, #0
 8003b16:	7635      	strb	r5, [r6, #24]
        core_util_critical_section_enter();
 8003b18:	f001 fc3c 	bl	8005394 <core_util_critical_section_enter>
        pwmout_init(&_pwm, pin);
 8003b1c:	2127      	movs	r1, #39	; 0x27
 8003b1e:	0030      	movs	r0, r6
 8003b20:	f005 fc6c 	bl	80093fc <pwmout_init>
        core_util_critical_section_exit();
 8003b24:	f001 fc40 	bl	80053a8 <core_util_critical_section_exit>
PwmOut pwm (D9);
 8003b28:	0022      	movs	r2, r4
 8003b2a:	492a      	ldr	r1, [pc, #168]	; (8003bd4 <_Z41__static_initialization_and_destruction_0ii+0x168>)
 8003b2c:	0030      	movs	r0, r6
 8003b2e:	f002 f889 	bl	8005c44 <__aeabi_atexit>
public:
    /** Create a DigitalOut connected to the specified pin
     *
     *  @param pin DigitalOut pin to connect to
     */
    DigitalOut(PinName pin) : gpio()
 8003b32:	4f29      	ldr	r7, [pc, #164]	; (8003bd8 <_Z41__static_initialization_and_destruction_0ii+0x16c>)
 8003b34:	261c      	movs	r6, #28
 8003b36:	0032      	movs	r2, r6
 8003b38:	0029      	movs	r1, r5
 8003b3a:	0038      	movs	r0, r7
 8003b3c:	f007 fa82 	bl	800b044 <memset>
    {
        // No lock needed in the constructor
        gpio_init_out(&gpio, pin);
 8003b40:	2113      	movs	r1, #19
 8003b42:	0038      	movs	r0, r7
 8003b44:	f000 feca 	bl	80048dc <gpio_init_out>
    DigitalOut(PinName pin) : gpio()
 8003b48:	4f24      	ldr	r7, [pc, #144]	; (8003bdc <_Z41__static_initialization_and_destruction_0ii+0x170>)
 8003b4a:	0032      	movs	r2, r6
 8003b4c:	0029      	movs	r1, r5
 8003b4e:	0038      	movs	r0, r7
 8003b50:	f007 fa78 	bl	800b044 <memset>
        gpio_init_out(&gpio, pin);
 8003b54:	2115      	movs	r1, #21
 8003b56:	0038      	movs	r0, r7
 8003b58:	f000 fec0 	bl	80048dc <gpio_init_out>
    DigitalOut(PinName pin) : gpio()
 8003b5c:	4f20      	ldr	r7, [pc, #128]	; (8003be0 <_Z41__static_initialization_and_destruction_0ii+0x174>)
 8003b5e:	0032      	movs	r2, r6
 8003b60:	0029      	movs	r1, r5
 8003b62:	0038      	movs	r0, r7
 8003b64:	f007 fa6e 	bl	800b044 <memset>
        gpio_init_out(&gpio, pin);
 8003b68:	2114      	movs	r1, #20
 8003b6a:	0038      	movs	r0, r7
 8003b6c:	f000 feb6 	bl	80048dc <gpio_init_out>
    DigitalOut(PinName pin) : gpio()
 8003b70:	4f1c      	ldr	r7, [pc, #112]	; (8003be4 <_Z41__static_initialization_and_destruction_0ii+0x178>)
 8003b72:	0032      	movs	r2, r6
 8003b74:	0029      	movs	r1, r5
 8003b76:	0038      	movs	r0, r7
 8003b78:	f007 fa64 	bl	800b044 <memset>
        gpio_init_out(&gpio, pin);
 8003b7c:	211a      	movs	r1, #26
 8003b7e:	0038      	movs	r0, r7
 8003b80:	f000 feac 	bl	80048dc <gpio_init_out>
SSD1306 oled (I2C_SDA, I2C_SCL, 0x78);
 8003b84:	4d18      	ldr	r5, [pc, #96]	; (8003be8 <_Z41__static_initialization_and_destruction_0ii+0x17c>)
 8003b86:	2378      	movs	r3, #120	; 0x78
 8003b88:	2218      	movs	r2, #24
 8003b8a:	2119      	movs	r1, #25
 8003b8c:	0028      	movs	r0, r5
 8003b8e:	f005 ffef 	bl	8009b70 <_ZN7SSD1306C1E7PinNameS0_c>
 8003b92:	0022      	movs	r2, r4
 8003b94:	4915      	ldr	r1, [pc, #84]	; (8003bec <_Z41__static_initialization_and_destruction_0ii+0x180>)
 8003b96:	0028      	movs	r0, r5
 8003b98:	f002 f854 	bl	8005c44 <__aeabi_atexit>
}
 8003b9c:	e76a      	b.n	8003a74 <_Z41__static_initialization_and_destruction_0ii+0x8>
 8003b9e:	46c0      	nop			; (mov r8, r8)
 8003ba0:	0000ffff 	.word	0x0000ffff
 8003ba4:	2000092c 	.word	0x2000092c
 8003ba8:	200000c0 	.word	0x200000c0
 8003bac:	080035f5 	.word	0x080035f5
 8003bb0:	20000b90 	.word	0x20000b90
 8003bb4:	080035cd 	.word	0x080035cd
 8003bb8:	20000b50 	.word	0x20000b50
 8003bbc:	20000b10 	.word	0x20000b10
 8003bc0:	20000ad0 	.word	0x20000ad0
 8003bc4:	20000a74 	.word	0x20000a74
 8003bc8:	08003335 	.word	0x08003335
 8003bcc:	20000a04 	.word	0x20000a04
 8003bd0:	20000a58 	.word	0x20000a58
 8003bd4:	080035ad 	.word	0x080035ad
 8003bd8:	20000880 	.word	0x20000880
 8003bdc:	2000089c 	.word	0x2000089c
 8003be0:	200008b8 	.word	0x200008b8
 8003be4:	200008d4 	.word	0x200008d4
 8003be8:	20000914 	.word	0x20000914
 8003bec:	08003579 	.word	0x08003579

08003bf0 <_ZN4mbed6Ticker9attach_usENS_8CallbackIFvvEEEy>:
    void attach_us(Callback<void()> func, us_timestamp_t t)
 8003bf0:	b570      	push	{r4, r5, r6, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	0006      	movs	r6, r0
 8003bf6:	000d      	movs	r5, r1
 8003bf8:	9200      	str	r2, [sp, #0]
 8003bfa:	9301      	str	r3, [sp, #4]
        core_util_critical_section_enter();
 8003bfc:	f001 fbca 	bl	8005394 <core_util_critical_section_enter>
        if (!_function && _lock_deepsleep) {
 8003c00:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d01e      	beq.n	8003c44 <_ZN4mbed6Ticker9attach_usENS_8CallbackIFvvEEEy+0x54>
 8003c06:	2300      	movs	r3, #0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d11e      	bne.n	8003c4a <_ZN4mbed6Ticker9attach_usENS_8CallbackIFvvEEEy+0x5a>
        _function = func;
 8003c0c:	0034      	movs	r4, r6
 8003c0e:	3428      	adds	r4, #40	; 0x28
        if (this != &that) {
 8003c10:	42ac      	cmp	r4, r5
 8003c12:	d00e      	beq.n	8003c32 <_ZN4mbed6Ticker9attach_usENS_8CallbackIFvvEEEy+0x42>
        if (_ops) {
 8003c14:	68e3      	ldr	r3, [r4, #12]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d002      	beq.n	8003c20 <_ZN4mbed6Ticker9attach_usENS_8CallbackIFvvEEEy+0x30>
            _ops->dtor(this);
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	0020      	movs	r0, r4
 8003c1e:	4798      	blx	r3
        if (func._ops) {
 8003c20:	68eb      	ldr	r3, [r5, #12]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <_ZN4mbed6Ticker9attach_usENS_8CallbackIFvvEEEy+0x3e>
            func._ops->move(this, &func);
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	0029      	movs	r1, r5
 8003c2a:	0020      	movs	r0, r4
 8003c2c:	4798      	blx	r3
        _ops = func._ops;
 8003c2e:	68eb      	ldr	r3, [r5, #12]
 8003c30:	60e3      	str	r3, [r4, #12]
        setup(t);
 8003c32:	9a00      	ldr	r2, [sp, #0]
 8003c34:	9b01      	ldr	r3, [sp, #4]
 8003c36:	0030      	movs	r0, r6
 8003c38:	f000 fdac 	bl	8004794 <_ZN4mbed6Ticker5setupEy>
        core_util_critical_section_exit();
 8003c3c:	f001 fbb4 	bl	80053a8 <core_util_critical_section_exit>
    }
 8003c40:	b002      	add	sp, #8
 8003c42:	bd70      	pop	{r4, r5, r6, pc}
        if (!_function && _lock_deepsleep) {
 8003c44:	3338      	adds	r3, #56	; 0x38
 8003c46:	5cf3      	ldrb	r3, [r6, r3]
 8003c48:	e7de      	b.n	8003c08 <_ZN4mbed6Ticker9attach_usENS_8CallbackIFvvEEEy+0x18>
            sleep_manager_lock_deep_sleep();
 8003c4a:	f000 fed3 	bl	80049f4 <sleep_manager_lock_deep_sleep_internal>
 8003c4e:	e7dd      	b.n	8003c0c <_ZN4mbed6Ticker9attach_usENS_8CallbackIFvvEEEy+0x1c>

08003c50 <_ZN4mbed6TickerD0Ev>:
    virtual ~Ticker()
 8003c50:	b510      	push	{r4, lr}
 8003c52:	0004      	movs	r4, r0
    {
 8003c54:	4b09      	ldr	r3, [pc, #36]	; (8003c7c <_ZN4mbed6TickerD0Ev+0x2c>)
 8003c56:	6003      	str	r3, [r0, #0]
        detach();
 8003c58:	f000 fd66 	bl	8004728 <_ZN4mbed6Ticker6detachEv>
    {
 8003c5c:	0020      	movs	r0, r4
 8003c5e:	3028      	adds	r0, #40	; 0x28
        if (_ops) {
 8003c60:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <_ZN4mbed6TickerD0Ev+0x1a>
            _ops->dtor(this);
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	4798      	blx	r3
 8003c6a:	0020      	movs	r0, r4
 8003c6c:	f000 fdda 	bl	8004824 <_ZN4mbed10TimerEventD1Ev>
    }
 8003c70:	0020      	movs	r0, r4
 8003c72:	f002 f85f 	bl	8005d34 <_ZdlPv>
 8003c76:	0020      	movs	r0, r4
 8003c78:	bd10      	pop	{r4, pc}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	0800f718 	.word	0x0800f718

08003c80 <_Z14rutina_barridov>:
void rutina_barrido(){
 8003c80:	b570      	push	{r4, r5, r6, lr}
	if(Estado_servo==1){
 8003c82:	4b6f      	ldr	r3, [pc, #444]	; (8003e40 <_Z14rutina_barridov+0x1c0>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d008      	beq.n	8003c9c <_Z14rutina_barridov+0x1c>
	else if(Estado_servo==2){
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d034      	beq.n	8003cf8 <_Z14rutina_barridov+0x78>
	else if(Estado_servo==3){
 8003c8e:	2b03      	cmp	r3, #3
 8003c90:	d100      	bne.n	8003c94 <_Z14rutina_barridov+0x14>
 8003c92:	e07f      	b.n	8003d94 <_Z14rutina_barridov+0x114>
	else if(Estado_servo==4){
 8003c94:	2b04      	cmp	r3, #4
 8003c96:	d100      	bne.n	8003c9a <_Z14rutina_barridov+0x1a>
 8003c98:	e088      	b.n	8003dac <_Z14rutina_barridov+0x12c>
}
 8003c9a:	bd70      	pop	{r4, r5, r6, pc}
		if(grados == 0){
 8003c9c:	4b69      	ldr	r3, [pc, #420]	; (8003e44 <_Z14rutina_barridov+0x1c4>)
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	2100      	movs	r1, #0
 8003ca2:	f7fc fc17 	bl	80004d4 <__aeabi_fcmpeq>
 8003ca6:	2800      	cmp	r0, #0
 8003ca8:	d006      	beq.n	8003cb8 <_Z14rutina_barridov+0x38>
			i=0;
 8003caa:	2200      	movs	r2, #0
 8003cac:	4b66      	ldr	r3, [pc, #408]	; (8003e48 <_Z14rutina_barridov+0x1c8>)
 8003cae:	601a      	str	r2, [r3, #0]
			Estado_servo=2;						// Siguiente estado Abriendo
 8003cb0:	3202      	adds	r2, #2
 8003cb2:	4b63      	ldr	r3, [pc, #396]	; (8003e40 <_Z14rutina_barridov+0x1c0>)
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	e7f0      	b.n	8003c9a <_Z14rutina_barridov+0x1a>
			grados = 0;
 8003cb8:	4d62      	ldr	r5, [pc, #392]	; (8003e44 <_Z14rutina_barridov+0x1c4>)
 8003cba:	2300      	movs	r3, #0
 8003cbc:	602b      	str	r3, [r5, #0]
			anchopulso_servo = (grados*1000/90+1000);
 8003cbe:	24fa      	movs	r4, #250	; 0xfa
 8003cc0:	00a4      	lsls	r4, r4, #2
 8003cc2:	4b62      	ldr	r3, [pc, #392]	; (8003e4c <_Z14rutina_barridov+0x1cc>)
 8003cc4:	601c      	str	r4, [r3, #0]
        core_util_critical_section_enter();
 8003cc6:	f001 fb65 	bl	8005394 <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 8003cca:	0021      	movs	r1, r4
 8003ccc:	4860      	ldr	r0, [pc, #384]	; (8003e50 <_Z14rutina_barridov+0x1d0>)
 8003cce:	f005 fc2e 	bl	800952e <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 8003cd2:	f001 fb69 	bl	80053a8 <core_util_critical_section_exit>
			trama[0]= 0x20;
 8003cd6:	4c5f      	ldr	r4, [pc, #380]	; (8003e54 <_Z14rutina_barridov+0x1d4>)
 8003cd8:	2320      	movs	r3, #32
 8003cda:	7023      	strb	r3, [r4, #0]
			trama[1]= (char) grados;
 8003cdc:	6828      	ldr	r0, [r5, #0]
 8003cde:	f7fc fc71 	bl	80005c4 <__aeabi_f2uiz>
 8003ce2:	7060      	strb	r0, [r4, #1]
			trama[2]= 0xFF;
 8003ce4:	23ff      	movs	r3, #255	; 0xff
 8003ce6:	70a3      	strb	r3, [r4, #2]
			trama[3]= 0xE0;
 8003ce8:	3b1f      	subs	r3, #31
 8003cea:	70e3      	strb	r3, [r4, #3]
			pc.printf(trama);
 8003cec:	0021      	movs	r1, r4
 8003cee:	485a      	ldr	r0, [pc, #360]	; (8003e58 <_Z14rutina_barridov+0x1d8>)
 8003cf0:	30bc      	adds	r0, #188	; 0xbc
 8003cf2:	f001 faf7 	bl	80052e4 <_ZN4mbed6Stream6printfEPKcz>
 8003cf6:	e7d0      	b.n	8003c9a <_Z14rutina_barridov+0x1a>
		if(grados<90){
 8003cf8:	4b52      	ldr	r3, [pc, #328]	; (8003e44 <_Z14rutina_barridov+0x1c4>)
 8003cfa:	6818      	ldr	r0, [r3, #0]
 8003cfc:	4957      	ldr	r1, [pc, #348]	; (8003e5c <_Z14rutina_barridov+0x1dc>)
 8003cfe:	f7fc fbef 	bl	80004e0 <__aeabi_fcmplt>
 8003d02:	2800      	cmp	r0, #0
 8003d04:	d10f      	bne.n	8003d26 <_Z14rutina_barridov+0xa6>
			Estado_servo=3;
 8003d06:	2203      	movs	r2, #3
 8003d08:	4b4d      	ldr	r3, [pc, #308]	; (8003e40 <_Z14rutina_barridov+0x1c0>)
 8003d0a:	601a      	str	r2, [r3, #0]
			i=espera/intervalo;	// Tiempo que salta a la rutina sin realizar nada
 8003d0c:	4b54      	ldr	r3, [pc, #336]	; (8003e60 <_Z14rutina_barridov+0x1e0>)
 8003d0e:	6818      	ldr	r0, [r3, #0]
 8003d10:	f7fd fbcc 	bl	80014ac <__aeabi_i2f>
 8003d14:	4b53      	ldr	r3, [pc, #332]	; (8003e64 <_Z14rutina_barridov+0x1e4>)
 8003d16:	6819      	ldr	r1, [r3, #0]
 8003d18:	f7fc fefc 	bl	8000b14 <__aeabi_fdiv>
 8003d1c:	f7fd fba6 	bl	800146c <__aeabi_f2iz>
 8003d20:	4b49      	ldr	r3, [pc, #292]	; (8003e48 <_Z14rutina_barridov+0x1c8>)
 8003d22:	6018      	str	r0, [r3, #0]
 8003d24:	e7b9      	b.n	8003c9a <_Z14rutina_barridov+0x1a>
			grados=i*vel_barrido*intervalo; 				// Espacio = velocidad*tiempo
 8003d26:	4c48      	ldr	r4, [pc, #288]	; (8003e48 <_Z14rutina_barridov+0x1c8>)
 8003d28:	4b4f      	ldr	r3, [pc, #316]	; (8003e68 <_Z14rutina_barridov+0x1e8>)
 8003d2a:	6818      	ldr	r0, [r3, #0]
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	4358      	muls	r0, r3
 8003d30:	f7fd fbbc 	bl	80014ac <__aeabi_i2f>
 8003d34:	4b4b      	ldr	r3, [pc, #300]	; (8003e64 <_Z14rutina_barridov+0x1e4>)
 8003d36:	6819      	ldr	r1, [r3, #0]
 8003d38:	f7fd f8dc 	bl	8000ef4 <__aeabi_fmul>
 8003d3c:	4d41      	ldr	r5, [pc, #260]	; (8003e44 <_Z14rutina_barridov+0x1c4>)
 8003d3e:	6028      	str	r0, [r5, #0]
			anchopulso_servo = (grados*1000/90+1000);
 8003d40:	494a      	ldr	r1, [pc, #296]	; (8003e6c <_Z14rutina_barridov+0x1ec>)
 8003d42:	f7fd f8d7 	bl	8000ef4 <__aeabi_fmul>
 8003d46:	4945      	ldr	r1, [pc, #276]	; (8003e5c <_Z14rutina_barridov+0x1dc>)
 8003d48:	f7fc fee4 	bl	8000b14 <__aeabi_fdiv>
 8003d4c:	4947      	ldr	r1, [pc, #284]	; (8003e6c <_Z14rutina_barridov+0x1ec>)
 8003d4e:	f7fc fd4f 	bl	80007f0 <__aeabi_fadd>
 8003d52:	f7fd fb8b 	bl	800146c <__aeabi_f2iz>
 8003d56:	0006      	movs	r6, r0
 8003d58:	4b3c      	ldr	r3, [pc, #240]	; (8003e4c <_Z14rutina_barridov+0x1cc>)
 8003d5a:	6018      	str	r0, [r3, #0]
        core_util_critical_section_enter();
 8003d5c:	f001 fb1a 	bl	8005394 <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 8003d60:	0031      	movs	r1, r6
 8003d62:	483b      	ldr	r0, [pc, #236]	; (8003e50 <_Z14rutina_barridov+0x1d0>)
 8003d64:	f005 fbe3 	bl	800952e <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 8003d68:	f001 fb1e 	bl	80053a8 <core_util_critical_section_exit>
			i++;
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	3301      	adds	r3, #1
 8003d70:	6023      	str	r3, [r4, #0]
			trama[0]= 0x20;
 8003d72:	4c38      	ldr	r4, [pc, #224]	; (8003e54 <_Z14rutina_barridov+0x1d4>)
 8003d74:	2320      	movs	r3, #32
 8003d76:	7023      	strb	r3, [r4, #0]
			trama[1]= (char) grados;
 8003d78:	6828      	ldr	r0, [r5, #0]
 8003d7a:	f7fc fc23 	bl	80005c4 <__aeabi_f2uiz>
 8003d7e:	7060      	strb	r0, [r4, #1]
			trama[2]= 0xFF;
 8003d80:	23ff      	movs	r3, #255	; 0xff
 8003d82:	70a3      	strb	r3, [r4, #2]
			trama[3]= 0xE0;
 8003d84:	3b1f      	subs	r3, #31
 8003d86:	70e3      	strb	r3, [r4, #3]
			pc.printf(trama);
 8003d88:	0021      	movs	r1, r4
 8003d8a:	4833      	ldr	r0, [pc, #204]	; (8003e58 <_Z14rutina_barridov+0x1d8>)
 8003d8c:	30bc      	adds	r0, #188	; 0xbc
 8003d8e:	f001 faa9 	bl	80052e4 <_ZN4mbed6Stream6printfEPKcz>
 8003d92:	e782      	b.n	8003c9a <_Z14rutina_barridov+0x1a>
		if(i==0){
 8003d94:	4b2c      	ldr	r3, [pc, #176]	; (8003e48 <_Z14rutina_barridov+0x1c8>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d103      	bne.n	8003da4 <_Z14rutina_barridov+0x124>
			Estado_servo=4;			// i es 0, siguiente estado Cerrando
 8003d9c:	2204      	movs	r2, #4
 8003d9e:	4b28      	ldr	r3, [pc, #160]	; (8003e40 <_Z14rutina_barridov+0x1c0>)
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	e77a      	b.n	8003c9a <_Z14rutina_barridov+0x1a>
			i--;					// Mientra i no sea 0 seguimos en Pausa
 8003da4:	3b01      	subs	r3, #1
 8003da6:	4a28      	ldr	r2, [pc, #160]	; (8003e48 <_Z14rutina_barridov+0x1c8>)
 8003da8:	6013      	str	r3, [r2, #0]
 8003daa:	e776      	b.n	8003c9a <_Z14rutina_barridov+0x1a>
		if(grados>0){				// Si grados es mayor que 0, calculo los grados correspondiente al movimiento
 8003dac:	4b25      	ldr	r3, [pc, #148]	; (8003e44 <_Z14rutina_barridov+0x1c4>)
 8003dae:	6818      	ldr	r0, [r3, #0]
 8003db0:	2100      	movs	r1, #0
 8003db2:	f7fc fba9 	bl	8000508 <__aeabi_fcmpgt>
 8003db6:	2800      	cmp	r0, #0
 8003db8:	d106      	bne.n	8003dc8 <_Z14rutina_barridov+0x148>
			Estado_servo=1;			// Estado inicial
 8003dba:	2201      	movs	r2, #1
 8003dbc:	4b20      	ldr	r3, [pc, #128]	; (8003e40 <_Z14rutina_barridov+0x1c0>)
 8003dbe:	601a      	str	r2, [r3, #0]
			enable_AC=0;			// Desactivo V.Bandera
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	4b2b      	ldr	r3, [pc, #172]	; (8003e70 <_Z14rutina_barridov+0x1f0>)
 8003dc4:	601a      	str	r2, [r3, #0]
}
 8003dc6:	e768      	b.n	8003c9a <_Z14rutina_barridov+0x1a>
			grados=90-i*vel_barrido*intervalo;					// i restanndo para ir hacia atrs
 8003dc8:	4c1f      	ldr	r4, [pc, #124]	; (8003e48 <_Z14rutina_barridov+0x1c8>)
 8003dca:	4b27      	ldr	r3, [pc, #156]	; (8003e68 <_Z14rutina_barridov+0x1e8>)
 8003dcc:	6818      	ldr	r0, [r3, #0]
 8003dce:	6823      	ldr	r3, [r4, #0]
 8003dd0:	4358      	muls	r0, r3
 8003dd2:	f7fd fb6b 	bl	80014ac <__aeabi_i2f>
 8003dd6:	4b23      	ldr	r3, [pc, #140]	; (8003e64 <_Z14rutina_barridov+0x1e4>)
 8003dd8:	6819      	ldr	r1, [r3, #0]
 8003dda:	f7fd f88b 	bl	8000ef4 <__aeabi_fmul>
 8003dde:	1c01      	adds	r1, r0, #0
 8003de0:	481e      	ldr	r0, [pc, #120]	; (8003e5c <_Z14rutina_barridov+0x1dc>)
 8003de2:	f7fd f9a7 	bl	8001134 <__aeabi_fsub>
 8003de6:	4d17      	ldr	r5, [pc, #92]	; (8003e44 <_Z14rutina_barridov+0x1c4>)
 8003de8:	6028      	str	r0, [r5, #0]
			anchopulso_servo = (grados*1000/90+1000);
 8003dea:	4920      	ldr	r1, [pc, #128]	; (8003e6c <_Z14rutina_barridov+0x1ec>)
 8003dec:	f7fd f882 	bl	8000ef4 <__aeabi_fmul>
 8003df0:	491a      	ldr	r1, [pc, #104]	; (8003e5c <_Z14rutina_barridov+0x1dc>)
 8003df2:	f7fc fe8f 	bl	8000b14 <__aeabi_fdiv>
 8003df6:	491d      	ldr	r1, [pc, #116]	; (8003e6c <_Z14rutina_barridov+0x1ec>)
 8003df8:	f7fc fcfa 	bl	80007f0 <__aeabi_fadd>
 8003dfc:	f7fd fb36 	bl	800146c <__aeabi_f2iz>
 8003e00:	0006      	movs	r6, r0
 8003e02:	4b12      	ldr	r3, [pc, #72]	; (8003e4c <_Z14rutina_barridov+0x1cc>)
 8003e04:	6018      	str	r0, [r3, #0]
        core_util_critical_section_enter();
 8003e06:	f001 fac5 	bl	8005394 <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 8003e0a:	0031      	movs	r1, r6
 8003e0c:	4810      	ldr	r0, [pc, #64]	; (8003e50 <_Z14rutina_barridov+0x1d0>)
 8003e0e:	f005 fb8e 	bl	800952e <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 8003e12:	f001 fac9 	bl	80053a8 <core_util_critical_section_exit>
			i++;
 8003e16:	6823      	ldr	r3, [r4, #0]
 8003e18:	3301      	adds	r3, #1
 8003e1a:	6023      	str	r3, [r4, #0]
			trama[0]= 0x20;
 8003e1c:	4c0d      	ldr	r4, [pc, #52]	; (8003e54 <_Z14rutina_barridov+0x1d4>)
 8003e1e:	2320      	movs	r3, #32
 8003e20:	7023      	strb	r3, [r4, #0]
			trama[1]= (char) grados;
 8003e22:	6828      	ldr	r0, [r5, #0]
 8003e24:	f7fc fbce 	bl	80005c4 <__aeabi_f2uiz>
 8003e28:	7060      	strb	r0, [r4, #1]
			trama[2]= 0xFF;
 8003e2a:	23ff      	movs	r3, #255	; 0xff
 8003e2c:	70a3      	strb	r3, [r4, #2]
			trama[3]= 0xE0;
 8003e2e:	3b1f      	subs	r3, #31
 8003e30:	70e3      	strb	r3, [r4, #3]
			pc.printf(trama);
 8003e32:	0021      	movs	r1, r4
 8003e34:	4808      	ldr	r0, [pc, #32]	; (8003e58 <_Z14rutina_barridov+0x1d8>)
 8003e36:	30bc      	adds	r0, #188	; 0xbc
 8003e38:	f001 fa54 	bl	80052e4 <_ZN4mbed6Stream6printfEPKcz>
 8003e3c:	e72d      	b.n	8003c9a <_Z14rutina_barridov+0x1a>
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	2000087c 	.word	0x2000087c
 8003e44:	20000910 	.word	0x20000910
 8003e48:	200008f0 	.word	0x200008f0
 8003e4c:	200008f4 	.word	0x200008f4
 8003e50:	20000a58 	.word	0x20000a58
 8003e54:	20000bd8 	.word	0x20000bd8
 8003e58:	2000092c 	.word	0x2000092c
 8003e5c:	42b40000 	.word	0x42b40000
 8003e60:	2000090c 	.word	0x2000090c
 8003e64:	200000c8 	.word	0x200000c8
 8003e68:	20000be0 	.word	0x20000be0
 8003e6c:	447a0000 	.word	0x447a0000
 8003e70:	200008fc 	.word	0x200008fc

08003e74 <_Z12rutina_servov>:
void rutina_servo(){
 8003e74:	b570      	push	{r4, r5, r6, lr}
        lock();
 8003e76:	4c3a      	ldr	r4, [pc, #232]	; (8003f60 <_Z12rutina_servov+0xec>)
 8003e78:	6823      	ldr	r3, [r4, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	0020      	movs	r0, r4
 8003e7e:	4798      	blx	r3
        float ret = analogin_read(&_adc);
 8003e80:	1d20      	adds	r0, r4, #4
 8003e82:	f004 fc1b 	bl	80086bc <analogin_read>
 8003e86:	1c05      	adds	r5, r0, #0
        unlock();
 8003e88:	6823      	ldr	r3, [r4, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	0020      	movs	r0, r4
 8003e8e:	4798      	blx	r3
	vpot= pot.read();		// Leer potenciometro
 8003e90:	4b34      	ldr	r3, [pc, #208]	; (8003f64 <_Z12rutina_servov+0xf0>)
 8003e92:	601d      	str	r5, [r3, #0]
	if (enable_pot_servo==1){
 8003e94:	4b34      	ldr	r3, [pc, #208]	; (8003f68 <_Z12rutina_servov+0xf4>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d008      	beq.n	8003eae <_Z12rutina_servov+0x3a>
	if (enable_servo==1){
 8003e9c:	4b33      	ldr	r3, [pc, #204]	; (8003f6c <_Z12rutina_servov+0xf8>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d031      	beq.n	8003f08 <_Z12rutina_servov+0x94>
	if(enable_AC==1){
 8003ea4:	4b32      	ldr	r3, [pc, #200]	; (8003f70 <_Z12rutina_servov+0xfc>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d056      	beq.n	8003f5a <_Z12rutina_servov+0xe6>
}
 8003eac:	bd70      	pop	{r4, r5, r6, pc}
		grados = vpot*90;								// Calcular los grados
 8003eae:	4931      	ldr	r1, [pc, #196]	; (8003f74 <_Z12rutina_servov+0x100>)
 8003eb0:	1c28      	adds	r0, r5, #0
 8003eb2:	f7fd f81f 	bl	8000ef4 <__aeabi_fmul>
 8003eb6:	4d30      	ldr	r5, [pc, #192]	; (8003f78 <_Z12rutina_servov+0x104>)
 8003eb8:	6028      	str	r0, [r5, #0]
		anchopulso_servo = (grados*1000/90+1000);		// Calcular ancho de pulso del servo
 8003eba:	4930      	ldr	r1, [pc, #192]	; (8003f7c <_Z12rutina_servov+0x108>)
 8003ebc:	f7fd f81a 	bl	8000ef4 <__aeabi_fmul>
 8003ec0:	492c      	ldr	r1, [pc, #176]	; (8003f74 <_Z12rutina_servov+0x100>)
 8003ec2:	f7fc fe27 	bl	8000b14 <__aeabi_fdiv>
 8003ec6:	492d      	ldr	r1, [pc, #180]	; (8003f7c <_Z12rutina_servov+0x108>)
 8003ec8:	f7fc fc92 	bl	80007f0 <__aeabi_fadd>
 8003ecc:	f7fd face 	bl	800146c <__aeabi_f2iz>
 8003ed0:	0004      	movs	r4, r0
 8003ed2:	4b2b      	ldr	r3, [pc, #172]	; (8003f80 <_Z12rutina_servov+0x10c>)
 8003ed4:	6018      	str	r0, [r3, #0]
        core_util_critical_section_enter();
 8003ed6:	f001 fa5d 	bl	8005394 <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 8003eda:	0021      	movs	r1, r4
 8003edc:	4829      	ldr	r0, [pc, #164]	; (8003f84 <_Z12rutina_servov+0x110>)
 8003ede:	f005 fb26 	bl	800952e <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 8003ee2:	f001 fa61 	bl	80053a8 <core_util_critical_section_exit>
		trama[0]= 0x20;
 8003ee6:	4c28      	ldr	r4, [pc, #160]	; (8003f88 <_Z12rutina_servov+0x114>)
 8003ee8:	2320      	movs	r3, #32
 8003eea:	7023      	strb	r3, [r4, #0]
		trama[1]= (char) grados;
 8003eec:	6828      	ldr	r0, [r5, #0]
 8003eee:	f7fc fb69 	bl	80005c4 <__aeabi_f2uiz>
 8003ef2:	7060      	strb	r0, [r4, #1]
		trama[2]= 0xFF;
 8003ef4:	23ff      	movs	r3, #255	; 0xff
 8003ef6:	70a3      	strb	r3, [r4, #2]
		trama[3]= 0xE0;
 8003ef8:	3b1f      	subs	r3, #31
 8003efa:	70e3      	strb	r3, [r4, #3]
		pc.printf(trama);
 8003efc:	0021      	movs	r1, r4
 8003efe:	4823      	ldr	r0, [pc, #140]	; (8003f8c <_Z12rutina_servov+0x118>)
 8003f00:	30bc      	adds	r0, #188	; 0xbc
 8003f02:	f001 f9ef 	bl	80052e4 <_ZN4mbed6Stream6printfEPKcz>
 8003f06:	e7c9      	b.n	8003e9c <_Z12rutina_servov+0x28>
		anchopulso_servo = (grados*1000/90+1000);
 8003f08:	4d1b      	ldr	r5, [pc, #108]	; (8003f78 <_Z12rutina_servov+0x104>)
 8003f0a:	491c      	ldr	r1, [pc, #112]	; (8003f7c <_Z12rutina_servov+0x108>)
 8003f0c:	6828      	ldr	r0, [r5, #0]
 8003f0e:	f7fc fff1 	bl	8000ef4 <__aeabi_fmul>
 8003f12:	4918      	ldr	r1, [pc, #96]	; (8003f74 <_Z12rutina_servov+0x100>)
 8003f14:	f7fc fdfe 	bl	8000b14 <__aeabi_fdiv>
 8003f18:	4918      	ldr	r1, [pc, #96]	; (8003f7c <_Z12rutina_servov+0x108>)
 8003f1a:	f7fc fc69 	bl	80007f0 <__aeabi_fadd>
 8003f1e:	f7fd faa5 	bl	800146c <__aeabi_f2iz>
 8003f22:	0004      	movs	r4, r0
 8003f24:	4b16      	ldr	r3, [pc, #88]	; (8003f80 <_Z12rutina_servov+0x10c>)
 8003f26:	6018      	str	r0, [r3, #0]
        core_util_critical_section_enter();
 8003f28:	f001 fa34 	bl	8005394 <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 8003f2c:	0021      	movs	r1, r4
 8003f2e:	4815      	ldr	r0, [pc, #84]	; (8003f84 <_Z12rutina_servov+0x110>)
 8003f30:	f005 fafd 	bl	800952e <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 8003f34:	f001 fa38 	bl	80053a8 <core_util_critical_section_exit>
		trama[0]= 0x20;
 8003f38:	4c13      	ldr	r4, [pc, #76]	; (8003f88 <_Z12rutina_servov+0x114>)
 8003f3a:	2320      	movs	r3, #32
 8003f3c:	7023      	strb	r3, [r4, #0]
		trama[1]= (char) grados;
 8003f3e:	6828      	ldr	r0, [r5, #0]
 8003f40:	f7fc fb40 	bl	80005c4 <__aeabi_f2uiz>
 8003f44:	7060      	strb	r0, [r4, #1]
		trama[2]= 0xFF;
 8003f46:	23ff      	movs	r3, #255	; 0xff
 8003f48:	70a3      	strb	r3, [r4, #2]
		trama[3]= 0xE0;
 8003f4a:	3b1f      	subs	r3, #31
 8003f4c:	70e3      	strb	r3, [r4, #3]
		pc.printf(trama);
 8003f4e:	0021      	movs	r1, r4
 8003f50:	480e      	ldr	r0, [pc, #56]	; (8003f8c <_Z12rutina_servov+0x118>)
 8003f52:	30bc      	adds	r0, #188	; 0xbc
 8003f54:	f001 f9c6 	bl	80052e4 <_ZN4mbed6Stream6printfEPKcz>
 8003f58:	e7a4      	b.n	8003ea4 <_Z12rutina_servov+0x30>
		rutina_barrido();			// Llamada a la rutina del barrido del servo
 8003f5a:	f7ff fe91 	bl	8003c80 <_Z14rutina_barridov>
}
 8003f5e:	e7a5      	b.n	8003eac <_Z12rutina_servov+0x38>
 8003f60:	20000a04 	.word	0x20000a04
 8003f64:	20000be8 	.word	0x20000be8
 8003f68:	20000900 	.word	0x20000900
 8003f6c:	20000904 	.word	0x20000904
 8003f70:	200008fc 	.word	0x200008fc
 8003f74:	42b40000 	.word	0x42b40000
 8003f78:	20000910 	.word	0x20000910
 8003f7c:	447a0000 	.word	0x447a0000
 8003f80:	200008f4 	.word	0x200008f4
 8003f84:	20000a58 	.word	0x20000a58
 8003f88:	20000bd8 	.word	0x20000bd8
 8003f8c:	2000092c 	.word	0x2000092c

08003f90 <main>:
{
 8003f90:	b510      	push	{r4, lr}
 8003f92:	b088      	sub	sp, #32
        memset(this, 0, sizeof(Callback));
 8003f94:	2210      	movs	r2, #16
 8003f96:	2100      	movs	r1, #0
 8003f98:	4668      	mov	r0, sp
 8003f9a:	f007 f853 	bl	800b044 <memset>
        new (this) F(f);
 8003f9e:	4b1d      	ldr	r3, [pc, #116]	; (8004014 <main+0x84>)
 8003fa0:	9300      	str	r3, [sp, #0]
        _ops = &ops;
 8003fa2:	4b1d      	ldr	r3, [pc, #116]	; (8004018 <main+0x88>)
 8003fa4:	9303      	str	r3, [sp, #12]
	pc.attach(&leer_serie,Serial::RxIrq);
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	4669      	mov	r1, sp
 8003faa:	481c      	ldr	r0, [pc, #112]	; (800401c <main+0x8c>)
 8003fac:	f000 faea 	bl	8004584 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE>
        if (_ops) {
 8003fb0:	9b03      	ldr	r3, [sp, #12]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d002      	beq.n	8003fbc <main+0x2c>
            _ops->dtor(this);
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	4668      	mov	r0, sp
 8003fba:	4798      	blx	r3
        core_util_critical_section_enter();
 8003fbc:	f001 f9ea 	bl	8005394 <core_util_critical_section_enter>
        pwmout_period_ms(&_pwm, ms);
 8003fc0:	2114      	movs	r1, #20
 8003fc2:	4817      	ldr	r0, [pc, #92]	; (8004020 <main+0x90>)
 8003fc4:	f005 faac 	bl	8009520 <pwmout_period_ms>
        core_util_critical_section_exit();
 8003fc8:	f001 f9ee 	bl	80053a8 <core_util_critical_section_exit>
        memset(this, 0, sizeof(Callback));
 8003fcc:	2210      	movs	r2, #16
 8003fce:	2100      	movs	r1, #0
 8003fd0:	a804      	add	r0, sp, #16
 8003fd2:	f007 f837 	bl	800b044 <memset>
        new (this) F(f);
 8003fd6:	4b13      	ldr	r3, [pc, #76]	; (8004024 <main+0x94>)
 8003fd8:	9304      	str	r3, [sp, #16]
        _ops = &ops;
 8003fda:	4b0f      	ldr	r3, [pc, #60]	; (8004018 <main+0x88>)
 8003fdc:	9307      	str	r3, [sp, #28]
	t_pot.attach_us(rutina_servo,50000); 					// Cada 50ms
 8003fde:	4a12      	ldr	r2, [pc, #72]	; (8004028 <main+0x98>)
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	a904      	add	r1, sp, #16
 8003fe4:	4811      	ldr	r0, [pc, #68]	; (800402c <main+0x9c>)
 8003fe6:	f7ff fe03 	bl	8003bf0 <_ZN4mbed6Ticker9attach_usENS_8CallbackIFvvEEEy>
        if (_ops) {
 8003fea:	9b07      	ldr	r3, [sp, #28]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d002      	beq.n	8003ff6 <main+0x66>
            _ops->dtor(this);
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	a804      	add	r0, sp, #16
 8003ff4:	4798      	blx	r3
	oled.speed(SSD1306::Medium);
 8003ff6:	4c0e      	ldr	r4, [pc, #56]	; (8004030 <main+0xa0>)
 8003ff8:	2101      	movs	r1, #1
 8003ffa:	0020      	movs	r0, r4
 8003ffc:	f005 fcb8 	bl	8009970 <_ZN7SSD13065speedENS_8I2CSpeedE>
	oled.init();
 8004000:	0020      	movs	r0, r4
 8004002:	f005 fcfb 	bl	80099fc <_ZN7SSD13064initEv>
	oled.cls();
 8004006:	2200      	movs	r2, #0
 8004008:	2100      	movs	r1, #0
 800400a:	0020      	movs	r0, r4
 800400c:	f005 fdda 	bl	8009bc4 <_ZN7SSD13063clsEPcb>
 8004010:	e7fe      	b.n	8004010 <main+0x80>
 8004012:	46c0      	nop			; (mov r8, r8)
 8004014:	08003671 	.word	0x08003671
 8004018:	0800f620 	.word	0x0800f620
 800401c:	2000092c 	.word	0x2000092c
 8004020:	20000a58 	.word	0x20000a58
 8004024:	08003e75 	.word	0x08003e75
 8004028:	0000c350 	.word	0x0000c350
 800402c:	20000b50 	.word	0x20000b50
 8004030:	20000914 	.word	0x20000914

08004034 <_ZN4mbed6SerialD0Ev>:
 8004034:	b510      	push	{r4, lr}
 8004036:	0004      	movs	r4, r0
 8004038:	4b09      	ldr	r3, [pc, #36]	; (8004060 <_ZN4mbed6SerialD0Ev+0x2c>)
 800403a:	6003      	str	r3, [r0, #0]
 800403c:	0019      	movs	r1, r3
 800403e:	3120      	adds	r1, #32
 8004040:	22bc      	movs	r2, #188	; 0xbc
 8004042:	5081      	str	r1, [r0, r2]
 8004044:	3380      	adds	r3, #128	; 0x80
 8004046:	3204      	adds	r2, #4
 8004048:	5083      	str	r3, [r0, r2]
 800404a:	30bc      	adds	r0, #188	; 0xbc
 800404c:	f001 f920 	bl	8005290 <_ZN4mbed6StreamD1Ev>
 8004050:	0020      	movs	r0, r4
 8004052:	f000 fb01 	bl	8004658 <_ZN4mbed10SerialBaseD1Ev>
 8004056:	0020      	movs	r0, r4
 8004058:	f001 fe6c 	bl	8005d34 <_ZdlPv>
 800405c:	0020      	movs	r0, r4
 800405e:	bd10      	pop	{r4, pc}
 8004060:	0800f670 	.word	0x0800f670

08004064 <_ZThn188_N4mbed6SerialD0Ev>:
 8004064:	b408      	push	{r3}
 8004066:	4b02      	ldr	r3, [pc, #8]	; (8004070 <_ZThn188_N4mbed6SerialD0Ev+0xc>)
 8004068:	469c      	mov	ip, r3
 800406a:	38bc      	subs	r0, #188	; 0xbc
 800406c:	bc08      	pop	{r3}
 800406e:	4760      	bx	ip
 8004070:	08004035 	.word	0x08004035

08004074 <_ZThn192_N4mbed6SerialD0Ev>:
 8004074:	b408      	push	{r3}
 8004076:	4b02      	ldr	r3, [pc, #8]	; (8004080 <_ZThn192_N4mbed6SerialD0Ev+0xc>)
 8004078:	469c      	mov	ip, r3
 800407a:	38c0      	subs	r0, #192	; 0xc0
 800407c:	bc08      	pop	{r3}
 800407e:	4760      	bx	ip
 8004080:	08004035 	.word	0x08004035

08004084 <_GLOBAL__sub_I_pc>:
}
 8004084:	b510      	push	{r4, lr}
 8004086:	4902      	ldr	r1, [pc, #8]	; (8004090 <_GLOBAL__sub_I_pc+0xc>)
 8004088:	2001      	movs	r0, #1
 800408a:	f7ff fcef 	bl	8003a6c <_Z41__static_initialization_and_destruction_0ii>
 800408e:	bd10      	pop	{r4, pc}
 8004090:	0000ffff 	.word	0x0000ffff

08004094 <_ZN4mbed3I2CD1Ev>:

    /** Release exclusive access to this I2C bus
     */
    virtual void unlock(void);

    virtual ~I2C()
 8004094:	b510      	push	{r4, lr}
 8004096:	0004      	movs	r4, r0
    {
 8004098:	4b04      	ldr	r3, [pc, #16]	; (80040ac <_ZN4mbed3I2CD1Ev+0x18>)
 800409a:	3308      	adds	r3, #8
 800409c:	c008      	stmia	r0!, {r3}

    /** Destroy a callback
     */
    ~Callback()
    {
        if (_ops) {
 800409e:	6923      	ldr	r3, [r4, #16]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <_ZN4mbed3I2CD1Ev+0x14>
            _ops->dtor(this);
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	4798      	blx	r3
        // Do nothing
    }
 80040a8:	0020      	movs	r0, r4
 80040aa:	bd10      	pop	{r4, pc}
 80040ac:	0800f650 	.word	0x0800f650

080040b0 <_ZN4mbed3I2C4lockEv>:
        if (NULL == _ptr) {
 80040b0:	4b04      	ldr	r3, [pc, #16]	; (80040c4 <_ZN4mbed3I2C4lockEv+0x14>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d000      	beq.n	80040ba <_ZN4mbed3I2C4lockEv+0xa>
}

void I2C::lock()
{
    _mutex->lock();
}
 80040b8:	4770      	bx	lr
                _ptr = new (_data) T();
 80040ba:	4b02      	ldr	r3, [pc, #8]	; (80040c4 <_ZN4mbed3I2C4lockEv+0x14>)
 80040bc:	1d1a      	adds	r2, r3, #4
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	e7fa      	b.n	80040b8 <_ZN4mbed3I2C4lockEv+0x8>
 80040c2:	46c0      	nop			; (mov r8, r8)
 80040c4:	20000bf4 	.word	0x20000bf4

080040c8 <_ZN4mbed3I2C6unlockEv>:
        if (NULL == _ptr) {
 80040c8:	4b04      	ldr	r3, [pc, #16]	; (80040dc <_ZN4mbed3I2C6unlockEv+0x14>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d000      	beq.n	80040d2 <_ZN4mbed3I2C6unlockEv+0xa>

void I2C::unlock()
{
    _mutex->unlock();
}
 80040d0:	4770      	bx	lr
                _ptr = new (_data) T();
 80040d2:	4b02      	ldr	r3, [pc, #8]	; (80040dc <_ZN4mbed3I2C6unlockEv+0x14>)
 80040d4:	1d1a      	adds	r2, r3, #4
 80040d6:	601a      	str	r2, [r3, #0]
 80040d8:	e7fa      	b.n	80040d0 <_ZN4mbed3I2C6unlockEv+0x8>
 80040da:	46c0      	nop			; (mov r8, r8)
 80040dc:	20000bf4 	.word	0x20000bf4

080040e0 <_ZN6CThunkIN4mbed3I2CEE10trampolineEPS1_PvPMS1_FvS4_E>:
        volatile uint32_t callback;
        volatile uint32_t trampoline;
    } __attribute__((__packed__)) CThunkTrampoline;
#endif

    static void trampoline(T *instance, void *context, CCallback *callback)
 80040e0:	b510      	push	{r4, lr}
    {
        if (instance && *callback) {
 80040e2:	2800      	cmp	r0, #0
 80040e4:	d00b      	beq.n	80040fe <_ZN6CThunkIN4mbed3I2CEE10trampolineEPS1_PvPMS1_FvS4_E+0x1e>
 80040e6:	6814      	ldr	r4, [r2, #0]
 80040e8:	2c00      	cmp	r4, #0
 80040ea:	d009      	beq.n	8004100 <_ZN6CThunkIN4mbed3I2CEE10trampolineEPS1_PvPMS1_FvS4_E+0x20>
            (static_cast<T *>(instance)->**callback)(context);
 80040ec:	6853      	ldr	r3, [r2, #4]
 80040ee:	07da      	lsls	r2, r3, #31
 80040f0:	d502      	bpl.n	80040f8 <_ZN6CThunkIN4mbed3I2CEE10trampolineEPS1_PvPMS1_FvS4_E+0x18>
 80040f2:	105a      	asrs	r2, r3, #1
 80040f4:	5882      	ldr	r2, [r0, r2]
 80040f6:	5914      	ldr	r4, [r2, r4]
 80040f8:	105b      	asrs	r3, r3, #1
 80040fa:	18c0      	adds	r0, r0, r3
 80040fc:	47a0      	blx	r4
        }
    }
 80040fe:	bd10      	pop	{r4, pc}
        if (instance && *callback) {
 8004100:	6853      	ldr	r3, [r2, #4]
 8004102:	07db      	lsls	r3, r3, #31
 8004104:	d4f2      	bmi.n	80040ec <_ZN6CThunkIN4mbed3I2CEE10trampolineEPS1_PvPMS1_FvS4_E+0xc>
 8004106:	e7fa      	b.n	80040fe <_ZN6CThunkIN4mbed3I2CEE10trampolineEPS1_PvPMS1_FvS4_E+0x1e>

08004108 <_ZN4mbed3I2CD0Ev>:
    virtual ~I2C()
 8004108:	b510      	push	{r4, lr}
 800410a:	0004      	movs	r4, r0
    {
 800410c:	4b06      	ldr	r3, [pc, #24]	; (8004128 <_ZN4mbed3I2CD0Ev+0x20>)
 800410e:	3308      	adds	r3, #8
 8004110:	c008      	stmia	r0!, {r3}
        if (_ops) {
 8004112:	6923      	ldr	r3, [r4, #16]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d001      	beq.n	800411c <_ZN4mbed3I2CD0Ev+0x14>
            _ops->dtor(this);
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	4798      	blx	r3
    }
 800411c:	0020      	movs	r0, r4
 800411e:	f001 fe09 	bl	8005d34 <_ZdlPv>
 8004122:	0020      	movs	r0, r4
 8004124:	bd10      	pop	{r4, pc}
 8004126:	46c0      	nop			; (mov r8, r8)
 8004128:	0800f650 	.word	0x0800f650

0800412c <_ZN4mbed3I2CC1E7PinNameS1_>:
I2C::I2C(PinName sda, PinName scl) :
 800412c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800412e:	b087      	sub	sp, #28
 8004130:	0004      	movs	r4, r0
 8004132:	9101      	str	r1, [sp, #4]
 8004134:	0017      	movs	r7, r2
    _i2c(), _hz(100000)
 8004136:	4b1e      	ldr	r3, [pc, #120]	; (80041b0 <_ZN4mbed3I2CC1E7PinNameS1_+0x84>)
 8004138:	3308      	adds	r3, #8
 800413a:	c008      	stmia	r0!, {r3}
            memset(this, 0, sizeof(Callback));
 800413c:	2210      	movs	r2, #16
 800413e:	2100      	movs	r1, #0
 8004140:	f006 ff80 	bl	800b044 <memset>
        init(instance, NULL, NULL);
 8004144:	2500      	movs	r5, #0
 8004146:	9504      	str	r5, [sp, #16]
 8004148:	9505      	str	r5, [sp, #20]
 800414a:	ae02      	add	r6, sp, #8
 800414c:	2208      	movs	r2, #8
 800414e:	ab04      	add	r3, sp, #16
 8004150:	0019      	movs	r1, r3
 8004152:	0030      	movs	r0, r6
 8004154:	f006 ff5b 	bl	800b00e <memcpy>

    inline void init(T *instance, CCallback callback, void *context)
    {
        /* remember callback - need to add this level of redirection
           as pointer size for member functions differs between platforms */
        m_callback = callback;
 8004158:	0022      	movs	r2, r4
 800415a:	3218      	adds	r2, #24
 800415c:	ce09      	ldmia	r6!, {r0, r3}
 800415e:	c209      	stmia	r2!, {r0, r3}

        /* populate thunking trampoline */
        CTHUNK_ASSIGMENT;
 8004160:	4b14      	ldr	r3, [pc, #80]	; (80041b4 <_ZN4mbed3I2CC1E7PinNameS1_+0x88>)
 8004162:	6223      	str	r3, [r4, #32]
 8004164:	4b14      	ldr	r3, [pc, #80]	; (80041b8 <_ZN4mbed3I2CC1E7PinNameS1_+0x8c>)
 8004166:	6263      	str	r3, [r4, #36]	; 0x24
        m_thunk.context = (uint32_t)context;
 8004168:	62e5      	str	r5, [r4, #44]	; 0x2c
        m_thunk.instance = (uint32_t)instance;
 800416a:	62a4      	str	r4, [r4, #40]	; 0x28
        m_thunk.callback = (uint32_t)&m_callback;
 800416c:	0023      	movs	r3, r4
 800416e:	3318      	adds	r3, #24
 8004170:	6323      	str	r3, [r4, #48]	; 0x30
        m_thunk.trampoline = (uint32_t)&trampoline;
 8004172:	4b12      	ldr	r3, [pc, #72]	; (80041bc <_ZN4mbed3I2CC1E7PinNameS1_+0x90>)
 8004174:	6363      	str	r3, [r4, #52]	; 0x34
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8004176:	f3bf 8f6f 	isb	sy
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800417a:	f3bf 8f4f 	dsb	sy
 800417e:	2338      	movs	r3, #56	; 0x38
 8004180:	54e5      	strb	r5, [r4, r3]
 8004182:	3301      	adds	r3, #1
 8004184:	54e5      	strb	r5, [r4, r3]
 8004186:	0025      	movs	r5, r4
 8004188:	353c      	adds	r5, #60	; 0x3c
 800418a:	2298      	movs	r2, #152	; 0x98
 800418c:	2100      	movs	r1, #0
 800418e:	0028      	movs	r0, r5
 8004190:	f006 ff58 	bl	800b044 <memset>
 8004194:	4a0a      	ldr	r2, [pc, #40]	; (80041c0 <_ZN4mbed3I2CC1E7PinNameS1_+0x94>)
 8004196:	23d4      	movs	r3, #212	; 0xd4
 8004198:	50e2      	str	r2, [r4, r3]
    i2c_init(&_i2c, sda, scl);
 800419a:	003a      	movs	r2, r7
 800419c:	9901      	ldr	r1, [sp, #4]
 800419e:	0028      	movs	r0, r5
 80041a0:	f004 fcd8 	bl	8008b54 <i2c_init>
    _owner = this;
 80041a4:	4b07      	ldr	r3, [pc, #28]	; (80041c4 <_ZN4mbed3I2CC1E7PinNameS1_+0x98>)
 80041a6:	601c      	str	r4, [r3, #0]
}
 80041a8:	0020      	movs	r0, r4
 80041aa:	b007      	add	sp, #28
 80041ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041ae:	46c0      	nop			; (mov r8, r8)
 80041b0:	0800f650 	.word	0x0800f650
 80041b4:	c80fa001 	.word	0xc80fa001
 80041b8:	00004718 	.word	0x00004718
 80041bc:	080040e1 	.word	0x080040e1
 80041c0:	000186a0 	.word	0x000186a0
 80041c4:	20000bfc 	.word	0x20000bfc

080041c8 <_ZN4mbed3I2C9frequencyEi>:
{
 80041c8:	b570      	push	{r4, r5, r6, lr}
 80041ca:	0004      	movs	r4, r0
 80041cc:	000d      	movs	r5, r1
    lock();
 80041ce:	6803      	ldr	r3, [r0, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4798      	blx	r3
    _hz = hz;
 80041d4:	23d4      	movs	r3, #212	; 0xd4
 80041d6:	50e5      	str	r5, [r4, r3]
    i2c_frequency(&_i2c, _hz);
 80041d8:	0020      	movs	r0, r4
 80041da:	303c      	adds	r0, #60	; 0x3c
 80041dc:	0029      	movs	r1, r5
 80041de:	f004 fc4f 	bl	8008a80 <i2c_frequency>
    _owner = this;
 80041e2:	4b03      	ldr	r3, [pc, #12]	; (80041f0 <_ZN4mbed3I2C9frequencyEi+0x28>)
 80041e4:	601c      	str	r4, [r3, #0]
    unlock();
 80041e6:	6823      	ldr	r3, [r4, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	0020      	movs	r0, r4
 80041ec:	4798      	blx	r3
}
 80041ee:	bd70      	pop	{r4, r5, r6, pc}
 80041f0:	20000bfc 	.word	0x20000bfc

080041f4 <_ZN4mbed3I2C6aquireEv>:
{
 80041f4:	b510      	push	{r4, lr}
 80041f6:	0004      	movs	r4, r0
    lock();
 80041f8:	6803      	ldr	r3, [r0, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4798      	blx	r3
    if (_owner != this) {
 80041fe:	4b08      	ldr	r3, [pc, #32]	; (8004220 <_ZN4mbed3I2C6aquireEv+0x2c>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	429c      	cmp	r4, r3
 8004204:	d007      	beq.n	8004216 <_ZN4mbed3I2C6aquireEv+0x22>
        i2c_frequency(&_i2c, _hz);
 8004206:	0020      	movs	r0, r4
 8004208:	303c      	adds	r0, #60	; 0x3c
 800420a:	23d4      	movs	r3, #212	; 0xd4
 800420c:	58e1      	ldr	r1, [r4, r3]
 800420e:	f004 fc37 	bl	8008a80 <i2c_frequency>
        _owner = this;
 8004212:	4b03      	ldr	r3, [pc, #12]	; (8004220 <_ZN4mbed3I2C6aquireEv+0x2c>)
 8004214:	601c      	str	r4, [r3, #0]
    unlock();
 8004216:	6823      	ldr	r3, [r4, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	0020      	movs	r0, r4
 800421c:	4798      	blx	r3
}
 800421e:	bd10      	pop	{r4, pc}
 8004220:	20000bfc 	.word	0x20000bfc

08004224 <_ZN4mbed3I2C5writeEiPKcib>:
{
 8004224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004226:	b085      	sub	sp, #20
 8004228:	0005      	movs	r5, r0
 800422a:	9103      	str	r1, [sp, #12]
 800422c:	0017      	movs	r7, r2
 800422e:	001c      	movs	r4, r3
 8004230:	ab0a      	add	r3, sp, #40	; 0x28
 8004232:	781e      	ldrb	r6, [r3, #0]
    lock();
 8004234:	6803      	ldr	r3, [r0, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4798      	blx	r3
    aquire();
 800423a:	0028      	movs	r0, r5
 800423c:	f7ff ffda 	bl	80041f4 <_ZN4mbed3I2C6aquireEv>
    int stop = (repeated) ? 0 : 1;
 8004240:	2e00      	cmp	r6, #0
 8004242:	d113      	bne.n	800426c <_ZN4mbed3I2C5writeEiPKcib+0x48>
 8004244:	2301      	movs	r3, #1
    int written = i2c_write(&_i2c, address, data, length, stop);
 8004246:	0028      	movs	r0, r5
 8004248:	303c      	adds	r0, #60	; 0x3c
 800424a:	9300      	str	r3, [sp, #0]
 800424c:	0023      	movs	r3, r4
 800424e:	003a      	movs	r2, r7
 8004250:	9903      	ldr	r1, [sp, #12]
 8004252:	f004 fd45 	bl	8008ce0 <i2c_write>
 8004256:	0006      	movs	r6, r0
    unlock();
 8004258:	682b      	ldr	r3, [r5, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	0028      	movs	r0, r5
 800425e:	4798      	blx	r3
    return length != written;
 8004260:	1ba4      	subs	r4, r4, r6
 8004262:	1e60      	subs	r0, r4, #1
 8004264:	4184      	sbcs	r4, r0
 8004266:	b2e0      	uxtb	r0, r4
}
 8004268:	b005      	add	sp, #20
 800426a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    int stop = (repeated) ? 0 : 1;
 800426c:	2300      	movs	r3, #0
 800426e:	e7ea      	b.n	8004246 <_ZN4mbed3I2C5writeEiPKcib+0x22>

08004270 <_ZN4mbed3I2C5writeEi>:
{
 8004270:	b570      	push	{r4, r5, r6, lr}
 8004272:	0004      	movs	r4, r0
 8004274:	000d      	movs	r5, r1
    lock();
 8004276:	6803      	ldr	r3, [r0, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4798      	blx	r3
    int ret = i2c_byte_write(&_i2c, data);
 800427c:	0020      	movs	r0, r4
 800427e:	303c      	adds	r0, #60	; 0x3c
 8004280:	0029      	movs	r1, r5
 8004282:	f004 fe49 	bl	8008f18 <i2c_byte_write>
 8004286:	0005      	movs	r5, r0
    unlock();
 8004288:	6823      	ldr	r3, [r4, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	0020      	movs	r0, r4
 800428e:	4798      	blx	r3
}
 8004290:	0028      	movs	r0, r5
 8004292:	bd70      	pop	{r4, r5, r6, pc}

08004294 <_ZN4mbed3I2C5startEv>:
{
 8004294:	b510      	push	{r4, lr}
 8004296:	0004      	movs	r4, r0
    lock();
 8004298:	6803      	ldr	r3, [r0, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4798      	blx	r3
    i2c_start(&_i2c);
 800429e:	0020      	movs	r0, r4
 80042a0:	303c      	adds	r0, #60	; 0x3c
 80042a2:	f004 fcd5 	bl	8008c50 <i2c_start>
    unlock();
 80042a6:	6823      	ldr	r3, [r4, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	0020      	movs	r0, r4
 80042ac:	4798      	blx	r3
}
 80042ae:	bd10      	pop	{r4, pc}

080042b0 <_ZN4mbed3I2C4stopEv>:
{
 80042b0:	b510      	push	{r4, lr}
 80042b2:	0004      	movs	r4, r0
    lock();
 80042b4:	6803      	ldr	r3, [r0, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4798      	blx	r3
    i2c_stop(&_i2c);
 80042ba:	0020      	movs	r0, r4
 80042bc:	303c      	adds	r0, #60	; 0x3c
 80042be:	f004 fccb 	bl	8008c58 <i2c_stop>
    unlock();
 80042c2:	6823      	ldr	r3, [r4, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	0020      	movs	r0, r4
 80042c8:	4798      	blx	r3
}
 80042ca:	bd10      	pop	{r4, pc}

080042cc <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev>:
            (BufferSize < (((uint64_t) 1) << (sizeof(CounterType) * 8))),
            "Invalid BufferSize for the CounterType"
        );
    }

    ~CircularBuffer()
 80042cc:	b570      	push	{r4, r5, r6, lr}
 80042ce:	0005      	movs	r5, r0
    {
    }
 80042d0:	1e06      	subs	r6, r0, #0
 80042d2:	d00c      	beq.n	80042ee <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev+0x22>
 80042d4:	0004      	movs	r4, r0
 80042d6:	3458      	adds	r4, #88	; 0x58
 80042d8:	42b4      	cmp	r4, r6
 80042da:	d008      	beq.n	80042ee <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev+0x22>
 80042dc:	3c2c      	subs	r4, #44	; 0x2c
    void *rx_buffer;           /**< Rx buffer */
    size_t rx_length;          /**< Length of Rx buffer */
    uint32_t event;            /**< Event for a transaction */
    event_callback_t callback; /**< User's callback */
    uint8_t width;             /**< Buffer's word width (8, 16, 32, 64) */
} transaction_t;
 80042de:	0020      	movs	r0, r4
 80042e0:	3018      	adds	r0, #24
        if (_ops) {
 80042e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0f7      	beq.n	80042d8 <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev+0xc>
            _ops->dtor(this);
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	4798      	blx	r3
 80042ec:	e7f4      	b.n	80042d8 <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev+0xc>
 80042ee:	0028      	movs	r0, r5
 80042f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080042f4 <_Z41__static_initialization_and_destruction_0ii>:
#endif
}

#endif

} // namespace mbed
 80042f4:	b570      	push	{r4, r5, r6, lr}
 80042f6:	0004      	movs	r4, r0
 80042f8:	2801      	cmp	r0, #1
 80042fa:	d000      	beq.n	80042fe <_Z41__static_initialization_and_destruction_0ii+0xa>
 80042fc:	bd70      	pop	{r4, r5, r6, pc}
 80042fe:	4b10      	ldr	r3, [pc, #64]	; (8004340 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004300:	4299      	cmp	r1, r3
 8004302:	d1fb      	bne.n	80042fc <_Z41__static_initialization_and_destruction_0ii+0x8>
    CircularBuffer() : _head(0), _tail(0), _full(false)
 8004304:	4d0f      	ldr	r5, [pc, #60]	; (8004344 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8004306:	2c00      	cmp	r4, #0
 8004308:	db0f      	blt.n	800432a <_Z41__static_initialization_and_destruction_0ii+0x36>
public:
    Transaction(Class *tpointer, const transaction_t &transaction) : _obj(tpointer), _data(transaction)
    {
    }

    Transaction() : _obj(), _data()
 800430a:	2600      	movs	r6, #0
 800430c:	0028      	movs	r0, r5
 800430e:	c040      	stmia	r0!, {r6}
 8004310:	2228      	movs	r2, #40	; 0x28
 8004312:	0031      	movs	r1, r6
 8004314:	f006 fe96 	bl	800b044 <memset>
} transaction_t;
 8004318:	0028      	movs	r0, r5
 800431a:	3018      	adds	r0, #24
            memset(this, 0, sizeof(Callback));
 800431c:	2210      	movs	r2, #16
 800431e:	0031      	movs	r1, r6
 8004320:	f006 fe90 	bl	800b044 <memset>
 8004324:	352c      	adds	r5, #44	; 0x2c
 8004326:	3c01      	subs	r4, #1
 8004328:	e7ed      	b.n	8004306 <_Z41__static_initialization_and_destruction_0ii+0x12>
 800432a:	4806      	ldr	r0, [pc, #24]	; (8004344 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800432c:	2300      	movs	r3, #0
 800432e:	6583      	str	r3, [r0, #88]	; 0x58
 8004330:	65c3      	str	r3, [r0, #92]	; 0x5c
 8004332:	2260      	movs	r2, #96	; 0x60
 8004334:	5483      	strb	r3, [r0, r2]
CircularBuffer<Transaction<SPI>, TRANSACTION_QUEUE_SIZE_SPI> SPI::_transaction_buffer;
 8004336:	4a04      	ldr	r2, [pc, #16]	; (8004348 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8004338:	4904      	ldr	r1, [pc, #16]	; (800434c <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800433a:	f001 fc83 	bl	8005c44 <__aeabi_atexit>
} // namespace mbed
 800433e:	e7dd      	b.n	80042fc <_Z41__static_initialization_and_destruction_0ii+0x8>
 8004340:	0000ffff 	.word	0x0000ffff
 8004344:	20000c00 	.word	0x20000c00
 8004348:	200000c0 	.word	0x200000c0
 800434c:	080042cd 	.word	0x080042cd

08004350 <_GLOBAL__sub_I__ZN4mbed3SPI19_transaction_bufferE>:
 8004350:	b510      	push	{r4, lr}
 8004352:	4902      	ldr	r1, [pc, #8]	; (800435c <_GLOBAL__sub_I__ZN4mbed3SPI19_transaction_bufferE+0xc>)
 8004354:	2001      	movs	r0, #1
 8004356:	f7ff ffcd 	bl	80042f4 <_Z41__static_initialization_and_destruction_0ii>
 800435a:	bd10      	pop	{r4, pc}
 800435c:	0000ffff 	.word	0x0000ffff

08004360 <_ZN4mbed10FileHandle5lseekEli>:
     *    -1 on failure or unsupported
     *  @deprecated Replaced by `off_t FileHandle::seek(off_t offset, int whence = SEEK_SET)'
     *
     */
    MBED_DEPRECATED_SINCE("mbed-os-5.4", "Replaced by FileHandle::seek")
    virtual off_t lseek(off_t offset, int whence)
 8004360:	b510      	push	{r4, lr}
    {
        return seek(offset, whence);
 8004362:	6803      	ldr	r3, [r0, #0]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	4798      	blx	r3
    }
 8004368:	bd10      	pop	{r4, pc}

0800436a <_ZN4mbed10FileHandle5fsyncEv>:
     *    0 on success or un-needed,
     *   -1 on error
     *  @deprecated Replaced by `int FileHandle::sync()'
     */
    MBED_DEPRECATED_SINCE("mbed-os-5.4", "Replaced by FileHandle::sync")
    virtual int fsync()
 800436a:	b510      	push	{r4, lr}
    {
        return sync();
 800436c:	6803      	ldr	r3, [r0, #0]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	4798      	blx	r3
    }
 8004372:	bd10      	pop	{r4, pc}

08004374 <_ZN4mbed10FileHandle4flenEv>:
     *  @returns
     *   Length of the file
     *  @deprecated Replaced by `off_t FileHandle::size()'
     */
    MBED_DEPRECATED_SINCE("mbed-os-5.4", "Replaced by FileHandle::size")
    virtual off_t flen()
 8004374:	b510      	push	{r4, lr}
    {
        return size();
 8004376:	6803      	ldr	r3, [r0, #0]
 8004378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800437a:	4798      	blx	r3
    }
 800437c:	bd10      	pop	{r4, pc}

0800437e <_ZN4mbed10FileHandle12set_blockingEb>:
     *  @return             0 on success
     *  @return             Negative error code on failure
     */
    virtual int set_blocking(bool blocking)
    {
        return blocking ? 0 : -ENOTTY;
 800437e:	2900      	cmp	r1, #0
 8004380:	d001      	beq.n	8004386 <_ZN4mbed10FileHandle12set_blockingEb+0x8>
 8004382:	2000      	movs	r0, #0
    }
 8004384:	4770      	bx	lr
        return blocking ? 0 : -ENOTTY;
 8004386:	2019      	movs	r0, #25
 8004388:	4240      	negs	r0, r0
 800438a:	e7fb      	b.n	8004384 <_ZN4mbed10FileHandle12set_blockingEb+0x6>

0800438c <_ZNK4mbed10FileHandle11is_blockingEv>:
     *  @return             true for blocking mode, false for non-blocking mode.
     */
    virtual bool is_blocking() const
    {
        return true;
    }
 800438c:	2001      	movs	r0, #1
 800438e:	4770      	bx	lr

08004390 <_ZNK4mbed10FileHandle4pollEs>:
     */
    virtual short poll(short events) const
    {
        // Possible default for real files
        return POLLIN | POLLOUT;
    }
 8004390:	2011      	movs	r0, #17
 8004392:	4770      	bx	lr

08004394 <_ZN4mbed10FileHandle5sigioENS_8CallbackIFvvEEE>:
     *  @param func     Function to call on state change
     */
    virtual void sigio(Callback<void()> func)
    {
        //Default for real files. Do nothing for real files.
    }
 8004394:	4770      	bx	lr

08004396 <_ZN4mbed6Serial4lockEv>:
}

void Serial::lock()
{
    _mutex.lock();
}
 8004396:	4770      	bx	lr

08004398 <_ZThn188_N4mbed6Serial4lockEv>:
    }

protected:
    virtual int _getc();
    virtual int _putc(int c);
    virtual void lock();
 8004398:	b408      	push	{r3}
 800439a:	4b02      	ldr	r3, [pc, #8]	; (80043a4 <_ZThn188_N4mbed6Serial4lockEv+0xc>)
 800439c:	469c      	mov	ip, r3
 800439e:	38bc      	subs	r0, #188	; 0xbc
 80043a0:	bc08      	pop	{r3}
 80043a2:	4760      	bx	ip
 80043a4:	08004397 	.word	0x08004397

080043a8 <_ZN4mbed6Serial6unlockEv>:

void Serial::unlock()
{
    _mutex.unlock();
}
 80043a8:	4770      	bx	lr
	...

080043ac <_ZThn188_N4mbed6Serial6unlockEv>:
    virtual void unlock();
 80043ac:	b408      	push	{r3}
 80043ae:	4b02      	ldr	r3, [pc, #8]	; (80043b8 <_ZThn188_N4mbed6Serial6unlockEv+0xc>)
 80043b0:	469c      	mov	ip, r3
 80043b2:	38bc      	subs	r0, #188	; 0xbc
 80043b4:	bc08      	pop	{r3}
 80043b6:	4760      	bx	ip
 80043b8:	080043a9 	.word	0x080043a9

080043bc <_ZN4mbed6Serial5_getcEv>:
{
 80043bc:	b510      	push	{r4, lr}
    return _base_getc();
 80043be:	f000 f994 	bl	80046ea <_ZN4mbed10SerialBase10_base_getcEv>
}
 80043c2:	bd10      	pop	{r4, pc}

080043c4 <_ZThn188_N4mbed6Serial5_getcEv>:
    virtual int _getc();
 80043c4:	b408      	push	{r3}
 80043c6:	4b02      	ldr	r3, [pc, #8]	; (80043d0 <_ZThn188_N4mbed6Serial5_getcEv+0xc>)
 80043c8:	469c      	mov	ip, r3
 80043ca:	38bc      	subs	r0, #188	; 0xbc
 80043cc:	bc08      	pop	{r3}
 80043ce:	4760      	bx	ip
 80043d0:	080043bd 	.word	0x080043bd

080043d4 <_ZN4mbed6Serial5_putcEi>:
{
 80043d4:	b510      	push	{r4, lr}
    return _base_putc(c);
 80043d6:	f000 f98d 	bl	80046f4 <_ZN4mbed10SerialBase10_base_putcEi>
}
 80043da:	bd10      	pop	{r4, pc}

080043dc <_ZThn188_N4mbed6Serial5_putcEi>:
    virtual int _putc(int c);
 80043dc:	b408      	push	{r3}
 80043de:	4b02      	ldr	r3, [pc, #8]	; (80043e8 <_ZThn188_N4mbed6Serial5_putcEi+0xc>)
 80043e0:	469c      	mov	ip, r3
 80043e2:	38bc      	subs	r0, #188	; 0xbc
 80043e4:	bc08      	pop	{r3}
 80043e6:	4760      	bx	ip
 80043e8:	080043d5 	.word	0x080043d5

080043ec <_ZN4mbed6SerialC1E7PinNameS1_PKci>:
Serial::Serial(PinName tx, PinName rx, const char *name, int baud) : SerialBase(tx, rx, baud), Stream(name)
 80043ec:	b570      	push	{r4, r5, r6, lr}
 80043ee:	0004      	movs	r4, r0
 80043f0:	001d      	movs	r5, r3
 80043f2:	9b04      	ldr	r3, [sp, #16]
 80043f4:	f000 f838 	bl	8004468 <_ZN4mbed10SerialBaseC1E7PinNameS1_i>
 80043f8:	0020      	movs	r0, r4
 80043fa:	30bc      	adds	r0, #188	; 0xbc
 80043fc:	0029      	movs	r1, r5
 80043fe:	f000 ff1b 	bl	8005238 <_ZN4mbed6StreamC1EPKc>
 8004402:	4b06      	ldr	r3, [pc, #24]	; (800441c <_ZN4mbed6SerialC1E7PinNameS1_PKci+0x30>)
 8004404:	001a      	movs	r2, r3
 8004406:	3208      	adds	r2, #8
 8004408:	6022      	str	r2, [r4, #0]
 800440a:	0019      	movs	r1, r3
 800440c:	3128      	adds	r1, #40	; 0x28
 800440e:	22bc      	movs	r2, #188	; 0xbc
 8004410:	50a1      	str	r1, [r4, r2]
 8004412:	3388      	adds	r3, #136	; 0x88
 8004414:	3204      	adds	r2, #4
 8004416:	50a3      	str	r3, [r4, r2]
}
 8004418:	0020      	movs	r0, r4
 800441a:	bd70      	pop	{r4, r5, r6, pc}
 800441c:	0800f668 	.word	0x0800f668

08004420 <_ZN4mbed10SerialBase12_irq_handlerEm9SerialIrq>:
    core_util_critical_section_exit();
    unlock();
}

void SerialBase::_irq_handler(uint32_t id, SerialIrq irq_type)
{
 8004420:	b510      	push	{r4, lr}
        return _ops;
 8004422:	000b      	movs	r3, r1
 8004424:	330a      	adds	r3, #10
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	18c3      	adds	r3, r0, r3
 800442a:	685b      	ldr	r3, [r3, #4]
    SerialBase *handler = (SerialBase *)id;
    if (handler->_irq[irq_type]) {
 800442c:	2b00      	cmp	r3, #0
 800442e:	d004      	beq.n	800443a <_ZN4mbed10SerialBase12_irq_handlerEm9SerialIrq+0x1a>
        handler->_irq[irq_type]();
 8004430:	0109      	lsls	r1, r1, #4
 8004432:	3198      	adds	r1, #152	; 0x98
 8004434:	1840      	adds	r0, r0, r1
        return _ops->call(this);
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4798      	blx	r3
    }
}
 800443a:	bd10      	pop	{r4, pc}

0800443c <_ZN4mbed10SerialBase4lockEv>:
}

void SerialBase::lock()
{
    // Stub
}
 800443c:	4770      	bx	lr

0800443e <_ZN4mbed10SerialBase6unlockEv>:

void SerialBase:: unlock()
{
    // Stub
}
 800443e:	4770      	bx	lr

08004440 <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E>:
    static void trampoline(T *instance, void *context, CCallback *callback)
 8004440:	b510      	push	{r4, lr}
        if (instance && *callback) {
 8004442:	2800      	cmp	r0, #0
 8004444:	d00b      	beq.n	800445e <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0x1e>
 8004446:	6814      	ldr	r4, [r2, #0]
 8004448:	2c00      	cmp	r4, #0
 800444a:	d009      	beq.n	8004460 <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0x20>
            (static_cast<T *>(instance)->**callback)(context);
 800444c:	6853      	ldr	r3, [r2, #4]
 800444e:	07da      	lsls	r2, r3, #31
 8004450:	d502      	bpl.n	8004458 <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0x18>
 8004452:	105a      	asrs	r2, r3, #1
 8004454:	5882      	ldr	r2, [r0, r2]
 8004456:	5914      	ldr	r4, [r2, r4]
 8004458:	105b      	asrs	r3, r3, #1
 800445a:	18c0      	adds	r0, r0, r3
 800445c:	47a0      	blx	r4
    }
 800445e:	bd10      	pop	{r4, pc}
        if (instance && *callback) {
 8004460:	6853      	ldr	r3, [r2, #4]
 8004462:	07db      	lsls	r3, r3, #31
 8004464:	d4f2      	bmi.n	800444c <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0xc>
 8004466:	e7fa      	b.n	800445e <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0x1e>

08004468 <_ZN4mbed10SerialBaseC1E7PinNameS1_i>:
SerialBase::SerialBase(PinName tx, PinName rx, int baud) :
 8004468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800446a:	b08b      	sub	sp, #44	; 0x2c
 800446c:	0004      	movs	r4, r0
 800446e:	9100      	str	r1, [sp, #0]
 8004470:	9201      	str	r2, [sp, #4]
 8004472:	001e      	movs	r6, r3
    _serial(), _baud(baud)
 8004474:	4b3e      	ldr	r3, [pc, #248]	; (8004570 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x108>)
 8004476:	3308      	adds	r3, #8
 8004478:	6003      	str	r3, [r0, #0]
        init(instance, NULL, NULL);
 800447a:	2500      	movs	r5, #0
 800447c:	9508      	str	r5, [sp, #32]
 800447e:	9509      	str	r5, [sp, #36]	; 0x24
 8004480:	af02      	add	r7, sp, #8
 8004482:	2208      	movs	r2, #8
 8004484:	a908      	add	r1, sp, #32
 8004486:	0038      	movs	r0, r7
 8004488:	f006 fdc1 	bl	800b00e <memcpy>
        m_callback = callback;
 800448c:	0022      	movs	r2, r4
 800448e:	3208      	adds	r2, #8
 8004490:	cf0a      	ldmia	r7!, {r1, r3}
 8004492:	c20a      	stmia	r2!, {r1, r3}
        CTHUNK_ASSIGMENT;
 8004494:	4b37      	ldr	r3, [pc, #220]	; (8004574 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x10c>)
 8004496:	6123      	str	r3, [r4, #16]
 8004498:	4b37      	ldr	r3, [pc, #220]	; (8004578 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x110>)
 800449a:	6163      	str	r3, [r4, #20]
        m_thunk.context = (uint32_t)context;
 800449c:	61e5      	str	r5, [r4, #28]
        m_thunk.instance = (uint32_t)instance;
 800449e:	61a4      	str	r4, [r4, #24]
        m_thunk.callback = (uint32_t)&m_callback;
 80044a0:	0023      	movs	r3, r4
 80044a2:	3308      	adds	r3, #8
 80044a4:	6223      	str	r3, [r4, #32]
        m_thunk.trampoline = (uint32_t)&trampoline;
 80044a6:	4b35      	ldr	r3, [pc, #212]	; (800457c <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x114>)
 80044a8:	6263      	str	r3, [r4, #36]	; 0x24
  __ASM volatile ("isb 0xF":::"memory");
 80044aa:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	2328      	movs	r3, #40	; 0x28
 80044b4:	54e5      	strb	r5, [r4, r3]
 80044b6:	3301      	adds	r3, #1
 80044b8:	54e5      	strb	r5, [r4, r3]
 80044ba:	0020      	movs	r0, r4
 80044bc:	302c      	adds	r0, #44	; 0x2c
            memset(this, 0, sizeof(Callback));
 80044be:	2210      	movs	r2, #16
 80044c0:	2100      	movs	r1, #0
 80044c2:	f006 fdbf 	bl	800b044 <memset>
 80044c6:	0020      	movs	r0, r4
 80044c8:	303c      	adds	r0, #60	; 0x3c
 80044ca:	2210      	movs	r2, #16
 80044cc:	2100      	movs	r1, #0
 80044ce:	f006 fdb9 	bl	800b044 <memset>
 80044d2:	0020      	movs	r0, r4
 80044d4:	304c      	adds	r0, #76	; 0x4c
 80044d6:	224c      	movs	r2, #76	; 0x4c
 80044d8:	2100      	movs	r1, #0
 80044da:	f006 fdb3 	bl	800b044 <memset>
 80044de:	0027      	movs	r7, r4
 80044e0:	3798      	adds	r7, #152	; 0x98
 80044e2:	3501      	adds	r5, #1
 80044e4:	2d00      	cmp	r5, #0
 80044e6:	db07      	blt.n	80044f8 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x90>
            memset(this, 0, sizeof(Callback));
 80044e8:	2210      	movs	r2, #16
 80044ea:	2100      	movs	r1, #0
 80044ec:	0038      	movs	r0, r7
 80044ee:	f006 fda9 	bl	800b044 <memset>
 80044f2:	3710      	adds	r7, #16
 80044f4:	3d01      	subs	r5, #1
 80044f6:	e7f5      	b.n	80044e4 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x7c>
 80044f8:	23b8      	movs	r3, #184	; 0xb8
 80044fa:	50e6      	str	r6, [r4, r3]
    for (size_t i = 0; i < sizeof _irq / sizeof _irq[0]; i++) {
 80044fc:	2600      	movs	r6, #0
 80044fe:	e008      	b.n	8004512 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0xaa>
        _ops = func._ops;
 8004500:	9b07      	ldr	r3, [sp, #28]
 8004502:	60eb      	str	r3, [r5, #12]
        if (_ops) {
 8004504:	9b07      	ldr	r3, [sp, #28]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d002      	beq.n	8004510 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0xa8>
            _ops->dtor(this);
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	a804      	add	r0, sp, #16
 800450e:	4798      	blx	r3
 8004510:	3601      	adds	r6, #1
 8004512:	2e01      	cmp	r6, #1
 8004514:	d818      	bhi.n	8004548 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0xe0>
        _irq[i] = NULL;
 8004516:	0135      	lsls	r5, r6, #4
 8004518:	3598      	adds	r5, #152	; 0x98
 800451a:	1965      	adds	r5, r4, r5
            memset(this, 0, sizeof(Callback));
 800451c:	af04      	add	r7, sp, #16
 800451e:	2210      	movs	r2, #16
 8004520:	2100      	movs	r1, #0
 8004522:	0038      	movs	r0, r7
 8004524:	f006 fd8e 	bl	800b044 <memset>
        if (this != &that) {
 8004528:	42bd      	cmp	r5, r7
 800452a:	d0eb      	beq.n	8004504 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x9c>
        if (_ops) {
 800452c:	68eb      	ldr	r3, [r5, #12]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0xd0>
            _ops->dtor(this);
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	0028      	movs	r0, r5
 8004536:	4798      	blx	r3
        if (func._ops) {
 8004538:	9b07      	ldr	r3, [sp, #28]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d0e0      	beq.n	8004500 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x98>
            func._ops->move(this, &func);
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	a904      	add	r1, sp, #16
 8004542:	0028      	movs	r0, r5
 8004544:	4798      	blx	r3
 8004546:	e7db      	b.n	8004500 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x98>
    serial_init(&_serial, tx, rx);
 8004548:	0025      	movs	r5, r4
 800454a:	354c      	adds	r5, #76	; 0x4c
 800454c:	9a01      	ldr	r2, [sp, #4]
 800454e:	9900      	ldr	r1, [sp, #0]
 8004550:	0028      	movs	r0, r5
 8004552:	f005 f88b 	bl	800966c <serial_init>
    serial_baud(&_serial, _baud);
 8004556:	23b8      	movs	r3, #184	; 0xb8
 8004558:	58e1      	ldr	r1, [r4, r3]
 800455a:	0028      	movs	r0, r5
 800455c:	f005 f860 	bl	8009620 <serial_baud>
    serial_irq_handler(&_serial, SerialBase::_irq_handler, (uint32_t)this);
 8004560:	0022      	movs	r2, r4
 8004562:	4907      	ldr	r1, [pc, #28]	; (8004580 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x118>)
 8004564:	0028      	movs	r0, r5
 8004566:	f003 ffef 	bl	8008548 <serial_irq_handler>
}
 800456a:	0020      	movs	r0, r4
 800456c:	b00b      	add	sp, #44	; 0x2c
 800456e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004570:	0800f6f8 	.word	0x0800f6f8
 8004574:	c80fa001 	.word	0xc80fa001
 8004578:	00004718 	.word	0x00004718
 800457c:	08004441 	.word	0x08004441
 8004580:	08004421 	.word	0x08004421

08004584 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE>:
{
 8004584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004586:	b085      	sub	sp, #20
 8004588:	0004      	movs	r4, r0
 800458a:	000e      	movs	r6, r1
 800458c:	0017      	movs	r7, r2
    lock();
 800458e:	6803      	ldr	r3, [r0, #0]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4798      	blx	r3
    core_util_critical_section_enter();
 8004594:	f000 fefe 	bl	8005394 <core_util_critical_section_enter>
    if (func) {
 8004598:	68f3      	ldr	r3, [r6, #12]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d02b      	beq.n	80045f6 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x72>
        return _ops;
 800459e:	003b      	movs	r3, r7
 80045a0:	330a      	adds	r3, #10
 80045a2:	011b      	lsls	r3, r3, #4
 80045a4:	18e3      	adds	r3, r4, r3
 80045a6:	685b      	ldr	r3, [r3, #4]
        if (!_irq[type]) {
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d021      	beq.n	80045f0 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x6c>
        _irq[type] = func;
 80045ac:	013d      	lsls	r5, r7, #4
 80045ae:	3598      	adds	r5, #152	; 0x98
 80045b0:	1965      	adds	r5, r4, r5
        if (this != &that) {
 80045b2:	42ae      	cmp	r6, r5
 80045b4:	d00e      	beq.n	80045d4 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x50>
        if (_ops) {
 80045b6:	68eb      	ldr	r3, [r5, #12]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d002      	beq.n	80045c2 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x3e>
            _ops->dtor(this);
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	0028      	movs	r0, r5
 80045c0:	4798      	blx	r3
        if (func._ops) {
 80045c2:	68f3      	ldr	r3, [r6, #12]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d003      	beq.n	80045d0 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x4c>
            func._ops->move(this, &func);
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	0031      	movs	r1, r6
 80045cc:	0028      	movs	r0, r5
 80045ce:	4798      	blx	r3
        _ops = func._ops;
 80045d0:	68f3      	ldr	r3, [r6, #12]
 80045d2:	60eb      	str	r3, [r5, #12]
        serial_irq_set(&_serial, (SerialIrq)type, 1);
 80045d4:	0020      	movs	r0, r4
 80045d6:	304c      	adds	r0, #76	; 0x4c
 80045d8:	2201      	movs	r2, #1
 80045da:	0039      	movs	r1, r7
 80045dc:	f003 ffc0 	bl	8008560 <serial_irq_set>
    core_util_critical_section_exit();
 80045e0:	f000 fee2 	bl	80053a8 <core_util_critical_section_exit>
    unlock();
 80045e4:	6823      	ldr	r3, [r4, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	0020      	movs	r0, r4
 80045ea:	4798      	blx	r3
}
 80045ec:	b005      	add	sp, #20
 80045ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
            sleep_manager_lock_deep_sleep();
 80045f0:	f000 fa00 	bl	80049f4 <sleep_manager_lock_deep_sleep_internal>
 80045f4:	e7da      	b.n	80045ac <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x28>
        return _ops;
 80045f6:	003b      	movs	r3, r7
 80045f8:	330a      	adds	r3, #10
 80045fa:	011b      	lsls	r3, r3, #4
 80045fc:	18e3      	adds	r3, r4, r3
 80045fe:	685b      	ldr	r3, [r3, #4]
        if (_irq[type]) {
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x84>
            sleep_manager_unlock_deep_sleep();
 8004604:	f000 fa18 	bl	8004a38 <sleep_manager_unlock_deep_sleep_internal>
        _irq[type] = NULL;
 8004608:	013d      	lsls	r5, r7, #4
 800460a:	3598      	adds	r5, #152	; 0x98
 800460c:	1965      	adds	r5, r4, r5
            memset(this, 0, sizeof(Callback));
 800460e:	466e      	mov	r6, sp
 8004610:	2210      	movs	r2, #16
 8004612:	2100      	movs	r1, #0
 8004614:	4668      	mov	r0, sp
 8004616:	f006 fd15 	bl	800b044 <memset>
        if (this != &that) {
 800461a:	42b5      	cmp	r5, r6
 800461c:	d00e      	beq.n	800463c <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0xb8>
        if (_ops) {
 800461e:	68eb      	ldr	r3, [r5, #12]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d002      	beq.n	800462a <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0xa6>
            _ops->dtor(this);
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	0028      	movs	r0, r5
 8004628:	4798      	blx	r3
        if (func._ops) {
 800462a:	9b03      	ldr	r3, [sp, #12]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d003      	beq.n	8004638 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0xb4>
            func._ops->move(this, &func);
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	4669      	mov	r1, sp
 8004634:	0028      	movs	r0, r5
 8004636:	4798      	blx	r3
        _ops = func._ops;
 8004638:	9b03      	ldr	r3, [sp, #12]
 800463a:	60eb      	str	r3, [r5, #12]
        if (_ops) {
 800463c:	9b03      	ldr	r3, [sp, #12]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d002      	beq.n	8004648 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0xc4>
            _ops->dtor(this);
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	4668      	mov	r0, sp
 8004646:	4798      	blx	r3
        serial_irq_set(&_serial, (SerialIrq)type, 0);
 8004648:	0020      	movs	r0, r4
 800464a:	304c      	adds	r0, #76	; 0x4c
 800464c:	2200      	movs	r2, #0
 800464e:	0039      	movs	r1, r7
 8004650:	f003 ff86 	bl	8008560 <serial_irq_set>
 8004654:	e7c4      	b.n	80045e0 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x5c>
	...

08004658 <_ZN4mbed10SerialBaseD1Ev>:

SerialBase::~SerialBase()
 8004658:	b570      	push	{r4, r5, r6, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	0006      	movs	r6, r0
 800465e:	4b1d      	ldr	r3, [pc, #116]	; (80046d4 <_ZN4mbed10SerialBaseD1Ev+0x7c>)
 8004660:	3308      	adds	r3, #8
 8004662:	6003      	str	r3, [r0, #0]
{
    // No lock needed in destructor

    // Detaching interrupts releases the sleep lock if it was locked
    for (int irq = 0; irq < IrqCnt; irq++) {
 8004664:	2400      	movs	r4, #0
 8004666:	e000      	b.n	800466a <_ZN4mbed10SerialBaseD1Ev+0x12>
 8004668:	3401      	adds	r4, #1
 800466a:	2c01      	cmp	r4, #1
 800466c:	dc10      	bgt.n	8004690 <_ZN4mbed10SerialBaseD1Ev+0x38>
            memset(this, 0, sizeof(Callback));
 800466e:	2210      	movs	r2, #16
 8004670:	2100      	movs	r1, #0
 8004672:	4668      	mov	r0, sp
 8004674:	f006 fce6 	bl	800b044 <memset>
        attach(NULL, (IrqType)irq);
 8004678:	b2e2      	uxtb	r2, r4
 800467a:	4669      	mov	r1, sp
 800467c:	0030      	movs	r0, r6
 800467e:	f7ff ff81 	bl	8004584 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE>
        if (_ops) {
 8004682:	9b03      	ldr	r3, [sp, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d0ef      	beq.n	8004668 <_ZN4mbed10SerialBaseD1Ev+0x10>
            _ops->dtor(this);
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	4668      	mov	r0, sp
 800468c:	4798      	blx	r3
 800468e:	e7eb      	b.n	8004668 <_ZN4mbed10SerialBaseD1Ev+0x10>
SerialBase::~SerialBase()
 8004690:	0035      	movs	r5, r6
 8004692:	3598      	adds	r5, #152	; 0x98
 8004694:	2d00      	cmp	r5, #0
 8004696:	d00b      	beq.n	80046b0 <_ZN4mbed10SerialBaseD1Ev+0x58>
 8004698:	0034      	movs	r4, r6
 800469a:	34b8      	adds	r4, #184	; 0xb8
 800469c:	42ac      	cmp	r4, r5
 800469e:	d007      	beq.n	80046b0 <_ZN4mbed10SerialBaseD1Ev+0x58>
 80046a0:	3c10      	subs	r4, #16
        if (_ops) {
 80046a2:	68e3      	ldr	r3, [r4, #12]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0f9      	beq.n	800469c <_ZN4mbed10SerialBaseD1Ev+0x44>
            _ops->dtor(this);
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	0020      	movs	r0, r4
 80046ac:	4798      	blx	r3
 80046ae:	e7f5      	b.n	800469c <_ZN4mbed10SerialBaseD1Ev+0x44>
 80046b0:	0030      	movs	r0, r6
 80046b2:	303c      	adds	r0, #60	; 0x3c
        if (_ops) {
 80046b4:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <_ZN4mbed10SerialBaseD1Ev+0x66>
            _ops->dtor(this);
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	4798      	blx	r3
 80046be:	0030      	movs	r0, r6
 80046c0:	302c      	adds	r0, #44	; 0x2c
        if (_ops) {
 80046c2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d001      	beq.n	80046cc <_ZN4mbed10SerialBaseD1Ev+0x74>
            _ops->dtor(this);
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	4798      	blx	r3
    }
}
 80046cc:	0030      	movs	r0, r6
 80046ce:	b004      	add	sp, #16
 80046d0:	bd70      	pop	{r4, r5, r6, pc}
 80046d2:	46c0      	nop			; (mov r8, r8)
 80046d4:	0800f6f8 	.word	0x0800f6f8

080046d8 <_ZN4mbed10SerialBaseD0Ev>:
SerialBase::~SerialBase()
 80046d8:	b510      	push	{r4, lr}
 80046da:	0004      	movs	r4, r0
}
 80046dc:	f7ff ffbc 	bl	8004658 <_ZN4mbed10SerialBaseD1Ev>
 80046e0:	0020      	movs	r0, r4
 80046e2:	f001 fb27 	bl	8005d34 <_ZdlPv>
 80046e6:	0020      	movs	r0, r4
 80046e8:	bd10      	pop	{r4, pc}

080046ea <_ZN4mbed10SerialBase10_base_getcEv>:
{
 80046ea:	b510      	push	{r4, lr}
    return serial_getc(&_serial);
 80046ec:	304c      	adds	r0, #76	; 0x4c
 80046ee:	f003 ffbd 	bl	800866c <serial_getc>
}
 80046f2:	bd10      	pop	{r4, pc}

080046f4 <_ZN4mbed10SerialBase10_base_putcEi>:
{
 80046f4:	b510      	push	{r4, lr}
 80046f6:	000c      	movs	r4, r1
    serial_putc(&_serial, c);
 80046f8:	304c      	adds	r0, #76	; 0x4c
 80046fa:	f003 ffcb 	bl	8008694 <serial_putc>
}
 80046fe:	0020      	movs	r0, r4
 8004700:	bd10      	pop	{r4, pc}

08004702 <_ZN4mbed6Ticker7handlerEv>:
    insert_absolute(_delay + ticker_read_us(_ticker_data));
    core_util_critical_section_exit();
}

void Ticker::handler()
{
 8004702:	b510      	push	{r4, lr}
 8004704:	0004      	movs	r4, r0
    insert_absolute(event.timestamp + _delay);
 8004706:	6882      	ldr	r2, [r0, #8]
 8004708:	68c3      	ldr	r3, [r0, #12]
 800470a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800470c:	6a00      	ldr	r0, [r0, #32]
 800470e:	1812      	adds	r2, r2, r0
 8004710:	414b      	adcs	r3, r1
 8004712:	0020      	movs	r0, r4
 8004714:	f000 f874 	bl	8004800 <_ZN4mbed10TimerEvent15insert_absoluteEy>
        return _ops;
 8004718:	6b63      	ldr	r3, [r4, #52]	; 0x34
    if (_function) {
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <_ZN4mbed6Ticker7handlerEv+0x24>
        _function();
 800471e:	0020      	movs	r0, r4
 8004720:	3028      	adds	r0, #40	; 0x28
        return _ops->call(this);
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4798      	blx	r3
    }
}
 8004726:	bd10      	pop	{r4, pc}

08004728 <_ZN4mbed6Ticker6detachEv>:
{
 8004728:	b530      	push	{r4, r5, lr}
 800472a:	b085      	sub	sp, #20
 800472c:	0004      	movs	r4, r0
    core_util_critical_section_enter();
 800472e:	f000 fe31 	bl	8005394 <core_util_critical_section_enter>
    remove();
 8004732:	0020      	movs	r0, r4
 8004734:	f000 f86f 	bl	8004816 <_ZN4mbed10TimerEvent6removeEv>
    if (_function && _lock_deepsleep) {
 8004738:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800473a:	2b00      	cmp	r3, #0
 800473c:	d025      	beq.n	800478a <_ZN4mbed6Ticker6detachEv+0x62>
 800473e:	2338      	movs	r3, #56	; 0x38
 8004740:	5ce3      	ldrb	r3, [r4, r3]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d123      	bne.n	800478e <_ZN4mbed6Ticker6detachEv+0x66>
    _function = 0;
 8004746:	3428      	adds	r4, #40	; 0x28
            memset(this, 0, sizeof(Callback));
 8004748:	466d      	mov	r5, sp
 800474a:	2210      	movs	r2, #16
 800474c:	2100      	movs	r1, #0
 800474e:	4668      	mov	r0, sp
 8004750:	f006 fc78 	bl	800b044 <memset>
        if (this != &that) {
 8004754:	42ac      	cmp	r4, r5
 8004756:	d00e      	beq.n	8004776 <_ZN4mbed6Ticker6detachEv+0x4e>
        if (_ops) {
 8004758:	68e3      	ldr	r3, [r4, #12]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d002      	beq.n	8004764 <_ZN4mbed6Ticker6detachEv+0x3c>
            _ops->dtor(this);
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	0020      	movs	r0, r4
 8004762:	4798      	blx	r3
        if (func._ops) {
 8004764:	9b03      	ldr	r3, [sp, #12]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <_ZN4mbed6Ticker6detachEv+0x4a>
            func._ops->move(this, &func);
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	4669      	mov	r1, sp
 800476e:	0020      	movs	r0, r4
 8004770:	4798      	blx	r3
        _ops = func._ops;
 8004772:	9b03      	ldr	r3, [sp, #12]
 8004774:	60e3      	str	r3, [r4, #12]
        if (_ops) {
 8004776:	9b03      	ldr	r3, [sp, #12]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d002      	beq.n	8004782 <_ZN4mbed6Ticker6detachEv+0x5a>
            _ops->dtor(this);
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	4668      	mov	r0, sp
 8004780:	4798      	blx	r3
    core_util_critical_section_exit();
 8004782:	f000 fe11 	bl	80053a8 <core_util_critical_section_exit>
}
 8004786:	b005      	add	sp, #20
 8004788:	bd30      	pop	{r4, r5, pc}
    if (_function && _lock_deepsleep) {
 800478a:	2300      	movs	r3, #0
 800478c:	e7d9      	b.n	8004742 <_ZN4mbed6Ticker6detachEv+0x1a>
        sleep_manager_unlock_deep_sleep();
 800478e:	f000 f953 	bl	8004a38 <sleep_manager_unlock_deep_sleep_internal>
 8004792:	e7d8      	b.n	8004746 <_ZN4mbed6Ticker6detachEv+0x1e>

08004794 <_ZN4mbed6Ticker5setupEy>:
{
 8004794:	b5d0      	push	{r4, r6, r7, lr}
 8004796:	0004      	movs	r4, r0
 8004798:	0016      	movs	r6, r2
 800479a:	001f      	movs	r7, r3
    core_util_critical_section_enter();
 800479c:	f000 fdfa 	bl	8005394 <core_util_critical_section_enter>
    remove();
 80047a0:	0020      	movs	r0, r4
 80047a2:	f000 f838 	bl	8004816 <_ZN4mbed10TimerEvent6removeEv>
    _delay = t;
 80047a6:	6226      	str	r6, [r4, #32]
 80047a8:	6267      	str	r7, [r4, #36]	; 0x24
    insert_absolute(_delay + ticker_read_us(_ticker_data));
 80047aa:	69a0      	ldr	r0, [r4, #24]
 80047ac:	f000 fbbb 	bl	8004f26 <ticker_read_us>
 80047b0:	0032      	movs	r2, r6
 80047b2:	003b      	movs	r3, r7
 80047b4:	1812      	adds	r2, r2, r0
 80047b6:	414b      	adcs	r3, r1
 80047b8:	0020      	movs	r0, r4
 80047ba:	f000 f821 	bl	8004800 <_ZN4mbed10TimerEvent15insert_absoluteEy>
    core_util_critical_section_exit();
 80047be:	f000 fdf3 	bl	80053a8 <core_util_critical_section_exit>
}
 80047c2:	bdd0      	pop	{r4, r6, r7, pc}

080047c4 <_ZN4mbed10TimerEvent3irqEm>:
{
    ticker_set_handler(_ticker_data, (&TimerEvent::irq));
}

void TimerEvent::irq(uint32_t id)
{
 80047c4:	b510      	push	{r4, lr}
    TimerEvent *timer_event = (TimerEvent *)id;
    timer_event->handler();
 80047c6:	6803      	ldr	r3, [r0, #0]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	4798      	blx	r3
}
 80047cc:	bd10      	pop	{r4, pc}
	...

080047d0 <_ZN4mbed10TimerEventC1Ev>:
TimerEvent::TimerEvent() : event(), _ticker_data(get_us_ticker_data())
 80047d0:	b510      	push	{r4, lr}
 80047d2:	0004      	movs	r4, r0
 80047d4:	4b08      	ldr	r3, [pc, #32]	; (80047f8 <_ZN4mbed10TimerEventC1Ev+0x28>)
 80047d6:	3308      	adds	r3, #8
 80047d8:	6003      	str	r3, [r0, #0]
 80047da:	2200      	movs	r2, #0
 80047dc:	2300      	movs	r3, #0
 80047de:	6082      	str	r2, [r0, #8]
 80047e0:	60c3      	str	r3, [r0, #12]
 80047e2:	2300      	movs	r3, #0
 80047e4:	6103      	str	r3, [r0, #16]
 80047e6:	6143      	str	r3, [r0, #20]
 80047e8:	f000 fbb0 	bl	8004f4c <get_us_ticker_data>
 80047ec:	61a0      	str	r0, [r4, #24]
    ticker_set_handler(_ticker_data, (&TimerEvent::irq));
 80047ee:	4903      	ldr	r1, [pc, #12]	; (80047fc <_ZN4mbed10TimerEventC1Ev+0x2c>)
 80047f0:	f000 fb16 	bl	8004e20 <ticker_set_handler>
}
 80047f4:	0020      	movs	r0, r4
 80047f6:	bd10      	pop	{r4, pc}
 80047f8:	0800f724 	.word	0x0800f724
 80047fc:	080047c5 	.word	0x080047c5

08004800 <_ZN4mbed10TimerEvent15insert_absoluteEy>:
{
    ticker_insert_event(_ticker_data, &event, timestamp, (uint32_t)this);
}

void TimerEvent::insert_absolute(us_timestamp_t timestamp)
{
 8004800:	b510      	push	{r4, lr}
 8004802:	b082      	sub	sp, #8
    ticker_insert_event_us(_ticker_data, &event, timestamp, (uint32_t)this);
 8004804:	6984      	ldr	r4, [r0, #24]
 8004806:	0001      	movs	r1, r0
 8004808:	3108      	adds	r1, #8
 800480a:	9000      	str	r0, [sp, #0]
 800480c:	0020      	movs	r0, r4
 800480e:	f000 fb45 	bl	8004e9c <ticker_insert_event_us>
}
 8004812:	b002      	add	sp, #8
 8004814:	bd10      	pop	{r4, pc}

08004816 <_ZN4mbed10TimerEvent6removeEv>:

void TimerEvent::remove()
{
 8004816:	b510      	push	{r4, lr}
 8004818:	0001      	movs	r1, r0
    ticker_remove_event(_ticker_data, &event);
 800481a:	6980      	ldr	r0, [r0, #24]
 800481c:	3108      	adds	r1, #8
 800481e:	f000 fb67 	bl	8004ef0 <ticker_remove_event>
}
 8004822:	bd10      	pop	{r4, pc}

08004824 <_ZN4mbed10TimerEventD1Ev>:
TimerEvent::~TimerEvent()
 8004824:	b510      	push	{r4, lr}
 8004826:	0004      	movs	r4, r0
 8004828:	4b03      	ldr	r3, [pc, #12]	; (8004838 <_ZN4mbed10TimerEventD1Ev+0x14>)
 800482a:	3308      	adds	r3, #8
 800482c:	6003      	str	r3, [r0, #0]
    remove();
 800482e:	f7ff fff2 	bl	8004816 <_ZN4mbed10TimerEvent6removeEv>
}
 8004832:	0020      	movs	r0, r4
 8004834:	bd10      	pop	{r4, pc}
 8004836:	46c0      	nop			; (mov r8, r8)
 8004838:	0800f724 	.word	0x0800f724

0800483c <_ZN4mbed10FileHandle4tellEv>:
    virtual off_t tell()
 800483c:	b510      	push	{r4, lr}
        return seek(0, SEEK_CUR);
 800483e:	6803      	ldr	r3, [r0, #0]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	2201      	movs	r2, #1
 8004844:	2100      	movs	r1, #0
 8004846:	4798      	blx	r3
    }
 8004848:	bd10      	pop	{r4, pc}

0800484a <_ZN4mbed10FileHandle6rewindEv>:
    virtual void rewind()
 800484a:	b510      	push	{r4, lr}
        seek(0, SEEK_SET);
 800484c:	6803      	ldr	r3, [r0, #0]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	2200      	movs	r2, #0
 8004852:	2100      	movs	r1, #0
 8004854:	4798      	blx	r3
    }
 8004856:	bd10      	pop	{r4, pc}

08004858 <are_interrupts_enabled>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004858:	f3ef 8310 	mrs	r3, PRIMASK
static bool are_interrupts_enabled(void)
{
#if defined(__CORTEX_A9)
    return ((__get_CPSR() & 0x80) == 0);
#else
    return ((__get_PRIMASK() & 0x1) == 0);
 800485c:	2001      	movs	r0, #1
 800485e:	4018      	ands	r0, r3
 8004860:	4243      	negs	r3, r0
 8004862:	4158      	adcs	r0, r3
 8004864:	b2c0      	uxtb	r0, r0
#endif
}
 8004866:	4770      	bx	lr

08004868 <hal_critical_section_enter>:


MBED_WEAK void hal_critical_section_enter(void)
{
 8004868:	b510      	push	{r4, lr}
    const bool interrupt_state = are_interrupts_enabled();
 800486a:	f7ff fff5 	bl	8004858 <are_interrupts_enabled>
  __ASM volatile ("cpsid i" : : : "memory");
 800486e:	b672      	cpsid	i

    __disable_irq();

    if (state_saved == true) {
 8004870:	4b04      	ldr	r3, [pc, #16]	; (8004884 <hal_critical_section_enter+0x1c>)
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d104      	bne.n	8004882 <hal_critical_section_enter+0x1a>
        return;
    }

    critical_interrupts_enabled = interrupt_state;
 8004878:	4b03      	ldr	r3, [pc, #12]	; (8004888 <hal_critical_section_enter+0x20>)
 800487a:	7018      	strb	r0, [r3, #0]
    state_saved = true;
 800487c:	2201      	movs	r2, #1
 800487e:	4b01      	ldr	r3, [pc, #4]	; (8004884 <hal_critical_section_enter+0x1c>)
 8004880:	701a      	strb	r2, [r3, #0]
}
 8004882:	bd10      	pop	{r4, pc}
 8004884:	20000c65 	.word	0x20000c65
 8004888:	20000c64 	.word	0x20000c64

0800488c <hal_critical_section_exit>:
{
#ifndef FEATURE_UVISOR
    // Interrupts must be disabled on invoking an exit from a critical section
    MBED_ASSERT(!are_interrupts_enabled());
#endif
    state_saved = false;
 800488c:	2200      	movs	r2, #0
 800488e:	4b04      	ldr	r3, [pc, #16]	; (80048a0 <hal_critical_section_exit+0x14>)
 8004890:	701a      	strb	r2, [r3, #0]

    // Restore the IRQs to their state prior to entering the critical section
    if (critical_interrupts_enabled == true) {
 8004892:	4b04      	ldr	r3, [pc, #16]	; (80048a4 <hal_critical_section_exit+0x18>)
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d000      	beq.n	800489c <hal_critical_section_exit+0x10>
  __ASM volatile ("cpsie i" : : : "memory");
 800489a:	b662      	cpsie	i
        __enable_irq();
    }
}
 800489c:	4770      	bx	lr
 800489e:	46c0      	nop			; (mov r8, r8)
 80048a0:	20000c65 	.word	0x20000c65
 80048a4:	20000c64 	.word	0x20000c64

080048a8 <gpio_init_out_ex>:
{
    gpio_init_out_ex(gpio, pin, 0);
}

void gpio_init_out_ex(gpio_t *gpio, PinName pin, int value)
{
 80048a8:	b570      	push	{r4, r5, r6, lr}
 80048aa:	0004      	movs	r4, r0
 80048ac:	000d      	movs	r5, r1
 80048ae:	0016      	movs	r6, r2
    gpio_init(gpio, pin);
 80048b0:	f003 ff74 	bl	800879c <gpio_init>
    if (pin != NC) {
 80048b4:	1c6b      	adds	r3, r5, #1
 80048b6:	d00c      	beq.n	80048d2 <gpio_init_out_ex+0x2a>
    if (value) {
 80048b8:	2e00      	cmp	r6, #0
 80048ba:	d00b      	beq.n	80048d4 <gpio_init_out_ex+0x2c>
        *obj->reg_set = obj->mask;
 80048bc:	68a3      	ldr	r3, [r4, #8]
 80048be:	6822      	ldr	r2, [r4, #0]
 80048c0:	601a      	str	r2, [r3, #0]
        gpio_dir(gpio, PIN_OUTPUT);
 80048c2:	2101      	movs	r1, #1
 80048c4:	0020      	movs	r0, r4
 80048c6:	f003 ff91 	bl	80087ec <gpio_dir>
        gpio_mode(gpio, mode);
 80048ca:	2100      	movs	r1, #0
 80048cc:	0020      	movs	r0, r4
 80048ce:	f003 ff87 	bl	80087e0 <gpio_mode>
    _gpio_init_out(gpio, pin, PullNone, value);
}
 80048d2:	bd70      	pop	{r4, r5, r6, pc}
        *obj->reg_clr = obj->mask;
 80048d4:	68e3      	ldr	r3, [r4, #12]
 80048d6:	6822      	ldr	r2, [r4, #0]
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	e7f2      	b.n	80048c2 <gpio_init_out_ex+0x1a>

080048dc <gpio_init_out>:
{
 80048dc:	b510      	push	{r4, lr}
    gpio_init_out_ex(gpio, pin, 0);
 80048de:	2200      	movs	r2, #0
 80048e0:	f7ff ffe2 	bl	80048a8 <gpio_init_out_ex>
}
 80048e4:	bd10      	pop	{r4, pc}
	...

080048e8 <pinmap_pinout>:
 */
#include "hal/pinmap.h"
#include "platform/mbed_error.h"

void pinmap_pinout(PinName pin, const PinMap *map)
{
 80048e8:	b510      	push	{r4, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	0004      	movs	r4, r0
    if (pin == NC) {
 80048ee:	1c43      	adds	r3, r0, #1
 80048f0:	d017      	beq.n	8004922 <pinmap_pinout+0x3a>
        return;
    }

    while (map->pin != NC) {
 80048f2:	2200      	movs	r2, #0
 80048f4:	5e8b      	ldrsh	r3, [r1, r2]
 80048f6:	1c5a      	adds	r2, r3, #1
 80048f8:	d00c      	beq.n	8004914 <pinmap_pinout+0x2c>
        if (map->pin == pin) {
 80048fa:	429c      	cmp	r4, r3
 80048fc:	d001      	beq.n	8004902 <pinmap_pinout+0x1a>
            pin_function(pin, map->function);

            pin_mode(pin, PullNone);
            return;
        }
        map++;
 80048fe:	310c      	adds	r1, #12
 8004900:	e7f7      	b.n	80048f2 <pinmap_pinout+0xa>
            pin_function(pin, map->function);
 8004902:	6889      	ldr	r1, [r1, #8]
 8004904:	0020      	movs	r0, r4
 8004906:	f004 fb7b 	bl	8009000 <pin_function>
            pin_mode(pin, PullNone);
 800490a:	2100      	movs	r1, #0
 800490c:	0020      	movs	r0, r4
 800490e:	f004 fc01 	bl	8009114 <pin_mode>
            return;
 8004912:	e006      	b.n	8004922 <pinmap_pinout+0x3a>
    }
    MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "could not pinout", pin);
 8004914:	2300      	movs	r3, #0
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	0022      	movs	r2, r4
 800491a:	2100      	movs	r1, #0
 800491c:	4802      	ldr	r0, [pc, #8]	; (8004928 <pinmap_pinout+0x40>)
 800491e:	f000 fdd9 	bl	80054d4 <mbed_error>
}
 8004922:	b002      	add	sp, #8
 8004924:	bd10      	pop	{r4, pc}
 8004926:	46c0      	nop			; (mov r8, r8)
 8004928:	80010130 	.word	0x80010130

0800492c <pinmap_merge>:

uint32_t pinmap_merge(uint32_t a, uint32_t b)
{
 800492c:	b500      	push	{lr}
 800492e:	b083      	sub	sp, #12
    // both are the same (inc both NC)
    if (a == b) {
 8004930:	4288      	cmp	r0, r1
 8004932:	d00c      	beq.n	800494e <pinmap_merge+0x22>
        return a;
    }

    // one (or both) is not connected
    if (a == (uint32_t)NC) {
 8004934:	1c43      	adds	r3, r0, #1
 8004936:	d00c      	beq.n	8004952 <pinmap_merge+0x26>
        return b;
    }
    if (b == (uint32_t)NC) {
 8004938:	1c4b      	adds	r3, r1, #1
 800493a:	d008      	beq.n	800494e <pinmap_merge+0x22>
        return a;
    }

    // mis-match error case
    MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap mis-match", a);
 800493c:	2300      	movs	r3, #0
 800493e:	9300      	str	r3, [sp, #0]
 8004940:	0002      	movs	r2, r0
 8004942:	2100      	movs	r1, #0
 8004944:	4804      	ldr	r0, [pc, #16]	; (8004958 <pinmap_merge+0x2c>)
 8004946:	f000 fdc5 	bl	80054d4 <mbed_error>
    return (uint32_t)NC;
 800494a:	2001      	movs	r0, #1
 800494c:	4240      	negs	r0, r0
}
 800494e:	b003      	add	sp, #12
 8004950:	bd00      	pop	{pc}
        return b;
 8004952:	0008      	movs	r0, r1
 8004954:	e7fb      	b.n	800494e <pinmap_merge+0x22>
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	80010130 	.word	0x80010130

0800495c <pinmap_find_peripheral>:

uint32_t pinmap_find_peripheral(PinName pin, const PinMap *map)
{
    while (map->pin != NC) {
 800495c:	2200      	movs	r2, #0
 800495e:	5e8b      	ldrsh	r3, [r1, r2]
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	d005      	beq.n	8004970 <pinmap_find_peripheral+0x14>
        if (map->pin == pin) {
 8004964:	4283      	cmp	r3, r0
 8004966:	d001      	beq.n	800496c <pinmap_find_peripheral+0x10>
            return map->peripheral;
        }
        map++;
 8004968:	310c      	adds	r1, #12
 800496a:	e7f7      	b.n	800495c <pinmap_find_peripheral>
            return map->peripheral;
 800496c:	6848      	ldr	r0, [r1, #4]
 800496e:	e001      	b.n	8004974 <pinmap_find_peripheral+0x18>
    }
    return (uint32_t)NC;
 8004970:	2001      	movs	r0, #1
 8004972:	4240      	negs	r0, r0
}
 8004974:	4770      	bx	lr
	...

08004978 <pinmap_peripheral>:

uint32_t pinmap_peripheral(PinName pin, const PinMap *map)
{
 8004978:	b510      	push	{r4, lr}
 800497a:	b082      	sub	sp, #8
    uint32_t peripheral = (uint32_t)NC;

    if (pin == (PinName)NC) {
 800497c:	1c43      	adds	r3, r0, #1
 800497e:	d104      	bne.n	800498a <pinmap_peripheral+0x12>
        return (uint32_t)NC;
 8004980:	2401      	movs	r4, #1
 8004982:	4264      	negs	r4, r4
    peripheral = pinmap_find_peripheral(pin, map);
    if ((uint32_t)NC == peripheral) { // no mapping available
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap not found for peripheral", peripheral);
    }
    return peripheral;
}
 8004984:	0020      	movs	r0, r4
 8004986:	b002      	add	sp, #8
 8004988:	bd10      	pop	{r4, pc}
    peripheral = pinmap_find_peripheral(pin, map);
 800498a:	f7ff ffe7 	bl	800495c <pinmap_find_peripheral>
 800498e:	0004      	movs	r4, r0
    if ((uint32_t)NC == peripheral) { // no mapping available
 8004990:	1c43      	adds	r3, r0, #1
 8004992:	d1f7      	bne.n	8004984 <pinmap_peripheral+0xc>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap not found for peripheral", peripheral);
 8004994:	2300      	movs	r3, #0
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	0002      	movs	r2, r0
 800499a:	2100      	movs	r1, #0
 800499c:	4801      	ldr	r0, [pc, #4]	; (80049a4 <pinmap_peripheral+0x2c>)
 800499e:	f000 fd99 	bl	80054d4 <mbed_error>
 80049a2:	e7ef      	b.n	8004984 <pinmap_peripheral+0xc>
 80049a4:	80010130 	.word	0x80010130

080049a8 <pinmap_find_function>:

uint32_t pinmap_find_function(PinName pin, const PinMap *map)
{
    while (map->pin != NC) {
 80049a8:	2200      	movs	r2, #0
 80049aa:	5e8b      	ldrsh	r3, [r1, r2]
 80049ac:	1c5a      	adds	r2, r3, #1
 80049ae:	d005      	beq.n	80049bc <pinmap_find_function+0x14>
        if (map->pin == pin) {
 80049b0:	4283      	cmp	r3, r0
 80049b2:	d001      	beq.n	80049b8 <pinmap_find_function+0x10>
            return map->function;
        }
        map++;
 80049b4:	310c      	adds	r1, #12
 80049b6:	e7f7      	b.n	80049a8 <pinmap_find_function>
            return map->function;
 80049b8:	6888      	ldr	r0, [r1, #8]
 80049ba:	e001      	b.n	80049c0 <pinmap_find_function+0x18>
    }
    return (uint32_t)NC;
 80049bc:	2001      	movs	r0, #1
 80049be:	4240      	negs	r0, r0
}
 80049c0:	4770      	bx	lr
	...

080049c4 <pinmap_function>:

uint32_t pinmap_function(PinName pin, const PinMap *map)
{
 80049c4:	b510      	push	{r4, lr}
 80049c6:	b082      	sub	sp, #8
    uint32_t function = (uint32_t)NC;

    if (pin == (PinName)NC) {
 80049c8:	1c43      	adds	r3, r0, #1
 80049ca:	d104      	bne.n	80049d6 <pinmap_function+0x12>
        return (uint32_t)NC;
 80049cc:	2401      	movs	r4, #1
 80049ce:	4264      	negs	r4, r4
    function = pinmap_find_function(pin, map);
    if ((uint32_t)NC == function) { // no mapping available
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap not found for function", function);
    }
    return function;
}
 80049d0:	0020      	movs	r0, r4
 80049d2:	b002      	add	sp, #8
 80049d4:	bd10      	pop	{r4, pc}
    function = pinmap_find_function(pin, map);
 80049d6:	f7ff ffe7 	bl	80049a8 <pinmap_find_function>
 80049da:	0004      	movs	r4, r0
    if ((uint32_t)NC == function) { // no mapping available
 80049dc:	1c43      	adds	r3, r0, #1
 80049de:	d1f7      	bne.n	80049d0 <pinmap_function+0xc>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap not found for function", function);
 80049e0:	2300      	movs	r3, #0
 80049e2:	9300      	str	r3, [sp, #0]
 80049e4:	0002      	movs	r2, r0
 80049e6:	2100      	movs	r1, #0
 80049e8:	4801      	ldr	r0, [pc, #4]	; (80049f0 <pinmap_function+0x2c>)
 80049ea:	f000 fd73 	bl	80054d4 <mbed_error>
 80049ee:	e7ef      	b.n	80049d0 <pinmap_function+0xc>
 80049f0:	80010130 	.word	0x80010130

080049f4 <sleep_manager_lock_deep_sleep_internal>:
}

#endif // MBED_SLEEP_TRACING_ENABLED

void sleep_manager_lock_deep_sleep_internal(void)
{
 80049f4:	b500      	push	{lr}
 80049f6:	b083      	sub	sp, #12
    core_util_critical_section_enter();
 80049f8:	f000 fccc 	bl	8005394 <core_util_critical_section_enter>
    if (deep_sleep_lock == USHRT_MAX) {
 80049fc:	4b0b      	ldr	r3, [pc, #44]	; (8004a2c <sleep_manager_lock_deep_sleep_internal+0x38>)
 80049fe:	881a      	ldrh	r2, [r3, #0]
 8004a00:	4b0b      	ldr	r3, [pc, #44]	; (8004a30 <sleep_manager_lock_deep_sleep_internal+0x3c>)
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d007      	beq.n	8004a16 <sleep_manager_lock_deep_sleep_internal+0x22>
        core_util_critical_section_exit();
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_HAL, MBED_ERROR_CODE_OVERFLOW), "DeepSleepLock overflow (> USHRT_MAX)", deep_sleep_lock);
    }
    core_util_atomic_incr_u16(&deep_sleep_lock, 1);
 8004a06:	2101      	movs	r1, #1
 8004a08:	4808      	ldr	r0, [pc, #32]	; (8004a2c <sleep_manager_lock_deep_sleep_internal+0x38>)
 8004a0a:	f000 fcdf 	bl	80053cc <core_util_atomic_incr_u16>
    core_util_critical_section_exit();
 8004a0e:	f000 fccb 	bl	80053a8 <core_util_critical_section_exit>
}
 8004a12:	b003      	add	sp, #12
 8004a14:	bd00      	pop	{pc}
        core_util_critical_section_exit();
 8004a16:	f000 fcc7 	bl	80053a8 <core_util_critical_section_exit>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_HAL, MBED_ERROR_CODE_OVERFLOW), "DeepSleepLock overflow (> USHRT_MAX)", deep_sleep_lock);
 8004a1a:	4b04      	ldr	r3, [pc, #16]	; (8004a2c <sleep_manager_lock_deep_sleep_internal+0x38>)
 8004a1c:	881a      	ldrh	r2, [r3, #0]
 8004a1e:	2300      	movs	r3, #0
 8004a20:	9300      	str	r3, [sp, #0]
 8004a22:	2100      	movs	r1, #0
 8004a24:	4803      	ldr	r0, [pc, #12]	; (8004a34 <sleep_manager_lock_deep_sleep_internal+0x40>)
 8004a26:	f000 fd55 	bl	80054d4 <mbed_error>
 8004a2a:	e7ec      	b.n	8004a06 <sleep_manager_lock_deep_sleep_internal+0x12>
 8004a2c:	20000c66 	.word	0x20000c66
 8004a30:	0000ffff 	.word	0x0000ffff
 8004a34:	80040123 	.word	0x80040123

08004a38 <sleep_manager_unlock_deep_sleep_internal>:

void sleep_manager_unlock_deep_sleep_internal(void)
{
 8004a38:	b500      	push	{lr}
 8004a3a:	b083      	sub	sp, #12
    core_util_critical_section_enter();
 8004a3c:	f000 fcaa 	bl	8005394 <core_util_critical_section_enter>
    if (deep_sleep_lock == 0) {
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <sleep_manager_unlock_deep_sleep_internal+0x38>)
 8004a42:	881b      	ldrh	r3, [r3, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d007      	beq.n	8004a58 <sleep_manager_unlock_deep_sleep_internal+0x20>
        core_util_critical_section_exit();
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_HAL, MBED_ERROR_CODE_UNDERFLOW), "DeepSleepLock underflow (< 0)", deep_sleep_lock);
    }
    core_util_atomic_decr_u16(&deep_sleep_lock, 1);
 8004a48:	2101      	movs	r1, #1
 8004a4a:	4809      	ldr	r0, [pc, #36]	; (8004a70 <sleep_manager_unlock_deep_sleep_internal+0x38>)
 8004a4c:	f000 fccb 	bl	80053e6 <core_util_atomic_decr_u16>
    core_util_critical_section_exit();
 8004a50:	f000 fcaa 	bl	80053a8 <core_util_critical_section_exit>
}
 8004a54:	b003      	add	sp, #12
 8004a56:	bd00      	pop	{pc}
        core_util_critical_section_exit();
 8004a58:	f000 fca6 	bl	80053a8 <core_util_critical_section_exit>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_HAL, MBED_ERROR_CODE_UNDERFLOW), "DeepSleepLock underflow (< 0)", deep_sleep_lock);
 8004a5c:	4b04      	ldr	r3, [pc, #16]	; (8004a70 <sleep_manager_unlock_deep_sleep_internal+0x38>)
 8004a5e:	881a      	ldrh	r2, [r3, #0]
 8004a60:	2300      	movs	r3, #0
 8004a62:	9300      	str	r3, [sp, #0]
 8004a64:	2100      	movs	r1, #0
 8004a66:	4803      	ldr	r0, [pc, #12]	; (8004a74 <sleep_manager_unlock_deep_sleep_internal+0x3c>)
 8004a68:	f000 fd34 	bl	80054d4 <mbed_error>
 8004a6c:	e7ec      	b.n	8004a48 <sleep_manager_unlock_deep_sleep_internal+0x10>
 8004a6e:	46c0      	nop			; (mov r8, r8)
 8004a70:	20000c66 	.word	0x20000c66
 8004a74:	80040124 	.word	0x80040124

08004a78 <set_handler>:
/**
 * Set the event handler function of a ticker instance.
 */
static void set_handler(const ticker_data_t *const ticker, ticker_event_handler handler)
{
    ticker->queue->event_handler = handler;
 8004a78:	6843      	ldr	r3, [r0, #4]
 8004a7a:	6019      	str	r1, [r3, #0]
}
 8004a7c:	4770      	bx	lr
	...

08004a80 <update_present_time>:

/**
 * Update the present timestamp value of a ticker.
 */
static void update_present_time(const ticker_data_t *const ticker)
{
 8004a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a82:	46c6      	mov	lr, r8
 8004a84:	b500      	push	{lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	0004      	movs	r4, r0
    ticker_event_queue_t *queue = ticker->queue;
 8004a8a:	6846      	ldr	r6, [r0, #4]
    uint32_t ticker_time = ticker->interface->read();
 8004a8c:	6803      	ldr	r3, [r0, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	4798      	blx	r3
    if (ticker_time == ticker->queue->tick_last_read) {
 8004a92:	6863      	ldr	r3, [r4, #4]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	4298      	cmp	r0, r3
 8004a98:	d050      	beq.n	8004b3c <update_present_time+0xbc>
        // No work to do
        return;
    }

    uint64_t elapsed_ticks = (ticker_time - queue->tick_last_read) & queue->bitmask;
 8004a9a:	6a33      	ldr	r3, [r6, #32]
 8004a9c:	1ac3      	subs	r3, r0, r3
 8004a9e:	68f2      	ldr	r2, [r6, #12]
 8004aa0:	401a      	ands	r2, r3
 8004aa2:	0014      	movs	r4, r2
 8004aa4:	2500      	movs	r5, #0
    queue->tick_last_read = ticker_time;
 8004aa6:	6230      	str	r0, [r6, #32]

    uint64_t elapsed_us;
    if (1000000 == queue->frequency) {
 8004aa8:	68b3      	ldr	r3, [r6, #8]
 8004aaa:	4698      	mov	r8, r3
 8004aac:	4b4a      	ldr	r3, [pc, #296]	; (8004bd8 <update_present_time+0x158>)
 8004aae:	4598      	cmp	r8, r3
 8004ab0:	d03e      	beq.n	8004b30 <update_present_time+0xb0>
        // Optimized for 1MHz

        elapsed_us = elapsed_ticks;
    } else if (0 != queue->frequency_shifts) {
 8004ab2:	233a      	movs	r3, #58	; 0x3a
 8004ab4:	5cf7      	ldrb	r7, [r6, r3]
 8004ab6:	2f00      	cmp	r7, #0
 8004ab8:	d05b      	beq.n	8004b72 <update_present_time+0xf2>
        // Optimized for frequencies divisible by 2
        uint64_t us_x_ticks = elapsed_ticks * 1000000;
 8004aba:	4a47      	ldr	r2, [pc, #284]	; (8004bd8 <update_present_time+0x158>)
 8004abc:	2300      	movs	r3, #0
 8004abe:	0020      	movs	r0, r4
 8004ac0:	0029      	movs	r1, r5
 8004ac2:	f7fb fd55 	bl	8000570 <__aeabi_lmul>
 8004ac6:	9000      	str	r0, [sp, #0]
 8004ac8:	9101      	str	r1, [sp, #4]
        elapsed_us = us_x_ticks >> queue->frequency_shifts;
 8004aca:	2320      	movs	r3, #32
 8004acc:	425b      	negs	r3, r3
 8004ace:	18fb      	adds	r3, r7, r3
 8004ad0:	d438      	bmi.n	8004b44 <update_present_time+0xc4>
 8004ad2:	000a      	movs	r2, r1
 8004ad4:	40da      	lsrs	r2, r3
 8004ad6:	0014      	movs	r4, r2
 8004ad8:	9b01      	ldr	r3, [sp, #4]
 8004ada:	40fb      	lsrs	r3, r7
 8004adc:	001d      	movs	r5, r3

        // Update remainder
        queue->tick_remainder += us_x_ticks - (elapsed_us << queue->frequency_shifts);
 8004ade:	003b      	movs	r3, r7
 8004ae0:	3b20      	subs	r3, #32
 8004ae2:	469c      	mov	ip, r3
 8004ae4:	d43a      	bmi.n	8004b5c <update_present_time+0xdc>
 8004ae6:	0021      	movs	r1, r4
 8004ae8:	4660      	mov	r0, ip
 8004aea:	4081      	lsls	r1, r0
 8004aec:	000b      	movs	r3, r1
 8004aee:	0021      	movs	r1, r4
 8004af0:	40b9      	lsls	r1, r7
 8004af2:	000a      	movs	r2, r1
 8004af4:	9800      	ldr	r0, [sp, #0]
 8004af6:	9901      	ldr	r1, [sp, #4]
 8004af8:	1a80      	subs	r0, r0, r2
 8004afa:	4199      	sbcs	r1, r3
 8004afc:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8004afe:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004b00:	1880      	adds	r0, r0, r2
 8004b02:	4159      	adcs	r1, r3
 8004b04:	9000      	str	r0, [sp, #0]
 8004b06:	9101      	str	r1, [sp, #4]
 8004b08:	0002      	movs	r2, r0
 8004b0a:	000b      	movs	r3, r1
 8004b0c:	62b2      	str	r2, [r6, #40]	; 0x28
 8004b0e:	62f3      	str	r3, [r6, #44]	; 0x2c
        if (queue->tick_remainder >= queue->frequency) {
 8004b10:	4642      	mov	r2, r8
 8004b12:	2300      	movs	r3, #0
 8004b14:	428b      	cmp	r3, r1
 8004b16:	d101      	bne.n	8004b1c <update_present_time+0x9c>
 8004b18:	4282      	cmp	r2, r0
 8004b1a:	d809      	bhi.n	8004b30 <update_present_time+0xb0>
            elapsed_us += 1;
 8004b1c:	2001      	movs	r0, #1
 8004b1e:	2100      	movs	r1, #0
 8004b20:	1824      	adds	r4, r4, r0
 8004b22:	414d      	adcs	r5, r1
            queue->tick_remainder -= queue->frequency;
 8004b24:	9800      	ldr	r0, [sp, #0]
 8004b26:	9901      	ldr	r1, [sp, #4]
 8004b28:	1a80      	subs	r0, r0, r2
 8004b2a:	4199      	sbcs	r1, r3
 8004b2c:	62b0      	str	r0, [r6, #40]	; 0x28
 8004b2e:	62f1      	str	r1, [r6, #44]	; 0x2c
            queue->tick_remainder -= queue->frequency;
        }
    }

    // Update current time
    queue->present_time += elapsed_us;
 8004b30:	6b32      	ldr	r2, [r6, #48]	; 0x30
 8004b32:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8004b34:	18a4      	adds	r4, r4, r2
 8004b36:	415d      	adcs	r5, r3
 8004b38:	6334      	str	r4, [r6, #48]	; 0x30
 8004b3a:	6375      	str	r5, [r6, #52]	; 0x34
}
 8004b3c:	b004      	add	sp, #16
 8004b3e:	bc04      	pop	{r2}
 8004b40:	4690      	mov	r8, r2
 8004b42:	bdf0      	pop	{r4, r5, r6, r7, pc}
        elapsed_us = us_x_ticks >> queue->frequency_shifts;
 8004b44:	2320      	movs	r3, #32
 8004b46:	1bdb      	subs	r3, r3, r7
 8004b48:	9800      	ldr	r0, [sp, #0]
 8004b4a:	9901      	ldr	r1, [sp, #4]
 8004b4c:	000a      	movs	r2, r1
 8004b4e:	409a      	lsls	r2, r3
 8004b50:	0013      	movs	r3, r2
 8004b52:	0002      	movs	r2, r0
 8004b54:	40fa      	lsrs	r2, r7
 8004b56:	0014      	movs	r4, r2
 8004b58:	431c      	orrs	r4, r3
 8004b5a:	e7bd      	b.n	8004ad8 <update_present_time+0x58>
        queue->tick_remainder += us_x_ticks - (elapsed_us << queue->frequency_shifts);
 8004b5c:	2320      	movs	r3, #32
 8004b5e:	1bdb      	subs	r3, r3, r7
 8004b60:	0022      	movs	r2, r4
 8004b62:	40da      	lsrs	r2, r3
 8004b64:	4694      	mov	ip, r2
 8004b66:	0029      	movs	r1, r5
 8004b68:	40b9      	lsls	r1, r7
 8004b6a:	000b      	movs	r3, r1
 8004b6c:	4661      	mov	r1, ip
 8004b6e:	430b      	orrs	r3, r1
 8004b70:	e7bd      	b.n	8004aee <update_present_time+0x6e>
        uint64_t us_x_ticks = elapsed_ticks * 1000000;
 8004b72:	4a19      	ldr	r2, [pc, #100]	; (8004bd8 <update_present_time+0x158>)
 8004b74:	2300      	movs	r3, #0
 8004b76:	0020      	movs	r0, r4
 8004b78:	0029      	movs	r1, r5
 8004b7a:	f7fb fcf9 	bl	8000570 <__aeabi_lmul>
        elapsed_us = us_x_ticks / queue->frequency;
 8004b7e:	4643      	mov	r3, r8
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	2300      	movs	r3, #0
 8004b84:	9301      	str	r3, [sp, #4]
 8004b86:	9a00      	ldr	r2, [sp, #0]
 8004b88:	9b01      	ldr	r3, [sp, #4]
 8004b8a:	9002      	str	r0, [sp, #8]
 8004b8c:	9103      	str	r1, [sp, #12]
 8004b8e:	f7fb fccf 	bl	8000530 <__aeabi_uldivmod>
 8004b92:	0004      	movs	r4, r0
 8004b94:	000d      	movs	r5, r1
        queue->tick_remainder += us_x_ticks - elapsed_us * queue->frequency;
 8004b96:	0002      	movs	r2, r0
 8004b98:	000b      	movs	r3, r1
 8004b9a:	9800      	ldr	r0, [sp, #0]
 8004b9c:	9901      	ldr	r1, [sp, #4]
 8004b9e:	f7fb fce7 	bl	8000570 <__aeabi_lmul>
 8004ba2:	9a02      	ldr	r2, [sp, #8]
 8004ba4:	9b03      	ldr	r3, [sp, #12]
 8004ba6:	1a12      	subs	r2, r2, r0
 8004ba8:	418b      	sbcs	r3, r1
 8004baa:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004bac:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8004bae:	1812      	adds	r2, r2, r0
 8004bb0:	414b      	adcs	r3, r1
 8004bb2:	62b2      	str	r2, [r6, #40]	; 0x28
 8004bb4:	62f3      	str	r3, [r6, #44]	; 0x2c
        if (queue->tick_remainder >= queue->frequency) {
 8004bb6:	9800      	ldr	r0, [sp, #0]
 8004bb8:	9901      	ldr	r1, [sp, #4]
 8004bba:	4299      	cmp	r1, r3
 8004bbc:	d101      	bne.n	8004bc2 <update_present_time+0x142>
 8004bbe:	4290      	cmp	r0, r2
 8004bc0:	d8b6      	bhi.n	8004b30 <update_present_time+0xb0>
            elapsed_us += 1;
 8004bc2:	2001      	movs	r0, #1
 8004bc4:	2100      	movs	r1, #0
 8004bc6:	1824      	adds	r4, r4, r0
 8004bc8:	414d      	adcs	r5, r1
            queue->tick_remainder -= queue->frequency;
 8004bca:	9800      	ldr	r0, [sp, #0]
 8004bcc:	9901      	ldr	r1, [sp, #4]
 8004bce:	1a12      	subs	r2, r2, r0
 8004bd0:	418b      	sbcs	r3, r1
 8004bd2:	62b2      	str	r2, [r6, #40]	; 0x28
 8004bd4:	62f3      	str	r3, [r6, #44]	; 0x2c
 8004bd6:	e7ab      	b.n	8004b30 <update_present_time+0xb0>
 8004bd8:	000f4240 	.word	0x000f4240

08004bdc <compute_tick>:

/**
 * Given the absolute timestamp compute the hal tick timestamp.
 */
static timestamp_t compute_tick(const ticker_data_t *const ticker, us_timestamp_t timestamp)
{
 8004bdc:	b570      	push	{r4, r5, r6, lr}
    ticker_event_queue_t *queue = ticker->queue;
 8004bde:	6844      	ldr	r4, [r0, #4]
    us_timestamp_t delta_us = timestamp - queue->present_time;
 8004be0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004be2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004be4:	1a12      	subs	r2, r2, r0
 8004be6:	418b      	sbcs	r3, r1
 8004be8:	0010      	movs	r0, r2
 8004bea:	0019      	movs	r1, r3

    timestamp_t delta = ticker->queue->max_delta;
 8004bec:	6925      	ldr	r5, [r4, #16]
    if (delta_us <=  ticker->queue->max_delta_us) {
 8004bee:	69a2      	ldr	r2, [r4, #24]
 8004bf0:	69e3      	ldr	r3, [r4, #28]
 8004bf2:	4299      	cmp	r1, r3
 8004bf4:	d831      	bhi.n	8004c5a <compute_tick+0x7e>
 8004bf6:	d017      	beq.n	8004c28 <compute_tick+0x4c>
        // Checking max_delta_us ensures the operation will not overflow

        if (1000000 == queue->frequency) {
 8004bf8:	68a2      	ldr	r2, [r4, #8]
 8004bfa:	4b1c      	ldr	r3, [pc, #112]	; (8004c6c <compute_tick+0x90>)
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d016      	beq.n	8004c2e <compute_tick+0x52>

            delta = delta_us;
            if (delta > ticker->queue->max_delta) {
                delta = ticker->queue->max_delta;
            }
        } else if (0 != queue->frequency_shifts) {
 8004c00:	233a      	movs	r3, #58	; 0x3a
 8004c02:	5ce3      	ldrb	r3, [r4, r3]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d01f      	beq.n	8004c48 <compute_tick+0x6c>
            // Optimized frequencies divisible by 2

            delta = (delta_us << ticker->queue->frequency_shifts) / 1000000;
 8004c08:	2220      	movs	r2, #32
 8004c0a:	4252      	negs	r2, r2
 8004c0c:	189a      	adds	r2, r3, r2
 8004c0e:	d412      	bmi.n	8004c36 <compute_tick+0x5a>
 8004c10:	0006      	movs	r6, r0
 8004c12:	4096      	lsls	r6, r2
 8004c14:	4098      	lsls	r0, r3
 8004c16:	4a15      	ldr	r2, [pc, #84]	; (8004c6c <compute_tick+0x90>)
 8004c18:	2300      	movs	r3, #0
 8004c1a:	0031      	movs	r1, r6
 8004c1c:	f7fb fc88 	bl	8000530 <__aeabi_uldivmod>
            if (delta > ticker->queue->max_delta) {
 8004c20:	4285      	cmp	r5, r0
 8004c22:	d31a      	bcc.n	8004c5a <compute_tick+0x7e>
            delta = (delta_us << ticker->queue->frequency_shifts) / 1000000;
 8004c24:	0005      	movs	r5, r0
 8004c26:	e018      	b.n	8004c5a <compute_tick+0x7e>
    if (delta_us <=  ticker->queue->max_delta_us) {
 8004c28:	4290      	cmp	r0, r2
 8004c2a:	d9e5      	bls.n	8004bf8 <compute_tick+0x1c>
 8004c2c:	e015      	b.n	8004c5a <compute_tick+0x7e>
            if (delta > ticker->queue->max_delta) {
 8004c2e:	4285      	cmp	r5, r0
 8004c30:	d313      	bcc.n	8004c5a <compute_tick+0x7e>
            delta = delta_us;
 8004c32:	0005      	movs	r5, r0
 8004c34:	e011      	b.n	8004c5a <compute_tick+0x7e>
            delta = (delta_us << ticker->queue->frequency_shifts) / 1000000;
 8004c36:	2220      	movs	r2, #32
 8004c38:	1ad2      	subs	r2, r2, r3
 8004c3a:	0006      	movs	r6, r0
 8004c3c:	40d6      	lsrs	r6, r2
 8004c3e:	0032      	movs	r2, r6
 8004c40:	000e      	movs	r6, r1
 8004c42:	409e      	lsls	r6, r3
 8004c44:	4316      	orrs	r6, r2
 8004c46:	e7e5      	b.n	8004c14 <compute_tick+0x38>
                delta = ticker->queue->max_delta;
            }
        } else {
            // General case

            delta = delta_us * queue->frequency / 1000000;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	f7fb fc91 	bl	8000570 <__aeabi_lmul>
 8004c4e:	4a07      	ldr	r2, [pc, #28]	; (8004c6c <compute_tick+0x90>)
 8004c50:	2300      	movs	r3, #0
 8004c52:	f7fb fc6d 	bl	8000530 <__aeabi_uldivmod>
            if (delta > ticker->queue->max_delta) {
 8004c56:	4285      	cmp	r5, r0
 8004c58:	d205      	bcs.n	8004c66 <compute_tick+0x8a>
                delta = ticker->queue->max_delta;
            }
        }
    }
    return (queue->tick_last_read + delta) & queue->bitmask;
 8004c5a:	6a23      	ldr	r3, [r4, #32]
 8004c5c:	469c      	mov	ip, r3
 8004c5e:	4465      	add	r5, ip
 8004c60:	68e0      	ldr	r0, [r4, #12]
 8004c62:	4028      	ands	r0, r5
}
 8004c64:	bd70      	pop	{r4, r5, r6, pc}
            delta = delta_us * queue->frequency / 1000000;
 8004c66:	0005      	movs	r5, r0
 8004c68:	e7f7      	b.n	8004c5a <compute_tick+0x7e>
 8004c6a:	46c0      	nop			; (mov r8, r8)
 8004c6c:	000f4240 	.word	0x000f4240

08004c70 <_ticker_match_interval_passed>:
/**
 * Return 1 if the tick has incremented to or past match_tick, otherwise 0.
 */
int _ticker_match_interval_passed(timestamp_t prev_tick, timestamp_t cur_tick, timestamp_t match_tick)
{
    if (match_tick > prev_tick) {
 8004c70:	4282      	cmp	r2, r0
 8004c72:	d905      	bls.n	8004c80 <_ticker_match_interval_passed+0x10>
        return (cur_tick >= match_tick) || (cur_tick < prev_tick);
 8004c74:	428a      	cmp	r2, r1
 8004c76:	d909      	bls.n	8004c8c <_ticker_match_interval_passed+0x1c>
 8004c78:	4288      	cmp	r0, r1
 8004c7a:	d909      	bls.n	8004c90 <_ticker_match_interval_passed+0x20>
 8004c7c:	2001      	movs	r0, #1
 8004c7e:	e00a      	b.n	8004c96 <_ticker_match_interval_passed+0x26>
    } else {
        return (cur_tick < prev_tick) && (cur_tick >= match_tick);
 8004c80:	4288      	cmp	r0, r1
 8004c82:	d907      	bls.n	8004c94 <_ticker_match_interval_passed+0x24>
 8004c84:	428a      	cmp	r2, r1
 8004c86:	d907      	bls.n	8004c98 <_ticker_match_interval_passed+0x28>
 8004c88:	2000      	movs	r0, #0
 8004c8a:	e004      	b.n	8004c96 <_ticker_match_interval_passed+0x26>
        return (cur_tick >= match_tick) || (cur_tick < prev_tick);
 8004c8c:	2001      	movs	r0, #1
 8004c8e:	e002      	b.n	8004c96 <_ticker_match_interval_passed+0x26>
 8004c90:	2000      	movs	r0, #0
 8004c92:	e000      	b.n	8004c96 <_ticker_match_interval_passed+0x26>
        return (cur_tick < prev_tick) && (cur_tick >= match_tick);
 8004c94:	2000      	movs	r0, #0
    }
}
 8004c96:	4770      	bx	lr
        return (cur_tick < prev_tick) && (cur_tick >= match_tick);
 8004c98:	2001      	movs	r0, #1
 8004c9a:	e7fc      	b.n	8004c96 <_ticker_match_interval_passed+0x26>

08004c9c <schedule_interrupt>:
 * @note If there is no event in the queue then the interrupt is scheduled to
 * in ticker.queue.max_delta. This is necessary to keep track
 * of the timer overflow.
 */
static void schedule_interrupt(const ticker_data_t *const ticker)
{
 8004c9c:	b570      	push	{r4, r5, r6, lr}
 8004c9e:	0004      	movs	r4, r0
    ticker_event_queue_t *queue = ticker->queue;
 8004ca0:	6845      	ldr	r5, [r0, #4]
    if (ticker->queue->dispatching) {
 8004ca2:	2339      	movs	r3, #57	; 0x39
 8004ca4:	5ceb      	ldrb	r3, [r5, r3]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d000      	beq.n	8004cac <schedule_interrupt+0x10>
    } else {
        uint32_t match_tick =
            (queue->tick_last_read + queue->max_delta) & queue->bitmask;
        ticker->interface->set_interrupt(match_tick);
    }
}
 8004caa:	bd70      	pop	{r4, r5, r6, pc}
    update_present_time(ticker);
 8004cac:	f7ff fee8 	bl	8004a80 <update_present_time>
    if (ticker->queue->head) {
 8004cb0:	6862      	ldr	r2, [r4, #4]
 8004cb2:	6853      	ldr	r3, [r2, #4]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d029      	beq.n	8004d0c <schedule_interrupt+0x70>
        us_timestamp_t present = ticker->queue->present_time;
 8004cb8:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8004cba:	6b51      	ldr	r1, [r2, #52]	; 0x34
        us_timestamp_t match_time = ticker->queue->head->timestamp;
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
        if (match_time <= present) {
 8004cc0:	428b      	cmp	r3, r1
 8004cc2:	d917      	bls.n	8004cf4 <schedule_interrupt+0x58>
        timestamp_t match_tick = compute_tick(ticker, match_time);
 8004cc4:	0020      	movs	r0, r4
 8004cc6:	f7ff ff89 	bl	8004bdc <compute_tick>
 8004cca:	0006      	movs	r6, r0
        if (match_tick == queue->tick_last_read) {
 8004ccc:	6a2b      	ldr	r3, [r5, #32]
 8004cce:	4298      	cmp	r0, r3
 8004cd0:	d018      	beq.n	8004d04 <schedule_interrupt+0x68>
        ticker->interface->set_interrupt(match_tick);
 8004cd2:	6823      	ldr	r3, [r4, #0]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	4798      	blx	r3
        timestamp_t cur_tick = ticker->interface->read();
 8004cd8:	6823      	ldr	r3, [r4, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	4798      	blx	r3
 8004cde:	0001      	movs	r1, r0
        if (_ticker_match_interval_passed(queue->tick_last_read, cur_tick, match_tick)) {
 8004ce0:	6a28      	ldr	r0, [r5, #32]
 8004ce2:	0032      	movs	r2, r6
 8004ce4:	f7ff ffc4 	bl	8004c70 <_ticker_match_interval_passed>
 8004ce8:	2800      	cmp	r0, #0
 8004cea:	d0de      	beq.n	8004caa <schedule_interrupt+0xe>
            ticker->interface->fire_interrupt();
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	4798      	blx	r3
 8004cf2:	e7da      	b.n	8004caa <schedule_interrupt+0xe>
        if (match_time <= present) {
 8004cf4:	428b      	cmp	r3, r1
 8004cf6:	d101      	bne.n	8004cfc <schedule_interrupt+0x60>
 8004cf8:	4282      	cmp	r2, r0
 8004cfa:	d8e3      	bhi.n	8004cc4 <schedule_interrupt+0x28>
            ticker->interface->fire_interrupt();
 8004cfc:	6823      	ldr	r3, [r4, #0]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	4798      	blx	r3
            return;
 8004d02:	e7d2      	b.n	8004caa <schedule_interrupt+0xe>
            ticker->interface->fire_interrupt();
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	4798      	blx	r3
            return;
 8004d0a:	e7ce      	b.n	8004caa <schedule_interrupt+0xe>
            (queue->tick_last_read + queue->max_delta) & queue->bitmask;
 8004d0c:	6a2b      	ldr	r3, [r5, #32]
 8004d0e:	692a      	ldr	r2, [r5, #16]
 8004d10:	4694      	mov	ip, r2
 8004d12:	4463      	add	r3, ip
 8004d14:	68e8      	ldr	r0, [r5, #12]
        uint32_t match_tick =
 8004d16:	4018      	ands	r0, r3
        ticker->interface->set_interrupt(match_tick);
 8004d18:	6823      	ldr	r3, [r4, #0]
 8004d1a:	691b      	ldr	r3, [r3, #16]
 8004d1c:	4798      	blx	r3
 8004d1e:	e7c4      	b.n	8004caa <schedule_interrupt+0xe>

08004d20 <initialize>:
{
 8004d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d22:	46ce      	mov	lr, r9
 8004d24:	4647      	mov	r7, r8
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b083      	sub	sp, #12
 8004d2a:	0005      	movs	r5, r0
    if (ticker->queue->initialized) {
 8004d2c:	2338      	movs	r3, #56	; 0x38
 8004d2e:	6842      	ldr	r2, [r0, #4]
 8004d30:	5cd3      	ldrb	r3, [r2, r3]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d004      	beq.n	8004d40 <initialize+0x20>
}
 8004d36:	b003      	add	sp, #12
 8004d38:	bc0c      	pop	{r2, r3}
 8004d3a:	4690      	mov	r8, r2
 8004d3c:	4699      	mov	r9, r3
 8004d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ticker->interface->init();
 8004d40:	6803      	ldr	r3, [r0, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4798      	blx	r3
    const ticker_info_t *info = ticker->interface->get_info();
 8004d46:	682b      	ldr	r3, [r5, #0]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	4798      	blx	r3
    uint32_t frequency = info->frequency;
 8004d4c:	6806      	ldr	r6, [r0, #0]
    if (info->frequency == 0) {
 8004d4e:	2e00      	cmp	r6, #0
 8004d50:	d100      	bne.n	8004d54 <initialize+0x34>
        frequency = 1000000;
 8004d52:	4e32      	ldr	r6, [pc, #200]	; (8004e1c <initialize+0xfc>)
    for (uint8_t i = 31; i > 0; --i) {
 8004d54:	241f      	movs	r4, #31
 8004d56:	2c00      	cmp	r4, #0
 8004d58:	d006      	beq.n	8004d68 <initialize+0x48>
        if ((1 << i) == frequency) {
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	40a3      	lsls	r3, r4
 8004d5e:	429e      	cmp	r6, r3
 8004d60:	d002      	beq.n	8004d68 <initialize+0x48>
    for (uint8_t i = 31; i > 0; --i) {
 8004d62:	3c01      	subs	r4, #1
 8004d64:	b2e4      	uxtb	r4, r4
 8004d66:	e7f6      	b.n	8004d56 <initialize+0x36>
    uint32_t bits = info->bits;
 8004d68:	6847      	ldr	r7, [r0, #4]
    if ((info->bits > 32) || (info->bits < 4)) {
 8004d6a:	1f3b      	subs	r3, r7, #4
 8004d6c:	2b1c      	cmp	r3, #28
 8004d6e:	d900      	bls.n	8004d72 <initialize+0x52>
        bits = 32;
 8004d70:	2720      	movs	r7, #32
    uint32_t max_delta = 0x7 << (bits - 4); // 7/16th
 8004d72:	1f3b      	subs	r3, r7, #4
 8004d74:	2207      	movs	r2, #7
 8004d76:	409a      	lsls	r2, r3
 8004d78:	4691      	mov	r9, r2
        ((uint64_t)max_delta * 1000000 + frequency - 1) / frequency;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	4698      	mov	r8, r3
 8004d7e:	4a27      	ldr	r2, [pc, #156]	; (8004e1c <initialize+0xfc>)
 8004d80:	2300      	movs	r3, #0
 8004d82:	4648      	mov	r0, r9
 8004d84:	2100      	movs	r1, #0
 8004d86:	f7fb fbf3 	bl	8000570 <__aeabi_lmul>
 8004d8a:	9600      	str	r6, [sp, #0]
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	9301      	str	r3, [sp, #4]
 8004d90:	9a00      	ldr	r2, [sp, #0]
 8004d92:	9b01      	ldr	r3, [sp, #4]
 8004d94:	1880      	adds	r0, r0, r2
 8004d96:	4159      	adcs	r1, r3
 8004d98:	2201      	movs	r2, #1
 8004d9a:	4252      	negs	r2, r2
 8004d9c:	17d3      	asrs	r3, r2, #31
 8004d9e:	1880      	adds	r0, r0, r2
 8004da0:	4159      	adcs	r1, r3
    uint64_t max_delta_us =
 8004da2:	9a00      	ldr	r2, [sp, #0]
 8004da4:	9b01      	ldr	r3, [sp, #4]
 8004da6:	f7fb fbc3 	bl	8000530 <__aeabi_uldivmod>
 8004daa:	9000      	str	r0, [sp, #0]
 8004dac:	9101      	str	r1, [sp, #4]
    ticker->queue->event_handler = NULL;
 8004dae:	686b      	ldr	r3, [r5, #4]
 8004db0:	4642      	mov	r2, r8
 8004db2:	601a      	str	r2, [r3, #0]
    ticker->queue->head = NULL;
 8004db4:	686b      	ldr	r3, [r5, #4]
 8004db6:	605a      	str	r2, [r3, #4]
    ticker->queue->tick_last_read = ticker->interface->read();
 8004db8:	686b      	ldr	r3, [r5, #4]
 8004dba:	4698      	mov	r8, r3
 8004dbc:	682b      	ldr	r3, [r5, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	4798      	blx	r3
 8004dc2:	4643      	mov	r3, r8
 8004dc4:	6218      	str	r0, [r3, #32]
    ticker->queue->tick_remainder = 0;
 8004dc6:	686b      	ldr	r3, [r5, #4]
 8004dc8:	2000      	movs	r0, #0
 8004dca:	2100      	movs	r1, #0
 8004dcc:	6298      	str	r0, [r3, #40]	; 0x28
 8004dce:	62d9      	str	r1, [r3, #44]	; 0x2c
    ticker->queue->frequency = frequency;
 8004dd0:	686b      	ldr	r3, [r5, #4]
 8004dd2:	609e      	str	r6, [r3, #8]
    ticker->queue->frequency_shifts = frequency_shifts;
 8004dd4:	233a      	movs	r3, #58	; 0x3a
 8004dd6:	686a      	ldr	r2, [r5, #4]
 8004dd8:	54d4      	strb	r4, [r2, r3]
    ticker->queue->bitmask = ((uint64_t)1 << bits) - 1;
 8004dda:	6869      	ldr	r1, [r5, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	0013      	movs	r3, r2
 8004de0:	40bb      	lsls	r3, r7
 8004de2:	3b01      	subs	r3, #1
 8004de4:	60cb      	str	r3, [r1, #12]
    ticker->queue->max_delta = max_delta;
 8004de6:	686b      	ldr	r3, [r5, #4]
 8004de8:	4649      	mov	r1, r9
 8004dea:	6119      	str	r1, [r3, #16]
    ticker->queue->max_delta_us = max_delta_us;
 8004dec:	686b      	ldr	r3, [r5, #4]
 8004dee:	9800      	ldr	r0, [sp, #0]
 8004df0:	9901      	ldr	r1, [sp, #4]
 8004df2:	6198      	str	r0, [r3, #24]
 8004df4:	61d9      	str	r1, [r3, #28]
    ticker->queue->present_time = 0;
 8004df6:	686b      	ldr	r3, [r5, #4]
 8004df8:	2000      	movs	r0, #0
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	6318      	str	r0, [r3, #48]	; 0x30
 8004dfe:	6359      	str	r1, [r3, #52]	; 0x34
    ticker->queue->dispatching = false;
 8004e00:	2100      	movs	r1, #0
 8004e02:	2339      	movs	r3, #57	; 0x39
 8004e04:	6868      	ldr	r0, [r5, #4]
 8004e06:	54c1      	strb	r1, [r0, r3]
    ticker->queue->initialized = true;
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	6869      	ldr	r1, [r5, #4]
 8004e0c:	54ca      	strb	r2, [r1, r3]
    update_present_time(ticker);
 8004e0e:	0028      	movs	r0, r5
 8004e10:	f7ff fe36 	bl	8004a80 <update_present_time>
    schedule_interrupt(ticker);
 8004e14:	0028      	movs	r0, r5
 8004e16:	f7ff ff41 	bl	8004c9c <schedule_interrupt>
 8004e1a:	e78c      	b.n	8004d36 <initialize+0x16>
 8004e1c:	000f4240 	.word	0x000f4240

08004e20 <ticker_set_handler>:

void ticker_set_handler(const ticker_data_t *const ticker, ticker_event_handler handler)
{
 8004e20:	b570      	push	{r4, r5, r6, lr}
 8004e22:	0004      	movs	r4, r0
 8004e24:	000d      	movs	r5, r1
    initialize(ticker);
 8004e26:	f7ff ff7b 	bl	8004d20 <initialize>

    core_util_critical_section_enter();
 8004e2a:	f000 fab3 	bl	8005394 <core_util_critical_section_enter>
    set_handler(ticker, handler);
 8004e2e:	0029      	movs	r1, r5
 8004e30:	0020      	movs	r0, r4
 8004e32:	f7ff fe21 	bl	8004a78 <set_handler>
    core_util_critical_section_exit();
 8004e36:	f000 fab7 	bl	80053a8 <core_util_critical_section_exit>
}
 8004e3a:	bd70      	pop	{r4, r5, r6, pc}

08004e3c <ticker_irq_handler>:

void ticker_irq_handler(const ticker_data_t *const ticker)
{
 8004e3c:	b570      	push	{r4, r5, r6, lr}
 8004e3e:	0004      	movs	r4, r0
    core_util_critical_section_enter();
 8004e40:	f000 faa8 	bl	8005394 <core_util_critical_section_enter>

    ticker->interface->clear_interrupt();
 8004e44:	6823      	ldr	r3, [r4, #0]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	4798      	blx	r3

    /* Go through all the pending TimerEvents */
    ticker->queue->dispatching = true;
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	2339      	movs	r3, #57	; 0x39
 8004e4e:	6861      	ldr	r1, [r4, #4]
 8004e50:	54ca      	strb	r2, [r1, r3]
    while (1) {
        if (ticker->queue->head == NULL) {
 8004e52:	6863      	ldr	r3, [r4, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d016      	beq.n	8004e88 <ticker_irq_handler+0x4c>
            break;
        }

        // update the current timestamp used by the queue
        update_present_time(ticker);
 8004e5a:	0020      	movs	r0, r4
 8004e5c:	f7ff fe10 	bl	8004a80 <update_present_time>

        if (ticker->queue->head->timestamp <= ticker->queue->present_time) {
 8004e60:	6863      	ldr	r3, [r4, #4]
 8004e62:	685a      	ldr	r2, [r3, #4]
 8004e64:	6816      	ldr	r6, [r2, #0]
 8004e66:	6850      	ldr	r0, [r2, #4]
 8004e68:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 8004e6a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004e6c:	4288      	cmp	r0, r1
 8004e6e:	d80b      	bhi.n	8004e88 <ticker_irq_handler+0x4c>
 8004e70:	d008      	beq.n	8004e84 <ticker_irq_handler+0x48>
            // This event was in the past:
            //      point to the following one and execute its handler
            ticker_event_t *p = ticker->queue->head;
            ticker->queue->head = ticker->queue->head->next;
 8004e72:	68d1      	ldr	r1, [r2, #12]
 8004e74:	6059      	str	r1, [r3, #4]
            if (ticker->queue->event_handler != NULL) {
 8004e76:	6863      	ldr	r3, [r4, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d0e9      	beq.n	8004e52 <ticker_irq_handler+0x16>
                (*ticker->queue->event_handler)(p->id); // NOTE: the handler can set new events
 8004e7e:	6890      	ldr	r0, [r2, #8]
 8004e80:	4798      	blx	r3
 8004e82:	e7e6      	b.n	8004e52 <ticker_irq_handler+0x16>
        if (ticker->queue->head->timestamp <= ticker->queue->present_time) {
 8004e84:	42ae      	cmp	r6, r5
 8004e86:	d9f4      	bls.n	8004e72 <ticker_irq_handler+0x36>
             * event handler may have altered the chain of pending events. */
        } else {
            break;
        }
    }
    ticker->queue->dispatching = false;
 8004e88:	2200      	movs	r2, #0
 8004e8a:	2339      	movs	r3, #57	; 0x39
 8004e8c:	6861      	ldr	r1, [r4, #4]
 8004e8e:	54ca      	strb	r2, [r1, r3]

    schedule_interrupt(ticker);
 8004e90:	0020      	movs	r0, r4
 8004e92:	f7ff ff03 	bl	8004c9c <schedule_interrupt>

    core_util_critical_section_exit();
 8004e96:	f000 fa87 	bl	80053a8 <core_util_critical_section_exit>
}
 8004e9a:	bd70      	pop	{r4, r5, r6, pc}

08004e9c <ticker_insert_event_us>:

    core_util_critical_section_exit();
}

void ticker_insert_event_us(const ticker_data_t *const ticker, ticker_event_t *obj, us_timestamp_t timestamp, uint32_t id)
{
 8004e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9e:	0006      	movs	r6, r0
 8004ea0:	000d      	movs	r5, r1
 8004ea2:	0017      	movs	r7, r2
 8004ea4:	001c      	movs	r4, r3
    core_util_critical_section_enter();
 8004ea6:	f000 fa75 	bl	8005394 <core_util_critical_section_enter>

    // update the current timestamp
    update_present_time(ticker);
 8004eaa:	0030      	movs	r0, r6
 8004eac:	f7ff fde8 	bl	8004a80 <update_present_time>

    // initialise our data
    obj->timestamp = timestamp;
 8004eb0:	602f      	str	r7, [r5, #0]
 8004eb2:	606c      	str	r4, [r5, #4]
    obj->id = id;
 8004eb4:	9b06      	ldr	r3, [sp, #24]
 8004eb6:	60ab      	str	r3, [r5, #8]

    /* Go through the list until we either reach the end, or find
       an element this should come before (which is possibly the
       head). */
    ticker_event_t *prev = NULL, *p = ticker->queue->head;
 8004eb8:	6873      	ldr	r3, [r6, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	2100      	movs	r1, #0
    while (p != NULL) {
 8004ebe:	e001      	b.n	8004ec4 <ticker_insert_event_us+0x28>
        /* check if we come before p */
        if (timestamp < p->timestamp) {
            break;
        }
        /* go to the next element */
        prev = p;
 8004ec0:	0019      	movs	r1, r3
        p = p->next;
 8004ec2:	68db      	ldr	r3, [r3, #12]
    while (p != NULL) {
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d006      	beq.n	8004ed6 <ticker_insert_event_us+0x3a>
        if (timestamp < p->timestamp) {
 8004ec8:	6818      	ldr	r0, [r3, #0]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	42a2      	cmp	r2, r4
 8004ece:	d802      	bhi.n	8004ed6 <ticker_insert_event_us+0x3a>
 8004ed0:	d1f6      	bne.n	8004ec0 <ticker_insert_event_us+0x24>
 8004ed2:	42b8      	cmp	r0, r7
 8004ed4:	d9f4      	bls.n	8004ec0 <ticker_insert_event_us+0x24>
    }

    /* if we're at the end p will be NULL, which is correct */
    obj->next = p;
 8004ed6:	60eb      	str	r3, [r5, #12]

    /* if prev is NULL we're at the head */
    if (prev == NULL) {
 8004ed8:	2900      	cmp	r1, #0
 8004eda:	d003      	beq.n	8004ee4 <ticker_insert_event_us+0x48>
        ticker->queue->head = obj;
        schedule_interrupt(ticker);
    } else {
        prev->next = obj;
 8004edc:	60cd      	str	r5, [r1, #12]
    }

    core_util_critical_section_exit();
 8004ede:	f000 fa63 	bl	80053a8 <core_util_critical_section_exit>
}
 8004ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ticker->queue->head = obj;
 8004ee4:	6873      	ldr	r3, [r6, #4]
 8004ee6:	605d      	str	r5, [r3, #4]
        schedule_interrupt(ticker);
 8004ee8:	0030      	movs	r0, r6
 8004eea:	f7ff fed7 	bl	8004c9c <schedule_interrupt>
 8004eee:	e7f6      	b.n	8004ede <ticker_insert_event_us+0x42>

08004ef0 <ticker_remove_event>:

void ticker_remove_event(const ticker_data_t *const ticker, ticker_event_t *obj)
{
 8004ef0:	b570      	push	{r4, r5, r6, lr}
 8004ef2:	0005      	movs	r5, r0
 8004ef4:	000c      	movs	r4, r1
    core_util_critical_section_enter();
 8004ef6:	f000 fa4d 	bl	8005394 <core_util_critical_section_enter>

    // remove this object from the list
    if (ticker->queue->head == obj) {
 8004efa:	686a      	ldr	r2, [r5, #4]
 8004efc:	6853      	ldr	r3, [r2, #4]
 8004efe:	42a3      	cmp	r3, r4
 8004f00:	d006      	beq.n	8004f10 <ticker_remove_event+0x20>
        ticker->queue->head = obj->next;
        schedule_interrupt(ticker);
    } else {
        // find the object before me, then drop me
        ticker_event_t *p = ticker->queue->head;
        while (p != NULL) {
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00c      	beq.n	8004f20 <ticker_remove_event+0x30>
            if (p->next == obj) {
 8004f06:	68da      	ldr	r2, [r3, #12]
 8004f08:	4294      	cmp	r4, r2
 8004f0a:	d007      	beq.n	8004f1c <ticker_remove_event+0x2c>
                p->next = obj->next;
                break;
            }
            p = p->next;
 8004f0c:	0013      	movs	r3, r2
 8004f0e:	e7f8      	b.n	8004f02 <ticker_remove_event+0x12>
        ticker->queue->head = obj->next;
 8004f10:	68e3      	ldr	r3, [r4, #12]
 8004f12:	6053      	str	r3, [r2, #4]
        schedule_interrupt(ticker);
 8004f14:	0028      	movs	r0, r5
 8004f16:	f7ff fec1 	bl	8004c9c <schedule_interrupt>
 8004f1a:	e001      	b.n	8004f20 <ticker_remove_event+0x30>
                p->next = obj->next;
 8004f1c:	68e2      	ldr	r2, [r4, #12]
 8004f1e:	60da      	str	r2, [r3, #12]
        }
    }

    core_util_critical_section_exit();
 8004f20:	f000 fa42 	bl	80053a8 <core_util_critical_section_exit>
}
 8004f24:	bd70      	pop	{r4, r5, r6, pc}

08004f26 <ticker_read_us>:
{
    return ticker_read_us(ticker);
}

us_timestamp_t ticker_read_us(const ticker_data_t *const ticker)
{
 8004f26:	b510      	push	{r4, lr}
 8004f28:	0004      	movs	r4, r0
    initialize(ticker);
 8004f2a:	f7ff fef9 	bl	8004d20 <initialize>

    core_util_critical_section_enter();
 8004f2e:	f000 fa31 	bl	8005394 <core_util_critical_section_enter>
    update_present_time(ticker);
 8004f32:	0020      	movs	r0, r4
 8004f34:	f7ff fda4 	bl	8004a80 <update_present_time>
    core_util_critical_section_exit();
 8004f38:	f000 fa36 	bl	80053a8 <core_util_critical_section_exit>

    return ticker->queue->present_time;
 8004f3c:	6863      	ldr	r3, [r4, #4]
 8004f3e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004f40:	6b59      	ldr	r1, [r3, #52]	; 0x34
}
 8004f42:	bd10      	pop	{r4, pc}

08004f44 <ticker_read>:
{
 8004f44:	b510      	push	{r4, lr}
    return ticker_read_us(ticker);
 8004f46:	f7ff ffee 	bl	8004f26 <ticker_read_us>
}
 8004f4a:	bd10      	pop	{r4, pc}

08004f4c <get_us_ticker_data>:
};

const ticker_data_t *get_us_ticker_data(void)
{
    return &us_data;
}
 8004f4c:	4800      	ldr	r0, [pc, #0]	; (8004f50 <get_us_ticker_data+0x4>)
 8004f4e:	4770      	bx	lr
 8004f50:	0800f738 	.word	0x0800f738

08004f54 <us_ticker_irq_handler>:

    return prev_irq_handler;
}

void us_ticker_irq_handler(void)
{
 8004f54:	b510      	push	{r4, lr}
    if (irq_handler) {
 8004f56:	4b03      	ldr	r3, [pc, #12]	; (8004f64 <us_ticker_irq_handler+0x10>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <us_ticker_irq_handler+0xe>
        irq_handler(&us_data);
 8004f5e:	4802      	ldr	r0, [pc, #8]	; (8004f68 <us_ticker_irq_handler+0x14>)
 8004f60:	4798      	blx	r3
    }
}
 8004f62:	bd10      	pop	{r4, pc}
 8004f64:	200000cc 	.word	0x200000cc
 8004f68:	0800f738 	.word	0x0800f738

08004f6c <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE>:
FileBase *FileBase::_head = NULL;
SingletonPtr<PlatformMutex> FileBase::_mutex;

FileBase::FileBase(const char *name, PathType t) : _next(NULL),
    _name(name),
    _path_type(t)
 8004f6c:	4b0e      	ldr	r3, [pc, #56]	; (8004fa8 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x3c>)
 8004f6e:	3308      	adds	r3, #8
 8004f70:	6003      	str	r3, [r0, #0]
 8004f72:	2300      	movs	r3, #0
 8004f74:	6043      	str	r3, [r0, #4]
 8004f76:	6081      	str	r1, [r0, #8]
 8004f78:	7302      	strb	r2, [r0, #12]
        if (NULL == _ptr) {
 8004f7a:	4b0c      	ldr	r3, [pc, #48]	; (8004fac <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x40>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00a      	beq.n	8004f98 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x2c>
{
    _mutex->lock();
    if (name != NULL) {
 8004f82:	2900      	cmp	r1, #0
 8004f84:	d003      	beq.n	8004f8e <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x22>
        // put this object at head of the list
        _next = _head;
 8004f86:	4b0a      	ldr	r3, [pc, #40]	; (8004fb0 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x44>)
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	6042      	str	r2, [r0, #4]
        _head = this;
 8004f8c:	6018      	str	r0, [r3, #0]
 8004f8e:	4b07      	ldr	r3, [pc, #28]	; (8004fac <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x40>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d004      	beq.n	8004fa0 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x34>
    } else {
        _next = NULL;
    }
    _mutex->unlock();
}
 8004f96:	4770      	bx	lr
                _ptr = new (_data) T();
 8004f98:	4b04      	ldr	r3, [pc, #16]	; (8004fac <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x40>)
 8004f9a:	1d1a      	adds	r2, r3, #4
 8004f9c:	601a      	str	r2, [r3, #0]
 8004f9e:	e7f0      	b.n	8004f82 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x16>
 8004fa0:	4b02      	ldr	r3, [pc, #8]	; (8004fac <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x40>)
 8004fa2:	1d1a      	adds	r2, r3, #4
 8004fa4:	601a      	str	r2, [r3, #0]
 8004fa6:	e7f6      	b.n	8004f96 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x2a>
 8004fa8:	0800f75c 	.word	0x0800f75c
 8004fac:	20000cac 	.word	0x20000cac
 8004fb0:	20000ca8 	.word	0x20000ca8

08004fb4 <_ZN4mbed8FileBase6lookupEPKcj>:
        remove_filehandle(static_cast<FileHandle *>(static_cast<FileLike *>(this)));
    }
}

FileBase *FileBase::lookup(const char *name, unsigned int len)
{
 8004fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fb6:	46c6      	mov	lr, r8
 8004fb8:	b500      	push	{lr}
 8004fba:	0007      	movs	r7, r0
 8004fbc:	000e      	movs	r6, r1
        if (NULL == _ptr) {
 8004fbe:	4b19      	ldr	r3, [pc, #100]	; (8005024 <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d005      	beq.n	8004fd2 <_ZN4mbed8FileBase6lookupEPKcj+0x1e>
            singleton_unlock();
        }
        // _ptr was not zero initialized or was
        // corrupted if this assert is hit
        MBED_ASSERT(_ptr == (T *)&_data);
        return _ptr;
 8004fc6:	4b17      	ldr	r3, [pc, #92]	; (8005024 <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4698      	mov	r8, r3
    _mutex->lock();
    FileBase *p = _head;
 8004fcc:	4b16      	ldr	r3, [pc, #88]	; (8005028 <_ZN4mbed8FileBase6lookupEPKcj+0x74>)
 8004fce:	681c      	ldr	r4, [r3, #0]
 8004fd0:	e004      	b.n	8004fdc <_ZN4mbed8FileBase6lookupEPKcj+0x28>
                _ptr = new (_data) T();
 8004fd2:	4b14      	ldr	r3, [pc, #80]	; (8005024 <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 8004fd4:	1d1a      	adds	r2, r3, #4
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	e7f5      	b.n	8004fc6 <_ZN4mbed8FileBase6lookupEPKcj+0x12>
        /* Check that p->_name matches name and is the correct length */
        if (p->_name != NULL && std::strncmp(p->_name, name, len) == 0 && std::strlen(p->_name) == len) {
            _mutex->unlock();
            return p;
        }
        p = p->_next;
 8004fda:	6864      	ldr	r4, [r4, #4]
    while (p != NULL) {
 8004fdc:	2c00      	cmp	r4, #0
 8004fde:	d015      	beq.n	800500c <_ZN4mbed8FileBase6lookupEPKcj+0x58>
        if (p->_name != NULL && std::strncmp(p->_name, name, len) == 0 && std::strlen(p->_name) == len) {
 8004fe0:	68a5      	ldr	r5, [r4, #8]
 8004fe2:	2d00      	cmp	r5, #0
 8004fe4:	d0f9      	beq.n	8004fda <_ZN4mbed8FileBase6lookupEPKcj+0x26>
 8004fe6:	0032      	movs	r2, r6
 8004fe8:	0039      	movs	r1, r7
 8004fea:	0028      	movs	r0, r5
 8004fec:	f006 fbd2 	bl	800b794 <strncmp>
 8004ff0:	2800      	cmp	r0, #0
 8004ff2:	d1f2      	bne.n	8004fda <_ZN4mbed8FileBase6lookupEPKcj+0x26>
 8004ff4:	0028      	movs	r0, r5
 8004ff6:	f7fb f891 	bl	800011c <strlen>
 8004ffa:	4286      	cmp	r6, r0
 8004ffc:	d1ed      	bne.n	8004fda <_ZN4mbed8FileBase6lookupEPKcj+0x26>
        if (NULL == _ptr) {
 8004ffe:	4643      	mov	r3, r8
 8005000:	2b00      	cmp	r3, #0
 8005002:	d106      	bne.n	8005012 <_ZN4mbed8FileBase6lookupEPKcj+0x5e>
                _ptr = new (_data) T();
 8005004:	4b07      	ldr	r3, [pc, #28]	; (8005024 <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 8005006:	1d1a      	adds	r2, r3, #4
 8005008:	601a      	str	r2, [r3, #0]
            return p;
 800500a:	e002      	b.n	8005012 <_ZN4mbed8FileBase6lookupEPKcj+0x5e>
        if (NULL == _ptr) {
 800500c:	4643      	mov	r3, r8
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <_ZN4mbed8FileBase6lookupEPKcj+0x66>
    }
    _mutex->unlock();
    return NULL;
}
 8005012:	0020      	movs	r0, r4
 8005014:	bc04      	pop	{r2}
 8005016:	4690      	mov	r8, r2
 8005018:	bdf0      	pop	{r4, r5, r6, r7, pc}
                _ptr = new (_data) T();
 800501a:	4b02      	ldr	r3, [pc, #8]	; (8005024 <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 800501c:	1d1a      	adds	r2, r3, #4
 800501e:	601a      	str	r2, [r3, #0]
    return NULL;
 8005020:	e7f7      	b.n	8005012 <_ZN4mbed8FileBase6lookupEPKcj+0x5e>
 8005022:	46c0      	nop			; (mov r8, r8)
 8005024:	20000cac 	.word	0x20000cac
 8005028:	20000ca8 	.word	0x20000ca8

0800502c <_ZN4mbed8FileBase11getPathTypeEv>:
}

PathType FileBase::getPathType(void)
{
    // Constant read so no lock needed
    return _path_type;
 800502c:	7b00      	ldrb	r0, [r0, #12]
}
 800502e:	4770      	bx	lr

08005030 <_ZN4mbed8FileBaseD1Ev>:
FileBase::~FileBase()
 8005030:	b510      	push	{r4, lr}
 8005032:	0004      	movs	r4, r0
 8005034:	4b16      	ldr	r3, [pc, #88]	; (8005090 <_ZN4mbed8FileBaseD1Ev+0x60>)
 8005036:	3308      	adds	r3, #8
 8005038:	6003      	str	r3, [r0, #0]
        if (NULL == _ptr) {
 800503a:	4b16      	ldr	r3, [pc, #88]	; (8005094 <_ZN4mbed8FileBaseD1Ev+0x64>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00b      	beq.n	800505a <_ZN4mbed8FileBaseD1Ev+0x2a>
        return _ptr;
 8005042:	4b14      	ldr	r3, [pc, #80]	; (8005094 <_ZN4mbed8FileBaseD1Ev+0x64>)
 8005044:	6819      	ldr	r1, [r3, #0]
    if (_name != NULL) {
 8005046:	68a3      	ldr	r3, [r4, #8]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d010      	beq.n	800506e <_ZN4mbed8FileBaseD1Ev+0x3e>
        if (_head == this) { // first in the list, so just drop me
 800504c:	4b12      	ldr	r3, [pc, #72]	; (8005098 <_ZN4mbed8FileBaseD1Ev+0x68>)
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	4294      	cmp	r4, r2
 8005052:	d107      	bne.n	8005064 <_ZN4mbed8FileBaseD1Ev+0x34>
            _head = _next;
 8005054:	6862      	ldr	r2, [r4, #4]
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	e009      	b.n	800506e <_ZN4mbed8FileBaseD1Ev+0x3e>
                _ptr = new (_data) T();
 800505a:	4b0e      	ldr	r3, [pc, #56]	; (8005094 <_ZN4mbed8FileBaseD1Ev+0x64>)
 800505c:	1d1a      	adds	r2, r3, #4
 800505e:	601a      	str	r2, [r3, #0]
 8005060:	e7ef      	b.n	8005042 <_ZN4mbed8FileBaseD1Ev+0x12>
                p = p->_next;
 8005062:	001a      	movs	r2, r3
            while (p->_next != this) {
 8005064:	6853      	ldr	r3, [r2, #4]
 8005066:	429c      	cmp	r4, r3
 8005068:	d1fb      	bne.n	8005062 <_ZN4mbed8FileBaseD1Ev+0x32>
            p->_next = _next;
 800506a:	6863      	ldr	r3, [r4, #4]
 800506c:	6053      	str	r3, [r2, #4]
        if (NULL == _ptr) {
 800506e:	2900      	cmp	r1, #0
 8005070:	d006      	beq.n	8005080 <_ZN4mbed8FileBaseD1Ev+0x50>
    if (getPathType() == FilePathType) {
 8005072:	0020      	movs	r0, r4
 8005074:	f7ff ffda 	bl	800502c <_ZN4mbed8FileBase11getPathTypeEv>
 8005078:	2800      	cmp	r0, #0
 800507a:	d005      	beq.n	8005088 <_ZN4mbed8FileBaseD1Ev+0x58>
}
 800507c:	0020      	movs	r0, r4
 800507e:	bd10      	pop	{r4, pc}
                _ptr = new (_data) T();
 8005080:	4b04      	ldr	r3, [pc, #16]	; (8005094 <_ZN4mbed8FileBaseD1Ev+0x64>)
 8005082:	1d1a      	adds	r2, r3, #4
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	e7f4      	b.n	8005072 <_ZN4mbed8FileBaseD1Ev+0x42>
        remove_filehandle(static_cast<FileHandle *>(static_cast<FileLike *>(this)));
 8005088:	1f20      	subs	r0, r4, #4
 800508a:	f000 fae5 	bl	8005658 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE>
 800508e:	e7f5      	b.n	800507c <_ZN4mbed8FileBaseD1Ev+0x4c>
 8005090:	0800f75c 	.word	0x0800f75c
 8005094:	20000cac 	.word	0x20000cac
 8005098:	20000ca8 	.word	0x20000ca8

0800509c <_ZN4mbed8FileBaseD0Ev>:
FileBase::~FileBase()
 800509c:	b510      	push	{r4, lr}
 800509e:	0004      	movs	r4, r0
}
 80050a0:	f7ff ffc6 	bl	8005030 <_ZN4mbed8FileBaseD1Ev>
 80050a4:	0020      	movs	r0, r4
 80050a6:	f000 fe45 	bl	8005d34 <_ZdlPv>
 80050aa:	0020      	movs	r0, r4
 80050ac:	bd10      	pop	{r4, pc}

080050ae <_ZN4mbed10FileHandle4syncEv>:
    }
 80050ae:	2000      	movs	r0, #0
 80050b0:	4770      	bx	lr

080050b2 <_ZN4mbed10FileHandle6isattyEv>:
    }
 80050b2:	2000      	movs	r0, #0
 80050b4:	4770      	bx	lr

080050b6 <_ZN4mbed10FileHandle4sizeEv>:
#include "platform/mbed_critical.h"

namespace mbed {

off_t FileHandle::size()
{
 80050b6:	b570      	push	{r4, r5, r6, lr}
 80050b8:	0004      	movs	r4, r0
    /* remember our current position */
    off_t off = seek(0, SEEK_CUR);
 80050ba:	6803      	ldr	r3, [r0, #0]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	2201      	movs	r2, #1
 80050c0:	2100      	movs	r1, #0
 80050c2:	4798      	blx	r3
 80050c4:	1e05      	subs	r5, r0, #0
    if (off < 0) {
 80050c6:	db0d      	blt.n	80050e4 <_ZN4mbed10FileHandle4sizeEv+0x2e>
        return off;
    }
    /* seek to the end to get the file length */
    off_t size = seek(0, SEEK_END);
 80050c8:	6823      	ldr	r3, [r4, #0]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	2202      	movs	r2, #2
 80050ce:	2100      	movs	r1, #0
 80050d0:	0020      	movs	r0, r4
 80050d2:	4798      	blx	r3
 80050d4:	0006      	movs	r6, r0
    /* return to our old position */
    seek(off, SEEK_SET);
 80050d6:	6823      	ldr	r3, [r4, #0]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	2200      	movs	r2, #0
 80050dc:	0029      	movs	r1, r5
 80050de:	0020      	movs	r0, r4
 80050e0:	4798      	blx	r3
    return size;
 80050e2:	0035      	movs	r5, r6
}
 80050e4:	0028      	movs	r0, r5
 80050e6:	bd70      	pop	{r4, r5, r6, pc}

080050e8 <_ZN4mbed8FilePathC1EPKc>:
 */
#include "platform/FilePath.h"

namespace mbed {

FilePath::FilePath(const char *file_path) : file_name(NULL), fb(NULL)
 80050e8:	b570      	push	{r4, r5, r6, lr}
 80050ea:	0004      	movs	r4, r0
 80050ec:	000d      	movs	r5, r1
 80050ee:	2300      	movs	r3, #0
 80050f0:	6003      	str	r3, [r0, #0]
 80050f2:	6043      	str	r3, [r0, #4]
{
    // skip slashes
    file_path += strspn(file_path, "/");
 80050f4:	490b      	ldr	r1, [pc, #44]	; (8005124 <_ZN4mbed8FilePathC1EPKc+0x3c>)
 80050f6:	0028      	movs	r0, r5
 80050f8:	f006 fb5d 	bl	800b7b6 <strspn>
 80050fc:	1828      	adds	r0, r5, r0

    const char *file_system = file_path;
    file_name = file_system;
 80050fe:	6020      	str	r0, [r4, #0]
    int len = 0;
 8005100:	2100      	movs	r1, #0
    while (true) {
        char c = *file_name;
 8005102:	6823      	ldr	r3, [r4, #0]
 8005104:	781a      	ldrb	r2, [r3, #0]
        if (c == '/') { // end of object name
 8005106:	2a2f      	cmp	r2, #47	; 0x2f
 8005108:	d005      	beq.n	8005116 <_ZN4mbed8FilePathC1EPKc+0x2e>
            file_name++; // point to one char after the '/'
            break;
        }
        if (c == 0) { // end of object name, with no filename
 800510a:	2a00      	cmp	r2, #0
 800510c:	d005      	beq.n	800511a <_ZN4mbed8FilePathC1EPKc+0x32>
            break;
        }
        len++;
 800510e:	3101      	adds	r1, #1
        file_name++;
 8005110:	3301      	adds	r3, #1
 8005112:	6023      	str	r3, [r4, #0]
    }
 8005114:	e7f5      	b.n	8005102 <_ZN4mbed8FilePathC1EPKc+0x1a>
            file_name++; // point to one char after the '/'
 8005116:	3301      	adds	r3, #1
 8005118:	6023      	str	r3, [r4, #0]

    MBED_ASSERT(len != 0);
    fb = FileBase::lookup(file_system, len);
 800511a:	f7ff ff4b 	bl	8004fb4 <_ZN4mbed8FileBase6lookupEPKcj>
 800511e:	6060      	str	r0, [r4, #4]
}
 8005120:	0020      	movs	r0, r4
 8005122:	bd70      	pop	{r4, r5, r6, pc}
 8005124:	0800f7bc 	.word	0x0800f7bc

08005128 <_ZN4mbed8FilePath8fileNameEv>:

const char *FilePath::fileName(void)
{
    return file_name;
 8005128:	6800      	ldr	r0, [r0, #0]
}
 800512a:	4770      	bx	lr

0800512c <_ZN4mbed8FilePath12isFileSystemEv>:

bool FilePath::isFileSystem(void)
{
 800512c:	b510      	push	{r4, lr}
    if (NULL == fb) {
 800512e:	6840      	ldr	r0, [r0, #4]
 8005130:	2800      	cmp	r0, #0
 8005132:	d006      	beq.n	8005142 <_ZN4mbed8FilePath12isFileSystemEv+0x16>
        return false;
    }
    return (fb->getPathType() == FileSystemPathType);
 8005134:	f7ff ff7a 	bl	800502c <_ZN4mbed8FileBase11getPathTypeEv>
 8005138:	3801      	subs	r0, #1
 800513a:	4243      	negs	r3, r0
 800513c:	4158      	adcs	r0, r3
 800513e:	b2c0      	uxtb	r0, r0
}
 8005140:	bd10      	pop	{r4, pc}
        return false;
 8005142:	2000      	movs	r0, #0
 8005144:	e7fc      	b.n	8005140 <_ZN4mbed8FilePath12isFileSystemEv+0x14>

08005146 <_ZN4mbed8FilePath10fileSystemEv>:

FileSystemLike *FilePath::fileSystem(void)
{
 8005146:	b510      	push	{r4, lr}
 8005148:	0004      	movs	r4, r0
    if (isFileSystem()) {
 800514a:	f7ff ffef 	bl	800512c <_ZN4mbed8FilePath12isFileSystemEv>
 800514e:	2800      	cmp	r0, #0
 8005150:	d004      	beq.n	800515c <_ZN4mbed8FilePath10fileSystemEv+0x16>
        return static_cast<FileSystemLike *>(fb);
 8005152:	6860      	ldr	r0, [r4, #4]
 8005154:	2800      	cmp	r0, #0
 8005156:	d003      	beq.n	8005160 <_ZN4mbed8FilePath10fileSystemEv+0x1a>
 8005158:	3804      	subs	r0, #4
    }
    return NULL;
}
 800515a:	bd10      	pop	{r4, pc}
    return NULL;
 800515c:	2000      	movs	r0, #0
 800515e:	e7fc      	b.n	800515a <_ZN4mbed8FilePath10fileSystemEv+0x14>
        return static_cast<FileSystemLike *>(fb);
 8005160:	2000      	movs	r0, #0
 8005162:	e7fa      	b.n	800515a <_ZN4mbed8FilePath10fileSystemEv+0x14>

08005164 <_ZN4mbed8FilePath6isFileEv>:

bool FilePath::isFile(void)
{
 8005164:	b510      	push	{r4, lr}
    if (NULL == fb) {
 8005166:	6840      	ldr	r0, [r0, #4]
 8005168:	2800      	cmp	r0, #0
 800516a:	d005      	beq.n	8005178 <_ZN4mbed8FilePath6isFileEv+0x14>
        return false;
    }
    return (fb->getPathType() == FilePathType);
 800516c:	f7ff ff5e 	bl	800502c <_ZN4mbed8FileBase11getPathTypeEv>
 8005170:	4243      	negs	r3, r0
 8005172:	4158      	adcs	r0, r3
 8005174:	b2c0      	uxtb	r0, r0
}
 8005176:	bd10      	pop	{r4, pc}
        return false;
 8005178:	2000      	movs	r0, #0
 800517a:	e7fc      	b.n	8005176 <_ZN4mbed8FilePath6isFileEv+0x12>

0800517c <_ZN4mbed8FilePath4fileEv>:

FileLike *FilePath::file(void)
{
 800517c:	b510      	push	{r4, lr}
 800517e:	0004      	movs	r4, r0
    if (isFile()) {
 8005180:	f7ff fff0 	bl	8005164 <_ZN4mbed8FilePath6isFileEv>
 8005184:	2800      	cmp	r0, #0
 8005186:	d004      	beq.n	8005192 <_ZN4mbed8FilePath4fileEv+0x16>
        return (FileLike *)fb;
 8005188:	6860      	ldr	r0, [r4, #4]
 800518a:	2800      	cmp	r0, #0
 800518c:	d003      	beq.n	8005196 <_ZN4mbed8FilePath4fileEv+0x1a>
 800518e:	3804      	subs	r0, #4
    }
    return NULL;
}
 8005190:	bd10      	pop	{r4, pc}
    return NULL;
 8005192:	2000      	movs	r0, #0
 8005194:	e7fc      	b.n	8005190 <_ZN4mbed8FilePath4fileEv+0x14>
        return (FileLike *)fb;
 8005196:	2000      	movs	r0, #0
 8005198:	e7fa      	b.n	8005190 <_ZN4mbed8FilePath4fileEv+0x14>

0800519a <_ZN4mbed8FilePath6existsEv>:

bool FilePath::exists(void)
{
    return fb != NULL;
 800519a:	6840      	ldr	r0, [r0, #4]
 800519c:	1e43      	subs	r3, r0, #1
 800519e:	4198      	sbcs	r0, r3
 80051a0:	b2c0      	uxtb	r0, r0
}
 80051a2:	4770      	bx	lr

080051a4 <_ZN4mbed6Stream4lockEv>:
    /** Acquire exclusive access to this object.
     */
    virtual void lock()
    {
        // Stub
    }
 80051a4:	4770      	bx	lr

080051a6 <_ZN4mbed6Stream6unlockEv>:
    /** Release exclusive access to this object.
     */
    virtual void unlock()
    {
        // Stub
    }
 80051a6:	4770      	bx	lr

080051a8 <_ZN4mbed6Stream5closeEv>:
}

int Stream::close()
{
    return 0;
}
 80051a8:	2000      	movs	r0, #0
 80051aa:	4770      	bx	lr

080051ac <_ZN4mbed6Stream5writeEPKvj>:

ssize_t Stream::write(const void *buffer, size_t length)
{
 80051ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051ae:	46c6      	mov	lr, r8
 80051b0:	b500      	push	{lr}
 80051b2:	0005      	movs	r5, r0
 80051b4:	4688      	mov	r8, r1
    const char *ptr = (const char *)buffer;
    const char *end = ptr + length;
 80051b6:	4442      	add	r2, r8
 80051b8:	0017      	movs	r7, r2

    lock();
 80051ba:	6803      	ldr	r3, [r0, #0]
 80051bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051be:	4798      	blx	r3
    const char *ptr = (const char *)buffer;
 80051c0:	4644      	mov	r4, r8
 80051c2:	e000      	b.n	80051c6 <_ZN4mbed6Stream5writeEPKvj+0x1a>
    while (ptr != end) {
        if (_putc(*ptr++) == EOF) {
 80051c4:	0034      	movs	r4, r6
    while (ptr != end) {
 80051c6:	42bc      	cmp	r4, r7
 80051c8:	d008      	beq.n	80051dc <_ZN4mbed6Stream5writeEPKvj+0x30>
        if (_putc(*ptr++) == EOF) {
 80051ca:	682b      	ldr	r3, [r5, #0]
 80051cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051ce:	1c66      	adds	r6, r4, #1
 80051d0:	7821      	ldrb	r1, [r4, #0]
 80051d2:	0028      	movs	r0, r5
 80051d4:	4798      	blx	r3
 80051d6:	1c43      	adds	r3, r0, #1
 80051d8:	d1f4      	bne.n	80051c4 <_ZN4mbed6Stream5writeEPKvj+0x18>
 80051da:	0034      	movs	r4, r6
            break;
        }
    }
    unlock();
 80051dc:	682b      	ldr	r3, [r5, #0]
 80051de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e0:	0028      	movs	r0, r5
 80051e2:	4798      	blx	r3

    return ptr - (const char *)buffer;
 80051e4:	4643      	mov	r3, r8
 80051e6:	1ae0      	subs	r0, r4, r3
}
 80051e8:	bc04      	pop	{r2}
 80051ea:	4690      	mov	r8, r2
 80051ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080051ee <_ZN4mbed6Stream4readEPvj>:

ssize_t Stream::read(void *buffer, size_t length)
{
 80051ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051f0:	0005      	movs	r5, r0
 80051f2:	000f      	movs	r7, r1
    char *ptr = (char *)buffer;
    char *end = ptr + length;
 80051f4:	188e      	adds	r6, r1, r2

    lock();
 80051f6:	6803      	ldr	r3, [r0, #0]
 80051f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051fa:	4798      	blx	r3
    char *ptr = (char *)buffer;
 80051fc:	003c      	movs	r4, r7
    while (ptr != end) {
 80051fe:	42b4      	cmp	r4, r6
 8005200:	d008      	beq.n	8005214 <_ZN4mbed6Stream4readEPvj+0x26>
        int c = _getc();
 8005202:	682b      	ldr	r3, [r5, #0]
 8005204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005206:	0028      	movs	r0, r5
 8005208:	4798      	blx	r3
        if (c == EOF) {
 800520a:	1c43      	adds	r3, r0, #1
 800520c:	d002      	beq.n	8005214 <_ZN4mbed6Stream4readEPvj+0x26>
            break;
        }
        *ptr++ = c;
 800520e:	7020      	strb	r0, [r4, #0]
 8005210:	3401      	adds	r4, #1
    while (ptr != end) {
 8005212:	e7f4      	b.n	80051fe <_ZN4mbed6Stream4readEPvj+0x10>
    }
    unlock();
 8005214:	682b      	ldr	r3, [r5, #0]
 8005216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005218:	0028      	movs	r0, r5
 800521a:	4798      	blx	r3

    return ptr - (const char *)buffer;
 800521c:	1be0      	subs	r0, r4, r7
}
 800521e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005220 <_ZN4mbed6Stream4seekEli>:

off_t Stream::seek(off_t offset, int whence)
{
    return 0;
}
 8005220:	2000      	movs	r0, #0
 8005222:	4770      	bx	lr

08005224 <_ZN4mbed6Stream4tellEv>:

off_t Stream::tell()
{
    return 0;
}
 8005224:	2000      	movs	r0, #0
 8005226:	4770      	bx	lr

08005228 <_ZN4mbed6Stream6rewindEv>:

void Stream::rewind()
{
}
 8005228:	4770      	bx	lr

0800522a <_ZN4mbed6Stream6isattyEv>:

int Stream::isatty()
{
    return 0;
}
 800522a:	2000      	movs	r0, #0
 800522c:	4770      	bx	lr

0800522e <_ZN4mbed6Stream4syncEv>:

int Stream::sync()
{
    return 0;
}
 800522e:	2000      	movs	r0, #0
 8005230:	4770      	bx	lr

08005232 <_ZN4mbed6Stream4sizeEv>:

off_t Stream::size()
{
    return 0;
}
 8005232:	2000      	movs	r0, #0
 8005234:	4770      	bx	lr
	...

08005238 <_ZN4mbed6StreamC1EPKc>:
Stream::Stream(const char *name) : FileLike(name), _file(NULL)
 8005238:	b510      	push	{r4, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	0004      	movs	r4, r0
class FileHandle : private NonCopyable<FileHandle> {
 800523e:	4b10      	ldr	r3, [pc, #64]	; (8005280 <_ZN4mbed6StreamC1EPKc+0x48>)
 8005240:	c008      	stmia	r0!, {r3}
public:
    /** Constructor FileLike
     *
     *  @param name     The name to use to open the file.
     */
    FileLike(const char *name = NULL) : FileBase(name, FilePathType) {}
 8005242:	2200      	movs	r2, #0
 8005244:	f7ff fe92 	bl	8004f6c <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE>
 8005248:	4b0e      	ldr	r3, [pc, #56]	; (8005284 <_ZN4mbed6StreamC1EPKc+0x4c>)
 800524a:	001a      	movs	r2, r3
 800524c:	3208      	adds	r2, #8
 800524e:	6022      	str	r2, [r4, #0]
 8005250:	3368      	adds	r3, #104	; 0x68
 8005252:	6063      	str	r3, [r4, #4]
 8005254:	2300      	movs	r3, #0
 8005256:	6163      	str	r3, [r4, #20]
    _file = fdopen(this, "w+");
 8005258:	490b      	ldr	r1, [pc, #44]	; (8005288 <_ZN4mbed6StreamC1EPKc+0x50>)
 800525a:	0020      	movs	r0, r4
 800525c:	f000 fd1f 	bl	8005c9e <_ZN4mbed6fdopenEPNS_10FileHandleEPKc>
 8005260:	6160      	str	r0, [r4, #20]
    if (_file) {
 8005262:	2800      	cmp	r0, #0
 8005264:	d004      	beq.n	8005270 <_ZN4mbed6StreamC1EPKc+0x38>
        mbed_set_unbuffered_stream(_file);
 8005266:	f000 fcef 	bl	8005c48 <_ZN4mbed26mbed_set_unbuffered_streamEP7__sFILE>
}
 800526a:	0020      	movs	r0, r4
 800526c:	b002      	add	sp, #8
 800526e:	bd10      	pop	{r4, pc}
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_OPEN_FAILED), "Stream obj failure", _file);
 8005270:	2300      	movs	r3, #0
 8005272:	9300      	str	r3, [sp, #0]
 8005274:	0002      	movs	r2, r0
 8005276:	2100      	movs	r1, #0
 8005278:	4804      	ldr	r0, [pc, #16]	; (800528c <_ZN4mbed6StreamC1EPKc+0x54>)
 800527a:	f000 f92b 	bl	80054d4 <mbed_error>
 800527e:	e7f4      	b.n	800526a <_ZN4mbed6StreamC1EPKc+0x32>
 8005280:	0800f774 	.word	0x0800f774
 8005284:	0800f824 	.word	0x0800f824
 8005288:	0800f820 	.word	0x0800f820
 800528c:	80010119 	.word	0x80010119

08005290 <_ZN4mbed6StreamD1Ev>:
Stream::~Stream()
 8005290:	b510      	push	{r4, lr}
 8005292:	0004      	movs	r4, r0
 8005294:	4b08      	ldr	r3, [pc, #32]	; (80052b8 <_ZN4mbed6StreamD1Ev+0x28>)
 8005296:	001a      	movs	r2, r3
 8005298:	3208      	adds	r2, #8
 800529a:	6002      	str	r2, [r0, #0]
 800529c:	3368      	adds	r3, #104	; 0x68
 800529e:	6043      	str	r3, [r0, #4]
    fclose(_file);
 80052a0:	6940      	ldr	r0, [r0, #20]
 80052a2:	f004 fd37 	bl	8009d14 <fclose>
    virtual ~FileLike() {}
 80052a6:	4b05      	ldr	r3, [pc, #20]	; (80052bc <_ZN4mbed6StreamD1Ev+0x2c>)
 80052a8:	6023      	str	r3, [r4, #0]
 80052aa:	3350      	adds	r3, #80	; 0x50
 80052ac:	6063      	str	r3, [r4, #4]
 80052ae:	1d20      	adds	r0, r4, #4
 80052b0:	f7ff febe 	bl	8005030 <_ZN4mbed8FileBaseD1Ev>
}
 80052b4:	0020      	movs	r0, r4
 80052b6:	bd10      	pop	{r4, pc}
 80052b8:	0800f824 	.word	0x0800f824
 80052bc:	0800f7c8 	.word	0x0800f7c8

080052c0 <_ZN4mbed6Stream4getcEv>:
{
 80052c0:	b570      	push	{r4, r5, r6, lr}
 80052c2:	0004      	movs	r4, r0
    lock();
 80052c4:	6803      	ldr	r3, [r0, #0]
 80052c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052c8:	4798      	blx	r3
    fflush(_file);
 80052ca:	6960      	ldr	r0, [r4, #20]
 80052cc:	f004 fe04 	bl	8009ed8 <fflush>
    int ret = mbed_getc(_file);
 80052d0:	6960      	ldr	r0, [r4, #20]
 80052d2:	f000 fcf9 	bl	8005cc8 <_ZN4mbed9mbed_getcEP7__sFILE>
 80052d6:	0005      	movs	r5, r0
    unlock();
 80052d8:	6823      	ldr	r3, [r4, #0]
 80052da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052dc:	0020      	movs	r0, r4
 80052de:	4798      	blx	r3
}
 80052e0:	0028      	movs	r0, r5
 80052e2:	bd70      	pop	{r4, r5, r6, pc}

080052e4 <_ZN4mbed6Stream6printfEPKcz>:

int Stream::printf(const char *format, ...)
{
 80052e4:	b40e      	push	{r1, r2, r3}
 80052e6:	b570      	push	{r4, r5, r6, lr}
 80052e8:	b083      	sub	sp, #12
 80052ea:	0004      	movs	r4, r0
 80052ec:	ad07      	add	r5, sp, #28
 80052ee:	cd40      	ldmia	r5!, {r6}
    lock();
 80052f0:	6803      	ldr	r3, [r0, #0]
 80052f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052f4:	4798      	blx	r3
    std::va_list arg;
    va_start(arg, format);
 80052f6:	9501      	str	r5, [sp, #4]
    fflush(_file);
 80052f8:	6960      	ldr	r0, [r4, #20]
 80052fa:	f004 fded 	bl	8009ed8 <fflush>
    int r = vfprintf(_file, format, arg);
 80052fe:	9a01      	ldr	r2, [sp, #4]
 8005300:	0031      	movs	r1, r6
 8005302:	6960      	ldr	r0, [r4, #20]
 8005304:	f007 fb80 	bl	800ca08 <vfprintf>
 8005308:	0005      	movs	r5, r0
    va_end(arg);
    unlock();
 800530a:	6823      	ldr	r3, [r4, #0]
 800530c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800530e:	0020      	movs	r0, r4
 8005310:	4798      	blx	r3
    return r;
}
 8005312:	0028      	movs	r0, r5
 8005314:	b003      	add	sp, #12
 8005316:	bc70      	pop	{r4, r5, r6}
 8005318:	bc08      	pop	{r3}
 800531a:	b003      	add	sp, #12
 800531c:	4718      	bx	r3

0800531e <mbed_die>:
extern int stdio_uart_inited;
extern serial_t stdio_uart;
#endif

WEAK void mbed_die(void)
{
 800531e:	b530      	push	{r4, r5, lr}
 8005320:	b089      	sub	sp, #36	; 0x24
#if !defined (NRF51_H) && !defined(TARGET_EFM32)
    core_util_critical_section_enter();
 8005322:	f000 f837 	bl	8005394 <core_util_critical_section_enter>
#endif
    gpio_t led_err;
    gpio_init_out(&led_err, LED1);
 8005326:	2105      	movs	r1, #5
 8005328:	a801      	add	r0, sp, #4
 800532a:	f7ff fad7 	bl	80048dc <gpio_init_out>
 800532e:	e021      	b.n	8005374 <mbed_die+0x56>
        *obj->reg_set = obj->mask;
 8005330:	9b03      	ldr	r3, [sp, #12]
 8005332:	9a01      	ldr	r2, [sp, #4]
 8005334:	601a      	str	r2, [r3, #0]

    while (1) {
        for (int i = 0; i < 4; ++i) {
            gpio_write(&led_err, 1);
            wait_ms(150);
 8005336:	2096      	movs	r0, #150	; 0x96
 8005338:	f000 fd20 	bl	8005d7c <wait_ms>
        *obj->reg_clr = obj->mask;
 800533c:	9b04      	ldr	r3, [sp, #16]
 800533e:	9a01      	ldr	r2, [sp, #4]
 8005340:	601a      	str	r2, [r3, #0]
            gpio_write(&led_err, 0);
            wait_ms(150);
 8005342:	2096      	movs	r0, #150	; 0x96
 8005344:	f000 fd1a 	bl	8005d7c <wait_ms>
        for (int i = 0; i < 4; ++i) {
 8005348:	3401      	adds	r4, #1
 800534a:	2c03      	cmp	r4, #3
 800534c:	ddf0      	ble.n	8005330 <mbed_die+0x12>
 800534e:	2400      	movs	r4, #0
 8005350:	e00e      	b.n	8005370 <mbed_die+0x52>
        *obj->reg_set = obj->mask;
 8005352:	9b03      	ldr	r3, [sp, #12]
 8005354:	9a01      	ldr	r2, [sp, #4]
 8005356:	601a      	str	r2, [r3, #0]
        }

        for (int i = 0; i < 4; ++i) {
            gpio_write(&led_err, 1);
            wait_ms(400);
 8005358:	25c8      	movs	r5, #200	; 0xc8
 800535a:	006d      	lsls	r5, r5, #1
 800535c:	0028      	movs	r0, r5
 800535e:	f000 fd0d 	bl	8005d7c <wait_ms>
        *obj->reg_clr = obj->mask;
 8005362:	9b04      	ldr	r3, [sp, #16]
 8005364:	9a01      	ldr	r2, [sp, #4]
 8005366:	601a      	str	r2, [r3, #0]
            gpio_write(&led_err, 0);
            wait_ms(400);
 8005368:	0028      	movs	r0, r5
 800536a:	f000 fd07 	bl	8005d7c <wait_ms>
        for (int i = 0; i < 4; ++i) {
 800536e:	3401      	adds	r4, #1
 8005370:	2c03      	cmp	r4, #3
 8005372:	ddee      	ble.n	8005352 <mbed_die+0x34>
        for (int i = 0; i < 4; ++i) {
 8005374:	2400      	movs	r4, #0
 8005376:	e7e8      	b.n	800534a <mbed_die+0x2c>

08005378 <core_util_are_interrupts_enabled>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005378:	f3ef 8310 	mrs	r3, PRIMASK
bool core_util_are_interrupts_enabled(void)
{
#if defined(__CORTEX_A9)
    return ((__get_CPSR() & 0x80) == 0);
#else
    return ((__get_PRIMASK() & 0x1) == 0);
 800537c:	2001      	movs	r0, #1
 800537e:	4018      	ands	r0, r3
 8005380:	4243      	negs	r3, r0
 8005382:	4158      	adcs	r0, r3
 8005384:	b2c0      	uxtb	r0, r0
#endif
}
 8005386:	4770      	bx	lr

08005388 <core_util_is_isr_active>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005388:	f3ef 8005 	mrs	r0, IPSR
        case CPSR_M_SVC:
        default:
            return true;
    }
#else
    return (__get_IPSR() != 0U);
 800538c:	1e43      	subs	r3, r0, #1
 800538e:	4198      	sbcs	r0, r3
 8005390:	b2c0      	uxtb	r0, r0
#endif
}
 8005392:	4770      	bx	lr

08005394 <core_util_critical_section_enter>:
{
    return hal_in_critical_section();
}

void core_util_critical_section_enter(void)
{
 8005394:	b510      	push	{r4, lr}
#else
    // If the reentrancy counter overflows something has gone badly wrong.
    MBED_ASSERT(critical_section_reentrancy_counter < UINT32_MAX);
#endif /* FEATURE_UVISOR */

    hal_critical_section_enter();
 8005396:	f7ff fa67 	bl	8004868 <hal_critical_section_enter>

    ++critical_section_reentrancy_counter;
 800539a:	4a02      	ldr	r2, [pc, #8]	; (80053a4 <core_util_critical_section_enter+0x10>)
 800539c:	6813      	ldr	r3, [r2, #0]
 800539e:	3301      	adds	r3, #1
 80053a0:	6013      	str	r3, [r2, #0]
}
 80053a2:	bd10      	pop	{r4, pc}
 80053a4:	20000cb4 	.word	0x20000cb4

080053a8 <core_util_critical_section_exit>:

void core_util_critical_section_exit(void)
{
 80053a8:	b510      	push	{r4, lr}
#ifdef FEATURE_UVISOR
#warning "core_util_critical_section_exit needs fixing to work from unprivileged code"
#endif /* FEATURE_UVISOR */

    // If critical_section_enter has not previously been called, do nothing
    if (critical_section_reentrancy_counter == 0) {
 80053aa:	4b07      	ldr	r3, [pc, #28]	; (80053c8 <core_util_critical_section_exit+0x20>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d006      	beq.n	80053c0 <core_util_critical_section_exit+0x18>
        return;
    }

    --critical_section_reentrancy_counter;
 80053b2:	4b05      	ldr	r3, [pc, #20]	; (80053c8 <core_util_critical_section_exit+0x20>)
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	3a01      	subs	r2, #1
 80053b8:	601a      	str	r2, [r3, #0]

    if (critical_section_reentrancy_counter == 0) {
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d000      	beq.n	80053c2 <core_util_critical_section_exit+0x1a>
        hal_critical_section_exit();
    }
}
 80053c0:	bd10      	pop	{r4, pc}
        hal_critical_section_exit();
 80053c2:	f7ff fa63 	bl	800488c <hal_critical_section_exit>
 80053c6:	e7fb      	b.n	80053c0 <core_util_critical_section_exit+0x18>
 80053c8:	20000cb4 	.word	0x20000cb4

080053cc <core_util_atomic_incr_u16>:
    core_util_critical_section_exit();
    return newValue;
}

uint16_t core_util_atomic_incr_u16(volatile uint16_t *valuePtr, uint16_t delta)
{
 80053cc:	b570      	push	{r4, r5, r6, lr}
 80053ce:	0005      	movs	r5, r0
 80053d0:	000c      	movs	r4, r1
    uint16_t newValue;
    core_util_critical_section_enter();
 80053d2:	f7ff ffdf 	bl	8005394 <core_util_critical_section_enter>
    newValue = *valuePtr + delta;
 80053d6:	8829      	ldrh	r1, [r5, #0]
 80053d8:	190c      	adds	r4, r1, r4
 80053da:	b2a4      	uxth	r4, r4
    *valuePtr = newValue;
 80053dc:	802c      	strh	r4, [r5, #0]
    core_util_critical_section_exit();
 80053de:	f7ff ffe3 	bl	80053a8 <core_util_critical_section_exit>
    return newValue;
}
 80053e2:	0020      	movs	r0, r4
 80053e4:	bd70      	pop	{r4, r5, r6, pc}

080053e6 <core_util_atomic_decr_u16>:
    core_util_critical_section_exit();
    return newValue;
}

uint16_t core_util_atomic_decr_u16(volatile uint16_t *valuePtr, uint16_t delta)
{
 80053e6:	b570      	push	{r4, r5, r6, lr}
 80053e8:	0005      	movs	r5, r0
 80053ea:	000e      	movs	r6, r1
    uint16_t newValue;
    core_util_critical_section_enter();
 80053ec:	f7ff ffd2 	bl	8005394 <core_util_critical_section_enter>
    newValue = *valuePtr - delta;
 80053f0:	882c      	ldrh	r4, [r5, #0]
 80053f2:	1ba4      	subs	r4, r4, r6
 80053f4:	b2a4      	uxth	r4, r4
    *valuePtr = newValue;
 80053f6:	802c      	strh	r4, [r5, #0]
    core_util_critical_section_exit();
 80053f8:	f7ff ffd6 	bl	80053a8 <core_util_critical_section_exit>
    return newValue;
}
 80053fc:	0020      	movs	r0, r4
 80053fe:	bd70      	pop	{r4, r5, r6, pc}

08005400 <handle_error>:
    exit(1);
}

//Set an error status with the error handling system
static mbed_error_status_t handle_error(mbed_error_status_t error_status, unsigned int error_value, const char *filename, int line_number, void *caller)
{
 8005400:	b530      	push	{r4, r5, lr}
 8005402:	b08f      	sub	sp, #60	; 0x3c
 8005404:	0004      	movs	r4, r0
 8005406:	000d      	movs	r5, r1
    mbed_error_ctx current_error_ctx;

    //Error status should always be < 0
    if (error_status >= 0) {
 8005408:	2800      	cmp	r0, #0
 800540a:	db00      	blt.n	800540e <handle_error+0xe>
        //This is a weird situation, someone called mbed_error with invalid error code.
        //We will still handle the situation but change the error code to ERROR_INVALID_ARGUMENT, atleast the context will have info on who called it
        error_status = MBED_ERROR_INVALID_ARGUMENT;
 800540c:	4c16      	ldr	r4, [pc, #88]	; (8005468 <handle_error+0x68>)
    }

    //Prevent corruption by holding out other callers
    //and we also need this until we remove the "error" call completely
    while (error_in_progress == 1);
 800540e:	4b17      	ldr	r3, [pc, #92]	; (800546c <handle_error+0x6c>)
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d0fb      	beq.n	800540e <handle_error+0xe>

    //Use critsect here, as we don't want inadvertant modification of this global variable
    core_util_critical_section_enter();
 8005416:	f7ff ffbd 	bl	8005394 <core_util_critical_section_enter>
    error_in_progress = 1;
 800541a:	2201      	movs	r2, #1
 800541c:	4b13      	ldr	r3, [pc, #76]	; (800546c <handle_error+0x6c>)
 800541e:	701a      	strb	r2, [r3, #0]
    core_util_critical_section_exit();
 8005420:	f7ff ffc2 	bl	80053a8 <core_util_critical_section_exit>

    //Increment error count
    error_count++;
 8005424:	4a12      	ldr	r2, [pc, #72]	; (8005470 <handle_error+0x70>)
 8005426:	6813      	ldr	r3, [r2, #0]
 8005428:	3301      	adds	r3, #1
 800542a:	6013      	str	r3, [r2, #0]

    //Clear the context capturing buffer
    memset(&current_error_ctx, sizeof(mbed_error_ctx), 0);
    //Capture error information
    current_error_ctx.error_status = error_status;
 800542c:	9401      	str	r4, [sp, #4]
    current_error_ctx.error_address = (uint32_t)caller;
 800542e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005430:	9202      	str	r2, [sp, #8]
    current_error_ctx.error_value = error_value;
 8005432:	9503      	str	r5, [sp, #12]
    strncpy(current_error_ctx.error_filename, filename, MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN);
    current_error_ctx.error_line_number = line_number;
#endif

    //Capture the fist system error and store it
    if (error_count == 1) { //first error
 8005434:	2b01      	cmp	r3, #1
 8005436:	d010      	beq.n	800545a <handle_error+0x5a>
        memcpy(&first_error_ctx, &current_error_ctx, sizeof(mbed_error_ctx));
    }

    //copy this error to last error
    memcpy(&last_error_ctx, &current_error_ctx, sizeof(mbed_error_ctx));
 8005438:	2234      	movs	r2, #52	; 0x34
 800543a:	a901      	add	r1, sp, #4
 800543c:	480d      	ldr	r0, [pc, #52]	; (8005474 <handle_error+0x74>)
 800543e:	f005 fde6 	bl	800b00e <memcpy>
    //Log the error with error log
    mbed_error_hist_put(&current_error_ctx);
#endif

    //Call the error hook if available
    if (error_hook != NULL) {
 8005442:	4b0d      	ldr	r3, [pc, #52]	; (8005478 <handle_error+0x78>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d001      	beq.n	800544e <handle_error+0x4e>
        error_hook(&last_error_ctx);
 800544a:	480a      	ldr	r0, [pc, #40]	; (8005474 <handle_error+0x74>)
 800544c:	4798      	blx	r3
    }

    error_in_progress = 0;
 800544e:	2200      	movs	r2, #0
 8005450:	4b06      	ldr	r3, [pc, #24]	; (800546c <handle_error+0x6c>)
 8005452:	701a      	strb	r2, [r3, #0]

    return MBED_SUCCESS;
}
 8005454:	2000      	movs	r0, #0
 8005456:	b00f      	add	sp, #60	; 0x3c
 8005458:	bd30      	pop	{r4, r5, pc}
        memcpy(&first_error_ctx, &current_error_ctx, sizeof(mbed_error_ctx));
 800545a:	2234      	movs	r2, #52	; 0x34
 800545c:	a901      	add	r1, sp, #4
 800545e:	4807      	ldr	r0, [pc, #28]	; (800547c <handle_error+0x7c>)
 8005460:	f005 fdd5 	bl	800b00e <memcpy>
 8005464:	e7e8      	b.n	8005438 <handle_error+0x38>
 8005466:	46c0      	nop			; (mov r8, r8)
 8005468:	80ff0101 	.word	0x80ff0101
 800546c:	20000cc0 	.word	0x20000cc0
 8005470:	20000cb8 	.word	0x20000cb8
 8005474:	20000cf8 	.word	0x20000cf8
 8005478:	20000cbc 	.word	0x20000cbc
 800547c:	20000cc4 	.word	0x20000cc4

08005480 <mbed_halt_system>:
{
 8005480:	b510      	push	{r4, lr}
    if (core_util_is_isr_active() || !core_util_are_interrupts_enabled()) {
 8005482:	f7ff ff81 	bl	8005388 <core_util_is_isr_active>
 8005486:	2800      	cmp	r0, #0
 8005488:	d103      	bne.n	8005492 <mbed_halt_system+0x12>
 800548a:	f7ff ff75 	bl	8005378 <core_util_are_interrupts_enabled>
 800548e:	2800      	cmp	r0, #0
 8005490:	d101      	bne.n	8005496 <mbed_halt_system+0x16>
            __WFI();
 8005492:	bf30      	wfi
 8005494:	e7fd      	b.n	8005492 <mbed_halt_system+0x12>
        exit(1);
 8005496:	2001      	movs	r0, #1
 8005498:	f004 fbba 	bl	8009c10 <exit>

0800549c <error>:
{
 800549c:	b40f      	push	{r0, r1, r2, r3}
 800549e:	b500      	push	{lr}
 80054a0:	b083      	sub	sp, #12
 80054a2:	4672      	mov	r2, lr
    if (error_in_progress) {
 80054a4:	4b09      	ldr	r3, [pc, #36]	; (80054cc <error+0x30>)
 80054a6:	781b      	ldrb	r3, [r3, #0]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d003      	beq.n	80054b4 <error+0x18>
}
 80054ac:	b003      	add	sp, #12
 80054ae:	bc08      	pop	{r3}
 80054b0:	b004      	add	sp, #16
 80054b2:	4718      	bx	r3
    handle_error(MBED_ERROR_UNKNOWN, 0, NULL, 0, MBED_CALLER_ADDR());
 80054b4:	2100      	movs	r1, #0
 80054b6:	9200      	str	r2, [sp, #0]
 80054b8:	000b      	movs	r3, r1
 80054ba:	000a      	movs	r2, r1
 80054bc:	4804      	ldr	r0, [pc, #16]	; (80054d0 <error+0x34>)
 80054be:	f7ff ff9f 	bl	8005400 <handle_error>
    error_in_progress = 1;
 80054c2:	2001      	movs	r0, #1
 80054c4:	4b01      	ldr	r3, [pc, #4]	; (80054cc <error+0x30>)
 80054c6:	7018      	strb	r0, [r3, #0]
    exit(1);
 80054c8:	f004 fba2 	bl	8009c10 <exit>
 80054cc:	20000cc0 	.word	0x20000cc0
 80054d0:	80ff0100 	.word	0x80ff0100

080054d4 <mbed_error>:
    return handle_error(error_status, error_value, filename, line_number, MBED_CALLER_ADDR());
}

//Sets a fatal error, this function is marked WEAK to be able to override this for some tests
WEAK mbed_error_status_t mbed_error(mbed_error_status_t error_status, const char *error_msg, unsigned int error_value, const char *filename, int line_number)
{
 80054d4:	b500      	push	{lr}
 80054d6:	b083      	sub	sp, #12
 80054d8:	0011      	movs	r1, r2
 80054da:	001a      	movs	r2, r3
    //set the error reported and then halt the system
    if (MBED_SUCCESS != handle_error(error_status, error_value, filename, line_number, MBED_CALLER_ADDR())) {
 80054dc:	4673      	mov	r3, lr
 80054de:	9300      	str	r3, [sp, #0]
 80054e0:	9b04      	ldr	r3, [sp, #16]
 80054e2:	f7ff ff8d 	bl	8005400 <handle_error>
 80054e6:	2800      	cmp	r0, #0
 80054e8:	d002      	beq.n	80054f0 <mbed_error+0x1c>
    //On fatal errors print the error context/report
    ERROR_REPORT(&last_error_ctx, error_msg);
    mbed_halt_system();

    return MBED_ERROR_FAILED_OPERATION;
}
 80054ea:	4802      	ldr	r0, [pc, #8]	; (80054f4 <mbed_error+0x20>)
 80054ec:	b003      	add	sp, #12
 80054ee:	bd00      	pop	{pc}
    mbed_halt_system();
 80054f0:	f7ff ffc6 	bl	8005480 <mbed_halt_system>
 80054f4:	80ff010f 	.word	0x80ff010f

080054f8 <_ZN12DirectSerial4seekEli>:
    virtual ssize_t write(const void *buffer, size_t size);
    virtual ssize_t read(void *buffer, size_t size);
    virtual off_t seek(off_t offset, int whence = SEEK_SET)
    {
        return -ESPIPE;
    }
 80054f8:	201d      	movs	r0, #29
 80054fa:	4240      	negs	r0, r0
 80054fc:	4770      	bx	lr

080054fe <_ZN12DirectSerial4sizeEv>:
    virtual off_t size()
    {
        return -EINVAL;
    }
 80054fe:	2016      	movs	r0, #22
 8005500:	4240      	negs	r0, r0
 8005502:	4770      	bx	lr

08005504 <_ZN12DirectSerial6isattyEv>:
    virtual int isatty()
    {
        return true;
    }
 8005504:	2001      	movs	r0, #1
 8005506:	4770      	bx	lr

08005508 <_ZN12DirectSerial5closeEv>:
    virtual int close()
    {
        return 0;
    }
 8005508:	2000      	movs	r0, #0
 800550a:	4770      	bx	lr

0800550c <_ZL12convert_crlfi>:
#elif MBED_CONF_PLATFORM_STDIO_CONVERT_NEWLINES
    return fd < 3 && isatty(fd);
#else
    return false;
#endif
}
 800550c:	2000      	movs	r0, #0
 800550e:	4770      	bx	lr

08005510 <_ZN12DirectSerialD1Ev>:
class DirectSerial : public FileHandle {
 8005510:	4770      	bx	lr
	...

08005514 <_ZN12DirectSerial5writeEPKvj>:
{
 8005514:	b570      	push	{r4, r5, r6, lr}
 8005516:	000e      	movs	r6, r1
 8005518:	0015      	movs	r5, r2
    for (size_t i = 0; i < size; i++) {
 800551a:	2400      	movs	r4, #0
 800551c:	42ac      	cmp	r4, r5
 800551e:	d205      	bcs.n	800552c <_ZN12DirectSerial5writeEPKvj+0x18>
        serial_putc(&stdio_uart, buf[i]);
 8005520:	5d31      	ldrb	r1, [r6, r4]
 8005522:	4803      	ldr	r0, [pc, #12]	; (8005530 <_ZN12DirectSerial5writeEPKvj+0x1c>)
 8005524:	f003 f8b6 	bl	8008694 <serial_putc>
    for (size_t i = 0; i < size; i++) {
 8005528:	3401      	adds	r4, #1
 800552a:	e7f7      	b.n	800551c <_ZN12DirectSerial5writeEPKvj+0x8>
}
 800552c:	0028      	movs	r0, r5
 800552e:	bd70      	pop	{r4, r5, r6, pc}
 8005530:	20001030 	.word	0x20001030

08005534 <_ZN12DirectSerial4readEPvj>:
{
 8005534:	b510      	push	{r4, lr}
 8005536:	000c      	movs	r4, r1
    if (size == 0) {
 8005538:	2a00      	cmp	r2, #0
 800553a:	d101      	bne.n	8005540 <_ZN12DirectSerial4readEPvj+0xc>
        return 0;
 800553c:	2000      	movs	r0, #0
}
 800553e:	bd10      	pop	{r4, pc}
    buf[0] = serial_getc(&stdio_uart);
 8005540:	4802      	ldr	r0, [pc, #8]	; (800554c <_ZN12DirectSerial4readEPvj+0x18>)
 8005542:	f003 f893 	bl	800866c <serial_getc>
 8005546:	7020      	strb	r0, [r4, #0]
    return 1;
 8005548:	2001      	movs	r0, #1
 800554a:	e7f8      	b.n	800553e <_ZN12DirectSerial4readEPvj+0xa>
 800554c:	20001030 	.word	0x20001030

08005550 <_ZNK12DirectSerial4pollEs>:
{
 8005550:	b570      	push	{r4, r5, r6, lr}
    if ((events & POLLIN) && serial_readable(&stdio_uart)) {
 8005552:	b28c      	uxth	r4, r1
 8005554:	07e3      	lsls	r3, r4, #31
 8005556:	d40d      	bmi.n	8005574 <_ZNK12DirectSerial4pollEs+0x24>
 8005558:	2300      	movs	r3, #0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d113      	bne.n	8005586 <_ZNK12DirectSerial4pollEs+0x36>
    short revents = 0;
 800555e:	2500      	movs	r5, #0
    if ((events & POLLOUT) && serial_writable(&stdio_uart)) {
 8005560:	06e3      	lsls	r3, r4, #27
 8005562:	d412      	bmi.n	800558a <_ZNK12DirectSerial4pollEs+0x3a>
 8005564:	2300      	movs	r3, #0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d002      	beq.n	8005570 <_ZNK12DirectSerial4pollEs+0x20>
        revents |= POLLOUT;
 800556a:	2310      	movs	r3, #16
 800556c:	431d      	orrs	r5, r3
 800556e:	b22d      	sxth	r5, r5
}
 8005570:	0028      	movs	r0, r5
 8005572:	bd70      	pop	{r4, r5, r6, pc}
    if ((events & POLLIN) && serial_readable(&stdio_uart)) {
 8005574:	4809      	ldr	r0, [pc, #36]	; (800559c <_ZNK12DirectSerial4pollEs+0x4c>)
 8005576:	f003 ffed 	bl	8009554 <serial_readable>
 800557a:	2800      	cmp	r0, #0
 800557c:	d001      	beq.n	8005582 <_ZNK12DirectSerial4pollEs+0x32>
 800557e:	2301      	movs	r3, #1
 8005580:	e7eb      	b.n	800555a <_ZNK12DirectSerial4pollEs+0xa>
 8005582:	2300      	movs	r3, #0
 8005584:	e7e9      	b.n	800555a <_ZNK12DirectSerial4pollEs+0xa>
        revents |= POLLIN;
 8005586:	2501      	movs	r5, #1
 8005588:	e7ea      	b.n	8005560 <_ZNK12DirectSerial4pollEs+0x10>
    if ((events & POLLOUT) && serial_writable(&stdio_uart)) {
 800558a:	4804      	ldr	r0, [pc, #16]	; (800559c <_ZNK12DirectSerial4pollEs+0x4c>)
 800558c:	f003 fffa 	bl	8009584 <serial_writable>
 8005590:	2800      	cmp	r0, #0
 8005592:	d001      	beq.n	8005598 <_ZNK12DirectSerial4pollEs+0x48>
 8005594:	2301      	movs	r3, #1
 8005596:	e7e6      	b.n	8005566 <_ZNK12DirectSerial4pollEs+0x16>
 8005598:	2300      	movs	r3, #0
 800559a:	e7e4      	b.n	8005566 <_ZNK12DirectSerial4pollEs+0x16>
 800559c:	20001030 	.word	0x20001030

080055a0 <_ZL14unbind_from_fdiPN4mbed10FileHandleE>:
{
 80055a0:	b510      	push	{r4, lr}
    if (filehandles[fd] == fh) {
 80055a2:	0082      	lsls	r2, r0, #2
 80055a4:	4b08      	ldr	r3, [pc, #32]	; (80055c8 <_ZL14unbind_from_fdiPN4mbed10FileHandleE+0x28>)
 80055a6:	58d3      	ldr	r3, [r2, r3]
 80055a8:	428b      	cmp	r3, r1
 80055aa:	d105      	bne.n	80055b8 <_ZL14unbind_from_fdiPN4mbed10FileHandleE+0x18>
        filehandles[fd] = NULL;
 80055ac:	0010      	movs	r0, r2
 80055ae:	2200      	movs	r2, #0
 80055b0:	4b05      	ldr	r3, [pc, #20]	; (80055c8 <_ZL14unbind_from_fdiPN4mbed10FileHandleE+0x28>)
 80055b2:	50c2      	str	r2, [r0, r3]
        return 0;
 80055b4:	2000      	movs	r0, #0
}
 80055b6:	bd10      	pop	{r4, pc}
        errno = EBADF;
 80055b8:	f004 fb24 	bl	8009c04 <__errno>
 80055bc:	2309      	movs	r3, #9
 80055be:	6003      	str	r3, [r0, #0]
        return -1;
 80055c0:	2001      	movs	r0, #1
 80055c2:	4240      	negs	r0, r0
 80055c4:	e7f7      	b.n	80055b6 <_ZL14unbind_from_fdiPN4mbed10FileHandleE+0x16>
 80055c6:	46c0      	nop			; (mov r8, r8)
 80055c8:	200000d0 	.word	0x200000d0

080055cc <_ZL18handle_open_errorsij>:
{
 80055cc:	b570      	push	{r4, r5, r6, lr}
 80055ce:	0005      	movs	r5, r0
 80055d0:	000c      	movs	r4, r1
    errno = -error;
 80055d2:	f004 fb17 	bl	8009c04 <__errno>
 80055d6:	426d      	negs	r5, r5
 80055d8:	6005      	str	r5, [r0, #0]
    filehandles[filehandle_idx] = NULL;
 80055da:	00a4      	lsls	r4, r4, #2
 80055dc:	2200      	movs	r2, #0
 80055de:	4b02      	ldr	r3, [pc, #8]	; (80055e8 <_ZL18handle_open_errorsij+0x1c>)
 80055e0:	50e2      	str	r2, [r4, r3]
}
 80055e2:	2001      	movs	r0, #1
 80055e4:	4240      	negs	r0, r0
 80055e6:	bd70      	pop	{r4, r5, r6, pc}
 80055e8:	200000d0 	.word	0x200000d0

080055ec <_ZL18reserve_filehandlev>:
{
 80055ec:	b510      	push	{r4, lr}
        if (NULL == _ptr) {
 80055ee:	4b18      	ldr	r3, [pc, #96]	; (8005650 <_ZL18reserve_filehandlev+0x64>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d00b      	beq.n	800560e <_ZL18reserve_filehandlev+0x22>
        return _ptr;
 80055f6:	4b16      	ldr	r3, [pc, #88]	; (8005650 <_ZL18reserve_filehandlev+0x64>)
 80055f8:	6819      	ldr	r1, [r3, #0]
    for (fh_i = 3; fh_i < OPEN_MAX; fh_i++) {
 80055fa:	2003      	movs	r0, #3
 80055fc:	283f      	cmp	r0, #63	; 0x3f
 80055fe:	dc0a      	bgt.n	8005616 <_ZL18reserve_filehandlev+0x2a>
        if (filehandles[fh_i] == NULL) {
 8005600:	0083      	lsls	r3, r0, #2
 8005602:	4a14      	ldr	r2, [pc, #80]	; (8005654 <_ZL18reserve_filehandlev+0x68>)
 8005604:	589b      	ldr	r3, [r3, r2]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d005      	beq.n	8005616 <_ZL18reserve_filehandlev+0x2a>
    for (fh_i = 3; fh_i < OPEN_MAX; fh_i++) {
 800560a:	3001      	adds	r0, #1
 800560c:	e7f6      	b.n	80055fc <_ZL18reserve_filehandlev+0x10>
                _ptr = new (_data) T();
 800560e:	4b10      	ldr	r3, [pc, #64]	; (8005650 <_ZL18reserve_filehandlev+0x64>)
 8005610:	1d1a      	adds	r2, r3, #4
 8005612:	601a      	str	r2, [r3, #0]
 8005614:	e7ef      	b.n	80055f6 <_ZL18reserve_filehandlev+0xa>
    if (fh_i >= OPEN_MAX) {
 8005616:	283f      	cmp	r0, #63	; 0x3f
 8005618:	dc07      	bgt.n	800562a <_ZL18reserve_filehandlev+0x3e>
    filehandles[fh_i] = FILE_HANDLE_RESERVED;
 800561a:	0083      	lsls	r3, r0, #2
 800561c:	2401      	movs	r4, #1
 800561e:	4264      	negs	r4, r4
 8005620:	4a0c      	ldr	r2, [pc, #48]	; (8005654 <_ZL18reserve_filehandlev+0x68>)
 8005622:	509c      	str	r4, [r3, r2]
        if (NULL == _ptr) {
 8005624:	2900      	cmp	r1, #0
 8005626:	d00f      	beq.n	8005648 <_ZL18reserve_filehandlev+0x5c>
}
 8005628:	bd10      	pop	{r4, pc}
        errno = EMFILE;
 800562a:	f004 faeb 	bl	8009c04 <__errno>
 800562e:	2318      	movs	r3, #24
 8005630:	6003      	str	r3, [r0, #0]
 8005632:	4b07      	ldr	r3, [pc, #28]	; (8005650 <_ZL18reserve_filehandlev+0x64>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d002      	beq.n	8005640 <_ZL18reserve_filehandlev+0x54>
        return -1;
 800563a:	2001      	movs	r0, #1
 800563c:	4240      	negs	r0, r0
 800563e:	e7f3      	b.n	8005628 <_ZL18reserve_filehandlev+0x3c>
                _ptr = new (_data) T();
 8005640:	4b03      	ldr	r3, [pc, #12]	; (8005650 <_ZL18reserve_filehandlev+0x64>)
 8005642:	1d1a      	adds	r2, r3, #4
 8005644:	601a      	str	r2, [r3, #0]
 8005646:	e7f8      	b.n	800563a <_ZL18reserve_filehandlev+0x4e>
 8005648:	4b01      	ldr	r3, [pc, #4]	; (8005650 <_ZL18reserve_filehandlev+0x64>)
 800564a:	1d1a      	adds	r2, r3, #4
 800564c:	601a      	str	r2, [r3, #0]
    return fh_i;
 800564e:	e7eb      	b.n	8005628 <_ZL18reserve_filehandlev+0x3c>
 8005650:	20000db0 	.word	0x20000db0
 8005654:	200000d0 	.word	0x200000d0

08005658 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE>:
{
 8005658:	b530      	push	{r4, r5, lr}
        if (NULL == _ptr) {
 800565a:	4b0f      	ldr	r3, [pc, #60]	; (8005698 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x40>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d003      	beq.n	800566a <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x12>
        return _ptr;
 8005662:	4b0d      	ldr	r3, [pc, #52]	; (8005698 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x40>)
 8005664:	681d      	ldr	r5, [r3, #0]
    for (unsigned int fh_i = 0; fh_i < sizeof(filehandles) / sizeof(*filehandles); fh_i++) {
 8005666:	2300      	movs	r3, #0
 8005668:	e004      	b.n	8005674 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x1c>
                _ptr = new (_data) T();
 800566a:	4b0b      	ldr	r3, [pc, #44]	; (8005698 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x40>)
 800566c:	1d1a      	adds	r2, r3, #4
 800566e:	601a      	str	r2, [r3, #0]
 8005670:	e7f7      	b.n	8005662 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0xa>
 8005672:	3301      	adds	r3, #1
 8005674:	2b3f      	cmp	r3, #63	; 0x3f
 8005676:	d808      	bhi.n	800568a <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x32>
        if (filehandles[fh_i] == file) {
 8005678:	009a      	lsls	r2, r3, #2
 800567a:	4908      	ldr	r1, [pc, #32]	; (800569c <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x44>)
 800567c:	5852      	ldr	r2, [r2, r1]
 800567e:	4282      	cmp	r2, r0
 8005680:	d1f7      	bne.n	8005672 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x1a>
            filehandles[fh_i] = NULL;
 8005682:	009a      	lsls	r2, r3, #2
 8005684:	2400      	movs	r4, #0
 8005686:	5054      	str	r4, [r2, r1]
 8005688:	e7f3      	b.n	8005672 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x1a>
        if (NULL == _ptr) {
 800568a:	2d00      	cmp	r5, #0
 800568c:	d000      	beq.n	8005690 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x38>
}
 800568e:	bd30      	pop	{r4, r5, pc}
                _ptr = new (_data) T();
 8005690:	4b01      	ldr	r3, [pc, #4]	; (8005698 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x40>)
 8005692:	1d1a      	adds	r2, r3, #4
 8005694:	601a      	str	r2, [r3, #0]
 8005696:	e7fa      	b.n	800568e <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x36>
 8005698:	20000db0 	.word	0x20000db0
 800569c:	200000d0 	.word	0x200000d0

080056a0 <_ZN12DirectSerialC1E7PinNameS0_i>:
DirectSerial::DirectSerial(PinName tx, PinName rx, int baud)
 80056a0:	b570      	push	{r4, r5, r6, lr}
 80056a2:	0004      	movs	r4, r0
 80056a4:	001d      	movs	r5, r3
 80056a6:	4b09      	ldr	r3, [pc, #36]	; (80056cc <_ZN12DirectSerialC1E7PinNameS0_i+0x2c>)
 80056a8:	3308      	adds	r3, #8
 80056aa:	6003      	str	r3, [r0, #0]
    if (stdio_uart_inited) {
 80056ac:	4b08      	ldr	r3, [pc, #32]	; (80056d0 <_ZN12DirectSerialC1E7PinNameS0_i+0x30>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <_ZN12DirectSerialC1E7PinNameS0_i+0x18>
}
 80056b4:	0020      	movs	r0, r4
 80056b6:	bd70      	pop	{r4, r5, r6, pc}
    serial_init(&stdio_uart, tx, rx);
 80056b8:	4e06      	ldr	r6, [pc, #24]	; (80056d4 <_ZN12DirectSerialC1E7PinNameS0_i+0x34>)
 80056ba:	0030      	movs	r0, r6
 80056bc:	f003 ffd6 	bl	800966c <serial_init>
    serial_baud(&stdio_uart, baud);
 80056c0:	0029      	movs	r1, r5
 80056c2:	0030      	movs	r0, r6
 80056c4:	f003 ffac 	bl	8009620 <serial_baud>
 80056c8:	e7f4      	b.n	80056b4 <_ZN12DirectSerialC1E7PinNameS0_i+0x14>
 80056ca:	46c0      	nop			; (mov r8, r8)
 80056cc:	0800f894 	.word	0x0800f894
 80056d0:	20000e38 	.word	0x20000e38
 80056d4:	20001030 	.word	0x20001030

080056d8 <_ZL15default_consolev>:
{
 80056d8:	b510      	push	{r4, lr}
    static DirectSerial console(STDIO_UART_TX, STDIO_UART_RX, MBED_CONF_PLATFORM_STDIO_BAUD_RATE);
 80056da:	4b0b      	ldr	r3, [pc, #44]	; (8005708 <_ZL15default_consolev+0x30>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	07db      	lsls	r3, r3, #31
 80056e0:	d501      	bpl.n	80056e6 <_ZL15default_consolev+0xe>
}
 80056e2:	480a      	ldr	r0, [pc, #40]	; (800570c <_ZL15default_consolev+0x34>)
 80056e4:	bd10      	pop	{r4, pc}
    static DirectSerial console(STDIO_UART_TX, STDIO_UART_RX, MBED_CONF_PLATFORM_STDIO_BAUD_RATE);
 80056e6:	4c09      	ldr	r4, [pc, #36]	; (800570c <_ZL15default_consolev+0x34>)
 80056e8:	2396      	movs	r3, #150	; 0x96
 80056ea:	019b      	lsls	r3, r3, #6
 80056ec:	2203      	movs	r2, #3
 80056ee:	2102      	movs	r1, #2
 80056f0:	0020      	movs	r0, r4
 80056f2:	f7ff ffd5 	bl	80056a0 <_ZN12DirectSerialC1E7PinNameS0_i>
 80056f6:	2201      	movs	r2, #1
 80056f8:	4b03      	ldr	r3, [pc, #12]	; (8005708 <_ZL15default_consolev+0x30>)
 80056fa:	601a      	str	r2, [r3, #0]
 80056fc:	4a04      	ldr	r2, [pc, #16]	; (8005710 <_ZL15default_consolev+0x38>)
 80056fe:	4905      	ldr	r1, [pc, #20]	; (8005714 <_ZL15default_consolev+0x3c>)
 8005700:	0020      	movs	r0, r4
 8005702:	f000 fa9f 	bl	8005c44 <__aeabi_atexit>
 8005706:	e7ec      	b.n	80056e2 <_ZL15default_consolev+0xa>
 8005708:	20000d2c 	.word	0x20000d2c
 800570c:	20000db8 	.word	0x20000db8
 8005710:	200000c0 	.word	0x200000c0
 8005714:	08005511 	.word	0x08005511

08005718 <_ZN4mbed28mbed_target_override_consoleEi>:
}
 8005718:	2000      	movs	r0, #0
 800571a:	4770      	bx	lr

0800571c <_ZN4mbed21mbed_override_consoleEi>:
}
 800571c:	2000      	movs	r0, #0
 800571e:	4770      	bx	lr

08005720 <_ZL11get_consolei>:
{
 8005720:	b510      	push	{r4, lr}
 8005722:	0004      	movs	r4, r0
    FileHandle *fh = mbed_override_console(fd);
 8005724:	f7ff fffa 	bl	800571c <_ZN4mbed21mbed_override_consoleEi>
    if (fh) {
 8005728:	2800      	cmp	r0, #0
 800572a:	d000      	beq.n	800572e <_ZL11get_consolei+0xe>
}
 800572c:	bd10      	pop	{r4, pc}
    fh = mbed_target_override_console(fd);
 800572e:	0020      	movs	r0, r4
 8005730:	f7ff fff2 	bl	8005718 <_ZN4mbed28mbed_target_override_consoleEi>
    if (fh) {
 8005734:	2800      	cmp	r0, #0
 8005736:	d1f9      	bne.n	800572c <_ZL11get_consolei+0xc>
    return default_console();
 8005738:	f7ff ffce 	bl	80056d8 <_ZL15default_consolev>
 800573c:	e7f6      	b.n	800572c <_ZL11get_consolei+0xc>
	...

08005740 <_ZL7get_fhci>:
{
 8005740:	b510      	push	{r4, lr}
 8005742:	0004      	movs	r4, r0
    if (fd >= OPEN_MAX) {
 8005744:	283f      	cmp	r0, #63	; 0x3f
 8005746:	dc0e      	bgt.n	8005766 <_ZL7get_fhci+0x26>
    FileHandle *fh = filehandles[fd];
 8005748:	0083      	lsls	r3, r0, #2
 800574a:	4a08      	ldr	r2, [pc, #32]	; (800576c <_ZL7get_fhci+0x2c>)
 800574c:	5898      	ldr	r0, [r3, r2]
    if (fh == FILE_HANDLE_RESERVED && fd < 3) {
 800574e:	1c43      	adds	r3, r0, #1
 8005750:	d000      	beq.n	8005754 <_ZL7get_fhci+0x14>
}
 8005752:	bd10      	pop	{r4, pc}
    if (fh == FILE_HANDLE_RESERVED && fd < 3) {
 8005754:	2c02      	cmp	r4, #2
 8005756:	dcfc      	bgt.n	8005752 <_ZL7get_fhci+0x12>
        filehandles[fd] = fh = get_console(fd);
 8005758:	0020      	movs	r0, r4
 800575a:	f7ff ffe1 	bl	8005720 <_ZL11get_consolei>
 800575e:	00a4      	lsls	r4, r4, #2
 8005760:	4b02      	ldr	r3, [pc, #8]	; (800576c <_ZL7get_fhci+0x2c>)
 8005762:	50e0      	str	r0, [r4, r3]
 8005764:	e7f5      	b.n	8005752 <_ZL7get_fhci+0x12>
        return NULL;
 8005766:	2000      	movs	r0, #0
 8005768:	e7f3      	b.n	8005752 <_ZL7get_fhci+0x12>
 800576a:	46c0      	nop			; (mov r8, r8)
 800576c:	200000d0 	.word	0x200000d0

08005770 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE>:
{
 8005770:	b510      	push	{r4, lr}
 8005772:	0004      	movs	r4, r0
    int fildes = reserve_filehandle();
 8005774:	f7ff ff3a 	bl	80055ec <_ZL18reserve_filehandlev>
    if (fildes < 0) {
 8005778:	2800      	cmp	r0, #0
 800577a:	db07      	blt.n	800578c <_ZN4mbed10bind_to_fdEPNS_10FileHandleE+0x1c>
    filehandles[fildes] = fh;
 800577c:	0083      	lsls	r3, r0, #2
 800577e:	4a04      	ldr	r2, [pc, #16]	; (8005790 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE+0x20>)
 8005780:	509c      	str	r4, [r3, r2]
    stdio_in_prev[fildes] = 0;
 8005782:	2300      	movs	r3, #0
 8005784:	4a03      	ldr	r2, [pc, #12]	; (8005794 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE+0x24>)
 8005786:	5413      	strb	r3, [r2, r0]
    stdio_out_prev[fildes] = 0;
 8005788:	4a03      	ldr	r2, [pc, #12]	; (8005798 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE+0x28>)
 800578a:	5413      	strb	r3, [r2, r0]
}
 800578c:	bd10      	pop	{r4, pc}
 800578e:	46c0      	nop			; (mov r8, r8)
 8005790:	200000d0 	.word	0x200000d0
 8005794:	20000d30 	.word	0x20000d30
 8005798:	20000d70 	.word	0x20000d70

0800579c <open>:
{
 800579c:	b40e      	push	{r1, r2, r3}
 800579e:	b570      	push	{r4, r5, r6, lr}
 80057a0:	b085      	sub	sp, #20
 80057a2:	0005      	movs	r5, r0
    int fildes = reserve_filehandle();
 80057a4:	f7ff ff22 	bl	80055ec <_ZL18reserve_filehandlev>
 80057a8:	1e04      	subs	r4, r0, #0
    if (fildes < 0) {
 80057aa:	db1c      	blt.n	80057e6 <open+0x4a>
    FileHandle *res = NULL;
 80057ac:	2300      	movs	r3, #0
 80057ae:	9303      	str	r3, [sp, #12]
    FilePath path(name);
 80057b0:	0029      	movs	r1, r5
 80057b2:	a801      	add	r0, sp, #4
 80057b4:	f7ff fc98 	bl	80050e8 <_ZN4mbed8FilePathC1EPKc>
    if (!path.exists()) {
 80057b8:	a801      	add	r0, sp, #4
 80057ba:	f7ff fcee 	bl	800519a <_ZN4mbed8FilePath6existsEv>
 80057be:	2800      	cmp	r0, #0
 80057c0:	d017      	beq.n	80057f2 <open+0x56>
    if (path.isFile()) {
 80057c2:	a801      	add	r0, sp, #4
 80057c4:	f7ff fcce 	bl	8005164 <_ZN4mbed8FilePath6isFileEv>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	d018      	beq.n	80057fe <open+0x62>
        res = path.file();
 80057cc:	a801      	add	r0, sp, #4
 80057ce:	f7ff fcd5 	bl	800517c <_ZN4mbed8FilePath4fileEv>
 80057d2:	9003      	str	r0, [sp, #12]
    filehandles[fildes] = res;
 80057d4:	00a3      	lsls	r3, r4, #2
 80057d6:	4a18      	ldr	r2, [pc, #96]	; (8005838 <open+0x9c>)
 80057d8:	9903      	ldr	r1, [sp, #12]
 80057da:	5099      	str	r1, [r3, r2]
    stdio_in_prev[fildes] = 0;
 80057dc:	2300      	movs	r3, #0
 80057de:	4a17      	ldr	r2, [pc, #92]	; (800583c <open+0xa0>)
 80057e0:	5513      	strb	r3, [r2, r4]
    stdio_out_prev[fildes] = 0;
 80057e2:	4a17      	ldr	r2, [pc, #92]	; (8005840 <open+0xa4>)
 80057e4:	5513      	strb	r3, [r2, r4]
}
 80057e6:	0020      	movs	r0, r4
 80057e8:	b005      	add	sp, #20
 80057ea:	bc70      	pop	{r4, r5, r6}
 80057ec:	bc08      	pop	{r3}
 80057ee:	b003      	add	sp, #12
 80057f0:	4718      	bx	r3
        return handle_open_errors(-ENODEV, fildes);
 80057f2:	0021      	movs	r1, r4
 80057f4:	3813      	subs	r0, #19
 80057f6:	f7ff fee9 	bl	80055cc <_ZL18handle_open_errorsij>
 80057fa:	0004      	movs	r4, r0
 80057fc:	e7f3      	b.n	80057e6 <open+0x4a>
        FileSystemHandle *fs = path.fileSystem();
 80057fe:	a801      	add	r0, sp, #4
 8005800:	f7ff fca1 	bl	8005146 <_ZN4mbed8FilePath10fileSystemEv>
 8005804:	1e05      	subs	r5, r0, #0
        if (fs == NULL) {
 8005806:	d010      	beq.n	800582a <open+0x8e>
        int err = fs->open(&res, path.fileName(), oflag);
 8005808:	6803      	ldr	r3, [r0, #0]
 800580a:	689e      	ldr	r6, [r3, #8]
 800580c:	a801      	add	r0, sp, #4
 800580e:	f7ff fc8b 	bl	8005128 <_ZN4mbed8FilePath8fileNameEv>
 8005812:	0002      	movs	r2, r0
 8005814:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005816:	a903      	add	r1, sp, #12
 8005818:	0028      	movs	r0, r5
 800581a:	47b0      	blx	r6
        if (err) {
 800581c:	2800      	cmp	r0, #0
 800581e:	d0d9      	beq.n	80057d4 <open+0x38>
            return handle_open_errors(err, fildes);
 8005820:	0021      	movs	r1, r4
 8005822:	f7ff fed3 	bl	80055cc <_ZL18handle_open_errorsij>
 8005826:	0004      	movs	r4, r0
 8005828:	e7dd      	b.n	80057e6 <open+0x4a>
            return handle_open_errors(-ENODEV, fildes);
 800582a:	0021      	movs	r1, r4
 800582c:	2013      	movs	r0, #19
 800582e:	4240      	negs	r0, r0
 8005830:	f7ff fecc 	bl	80055cc <_ZL18handle_open_errorsij>
 8005834:	0004      	movs	r4, r0
 8005836:	e7d6      	b.n	80057e6 <open+0x4a>
 8005838:	200000d0 	.word	0x200000d0
 800583c:	20000d30 	.word	0x20000d30
 8005840:	20000d70 	.word	0x20000d70

08005844 <_open>:
{
 8005844:	b570      	push	{r4, r5, r6, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	0005      	movs	r5, r0
 800584a:	000e      	movs	r6, r1
    if (std::strcmp(name, __stdin_name) == 0) {
 800584c:	4918      	ldr	r1, [pc, #96]	; (80058b0 <_open+0x6c>)
 800584e:	f7fa fc5b 	bl	8000108 <strcmp>
 8005852:	1e04      	subs	r4, r0, #0
 8005854:	d015      	beq.n	8005882 <_open+0x3e>
    } else if (std::strcmp(name, __stdout_name) == 0) {
 8005856:	4917      	ldr	r1, [pc, #92]	; (80058b4 <_open+0x70>)
 8005858:	0028      	movs	r0, r5
 800585a:	f7fa fc55 	bl	8000108 <strcmp>
 800585e:	2800      	cmp	r0, #0
 8005860:	d013      	beq.n	800588a <_open+0x46>
    } else if (std::strcmp(name, __stderr_name) == 0) {
 8005862:	4915      	ldr	r1, [pc, #84]	; (80058b8 <_open+0x74>)
 8005864:	0028      	movs	r0, r5
 8005866:	f7fa fc4f 	bl	8000108 <strcmp>
 800586a:	2800      	cmp	r0, #0
 800586c:	d012      	beq.n	8005894 <_open+0x50>
    if (name[0] == '@') {
 800586e:	782b      	ldrb	r3, [r5, #0]
 8005870:	2b40      	cmp	r3, #64	; 0x40
 8005872:	d016      	beq.n	80058a2 <_open+0x5e>
    posix &= ~O_BINARY;
 8005874:	4911      	ldr	r1, [pc, #68]	; (80058bc <_open+0x78>)
 8005876:	4031      	ands	r1, r6
    return open(name, openflags_to_posix(openflags));
 8005878:	0028      	movs	r0, r5
 800587a:	f7ff ff8f 	bl	800579c <open>
 800587e:	0004      	movs	r4, r0
 8005880:	e00c      	b.n	800589c <_open+0x58>
        get_fhc(STDIN_FILENO);
 8005882:	2000      	movs	r0, #0
 8005884:	f7ff ff5c 	bl	8005740 <_ZL7get_fhci>
        return STDIN_FILENO;
 8005888:	e008      	b.n	800589c <_open+0x58>
        get_fhc(STDOUT_FILENO);
 800588a:	3001      	adds	r0, #1
 800588c:	f7ff ff58 	bl	8005740 <_ZL7get_fhci>
        return STDOUT_FILENO;
 8005890:	2401      	movs	r4, #1
 8005892:	e003      	b.n	800589c <_open+0x58>
        get_fhc(STDERR_FILENO);
 8005894:	3002      	adds	r0, #2
 8005896:	f7ff ff53 	bl	8005740 <_ZL7get_fhci>
        return STDERR_FILENO;
 800589a:	2402      	movs	r4, #2
}
 800589c:	0020      	movs	r0, r4
 800589e:	b002      	add	sp, #8
 80058a0:	bd70      	pop	{r4, r5, r6, pc}
        memcpy(&fd, name + 1, sizeof fd);
 80058a2:	1c69      	adds	r1, r5, #1
 80058a4:	2204      	movs	r2, #4
 80058a6:	a801      	add	r0, sp, #4
 80058a8:	f005 fbb1 	bl	800b00e <memcpy>
        return fd;
 80058ac:	9c01      	ldr	r4, [sp, #4]
 80058ae:	e7f5      	b.n	800589c <_open+0x58>
 80058b0:	0800f8ec 	.word	0x0800f8ec
 80058b4:	0800f8f4 	.word	0x0800f8f4
 80058b8:	0800f8e4 	.word	0x0800f8e4
 80058bc:	ffff7fff 	.word	0xffff7fff

080058c0 <close>:
{
 80058c0:	b510      	push	{r4, lr}
 80058c2:	0004      	movs	r4, r0
    FileHandle *fhc = get_fhc(fildes);
 80058c4:	f7ff ff3c 	bl	8005740 <_ZL7get_fhci>
    filehandles[fildes] = NULL;
 80058c8:	00a4      	lsls	r4, r4, #2
 80058ca:	2200      	movs	r2, #0
 80058cc:	4b0c      	ldr	r3, [pc, #48]	; (8005900 <close+0x40>)
 80058ce:	50e2      	str	r2, [r4, r3]
    if (fhc == NULL) {
 80058d0:	2800      	cmp	r0, #0
 80058d2:	d006      	beq.n	80058e2 <close+0x22>
    int err = fhc->close();
 80058d4:	6803      	ldr	r3, [r0, #0]
 80058d6:	695b      	ldr	r3, [r3, #20]
 80058d8:	4798      	blx	r3
 80058da:	1e04      	subs	r4, r0, #0
    if (err < 0) {
 80058dc:	db08      	blt.n	80058f0 <close+0x30>
        return 0;
 80058de:	2000      	movs	r0, #0
}
 80058e0:	bd10      	pop	{r4, pc}
        errno = EBADF;
 80058e2:	f004 f98f 	bl	8009c04 <__errno>
 80058e6:	2309      	movs	r3, #9
 80058e8:	6003      	str	r3, [r0, #0]
        return -1;
 80058ea:	2001      	movs	r0, #1
 80058ec:	4240      	negs	r0, r0
 80058ee:	e7f7      	b.n	80058e0 <close+0x20>
        errno = -err;
 80058f0:	f004 f988 	bl	8009c04 <__errno>
 80058f4:	4264      	negs	r4, r4
 80058f6:	6004      	str	r4, [r0, #0]
        return -1;
 80058f8:	2001      	movs	r0, #1
 80058fa:	4240      	negs	r0, r0
 80058fc:	e7f0      	b.n	80058e0 <close+0x20>
 80058fe:	46c0      	nop			; (mov r8, r8)
 8005900:	200000d0 	.word	0x200000d0

08005904 <_close>:
{
 8005904:	b510      	push	{r4, lr}
    return close(fh);
 8005906:	f7ff ffdb 	bl	80058c0 <close>
}
 800590a:	bd10      	pop	{r4, pc}

0800590c <write>:
    return written;
#endif
}

extern "C" ssize_t write(int fildes, const void *buf, size_t length)
{
 800590c:	b570      	push	{r4, r5, r6, lr}
 800590e:	000c      	movs	r4, r1
 8005910:	0015      	movs	r5, r2

    FileHandle *fhc = get_fhc(fildes);
 8005912:	f7ff ff15 	bl	8005740 <_ZL7get_fhci>
    if (fhc == NULL) {
 8005916:	2800      	cmp	r0, #0
 8005918:	d008      	beq.n	800592c <write+0x20>
        errno = EBADF;
        return -1;
    }

    ssize_t ret = fhc->write(buf, length);
 800591a:	6803      	ldr	r3, [r0, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	002a      	movs	r2, r5
 8005920:	0021      	movs	r1, r4
 8005922:	4798      	blx	r3
 8005924:	1e04      	subs	r4, r0, #0
    if (ret < 0) {
 8005926:	db08      	blt.n	800593a <write+0x2e>
        errno = -ret;
        return -1;
    } else {
        return ret;
    }
}
 8005928:	0020      	movs	r0, r4
 800592a:	bd70      	pop	{r4, r5, r6, pc}
        errno = EBADF;
 800592c:	f004 f96a 	bl	8009c04 <__errno>
 8005930:	2309      	movs	r3, #9
 8005932:	6003      	str	r3, [r0, #0]
        return -1;
 8005934:	2401      	movs	r4, #1
 8005936:	4264      	negs	r4, r4
 8005938:	e7f6      	b.n	8005928 <write+0x1c>
        errno = -ret;
 800593a:	f004 f963 	bl	8009c04 <__errno>
 800593e:	4264      	negs	r4, r4
 8005940:	6004      	str	r4, [r0, #0]
        return -1;
 8005942:	2401      	movs	r4, #1
 8005944:	4264      	negs	r4, r4
 8005946:	e7ef      	b.n	8005928 <write+0x1c>

08005948 <_write>:
{
 8005948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800594a:	46d6      	mov	lr, sl
 800594c:	4647      	mov	r7, r8
 800594e:	b580      	push	{r7, lr}
 8005950:	b083      	sub	sp, #12
 8005952:	9001      	str	r0, [sp, #4]
 8005954:	4688      	mov	r8, r1
 8005956:	4692      	mov	sl, r2
    if (length > SSIZE_MAX) {
 8005958:	2a00      	cmp	r2, #0
 800595a:	db0a      	blt.n	8005972 <_write+0x2a>
    if (convert_crlf(fh)) {
 800595c:	9c01      	ldr	r4, [sp, #4]
 800595e:	0020      	movs	r0, r4
 8005960:	f7ff fdd4 	bl	800550c <_ZL12convert_crlfi>
 8005964:	2800      	cmp	r0, #0
 8005966:	d033      	beq.n	80059d0 <_write+0x88>
        char prev = stdio_out_prev[fh];
 8005968:	4b2c      	ldr	r3, [pc, #176]	; (8005a1c <_write+0xd4>)
 800596a:	5d1f      	ldrb	r7, [r3, r4]
        for (ssize_t cur = 0; cur < slength; cur++) {
 800596c:	2400      	movs	r4, #0
    ssize_t written = 0;
 800596e:	2600      	movs	r6, #0
 8005970:	e014      	b.n	800599c <_write+0x54>
        errno = EINVAL;
 8005972:	f004 f947 	bl	8009c04 <__errno>
 8005976:	2316      	movs	r3, #22
 8005978:	6003      	str	r3, [r0, #0]
        return -1;
 800597a:	2601      	movs	r6, #1
 800597c:	4276      	negs	r6, r6
 800597e:	e02a      	b.n	80059d6 <_write+0x8e>
                r = write(fh, "\r", 1);
 8005980:	2201      	movs	r2, #1
 8005982:	4927      	ldr	r1, [pc, #156]	; (8005a20 <_write+0xd8>)
 8005984:	9f01      	ldr	r7, [sp, #4]
 8005986:	0038      	movs	r0, r7
 8005988:	f7ff ffc0 	bl	800590c <write>
                if (r < 0) {
 800598c:	2800      	cmp	r0, #0
 800598e:	db3f      	blt.n	8005a10 <_write+0xc8>
                if (r < 1) {
 8005990:	dd21      	ble.n	80059d6 <_write+0x8e>
                stdio_out_prev[fh] = '\r';
 8005992:	220d      	movs	r2, #13
 8005994:	4b21      	ldr	r3, [pc, #132]	; (8005a1c <_write+0xd4>)
 8005996:	55da      	strb	r2, [r3, r7]
            prev = buffer[cur];
 8005998:	782f      	ldrb	r7, [r5, #0]
        for (ssize_t cur = 0; cur < slength; cur++) {
 800599a:	3401      	adds	r4, #1
 800599c:	4554      	cmp	r4, sl
 800599e:	da18      	bge.n	80059d2 <_write+0x8a>
            if (buffer[cur] == '\n' && prev != '\r') {
 80059a0:	4643      	mov	r3, r8
 80059a2:	191d      	adds	r5, r3, r4
 80059a4:	782b      	ldrb	r3, [r5, #0]
 80059a6:	2b0a      	cmp	r3, #10
 80059a8:	d1f6      	bne.n	8005998 <_write+0x50>
 80059aa:	2f0d      	cmp	r7, #13
 80059ac:	d0f4      	beq.n	8005998 <_write+0x50>
                if (cur > written) {
 80059ae:	42a6      	cmp	r6, r4
 80059b0:	dae6      	bge.n	8005980 <_write+0x38>
                    r = write(fh, buffer + written, cur - written);
 80059b2:	4643      	mov	r3, r8
 80059b4:	1999      	adds	r1, r3, r6
 80059b6:	1ba2      	subs	r2, r4, r6
 80059b8:	9801      	ldr	r0, [sp, #4]
 80059ba:	f7ff ffa7 	bl	800590c <write>
                    if (r < 0) {
 80059be:	2800      	cmp	r0, #0
 80059c0:	db23      	blt.n	8005a0a <_write+0xc2>
                    written += r;
 80059c2:	1836      	adds	r6, r6, r0
                    if (written < cur) {
 80059c4:	42b4      	cmp	r4, r6
 80059c6:	dc06      	bgt.n	80059d6 <_write+0x8e>
                    stdio_out_prev[fh] = prev;
 80059c8:	4b14      	ldr	r3, [pc, #80]	; (8005a1c <_write+0xd4>)
 80059ca:	9a01      	ldr	r2, [sp, #4]
 80059cc:	549f      	strb	r7, [r3, r2]
 80059ce:	e7d7      	b.n	8005980 <_write+0x38>
    ssize_t written = 0;
 80059d0:	2600      	movs	r6, #0
    if (written < slength) {
 80059d2:	4556      	cmp	r6, sl
 80059d4:	db05      	blt.n	80059e2 <_write+0x9a>
}
 80059d6:	0030      	movs	r0, r6
 80059d8:	b003      	add	sp, #12
 80059da:	bc0c      	pop	{r2, r3}
 80059dc:	4690      	mov	r8, r2
 80059de:	469a      	mov	sl, r3
 80059e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ssize_t r = write(fh, buffer + written, slength - written);
 80059e2:	4643      	mov	r3, r8
 80059e4:	1999      	adds	r1, r3, r6
 80059e6:	4653      	mov	r3, sl
 80059e8:	1b9a      	subs	r2, r3, r6
 80059ea:	9c01      	ldr	r4, [sp, #4]
 80059ec:	0020      	movs	r0, r4
 80059ee:	f7ff ff8d 	bl	800590c <write>
        if (r < 0) {
 80059f2:	2800      	cmp	r0, #0
 80059f4:	db0f      	blt.n	8005a16 <_write+0xce>
        written += r;
 80059f6:	1836      	adds	r6, r6, r0
        if (written > 0) {
 80059f8:	2e00      	cmp	r6, #0
 80059fa:	ddec      	ble.n	80059d6 <_write+0x8e>
            stdio_out_prev[fh] = buffer[written - 1];
 80059fc:	4643      	mov	r3, r8
 80059fe:	199b      	adds	r3, r3, r6
 8005a00:	3b01      	subs	r3, #1
 8005a02:	781a      	ldrb	r2, [r3, #0]
 8005a04:	4b05      	ldr	r3, [pc, #20]	; (8005a1c <_write+0xd4>)
 8005a06:	551a      	strb	r2, [r3, r4]
 8005a08:	e7e5      	b.n	80059d6 <_write+0x8e>
                        return -1;
 8005a0a:	2601      	movs	r6, #1
 8005a0c:	4276      	negs	r6, r6
 8005a0e:	e7e2      	b.n	80059d6 <_write+0x8e>
                    return -1;
 8005a10:	2601      	movs	r6, #1
 8005a12:	4276      	negs	r6, r6
 8005a14:	e7df      	b.n	80059d6 <_write+0x8e>
            return -1;
 8005a16:	2601      	movs	r6, #1
 8005a18:	4276      	negs	r6, r6
 8005a1a:	e7dc      	b.n	80059d6 <_write+0x8e>
 8005a1c:	20000d70 	.word	0x20000d70
 8005a20:	0800f8fc 	.word	0x0800f8fc

08005a24 <read>:
    return bytes_read;
#endif
}

extern "C" ssize_t read(int fildes, void *buf, size_t length)
{
 8005a24:	b570      	push	{r4, r5, r6, lr}
 8005a26:	000c      	movs	r4, r1
 8005a28:	0015      	movs	r5, r2

    FileHandle *fhc = get_fhc(fildes);
 8005a2a:	f7ff fe89 	bl	8005740 <_ZL7get_fhci>
    if (fhc == NULL) {
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	d008      	beq.n	8005a44 <read+0x20>
        errno = EBADF;
        return -1;
    }

    ssize_t ret = fhc->read(buf, length);
 8005a32:	6803      	ldr	r3, [r0, #0]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	002a      	movs	r2, r5
 8005a38:	0021      	movs	r1, r4
 8005a3a:	4798      	blx	r3
 8005a3c:	1e04      	subs	r4, r0, #0
    if (ret < 0) {
 8005a3e:	db08      	blt.n	8005a52 <read+0x2e>
        errno = -ret;
        return -1;
    } else {
        return ret;
    }
}
 8005a40:	0020      	movs	r0, r4
 8005a42:	bd70      	pop	{r4, r5, r6, pc}
        errno = EBADF;
 8005a44:	f004 f8de 	bl	8009c04 <__errno>
 8005a48:	2309      	movs	r3, #9
 8005a4a:	6003      	str	r3, [r0, #0]
        return -1;
 8005a4c:	2401      	movs	r4, #1
 8005a4e:	4264      	negs	r4, r4
 8005a50:	e7f6      	b.n	8005a40 <read+0x1c>
        errno = -ret;
 8005a52:	f004 f8d7 	bl	8009c04 <__errno>
 8005a56:	4264      	negs	r4, r4
 8005a58:	6004      	str	r4, [r0, #0]
        return -1;
 8005a5a:	2401      	movs	r4, #1
 8005a5c:	4264      	negs	r4, r4
 8005a5e:	e7ef      	b.n	8005a40 <read+0x1c>

08005a60 <_read>:
{
 8005a60:	b570      	push	{r4, r5, r6, lr}
 8005a62:	b082      	sub	sp, #8
 8005a64:	0004      	movs	r4, r0
 8005a66:	000d      	movs	r5, r1
 8005a68:	1e16      	subs	r6, r2, #0
    if (length > SSIZE_MAX) {
 8005a6a:	db09      	blt.n	8005a80 <_read+0x20>
    if (convert_crlf(fh)) {
 8005a6c:	f7ff fd4e 	bl	800550c <_ZL12convert_crlfi>
 8005a70:	2800      	cmp	r0, #0
 8005a72:	d122      	bne.n	8005aba <_read+0x5a>
        bytes_read = read(fh, buffer, length);
 8005a74:	0032      	movs	r2, r6
 8005a76:	0029      	movs	r1, r5
 8005a78:	0020      	movs	r0, r4
 8005a7a:	f7ff ffd3 	bl	8005a24 <read>
 8005a7e:	e037      	b.n	8005af0 <_read+0x90>
        errno = EINVAL;
 8005a80:	f004 f8c0 	bl	8009c04 <__errno>
 8005a84:	2316      	movs	r3, #22
 8005a86:	6003      	str	r3, [r0, #0]
        return -1;
 8005a88:	2001      	movs	r0, #1
 8005a8a:	4240      	negs	r0, r0
 8005a8c:	e030      	b.n	8005af0 <_read+0x90>
            if ((c == '\r' && stdio_in_prev[fh] != '\n') ||
 8005a8e:	4a1b      	ldr	r2, [pc, #108]	; (8005afc <_read+0x9c>)
 8005a90:	5d12      	ldrb	r2, [r2, r4]
 8005a92:	2a0a      	cmp	r2, #10
 8005a94:	d01f      	beq.n	8005ad6 <_read+0x76>
                stdio_in_prev[fh] = c;
 8005a96:	4a19      	ldr	r2, [pc, #100]	; (8005afc <_read+0x9c>)
 8005a98:	5513      	strb	r3, [r2, r4]
                *buffer = '\n';
 8005a9a:	230a      	movs	r3, #10
 8005a9c:	702b      	strb	r3, [r5, #0]
                break;
 8005a9e:	e026      	b.n	8005aee <_read+0x8e>
                    (c == '\n' && stdio_in_prev[fh] != '\r')) {
 8005aa0:	4a16      	ldr	r2, [pc, #88]	; (8005afc <_read+0x9c>)
 8005aa2:	5d12      	ldrb	r2, [r2, r4]
 8005aa4:	2a0d      	cmp	r2, #13
 8005aa6:	d018      	beq.n	8005ada <_read+0x7a>
 8005aa8:	e7f5      	b.n	8005a96 <_read+0x36>
            } else if ((c == '\r' && stdio_in_prev[fh] == '\n') ||
 8005aaa:	2b0a      	cmp	r3, #10
 8005aac:	d11c      	bne.n	8005ae8 <_read+0x88>
                       (c == '\n' && stdio_in_prev[fh] == '\r')) {
 8005aae:	4a13      	ldr	r2, [pc, #76]	; (8005afc <_read+0x9c>)
 8005ab0:	5d12      	ldrb	r2, [r2, r4]
 8005ab2:	2a0d      	cmp	r2, #13
 8005ab4:	d118      	bne.n	8005ae8 <_read+0x88>
                stdio_in_prev[fh] = c;
 8005ab6:	4a11      	ldr	r2, [pc, #68]	; (8005afc <_read+0x9c>)
 8005ab8:	5513      	strb	r3, [r2, r4]
            ssize_t r = read(fh, &c, 1);
 8005aba:	2201      	movs	r2, #1
 8005abc:	466b      	mov	r3, sp
 8005abe:	1dd9      	adds	r1, r3, #7
 8005ac0:	0020      	movs	r0, r4
 8005ac2:	f7ff ffaf 	bl	8005a24 <read>
            if (r < 0) {
 8005ac6:	2800      	cmp	r0, #0
 8005ac8:	db14      	blt.n	8005af4 <_read+0x94>
            if (r == 0) {
 8005aca:	d011      	beq.n	8005af0 <_read+0x90>
            if ((c == '\r' && stdio_in_prev[fh] != '\n') ||
 8005acc:	466b      	mov	r3, sp
 8005ace:	3307      	adds	r3, #7
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	2b0d      	cmp	r3, #13
 8005ad4:	d0db      	beq.n	8005a8e <_read+0x2e>
 8005ad6:	2b0a      	cmp	r3, #10
 8005ad8:	d0e2      	beq.n	8005aa0 <_read+0x40>
            } else if ((c == '\r' && stdio_in_prev[fh] == '\n') ||
 8005ada:	2b0d      	cmp	r3, #13
 8005adc:	d1e5      	bne.n	8005aaa <_read+0x4a>
 8005ade:	4a07      	ldr	r2, [pc, #28]	; (8005afc <_read+0x9c>)
 8005ae0:	5d12      	ldrb	r2, [r2, r4]
 8005ae2:	2a0a      	cmp	r2, #10
 8005ae4:	d1e1      	bne.n	8005aaa <_read+0x4a>
 8005ae6:	e7e6      	b.n	8005ab6 <_read+0x56>
                stdio_in_prev[fh] = c;
 8005ae8:	4a04      	ldr	r2, [pc, #16]	; (8005afc <_read+0x9c>)
 8005aea:	5513      	strb	r3, [r2, r4]
                *buffer = c;
 8005aec:	702b      	strb	r3, [r5, #0]
        bytes_read = 1;
 8005aee:	2001      	movs	r0, #1
}
 8005af0:	b002      	add	sp, #8
 8005af2:	bd70      	pop	{r4, r5, r6, pc}
                return -1;
 8005af4:	2001      	movs	r0, #1
 8005af6:	4240      	negs	r0, r0
 8005af8:	e7fa      	b.n	8005af0 <_read+0x90>
 8005afa:	46c0      	nop			; (mov r8, r8)
 8005afc:	20000d30 	.word	0x20000d30

08005b00 <isatty>:
{
    return isatty(fh);
}

extern "C" int isatty(int fildes)
{
 8005b00:	b510      	push	{r4, lr}
    FileHandle *fhc = get_fhc(fildes);
 8005b02:	f7ff fe1d 	bl	8005740 <_ZL7get_fhci>
    if (fhc == NULL) {
 8005b06:	2800      	cmp	r0, #0
 8005b08:	d006      	beq.n	8005b18 <isatty+0x18>
        errno = EBADF;
        return 0;
    }

    int tty = fhc->isatty();
 8005b0a:	6803      	ldr	r3, [r0, #0]
 8005b0c:	69db      	ldr	r3, [r3, #28]
 8005b0e:	4798      	blx	r3
 8005b10:	1e04      	subs	r4, r0, #0
    if (tty < 0) {
 8005b12:	db07      	blt.n	8005b24 <isatty+0x24>
        errno = -tty;
        return 0;
    } else {
        return tty;
    }
}
 8005b14:	0020      	movs	r0, r4
 8005b16:	bd10      	pop	{r4, pc}
        errno = EBADF;
 8005b18:	f004 f874 	bl	8009c04 <__errno>
 8005b1c:	2309      	movs	r3, #9
 8005b1e:	6003      	str	r3, [r0, #0]
        return 0;
 8005b20:	2400      	movs	r4, #0
 8005b22:	e7f7      	b.n	8005b14 <isatty+0x14>
        errno = -tty;
 8005b24:	f004 f86e 	bl	8009c04 <__errno>
 8005b28:	4264      	negs	r4, r4
 8005b2a:	6004      	str	r4, [r0, #0]
        return 0;
 8005b2c:	2400      	movs	r4, #0
 8005b2e:	e7f1      	b.n	8005b14 <isatty+0x14>

08005b30 <_isatty>:
{
 8005b30:	b510      	push	{r4, lr}
    return isatty(fh);
 8005b32:	f7ff ffe5 	bl	8005b00 <isatty>
}
 8005b36:	bd10      	pop	{r4, pc}

08005b38 <lseek>:
    }
    return off;
}

extern "C" off_t lseek(int fildes, off_t offset, int whence)
{
 8005b38:	b570      	push	{r4, r5, r6, lr}
 8005b3a:	000c      	movs	r4, r1
 8005b3c:	0015      	movs	r5, r2
    FileHandle *fhc = get_fhc(fildes);
 8005b3e:	f7ff fdff 	bl	8005740 <_ZL7get_fhci>
    if (fhc == NULL) {
 8005b42:	2800      	cmp	r0, #0
 8005b44:	d008      	beq.n	8005b58 <lseek+0x20>
        errno = EBADF;
        return -1;
    }

    off_t off = fhc->seek(offset, whence);
 8005b46:	6803      	ldr	r3, [r0, #0]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	002a      	movs	r2, r5
 8005b4c:	0021      	movs	r1, r4
 8005b4e:	4798      	blx	r3
 8005b50:	1e04      	subs	r4, r0, #0
    if (off < 0) {
 8005b52:	db08      	blt.n	8005b66 <lseek+0x2e>
        errno = -off;
        return -1;
    }
    return off;
}
 8005b54:	0020      	movs	r0, r4
 8005b56:	bd70      	pop	{r4, r5, r6, pc}
        errno = EBADF;
 8005b58:	f004 f854 	bl	8009c04 <__errno>
 8005b5c:	2309      	movs	r3, #9
 8005b5e:	6003      	str	r3, [r0, #0]
        return -1;
 8005b60:	2401      	movs	r4, #1
 8005b62:	4264      	negs	r4, r4
 8005b64:	e7f6      	b.n	8005b54 <lseek+0x1c>
        errno = -off;
 8005b66:	f004 f84d 	bl	8009c04 <__errno>
 8005b6a:	4264      	negs	r4, r4
 8005b6c:	6004      	str	r4, [r0, #0]
        return -1;
 8005b6e:	2401      	movs	r4, #1
 8005b70:	4264      	negs	r4, r4
 8005b72:	e7ef      	b.n	8005b54 <lseek+0x1c>

08005b74 <_lseek>:
{
 8005b74:	b510      	push	{r4, lr}
    off_t off = lseek(fh, offset, whence);
 8005b76:	f7ff ffdf 	bl	8005b38 <lseek>
}
 8005b7a:	bd10      	pop	{r4, pc}

08005b7c <fstat>:
    return fstat(fh, st);
}
#endif

extern "C" int fstat(int fildes, struct stat *st)
{
 8005b7c:	b570      	push	{r4, r5, r6, lr}
 8005b7e:	000d      	movs	r5, r1
    FileHandle *fhc = get_fhc(fildes);
 8005b80:	f7ff fdde 	bl	8005740 <_ZL7get_fhci>
 8005b84:	1e04      	subs	r4, r0, #0
    if (fhc == NULL) {
 8005b86:	d00e      	beq.n	8005ba6 <fstat+0x2a>
        errno = EBADF;
        return -1;
    }

    st->st_mode = fhc->isatty() ? S_IFCHR : S_IFREG;
 8005b88:	6803      	ldr	r3, [r0, #0]
 8005b8a:	69db      	ldr	r3, [r3, #28]
 8005b8c:	4798      	blx	r3
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	d010      	beq.n	8005bb4 <fstat+0x38>
 8005b92:	2380      	movs	r3, #128	; 0x80
 8005b94:	019b      	lsls	r3, r3, #6
 8005b96:	606b      	str	r3, [r5, #4]
    st->st_size = fhc->size();
 8005b98:	6823      	ldr	r3, [r4, #0]
 8005b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b9c:	0020      	movs	r0, r4
 8005b9e:	4798      	blx	r3
 8005ba0:	6128      	str	r0, [r5, #16]
    return 0;
 8005ba2:	2000      	movs	r0, #0
}
 8005ba4:	bd70      	pop	{r4, r5, r6, pc}
        errno = EBADF;
 8005ba6:	f004 f82d 	bl	8009c04 <__errno>
 8005baa:	2309      	movs	r3, #9
 8005bac:	6003      	str	r3, [r0, #0]
        return -1;
 8005bae:	2001      	movs	r0, #1
 8005bb0:	4240      	negs	r0, r0
 8005bb2:	e7f7      	b.n	8005ba4 <fstat+0x28>
    st->st_mode = fhc->isatty() ? S_IFCHR : S_IFREG;
 8005bb4:	2380      	movs	r3, #128	; 0x80
 8005bb6:	021b      	lsls	r3, r3, #8
 8005bb8:	e7ed      	b.n	8005b96 <fstat+0x1a>

08005bba <_fstat>:
{
 8005bba:	b510      	push	{r4, lr}
    return fstat(fh, st);
 8005bbc:	f7ff ffde 	bl	8005b7c <fstat>
}
 8005bc0:	bd10      	pop	{r4, pc}

08005bc2 <__cxa_pure_virtual>:
    MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_CLIB_EXCEPTION), "Exception", 0);
}
}
extern "C" WEAK void __cxa_pure_virtual(void);
extern "C" WEAK void __cxa_pure_virtual(void)
{
 8005bc2:	b510      	push	{r4, lr}
    exit(1);
 8005bc4:	2001      	movs	r0, #1
 8005bc6:	f004 f823 	bl	8009c10 <exit>
	...

08005bcc <_sbrk>:
extern "C" uint32_t __end__;
// Weak attribute allows user to override, e.g. to use external RAM for dynamic memory.
extern "C" WEAK caddr_t _sbrk(int incr)
{
    static unsigned char *heap = (unsigned char *)&__end__;
    unsigned char        *prev_heap = heap;
 8005bcc:	4b0f      	ldr	r3, [pc, #60]	; (8005c0c <_sbrk+0x40>)
 8005bce:	681b      	ldr	r3, [r3, #0]
    unsigned char        *new_heap = heap + incr;
 8005bd0:	1818      	adds	r0, r3, r0
  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 8005bd2:	f3ef 8208 	mrs	r2, MSP

#if defined(TARGET_CORTEX_A)
    if (new_heap >= (unsigned char *)&__HeapLimit) {    /* __HeapLimit is end of heap section */
#else
    if (new_heap >= (unsigned char *)__get_MSP()) {
 8005bd6:	4290      	cmp	r0, r2
 8005bd8:	d20c      	bcs.n	8005bf4 <_sbrk+0x28>
        errno = ENOMEM;
        return (caddr_t) -1;
    }

    // Additional heap checking if set
    if (mbed_heap_size && (new_heap >= mbed_heap_start + mbed_heap_size)) {
 8005bda:	4a0d      	ldr	r2, [pc, #52]	; (8005c10 <_sbrk+0x44>)
 8005bdc:	6812      	ldr	r2, [r2, #0]
 8005bde:	2a00      	cmp	r2, #0
 8005be0:	d004      	beq.n	8005bec <_sbrk+0x20>
 8005be2:	490c      	ldr	r1, [pc, #48]	; (8005c14 <_sbrk+0x48>)
 8005be4:	6809      	ldr	r1, [r1, #0]
 8005be6:	188a      	adds	r2, r1, r2
 8005be8:	4290      	cmp	r0, r2
 8005bea:	d209      	bcs.n	8005c00 <_sbrk+0x34>
        errno = ENOMEM;
        return (caddr_t) -1;
    }

    heap = new_heap;
 8005bec:	4a07      	ldr	r2, [pc, #28]	; (8005c0c <_sbrk+0x40>)
 8005bee:	6010      	str	r0, [r2, #0]
    return (caddr_t) prev_heap;
 8005bf0:	0018      	movs	r0, r3
}
 8005bf2:	4770      	bx	lr
        errno = ENOMEM;
 8005bf4:	220c      	movs	r2, #12
 8005bf6:	4b08      	ldr	r3, [pc, #32]	; (8005c18 <_sbrk+0x4c>)
 8005bf8:	601a      	str	r2, [r3, #0]
        return (caddr_t) -1;
 8005bfa:	2001      	movs	r0, #1
 8005bfc:	4240      	negs	r0, r0
 8005bfe:	e7f8      	b.n	8005bf2 <_sbrk+0x26>
        errno = ENOMEM;
 8005c00:	220c      	movs	r2, #12
 8005c02:	4b05      	ldr	r3, [pc, #20]	; (8005c18 <_sbrk+0x4c>)
 8005c04:	601a      	str	r2, [r3, #0]
        return (caddr_t) -1;
 8005c06:	2001      	movs	r0, #1
 8005c08:	4240      	negs	r0, r0
 8005c0a:	e7f2      	b.n	8005bf2 <_sbrk+0x26>
 8005c0c:	200001d0 	.word	0x200001d0
 8005c10:	20000dbc 	.word	0x20000dbc
 8005c14:	20000dc0 	.word	0x20000dc0
 8005c18:	200010d4 	.word	0x200010d4

08005c1c <_exit>:
#endif
#endif

#if defined(TOOLCHAIN_GCC_ARM) || defined(TOOLCHAIN_GCC_CR)
extern "C" void _exit(int return_code)
{
 8005c1c:	b570      	push	{r4, r5, r6, lr}
 8005c1e:	0005      	movs	r5, r0
{
#endif

#if DEVICE_STDIO_MESSAGES
#if MBED_CONF_PLATFORM_STDIO_FLUSH_AT_EXIT
    fflush(stdout);
 8005c20:	4c07      	ldr	r4, [pc, #28]	; (8005c40 <_exit+0x24>)
 8005c22:	6823      	ldr	r3, [r4, #0]
 8005c24:	6898      	ldr	r0, [r3, #8]
 8005c26:	f004 f957 	bl	8009ed8 <fflush>
    fflush(stderr);
 8005c2a:	6823      	ldr	r3, [r4, #0]
 8005c2c:	68d8      	ldr	r0, [r3, #12]
 8005c2e:	f004 f953 	bl	8009ed8 <fflush>
#if DEVICE_SEMIHOST
    if (mbed_interface_connected()) {
        semihost_exit();
    }
#endif
    if (return_code) {
 8005c32:	2d00      	cmp	r5, #0
 8005c34:	d100      	bne.n	8005c38 <_exit+0x1c>
 8005c36:	e7fe      	b.n	8005c36 <_exit+0x1a>
        mbed_die();
 8005c38:	f7ff fb71 	bl	800531e <mbed_die>
 8005c3c:	e7fb      	b.n	8005c36 <_exit+0x1a>
 8005c3e:	46c0      	nop			; (mov r8, r8)
 8005c40:	200001d8 	.word	0x200001d8

08005c44 <__aeabi_atexit>:
// http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/6449.html
extern "C" {
    int __aeabi_atexit(void *object, void (*dtor)(void * /*this*/), void *handle)
    {
        return 1;
    }
 8005c44:	2001      	movs	r0, #1
 8005c46:	4770      	bx	lr

08005c48 <_ZN4mbed26mbed_set_unbuffered_streamEP7__sFILE>:


namespace mbed {

void mbed_set_unbuffered_stream(std::FILE *_file)
{
 8005c48:	b510      	push	{r4, lr}
#if defined (__ICCARM__)
    char buf[2];
    std::setvbuf(_file, buf, _IONBF, NULL);
#else
    setbuf(_file, NULL);
 8005c4a:	2100      	movs	r1, #0
 8005c4c:	f005 fc7e 	bl	800b54c <setbuf>
#endif
}
 8005c50:	bd10      	pop	{r4, pc}

08005c52 <fdopen>:
{
 8005c52:	b530      	push	{r4, r5, lr}
 8005c54:	b085      	sub	sp, #20
 8005c56:	9001      	str	r0, [sp, #4]
 8005c58:	000d      	movs	r5, r1
    buf[0] = '@';
 8005c5a:	ac02      	add	r4, sp, #8
 8005c5c:	2340      	movs	r3, #64	; 0x40
 8005c5e:	7023      	strb	r3, [r4, #0]
    memcpy(buf + 1, &fildes, sizeof fildes);
 8005c60:	2204      	movs	r2, #4
 8005c62:	a901      	add	r1, sp, #4
 8005c64:	2009      	movs	r0, #9
 8005c66:	4468      	add	r0, sp
 8005c68:	f005 f9d1 	bl	800b00e <memcpy>
    std::FILE *stream = std::fopen(buf, mode);
 8005c6c:	0029      	movs	r1, r5
 8005c6e:	0020      	movs	r0, r4
 8005c70:	f004 fac8 	bl	800a204 <fopen>
 8005c74:	1e04      	subs	r4, r0, #0
    if (stream && isatty(fildes)) {
 8005c76:	d00a      	beq.n	8005c8e <fdopen+0x3c>
 8005c78:	9801      	ldr	r0, [sp, #4]
 8005c7a:	f7ff ff41 	bl	8005b00 <isatty>
 8005c7e:	2800      	cmp	r0, #0
 8005c80:	d007      	beq.n	8005c92 <fdopen+0x40>
 8005c82:	2301      	movs	r3, #1
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d106      	bne.n	8005c96 <fdopen+0x44>
}
 8005c88:	0020      	movs	r0, r4
 8005c8a:	b005      	add	sp, #20
 8005c8c:	bd30      	pop	{r4, r5, pc}
    if (stream && isatty(fildes)) {
 8005c8e:	2300      	movs	r3, #0
 8005c90:	e7f8      	b.n	8005c84 <fdopen+0x32>
 8005c92:	2300      	movs	r3, #0
 8005c94:	e7f6      	b.n	8005c84 <fdopen+0x32>
        mbed_set_unbuffered_stream(stream);
 8005c96:	0020      	movs	r0, r4
 8005c98:	f7ff ffd6 	bl	8005c48 <_ZN4mbed26mbed_set_unbuffered_streamEP7__sFILE>
    return stream;
 8005c9c:	e7f4      	b.n	8005c88 <fdopen+0x36>

08005c9e <_ZN4mbed6fdopenEPNS_10FileHandleEPKc>:
{
 8005c9e:	b570      	push	{r4, r5, r6, lr}
 8005ca0:	0006      	movs	r6, r0
 8005ca2:	000d      	movs	r5, r1
    int fd = bind_to_fd(fh);
 8005ca4:	f7ff fd64 	bl	8005770 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE>
 8005ca8:	1e04      	subs	r4, r0, #0
    if (!fd) {
 8005caa:	d00b      	beq.n	8005cc4 <_ZN4mbed6fdopenEPNS_10FileHandleEPKc+0x26>
    std::FILE *stream = ::fdopen(fd, mode);
 8005cac:	0029      	movs	r1, r5
 8005cae:	f7ff ffd0 	bl	8005c52 <fdopen>
 8005cb2:	1e05      	subs	r5, r0, #0
    if (!stream) {
 8005cb4:	d001      	beq.n	8005cba <_ZN4mbed6fdopenEPNS_10FileHandleEPKc+0x1c>
}
 8005cb6:	0028      	movs	r0, r5
 8005cb8:	bd70      	pop	{r4, r5, r6, pc}
        unbind_from_fd(fd, fh);
 8005cba:	0031      	movs	r1, r6
 8005cbc:	0020      	movs	r0, r4
 8005cbe:	f7ff fc6f 	bl	80055a0 <_ZL14unbind_from_fdiPN4mbed10FileHandleE>
 8005cc2:	e7f8      	b.n	8005cb6 <_ZN4mbed6fdopenEPNS_10FileHandleEPKc+0x18>
        return NULL;
 8005cc4:	2500      	movs	r5, #0
 8005cc6:	e7f6      	b.n	8005cb6 <_ZN4mbed6fdopenEPNS_10FileHandleEPKc+0x18>

08005cc8 <_ZN4mbed9mbed_getcEP7__sFILE>:

int mbed_getc(std::FILE *_file)
{
 8005cc8:	b510      	push	{r4, lr}
        _file->_Rend = _file->_Wend;
        _file->_Next = _file->_Wend;
    }
    return res;
#else
    return std::fgetc(_file);
 8005cca:	f004 f95b 	bl	8009f84 <fgetc>
#endif
}
 8005cce:	bd10      	pop	{r4, pc}

08005cd0 <__rtos_malloc_lock>:
#elif defined(__CC_ARM)
// Do nothing
#elif defined (__GNUC__)
struct _reent;
// Stub out locks when an rtos is not present
extern "C" WEAK void __rtos_malloc_lock(struct _reent *_r) {}
 8005cd0:	4770      	bx	lr

08005cd2 <__rtos_malloc_unlock>:
extern "C" WEAK void __rtos_malloc_unlock(struct _reent *_r) {}
 8005cd2:	4770      	bx	lr

08005cd4 <__malloc_lock>:
extern "C" WEAK void __rtos_env_lock(struct _reent *_r) {}
extern "C" WEAK void __rtos_env_unlock(struct _reent *_r) {}

extern "C" void __malloc_lock(struct _reent *_r)
{
 8005cd4:	b510      	push	{r4, lr}
    __rtos_malloc_lock(_r);
 8005cd6:	f7ff fffb 	bl	8005cd0 <__rtos_malloc_lock>
}
 8005cda:	bd10      	pop	{r4, pc}

08005cdc <__malloc_unlock>:

extern "C" void __malloc_unlock(struct _reent *_r)
{
 8005cdc:	b510      	push	{r4, lr}
    __rtos_malloc_unlock(_r);
 8005cde:	f7ff fff8 	bl	8005cd2 <__rtos_malloc_unlock>
}
 8005ce2:	bd10      	pop	{r4, pc}

08005ce4 <_Znwj>:
}

#else

void *operator new (std::size_t count)
{
 8005ce4:	b530      	push	{r4, r5, lr}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	0005      	movs	r5, r0
    void *buffer = malloc(count);
 8005cea:	f004 ff6d 	bl	800abc8 <malloc>
 8005cee:	1e04      	subs	r4, r0, #0
    if (NULL == buffer) {
 8005cf0:	d002      	beq.n	8005cf8 <_Znwj+0x14>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_OUT_OF_MEMORY), "Operator new out of memory\r\n", count);
    }
    return buffer;
}
 8005cf2:	0020      	movs	r0, r4
 8005cf4:	b003      	add	sp, #12
 8005cf6:	bd30      	pop	{r4, r5, pc}
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_OUT_OF_MEMORY), "Operator new out of memory\r\n", count);
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	002a      	movs	r2, r5
 8005cfe:	2100      	movs	r1, #0
 8005d00:	4801      	ldr	r0, [pc, #4]	; (8005d08 <_Znwj+0x24>)
 8005d02:	f7ff fbe7 	bl	80054d4 <mbed_error>
    return buffer;
 8005d06:	e7f4      	b.n	8005cf2 <_Znwj+0xe>
 8005d08:	8001011f 	.word	0x8001011f

08005d0c <_Znaj>:

void *operator new[](std::size_t count)
{
 8005d0c:	b530      	push	{r4, r5, lr}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	0005      	movs	r5, r0
    void *buffer = malloc(count);
 8005d12:	f004 ff59 	bl	800abc8 <malloc>
 8005d16:	1e04      	subs	r4, r0, #0
    if (NULL == buffer) {
 8005d18:	d002      	beq.n	8005d20 <_Znaj+0x14>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_OUT_OF_MEMORY), "Operator new[] out of memory\r\n", count);
    }
    return buffer;
}
 8005d1a:	0020      	movs	r0, r4
 8005d1c:	b003      	add	sp, #12
 8005d1e:	bd30      	pop	{r4, r5, pc}
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_OUT_OF_MEMORY), "Operator new[] out of memory\r\n", count);
 8005d20:	2300      	movs	r3, #0
 8005d22:	9300      	str	r3, [sp, #0]
 8005d24:	002a      	movs	r2, r5
 8005d26:	2100      	movs	r1, #0
 8005d28:	4801      	ldr	r0, [pc, #4]	; (8005d30 <_Znaj+0x24>)
 8005d2a:	f7ff fbd3 	bl	80054d4 <mbed_error>
    return buffer;
 8005d2e:	e7f4      	b.n	8005d1a <_Znaj+0xe>
 8005d30:	8001011f 	.word	0x8001011f

08005d34 <_ZdlPv>:
{
    return malloc(count);
}

void operator delete (void *ptr)
{
 8005d34:	b510      	push	{r4, lr}
    free(ptr);
 8005d36:	f004 ff51 	bl	800abdc <free>
}
 8005d3a:	bd10      	pop	{r4, pc}

08005d3c <_ZN12DirectSerialD0Ev>:
class DirectSerial : public FileHandle {
 8005d3c:	b510      	push	{r4, lr}
 8005d3e:	0004      	movs	r4, r0
 8005d40:	f7ff fff8 	bl	8005d34 <_ZdlPv>
 8005d44:	0020      	movs	r0, r4
 8005d46:	bd10      	pop	{r4, pc}

08005d48 <_ZdaPv>:
void operator delete[](void *ptr)
{
 8005d48:	b510      	push	{r4, lr}
    free(ptr);
 8005d4a:	f004 ff47 	bl	800abdc <free>
}
 8005d4e:	bd10      	pop	{r4, pc}

08005d50 <software_init_hook_rtos>:
}

MBED_WEAK void software_init_hook_rtos()
{
    // Nothing by default
}
 8005d50:	4770      	bx	lr

08005d52 <software_init_hook>:
#elif defined (__GNUC__)

extern int __real_main(void);

void software_init_hook(void)
{
 8005d52:	b510      	push	{r4, lr}
    mbed_copy_nvic();
    mbed_sdk_init();
 8005d54:	f003 f944 	bl	8008fe0 <mbed_sdk_init>
    software_init_hook_rtos();
 8005d58:	f7ff fffa 	bl	8005d50 <software_init_hook_rtos>
}
 8005d5c:	bd10      	pop	{r4, pc}

08005d5e <wait_us>:
{
    wait_us(ms * 1000);
}

void wait_us(int us)
{
 8005d5e:	b570      	push	{r4, r5, r6, lr}
 8005d60:	0006      	movs	r6, r0
    const ticker_data_t *const ticker = get_us_ticker_data();
 8005d62:	f7ff f8f3 	bl	8004f4c <get_us_ticker_data>
 8005d66:	0004      	movs	r4, r0
    uint32_t start = ticker_read(ticker);
 8005d68:	f7ff f8ec 	bl	8004f44 <ticker_read>
 8005d6c:	0005      	movs	r5, r0
    while ((ticker_read(ticker) - start) < (uint32_t)us);
 8005d6e:	0020      	movs	r0, r4
 8005d70:	f7ff f8e8 	bl	8004f44 <ticker_read>
 8005d74:	1b40      	subs	r0, r0, r5
 8005d76:	42b0      	cmp	r0, r6
 8005d78:	d3f9      	bcc.n	8005d6e <wait_us+0x10>
}
 8005d7a:	bd70      	pop	{r4, r5, r6, pc}

08005d7c <wait_ms>:
{
 8005d7c:	b510      	push	{r4, lr}
    wait_us(ms * 1000);
 8005d7e:	23fa      	movs	r3, #250	; 0xfa
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	4358      	muls	r0, r3
 8005d84:	f7ff ffeb 	bl	8005d5e <wait_us>
}
 8005d88:	bd10      	pop	{r4, pc}
	...

08005d8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005d8c:	480e      	ldr	r0, [pc, #56]	; (8005dc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005d8e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005d90:	480e      	ldr	r0, [pc, #56]	; (8005dcc <LoopForever+0x6>)
  ldr r1, =_edata
 8005d92:	490f      	ldr	r1, [pc, #60]	; (8005dd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005d94:	4a0f      	ldr	r2, [pc, #60]	; (8005dd4 <LoopForever+0xe>)
  movs r3, #0
 8005d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005d98:	e002      	b.n	8005da0 <LoopCopyDataInit>

08005d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005d9e:	3304      	adds	r3, #4

08005da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005da4:	d3f9      	bcc.n	8005d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005da6:	4a0c      	ldr	r2, [pc, #48]	; (8005dd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005da8:	4c0c      	ldr	r4, [pc, #48]	; (8005ddc <LoopForever+0x16>)
  movs r3, #0
 8005daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005dac:	e001      	b.n	8005db2 <LoopFillZerobss>

08005dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005db0:	3204      	adds	r2, #4

08005db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005db4:	d3fb      	bcc.n	8005dae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8005db6:	f000 f83b 	bl	8005e30 <SystemInit>
  bl  software_init_hook
 8005dba:	f7ff ffca 	bl	8005d52 <software_init_hook>
  bl  __libc_init_array
 8005dbe:	f004 fe67 	bl	800aa90 <__libc_init_array>
  bl main
 8005dc2:	f7fe f8e5 	bl	8003f90 <main>

08005dc6 <LoopForever>:

LoopForever:
    b LoopForever
 8005dc6:	e7fe      	b.n	8005dc6 <LoopForever>
  ldr   r0, =_estack
 8005dc8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8005dcc:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 8005dd0:	2000085c 	.word	0x2000085c
  ldr r2, =_sidata
 8005dd4:	08010aa8 	.word	0x08010aa8
  ldr r2, =_sbss
 8005dd8:	20000860 	.word	0x20000860
  ldr r4, =_ebss
 8005ddc:	200010d8 	.word	0x200010d8

08005de0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005de0:	e7fe      	b.n	8005de0 <ADC1_IRQHandler>
	...

08005de4 <NVIC_SetVector>:

#define NVIC_RAM_VECTOR_ADDRESS   (0x20000000)  // Vectors positioned at start of RAM
#define NVIC_FLASH_VECTOR_ADDRESS (0x08000000)  // Initial vector position in flash


void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
 8005de4:	b530      	push	{r4, r5, lr}
    int i;
    
    // Copy and switch to dynamic vectors if first time called
    if ((SYSCFG->CFGR1 & SYSCFG_CFGR1_MEM_MODE) != SYSCFG_CFGR1_MEM_MODE) {
 8005de6:	4b10      	ldr	r3, [pc, #64]	; (8005e28 <NVIC_SetVector+0x44>)
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	2303      	movs	r3, #3
 8005dec:	4013      	ands	r3, r2
 8005dee:	2b03      	cmp	r3, #3
 8005df0:	d014      	beq.n	8005e1c <NVIC_SetVector+0x38>
 8005df2:	2300      	movs	r3, #0
 8005df4:	e00b      	b.n	8005e0e <NVIC_SetVector+0x2a>
        uint32_t *old_vectors = (uint32_t *)NVIC_FLASH_VECTOR_ADDRESS;
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
            *((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (i*4))) = old_vectors[i];
 8005df6:	2280      	movs	r2, #128	; 0x80
 8005df8:	0512      	lsls	r2, r2, #20
 8005dfa:	189a      	adds	r2, r3, r2
 8005dfc:	0092      	lsls	r2, r2, #2
 8005dfe:	009c      	lsls	r4, r3, #2
 8005e00:	2580      	movs	r5, #128	; 0x80
 8005e02:	052d      	lsls	r5, r5, #20
 8005e04:	46ac      	mov	ip, r5
 8005e06:	4464      	add	r4, ip
 8005e08:	6824      	ldr	r4, [r4, #0]
 8005e0a:	6014      	str	r4, [r2, #0]
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	2b2f      	cmp	r3, #47	; 0x2f
 8005e10:	ddf1      	ble.n	8005df6 <NVIC_SetVector+0x12>
        }
        SYSCFG->CFGR1 |= SYSCFG_CFGR1_MEM_MODE; // Embedded SRAM mapped at 0x00000000
 8005e12:	4a05      	ldr	r2, [pc, #20]	; (8005e28 <NVIC_SetVector+0x44>)
 8005e14:	6813      	ldr	r3, [r2, #0]
 8005e16:	2403      	movs	r4, #3
 8005e18:	4323      	orrs	r3, r4
 8005e1a:	6013      	str	r3, [r2, #0]
    }

    // Set the vector
    *((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (IRQn*4) + (NVIC_USER_IRQ_OFFSET*4))) = vector;
 8005e1c:	4b03      	ldr	r3, [pc, #12]	; (8005e2c <NVIC_SetVector+0x48>)
 8005e1e:	469c      	mov	ip, r3
 8005e20:	4460      	add	r0, ip
 8005e22:	0080      	lsls	r0, r0, #2
 8005e24:	6001      	str	r1, [r0, #0]
}
 8005e26:	bd30      	pop	{r4, r5, pc}
 8005e28:	40010000 	.word	0x40010000
 8005e2c:	08000010 	.word	0x08000010

08005e30 <SystemInit>:
  */
void SystemInit(void)
{
    /* Reset the RCC clock configuration to the default reset state ------------*/
    /* Set HSION bit */
    RCC->CR |= (uint32_t)0x00000001U;
 8005e30:	4b14      	ldr	r3, [pc, #80]	; (8005e84 <SystemInit+0x54>)
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	2101      	movs	r1, #1
 8005e36:	430a      	orrs	r2, r1
 8005e38:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
    /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
    RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
    /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
    RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	4812      	ldr	r0, [pc, #72]	; (8005e88 <SystemInit+0x58>)
 8005e3e:	4002      	ands	r2, r0
 8005e40:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */

    /* Reset HSEON, CSSON and PLLON bits */
    RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	4811      	ldr	r0, [pc, #68]	; (8005e8c <SystemInit+0x5c>)
 8005e46:	4002      	ands	r2, r0
 8005e48:	601a      	str	r2, [r3, #0]

    /* Reset HSEBYP bit */
    RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	4810      	ldr	r0, [pc, #64]	; (8005e90 <SystemInit+0x60>)
 8005e4e:	4002      	ands	r2, r0
 8005e50:	601a      	str	r2, [r3, #0]

    /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
    RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8005e52:	685a      	ldr	r2, [r3, #4]
 8005e54:	480f      	ldr	r0, [pc, #60]	; (8005e94 <SystemInit+0x64>)
 8005e56:	4002      	ands	r2, r0
 8005e58:	605a      	str	r2, [r3, #4]

    /* Reset PREDIV[3:0] bits */
    RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8005e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e5c:	200f      	movs	r0, #15
 8005e5e:	4382      	bics	r2, r0
 8005e60:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F042x6) || defined (STM32F048xx)
    /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
    RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
#elif defined (STM32F070x6) || defined (STM32F070xB)
    /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
    RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 8005e62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e64:	480c      	ldr	r0, [pc, #48]	; (8005e98 <SystemInit+0x68>)
 8005e66:	4002      	ands	r2, r0
 8005e68:	631a      	str	r2, [r3, #48]	; 0x30
    /* Set default USB clock to PLLCLK, since there is no HSI48 */
    RCC->CFGR3 |= (uint32_t)0x00000080U;
 8005e6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e6c:	2080      	movs	r0, #128	; 0x80
 8005e6e:	4302      	orrs	r2, r0
 8005e70:	631a      	str	r2, [r3, #48]	; 0x30
#else
#warning "No target selected"
#endif

    /* Reset HSI14 bit */
    RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8005e72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e74:	438a      	bics	r2, r1
 8005e76:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable all interrupts */
    RCC->CIR = 0x00000000U;
 8005e78:	2200      	movs	r2, #0
 8005e7a:	609a      	str	r2, [r3, #8]

    /* Enable SYSCFGENR in APB2EN, needed for 1st call of NVIC_SetVector, to copy vectors from flash to ram */
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8005e7c:	699a      	ldr	r2, [r3, #24]
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	619a      	str	r2, [r3, #24]
}
 8005e82:	4770      	bx	lr
 8005e84:	40021000 	.word	0x40021000
 8005e88:	08ffb80c 	.word	0x08ffb80c
 8005e8c:	fef6ffff 	.word	0xfef6ffff
 8005e90:	fffbffff 	.word	0xfffbffff
 8005e94:	ffc0ffff 	.word	0xffc0ffff
 8005e98:	fffffe6c 	.word	0xfffffe6c

08005e9c <SetSysClock_PLL_HSE>:
#if ( ((CLOCK_SOURCE) & USE_PLL_HSE_XTAL) || ((CLOCK_SOURCE) & USE_PLL_HSE_EXTC) )
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
{
 8005e9c:	b510      	push	{r4, lr}
 8005e9e:	b090      	sub	sp, #64	; 0x40
 8005ea0:	0004      	movs	r4, r0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005ea2:	2230      	movs	r2, #48	; 0x30
 8005ea4:	2100      	movs	r1, #0
 8005ea6:	a804      	add	r0, sp, #16
 8005ea8:	f005 f8cc 	bl	800b044 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005eac:	2210      	movs	r2, #16
 8005eae:	2100      	movs	r1, #0
 8005eb0:	4668      	mov	r0, sp
 8005eb2:	f005 f8c7 	bl	800b044 <memset>

    //Select HSI as system clock source to allow modification of the PLL configuration
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	9300      	str	r3, [sp, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
    if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8005eba:	2101      	movs	r1, #1
 8005ebc:	4668      	mov	r0, sp
 8005ebe:	f001 fd77 	bl	80079b0 <HAL_RCC_ClockConfig>
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	d129      	bne.n	8005f1a <SetSysClock_PLL_HSE+0x7e>
        return 0; // FAIL
    }

    // Select HSE oscillator as PLL source
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	9304      	str	r3, [sp, #16]
    if (bypass == 0) {
 8005eca:	2c00      	cmp	r4, #0
 8005ecc:	d111      	bne.n	8005ef2 <SetSysClock_PLL_HSE+0x56>
        RCC_OscInitStruct.HSEState   = RCC_HSE_ON; // External 8 MHz xtal on OSC_IN/OSC_OUT
 8005ece:	9305      	str	r3, [sp, #20]
    } else {
        RCC_OscInitStruct.HSEState   = RCC_HSE_BYPASS; // External 8 MHz clock on OSC_IN only
    }
    RCC_OscInitStruct.PLL.PLLState   = RCC_PLL_ON;
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	930c      	str	r3, [sp, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLSource  = RCC_PLLSOURCE_HSE;
 8005ed4:	2380      	movs	r3, #128	; 0x80
 8005ed6:	025b      	lsls	r3, r3, #9
 8005ed8:	930d      	str	r3, [sp, #52]	; 0x34
    RCC_OscInitStruct.PLL.PREDIV     = RCC_PREDIV_DIV2;
 8005eda:	2301      	movs	r3, #1
 8005edc:	930f      	str	r3, [sp, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLMUL     = RCC_PLL_MUL12;
 8005ede:	23a0      	movs	r3, #160	; 0xa0
 8005ee0:	039b      	lsls	r3, r3, #14
 8005ee2:	930e      	str	r3, [sp, #56]	; 0x38
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8005ee4:	a804      	add	r0, sp, #16
 8005ee6:	f001 faf9 	bl	80074dc <HAL_RCC_OscConfig>
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d004      	beq.n	8005ef8 <SetSysClock_PLL_HSE+0x5c>
        return 0; // FAIL
 8005eee:	2000      	movs	r0, #0
 8005ef0:	e014      	b.n	8005f1c <SetSysClock_PLL_HSE+0x80>
        RCC_OscInitStruct.HSEState   = RCC_HSE_BYPASS; // External 8 MHz clock on OSC_IN only
 8005ef2:	2305      	movs	r3, #5
 8005ef4:	9305      	str	r3, [sp, #20]
 8005ef6:	e7eb      	b.n	8005ed0 <SetSysClock_PLL_HSE+0x34>
    }

    // Select PLL as system clock source and configure the HCLK and PCLK1 clocks dividers
    RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 8005ef8:	2307      	movs	r3, #7
 8005efa:	9300      	str	r3, [sp, #0]
    RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK; // 48 MHz
 8005efc:	3b05      	subs	r3, #5
 8005efe:	9301      	str	r3, [sp, #4]
    RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;         // 48 MHz
 8005f00:	2300      	movs	r3, #0
 8005f02:	9302      	str	r3, [sp, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;           // 48 MHz
 8005f04:	9303      	str	r3, [sp, #12]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8005f06:	2101      	movs	r1, #1
 8005f08:	4668      	mov	r0, sp
 8005f0a:	f001 fd51 	bl	80079b0 <HAL_RCC_ClockConfig>
 8005f0e:	2800      	cmp	r0, #0
 8005f10:	d101      	bne.n	8005f16 <SetSysClock_PLL_HSE+0x7a>
    //if (bypass == 0)
    //  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCOSOURCE_HSE, RCC_MCO_DIV2); // 4 MHz with xtal
    //else
    //  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCOSOURCE_HSE, RCC_MCO_DIV4); // 2 MHz with ST-Link MCO

    return 1; // OK
 8005f12:	2001      	movs	r0, #1
 8005f14:	e002      	b.n	8005f1c <SetSysClock_PLL_HSE+0x80>
        return 0; // FAIL
 8005f16:	2000      	movs	r0, #0
 8005f18:	e000      	b.n	8005f1c <SetSysClock_PLL_HSE+0x80>
        return 0; // FAIL
 8005f1a:	2000      	movs	r0, #0
}
 8005f1c:	b010      	add	sp, #64	; 0x40
 8005f1e:	bd10      	pop	{r4, pc}

08005f20 <SetSysClock_PLL_HSI>:
#if ((CLOCK_SOURCE) & USE_PLL_HSI)
/******************************************************************************/
/*            PLL (clocked by HSI) used as System clock source                */
/******************************************************************************/
uint8_t SetSysClock_PLL_HSI(void)
{
 8005f20:	b500      	push	{lr}
 8005f22:	b091      	sub	sp, #68	; 0x44
    RCC_OscInitTypeDef RCC_OscInitStruct;
    RCC_ClkInitTypeDef RCC_ClkInitStruct;

    // Select PLLCLK = 48 MHz ((HSI 8 MHz / 2) * 12)
    RCC_OscInitStruct.OscillatorType          = RCC_OSCILLATORTYPE_HSI;
 8005f24:	2102      	movs	r1, #2
 8005f26:	9104      	str	r1, [sp, #16]
    RCC_OscInitStruct.HSEState                = RCC_HSE_OFF;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	9305      	str	r3, [sp, #20]
    RCC_OscInitStruct.LSEState                = RCC_LSE_OFF;
 8005f2c:	9306      	str	r3, [sp, #24]
    RCC_OscInitStruct.HSIState                = RCC_HSI_ON;
 8005f2e:	2201      	movs	r2, #1
 8005f30:	9207      	str	r2, [sp, #28]
    RCC_OscInitStruct.HSICalibrationValue     = RCC_HSICALIBRATION_DEFAULT;
 8005f32:	2010      	movs	r0, #16
 8005f34:	9008      	str	r0, [sp, #32]
    RCC_OscInitStruct.HSI14State              = RCC_HSI_OFF;
 8005f36:	9309      	str	r3, [sp, #36]	; 0x24
    RCC_OscInitStruct.HSI14CalibrationValue   = RCC_HSI14CALIBRATION_DEFAULT;
 8005f38:	900a      	str	r0, [sp, #40]	; 0x28
    RCC_OscInitStruct.LSIState                = RCC_LSI_OFF;
 8005f3a:	930b      	str	r3, [sp, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLState            = RCC_PLL_ON;
 8005f3c:	910c      	str	r1, [sp, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLSource           = RCC_PLLSOURCE_HSI;
 8005f3e:	2380      	movs	r3, #128	; 0x80
 8005f40:	021b      	lsls	r3, r3, #8
 8005f42:	930d      	str	r3, [sp, #52]	; 0x34
    RCC_OscInitStruct.PLL.PREDIV              = RCC_PREDIV_DIV2; // HSI div 2
 8005f44:	920f      	str	r2, [sp, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLMUL              = RCC_PLL_MUL12;
 8005f46:	23a0      	movs	r3, #160	; 0xa0
 8005f48:	039b      	lsls	r3, r3, #14
 8005f4a:	930e      	str	r3, [sp, #56]	; 0x38
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8005f4c:	a804      	add	r0, sp, #16
 8005f4e:	f001 fac5 	bl	80074dc <HAL_RCC_OscConfig>
 8005f52:	2800      	cmp	r0, #0
 8005f54:	d002      	beq.n	8005f5c <SetSysClock_PLL_HSI+0x3c>
        return 0; // FAIL
 8005f56:	2000      	movs	r0, #0

    // Output clock on MCO1 pin(PA8) for debugging purpose
    //HAL_RCC_MCOConfig(RCC_MCO, RCC_MCOSOURCE_HSI48, RCC_MCO_DIV1); // 48 MHz

    return 1; // OK
}
 8005f58:	b011      	add	sp, #68	; 0x44
 8005f5a:	bd00      	pop	{pc}
    RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 8005f5c:	2307      	movs	r3, #7
 8005f5e:	9300      	str	r3, [sp, #0]
    RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK; // 48 MHz
 8005f60:	3b05      	subs	r3, #5
 8005f62:	9301      	str	r3, [sp, #4]
    RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;         // 48 MHz
 8005f64:	2300      	movs	r3, #0
 8005f66:	9302      	str	r3, [sp, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;           // 48 MHz
 8005f68:	9303      	str	r3, [sp, #12]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8005f6a:	2101      	movs	r1, #1
 8005f6c:	4668      	mov	r0, sp
 8005f6e:	f001 fd1f 	bl	80079b0 <HAL_RCC_ClockConfig>
 8005f72:	2800      	cmp	r0, #0
 8005f74:	d101      	bne.n	8005f7a <SetSysClock_PLL_HSI+0x5a>
    return 1; // OK
 8005f76:	2001      	movs	r0, #1
 8005f78:	e7ee      	b.n	8005f58 <SetSysClock_PLL_HSI+0x38>
        return 0; // FAIL
 8005f7a:	2000      	movs	r0, #0
 8005f7c:	e7ec      	b.n	8005f58 <SetSysClock_PLL_HSI+0x38>
	...

08005f80 <SetSysClock>:
{
 8005f80:	b510      	push	{r4, lr}
    if (SetSysClock_PLL_HSE(1) == 0)
 8005f82:	2001      	movs	r0, #1
 8005f84:	f7ff ff8a 	bl	8005e9c <SetSysClock_PLL_HSE>
 8005f88:	2800      	cmp	r0, #0
 8005f8a:	d000      	beq.n	8005f8e <SetSysClock+0xe>
}
 8005f8c:	bd10      	pop	{r4, pc}
            if (SetSysClock_PLL_HSI() == 0)
 8005f8e:	f7ff ffc7 	bl	8005f20 <SetSysClock_PLL_HSI>
 8005f92:	2800      	cmp	r0, #0
 8005f94:	d1fa      	bne.n	8005f8c <SetSysClock+0xc>
                    error("SetSysClock failed\n");
 8005f96:	4802      	ldr	r0, [pc, #8]	; (8005fa0 <SetSysClock+0x20>)
 8005f98:	f7ff fa80 	bl	800549c <error>
}
 8005f9c:	e7f6      	b.n	8005f8c <SetSysClock+0xc>
 8005f9e:	46c0      	nop			; (mov r8, r8)
 8005fa0:	0800fc60 	.word	0x0800fc60

08005fa4 <analogin_init>:
#include "pinmap.h"
#include "mbed_error.h"
#include "PeripheralPins.h"

void analogin_init(analogin_t *obj, PinName pin)
{
 8005fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	0004      	movs	r4, r0
 8005faa:	000d      	movs	r5, r1
    uint32_t function = (uint32_t)NC;

    // ADC Internal Channels "pins"  (Temperature, Vref, Vbat, ...)
    //   are described in PinNames.h and PeripheralPins.c
    //   Pin value must be between 0xF0 and 0xFF
    if ((pin < 0xF0) || (pin >= 0x100)) {
 8005fac:	000b      	movs	r3, r1
 8005fae:	3bf0      	subs	r3, #240	; 0xf0
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	2b0f      	cmp	r3, #15
 8005fb4:	d940      	bls.n	8006038 <analogin_init+0x94>
        // Normal channels
        // Get the peripheral name from the pin and assign it to the object
        obj->handle.Instance = (ADC_TypeDef *)pinmap_peripheral(pin, PinMap_ADC);
 8005fb6:	4f2a      	ldr	r7, [pc, #168]	; (8006060 <analogin_init+0xbc>)
 8005fb8:	0039      	movs	r1, r7
 8005fba:	0028      	movs	r0, r5
 8005fbc:	f7fe fcdc 	bl	8004978 <pinmap_peripheral>
 8005fc0:	6020      	str	r0, [r4, #0]
        // Get the functions (adc channel) from the pin and assign it to the object
        function = pinmap_function(pin, PinMap_ADC);
 8005fc2:	0039      	movs	r1, r7
 8005fc4:	0028      	movs	r0, r5
 8005fc6:	f7fe fcfd 	bl	80049c4 <pinmap_function>
 8005fca:	0006      	movs	r6, r0
        // Configure GPIO
        pinmap_pinout(pin, PinMap_ADC);
 8005fcc:	0039      	movs	r1, r7
 8005fce:	0028      	movs	r0, r5
 8005fd0:	f7fe fc8a 	bl	80048e8 <pinmap_pinout>
        // No GPIO configuration for internal channels
    }
    MBED_ASSERT(obj->handle.Instance != (ADC_TypeDef *)NC);
    MBED_ASSERT(function != (uint32_t)NC);

    obj->channel = STM_PIN_CHANNEL(function);
 8005fd4:	0b36      	lsrs	r6, r6, #12
 8005fd6:	201f      	movs	r0, #31
 8005fd8:	4030      	ands	r0, r6
 8005fda:	234e      	movs	r3, #78	; 0x4e
 8005fdc:	54e0      	strb	r0, [r4, r3]

    // Save pin number for the read function
    obj->pin = pin;
 8005fde:	3b02      	subs	r3, #2
 8005fe0:	52e5      	strh	r5, [r4, r3]

    // Configure ADC object structures
    obj->handle.State = HAL_ADC_STATE_RESET;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	6463      	str	r3, [r4, #68]	; 0x44
    obj->handle.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005fe6:	2280      	movs	r2, #128	; 0x80
 8005fe8:	0612      	lsls	r2, r2, #24
 8005fea:	6062      	str	r2, [r4, #4]
    obj->handle.Init.Resolution            = ADC_RESOLUTION_12B;
 8005fec:	60a3      	str	r3, [r4, #8]
    obj->handle.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 8005fee:	60e3      	str	r3, [r4, #12]
    obj->handle.Init.ScanConvMode          = ADC_SCAN_DIRECTION_FORWARD;
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	6122      	str	r2, [r4, #16]
    obj->handle.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 8005ff4:	3203      	adds	r2, #3
 8005ff6:	6162      	str	r2, [r4, #20]
    obj->handle.Init.LowPowerAutoWait      = DISABLE;
 8005ff8:	61a3      	str	r3, [r4, #24]
    obj->handle.Init.LowPowerAutoPowerOff  = DISABLE;
 8005ffa:	61e3      	str	r3, [r4, #28]
    obj->handle.Init.ContinuousConvMode    = DISABLE;
 8005ffc:	6223      	str	r3, [r4, #32]
    obj->handle.Init.DiscontinuousConvMode = DISABLE;
 8005ffe:	6263      	str	r3, [r4, #36]	; 0x24
    obj->handle.Init.ExternalTrigConv      = ADC_SOFTWARE_START;
 8006000:	22c2      	movs	r2, #194	; 0xc2
 8006002:	32ff      	adds	r2, #255	; 0xff
 8006004:	62a2      	str	r2, [r4, #40]	; 0x28
    obj->handle.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006006:	62e3      	str	r3, [r4, #44]	; 0x2c
    obj->handle.Init.DMAContinuousRequests = DISABLE;
 8006008:	6323      	str	r3, [r4, #48]	; 0x30
    obj->handle.Init.Overrun               = ADC_OVR_DATA_OVERWRITTEN;
 800600a:	6363      	str	r3, [r4, #52]	; 0x34

    __HAL_RCC_ADC1_CLK_ENABLE();
 800600c:	4a15      	ldr	r2, [pc, #84]	; (8006064 <analogin_init+0xc0>)
 800600e:	6991      	ldr	r1, [r2, #24]
 8006010:	2080      	movs	r0, #128	; 0x80
 8006012:	0080      	lsls	r0, r0, #2
 8006014:	4301      	orrs	r1, r0
 8006016:	6191      	str	r1, [r2, #24]
 8006018:	6993      	ldr	r3, [r2, #24]
 800601a:	4003      	ands	r3, r0
 800601c:	9301      	str	r3, [sp, #4]
 800601e:	9b01      	ldr	r3, [sp, #4]

    if (HAL_ADC_Init(&obj->handle) != HAL_OK) {
 8006020:	0020      	movs	r0, r4
 8006022:	f000 f8fb 	bl	800621c <HAL_ADC_Init>
 8006026:	2800      	cmp	r0, #0
 8006028:	d112      	bne.n	8006050 <analogin_init+0xac>
        error("Cannot initialize ADC");
    }

    if (!LL_ADC_REG_ReadConversionData6(obj->handle.Instance)) {
 800602a:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x3F
  */
__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)
{
  return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 800602c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b00      	cmp	r3, #0
 8006032:	d011      	beq.n	8006058 <analogin_init+0xb4>
        HAL_ADCEx_Calibration_Start(&obj->handle);
    }
}
 8006034:	b003      	add	sp, #12
 8006036:	bdf0      	pop	{r4, r5, r6, r7, pc}
        obj->handle.Instance = (ADC_TypeDef *)pinmap_peripheral(pin, PinMap_ADC_Internal);
 8006038:	4e0b      	ldr	r6, [pc, #44]	; (8006068 <analogin_init+0xc4>)
 800603a:	0031      	movs	r1, r6
 800603c:	0028      	movs	r0, r5
 800603e:	f7fe fc9b 	bl	8004978 <pinmap_peripheral>
 8006042:	6020      	str	r0, [r4, #0]
        function = pinmap_function(pin, PinMap_ADC_Internal);
 8006044:	0031      	movs	r1, r6
 8006046:	0028      	movs	r0, r5
 8006048:	f7fe fcbc 	bl	80049c4 <pinmap_function>
 800604c:	0006      	movs	r6, r0
 800604e:	e7c1      	b.n	8005fd4 <analogin_init+0x30>
        error("Cannot initialize ADC");
 8006050:	4806      	ldr	r0, [pc, #24]	; (800606c <analogin_init+0xc8>)
 8006052:	f7ff fa23 	bl	800549c <error>
 8006056:	e7e8      	b.n	800602a <analogin_init+0x86>
        HAL_ADCEx_Calibration_Start(&obj->handle);
 8006058:	0020      	movs	r0, r4
 800605a:	f000 fad3 	bl	8006604 <HAL_ADCEx_Calibration_Start>
}
 800605e:	e7e9      	b.n	8006034 <analogin_init+0x90>
 8006060:	0800f900 	.word	0x0800f900
 8006064:	40021000 	.word	0x40021000
 8006068:	0800f9b4 	.word	0x0800f9b4
 800606c:	0800fcbc 	.word	0x0800fcbc

08006070 <adc_read>:

uint16_t adc_read(analogin_t *obj)
{
 8006070:	b510      	push	{r4, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	0004      	movs	r4, r0
    ADC_ChannelConfTypeDef sConfig = {0};
 8006076:	220c      	movs	r2, #12
 8006078:	2100      	movs	r1, #0
 800607a:	a801      	add	r0, sp, #4
 800607c:	f004 ffe2 	bl	800b044 <memset>

    // Configure ADC channel
    sConfig.Rank         = ADC_RANK_CHANNEL_NUMBER;
 8006080:	2380      	movs	r3, #128	; 0x80
 8006082:	015b      	lsls	r3, r3, #5
 8006084:	9302      	str	r3, [sp, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8006086:	2304      	movs	r3, #4
 8006088:	9303      	str	r3, [sp, #12]

    switch (obj->channel) {
 800608a:	334a      	adds	r3, #74	; 0x4a
 800608c:	5ce3      	ldrb	r3, [r4, r3]
 800608e:	2b11      	cmp	r3, #17
 8006090:	d851      	bhi.n	8006136 <adc_read+0xc6>
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	4a29      	ldr	r2, [pc, #164]	; (800613c <adc_read+0xcc>)
 8006096:	58d3      	ldr	r3, [r2, r3]
 8006098:	469f      	mov	pc, r3
        case 0:
            sConfig.Channel = ADC_CHANNEL_0;
            break;
        case 1:
            sConfig.Channel = ADC_CHANNEL_1;
 800609a:	2301      	movs	r3, #1
 800609c:	9301      	str	r3, [sp, #4]
        default:
            return 0;
    }

    // Clear all channels as it is not done in HAL_ADC_ConfigChannel()
    obj->handle.Instance->CHSELR = 0;
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	2200      	movs	r2, #0
 80060a2:	629a      	str	r2, [r3, #40]	; 0x28

    HAL_ADC_ConfigChannel(&obj->handle, &sConfig);
 80060a4:	a901      	add	r1, sp, #4
 80060a6:	0020      	movs	r0, r4
 80060a8:	f000 fa12 	bl	80064d0 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&obj->handle); // Start conversion
 80060ac:	0020      	movs	r0, r4
 80060ae:	f000 f97b 	bl	80063a8 <HAL_ADC_Start>

    // Wait end of conversion and get value
    if (HAL_ADC_PollForConversion(&obj->handle, 10) == HAL_OK) {
 80060b2:	210a      	movs	r1, #10
 80060b4:	0020      	movs	r0, r4
 80060b6:	f000 f9a7 	bl	8006408 <HAL_ADC_PollForConversion>
 80060ba:	2800      	cmp	r0, #0
 80060bc:	d036      	beq.n	800612c <adc_read+0xbc>
        return (uint16_t)HAL_ADC_GetValue(&obj->handle);
    } else {
        return 0;
 80060be:	2000      	movs	r0, #0
    }
}
 80060c0:	b004      	add	sp, #16
 80060c2:	bd10      	pop	{r4, pc}
            sConfig.Channel = ADC_CHANNEL_2;
 80060c4:	2302      	movs	r3, #2
 80060c6:	9301      	str	r3, [sp, #4]
            break;
 80060c8:	e7e9      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_3;
 80060ca:	2303      	movs	r3, #3
 80060cc:	9301      	str	r3, [sp, #4]
            break;
 80060ce:	e7e6      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_4;
 80060d0:	2304      	movs	r3, #4
 80060d2:	9301      	str	r3, [sp, #4]
            break;
 80060d4:	e7e3      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_5;
 80060d6:	2305      	movs	r3, #5
 80060d8:	9301      	str	r3, [sp, #4]
            break;
 80060da:	e7e0      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_6;
 80060dc:	2306      	movs	r3, #6
 80060de:	9301      	str	r3, [sp, #4]
            break;
 80060e0:	e7dd      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_7;
 80060e2:	2307      	movs	r3, #7
 80060e4:	9301      	str	r3, [sp, #4]
            break;
 80060e6:	e7da      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_8;
 80060e8:	2308      	movs	r3, #8
 80060ea:	9301      	str	r3, [sp, #4]
            break;
 80060ec:	e7d7      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_9;
 80060ee:	2309      	movs	r3, #9
 80060f0:	9301      	str	r3, [sp, #4]
            break;
 80060f2:	e7d4      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_10;
 80060f4:	230a      	movs	r3, #10
 80060f6:	9301      	str	r3, [sp, #4]
            break;
 80060f8:	e7d1      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_11;
 80060fa:	230b      	movs	r3, #11
 80060fc:	9301      	str	r3, [sp, #4]
            break;
 80060fe:	e7ce      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_12;
 8006100:	230c      	movs	r3, #12
 8006102:	9301      	str	r3, [sp, #4]
            break;
 8006104:	e7cb      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_13;
 8006106:	230d      	movs	r3, #13
 8006108:	9301      	str	r3, [sp, #4]
            break;
 800610a:	e7c8      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_14;
 800610c:	230e      	movs	r3, #14
 800610e:	9301      	str	r3, [sp, #4]
            break;
 8006110:	e7c5      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_15;
 8006112:	230f      	movs	r3, #15
 8006114:	9301      	str	r3, [sp, #4]
            break;
 8006116:	e7c2      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8006118:	2310      	movs	r3, #16
 800611a:	9301      	str	r3, [sp, #4]
            sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800611c:	3b09      	subs	r3, #9
 800611e:	9303      	str	r3, [sp, #12]
            break;
 8006120:	e7bd      	b.n	800609e <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_VREFINT;
 8006122:	2311      	movs	r3, #17
 8006124:	9301      	str	r3, [sp, #4]
            sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8006126:	3b0a      	subs	r3, #10
 8006128:	9303      	str	r3, [sp, #12]
            break;
 800612a:	e7b8      	b.n	800609e <adc_read+0x2e>
        return (uint16_t)HAL_ADC_GetValue(&obj->handle);
 800612c:	0020      	movs	r0, r4
 800612e:	f000 f9cb 	bl	80064c8 <HAL_ADC_GetValue>
 8006132:	b280      	uxth	r0, r0
 8006134:	e7c4      	b.n	80060c0 <adc_read+0x50>
            return 0;
 8006136:	2000      	movs	r0, #0
 8006138:	e7c2      	b.n	80060c0 <adc_read+0x50>
 800613a:	46c0      	nop			; (mov r8, r8)
 800613c:	0800fc74 	.word	0x0800fc74

08006140 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8006140:	4770      	bx	lr
	...

08006144 <HAL_Init>:
{
 8006144:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006146:	4a06      	ldr	r2, [pc, #24]	; (8006160 <HAL_Init+0x1c>)
 8006148:	6813      	ldr	r3, [r2, #0]
 800614a:	2110      	movs	r1, #16
 800614c:	430b      	orrs	r3, r1
 800614e:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8006150:	2003      	movs	r0, #3
 8006152:	f002 fb61 	bl	8008818 <HAL_InitTick>
  HAL_MspInit();
 8006156:	f7ff fff3 	bl	8006140 <HAL_MspInit>
}
 800615a:	2000      	movs	r0, #0
 800615c:	bd10      	pop	{r4, pc}
 800615e:	46c0      	nop			; (mov r8, r8)
 8006160:	40022000 	.word	0x40022000

08006164 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006164:	b530      	push	{r4, r5, lr}
 8006166:	b083      	sub	sp, #12
 8006168:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 800616a:	2300      	movs	r3, #0
 800616c:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800616e:	6802      	ldr	r2, [r0, #0]
 8006170:	6891      	ldr	r1, [r2, #8]
 8006172:	3303      	adds	r3, #3
 8006174:	400b      	ands	r3, r1
 8006176:	2b01      	cmp	r3, #1
 8006178:	d011      	beq.n	800619e <ADC_Enable+0x3a>
 800617a:	2300      	movs	r3, #0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d142      	bne.n	8006206 <ADC_Enable+0xa2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8006180:	6891      	ldr	r1, [r2, #8]
 8006182:	4b22      	ldr	r3, [pc, #136]	; (800620c <ADC_Enable+0xa8>)
 8006184:	4219      	tst	r1, r3
 8006186:	d116      	bne.n	80061b6 <ADC_Enable+0x52>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006188:	6893      	ldr	r3, [r2, #8]
 800618a:	2101      	movs	r1, #1
 800618c:	430b      	orrs	r3, r1
 800618e:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006190:	4b1f      	ldr	r3, [pc, #124]	; (8006210 <ADC_Enable+0xac>)
 8006192:	6818      	ldr	r0, [r3, #0]
 8006194:	491f      	ldr	r1, [pc, #124]	; (8006214 <ADC_Enable+0xb0>)
 8006196:	f7f9 ffdd 	bl	8000154 <__udivsi3>
 800619a:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 800619c:	e018      	b.n	80061d0 <ADC_Enable+0x6c>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800619e:	6813      	ldr	r3, [r2, #0]
 80061a0:	07db      	lsls	r3, r3, #31
 80061a2:	d404      	bmi.n	80061ae <ADC_Enable+0x4a>
 80061a4:	68d3      	ldr	r3, [r2, #12]
 80061a6:	041b      	lsls	r3, r3, #16
 80061a8:	d403      	bmi.n	80061b2 <ADC_Enable+0x4e>
 80061aa:	2300      	movs	r3, #0
 80061ac:	e7e6      	b.n	800617c <ADC_Enable+0x18>
 80061ae:	2301      	movs	r3, #1
 80061b0:	e7e4      	b.n	800617c <ADC_Enable+0x18>
 80061b2:	2301      	movs	r3, #1
 80061b4:	e7e2      	b.n	800617c <ADC_Enable+0x18>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061b6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80061b8:	2210      	movs	r2, #16
 80061ba:	4313      	orrs	r3, r2
 80061bc:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061be:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80061c0:	3a0f      	subs	r2, #15
 80061c2:	4313      	orrs	r3, r2
 80061c4:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 80061c6:	2001      	movs	r0, #1
 80061c8:	e01e      	b.n	8006208 <ADC_Enable+0xa4>
    {
      wait_loop_index--;
 80061ca:	9b01      	ldr	r3, [sp, #4]
 80061cc:	3b01      	subs	r3, #1
 80061ce:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80061d0:	9b01      	ldr	r3, [sp, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d1f9      	bne.n	80061ca <ADC_Enable+0x66>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80061d6:	f002 fb25 	bl	8008824 <HAL_GetTick>
 80061da:	0005      	movs	r5, r0
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	07db      	lsls	r3, r3, #31
 80061e2:	d40e      	bmi.n	8006202 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80061e4:	f002 fb1e 	bl	8008824 <HAL_GetTick>
 80061e8:	1b40      	subs	r0, r0, r5
 80061ea:	2802      	cmp	r0, #2
 80061ec:	d9f6      	bls.n	80061dc <ADC_Enable+0x78>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80061ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80061f0:	2210      	movs	r2, #16
 80061f2:	4313      	orrs	r3, r2
 80061f4:	6463      	str	r3, [r4, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80061f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80061f8:	3a0f      	subs	r2, #15
 80061fa:	4313      	orrs	r3, r2
 80061fc:	64a3      	str	r3, [r4, #72]	; 0x48
      
        return HAL_ERROR;
 80061fe:	2001      	movs	r0, #1
 8006200:	e002      	b.n	8006208 <ADC_Enable+0xa4>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006202:	2000      	movs	r0, #0
 8006204:	e000      	b.n	8006208 <ADC_Enable+0xa4>
 8006206:	2000      	movs	r0, #0
}
 8006208:	b003      	add	sp, #12
 800620a:	bd30      	pop	{r4, r5, pc}
 800620c:	80000017 	.word	0x80000017
 8006210:	200001d4 	.word	0x200001d4
 8006214:	000f4240 	.word	0x000f4240

08006218 <HAL_ADC_MspInit>:
}
 8006218:	4770      	bx	lr
	...

0800621c <HAL_ADC_Init>:
{
 800621c:	b570      	push	{r4, r5, r6, lr}
 800621e:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8006220:	d100      	bne.n	8006224 <HAL_ADC_Init+0x8>
 8006222:	e0b9      	b.n	8006398 <HAL_ADC_Init+0x17c>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006224:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006226:	2b00      	cmp	r3, #0
 8006228:	d100      	bne.n	800622c <HAL_ADC_Init+0x10>
 800622a:	e080      	b.n	800632e <HAL_ADC_Init+0x112>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800622c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800622e:	06db      	lsls	r3, r3, #27
 8006230:	d500      	bpl.n	8006234 <HAL_ADC_Init+0x18>
 8006232:	e0ab      	b.n	800638c <HAL_ADC_Init+0x170>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8006234:	6822      	ldr	r2, [r4, #0]
 8006236:	6893      	ldr	r3, [r2, #8]
 8006238:	2104      	movs	r1, #4
 800623a:	400b      	ands	r3, r1
      (tmp_hal_status == HAL_OK)                                &&
 800623c:	d000      	beq.n	8006240 <HAL_ADC_Init+0x24>
 800623e:	e0a5      	b.n	800638c <HAL_ADC_Init+0x170>
    ADC_STATE_CLR_SET(hadc->State,
 8006240:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006242:	4856      	ldr	r0, [pc, #344]	; (800639c <HAL_ADC_Init+0x180>)
 8006244:	4001      	ands	r1, r0
 8006246:	3006      	adds	r0, #6
 8006248:	30ff      	adds	r0, #255	; 0xff
 800624a:	4301      	orrs	r1, r0
 800624c:	6461      	str	r1, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 800624e:	6890      	ldr	r0, [r2, #8]
 8006250:	2103      	movs	r1, #3
 8006252:	4001      	ands	r1, r0
 8006254:	2901      	cmp	r1, #1
 8006256:	d070      	beq.n	800633a <HAL_ADC_Init+0x11e>
 8006258:	2100      	movs	r1, #0
 800625a:	2900      	cmp	r1, #0
 800625c:	d10c      	bne.n	8006278 <HAL_ADC_Init+0x5c>
      MODIFY_REG(hadc->Instance->CFGR1,
 800625e:	68d1      	ldr	r1, [r2, #12]
 8006260:	2018      	movs	r0, #24
 8006262:	4381      	bics	r1, r0
 8006264:	68a0      	ldr	r0, [r4, #8]
 8006266:	4301      	orrs	r1, r0
 8006268:	60d1      	str	r1, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800626a:	6821      	ldr	r1, [r4, #0]
 800626c:	690a      	ldr	r2, [r1, #16]
 800626e:	0092      	lsls	r2, r2, #2
 8006270:	0892      	lsrs	r2, r2, #2
 8006272:	6860      	ldr	r0, [r4, #4]
 8006274:	4302      	orrs	r2, r0
 8006276:	610a      	str	r2, [r1, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8006278:	6821      	ldr	r1, [r4, #0]
 800627a:	68ca      	ldr	r2, [r1, #12]
 800627c:	4848      	ldr	r0, [pc, #288]	; (80063a0 <HAL_ADC_Init+0x184>)
 800627e:	4002      	ands	r2, r0
 8006280:	60ca      	str	r2, [r1, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8006282:	69a2      	ldr	r2, [r4, #24]
 8006284:	0392      	lsls	r2, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8006286:	69e1      	ldr	r1, [r4, #28]
 8006288:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 800628a:	430a      	orrs	r2, r1
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 800628c:	6a20      	ldr	r0, [r4, #32]
 800628e:	0341      	lsls	r1, r0, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8006290:	430a      	orrs	r2, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8006292:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006294:	2901      	cmp	r1, #1
 8006296:	d05c      	beq.n	8006352 <HAL_ADC_Init+0x136>
 8006298:	2180      	movs	r1, #128	; 0x80
 800629a:	0149      	lsls	r1, r1, #5
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 800629c:	430a      	orrs	r2, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 800629e:	68e1      	ldr	r1, [r4, #12]
 80062a0:	430a      	orrs	r2, r1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80062a2:	6921      	ldr	r1, [r4, #16]
 80062a4:	2902      	cmp	r1, #2
 80062a6:	d056      	beq.n	8006356 <HAL_ADC_Init+0x13a>
                 hadc->Init.DataAlign                                   |
 80062a8:	4313      	orrs	r3, r2
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 80062aa:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80062ac:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80062ae:	4313      	orrs	r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80062b0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80062b2:	2a01      	cmp	r2, #1
 80062b4:	d051      	beq.n	800635a <HAL_ADC_Init+0x13e>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80062b6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80062b8:	21c2      	movs	r1, #194	; 0xc2
 80062ba:	31ff      	adds	r1, #255	; 0xff
 80062bc:	428a      	cmp	r2, r1
 80062be:	d002      	beq.n	80062c6 <HAL_ADC_Init+0xaa>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80062c0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80062c2:	430a      	orrs	r2, r1
 80062c4:	4313      	orrs	r3, r2
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80062c6:	6821      	ldr	r1, [r4, #0]
 80062c8:	68ca      	ldr	r2, [r1, #12]
 80062ca:	431a      	orrs	r2, r3
 80062cc:	60ca      	str	r2, [r1, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80062ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80062d0:	2180      	movs	r1, #128	; 0x80
 80062d2:	0549      	lsls	r1, r1, #21
 80062d4:	428a      	cmp	r2, r1
 80062d6:	d00d      	beq.n	80062f4 <HAL_ADC_Init+0xd8>
 80062d8:	2a01      	cmp	r2, #1
 80062da:	d00b      	beq.n	80062f4 <HAL_ADC_Init+0xd8>
 80062dc:	2a02      	cmp	r2, #2
 80062de:	d009      	beq.n	80062f4 <HAL_ADC_Init+0xd8>
 80062e0:	2a03      	cmp	r2, #3
 80062e2:	d007      	beq.n	80062f4 <HAL_ADC_Init+0xd8>
 80062e4:	2a04      	cmp	r2, #4
 80062e6:	d005      	beq.n	80062f4 <HAL_ADC_Init+0xd8>
 80062e8:	2a05      	cmp	r2, #5
 80062ea:	d003      	beq.n	80062f4 <HAL_ADC_Init+0xd8>
 80062ec:	2a06      	cmp	r2, #6
 80062ee:	d001      	beq.n	80062f4 <HAL_ADC_Init+0xd8>
 80062f0:	2a07      	cmp	r2, #7
 80062f2:	d10a      	bne.n	800630a <HAL_ADC_Init+0xee>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80062f4:	6820      	ldr	r0, [r4, #0]
 80062f6:	6941      	ldr	r1, [r0, #20]
 80062f8:	2207      	movs	r2, #7
 80062fa:	4391      	bics	r1, r2
 80062fc:	6141      	str	r1, [r0, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80062fe:	6820      	ldr	r0, [r4, #0]
 8006300:	6941      	ldr	r1, [r0, #20]
 8006302:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8006304:	402a      	ands	r2, r5
 8006306:	430a      	orrs	r2, r1
 8006308:	6142      	str	r2, [r0, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800630a:	6822      	ldr	r2, [r4, #0]
 800630c:	68d2      	ldr	r2, [r2, #12]
 800630e:	4925      	ldr	r1, [pc, #148]	; (80063a4 <HAL_ADC_Init+0x188>)
 8006310:	400a      	ands	r2, r1
 8006312:	4293      	cmp	r3, r2
 8006314:	d030      	beq.n	8006378 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8006316:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006318:	2212      	movs	r2, #18
 800631a:	4393      	bics	r3, r2
 800631c:	3a02      	subs	r2, #2
 800631e:	4313      	orrs	r3, r2
 8006320:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006322:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006324:	3a0f      	subs	r2, #15
 8006326:	4313      	orrs	r3, r2
 8006328:	64a3      	str	r3, [r4, #72]	; 0x48
      tmp_hal_status = HAL_ERROR;
 800632a:	2001      	movs	r0, #1
 800632c:	e033      	b.n	8006396 <HAL_ADC_Init+0x17a>
    ADC_CLEAR_ERRORCODE(hadc);
 800632e:	6483      	str	r3, [r0, #72]	; 0x48
    hadc->Lock = HAL_UNLOCKED;
 8006330:	2240      	movs	r2, #64	; 0x40
 8006332:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8006334:	f7ff ff70 	bl	8006218 <HAL_ADC_MspInit>
 8006338:	e778      	b.n	800622c <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 800633a:	6811      	ldr	r1, [r2, #0]
 800633c:	07c9      	lsls	r1, r1, #31
 800633e:	d404      	bmi.n	800634a <HAL_ADC_Init+0x12e>
 8006340:	68d1      	ldr	r1, [r2, #12]
 8006342:	0409      	lsls	r1, r1, #16
 8006344:	d403      	bmi.n	800634e <HAL_ADC_Init+0x132>
 8006346:	2100      	movs	r1, #0
 8006348:	e787      	b.n	800625a <HAL_ADC_Init+0x3e>
 800634a:	2101      	movs	r1, #1
 800634c:	e785      	b.n	800625a <HAL_ADC_Init+0x3e>
 800634e:	2101      	movs	r1, #1
 8006350:	e783      	b.n	800625a <HAL_ADC_Init+0x3e>
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8006352:	0019      	movs	r1, r3
 8006354:	e7a2      	b.n	800629c <HAL_ADC_Init+0x80>
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8006356:	2304      	movs	r3, #4
 8006358:	e7a6      	b.n	80062a8 <HAL_ADC_Init+0x8c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800635a:	2800      	cmp	r0, #0
 800635c:	d103      	bne.n	8006366 <HAL_ADC_Init+0x14a>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800635e:	2280      	movs	r2, #128	; 0x80
 8006360:	0252      	lsls	r2, r2, #9
 8006362:	4313      	orrs	r3, r2
 8006364:	e7a7      	b.n	80062b6 <HAL_ADC_Init+0x9a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006366:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006368:	2120      	movs	r1, #32
 800636a:	430a      	orrs	r2, r1
 800636c:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800636e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8006370:	391f      	subs	r1, #31
 8006372:	430a      	orrs	r2, r1
 8006374:	64a2      	str	r2, [r4, #72]	; 0x48
 8006376:	e79e      	b.n	80062b6 <HAL_ADC_Init+0x9a>
      ADC_CLEAR_ERRORCODE(hadc);
 8006378:	2300      	movs	r3, #0
 800637a:	64a3      	str	r3, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 800637c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800637e:	2203      	movs	r2, #3
 8006380:	4393      	bics	r3, r2
 8006382:	3a02      	subs	r2, #2
 8006384:	4313      	orrs	r3, r2
 8006386:	6463      	str	r3, [r4, #68]	; 0x44
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006388:	2000      	movs	r0, #0
 800638a:	e004      	b.n	8006396 <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800638c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800638e:	2210      	movs	r2, #16
 8006390:	4313      	orrs	r3, r2
 8006392:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8006394:	2001      	movs	r0, #1
}
 8006396:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006398:	2001      	movs	r0, #1
 800639a:	e7fc      	b.n	8006396 <HAL_ADC_Init+0x17a>
 800639c:	fffffefd 	.word	0xfffffefd
 80063a0:	fffe0219 	.word	0xfffe0219
 80063a4:	833fffe7 	.word	0x833fffe7

080063a8 <HAL_ADC_Start>:
{
 80063a8:	b510      	push	{r4, lr}
 80063aa:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80063ac:	6803      	ldr	r3, [r0, #0]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	075b      	lsls	r3, r3, #29
 80063b2:	d501      	bpl.n	80063b8 <HAL_ADC_Start+0x10>
    tmp_hal_status = HAL_BUSY;
 80063b4:	2002      	movs	r0, #2
}
 80063b6:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hadc);
 80063b8:	2340      	movs	r3, #64	; 0x40
 80063ba:	5cc3      	ldrb	r3, [r0, r3]
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d01f      	beq.n	8006400 <HAL_ADC_Start+0x58>
 80063c0:	2201      	movs	r2, #1
 80063c2:	2340      	movs	r3, #64	; 0x40
 80063c4:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80063c6:	69c3      	ldr	r3, [r0, #28]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d017      	beq.n	80063fc <HAL_ADC_Start+0x54>
      tmp_hal_status = ADC_Enable(hadc);
 80063cc:	f7ff feca 	bl	8006164 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80063d0:	2800      	cmp	r0, #0
 80063d2:	d1f0      	bne.n	80063b6 <HAL_ADC_Start+0xe>
      ADC_STATE_CLR_SET(hadc->State,
 80063d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80063d6:	4a0b      	ldr	r2, [pc, #44]	; (8006404 <HAL_ADC_Start+0x5c>)
 80063d8:	401a      	ands	r2, r3
 80063da:	2380      	movs	r3, #128	; 0x80
 80063dc:	005b      	lsls	r3, r3, #1
 80063de:	4313      	orrs	r3, r2
 80063e0:	6463      	str	r3, [r4, #68]	; 0x44
      ADC_CLEAR_ERRORCODE(hadc);
 80063e2:	2300      	movs	r3, #0
 80063e4:	64a3      	str	r3, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 80063e6:	2240      	movs	r2, #64	; 0x40
 80063e8:	54a3      	strb	r3, [r4, r2]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80063ea:	6823      	ldr	r3, [r4, #0]
 80063ec:	3a24      	subs	r2, #36	; 0x24
 80063ee:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80063f0:	6822      	ldr	r2, [r4, #0]
 80063f2:	6893      	ldr	r3, [r2, #8]
 80063f4:	2104      	movs	r1, #4
 80063f6:	430b      	orrs	r3, r1
 80063f8:	6093      	str	r3, [r2, #8]
 80063fa:	e7dc      	b.n	80063b6 <HAL_ADC_Start+0xe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063fc:	2000      	movs	r0, #0
 80063fe:	e7e7      	b.n	80063d0 <HAL_ADC_Start+0x28>
    __HAL_LOCK(hadc);
 8006400:	2002      	movs	r0, #2
 8006402:	e7d8      	b.n	80063b6 <HAL_ADC_Start+0xe>
 8006404:	fffff0fe 	.word	0xfffff0fe

08006408 <HAL_ADC_PollForConversion>:
{
 8006408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800640a:	0004      	movs	r4, r0
 800640c:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800640e:	6945      	ldr	r5, [r0, #20]
 8006410:	2d08      	cmp	r5, #8
 8006412:	d004      	beq.n	800641e <HAL_ADC_PollForConversion+0x16>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8006414:	6803      	ldr	r3, [r0, #0]
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	07db      	lsls	r3, r3, #31
 800641a:	d419      	bmi.n	8006450 <HAL_ADC_PollForConversion+0x48>
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800641c:	250c      	movs	r5, #12
  tickstart = HAL_GetTick();
 800641e:	f002 fa01 	bl	8008824 <HAL_GetTick>
 8006422:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8006424:	6823      	ldr	r3, [r4, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	422a      	tst	r2, r5
 800642a:	d11a      	bne.n	8006462 <HAL_ADC_PollForConversion+0x5a>
    if(Timeout != HAL_MAX_DELAY)
 800642c:	1c73      	adds	r3, r6, #1
 800642e:	d0f9      	beq.n	8006424 <HAL_ADC_PollForConversion+0x1c>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8006430:	2e00      	cmp	r6, #0
 8006432:	d004      	beq.n	800643e <HAL_ADC_PollForConversion+0x36>
 8006434:	f002 f9f6 	bl	8008824 <HAL_GetTick>
 8006438:	1bc0      	subs	r0, r0, r7
 800643a:	4286      	cmp	r6, r0
 800643c:	d2f2      	bcs.n	8006424 <HAL_ADC_PollForConversion+0x1c>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800643e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006440:	2204      	movs	r2, #4
 8006442:	4313      	orrs	r3, r2
 8006444:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8006446:	2200      	movs	r2, #0
 8006448:	2340      	movs	r3, #64	; 0x40
 800644a:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 800644c:	2003      	movs	r0, #3
 800644e:	e02d      	b.n	80064ac <HAL_ADC_PollForConversion+0xa4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006450:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006452:	2220      	movs	r2, #32
 8006454:	4313      	orrs	r3, r2
 8006456:	6443      	str	r3, [r0, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 8006458:	2200      	movs	r2, #0
 800645a:	2340      	movs	r3, #64	; 0x40
 800645c:	54c2      	strb	r2, [r0, r3]
      return HAL_ERROR;
 800645e:	2001      	movs	r0, #1
 8006460:	e024      	b.n	80064ac <HAL_ADC_PollForConversion+0xa4>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006462:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006464:	2280      	movs	r2, #128	; 0x80
 8006466:	0092      	lsls	r2, r2, #2
 8006468:	430a      	orrs	r2, r1
 800646a:	6462      	str	r2, [r4, #68]	; 0x44
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800646c:	68d9      	ldr	r1, [r3, #12]
 800646e:	22c0      	movs	r2, #192	; 0xc0
 8006470:	0112      	lsls	r2, r2, #4
 8006472:	4211      	tst	r1, r2
 8006474:	d113      	bne.n	800649e <HAL_ADC_PollForConversion+0x96>
 8006476:	6a22      	ldr	r2, [r4, #32]
 8006478:	2a00      	cmp	r2, #0
 800647a:	d110      	bne.n	800649e <HAL_ADC_PollForConversion+0x96>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	0712      	lsls	r2, r2, #28
 8006480:	d50d      	bpl.n	800649e <HAL_ADC_PollForConversion+0x96>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8006482:	689a      	ldr	r2, [r3, #8]
 8006484:	0752      	lsls	r2, r2, #29
 8006486:	d412      	bmi.n	80064ae <HAL_ADC_PollForConversion+0xa6>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006488:	685a      	ldr	r2, [r3, #4]
 800648a:	210c      	movs	r1, #12
 800648c:	438a      	bics	r2, r1
 800648e:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8006490:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006492:	4a0c      	ldr	r2, [pc, #48]	; (80064c4 <HAL_ADC_PollForConversion+0xbc>)
 8006494:	4013      	ands	r3, r2
 8006496:	3204      	adds	r2, #4
 8006498:	32ff      	adds	r2, #255	; 0xff
 800649a:	4313      	orrs	r3, r2
 800649c:	6463      	str	r3, [r4, #68]	; 0x44
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800649e:	69a3      	ldr	r3, [r4, #24]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d10d      	bne.n	80064c0 <HAL_ADC_PollForConversion+0xb8>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80064a4:	6823      	ldr	r3, [r4, #0]
 80064a6:	220c      	movs	r2, #12
 80064a8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80064aa:	2000      	movs	r0, #0
}
 80064ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80064b0:	2220      	movs	r2, #32
 80064b2:	4313      	orrs	r3, r2
 80064b4:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064b6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80064b8:	3a1f      	subs	r2, #31
 80064ba:	4313      	orrs	r3, r2
 80064bc:	64a3      	str	r3, [r4, #72]	; 0x48
 80064be:	e7ee      	b.n	800649e <HAL_ADC_PollForConversion+0x96>
  return HAL_OK;
 80064c0:	2000      	movs	r0, #0
 80064c2:	e7f3      	b.n	80064ac <HAL_ADC_PollForConversion+0xa4>
 80064c4:	fffffefe 	.word	0xfffffefe

080064c8 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80064c8:	6803      	ldr	r3, [r0, #0]
 80064ca:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80064cc:	4770      	bx	lr
	...

080064d0 <HAL_ADC_ConfigChannel>:
{
 80064d0:	b530      	push	{r4, r5, lr}
 80064d2:	b083      	sub	sp, #12
 80064d4:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 80064d6:	2300      	movs	r3, #0
 80064d8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80064da:	3340      	adds	r3, #64	; 0x40
 80064dc:	5cc3      	ldrb	r3, [r0, r3]
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d100      	bne.n	80064e4 <HAL_ADC_ConfigChannel+0x14>
 80064e2:	e081      	b.n	80065e8 <HAL_ADC_ConfigChannel+0x118>
 80064e4:	2201      	movs	r2, #1
 80064e6:	2340      	movs	r3, #64	; 0x40
 80064e8:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80064ea:	6803      	ldr	r3, [r0, #0]
 80064ec:	689a      	ldr	r2, [r3, #8]
 80064ee:	0752      	lsls	r2, r2, #29
 80064f0:	d470      	bmi.n	80065d4 <HAL_ADC_ConfigChannel+0x104>
    if (sConfig->Rank != ADC_RANK_NONE)
 80064f2:	4a3e      	ldr	r2, [pc, #248]	; (80065ec <HAL_ADC_ConfigChannel+0x11c>)
 80064f4:	6848      	ldr	r0, [r1, #4]
 80064f6:	4290      	cmp	r0, r2
 80064f8:	d053      	beq.n	80065a2 <HAL_ADC_ConfigChannel+0xd2>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80064fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064fc:	2001      	movs	r0, #1
 80064fe:	680d      	ldr	r5, [r1, #0]
 8006500:	40a8      	lsls	r0, r5
 8006502:	4302      	orrs	r2, r0
 8006504:	629a      	str	r2, [r3, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8006506:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006508:	2280      	movs	r2, #128	; 0x80
 800650a:	0552      	lsls	r2, r2, #21
 800650c:	4293      	cmp	r3, r2
 800650e:	d01e      	beq.n	800654e <HAL_ADC_ConfigChannel+0x7e>
 8006510:	2b01      	cmp	r3, #1
 8006512:	d01c      	beq.n	800654e <HAL_ADC_ConfigChannel+0x7e>
 8006514:	2b02      	cmp	r3, #2
 8006516:	d01a      	beq.n	800654e <HAL_ADC_ConfigChannel+0x7e>
 8006518:	2b03      	cmp	r3, #3
 800651a:	d018      	beq.n	800654e <HAL_ADC_ConfigChannel+0x7e>
 800651c:	2b04      	cmp	r3, #4
 800651e:	d016      	beq.n	800654e <HAL_ADC_ConfigChannel+0x7e>
 8006520:	2b05      	cmp	r3, #5
 8006522:	d014      	beq.n	800654e <HAL_ADC_ConfigChannel+0x7e>
 8006524:	2b06      	cmp	r3, #6
 8006526:	d012      	beq.n	800654e <HAL_ADC_ConfigChannel+0x7e>
 8006528:	2b07      	cmp	r3, #7
 800652a:	d010      	beq.n	800654e <HAL_ADC_ConfigChannel+0x7e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800652c:	6822      	ldr	r2, [r4, #0]
 800652e:	6950      	ldr	r0, [r2, #20]
 8006530:	2307      	movs	r3, #7
 8006532:	4003      	ands	r3, r0
 8006534:	6888      	ldr	r0, [r1, #8]
 8006536:	4298      	cmp	r0, r3
 8006538:	d009      	beq.n	800654e <HAL_ADC_ConfigChannel+0x7e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800653a:	6950      	ldr	r0, [r2, #20]
 800653c:	2307      	movs	r3, #7
 800653e:	4398      	bics	r0, r3
 8006540:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8006542:	6820      	ldr	r0, [r4, #0]
 8006544:	6942      	ldr	r2, [r0, #20]
 8006546:	688d      	ldr	r5, [r1, #8]
 8006548:	402b      	ands	r3, r5
 800654a:	4313      	orrs	r3, r2
 800654c:	6143      	str	r3, [r0, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800654e:	680b      	ldr	r3, [r1, #0]
 8006550:	001a      	movs	r2, r3
 8006552:	3a10      	subs	r2, #16
 8006554:	2a01      	cmp	r2, #1
 8006556:	d901      	bls.n	800655c <HAL_ADC_ConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006558:	2000      	movs	r0, #0
 800655a:	e040      	b.n	80065de <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800655c:	4a24      	ldr	r2, [pc, #144]	; (80065f0 <HAL_ADC_ConfigChannel+0x120>)
 800655e:	6812      	ldr	r2, [r2, #0]
 8006560:	2b10      	cmp	r3, #16
 8006562:	d009      	beq.n	8006578 <HAL_ADC_ConfigChannel+0xa8>
 8006564:	2380      	movs	r3, #128	; 0x80
 8006566:	03db      	lsls	r3, r3, #15
 8006568:	4313      	orrs	r3, r2
 800656a:	4a21      	ldr	r2, [pc, #132]	; (80065f0 <HAL_ADC_ConfigChannel+0x120>)
 800656c:	6013      	str	r3, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800656e:	680b      	ldr	r3, [r1, #0]
 8006570:	2b10      	cmp	r3, #16
 8006572:	d004      	beq.n	800657e <HAL_ADC_ConfigChannel+0xae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006574:	2000      	movs	r0, #0
 8006576:	e032      	b.n	80065de <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8006578:	2380      	movs	r3, #128	; 0x80
 800657a:	041b      	lsls	r3, r3, #16
 800657c:	e7f4      	b.n	8006568 <HAL_ADC_ConfigChannel+0x98>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800657e:	4b1d      	ldr	r3, [pc, #116]	; (80065f4 <HAL_ADC_ConfigChannel+0x124>)
 8006580:	6818      	ldr	r0, [r3, #0]
 8006582:	491d      	ldr	r1, [pc, #116]	; (80065f8 <HAL_ADC_ConfigChannel+0x128>)
 8006584:	f7f9 fde6 	bl	8000154 <__udivsi3>
 8006588:	0083      	lsls	r3, r0, #2
 800658a:	1818      	adds	r0, r3, r0
 800658c:	0043      	lsls	r3, r0, #1
 800658e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8006590:	e002      	b.n	8006598 <HAL_ADC_ConfigChannel+0xc8>
            wait_loop_index--;
 8006592:	9b01      	ldr	r3, [sp, #4]
 8006594:	3b01      	subs	r3, #1
 8006596:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8006598:	9b01      	ldr	r3, [sp, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1f9      	bne.n	8006592 <HAL_ADC_ConfigChannel+0xc2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800659e:	2000      	movs	r0, #0
 80065a0:	e01d      	b.n	80065de <HAL_ADC_ConfigChannel+0x10e>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80065a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065a4:	2001      	movs	r0, #1
 80065a6:	680d      	ldr	r5, [r1, #0]
 80065a8:	40a8      	lsls	r0, r5
 80065aa:	4382      	bics	r2, r0
 80065ac:	629a      	str	r2, [r3, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80065ae:	680b      	ldr	r3, [r1, #0]
 80065b0:	001a      	movs	r2, r3
 80065b2:	3a10      	subs	r2, #16
 80065b4:	2a01      	cmp	r2, #1
 80065b6:	d901      	bls.n	80065bc <HAL_ADC_ConfigChannel+0xec>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80065b8:	2000      	movs	r0, #0
 80065ba:	e010      	b.n	80065de <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80065bc:	4a0c      	ldr	r2, [pc, #48]	; (80065f0 <HAL_ADC_ConfigChannel+0x120>)
 80065be:	6812      	ldr	r2, [r2, #0]
 80065c0:	2b10      	cmp	r3, #16
 80065c2:	d005      	beq.n	80065d0 <HAL_ADC_ConfigChannel+0x100>
 80065c4:	4b0d      	ldr	r3, [pc, #52]	; (80065fc <HAL_ADC_ConfigChannel+0x12c>)
 80065c6:	4013      	ands	r3, r2
 80065c8:	4a09      	ldr	r2, [pc, #36]	; (80065f0 <HAL_ADC_ConfigChannel+0x120>)
 80065ca:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80065cc:	2000      	movs	r0, #0
 80065ce:	e006      	b.n	80065de <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80065d0:	4b0b      	ldr	r3, [pc, #44]	; (8006600 <HAL_ADC_ConfigChannel+0x130>)
 80065d2:	e7f8      	b.n	80065c6 <HAL_ADC_ConfigChannel+0xf6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80065d4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80065d6:	2220      	movs	r2, #32
 80065d8:	4313      	orrs	r3, r2
 80065da:	6443      	str	r3, [r0, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80065dc:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80065de:	2200      	movs	r2, #0
 80065e0:	2340      	movs	r3, #64	; 0x40
 80065e2:	54e2      	strb	r2, [r4, r3]
}
 80065e4:	b003      	add	sp, #12
 80065e6:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 80065e8:	2002      	movs	r0, #2
 80065ea:	e7fb      	b.n	80065e4 <HAL_ADC_ConfigChannel+0x114>
 80065ec:	00001001 	.word	0x00001001
 80065f0:	40012708 	.word	0x40012708
 80065f4:	200001d4 	.word	0x200001d4
 80065f8:	000f4240 	.word	0x000f4240
 80065fc:	ffbfffff 	.word	0xffbfffff
 8006600:	ff7fffff 	.word	0xff7fffff

08006604 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8006604:	b570      	push	{r4, r5, r6, lr}
 8006606:	0004      	movs	r4, r0
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006608:	2340      	movs	r3, #64	; 0x40
 800660a:	5cc3      	ldrb	r3, [r0, r3]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d055      	beq.n	80066bc <HAL_ADCEx_Calibration_Start+0xb8>
 8006610:	2201      	movs	r2, #1
 8006612:	2340      	movs	r3, #64	; 0x40
 8006614:	54c2      	strb	r2, [r0, r3]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006616:	6802      	ldr	r2, [r0, #0]
 8006618:	6891      	ldr	r1, [r2, #8]
 800661a:	3b3d      	subs	r3, #61	; 0x3d
 800661c:	400b      	ands	r3, r1
 800661e:	2b01      	cmp	r3, #1
 8006620:	d00b      	beq.n	800663a <HAL_ADCEx_Calibration_Start+0x36>
 8006622:	2300      	movs	r3, #0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d014      	beq.n	8006652 <HAL_ADCEx_Calibration_Start+0x4e>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006628:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800662a:	2220      	movs	r2, #32
 800662c:	4313      	orrs	r3, r2
 800662e:	6463      	str	r3, [r4, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8006630:	2001      	movs	r0, #1
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006632:	2200      	movs	r2, #0
 8006634:	2340      	movs	r3, #64	; 0x40
 8006636:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8006638:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800663a:	6813      	ldr	r3, [r2, #0]
 800663c:	07db      	lsls	r3, r3, #31
 800663e:	d404      	bmi.n	800664a <HAL_ADCEx_Calibration_Start+0x46>
 8006640:	68d3      	ldr	r3, [r2, #12]
 8006642:	041b      	lsls	r3, r3, #16
 8006644:	d403      	bmi.n	800664e <HAL_ADCEx_Calibration_Start+0x4a>
 8006646:	2300      	movs	r3, #0
 8006648:	e7ec      	b.n	8006624 <HAL_ADCEx_Calibration_Start+0x20>
 800664a:	2301      	movs	r3, #1
 800664c:	e7ea      	b.n	8006624 <HAL_ADCEx_Calibration_Start+0x20>
 800664e:	2301      	movs	r3, #1
 8006650:	e7e8      	b.n	8006624 <HAL_ADCEx_Calibration_Start+0x20>
    ADC_STATE_CLR_SET(hadc->State, 
 8006652:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006654:	491a      	ldr	r1, [pc, #104]	; (80066c0 <HAL_ADCEx_Calibration_Start+0xbc>)
 8006656:	400b      	ands	r3, r1
 8006658:	3106      	adds	r1, #6
 800665a:	31ff      	adds	r1, #255	; 0xff
 800665c:	430b      	orrs	r3, r1
 800665e:	6463      	str	r3, [r4, #68]	; 0x44
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8006660:	68d6      	ldr	r6, [r2, #12]
 8006662:	3101      	adds	r1, #1
 8006664:	400e      	ands	r6, r1
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8006666:	68d3      	ldr	r3, [r2, #12]
 8006668:	438b      	bics	r3, r1
 800666a:	60d3      	str	r3, [r2, #12]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800666c:	6822      	ldr	r2, [r4, #0]
 800666e:	6891      	ldr	r1, [r2, #8]
 8006670:	2380      	movs	r3, #128	; 0x80
 8006672:	061b      	lsls	r3, r3, #24
 8006674:	430b      	orrs	r3, r1
 8006676:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 8006678:	f002 f8d4 	bl	8008824 <HAL_GetTick>
 800667c:	0005      	movs	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	689a      	ldr	r2, [r3, #8]
 8006682:	2a00      	cmp	r2, #0
 8006684:	da0f      	bge.n	80066a6 <HAL_ADCEx_Calibration_Start+0xa2>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006686:	f002 f8cd 	bl	8008824 <HAL_GetTick>
 800668a:	1b40      	subs	r0, r0, r5
 800668c:	2802      	cmp	r0, #2
 800668e:	d9f6      	bls.n	800667e <HAL_ADCEx_Calibration_Start+0x7a>
        ADC_STATE_CLR_SET(hadc->State,
 8006690:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006692:	2212      	movs	r2, #18
 8006694:	4393      	bics	r3, r2
 8006696:	3a02      	subs	r2, #2
 8006698:	4313      	orrs	r3, r2
 800669a:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 800669c:	2200      	movs	r2, #0
 800669e:	2340      	movs	r3, #64	; 0x40
 80066a0:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 80066a2:	2001      	movs	r0, #1
 80066a4:	e7c8      	b.n	8006638 <HAL_ADCEx_Calibration_Start+0x34>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80066a6:	68da      	ldr	r2, [r3, #12]
 80066a8:	4316      	orrs	r6, r2
 80066aa:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 80066ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80066ae:	2203      	movs	r2, #3
 80066b0:	4393      	bics	r3, r2
 80066b2:	3a02      	subs	r2, #2
 80066b4:	4313      	orrs	r3, r2
 80066b6:	6463      	str	r3, [r4, #68]	; 0x44
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066b8:	2000      	movs	r0, #0
 80066ba:	e7ba      	b.n	8006632 <HAL_ADCEx_Calibration_Start+0x2e>
  __HAL_LOCK(hadc);
 80066bc:	2002      	movs	r0, #2
 80066be:	e7bb      	b.n	8006638 <HAL_ADCEx_Calibration_Start+0x34>
 80066c0:	fffffefd 	.word	0xfffffefd

080066c4 <HAL_NVIC_DisableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80066c4:	2800      	cmp	r0, #0
 80066c6:	db0a      	blt.n	80066de <HAL_NVIC_DisableIRQ+0x1a>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80066c8:	231f      	movs	r3, #31
 80066ca:	4018      	ands	r0, r3
 80066cc:	3b1e      	subs	r3, #30
 80066ce:	4083      	lsls	r3, r0
 80066d0:	2280      	movs	r2, #128	; 0x80
 80066d2:	4903      	ldr	r1, [pc, #12]	; (80066e0 <HAL_NVIC_DisableIRQ+0x1c>)
 80066d4:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 80066d6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80066da:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80066de:	4770      	bx	lr
 80066e0:	e000e100 	.word	0xe000e100

080066e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80066e4:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80066e6:	2321      	movs	r3, #33	; 0x21
 80066e8:	5cc3      	ldrb	r3, [r0, r3]
 80066ea:	2b02      	cmp	r3, #2
 80066ec:	d003      	beq.n	80066f6 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80066ee:	2304      	movs	r3, #4
 80066f0:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 80066f2:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 80066f4:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80066f6:	6802      	ldr	r2, [r0, #0]
 80066f8:	6813      	ldr	r3, [r2, #0]
 80066fa:	210e      	movs	r1, #14
 80066fc:	438b      	bics	r3, r1
 80066fe:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8006700:	6801      	ldr	r1, [r0, #0]
 8006702:	680a      	ldr	r2, [r1, #0]
 8006704:	2301      	movs	r3, #1
 8006706:	439a      	bics	r2, r3
 8006708:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800670a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800670c:	0019      	movs	r1, r3
 800670e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8006710:	40a1      	lsls	r1, r4
 8006712:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8006714:	2221      	movs	r2, #33	; 0x21
 8006716:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8006718:	2200      	movs	r2, #0
 800671a:	331f      	adds	r3, #31
 800671c:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 800671e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006720:	2b00      	cmp	r3, #0
 8006722:	d002      	beq.n	800672a <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 8006724:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8006726:	2000      	movs	r0, #0
 8006728:	e7e4      	b.n	80066f4 <HAL_DMA_Abort_IT+0x10>
 800672a:	2000      	movs	r0, #0
 800672c:	e7e2      	b.n	80066f4 <HAL_DMA_Abort_IT+0x10>

0800672e <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800672e:	6803      	ldr	r3, [r0, #0]
 8006730:	699a      	ldr	r2, [r3, #24]
 8006732:	0792      	lsls	r2, r2, #30
 8006734:	d501      	bpl.n	800673a <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006736:	2200      	movs	r2, #0
 8006738:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800673a:	6803      	ldr	r3, [r0, #0]
 800673c:	699a      	ldr	r2, [r3, #24]
 800673e:	07d2      	lsls	r2, r2, #31
 8006740:	d403      	bmi.n	800674a <I2C_Flush_TXDR+0x1c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006742:	699a      	ldr	r2, [r3, #24]
 8006744:	2101      	movs	r1, #1
 8006746:	430a      	orrs	r2, r1
 8006748:	619a      	str	r2, [r3, #24]
  }
}
 800674a:	4770      	bx	lr

0800674c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800674c:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 800674e:	6804      	ldr	r4, [r0, #0]
 8006750:	6860      	ldr	r0, [r4, #4]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8006752:	4d06      	ldr	r5, [pc, #24]	; (800676c <I2C_TransferConfig+0x20>)
 8006754:	4028      	ands	r0, r5

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8006756:	0589      	lsls	r1, r1, #22
 8006758:	0d89      	lsrs	r1, r1, #22
 800675a:	0412      	lsls	r2, r2, #16
 800675c:	4311      	orrs	r1, r2
 800675e:	430b      	orrs	r3, r1
 8006760:	9a03      	ldr	r2, [sp, #12]
 8006762:	4313      	orrs	r3, r2
 8006764:	4303      	orrs	r3, r0
                       (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 8006766:	6063      	str	r3, [r4, #4]
}
 8006768:	bd30      	pop	{r4, r5, pc}
 800676a:	46c0      	nop			; (mov r8, r8)
 800676c:	fc009800 	.word	0xfc009800

08006770 <I2C_Enable_IRQ>:
  */
static HAL_StatusTypeDef I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006770:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006772:	4a1c      	ldr	r2, [pc, #112]	; (80067e4 <I2C_Enable_IRQ+0x74>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d017      	beq.n	80067a8 <I2C_Enable_IRQ+0x38>
 8006778:	4a1b      	ldr	r2, [pc, #108]	; (80067e8 <I2C_Enable_IRQ+0x78>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d014      	beq.n	80067a8 <I2C_Enable_IRQ+0x38>
      tmpisr |= I2C_IT_TCI;
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800677e:	074b      	lsls	r3, r1, #29
 8006780:	d42a      	bmi.n	80067d8 <I2C_Enable_IRQ+0x68>
  uint32_t tmpisr = 0U;
 8006782:	2300      	movs	r3, #0
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006784:	07ca      	lsls	r2, r1, #31
 8006786:	d501      	bpl.n	800678c <I2C_Enable_IRQ+0x1c>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006788:	22f2      	movs	r2, #242	; 0xf2
 800678a:	4313      	orrs	r3, r2
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800678c:	078a      	lsls	r2, r1, #30
 800678e:	d501      	bpl.n	8006794 <I2C_Enable_IRQ+0x24>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006790:	22f4      	movs	r2, #244	; 0xf4
 8006792:	4313      	orrs	r3, r2
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8006794:	2212      	movs	r2, #18
 8006796:	4011      	ands	r1, r2
 8006798:	2912      	cmp	r1, #18
 800679a:	d01f      	beq.n	80067dc <I2C_Enable_IRQ+0x6c>
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800679c:	6802      	ldr	r2, [r0, #0]
 800679e:	6811      	ldr	r1, [r2, #0]
 80067a0:	430b      	orrs	r3, r1
 80067a2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 80067a4:	2000      	movs	r0, #0
 80067a6:	4770      	bx	lr
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80067a8:	074b      	lsls	r3, r1, #29
 80067aa:	d40d      	bmi.n	80067c8 <I2C_Enable_IRQ+0x58>
  uint32_t tmpisr = 0U;
 80067ac:	2300      	movs	r3, #0
    if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 80067ae:	2211      	movs	r2, #17
 80067b0:	400a      	ands	r2, r1
 80067b2:	2a11      	cmp	r2, #17
 80067b4:	d00a      	beq.n	80067cc <I2C_Enable_IRQ+0x5c>
 80067b6:	2212      	movs	r2, #18
 80067b8:	4011      	ands	r1, r2
    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80067ba:	2912      	cmp	r1, #18
 80067bc:	d009      	beq.n	80067d2 <I2C_Enable_IRQ+0x62>
    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 80067be:	2912      	cmp	r1, #18
 80067c0:	d1ec      	bne.n	800679c <I2C_Enable_IRQ+0x2c>
      tmpisr |= I2C_IT_TCI;
 80067c2:	2240      	movs	r2, #64	; 0x40
 80067c4:	4313      	orrs	r3, r2
 80067c6:	e7e9      	b.n	800679c <I2C_Enable_IRQ+0x2c>
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80067c8:	23b8      	movs	r3, #184	; 0xb8
 80067ca:	e7f0      	b.n	80067ae <I2C_Enable_IRQ+0x3e>
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80067cc:	327f      	adds	r2, #127	; 0x7f
 80067ce:	4313      	orrs	r3, r2
 80067d0:	e7f1      	b.n	80067b6 <I2C_Enable_IRQ+0x46>
      tmpisr |= I2C_IT_STOPI;
 80067d2:	320e      	adds	r2, #14
 80067d4:	4313      	orrs	r3, r2
 80067d6:	e7f2      	b.n	80067be <I2C_Enable_IRQ+0x4e>
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80067d8:	23b8      	movs	r3, #184	; 0xb8
 80067da:	e7d3      	b.n	8006784 <I2C_Enable_IRQ+0x14>
      tmpisr |= I2C_IT_STOPI;
 80067dc:	320e      	adds	r2, #14
 80067de:	4313      	orrs	r3, r2
 80067e0:	e7dc      	b.n	800679c <I2C_Enable_IRQ+0x2c>
 80067e2:	46c0      	nop			; (mov r8, r8)
 80067e4:	080072ed 	.word	0x080072ed
 80067e8:	08007021 	.word	0x08007021

080067ec <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80067ec:	b530      	push	{r4, r5, lr}
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80067ee:	07cb      	lsls	r3, r1, #31
 80067f0:	d509      	bpl.n	8006806 <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if ((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 80067f2:	2341      	movs	r3, #65	; 0x41
 80067f4:	5cc3      	ldrb	r3, [r0, r3]
 80067f6:	2228      	movs	r2, #40	; 0x28
 80067f8:	4013      	ands	r3, r2
 80067fa:	2b28      	cmp	r3, #40	; 0x28
 80067fc:	d001      	beq.n	8006802 <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80067fe:	23f2      	movs	r3, #242	; 0xf2
 8006800:	e002      	b.n	8006808 <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006802:	331a      	adds	r3, #26
 8006804:	e000      	b.n	8006808 <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 8006806:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006808:	078a      	lsls	r2, r1, #30
 800680a:	d509      	bpl.n	8006820 <I2C_Disable_IRQ+0x34>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800680c:	2444      	movs	r4, #68	; 0x44
 800680e:	431c      	orrs	r4, r3

    if ((hi2c->State & HAL_I2C_STATE_LISTEN) != HAL_I2C_STATE_LISTEN)
 8006810:	2241      	movs	r2, #65	; 0x41
 8006812:	5c82      	ldrb	r2, [r0, r2]
 8006814:	2528      	movs	r5, #40	; 0x28
 8006816:	402a      	ands	r2, r5
 8006818:	2a28      	cmp	r2, #40	; 0x28
 800681a:	d015      	beq.n	8006848 <I2C_Disable_IRQ+0x5c>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800681c:	22f4      	movs	r2, #244	; 0xf4
 800681e:	4313      	orrs	r3, r2
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006820:	074a      	lsls	r2, r1, #29
 8006822:	d501      	bpl.n	8006828 <I2C_Disable_IRQ+0x3c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006824:	22b8      	movs	r2, #184	; 0xb8
 8006826:	4313      	orrs	r3, r2
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8006828:	2211      	movs	r2, #17
 800682a:	400a      	ands	r2, r1
 800682c:	2a11      	cmp	r2, #17
 800682e:	d00d      	beq.n	800684c <I2C_Disable_IRQ+0x60>
 8006830:	2212      	movs	r2, #18
 8006832:	4011      	ands	r1, r2
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8006834:	2912      	cmp	r1, #18
 8006836:	d00c      	beq.n	8006852 <I2C_Disable_IRQ+0x66>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 8006838:	2912      	cmp	r1, #18
 800683a:	d00d      	beq.n	8006858 <I2C_Disable_IRQ+0x6c>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800683c:	6801      	ldr	r1, [r0, #0]
 800683e:	680a      	ldr	r2, [r1, #0]
 8006840:	439a      	bics	r2, r3
 8006842:	600a      	str	r2, [r1, #0]

  return HAL_OK;
}
 8006844:	2000      	movs	r0, #0
 8006846:	bd30      	pop	{r4, r5, pc}
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006848:	0023      	movs	r3, r4
 800684a:	e7e9      	b.n	8006820 <I2C_Disable_IRQ+0x34>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800684c:	327f      	adds	r2, #127	; 0x7f
 800684e:	4313      	orrs	r3, r2
 8006850:	e7ee      	b.n	8006830 <I2C_Disable_IRQ+0x44>
    tmpisr |= I2C_IT_STOPI;
 8006852:	320e      	adds	r2, #14
 8006854:	4313      	orrs	r3, r2
 8006856:	e7ef      	b.n	8006838 <I2C_Disable_IRQ+0x4c>
    tmpisr |= I2C_IT_TCI;
 8006858:	2240      	movs	r2, #64	; 0x40
 800685a:	4313      	orrs	r3, r2
 800685c:	e7ee      	b.n	800683c <I2C_Disable_IRQ+0x50>

0800685e <HAL_I2C_MspInit>:
}
 800685e:	4770      	bx	lr

08006860 <HAL_I2C_Init>:
{
 8006860:	b510      	push	{r4, lr}
 8006862:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8006864:	d059      	beq.n	800691a <HAL_I2C_Init+0xba>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006866:	2341      	movs	r3, #65	; 0x41
 8006868:	5cc3      	ldrb	r3, [r0, r3]
 800686a:	2b00      	cmp	r3, #0
 800686c:	d043      	beq.n	80068f6 <HAL_I2C_Init+0x96>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800686e:	2224      	movs	r2, #36	; 0x24
 8006870:	2341      	movs	r3, #65	; 0x41
 8006872:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8006874:	6822      	ldr	r2, [r4, #0]
 8006876:	6813      	ldr	r3, [r2, #0]
 8006878:	2101      	movs	r1, #1
 800687a:	438b      	bics	r3, r1
 800687c:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800687e:	6822      	ldr	r2, [r4, #0]
 8006880:	4b27      	ldr	r3, [pc, #156]	; (8006920 <HAL_I2C_Init+0xc0>)
 8006882:	6861      	ldr	r1, [r4, #4]
 8006884:	400b      	ands	r3, r1
 8006886:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006888:	6822      	ldr	r2, [r4, #0]
 800688a:	6893      	ldr	r3, [r2, #8]
 800688c:	4925      	ldr	r1, [pc, #148]	; (8006924 <HAL_I2C_Init+0xc4>)
 800688e:	400b      	ands	r3, r1
 8006890:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006892:	68e3      	ldr	r3, [r4, #12]
 8006894:	2b01      	cmp	r3, #1
 8006896:	d034      	beq.n	8006902 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006898:	6822      	ldr	r2, [r4, #0]
 800689a:	2384      	movs	r3, #132	; 0x84
 800689c:	021b      	lsls	r3, r3, #8
 800689e:	68a1      	ldr	r1, [r4, #8]
 80068a0:	430b      	orrs	r3, r1
 80068a2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80068a4:	68e3      	ldr	r3, [r4, #12]
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	d032      	beq.n	8006910 <HAL_I2C_Init+0xb0>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80068aa:	6822      	ldr	r2, [r4, #0]
 80068ac:	6851      	ldr	r1, [r2, #4]
 80068ae:	4b1e      	ldr	r3, [pc, #120]	; (8006928 <HAL_I2C_Init+0xc8>)
 80068b0:	430b      	orrs	r3, r1
 80068b2:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80068b4:	6822      	ldr	r2, [r4, #0]
 80068b6:	68d3      	ldr	r3, [r2, #12]
 80068b8:	491a      	ldr	r1, [pc, #104]	; (8006924 <HAL_I2C_Init+0xc4>)
 80068ba:	400b      	ands	r3, r1
 80068bc:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80068be:	6821      	ldr	r1, [r4, #0]
 80068c0:	6923      	ldr	r3, [r4, #16]
 80068c2:	6962      	ldr	r2, [r4, #20]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	69a2      	ldr	r2, [r4, #24]
 80068c8:	0212      	lsls	r2, r2, #8
 80068ca:	4313      	orrs	r3, r2
 80068cc:	60cb      	str	r3, [r1, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80068ce:	6822      	ldr	r2, [r4, #0]
 80068d0:	69e3      	ldr	r3, [r4, #28]
 80068d2:	6a21      	ldr	r1, [r4, #32]
 80068d4:	430b      	orrs	r3, r1
 80068d6:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80068d8:	6822      	ldr	r2, [r4, #0]
 80068da:	6813      	ldr	r3, [r2, #0]
 80068dc:	2101      	movs	r1, #1
 80068de:	430b      	orrs	r3, r1
 80068e0:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068e2:	2300      	movs	r3, #0
 80068e4:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80068e6:	311f      	adds	r1, #31
 80068e8:	2241      	movs	r2, #65	; 0x41
 80068ea:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80068ec:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80068ee:	3201      	adds	r2, #1
 80068f0:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 80068f2:	2000      	movs	r0, #0
}
 80068f4:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80068f6:	2200      	movs	r2, #0
 80068f8:	3340      	adds	r3, #64	; 0x40
 80068fa:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 80068fc:	f7ff ffaf 	bl	800685e <HAL_I2C_MspInit>
 8006900:	e7b5      	b.n	800686e <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006902:	6822      	ldr	r2, [r4, #0]
 8006904:	2380      	movs	r3, #128	; 0x80
 8006906:	021b      	lsls	r3, r3, #8
 8006908:	68a1      	ldr	r1, [r4, #8]
 800690a:	430b      	orrs	r3, r1
 800690c:	6093      	str	r3, [r2, #8]
 800690e:	e7c9      	b.n	80068a4 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006910:	6823      	ldr	r3, [r4, #0]
 8006912:	2280      	movs	r2, #128	; 0x80
 8006914:	0112      	lsls	r2, r2, #4
 8006916:	605a      	str	r2, [r3, #4]
 8006918:	e7c7      	b.n	80068aa <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 800691a:	2001      	movs	r0, #1
 800691c:	e7ea      	b.n	80068f4 <HAL_I2C_Init+0x94>
 800691e:	46c0      	nop			; (mov r8, r8)
 8006920:	f0ffffff 	.word	0xf0ffffff
 8006924:	ffff7fff 	.word	0xffff7fff
 8006928:	02008000 	.word	0x02008000

0800692c <HAL_I2C_Master_Sequential_Transmit_IT>:
{
 800692c:	b530      	push	{r4, r5, lr}
 800692e:	b083      	sub	sp, #12
 8006930:	0004      	movs	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006932:	2041      	movs	r0, #65	; 0x41
 8006934:	5c20      	ldrb	r0, [r4, r0]
 8006936:	2820      	cmp	r0, #32
 8006938:	d002      	beq.n	8006940 <HAL_I2C_Master_Sequential_Transmit_IT+0x14>
    return HAL_BUSY;
 800693a:	2002      	movs	r0, #2
}
 800693c:	b003      	add	sp, #12
 800693e:	bd30      	pop	{r4, r5, pc}
    __HAL_LOCK(hi2c);
 8006940:	3020      	adds	r0, #32
 8006942:	5c20      	ldrb	r0, [r4, r0]
 8006944:	2801      	cmp	r0, #1
 8006946:	d02f      	beq.n	80069a8 <HAL_I2C_Master_Sequential_Transmit_IT+0x7c>
 8006948:	2501      	movs	r5, #1
 800694a:	2040      	movs	r0, #64	; 0x40
 800694c:	5425      	strb	r5, [r4, r0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800694e:	3520      	adds	r5, #32
 8006950:	3001      	adds	r0, #1
 8006952:	5425      	strb	r5, [r4, r0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006954:	3d11      	subs	r5, #17
 8006956:	3001      	adds	r0, #1
 8006958:	5425      	strb	r5, [r4, r0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800695a:	2000      	movs	r0, #0
 800695c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 800695e:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006960:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = (XferOptions & (~I2C_RELOAD_MODE));
 8006962:	4b12      	ldr	r3, [pc, #72]	; (80069ac <HAL_I2C_Master_Sequential_Transmit_IT+0x80>)
 8006964:	9a06      	ldr	r2, [sp, #24]
 8006966:	4013      	ands	r3, r2
 8006968:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800696a:	4b11      	ldr	r3, [pc, #68]	; (80069b0 <HAL_I2C_Master_Sequential_Transmit_IT+0x84>)
 800696c:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800696e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006970:	b29b      	uxth	r3, r3
 8006972:	2bff      	cmp	r3, #255	; 0xff
 8006974:	d914      	bls.n	80069a0 <HAL_I2C_Master_Sequential_Transmit_IT+0x74>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006976:	23ff      	movs	r3, #255	; 0xff
 8006978:	8523      	strh	r3, [r4, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800697a:	2380      	movs	r3, #128	; 0x80
 800697c:	045b      	lsls	r3, r3, #17
    I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, xfermode, xferrequest);
 800697e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8006980:	b2d2      	uxtb	r2, r2
 8006982:	2080      	movs	r0, #128	; 0x80
 8006984:	0180      	lsls	r0, r0, #6
 8006986:	9000      	str	r0, [sp, #0]
 8006988:	0020      	movs	r0, r4
 800698a:	f7ff fedf 	bl	800674c <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 800698e:	2200      	movs	r2, #0
 8006990:	2340      	movs	r3, #64	; 0x40
 8006992:	54e2      	strb	r2, [r4, r3]
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006994:	2101      	movs	r1, #1
 8006996:	0020      	movs	r0, r4
 8006998:	f7ff feea 	bl	8006770 <I2C_Enable_IRQ>
    return HAL_OK;
 800699c:	2000      	movs	r0, #0
 800699e:	e7cd      	b.n	800693c <HAL_I2C_Master_Sequential_Transmit_IT+0x10>
      hi2c->XferSize = hi2c->XferCount;
 80069a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80069a2:	8523      	strh	r3, [r4, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 80069a4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80069a6:	e7ea      	b.n	800697e <HAL_I2C_Master_Sequential_Transmit_IT+0x52>
    __HAL_LOCK(hi2c);
 80069a8:	2002      	movs	r0, #2
 80069aa:	e7c7      	b.n	800693c <HAL_I2C_Master_Sequential_Transmit_IT+0x10>
 80069ac:	feffffff 	.word	0xfeffffff
 80069b0:	0800717d 	.word	0x0800717d

080069b4 <HAL_I2C_Master_Sequential_Receive_IT>:
{
 80069b4:	b530      	push	{r4, r5, lr}
 80069b6:	b083      	sub	sp, #12
 80069b8:	0004      	movs	r4, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80069ba:	2041      	movs	r0, #65	; 0x41
 80069bc:	5c20      	ldrb	r0, [r4, r0]
 80069be:	2820      	cmp	r0, #32
 80069c0:	d002      	beq.n	80069c8 <HAL_I2C_Master_Sequential_Receive_IT+0x14>
    return HAL_BUSY;
 80069c2:	2002      	movs	r0, #2
}
 80069c4:	b003      	add	sp, #12
 80069c6:	bd30      	pop	{r4, r5, pc}
    __HAL_LOCK(hi2c);
 80069c8:	3020      	adds	r0, #32
 80069ca:	5c20      	ldrb	r0, [r4, r0]
 80069cc:	2801      	cmp	r0, #1
 80069ce:	d02f      	beq.n	8006a30 <HAL_I2C_Master_Sequential_Receive_IT+0x7c>
 80069d0:	2501      	movs	r5, #1
 80069d2:	2040      	movs	r0, #64	; 0x40
 80069d4:	5425      	strb	r5, [r4, r0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80069d6:	3521      	adds	r5, #33	; 0x21
 80069d8:	3001      	adds	r0, #1
 80069da:	5425      	strb	r5, [r4, r0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80069dc:	3d12      	subs	r5, #18
 80069de:	3001      	adds	r0, #1
 80069e0:	5425      	strb	r5, [r4, r0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069e2:	2000      	movs	r0, #0
 80069e4:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr    = pData;
 80069e6:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80069e8:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = (XferOptions & (~I2C_RELOAD_MODE));
 80069ea:	4b12      	ldr	r3, [pc, #72]	; (8006a34 <HAL_I2C_Master_Sequential_Receive_IT+0x80>)
 80069ec:	9a06      	ldr	r2, [sp, #24]
 80069ee:	4013      	ands	r3, r2
 80069f0:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 80069f2:	4b11      	ldr	r3, [pc, #68]	; (8006a38 <HAL_I2C_Master_Sequential_Receive_IT+0x84>)
 80069f4:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069f6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	2bff      	cmp	r3, #255	; 0xff
 80069fc:	d914      	bls.n	8006a28 <HAL_I2C_Master_Sequential_Receive_IT+0x74>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80069fe:	23ff      	movs	r3, #255	; 0xff
 8006a00:	8523      	strh	r3, [r4, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8006a02:	2380      	movs	r3, #128	; 0x80
 8006a04:	045b      	lsls	r3, r3, #17
    I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, xfermode, xferrequest);
 8006a06:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8006a08:	b2d2      	uxtb	r2, r2
 8006a0a:	2090      	movs	r0, #144	; 0x90
 8006a0c:	0180      	lsls	r0, r0, #6
 8006a0e:	9000      	str	r0, [sp, #0]
 8006a10:	0020      	movs	r0, r4
 8006a12:	f7ff fe9b 	bl	800674c <I2C_TransferConfig>
    __HAL_UNLOCK(hi2c);
 8006a16:	2200      	movs	r2, #0
 8006a18:	2340      	movs	r3, #64	; 0x40
 8006a1a:	54e2      	strb	r2, [r4, r3]
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006a1c:	2102      	movs	r1, #2
 8006a1e:	0020      	movs	r0, r4
 8006a20:	f7ff fea6 	bl	8006770 <I2C_Enable_IRQ>
    return HAL_OK;
 8006a24:	2000      	movs	r0, #0
 8006a26:	e7cd      	b.n	80069c4 <HAL_I2C_Master_Sequential_Receive_IT+0x10>
      hi2c->XferSize = hi2c->XferCount;
 8006a28:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006a2a:	8523      	strh	r3, [r4, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 8006a2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006a2e:	e7ea      	b.n	8006a06 <HAL_I2C_Master_Sequential_Receive_IT+0x52>
    __HAL_LOCK(hi2c);
 8006a30:	2002      	movs	r0, #2
 8006a32:	e7c7      	b.n	80069c4 <HAL_I2C_Master_Sequential_Receive_IT+0x10>
 8006a34:	feffffff 	.word	0xfeffffff
 8006a38:	0800717d 	.word	0x0800717d

08006a3c <HAL_I2C_Slave_Sequential_Transmit_IT>:
{
 8006a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a3e:	0007      	movs	r7, r0
 8006a40:	000c      	movs	r4, r1
 8006a42:	0015      	movs	r5, r2
 8006a44:	001e      	movs	r6, r3
  if ((hi2c->State & HAL_I2C_STATE_LISTEN) == HAL_I2C_STATE_LISTEN)
 8006a46:	2341      	movs	r3, #65	; 0x41
 8006a48:	5cc3      	ldrb	r3, [r0, r3]
 8006a4a:	2228      	movs	r2, #40	; 0x28
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	2b28      	cmp	r3, #40	; 0x28
 8006a50:	d001      	beq.n	8006a56 <HAL_I2C_Slave_Sequential_Transmit_IT+0x1a>
    return HAL_ERROR;
 8006a52:	2001      	movs	r0, #1
}
 8006a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 8006a56:	2900      	cmp	r1, #0
 8006a58:	d039      	beq.n	8006ace <HAL_I2C_Slave_Sequential_Transmit_IT+0x92>
 8006a5a:	2d00      	cmp	r5, #0
 8006a5c:	d101      	bne.n	8006a62 <HAL_I2C_Slave_Sequential_Transmit_IT+0x26>
      return  HAL_ERROR;
 8006a5e:	2001      	movs	r0, #1
 8006a60:	e7f8      	b.n	8006a54 <HAL_I2C_Slave_Sequential_Transmit_IT+0x18>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006a62:	2105      	movs	r1, #5
 8006a64:	f7ff fec2 	bl	80067ec <I2C_Disable_IRQ>
    __HAL_LOCK(hi2c);
 8006a68:	2340      	movs	r3, #64	; 0x40
 8006a6a:	5cfb      	ldrb	r3, [r7, r3]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d030      	beq.n	8006ad2 <HAL_I2C_Slave_Sequential_Transmit_IT+0x96>
 8006a70:	2201      	movs	r2, #1
 8006a72:	2340      	movs	r3, #64	; 0x40
 8006a74:	54fa      	strb	r2, [r7, r3]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006a76:	3301      	adds	r3, #1
 8006a78:	5cfb      	ldrb	r3, [r7, r3]
 8006a7a:	2b2a      	cmp	r3, #42	; 0x2a
 8006a7c:	d022      	beq.n	8006ac4 <HAL_I2C_Slave_Sequential_Transmit_IT+0x88>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8006a7e:	2229      	movs	r2, #41	; 0x29
 8006a80:	2341      	movs	r3, #65	; 0x41
 8006a82:	54fa      	strb	r2, [r7, r3]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8006a84:	3a09      	subs	r2, #9
 8006a86:	3301      	adds	r3, #1
 8006a88:	54fa      	strb	r2, [r7, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	647b      	str	r3, [r7, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8006a8e:	683a      	ldr	r2, [r7, #0]
 8006a90:	6853      	ldr	r3, [r2, #4]
 8006a92:	4911      	ldr	r1, [pc, #68]	; (8006ad8 <HAL_I2C_Slave_Sequential_Transmit_IT+0x9c>)
 8006a94:	400b      	ands	r3, r1
 8006a96:	6053      	str	r3, [r2, #4]
    hi2c->pBuffPtr    = pData;
 8006a98:	627c      	str	r4, [r7, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a9a:	857d      	strh	r5, [r7, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a9c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006a9e:	853b      	strh	r3, [r7, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8006aa0:	62fe      	str	r6, [r7, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8006aa2:	4b0e      	ldr	r3, [pc, #56]	; (8006adc <HAL_I2C_Slave_Sequential_Transmit_IT+0xa0>)
 8006aa4:	637b      	str	r3, [r7, #52]	; 0x34
    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	699a      	ldr	r2, [r3, #24]
 8006aaa:	03d2      	lsls	r2, r2, #15
 8006aac:	d501      	bpl.n	8006ab2 <HAL_I2C_Slave_Sequential_Transmit_IT+0x76>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006aae:	2208      	movs	r2, #8
 8006ab0:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	2340      	movs	r3, #64	; 0x40
 8006ab6:	54fa      	strb	r2, [r7, r3]
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8006ab8:	2105      	movs	r1, #5
 8006aba:	0038      	movs	r0, r7
 8006abc:	f7ff fe58 	bl	8006770 <I2C_Enable_IRQ>
    return HAL_OK;
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	e7c7      	b.n	8006a54 <HAL_I2C_Slave_Sequential_Transmit_IT+0x18>
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006ac4:	2102      	movs	r1, #2
 8006ac6:	0038      	movs	r0, r7
 8006ac8:	f7ff fe90 	bl	80067ec <I2C_Disable_IRQ>
 8006acc:	e7d7      	b.n	8006a7e <HAL_I2C_Slave_Sequential_Transmit_IT+0x42>
      return  HAL_ERROR;
 8006ace:	2001      	movs	r0, #1
 8006ad0:	e7c0      	b.n	8006a54 <HAL_I2C_Slave_Sequential_Transmit_IT+0x18>
    __HAL_LOCK(hi2c);
 8006ad2:	2002      	movs	r0, #2
 8006ad4:	e7be      	b.n	8006a54 <HAL_I2C_Slave_Sequential_Transmit_IT+0x18>
 8006ad6:	46c0      	nop			; (mov r8, r8)
 8006ad8:	ffff7fff 	.word	0xffff7fff
 8006adc:	08006ee1 	.word	0x08006ee1

08006ae0 <HAL_I2C_EnableListen_IT>:
{
 8006ae0:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ae2:	2341      	movs	r3, #65	; 0x41
 8006ae4:	5cc3      	ldrb	r3, [r0, r3]
 8006ae6:	2b20      	cmp	r3, #32
 8006ae8:	d001      	beq.n	8006aee <HAL_I2C_EnableListen_IT+0xe>
    return HAL_BUSY;
 8006aea:	2002      	movs	r0, #2
}
 8006aec:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006aee:	2228      	movs	r2, #40	; 0x28
 8006af0:	3321      	adds	r3, #33	; 0x21
 8006af2:	54c2      	strb	r2, [r0, r3]
    hi2c->XferISR = I2C_Slave_ISR_IT;
 8006af4:	4b03      	ldr	r3, [pc, #12]	; (8006b04 <HAL_I2C_EnableListen_IT+0x24>)
 8006af6:	6343      	str	r3, [r0, #52]	; 0x34
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006af8:	2104      	movs	r1, #4
 8006afa:	f7ff fe39 	bl	8006770 <I2C_Enable_IRQ>
    return HAL_OK;
 8006afe:	2000      	movs	r0, #0
 8006b00:	e7f4      	b.n	8006aec <HAL_I2C_EnableListen_IT+0xc>
 8006b02:	46c0      	nop			; (mov r8, r8)
 8006b04:	08006ee1 	.word	0x08006ee1

08006b08 <HAL_I2C_EV_IRQHandler>:
{
 8006b08:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006b0a:	6803      	ldr	r3, [r0, #0]
 8006b0c:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006b0e:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8006b10:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d000      	beq.n	8006b18 <HAL_I2C_EV_IRQHandler+0x10>
    hi2c->XferISR(hi2c, itflags, itsources);
 8006b16:	4798      	blx	r3
}
 8006b18:	bd10      	pop	{r4, pc}

08006b1a <I2C_ITMasterSequentialCplt>:
{
 8006b1a:	b570      	push	{r4, r5, r6, lr}
 8006b1c:	0004      	movs	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b1e:	2200      	movs	r2, #0
 8006b20:	2342      	movs	r3, #66	; 0x42
 8006b22:	54c2      	strb	r2, [r0, r3]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006b24:	3b01      	subs	r3, #1
 8006b26:	5cc3      	ldrb	r3, [r0, r3]
 8006b28:	2b21      	cmp	r3, #33	; 0x21
 8006b2a:	d00f      	beq.n	8006b4c <I2C_ITMasterSequentialCplt+0x32>
    hi2c->State         = HAL_I2C_STATE_READY;
 8006b2c:	2220      	movs	r2, #32
 8006b2e:	2341      	movs	r3, #65	; 0x41
 8006b30:	54c2      	strb	r2, [r0, r3]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006b32:	3b2f      	subs	r3, #47	; 0x2f
 8006b34:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006b36:	2500      	movs	r5, #0
 8006b38:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006b3a:	2102      	movs	r1, #2
 8006b3c:	f7ff fe56 	bl	80067ec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006b40:	2340      	movs	r3, #64	; 0x40
 8006b42:	54e5      	strb	r5, [r4, r3]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8006b44:	0020      	movs	r0, r4
 8006b46:	f002 f95f 	bl	8008e08 <HAL_I2C_MasterRxCpltCallback>
}
 8006b4a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State         = HAL_I2C_STATE_READY;
 8006b4c:	3220      	adds	r2, #32
 8006b4e:	3320      	adds	r3, #32
 8006b50:	54c2      	strb	r2, [r0, r3]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006b52:	3b30      	subs	r3, #48	; 0x30
 8006b54:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006b56:	2500      	movs	r5, #0
 8006b58:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006b5a:	2101      	movs	r1, #1
 8006b5c:	f7ff fe46 	bl	80067ec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006b60:	2340      	movs	r3, #64	; 0x40
 8006b62:	54e5      	strb	r5, [r4, r3]
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8006b64:	0020      	movs	r0, r4
 8006b66:	f002 f927 	bl	8008db8 <HAL_I2C_MasterTxCpltCallback>
 8006b6a:	e7ee      	b.n	8006b4a <I2C_ITMasterSequentialCplt+0x30>

08006b6c <I2C_ITSlaveSequentialCplt>:
{
 8006b6c:	b510      	push	{r4, lr}
 8006b6e:	0004      	movs	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b70:	2200      	movs	r2, #0
 8006b72:	2342      	movs	r3, #66	; 0x42
 8006b74:	54c2      	strb	r2, [r0, r3]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006b76:	3b01      	subs	r3, #1
 8006b78:	5cc3      	ldrb	r3, [r0, r3]
 8006b7a:	2b29      	cmp	r3, #41	; 0x29
 8006b7c:	d004      	beq.n	8006b88 <I2C_ITSlaveSequentialCplt+0x1c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006b7e:	2341      	movs	r3, #65	; 0x41
 8006b80:	5cc3      	ldrb	r3, [r0, r3]
 8006b82:	2b2a      	cmp	r3, #42	; 0x2a
 8006b84:	d00f      	beq.n	8006ba6 <I2C_ITSlaveSequentialCplt+0x3a>
}
 8006b86:	bd10      	pop	{r4, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006b88:	3228      	adds	r2, #40	; 0x28
 8006b8a:	3318      	adds	r3, #24
 8006b8c:	54c2      	strb	r2, [r0, r3]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006b8e:	3b20      	subs	r3, #32
 8006b90:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006b92:	2101      	movs	r1, #1
 8006b94:	f7ff fe2a 	bl	80067ec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006b98:	2200      	movs	r2, #0
 8006b9a:	2340      	movs	r3, #64	; 0x40
 8006b9c:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006b9e:	0020      	movs	r0, r4
 8006ba0:	f002 f97d 	bl	8008e9e <HAL_I2C_SlaveTxCpltCallback>
 8006ba4:	e7ef      	b.n	8006b86 <I2C_ITSlaveSequentialCplt+0x1a>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006ba6:	2228      	movs	r2, #40	; 0x28
 8006ba8:	3317      	adds	r3, #23
 8006baa:	54c2      	strb	r2, [r0, r3]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006bac:	3b1f      	subs	r3, #31
 8006bae:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006bb0:	2102      	movs	r1, #2
 8006bb2:	f7ff fe1b 	bl	80067ec <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	2340      	movs	r3, #64	; 0x40
 8006bba:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006bbc:	0020      	movs	r0, r4
 8006bbe:	f002 f975 	bl	8008eac <HAL_I2C_SlaveRxCpltCallback>
}
 8006bc2:	e7e0      	b.n	8006b86 <I2C_ITSlaveSequentialCplt+0x1a>

08006bc4 <I2C_ITAddrCplt>:
{
 8006bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bc6:	0004      	movs	r4, r0
  if ((hi2c->State & HAL_I2C_STATE_LISTEN) == HAL_I2C_STATE_LISTEN)
 8006bc8:	2341      	movs	r3, #65	; 0x41
 8006bca:	5cc3      	ldrb	r3, [r0, r3]
 8006bcc:	2228      	movs	r2, #40	; 0x28
 8006bce:	4013      	ands	r3, r2
 8006bd0:	2b28      	cmp	r3, #40	; 0x28
 8006bd2:	d006      	beq.n	8006be2 <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006bd4:	6803      	ldr	r3, [r0, #0]
 8006bd6:	2208      	movs	r2, #8
 8006bd8:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006bda:	2200      	movs	r2, #0
 8006bdc:	2340      	movs	r3, #64	; 0x40
 8006bde:	54c2      	strb	r2, [r0, r3]
}
 8006be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 8006be2:	6803      	ldr	r3, [r0, #0]
 8006be4:	699e      	ldr	r6, [r3, #24]
 8006be6:	0c36      	lsrs	r6, r6, #16
 8006be8:	3a27      	subs	r2, #39	; 0x27
 8006bea:	4016      	ands	r6, r2
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006bec:	699a      	ldr	r2, [r3, #24]
 8006bee:	0c12      	lsrs	r2, r2, #16
 8006bf0:	27fe      	movs	r7, #254	; 0xfe
 8006bf2:	403a      	ands	r2, r7
 8006bf4:	0015      	movs	r5, r2
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006bf6:	689a      	ldr	r2, [r3, #8]
 8006bf8:	0592      	lsls	r2, r2, #22
 8006bfa:	0d92      	lsrs	r2, r2, #22
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006bfc:	68d8      	ldr	r0, [r3, #12]
 8006bfe:	4007      	ands	r7, r0
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006c00:	68e1      	ldr	r1, [r4, #12]
 8006c02:	2902      	cmp	r1, #2
 8006c04:	d122      	bne.n	8006c4c <I2C_ITAddrCplt+0x88>
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8006c06:	09d0      	lsrs	r0, r2, #7
 8006c08:	4045      	eors	r5, r0
 8006c0a:	3104      	adds	r1, #4
 8006c0c:	4229      	tst	r1, r5
 8006c0e:	d110      	bne.n	8006c32 <I2C_ITAddrCplt+0x6e>
        hi2c->AddrEventCount++;
 8006c10:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006c12:	3101      	adds	r1, #1
 8006c14:	64a1      	str	r1, [r4, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006c16:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006c18:	2902      	cmp	r1, #2
 8006c1a:	d1e1      	bne.n	8006be0 <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	64a1      	str	r1, [r4, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006c20:	2008      	movs	r0, #8
 8006c22:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8006c24:	2340      	movs	r3, #64	; 0x40
 8006c26:	54e1      	strb	r1, [r4, r3]
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006c28:	0031      	movs	r1, r6
 8006c2a:	0020      	movs	r0, r4
 8006c2c:	f002 f927 	bl	8008e7e <HAL_I2C_AddrCallback>
 8006c30:	e7d6      	b.n	8006be0 <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006c32:	2104      	movs	r1, #4
 8006c34:	0020      	movs	r0, r4
 8006c36:	f7ff fdd9 	bl	80067ec <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	2340      	movs	r3, #64	; 0x40
 8006c3e:	54e2      	strb	r2, [r4, r3]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006c40:	003a      	movs	r2, r7
 8006c42:	0031      	movs	r1, r6
 8006c44:	0020      	movs	r0, r4
 8006c46:	f002 f91a 	bl	8008e7e <HAL_I2C_AddrCallback>
 8006c4a:	e7c9      	b.n	8006be0 <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006c4c:	2104      	movs	r1, #4
 8006c4e:	0020      	movs	r0, r4
 8006c50:	f7ff fdcc 	bl	80067ec <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006c54:	2200      	movs	r2, #0
 8006c56:	2340      	movs	r3, #64	; 0x40
 8006c58:	54e2      	strb	r2, [r4, r3]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006c5a:	002a      	movs	r2, r5
 8006c5c:	0031      	movs	r1, r6
 8006c5e:	0020      	movs	r0, r4
 8006c60:	f002 f90d 	bl	8008e7e <HAL_I2C_AddrCallback>
 8006c64:	e7bc      	b.n	8006be0 <I2C_ITAddrCplt+0x1c>
	...

08006c68 <I2C_ITListenCplt>:
{
 8006c68:	b510      	push	{r4, lr}
 8006c6a:	0004      	movs	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c6c:	4b16      	ldr	r3, [pc, #88]	; (8006cc8 <I2C_ITListenCplt+0x60>)
 8006c6e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c70:	2300      	movs	r3, #0
 8006c72:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006c74:	2020      	movs	r0, #32
 8006c76:	2241      	movs	r2, #65	; 0x41
 8006c78:	54a0      	strb	r0, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c7a:	3201      	adds	r2, #1
 8006c7c:	54a3      	strb	r3, [r4, r2]
  hi2c->XferISR = NULL;
 8006c7e:	6363      	str	r3, [r4, #52]	; 0x34
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 8006c80:	074b      	lsls	r3, r1, #29
 8006c82:	d512      	bpl.n	8006caa <I2C_ITListenCplt+0x42>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8006c84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c86:	1c5a      	adds	r2, r3, #1
 8006c88:	6262      	str	r2, [r4, #36]	; 0x24
 8006c8a:	6822      	ldr	r2, [r4, #0]
 8006c8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006c8e:	701a      	strb	r2, [r3, #0]
    if ((hi2c->XferSize > 0U))
 8006c90:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d009      	beq.n	8006caa <I2C_ITListenCplt+0x42>
      hi2c->XferSize--;
 8006c96:	3b01      	subs	r3, #1
 8006c98:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8006c9a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ca2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006ca4:	2204      	movs	r2, #4
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	6463      	str	r3, [r4, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006caa:	2107      	movs	r1, #7
 8006cac:	0020      	movs	r0, r4
 8006cae:	f7ff fd9d 	bl	80067ec <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cb2:	6823      	ldr	r3, [r4, #0]
 8006cb4:	2210      	movs	r2, #16
 8006cb6:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8006cb8:	2200      	movs	r2, #0
 8006cba:	2340      	movs	r3, #64	; 0x40
 8006cbc:	54e2      	strb	r2, [r4, r3]
  HAL_I2C_ListenCpltCallback(hi2c);
 8006cbe:	0020      	movs	r0, r4
 8006cc0:	f002 f8fb 	bl	8008eba <HAL_I2C_ListenCpltCallback>
}
 8006cc4:	bd10      	pop	{r4, pc}
 8006cc6:	46c0      	nop			; (mov r8, r8)
 8006cc8:	ffff0000 	.word	0xffff0000

08006ccc <HAL_I2C_MemTxCpltCallback>:
}
 8006ccc:	4770      	bx	lr

08006cce <HAL_I2C_MemRxCpltCallback>:
}
 8006cce:	4770      	bx	lr

08006cd0 <I2C_ITError>:
{
 8006cd0:	b510      	push	{r4, lr}
 8006cd2:	0004      	movs	r4, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	2242      	movs	r2, #66	; 0x42
 8006cd8:	5483      	strb	r3, [r0, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006cda:	4a36      	ldr	r2, [pc, #216]	; (8006db4 <I2C_ITError+0xe4>)
 8006cdc:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006cde:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8006ce0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006ce2:	4319      	orrs	r1, r3
 8006ce4:	6441      	str	r1, [r0, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 8006ce6:	2341      	movs	r3, #65	; 0x41
 8006ce8:	5cc3      	ldrb	r3, [r0, r3]
 8006cea:	2b28      	cmp	r3, #40	; 0x28
 8006cec:	d015      	beq.n	8006d1a <I2C_ITError+0x4a>
      (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006cee:	2341      	movs	r3, #65	; 0x41
 8006cf0:	5cc3      	ldrb	r3, [r0, r3]
  if ((hi2c->State == HAL_I2C_STATE_LISTEN)         ||
 8006cf2:	2b29      	cmp	r3, #41	; 0x29
 8006cf4:	d011      	beq.n	8006d1a <I2C_ITError+0x4a>
      (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006cf6:	2341      	movs	r3, #65	; 0x41
 8006cf8:	5cc3      	ldrb	r3, [r0, r3]
      (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006cfa:	2b2a      	cmp	r3, #42	; 0x2a
 8006cfc:	d00d      	beq.n	8006d1a <I2C_ITError+0x4a>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006cfe:	2107      	movs	r1, #7
 8006d00:	f7ff fd74 	bl	80067ec <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006d04:	2341      	movs	r3, #65	; 0x41
 8006d06:	5ce3      	ldrb	r3, [r4, r3]
 8006d08:	2b60      	cmp	r3, #96	; 0x60
 8006d0a:	d002      	beq.n	8006d12 <I2C_ITError+0x42>
      hi2c->State         = HAL_I2C_STATE_READY;
 8006d0c:	2220      	movs	r2, #32
 8006d0e:	2341      	movs	r3, #65	; 0x41
 8006d10:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d12:	2300      	movs	r3, #0
 8006d14:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006d16:	6363      	str	r3, [r4, #52]	; 0x34
 8006d18:	e00a      	b.n	8006d30 <I2C_ITError+0x60>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006d1a:	2103      	movs	r1, #3
 8006d1c:	0020      	movs	r0, r4
 8006d1e:	f7ff fd65 	bl	80067ec <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006d22:	2228      	movs	r2, #40	; 0x28
 8006d24:	2341      	movs	r3, #65	; 0x41
 8006d26:	54e2      	strb	r2, [r4, r3]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006d2c:	4b22      	ldr	r3, [pc, #136]	; (8006db8 <I2C_ITError+0xe8>)
 8006d2e:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006d30:	6823      	ldr	r3, [r4, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	0452      	lsls	r2, r2, #17
 8006d36:	d40d      	bmi.n	8006d54 <I2C_ITError+0x84>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	0412      	lsls	r2, r2, #16
 8006d3c:	d41d      	bmi.n	8006d7a <I2C_ITError+0xaa>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006d3e:	2341      	movs	r3, #65	; 0x41
 8006d40:	5ce3      	ldrb	r3, [r4, r3]
 8006d42:	2b60      	cmp	r3, #96	; 0x60
 8006d44:	d02c      	beq.n	8006da0 <I2C_ITError+0xd0>
    __HAL_UNLOCK(hi2c);
 8006d46:	2200      	movs	r2, #0
 8006d48:	2340      	movs	r3, #64	; 0x40
 8006d4a:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_ErrorCallback(hi2c);
 8006d4c:	0020      	movs	r0, r4
 8006d4e:	f002 f874 	bl	8008e3a <HAL_I2C_ErrorCallback>
}
 8006d52:	bd10      	pop	{r4, pc}
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	4919      	ldr	r1, [pc, #100]	; (8006dbc <I2C_ITError+0xec>)
 8006d58:	400a      	ands	r2, r1
 8006d5a:	601a      	str	r2, [r3, #0]
    hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006d5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006d5e:	4a18      	ldr	r2, [pc, #96]	; (8006dc0 <I2C_ITError+0xf0>)
 8006d60:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 8006d62:	2200      	movs	r2, #0
 8006d64:	2340      	movs	r3, #64	; 0x40
 8006d66:	54e2      	strb	r2, [r4, r3]
    if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006d68:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006d6a:	f7ff fcbb 	bl	80066e4 <HAL_DMA_Abort_IT>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	d0ef      	beq.n	8006d52 <I2C_ITError+0x82>
      hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006d72:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006d74:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006d76:	4798      	blx	r3
 8006d78:	e7eb      	b.n	8006d52 <I2C_ITError+0x82>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	4911      	ldr	r1, [pc, #68]	; (8006dc4 <I2C_ITError+0xf4>)
 8006d7e:	400a      	ands	r2, r1
 8006d80:	601a      	str	r2, [r3, #0]
    hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006d82:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006d84:	4a0e      	ldr	r2, [pc, #56]	; (8006dc0 <I2C_ITError+0xf0>)
 8006d86:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 8006d88:	2200      	movs	r2, #0
 8006d8a:	2340      	movs	r3, #64	; 0x40
 8006d8c:	54e2      	strb	r2, [r4, r3]
    if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006d8e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006d90:	f7ff fca8 	bl	80066e4 <HAL_DMA_Abort_IT>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	d0dc      	beq.n	8006d52 <I2C_ITError+0x82>
      hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006d98:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006d9a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006d9c:	4798      	blx	r3
 8006d9e:	e7d8      	b.n	8006d52 <I2C_ITError+0x82>
    hi2c->State = HAL_I2C_STATE_READY;
 8006da0:	2220      	movs	r2, #32
 8006da2:	3b1f      	subs	r3, #31
 8006da4:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hi2c);
 8006da6:	2200      	movs	r2, #0
 8006da8:	3b01      	subs	r3, #1
 8006daa:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_AbortCpltCallback(hi2c);
 8006dac:	0020      	movs	r0, r4
 8006dae:	f002 f907 	bl	8008fc0 <HAL_I2C_AbortCpltCallback>
 8006db2:	e7ce      	b.n	8006d52 <I2C_ITError+0x82>
 8006db4:	ffff0000 	.word	0xffff0000
 8006db8:	08006ee1 	.word	0x08006ee1
 8006dbc:	ffffbfff 	.word	0xffffbfff
 8006dc0:	08007429 	.word	0x08007429
 8006dc4:	ffff7fff 	.word	0xffff7fff

08006dc8 <I2C_ITSlaveCplt>:
{
 8006dc8:	b570      	push	{r4, r5, r6, lr}
 8006dca:	0004      	movs	r4, r0
 8006dcc:	000d      	movs	r5, r1
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006dce:	6803      	ldr	r3, [r0, #0]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	61da      	str	r2, [r3, #28]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006dd4:	6803      	ldr	r3, [r0, #0]
 8006dd6:	3a18      	subs	r2, #24
 8006dd8:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8006dda:	2107      	movs	r1, #7
 8006ddc:	f7ff fd06 	bl	80067ec <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006de0:	6822      	ldr	r2, [r4, #0]
 8006de2:	6851      	ldr	r1, [r2, #4]
 8006de4:	2380      	movs	r3, #128	; 0x80
 8006de6:	021b      	lsls	r3, r3, #8
 8006de8:	430b      	orrs	r3, r1
 8006dea:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8006dec:	6822      	ldr	r2, [r4, #0]
 8006dee:	6853      	ldr	r3, [r2, #4]
 8006df0:	4939      	ldr	r1, [pc, #228]	; (8006ed8 <I2C_ITSlaveCplt+0x110>)
 8006df2:	400b      	ands	r3, r1
 8006df4:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8006df6:	0020      	movs	r0, r4
 8006df8:	f7ff fc99 	bl	800672e <I2C_Flush_TXDR>
  if (((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 8006dfc:	6822      	ldr	r2, [r4, #0]
 8006dfe:	6813      	ldr	r3, [r2, #0]
 8006e00:	045b      	lsls	r3, r3, #17
 8006e02:	d402      	bmi.n	8006e0a <I2C_ITSlaveCplt+0x42>
      ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN))
 8006e04:	6813      	ldr	r3, [r2, #0]
  if (((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) ||
 8006e06:	041b      	lsls	r3, r3, #16
 8006e08:	d508      	bpl.n	8006e1c <I2C_ITSlaveCplt+0x54>
    hi2c->XferCount = I2C_GET_DMA_REMAIN_DATA(hi2c);
 8006e0a:	2341      	movs	r3, #65	; 0x41
 8006e0c:	5ce3      	ldrb	r3, [r4, r3]
 8006e0e:	2b21      	cmp	r3, #33	; 0x21
 8006e10:	d03a      	beq.n	8006e88 <I2C_ITSlaveCplt+0xc0>
 8006e12:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8006e1c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d003      	beq.n	8006e2c <I2C_ITSlaveCplt+0x64>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e24:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006e26:	2104      	movs	r1, #4
 8006e28:	430b      	orrs	r3, r1
 8006e2a:	6463      	str	r3, [r4, #68]	; 0x44
  if (((ITFlags & I2C_FLAG_RXNE) != RESET))
 8006e2c:	076b      	lsls	r3, r5, #29
 8006e2e:	d511      	bpl.n	8006e54 <I2C_ITSlaveCplt+0x8c>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8006e30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e32:	1c59      	adds	r1, r3, #1
 8006e34:	6261      	str	r1, [r4, #36]	; 0x24
 8006e36:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006e38:	701a      	strb	r2, [r3, #0]
    if ((hi2c->XferSize > 0U))
 8006e3a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d009      	beq.n	8006e54 <I2C_ITSlaveCplt+0x8c>
      hi2c->XferSize--;
 8006e40:	3b01      	subs	r3, #1
 8006e42:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8006e44:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006e46:	3b01      	subs	r3, #1
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e4c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006e4e:	2204      	movs	r2, #4
 8006e50:	4313      	orrs	r3, r2
 8006e52:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e54:	2300      	movs	r3, #0
 8006e56:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e58:	2242      	movs	r2, #66	; 0x42
 8006e5a:	54a3      	strb	r3, [r4, r2]
  hi2c->XferISR = NULL;
 8006e5c:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006e5e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d116      	bne.n	8006e92 <I2C_ITSlaveCplt+0xca>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006e64:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006e66:	4b1d      	ldr	r3, [pc, #116]	; (8006edc <I2C_ITSlaveCplt+0x114>)
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d11f      	bne.n	8006eac <I2C_ITSlaveCplt+0xe4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006e6c:	2341      	movs	r3, #65	; 0x41
 8006e6e:	5ce3      	ldrb	r3, [r4, r3]
 8006e70:	2b22      	cmp	r3, #34	; 0x22
 8006e72:	d026      	beq.n	8006ec2 <I2C_ITSlaveCplt+0xfa>
    hi2c->State = HAL_I2C_STATE_READY;
 8006e74:	2220      	movs	r2, #32
 8006e76:	2341      	movs	r3, #65	; 0x41
 8006e78:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hi2c);
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	3b01      	subs	r3, #1
 8006e7e:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006e80:	0020      	movs	r0, r4
 8006e82:	f002 f80c 	bl	8008e9e <HAL_I2C_SlaveTxCpltCallback>
}
 8006e86:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->XferCount = I2C_GET_DMA_REMAIN_DATA(hi2c);
 8006e88:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	e7c3      	b.n	8006e1a <I2C_ITSlaveCplt+0x52>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006e92:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006e94:	0020      	movs	r0, r4
 8006e96:	f7ff ff1b 	bl	8006cd0 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006e9a:	2341      	movs	r3, #65	; 0x41
 8006e9c:	5ce3      	ldrb	r3, [r4, r3]
 8006e9e:	2b28      	cmp	r3, #40	; 0x28
 8006ea0:	d1f1      	bne.n	8006e86 <I2C_ITSlaveCplt+0xbe>
      I2C_ITListenCplt(hi2c, ITFlags);
 8006ea2:	0029      	movs	r1, r5
 8006ea4:	0020      	movs	r0, r4
 8006ea6:	f7ff fedf 	bl	8006c68 <I2C_ITListenCplt>
 8006eaa:	e7ec      	b.n	8006e86 <I2C_ITSlaveCplt+0xbe>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006eac:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006eae:	2220      	movs	r2, #32
 8006eb0:	2341      	movs	r3, #65	; 0x41
 8006eb2:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hi2c);
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_ListenCpltCallback(hi2c);
 8006eba:	0020      	movs	r0, r4
 8006ebc:	f001 fffd 	bl	8008eba <HAL_I2C_ListenCpltCallback>
 8006ec0:	e7e1      	b.n	8006e86 <I2C_ITSlaveCplt+0xbe>
    hi2c->State = HAL_I2C_STATE_READY;
 8006ec2:	2220      	movs	r2, #32
 8006ec4:	331f      	adds	r3, #31
 8006ec6:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hi2c);
 8006ec8:	2200      	movs	r2, #0
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	54e2      	strb	r2, [r4, r3]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ece:	0020      	movs	r0, r4
 8006ed0:	f001 ffec 	bl	8008eac <HAL_I2C_SlaveRxCpltCallback>
 8006ed4:	e7d7      	b.n	8006e86 <I2C_ITSlaveCplt+0xbe>
 8006ed6:	46c0      	nop			; (mov r8, r8)
 8006ed8:	fe00e800 	.word	0xfe00e800
 8006edc:	ffff0000 	.word	0xffff0000

08006ee0 <I2C_Slave_ISR_IT>:
{
 8006ee0:	b570      	push	{r4, r5, r6, lr}
 8006ee2:	0004      	movs	r4, r0
 8006ee4:	000d      	movs	r5, r1
 8006ee6:	0016      	movs	r6, r2
  __HAL_LOCK(hi2c);
 8006ee8:	2340      	movs	r3, #64	; 0x40
 8006eea:	5cc3      	ldrb	r3, [r0, r3]
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d100      	bne.n	8006ef2 <I2C_Slave_ISR_IT+0x12>
 8006ef0:	e092      	b.n	8007018 <I2C_Slave_ISR_IT+0x138>
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	2340      	movs	r3, #64	; 0x40
 8006ef6:	54c2      	strb	r2, [r0, r3]
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8006ef8:	06cb      	lsls	r3, r1, #27
 8006efa:	d53c      	bpl.n	8006f76 <I2C_Slave_ISR_IT+0x96>
 8006efc:	06f3      	lsls	r3, r6, #27
 8006efe:	d53a      	bpl.n	8006f76 <I2C_Slave_ISR_IT+0x96>
    if (hi2c->XferCount == 0U)
 8006f00:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d126      	bne.n	8006f56 <I2C_Slave_ISR_IT+0x76>
      if (((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 8006f08:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006f0a:	2380      	movs	r3, #128	; 0x80
 8006f0c:	049b      	lsls	r3, r3, #18
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d00e      	beq.n	8006f30 <I2C_Slave_ISR_IT+0x50>
 8006f12:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d00b      	beq.n	8006f30 <I2C_Slave_ISR_IT+0x50>
      else if ((hi2c->XferOptions != I2C_NO_OPTION_FRAME) && (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006f18:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006f1a:	4b40      	ldr	r3, [pc, #256]	; (800701c <I2C_Slave_ISR_IT+0x13c>)
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d003      	beq.n	8006f28 <I2C_Slave_ISR_IT+0x48>
 8006f20:	2341      	movs	r3, #65	; 0x41
 8006f22:	5ce3      	ldrb	r3, [r4, r3]
 8006f24:	2b29      	cmp	r3, #41	; 0x29
 8006f26:	d00c      	beq.n	8006f42 <I2C_Slave_ISR_IT+0x62>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f28:	6823      	ldr	r3, [r4, #0]
 8006f2a:	2210      	movs	r2, #16
 8006f2c:	61da      	str	r2, [r3, #28]
 8006f2e:	e019      	b.n	8006f64 <I2C_Slave_ISR_IT+0x84>
          (hi2c->State == HAL_I2C_STATE_LISTEN))
 8006f30:	2341      	movs	r3, #65	; 0x41
 8006f32:	5ce3      	ldrb	r3, [r4, r3]
      if (((hi2c->XferOptions == I2C_FIRST_AND_LAST_FRAME) || (hi2c->XferOptions == I2C_LAST_FRAME)) && \
 8006f34:	2b28      	cmp	r3, #40	; 0x28
 8006f36:	d1ef      	bne.n	8006f18 <I2C_Slave_ISR_IT+0x38>
        I2C_ITListenCplt(hi2c, ITFlags);
 8006f38:	0029      	movs	r1, r5
 8006f3a:	0020      	movs	r0, r4
 8006f3c:	f7ff fe94 	bl	8006c68 <I2C_ITListenCplt>
 8006f40:	e010      	b.n	8006f64 <I2C_Slave_ISR_IT+0x84>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	2210      	movs	r2, #16
 8006f46:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8006f48:	0020      	movs	r0, r4
 8006f4a:	f7ff fbf0 	bl	800672e <I2C_Flush_TXDR>
        I2C_ITSlaveSequentialCplt(hi2c);
 8006f4e:	0020      	movs	r0, r4
 8006f50:	f7ff fe0c 	bl	8006b6c <I2C_ITSlaveSequentialCplt>
 8006f54:	e006      	b.n	8006f64 <I2C_Slave_ISR_IT+0x84>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f56:	6803      	ldr	r3, [r0, #0]
 8006f58:	2210      	movs	r2, #16
 8006f5a:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f5c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006f5e:	3a0c      	subs	r2, #12
 8006f60:	4313      	orrs	r3, r2
 8006f62:	6443      	str	r3, [r0, #68]	; 0x44
  if (((ITFlags & I2C_FLAG_STOPF) != RESET) && ((ITSources & I2C_IT_STOPI) != RESET))
 8006f64:	06ab      	lsls	r3, r5, #26
 8006f66:	d501      	bpl.n	8006f6c <I2C_Slave_ISR_IT+0x8c>
 8006f68:	06b3      	lsls	r3, r6, #26
 8006f6a:	d450      	bmi.n	800700e <I2C_Slave_ISR_IT+0x12e>
  __HAL_UNLOCK(hi2c);
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	2340      	movs	r3, #64	; 0x40
 8006f70:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8006f72:	2000      	movs	r0, #0
}
 8006f74:	bd70      	pop	{r4, r5, r6, pc}
  else if (((ITFlags & I2C_FLAG_RXNE) != RESET) && ((ITSources & I2C_IT_RXI) != RESET))
 8006f76:	076b      	lsls	r3, r5, #29
 8006f78:	d51e      	bpl.n	8006fb8 <I2C_Slave_ISR_IT+0xd8>
 8006f7a:	0773      	lsls	r3, r6, #29
 8006f7c:	d51c      	bpl.n	8006fb8 <I2C_Slave_ISR_IT+0xd8>
    if (hi2c->XferCount > 0U)
 8006f7e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00c      	beq.n	8006fa0 <I2C_Slave_ISR_IT+0xc0>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8006f86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f88:	1c5a      	adds	r2, r3, #1
 8006f8a:	6262      	str	r2, [r4, #36]	; 0x24
 8006f8c:	6822      	ldr	r2, [r4, #0]
 8006f8e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006f90:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8006f92:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006f94:	3b01      	subs	r3, #1
 8006f96:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8006f98:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8006fa0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1dd      	bne.n	8006f64 <I2C_Slave_ISR_IT+0x84>
        (hi2c->XferOptions != I2C_NO_OPTION_FRAME))
 8006fa8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    if ((hi2c->XferCount == 0U) && \
 8006faa:	4b1c      	ldr	r3, [pc, #112]	; (800701c <I2C_Slave_ISR_IT+0x13c>)
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d0d9      	beq.n	8006f64 <I2C_Slave_ISR_IT+0x84>
      I2C_ITSlaveSequentialCplt(hi2c);
 8006fb0:	0020      	movs	r0, r4
 8006fb2:	f7ff fddb 	bl	8006b6c <I2C_ITSlaveSequentialCplt>
 8006fb6:	e7d5      	b.n	8006f64 <I2C_Slave_ISR_IT+0x84>
  else if (((ITFlags & I2C_FLAG_ADDR) != RESET) && ((ITSources & I2C_IT_ADDRI) != RESET))
 8006fb8:	072b      	lsls	r3, r5, #28
 8006fba:	d501      	bpl.n	8006fc0 <I2C_Slave_ISR_IT+0xe0>
 8006fbc:	0733      	lsls	r3, r6, #28
 8006fbe:	d415      	bmi.n	8006fec <I2C_Slave_ISR_IT+0x10c>
  else if (((ITFlags & I2C_FLAG_TXIS) != RESET) && ((ITSources & I2C_IT_TXI) != RESET))
 8006fc0:	07ab      	lsls	r3, r5, #30
 8006fc2:	d5cf      	bpl.n	8006f64 <I2C_Slave_ISR_IT+0x84>
 8006fc4:	07b3      	lsls	r3, r6, #30
 8006fc6:	d5cd      	bpl.n	8006f64 <I2C_Slave_ISR_IT+0x84>
    if (hi2c->XferCount > 0U)
 8006fc8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006fca:	b29b      	uxth	r3, r3
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d012      	beq.n	8006ff6 <I2C_Slave_ISR_IT+0x116>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8006fd0:	6822      	ldr	r2, [r4, #0]
 8006fd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fd4:	1c59      	adds	r1, r3, #1
 8006fd6:	6261      	str	r1, [r4, #36]	; 0x24
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8006fdc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8006fe4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	8523      	strh	r3, [r4, #40]	; 0x28
 8006fea:	e7bb      	b.n	8006f64 <I2C_Slave_ISR_IT+0x84>
    I2C_ITAddrCplt(hi2c, ITFlags);
 8006fec:	0029      	movs	r1, r5
 8006fee:	0020      	movs	r0, r4
 8006ff0:	f7ff fde8 	bl	8006bc4 <I2C_ITAddrCplt>
 8006ff4:	e7b6      	b.n	8006f64 <I2C_Slave_ISR_IT+0x84>
      if ((hi2c->XferOptions == I2C_NEXT_FRAME) || (hi2c->XferOptions == I2C_FIRST_FRAME))
 8006ff6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006ff8:	2380      	movs	r3, #128	; 0x80
 8006ffa:	045b      	lsls	r3, r3, #17
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d002      	beq.n	8007006 <I2C_Slave_ISR_IT+0x126>
 8007000:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1ae      	bne.n	8006f64 <I2C_Slave_ISR_IT+0x84>
        I2C_ITSlaveSequentialCplt(hi2c);
 8007006:	0020      	movs	r0, r4
 8007008:	f7ff fdb0 	bl	8006b6c <I2C_ITSlaveSequentialCplt>
 800700c:	e7aa      	b.n	8006f64 <I2C_Slave_ISR_IT+0x84>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800700e:	0029      	movs	r1, r5
 8007010:	0020      	movs	r0, r4
 8007012:	f7ff fed9 	bl	8006dc8 <I2C_ITSlaveCplt>
 8007016:	e7a9      	b.n	8006f6c <I2C_Slave_ISR_IT+0x8c>
  __HAL_LOCK(hi2c);
 8007018:	2002      	movs	r0, #2
 800701a:	e7ab      	b.n	8006f74 <I2C_Slave_ISR_IT+0x94>
 800701c:	ffff0000 	.word	0xffff0000

08007020 <I2C_Slave_ISR_DMA>:
{
 8007020:	b510      	push	{r4, lr}
 8007022:	0004      	movs	r4, r0
  __HAL_LOCK(hi2c);
 8007024:	2340      	movs	r3, #64	; 0x40
 8007026:	5cc3      	ldrb	r3, [r0, r3]
 8007028:	2b01      	cmp	r3, #1
 800702a:	d03a      	beq.n	80070a2 <I2C_Slave_ISR_DMA+0x82>
 800702c:	2001      	movs	r0, #1
 800702e:	2340      	movs	r3, #64	; 0x40
 8007030:	54e0      	strb	r0, [r4, r3]
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8007032:	06cb      	lsls	r3, r1, #27
 8007034:	d520      	bpl.n	8007078 <I2C_Slave_ISR_DMA+0x58>
 8007036:	06d3      	lsls	r3, r2, #27
 8007038:	d51e      	bpl.n	8007078 <I2C_Slave_ISR_DMA+0x58>
    if (I2C_GET_DMA_REMAIN_DATA(hi2c) == 0U)
 800703a:	2341      	movs	r3, #65	; 0x41
 800703c:	5ce3      	ldrb	r3, [r4, r3]
 800703e:	2b21      	cmp	r3, #33	; 0x21
 8007040:	d00b      	beq.n	800705a <I2C_Slave_ISR_DMA+0x3a>
 8007042:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	425a      	negs	r2, r3
 800704a:	4153      	adcs	r3, r2
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00a      	beq.n	8007068 <I2C_Slave_ISR_DMA+0x48>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007052:	6823      	ldr	r3, [r4, #0]
 8007054:	2210      	movs	r2, #16
 8007056:	61da      	str	r2, [r3, #28]
 8007058:	e01a      	b.n	8007090 <I2C_Slave_ISR_DMA+0x70>
    if (I2C_GET_DMA_REMAIN_DATA(hi2c) == 0U)
 800705a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	425a      	negs	r2, r3
 8007062:	4153      	adcs	r3, r2
 8007064:	b2db      	uxtb	r3, r3
 8007066:	e7f2      	b.n	800704e <I2C_Slave_ISR_DMA+0x2e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007068:	6823      	ldr	r3, [r4, #0]
 800706a:	2210      	movs	r2, #16
 800706c:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800706e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007070:	3a0c      	subs	r2, #12
 8007072:	4313      	orrs	r3, r2
 8007074:	6463      	str	r3, [r4, #68]	; 0x44
 8007076:	e00b      	b.n	8007090 <I2C_Slave_ISR_DMA+0x70>
  else if (((ITFlags & I2C_FLAG_ADDR) != RESET) && ((ITSources & I2C_IT_ADDRI) != RESET))
 8007078:	070b      	lsls	r3, r1, #28
 800707a:	d505      	bpl.n	8007088 <I2C_Slave_ISR_DMA+0x68>
 800707c:	0713      	lsls	r3, r2, #28
 800707e:	d503      	bpl.n	8007088 <I2C_Slave_ISR_DMA+0x68>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	2208      	movs	r2, #8
 8007084:	61da      	str	r2, [r3, #28]
 8007086:	e003      	b.n	8007090 <I2C_Slave_ISR_DMA+0x70>
  else if (((ITFlags & I2C_FLAG_STOPF) != RESET) && ((ITSources & I2C_IT_STOPI) != RESET))
 8007088:	068b      	lsls	r3, r1, #26
 800708a:	d501      	bpl.n	8007090 <I2C_Slave_ISR_DMA+0x70>
 800708c:	0693      	lsls	r3, r2, #26
 800708e:	d404      	bmi.n	800709a <I2C_Slave_ISR_DMA+0x7a>
  __HAL_UNLOCK(hi2c);
 8007090:	2200      	movs	r2, #0
 8007092:	2340      	movs	r3, #64	; 0x40
 8007094:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8007096:	2000      	movs	r0, #0
}
 8007098:	bd10      	pop	{r4, pc}
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800709a:	0020      	movs	r0, r4
 800709c:	f7ff fe94 	bl	8006dc8 <I2C_ITSlaveCplt>
 80070a0:	e7f6      	b.n	8007090 <I2C_Slave_ISR_DMA+0x70>
  __HAL_LOCK(hi2c);
 80070a2:	2002      	movs	r0, #2
 80070a4:	e7f8      	b.n	8007098 <I2C_Slave_ISR_DMA+0x78>
	...

080070a8 <I2C_ITMasterCplt>:
{
 80070a8:	b510      	push	{r4, lr}
 80070aa:	0004      	movs	r4, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070ac:	6803      	ldr	r3, [r0, #0]
 80070ae:	2220      	movs	r2, #32
 80070b0:	61da      	str	r2, [r3, #28]
  I2C_RESET_CR2(hi2c);
 80070b2:	6802      	ldr	r2, [r0, #0]
 80070b4:	6853      	ldr	r3, [r2, #4]
 80070b6:	482f      	ldr	r0, [pc, #188]	; (8007174 <I2C_ITMasterCplt+0xcc>)
 80070b8:	4003      	ands	r3, r0
 80070ba:	6053      	str	r3, [r2, #4]
  hi2c->PreviousState = I2C_STATE_NONE;
 80070bc:	2300      	movs	r3, #0
 80070be:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->XferISR       = NULL;
 80070c0:	6363      	str	r3, [r4, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80070c2:	4b2d      	ldr	r3, [pc, #180]	; (8007178 <I2C_ITMasterCplt+0xd0>)
 80070c4:	62e3      	str	r3, [r4, #44]	; 0x2c
  if ((ITFlags & I2C_FLAG_AF) != RESET)
 80070c6:	06cb      	lsls	r3, r1, #27
 80070c8:	d506      	bpl.n	80070d8 <I2C_ITMasterCplt+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070ca:	6823      	ldr	r3, [r4, #0]
 80070cc:	2210      	movs	r2, #16
 80070ce:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80070d0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80070d2:	3a0c      	subs	r2, #12
 80070d4:	4313      	orrs	r3, r2
 80070d6:	6463      	str	r3, [r4, #68]	; 0x44
  I2C_Flush_TXDR(hi2c);
 80070d8:	0020      	movs	r0, r4
 80070da:	f7ff fb28 	bl	800672e <I2C_Flush_TXDR>
  I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80070de:	2103      	movs	r1, #3
 80070e0:	0020      	movs	r0, r4
 80070e2:	f7ff fb83 	bl	80067ec <I2C_Disable_IRQ>
  if ((hi2c->ErrorCode != HAL_I2C_ERROR_NONE) || (hi2c->State == HAL_I2C_STATE_ABORT))
 80070e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d11b      	bne.n	8007124 <I2C_ITMasterCplt+0x7c>
 80070ec:	3341      	adds	r3, #65	; 0x41
 80070ee:	5ce3      	ldrb	r3, [r4, r3]
 80070f0:	2b60      	cmp	r3, #96	; 0x60
 80070f2:	d017      	beq.n	8007124 <I2C_ITMasterCplt+0x7c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80070f4:	2341      	movs	r3, #65	; 0x41
 80070f6:	5ce3      	ldrb	r3, [r4, r3]
 80070f8:	2b21      	cmp	r3, #33	; 0x21
 80070fa:	d018      	beq.n	800712e <I2C_ITMasterCplt+0x86>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80070fc:	2341      	movs	r3, #65	; 0x41
 80070fe:	5ce3      	ldrb	r3, [r4, r3]
 8007100:	2b22      	cmp	r3, #34	; 0x22
 8007102:	d113      	bne.n	800712c <I2C_ITMasterCplt+0x84>
    hi2c->State = HAL_I2C_STATE_READY;
 8007104:	2220      	movs	r2, #32
 8007106:	331f      	adds	r3, #31
 8007108:	54e2      	strb	r2, [r4, r3]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800710a:	3301      	adds	r3, #1
 800710c:	5ce3      	ldrb	r3, [r4, r3]
 800710e:	2b40      	cmp	r3, #64	; 0x40
 8007110:	d026      	beq.n	8007160 <I2C_ITMasterCplt+0xb8>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007112:	2300      	movs	r3, #0
 8007114:	2242      	movs	r2, #66	; 0x42
 8007116:	54a3      	strb	r3, [r4, r2]
      __HAL_UNLOCK(hi2c);
 8007118:	3a02      	subs	r2, #2
 800711a:	54a3      	strb	r3, [r4, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800711c:	0020      	movs	r0, r4
 800711e:	f001 fe73 	bl	8008e08 <HAL_I2C_MasterRxCpltCallback>
}
 8007122:	e003      	b.n	800712c <I2C_ITMasterCplt+0x84>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007124:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007126:	0020      	movs	r0, r4
 8007128:	f7ff fdd2 	bl	8006cd0 <I2C_ITError>
}
 800712c:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 800712e:	2220      	movs	r2, #32
 8007130:	3320      	adds	r3, #32
 8007132:	54e2      	strb	r2, [r4, r3]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007134:	3301      	adds	r3, #1
 8007136:	5ce3      	ldrb	r3, [r4, r3]
 8007138:	2b40      	cmp	r3, #64	; 0x40
 800713a:	d008      	beq.n	800714e <I2C_ITMasterCplt+0xa6>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800713c:	2300      	movs	r3, #0
 800713e:	2242      	movs	r2, #66	; 0x42
 8007140:	54a3      	strb	r3, [r4, r2]
      __HAL_UNLOCK(hi2c);
 8007142:	3a02      	subs	r2, #2
 8007144:	54a3      	strb	r3, [r4, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007146:	0020      	movs	r0, r4
 8007148:	f001 fe36 	bl	8008db8 <HAL_I2C_MasterTxCpltCallback>
 800714c:	e7ee      	b.n	800712c <I2C_ITMasterCplt+0x84>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800714e:	2300      	movs	r3, #0
 8007150:	3222      	adds	r2, #34	; 0x22
 8007152:	54a3      	strb	r3, [r4, r2]
      __HAL_UNLOCK(hi2c);
 8007154:	3a02      	subs	r2, #2
 8007156:	54a3      	strb	r3, [r4, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007158:	0020      	movs	r0, r4
 800715a:	f7ff fdb7 	bl	8006ccc <HAL_I2C_MemTxCpltCallback>
 800715e:	e7e5      	b.n	800712c <I2C_ITMasterCplt+0x84>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007160:	2300      	movs	r3, #0
 8007162:	3222      	adds	r2, #34	; 0x22
 8007164:	54a3      	strb	r3, [r4, r2]
      __HAL_UNLOCK(hi2c);
 8007166:	3a02      	subs	r2, #2
 8007168:	54a3      	strb	r3, [r4, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 800716a:	0020      	movs	r0, r4
 800716c:	f7ff fdaf 	bl	8006cce <HAL_I2C_MemRxCpltCallback>
 8007170:	e7dc      	b.n	800712c <I2C_ITMasterCplt+0x84>
 8007172:	46c0      	nop			; (mov r8, r8)
 8007174:	fe00e800 	.word	0xfe00e800
 8007178:	ffff0000 	.word	0xffff0000

0800717c <I2C_Master_ISR_IT>:
{
 800717c:	b570      	push	{r4, r5, r6, lr}
 800717e:	b082      	sub	sp, #8
 8007180:	0004      	movs	r4, r0
 8007182:	000d      	movs	r5, r1
 8007184:	0016      	movs	r6, r2
  __HAL_LOCK(hi2c);
 8007186:	2340      	movs	r3, #64	; 0x40
 8007188:	5cc3      	ldrb	r3, [r0, r3]
 800718a:	2b01      	cmp	r3, #1
 800718c:	d100      	bne.n	8007190 <I2C_Master_ISR_IT+0x14>
 800718e:	e0a8      	b.n	80072e2 <I2C_Master_ISR_IT+0x166>
 8007190:	2201      	movs	r2, #1
 8007192:	2340      	movs	r3, #64	; 0x40
 8007194:	54c2      	strb	r2, [r0, r3]
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8007196:	06cb      	lsls	r3, r1, #27
 8007198:	d501      	bpl.n	800719e <I2C_Master_ISR_IT+0x22>
 800719a:	06f3      	lsls	r3, r6, #27
 800719c:	d41b      	bmi.n	80071d6 <I2C_Master_ISR_IT+0x5a>
  else if (((ITFlags & I2C_FLAG_RXNE) != RESET) && ((ITSources & I2C_IT_RXI) != RESET))
 800719e:	076b      	lsls	r3, r5, #29
 80071a0:	d523      	bpl.n	80071ea <I2C_Master_ISR_IT+0x6e>
 80071a2:	0773      	lsls	r3, r6, #29
 80071a4:	d521      	bpl.n	80071ea <I2C_Master_ISR_IT+0x6e>
    (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80071a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071a8:	1c5a      	adds	r2, r3, #1
 80071aa:	6262      	str	r2, [r4, #36]	; 0x24
 80071ac:	6822      	ldr	r2, [r4, #0]
 80071ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80071b0:	701a      	strb	r2, [r3, #0]
    hi2c->XferSize--;
 80071b2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80071b4:	3b01      	subs	r3, #1
 80071b6:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferCount--;
 80071b8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80071ba:	3b01      	subs	r3, #1
 80071bc:	b29b      	uxth	r3, r3
 80071be:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (((ITFlags & I2C_FLAG_STOPF) != RESET) && ((ITSources & I2C_IT_STOPI) != RESET))
 80071c0:	06ab      	lsls	r3, r5, #26
 80071c2:	d502      	bpl.n	80071ca <I2C_Master_ISR_IT+0x4e>
 80071c4:	06b3      	lsls	r3, r6, #26
 80071c6:	d500      	bpl.n	80071ca <I2C_Master_ISR_IT+0x4e>
 80071c8:	e086      	b.n	80072d8 <I2C_Master_ISR_IT+0x15c>
  __HAL_UNLOCK(hi2c);
 80071ca:	2200      	movs	r2, #0
 80071cc:	2340      	movs	r3, #64	; 0x40
 80071ce:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80071d0:	2000      	movs	r0, #0
}
 80071d2:	b002      	add	sp, #8
 80071d4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071d6:	6803      	ldr	r3, [r0, #0]
 80071d8:	320f      	adds	r2, #15
 80071da:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80071dc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80071de:	3a0c      	subs	r2, #12
 80071e0:	4313      	orrs	r3, r2
 80071e2:	6443      	str	r3, [r0, #68]	; 0x44
    I2C_Flush_TXDR(hi2c);
 80071e4:	f7ff faa3 	bl	800672e <I2C_Flush_TXDR>
 80071e8:	e7ea      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
  else if (((ITFlags & I2C_FLAG_TXIS) != RESET) && ((ITSources & I2C_IT_TXI) != RESET))
 80071ea:	07ab      	lsls	r3, r5, #30
 80071ec:	d50f      	bpl.n	800720e <I2C_Master_ISR_IT+0x92>
 80071ee:	07b3      	lsls	r3, r6, #30
 80071f0:	d50d      	bpl.n	800720e <I2C_Master_ISR_IT+0x92>
    hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80071f2:	6822      	ldr	r2, [r4, #0]
 80071f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071f6:	1c59      	adds	r1, r3, #1
 80071f8:	6261      	str	r1, [r4, #36]	; 0x24
 80071fa:	781b      	ldrb	r3, [r3, #0]
 80071fc:	6293      	str	r3, [r2, #40]	; 0x28
    hi2c->XferSize--;
 80071fe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8007200:	3b01      	subs	r3, #1
 8007202:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferCount--;
 8007204:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007206:	3b01      	subs	r3, #1
 8007208:	b29b      	uxth	r3, r3
 800720a:	8563      	strh	r3, [r4, #42]	; 0x2a
 800720c:	e7d8      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
  else if (((ITFlags & I2C_FLAG_TCR) != RESET) && ((ITSources & I2C_IT_TCI) != RESET))
 800720e:	062b      	lsls	r3, r5, #24
 8007210:	d540      	bpl.n	8007294 <I2C_Master_ISR_IT+0x118>
 8007212:	0673      	lsls	r3, r6, #25
 8007214:	d53e      	bpl.n	8007294 <I2C_Master_ISR_IT+0x118>
    if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8007216:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8007218:	2b00      	cmp	r3, #0
 800721a:	d12e      	bne.n	800727a <I2C_Master_ISR_IT+0xfe>
 800721c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800721e:	b29b      	uxth	r3, r3
 8007220:	2b00      	cmp	r3, #0
 8007222:	d02a      	beq.n	800727a <I2C_Master_ISR_IT+0xfe>
      devaddress = (hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007224:	6823      	ldr	r3, [r4, #0]
 8007226:	6859      	ldr	r1, [r3, #4]
 8007228:	0589      	lsls	r1, r1, #22
 800722a:	0d89      	lsrs	r1, r1, #22
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800722c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800722e:	b29b      	uxth	r3, r3
 8007230:	2bff      	cmp	r3, #255	; 0xff
 8007232:	d80e      	bhi.n	8007252 <I2C_Master_ISR_IT+0xd6>
        hi2c->XferSize = hi2c->XferCount;
 8007234:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8007236:	b292      	uxth	r2, r2
 8007238:	8522      	strh	r2, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800723a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800723c:	4b2a      	ldr	r3, [pc, #168]	; (80072e8 <I2C_Master_ISR_IT+0x16c>)
 800723e:	4298      	cmp	r0, r3
 8007240:	d012      	beq.n	8007268 <I2C_Master_ISR_IT+0xec>
          I2C_TransferConfig(hi2c, devaddress, hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8007242:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007244:	b2d2      	uxtb	r2, r2
 8007246:	2000      	movs	r0, #0
 8007248:	9000      	str	r0, [sp, #0]
 800724a:	0020      	movs	r0, r4
 800724c:	f7ff fa7e 	bl	800674c <I2C_TransferConfig>
 8007250:	e7b6      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007252:	23ff      	movs	r3, #255	; 0xff
 8007254:	8523      	strh	r3, [r4, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007256:	2300      	movs	r3, #0
 8007258:	9300      	str	r3, [sp, #0]
 800725a:	2380      	movs	r3, #128	; 0x80
 800725c:	045b      	lsls	r3, r3, #17
 800725e:	22ff      	movs	r2, #255	; 0xff
 8007260:	0020      	movs	r0, r4
 8007262:	f7ff fa73 	bl	800674c <I2C_TransferConfig>
 8007266:	e7ab      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
          I2C_TransferConfig(hi2c, devaddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007268:	b2d2      	uxtb	r2, r2
 800726a:	2300      	movs	r3, #0
 800726c:	9300      	str	r3, [sp, #0]
 800726e:	2380      	movs	r3, #128	; 0x80
 8007270:	049b      	lsls	r3, r3, #18
 8007272:	0020      	movs	r0, r4
 8007274:	f7ff fa6a 	bl	800674c <I2C_TransferConfig>
 8007278:	e7a2      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	019b      	lsls	r3, r3, #6
 8007280:	d403      	bmi.n	800728a <I2C_Master_ISR_IT+0x10e>
        I2C_ITMasterSequentialCplt(hi2c);
 8007282:	0020      	movs	r0, r4
 8007284:	f7ff fc49 	bl	8006b1a <I2C_ITMasterSequentialCplt>
 8007288:	e79a      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800728a:	2140      	movs	r1, #64	; 0x40
 800728c:	0020      	movs	r0, r4
 800728e:	f7ff fd1f 	bl	8006cd0 <I2C_ITError>
 8007292:	e795      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
  else if (((ITFlags & I2C_FLAG_TC) != RESET) && ((ITSources & I2C_IT_TCI) != RESET))
 8007294:	066b      	lsls	r3, r5, #25
 8007296:	d400      	bmi.n	800729a <I2C_Master_ISR_IT+0x11e>
 8007298:	e792      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
 800729a:	0673      	lsls	r3, r6, #25
 800729c:	d400      	bmi.n	80072a0 <I2C_Master_ISR_IT+0x124>
 800729e:	e78f      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
    if (hi2c->XferCount == 0U)
 80072a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d112      	bne.n	80072ce <I2C_Master_ISR_IT+0x152>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80072a8:	6823      	ldr	r3, [r4, #0]
 80072aa:	685a      	ldr	r2, [r3, #4]
 80072ac:	0192      	lsls	r2, r2, #6
 80072ae:	d500      	bpl.n	80072b2 <I2C_Master_ISR_IT+0x136>
 80072b0:	e786      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80072b2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80072b4:	4a0c      	ldr	r2, [pc, #48]	; (80072e8 <I2C_Master_ISR_IT+0x16c>)
 80072b6:	4291      	cmp	r1, r2
 80072b8:	d003      	beq.n	80072c2 <I2C_Master_ISR_IT+0x146>
          I2C_ITMasterSequentialCplt(hi2c);
 80072ba:	0020      	movs	r0, r4
 80072bc:	f7ff fc2d 	bl	8006b1a <I2C_ITMasterSequentialCplt>
 80072c0:	e77e      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80072c2:	6859      	ldr	r1, [r3, #4]
 80072c4:	2280      	movs	r2, #128	; 0x80
 80072c6:	01d2      	lsls	r2, r2, #7
 80072c8:	430a      	orrs	r2, r1
 80072ca:	605a      	str	r2, [r3, #4]
 80072cc:	e778      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80072ce:	2140      	movs	r1, #64	; 0x40
 80072d0:	0020      	movs	r0, r4
 80072d2:	f7ff fcfd 	bl	8006cd0 <I2C_ITError>
 80072d6:	e773      	b.n	80071c0 <I2C_Master_ISR_IT+0x44>
    I2C_ITMasterCplt(hi2c, ITFlags);
 80072d8:	0029      	movs	r1, r5
 80072da:	0020      	movs	r0, r4
 80072dc:	f7ff fee4 	bl	80070a8 <I2C_ITMasterCplt>
 80072e0:	e773      	b.n	80071ca <I2C_Master_ISR_IT+0x4e>
  __HAL_LOCK(hi2c);
 80072e2:	2002      	movs	r0, #2
 80072e4:	e775      	b.n	80071d2 <I2C_Master_ISR_IT+0x56>
 80072e6:	46c0      	nop			; (mov r8, r8)
 80072e8:	ffff0000 	.word	0xffff0000

080072ec <I2C_Master_ISR_DMA>:
{
 80072ec:	b510      	push	{r4, lr}
 80072ee:	b082      	sub	sp, #8
 80072f0:	0004      	movs	r4, r0
  __HAL_LOCK(hi2c);
 80072f2:	2340      	movs	r3, #64	; 0x40
 80072f4:	5cc3      	ldrb	r3, [r0, r3]
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d064      	beq.n	80073c4 <I2C_Master_ISR_DMA+0xd8>
 80072fa:	2001      	movs	r0, #1
 80072fc:	2340      	movs	r3, #64	; 0x40
 80072fe:	54e0      	strb	r0, [r4, r3]
  if (((ITFlags & I2C_FLAG_AF) != RESET) && ((ITSources & I2C_IT_NACKI) != RESET))
 8007300:	06cb      	lsls	r3, r1, #27
 8007302:	d501      	bpl.n	8007308 <I2C_Master_ISR_DMA+0x1c>
 8007304:	06d3      	lsls	r3, r2, #27
 8007306:	d42f      	bmi.n	8007368 <I2C_Master_ISR_DMA+0x7c>
  else if (((ITFlags & I2C_FLAG_TCR) != RESET) && ((ITSources & I2C_IT_TCI) != RESET))
 8007308:	060b      	lsls	r3, r1, #24
 800730a:	d54d      	bpl.n	80073a8 <I2C_Master_ISR_DMA+0xbc>
 800730c:	0653      	lsls	r3, r2, #25
 800730e:	d54b      	bpl.n	80073a8 <I2C_Master_ISR_DMA+0xbc>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8007310:	6822      	ldr	r2, [r4, #0]
 8007312:	6813      	ldr	r3, [r2, #0]
 8007314:	2140      	movs	r1, #64	; 0x40
 8007316:	438b      	bics	r3, r1
 8007318:	6013      	str	r3, [r2, #0]
    if (hi2c->XferCount != 0U)
 800731a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800731c:	b29b      	uxth	r3, r3
 800731e:	2b00      	cmp	r3, #0
 8007320:	d03d      	beq.n	800739e <I2C_Master_ISR_DMA+0xb2>
      devaddress = (hi2c->Instance->CR2 & I2C_CR2_SADD);
 8007322:	6823      	ldr	r3, [r4, #0]
 8007324:	6859      	ldr	r1, [r3, #4]
 8007326:	0589      	lsls	r1, r1, #22
 8007328:	0d89      	lsrs	r1, r1, #22
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800732a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800732c:	b29b      	uxth	r3, r3
 800732e:	2bff      	cmp	r3, #255	; 0xff
 8007330:	d929      	bls.n	8007386 <I2C_Master_ISR_DMA+0x9a>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007332:	23ff      	movs	r3, #255	; 0xff
 8007334:	8523      	strh	r3, [r4, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8007336:	2380      	movs	r3, #128	; 0x80
 8007338:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, devaddress, hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800733a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800733c:	b2d2      	uxtb	r2, r2
 800733e:	2000      	movs	r0, #0
 8007340:	9000      	str	r0, [sp, #0]
 8007342:	0020      	movs	r0, r4
 8007344:	f7ff fa02 	bl	800674c <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8007348:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800734a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800734c:	1a9b      	subs	r3, r3, r2
 800734e:	b29b      	uxth	r3, r3
 8007350:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007352:	2341      	movs	r3, #65	; 0x41
 8007354:	5ce3      	ldrb	r3, [r4, r3]
 8007356:	2b22      	cmp	r3, #34	; 0x22
 8007358:	d01a      	beq.n	8007390 <I2C_Master_ISR_DMA+0xa4>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800735a:	6822      	ldr	r2, [r4, #0]
 800735c:	6811      	ldr	r1, [r2, #0]
 800735e:	2380      	movs	r3, #128	; 0x80
 8007360:	01db      	lsls	r3, r3, #7
 8007362:	430b      	orrs	r3, r1
 8007364:	6013      	str	r3, [r2, #0]
 8007366:	e023      	b.n	80073b0 <I2C_Master_ISR_DMA+0xc4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007368:	6823      	ldr	r3, [r4, #0]
 800736a:	2210      	movs	r2, #16
 800736c:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800736e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007370:	3a0c      	subs	r2, #12
 8007372:	4313      	orrs	r3, r2
 8007374:	6463      	str	r3, [r4, #68]	; 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007376:	2112      	movs	r1, #18
 8007378:	0020      	movs	r0, r4
 800737a:	f7ff f9f9 	bl	8006770 <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 800737e:	0020      	movs	r0, r4
 8007380:	f7ff f9d5 	bl	800672e <I2C_Flush_TXDR>
 8007384:	e014      	b.n	80073b0 <I2C_Master_ISR_DMA+0xc4>
        hi2c->XferSize = hi2c->XferCount;
 8007386:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007388:	8523      	strh	r3, [r4, #40]	; 0x28
        xfermode = I2C_AUTOEND_MODE;
 800738a:	2380      	movs	r3, #128	; 0x80
 800738c:	049b      	lsls	r3, r3, #18
 800738e:	e7d4      	b.n	800733a <I2C_Master_ISR_DMA+0x4e>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007390:	6822      	ldr	r2, [r4, #0]
 8007392:	6811      	ldr	r1, [r2, #0]
 8007394:	2380      	movs	r3, #128	; 0x80
 8007396:	021b      	lsls	r3, r3, #8
 8007398:	430b      	orrs	r3, r1
 800739a:	6013      	str	r3, [r2, #0]
 800739c:	e008      	b.n	80073b0 <I2C_Master_ISR_DMA+0xc4>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800739e:	2140      	movs	r1, #64	; 0x40
 80073a0:	0020      	movs	r0, r4
 80073a2:	f7ff fc95 	bl	8006cd0 <I2C_ITError>
 80073a6:	e003      	b.n	80073b0 <I2C_Master_ISR_DMA+0xc4>
  else if (((ITFlags & I2C_FLAG_STOPF) != RESET) && ((ITSources & I2C_IT_STOPI) != RESET))
 80073a8:	068b      	lsls	r3, r1, #26
 80073aa:	d501      	bpl.n	80073b0 <I2C_Master_ISR_DMA+0xc4>
 80073ac:	0693      	lsls	r3, r2, #26
 80073ae:	d405      	bmi.n	80073bc <I2C_Master_ISR_DMA+0xd0>
  __HAL_UNLOCK(hi2c);
 80073b0:	2200      	movs	r2, #0
 80073b2:	2340      	movs	r3, #64	; 0x40
 80073b4:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80073b6:	2000      	movs	r0, #0
}
 80073b8:	b002      	add	sp, #8
 80073ba:	bd10      	pop	{r4, pc}
    I2C_ITMasterCplt(hi2c, ITFlags);
 80073bc:	0020      	movs	r0, r4
 80073be:	f7ff fe73 	bl	80070a8 <I2C_ITMasterCplt>
 80073c2:	e7f5      	b.n	80073b0 <I2C_Master_ISR_DMA+0xc4>
  __HAL_LOCK(hi2c);
 80073c4:	2002      	movs	r0, #2
 80073c6:	e7f7      	b.n	80073b8 <I2C_Master_ISR_DMA+0xcc>

080073c8 <HAL_I2C_ER_IRQHandler>:
{
 80073c8:	b570      	push	{r4, r5, r6, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80073ca:	6802      	ldr	r2, [r0, #0]
 80073cc:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80073ce:	6811      	ldr	r1, [r2, #0]
  if (((itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 80073d0:	05dc      	lsls	r4, r3, #23
 80073d2:	d508      	bpl.n	80073e6 <HAL_I2C_ER_IRQHandler+0x1e>
 80073d4:	060c      	lsls	r4, r1, #24
 80073d6:	d506      	bpl.n	80073e6 <HAL_I2C_ER_IRQHandler+0x1e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80073d8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80073da:	2501      	movs	r5, #1
 80073dc:	432c      	orrs	r4, r5
 80073de:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80073e0:	2480      	movs	r4, #128	; 0x80
 80073e2:	0064      	lsls	r4, r4, #1
 80073e4:	61d4      	str	r4, [r2, #28]
  if (((itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 80073e6:	055a      	lsls	r2, r3, #21
 80073e8:	d509      	bpl.n	80073fe <HAL_I2C_ER_IRQHandler+0x36>
 80073ea:	060a      	lsls	r2, r1, #24
 80073ec:	d507      	bpl.n	80073fe <HAL_I2C_ER_IRQHandler+0x36>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80073ee:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80073f0:	2408      	movs	r4, #8
 80073f2:	4322      	orrs	r2, r4
 80073f4:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80073f6:	6802      	ldr	r2, [r0, #0]
 80073f8:	2480      	movs	r4, #128	; 0x80
 80073fa:	00e4      	lsls	r4, r4, #3
 80073fc:	61d4      	str	r4, [r2, #28]
  if (((itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERRI) != RESET))
 80073fe:	059b      	lsls	r3, r3, #22
 8007400:	d509      	bpl.n	8007416 <HAL_I2C_ER_IRQHandler+0x4e>
 8007402:	060b      	lsls	r3, r1, #24
 8007404:	d507      	bpl.n	8007416 <HAL_I2C_ER_IRQHandler+0x4e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007406:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007408:	2202      	movs	r2, #2
 800740a:	4313      	orrs	r3, r2
 800740c:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800740e:	6803      	ldr	r3, [r0, #0]
 8007410:	32ff      	adds	r2, #255	; 0xff
 8007412:	32ff      	adds	r2, #255	; 0xff
 8007414:	61da      	str	r2, [r3, #28]
  if ((hi2c->ErrorCode & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007416:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007418:	220b      	movs	r2, #11
 800741a:	421a      	tst	r2, r3
 800741c:	d100      	bne.n	8007420 <HAL_I2C_ER_IRQHandler+0x58>
}
 800741e:	bd70      	pop	{r4, r5, r6, pc}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007420:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8007422:	f7ff fc55 	bl	8006cd0 <I2C_ITError>
}
 8007426:	e7fa      	b.n	800741e <HAL_I2C_ER_IRQHandler+0x56>

08007428 <I2C_DMAAbort>:
{
 8007428:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800742a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800742c:	6802      	ldr	r2, [r0, #0]
 800742e:	6851      	ldr	r1, [r2, #4]
 8007430:	2380      	movs	r3, #128	; 0x80
 8007432:	021b      	lsls	r3, r3, #8
 8007434:	430b      	orrs	r3, r1
 8007436:	6053      	str	r3, [r2, #4]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8007438:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800743a:	2300      	movs	r3, #0
 800743c:	6353      	str	r3, [r2, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 800743e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007440:	6353      	str	r3, [r2, #52]	; 0x34
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007442:	3341      	adds	r3, #65	; 0x41
 8007444:	5cc3      	ldrb	r3, [r0, r3]
 8007446:	2b60      	cmp	r3, #96	; 0x60
 8007448:	d002      	beq.n	8007450 <I2C_DMAAbort+0x28>
    HAL_I2C_ErrorCallback(hi2c);
 800744a:	f001 fcf6 	bl	8008e3a <HAL_I2C_ErrorCallback>
}
 800744e:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8007450:	2220      	movs	r2, #32
 8007452:	3b1f      	subs	r3, #31
 8007454:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_AbortCpltCallback(hi2c);
 8007456:	f001 fdb3 	bl	8008fc0 <HAL_I2C_AbortCpltCallback>
 800745a:	e7f8      	b.n	800744e <I2C_DMAAbort+0x26>

0800745c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800745c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800745e:	2341      	movs	r3, #65	; 0x41
 8007460:	5cc3      	ldrb	r3, [r0, r3]
 8007462:	2b20      	cmp	r3, #32
 8007464:	d001      	beq.n	800746a <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8007466:	2002      	movs	r0, #2
  }
}
 8007468:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 800746a:	3320      	adds	r3, #32
 800746c:	5cc3      	ldrb	r3, [r0, r3]
 800746e:	2b01      	cmp	r3, #1
 8007470:	d01c      	beq.n	80074ac <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8007472:	2440      	movs	r4, #64	; 0x40
 8007474:	2201      	movs	r2, #1
 8007476:	5502      	strb	r2, [r0, r4]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007478:	2541      	movs	r5, #65	; 0x41
 800747a:	2324      	movs	r3, #36	; 0x24
 800747c:	5543      	strb	r3, [r0, r5]
    __HAL_I2C_DISABLE(hi2c);
 800747e:	6806      	ldr	r6, [r0, #0]
 8007480:	6833      	ldr	r3, [r6, #0]
 8007482:	4393      	bics	r3, r2
 8007484:	6033      	str	r3, [r6, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007486:	6806      	ldr	r6, [r0, #0]
 8007488:	6833      	ldr	r3, [r6, #0]
 800748a:	4f09      	ldr	r7, [pc, #36]	; (80074b0 <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 800748c:	403b      	ands	r3, r7
 800748e:	6033      	str	r3, [r6, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8007490:	6806      	ldr	r6, [r0, #0]
 8007492:	6833      	ldr	r3, [r6, #0]
 8007494:	4319      	orrs	r1, r3
 8007496:	6031      	str	r1, [r6, #0]
    __HAL_I2C_ENABLE(hi2c);
 8007498:	6801      	ldr	r1, [r0, #0]
 800749a:	680b      	ldr	r3, [r1, #0]
 800749c:	4313      	orrs	r3, r2
 800749e:	600b      	str	r3, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80074a0:	2320      	movs	r3, #32
 80074a2:	5543      	strb	r3, [r0, r5]
    __HAL_UNLOCK(hi2c);
 80074a4:	2300      	movs	r3, #0
 80074a6:	5503      	strb	r3, [r0, r4]
    return HAL_OK;
 80074a8:	2000      	movs	r0, #0
 80074aa:	e7dd      	b.n	8007468 <HAL_I2CEx_ConfigAnalogFilter+0xc>
    __HAL_LOCK(hi2c);
 80074ac:	2002      	movs	r0, #2
 80074ae:	e7db      	b.n	8007468 <HAL_I2CEx_ConfigAnalogFilter+0xc>
 80074b0:	ffffefff 	.word	0xffffefff

080074b4 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C2 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C2 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80074b4:	b082      	sub	sp, #8
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074b6:	4a07      	ldr	r2, [pc, #28]	; (80074d4 <HAL_I2CEx_EnableFastModePlus+0x20>)
 80074b8:	6991      	ldr	r1, [r2, #24]
 80074ba:	2301      	movs	r3, #1
 80074bc:	4319      	orrs	r1, r3
 80074be:	6191      	str	r1, [r2, #24]
 80074c0:	6992      	ldr	r2, [r2, #24]
 80074c2:	4013      	ands	r3, r2
 80074c4:	9301      	str	r3, [sp, #4]
 80074c6:	9b01      	ldr	r3, [sp, #4]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80074c8:	4a03      	ldr	r2, [pc, #12]	; (80074d8 <HAL_I2CEx_EnableFastModePlus+0x24>)
 80074ca:	6813      	ldr	r3, [r2, #0]
 80074cc:	4318      	orrs	r0, r3
 80074ce:	6010      	str	r0, [r2, #0]
}
 80074d0:	b002      	add	sp, #8
 80074d2:	4770      	bx	lr
 80074d4:	40021000 	.word	0x40021000
 80074d8:	40010000 	.word	0x40010000

080074dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074dc:	b570      	push	{r4, r5, r6, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	0004      	movs	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074e2:	6803      	ldr	r3, [r0, #0]
 80074e4:	07db      	lsls	r3, r3, #31
 80074e6:	d53b      	bpl.n	8007560 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80074e8:	4bc3      	ldr	r3, [pc, #780]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80074ea:	685a      	ldr	r2, [r3, #4]
 80074ec:	230c      	movs	r3, #12
 80074ee:	4013      	ands	r3, r2
 80074f0:	2b04      	cmp	r3, #4
 80074f2:	d02d      	beq.n	8007550 <HAL_RCC_OscConfig+0x74>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80074f4:	4bc0      	ldr	r3, [pc, #768]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80074f6:	685a      	ldr	r2, [r3, #4]
 80074f8:	230c      	movs	r3, #12
 80074fa:	4013      	ands	r3, r2
 80074fc:	2b08      	cmp	r3, #8
 80074fe:	d01e      	beq.n	800753e <HAL_RCC_OscConfig+0x62>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007500:	6863      	ldr	r3, [r4, #4]
 8007502:	2b01      	cmp	r3, #1
 8007504:	d050      	beq.n	80075a8 <HAL_RCC_OscConfig+0xcc>
 8007506:	2b00      	cmp	r3, #0
 8007508:	d155      	bne.n	80075b6 <HAL_RCC_OscConfig+0xda>
 800750a:	4bbb      	ldr	r3, [pc, #748]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	49bb      	ldr	r1, [pc, #748]	; (80077fc <HAL_RCC_OscConfig+0x320>)
 8007510:	400a      	ands	r2, r1
 8007512:	601a      	str	r2, [r3, #0]
 8007514:	681a      	ldr	r2, [r3, #0]
 8007516:	49ba      	ldr	r1, [pc, #744]	; (8007800 <HAL_RCC_OscConfig+0x324>)
 8007518:	400a      	ands	r2, r1
 800751a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800751c:	6863      	ldr	r3, [r4, #4]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d061      	beq.n	80075e6 <HAL_RCC_OscConfig+0x10a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007522:	f001 f97f 	bl	8008824 <HAL_GetTick>
 8007526:	0005      	movs	r5, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007528:	4bb3      	ldr	r3, [pc, #716]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	039b      	lsls	r3, r3, #14
 800752e:	d417      	bmi.n	8007560 <HAL_RCC_OscConfig+0x84>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007530:	f001 f978 	bl	8008824 <HAL_GetTick>
 8007534:	1b40      	subs	r0, r0, r5
 8007536:	2864      	cmp	r0, #100	; 0x64
 8007538:	d9f6      	bls.n	8007528 <HAL_RCC_OscConfig+0x4c>
          {
            return HAL_TIMEOUT;
 800753a:	2003      	movs	r0, #3
 800753c:	e1f2      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800753e:	4bae      	ldr	r3, [pc, #696]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	22c0      	movs	r2, #192	; 0xc0
 8007544:	0252      	lsls	r2, r2, #9
 8007546:	4013      	ands	r3, r2
 8007548:	2280      	movs	r2, #128	; 0x80
 800754a:	0252      	lsls	r2, r2, #9
 800754c:	4293      	cmp	r3, r2
 800754e:	d1d7      	bne.n	8007500 <HAL_RCC_OscConfig+0x24>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007550:	4ba9      	ldr	r3, [pc, #676]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	039b      	lsls	r3, r3, #14
 8007556:	d503      	bpl.n	8007560 <HAL_RCC_OscConfig+0x84>
 8007558:	6863      	ldr	r3, [r4, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d100      	bne.n	8007560 <HAL_RCC_OscConfig+0x84>
 800755e:	e1de      	b.n	800791e <HAL_RCC_OscConfig+0x442>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007560:	6823      	ldr	r3, [r4, #0]
 8007562:	079b      	lsls	r3, r3, #30
 8007564:	d567      	bpl.n	8007636 <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007566:	4ba4      	ldr	r3, [pc, #656]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	220c      	movs	r2, #12
 800756c:	421a      	tst	r2, r3
 800756e:	d051      	beq.n	8007614 <HAL_RCC_OscConfig+0x138>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007570:	4ba1      	ldr	r3, [pc, #644]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	230c      	movs	r3, #12
 8007576:	4013      	ands	r3, r2
 8007578:	2b08      	cmp	r3, #8
 800757a:	d042      	beq.n	8007602 <HAL_RCC_OscConfig+0x126>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800757c:	68e3      	ldr	r3, [r4, #12]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d07b      	beq.n	800767a <HAL_RCC_OscConfig+0x19e>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007582:	4a9d      	ldr	r2, [pc, #628]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007584:	6813      	ldr	r3, [r2, #0]
 8007586:	2101      	movs	r1, #1
 8007588:	430b      	orrs	r3, r1
 800758a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800758c:	f001 f94a 	bl	8008824 <HAL_GetTick>
 8007590:	0005      	movs	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007592:	4b99      	ldr	r3, [pc, #612]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	079b      	lsls	r3, r3, #30
 8007598:	d466      	bmi.n	8007668 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800759a:	f001 f943 	bl	8008824 <HAL_GetTick>
 800759e:	1b40      	subs	r0, r0, r5
 80075a0:	2802      	cmp	r0, #2
 80075a2:	d9f6      	bls.n	8007592 <HAL_RCC_OscConfig+0xb6>
          {
            return HAL_TIMEOUT;
 80075a4:	2003      	movs	r0, #3
 80075a6:	e1bd      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075a8:	4a93      	ldr	r2, [pc, #588]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80075aa:	6811      	ldr	r1, [r2, #0]
 80075ac:	2380      	movs	r3, #128	; 0x80
 80075ae:	025b      	lsls	r3, r3, #9
 80075b0:	430b      	orrs	r3, r1
 80075b2:	6013      	str	r3, [r2, #0]
 80075b4:	e7b2      	b.n	800751c <HAL_RCC_OscConfig+0x40>
 80075b6:	2b05      	cmp	r3, #5
 80075b8:	d009      	beq.n	80075ce <HAL_RCC_OscConfig+0xf2>
 80075ba:	4b8f      	ldr	r3, [pc, #572]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	498f      	ldr	r1, [pc, #572]	; (80077fc <HAL_RCC_OscConfig+0x320>)
 80075c0:	400a      	ands	r2, r1
 80075c2:	601a      	str	r2, [r3, #0]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	498e      	ldr	r1, [pc, #568]	; (8007800 <HAL_RCC_OscConfig+0x324>)
 80075c8:	400a      	ands	r2, r1
 80075ca:	601a      	str	r2, [r3, #0]
 80075cc:	e7a6      	b.n	800751c <HAL_RCC_OscConfig+0x40>
 80075ce:	4b8a      	ldr	r3, [pc, #552]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80075d0:	6819      	ldr	r1, [r3, #0]
 80075d2:	2280      	movs	r2, #128	; 0x80
 80075d4:	02d2      	lsls	r2, r2, #11
 80075d6:	430a      	orrs	r2, r1
 80075d8:	601a      	str	r2, [r3, #0]
 80075da:	6819      	ldr	r1, [r3, #0]
 80075dc:	2280      	movs	r2, #128	; 0x80
 80075de:	0252      	lsls	r2, r2, #9
 80075e0:	430a      	orrs	r2, r1
 80075e2:	601a      	str	r2, [r3, #0]
 80075e4:	e79a      	b.n	800751c <HAL_RCC_OscConfig+0x40>
        tickstart = HAL_GetTick();
 80075e6:	f001 f91d 	bl	8008824 <HAL_GetTick>
 80075ea:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075ec:	4b82      	ldr	r3, [pc, #520]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	039b      	lsls	r3, r3, #14
 80075f2:	d5b5      	bpl.n	8007560 <HAL_RCC_OscConfig+0x84>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80075f4:	f001 f916 	bl	8008824 <HAL_GetTick>
 80075f8:	1b40      	subs	r0, r0, r5
 80075fa:	2864      	cmp	r0, #100	; 0x64
 80075fc:	d9f6      	bls.n	80075ec <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 80075fe:	2003      	movs	r0, #3
 8007600:	e190      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007602:	4b7d      	ldr	r3, [pc, #500]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	22c0      	movs	r2, #192	; 0xc0
 8007608:	0252      	lsls	r2, r2, #9
 800760a:	4013      	ands	r3, r2
 800760c:	2280      	movs	r2, #128	; 0x80
 800760e:	0212      	lsls	r2, r2, #8
 8007610:	4293      	cmp	r3, r2
 8007612:	d1b3      	bne.n	800757c <HAL_RCC_OscConfig+0xa0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007614:	4b78      	ldr	r3, [pc, #480]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	079b      	lsls	r3, r3, #30
 800761a:	d504      	bpl.n	8007626 <HAL_RCC_OscConfig+0x14a>
 800761c:	68e3      	ldr	r3, [r4, #12]
 800761e:	2b01      	cmp	r3, #1
 8007620:	d001      	beq.n	8007626 <HAL_RCC_OscConfig+0x14a>
        return HAL_ERROR;
 8007622:	2001      	movs	r0, #1
 8007624:	e17e      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007626:	4974      	ldr	r1, [pc, #464]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007628:	680b      	ldr	r3, [r1, #0]
 800762a:	22f8      	movs	r2, #248	; 0xf8
 800762c:	4393      	bics	r3, r2
 800762e:	6922      	ldr	r2, [r4, #16]
 8007630:	00d2      	lsls	r2, r2, #3
 8007632:	4313      	orrs	r3, r2
 8007634:	600b      	str	r3, [r1, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007636:	6823      	ldr	r3, [r4, #0]
 8007638:	071b      	lsls	r3, r3, #28
 800763a:	d544      	bpl.n	80076c6 <HAL_RCC_OscConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800763c:	69e3      	ldr	r3, [r4, #28]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d02e      	beq.n	80076a0 <HAL_RCC_OscConfig+0x1c4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007642:	4a6d      	ldr	r2, [pc, #436]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007644:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8007646:	2101      	movs	r1, #1
 8007648:	430b      	orrs	r3, r1
 800764a:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800764c:	f001 f8ea 	bl	8008824 <HAL_GetTick>
 8007650:	0005      	movs	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007652:	4b69      	ldr	r3, [pc, #420]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007656:	079b      	lsls	r3, r3, #30
 8007658:	d435      	bmi.n	80076c6 <HAL_RCC_OscConfig+0x1ea>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800765a:	f001 f8e3 	bl	8008824 <HAL_GetTick>
 800765e:	1b40      	subs	r0, r0, r5
 8007660:	2802      	cmp	r0, #2
 8007662:	d9f6      	bls.n	8007652 <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 8007664:	2003      	movs	r0, #3
 8007666:	e15d      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007668:	4963      	ldr	r1, [pc, #396]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 800766a:	680b      	ldr	r3, [r1, #0]
 800766c:	22f8      	movs	r2, #248	; 0xf8
 800766e:	4393      	bics	r3, r2
 8007670:	6922      	ldr	r2, [r4, #16]
 8007672:	00d2      	lsls	r2, r2, #3
 8007674:	4313      	orrs	r3, r2
 8007676:	600b      	str	r3, [r1, #0]
 8007678:	e7dd      	b.n	8007636 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 800767a:	4a5f      	ldr	r2, [pc, #380]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 800767c:	6813      	ldr	r3, [r2, #0]
 800767e:	2101      	movs	r1, #1
 8007680:	438b      	bics	r3, r1
 8007682:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007684:	f001 f8ce 	bl	8008824 <HAL_GetTick>
 8007688:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800768a:	4b5b      	ldr	r3, [pc, #364]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	079b      	lsls	r3, r3, #30
 8007690:	d5d1      	bpl.n	8007636 <HAL_RCC_OscConfig+0x15a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007692:	f001 f8c7 	bl	8008824 <HAL_GetTick>
 8007696:	1b40      	subs	r0, r0, r5
 8007698:	2802      	cmp	r0, #2
 800769a:	d9f6      	bls.n	800768a <HAL_RCC_OscConfig+0x1ae>
            return HAL_TIMEOUT;
 800769c:	2003      	movs	r0, #3
 800769e:	e141      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076a0:	4a55      	ldr	r2, [pc, #340]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80076a2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80076a4:	2101      	movs	r1, #1
 80076a6:	438b      	bics	r3, r1
 80076a8:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076aa:	f001 f8bb 	bl	8008824 <HAL_GetTick>
 80076ae:	0005      	movs	r5, r0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076b0:	4b51      	ldr	r3, [pc, #324]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80076b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b4:	079b      	lsls	r3, r3, #30
 80076b6:	d506      	bpl.n	80076c6 <HAL_RCC_OscConfig+0x1ea>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076b8:	f001 f8b4 	bl	8008824 <HAL_GetTick>
 80076bc:	1b40      	subs	r0, r0, r5
 80076be:	2802      	cmp	r0, #2
 80076c0:	d9f6      	bls.n	80076b0 <HAL_RCC_OscConfig+0x1d4>
        {
          return HAL_TIMEOUT;
 80076c2:	2003      	movs	r0, #3
 80076c4:	e12e      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076c6:	6823      	ldr	r3, [r4, #0]
 80076c8:	075b      	lsls	r3, r3, #29
 80076ca:	d575      	bpl.n	80077b8 <HAL_RCC_OscConfig+0x2dc>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80076cc:	4b4a      	ldr	r3, [pc, #296]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80076ce:	69db      	ldr	r3, [r3, #28]
 80076d0:	00db      	lsls	r3, r3, #3
 80076d2:	d40b      	bmi.n	80076ec <HAL_RCC_OscConfig+0x210>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80076d4:	4a48      	ldr	r2, [pc, #288]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80076d6:	69d1      	ldr	r1, [r2, #28]
 80076d8:	2080      	movs	r0, #128	; 0x80
 80076da:	0540      	lsls	r0, r0, #21
 80076dc:	4301      	orrs	r1, r0
 80076de:	61d1      	str	r1, [r2, #28]
 80076e0:	69d3      	ldr	r3, [r2, #28]
 80076e2:	4003      	ands	r3, r0
 80076e4:	9301      	str	r3, [sp, #4]
 80076e6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80076e8:	2501      	movs	r5, #1
 80076ea:	e000      	b.n	80076ee <HAL_RCC_OscConfig+0x212>
    FlagStatus       pwrclkchanged = RESET;
 80076ec:	2500      	movs	r5, #0
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076ee:	4b45      	ldr	r3, [pc, #276]	; (8007804 <HAL_RCC_OscConfig+0x328>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	05db      	lsls	r3, r3, #23
 80076f4:	d51f      	bpl.n	8007736 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076f6:	68a3      	ldr	r3, [r4, #8]
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	d030      	beq.n	800775e <HAL_RCC_OscConfig+0x282>
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d134      	bne.n	800776a <HAL_RCC_OscConfig+0x28e>
 8007700:	4b3d      	ldr	r3, [pc, #244]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007702:	6a1a      	ldr	r2, [r3, #32]
 8007704:	2101      	movs	r1, #1
 8007706:	438a      	bics	r2, r1
 8007708:	621a      	str	r2, [r3, #32]
 800770a:	6a1a      	ldr	r2, [r3, #32]
 800770c:	3103      	adds	r1, #3
 800770e:	438a      	bics	r2, r1
 8007710:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007712:	68a3      	ldr	r3, [r4, #8]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d03e      	beq.n	8007796 <HAL_RCC_OscConfig+0x2ba>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007718:	f001 f884 	bl	8008824 <HAL_GetTick>
 800771c:	0006      	movs	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800771e:	4b36      	ldr	r3, [pc, #216]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	079b      	lsls	r3, r3, #30
 8007724:	d446      	bmi.n	80077b4 <HAL_RCC_OscConfig+0x2d8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007726:	f001 f87d 	bl	8008824 <HAL_GetTick>
 800772a:	1b80      	subs	r0, r0, r6
 800772c:	4b36      	ldr	r3, [pc, #216]	; (8007808 <HAL_RCC_OscConfig+0x32c>)
 800772e:	4298      	cmp	r0, r3
 8007730:	d9f5      	bls.n	800771e <HAL_RCC_OscConfig+0x242>
        {
          return HAL_TIMEOUT;
 8007732:	2003      	movs	r0, #3
 8007734:	e0f6      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007736:	4a33      	ldr	r2, [pc, #204]	; (8007804 <HAL_RCC_OscConfig+0x328>)
 8007738:	6811      	ldr	r1, [r2, #0]
 800773a:	2380      	movs	r3, #128	; 0x80
 800773c:	005b      	lsls	r3, r3, #1
 800773e:	430b      	orrs	r3, r1
 8007740:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8007742:	f001 f86f 	bl	8008824 <HAL_GetTick>
 8007746:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007748:	4b2e      	ldr	r3, [pc, #184]	; (8007804 <HAL_RCC_OscConfig+0x328>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	05db      	lsls	r3, r3, #23
 800774e:	d4d2      	bmi.n	80076f6 <HAL_RCC_OscConfig+0x21a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007750:	f001 f868 	bl	8008824 <HAL_GetTick>
 8007754:	1b80      	subs	r0, r0, r6
 8007756:	2864      	cmp	r0, #100	; 0x64
 8007758:	d9f6      	bls.n	8007748 <HAL_RCC_OscConfig+0x26c>
          return HAL_TIMEOUT;
 800775a:	2003      	movs	r0, #3
 800775c:	e0e2      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800775e:	4a26      	ldr	r2, [pc, #152]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007760:	6a13      	ldr	r3, [r2, #32]
 8007762:	2101      	movs	r1, #1
 8007764:	430b      	orrs	r3, r1
 8007766:	6213      	str	r3, [r2, #32]
 8007768:	e7d3      	b.n	8007712 <HAL_RCC_OscConfig+0x236>
 800776a:	2b05      	cmp	r3, #5
 800776c:	d009      	beq.n	8007782 <HAL_RCC_OscConfig+0x2a6>
 800776e:	4b22      	ldr	r3, [pc, #136]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007770:	6a1a      	ldr	r2, [r3, #32]
 8007772:	2101      	movs	r1, #1
 8007774:	438a      	bics	r2, r1
 8007776:	621a      	str	r2, [r3, #32]
 8007778:	6a1a      	ldr	r2, [r3, #32]
 800777a:	3103      	adds	r1, #3
 800777c:	438a      	bics	r2, r1
 800777e:	621a      	str	r2, [r3, #32]
 8007780:	e7c7      	b.n	8007712 <HAL_RCC_OscConfig+0x236>
 8007782:	4b1d      	ldr	r3, [pc, #116]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 8007784:	6a1a      	ldr	r2, [r3, #32]
 8007786:	2104      	movs	r1, #4
 8007788:	430a      	orrs	r2, r1
 800778a:	621a      	str	r2, [r3, #32]
 800778c:	6a1a      	ldr	r2, [r3, #32]
 800778e:	3903      	subs	r1, #3
 8007790:	430a      	orrs	r2, r1
 8007792:	621a      	str	r2, [r3, #32]
 8007794:	e7bd      	b.n	8007712 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007796:	f001 f845 	bl	8008824 <HAL_GetTick>
 800779a:	0006      	movs	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800779c:	4b16      	ldr	r3, [pc, #88]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 800779e:	6a1b      	ldr	r3, [r3, #32]
 80077a0:	079b      	lsls	r3, r3, #30
 80077a2:	d507      	bpl.n	80077b4 <HAL_RCC_OscConfig+0x2d8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077a4:	f001 f83e 	bl	8008824 <HAL_GetTick>
 80077a8:	1b80      	subs	r0, r0, r6
 80077aa:	4b17      	ldr	r3, [pc, #92]	; (8007808 <HAL_RCC_OscConfig+0x32c>)
 80077ac:	4298      	cmp	r0, r3
 80077ae:	d9f5      	bls.n	800779c <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 80077b0:	2003      	movs	r0, #3
 80077b2:	e0b7      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80077b4:	2d01      	cmp	r5, #1
 80077b6:	d029      	beq.n	800780c <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80077b8:	6823      	ldr	r3, [r4, #0]
 80077ba:	06db      	lsls	r3, r3, #27
 80077bc:	d558      	bpl.n	8007870 <HAL_RCC_OscConfig+0x394>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80077be:	6963      	ldr	r3, [r4, #20]
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d029      	beq.n	8007818 <HAL_RCC_OscConfig+0x33c>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80077c4:	3305      	adds	r3, #5
 80077c6:	d047      	beq.n	8007858 <HAL_RCC_OscConfig+0x37c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80077c8:	4b0b      	ldr	r3, [pc, #44]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80077ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80077cc:	2104      	movs	r1, #4
 80077ce:	430a      	orrs	r2, r1
 80077d0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80077d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80077d4:	3903      	subs	r1, #3
 80077d6:	438a      	bics	r2, r1
 80077d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80077da:	f001 f823 	bl	8008824 <HAL_GetTick>
 80077de:	0005      	movs	r5, r0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80077e0:	4b05      	ldr	r3, [pc, #20]	; (80077f8 <HAL_RCC_OscConfig+0x31c>)
 80077e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077e4:	079b      	lsls	r3, r3, #30
 80077e6:	d543      	bpl.n	8007870 <HAL_RCC_OscConfig+0x394>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80077e8:	f001 f81c 	bl	8008824 <HAL_GetTick>
 80077ec:	1b40      	subs	r0, r0, r5
 80077ee:	2802      	cmp	r0, #2
 80077f0:	d9f6      	bls.n	80077e0 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 80077f2:	2003      	movs	r0, #3
 80077f4:	e096      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
 80077f6:	46c0      	nop			; (mov r8, r8)
 80077f8:	40021000 	.word	0x40021000
 80077fc:	fffeffff 	.word	0xfffeffff
 8007800:	fffbffff 	.word	0xfffbffff
 8007804:	40007000 	.word	0x40007000
 8007808:	00001388 	.word	0x00001388
      __HAL_RCC_PWR_CLK_DISABLE();
 800780c:	4a47      	ldr	r2, [pc, #284]	; (800792c <HAL_RCC_OscConfig+0x450>)
 800780e:	69d3      	ldr	r3, [r2, #28]
 8007810:	4947      	ldr	r1, [pc, #284]	; (8007930 <HAL_RCC_OscConfig+0x454>)
 8007812:	400b      	ands	r3, r1
 8007814:	61d3      	str	r3, [r2, #28]
 8007816:	e7cf      	b.n	80077b8 <HAL_RCC_OscConfig+0x2dc>
      __HAL_RCC_HSI14ADC_DISABLE();
 8007818:	4b44      	ldr	r3, [pc, #272]	; (800792c <HAL_RCC_OscConfig+0x450>)
 800781a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800781c:	2104      	movs	r1, #4
 800781e:	430a      	orrs	r2, r1
 8007820:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8007822:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007824:	3903      	subs	r1, #3
 8007826:	430a      	orrs	r2, r1
 8007828:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 800782a:	f000 fffb 	bl	8008824 <HAL_GetTick>
 800782e:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8007830:	4b3e      	ldr	r3, [pc, #248]	; (800792c <HAL_RCC_OscConfig+0x450>)
 8007832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007834:	079b      	lsls	r3, r3, #30
 8007836:	d406      	bmi.n	8007846 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8007838:	f000 fff4 	bl	8008824 <HAL_GetTick>
 800783c:	1b40      	subs	r0, r0, r5
 800783e:	2802      	cmp	r0, #2
 8007840:	d9f6      	bls.n	8007830 <HAL_RCC_OscConfig+0x354>
          return HAL_TIMEOUT;
 8007842:	2003      	movs	r0, #3
 8007844:	e06e      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8007846:	4939      	ldr	r1, [pc, #228]	; (800792c <HAL_RCC_OscConfig+0x450>)
 8007848:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800784a:	22f8      	movs	r2, #248	; 0xf8
 800784c:	4393      	bics	r3, r2
 800784e:	69a2      	ldr	r2, [r4, #24]
 8007850:	00d2      	lsls	r2, r2, #3
 8007852:	4313      	orrs	r3, r2
 8007854:	634b      	str	r3, [r1, #52]	; 0x34
 8007856:	e00b      	b.n	8007870 <HAL_RCC_OscConfig+0x394>
      __HAL_RCC_HSI14ADC_ENABLE();
 8007858:	4a34      	ldr	r2, [pc, #208]	; (800792c <HAL_RCC_OscConfig+0x450>)
 800785a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800785c:	2104      	movs	r1, #4
 800785e:	438b      	bics	r3, r1
 8007860:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8007862:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8007864:	31f4      	adds	r1, #244	; 0xf4
 8007866:	438b      	bics	r3, r1
 8007868:	69a1      	ldr	r1, [r4, #24]
 800786a:	00c9      	lsls	r1, r1, #3
 800786c:	430b      	orrs	r3, r1
 800786e:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007870:	6a23      	ldr	r3, [r4, #32]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d055      	beq.n	8007922 <HAL_RCC_OscConfig+0x446>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007876:	4a2d      	ldr	r2, [pc, #180]	; (800792c <HAL_RCC_OscConfig+0x450>)
 8007878:	6851      	ldr	r1, [r2, #4]
 800787a:	220c      	movs	r2, #12
 800787c:	400a      	ands	r2, r1
 800787e:	2a08      	cmp	r2, #8
 8007880:	d052      	beq.n	8007928 <HAL_RCC_OscConfig+0x44c>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007882:	2b02      	cmp	r3, #2
 8007884:	d012      	beq.n	80078ac <HAL_RCC_OscConfig+0x3d0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007886:	4a29      	ldr	r2, [pc, #164]	; (800792c <HAL_RCC_OscConfig+0x450>)
 8007888:	6813      	ldr	r3, [r2, #0]
 800788a:	492a      	ldr	r1, [pc, #168]	; (8007934 <HAL_RCC_OscConfig+0x458>)
 800788c:	400b      	ands	r3, r1
 800788e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007890:	f000 ffc8 	bl	8008824 <HAL_GetTick>
 8007894:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007896:	4b25      	ldr	r3, [pc, #148]	; (800792c <HAL_RCC_OscConfig+0x450>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	019b      	lsls	r3, r3, #6
 800789c:	d53d      	bpl.n	800791a <HAL_RCC_OscConfig+0x43e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800789e:	f000 ffc1 	bl	8008824 <HAL_GetTick>
 80078a2:	1b00      	subs	r0, r0, r4
 80078a4:	2802      	cmp	r0, #2
 80078a6:	d9f6      	bls.n	8007896 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80078a8:	2003      	movs	r0, #3
 80078aa:	e03b      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
        __HAL_RCC_PLL_DISABLE();
 80078ac:	4a1f      	ldr	r2, [pc, #124]	; (800792c <HAL_RCC_OscConfig+0x450>)
 80078ae:	6813      	ldr	r3, [r2, #0]
 80078b0:	4920      	ldr	r1, [pc, #128]	; (8007934 <HAL_RCC_OscConfig+0x458>)
 80078b2:	400b      	ands	r3, r1
 80078b4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80078b6:	f000 ffb5 	bl	8008824 <HAL_GetTick>
 80078ba:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80078bc:	4b1b      	ldr	r3, [pc, #108]	; (800792c <HAL_RCC_OscConfig+0x450>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	019b      	lsls	r3, r3, #6
 80078c2:	d506      	bpl.n	80078d2 <HAL_RCC_OscConfig+0x3f6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078c4:	f000 ffae 	bl	8008824 <HAL_GetTick>
 80078c8:	1b40      	subs	r0, r0, r5
 80078ca:	2802      	cmp	r0, #2
 80078cc:	d9f6      	bls.n	80078bc <HAL_RCC_OscConfig+0x3e0>
            return HAL_TIMEOUT;
 80078ce:	2003      	movs	r0, #3
 80078d0:	e028      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078d2:	4b16      	ldr	r3, [pc, #88]	; (800792c <HAL_RCC_OscConfig+0x450>)
 80078d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d6:	210f      	movs	r1, #15
 80078d8:	438a      	bics	r2, r1
 80078da:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80078dc:	430a      	orrs	r2, r1
 80078de:	62da      	str	r2, [r3, #44]	; 0x2c
 80078e0:	685a      	ldr	r2, [r3, #4]
 80078e2:	4915      	ldr	r1, [pc, #84]	; (8007938 <HAL_RCC_OscConfig+0x45c>)
 80078e4:	400a      	ands	r2, r1
 80078e6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80078e8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80078ea:	4301      	orrs	r1, r0
 80078ec:	430a      	orrs	r2, r1
 80078ee:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 80078f0:	6819      	ldr	r1, [r3, #0]
 80078f2:	2280      	movs	r2, #128	; 0x80
 80078f4:	0452      	lsls	r2, r2, #17
 80078f6:	430a      	orrs	r2, r1
 80078f8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80078fa:	f000 ff93 	bl	8008824 <HAL_GetTick>
 80078fe:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007900:	4b0a      	ldr	r3, [pc, #40]	; (800792c <HAL_RCC_OscConfig+0x450>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	019b      	lsls	r3, r3, #6
 8007906:	d406      	bmi.n	8007916 <HAL_RCC_OscConfig+0x43a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007908:	f000 ff8c 	bl	8008824 <HAL_GetTick>
 800790c:	1b00      	subs	r0, r0, r4
 800790e:	2802      	cmp	r0, #2
 8007910:	d9f6      	bls.n	8007900 <HAL_RCC_OscConfig+0x424>
            return HAL_TIMEOUT;
 8007912:	2003      	movs	r0, #3
 8007914:	e006      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8007916:	2000      	movs	r0, #0
 8007918:	e004      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
 800791a:	2000      	movs	r0, #0
 800791c:	e002      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
        return HAL_ERROR;
 800791e:	2001      	movs	r0, #1
 8007920:	e000      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
  return HAL_OK;
 8007922:	2000      	movs	r0, #0
}
 8007924:	b002      	add	sp, #8
 8007926:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8007928:	2001      	movs	r0, #1
 800792a:	e7fb      	b.n	8007924 <HAL_RCC_OscConfig+0x448>
 800792c:	40021000 	.word	0x40021000
 8007930:	efffffff 	.word	0xefffffff
 8007934:	feffffff 	.word	0xfeffffff
 8007938:	ffc27fff 	.word	0xffc27fff

0800793c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800793c:	b530      	push	{r4, r5, lr}
 800793e:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8007940:	aa04      	add	r2, sp, #16
 8007942:	4b18      	ldr	r3, [pc, #96]	; (80079a4 <HAL_RCC_GetSysClockFreq+0x68>)
 8007944:	0018      	movs	r0, r3
 8007946:	c832      	ldmia	r0!, {r1, r4, r5}
 8007948:	c232      	stmia	r2!, {r1, r4, r5}
 800794a:	0011      	movs	r1, r2
 800794c:	6802      	ldr	r2, [r0, #0]
 800794e:	600a      	str	r2, [r1, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8007950:	466a      	mov	r2, sp
 8007952:	3310      	adds	r3, #16
 8007954:	cb13      	ldmia	r3!, {r0, r1, r4}
 8007956:	c213      	stmia	r2!, {r0, r1, r4}
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	6013      	str	r3, [r2, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800795c:	4b12      	ldr	r3, [pc, #72]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x6c>)
 800795e:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007960:	230c      	movs	r3, #12
 8007962:	4013      	ands	r3, r2
 8007964:	2b08      	cmp	r3, #8
 8007966:	d11a      	bne.n	800799e <HAL_RCC_GetSysClockFreq+0x62>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8007968:	0c91      	lsrs	r1, r2, #18
 800796a:	3307      	adds	r3, #7
 800796c:	4019      	ands	r1, r3
 800796e:	a804      	add	r0, sp, #16
 8007970:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8007972:	490d      	ldr	r1, [pc, #52]	; (80079a8 <HAL_RCC_GetSysClockFreq+0x6c>)
 8007974:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8007976:	400b      	ands	r3, r1
 8007978:	4669      	mov	r1, sp
 800797a:	5cc9      	ldrb	r1, [r1, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800797c:	23c0      	movs	r3, #192	; 0xc0
 800797e:	025b      	lsls	r3, r3, #9
 8007980:	401a      	ands	r2, r3
 8007982:	2380      	movs	r3, #128	; 0x80
 8007984:	025b      	lsls	r3, r3, #9
 8007986:	429a      	cmp	r2, r3
 8007988:	d004      	beq.n	8007994 <HAL_RCC_GetSysClockFreq+0x58>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 800798a:	4808      	ldr	r0, [pc, #32]	; (80079ac <HAL_RCC_GetSysClockFreq+0x70>)
 800798c:	f7f8 fbe2 	bl	8000154 <__udivsi3>
 8007990:	4360      	muls	r0, r4
 8007992:	e005      	b.n	80079a0 <HAL_RCC_GetSysClockFreq+0x64>
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8007994:	4805      	ldr	r0, [pc, #20]	; (80079ac <HAL_RCC_GetSysClockFreq+0x70>)
 8007996:	f7f8 fbdd 	bl	8000154 <__udivsi3>
 800799a:	4360      	muls	r0, r4
 800799c:	e000      	b.n	80079a0 <HAL_RCC_GetSysClockFreq+0x64>
      sysclockfreq = HSE_VALUE;
 800799e:	4803      	ldr	r0, [pc, #12]	; (80079ac <HAL_RCC_GetSysClockFreq+0x70>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80079a0:	b009      	add	sp, #36	; 0x24
 80079a2:	bd30      	pop	{r4, r5, pc}
 80079a4:	0800fcd4 	.word	0x0800fcd4
 80079a8:	40021000 	.word	0x40021000
 80079ac:	007a1200 	.word	0x007a1200

080079b0 <HAL_RCC_ClockConfig>:
{
 80079b0:	b570      	push	{r4, r5, r6, lr}
 80079b2:	0005      	movs	r5, r0
 80079b4:	000c      	movs	r4, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80079b6:	4b4d      	ldr	r3, [pc, #308]	; (8007aec <HAL_RCC_ClockConfig+0x13c>)
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	2301      	movs	r3, #1
 80079bc:	4013      	ands	r3, r2
 80079be:	428b      	cmp	r3, r1
 80079c0:	d20b      	bcs.n	80079da <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079c2:	494a      	ldr	r1, [pc, #296]	; (8007aec <HAL_RCC_ClockConfig+0x13c>)
 80079c4:	680b      	ldr	r3, [r1, #0]
 80079c6:	2201      	movs	r2, #1
 80079c8:	4393      	bics	r3, r2
 80079ca:	4323      	orrs	r3, r4
 80079cc:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80079ce:	680b      	ldr	r3, [r1, #0]
 80079d0:	401a      	ands	r2, r3
 80079d2:	4294      	cmp	r4, r2
 80079d4:	d001      	beq.n	80079da <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 80079d6:	2001      	movs	r0, #1
 80079d8:	e085      	b.n	8007ae6 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079da:	682b      	ldr	r3, [r5, #0]
 80079dc:	079b      	lsls	r3, r3, #30
 80079de:	d506      	bpl.n	80079ee <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079e0:	4a43      	ldr	r2, [pc, #268]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 80079e2:	6853      	ldr	r3, [r2, #4]
 80079e4:	21f0      	movs	r1, #240	; 0xf0
 80079e6:	438b      	bics	r3, r1
 80079e8:	68a9      	ldr	r1, [r5, #8]
 80079ea:	430b      	orrs	r3, r1
 80079ec:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079ee:	682b      	ldr	r3, [r5, #0]
 80079f0:	07db      	lsls	r3, r3, #31
 80079f2:	d54c      	bpl.n	8007a8e <HAL_RCC_ClockConfig+0xde>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079f4:	686b      	ldr	r3, [r5, #4]
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d021      	beq.n	8007a3e <HAL_RCC_ClockConfig+0x8e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80079fa:	2b02      	cmp	r3, #2
 80079fc:	d025      	beq.n	8007a4a <HAL_RCC_ClockConfig+0x9a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079fe:	4a3c      	ldr	r2, [pc, #240]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 8007a00:	6812      	ldr	r2, [r2, #0]
 8007a02:	0792      	lsls	r2, r2, #30
 8007a04:	d400      	bmi.n	8007a08 <HAL_RCC_ClockConfig+0x58>
 8007a06:	e06f      	b.n	8007ae8 <HAL_RCC_ClockConfig+0x138>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a08:	4939      	ldr	r1, [pc, #228]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 8007a0a:	684a      	ldr	r2, [r1, #4]
 8007a0c:	2003      	movs	r0, #3
 8007a0e:	4382      	bics	r2, r0
 8007a10:	4313      	orrs	r3, r2
 8007a12:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8007a14:	f000 ff06 	bl	8008824 <HAL_GetTick>
 8007a18:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a1a:	686b      	ldr	r3, [r5, #4]
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d01a      	beq.n	8007a56 <HAL_RCC_ClockConfig+0xa6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d026      	beq.n	8007a72 <HAL_RCC_ClockConfig+0xc2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007a24:	4b32      	ldr	r3, [pc, #200]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	220c      	movs	r2, #12
 8007a2a:	421a      	tst	r2, r3
 8007a2c:	d02f      	beq.n	8007a8e <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a2e:	f000 fef9 	bl	8008824 <HAL_GetTick>
 8007a32:	1b80      	subs	r0, r0, r6
 8007a34:	4b2f      	ldr	r3, [pc, #188]	; (8007af4 <HAL_RCC_ClockConfig+0x144>)
 8007a36:	4298      	cmp	r0, r3
 8007a38:	d9f4      	bls.n	8007a24 <HAL_RCC_ClockConfig+0x74>
          return HAL_TIMEOUT;
 8007a3a:	2003      	movs	r0, #3
 8007a3c:	e053      	b.n	8007ae6 <HAL_RCC_ClockConfig+0x136>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a3e:	4a2c      	ldr	r2, [pc, #176]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 8007a40:	6812      	ldr	r2, [r2, #0]
 8007a42:	0392      	lsls	r2, r2, #14
 8007a44:	d4e0      	bmi.n	8007a08 <HAL_RCC_ClockConfig+0x58>
        return HAL_ERROR;
 8007a46:	2001      	movs	r0, #1
 8007a48:	e04d      	b.n	8007ae6 <HAL_RCC_ClockConfig+0x136>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a4a:	4a29      	ldr	r2, [pc, #164]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 8007a4c:	6812      	ldr	r2, [r2, #0]
 8007a4e:	0192      	lsls	r2, r2, #6
 8007a50:	d4da      	bmi.n	8007a08 <HAL_RCC_ClockConfig+0x58>
        return HAL_ERROR;
 8007a52:	2001      	movs	r0, #1
 8007a54:	e047      	b.n	8007ae6 <HAL_RCC_ClockConfig+0x136>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007a56:	4b26      	ldr	r3, [pc, #152]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 8007a58:	685a      	ldr	r2, [r3, #4]
 8007a5a:	230c      	movs	r3, #12
 8007a5c:	4013      	ands	r3, r2
 8007a5e:	2b04      	cmp	r3, #4
 8007a60:	d015      	beq.n	8007a8e <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a62:	f000 fedf 	bl	8008824 <HAL_GetTick>
 8007a66:	1b80      	subs	r0, r0, r6
 8007a68:	4b22      	ldr	r3, [pc, #136]	; (8007af4 <HAL_RCC_ClockConfig+0x144>)
 8007a6a:	4298      	cmp	r0, r3
 8007a6c:	d9f3      	bls.n	8007a56 <HAL_RCC_ClockConfig+0xa6>
          return HAL_TIMEOUT;
 8007a6e:	2003      	movs	r0, #3
 8007a70:	e039      	b.n	8007ae6 <HAL_RCC_ClockConfig+0x136>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a72:	4b1f      	ldr	r3, [pc, #124]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 8007a74:	685a      	ldr	r2, [r3, #4]
 8007a76:	230c      	movs	r3, #12
 8007a78:	4013      	ands	r3, r2
 8007a7a:	2b08      	cmp	r3, #8
 8007a7c:	d007      	beq.n	8007a8e <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a7e:	f000 fed1 	bl	8008824 <HAL_GetTick>
 8007a82:	1b80      	subs	r0, r0, r6
 8007a84:	4b1b      	ldr	r3, [pc, #108]	; (8007af4 <HAL_RCC_ClockConfig+0x144>)
 8007a86:	4298      	cmp	r0, r3
 8007a88:	d9f3      	bls.n	8007a72 <HAL_RCC_ClockConfig+0xc2>
          return HAL_TIMEOUT;
 8007a8a:	2003      	movs	r0, #3
 8007a8c:	e02b      	b.n	8007ae6 <HAL_RCC_ClockConfig+0x136>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8007a8e:	4b17      	ldr	r3, [pc, #92]	; (8007aec <HAL_RCC_ClockConfig+0x13c>)
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	2301      	movs	r3, #1
 8007a94:	4013      	ands	r3, r2
 8007a96:	429c      	cmp	r4, r3
 8007a98:	d20b      	bcs.n	8007ab2 <HAL_RCC_ClockConfig+0x102>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a9a:	4914      	ldr	r1, [pc, #80]	; (8007aec <HAL_RCC_ClockConfig+0x13c>)
 8007a9c:	680b      	ldr	r3, [r1, #0]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	4393      	bics	r3, r2
 8007aa2:	4323      	orrs	r3, r4
 8007aa4:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8007aa6:	680b      	ldr	r3, [r1, #0]
 8007aa8:	401a      	ands	r2, r3
 8007aaa:	4294      	cmp	r4, r2
 8007aac:	d001      	beq.n	8007ab2 <HAL_RCC_ClockConfig+0x102>
      return HAL_ERROR;
 8007aae:	2001      	movs	r0, #1
 8007ab0:	e019      	b.n	8007ae6 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ab2:	682b      	ldr	r3, [r5, #0]
 8007ab4:	075b      	lsls	r3, r3, #29
 8007ab6:	d506      	bpl.n	8007ac6 <HAL_RCC_ClockConfig+0x116>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8007ab8:	4a0d      	ldr	r2, [pc, #52]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 8007aba:	6853      	ldr	r3, [r2, #4]
 8007abc:	490e      	ldr	r1, [pc, #56]	; (8007af8 <HAL_RCC_ClockConfig+0x148>)
 8007abe:	400b      	ands	r3, r1
 8007ac0:	68e9      	ldr	r1, [r5, #12]
 8007ac2:	430b      	orrs	r3, r1
 8007ac4:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8007ac6:	f7ff ff39 	bl	800793c <HAL_RCC_GetSysClockFreq>
 8007aca:	4b09      	ldr	r3, [pc, #36]	; (8007af0 <HAL_RCC_ClockConfig+0x140>)
 8007acc:	685a      	ldr	r2, [r3, #4]
 8007ace:	0912      	lsrs	r2, r2, #4
 8007ad0:	230f      	movs	r3, #15
 8007ad2:	4013      	ands	r3, r2
 8007ad4:	4a09      	ldr	r2, [pc, #36]	; (8007afc <HAL_RCC_ClockConfig+0x14c>)
 8007ad6:	5cd3      	ldrb	r3, [r2, r3]
 8007ad8:	40d8      	lsrs	r0, r3
 8007ada:	4b09      	ldr	r3, [pc, #36]	; (8007b00 <HAL_RCC_ClockConfig+0x150>)
 8007adc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8007ade:	2003      	movs	r0, #3
 8007ae0:	f000 fe9a 	bl	8008818 <HAL_InitTick>
  return HAL_OK;
 8007ae4:	2000      	movs	r0, #0
}
 8007ae6:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8007ae8:	2001      	movs	r0, #1
 8007aea:	e7fc      	b.n	8007ae6 <HAL_RCC_ClockConfig+0x136>
 8007aec:	40022000 	.word	0x40022000
 8007af0:	40021000 	.word	0x40021000
 8007af4:	00001388 	.word	0x00001388
 8007af8:	fffff8ff 	.word	0xfffff8ff
 8007afc:	0800fcf4 	.word	0x0800fcf4
 8007b00:	200001d4 	.word	0x200001d4

08007b04 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8007b04:	4b01      	ldr	r3, [pc, #4]	; (8007b0c <HAL_RCC_GetHCLKFreq+0x8>)
 8007b06:	6818      	ldr	r0, [r3, #0]
}
 8007b08:	4770      	bx	lr
 8007b0a:	46c0      	nop			; (mov r8, r8)
 8007b0c:	200001d4 	.word	0x200001d4

08007b10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b10:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8007b12:	f7ff fff7 	bl	8007b04 <HAL_RCC_GetHCLKFreq>
 8007b16:	4b04      	ldr	r3, [pc, #16]	; (8007b28 <HAL_RCC_GetPCLK1Freq+0x18>)
 8007b18:	685a      	ldr	r2, [r3, #4]
 8007b1a:	0a12      	lsrs	r2, r2, #8
 8007b1c:	2307      	movs	r3, #7
 8007b1e:	4013      	ands	r3, r2
 8007b20:	4a02      	ldr	r2, [pc, #8]	; (8007b2c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8007b22:	5cd3      	ldrb	r3, [r2, r3]
 8007b24:	40d8      	lsrs	r0, r3
}    
 8007b26:	bd10      	pop	{r4, pc}
 8007b28:	40021000 	.word	0x40021000
 8007b2c:	0800fd04 	.word	0x0800fd04

08007b30 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007b30:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8007b32:	2307      	movs	r3, #7
 8007b34:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007b36:	4b0a      	ldr	r3, [pc, #40]	; (8007b60 <HAL_RCC_GetClockConfig+0x30>)
 8007b38:	685c      	ldr	r4, [r3, #4]
 8007b3a:	2203      	movs	r2, #3
 8007b3c:	4022      	ands	r2, r4
 8007b3e:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8007b40:	685c      	ldr	r4, [r3, #4]
 8007b42:	22f0      	movs	r2, #240	; 0xf0
 8007b44:	4022      	ands	r2, r4
 8007b46:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	22e0      	movs	r2, #224	; 0xe0
 8007b4c:	00d2      	lsls	r2, r2, #3
 8007b4e:	4013      	ands	r3, r2
 8007b50:	60c3      	str	r3, [r0, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8007b52:	4b04      	ldr	r3, [pc, #16]	; (8007b64 <HAL_RCC_GetClockConfig+0x34>)
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	2301      	movs	r3, #1
 8007b58:	4013      	ands	r3, r2
 8007b5a:	600b      	str	r3, [r1, #0]
}
 8007b5c:	bd10      	pop	{r4, pc}
 8007b5e:	46c0      	nop			; (mov r8, r8)
 8007b60:	40021000 	.word	0x40021000
 8007b64:	40022000 	.word	0x40022000

08007b68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b68:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b6a:	6a03      	ldr	r3, [r0, #32]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	4393      	bics	r3, r2
 8007b70:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b72:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b74:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b76:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b78:	2573      	movs	r5, #115	; 0x73
 8007b7a:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b7c:	680d      	ldr	r5, [r1, #0]
 8007b7e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b80:	2502      	movs	r5, #2
 8007b82:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b84:	688d      	ldr	r5, [r1, #8]
 8007b86:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b88:	4d15      	ldr	r5, [pc, #84]	; (8007be0 <TIM_OC1_SetConfig+0x78>)
 8007b8a:	42a8      	cmp	r0, r5
 8007b8c:	d020      	beq.n	8007bd0 <TIM_OC1_SetConfig+0x68>
 8007b8e:	4d15      	ldr	r5, [pc, #84]	; (8007be4 <TIM_OC1_SetConfig+0x7c>)
 8007b90:	42a8      	cmp	r0, r5
 8007b92:	d01d      	beq.n	8007bd0 <TIM_OC1_SetConfig+0x68>
 8007b94:	4d14      	ldr	r5, [pc, #80]	; (8007be8 <TIM_OC1_SetConfig+0x80>)
 8007b96:	42a8      	cmp	r0, r5
 8007b98:	d01a      	beq.n	8007bd0 <TIM_OC1_SetConfig+0x68>
 8007b9a:	4d14      	ldr	r5, [pc, #80]	; (8007bec <TIM_OC1_SetConfig+0x84>)
 8007b9c:	42a8      	cmp	r0, r5
 8007b9e:	d017      	beq.n	8007bd0 <TIM_OC1_SetConfig+0x68>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8007ba0:	4d0f      	ldr	r5, [pc, #60]	; (8007be0 <TIM_OC1_SetConfig+0x78>)
 8007ba2:	42a8      	cmp	r0, r5
 8007ba4:	d008      	beq.n	8007bb8 <TIM_OC1_SetConfig+0x50>
 8007ba6:	4d0f      	ldr	r5, [pc, #60]	; (8007be4 <TIM_OC1_SetConfig+0x7c>)
 8007ba8:	42a8      	cmp	r0, r5
 8007baa:	d005      	beq.n	8007bb8 <TIM_OC1_SetConfig+0x50>
 8007bac:	4d0e      	ldr	r5, [pc, #56]	; (8007be8 <TIM_OC1_SetConfig+0x80>)
 8007bae:	42a8      	cmp	r0, r5
 8007bb0:	d002      	beq.n	8007bb8 <TIM_OC1_SetConfig+0x50>
 8007bb2:	4d0e      	ldr	r5, [pc, #56]	; (8007bec <TIM_OC1_SetConfig+0x84>)
 8007bb4:	42a8      	cmp	r0, r5
 8007bb6:	d105      	bne.n	8007bc4 <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007bb8:	4d0d      	ldr	r5, [pc, #52]	; (8007bf0 <TIM_OC1_SetConfig+0x88>)
 8007bba:	402c      	ands	r4, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007bbc:	694d      	ldr	r5, [r1, #20]
 8007bbe:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007bc0:	698d      	ldr	r5, [r1, #24]
 8007bc2:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bc4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bc6:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007bc8:	684a      	ldr	r2, [r1, #4]
 8007bca:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bcc:	6203      	str	r3, [r0, #32]
}
 8007bce:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC1NP;
 8007bd0:	2508      	movs	r5, #8
 8007bd2:	43ab      	bics	r3, r5
    tmpccer |= OC_Config->OCNPolarity;
 8007bd4:	68cd      	ldr	r5, [r1, #12]
 8007bd6:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8007bd8:	2504      	movs	r5, #4
 8007bda:	43ab      	bics	r3, r5
 8007bdc:	e7e0      	b.n	8007ba0 <TIM_OC1_SetConfig+0x38>
 8007bde:	46c0      	nop			; (mov r8, r8)
 8007be0:	40012c00 	.word	0x40012c00
 8007be4:	40014000 	.word	0x40014000
 8007be8:	40014400 	.word	0x40014400
 8007bec:	40014800 	.word	0x40014800
 8007bf0:	fffffcff 	.word	0xfffffcff

08007bf4 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bf4:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bf6:	6a03      	ldr	r3, [r0, #32]
 8007bf8:	4a1a      	ldr	r2, [pc, #104]	; (8007c64 <TIM_OC3_SetConfig+0x70>)
 8007bfa:	4013      	ands	r3, r2
 8007bfc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bfe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c00:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c02:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c04:	3275      	adds	r2, #117	; 0x75
 8007c06:	32ff      	adds	r2, #255	; 0xff
 8007c08:	4394      	bics	r4, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c0a:	680a      	ldr	r2, [r1, #0]
 8007c0c:	4314      	orrs	r4, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c0e:	4a16      	ldr	r2, [pc, #88]	; (8007c68 <TIM_OC3_SetConfig+0x74>)
 8007c10:	4013      	ands	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c12:	688a      	ldr	r2, [r1, #8]
 8007c14:	0212      	lsls	r2, r2, #8
 8007c16:	4313      	orrs	r3, r2

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c18:	4a14      	ldr	r2, [pc, #80]	; (8007c6c <TIM_OC3_SetConfig+0x78>)
 8007c1a:	4290      	cmp	r0, r2
 8007c1c:	d019      	beq.n	8007c52 <TIM_OC3_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8007c1e:	4a13      	ldr	r2, [pc, #76]	; (8007c6c <TIM_OC3_SetConfig+0x78>)
 8007c20:	4290      	cmp	r0, r2
 8007c22:	d008      	beq.n	8007c36 <TIM_OC3_SetConfig+0x42>
 8007c24:	4a12      	ldr	r2, [pc, #72]	; (8007c70 <TIM_OC3_SetConfig+0x7c>)
 8007c26:	4290      	cmp	r0, r2
 8007c28:	d005      	beq.n	8007c36 <TIM_OC3_SetConfig+0x42>
 8007c2a:	4a12      	ldr	r2, [pc, #72]	; (8007c74 <TIM_OC3_SetConfig+0x80>)
 8007c2c:	4290      	cmp	r0, r2
 8007c2e:	d002      	beq.n	8007c36 <TIM_OC3_SetConfig+0x42>
 8007c30:	4a11      	ldr	r2, [pc, #68]	; (8007c78 <TIM_OC3_SetConfig+0x84>)
 8007c32:	4290      	cmp	r0, r2
 8007c34:	d107      	bne.n	8007c46 <TIM_OC3_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c36:	4a11      	ldr	r2, [pc, #68]	; (8007c7c <TIM_OC3_SetConfig+0x88>)
 8007c38:	4015      	ands	r5, r2
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c3a:	694a      	ldr	r2, [r1, #20]
 8007c3c:	0112      	lsls	r2, r2, #4
 8007c3e:	4315      	orrs	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c40:	698a      	ldr	r2, [r1, #24]
 8007c42:	0112      	lsls	r2, r2, #4
 8007c44:	4315      	orrs	r5, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c46:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c48:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c4a:	684a      	ldr	r2, [r1, #4]
 8007c4c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c4e:	6203      	str	r3, [r0, #32]
}
 8007c50:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c52:	4a0b      	ldr	r2, [pc, #44]	; (8007c80 <TIM_OC3_SetConfig+0x8c>)
 8007c54:	4013      	ands	r3, r2
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c56:	68ca      	ldr	r2, [r1, #12]
 8007c58:	0212      	lsls	r2, r2, #8
 8007c5a:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c5c:	4a09      	ldr	r2, [pc, #36]	; (8007c84 <TIM_OC3_SetConfig+0x90>)
 8007c5e:	4013      	ands	r3, r2
 8007c60:	e7dd      	b.n	8007c1e <TIM_OC3_SetConfig+0x2a>
 8007c62:	46c0      	nop			; (mov r8, r8)
 8007c64:	fffffeff 	.word	0xfffffeff
 8007c68:	fffffdff 	.word	0xfffffdff
 8007c6c:	40012c00 	.word	0x40012c00
 8007c70:	40014000 	.word	0x40014000
 8007c74:	40014400 	.word	0x40014400
 8007c78:	40014800 	.word	0x40014800
 8007c7c:	ffffcfff 	.word	0xffffcfff
 8007c80:	fffff7ff 	.word	0xfffff7ff
 8007c84:	fffffbff 	.word	0xfffffbff

08007c88 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c88:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c8a:	6a03      	ldr	r3, [r0, #32]
 8007c8c:	4a13      	ldr	r2, [pc, #76]	; (8007cdc <TIM_OC4_SetConfig+0x54>)
 8007c8e:	4013      	ands	r3, r2
 8007c90:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c92:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c94:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c96:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c98:	4c11      	ldr	r4, [pc, #68]	; (8007ce0 <TIM_OC4_SetConfig+0x58>)
 8007c9a:	4022      	ands	r2, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c9c:	680c      	ldr	r4, [r1, #0]
 8007c9e:	0224      	lsls	r4, r4, #8
 8007ca0:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ca2:	4c10      	ldr	r4, [pc, #64]	; (8007ce4 <TIM_OC4_SetConfig+0x5c>)
 8007ca4:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ca6:	688c      	ldr	r4, [r1, #8]
 8007ca8:	0324      	lsls	r4, r4, #12
 8007caa:	4323      	orrs	r3, r4

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8007cac:	4c0e      	ldr	r4, [pc, #56]	; (8007ce8 <TIM_OC4_SetConfig+0x60>)
 8007cae:	42a0      	cmp	r0, r4
 8007cb0:	d008      	beq.n	8007cc4 <TIM_OC4_SetConfig+0x3c>
 8007cb2:	4c0e      	ldr	r4, [pc, #56]	; (8007cec <TIM_OC4_SetConfig+0x64>)
 8007cb4:	42a0      	cmp	r0, r4
 8007cb6:	d005      	beq.n	8007cc4 <TIM_OC4_SetConfig+0x3c>
 8007cb8:	4c0d      	ldr	r4, [pc, #52]	; (8007cf0 <TIM_OC4_SetConfig+0x68>)
 8007cba:	42a0      	cmp	r0, r4
 8007cbc:	d002      	beq.n	8007cc4 <TIM_OC4_SetConfig+0x3c>
 8007cbe:	4c0d      	ldr	r4, [pc, #52]	; (8007cf4 <TIM_OC4_SetConfig+0x6c>)
 8007cc0:	42a0      	cmp	r0, r4
 8007cc2:	d104      	bne.n	8007cce <TIM_OC4_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007cc4:	4c0c      	ldr	r4, [pc, #48]	; (8007cf8 <TIM_OC4_SetConfig+0x70>)
 8007cc6:	402c      	ands	r4, r5
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007cc8:	694d      	ldr	r5, [r1, #20]
 8007cca:	01ad      	lsls	r5, r5, #6
 8007ccc:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cce:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cd0:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007cd2:	684a      	ldr	r2, [r1, #4]
 8007cd4:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cd6:	6203      	str	r3, [r0, #32]
}
 8007cd8:	bd30      	pop	{r4, r5, pc}
 8007cda:	46c0      	nop			; (mov r8, r8)
 8007cdc:	ffffefff 	.word	0xffffefff
 8007ce0:	ffff8cff 	.word	0xffff8cff
 8007ce4:	ffffdfff 	.word	0xffffdfff
 8007ce8:	40012c00 	.word	0x40012c00
 8007cec:	40014000 	.word	0x40014000
 8007cf0:	40014400 	.word	0x40014400
 8007cf4:	40014800 	.word	0x40014800
 8007cf8:	ffffbfff 	.word	0xffffbfff

08007cfc <HAL_TIM_Base_MspInit>:
}
 8007cfc:	4770      	bx	lr

08007cfe <HAL_TIM_Base_Start>:
{
 8007cfe:	b510      	push	{r4, lr}
  htim->State= HAL_TIM_STATE_BUSY;
 8007d00:	223d      	movs	r2, #61	; 0x3d
 8007d02:	2302      	movs	r3, #2
 8007d04:	5483      	strb	r3, [r0, r2]
  __HAL_TIM_ENABLE(htim);
 8007d06:	6804      	ldr	r4, [r0, #0]
 8007d08:	6823      	ldr	r3, [r4, #0]
 8007d0a:	2101      	movs	r1, #1
 8007d0c:	430b      	orrs	r3, r1
 8007d0e:	6023      	str	r3, [r4, #0]
  htim->State= HAL_TIM_STATE_READY;
 8007d10:	5481      	strb	r1, [r0, r2]
}
 8007d12:	2000      	movs	r0, #0
 8007d14:	bd10      	pop	{r4, pc}

08007d16 <HAL_TIM_PWM_MspInit>:
}
 8007d16:	4770      	bx	lr

08007d18 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8007d18:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d1a:	4a1d      	ldr	r2, [pc, #116]	; (8007d90 <TIM_Base_SetConfig+0x78>)
 8007d1c:	4290      	cmp	r0, r2
 8007d1e:	d032      	beq.n	8007d86 <TIM_Base_SetConfig+0x6e>
 8007d20:	4a1c      	ldr	r2, [pc, #112]	; (8007d94 <TIM_Base_SetConfig+0x7c>)
 8007d22:	4290      	cmp	r0, r2
 8007d24:	d02f      	beq.n	8007d86 <TIM_Base_SetConfig+0x6e>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d26:	4a1a      	ldr	r2, [pc, #104]	; (8007d90 <TIM_Base_SetConfig+0x78>)
 8007d28:	4290      	cmp	r0, r2
 8007d2a:	d00e      	beq.n	8007d4a <TIM_Base_SetConfig+0x32>
 8007d2c:	4a19      	ldr	r2, [pc, #100]	; (8007d94 <TIM_Base_SetConfig+0x7c>)
 8007d2e:	4290      	cmp	r0, r2
 8007d30:	d00b      	beq.n	8007d4a <TIM_Base_SetConfig+0x32>
 8007d32:	4a19      	ldr	r2, [pc, #100]	; (8007d98 <TIM_Base_SetConfig+0x80>)
 8007d34:	4290      	cmp	r0, r2
 8007d36:	d008      	beq.n	8007d4a <TIM_Base_SetConfig+0x32>
 8007d38:	4a18      	ldr	r2, [pc, #96]	; (8007d9c <TIM_Base_SetConfig+0x84>)
 8007d3a:	4290      	cmp	r0, r2
 8007d3c:	d005      	beq.n	8007d4a <TIM_Base_SetConfig+0x32>
 8007d3e:	4a18      	ldr	r2, [pc, #96]	; (8007da0 <TIM_Base_SetConfig+0x88>)
 8007d40:	4290      	cmp	r0, r2
 8007d42:	d002      	beq.n	8007d4a <TIM_Base_SetConfig+0x32>
 8007d44:	4a17      	ldr	r2, [pc, #92]	; (8007da4 <TIM_Base_SetConfig+0x8c>)
 8007d46:	4290      	cmp	r0, r2
 8007d48:	d103      	bne.n	8007d52 <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d4a:	4a17      	ldr	r2, [pc, #92]	; (8007da8 <TIM_Base_SetConfig+0x90>)
 8007d4c:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d4e:	68ca      	ldr	r2, [r1, #12]
 8007d50:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d52:	2280      	movs	r2, #128	; 0x80
 8007d54:	4393      	bics	r3, r2
 8007d56:	694a      	ldr	r2, [r1, #20]
 8007d58:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8007d5a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d5c:	688b      	ldr	r3, [r1, #8]
 8007d5e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007d60:	680b      	ldr	r3, [r1, #0]
 8007d62:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d64:	4b0a      	ldr	r3, [pc, #40]	; (8007d90 <TIM_Base_SetConfig+0x78>)
 8007d66:	4298      	cmp	r0, r3
 8007d68:	d008      	beq.n	8007d7c <TIM_Base_SetConfig+0x64>
 8007d6a:	4b0c      	ldr	r3, [pc, #48]	; (8007d9c <TIM_Base_SetConfig+0x84>)
 8007d6c:	4298      	cmp	r0, r3
 8007d6e:	d005      	beq.n	8007d7c <TIM_Base_SetConfig+0x64>
 8007d70:	4b0b      	ldr	r3, [pc, #44]	; (8007da0 <TIM_Base_SetConfig+0x88>)
 8007d72:	4298      	cmp	r0, r3
 8007d74:	d002      	beq.n	8007d7c <TIM_Base_SetConfig+0x64>
 8007d76:	4b0b      	ldr	r3, [pc, #44]	; (8007da4 <TIM_Base_SetConfig+0x8c>)
 8007d78:	4298      	cmp	r0, r3
 8007d7a:	d101      	bne.n	8007d80 <TIM_Base_SetConfig+0x68>
    TIMx->RCR = Structure->RepetitionCounter;
 8007d7c:	690b      	ldr	r3, [r1, #16]
 8007d7e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8007d80:	2301      	movs	r3, #1
 8007d82:	6143      	str	r3, [r0, #20]
}
 8007d84:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d86:	2270      	movs	r2, #112	; 0x70
 8007d88:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8007d8a:	684a      	ldr	r2, [r1, #4]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	e7ca      	b.n	8007d26 <TIM_Base_SetConfig+0xe>
 8007d90:	40012c00 	.word	0x40012c00
 8007d94:	40000400 	.word	0x40000400
 8007d98:	40002000 	.word	0x40002000
 8007d9c:	40014000 	.word	0x40014000
 8007da0:	40014400 	.word	0x40014400
 8007da4:	40014800 	.word	0x40014800
 8007da8:	fffffcff 	.word	0xfffffcff

08007dac <HAL_TIM_Base_Init>:
{
 8007dac:	b570      	push	{r4, r5, r6, lr}
 8007dae:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 8007db0:	d014      	beq.n	8007ddc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8007db2:	233d      	movs	r3, #61	; 0x3d
 8007db4:	5cc3      	ldrb	r3, [r0, r3]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d00a      	beq.n	8007dd0 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8007dba:	253d      	movs	r5, #61	; 0x3d
 8007dbc:	2302      	movs	r3, #2
 8007dbe:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007dc0:	1d21      	adds	r1, r4, #4
 8007dc2:	6820      	ldr	r0, [r4, #0]
 8007dc4:	f7ff ffa8 	bl	8007d18 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8007dcc:	2000      	movs	r0, #0
}
 8007dce:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	333c      	adds	r3, #60	; 0x3c
 8007dd4:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8007dd6:	f7ff ff91 	bl	8007cfc <HAL_TIM_Base_MspInit>
 8007dda:	e7ee      	b.n	8007dba <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 8007ddc:	2001      	movs	r0, #1
 8007dde:	e7f6      	b.n	8007dce <HAL_TIM_Base_Init+0x22>

08007de0 <HAL_TIM_PWM_Init>:
{
 8007de0:	b570      	push	{r4, r5, r6, lr}
 8007de2:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 8007de4:	d014      	beq.n	8007e10 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8007de6:	233d      	movs	r3, #61	; 0x3d
 8007de8:	5cc3      	ldrb	r3, [r0, r3]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00a      	beq.n	8007e04 <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8007dee:	253d      	movs	r5, #61	; 0x3d
 8007df0:	2302      	movs	r3, #2
 8007df2:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007df4:	1d21      	adds	r1, r4, #4
 8007df6:	6820      	ldr	r0, [r4, #0]
 8007df8:	f7ff ff8e 	bl	8007d18 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8007e00:	2000      	movs	r0, #0
}
 8007e02:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8007e04:	2200      	movs	r2, #0
 8007e06:	333c      	adds	r3, #60	; 0x3c
 8007e08:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8007e0a:	f7ff ff84 	bl	8007d16 <HAL_TIM_PWM_MspInit>
 8007e0e:	e7ee      	b.n	8007dee <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8007e10:	2001      	movs	r0, #1
 8007e12:	e7f6      	b.n	8007e02 <HAL_TIM_PWM_Init+0x22>

08007e14 <TIM_OC2_SetConfig>:
{
 8007e14:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e16:	6a03      	ldr	r3, [r0, #32]
 8007e18:	2210      	movs	r2, #16
 8007e1a:	4393      	bics	r3, r2
 8007e1c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8007e1e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8007e20:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8007e22:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007e24:	4a17      	ldr	r2, [pc, #92]	; (8007e84 <TIM_OC2_SetConfig+0x70>)
 8007e26:	4014      	ands	r4, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e28:	680a      	ldr	r2, [r1, #0]
 8007e2a:	0212      	lsls	r2, r2, #8
 8007e2c:	4314      	orrs	r4, r2
  tmpccer &= ~TIM_CCER_CC2P;
 8007e2e:	2220      	movs	r2, #32
 8007e30:	4393      	bics	r3, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007e32:	688a      	ldr	r2, [r1, #8]
 8007e34:	0112      	lsls	r2, r2, #4
 8007e36:	4313      	orrs	r3, r2
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007e38:	4a13      	ldr	r2, [pc, #76]	; (8007e88 <TIM_OC2_SetConfig+0x74>)
 8007e3a:	4290      	cmp	r0, r2
 8007e3c:	d019      	beq.n	8007e72 <TIM_OC2_SetConfig+0x5e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8007e3e:	4a12      	ldr	r2, [pc, #72]	; (8007e88 <TIM_OC2_SetConfig+0x74>)
 8007e40:	4290      	cmp	r0, r2
 8007e42:	d008      	beq.n	8007e56 <TIM_OC2_SetConfig+0x42>
 8007e44:	4a11      	ldr	r2, [pc, #68]	; (8007e8c <TIM_OC2_SetConfig+0x78>)
 8007e46:	4290      	cmp	r0, r2
 8007e48:	d005      	beq.n	8007e56 <TIM_OC2_SetConfig+0x42>
 8007e4a:	4a11      	ldr	r2, [pc, #68]	; (8007e90 <TIM_OC2_SetConfig+0x7c>)
 8007e4c:	4290      	cmp	r0, r2
 8007e4e:	d002      	beq.n	8007e56 <TIM_OC2_SetConfig+0x42>
 8007e50:	4a10      	ldr	r2, [pc, #64]	; (8007e94 <TIM_OC2_SetConfig+0x80>)
 8007e52:	4290      	cmp	r0, r2
 8007e54:	d107      	bne.n	8007e66 <TIM_OC2_SetConfig+0x52>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007e56:	4a10      	ldr	r2, [pc, #64]	; (8007e98 <TIM_OC2_SetConfig+0x84>)
 8007e58:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e5a:	694a      	ldr	r2, [r1, #20]
 8007e5c:	0092      	lsls	r2, r2, #2
 8007e5e:	4315      	orrs	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e60:	698a      	ldr	r2, [r1, #24]
 8007e62:	0092      	lsls	r2, r2, #2
 8007e64:	4315      	orrs	r5, r2
  TIMx->CR2 = tmpcr2;
 8007e66:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007e68:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8007e6a:	684a      	ldr	r2, [r1, #4]
 8007e6c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8007e6e:	6203      	str	r3, [r0, #32]
}
 8007e70:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 8007e72:	2280      	movs	r2, #128	; 0x80
 8007e74:	4393      	bics	r3, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007e76:	68ca      	ldr	r2, [r1, #12]
 8007e78:	0112      	lsls	r2, r2, #4
 8007e7a:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC2NE;
 8007e7c:	2240      	movs	r2, #64	; 0x40
 8007e7e:	4393      	bics	r3, r2
 8007e80:	e7dd      	b.n	8007e3e <TIM_OC2_SetConfig+0x2a>
 8007e82:	46c0      	nop			; (mov r8, r8)
 8007e84:	ffff8cff 	.word	0xffff8cff
 8007e88:	40012c00 	.word	0x40012c00
 8007e8c:	40014000 	.word	0x40014000
 8007e90:	40014400 	.word	0x40014400
 8007e94:	40014800 	.word	0x40014800
 8007e98:	fffff3ff 	.word	0xfffff3ff

08007e9c <HAL_TIM_PWM_ConfigChannel>:
{
 8007e9c:	b570      	push	{r4, r5, r6, lr}
 8007e9e:	0004      	movs	r4, r0
 8007ea0:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8007ea2:	233c      	movs	r3, #60	; 0x3c
 8007ea4:	5cc3      	ldrb	r3, [r0, r3]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d069      	beq.n	8007f7e <HAL_TIM_PWM_ConfigChannel+0xe2>
 8007eaa:	2101      	movs	r1, #1
 8007eac:	233c      	movs	r3, #60	; 0x3c
 8007eae:	54c1      	strb	r1, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb0:	3101      	adds	r1, #1
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 8007eb6:	2a04      	cmp	r2, #4
 8007eb8:	d037      	beq.n	8007f2a <HAL_TIM_PWM_ConfigChannel+0x8e>
 8007eba:	d919      	bls.n	8007ef0 <HAL_TIM_PWM_ConfigChannel+0x54>
 8007ebc:	2a08      	cmp	r2, #8
 8007ebe:	d04a      	beq.n	8007f56 <HAL_TIM_PWM_ConfigChannel+0xba>
 8007ec0:	2a0c      	cmp	r2, #12
 8007ec2:	d12a      	bne.n	8007f1a <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ec4:	0029      	movs	r1, r5
 8007ec6:	6800      	ldr	r0, [r0, #0]
 8007ec8:	f7ff fede 	bl	8007c88 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ecc:	6822      	ldr	r2, [r4, #0]
 8007ece:	69d1      	ldr	r1, [r2, #28]
 8007ed0:	2380      	movs	r3, #128	; 0x80
 8007ed2:	011b      	lsls	r3, r3, #4
 8007ed4:	430b      	orrs	r3, r1
 8007ed6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007ed8:	6822      	ldr	r2, [r4, #0]
 8007eda:	69d3      	ldr	r3, [r2, #28]
 8007edc:	4929      	ldr	r1, [pc, #164]	; (8007f84 <HAL_TIM_PWM_ConfigChannel+0xe8>)
 8007ede:	400b      	ands	r3, r1
 8007ee0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ee2:	6821      	ldr	r1, [r4, #0]
 8007ee4:	69cb      	ldr	r3, [r1, #28]
 8007ee6:	692a      	ldr	r2, [r5, #16]
 8007ee8:	0212      	lsls	r2, r2, #8
 8007eea:	4313      	orrs	r3, r2
 8007eec:	61cb      	str	r3, [r1, #28]
    break;
 8007eee:	e014      	b.n	8007f1a <HAL_TIM_PWM_ConfigChannel+0x7e>
  switch (Channel)
 8007ef0:	2a00      	cmp	r2, #0
 8007ef2:	d112      	bne.n	8007f1a <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ef4:	0029      	movs	r1, r5
 8007ef6:	6800      	ldr	r0, [r0, #0]
 8007ef8:	f7ff fe36 	bl	8007b68 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007efc:	6822      	ldr	r2, [r4, #0]
 8007efe:	6993      	ldr	r3, [r2, #24]
 8007f00:	2108      	movs	r1, #8
 8007f02:	430b      	orrs	r3, r1
 8007f04:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f06:	6822      	ldr	r2, [r4, #0]
 8007f08:	6993      	ldr	r3, [r2, #24]
 8007f0a:	3904      	subs	r1, #4
 8007f0c:	438b      	bics	r3, r1
 8007f0e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f10:	6822      	ldr	r2, [r4, #0]
 8007f12:	6993      	ldr	r3, [r2, #24]
 8007f14:	6929      	ldr	r1, [r5, #16]
 8007f16:	430b      	orrs	r3, r1
 8007f18:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	233d      	movs	r3, #61	; 0x3d
 8007f1e:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 8007f20:	2200      	movs	r2, #0
 8007f22:	3b01      	subs	r3, #1
 8007f24:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8007f26:	2000      	movs	r0, #0
}
 8007f28:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007f2a:	0029      	movs	r1, r5
 8007f2c:	6800      	ldr	r0, [r0, #0]
 8007f2e:	f7ff ff71 	bl	8007e14 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007f32:	6822      	ldr	r2, [r4, #0]
 8007f34:	6991      	ldr	r1, [r2, #24]
 8007f36:	2380      	movs	r3, #128	; 0x80
 8007f38:	011b      	lsls	r3, r3, #4
 8007f3a:	430b      	orrs	r3, r1
 8007f3c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007f3e:	6822      	ldr	r2, [r4, #0]
 8007f40:	6993      	ldr	r3, [r2, #24]
 8007f42:	4910      	ldr	r1, [pc, #64]	; (8007f84 <HAL_TIM_PWM_ConfigChannel+0xe8>)
 8007f44:	400b      	ands	r3, r1
 8007f46:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007f48:	6821      	ldr	r1, [r4, #0]
 8007f4a:	698b      	ldr	r3, [r1, #24]
 8007f4c:	692a      	ldr	r2, [r5, #16]
 8007f4e:	0212      	lsls	r2, r2, #8
 8007f50:	4313      	orrs	r3, r2
 8007f52:	618b      	str	r3, [r1, #24]
    break;
 8007f54:	e7e1      	b.n	8007f1a <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f56:	0029      	movs	r1, r5
 8007f58:	6800      	ldr	r0, [r0, #0]
 8007f5a:	f7ff fe4b 	bl	8007bf4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f5e:	6822      	ldr	r2, [r4, #0]
 8007f60:	69d3      	ldr	r3, [r2, #28]
 8007f62:	2108      	movs	r1, #8
 8007f64:	430b      	orrs	r3, r1
 8007f66:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f68:	6822      	ldr	r2, [r4, #0]
 8007f6a:	69d3      	ldr	r3, [r2, #28]
 8007f6c:	3904      	subs	r1, #4
 8007f6e:	438b      	bics	r3, r1
 8007f70:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f72:	6822      	ldr	r2, [r4, #0]
 8007f74:	69d3      	ldr	r3, [r2, #28]
 8007f76:	6929      	ldr	r1, [r5, #16]
 8007f78:	430b      	orrs	r3, r1
 8007f7a:	61d3      	str	r3, [r2, #28]
    break;
 8007f7c:	e7cd      	b.n	8007f1a <HAL_TIM_PWM_ConfigChannel+0x7e>
  __HAL_LOCK(htim);
 8007f7e:	2002      	movs	r0, #2
 8007f80:	e7d2      	b.n	8007f28 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8007f82:	46c0      	nop			; (mov r8, r8)
 8007f84:	fffffbff 	.word	0xfffffbff

08007f88 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f88:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8007f8a:	2401      	movs	r4, #1
 8007f8c:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f8e:	6a03      	ldr	r3, [r0, #32]
 8007f90:	43a3      	bics	r3, r4
 8007f92:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8007f94:	6a03      	ldr	r3, [r0, #32]
 8007f96:	408a      	lsls	r2, r1
 8007f98:	431a      	orrs	r2, r3
 8007f9a:	6202      	str	r2, [r0, #32]
}
 8007f9c:	bd10      	pop	{r4, pc}
	...

08007fa0 <HAL_TIM_OC_Start>:
{
 8007fa0:	b510      	push	{r4, lr}
 8007fa2:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	6800      	ldr	r0, [r0, #0]
 8007fa8:	f7ff ffee 	bl	8007f88 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007fac:	6823      	ldr	r3, [r4, #0]
 8007fae:	4a11      	ldr	r2, [pc, #68]	; (8007ff4 <HAL_TIM_OC_Start+0x54>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d019      	beq.n	8007fe8 <HAL_TIM_OC_Start+0x48>
 8007fb4:	4a10      	ldr	r2, [pc, #64]	; (8007ff8 <HAL_TIM_OC_Start+0x58>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d018      	beq.n	8007fec <HAL_TIM_OC_Start+0x4c>
 8007fba:	4a10      	ldr	r2, [pc, #64]	; (8007ffc <HAL_TIM_OC_Start+0x5c>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d017      	beq.n	8007ff0 <HAL_TIM_OC_Start+0x50>
 8007fc0:	4a0f      	ldr	r2, [pc, #60]	; (8008000 <HAL_TIM_OC_Start+0x60>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d00e      	beq.n	8007fe4 <HAL_TIM_OC_Start+0x44>
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	2a00      	cmp	r2, #0
 8007fca:	d004      	beq.n	8007fd6 <HAL_TIM_OC_Start+0x36>
    __HAL_TIM_MOE_ENABLE(htim);
 8007fcc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8007fce:	2280      	movs	r2, #128	; 0x80
 8007fd0:	0212      	lsls	r2, r2, #8
 8007fd2:	430a      	orrs	r2, r1
 8007fd4:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8007fd6:	6822      	ldr	r2, [r4, #0]
 8007fd8:	6813      	ldr	r3, [r2, #0]
 8007fda:	2101      	movs	r1, #1
 8007fdc:	430b      	orrs	r3, r1
 8007fde:	6013      	str	r3, [r2, #0]
}
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	e7ef      	b.n	8007fc8 <HAL_TIM_OC_Start+0x28>
 8007fe8:	2201      	movs	r2, #1
 8007fea:	e7ed      	b.n	8007fc8 <HAL_TIM_OC_Start+0x28>
 8007fec:	2201      	movs	r2, #1
 8007fee:	e7eb      	b.n	8007fc8 <HAL_TIM_OC_Start+0x28>
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	e7e9      	b.n	8007fc8 <HAL_TIM_OC_Start+0x28>
 8007ff4:	40012c00 	.word	0x40012c00
 8007ff8:	40014000 	.word	0x40014000
 8007ffc:	40014400 	.word	0x40014400
 8008000:	40014800 	.word	0x40014800

08008004 <HAL_TIM_PWM_Start>:
{
 8008004:	b510      	push	{r4, lr}
 8008006:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008008:	2201      	movs	r2, #1
 800800a:	6800      	ldr	r0, [r0, #0]
 800800c:	f7ff ffbc 	bl	8007f88 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008010:	6823      	ldr	r3, [r4, #0]
 8008012:	4a11      	ldr	r2, [pc, #68]	; (8008058 <HAL_TIM_PWM_Start+0x54>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d019      	beq.n	800804c <HAL_TIM_PWM_Start+0x48>
 8008018:	4a10      	ldr	r2, [pc, #64]	; (800805c <HAL_TIM_PWM_Start+0x58>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d018      	beq.n	8008050 <HAL_TIM_PWM_Start+0x4c>
 800801e:	4a10      	ldr	r2, [pc, #64]	; (8008060 <HAL_TIM_PWM_Start+0x5c>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d017      	beq.n	8008054 <HAL_TIM_PWM_Start+0x50>
 8008024:	4a0f      	ldr	r2, [pc, #60]	; (8008064 <HAL_TIM_PWM_Start+0x60>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d00e      	beq.n	8008048 <HAL_TIM_PWM_Start+0x44>
 800802a:	2200      	movs	r2, #0
 800802c:	2a00      	cmp	r2, #0
 800802e:	d004      	beq.n	800803a <HAL_TIM_PWM_Start+0x36>
    __HAL_TIM_MOE_ENABLE(htim);
 8008030:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8008032:	2280      	movs	r2, #128	; 0x80
 8008034:	0212      	lsls	r2, r2, #8
 8008036:	430a      	orrs	r2, r1
 8008038:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800803a:	6822      	ldr	r2, [r4, #0]
 800803c:	6813      	ldr	r3, [r2, #0]
 800803e:	2101      	movs	r1, #1
 8008040:	430b      	orrs	r3, r1
 8008042:	6013      	str	r3, [r2, #0]
}
 8008044:	2000      	movs	r0, #0
 8008046:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008048:	2201      	movs	r2, #1
 800804a:	e7ef      	b.n	800802c <HAL_TIM_PWM_Start+0x28>
 800804c:	2201      	movs	r2, #1
 800804e:	e7ed      	b.n	800802c <HAL_TIM_PWM_Start+0x28>
 8008050:	2201      	movs	r2, #1
 8008052:	e7eb      	b.n	800802c <HAL_TIM_PWM_Start+0x28>
 8008054:	2201      	movs	r2, #1
 8008056:	e7e9      	b.n	800802c <HAL_TIM_PWM_Start+0x28>
 8008058:	40012c00 	.word	0x40012c00
 800805c:	40014000 	.word	0x40014000
 8008060:	40014400 	.word	0x40014400
 8008064:	40014800 	.word	0x40014800

08008068 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008068:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  tmp = TIM_CCER_CC1NE << Channel;
 800806a:	2404      	movs	r4, #4
 800806c:	408c      	lsls	r4, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800806e:	6a03      	ldr	r3, [r0, #32]
 8008070:	43a3      	bics	r3, r4
 8008072:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 8008074:	6a03      	ldr	r3, [r0, #32]
 8008076:	408a      	lsls	r2, r1
 8008078:	431a      	orrs	r2, r3
 800807a:	6202      	str	r2, [r0, #32]
}
 800807c:	bd10      	pop	{r4, pc}

0800807e <HAL_TIMEx_PWMN_Start>:
{
 800807e:	b510      	push	{r4, lr}
 8008080:	0004      	movs	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008082:	2204      	movs	r2, #4
 8008084:	6800      	ldr	r0, [r0, #0]
 8008086:	f7ff ffef 	bl	8008068 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 800808a:	6822      	ldr	r2, [r4, #0]
 800808c:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800808e:	2380      	movs	r3, #128	; 0x80
 8008090:	021b      	lsls	r3, r3, #8
 8008092:	430b      	orrs	r3, r1
 8008094:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8008096:	6822      	ldr	r2, [r4, #0]
 8008098:	6813      	ldr	r3, [r2, #0]
 800809a:	2101      	movs	r1, #1
 800809c:	430b      	orrs	r3, r1
 800809e:	6013      	str	r3, [r2, #0]
}
 80080a0:	2000      	movs	r0, #0
 80080a2:	bd10      	pop	{r4, pc}

080080a4 <HAL_UART_MspInit>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80080a4:	4770      	bx	lr
	...

080080a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080a8:	b570      	push	{r4, r5, r6, lr}
 80080aa:	0004      	movs	r4, r0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080ac:	6883      	ldr	r3, [r0, #8]
 80080ae:	6902      	ldr	r2, [r0, #16]
 80080b0:	4313      	orrs	r3, r2
 80080b2:	6942      	ldr	r2, [r0, #20]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	69c2      	ldr	r2, [r0, #28]
 80080b8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80080ba:	6801      	ldr	r1, [r0, #0]
 80080bc:	680a      	ldr	r2, [r1, #0]
 80080be:	4864      	ldr	r0, [pc, #400]	; (8008250 <UART_SetConfig+0x1a8>)
 80080c0:	4002      	ands	r2, r0
 80080c2:	4313      	orrs	r3, r2
 80080c4:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080c6:	6822      	ldr	r2, [r4, #0]
 80080c8:	6853      	ldr	r3, [r2, #4]
 80080ca:	4962      	ldr	r1, [pc, #392]	; (8008254 <UART_SetConfig+0x1ac>)
 80080cc:	400b      	ands	r3, r1
 80080ce:	68e1      	ldr	r1, [r4, #12]
 80080d0:	430b      	orrs	r3, r1
 80080d2:	6053      	str	r3, [r2, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80080d4:	69a3      	ldr	r3, [r4, #24]
 80080d6:	6a22      	ldr	r2, [r4, #32]
 80080d8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80080da:	6821      	ldr	r1, [r4, #0]
 80080dc:	688a      	ldr	r2, [r1, #8]
 80080de:	485e      	ldr	r0, [pc, #376]	; (8008258 <UART_SetConfig+0x1b0>)
 80080e0:	4002      	ands	r2, r0
 80080e2:	4313      	orrs	r3, r2
 80080e4:	608b      	str	r3, [r1, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080e6:	6825      	ldr	r5, [r4, #0]
 80080e8:	4b5c      	ldr	r3, [pc, #368]	; (800825c <UART_SetConfig+0x1b4>)
 80080ea:	429d      	cmp	r5, r3
 80080ec:	d026      	beq.n	800813c <UART_SetConfig+0x94>
 80080ee:	4b5c      	ldr	r3, [pc, #368]	; (8008260 <UART_SetConfig+0x1b8>)
 80080f0:	429d      	cmp	r5, r3
 80080f2:	d03b      	beq.n	800816c <UART_SetConfig+0xc4>
 80080f4:	4b5b      	ldr	r3, [pc, #364]	; (8008264 <UART_SetConfig+0x1bc>)
 80080f6:	429d      	cmp	r5, r3
 80080f8:	d03a      	beq.n	8008170 <UART_SetConfig+0xc8>
 80080fa:	4b5b      	ldr	r3, [pc, #364]	; (8008268 <UART_SetConfig+0x1c0>)
 80080fc:	429d      	cmp	r5, r3
 80080fe:	d031      	beq.n	8008164 <UART_SetConfig+0xbc>
 8008100:	2310      	movs	r3, #16
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008102:	2280      	movs	r2, #128	; 0x80
 8008104:	0212      	lsls	r2, r2, #8
 8008106:	69e1      	ldr	r1, [r4, #28]
 8008108:	4291      	cmp	r1, r2
 800810a:	d033      	beq.n	8008174 <UART_SetConfig+0xcc>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 800810c:	2b02      	cmp	r3, #2
 800810e:	d100      	bne.n	8008112 <UART_SetConfig+0x6a>
 8008110:	e083      	b.n	800821a <UART_SetConfig+0x172>
 8008112:	d800      	bhi.n	8008116 <UART_SetConfig+0x6e>
 8008114:	e073      	b.n	80081fe <UART_SetConfig+0x156>
 8008116:	2b04      	cmp	r3, #4
 8008118:	d100      	bne.n	800811c <UART_SetConfig+0x74>
 800811a:	e08a      	b.n	8008232 <UART_SetConfig+0x18a>
 800811c:	2b08      	cmp	r3, #8
 800811e:	d000      	beq.n	8008122 <UART_SetConfig+0x7a>
 8008120:	e093      	b.n	800824a <UART_SetConfig+0x1a2>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008122:	6861      	ldr	r1, [r4, #4]
 8008124:	0848      	lsrs	r0, r1, #1
 8008126:	2380      	movs	r3, #128	; 0x80
 8008128:	021b      	lsls	r3, r3, #8
 800812a:	469c      	mov	ip, r3
 800812c:	4460      	add	r0, ip
 800812e:	f7f8 f811 	bl	8000154 <__udivsi3>
 8008132:	0400      	lsls	r0, r0, #16
 8008134:	0c00      	lsrs	r0, r0, #16
 8008136:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008138:	2000      	movs	r0, #0
        break;
 800813a:	e045      	b.n	80081c8 <UART_SetConfig+0x120>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800813c:	4b4b      	ldr	r3, [pc, #300]	; (800826c <UART_SetConfig+0x1c4>)
 800813e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008140:	2303      	movs	r3, #3
 8008142:	4013      	ands	r3, r2
 8008144:	2b01      	cmp	r3, #1
 8008146:	d009      	beq.n	800815c <UART_SetConfig+0xb4>
 8008148:	2b00      	cmp	r3, #0
 800814a:	d005      	beq.n	8008158 <UART_SetConfig+0xb0>
 800814c:	2b02      	cmp	r3, #2
 800814e:	d007      	beq.n	8008160 <UART_SetConfig+0xb8>
 8008150:	2b03      	cmp	r3, #3
 8008152:	d009      	beq.n	8008168 <UART_SetConfig+0xc0>
 8008154:	2310      	movs	r3, #16
 8008156:	e7d4      	b.n	8008102 <UART_SetConfig+0x5a>
 8008158:	2300      	movs	r3, #0
 800815a:	e7d2      	b.n	8008102 <UART_SetConfig+0x5a>
 800815c:	2304      	movs	r3, #4
 800815e:	e7d0      	b.n	8008102 <UART_SetConfig+0x5a>
 8008160:	2308      	movs	r3, #8
 8008162:	e7ce      	b.n	8008102 <UART_SetConfig+0x5a>
 8008164:	2300      	movs	r3, #0
 8008166:	e7cc      	b.n	8008102 <UART_SetConfig+0x5a>
 8008168:	2302      	movs	r3, #2
 800816a:	e7ca      	b.n	8008102 <UART_SetConfig+0x5a>
 800816c:	2300      	movs	r3, #0
 800816e:	e7c8      	b.n	8008102 <UART_SetConfig+0x5a>
 8008170:	2300      	movs	r3, #0
 8008172:	e7c6      	b.n	8008102 <UART_SetConfig+0x5a>
    switch (clocksource)
 8008174:	2b02      	cmp	r3, #2
 8008176:	d028      	beq.n	80081ca <UART_SetConfig+0x122>
 8008178:	d90f      	bls.n	800819a <UART_SetConfig+0xf2>
 800817a:	2b04      	cmp	r3, #4
 800817c:	d030      	beq.n	80081e0 <UART_SetConfig+0x138>
 800817e:	2b08      	cmp	r3, #8
 8008180:	d13a      	bne.n	80081f8 <UART_SetConfig+0x150>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008182:	6863      	ldr	r3, [r4, #4]
 8008184:	0858      	lsrs	r0, r3, #1
 8008186:	2380      	movs	r3, #128	; 0x80
 8008188:	025b      	lsls	r3, r3, #9
 800818a:	469c      	mov	ip, r3
 800818c:	4460      	add	r0, ip
 800818e:	6861      	ldr	r1, [r4, #4]
 8008190:	f7f7 ffe0 	bl	8000154 <__udivsi3>
 8008194:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8008196:	2000      	movs	r0, #0
        break;
 8008198:	e00c      	b.n	80081b4 <UART_SetConfig+0x10c>
    switch (clocksource)
 800819a:	2b00      	cmp	r3, #0
 800819c:	d12c      	bne.n	80081f8 <UART_SetConfig+0x150>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800819e:	f7ff fcb7 	bl	8007b10 <HAL_RCC_GetPCLK1Freq>
 80081a2:	0040      	lsls	r0, r0, #1
 80081a4:	6863      	ldr	r3, [r4, #4]
 80081a6:	085b      	lsrs	r3, r3, #1
 80081a8:	18c0      	adds	r0, r0, r3
 80081aa:	6861      	ldr	r1, [r4, #4]
 80081ac:	f7f7 ffd2 	bl	8000154 <__udivsi3>
 80081b0:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 80081b2:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 80081b4:	220f      	movs	r2, #15
 80081b6:	0019      	movs	r1, r3
 80081b8:	4391      	bics	r1, r2
 80081ba:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081bc:	105b      	asrs	r3, r3, #1
 80081be:	2107      	movs	r1, #7
 80081c0:	400b      	ands	r3, r1
 80081c2:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 80081c4:	6822      	ldr	r2, [r4, #0]
 80081c6:	60d3      	str	r3, [r2, #12]
    }
  }

  return ret;

}
 80081c8:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80081ca:	6863      	ldr	r3, [r4, #4]
 80081cc:	0858      	lsrs	r0, r3, #1
 80081ce:	4b28      	ldr	r3, [pc, #160]	; (8008270 <UART_SetConfig+0x1c8>)
 80081d0:	469c      	mov	ip, r3
 80081d2:	4460      	add	r0, ip
 80081d4:	6861      	ldr	r1, [r4, #4]
 80081d6:	f7f7 ffbd 	bl	8000154 <__udivsi3>
 80081da:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 80081dc:	2000      	movs	r0, #0
        break;
 80081de:	e7e9      	b.n	80081b4 <UART_SetConfig+0x10c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80081e0:	f7ff fbac 	bl	800793c <HAL_RCC_GetSysClockFreq>
 80081e4:	0040      	lsls	r0, r0, #1
 80081e6:	6863      	ldr	r3, [r4, #4]
 80081e8:	085b      	lsrs	r3, r3, #1
 80081ea:	18c0      	adds	r0, r0, r3
 80081ec:	6861      	ldr	r1, [r4, #4]
 80081ee:	f7f7 ffb1 	bl	8000154 <__udivsi3>
 80081f2:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 80081f4:	2000      	movs	r0, #0
        break;
 80081f6:	e7dd      	b.n	80081b4 <UART_SetConfig+0x10c>
        ret = HAL_ERROR;
 80081f8:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80081fa:	2300      	movs	r3, #0
 80081fc:	e7da      	b.n	80081b4 <UART_SetConfig+0x10c>
    switch (clocksource)
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d123      	bne.n	800824a <UART_SetConfig+0x1a2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008202:	f7ff fc85 	bl	8007b10 <HAL_RCC_GetPCLK1Freq>
 8008206:	6861      	ldr	r1, [r4, #4]
 8008208:	084b      	lsrs	r3, r1, #1
 800820a:	18c0      	adds	r0, r0, r3
 800820c:	f7f7 ffa2 	bl	8000154 <__udivsi3>
 8008210:	0400      	lsls	r0, r0, #16
 8008212:	0c00      	lsrs	r0, r0, #16
 8008214:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008216:	2000      	movs	r0, #0
        break;
 8008218:	e7d6      	b.n	80081c8 <UART_SetConfig+0x120>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800821a:	6861      	ldr	r1, [r4, #4]
 800821c:	0848      	lsrs	r0, r1, #1
 800821e:	4b15      	ldr	r3, [pc, #84]	; (8008274 <UART_SetConfig+0x1cc>)
 8008220:	469c      	mov	ip, r3
 8008222:	4460      	add	r0, ip
 8008224:	f7f7 ff96 	bl	8000154 <__udivsi3>
 8008228:	0400      	lsls	r0, r0, #16
 800822a:	0c00      	lsrs	r0, r0, #16
 800822c:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800822e:	2000      	movs	r0, #0
        break;
 8008230:	e7ca      	b.n	80081c8 <UART_SetConfig+0x120>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008232:	f7ff fb83 	bl	800793c <HAL_RCC_GetSysClockFreq>
 8008236:	6861      	ldr	r1, [r4, #4]
 8008238:	084b      	lsrs	r3, r1, #1
 800823a:	18c0      	adds	r0, r0, r3
 800823c:	f7f7 ff8a 	bl	8000154 <__udivsi3>
 8008240:	0400      	lsls	r0, r0, #16
 8008242:	0c00      	lsrs	r0, r0, #16
 8008244:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008246:	2000      	movs	r0, #0
        break;
 8008248:	e7be      	b.n	80081c8 <UART_SetConfig+0x120>
        ret = HAL_ERROR;
 800824a:	2001      	movs	r0, #1
 800824c:	e7bc      	b.n	80081c8 <UART_SetConfig+0x120>
 800824e:	46c0      	nop			; (mov r8, r8)
 8008250:	efff69f3 	.word	0xefff69f3
 8008254:	ffffcfff 	.word	0xffffcfff
 8008258:	fffff4ff 	.word	0xfffff4ff
 800825c:	40013800 	.word	0x40013800
 8008260:	40004400 	.word	0x40004400
 8008264:	40004800 	.word	0x40004800
 8008268:	40004c00 	.word	0x40004c00
 800826c:	40021000 	.word	0x40021000
 8008270:	00f42400 	.word	0x00f42400
 8008274:	007a1200 	.word	0x007a1200

08008278 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008278:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800827a:	07db      	lsls	r3, r3, #31
 800827c:	d506      	bpl.n	800828c <UART_AdvFeatureConfig+0x14>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800827e:	6802      	ldr	r2, [r0, #0]
 8008280:	6853      	ldr	r3, [r2, #4]
 8008282:	492c      	ldr	r1, [pc, #176]	; (8008334 <UART_AdvFeatureConfig+0xbc>)
 8008284:	400b      	ands	r3, r1
 8008286:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8008288:	430b      	orrs	r3, r1
 800828a:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800828c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800828e:	079b      	lsls	r3, r3, #30
 8008290:	d506      	bpl.n	80082a0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008292:	6802      	ldr	r2, [r0, #0]
 8008294:	6853      	ldr	r3, [r2, #4]
 8008296:	4928      	ldr	r1, [pc, #160]	; (8008338 <UART_AdvFeatureConfig+0xc0>)
 8008298:	400b      	ands	r3, r1
 800829a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800829c:	430b      	orrs	r3, r1
 800829e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80082a2:	075b      	lsls	r3, r3, #29
 80082a4:	d506      	bpl.n	80082b4 <UART_AdvFeatureConfig+0x3c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082a6:	6802      	ldr	r2, [r0, #0]
 80082a8:	6853      	ldr	r3, [r2, #4]
 80082aa:	4924      	ldr	r1, [pc, #144]	; (800833c <UART_AdvFeatureConfig+0xc4>)
 80082ac:	400b      	ands	r3, r1
 80082ae:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80082b0:	430b      	orrs	r3, r1
 80082b2:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082b4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80082b6:	071b      	lsls	r3, r3, #28
 80082b8:	d506      	bpl.n	80082c8 <UART_AdvFeatureConfig+0x50>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082ba:	6802      	ldr	r2, [r0, #0]
 80082bc:	6853      	ldr	r3, [r2, #4]
 80082be:	4920      	ldr	r1, [pc, #128]	; (8008340 <UART_AdvFeatureConfig+0xc8>)
 80082c0:	400b      	ands	r3, r1
 80082c2:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80082c4:	430b      	orrs	r3, r1
 80082c6:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082c8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80082ca:	06db      	lsls	r3, r3, #27
 80082cc:	d506      	bpl.n	80082dc <UART_AdvFeatureConfig+0x64>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80082ce:	6802      	ldr	r2, [r0, #0]
 80082d0:	6893      	ldr	r3, [r2, #8]
 80082d2:	491c      	ldr	r1, [pc, #112]	; (8008344 <UART_AdvFeatureConfig+0xcc>)
 80082d4:	400b      	ands	r3, r1
 80082d6:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80082d8:	430b      	orrs	r3, r1
 80082da:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80082de:	069b      	lsls	r3, r3, #26
 80082e0:	d506      	bpl.n	80082f0 <UART_AdvFeatureConfig+0x78>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80082e2:	6802      	ldr	r2, [r0, #0]
 80082e4:	6893      	ldr	r3, [r2, #8]
 80082e6:	4918      	ldr	r1, [pc, #96]	; (8008348 <UART_AdvFeatureConfig+0xd0>)
 80082e8:	400b      	ands	r3, r1
 80082ea:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80082ec:	430b      	orrs	r3, r1
 80082ee:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80082f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80082f2:	065b      	lsls	r3, r3, #25
 80082f4:	d50b      	bpl.n	800830e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80082f6:	6802      	ldr	r2, [r0, #0]
 80082f8:	6853      	ldr	r3, [r2, #4]
 80082fa:	4914      	ldr	r1, [pc, #80]	; (800834c <UART_AdvFeatureConfig+0xd4>)
 80082fc:	400b      	ands	r3, r1
 80082fe:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008300:	430b      	orrs	r3, r1
 8008302:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008304:	2380      	movs	r3, #128	; 0x80
 8008306:	035b      	lsls	r3, r3, #13
 8008308:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800830a:	429a      	cmp	r2, r3
 800830c:	d00a      	beq.n	8008324 <UART_AdvFeatureConfig+0xac>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800830e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008310:	061b      	lsls	r3, r3, #24
 8008312:	d506      	bpl.n	8008322 <UART_AdvFeatureConfig+0xaa>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008314:	6802      	ldr	r2, [r0, #0]
 8008316:	6853      	ldr	r3, [r2, #4]
 8008318:	490d      	ldr	r1, [pc, #52]	; (8008350 <UART_AdvFeatureConfig+0xd8>)
 800831a:	400b      	ands	r3, r1
 800831c:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800831e:	430b      	orrs	r3, r1
 8008320:	6053      	str	r3, [r2, #4]
  }
}
 8008322:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008324:	6802      	ldr	r2, [r0, #0]
 8008326:	6853      	ldr	r3, [r2, #4]
 8008328:	490a      	ldr	r1, [pc, #40]	; (8008354 <UART_AdvFeatureConfig+0xdc>)
 800832a:	400b      	ands	r3, r1
 800832c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800832e:	430b      	orrs	r3, r1
 8008330:	6053      	str	r3, [r2, #4]
 8008332:	e7ec      	b.n	800830e <UART_AdvFeatureConfig+0x96>
 8008334:	fffdffff 	.word	0xfffdffff
 8008338:	fffeffff 	.word	0xfffeffff
 800833c:	fffbffff 	.word	0xfffbffff
 8008340:	ffff7fff 	.word	0xffff7fff
 8008344:	ffffefff 	.word	0xffffefff
 8008348:	ffffdfff 	.word	0xffffdfff
 800834c:	ffefffff 	.word	0xffefffff
 8008350:	fff7ffff 	.word	0xfff7ffff
 8008354:	ff9fffff 	.word	0xff9fffff

08008358 <UART_CheckIdleState>:
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008358:	2300      	movs	r3, #0
 800835a:	66c3      	str	r3, [r0, #108]	; 0x6c
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800835c:	2220      	movs	r2, #32
 800835e:	2169      	movs	r1, #105	; 0x69
 8008360:	5442      	strb	r2, [r0, r1]
  huart->RxState = HAL_UART_STATE_READY;
 8008362:	3101      	adds	r1, #1
 8008364:	5442      	strb	r2, [r0, r1]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008366:	3248      	adds	r2, #72	; 0x48
 8008368:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
}
 800836a:	2000      	movs	r0, #0
 800836c:	4770      	bx	lr
	...

08008370 <HAL_UART_Init>:
{
 8008370:	b510      	push	{r4, lr}
 8008372:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8008374:	d030      	beq.n	80083d8 <HAL_UART_Init+0x68>
  if(huart->gState == HAL_UART_STATE_RESET)
 8008376:	2369      	movs	r3, #105	; 0x69
 8008378:	5cc3      	ldrb	r3, [r0, r3]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d022      	beq.n	80083c4 <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 800837e:	2224      	movs	r2, #36	; 0x24
 8008380:	2369      	movs	r3, #105	; 0x69
 8008382:	54e2      	strb	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 8008384:	6822      	ldr	r2, [r4, #0]
 8008386:	6813      	ldr	r3, [r2, #0]
 8008388:	2101      	movs	r1, #1
 800838a:	438b      	bics	r3, r1
 800838c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800838e:	0020      	movs	r0, r4
 8008390:	f7ff fe8a 	bl	80080a8 <UART_SetConfig>
 8008394:	2801      	cmp	r0, #1
 8008396:	d014      	beq.n	80083c2 <HAL_UART_Init+0x52>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008398:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800839a:	2b00      	cmp	r3, #0
 800839c:	d118      	bne.n	80083d0 <HAL_UART_Init+0x60>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800839e:	6822      	ldr	r2, [r4, #0]
 80083a0:	6853      	ldr	r3, [r2, #4]
 80083a2:	490e      	ldr	r1, [pc, #56]	; (80083dc <HAL_UART_Init+0x6c>)
 80083a4:	400b      	ands	r3, r1
 80083a6:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80083a8:	6822      	ldr	r2, [r4, #0]
 80083aa:	6893      	ldr	r3, [r2, #8]
 80083ac:	2108      	movs	r1, #8
 80083ae:	438b      	bics	r3, r1
 80083b0:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80083b2:	6822      	ldr	r2, [r4, #0]
 80083b4:	6813      	ldr	r3, [r2, #0]
 80083b6:	3907      	subs	r1, #7
 80083b8:	430b      	orrs	r3, r1
 80083ba:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80083bc:	0020      	movs	r0, r4
 80083be:	f7ff ffcb 	bl	8008358 <UART_CheckIdleState>
}
 80083c2:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80083c4:	2200      	movs	r2, #0
 80083c6:	3368      	adds	r3, #104	; 0x68
 80083c8:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 80083ca:	f7ff fe6b 	bl	80080a4 <HAL_UART_MspInit>
 80083ce:	e7d6      	b.n	800837e <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 80083d0:	0020      	movs	r0, r4
 80083d2:	f7ff ff51 	bl	8008278 <UART_AdvFeatureConfig>
 80083d6:	e7e2      	b.n	800839e <HAL_UART_Init+0x2e>
    return HAL_ERROR;
 80083d8:	2001      	movs	r0, #1
 80083da:	e7f2      	b.n	80083c2 <HAL_UART_Init+0x52>
 80083dc:	fffff7ff 	.word	0xfffff7ff

080083e0 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80083e0:	b510      	push	{r4, lr}
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80083e2:	4b20      	ldr	r3, [pc, #128]	; (8008464 <SystemCoreClockUpdate+0x84>)
 80083e4:	685a      	ldr	r2, [r3, #4]
 80083e6:	230c      	movs	r3, #12
 80083e8:	4013      	ands	r3, r2

  switch (tmp)
 80083ea:	2b04      	cmp	r3, #4
 80083ec:	d016      	beq.n	800841c <SystemCoreClockUpdate+0x3c>
 80083ee:	2b08      	cmp	r3, #8
 80083f0:	d018      	beq.n	8008424 <SystemCoreClockUpdate+0x44>
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d003      	beq.n	80083fe <SystemCoreClockUpdate+0x1e>
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
      }
      break;
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80083f6:	4a1c      	ldr	r2, [pc, #112]	; (8008468 <SystemCoreClockUpdate+0x88>)
 80083f8:	4b1c      	ldr	r3, [pc, #112]	; (800846c <SystemCoreClockUpdate+0x8c>)
 80083fa:	601a      	str	r2, [r3, #0]
      break;
 80083fc:	e002      	b.n	8008404 <SystemCoreClockUpdate+0x24>
      SystemCoreClock = HSI_VALUE;
 80083fe:	4a1a      	ldr	r2, [pc, #104]	; (8008468 <SystemCoreClockUpdate+0x88>)
 8008400:	4b1a      	ldr	r3, [pc, #104]	; (800846c <SystemCoreClockUpdate+0x8c>)
 8008402:	601a      	str	r2, [r3, #0]
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8008404:	4b17      	ldr	r3, [pc, #92]	; (8008464 <SystemCoreClockUpdate+0x84>)
 8008406:	685a      	ldr	r2, [r3, #4]
 8008408:	0912      	lsrs	r2, r2, #4
 800840a:	230f      	movs	r3, #15
 800840c:	4013      	ands	r3, r2
 800840e:	4a18      	ldr	r2, [pc, #96]	; (8008470 <SystemCoreClockUpdate+0x90>)
 8008410:	5cd3      	ldrb	r3, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8008412:	4a16      	ldr	r2, [pc, #88]	; (800846c <SystemCoreClockUpdate+0x8c>)
 8008414:	6811      	ldr	r1, [r2, #0]
 8008416:	40d9      	lsrs	r1, r3
 8008418:	6011      	str	r1, [r2, #0]
}
 800841a:	bd10      	pop	{r4, pc}
      SystemCoreClock = HSE_VALUE;
 800841c:	4a12      	ldr	r2, [pc, #72]	; (8008468 <SystemCoreClockUpdate+0x88>)
 800841e:	4b13      	ldr	r3, [pc, #76]	; (800846c <SystemCoreClockUpdate+0x8c>)
 8008420:	601a      	str	r2, [r3, #0]
      break;
 8008422:	e7ef      	b.n	8008404 <SystemCoreClockUpdate+0x24>
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 8008424:	4a0f      	ldr	r2, [pc, #60]	; (8008464 <SystemCoreClockUpdate+0x84>)
 8008426:	6854      	ldr	r4, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8008428:	6853      	ldr	r3, [r2, #4]
 800842a:	21c0      	movs	r1, #192	; 0xc0
 800842c:	0249      	lsls	r1, r1, #9
 800842e:	400b      	ands	r3, r1
      pllmull = ( pllmull >> 18) + 2;
 8008430:	0ca4      	lsrs	r4, r4, #18
 8008432:	210f      	movs	r1, #15
 8008434:	400c      	ands	r4, r1
 8008436:	3402      	adds	r4, #2
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 8008438:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800843a:	4011      	ands	r1, r2
 800843c:	3101      	adds	r1, #1
      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800843e:	2280      	movs	r2, #128	; 0x80
 8008440:	0252      	lsls	r2, r2, #9
 8008442:	4293      	cmp	r3, r2
 8008444:	d006      	beq.n	8008454 <SystemCoreClockUpdate+0x74>
        SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 8008446:	4808      	ldr	r0, [pc, #32]	; (8008468 <SystemCoreClockUpdate+0x88>)
 8008448:	f7f7 fe84 	bl	8000154 <__udivsi3>
 800844c:	4344      	muls	r4, r0
 800844e:	4b07      	ldr	r3, [pc, #28]	; (800846c <SystemCoreClockUpdate+0x8c>)
 8008450:	601c      	str	r4, [r3, #0]
 8008452:	e7d7      	b.n	8008404 <SystemCoreClockUpdate+0x24>
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8008454:	4804      	ldr	r0, [pc, #16]	; (8008468 <SystemCoreClockUpdate+0x88>)
 8008456:	f7f7 fe7d 	bl	8000154 <__udivsi3>
 800845a:	4344      	muls	r4, r0
 800845c:	4b03      	ldr	r3, [pc, #12]	; (800846c <SystemCoreClockUpdate+0x8c>)
 800845e:	601c      	str	r4, [r3, #0]
 8008460:	e7d0      	b.n	8008404 <SystemCoreClockUpdate+0x24>
 8008462:	46c0      	nop			; (mov r8, r8)
 8008464:	40021000 	.word	0x40021000
 8008468:	007a1200 	.word	0x007a1200
 800846c:	200001d4 	.word	0x200001d4
 8008470:	0800fcf4 	.word	0x0800fcf4

08008474 <uart_irq>:
/******************************************************************************
 * INTERRUPTS HANDLING
 ******************************************************************************/

static void uart_irq(UARTName uart_name)
{
 8008474:	b510      	push	{r4, lr}
    int8_t id = get_uart_index(uart_name);
 8008476:	f001 f8d9 	bl	800962c <get_uart_index>
 800847a:	1e04      	subs	r4, r0, #0

    if (id >= 0) {
 800847c:	db27      	blt.n	80084ce <uart_irq+0x5a>
        UART_HandleTypeDef *huart = &uart_handlers[id];
        if (serial_irq_ids[id] != 0) {
 800847e:	0083      	lsls	r3, r0, #2
 8008480:	4a1a      	ldr	r2, [pc, #104]	; (80084ec <uart_irq+0x78>)
 8008482:	5898      	ldr	r0, [r3, r2]
 8008484:	2800      	cmp	r0, #0
 8008486:	d022      	beq.n	80084ce <uart_irq+0x5a>
            if (__HAL_UART_GET_FLAG(huart, UART_FLAG_TXE) != RESET) {
 8008488:	00e3      	lsls	r3, r4, #3
 800848a:	1b1b      	subs	r3, r3, r4
 800848c:	011a      	lsls	r2, r3, #4
 800848e:	4b18      	ldr	r3, [pc, #96]	; (80084f0 <uart_irq+0x7c>)
 8008490:	58d3      	ldr	r3, [r2, r3]
 8008492:	69da      	ldr	r2, [r3, #28]
 8008494:	0612      	lsls	r2, r2, #24
 8008496:	d502      	bpl.n	800849e <uart_irq+0x2a>
                if (__HAL_UART_GET_IT(huart, UART_IT_TXE) != RESET) {
 8008498:	69db      	ldr	r3, [r3, #28]
 800849a:	061b      	lsls	r3, r3, #24
 800849c:	d418      	bmi.n	80084d0 <uart_irq+0x5c>
                    irq_handler(serial_irq_ids[id], TxIrq);
                }
            }
            if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE) != RESET) {
 800849e:	00e3      	lsls	r3, r4, #3
 80084a0:	1b1b      	subs	r3, r3, r4
 80084a2:	011a      	lsls	r2, r3, #4
 80084a4:	4b12      	ldr	r3, [pc, #72]	; (80084f0 <uart_irq+0x7c>)
 80084a6:	58d3      	ldr	r3, [r2, r3]
 80084a8:	69da      	ldr	r2, [r3, #28]
 80084aa:	0692      	lsls	r2, r2, #26
 80084ac:	d502      	bpl.n	80084b4 <uart_irq+0x40>
                if (__HAL_UART_GET_IT(huart, UART_IT_RXNE) != RESET) {
 80084ae:	69db      	ldr	r3, [r3, #28]
 80084b0:	069b      	lsls	r3, r3, #26
 80084b2:	d412      	bmi.n	80084da <uart_irq+0x66>
                    irq_handler(serial_irq_ids[id], RxIrq);
                    /* Flag has been cleared when reading the content */
                }
            }
            if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) != RESET) {
 80084b4:	00e3      	lsls	r3, r4, #3
 80084b6:	1b1c      	subs	r4, r3, r4
 80084b8:	0123      	lsls	r3, r4, #4
 80084ba:	4a0d      	ldr	r2, [pc, #52]	; (80084f0 <uart_irq+0x7c>)
 80084bc:	589b      	ldr	r3, [r3, r2]
 80084be:	69da      	ldr	r2, [r3, #28]
 80084c0:	0712      	lsls	r2, r2, #28
 80084c2:	d504      	bpl.n	80084ce <uart_irq+0x5a>
                if (__HAL_UART_GET_IT(huart, UART_IT_ORE) != RESET) {
 80084c4:	69da      	ldr	r2, [r3, #28]
 80084c6:	0712      	lsls	r2, r2, #28
 80084c8:	d501      	bpl.n	80084ce <uart_irq+0x5a>
                    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80084ca:	2208      	movs	r2, #8
 80084cc:	621a      	str	r2, [r3, #32]
                }
            }
        }
    }
}
 80084ce:	bd10      	pop	{r4, pc}
                    irq_handler(serial_irq_ids[id], TxIrq);
 80084d0:	4b08      	ldr	r3, [pc, #32]	; (80084f4 <uart_irq+0x80>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2101      	movs	r1, #1
 80084d6:	4798      	blx	r3
 80084d8:	e7e1      	b.n	800849e <uart_irq+0x2a>
                    irq_handler(serial_irq_ids[id], RxIrq);
 80084da:	00a3      	lsls	r3, r4, #2
 80084dc:	4a03      	ldr	r2, [pc, #12]	; (80084ec <uart_irq+0x78>)
 80084de:	5898      	ldr	r0, [r3, r2]
 80084e0:	4b04      	ldr	r3, [pc, #16]	; (80084f4 <uart_irq+0x80>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2100      	movs	r1, #0
 80084e6:	4798      	blx	r3
 80084e8:	e7e4      	b.n	80084b4 <uart_irq+0x40>
 80084ea:	46c0      	nop			; (mov r8, r8)
 80084ec:	20000dc8 	.word	0x20000dc8
 80084f0:	20000e70 	.word	0x20000e70
 80084f4:	20000dc4 	.word	0x20000dc4

080084f8 <uart3_8_irq>:
}
#endif

// Used for both USART3_4_IRQn and USART3_8_IRQn
static void uart3_8_irq(void)
{
 80084f8:	b510      	push	{r4, lr}
        uart_irq(UART_8);
    }
#endif
#else // TARGET_STM32F070RB, TARGET_STM32F072RB
#if defined(USART3_BASE)
    if (USART3->ISR & (UART_FLAG_TXE | UART_FLAG_RXNE | UART_FLAG_ORE)) {
 80084fa:	4b09      	ldr	r3, [pc, #36]	; (8008520 <uart3_8_irq+0x28>)
 80084fc:	69db      	ldr	r3, [r3, #28]
 80084fe:	22a8      	movs	r2, #168	; 0xa8
 8008500:	421a      	tst	r2, r3
 8008502:	d105      	bne.n	8008510 <uart3_8_irq+0x18>
        uart_irq(UART_3);
    }
#endif
#if defined(USART4_BASE)
    if (USART4->ISR & (UART_FLAG_TXE | UART_FLAG_RXNE | UART_FLAG_ORE)) {
 8008504:	4b07      	ldr	r3, [pc, #28]	; (8008524 <uart3_8_irq+0x2c>)
 8008506:	69db      	ldr	r3, [r3, #28]
 8008508:	22a8      	movs	r2, #168	; 0xa8
 800850a:	421a      	tst	r2, r3
 800850c:	d104      	bne.n	8008518 <uart3_8_irq+0x20>
        uart_irq(UART_4);
    }
#endif
#endif
}
 800850e:	bd10      	pop	{r4, pc}
        uart_irq(UART_3);
 8008510:	4803      	ldr	r0, [pc, #12]	; (8008520 <uart3_8_irq+0x28>)
 8008512:	f7ff ffaf 	bl	8008474 <uart_irq>
 8008516:	e7f5      	b.n	8008504 <uart3_8_irq+0xc>
        uart_irq(UART_4);
 8008518:	4802      	ldr	r0, [pc, #8]	; (8008524 <uart3_8_irq+0x2c>)
 800851a:	f7ff ffab 	bl	8008474 <uart_irq>
}
 800851e:	e7f6      	b.n	800850e <uart3_8_irq+0x16>
 8008520:	40004800 	.word	0x40004800
 8008524:	40004c00 	.word	0x40004c00

08008528 <uart2_irq>:
{
 8008528:	b510      	push	{r4, lr}
    uart_irq(UART_2);
 800852a:	4802      	ldr	r0, [pc, #8]	; (8008534 <uart2_irq+0xc>)
 800852c:	f7ff ffa2 	bl	8008474 <uart_irq>
}
 8008530:	bd10      	pop	{r4, pc}
 8008532:	46c0      	nop			; (mov r8, r8)
 8008534:	40004400 	.word	0x40004400

08008538 <uart1_irq>:
{
 8008538:	b510      	push	{r4, lr}
    uart_irq(UART_1);
 800853a:	4802      	ldr	r0, [pc, #8]	; (8008544 <uart1_irq+0xc>)
 800853c:	f7ff ff9a 	bl	8008474 <uart_irq>
}
 8008540:	bd10      	pop	{r4, pc}
 8008542:	46c0      	nop			; (mov r8, r8)
 8008544:	40013800 	.word	0x40013800

08008548 <serial_irq_handler>:

void serial_irq_handler(serial_t *obj, uart_irq_handler handler, uint32_t id)
{
    struct serial_s *obj_s = SERIAL_S(obj);

    irq_handler = handler;
 8008548:	4b03      	ldr	r3, [pc, #12]	; (8008558 <serial_irq_handler+0x10>)
 800854a:	6019      	str	r1, [r3, #0]
    serial_irq_ids[obj_s->index] = id;
 800854c:	6843      	ldr	r3, [r0, #4]
 800854e:	009b      	lsls	r3, r3, #2
 8008550:	4902      	ldr	r1, [pc, #8]	; (800855c <serial_irq_handler+0x14>)
 8008552:	505a      	str	r2, [r3, r1]
}
 8008554:	4770      	bx	lr
 8008556:	46c0      	nop			; (mov r8, r8)
 8008558:	20000dc4 	.word	0x20000dc4
 800855c:	20000dc8 	.word	0x20000dc8

08008560 <serial_irq_set>:

void serial_irq_set(serial_t *obj, SerialIrq irq, uint32_t enable)
{
 8008560:	b570      	push	{r4, r5, r6, lr}
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 8008562:	6845      	ldr	r5, [r0, #4]
    IRQn_Type irq_n = (IRQn_Type)0;
    uint32_t vector = 0;

#if defined(USART1_BASE)
    if (obj_s->uart == UART_1) {
 8008564:	6803      	ldr	r3, [r0, #0]
 8008566:	4838      	ldr	r0, [pc, #224]	; (8008648 <serial_irq_set+0xe8>)
 8008568:	4283      	cmp	r3, r0
 800856a:	d022      	beq.n	80085b2 <serial_irq_set+0x52>
    uint32_t vector = 0;
 800856c:	2000      	movs	r0, #0
    IRQn_Type irq_n = (IRQn_Type)0;
 800856e:	2400      	movs	r4, #0
        vector = (uint32_t)&uart1_irq;
    }
#endif

#if defined(USART2_BASE)
    if (obj_s->uart == UART_2) {
 8008570:	4e36      	ldr	r6, [pc, #216]	; (800864c <serial_irq_set+0xec>)
 8008572:	42b3      	cmp	r3, r6
 8008574:	d020      	beq.n	80085b8 <serial_irq_set+0x58>
        vector = (uint32_t)&uart2_irq;
    }
#endif

#if defined(USART3_BASE)
    if (obj_s->uart == UART_3) {
 8008576:	4e36      	ldr	r6, [pc, #216]	; (8008650 <serial_irq_set+0xf0>)
 8008578:	42b3      	cmp	r3, r6
 800857a:	d020      	beq.n	80085be <serial_irq_set+0x5e>
        vector = (uint32_t)&uart3_8_irq;
    }
#endif

#if defined(USART4_BASE)
    if (obj_s->uart == UART_4) {
 800857c:	4e35      	ldr	r6, [pc, #212]	; (8008654 <serial_irq_set+0xf4>)
 800857e:	42b3      	cmp	r3, r6
 8008580:	d020      	beq.n	80085c4 <serial_irq_set+0x64>
        irq_n = USART3_8_IRQn;
        vector = (uint32_t)&uart3_8_irq;
    }
#endif

    if (enable) {
 8008582:	2a00      	cmp	r2, #0
 8008584:	d02b      	beq.n	80085de <serial_irq_set+0x7e>
        if (irq == RxIrq) {
 8008586:	2900      	cmp	r1, #0
 8008588:	d11f      	bne.n	80085ca <serial_irq_set+0x6a>
            __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800858a:	00eb      	lsls	r3, r5, #3
 800858c:	1b5d      	subs	r5, r3, r5
 800858e:	012b      	lsls	r3, r5, #4
 8008590:	4a31      	ldr	r2, [pc, #196]	; (8008658 <serial_irq_set+0xf8>)
 8008592:	589a      	ldr	r2, [r3, r2]
 8008594:	6813      	ldr	r3, [r2, #0]
 8008596:	3120      	adds	r1, #32
 8008598:	430b      	orrs	r3, r1
 800859a:	6013      	str	r3, [r2, #0]
        } else { // TxIrq
            __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
        }
        NVIC_SetVector(irq_n, vector);
 800859c:	0001      	movs	r1, r0
 800859e:	0020      	movs	r0, r4
 80085a0:	f7fd fc20 	bl	8005de4 <NVIC_SetVector>
  if ((int32_t)(IRQn) >= 0)
 80085a4:	2c00      	cmp	r4, #0
 80085a6:	db03      	blt.n	80085b0 <serial_irq_set+0x50>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80085a8:	2301      	movs	r3, #1
 80085aa:	40a3      	lsls	r3, r4
 80085ac:	4a2b      	ldr	r2, [pc, #172]	; (800865c <serial_irq_set+0xfc>)
 80085ae:	6013      	str	r3, [r2, #0]

        if (all_disabled) {
            NVIC_DisableIRQ(irq_n);
        }
    }
}
 80085b0:	bd70      	pop	{r4, r5, r6, pc}
        vector = (uint32_t)&uart1_irq;
 80085b2:	482b      	ldr	r0, [pc, #172]	; (8008660 <serial_irq_set+0x100>)
        irq_n = USART1_IRQn;
 80085b4:	241b      	movs	r4, #27
 80085b6:	e7db      	b.n	8008570 <serial_irq_set+0x10>
        vector = (uint32_t)&uart2_irq;
 80085b8:	482a      	ldr	r0, [pc, #168]	; (8008664 <serial_irq_set+0x104>)
        irq_n = USART2_IRQn;
 80085ba:	241c      	movs	r4, #28
 80085bc:	e7db      	b.n	8008576 <serial_irq_set+0x16>
        vector = (uint32_t)&uart3_8_irq;
 80085be:	482a      	ldr	r0, [pc, #168]	; (8008668 <serial_irq_set+0x108>)
        irq_n = USART3_4_IRQn;
 80085c0:	241d      	movs	r4, #29
 80085c2:	e7db      	b.n	800857c <serial_irq_set+0x1c>
        vector = (uint32_t)&uart3_8_irq;
 80085c4:	4828      	ldr	r0, [pc, #160]	; (8008668 <serial_irq_set+0x108>)
        irq_n = USART3_4_IRQn;
 80085c6:	241d      	movs	r4, #29
 80085c8:	e7db      	b.n	8008582 <serial_irq_set+0x22>
            __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80085ca:	00eb      	lsls	r3, r5, #3
 80085cc:	1b5d      	subs	r5, r3, r5
 80085ce:	012b      	lsls	r3, r5, #4
 80085d0:	4a21      	ldr	r2, [pc, #132]	; (8008658 <serial_irq_set+0xf8>)
 80085d2:	589a      	ldr	r2, [r3, r2]
 80085d4:	6813      	ldr	r3, [r2, #0]
 80085d6:	2180      	movs	r1, #128	; 0x80
 80085d8:	430b      	orrs	r3, r1
 80085da:	6013      	str	r3, [r2, #0]
 80085dc:	e7de      	b.n	800859c <serial_irq_set+0x3c>
        if (irq == RxIrq) {
 80085de:	2900      	cmp	r1, #0
 80085e0:	d11d      	bne.n	800861e <serial_irq_set+0xbe>
            __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80085e2:	491d      	ldr	r1, [pc, #116]	; (8008658 <serial_irq_set+0xf8>)
 80085e4:	00eb      	lsls	r3, r5, #3
 80085e6:	1b58      	subs	r0, r3, r5
 80085e8:	0102      	lsls	r2, r0, #4
 80085ea:	5850      	ldr	r0, [r2, r1]
 80085ec:	6802      	ldr	r2, [r0, #0]
 80085ee:	2620      	movs	r6, #32
 80085f0:	43b2      	bics	r2, r6
 80085f2:	6002      	str	r2, [r0, #0]
            if ((huart->Instance->CR1 & USART_CR1_TXEIE) == 0) {
 80085f4:	1b5d      	subs	r5, r3, r5
 80085f6:	012b      	lsls	r3, r5, #4
 80085f8:	585b      	ldr	r3, [r3, r1]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	061b      	lsls	r3, r3, #24
 80085fe:	d51f      	bpl.n	8008640 <serial_irq_set+0xe0>
        int all_disabled = 0;
 8008600:	2300      	movs	r3, #0
        if (all_disabled) {
 8008602:	2b00      	cmp	r3, #0
 8008604:	d0d4      	beq.n	80085b0 <serial_irq_set+0x50>
  if ((int32_t)(IRQn) >= 0)
 8008606:	2c00      	cmp	r4, #0
 8008608:	dbd2      	blt.n	80085b0 <serial_irq_set+0x50>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800860a:	2301      	movs	r3, #1
 800860c:	40a3      	lsls	r3, r4
 800860e:	2280      	movs	r2, #128	; 0x80
 8008610:	4912      	ldr	r1, [pc, #72]	; (800865c <serial_irq_set+0xfc>)
 8008612:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 8008614:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008618:	f3bf 8f6f 	isb	sy
}
 800861c:	e7c8      	b.n	80085b0 <serial_irq_set+0x50>
            __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800861e:	490e      	ldr	r1, [pc, #56]	; (8008658 <serial_irq_set+0xf8>)
 8008620:	00eb      	lsls	r3, r5, #3
 8008622:	1b58      	subs	r0, r3, r5
 8008624:	0102      	lsls	r2, r0, #4
 8008626:	5850      	ldr	r0, [r2, r1]
 8008628:	6802      	ldr	r2, [r0, #0]
 800862a:	2680      	movs	r6, #128	; 0x80
 800862c:	43b2      	bics	r2, r6
 800862e:	6002      	str	r2, [r0, #0]
            if ((huart->Instance->CR1 & USART_CR1_RXNEIE) == 0) {
 8008630:	1b5d      	subs	r5, r3, r5
 8008632:	012b      	lsls	r3, r5, #4
 8008634:	585b      	ldr	r3, [r3, r1]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	069b      	lsls	r3, r3, #26
 800863a:	d503      	bpl.n	8008644 <serial_irq_set+0xe4>
        int all_disabled = 0;
 800863c:	2300      	movs	r3, #0
 800863e:	e7e0      	b.n	8008602 <serial_irq_set+0xa2>
                all_disabled = 1;
 8008640:	2301      	movs	r3, #1
 8008642:	e7de      	b.n	8008602 <serial_irq_set+0xa2>
                all_disabled = 1;
 8008644:	2301      	movs	r3, #1
 8008646:	e7dc      	b.n	8008602 <serial_irq_set+0xa2>
 8008648:	40013800 	.word	0x40013800
 800864c:	40004400 	.word	0x40004400
 8008650:	40004800 	.word	0x40004800
 8008654:	40004c00 	.word	0x40004c00
 8008658:	20000e70 	.word	0x20000e70
 800865c:	e000e100 	.word	0xe000e100
 8008660:	08008539 	.word	0x08008539
 8008664:	08008529 	.word	0x08008529
 8008668:	080084f9 	.word	0x080084f9

0800866c <serial_getc>:
/******************************************************************************
 * READ/WRITE
 ******************************************************************************/

int serial_getc(serial_t *obj)
{
 800866c:	b570      	push	{r4, r5, r6, lr}
 800866e:	0004      	movs	r4, r0
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 8008670:	6845      	ldr	r5, [r0, #4]

    while (!serial_readable(obj));
 8008672:	0020      	movs	r0, r4
 8008674:	f000 ff6e 	bl	8009554 <serial_readable>
 8008678:	2800      	cmp	r0, #0
 800867a:	d0fa      	beq.n	8008672 <serial_getc+0x6>
    return (int)(huart->Instance->RDR & (uint16_t)0xFF);
 800867c:	00eb      	lsls	r3, r5, #3
 800867e:	1b5b      	subs	r3, r3, r5
 8008680:	011a      	lsls	r2, r3, #4
 8008682:	4b03      	ldr	r3, [pc, #12]	; (8008690 <serial_getc+0x24>)
 8008684:	58d3      	ldr	r3, [r2, r3]
 8008686:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 8008688:	23ff      	movs	r3, #255	; 0xff
 800868a:	4018      	ands	r0, r3
}
 800868c:	bd70      	pop	{r4, r5, r6, pc}
 800868e:	46c0      	nop			; (mov r8, r8)
 8008690:	20000e70 	.word	0x20000e70

08008694 <serial_putc>:

void serial_putc(serial_t *obj, int c)
{
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	0004      	movs	r4, r0
 8008698:	000e      	movs	r6, r1
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 800869a:	6845      	ldr	r5, [r0, #4]

    while (!serial_writable(obj));
 800869c:	0020      	movs	r0, r4
 800869e:	f000 ff71 	bl	8009584 <serial_writable>
 80086a2:	2800      	cmp	r0, #0
 80086a4:	d0fa      	beq.n	800869c <serial_putc+0x8>
    huart->Instance->TDR = (uint32_t)(c & (uint16_t)0xFF);
 80086a6:	00eb      	lsls	r3, r5, #3
 80086a8:	1b5b      	subs	r3, r3, r5
 80086aa:	011a      	lsls	r2, r3, #4
 80086ac:	4b02      	ldr	r3, [pc, #8]	; (80086b8 <serial_putc+0x24>)
 80086ae:	58d3      	ldr	r3, [r2, r3]
 80086b0:	21ff      	movs	r1, #255	; 0xff
 80086b2:	4031      	ands	r1, r6
 80086b4:	8519      	strh	r1, [r3, #40]	; 0x28
}
 80086b6:	bd70      	pop	{r4, r5, r6, pc}
 80086b8:	20000e70 	.word	0x20000e70

080086bc <analogin_read>:
    value = ((value << 4) & (uint16_t)0xFFF0) | ((value >> 8) & (uint16_t)0x000F);
    return value;
}

float analogin_read(analogin_t *obj)
{
 80086bc:	b510      	push	{r4, lr}
    uint16_t value = adc_read(obj);
 80086be:	f7fd fcd7 	bl	8006070 <adc_read>
    return (float)value * (1.0f / (float)0xFFF); // 12 bits range
 80086c2:	f7f8 ff43 	bl	800154c <__aeabi_ui2f>
 80086c6:	4902      	ldr	r1, [pc, #8]	; (80086d0 <analogin_read+0x14>)
 80086c8:	f7f8 fc14 	bl	8000ef4 <__aeabi_fmul>
}
 80086cc:	bd10      	pop	{r4, pc}
 80086ce:	46c0      	nop			; (mov r8, r8)
 80086d0:	39800801 	.word	0x39800801

080086d4 <Set_GPIO_Clock>:

extern const uint32_t ll_pin_defines[16];

// Enable GPIO clock and return GPIO base address
GPIO_TypeDef *Set_GPIO_Clock(uint32_t port_idx)
{
 80086d4:	b500      	push	{lr}
 80086d6:	b087      	sub	sp, #28
    uint32_t gpio_add = 0;
    switch (port_idx) {
 80086d8:	2805      	cmp	r0, #5
 80086da:	d841      	bhi.n	8008760 <Set_GPIO_Clock+0x8c>
 80086dc:	0080      	lsls	r0, r0, #2
 80086de:	4b23      	ldr	r3, [pc, #140]	; (800876c <Set_GPIO_Clock+0x98>)
 80086e0:	581b      	ldr	r3, [r3, r0]
 80086e2:	469f      	mov	pc, r3
        case PortA:
            gpio_add = GPIOA_BASE;
            __HAL_RCC_GPIOA_CLK_ENABLE();
 80086e4:	4a22      	ldr	r2, [pc, #136]	; (8008770 <Set_GPIO_Clock+0x9c>)
 80086e6:	6951      	ldr	r1, [r2, #20]
 80086e8:	2080      	movs	r0, #128	; 0x80
 80086ea:	0280      	lsls	r0, r0, #10
 80086ec:	4301      	orrs	r1, r0
 80086ee:	6151      	str	r1, [r2, #20]
 80086f0:	6953      	ldr	r3, [r2, #20]
 80086f2:	4003      	ands	r3, r0
 80086f4:	9301      	str	r3, [sp, #4]
 80086f6:	9b01      	ldr	r3, [sp, #4]
            gpio_add = GPIOA_BASE;
 80086f8:	2090      	movs	r0, #144	; 0x90
 80086fa:	05c0      	lsls	r0, r0, #23
        default:
            error("Pinmap error: wrong port number.");
            break;
    }
    return (GPIO_TypeDef *) gpio_add;
}
 80086fc:	b007      	add	sp, #28
 80086fe:	bd00      	pop	{pc}
            __HAL_RCC_GPIOB_CLK_ENABLE();
 8008700:	4a1b      	ldr	r2, [pc, #108]	; (8008770 <Set_GPIO_Clock+0x9c>)
 8008702:	6951      	ldr	r1, [r2, #20]
 8008704:	2080      	movs	r0, #128	; 0x80
 8008706:	02c0      	lsls	r0, r0, #11
 8008708:	4301      	orrs	r1, r0
 800870a:	6151      	str	r1, [r2, #20]
 800870c:	6953      	ldr	r3, [r2, #20]
 800870e:	4003      	ands	r3, r0
 8008710:	9302      	str	r3, [sp, #8]
 8008712:	9b02      	ldr	r3, [sp, #8]
            gpio_add = GPIOB_BASE;
 8008714:	4817      	ldr	r0, [pc, #92]	; (8008774 <Set_GPIO_Clock+0xa0>)
            break;
 8008716:	e7f1      	b.n	80086fc <Set_GPIO_Clock+0x28>
            __HAL_RCC_GPIOC_CLK_ENABLE();
 8008718:	4a15      	ldr	r2, [pc, #84]	; (8008770 <Set_GPIO_Clock+0x9c>)
 800871a:	6951      	ldr	r1, [r2, #20]
 800871c:	2080      	movs	r0, #128	; 0x80
 800871e:	0300      	lsls	r0, r0, #12
 8008720:	4301      	orrs	r1, r0
 8008722:	6151      	str	r1, [r2, #20]
 8008724:	6953      	ldr	r3, [r2, #20]
 8008726:	4003      	ands	r3, r0
 8008728:	9303      	str	r3, [sp, #12]
 800872a:	9b03      	ldr	r3, [sp, #12]
            gpio_add = GPIOC_BASE;
 800872c:	4812      	ldr	r0, [pc, #72]	; (8008778 <Set_GPIO_Clock+0xa4>)
            break;
 800872e:	e7e5      	b.n	80086fc <Set_GPIO_Clock+0x28>
            __HAL_RCC_GPIOD_CLK_ENABLE();
 8008730:	4a0f      	ldr	r2, [pc, #60]	; (8008770 <Set_GPIO_Clock+0x9c>)
 8008732:	6951      	ldr	r1, [r2, #20]
 8008734:	2080      	movs	r0, #128	; 0x80
 8008736:	0340      	lsls	r0, r0, #13
 8008738:	4301      	orrs	r1, r0
 800873a:	6151      	str	r1, [r2, #20]
 800873c:	6953      	ldr	r3, [r2, #20]
 800873e:	4003      	ands	r3, r0
 8008740:	9304      	str	r3, [sp, #16]
 8008742:	9b04      	ldr	r3, [sp, #16]
            gpio_add = GPIOD_BASE;
 8008744:	480d      	ldr	r0, [pc, #52]	; (800877c <Set_GPIO_Clock+0xa8>)
            break;
 8008746:	e7d9      	b.n	80086fc <Set_GPIO_Clock+0x28>
            __HAL_RCC_GPIOF_CLK_ENABLE();
 8008748:	4a09      	ldr	r2, [pc, #36]	; (8008770 <Set_GPIO_Clock+0x9c>)
 800874a:	6951      	ldr	r1, [r2, #20]
 800874c:	2080      	movs	r0, #128	; 0x80
 800874e:	03c0      	lsls	r0, r0, #15
 8008750:	4301      	orrs	r1, r0
 8008752:	6151      	str	r1, [r2, #20]
 8008754:	6953      	ldr	r3, [r2, #20]
 8008756:	4003      	ands	r3, r0
 8008758:	9305      	str	r3, [sp, #20]
 800875a:	9b05      	ldr	r3, [sp, #20]
            gpio_add = GPIOF_BASE;
 800875c:	4808      	ldr	r0, [pc, #32]	; (8008780 <Set_GPIO_Clock+0xac>)
            break;
 800875e:	e7cd      	b.n	80086fc <Set_GPIO_Clock+0x28>
            error("Pinmap error: wrong port number.");
 8008760:	4808      	ldr	r0, [pc, #32]	; (8008784 <Set_GPIO_Clock+0xb0>)
 8008762:	f7fc fe9b 	bl	800549c <error>
    uint32_t gpio_add = 0;
 8008766:	2000      	movs	r0, #0
            break;
 8008768:	e7c8      	b.n	80086fc <Set_GPIO_Clock+0x28>
 800876a:	46c0      	nop			; (mov r8, r8)
 800876c:	0800fd44 	.word	0x0800fd44
 8008770:	40021000 	.word	0x40021000
 8008774:	48000400 	.word	0x48000400
 8008778:	48000800 	.word	0x48000800
 800877c:	48000c00 	.word	0x48000c00
 8008780:	48001400 	.word	0x48001400
 8008784:	0800fd5c 	.word	0x0800fd5c

08008788 <gpio_set>:

uint32_t gpio_set(PinName pin)
{
 8008788:	b510      	push	{r4, lr}
 800878a:	0004      	movs	r4, r0
    MBED_ASSERT(pin != (PinName)NC);

    pin_function(pin, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, 0));
 800878c:	2100      	movs	r1, #0
 800878e:	f000 fc37 	bl	8009000 <pin_function>

    return (uint32_t)(1 << ((uint32_t)pin & 0xF)); // Return the pin mask
 8008792:	230f      	movs	r3, #15
 8008794:	401c      	ands	r4, r3
 8008796:	2001      	movs	r0, #1
 8008798:	40a0      	lsls	r0, r4
}
 800879a:	bd10      	pop	{r4, pc}

0800879c <gpio_init>:


void gpio_init(gpio_t *obj, PinName pin)
{
 800879c:	b570      	push	{r4, r5, r6, lr}
 800879e:	0004      	movs	r4, r0
 80087a0:	000e      	movs	r6, r1
    obj->pin = pin;
 80087a2:	8221      	strh	r1, [r4, #16]
    if (pin == (PinName)NC) {
 80087a4:	1c4b      	adds	r3, r1, #1
 80087a6:	d018      	beq.n	80087da <gpio_init+0x3e>
        return;
    }

    uint32_t port_index = STM_PORT(pin);
 80087a8:	090b      	lsrs	r3, r1, #4
 80087aa:	200f      	movs	r0, #15
 80087ac:	4018      	ands	r0, r3

    // Enable GPIO clock
    GPIO_TypeDef *gpio = Set_GPIO_Clock(port_index);
 80087ae:	f7ff ff91 	bl	80086d4 <Set_GPIO_Clock>
 80087b2:	0005      	movs	r5, r0

    // Fill GPIO object structure for future use
    obj->mask    = gpio_set(pin);
 80087b4:	0030      	movs	r0, r6
 80087b6:	f7ff ffe7 	bl	8008788 <gpio_set>
 80087ba:	6020      	str	r0, [r4, #0]
    obj->gpio  = gpio;
 80087bc:	6165      	str	r5, [r4, #20]
    obj->ll_pin  = ll_pin_defines[STM_PIN(obj->pin)];
 80087be:	8a22      	ldrh	r2, [r4, #16]
 80087c0:	230f      	movs	r3, #15
 80087c2:	4013      	ands	r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	4a05      	ldr	r2, [pc, #20]	; (80087dc <gpio_init+0x40>)
 80087c8:	589b      	ldr	r3, [r3, r2]
 80087ca:	61a3      	str	r3, [r4, #24]
    obj->reg_in  = &gpio->IDR;
 80087cc:	002b      	movs	r3, r5
 80087ce:	3310      	adds	r3, #16
 80087d0:	6063      	str	r3, [r4, #4]
    obj->reg_set = &gpio->BSRR;
 80087d2:	3308      	adds	r3, #8
 80087d4:	60a3      	str	r3, [r4, #8]
#ifdef GPIO_IP_WITHOUT_BRR
    obj->reg_clr = &gpio->BSRR;
#else
    obj->reg_clr = &gpio->BRR;
 80087d6:	3528      	adds	r5, #40	; 0x28
 80087d8:	60e5      	str	r5, [r4, #12]
#endif
}
 80087da:	bd70      	pop	{r4, r5, r6, pc}
 80087dc:	0800fd80 	.word	0x0800fd80

080087e0 <gpio_mode>:

void gpio_mode(gpio_t *obj, PinMode mode)
{
 80087e0:	b510      	push	{r4, lr}
    pin_mode(obj->pin, mode);
 80087e2:	2310      	movs	r3, #16
 80087e4:	5ec0      	ldrsh	r0, [r0, r3]
 80087e6:	f000 fc95 	bl	8009114 <pin_mode>
}
 80087ea:	bd10      	pop	{r4, pc}

080087ec <gpio_dir>:

inline void gpio_dir(gpio_t *obj, PinDirection direction)
{
 80087ec:	b510      	push	{r4, lr}
    if (direction == PIN_INPUT) {
 80087ee:	2900      	cmp	r1, #0
 80087f0:	d009      	beq.n	8008806 <gpio_dir+0x1a>
        LL_GPIO_SetPinMode(obj->gpio, obj->ll_pin, LL_GPIO_MODE_INPUT);
    } else {
        LL_GPIO_SetPinMode(obj->gpio, obj->ll_pin, LL_GPIO_MODE_OUTPUT);
 80087f2:	6944      	ldr	r4, [r0, #20]
 80087f4:	6983      	ldr	r3, [r0, #24]
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 80087f6:	6822      	ldr	r2, [r4, #0]
 80087f8:	435b      	muls	r3, r3
 80087fa:	0059      	lsls	r1, r3, #1
 80087fc:	18c9      	adds	r1, r1, r3
 80087fe:	438a      	bics	r2, r1
 8008800:	4313      	orrs	r3, r2
 8008802:	6023      	str	r3, [r4, #0]
    }
}
 8008804:	bd10      	pop	{r4, pc}
        LL_GPIO_SetPinMode(obj->gpio, obj->ll_pin, LL_GPIO_MODE_INPUT);
 8008806:	6944      	ldr	r4, [r0, #20]
 8008808:	6983      	ldr	r3, [r0, #24]
 800880a:	6822      	ldr	r2, [r4, #0]
 800880c:	435b      	muls	r3, r3
 800880e:	0059      	lsls	r1, r3, #1
 8008810:	18cb      	adds	r3, r1, r3
 8008812:	439a      	bics	r2, r3
 8008814:	6022      	str	r2, [r4, #0]
 8008816:	e7f5      	b.n	8008804 <gpio_dir+0x18>

08008818 <HAL_InitTick>:
#endif

// Overwrite default HAL functions defined as "weak"

HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008818:	b510      	push	{r4, lr}
#if TIM_MST_BIT_WIDTH == 16
    init_16bit_timer();
 800881a:	f000 fff5 	bl	8009808 <init_16bit_timer>
#else
    init_32bit_timer();
#endif
    return HAL_OK;
}
 800881e:	2000      	movs	r0, #0
 8008820:	bd10      	pop	{r4, pc}
	...

08008824 <HAL_GetTick>:

uint32_t HAL_GetTick()
{
 8008824:	b510      	push	{r4, lr}
#if TIM_MST_BIT_WIDTH == 16
    uint32_t new_time;
    if (mbed_sdk_inited) {
 8008826:	4b12      	ldr	r3, [pc, #72]	; (8008870 <HAL_GetTick+0x4c>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d111      	bne.n	8008852 <HAL_GetTick+0x2e>
        new_time = ticker_read_us(get_us_ticker_data()) + prev_time;
        prev_time = 0; // Use this time only once
        return (new_time / 1000);
    }
    else {
        new_time = us_ticker_read();
 800882e:	f001 f869 	bl	8009904 <us_ticker_read>
 8008832:	0001      	movs	r1, r0
        elapsed_time += (new_time - prev_time) & 0xFFFF; // Only use the lower 16 bits
 8008834:	4a0f      	ldr	r2, [pc, #60]	; (8008874 <HAL_GetTick+0x50>)
 8008836:	6813      	ldr	r3, [r2, #0]
 8008838:	1ac3      	subs	r3, r0, r3
 800883a:	041b      	lsls	r3, r3, #16
 800883c:	0c1b      	lsrs	r3, r3, #16
 800883e:	4c0e      	ldr	r4, [pc, #56]	; (8008878 <HAL_GetTick+0x54>)
 8008840:	6820      	ldr	r0, [r4, #0]
 8008842:	1818      	adds	r0, r3, r0
 8008844:	6020      	str	r0, [r4, #0]
        prev_time = new_time;
 8008846:	6011      	str	r1, [r2, #0]
        return (elapsed_time / 1000);
 8008848:	21fa      	movs	r1, #250	; 0xfa
 800884a:	0089      	lsls	r1, r1, #2
 800884c:	f7f7 fc82 	bl	8000154 <__udivsi3>
    }
    else {
        return (us_ticker_read() / 1000);
    }
#endif
}
 8008850:	bd10      	pop	{r4, pc}
        new_time = ticker_read_us(get_us_ticker_data()) + prev_time;
 8008852:	f7fc fb7b 	bl	8004f4c <get_us_ticker_data>
 8008856:	f7fc fb66 	bl	8004f26 <ticker_read_us>
 800885a:	4b06      	ldr	r3, [pc, #24]	; (8008874 <HAL_GetTick+0x50>)
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	4694      	mov	ip, r2
 8008860:	4460      	add	r0, ip
        prev_time = 0; // Use this time only once
 8008862:	2200      	movs	r2, #0
 8008864:	601a      	str	r2, [r3, #0]
        return (new_time / 1000);
 8008866:	21fa      	movs	r1, #250	; 0xfa
 8008868:	0089      	lsls	r1, r1, #2
 800886a:	f7f7 fc73 	bl	8000154 <__udivsi3>
 800886e:	e7ef      	b.n	8008850 <HAL_GetTick+0x2c>
 8008870:	20000df4 	.word	0x20000df4
 8008874:	20000ddc 	.word	0x20000ddc
 8008878:	20000dd8 	.word	0x20000dd8

0800887c <i2c2_irq>:
    HAL_I2C_ER_IRQHandler(handle);
}
#endif
#if defined(I2C2_BASE)
static void i2c2_irq(void)
{
 800887c:	b510      	push	{r4, lr}
    I2C_HandleTypeDef *handle = i2c_handles[1];
 800887e:	4b04      	ldr	r3, [pc, #16]	; (8008890 <i2c2_irq+0x14>)
 8008880:	685c      	ldr	r4, [r3, #4]
    HAL_I2C_EV_IRQHandler(handle);
 8008882:	0020      	movs	r0, r4
 8008884:	f7fe f940 	bl	8006b08 <HAL_I2C_EV_IRQHandler>
    HAL_I2C_ER_IRQHandler(handle);
 8008888:	0020      	movs	r0, r4
 800888a:	f7fe fd9d 	bl	80073c8 <HAL_I2C_ER_IRQHandler>
}
 800888e:	bd10      	pop	{r4, pc}
 8008890:	20000de0 	.word	0x20000de0

08008894 <i2c1_irq>:
{
 8008894:	b510      	push	{r4, lr}
    I2C_HandleTypeDef *handle = i2c_handles[0];
 8008896:	4b04      	ldr	r3, [pc, #16]	; (80088a8 <i2c1_irq+0x14>)
 8008898:	681c      	ldr	r4, [r3, #0]
    HAL_I2C_EV_IRQHandler(handle);
 800889a:	0020      	movs	r0, r4
 800889c:	f7fe f934 	bl	8006b08 <HAL_I2C_EV_IRQHandler>
    HAL_I2C_ER_IRQHandler(handle);
 80088a0:	0020      	movs	r0, r4
 80088a2:	f7fe fd91 	bl	80073c8 <HAL_I2C_ER_IRQHandler>
}
 80088a6:	bd10      	pop	{r4, pc}
 80088a8:	20000de0 	.word	0x20000de0

080088ac <i2c_ev_err_enable>:
    HAL_I2C_ER_IRQHandler(handle);
}
#endif

void i2c_ev_err_enable(i2c_t *obj, uint32_t handler)
{
 80088ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ae:	0006      	movs	r6, r0
 80088b0:	000f      	movs	r7, r1
    struct i2c_s *obj_s = I2C_S(obj);
    IRQn_Type irq_event_n = obj_s->event_i2cIRQ;
 80088b2:	235c      	movs	r3, #92	; 0x5c
 80088b4:	56c5      	ldrsb	r5, [r0, r3]
    IRQn_Type irq_error_n = obj_s->error_i2cIRQ;
 80088b6:	3301      	adds	r3, #1
 80088b8:	56c4      	ldrsb	r4, [r0, r3]
    /*  default prio in master case is set to 2 */
    uint32_t prio = 2;

    /* Set up ITs using IRQ and handler tables */
    NVIC_SetVector(irq_event_n, handler);
 80088ba:	0028      	movs	r0, r5
 80088bc:	f7fd fa92 	bl	8005de4 <NVIC_SetVector>
    NVIC_SetVector(irq_error_n, handler);
 80088c0:	0039      	movs	r1, r7
 80088c2:	0020      	movs	r0, r4
 80088c4:	f7fd fa8e 	bl	8005de4 <NVIC_SetVector>
#if DEVICE_I2CSLAVE
    /*  Set higher priority to slave device than master.
     *  In case a device makes use of both master and slave, the
     *  slave needs higher responsiveness.
     */
    if (obj_s->slave) {
 80088c8:	236c      	movs	r3, #108	; 0x6c
 80088ca:	5cf3      	ldrb	r3, [r6, r3]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d134      	bne.n	800893a <i2c_ev_err_enable+0x8e>
    uint32_t prio = 2;
 80088d0:	3302      	adds	r3, #2
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80088d2:	2d00      	cmp	r5, #0
 80088d4:	db33      	blt.n	800893e <i2c_ev_err_enable+0x92>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80088d6:	08aa      	lsrs	r2, r5, #2
 80088d8:	4e30      	ldr	r6, [pc, #192]	; (800899c <i2c_ev_err_enable+0xf0>)
 80088da:	32c0      	adds	r2, #192	; 0xc0
 80088dc:	0092      	lsls	r2, r2, #2
 80088de:	5990      	ldr	r0, [r2, r6]
 80088e0:	2103      	movs	r1, #3
 80088e2:	4029      	ands	r1, r5
 80088e4:	00c9      	lsls	r1, r1, #3
 80088e6:	27ff      	movs	r7, #255	; 0xff
 80088e8:	408f      	lsls	r7, r1
 80088ea:	43b8      	bics	r0, r7
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80088ec:	019f      	lsls	r7, r3, #6
 80088ee:	408f      	lsls	r7, r1
 80088f0:	0039      	movs	r1, r7
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80088f2:	4301      	orrs	r1, r0
 80088f4:	5191      	str	r1, [r2, r6]
  if ((int32_t)(IRQn) >= 0)
 80088f6:	2c00      	cmp	r4, #0
 80088f8:	db39      	blt.n	800896e <i2c_ev_err_enable+0xc2>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80088fa:	08a2      	lsrs	r2, r4, #2
 80088fc:	4e27      	ldr	r6, [pc, #156]	; (800899c <i2c_ev_err_enable+0xf0>)
 80088fe:	32c0      	adds	r2, #192	; 0xc0
 8008900:	0092      	lsls	r2, r2, #2
 8008902:	5990      	ldr	r0, [r2, r6]
 8008904:	2103      	movs	r1, #3
 8008906:	4021      	ands	r1, r4
 8008908:	00c9      	lsls	r1, r1, #3
 800890a:	27ff      	movs	r7, #255	; 0xff
 800890c:	408f      	lsls	r7, r1
 800890e:	43b8      	bics	r0, r7
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008910:	019b      	lsls	r3, r3, #6
 8008912:	408b      	lsls	r3, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008914:	4303      	orrs	r3, r0
 8008916:	5193      	str	r3, [r2, r6]
  if ((int32_t)(IRQn) >= 0)
 8008918:	2d00      	cmp	r5, #0
 800891a:	db05      	blt.n	8008928 <i2c_ev_err_enable+0x7c>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800891c:	231f      	movs	r3, #31
 800891e:	401d      	ands	r5, r3
 8008920:	3b1e      	subs	r3, #30
 8008922:	40ab      	lsls	r3, r5
 8008924:	4a1d      	ldr	r2, [pc, #116]	; (800899c <i2c_ev_err_enable+0xf0>)
 8008926:	6013      	str	r3, [r2, #0]
  if ((int32_t)(IRQn) >= 0)
 8008928:	2c00      	cmp	r4, #0
 800892a:	db05      	blt.n	8008938 <i2c_ev_err_enable+0x8c>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800892c:	231f      	movs	r3, #31
 800892e:	401c      	ands	r4, r3
 8008930:	3b1e      	subs	r3, #30
 8008932:	40a3      	lsls	r3, r4
 8008934:	4a19      	ldr	r2, [pc, #100]	; (800899c <i2c_ev_err_enable+0xf0>)
 8008936:	6013      	str	r3, [r2, #0]

    NVIC_SetPriority(irq_event_n, prio);
    NVIC_SetPriority(irq_error_n, prio);
    NVIC_EnableIRQ(irq_event_n);
    NVIC_EnableIRQ(irq_error_n);
}
 8008938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        prio = 1;
 800893a:	2301      	movs	r3, #1
 800893c:	e7c9      	b.n	80088d2 <i2c_ev_err_enable+0x26>
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800893e:	b2e9      	uxtb	r1, r5
 8008940:	220f      	movs	r2, #15
 8008942:	000e      	movs	r6, r1
 8008944:	400a      	ands	r2, r1
 8008946:	3a08      	subs	r2, #8
 8008948:	0892      	lsrs	r2, r2, #2
 800894a:	3206      	adds	r2, #6
 800894c:	0092      	lsls	r2, r2, #2
 800894e:	4914      	ldr	r1, [pc, #80]	; (80089a0 <i2c_ev_err_enable+0xf4>)
 8008950:	468c      	mov	ip, r1
 8008952:	4462      	add	r2, ip
 8008954:	6850      	ldr	r0, [r2, #4]
 8008956:	2103      	movs	r1, #3
 8008958:	4031      	ands	r1, r6
 800895a:	00c9      	lsls	r1, r1, #3
 800895c:	26ff      	movs	r6, #255	; 0xff
 800895e:	408e      	lsls	r6, r1
 8008960:	43b0      	bics	r0, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008962:	019e      	lsls	r6, r3, #6
 8008964:	408e      	lsls	r6, r1
 8008966:	0031      	movs	r1, r6
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008968:	4301      	orrs	r1, r0
 800896a:	6051      	str	r1, [r2, #4]
 800896c:	e7c3      	b.n	80088f6 <i2c_ev_err_enable+0x4a>
 800896e:	b2e1      	uxtb	r1, r4
 8008970:	220f      	movs	r2, #15
 8008972:	000e      	movs	r6, r1
 8008974:	400a      	ands	r2, r1
 8008976:	3a08      	subs	r2, #8
 8008978:	0892      	lsrs	r2, r2, #2
 800897a:	3206      	adds	r2, #6
 800897c:	0092      	lsls	r2, r2, #2
 800897e:	4908      	ldr	r1, [pc, #32]	; (80089a0 <i2c_ev_err_enable+0xf4>)
 8008980:	468c      	mov	ip, r1
 8008982:	4462      	add	r2, ip
 8008984:	6850      	ldr	r0, [r2, #4]
 8008986:	2103      	movs	r1, #3
 8008988:	4031      	ands	r1, r6
 800898a:	00c9      	lsls	r1, r1, #3
 800898c:	26ff      	movs	r6, #255	; 0xff
 800898e:	408e      	lsls	r6, r1
 8008990:	43b0      	bics	r0, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008992:	019b      	lsls	r3, r3, #6
 8008994:	408b      	lsls	r3, r1
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008996:	4303      	orrs	r3, r0
 8008998:	6053      	str	r3, [r2, #4]
 800899a:	e7bd      	b.n	8008918 <i2c_ev_err_enable+0x6c>
 800899c:	e000e100 	.word	0xe000e100
 80089a0:	e000ed00 	.word	0xe000ed00

080089a4 <i2c_ev_err_disable>:

void i2c_ev_err_disable(i2c_t *obj)
{
 80089a4:	b510      	push	{r4, lr}
 80089a6:	0003      	movs	r3, r0
    struct i2c_s *obj_s = I2C_S(obj);
    IRQn_Type irq_event_n = obj_s->event_i2cIRQ;
 80089a8:	225c      	movs	r2, #92	; 0x5c
 80089aa:	5680      	ldrsb	r0, [r0, r2]
    IRQn_Type irq_error_n = obj_s->error_i2cIRQ;
 80089ac:	3201      	adds	r2, #1
 80089ae:	569c      	ldrsb	r4, [r3, r2]

    HAL_NVIC_DisableIRQ(irq_event_n);
 80089b0:	f7fd fe88 	bl	80066c4 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(irq_error_n);
 80089b4:	0020      	movs	r0, r4
 80089b6:	f7fd fe85 	bl	80066c4 <HAL_NVIC_DisableIRQ>
}
 80089ba:	bd10      	pop	{r4, pc}

080089bc <i2c_get_irq_handler>:

uint32_t i2c_get_irq_handler(i2c_t *obj)
{
    struct i2c_s *obj_s = I2C_S(obj);
    I2C_HandleTypeDef *handle = &(obj_s->handle);
 80089bc:	1d02      	adds	r2, r0, #4
    uint32_t handler = 0;

    switch (obj_s->index) {
 80089be:	2350      	movs	r3, #80	; 0x50
 80089c0:	5cc3      	ldrb	r3, [r0, r3]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d003      	beq.n	80089ce <i2c_get_irq_handler+0x12>
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d006      	beq.n	80089d8 <i2c_get_irq_handler+0x1c>
    uint32_t handler = 0;
 80089ca:	2000      	movs	r0, #0
 80089cc:	e000      	b.n	80089d0 <i2c_get_irq_handler+0x14>
#if defined(I2C1_BASE)
        case 0:
            handler = (uint32_t)&i2c1_irq;
 80089ce:	4803      	ldr	r0, [pc, #12]	; (80089dc <i2c_get_irq_handler+0x20>)
            handler = (uint32_t)&i2c5_irq;
            break;
#endif
    }

    i2c_handles[obj_s->index] = handle;
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	4903      	ldr	r1, [pc, #12]	; (80089e0 <i2c_get_irq_handler+0x24>)
 80089d4:	505a      	str	r2, [r3, r1]
    return handler;
}
 80089d6:	4770      	bx	lr
            handler = (uint32_t)&i2c2_irq;
 80089d8:	4802      	ldr	r0, [pc, #8]	; (80089e4 <i2c_get_irq_handler+0x28>)
            break;
 80089da:	e7f9      	b.n	80089d0 <i2c_get_irq_handler+0x14>
 80089dc:	08008895 	.word	0x08008895
 80089e0:	20000de0 	.word	0x20000de0
 80089e4:	0800887d 	.word	0x0800887d

080089e8 <i2c_hw_reset>:

void i2c_hw_reset(i2c_t *obj)
{
 80089e8:	b570      	push	{r4, r5, r6, lr}
 80089ea:	0005      	movs	r5, r0
    int timeout;
    struct i2c_s *obj_s = I2C_S(obj);
    I2C_HandleTypeDef *handle = &(obj_s->handle);

    handle->Instance = (I2C_TypeDef *)(obj_s->i2c);
 80089ec:	6806      	ldr	r6, [r0, #0]
 80089ee:	0034      	movs	r4, r6
 80089f0:	6046      	str	r6, [r0, #4]

    // wait before reset
    timeout = BYTE_TIMEOUT;
 80089f2:	6d41      	ldr	r1, [r0, #84]	; 0x54
 80089f4:	4b15      	ldr	r3, [pc, #84]	; (8008a4c <i2c_hw_reset+0x64>)
 80089f6:	6818      	ldr	r0, [r3, #0]
 80089f8:	f7f7 fbac 	bl	8000154 <__udivsi3>
 80089fc:	0083      	lsls	r3, r0, #2
 80089fe:	1818      	adds	r0, r3, r0
 8008a00:	0083      	lsls	r3, r0, #2
    while ((__HAL_I2C_GET_FLAG(handle, I2C_FLAG_BUSY)) && (--timeout != 0));
 8008a02:	69a2      	ldr	r2, [r4, #24]
 8008a04:	0412      	lsls	r2, r2, #16
 8008a06:	d502      	bpl.n	8008a0e <i2c_hw_reset+0x26>
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d1f9      	bne.n	8008a02 <i2c_hw_reset+0x1a>
#if defined I2C1_BASE
    if (obj_s->i2c == I2C_1) {
 8008a0e:	4b10      	ldr	r3, [pc, #64]	; (8008a50 <i2c_hw_reset+0x68>)
 8008a10:	429e      	cmp	r6, r3
 8008a12:	d004      	beq.n	8008a1e <i2c_hw_reset+0x36>
        __HAL_RCC_I2C1_FORCE_RESET();
        __HAL_RCC_I2C1_RELEASE_RESET();
    }
#endif
#if defined I2C2_BASE
    if (obj_s->i2c == I2C_2) {
 8008a14:	682a      	ldr	r2, [r5, #0]
 8008a16:	4b0f      	ldr	r3, [pc, #60]	; (8008a54 <i2c_hw_reset+0x6c>)
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d00b      	beq.n	8008a34 <i2c_hw_reset+0x4c>
    if (obj_s->i2c == FMPI2C_1) {
        __HAL_RCC_FMPI2C1_FORCE_RESET();
        __HAL_RCC_FMPI2C1_RELEASE_RESET();
    }
#endif
}
 8008a1c:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_RCC_I2C1_FORCE_RESET();
 8008a1e:	4b0e      	ldr	r3, [pc, #56]	; (8008a58 <i2c_hw_reset+0x70>)
 8008a20:	6919      	ldr	r1, [r3, #16]
 8008a22:	2280      	movs	r2, #128	; 0x80
 8008a24:	0392      	lsls	r2, r2, #14
 8008a26:	430a      	orrs	r2, r1
 8008a28:	611a      	str	r2, [r3, #16]
        __HAL_RCC_I2C1_RELEASE_RESET();
 8008a2a:	691a      	ldr	r2, [r3, #16]
 8008a2c:	490b      	ldr	r1, [pc, #44]	; (8008a5c <i2c_hw_reset+0x74>)
 8008a2e:	400a      	ands	r2, r1
 8008a30:	611a      	str	r2, [r3, #16]
 8008a32:	e7ef      	b.n	8008a14 <i2c_hw_reset+0x2c>
        __HAL_RCC_I2C2_FORCE_RESET();
 8008a34:	4b08      	ldr	r3, [pc, #32]	; (8008a58 <i2c_hw_reset+0x70>)
 8008a36:	6919      	ldr	r1, [r3, #16]
 8008a38:	2280      	movs	r2, #128	; 0x80
 8008a3a:	03d2      	lsls	r2, r2, #15
 8008a3c:	430a      	orrs	r2, r1
 8008a3e:	611a      	str	r2, [r3, #16]
        __HAL_RCC_I2C2_RELEASE_RESET();
 8008a40:	691a      	ldr	r2, [r3, #16]
 8008a42:	4907      	ldr	r1, [pc, #28]	; (8008a60 <i2c_hw_reset+0x78>)
 8008a44:	400a      	ands	r2, r1
 8008a46:	611a      	str	r2, [r3, #16]
}
 8008a48:	e7e8      	b.n	8008a1c <i2c_hw_reset+0x34>
 8008a4a:	46c0      	nop			; (mov r8, r8)
 8008a4c:	200001d4 	.word	0x200001d4
 8008a50:	40005400 	.word	0x40005400
 8008a54:	40005800 	.word	0x40005800
 8008a58:	40021000 	.word	0x40021000
 8008a5c:	ffdfffff 	.word	0xffdfffff
 8008a60:	ffbfffff 	.word	0xffbfffff

08008a64 <i2c_sw_reset>:
     *  This is ensured by writing the following software sequence:
     *  - Write PE=0
     *  - Check PE=0
     *  - Write PE=1.
     */
    handle->Instance->CR1 &=  ~I2C_CR1_PE;
 8008a64:	6842      	ldr	r2, [r0, #4]
 8008a66:	6813      	ldr	r3, [r2, #0]
 8008a68:	2101      	movs	r1, #1
 8008a6a:	438b      	bics	r3, r1
 8008a6c:	6013      	str	r3, [r2, #0]
    while (handle->Instance->CR1 & I2C_CR1_PE);
 8008a6e:	6843      	ldr	r3, [r0, #4]
 8008a70:	681a      	ldr	r2, [r3, #0]
 8008a72:	07d2      	lsls	r2, r2, #31
 8008a74:	d4fb      	bmi.n	8008a6e <i2c_sw_reset+0xa>
    handle->Instance->CR1 |=  I2C_CR1_PE;
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	2101      	movs	r1, #1
 8008a7a:	430a      	orrs	r2, r1
 8008a7c:	601a      	str	r2, [r3, #0]
}
 8008a7e:	4770      	bx	lr

08008a80 <i2c_frequency>:
    obj_s->pending_start = 0;
#endif
}

void i2c_frequency(i2c_t *obj, int hz)
{
 8008a80:	b570      	push	{r4, r5, r6, lr}
 8008a82:	0004      	movs	r4, r0
 8008a84:	000e      	movs	r6, r1
    int timeout;
    struct i2c_s *obj_s = I2C_S(obj);
    I2C_HandleTypeDef *handle = &(obj_s->handle);
 8008a86:	1d05      	adds	r5, r0, #4

    // wait before init
    timeout = BYTE_TIMEOUT;
 8008a88:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8008a8a:	4b27      	ldr	r3, [pc, #156]	; (8008b28 <i2c_frequency+0xa8>)
 8008a8c:	6818      	ldr	r0, [r3, #0]
 8008a8e:	f7f7 fb61 	bl	8000154 <__udivsi3>
 8008a92:	0083      	lsls	r3, r0, #2
 8008a94:	1818      	adds	r0, r3, r0
 8008a96:	0083      	lsls	r3, r0, #2
    while ((__HAL_I2C_GET_FLAG(handle, I2C_FLAG_BUSY)) && (--timeout != 0));
 8008a98:	6862      	ldr	r2, [r4, #4]
 8008a9a:	6992      	ldr	r2, [r2, #24]
 8008a9c:	0412      	lsls	r2, r2, #16
 8008a9e:	d502      	bpl.n	8008aa6 <i2c_frequency+0x26>
 8008aa0:	3b01      	subs	r3, #1
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1f8      	bne.n	8008a98 <i2c_frequency+0x18>
/*  Provide the suitable timing depending on requested frequencie */
static inline uint32_t get_i2c_timing(int hz)
{
    uint32_t tim = 0;

    switch (hz) {
 8008aa6:	4b21      	ldr	r3, [pc, #132]	; (8008b2c <i2c_frequency+0xac>)
 8008aa8:	429e      	cmp	r6, r3
 8008aaa:	d01f      	beq.n	8008aec <i2c_frequency+0x6c>
 8008aac:	4b20      	ldr	r3, [pc, #128]	; (8008b30 <i2c_frequency+0xb0>)
 8008aae:	429e      	cmp	r6, r3
 8008ab0:	d01e      	beq.n	8008af0 <i2c_frequency+0x70>
 8008ab2:	4b20      	ldr	r3, [pc, #128]	; (8008b34 <i2c_frequency+0xb4>)
 8008ab4:	429e      	cmp	r6, r3
 8008ab6:	d01d      	beq.n	8008af4 <i2c_frequency+0x74>
    uint32_t tim = 0;
 8008ab8:	2300      	movs	r3, #0
    handle->Init.DutyCycle       = I2C_DUTYCYCLE_2;
#endif
#ifdef I2C_IP_VERSION_V2
    /*  Only predefined timing for below frequencies are supported */
    MBED_ASSERT((hz == 100000) || (hz == 400000) || (hz == 1000000));
    handle->Init.Timing = get_i2c_timing(hz);
 8008aba:	60a3      	str	r3, [r4, #8]

    // Enable the Fast Mode Plus capability
    if (hz == 1000000) {
 8008abc:	4b1c      	ldr	r3, [pc, #112]	; (8008b30 <i2c_frequency+0xb0>)
 8008abe:	429e      	cmp	r6, r3
 8008ac0:	d01a      	beq.n	8008af8 <i2c_frequency+0x78>
    }
#endif //I2C_IP_VERSION_V2

    /*##-1- Configure the I2C clock source. The clock is derived from the SYSCLK #*/
#if defined(I2C1_BASE) && defined (__HAL_RCC_I2C1_CONFIG)
    if (obj_s->i2c == I2C_1) {
 8008ac2:	4b1d      	ldr	r3, [pc, #116]	; (8008b38 <i2c_frequency+0xb8>)
 8008ac4:	6822      	ldr	r2, [r4, #0]
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d027      	beq.n	8008b1a <i2c_frequency+0x9a>
    }
#endif

#ifdef I2C_ANALOGFILTER_ENABLE
    /* Enable the Analog I2C Filter */
    HAL_I2CEx_ConfigAnalogFilter(handle, I2C_ANALOGFILTER_ENABLE);
 8008aca:	2100      	movs	r1, #0
 8008acc:	0028      	movs	r0, r5
 8008ace:	f7fe fcc5 	bl	800745c <HAL_I2CEx_ConfigAnalogFilter>
#endif

    // I2C configuration
    handle->Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	6123      	str	r3, [r4, #16]
    handle->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	6163      	str	r3, [r4, #20]
    handle->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008ada:	6223      	str	r3, [r4, #32]
    handle->Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8008adc:	6263      	str	r3, [r4, #36]	; 0x24
    handle->Init.OwnAddress1     = 0;
 8008ade:	60e3      	str	r3, [r4, #12]
    handle->Init.OwnAddress2     = 0;
 8008ae0:	61a3      	str	r3, [r4, #24]
    HAL_I2C_Init(handle);
 8008ae2:	0028      	movs	r0, r5
 8008ae4:	f7fd febc 	bl	8006860 <HAL_I2C_Init>

    /*  store frequency for timeout computation */
    obj_s->hz = hz;
 8008ae8:	6566      	str	r6, [r4, #84]	; 0x54
}
 8008aea:	bd70      	pop	{r4, r5, r6, pc}
        case 100000:
            tim = 0x10805E89; // Standard mode with Rise Time = 400ns and Fall Time = 100ns
            break;
        case 400000:
            tim = 0x00901850; // Fast mode with Rise Time = 250ns and Fall Time = 100ns
 8008aec:	4b13      	ldr	r3, [pc, #76]	; (8008b3c <i2c_frequency+0xbc>)
 8008aee:	e7e4      	b.n	8008aba <i2c_frequency+0x3a>
            break;
        case 1000000:
            tim = 0x00700818; // Fast mode Plus with Rise Time = 60ns and Fall Time = 100ns
 8008af0:	4b13      	ldr	r3, [pc, #76]	; (8008b40 <i2c_frequency+0xc0>)
 8008af2:	e7e2      	b.n	8008aba <i2c_frequency+0x3a>
            tim = 0x10805E89; // Standard mode with Rise Time = 400ns and Fall Time = 100ns
 8008af4:	4b13      	ldr	r3, [pc, #76]	; (8008b44 <i2c_frequency+0xc4>)
 8008af6:	e7e0      	b.n	8008aba <i2c_frequency+0x3a>
        if (obj_s->i2c == I2C_1) {
 8008af8:	4b0f      	ldr	r3, [pc, #60]	; (8008b38 <i2c_frequency+0xb8>)
 8008afa:	6822      	ldr	r2, [r4, #0]
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d007      	beq.n	8008b10 <i2c_frequency+0x90>
        if (obj_s->i2c == I2C_2) {
 8008b00:	4b11      	ldr	r3, [pc, #68]	; (8008b48 <i2c_frequency+0xc8>)
 8008b02:	6822      	ldr	r2, [r4, #0]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d1dc      	bne.n	8008ac2 <i2c_frequency+0x42>
            HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C2);
 8008b08:	4810      	ldr	r0, [pc, #64]	; (8008b4c <i2c_frequency+0xcc>)
 8008b0a:	f7fe fcd3 	bl	80074b4 <HAL_I2CEx_EnableFastModePlus>
 8008b0e:	e7d8      	b.n	8008ac2 <i2c_frequency+0x42>
            HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8008b10:	2080      	movs	r0, #128	; 0x80
 8008b12:	0340      	lsls	r0, r0, #13
 8008b14:	f7fe fcce 	bl	80074b4 <HAL_I2CEx_EnableFastModePlus>
 8008b18:	e7f2      	b.n	8008b00 <i2c_frequency+0x80>
        __HAL_RCC_I2C1_CONFIG(I2CAPI_I2C1_CLKSRC);
 8008b1a:	4a0d      	ldr	r2, [pc, #52]	; (8008b50 <i2c_frequency+0xd0>)
 8008b1c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8008b1e:	2110      	movs	r1, #16
 8008b20:	430b      	orrs	r3, r1
 8008b22:	6313      	str	r3, [r2, #48]	; 0x30
 8008b24:	e7d1      	b.n	8008aca <i2c_frequency+0x4a>
 8008b26:	46c0      	nop			; (mov r8, r8)
 8008b28:	200001d4 	.word	0x200001d4
 8008b2c:	00061a80 	.word	0x00061a80
 8008b30:	000f4240 	.word	0x000f4240
 8008b34:	000186a0 	.word	0x000186a0
 8008b38:	40005400 	.word	0x40005400
 8008b3c:	00901850 	.word	0x00901850
 8008b40:	00700818 	.word	0x00700818
 8008b44:	10805e89 	.word	0x10805e89
 8008b48:	40005800 	.word	0x40005800
 8008b4c:	aaaa0200 	.word	0xaaaa0200
 8008b50:	40021000 	.word	0x40021000

08008b54 <i2c_init>:
{
 8008b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b56:	b083      	sub	sp, #12
 8008b58:	0004      	movs	r4, r0
 8008b5a:	000e      	movs	r6, r1
 8008b5c:	0015      	movs	r5, r2
    I2CName i2c_sda = (I2CName)pinmap_peripheral(sda, PinMap_I2C_SDA);
 8008b5e:	4935      	ldr	r1, [pc, #212]	; (8008c34 <i2c_init+0xe0>)
 8008b60:	0030      	movs	r0, r6
 8008b62:	f7fb ff09 	bl	8004978 <pinmap_peripheral>
 8008b66:	0007      	movs	r7, r0
    I2CName i2c_scl = (I2CName)pinmap_peripheral(scl, PinMap_I2C_SCL);
 8008b68:	4933      	ldr	r1, [pc, #204]	; (8008c38 <i2c_init+0xe4>)
 8008b6a:	0028      	movs	r0, r5
 8008b6c:	f7fb ff04 	bl	8004978 <pinmap_peripheral>
 8008b70:	0001      	movs	r1, r0
    obj_s->sda = sda;
 8008b72:	2358      	movs	r3, #88	; 0x58
 8008b74:	52e6      	strh	r6, [r4, r3]
    obj_s->scl = scl;
 8008b76:	3302      	adds	r3, #2
 8008b78:	52e5      	strh	r5, [r4, r3]
    obj_s->i2c = (I2CName)pinmap_merge(i2c_sda, i2c_scl);
 8008b7a:	0038      	movs	r0, r7
 8008b7c:	f7fb fed6 	bl	800492c <pinmap_merge>
 8008b80:	6020      	str	r0, [r4, #0]
    if (obj_s->i2c == I2C_1) {
 8008b82:	4b2e      	ldr	r3, [pc, #184]	; (8008c3c <i2c_init+0xe8>)
 8008b84:	4298      	cmp	r0, r3
 8008b86:	d02e      	beq.n	8008be6 <i2c_init+0x92>
    if (obj_s->i2c == I2C_2) {
 8008b88:	4b2d      	ldr	r3, [pc, #180]	; (8008c40 <i2c_init+0xec>)
 8008b8a:	6822      	ldr	r2, [r4, #0]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d03d      	beq.n	8008c0c <i2c_init+0xb8>
    pinmap_pinout(sda, PinMap_I2C_SDA);
 8008b90:	4928      	ldr	r1, [pc, #160]	; (8008c34 <i2c_init+0xe0>)
 8008b92:	0030      	movs	r0, r6
 8008b94:	f7fb fea8 	bl	80048e8 <pinmap_pinout>
    pinmap_pinout(scl, PinMap_I2C_SCL);
 8008b98:	4927      	ldr	r1, [pc, #156]	; (8008c38 <i2c_init+0xe4>)
 8008b9a:	0028      	movs	r0, r5
 8008b9c:	f7fb fea4 	bl	80048e8 <pinmap_pinout>
    pin_mode(sda, OpenDrainNoPull);
 8008ba0:	2104      	movs	r1, #4
 8008ba2:	0030      	movs	r0, r6
 8008ba4:	f000 fab6 	bl	8009114 <pin_mode>
    pin_mode(scl, OpenDrainNoPull);
 8008ba8:	2104      	movs	r1, #4
 8008baa:	0028      	movs	r0, r5
 8008bac:	f000 fab2 	bl	8009114 <pin_mode>
    if (!obj_s->hz) {
 8008bb0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d101      	bne.n	8008bba <i2c_init+0x66>
        obj_s->hz = 100000;    // 100 kHz per default
 8008bb6:	4b23      	ldr	r3, [pc, #140]	; (8008c44 <i2c_init+0xf0>)
 8008bb8:	6563      	str	r3, [r4, #84]	; 0x54
    i2c_hw_reset(obj);
 8008bba:	0020      	movs	r0, r4
 8008bbc:	f7ff ff14 	bl	80089e8 <i2c_hw_reset>
    i2c_frequency(obj, obj_s->hz);
 8008bc0:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8008bc2:	0020      	movs	r0, r4
 8008bc4:	f7ff ff5c 	bl	8008a80 <i2c_frequency>
    obj_s->slave = 0;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	226c      	movs	r2, #108	; 0x6c
 8008bcc:	54a3      	strb	r3, [r4, r2]
    obj_s->pending_slave_tx_master_rx = 0;
 8008bce:	3201      	adds	r2, #1
 8008bd0:	54a3      	strb	r3, [r4, r2]
    obj_s->pending_slave_rx_maxter_tx = 0;
 8008bd2:	3201      	adds	r2, #1
 8008bd4:	54a3      	strb	r3, [r4, r2]
    obj_s->event = 0;
 8008bd6:	3a0a      	subs	r2, #10
 8008bd8:	54a3      	strb	r3, [r4, r2]
    obj_s->XferOperation = I2C_FIRST_AND_LAST_FRAME;
 8008bda:	2280      	movs	r2, #128	; 0x80
 8008bdc:	0492      	lsls	r2, r2, #18
 8008bde:	6622      	str	r2, [r4, #96]	; 0x60
    obj_s->pending_start = 0;
 8008be0:	66a3      	str	r3, [r4, #104]	; 0x68
}
 8008be2:	b003      	add	sp, #12
 8008be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        obj_s->index = 0;
 8008be6:	2200      	movs	r2, #0
 8008be8:	2350      	movs	r3, #80	; 0x50
 8008bea:	54e2      	strb	r2, [r4, r3]
        __HAL_RCC_I2C1_CLK_ENABLE();
 8008bec:	4a16      	ldr	r2, [pc, #88]	; (8008c48 <i2c_init+0xf4>)
 8008bee:	69d1      	ldr	r1, [r2, #28]
 8008bf0:	2080      	movs	r0, #128	; 0x80
 8008bf2:	0380      	lsls	r0, r0, #14
 8008bf4:	4301      	orrs	r1, r0
 8008bf6:	61d1      	str	r1, [r2, #28]
 8008bf8:	69d3      	ldr	r3, [r2, #28]
 8008bfa:	4003      	ands	r3, r0
 8008bfc:	9300      	str	r3, [sp, #0]
 8008bfe:	9b00      	ldr	r3, [sp, #0]
        obj_s->event_i2cIRQ = I2C1_EV_IRQn;
 8008c00:	2317      	movs	r3, #23
 8008c02:	225c      	movs	r2, #92	; 0x5c
 8008c04:	54a3      	strb	r3, [r4, r2]
        obj_s->error_i2cIRQ = I2C1_ER_IRQn;
 8008c06:	3201      	adds	r2, #1
 8008c08:	54a3      	strb	r3, [r4, r2]
 8008c0a:	e7bd      	b.n	8008b88 <i2c_init+0x34>
        obj_s->index = 1;
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	2350      	movs	r3, #80	; 0x50
 8008c10:	54e2      	strb	r2, [r4, r3]
        __HAL_RCC_I2C2_CLK_ENABLE();
 8008c12:	4a0d      	ldr	r2, [pc, #52]	; (8008c48 <i2c_init+0xf4>)
 8008c14:	69d1      	ldr	r1, [r2, #28]
 8008c16:	2080      	movs	r0, #128	; 0x80
 8008c18:	03c0      	lsls	r0, r0, #15
 8008c1a:	4301      	orrs	r1, r0
 8008c1c:	61d1      	str	r1, [r2, #28]
 8008c1e:	69d3      	ldr	r3, [r2, #28]
 8008c20:	4003      	ands	r3, r0
 8008c22:	9301      	str	r3, [sp, #4]
 8008c24:	9b01      	ldr	r3, [sp, #4]
        obj_s->event_i2cIRQ = I2C2_EV_IRQn;
 8008c26:	2318      	movs	r3, #24
 8008c28:	225c      	movs	r2, #92	; 0x5c
 8008c2a:	54a3      	strb	r3, [r4, r2]
        obj_s->error_i2cIRQ = I2C2_ER_IRQn;
 8008c2c:	3201      	adds	r2, #1
 8008c2e:	54a3      	strb	r3, [r4, r2]
 8008c30:	e7ae      	b.n	8008b90 <i2c_init+0x3c>
 8008c32:	46c0      	nop			; (mov r8, r8)
 8008c34:	0800fa14 	.word	0x0800fa14
 8008c38:	0800f9d8 	.word	0x0800f9d8
 8008c3c:	40005400 	.word	0x40005400
 8008c40:	40005800 	.word	0x40005800
 8008c44:	000186a0 	.word	0x000186a0
 8008c48:	40021000 	.word	0x40021000

08008c4c <get_i2c_obj>:
    /* Highly inspired from magical linux kernel's "container_of" */
    /* (which was not directly used since not compatible with IAR toolchain) */
    struct i2c_s *obj_s;
    i2c_t *obj;

    obj_s = (struct i2c_s *)((char *)hi2c - offsetof(struct i2c_s, handle));
 8008c4c:	3804      	subs	r0, #4
    obj = (i2c_t *)((char *)obj_s - offsetof(i2c_t, i2c));

    return (obj);
}
 8008c4e:	4770      	bx	lr

08008c50 <i2c_start>:

int i2c_start(i2c_t *obj)
{
    struct i2c_s *obj_s = I2C_S(obj);
    /*  This I2C IP doesn't  */
    obj_s->pending_start = 1;
 8008c50:	2301      	movs	r3, #1
 8008c52:	6683      	str	r3, [r0, #104]	; 0x68
    return 0;
}
 8008c54:	2000      	movs	r0, #0
 8008c56:	4770      	bx	lr

08008c58 <i2c_stop>:

int i2c_stop(i2c_t *obj)
{
 8008c58:	b510      	push	{r4, lr}
 8008c5a:	0004      	movs	r4, r0
    struct i2c_s *obj_s = I2C_S(obj);
    I2C_HandleTypeDef *handle = &(obj_s->handle);
    int timeout = FLAG_TIMEOUT;
#if DEVICE_I2CSLAVE
    if (obj_s->slave) {
 8008c5c:	236c      	movs	r3, #108	; 0x6c
 8008c5e:	5cc3      	ldrb	r3, [r0, r3]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d115      	bne.n	8008c90 <i2c_stop+0x38>
        i2c_init(obj, obj_s->sda, obj_s->scl);
        return 0;
    }
#endif
    // Disable reload mode
    handle->Instance->CR2 &= (uint32_t)~I2C_CR2_RELOAD;
 8008c64:	6842      	ldr	r2, [r0, #4]
 8008c66:	6853      	ldr	r3, [r2, #4]
 8008c68:	491c      	ldr	r1, [pc, #112]	; (8008cdc <i2c_stop+0x84>)
 8008c6a:	400b      	ands	r3, r1
 8008c6c:	6053      	str	r3, [r2, #4]
    // Generate the STOP condition
    handle->Instance->CR2 |= I2C_CR2_STOP;
 8008c6e:	6842      	ldr	r2, [r0, #4]
 8008c70:	6851      	ldr	r1, [r2, #4]
 8008c72:	2380      	movs	r3, #128	; 0x80
 8008c74:	01db      	lsls	r3, r3, #7
 8008c76:	430b      	orrs	r3, r1
 8008c78:	6053      	str	r3, [r2, #4]

    timeout = FLAG_TIMEOUT;
 8008c7a:	2380      	movs	r3, #128	; 0x80
 8008c7c:	015b      	lsls	r3, r3, #5
    while (!__HAL_I2C_GET_FLAG(handle, I2C_FLAG_STOPF)) {
 8008c7e:	6862      	ldr	r2, [r4, #4]
 8008c80:	6991      	ldr	r1, [r2, #24]
 8008c82:	0689      	lsls	r1, r1, #26
 8008c84:	d40c      	bmi.n	8008ca0 <i2c_stop+0x48>
        if ((timeout--) == 0) {
 8008c86:	1e5a      	subs	r2, r3, #1
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d021      	beq.n	8008cd0 <i2c_stop+0x78>
 8008c8c:	0013      	movs	r3, r2
 8008c8e:	e7f6      	b.n	8008c7e <i2c_stop+0x26>
        i2c_init(obj, obj_s->sda, obj_s->scl);
 8008c90:	235a      	movs	r3, #90	; 0x5a
 8008c92:	5ec2      	ldrsh	r2, [r0, r3]
 8008c94:	2358      	movs	r3, #88	; 0x58
 8008c96:	5ec1      	ldrsh	r1, [r0, r3]
 8008c98:	f7ff ff5c 	bl	8008b54 <i2c_init>
        return 0;
 8008c9c:	2000      	movs	r0, #0
 8008c9e:	e016      	b.n	8008cce <i2c_stop+0x76>
            return I2C_ERROR_BUS_BUSY;
        }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(handle, I2C_FLAG_STOPF);
 8008ca0:	2320      	movs	r3, #32
 8008ca2:	61d3      	str	r3, [r2, #28]

    /* Erase slave address, this wiil be used as a marker
     * to know when we need to prepare next start */
    handle->Instance->CR2 &=  ~I2C_CR2_SADD;
 8008ca4:	6862      	ldr	r2, [r4, #4]
 8008ca6:	6853      	ldr	r3, [r2, #4]
 8008ca8:	0a9b      	lsrs	r3, r3, #10
 8008caa:	029b      	lsls	r3, r3, #10
 8008cac:	6053      	str	r3, [r2, #4]

    /*
     * V2 IP is meant for automatic STOP, not user STOP
     * SW reset the IP state machine before next transaction
     */
    i2c_sw_reset(obj);
 8008cae:	0020      	movs	r0, r4
 8008cb0:	f7ff fed8 	bl	8008a64 <i2c_sw_reset>

    /*  In case of mixed usage of the APIs (unitary + SYNC)
     *  re-init HAL state */
    if (obj_s->XferOperation != I2C_FIRST_AND_LAST_FRAME) {
 8008cb4:	2380      	movs	r3, #128	; 0x80
 8008cb6:	049b      	lsls	r3, r3, #18
 8008cb8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d00b      	beq.n	8008cd6 <i2c_stop+0x7e>
        i2c_init(obj, obj_s->sda, obj_s->scl);
 8008cbe:	235a      	movs	r3, #90	; 0x5a
 8008cc0:	5ee2      	ldrsh	r2, [r4, r3]
 8008cc2:	2358      	movs	r3, #88	; 0x58
 8008cc4:	5ee1      	ldrsh	r1, [r4, r3]
 8008cc6:	0020      	movs	r0, r4
 8008cc8:	f7ff ff44 	bl	8008b54 <i2c_init>
    }

    return 0;
 8008ccc:	2000      	movs	r0, #0
}
 8008cce:	bd10      	pop	{r4, pc}
            return I2C_ERROR_BUS_BUSY;
 8008cd0:	2002      	movs	r0, #2
 8008cd2:	4240      	negs	r0, r0
 8008cd4:	e7fb      	b.n	8008cce <i2c_stop+0x76>
    return 0;
 8008cd6:	2000      	movs	r0, #0
 8008cd8:	e7f9      	b.n	8008cce <i2c_stop+0x76>
 8008cda:	46c0      	nop			; (mov r8, r8)
 8008cdc:	feffffff 	.word	0xfeffffff

08008ce0 <i2c_write>:

    return count;
}

int i2c_write(i2c_t *obj, int address, const char *data, int length, int stop)
{
 8008ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	0006      	movs	r6, r0
 8008ce6:	9103      	str	r1, [sp, #12]
 8008ce8:	0017      	movs	r7, r2
 8008cea:	001d      	movs	r5, r3
    struct i2c_s *obj_s = I2C_S(obj);
    I2C_HandleTypeDef *handle = &(obj_s->handle);
 8008cec:	1d04      	adds	r4, r0, #4
    uint32_t timeout = 0;

    // Trick to remove compiler warning "left and right operands are identical" in some cases
    uint32_t op1 = I2C_FIRST_AND_LAST_FRAME;
    uint32_t op2 = I2C_LAST_FRAME;
    if ((obj_s->XferOperation == op1) || (obj_s->XferOperation == op2)) {
 8008cee:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8008cf0:	2280      	movs	r2, #128	; 0x80
 8008cf2:	0492      	lsls	r2, r2, #18
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d025      	beq.n	8008d44 <i2c_write+0x64>
        if (stop) {
            obj_s->XferOperation = I2C_FIRST_AND_LAST_FRAME;
        } else {
            obj_s->XferOperation = I2C_FIRST_FRAME;
        }
    } else if ((obj_s->XferOperation == I2C_FIRST_FRAME) ||
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d02b      	beq.n	8008d54 <i2c_write+0x74>
 8008cfc:	2280      	movs	r2, #128	; 0x80
 8008cfe:	0452      	lsls	r2, r2, #17
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d027      	beq.n	8008d54 <i2c_write+0x74>
        } else {
            obj_s->XferOperation = I2C_NEXT_FRAME;
        }
    }

    obj_s->event = 0;
 8008d04:	2200      	movs	r2, #0
 8008d06:	2364      	movs	r3, #100	; 0x64
 8008d08:	54f2      	strb	r2, [r6, r3]

    i2c_ev_err_enable(obj, i2c_get_irq_handler(obj));
 8008d0a:	0030      	movs	r0, r6
 8008d0c:	f7ff fe56 	bl	80089bc <i2c_get_irq_handler>
 8008d10:	0001      	movs	r1, r0
 8008d12:	0030      	movs	r0, r6
 8008d14:	f7ff fdca 	bl	80088ac <i2c_ev_err_enable>

    ret = HAL_I2C_Master_Sequential_Transmit_IT(handle, address, (uint8_t *) data, length, obj_s->XferOperation);
 8008d18:	b2ab      	uxth	r3, r5
 8008d1a:	466a      	mov	r2, sp
 8008d1c:	8991      	ldrh	r1, [r2, #12]
 8008d1e:	6e32      	ldr	r2, [r6, #96]	; 0x60
 8008d20:	9200      	str	r2, [sp, #0]
 8008d22:	003a      	movs	r2, r7
 8008d24:	0020      	movs	r0, r4
 8008d26:	f7fd fe01 	bl	800692c <HAL_I2C_Master_Sequential_Transmit_IT>

    if (ret == HAL_OK) {
 8008d2a:	2800      	cmp	r0, #0
 8008d2c:	d13e      	bne.n	8008dac <i2c_write+0xcc>
        timeout = BYTE_TIMEOUT_US * (length + 1);
 8008d2e:	6d71      	ldr	r1, [r6, #84]	; 0x54
 8008d30:	4b20      	ldr	r3, [pc, #128]	; (8008db4 <i2c_write+0xd4>)
 8008d32:	6818      	ldr	r0, [r3, #0]
 8008d34:	f7f7 fa0e 	bl	8000154 <__udivsi3>
 8008d38:	1c6b      	adds	r3, r5, #1
 8008d3a:	4358      	muls	r0, r3
 8008d3c:	0103      	lsls	r3, r0, #4
 8008d3e:	1a18      	subs	r0, r3, r0
 8008d40:	0044      	lsls	r4, r0, #1
        /*  transfer started : wait completion or timeout */
        while (!(obj_s->event & I2C_EVENT_ALL) && (--timeout != 0)) {
 8008d42:	e015      	b.n	8008d70 <i2c_write+0x90>
        if (stop) {
 8008d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d001      	beq.n	8008d4e <i2c_write+0x6e>
            obj_s->XferOperation = I2C_FIRST_AND_LAST_FRAME;
 8008d4a:	6632      	str	r2, [r6, #96]	; 0x60
 8008d4c:	e7da      	b.n	8008d04 <i2c_write+0x24>
            obj_s->XferOperation = I2C_FIRST_FRAME;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	6603      	str	r3, [r0, #96]	; 0x60
 8008d52:	e7d7      	b.n	8008d04 <i2c_write+0x24>
        if (stop) {
 8008d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d003      	beq.n	8008d62 <i2c_write+0x82>
            obj_s->XferOperation = I2C_LAST_FRAME;
 8008d5a:	2380      	movs	r3, #128	; 0x80
 8008d5c:	049b      	lsls	r3, r3, #18
 8008d5e:	6633      	str	r3, [r6, #96]	; 0x60
 8008d60:	e7d0      	b.n	8008d04 <i2c_write+0x24>
            obj_s->XferOperation = I2C_NEXT_FRAME;
 8008d62:	2380      	movs	r3, #128	; 0x80
 8008d64:	045b      	lsls	r3, r3, #17
 8008d66:	6633      	str	r3, [r6, #96]	; 0x60
 8008d68:	e7cc      	b.n	8008d04 <i2c_write+0x24>
            wait_us(1);
 8008d6a:	2001      	movs	r0, #1
 8008d6c:	f7fc fff7 	bl	8005d5e <wait_us>
        while (!(obj_s->event & I2C_EVENT_ALL) && (--timeout != 0)) {
 8008d70:	2364      	movs	r3, #100	; 0x64
 8008d72:	5cf2      	ldrb	r2, [r6, r3]
 8008d74:	3b46      	subs	r3, #70	; 0x46
 8008d76:	421a      	tst	r2, r3
 8008d78:	d102      	bne.n	8008d80 <i2c_write+0xa0>
 8008d7a:	3c01      	subs	r4, #1
 8008d7c:	2c00      	cmp	r4, #0
 8008d7e:	d1f4      	bne.n	8008d6a <i2c_write+0x8a>
        }

        i2c_ev_err_disable(obj);
 8008d80:	0030      	movs	r0, r6
 8008d82:	f7ff fe0f 	bl	80089a4 <i2c_ev_err_disable>

        if ((timeout == 0) || (obj_s->event != I2C_EVENT_TRANSFER_COMPLETE)) {
 8008d86:	2c00      	cmp	r4, #0
 8008d88:	d006      	beq.n	8008d98 <i2c_write+0xb8>
 8008d8a:	2364      	movs	r3, #100	; 0x64
 8008d8c:	5cf3      	ldrb	r3, [r6, r3]
 8008d8e:	2b08      	cmp	r3, #8
 8008d90:	d102      	bne.n	8008d98 <i2c_write+0xb8>
    } else {
        DEBUG_PRINTF("ERROR in i2c_read\r\n");
    }

    return count;
}
 8008d92:	0028      	movs	r0, r5
 8008d94:	b005      	add	sp, #20
 8008d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
            i2c_init(obj, obj_s->sda, obj_s->scl);
 8008d98:	235a      	movs	r3, #90	; 0x5a
 8008d9a:	5ef2      	ldrsh	r2, [r6, r3]
 8008d9c:	2358      	movs	r3, #88	; 0x58
 8008d9e:	5ef1      	ldrsh	r1, [r6, r3]
 8008da0:	0030      	movs	r0, r6
 8008da2:	f7ff fed7 	bl	8008b54 <i2c_init>
    int count = I2C_ERROR_BUS_BUSY, ret = 0;
 8008da6:	2502      	movs	r5, #2
 8008da8:	426d      	negs	r5, r5
            i2c_init(obj, obj_s->sda, obj_s->scl);
 8008daa:	e7f2      	b.n	8008d92 <i2c_write+0xb2>
    int count = I2C_ERROR_BUS_BUSY, ret = 0;
 8008dac:	2502      	movs	r5, #2
 8008dae:	426d      	negs	r5, r5
 8008db0:	e7ef      	b.n	8008d92 <i2c_write+0xb2>
 8008db2:	46c0      	nop			; (mov r8, r8)
 8008db4:	200001d4 	.word	0x200001d4

08008db8 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008db8:	b510      	push	{r4, lr}
 8008dba:	b082      	sub	sp, #8
 8008dbc:	0004      	movs	r4, r0
    /* Get object ptr based on handler ptr */
    i2c_t *obj = get_i2c_obj(hi2c);
 8008dbe:	f7ff ff45 	bl	8008c4c <get_i2c_obj>
    struct i2c_s *obj_s = I2C_S(obj);

#if DEVICE_I2C_ASYNCH
    /* Handle potential Tx/Rx use case */
    if ((obj->tx_buff.length) && (obj->rx_buff.length)) {
 8008dc2:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d01a      	beq.n	8008dfe <HAL_I2C_MasterTxCpltCallback+0x46>
 8008dc8:	238c      	movs	r3, #140	; 0x8c
 8008dca:	58c3      	ldr	r3, [r0, r3]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d016      	beq.n	8008dfe <HAL_I2C_MasterTxCpltCallback+0x46>
        if (obj_s->stop) {
 8008dd0:	2274      	movs	r2, #116	; 0x74
 8008dd2:	5c82      	ldrb	r2, [r0, r2]
 8008dd4:	2a00      	cmp	r2, #0
 8008dd6:	d00e      	beq.n	8008df6 <HAL_I2C_MasterTxCpltCallback+0x3e>
            obj_s->XferOperation = I2C_LAST_FRAME;
 8008dd8:	2280      	movs	r2, #128	; 0x80
 8008dda:	0492      	lsls	r2, r2, #18
 8008ddc:	6602      	str	r2, [r0, #96]	; 0x60
        } else {
            obj_s->XferOperation = I2C_NEXT_FRAME;
        }

        HAL_I2C_Master_Sequential_Receive_IT(hi2c, obj_s->address, (uint8_t *)obj->rx_buff.buffer, obj->rx_buff.length, obj_s->XferOperation);
 8008dde:	2288      	movs	r2, #136	; 0x88
 8008de0:	5882      	ldr	r2, [r0, r2]
 8008de2:	b29b      	uxth	r3, r3
 8008de4:	2170      	movs	r1, #112	; 0x70
 8008de6:	1841      	adds	r1, r0, r1
 8008de8:	8809      	ldrh	r1, [r1, #0]
 8008dea:	6e00      	ldr	r0, [r0, #96]	; 0x60
 8008dec:	9000      	str	r0, [sp, #0]
 8008dee:	0020      	movs	r0, r4
 8008df0:	f7fd fde0 	bl	80069b4 <HAL_I2C_Master_Sequential_Receive_IT>
 8008df4:	e006      	b.n	8008e04 <HAL_I2C_MasterTxCpltCallback+0x4c>
            obj_s->XferOperation = I2C_NEXT_FRAME;
 8008df6:	2280      	movs	r2, #128	; 0x80
 8008df8:	0452      	lsls	r2, r2, #17
 8008dfa:	6602      	str	r2, [r0, #96]	; 0x60
 8008dfc:	e7ef      	b.n	8008dde <HAL_I2C_MasterTxCpltCallback+0x26>
    } else
#endif
    {
        /* Set event flag */
        obj_s->event = I2C_EVENT_TRANSFER_COMPLETE;
 8008dfe:	2208      	movs	r2, #8
 8008e00:	2364      	movs	r3, #100	; 0x64
 8008e02:	54c2      	strb	r2, [r0, r3]
    }
}
 8008e04:	b002      	add	sp, #8
 8008e06:	bd10      	pop	{r4, pc}

08008e08 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008e08:	b510      	push	{r4, lr}
    /* Get object ptr based on handler ptr */
    i2c_t *obj = get_i2c_obj(hi2c);
 8008e0a:	f7ff ff1f 	bl	8008c4c <get_i2c_obj>
    struct i2c_s *obj_s = I2C_S(obj);

    /* Set event flag */
    obj_s->event = I2C_EVENT_TRANSFER_COMPLETE;
 8008e0e:	2208      	movs	r2, #8
 8008e10:	2364      	movs	r3, #100	; 0x64
 8008e12:	54c2      	strb	r2, [r0, r3]
}
 8008e14:	bd10      	pop	{r4, pc}

08008e16 <i2c_slave_address>:
}

#if DEVICE_I2CSLAVE
/* SLAVE API FUNCTIONS */
void i2c_slave_address(i2c_t *obj, int idx, uint32_t address, uint32_t mask)
{
 8008e16:	b570      	push	{r4, r5, r6, lr}
 8008e18:	0004      	movs	r4, r0
    struct i2c_s *obj_s = I2C_S(obj);
    I2C_HandleTypeDef *handle = &(obj_s->handle);
 8008e1a:	1d05      	adds	r5, r0, #4

    // I2C configuration
    handle->Init.OwnAddress1     = address;
 8008e1c:	60c2      	str	r2, [r0, #12]
    HAL_I2C_Init(handle);
 8008e1e:	0028      	movs	r0, r5
 8008e20:	f7fd fd1e 	bl	8006860 <HAL_I2C_Init>

    i2c_ev_err_enable(obj, i2c_get_irq_handler(obj));
 8008e24:	0020      	movs	r0, r4
 8008e26:	f7ff fdc9 	bl	80089bc <i2c_get_irq_handler>
 8008e2a:	0001      	movs	r1, r0
 8008e2c:	0020      	movs	r0, r4
 8008e2e:	f7ff fd3d 	bl	80088ac <i2c_ev_err_enable>

    HAL_I2C_EnableListen_IT(handle);
 8008e32:	0028      	movs	r0, r5
 8008e34:	f7fd fe54 	bl	8006ae0 <HAL_I2C_EnableListen_IT>
}
 8008e38:	bd70      	pop	{r4, r5, r6, pc}

08008e3a <HAL_I2C_ErrorCallback>:
{
 8008e3a:	b570      	push	{r4, r5, r6, lr}
    i2c_t *obj = get_i2c_obj(hi2c);
 8008e3c:	f7ff ff06 	bl	8008c4c <get_i2c_obj>
 8008e40:	0004      	movs	r4, r0
    if (obj_s->slave) {
 8008e42:	236c      	movs	r3, #108	; 0x6c
 8008e44:	5cc3      	ldrb	r3, [r0, r3]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d00d      	beq.n	8008e66 <HAL_I2C_ErrorCallback+0x2c>
        address = handle->Init.OwnAddress1;
 8008e4a:	68c5      	ldr	r5, [r0, #12]
    i2c_init(obj, obj_s->sda, obj_s->scl);
 8008e4c:	235a      	movs	r3, #90	; 0x5a
 8008e4e:	5ee2      	ldrsh	r2, [r4, r3]
 8008e50:	2358      	movs	r3, #88	; 0x58
 8008e52:	5ee1      	ldrsh	r1, [r4, r3]
 8008e54:	0020      	movs	r0, r4
 8008e56:	f7ff fe7d 	bl	8008b54 <i2c_init>
    if (address != 0) {
 8008e5a:	2d00      	cmp	r5, #0
 8008e5c:	d105      	bne.n	8008e6a <HAL_I2C_ErrorCallback+0x30>
    obj_s->event = I2C_EVENT_ERROR;
 8008e5e:	2202      	movs	r2, #2
 8008e60:	2364      	movs	r3, #100	; 0x64
 8008e62:	54e2      	strb	r2, [r4, r3]
}
 8008e64:	bd70      	pop	{r4, r5, r6, pc}
    uint32_t address = 0;
 8008e66:	2500      	movs	r5, #0
 8008e68:	e7f0      	b.n	8008e4c <HAL_I2C_ErrorCallback+0x12>
        obj_s->slave = 1;
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	236c      	movs	r3, #108	; 0x6c
 8008e6e:	54e2      	strb	r2, [r4, r3]
        i2c_slave_address(obj, 0, address, 0);
 8008e70:	2300      	movs	r3, #0
 8008e72:	002a      	movs	r2, r5
 8008e74:	2100      	movs	r1, #0
 8008e76:	0020      	movs	r0, r4
 8008e78:	f7ff ffcd 	bl	8008e16 <i2c_slave_address>
 8008e7c:	e7ef      	b.n	8008e5e <HAL_I2C_ErrorCallback+0x24>

08008e7e <HAL_I2C_AddrCallback>:
#define WriteGeneral   2 // the master is writing to all slave
#define WriteAddressed 3 // the master is writing to this slave (slave = receiver)


void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008e7e:	b510      	push	{r4, lr}
 8008e80:	000c      	movs	r4, r1
    /* Get object ptr based on handler ptr */
    i2c_t *obj = get_i2c_obj(hi2c);
 8008e82:	f7ff fee3 	bl	8008c4c <get_i2c_obj>
    struct i2c_s *obj_s = I2C_S(obj);

    /*  Transfer direction in HAL is from Master point of view */
    if (TransferDirection == I2C_DIRECTION_RECEIVE) {
 8008e86:	2c01      	cmp	r4, #1
 8008e88:	d005      	beq.n	8008e96 <HAL_I2C_AddrCallback+0x18>
        obj_s->pending_slave_tx_master_rx = 1;
    }

    if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 8008e8a:	2c00      	cmp	r4, #0
 8008e8c:	d102      	bne.n	8008e94 <HAL_I2C_AddrCallback+0x16>
        obj_s->pending_slave_rx_maxter_tx = 1;
 8008e8e:	2201      	movs	r2, #1
 8008e90:	236e      	movs	r3, #110	; 0x6e
 8008e92:	54c2      	strb	r2, [r0, r3]
    }
}
 8008e94:	bd10      	pop	{r4, pc}
        obj_s->pending_slave_tx_master_rx = 1;
 8008e96:	2201      	movs	r2, #1
 8008e98:	236d      	movs	r3, #109	; 0x6d
 8008e9a:	54c2      	strb	r2, [r0, r3]
 8008e9c:	e7f5      	b.n	8008e8a <HAL_I2C_AddrCallback+0xc>

08008e9e <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8008e9e:	b510      	push	{r4, lr}
    /* Get object ptr based on handler ptr */
    i2c_t *obj = get_i2c_obj(I2cHandle);
 8008ea0:	f7ff fed4 	bl	8008c4c <get_i2c_obj>
    struct i2c_s *obj_s = I2C_S(obj);
    obj_s->pending_slave_tx_master_rx = 0;
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	236d      	movs	r3, #109	; 0x6d
 8008ea8:	54c2      	strb	r2, [r0, r3]
}
 8008eaa:	bd10      	pop	{r4, pc}

08008eac <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8008eac:	b510      	push	{r4, lr}
    /* Get object ptr based on handler ptr */
    i2c_t *obj = get_i2c_obj(I2cHandle);
 8008eae:	f7ff fecd 	bl	8008c4c <get_i2c_obj>
    struct i2c_s *obj_s = I2C_S(obj);
    obj_s->pending_slave_rx_maxter_tx = 0;
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	236e      	movs	r3, #110	; 0x6e
 8008eb6:	54c2      	strb	r2, [r0, r3]
}
 8008eb8:	bd10      	pop	{r4, pc}

08008eba <HAL_I2C_ListenCpltCallback>:

void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008eba:	b510      	push	{r4, lr}
    /* restart listening for master requests */
    HAL_I2C_EnableListen_IT(hi2c);
 8008ebc:	f7fd fe10 	bl	8006ae0 <HAL_I2C_EnableListen_IT>
}
 8008ec0:	bd10      	pop	{r4, pc}
	...

08008ec4 <i2c_slave_write>:
    }
    return count;
}

int i2c_slave_write(i2c_t *obj, const char *data, int length)
{
 8008ec4:	b570      	push	{r4, r5, r6, lr}
 8008ec6:	0006      	movs	r6, r0
 8008ec8:	0015      	movs	r5, r2
    struct i2c_s *obj_s = I2C_S(obj);
    I2C_HandleTypeDef *handle = &(obj_s->handle);
 8008eca:	3004      	adds	r0, #4
    int count = 0;
    int ret = 0;
    uint32_t timeout = 0;

    /*  Always use I2C_NEXT_FRAME as slave will just adapt to master requests */
    ret = HAL_I2C_Slave_Sequential_Transmit_IT(handle, (uint8_t *) data, length, I2C_NEXT_FRAME);
 8008ecc:	b292      	uxth	r2, r2
 8008ece:	2380      	movs	r3, #128	; 0x80
 8008ed0:	045b      	lsls	r3, r3, #17
 8008ed2:	f7fd fdb3 	bl	8006a3c <HAL_I2C_Slave_Sequential_Transmit_IT>

    if (ret == HAL_OK) {
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	d11a      	bne.n	8008f10 <i2c_slave_write+0x4c>
        timeout = BYTE_TIMEOUT_US * (length + 1);
 8008eda:	6d71      	ldr	r1, [r6, #84]	; 0x54
 8008edc:	4b0d      	ldr	r3, [pc, #52]	; (8008f14 <i2c_slave_write+0x50>)
 8008ede:	6818      	ldr	r0, [r3, #0]
 8008ee0:	f7f7 f938 	bl	8000154 <__udivsi3>
 8008ee4:	1c6b      	adds	r3, r5, #1
 8008ee6:	4358      	muls	r0, r3
 8008ee8:	0103      	lsls	r3, r0, #4
 8008eea:	1a18      	subs	r0, r3, r0
 8008eec:	0044      	lsls	r4, r0, #1
        while (obj_s->pending_slave_tx_master_rx && (--timeout != 0)) {
 8008eee:	e002      	b.n	8008ef6 <i2c_slave_write+0x32>
            wait_us(1);
 8008ef0:	2001      	movs	r0, #1
 8008ef2:	f7fc ff34 	bl	8005d5e <wait_us>
        while (obj_s->pending_slave_tx_master_rx && (--timeout != 0)) {
 8008ef6:	236d      	movs	r3, #109	; 0x6d
 8008ef8:	5cf3      	ldrb	r3, [r6, r3]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d002      	beq.n	8008f04 <i2c_slave_write+0x40>
 8008efe:	3c01      	subs	r4, #1
 8008f00:	2c00      	cmp	r4, #0
 8008f02:	d1f5      	bne.n	8008ef0 <i2c_slave_write+0x2c>
        }

        if (timeout != 0) {
 8008f04:	2c00      	cmp	r4, #0
 8008f06:	d001      	beq.n	8008f0c <i2c_slave_write+0x48>
            count = length;
 8008f08:	0028      	movs	r0, r5
        } else {
            DEBUG_PRINTF("TIMEOUT or error in i2c_slave_write\r\n");
        }
    }

    return count;
 8008f0a:	e002      	b.n	8008f12 <i2c_slave_write+0x4e>
    int count = 0;
 8008f0c:	2000      	movs	r0, #0
 8008f0e:	e000      	b.n	8008f12 <i2c_slave_write+0x4e>
 8008f10:	2000      	movs	r0, #0
}
 8008f12:	bd70      	pop	{r4, r5, r6, pc}
 8008f14:	200001d4 	.word	0x200001d4

08008f18 <i2c_byte_write>:
{
 8008f18:	b510      	push	{r4, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	9101      	str	r1, [sp, #4]
    uint32_t tmpreg = handle->Instance->CR2;
 8008f1e:	6841      	ldr	r1, [r0, #4]
 8008f20:	684b      	ldr	r3, [r1, #4]
    if (obj_s->slave) {
 8008f22:	226c      	movs	r2, #108	; 0x6c
 8008f24:	5c82      	ldrb	r2, [r0, r2]
 8008f26:	2a00      	cmp	r2, #0
 8008f28:	d116      	bne.n	8008f58 <i2c_byte_write+0x40>
    if (obj_s->pending_start) {
 8008f2a:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8008f2c:	2a00      	cmp	r2, #0
 8008f2e:	d01e      	beq.n	8008f6e <i2c_byte_write+0x56>
        obj_s->pending_start = 0;
 8008f30:	2200      	movs	r2, #0
 8008f32:	6682      	str	r2, [r0, #104]	; 0x68
        tmpreg |= (uint32_t)((uint32_t)data & I2C_CR2_SADD);
 8008f34:	9801      	ldr	r0, [sp, #4]
 8008f36:	0582      	lsls	r2, r0, #22
 8008f38:	0d92      	lsrs	r2, r2, #22
 8008f3a:	4313      	orrs	r3, r2
        if (data & 0x01) {
 8008f3c:	07c2      	lsls	r2, r0, #31
 8008f3e:	d510      	bpl.n	8008f62 <i2c_byte_write+0x4a>
            tmpreg |= I2C_CR2_START | I2C_CR2_RD_WRN;
 8008f40:	2290      	movs	r2, #144	; 0x90
 8008f42:	0192      	lsls	r2, r2, #6
 8008f44:	4313      	orrs	r3, r2
        tmpreg &= ~I2C_CR2_AUTOEND;
 8008f46:	4a1b      	ldr	r2, [pc, #108]	; (8008fb4 <i2c_byte_write+0x9c>)
 8008f48:	4013      	ands	r3, r2
        tmpreg |= (I2C_CR2_NBYTES & (1 << 16));
 8008f4a:	2280      	movs	r2, #128	; 0x80
 8008f4c:	0252      	lsls	r2, r2, #9
 8008f4e:	4313      	orrs	r3, r2
        handle->Instance->CR2 = tmpreg;
 8008f50:	604b      	str	r3, [r1, #4]
    return 1;
 8008f52:	2001      	movs	r0, #1
}
 8008f54:	b002      	add	sp, #8
 8008f56:	bd10      	pop	{r4, pc}
        return i2c_slave_write(obj, (char *) &data, 1);
 8008f58:	2201      	movs	r2, #1
 8008f5a:	a901      	add	r1, sp, #4
 8008f5c:	f7ff ffb2 	bl	8008ec4 <i2c_slave_write>
 8008f60:	e7f8      	b.n	8008f54 <i2c_byte_write+0x3c>
 8008f62:	4a15      	ldr	r2, [pc, #84]	; (8008fb8 <i2c_byte_write+0xa0>)
 8008f64:	4013      	ands	r3, r2
            tmpreg &= ~I2C_CR2_RD_WRN;
 8008f66:	2280      	movs	r2, #128	; 0x80
 8008f68:	0192      	lsls	r2, r2, #6
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	e7eb      	b.n	8008f46 <i2c_byte_write+0x2e>
        tmpreg = handle->Instance->CR2;
 8008f6e:	684c      	ldr	r4, [r1, #4]
        if ((tmpreg & I2C_CR2_RELOAD) != 0) {
 8008f70:	01e3      	lsls	r3, r4, #7
 8008f72:	d40d      	bmi.n	8008f90 <i2c_byte_write+0x78>
        tmpreg |= (I2C_CR2_NBYTES & (1 << 16));
 8008f74:	4b11      	ldr	r3, [pc, #68]	; (8008fbc <i2c_byte_write+0xa4>)
 8008f76:	4323      	orrs	r3, r4
        handle->Instance->CR2 = tmpreg;
 8008f78:	604b      	str	r3, [r1, #4]
        timeout = FLAG_TIMEOUT;
 8008f7a:	2380      	movs	r3, #128	; 0x80
 8008f7c:	015b      	lsls	r3, r3, #5
        while (!__HAL_I2C_GET_FLAG(handle, I2C_FLAG_TXE)) {
 8008f7e:	6842      	ldr	r2, [r0, #4]
 8008f80:	6991      	ldr	r1, [r2, #24]
 8008f82:	07c9      	lsls	r1, r1, #31
 8008f84:	d40e      	bmi.n	8008fa4 <i2c_byte_write+0x8c>
            if ((timeout--) == 0) {
 8008f86:	1e5a      	subs	r2, r3, #1
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d011      	beq.n	8008fb0 <i2c_byte_write+0x98>
 8008f8c:	0013      	movs	r3, r2
 8008f8e:	e7f6      	b.n	8008f7e <i2c_byte_write+0x66>
 8008f90:	2380      	movs	r3, #128	; 0x80
 8008f92:	015b      	lsls	r3, r3, #5
            while (!__HAL_I2C_GET_FLAG(handle, I2C_FLAG_TCR)) {
 8008f94:	698a      	ldr	r2, [r1, #24]
 8008f96:	0612      	lsls	r2, r2, #24
 8008f98:	d4ec      	bmi.n	8008f74 <i2c_byte_write+0x5c>
                if ((timeout--) == 0) {
 8008f9a:	1e5a      	subs	r2, r3, #1
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d005      	beq.n	8008fac <i2c_byte_write+0x94>
 8008fa0:	0013      	movs	r3, r2
 8008fa2:	e7f7      	b.n	8008f94 <i2c_byte_write+0x7c>
        handle->Instance->TXDR = data;
 8008fa4:	9b01      	ldr	r3, [sp, #4]
 8008fa6:	6293      	str	r3, [r2, #40]	; 0x28
    return 1;
 8008fa8:	2001      	movs	r0, #1
 8008faa:	e7d3      	b.n	8008f54 <i2c_byte_write+0x3c>
                    return 2;
 8008fac:	2002      	movs	r0, #2
 8008fae:	e7d1      	b.n	8008f54 <i2c_byte_write+0x3c>
                return 2;
 8008fb0:	2002      	movs	r0, #2
 8008fb2:	e7cf      	b.n	8008f54 <i2c_byte_write+0x3c>
 8008fb4:	fcffffff 	.word	0xfcffffff
 8008fb8:	fffffbff 	.word	0xfffffbff
 8008fbc:	01010000 	.word	0x01010000

08008fc0 <HAL_I2C_AbortCpltCallback>:
#endif // DEVICE_I2CSLAVE

#if DEVICE_I2C_ASYNCH
/* ASYNCH MASTER API FUNCTIONS */
void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008fc0:	b510      	push	{r4, lr}
    /* Get object ptr based on handler ptr */
    i2c_t *obj = get_i2c_obj(hi2c);
 8008fc2:	f7ff fe43 	bl	8008c4c <get_i2c_obj>
 8008fc6:	0004      	movs	r4, r0
    struct i2c_s *obj_s = I2C_S(obj);
    I2C_HandleTypeDef *handle = &(obj_s->handle);

    /* Disable IT. Not always done before calling macro */
    __HAL_I2C_DISABLE_IT(handle, I2C_IT_ALL);
 8008fc8:	6842      	ldr	r2, [r0, #4]
 8008fca:	6813      	ldr	r3, [r2, #0]
 8008fcc:	21fe      	movs	r1, #254	; 0xfe
 8008fce:	438b      	bics	r3, r1
 8008fd0:	6013      	str	r3, [r2, #0]
    i2c_ev_err_disable(obj);
 8008fd2:	f7ff fce7 	bl	80089a4 <i2c_ev_err_disable>

    /* Set event flag */
    obj_s->event = I2C_EVENT_ERROR;
 8008fd6:	2202      	movs	r2, #2
 8008fd8:	2364      	movs	r3, #100	; 0x64
 8008fda:	54e2      	strb	r2, [r4, r3]
}
 8008fdc:	bd10      	pop	{r4, pc}
	...

08008fe0 <mbed_sdk_init>:

int mbed_sdk_inited = 0;

// This function is called after RAM initialization and before main.
void mbed_sdk_init()
{
 8008fe0:	b510      	push	{r4, lr}
        SCB_EnableDCache();
    }
#endif /* TARGET_STM32F7 */

    // Update the SystemCoreClock variable.
    SystemCoreClockUpdate();
 8008fe2:	f7ff f9fd 	bl	80083e0 <SystemCoreClockUpdate>
    HAL_Init();
 8008fe6:	f7fd f8ad 	bl	8006144 <HAL_Init>

    /* Configure the System clock source, PLL Multiplier and Divider factors,
       AHB/APBx prescalers and Flash settings */
    SetSysClock();
 8008fea:	f7fc ffc9 	bl	8005f80 <SetSysClock>
    SystemCoreClockUpdate();
 8008fee:	f7ff f9f7 	bl	80083e0 <SystemCoreClockUpdate>

    mbed_sdk_inited = 1;
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	4b01      	ldr	r3, [pc, #4]	; (8008ffc <mbed_sdk_init+0x1c>)
 8008ff6:	601a      	str	r2, [r3, #0]
}
 8008ff8:	bd10      	pop	{r4, pc}
 8008ffa:	46c0      	nop			; (mov r8, r8)
 8008ffc:	20000df4 	.word	0x20000df4

08009000 <pin_function>:

/**
 * Configure pin (mode, speed, output type and pull-up/pull-down)
 */
void pin_function(PinName pin, int data)
{
 8009000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009002:	46d6      	mov	lr, sl
 8009004:	464f      	mov	r7, r9
 8009006:	4646      	mov	r6, r8
 8009008:	b5c0      	push	{r6, r7, lr}
 800900a:	0007      	movs	r7, r0
 800900c:	000e      	movs	r6, r1
    MBED_ASSERT(pin != (PinName)NC);

    // Get the pin informations
    uint32_t mode  = STM_PIN_FUNCTION(data);
 800900e:	2507      	movs	r5, #7
 8009010:	400d      	ands	r5, r1
    uint32_t afnum = STM_PIN_AFNUM(data);
 8009012:	120b      	asrs	r3, r1, #8
 8009014:	200f      	movs	r0, #15
 8009016:	4003      	ands	r3, r0
 8009018:	4698      	mov	r8, r3
    uint32_t port = STM_PORT(pin);
 800901a:	093b      	lsrs	r3, r7, #4
 800901c:	4018      	ands	r0, r3
    uint32_t ll_pin  = ll_pin_defines[STM_PIN(pin)];
 800901e:	230f      	movs	r3, #15
 8009020:	403b      	ands	r3, r7
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	4a3a      	ldr	r2, [pc, #232]	; (8009110 <pin_function+0x110>)
 8009026:	589c      	ldr	r4, [r3, r2]
    uint32_t ll_mode = 0;

    // Enable GPIO clock
    GPIO_TypeDef *gpio = Set_GPIO_Clock(port);
 8009028:	f7ff fb54 	bl	80086d4 <Set_GPIO_Clock>
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 800902c:	6883      	ldr	r3, [r0, #8]
 800902e:	4699      	mov	r9, r3
 8009030:	0022      	movs	r2, r4
 8009032:	4362      	muls	r2, r4
 8009034:	0053      	lsls	r3, r2, #1
 8009036:	469a      	mov	sl, r3
 8009038:	4492      	add	sl, r2
 800903a:	4653      	mov	r3, sl
 800903c:	43d9      	mvns	r1, r3
 800903e:	468c      	mov	ip, r1
 8009040:	464b      	mov	r3, r9
 8009042:	400b      	ands	r3, r1
 8009044:	0019      	movs	r1, r3
 8009046:	4653      	mov	r3, sl
 8009048:	430b      	orrs	r3, r1
 800904a:	6083      	str	r3, [r0, #8]
        LL_GPIO_SetPinSpeed(gpio, ll_pin, LL_GPIO_SPEED_FREQ_HIGH);
#if defined (TARGET_STM32F1)
    }
#endif

    switch (mode) {
 800904c:	2d02      	cmp	r5, #2
 800904e:	d005      	beq.n	800905c <pin_function+0x5c>
 8009050:	2d03      	cmp	r5, #3
 8009052:	d027      	beq.n	80090a4 <pin_function+0xa4>
 8009054:	2d01      	cmp	r5, #1
 8009056:	d025      	beq.n	80090a4 <pin_function+0xa4>
    uint32_t ll_mode = 0;
 8009058:	2100      	movs	r1, #0
 800905a:	e024      	b.n	80090a6 <pin_function+0xa6>
 800905c:	230f      	movs	r3, #15
 800905e:	401f      	ands	r7, r3
    }
}

static inline void stm_pin_SetAFPin(GPIO_TypeDef *gpio, PinName pin, uint32_t afnum)
{
    uint32_t ll_pin  = ll_pin_defines[STM_PIN(pin)];
 8009060:	00b9      	lsls	r1, r7, #2
 8009062:	4b2b      	ldr	r3, [pc, #172]	; (8009110 <pin_function+0x110>)
 8009064:	58c9      	ldr	r1, [r1, r3]

    if (STM_PIN(pin) > 7) {
 8009066:	2f07      	cmp	r7, #7
 8009068:	d80d      	bhi.n	8009086 <pin_function+0x86>
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800906a:	6a07      	ldr	r7, [r0, #32]
 800906c:	000b      	movs	r3, r1
 800906e:	434b      	muls	r3, r1
 8009070:	434b      	muls	r3, r1
 8009072:	434b      	muls	r3, r1
 8009074:	0119      	lsls	r1, r3, #4
 8009076:	1ac9      	subs	r1, r1, r3
 8009078:	438f      	bics	r7, r1
 800907a:	4641      	mov	r1, r8
 800907c:	434b      	muls	r3, r1
 800907e:	433b      	orrs	r3, r7
 8009080:	6203      	str	r3, [r0, #32]
            break;
        case STM_PIN_OUTPUT:
            ll_mode = LL_GPIO_MODE_OUTPUT;
            break;
        case STM_PIN_ALTERNATE:
            ll_mode = LL_GPIO_MODE_ALTERNATE;
 8009082:	0029      	movs	r1, r5
 8009084:	e00f      	b.n	80090a6 <pin_function+0xa6>
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8009086:	6a47      	ldr	r7, [r0, #36]	; 0x24
 8009088:	0a0b      	lsrs	r3, r1, #8
 800908a:	0019      	movs	r1, r3
 800908c:	4359      	muls	r1, r3
 800908e:	4359      	muls	r1, r3
 8009090:	434b      	muls	r3, r1
 8009092:	0119      	lsls	r1, r3, #4
 8009094:	1ac9      	subs	r1, r1, r3
 8009096:	438f      	bics	r7, r1
 8009098:	4641      	mov	r1, r8
 800909a:	434b      	muls	r3, r1
 800909c:	433b      	orrs	r3, r7
 800909e:	6243      	str	r3, [r0, #36]	; 0x24
 80090a0:	0029      	movs	r1, r5
 80090a2:	e000      	b.n	80090a6 <pin_function+0xa6>
            ll_mode = LL_GPIO_MODE_OUTPUT;
 80090a4:	0029      	movs	r1, r5
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 80090a6:	6803      	ldr	r3, [r0, #0]
 80090a8:	4667      	mov	r7, ip
 80090aa:	403b      	ands	r3, r7
 80090ac:	434a      	muls	r2, r1
 80090ae:	4313      	orrs	r3, r2
 80090b0:	6003      	str	r3, [r0, #0]
        LL_GPIO_DisablePinAnalogControl(gpio, ll_pin);
    }
#endif

    /*  For now by default use Speed HIGH for output or alt modes */
    if ((mode == STM_PIN_OUTPUT) || (mode == STM_PIN_ALTERNATE)) {
 80090b2:	3d01      	subs	r5, #1
 80090b4:	2d01      	cmp	r5, #1
 80090b6:	d90d      	bls.n	80090d4 <pin_function+0xd4>
        } else {
            LL_GPIO_SetPinOutputType(gpio, ll_pin, LL_GPIO_OUTPUT_PUSHPULL);
        }
    }

    stm_pin_PullConfig(gpio, ll_pin, STM_PIN_PUPD(data));
 80090b8:	1136      	asrs	r6, r6, #4
 80090ba:	2303      	movs	r3, #3
 80090bc:	401e      	ands	r6, r3
    switch (pull_config) {
 80090be:	2e01      	cmp	r6, #1
 80090c0:	d012      	beq.n	80090e8 <pin_function+0xe8>
 80090c2:	2e02      	cmp	r6, #2
 80090c4:	d01c      	beq.n	8009100 <pin_function+0x100>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80090c6:	68c3      	ldr	r3, [r0, #12]
 80090c8:	4364      	muls	r4, r4
 80090ca:	0062      	lsls	r2, r4, #1
 80090cc:	1914      	adds	r4, r2, r4
 80090ce:	43a3      	bics	r3, r4
 80090d0:	60c3      	str	r3, [r0, #12]

    stm_pin_DisconnectDebug(pin);
}
 80090d2:	e010      	b.n	80090f6 <pin_function+0xf6>
        if (STM_PIN_OD(data)) {
 80090d4:	0733      	lsls	r3, r6, #28
 80090d6:	d403      	bmi.n	80090e0 <pin_function+0xe0>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80090d8:	6843      	ldr	r3, [r0, #4]
 80090da:	43a3      	bics	r3, r4
 80090dc:	6043      	str	r3, [r0, #4]
 80090de:	e7eb      	b.n	80090b8 <pin_function+0xb8>
 80090e0:	6843      	ldr	r3, [r0, #4]
 80090e2:	4323      	orrs	r3, r4
 80090e4:	6043      	str	r3, [r0, #4]
 80090e6:	e7e7      	b.n	80090b8 <pin_function+0xb8>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80090e8:	68c3      	ldr	r3, [r0, #12]
 80090ea:	4364      	muls	r4, r4
 80090ec:	0062      	lsls	r2, r4, #1
 80090ee:	1912      	adds	r2, r2, r4
 80090f0:	4393      	bics	r3, r2
 80090f2:	431c      	orrs	r4, r3
 80090f4:	60c4      	str	r4, [r0, #12]
}
 80090f6:	bc1c      	pop	{r2, r3, r4}
 80090f8:	4690      	mov	r8, r2
 80090fa:	4699      	mov	r9, r3
 80090fc:	46a2      	mov	sl, r4
 80090fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009100:	68c3      	ldr	r3, [r0, #12]
 8009102:	4364      	muls	r4, r4
 8009104:	0062      	lsls	r2, r4, #1
 8009106:	1914      	adds	r4, r2, r4
 8009108:	43a3      	bics	r3, r4
 800910a:	4313      	orrs	r3, r2
 800910c:	60c3      	str	r3, [r0, #12]
 800910e:	e7f2      	b.n	80090f6 <pin_function+0xf6>
 8009110:	0800fd80 	.word	0x0800fd80

08009114 <pin_mode>:

/**
 * Configure pin pull-up/pull-down
 */
void pin_mode(PinName pin, PinMode mode)
{
 8009114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009116:	46c6      	mov	lr, r8
 8009118:	b500      	push	{lr}
 800911a:	0003      	movs	r3, r0
 800911c:	000f      	movs	r7, r1
    MBED_ASSERT(pin != (PinName)NC);

    uint32_t port_index = STM_PORT(pin);
 800911e:	0902      	lsrs	r2, r0, #4
 8009120:	200f      	movs	r0, #15
 8009122:	4010      	ands	r0, r2
    uint32_t ll_pin  = ll_pin_defines[STM_PIN(pin)];
 8009124:	220f      	movs	r2, #15
 8009126:	4013      	ands	r3, r2
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	4a1c      	ldr	r2, [pc, #112]	; (800919c <pin_mode+0x88>)
 800912c:	589b      	ldr	r3, [r3, r2]
 800912e:	4698      	mov	r8, r3
    // Enable GPIO clock
    GPIO_TypeDef *gpio = Set_GPIO_Clock(port_index);
 8009130:	f7ff fad0 	bl	80086d4 <Set_GPIO_Clock>
 8009134:	0006      	movs	r6, r0
  return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0)) / (Pin * Pin));
 8009136:	6800      	ldr	r0, [r0, #0]
 8009138:	4644      	mov	r4, r8
 800913a:	4364      	muls	r4, r4
 800913c:	0065      	lsls	r5, r4, #1
 800913e:	192d      	adds	r5, r5, r4
 8009140:	4028      	ands	r0, r5
 8009142:	0021      	movs	r1, r4
 8009144:	f7f7 f806 	bl	8000154 <__udivsi3>
    uint32_t function = LL_GPIO_GetPinMode(gpio, ll_pin);

    if ((function == LL_GPIO_MODE_OUTPUT) || (function == LL_GPIO_MODE_ALTERNATE)) {
 8009148:	3801      	subs	r0, #1
 800914a:	2801      	cmp	r0, #1
 800914c:	d90d      	bls.n	800916a <pin_mode+0x56>
        } else {
            LL_GPIO_SetPinOutputType(gpio, ll_pin, LL_GPIO_OUTPUT_PUSHPULL);
        }
    }

    if ((mode == OpenDrainPullUp) || (mode == PullUp)) {
 800914e:	2f03      	cmp	r7, #3
 8009150:	d019      	beq.n	8009186 <pin_mode+0x72>
 8009152:	2f01      	cmp	r7, #1
 8009154:	d017      	beq.n	8009186 <pin_mode+0x72>
        stm_pin_PullConfig(gpio, ll_pin, GPIO_PULLUP);
    } else if ((mode == OpenDrainPullDown) || (mode == PullDown)) {
 8009156:	2f05      	cmp	r7, #5
 8009158:	d01a      	beq.n	8009190 <pin_mode+0x7c>
 800915a:	2f02      	cmp	r7, #2
 800915c:	d018      	beq.n	8009190 <pin_mode+0x7c>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 800915e:	68f3      	ldr	r3, [r6, #12]
 8009160:	43ab      	bics	r3, r5
 8009162:	60f3      	str	r3, [r6, #12]
        stm_pin_PullConfig(gpio, ll_pin, GPIO_PULLDOWN);
    } else {
        stm_pin_PullConfig(gpio, ll_pin, GPIO_NOPULL);
    }
}
 8009164:	bc04      	pop	{r2}
 8009166:	4690      	mov	r8, r2
 8009168:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((mode == OpenDrainNoPull) || (mode == OpenDrainPullUp) || (mode == OpenDrainPullDown)) {
 800916a:	1efb      	subs	r3, r7, #3
 800916c:	b2db      	uxtb	r3, r3
 800916e:	2b02      	cmp	r3, #2
 8009170:	d804      	bhi.n	800917c <pin_mode+0x68>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009172:	6873      	ldr	r3, [r6, #4]
 8009174:	4642      	mov	r2, r8
 8009176:	431a      	orrs	r2, r3
 8009178:	6072      	str	r2, [r6, #4]
 800917a:	e7e8      	b.n	800914e <pin_mode+0x3a>
 800917c:	6873      	ldr	r3, [r6, #4]
 800917e:	4642      	mov	r2, r8
 8009180:	4393      	bics	r3, r2
 8009182:	6073      	str	r3, [r6, #4]
 8009184:	e7e3      	b.n	800914e <pin_mode+0x3a>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8009186:	68f3      	ldr	r3, [r6, #12]
 8009188:	43ab      	bics	r3, r5
 800918a:	431c      	orrs	r4, r3
 800918c:	60f4      	str	r4, [r6, #12]
 800918e:	e7e9      	b.n	8009164 <pin_mode+0x50>
 8009190:	68f3      	ldr	r3, [r6, #12]
 8009192:	43ab      	bics	r3, r5
 8009194:	0064      	lsls	r4, r4, #1
 8009196:	431c      	orrs	r4, r3
 8009198:	60f4      	str	r4, [r6, #12]
 800919a:	e7e3      	b.n	8009164 <pin_mode+0x50>
 800919c:	0800fd80 	.word	0x0800fd80

080091a0 <pwmout_write>:
    // Configure GPIO
    pin_function(obj->pin, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, 0));
}

void pwmout_write(pwmout_t *obj, float value)
{
 80091a0:	b530      	push	{r4, r5, lr}
 80091a2:	b089      	sub	sp, #36	; 0x24
 80091a4:	0004      	movs	r4, r0
 80091a6:	1c0d      	adds	r5, r1, #0
    TIM_OC_InitTypeDef sConfig;
    int channel = 0;

    TimHandle.Instance = (TIM_TypeDef *)(obj->pwm);
 80091a8:	4b29      	ldr	r3, [pc, #164]	; (8009250 <pwmout_write+0xb0>)
 80091aa:	6802      	ldr	r2, [r0, #0]
 80091ac:	601a      	str	r2, [r3, #0]

    if (value < (float)0.0) {
 80091ae:	2100      	movs	r1, #0
 80091b0:	1c28      	adds	r0, r5, #0
 80091b2:	f7f7 f995 	bl	80004e0 <__aeabi_fcmplt>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	d128      	bne.n	800920c <pwmout_write+0x6c>
        value = 0.0;
    } else if (value > (float)1.0) {
 80091ba:	21fe      	movs	r1, #254	; 0xfe
 80091bc:	0589      	lsls	r1, r1, #22
 80091be:	1c28      	adds	r0, r5, #0
 80091c0:	f7f7 f9a2 	bl	8000508 <__aeabi_fcmpgt>
 80091c4:	2800      	cmp	r0, #0
 80091c6:	d001      	beq.n	80091cc <pwmout_write+0x2c>
        value = 1.0;
 80091c8:	25fe      	movs	r5, #254	; 0xfe
 80091ca:	05ad      	lsls	r5, r5, #22
    }

    obj->pulse = (uint32_t)((float)obj->period * value);
 80091cc:	68e0      	ldr	r0, [r4, #12]
 80091ce:	f7f8 f9bd 	bl	800154c <__aeabi_ui2f>
 80091d2:	1c01      	adds	r1, r0, #0
 80091d4:	1c28      	adds	r0, r5, #0
 80091d6:	f7f7 fe8d 	bl	8000ef4 <__aeabi_fmul>
 80091da:	f7f7 f9f3 	bl	80005c4 <__aeabi_f2uiz>
 80091de:	6120      	str	r0, [r4, #16]

    // Configure channels
    sConfig.OCMode       = TIM_OCMODE_PWM1;
 80091e0:	2360      	movs	r3, #96	; 0x60
 80091e2:	9301      	str	r3, [sp, #4]
    sConfig.Pulse        = obj->pulse / obj->prescaler;
 80091e4:	68a1      	ldr	r1, [r4, #8]
 80091e6:	f7f6 ffb5 	bl	8000154 <__udivsi3>
 80091ea:	9002      	str	r0, [sp, #8]
    sConfig.OCPolarity   = TIM_OCPOLARITY_HIGH;
 80091ec:	2300      	movs	r3, #0
 80091ee:	9303      	str	r3, [sp, #12]
    sConfig.OCFastMode   = TIM_OCFAST_DISABLE;
 80091f0:	9305      	str	r3, [sp, #20]
#if defined(TIM_OCIDLESTATE_RESET)
    sConfig.OCIdleState  = TIM_OCIDLESTATE_RESET;
 80091f2:	9306      	str	r3, [sp, #24]
#endif
#if defined(TIM_OCNIDLESTATE_RESET)
    sConfig.OCNPolarity  = TIM_OCNPOLARITY_HIGH;
 80091f4:	9304      	str	r3, [sp, #16]
    sConfig.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80091f6:	9307      	str	r3, [sp, #28]
#endif

    switch (obj->channel) {
 80091f8:	7d23      	ldrb	r3, [r4, #20]
 80091fa:	2b02      	cmp	r3, #2
 80091fc:	d01d      	beq.n	800923a <pwmout_write+0x9a>
 80091fe:	d907      	bls.n	8009210 <pwmout_write+0x70>
 8009200:	2b03      	cmp	r3, #3
 8009202:	d018      	beq.n	8009236 <pwmout_write+0x96>
 8009204:	2b04      	cmp	r3, #4
 8009206:	d114      	bne.n	8009232 <pwmout_write+0x92>
            break;
        case 3:
            channel = TIM_CHANNEL_3;
            break;
        case 4:
            channel = TIM_CHANNEL_4;
 8009208:	220c      	movs	r2, #12
            break;
 800920a:	e004      	b.n	8009216 <pwmout_write+0x76>
        value = 0.0;
 800920c:	2500      	movs	r5, #0
 800920e:	e7dd      	b.n	80091cc <pwmout_write+0x2c>
    switch (obj->channel) {
 8009210:	2b01      	cmp	r3, #1
 8009212:	d10e      	bne.n	8009232 <pwmout_write+0x92>
            channel = TIM_CHANNEL_1;
 8009214:	2200      	movs	r2, #0
        default:
            return;
    }

    if (HAL_TIM_PWM_ConfigChannel(&TimHandle, &sConfig, channel) != HAL_OK) {
 8009216:	0015      	movs	r5, r2
 8009218:	a901      	add	r1, sp, #4
 800921a:	480d      	ldr	r0, [pc, #52]	; (8009250 <pwmout_write+0xb0>)
 800921c:	f7fe fe3e 	bl	8007e9c <HAL_TIM_PWM_ConfigChannel>
 8009220:	2800      	cmp	r0, #0
 8009222:	d10c      	bne.n	800923e <pwmout_write+0x9e>
        error("Cannot initialize PWM\n");
    }

#if !defined(PWMOUT_INVERTED_NOT_SUPPORTED)
    if (obj->inverted) {
 8009224:	7d63      	ldrb	r3, [r4, #21]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00d      	beq.n	8009246 <pwmout_write+0xa6>
        HAL_TIMEx_PWMN_Start(&TimHandle, channel);
 800922a:	0029      	movs	r1, r5
 800922c:	4808      	ldr	r0, [pc, #32]	; (8009250 <pwmout_write+0xb0>)
 800922e:	f7fe ff26 	bl	800807e <HAL_TIMEx_PWMN_Start>
    } else
#endif
    {
        HAL_TIM_PWM_Start(&TimHandle, channel);
    }
}
 8009232:	b009      	add	sp, #36	; 0x24
 8009234:	bd30      	pop	{r4, r5, pc}
            channel = TIM_CHANNEL_3;
 8009236:	2208      	movs	r2, #8
            break;
 8009238:	e7ed      	b.n	8009216 <pwmout_write+0x76>
            channel = TIM_CHANNEL_2;
 800923a:	2204      	movs	r2, #4
 800923c:	e7eb      	b.n	8009216 <pwmout_write+0x76>
        error("Cannot initialize PWM\n");
 800923e:	4805      	ldr	r0, [pc, #20]	; (8009254 <pwmout_write+0xb4>)
 8009240:	f7fc f92c 	bl	800549c <error>
 8009244:	e7ee      	b.n	8009224 <pwmout_write+0x84>
        HAL_TIM_PWM_Start(&TimHandle, channel);
 8009246:	0029      	movs	r1, r5
 8009248:	4801      	ldr	r0, [pc, #4]	; (8009250 <pwmout_write+0xb0>)
 800924a:	f7fe fedb 	bl	8008004 <HAL_TIM_PWM_Start>
 800924e:	e7f0      	b.n	8009232 <pwmout_write+0x92>
 8009250:	20000df8 	.word	0x20000df8
 8009254:	0800fdd8 	.word	0x0800fdd8

08009258 <pwmout_read>:

float pwmout_read(pwmout_t *obj)
{
 8009258:	b570      	push	{r4, r5, r6, lr}
    float value = 0;
    if (obj->period > 0) {
 800925a:	68c4      	ldr	r4, [r0, #12]
 800925c:	2c00      	cmp	r4, #0
 800925e:	d016      	beq.n	800928e <pwmout_read+0x36>
        value = (float)(obj->pulse) / (float)(obj->period);
 8009260:	6900      	ldr	r0, [r0, #16]
 8009262:	f7f8 f973 	bl	800154c <__aeabi_ui2f>
 8009266:	1c05      	adds	r5, r0, #0
 8009268:	0020      	movs	r0, r4
 800926a:	f7f8 f96f 	bl	800154c <__aeabi_ui2f>
 800926e:	1c01      	adds	r1, r0, #0
 8009270:	1c28      	adds	r0, r5, #0
 8009272:	f7f7 fc4f 	bl	8000b14 <__aeabi_fdiv>
 8009276:	1c04      	adds	r4, r0, #0
    }
    return ((value > (float)1.0) ? (float)(1.0) : (value));
 8009278:	21fe      	movs	r1, #254	; 0xfe
 800927a:	0589      	lsls	r1, r1, #22
 800927c:	1c20      	adds	r0, r4, #0
 800927e:	f7f7 f943 	bl	8000508 <__aeabi_fcmpgt>
 8009282:	2800      	cmp	r0, #0
 8009284:	d001      	beq.n	800928a <pwmout_read+0x32>
 8009286:	24fe      	movs	r4, #254	; 0xfe
 8009288:	05a4      	lsls	r4, r4, #22
}
 800928a:	1c20      	adds	r0, r4, #0
 800928c:	bd70      	pop	{r4, r5, r6, pc}
    float value = 0;
 800928e:	2400      	movs	r4, #0
 8009290:	e7f2      	b.n	8009278 <pwmout_read+0x20>
	...

08009294 <pwmout_period_us>:
{
    pwmout_period_us(obj, ms * 1000);
}

void pwmout_period_us(pwmout_t *obj, int us)
{
 8009294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009296:	46c6      	mov	lr, r8
 8009298:	b500      	push	{lr}
 800929a:	b088      	sub	sp, #32
 800929c:	0007      	movs	r7, r0
 800929e:	4688      	mov	r8, r1
    TimHandle.Instance = (TIM_TypeDef *)(obj->pwm);
 80092a0:	6804      	ldr	r4, [r0, #0]
 80092a2:	4b4d      	ldr	r3, [pc, #308]	; (80093d8 <pwmout_period_us+0x144>)
 80092a4:	601c      	str	r4, [r3, #0]
    RCC_ClkInitTypeDef RCC_ClkInitStruct;
    uint32_t PclkFreq = 0;
 80092a6:	2300      	movs	r3, #0
 80092a8:	9303      	str	r3, [sp, #12]
    uint32_t APBxCLKDivider = RCC_HCLK_DIV1;
    float dc = pwmout_read(obj);
 80092aa:	f7ff ffd5 	bl	8009258 <pwmout_read>
 80092ae:	9001      	str	r0, [sp, #4]
    uint8_t i = 0;

    __HAL_TIM_DISABLE(&TimHandle);
 80092b0:	6a22      	ldr	r2, [r4, #32]
 80092b2:	4b4a      	ldr	r3, [pc, #296]	; (80093dc <pwmout_period_us+0x148>)
 80092b4:	421a      	tst	r2, r3
 80092b6:	d107      	bne.n	80092c8 <pwmout_period_us+0x34>
 80092b8:	6a22      	ldr	r2, [r4, #32]
 80092ba:	4b49      	ldr	r3, [pc, #292]	; (80093e0 <pwmout_period_us+0x14c>)
 80092bc:	421a      	tst	r2, r3
 80092be:	d103      	bne.n	80092c8 <pwmout_period_us+0x34>
 80092c0:	6823      	ldr	r3, [r4, #0]
 80092c2:	2201      	movs	r2, #1
 80092c4:	4393      	bics	r3, r2
 80092c6:	6023      	str	r3, [r4, #0]

    // Get clock configuration
    // Note: PclkFreq contains here the Latency (not used after)
    HAL_RCC_GetClockConfig(&RCC_ClkInitStruct, &PclkFreq);
 80092c8:	a903      	add	r1, sp, #12
 80092ca:	a804      	add	r0, sp, #16
 80092cc:	f7fe fc30 	bl	8007b30 <HAL_RCC_GetClockConfig>
    uint8_t i = 0;
 80092d0:	2300      	movs	r3, #0

    /*  Parse the pwm / apb mapping table to find the right entry */
    while (pwm_apb_map_table[i].pwm != obj->pwm) {
 80092d2:	e001      	b.n	80092d8 <pwmout_period_us+0x44>
        i++;
 80092d4:	3301      	adds	r3, #1
 80092d6:	b2db      	uxtb	r3, r3
    while (pwm_apb_map_table[i].pwm != obj->pwm) {
 80092d8:	001c      	movs	r4, r3
 80092da:	00da      	lsls	r2, r3, #3
 80092dc:	4941      	ldr	r1, [pc, #260]	; (80093e4 <pwmout_period_us+0x150>)
 80092de:	5852      	ldr	r2, [r2, r1]
 80092e0:	6839      	ldr	r1, [r7, #0]
 80092e2:	428a      	cmp	r2, r1
 80092e4:	d1f6      	bne.n	80092d4 <pwmout_period_us+0x40>
    }

    if (pwm_apb_map_table[i].pwm == 0) {
 80092e6:	2a00      	cmp	r2, #0
 80092e8:	d055      	beq.n	8009396 <pwmout_period_us+0x102>
        error("Unknown PWM instance");
    }

    if (pwm_apb_map_table[i].pwmoutApb == PWMOUT_ON_APB1) {
 80092ea:	00e4      	lsls	r4, r4, #3
 80092ec:	4b3d      	ldr	r3, [pc, #244]	; (80093e4 <pwmout_period_us+0x150>)
 80092ee:	191c      	adds	r4, r3, r4
 80092f0:	7923      	ldrb	r3, [r4, #4]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d053      	beq.n	800939e <pwmout_period_us+0x10a>
    uint32_t APBxCLKDivider = RCC_HCLK_DIV1;
 80092f6:	2600      	movs	r6, #0
#endif
    }


    /* By default use, 1us as SW pre-scaler */
    obj->prescaler = 1;
 80092f8:	2301      	movs	r3, #1
 80092fa:	60bb      	str	r3, [r7, #8]
    // TIMxCLK = PCLKx when the APB prescaler = 1 else TIMxCLK = 2 * PCLKx
    if (APBxCLKDivider == RCC_HCLK_DIV1) {
 80092fc:	2e00      	cmp	r6, #0
 80092fe:	d153      	bne.n	80093a8 <pwmout_period_us+0x114>
        TimHandle.Init.Prescaler = (((PclkFreq) / 1000000)) - 1; // 1 us tick
 8009300:	4939      	ldr	r1, [pc, #228]	; (80093e8 <pwmout_period_us+0x154>)
 8009302:	9803      	ldr	r0, [sp, #12]
 8009304:	f7f6 ff26 	bl	8000154 <__udivsi3>
 8009308:	3801      	subs	r0, #1
 800930a:	4b33      	ldr	r3, [pc, #204]	; (80093d8 <pwmout_period_us+0x144>)
 800930c:	6058      	str	r0, [r3, #4]
    } else {
        TimHandle.Init.Prescaler = (((PclkFreq * 2) / 1000000)) - 1; // 1 us tick
    }
    TimHandle.Init.Period = (us - 1);
 800930e:	4643      	mov	r3, r8
 8009310:	1e5d      	subs	r5, r3, #1
 8009312:	4b31      	ldr	r3, [pc, #196]	; (80093d8 <pwmout_period_us+0x144>)
 8009314:	60dd      	str	r5, [r3, #12]

    /*  In case period or pre-scalers are out of range, loop-in to get valid values */
    while ((TimHandle.Init.Period > 0xFFFF) || (TimHandle.Init.Prescaler > 0xFFFF)) {
 8009316:	4b30      	ldr	r3, [pc, #192]	; (80093d8 <pwmout_period_us+0x144>)
 8009318:	68da      	ldr	r2, [r3, #12]
 800931a:	4b34      	ldr	r3, [pc, #208]	; (80093ec <pwmout_period_us+0x158>)
 800931c:	429a      	cmp	r2, r3
 800931e:	d804      	bhi.n	800932a <pwmout_period_us+0x96>
 8009320:	4b2d      	ldr	r3, [pc, #180]	; (80093d8 <pwmout_period_us+0x144>)
 8009322:	685a      	ldr	r2, [r3, #4]
 8009324:	4b31      	ldr	r3, [pc, #196]	; (80093ec <pwmout_period_us+0x158>)
 8009326:	429a      	cmp	r2, r3
 8009328:	d91d      	bls.n	8009366 <pwmout_period_us+0xd2>
        obj->prescaler = obj->prescaler * 2;
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	005c      	lsls	r4, r3, #1
 800932e:	60bc      	str	r4, [r7, #8]
        if (APBxCLKDivider == RCC_HCLK_DIV1) {
 8009330:	2e00      	cmp	r6, #0
 8009332:	d142      	bne.n	80093ba <pwmout_period_us+0x126>
            TimHandle.Init.Prescaler = (((PclkFreq) / 1000000) * obj->prescaler) - 1;
 8009334:	492c      	ldr	r1, [pc, #176]	; (80093e8 <pwmout_period_us+0x154>)
 8009336:	9803      	ldr	r0, [sp, #12]
 8009338:	f7f6 ff0c 	bl	8000154 <__udivsi3>
 800933c:	4360      	muls	r0, r4
 800933e:	3801      	subs	r0, #1
 8009340:	4b25      	ldr	r3, [pc, #148]	; (80093d8 <pwmout_period_us+0x144>)
 8009342:	6058      	str	r0, [r3, #4]
        } else {
            TimHandle.Init.Prescaler = (((PclkFreq * 2) / 1000000) * obj->prescaler) - 1;
        }
        TimHandle.Init.Period = (us - 1) / obj->prescaler;
 8009344:	0021      	movs	r1, r4
 8009346:	0028      	movs	r0, r5
 8009348:	f7f6 ff04 	bl	8000154 <__udivsi3>
 800934c:	4b22      	ldr	r3, [pc, #136]	; (80093d8 <pwmout_period_us+0x144>)
 800934e:	60d8      	str	r0, [r3, #12]
        /*  Period decreases and prescaler increases over loops, so check for
         *  possible out of range cases */
        if ((TimHandle.Init.Period < 0xFFFF) && (TimHandle.Init.Prescaler > 0xFFFF)) {
 8009350:	4b27      	ldr	r3, [pc, #156]	; (80093f0 <pwmout_period_us+0x15c>)
 8009352:	4298      	cmp	r0, r3
 8009354:	d8df      	bhi.n	8009316 <pwmout_period_us+0x82>
 8009356:	4b20      	ldr	r3, [pc, #128]	; (80093d8 <pwmout_period_us+0x144>)
 8009358:	685a      	ldr	r2, [r3, #4]
 800935a:	4b24      	ldr	r3, [pc, #144]	; (80093ec <pwmout_period_us+0x158>)
 800935c:	429a      	cmp	r2, r3
 800935e:	d9da      	bls.n	8009316 <pwmout_period_us+0x82>
            error("Cannot initialize PWM\n");
 8009360:	4824      	ldr	r0, [pc, #144]	; (80093f4 <pwmout_period_us+0x160>)
 8009362:	f7fc f89b 	bl	800549c <error>
            break;
        }
    }

    TimHandle.Init.ClockDivision = 0;
 8009366:	481c      	ldr	r0, [pc, #112]	; (80093d8 <pwmout_period_us+0x144>)
 8009368:	2300      	movs	r3, #0
 800936a:	6103      	str	r3, [r0, #16]
    TimHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 800936c:	6083      	str	r3, [r0, #8]

    if (HAL_TIM_PWM_Init(&TimHandle) != HAL_OK) {
 800936e:	f7fe fd37 	bl	8007de0 <HAL_TIM_PWM_Init>
 8009372:	2800      	cmp	r0, #0
 8009374:	d12b      	bne.n	80093ce <pwmout_period_us+0x13a>
        error("Cannot initialize PWM\n");
    }

    // Save for future use
    obj->period = us;
 8009376:	4643      	mov	r3, r8
 8009378:	60fb      	str	r3, [r7, #12]

    // Set duty cycle again
    pwmout_write(obj, dc);
 800937a:	9901      	ldr	r1, [sp, #4]
 800937c:	0038      	movs	r0, r7
 800937e:	f7ff ff0f 	bl	80091a0 <pwmout_write>

    __HAL_TIM_ENABLE(&TimHandle);
 8009382:	4b15      	ldr	r3, [pc, #84]	; (80093d8 <pwmout_period_us+0x144>)
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	6813      	ldr	r3, [r2, #0]
 8009388:	2101      	movs	r1, #1
 800938a:	430b      	orrs	r3, r1
 800938c:	6013      	str	r3, [r2, #0]
}
 800938e:	b008      	add	sp, #32
 8009390:	bc04      	pop	{r2}
 8009392:	4690      	mov	r8, r2
 8009394:	bdf0      	pop	{r4, r5, r6, r7, pc}
        error("Unknown PWM instance");
 8009396:	4818      	ldr	r0, [pc, #96]	; (80093f8 <pwmout_period_us+0x164>)
 8009398:	f7fc f880 	bl	800549c <error>
 800939c:	e7a5      	b.n	80092ea <pwmout_period_us+0x56>
        PclkFreq = HAL_RCC_GetPCLK1Freq();
 800939e:	f7fe fbb7 	bl	8007b10 <HAL_RCC_GetPCLK1Freq>
 80093a2:	9003      	str	r0, [sp, #12]
        APBxCLKDivider = RCC_ClkInitStruct.APB1CLKDivider;
 80093a4:	9e07      	ldr	r6, [sp, #28]
 80093a6:	e7a7      	b.n	80092f8 <pwmout_period_us+0x64>
        TimHandle.Init.Prescaler = (((PclkFreq * 2) / 1000000)) - 1; // 1 us tick
 80093a8:	9b03      	ldr	r3, [sp, #12]
 80093aa:	0058      	lsls	r0, r3, #1
 80093ac:	490e      	ldr	r1, [pc, #56]	; (80093e8 <pwmout_period_us+0x154>)
 80093ae:	f7f6 fed1 	bl	8000154 <__udivsi3>
 80093b2:	3801      	subs	r0, #1
 80093b4:	4b08      	ldr	r3, [pc, #32]	; (80093d8 <pwmout_period_us+0x144>)
 80093b6:	6058      	str	r0, [r3, #4]
 80093b8:	e7a9      	b.n	800930e <pwmout_period_us+0x7a>
            TimHandle.Init.Prescaler = (((PclkFreq * 2) / 1000000) * obj->prescaler) - 1;
 80093ba:	9b03      	ldr	r3, [sp, #12]
 80093bc:	0058      	lsls	r0, r3, #1
 80093be:	490a      	ldr	r1, [pc, #40]	; (80093e8 <pwmout_period_us+0x154>)
 80093c0:	f7f6 fec8 	bl	8000154 <__udivsi3>
 80093c4:	4360      	muls	r0, r4
 80093c6:	3801      	subs	r0, #1
 80093c8:	4b03      	ldr	r3, [pc, #12]	; (80093d8 <pwmout_period_us+0x144>)
 80093ca:	6058      	str	r0, [r3, #4]
 80093cc:	e7ba      	b.n	8009344 <pwmout_period_us+0xb0>
        error("Cannot initialize PWM\n");
 80093ce:	4809      	ldr	r0, [pc, #36]	; (80093f4 <pwmout_period_us+0x160>)
 80093d0:	f7fc f864 	bl	800549c <error>
 80093d4:	e7cf      	b.n	8009376 <pwmout_period_us+0xe2>
 80093d6:	46c0      	nop			; (mov r8, r8)
 80093d8:	20000df8 	.word	0x20000df8
 80093dc:	00001111 	.word	0x00001111
 80093e0:	00000444 	.word	0x00000444
 80093e4:	0800fd0c 	.word	0x0800fd0c
 80093e8:	000f4240 	.word	0x000f4240
 80093ec:	0000ffff 	.word	0x0000ffff
 80093f0:	0000fffe 	.word	0x0000fffe
 80093f4:	0800fdd8 	.word	0x0800fdd8
 80093f8:	0800fdc0 	.word	0x0800fdc0

080093fc <pwmout_init>:
{
 80093fc:	b570      	push	{r4, r5, r6, lr}
 80093fe:	b086      	sub	sp, #24
 8009400:	0004      	movs	r4, r0
 8009402:	000d      	movs	r5, r1
    obj->pwm = (PWMName)pinmap_peripheral(pin, PinMap_PWM);
 8009404:	4e3d      	ldr	r6, [pc, #244]	; (80094fc <pwmout_init+0x100>)
 8009406:	0031      	movs	r1, r6
 8009408:	0028      	movs	r0, r5
 800940a:	f7fb fab5 	bl	8004978 <pinmap_peripheral>
 800940e:	6020      	str	r0, [r4, #0]
    uint32_t function = pinmap_function(pin, PinMap_PWM);
 8009410:	0031      	movs	r1, r6
 8009412:	0028      	movs	r0, r5
 8009414:	f7fb fad6 	bl	80049c4 <pinmap_function>
    obj->channel = STM_PIN_CHANNEL(function);
 8009418:	0b02      	lsrs	r2, r0, #12
 800941a:	231f      	movs	r3, #31
 800941c:	4013      	ands	r3, r2
 800941e:	7523      	strb	r3, [r4, #20]
    obj->inverted = STM_PIN_INVERTED(function);
 8009420:	0c40      	lsrs	r0, r0, #17
 8009422:	2301      	movs	r3, #1
 8009424:	4018      	ands	r0, r3
 8009426:	7560      	strb	r0, [r4, #21]
    if (obj->pwm == PWM_1) {
 8009428:	4b35      	ldr	r3, [pc, #212]	; (8009500 <pwmout_init+0x104>)
 800942a:	6822      	ldr	r2, [r4, #0]
 800942c:	429a      	cmp	r2, r3
 800942e:	d023      	beq.n	8009478 <pwmout_init+0x7c>
    if (obj->pwm == PWM_3) {
 8009430:	4b34      	ldr	r3, [pc, #208]	; (8009504 <pwmout_init+0x108>)
 8009432:	6822      	ldr	r2, [r4, #0]
 8009434:	429a      	cmp	r2, r3
 8009436:	d02a      	beq.n	800948e <pwmout_init+0x92>
    if (obj->pwm == PWM_14) {
 8009438:	4b33      	ldr	r3, [pc, #204]	; (8009508 <pwmout_init+0x10c>)
 800943a:	6822      	ldr	r2, [r4, #0]
 800943c:	429a      	cmp	r2, r3
 800943e:	d030      	beq.n	80094a2 <pwmout_init+0xa6>
    if (obj->pwm == PWM_15) {
 8009440:	4b32      	ldr	r3, [pc, #200]	; (800950c <pwmout_init+0x110>)
 8009442:	6822      	ldr	r2, [r4, #0]
 8009444:	429a      	cmp	r2, r3
 8009446:	d037      	beq.n	80094b8 <pwmout_init+0xbc>
    if (obj->pwm == PWM_16) {
 8009448:	4b31      	ldr	r3, [pc, #196]	; (8009510 <pwmout_init+0x114>)
 800944a:	6822      	ldr	r2, [r4, #0]
 800944c:	429a      	cmp	r2, r3
 800944e:	d03e      	beq.n	80094ce <pwmout_init+0xd2>
    if (obj->pwm == PWM_17) {
 8009450:	4b30      	ldr	r3, [pc, #192]	; (8009514 <pwmout_init+0x118>)
 8009452:	6822      	ldr	r2, [r4, #0]
 8009454:	429a      	cmp	r2, r3
 8009456:	d045      	beq.n	80094e4 <pwmout_init+0xe8>
    pinmap_pinout(pin, PinMap_PWM);
 8009458:	4928      	ldr	r1, [pc, #160]	; (80094fc <pwmout_init+0x100>)
 800945a:	0028      	movs	r0, r5
 800945c:	f7fb fa44 	bl	80048e8 <pinmap_pinout>
    obj->pin = pin;
 8009460:	80a5      	strh	r5, [r4, #4]
    obj->period = 0;
 8009462:	2300      	movs	r3, #0
 8009464:	60e3      	str	r3, [r4, #12]
    obj->pulse = 0;
 8009466:	6123      	str	r3, [r4, #16]
    obj->prescaler = 1;
 8009468:	3301      	adds	r3, #1
 800946a:	60a3      	str	r3, [r4, #8]
    pwmout_period_us(obj, 20000); // 20 ms per default
 800946c:	492a      	ldr	r1, [pc, #168]	; (8009518 <pwmout_init+0x11c>)
 800946e:	0020      	movs	r0, r4
 8009470:	f7ff ff10 	bl	8009294 <pwmout_period_us>
}
 8009474:	b006      	add	sp, #24
 8009476:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_RCC_TIM1_CLK_ENABLE();
 8009478:	4a28      	ldr	r2, [pc, #160]	; (800951c <pwmout_init+0x120>)
 800947a:	6991      	ldr	r1, [r2, #24]
 800947c:	2080      	movs	r0, #128	; 0x80
 800947e:	0100      	lsls	r0, r0, #4
 8009480:	4301      	orrs	r1, r0
 8009482:	6191      	str	r1, [r2, #24]
 8009484:	6993      	ldr	r3, [r2, #24]
 8009486:	4003      	ands	r3, r0
 8009488:	9300      	str	r3, [sp, #0]
 800948a:	9b00      	ldr	r3, [sp, #0]
 800948c:	e7d0      	b.n	8009430 <pwmout_init+0x34>
        __HAL_RCC_TIM3_CLK_ENABLE();
 800948e:	4a23      	ldr	r2, [pc, #140]	; (800951c <pwmout_init+0x120>)
 8009490:	69d1      	ldr	r1, [r2, #28]
 8009492:	2302      	movs	r3, #2
 8009494:	4319      	orrs	r1, r3
 8009496:	61d1      	str	r1, [r2, #28]
 8009498:	69d2      	ldr	r2, [r2, #28]
 800949a:	4013      	ands	r3, r2
 800949c:	9301      	str	r3, [sp, #4]
 800949e:	9b01      	ldr	r3, [sp, #4]
 80094a0:	e7ca      	b.n	8009438 <pwmout_init+0x3c>
        __HAL_RCC_TIM14_CLK_ENABLE();
 80094a2:	4a1e      	ldr	r2, [pc, #120]	; (800951c <pwmout_init+0x120>)
 80094a4:	69d1      	ldr	r1, [r2, #28]
 80094a6:	2080      	movs	r0, #128	; 0x80
 80094a8:	0040      	lsls	r0, r0, #1
 80094aa:	4301      	orrs	r1, r0
 80094ac:	61d1      	str	r1, [r2, #28]
 80094ae:	69d3      	ldr	r3, [r2, #28]
 80094b0:	4003      	ands	r3, r0
 80094b2:	9302      	str	r3, [sp, #8]
 80094b4:	9b02      	ldr	r3, [sp, #8]
 80094b6:	e7c3      	b.n	8009440 <pwmout_init+0x44>
        __HAL_RCC_TIM15_CLK_ENABLE();
 80094b8:	4a18      	ldr	r2, [pc, #96]	; (800951c <pwmout_init+0x120>)
 80094ba:	6991      	ldr	r1, [r2, #24]
 80094bc:	2080      	movs	r0, #128	; 0x80
 80094be:	0240      	lsls	r0, r0, #9
 80094c0:	4301      	orrs	r1, r0
 80094c2:	6191      	str	r1, [r2, #24]
 80094c4:	6993      	ldr	r3, [r2, #24]
 80094c6:	4003      	ands	r3, r0
 80094c8:	9303      	str	r3, [sp, #12]
 80094ca:	9b03      	ldr	r3, [sp, #12]
 80094cc:	e7bc      	b.n	8009448 <pwmout_init+0x4c>
        __HAL_RCC_TIM16_CLK_ENABLE();
 80094ce:	4a13      	ldr	r2, [pc, #76]	; (800951c <pwmout_init+0x120>)
 80094d0:	6991      	ldr	r1, [r2, #24]
 80094d2:	2080      	movs	r0, #128	; 0x80
 80094d4:	0280      	lsls	r0, r0, #10
 80094d6:	4301      	orrs	r1, r0
 80094d8:	6191      	str	r1, [r2, #24]
 80094da:	6993      	ldr	r3, [r2, #24]
 80094dc:	4003      	ands	r3, r0
 80094de:	9304      	str	r3, [sp, #16]
 80094e0:	9b04      	ldr	r3, [sp, #16]
 80094e2:	e7b5      	b.n	8009450 <pwmout_init+0x54>
        __HAL_RCC_TIM17_CLK_ENABLE();
 80094e4:	4a0d      	ldr	r2, [pc, #52]	; (800951c <pwmout_init+0x120>)
 80094e6:	6991      	ldr	r1, [r2, #24]
 80094e8:	2080      	movs	r0, #128	; 0x80
 80094ea:	02c0      	lsls	r0, r0, #11
 80094ec:	4301      	orrs	r1, r0
 80094ee:	6191      	str	r1, [r2, #24]
 80094f0:	6993      	ldr	r3, [r2, #24]
 80094f2:	4003      	ands	r3, r0
 80094f4:	9305      	str	r3, [sp, #20]
 80094f6:	9b05      	ldr	r3, [sp, #20]
 80094f8:	e7ae      	b.n	8009458 <pwmout_init+0x5c>
 80094fa:	46c0      	nop			; (mov r8, r8)
 80094fc:	0800fa50 	.word	0x0800fa50
 8009500:	40012c00 	.word	0x40012c00
 8009504:	40000400 	.word	0x40000400
 8009508:	40002000 	.word	0x40002000
 800950c:	40014000 	.word	0x40014000
 8009510:	40014400 	.word	0x40014400
 8009514:	40014800 	.word	0x40014800
 8009518:	00004e20 	.word	0x00004e20
 800951c:	40021000 	.word	0x40021000

08009520 <pwmout_period_ms>:
{
 8009520:	b510      	push	{r4, lr}
    pwmout_period_us(obj, ms * 1000);
 8009522:	23fa      	movs	r3, #250	; 0xfa
 8009524:	009b      	lsls	r3, r3, #2
 8009526:	4359      	muls	r1, r3
 8009528:	f7ff feb4 	bl	8009294 <pwmout_period_us>
}
 800952c:	bd10      	pop	{r4, pc}

0800952e <pwmout_pulsewidth_us>:
{
    pwmout_pulsewidth_us(obj, ms * 1000);
}

void pwmout_pulsewidth_us(pwmout_t *obj, int us)
{
 800952e:	b570      	push	{r4, r5, r6, lr}
 8009530:	0004      	movs	r4, r0
    float value = (float)us / (float)obj->period;
 8009532:	0008      	movs	r0, r1
 8009534:	f7f7 ffba 	bl	80014ac <__aeabi_i2f>
 8009538:	1c05      	adds	r5, r0, #0
 800953a:	68e0      	ldr	r0, [r4, #12]
 800953c:	f7f8 f806 	bl	800154c <__aeabi_ui2f>
 8009540:	1c01      	adds	r1, r0, #0
 8009542:	1c28      	adds	r0, r5, #0
 8009544:	f7f7 fae6 	bl	8000b14 <__aeabi_fdiv>
 8009548:	1c01      	adds	r1, r0, #0
    pwmout_write(obj, value);
 800954a:	0020      	movs	r0, r4
 800954c:	f7ff fe28 	bl	80091a0 <pwmout_write>
}
 8009550:	bd70      	pop	{r4, r5, r6, pc}
	...

08009554 <serial_readable>:
 ******************************************************************************/

int serial_readable(serial_t *obj)
{
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 8009554:	6842      	ldr	r2, [r0, #4]
    /*  To avoid a target blocking case, let's check for
     *  possible OVERRUN error and discard it
     */
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE)) {
 8009556:	00d3      	lsls	r3, r2, #3
 8009558:	1a9b      	subs	r3, r3, r2
 800955a:	0119      	lsls	r1, r3, #4
 800955c:	4b08      	ldr	r3, [pc, #32]	; (8009580 <serial_readable+0x2c>)
 800955e:	58cb      	ldr	r3, [r1, r3]
 8009560:	69d9      	ldr	r1, [r3, #28]
 8009562:	0709      	lsls	r1, r1, #28
 8009564:	d501      	bpl.n	800956a <serial_readable+0x16>
        __HAL_UART_CLEAR_OREFLAG(huart);
 8009566:	2108      	movs	r1, #8
 8009568:	6219      	str	r1, [r3, #32]
    }
    // Check if data is received
    return (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE) != RESET) ? 1 : 0;
 800956a:	00d3      	lsls	r3, r2, #3
 800956c:	1a9b      	subs	r3, r3, r2
 800956e:	011a      	lsls	r2, r3, #4
 8009570:	4b03      	ldr	r3, [pc, #12]	; (8009580 <serial_readable+0x2c>)
 8009572:	58d3      	ldr	r3, [r2, r3]
 8009574:	69db      	ldr	r3, [r3, #28]
 8009576:	2020      	movs	r0, #32
 8009578:	4018      	ands	r0, r3
 800957a:	1e43      	subs	r3, r0, #1
 800957c:	4198      	sbcs	r0, r3
}
 800957e:	4770      	bx	lr
 8009580:	20000e70 	.word	0x20000e70

08009584 <serial_writable>:

int serial_writable(serial_t *obj)
{
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 8009584:	6842      	ldr	r2, [r0, #4]

    // Check if data is transmitted
    return (__HAL_UART_GET_FLAG(huart, UART_FLAG_TXE) != RESET) ? 1 : 0;
 8009586:	00d3      	lsls	r3, r2, #3
 8009588:	1a9b      	subs	r3, r3, r2
 800958a:	011a      	lsls	r2, r3, #4
 800958c:	4b03      	ldr	r3, [pc, #12]	; (800959c <serial_writable+0x18>)
 800958e:	58d3      	ldr	r3, [r2, r3]
 8009590:	69db      	ldr	r3, [r3, #28]
 8009592:	2080      	movs	r0, #128	; 0x80
 8009594:	4018      	ands	r0, r3
 8009596:	1e43      	subs	r3, r0, #1
 8009598:	4198      	sbcs	r0, r3
}
 800959a:	4770      	bx	lr
 800959c:	20000e70 	.word	0x20000e70

080095a0 <init_uart>:
/******************************************************************************
 * UTILITY FUNCTIONS
 ******************************************************************************/

HAL_StatusTypeDef init_uart(serial_t *obj)
{
 80095a0:	b570      	push	{r4, r5, r6, lr}
 80095a2:	0003      	movs	r3, r0
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 80095a4:	6841      	ldr	r1, [r0, #4]
 80095a6:	00ca      	lsls	r2, r1, #3
 80095a8:	1a54      	subs	r4, r2, r1
 80095aa:	0120      	lsls	r0, r4, #4
 80095ac:	4c1b      	ldr	r4, [pc, #108]	; (800961c <init_uart+0x7c>)
 80095ae:	1900      	adds	r0, r0, r4
    huart->Instance = (USART_TypeDef *)(obj_s->uart);
 80095b0:	1a52      	subs	r2, r2, r1
 80095b2:	0115      	lsls	r5, r2, #4
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	512a      	str	r2, [r5, r4]

    huart->Init.BaudRate     = obj_s->baudrate;
 80095b8:	689a      	ldr	r2, [r3, #8]
 80095ba:	6042      	str	r2, [r0, #4]
    huart->Init.WordLength   = obj_s->databits;
 80095bc:	68da      	ldr	r2, [r3, #12]
 80095be:	6082      	str	r2, [r0, #8]
    huart->Init.StopBits     = obj_s->stopbits;
 80095c0:	691a      	ldr	r2, [r3, #16]
 80095c2:	60c2      	str	r2, [r0, #12]
    huart->Init.Parity       = obj_s->parity;
 80095c4:	695a      	ldr	r2, [r3, #20]
 80095c6:	6102      	str	r2, [r0, #16]
#if DEVICE_SERIAL_FC
    huart->Init.HwFlowCtl    = obj_s->hw_flow_ctl;
 80095c8:	6a1a      	ldr	r2, [r3, #32]
 80095ca:	6182      	str	r2, [r0, #24]
#else
    huart->Init.HwFlowCtl    = UART_HWCONTROL_NONE;
#endif
    huart->Init.OverSampling = UART_OVERSAMPLING_16;
 80095cc:	2200      	movs	r2, #0
 80095ce:	61c2      	str	r2, [r0, #28]
    huart->TxXferCount       = 0;
 80095d0:	0004      	movs	r4, r0
 80095d2:	3452      	adds	r4, #82	; 0x52
 80095d4:	8022      	strh	r2, [r4, #0]
    huart->TxXferSize        = 0;
 80095d6:	3c02      	subs	r4, #2
 80095d8:	8022      	strh	r2, [r4, #0]
    huart->RxXferCount       = 0;
 80095da:	340a      	adds	r4, #10
 80095dc:	8022      	strh	r2, [r4, #0]
    huart->RxXferSize        = 0;
 80095de:	3c02      	subs	r4, #2
 80095e0:	8022      	strh	r2, [r4, #0]

    if (obj_s->pin_rx == NC) {
 80095e2:	241a      	movs	r4, #26
 80095e4:	5f1a      	ldrsh	r2, [r3, r4]
 80095e6:	3201      	adds	r2, #1
 80095e8:	d00d      	beq.n	8009606 <init_uart+0x66>
        huart->Init.Mode = UART_MODE_TX;
    } else if (obj_s->pin_tx == NC) {
 80095ea:	2218      	movs	r2, #24
 80095ec:	5e9b      	ldrsh	r3, [r3, r2]
 80095ee:	3301      	adds	r3, #1
 80095f0:	d00c      	beq.n	800960c <init_uart+0x6c>
        huart->Init.Mode = UART_MODE_RX;
    } else {
        huart->Init.Mode = UART_MODE_TX_RX;
 80095f2:	00cb      	lsls	r3, r1, #3
 80095f4:	1a59      	subs	r1, r3, r1
 80095f6:	010a      	lsls	r2, r1, #4
 80095f8:	4b08      	ldr	r3, [pc, #32]	; (800961c <init_uart+0x7c>)
 80095fa:	189b      	adds	r3, r3, r2
 80095fc:	220c      	movs	r2, #12
 80095fe:	615a      	str	r2, [r3, #20]
            HAL_UARTEx_DisableStopMode(huart);
        }
    }
#endif

    return HAL_UART_Init(huart);
 8009600:	f7fe feb6 	bl	8008370 <HAL_UART_Init>
}
 8009604:	bd70      	pop	{r4, r5, r6, pc}
        huart->Init.Mode = UART_MODE_TX;
 8009606:	2208      	movs	r2, #8
 8009608:	6142      	str	r2, [r0, #20]
 800960a:	e7f9      	b.n	8009600 <init_uart+0x60>
        huart->Init.Mode = UART_MODE_RX;
 800960c:	00cb      	lsls	r3, r1, #3
 800960e:	1a59      	subs	r1, r3, r1
 8009610:	010a      	lsls	r2, r1, #4
 8009612:	4b02      	ldr	r3, [pc, #8]	; (800961c <init_uart+0x7c>)
 8009614:	189b      	adds	r3, r3, r2
 8009616:	2204      	movs	r2, #4
 8009618:	615a      	str	r2, [r3, #20]
 800961a:	e7f1      	b.n	8009600 <init_uart+0x60>
 800961c:	20000e70 	.word	0x20000e70

08009620 <serial_baud>:
{
 8009620:	b510      	push	{r4, lr}
    obj_s->baudrate = baudrate;
 8009622:	6081      	str	r1, [r0, #8]
    if (init_uart(obj) != HAL_OK) {
 8009624:	f7ff ffbc 	bl	80095a0 <init_uart>
}
 8009628:	bd10      	pop	{r4, pc}
	...

0800962c <get_uart_index>:
int8_t get_uart_index(UARTName uart_name)
{
    uint8_t index = 0;

#if defined(USART1_BASE)
    if (uart_name == UART_1) {
 800962c:	4b0b      	ldr	r3, [pc, #44]	; (800965c <get_uart_index+0x30>)
 800962e:	4298      	cmp	r0, r3
 8009630:	d00a      	beq.n	8009648 <get_uart_index+0x1c>
    }
    index++;
#endif

#if defined(USART2_BASE)
    if (uart_name == UART_2) {
 8009632:	4b0b      	ldr	r3, [pc, #44]	; (8009660 <get_uart_index+0x34>)
 8009634:	4298      	cmp	r0, r3
 8009636:	d009      	beq.n	800964c <get_uart_index+0x20>
    }
    index++;
#endif

#if defined(USART3_BASE)
    if (uart_name == UART_3) {
 8009638:	4b0a      	ldr	r3, [pc, #40]	; (8009664 <get_uart_index+0x38>)
 800963a:	4298      	cmp	r0, r3
 800963c:	d008      	beq.n	8009650 <get_uart_index+0x24>
    }
    index++;
#endif

#if defined(USART4_BASE)
    if (uart_name == UART_4) {
 800963e:	4b0a      	ldr	r3, [pc, #40]	; (8009668 <get_uart_index+0x3c>)
 8009640:	4298      	cmp	r0, r3
 8009642:	d107      	bne.n	8009654 <get_uart_index+0x28>
        return index;
 8009644:	2003      	movs	r0, #3
    }
    index++;
#endif

    return -1;
}
 8009646:	4770      	bx	lr
        return index;
 8009648:	2000      	movs	r0, #0
 800964a:	e7fc      	b.n	8009646 <get_uart_index+0x1a>
        return index;
 800964c:	2001      	movs	r0, #1
 800964e:	e7fa      	b.n	8009646 <get_uart_index+0x1a>
        return index;
 8009650:	2002      	movs	r0, #2
 8009652:	e7f8      	b.n	8009646 <get_uart_index+0x1a>
    return -1;
 8009654:	2001      	movs	r0, #1
 8009656:	4240      	negs	r0, r0
 8009658:	e7f5      	b.n	8009646 <get_uart_index+0x1a>
 800965a:	46c0      	nop			; (mov r8, r8)
 800965c:	40013800 	.word	0x40013800
 8009660:	40004400 	.word	0x40004400
 8009664:	40004800 	.word	0x40004800
 8009668:	40004c00 	.word	0x40004c00

0800966c <serial_init>:
{
 800966c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800966e:	b085      	sub	sp, #20
 8009670:	0004      	movs	r4, r0
 8009672:	000d      	movs	r5, r1
 8009674:	0016      	movs	r6, r2
    UARTName uart_tx = (UARTName)pinmap_peripheral(tx, PinMap_UART_TX);
 8009676:	4948      	ldr	r1, [pc, #288]	; (8009798 <serial_init+0x12c>)
 8009678:	0028      	movs	r0, r5
 800967a:	f7fb f97d 	bl	8004978 <pinmap_peripheral>
 800967e:	0007      	movs	r7, r0
    UARTName uart_rx = (UARTName)pinmap_peripheral(rx, PinMap_UART_RX);
 8009680:	4946      	ldr	r1, [pc, #280]	; (800979c <serial_init+0x130>)
 8009682:	0030      	movs	r0, r6
 8009684:	f7fb f978 	bl	8004978 <pinmap_peripheral>
 8009688:	0001      	movs	r1, r0
    obj_s->uart = (UARTName)pinmap_merge(uart_tx, uart_rx);
 800968a:	0038      	movs	r0, r7
 800968c:	f7fb f94e 	bl	800492c <pinmap_merge>
 8009690:	6020      	str	r0, [r4, #0]
    if ((tx == STDIO_UART_TX) || (rx == STDIO_UART_RX)) {
 8009692:	2d02      	cmp	r5, #2
 8009694:	d00e      	beq.n	80096b4 <serial_init+0x48>
 8009696:	2e03      	cmp	r6, #3
 8009698:	d00e      	beq.n	80096b8 <serial_init+0x4c>
        if (uart_tx == pinmap_peripheral(STDIO_UART_TX, PinMap_UART_TX)) {
 800969a:	493f      	ldr	r1, [pc, #252]	; (8009798 <serial_init+0x12c>)
 800969c:	2002      	movs	r0, #2
 800969e:	f7fb f96b 	bl	8004978 <pinmap_peripheral>
 80096a2:	4287      	cmp	r7, r0
 80096a4:	d001      	beq.n	80096aa <serial_init+0x3e>
    uint8_t stdio_config = 0;
 80096a6:	2700      	movs	r7, #0
 80096a8:	e007      	b.n	80096ba <serial_init+0x4e>
            error("Error: new serial object is using same UART as STDIO");
 80096aa:	483d      	ldr	r0, [pc, #244]	; (80097a0 <serial_init+0x134>)
 80096ac:	f7fb fef6 	bl	800549c <error>
    uint8_t stdio_config = 0;
 80096b0:	2700      	movs	r7, #0
 80096b2:	e002      	b.n	80096ba <serial_init+0x4e>
        stdio_config = 1;
 80096b4:	2701      	movs	r7, #1
 80096b6:	e000      	b.n	80096ba <serial_init+0x4e>
 80096b8:	2701      	movs	r7, #1
    if (obj_s->uart == UART_1) {
 80096ba:	4b3a      	ldr	r3, [pc, #232]	; (80097a4 <serial_init+0x138>)
 80096bc:	6822      	ldr	r2, [r4, #0]
 80096be:	429a      	cmp	r2, r3
 80096c0:	d034      	beq.n	800972c <serial_init+0xc0>
    if (obj_s->uart == UART_2) {
 80096c2:	4b39      	ldr	r3, [pc, #228]	; (80097a8 <serial_init+0x13c>)
 80096c4:	6822      	ldr	r2, [r4, #0]
 80096c6:	429a      	cmp	r2, r3
 80096c8:	d03b      	beq.n	8009742 <serial_init+0xd6>
    if (obj_s->uart == UART_3) {
 80096ca:	4b38      	ldr	r3, [pc, #224]	; (80097ac <serial_init+0x140>)
 80096cc:	6822      	ldr	r2, [r4, #0]
 80096ce:	429a      	cmp	r2, r3
 80096d0:	d042      	beq.n	8009758 <serial_init+0xec>
    if (obj_s->uart == UART_4) {
 80096d2:	4b37      	ldr	r3, [pc, #220]	; (80097b0 <serial_init+0x144>)
 80096d4:	6822      	ldr	r2, [r4, #0]
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d049      	beq.n	800976e <serial_init+0x102>
    obj_s->index = get_uart_index(obj_s->uart);
 80096da:	6820      	ldr	r0, [r4, #0]
 80096dc:	f7ff ffa6 	bl	800962c <get_uart_index>
 80096e0:	6060      	str	r0, [r4, #4]
    pinmap_pinout(tx, PinMap_UART_TX);
 80096e2:	492d      	ldr	r1, [pc, #180]	; (8009798 <serial_init+0x12c>)
 80096e4:	0028      	movs	r0, r5
 80096e6:	f7fb f8ff 	bl	80048e8 <pinmap_pinout>
    pinmap_pinout(rx, PinMap_UART_RX);
 80096ea:	492c      	ldr	r1, [pc, #176]	; (800979c <serial_init+0x130>)
 80096ec:	0030      	movs	r0, r6
 80096ee:	f7fb f8fb 	bl	80048e8 <pinmap_pinout>
    if (tx != NC) {
 80096f2:	1c6b      	adds	r3, r5, #1
 80096f4:	d003      	beq.n	80096fe <serial_init+0x92>
        pin_mode(tx, PullUp);
 80096f6:	2101      	movs	r1, #1
 80096f8:	0028      	movs	r0, r5
 80096fa:	f7ff fd0b 	bl	8009114 <pin_mode>
    if (rx != NC) {
 80096fe:	1c73      	adds	r3, r6, #1
 8009700:	d003      	beq.n	800970a <serial_init+0x9e>
        pin_mode(rx, PullUp);
 8009702:	2101      	movs	r1, #1
 8009704:	0030      	movs	r0, r6
 8009706:	f7ff fd05 	bl	8009114 <pin_mode>
    obj_s->baudrate = 9600; // baudrate default value
 800970a:	2396      	movs	r3, #150	; 0x96
 800970c:	019b      	lsls	r3, r3, #6
 800970e:	60a3      	str	r3, [r4, #8]
    obj_s->databits = UART_WORDLENGTH_8B;
 8009710:	2300      	movs	r3, #0
 8009712:	60e3      	str	r3, [r4, #12]
    obj_s->stopbits = UART_STOPBITS_1;
 8009714:	6123      	str	r3, [r4, #16]
    obj_s->parity   = UART_PARITY_NONE;
 8009716:	6163      	str	r3, [r4, #20]
    obj_s->hw_flow_ctl = UART_HWCONTROL_NONE;
 8009718:	6223      	str	r3, [r4, #32]
    obj_s->pin_tx = tx;
 800971a:	8325      	strh	r5, [r4, #24]
    obj_s->pin_rx = rx;
 800971c:	8366      	strh	r6, [r4, #26]
    init_uart(obj); /* init_uart will be called again in serial_baud function, so don't worry if init_uart returns HAL_ERROR */
 800971e:	0020      	movs	r0, r4
 8009720:	f7ff ff3e 	bl	80095a0 <init_uart>
    if (stdio_config) {
 8009724:	2f00      	cmp	r7, #0
 8009726:	d12d      	bne.n	8009784 <serial_init+0x118>
}
 8009728:	b005      	add	sp, #20
 800972a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_USART1_CLK_ENABLE();
 800972c:	4a21      	ldr	r2, [pc, #132]	; (80097b4 <serial_init+0x148>)
 800972e:	6991      	ldr	r1, [r2, #24]
 8009730:	2080      	movs	r0, #128	; 0x80
 8009732:	01c0      	lsls	r0, r0, #7
 8009734:	4301      	orrs	r1, r0
 8009736:	6191      	str	r1, [r2, #24]
 8009738:	6993      	ldr	r3, [r2, #24]
 800973a:	4003      	ands	r3, r0
 800973c:	9300      	str	r3, [sp, #0]
 800973e:	9b00      	ldr	r3, [sp, #0]
 8009740:	e7bf      	b.n	80096c2 <serial_init+0x56>
        __HAL_RCC_USART2_CLK_ENABLE();
 8009742:	4a1c      	ldr	r2, [pc, #112]	; (80097b4 <serial_init+0x148>)
 8009744:	69d1      	ldr	r1, [r2, #28]
 8009746:	2080      	movs	r0, #128	; 0x80
 8009748:	0280      	lsls	r0, r0, #10
 800974a:	4301      	orrs	r1, r0
 800974c:	61d1      	str	r1, [r2, #28]
 800974e:	69d3      	ldr	r3, [r2, #28]
 8009750:	4003      	ands	r3, r0
 8009752:	9301      	str	r3, [sp, #4]
 8009754:	9b01      	ldr	r3, [sp, #4]
 8009756:	e7b8      	b.n	80096ca <serial_init+0x5e>
        __HAL_RCC_USART3_CLK_ENABLE();
 8009758:	4a16      	ldr	r2, [pc, #88]	; (80097b4 <serial_init+0x148>)
 800975a:	69d1      	ldr	r1, [r2, #28]
 800975c:	2080      	movs	r0, #128	; 0x80
 800975e:	02c0      	lsls	r0, r0, #11
 8009760:	4301      	orrs	r1, r0
 8009762:	61d1      	str	r1, [r2, #28]
 8009764:	69d3      	ldr	r3, [r2, #28]
 8009766:	4003      	ands	r3, r0
 8009768:	9302      	str	r3, [sp, #8]
 800976a:	9b02      	ldr	r3, [sp, #8]
 800976c:	e7b1      	b.n	80096d2 <serial_init+0x66>
        __HAL_RCC_USART4_CLK_ENABLE();
 800976e:	4a11      	ldr	r2, [pc, #68]	; (80097b4 <serial_init+0x148>)
 8009770:	69d1      	ldr	r1, [r2, #28]
 8009772:	2080      	movs	r0, #128	; 0x80
 8009774:	0300      	lsls	r0, r0, #12
 8009776:	4301      	orrs	r1, r0
 8009778:	61d1      	str	r1, [r2, #28]
 800977a:	69d3      	ldr	r3, [r2, #28]
 800977c:	4003      	ands	r3, r0
 800977e:	9303      	str	r3, [sp, #12]
 8009780:	9b03      	ldr	r3, [sp, #12]
 8009782:	e7aa      	b.n	80096da <serial_init+0x6e>
        stdio_uart_inited = 1;
 8009784:	2201      	movs	r2, #1
 8009786:	4b0c      	ldr	r3, [pc, #48]	; (80097b8 <serial_init+0x14c>)
 8009788:	601a      	str	r2, [r3, #0]
        memcpy(&stdio_uart, obj, sizeof(serial_t));
 800978a:	324b      	adds	r2, #75	; 0x4b
 800978c:	0021      	movs	r1, r4
 800978e:	480b      	ldr	r0, [pc, #44]	; (80097bc <serial_init+0x150>)
 8009790:	f001 fc3d 	bl	800b00e <memcpy>
}
 8009794:	e7c8      	b.n	8009728 <serial_init+0xbc>
 8009796:	46c0      	nop			; (mov r8, r8)
 8009798:	0800fbe8 	.word	0x0800fbe8
 800979c:	0800fb70 	.word	0x0800fb70
 80097a0:	0800fdf0 	.word	0x0800fdf0
 80097a4:	40013800 	.word	0x40013800
 80097a8:	40004400 	.word	0x40004400
 80097ac:	40004800 	.word	0x40004800
 80097b0:	40004c00 	.word	0x40004c00
 80097b4:	40021000 	.word	0x40021000
 80097b8:	20000e38 	.word	0x20000e38
 80097bc:	20001030 	.word	0x20001030

080097c0 <timer_update_irq_handler>:
{
#else
void timer_irq_handler(void)
{
#endif
    TimMasterHandle.Instance = TIM_MST;
 80097c0:	4a01      	ldr	r2, [pc, #4]	; (80097c8 <timer_update_irq_handler+0x8>)
 80097c2:	4b02      	ldr	r3, [pc, #8]	; (80097cc <timer_update_irq_handler+0xc>)
 80097c4:	601a      	str	r2, [r3, #0]

#if defined(TARGET_STM32F0)
} // end timer_update_irq_handler function
 80097c6:	4770      	bx	lr
 80097c8:	40012c00 	.word	0x40012c00
 80097cc:	20001080 	.word	0x20001080

080097d0 <timer_oc_irq_handler>:

void timer_oc_irq_handler(void)
{
 80097d0:	b510      	push	{r4, lr}
    TimMasterHandle.Instance = TIM_MST;
 80097d2:	4b09      	ldr	r3, [pc, #36]	; (80097f8 <timer_oc_irq_handler+0x28>)
 80097d4:	4a09      	ldr	r2, [pc, #36]	; (80097fc <timer_oc_irq_handler+0x2c>)
 80097d6:	6013      	str	r3, [r2, #0]
#endif
    if (__HAL_TIM_GET_FLAG(&TimMasterHandle, TIM_FLAG_CC1) == SET) {
 80097d8:	691b      	ldr	r3, [r3, #16]
 80097da:	079b      	lsls	r3, r3, #30
 80097dc:	d503      	bpl.n	80097e6 <timer_oc_irq_handler+0x16>
        if (__HAL_TIM_GET_IT_SOURCE(&TimMasterHandle, TIM_IT_CC1) == SET) {
 80097de:	4b06      	ldr	r3, [pc, #24]	; (80097f8 <timer_oc_irq_handler+0x28>)
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	079b      	lsls	r3, r3, #30
 80097e4:	d400      	bmi.n	80097e8 <timer_oc_irq_handler+0x18>
            __HAL_TIM_CLEAR_IT(&TimMasterHandle, TIM_IT_CC1);
            us_ticker_irq_handler();
        }
    }
}
 80097e6:	bd10      	pop	{r4, pc}
            __HAL_TIM_CLEAR_IT(&TimMasterHandle, TIM_IT_CC1);
 80097e8:	2203      	movs	r2, #3
 80097ea:	4252      	negs	r2, r2
 80097ec:	4b02      	ldr	r3, [pc, #8]	; (80097f8 <timer_oc_irq_handler+0x28>)
 80097ee:	611a      	str	r2, [r3, #16]
            us_ticker_irq_handler();
 80097f0:	f7fb fbb0 	bl	8004f54 <us_ticker_irq_handler>
}
 80097f4:	e7f7      	b.n	80097e6 <timer_oc_irq_handler+0x16>
 80097f6:	46c0      	nop			; (mov r8, r8)
 80097f8:	40012c00 	.word	0x40012c00
 80097fc:	20001080 	.word	0x20001080

08009800 <us_ticker_get_info>:
}
 8009800:	4800      	ldr	r0, [pc, #0]	; (8009804 <us_ticker_get_info+0x4>)
 8009802:	4770      	bx	lr
 8009804:	0800fe28 	.word	0x0800fe28

08009808 <init_16bit_timer>:

void init_16bit_timer(void)
{
 8009808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800980a:	b083      	sub	sp, #12
    // Enable timer clock
    TIM_MST_RCC;
 800980c:	4b2a      	ldr	r3, [pc, #168]	; (80098b8 <init_16bit_timer+0xb0>)
 800980e:	6999      	ldr	r1, [r3, #24]
 8009810:	2280      	movs	r2, #128	; 0x80
 8009812:	0112      	lsls	r2, r2, #4
 8009814:	4311      	orrs	r1, r2
 8009816:	6199      	str	r1, [r3, #24]
 8009818:	6999      	ldr	r1, [r3, #24]
 800981a:	4011      	ands	r1, r2
 800981c:	9101      	str	r1, [sp, #4]
 800981e:	9901      	ldr	r1, [sp, #4]

    // Reset timer
    TIM_MST_RESET_ON;
 8009820:	68d9      	ldr	r1, [r3, #12]
 8009822:	430a      	orrs	r2, r1
 8009824:	60da      	str	r2, [r3, #12]
    TIM_MST_RESET_OFF;
 8009826:	68da      	ldr	r2, [r3, #12]
 8009828:	4924      	ldr	r1, [pc, #144]	; (80098bc <init_16bit_timer+0xb4>)
 800982a:	400a      	ands	r2, r1
 800982c:	60da      	str	r2, [r3, #12]

    // Update the SystemCoreClock variable
    SystemCoreClockUpdate();
 800982e:	f7fe fdd7 	bl	80083e0 <SystemCoreClockUpdate>

    // Configure time base
    TimMasterHandle.Instance           = TIM_MST;
 8009832:	4c23      	ldr	r4, [pc, #140]	; (80098c0 <init_16bit_timer+0xb8>)
 8009834:	4b23      	ldr	r3, [pc, #140]	; (80098c4 <init_16bit_timer+0xbc>)
 8009836:	6023      	str	r3, [r4, #0]
    TimMasterHandle.Init.Period        = 0xFFFF;
 8009838:	4b23      	ldr	r3, [pc, #140]	; (80098c8 <init_16bit_timer+0xc0>)
 800983a:	60e3      	str	r3, [r4, #12]
    TimMasterHandle.Init.Prescaler     = (uint32_t)(SystemCoreClock / 1000000) - 1; // 1 us tick
 800983c:	4b23      	ldr	r3, [pc, #140]	; (80098cc <init_16bit_timer+0xc4>)
 800983e:	6818      	ldr	r0, [r3, #0]
 8009840:	4923      	ldr	r1, [pc, #140]	; (80098d0 <init_16bit_timer+0xc8>)
 8009842:	f7f6 fc87 	bl	8000154 <__udivsi3>
 8009846:	3801      	subs	r0, #1
 8009848:	6060      	str	r0, [r4, #4]
    TimMasterHandle.Init.ClockDivision = 0;
 800984a:	2500      	movs	r5, #0
 800984c:	6125      	str	r5, [r4, #16]
    TimMasterHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 800984e:	60a5      	str	r5, [r4, #8]
#if !defined(TARGET_STM32L0) && !defined(TARGET_STM32L1)
    TimMasterHandle.Init.RepetitionCounter = 0;
 8009850:	6165      	str	r5, [r4, #20]
#endif
#ifdef TIM_AUTORELOAD_PRELOAD_DISABLE
    TimMasterHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009852:	61a5      	str	r5, [r4, #24]
#endif
    HAL_TIM_Base_Init(&TimMasterHandle);
 8009854:	0020      	movs	r0, r4
 8009856:	f7fe faa9 	bl	8007dac <HAL_TIM_Base_Init>

    // Configure output compare channel 1 for mbed timeout (enabled later when used)
    HAL_TIM_OC_Start(&TimMasterHandle, TIM_CHANNEL_1);
 800985a:	2100      	movs	r1, #0
 800985c:	0020      	movs	r0, r4
 800985e:	f7fe fb9f 	bl	8007fa0 <HAL_TIM_OC_Start>

    // Output compare channel 1 interrupt for mbed timeout
#if defined(TARGET_STM32F0)
    NVIC_SetVector(TIM_MST_UP_IRQ, (uint32_t)timer_update_irq_handler);
 8009862:	491c      	ldr	r1, [pc, #112]	; (80098d4 <init_16bit_timer+0xcc>)
 8009864:	200d      	movs	r0, #13
 8009866:	f7fc fabd 	bl	8005de4 <NVIC_SetVector>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800986a:	4e1b      	ldr	r6, [pc, #108]	; (80098d8 <init_16bit_timer+0xd0>)
 800986c:	2380      	movs	r3, #128	; 0x80
 800986e:	019b      	lsls	r3, r3, #6
 8009870:	6033      	str	r3, [r6, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8009872:	27c3      	movs	r7, #195	; 0xc3
 8009874:	00bf      	lsls	r7, r7, #2
 8009876:	59f3      	ldr	r3, [r6, r7]
 8009878:	4a18      	ldr	r2, [pc, #96]	; (80098dc <init_16bit_timer+0xd4>)
 800987a:	4013      	ands	r3, r2
 800987c:	51f3      	str	r3, [r6, r7]
    NVIC_EnableIRQ(TIM_MST_UP_IRQ);
    NVIC_SetPriority(TIM_MST_UP_IRQ, 0);
    NVIC_SetVector(TIM_MST_OC_IRQ, (uint32_t)timer_oc_irq_handler);
 800987e:	4918      	ldr	r1, [pc, #96]	; (80098e0 <init_16bit_timer+0xd8>)
 8009880:	200e      	movs	r0, #14
 8009882:	f7fc faaf 	bl	8005de4 <NVIC_SetVector>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009886:	2380      	movs	r3, #128	; 0x80
 8009888:	01db      	lsls	r3, r3, #7
 800988a:	6033      	str	r3, [r6, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800988c:	59f3      	ldr	r3, [r6, r7]
 800988e:	4a15      	ldr	r2, [pc, #84]	; (80098e4 <init_16bit_timer+0xdc>)
 8009890:	401a      	ands	r2, r3
 8009892:	2380      	movs	r3, #128	; 0x80
 8009894:	03db      	lsls	r3, r3, #15
 8009896:	4313      	orrs	r3, r2
 8009898:	51f3      	str	r3, [r6, r7]
    NVIC_SetVector(TIM_MST_IRQ, (uint32_t)timer_irq_handler);
    NVIC_EnableIRQ(TIM_MST_IRQ);
#endif

    // Enable timer
    HAL_TIM_Base_Start(&TimMasterHandle);
 800989a:	0020      	movs	r0, r4
 800989c:	f7fe fa2f 	bl	8007cfe <HAL_TIM_Base_Start>
    // Define the FREEZE_TIMER_ON_DEBUG macro in mbed_app.json for example
#if !defined(NDEBUG) && defined(FREEZE_TIMER_ON_DEBUG) && defined(TIM_MST_DBGMCU_FREEZE)
    TIM_MST_DBGMCU_FREEZE;
#endif

    __HAL_TIM_DISABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 80098a0:	6822      	ldr	r2, [r4, #0]
 80098a2:	68d3      	ldr	r3, [r2, #12]
 80098a4:	2102      	movs	r1, #2
 80098a6:	438b      	bics	r3, r1
 80098a8:	60d3      	str	r3, [r2, #12]

    // Used by HAL_GetTick()
    prev_time = 0;
 80098aa:	4b0f      	ldr	r3, [pc, #60]	; (80098e8 <init_16bit_timer+0xe0>)
 80098ac:	601d      	str	r5, [r3, #0]
    elapsed_time = 0;
 80098ae:	4b0f      	ldr	r3, [pc, #60]	; (80098ec <init_16bit_timer+0xe4>)
 80098b0:	601d      	str	r5, [r3, #0]
}
 80098b2:	b003      	add	sp, #12
 80098b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098b6:	46c0      	nop			; (mov r8, r8)
 80098b8:	40021000 	.word	0x40021000
 80098bc:	fffff7ff 	.word	0xfffff7ff
 80098c0:	20001080 	.word	0x20001080
 80098c4:	40012c00 	.word	0x40012c00
 80098c8:	0000ffff 	.word	0x0000ffff
 80098cc:	200001d4 	.word	0x200001d4
 80098d0:	000f4240 	.word	0x000f4240
 80098d4:	080097c1 	.word	0x080097c1
 80098d8:	e000e100 	.word	0xe000e100
 80098dc:	ffff00ff 	.word	0xffff00ff
 80098e0:	080097d1 	.word	0x080097d1
 80098e4:	ff00ffff 	.word	0xff00ffff
 80098e8:	20000ddc 	.word	0x20000ddc
 80098ec:	20000dd8 	.word	0x20000dd8

080098f0 <us_ticker_init>:
#endif // 16-bit/32-bit timer

void us_ticker_init(void)
{
    // Timer is already initialized in HAL_InitTick()
    __HAL_TIM_DISABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 80098f0:	4b03      	ldr	r3, [pc, #12]	; (8009900 <us_ticker_init+0x10>)
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	68d3      	ldr	r3, [r2, #12]
 80098f6:	2102      	movs	r1, #2
 80098f8:	438b      	bics	r3, r1
 80098fa:	60d3      	str	r3, [r2, #12]
}
 80098fc:	4770      	bx	lr
 80098fe:	46c0      	nop			; (mov r8, r8)
 8009900:	20001080 	.word	0x20001080

08009904 <us_ticker_read>:

uint32_t us_ticker_read()
{
    return TIM_MST->CNT;
 8009904:	4b01      	ldr	r3, [pc, #4]	; (800990c <us_ticker_read+0x8>)
 8009906:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
 8009908:	4770      	bx	lr
 800990a:	46c0      	nop			; (mov r8, r8)
 800990c:	40012c00 	.word	0x40012c00

08009910 <us_ticker_set_interrupt>:
void us_ticker_set_interrupt(timestamp_t timestamp)
{
    // NOTE: This function must be called with interrupts disabled to keep our
    //       timer interrupt setup atomic
    // Set new output compare value
    __HAL_TIM_SET_COMPARE(&TimMasterHandle, TIM_CHANNEL_1, (uint32_t)timestamp);
 8009910:	4b05      	ldr	r3, [pc, #20]	; (8009928 <us_ticker_set_interrupt+0x18>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	6358      	str	r0, [r3, #52]	; 0x34
    // Ensure the compare event starts clear
    __HAL_TIM_CLEAR_FLAG(&TimMasterHandle, TIM_FLAG_CC1);
 8009916:	2203      	movs	r2, #3
 8009918:	4252      	negs	r2, r2
 800991a:	611a      	str	r2, [r3, #16]
    // Enable IT
    __HAL_TIM_ENABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 800991c:	68da      	ldr	r2, [r3, #12]
 800991e:	2102      	movs	r1, #2
 8009920:	430a      	orrs	r2, r1
 8009922:	60da      	str	r2, [r3, #12]
}
 8009924:	4770      	bx	lr
 8009926:	46c0      	nop			; (mov r8, r8)
 8009928:	20001080 	.word	0x20001080

0800992c <us_ticker_fire_interrupt>:

void us_ticker_fire_interrupt(void)
{
    __HAL_TIM_CLEAR_FLAG(&TimMasterHandle, TIM_FLAG_CC1);
 800992c:	4b06      	ldr	r3, [pc, #24]	; (8009948 <us_ticker_fire_interrupt+0x1c>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	2203      	movs	r2, #3
 8009932:	4252      	negs	r2, r2
 8009934:	611a      	str	r2, [r3, #16]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_CC1G);
 8009936:	6959      	ldr	r1, [r3, #20]
 8009938:	2002      	movs	r0, #2
 800993a:	4301      	orrs	r1, r0
 800993c:	6159      	str	r1, [r3, #20]
    LL_TIM_GenerateEvent_CC1(TimMasterHandle.Instance);
    __HAL_TIM_ENABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 800993e:	68da      	ldr	r2, [r3, #12]
 8009940:	4302      	orrs	r2, r0
 8009942:	60da      	str	r2, [r3, #12]
}
 8009944:	4770      	bx	lr
 8009946:	46c0      	nop			; (mov r8, r8)
 8009948:	20001080 	.word	0x20001080

0800994c <us_ticker_disable_interrupt>:

void us_ticker_disable_interrupt(void)
{
    __HAL_TIM_DISABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 800994c:	4b03      	ldr	r3, [pc, #12]	; (800995c <us_ticker_disable_interrupt+0x10>)
 800994e:	681a      	ldr	r2, [r3, #0]
 8009950:	68d3      	ldr	r3, [r2, #12]
 8009952:	2102      	movs	r1, #2
 8009954:	438b      	bics	r3, r1
 8009956:	60d3      	str	r3, [r2, #12]
}
 8009958:	4770      	bx	lr
 800995a:	46c0      	nop			; (mov r8, r8)
 800995c:	20001080 	.word	0x20001080

08009960 <us_ticker_clear_interrupt>:

/* NOTE: must be called with interrupts disabled! */
void us_ticker_clear_interrupt(void)
{
    __HAL_TIM_CLEAR_FLAG(&TimMasterHandle, TIM_FLAG_CC1);
 8009960:	4b02      	ldr	r3, [pc, #8]	; (800996c <us_ticker_clear_interrupt+0xc>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2203      	movs	r2, #3
 8009966:	4252      	negs	r2, r2
 8009968:	611a      	str	r2, [r3, #16]
}
 800996a:	4770      	bx	lr
 800996c:	20001080 	.word	0x20001080

08009970 <_ZN7SSD13065speedENS_8I2CSpeedE>:
    ssd1306_i2c_addr = ssd1306_addr;
    do_not_delete_bus = 1;
}

void SSD1306::speed (I2CSpeed spd)
{
 8009970:	b510      	push	{r4, lr}
    switch (spd) {
 8009972:	2901      	cmp	r1, #1
 8009974:	d009      	beq.n	800998a <_ZN7SSD13065speedENS_8I2CSpeedE+0x1a>
 8009976:	2900      	cmp	r1, #0
 8009978:	d002      	beq.n	8009980 <_ZN7SSD13065speedENS_8I2CSpeedE+0x10>
 800997a:	2902      	cmp	r1, #2
 800997c:	d00a      	beq.n	8009994 <_ZN7SSD13065speedENS_8I2CSpeedE+0x24>
            break;
        case Fast:
            bus->frequency(1000000);
            break;
    }
}
 800997e:	bd10      	pop	{r4, pc}
            bus->frequency(100000);
 8009980:	6840      	ldr	r0, [r0, #4]
 8009982:	4907      	ldr	r1, [pc, #28]	; (80099a0 <_ZN7SSD13065speedENS_8I2CSpeedE+0x30>)
 8009984:	f7fa fc20 	bl	80041c8 <_ZN4mbed3I2C9frequencyEi>
            break;
 8009988:	e7f9      	b.n	800997e <_ZN7SSD13065speedENS_8I2CSpeedE+0xe>
            bus->frequency(400000);
 800998a:	6840      	ldr	r0, [r0, #4]
 800998c:	4905      	ldr	r1, [pc, #20]	; (80099a4 <_ZN7SSD13065speedENS_8I2CSpeedE+0x34>)
 800998e:	f7fa fc1b 	bl	80041c8 <_ZN4mbed3I2C9frequencyEi>
            break;
 8009992:	e7f4      	b.n	800997e <_ZN7SSD13065speedENS_8I2CSpeedE+0xe>
            bus->frequency(1000000);
 8009994:	6840      	ldr	r0, [r0, #4]
 8009996:	4904      	ldr	r1, [pc, #16]	; (80099a8 <_ZN7SSD13065speedENS_8I2CSpeedE+0x38>)
 8009998:	f7fa fc16 	bl	80041c8 <_ZN4mbed3I2C9frequencyEi>
}
 800999c:	e7ef      	b.n	800997e <_ZN7SSD13065speedENS_8I2CSpeedE+0xe>
 800999e:	46c0      	nop			; (mov r8, r8)
 80099a0:	000186a0 	.word	0x000186a0
 80099a4:	00061a80 	.word	0x00061a80
 80099a8:	000f4240 	.word	0x000f4240

080099ac <_ZN7SSD130612command_dataEccc>:
    }
    return i2caddr;
}

int SSD1306::command_data (char c, char c_or_d, char lastitem)
{
 80099ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099ae:	b083      	sub	sp, #12
 80099b0:	0007      	movs	r7, r0
 80099b2:	9101      	str	r1, [sp, #4]
 80099b4:	0015      	movs	r5, r2
 80099b6:	001e      	movs	r6, r3
    int res;

    bus->start();
 80099b8:	6840      	ldr	r0, [r0, #4]
 80099ba:	f7fa fc6b 	bl	8004294 <_ZN4mbed3I2C5startEv>
    res = bus->write(ssd1306_i2c_addr);
 80099be:	7a39      	ldrb	r1, [r7, #8]
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f7fa fc55 	bl	8004270 <_ZN4mbed3I2C5writeEi>
 80099c6:	1e04      	subs	r4, r0, #0
    if (!res) goto terminate_transaction;
 80099c8:	d105      	bne.n	80099d6 <_ZN7SSD130612command_dataEccc+0x2a>
    if (!res) goto terminate_transaction;
    res = bus->write(c);
    if (!res) goto terminate_transaction;

terminate_transaction:
    bus->stop();
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f7fa fc70 	bl	80042b0 <_ZN4mbed3I2C4stopEv>
    return res;
}
 80099d0:	0020      	movs	r0, r4
 80099d2:	b003      	add	sp, #12
 80099d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    res = bus->write(c_or_d | lastitem);
 80099d6:	0029      	movs	r1, r5
 80099d8:	4331      	orrs	r1, r6
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f7fa fc48 	bl	8004270 <_ZN4mbed3I2C5writeEi>
 80099e0:	1e04      	subs	r4, r0, #0
    if (!res) goto terminate_transaction;
 80099e2:	d0f2      	beq.n	80099ca <_ZN7SSD130612command_dataEccc+0x1e>
    res = bus->write(c);
 80099e4:	9901      	ldr	r1, [sp, #4]
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f7fa fc42 	bl	8004270 <_ZN4mbed3I2C5writeEi>
 80099ec:	0004      	movs	r4, r0
 80099ee:	e7ec      	b.n	80099ca <_ZN7SSD130612command_dataEccc+0x1e>

080099f0 <_ZN7SSD13067commandEc>:

int SSD1306::command (char c)
{
 80099f0:	b510      	push	{r4, lr}
    return command_data (c, SSD1306_IS_COMMAND, SSD1306_IS_LAST);
 80099f2:	2300      	movs	r3, #0
 80099f4:	2200      	movs	r2, #0
 80099f6:	f7ff ffd9 	bl	80099ac <_ZN7SSD130612command_dataEccc>
}
 80099fa:	bd10      	pop	{r4, pc}

080099fc <_ZN7SSD13064initEv>:
{
    return command_data (d, SSD1306_IS_DATA, SSD1306_IS_LAST);
}

int SSD1306::init (void)
{
 80099fc:	b500      	push	{lr}
 80099fe:	b083      	sub	sp, #12
 8009a00:	0003      	movs	r3, r0
                                         0x80, SSD1306_SETCONTRAST, 
                                         0x80, 0x7F, 
                                         0x00, SSD1306_DISPLAYON
                                  };

    return bus->write (ssd1306_i2c_addr, comando, sizeof comando);
 8009a02:	6840      	ldr	r0, [r0, #4]
 8009a04:	7a19      	ldrb	r1, [r3, #8]
 8009a06:	2300      	movs	r3, #0
 8009a08:	9300      	str	r3, [sp, #0]
 8009a0a:	3314      	adds	r3, #20
 8009a0c:	4a02      	ldr	r2, [pc, #8]	; (8009a18 <_ZN7SSD13064initEv+0x1c>)
 8009a0e:	f7fa fc09 	bl	8004224 <_ZN4mbed3I2C5writeEiPKcib>
}
 8009a12:	b003      	add	sp, #12
 8009a14:	bd00      	pop	{pc}
 8009a16:	46c0      	nop			; (mov r8, r8)
 8009a18:	0801065c 	.word	0x0801065c

08009a1c <_ZN7SSD13066locateEcc>:
        redraw();
}

void SSD1306::locate (char row, char column)
{
    idxfb = row*128+column*8;
 8009a1c:	0109      	lsls	r1, r1, #4
 8009a1e:	1889      	adds	r1, r1, r2
 8009a20:	00c9      	lsls	r1, r1, #3
 8009a22:	6141      	str	r1, [r0, #20]
}
 8009a24:	4770      	bx	lr
	...

08009a28 <_ZN7SSD13066redrawEv>:
    va_end (args);
}


void SSD1306::redraw (void)
{
 8009a28:	b570      	push	{r4, r5, r6, lr}
 8009a2a:	0005      	movs	r5, r0
    int i;

    command (0xb0);
 8009a2c:	21b0      	movs	r1, #176	; 0xb0
 8009a2e:	f7ff ffdf 	bl	80099f0 <_ZN7SSD13067commandEc>
    command (SSD1306_SETLOWCOLUMN | 0x0);  // low col = 0
 8009a32:	2100      	movs	r1, #0
 8009a34:	0028      	movs	r0, r5
 8009a36:	f7ff ffdb 	bl	80099f0 <_ZN7SSD13067commandEc>
    command (SSD1306_SETHIGHCOLUMN | 0x0);  // hi col = 0
 8009a3a:	2110      	movs	r1, #16
 8009a3c:	0028      	movs	r0, r5
 8009a3e:	f7ff ffd7 	bl	80099f0 <_ZN7SSD13067commandEc>
    command (SSD1306_SETSTARTLINE | 0x0); // line #0
 8009a42:	2140      	movs	r1, #64	; 0x40
 8009a44:	0028      	movs	r0, r5
 8009a46:	f7ff ffd3 	bl	80099f0 <_ZN7SSD13067commandEc>

    bus->start();
 8009a4a:	6868      	ldr	r0, [r5, #4]
 8009a4c:	f7fa fc22 	bl	8004294 <_ZN4mbed3I2C5startEv>
    bus->write (ssd1306_i2c_addr);
 8009a50:	7a29      	ldrb	r1, [r5, #8]
 8009a52:	6868      	ldr	r0, [r5, #4]
 8009a54:	f7fa fc0c 	bl	8004270 <_ZN4mbed3I2C5writeEi>
    bus->write (0x40);
 8009a58:	2140      	movs	r1, #64	; 0x40
 8009a5a:	6868      	ldr	r0, [r5, #4]
 8009a5c:	f7fa fc08 	bl	8004270 <_ZN4mbed3I2C5writeEi>
    for (i=0; i<1024; i++) {
 8009a60:	2400      	movs	r4, #0
 8009a62:	4b07      	ldr	r3, [pc, #28]	; (8009a80 <_ZN7SSD13066redrawEv+0x58>)
 8009a64:	429c      	cmp	r4, r3
 8009a66:	dc06      	bgt.n	8009a76 <_ZN7SSD13066redrawEv+0x4e>
        bus->write (fb[i]);
 8009a68:	68eb      	ldr	r3, [r5, #12]
 8009a6a:	5d19      	ldrb	r1, [r3, r4]
 8009a6c:	6868      	ldr	r0, [r5, #4]
 8009a6e:	f7fa fbff 	bl	8004270 <_ZN4mbed3I2C5writeEi>
    for (i=0; i<1024; i++) {
 8009a72:	3401      	adds	r4, #1
 8009a74:	e7f5      	b.n	8009a62 <_ZN7SSD13066redrawEv+0x3a>
    }
    bus->stop();
 8009a76:	6868      	ldr	r0, [r5, #4]
 8009a78:	f7fa fc1a 	bl	80042b0 <_ZN4mbed3I2C4stopEv>
}
 8009a7c:	bd70      	pop	{r4, r5, r6, pc}
 8009a7e:	46c0      	nop			; (mov r8, r8)
 8009a80:	000003ff 	.word	0x000003ff

08009a84 <_ZN7SSD13066scrollEb>:
{
 8009a84:	b570      	push	{r4, r5, r6, lr}
    for (i=128; i<1024; i++)
 8009a86:	2380      	movs	r3, #128	; 0x80
 8009a88:	4a0d      	ldr	r2, [pc, #52]	; (8009ac0 <_ZN7SSD13066scrollEb+0x3c>)
 8009a8a:	4293      	cmp	r3, r2
 8009a8c:	dc06      	bgt.n	8009a9c <_ZN7SSD13066scrollEb+0x18>
        fb[i-128] = fb[i];
 8009a8e:	68c2      	ldr	r2, [r0, #12]
 8009a90:	001c      	movs	r4, r3
 8009a92:	3c80      	subs	r4, #128	; 0x80
 8009a94:	5cd5      	ldrb	r5, [r2, r3]
 8009a96:	5515      	strb	r5, [r2, r4]
    for (i=128; i<1024; i++)
 8009a98:	3301      	adds	r3, #1
 8009a9a:	e7f5      	b.n	8009a88 <_ZN7SSD13066scrollEb+0x4>
 8009a9c:	23e0      	movs	r3, #224	; 0xe0
 8009a9e:	009b      	lsls	r3, r3, #2
    for (i=896; i<1024; i++)
 8009aa0:	4a07      	ldr	r2, [pc, #28]	; (8009ac0 <_ZN7SSD13066scrollEb+0x3c>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	dc05      	bgt.n	8009ab2 <_ZN7SSD13066scrollEb+0x2e>
        fb[i] = 0;
 8009aa6:	68c2      	ldr	r2, [r0, #12]
 8009aa8:	18d2      	adds	r2, r2, r3
 8009aaa:	2400      	movs	r4, #0
 8009aac:	7014      	strb	r4, [r2, #0]
    for (i=896; i<1024; i++)
 8009aae:	3301      	adds	r3, #1
 8009ab0:	e7f6      	b.n	8009aa0 <_ZN7SSD13066scrollEb+0x1c>
    if (refresh)
 8009ab2:	2900      	cmp	r1, #0
 8009ab4:	d100      	bne.n	8009ab8 <_ZN7SSD13066scrollEb+0x34>
}
 8009ab6:	bd70      	pop	{r4, r5, r6, pc}
        redraw();
 8009ab8:	f7ff ffb6 	bl	8009a28 <_ZN7SSD13066redrawEv>
}
 8009abc:	e7fb      	b.n	8009ab6 <_ZN7SSD13066scrollEb+0x32>
 8009abe:	46c0      	nop			; (mov r8, r8)
 8009ac0:	000003ff 	.word	0x000003ff

08009ac4 <_ZN7SSD13067putcharEcb>:
{
 8009ac4:	b570      	push	{r4, r5, r6, lr}
 8009ac6:	0004      	movs	r4, r0
 8009ac8:	0016      	movs	r6, r2
    idx = c*8;
 8009aca:	00cd      	lsls	r5, r1, #3
    if (idxfb == 1024) {
 8009acc:	2380      	movs	r3, #128	; 0x80
 8009ace:	00db      	lsls	r3, r3, #3
 8009ad0:	6942      	ldr	r2, [r0, #20]
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	d00d      	beq.n	8009af2 <_ZN7SSD13067putcharEcb+0x2e>
{
 8009ad6:	2300      	movs	r3, #0
    for (i=0; i<8; i++) {
 8009ad8:	2b07      	cmp	r3, #7
 8009ada:	dc11      	bgt.n	8009b00 <_ZN7SSD13067putcharEcb+0x3c>
        fb[idxfb] = charset[idx+i];
 8009adc:	195a      	adds	r2, r3, r5
 8009ade:	480c      	ldr	r0, [pc, #48]	; (8009b10 <_ZN7SSD13067putcharEcb+0x4c>)
 8009ae0:	5c82      	ldrb	r2, [r0, r2]
 8009ae2:	68e1      	ldr	r1, [r4, #12]
 8009ae4:	6960      	ldr	r0, [r4, #20]
 8009ae6:	540a      	strb	r2, [r1, r0]
        idxfb++;
 8009ae8:	6962      	ldr	r2, [r4, #20]
 8009aea:	3201      	adds	r2, #1
 8009aec:	6162      	str	r2, [r4, #20]
    for (i=0; i<8; i++) {
 8009aee:	3301      	adds	r3, #1
 8009af0:	e7f2      	b.n	8009ad8 <_ZN7SSD13067putcharEcb+0x14>
        scroll(refresh);
 8009af2:	0031      	movs	r1, r6
 8009af4:	f7ff ffc6 	bl	8009a84 <_ZN7SSD13066scrollEb>
        idxfb = 896;
 8009af8:	23e0      	movs	r3, #224	; 0xe0
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	6163      	str	r3, [r4, #20]
 8009afe:	e7ea      	b.n	8009ad6 <_ZN7SSD13067putcharEcb+0x12>
    if (refresh)
 8009b00:	2e00      	cmp	r6, #0
 8009b02:	d100      	bne.n	8009b06 <_ZN7SSD13067putcharEcb+0x42>
}
 8009b04:	bd70      	pop	{r4, r5, r6, pc}
        redraw();
 8009b06:	0020      	movs	r0, r4
 8009b08:	f7ff ff8e 	bl	8009a28 <_ZN7SSD13066redrawEv>
}
 8009b0c:	e7fa      	b.n	8009b04 <_ZN7SSD13067putcharEcb+0x40>
 8009b0e:	46c0      	nop			; (mov r8, r8)
 8009b10:	0800fe30 	.word	0x0800fe30

08009b14 <_ZN7SSD13064putsEPcb>:
{
 8009b14:	b570      	push	{r4, r5, r6, lr}
 8009b16:	0006      	movs	r6, r0
 8009b18:	000c      	movs	r4, r1
 8009b1a:	0015      	movs	r5, r2
    while (*s) putchar (*s++, refresh);
 8009b1c:	7821      	ldrb	r1, [r4, #0]
 8009b1e:	2900      	cmp	r1, #0
 8009b20:	d005      	beq.n	8009b2e <_ZN7SSD13064putsEPcb+0x1a>
 8009b22:	3401      	adds	r4, #1
 8009b24:	002a      	movs	r2, r5
 8009b26:	0030      	movs	r0, r6
 8009b28:	f7ff ffcc 	bl	8009ac4 <_ZN7SSD13067putcharEcb>
 8009b2c:	e7f6      	b.n	8009b1c <_ZN7SSD13064putsEPcb+0x8>
}
 8009b2e:	bd70      	pop	{r4, r5, r6, pc}

08009b30 <_ZN7SSD13066printfEPKcz>:
{
 8009b30:	b40e      	push	{r1, r2, r3}
 8009b32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b34:	b082      	sub	sp, #8
 8009b36:	0006      	movs	r6, r0
 8009b38:	ac07      	add	r4, sp, #28
 8009b3a:	cc80      	ldmia	r4!, {r7}
    char *s = new char[129];
 8009b3c:	2081      	movs	r0, #129	; 0x81
 8009b3e:	f7fc f8e5 	bl	8005d0c <_Znaj>
 8009b42:	0005      	movs	r5, r0
    va_start (args, fmt);
 8009b44:	9401      	str	r4, [sp, #4]
    vsnprintf (s, 128, fmt, args);
 8009b46:	0023      	movs	r3, r4
 8009b48:	003a      	movs	r2, r7
 8009b4a:	2180      	movs	r1, #128	; 0x80
 8009b4c:	f002 ffd8 	bl	800cb00 <vsnprintf>
    puts (s, false);
 8009b50:	2200      	movs	r2, #0
 8009b52:	0029      	movs	r1, r5
 8009b54:	0030      	movs	r0, r6
 8009b56:	f7ff ffdd 	bl	8009b14 <_ZN7SSD13064putsEPcb>
    delete[] s;
 8009b5a:	2d00      	cmp	r5, #0
 8009b5c:	d002      	beq.n	8009b64 <_ZN7SSD13066printfEPKcz+0x34>
 8009b5e:	0028      	movs	r0, r5
 8009b60:	f7fc f8f2 	bl	8005d48 <_ZdaPv>
}
 8009b64:	b002      	add	sp, #8
 8009b66:	bcf0      	pop	{r4, r5, r6, r7}
 8009b68:	bc08      	pop	{r3}
 8009b6a:	b003      	add	sp, #12
 8009b6c:	4718      	bx	r3
	...

08009b70 <_ZN7SSD1306C1E7PinNameS0_c>:
SSD1306::SSD1306 (PinName sda, PinName scl, char ssd1306_addr)
 8009b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b72:	b083      	sub	sp, #12
 8009b74:	0004      	movs	r4, r0
 8009b76:	9101      	str	r1, [sp, #4]
 8009b78:	0017      	movs	r7, r2
 8009b7a:	001e      	movs	r6, r3
 8009b7c:	4b0f      	ldr	r3, [pc, #60]	; (8009bbc <_ZN7SSD1306C1E7PinNameS0_c+0x4c>)
 8009b7e:	6003      	str	r3, [r0, #0]
    idxfb = 0;
 8009b80:	2300      	movs	r3, #0
 8009b82:	6143      	str	r3, [r0, #20]
    fb = new char[1024];
 8009b84:	2080      	movs	r0, #128	; 0x80
 8009b86:	00c0      	lsls	r0, r0, #3
 8009b88:	f7fc f8c0 	bl	8005d0c <_Znaj>
 8009b8c:	60e0      	str	r0, [r4, #12]
    if (!fb) {
 8009b8e:	2800      	cmp	r0, #0
 8009b90:	d00e      	beq.n	8009bb0 <_ZN7SSD1306C1E7PinNameS0_c+0x40>
    bus = new I2C (sda, scl);
 8009b92:	20d8      	movs	r0, #216	; 0xd8
 8009b94:	f7fc f8a6 	bl	8005ce4 <_Znwj>
 8009b98:	0005      	movs	r5, r0
 8009b9a:	003a      	movs	r2, r7
 8009b9c:	9901      	ldr	r1, [sp, #4]
 8009b9e:	f7fa fac5 	bl	800412c <_ZN4mbed3I2CC1E7PinNameS1_>
 8009ba2:	6065      	str	r5, [r4, #4]
    ssd1306_i2c_addr = ssd1306_addr;
 8009ba4:	7226      	strb	r6, [r4, #8]
    do_not_delete_bus = 0;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	7423      	strb	r3, [r4, #16]
}
 8009baa:	0020      	movs	r0, r4
 8009bac:	b003      	add	sp, #12
 8009bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
        printf ("SSD1306: Framebuffer allocation failed!\r\n");
 8009bb0:	4903      	ldr	r1, [pc, #12]	; (8009bc0 <_ZN7SSD1306C1E7PinNameS0_c+0x50>)
 8009bb2:	0020      	movs	r0, r4
 8009bb4:	f7ff ffbc 	bl	8009b30 <_ZN7SSD13066printfEPKcz>
 8009bb8:	e7fe      	b.n	8009bb8 <_ZN7SSD1306C1E7PinNameS0_c+0x48>
 8009bba:	46c0      	nop			; (mov r8, r8)
 8009bbc:	0800f618 	.word	0x0800f618
 8009bc0:	08010630 	.word	0x08010630

08009bc4 <_ZN7SSD13063clsEPcb>:
    command (SSD1306_SETCONTRAST);
    command (v);
}

void SSD1306::cls (char *bkground, bool refresh)
{
 8009bc4:	b570      	push	{r4, r5, r6, lr}
    int i;

    if (!bkground) {
 8009bc6:	2900      	cmp	r1, #0
 8009bc8:	d008      	beq.n	8009bdc <_ZN7SSD13063clsEPcb+0x18>
 8009bca:	2300      	movs	r3, #0
        for (i=0; i<1024; i++)
            fb[i] = 0;
    } else {
        for (i=0; i<1024; i++)
 8009bcc:	4c0c      	ldr	r4, [pc, #48]	; (8009c00 <_ZN7SSD13063clsEPcb+0x3c>)
 8009bce:	42a3      	cmp	r3, r4
 8009bd0:	dc0e      	bgt.n	8009bf0 <_ZN7SSD13063clsEPcb+0x2c>
            fb[i] = bkground[i];
 8009bd2:	5ccc      	ldrb	r4, [r1, r3]
 8009bd4:	68c5      	ldr	r5, [r0, #12]
 8009bd6:	54ec      	strb	r4, [r5, r3]
        for (i=0; i<1024; i++)
 8009bd8:	3301      	adds	r3, #1
 8009bda:	e7f7      	b.n	8009bcc <_ZN7SSD13063clsEPcb+0x8>
 8009bdc:	2300      	movs	r3, #0
        for (i=0; i<1024; i++)
 8009bde:	4908      	ldr	r1, [pc, #32]	; (8009c00 <_ZN7SSD13063clsEPcb+0x3c>)
 8009be0:	428b      	cmp	r3, r1
 8009be2:	dc05      	bgt.n	8009bf0 <_ZN7SSD13063clsEPcb+0x2c>
            fb[i] = 0;
 8009be4:	68c1      	ldr	r1, [r0, #12]
 8009be6:	18c9      	adds	r1, r1, r3
 8009be8:	2400      	movs	r4, #0
 8009bea:	700c      	strb	r4, [r1, #0]
        for (i=0; i<1024; i++)
 8009bec:	3301      	adds	r3, #1
 8009bee:	e7f6      	b.n	8009bde <_ZN7SSD13063clsEPcb+0x1a>
    }
    idxfb = 0;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	6143      	str	r3, [r0, #20]
    if (refresh)
 8009bf4:	2a00      	cmp	r2, #0
 8009bf6:	d100      	bne.n	8009bfa <_ZN7SSD13063clsEPcb+0x36>
        redraw();
}
 8009bf8:	bd70      	pop	{r4, r5, r6, pc}
        redraw();
 8009bfa:	f7ff ff15 	bl	8009a28 <_ZN7SSD13066redrawEv>
}
 8009bfe:	e7fb      	b.n	8009bf8 <_ZN7SSD13063clsEPcb+0x34>
 8009c00:	000003ff 	.word	0x000003ff

08009c04 <__errno>:
 8009c04:	4b01      	ldr	r3, [pc, #4]	; (8009c0c <__errno+0x8>)
 8009c06:	6818      	ldr	r0, [r3, #0]
 8009c08:	4770      	bx	lr
 8009c0a:	46c0      	nop			; (mov r8, r8)
 8009c0c:	200001d8 	.word	0x200001d8

08009c10 <exit>:
 8009c10:	b510      	push	{r4, lr}
 8009c12:	2100      	movs	r1, #0
 8009c14:	0004      	movs	r4, r0
 8009c16:	f003 f86f 	bl	800ccf8 <__call_exitprocs>
 8009c1a:	4b04      	ldr	r3, [pc, #16]	; (8009c2c <exit+0x1c>)
 8009c1c:	6818      	ldr	r0, [r3, #0]
 8009c1e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d000      	beq.n	8009c26 <exit+0x16>
 8009c24:	4798      	blx	r3
 8009c26:	0020      	movs	r0, r4
 8009c28:	f7fb fff8 	bl	8005c1c <_exit>
 8009c2c:	080106d0 	.word	0x080106d0

08009c30 <_fclose_r>:
 8009c30:	b570      	push	{r4, r5, r6, lr}
 8009c32:	0005      	movs	r5, r0
 8009c34:	1e0c      	subs	r4, r1, #0
 8009c36:	d102      	bne.n	8009c3e <_fclose_r+0xe>
 8009c38:	2600      	movs	r6, #0
 8009c3a:	0030      	movs	r0, r6
 8009c3c:	bd70      	pop	{r4, r5, r6, pc}
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	d004      	beq.n	8009c4c <_fclose_r+0x1c>
 8009c42:	6983      	ldr	r3, [r0, #24]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d101      	bne.n	8009c4c <_fclose_r+0x1c>
 8009c48:	f000 fa08 	bl	800a05c <__sinit>
 8009c4c:	4b2e      	ldr	r3, [pc, #184]	; (8009d08 <_fclose_r+0xd8>)
 8009c4e:	429c      	cmp	r4, r3
 8009c50:	d115      	bne.n	8009c7e <_fclose_r+0x4e>
 8009c52:	686c      	ldr	r4, [r5, #4]
 8009c54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c56:	07db      	lsls	r3, r3, #31
 8009c58:	d405      	bmi.n	8009c66 <_fclose_r+0x36>
 8009c5a:	89a3      	ldrh	r3, [r4, #12]
 8009c5c:	059b      	lsls	r3, r3, #22
 8009c5e:	d402      	bmi.n	8009c66 <_fclose_r+0x36>
 8009c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c62:	f000 ff3b 	bl	800aadc <__retarget_lock_acquire_recursive>
 8009c66:	220c      	movs	r2, #12
 8009c68:	5ea3      	ldrsh	r3, [r4, r2]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d111      	bne.n	8009c92 <_fclose_r+0x62>
 8009c6e:	2601      	movs	r6, #1
 8009c70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c72:	401e      	ands	r6, r3
 8009c74:	d1e0      	bne.n	8009c38 <_fclose_r+0x8>
 8009c76:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c78:	f000 ff31 	bl	800aade <__retarget_lock_release_recursive>
 8009c7c:	e7dd      	b.n	8009c3a <_fclose_r+0xa>
 8009c7e:	4b23      	ldr	r3, [pc, #140]	; (8009d0c <_fclose_r+0xdc>)
 8009c80:	429c      	cmp	r4, r3
 8009c82:	d101      	bne.n	8009c88 <_fclose_r+0x58>
 8009c84:	68ac      	ldr	r4, [r5, #8]
 8009c86:	e7e5      	b.n	8009c54 <_fclose_r+0x24>
 8009c88:	4b21      	ldr	r3, [pc, #132]	; (8009d10 <_fclose_r+0xe0>)
 8009c8a:	429c      	cmp	r4, r3
 8009c8c:	d1e2      	bne.n	8009c54 <_fclose_r+0x24>
 8009c8e:	68ec      	ldr	r4, [r5, #12]
 8009c90:	e7e0      	b.n	8009c54 <_fclose_r+0x24>
 8009c92:	0021      	movs	r1, r4
 8009c94:	0028      	movs	r0, r5
 8009c96:	f000 f847 	bl	8009d28 <__sflush_r>
 8009c9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009c9c:	0006      	movs	r6, r0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d006      	beq.n	8009cb0 <_fclose_r+0x80>
 8009ca2:	6a21      	ldr	r1, [r4, #32]
 8009ca4:	0028      	movs	r0, r5
 8009ca6:	4798      	blx	r3
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	da01      	bge.n	8009cb0 <_fclose_r+0x80>
 8009cac:	2601      	movs	r6, #1
 8009cae:	4276      	negs	r6, r6
 8009cb0:	89a3      	ldrh	r3, [r4, #12]
 8009cb2:	061b      	lsls	r3, r3, #24
 8009cb4:	d503      	bpl.n	8009cbe <_fclose_r+0x8e>
 8009cb6:	6921      	ldr	r1, [r4, #16]
 8009cb8:	0028      	movs	r0, r5
 8009cba:	f000 fb01 	bl	800a2c0 <_free_r>
 8009cbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cc0:	2900      	cmp	r1, #0
 8009cc2:	d008      	beq.n	8009cd6 <_fclose_r+0xa6>
 8009cc4:	0023      	movs	r3, r4
 8009cc6:	3344      	adds	r3, #68	; 0x44
 8009cc8:	4299      	cmp	r1, r3
 8009cca:	d002      	beq.n	8009cd2 <_fclose_r+0xa2>
 8009ccc:	0028      	movs	r0, r5
 8009cce:	f000 faf7 	bl	800a2c0 <_free_r>
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	6363      	str	r3, [r4, #52]	; 0x34
 8009cd6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009cd8:	2900      	cmp	r1, #0
 8009cda:	d004      	beq.n	8009ce6 <_fclose_r+0xb6>
 8009cdc:	0028      	movs	r0, r5
 8009cde:	f000 faef 	bl	800a2c0 <_free_r>
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	64a3      	str	r3, [r4, #72]	; 0x48
 8009ce6:	f000 f999 	bl	800a01c <__sfp_lock_acquire>
 8009cea:	2300      	movs	r3, #0
 8009cec:	81a3      	strh	r3, [r4, #12]
 8009cee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009cf0:	07db      	lsls	r3, r3, #31
 8009cf2:	d402      	bmi.n	8009cfa <_fclose_r+0xca>
 8009cf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cf6:	f000 fef2 	bl	800aade <__retarget_lock_release_recursive>
 8009cfa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cfc:	f000 feed 	bl	800aada <__retarget_lock_close_recursive>
 8009d00:	f000 f994 	bl	800a02c <__sfp_lock_release>
 8009d04:	e799      	b.n	8009c3a <_fclose_r+0xa>
 8009d06:	46c0      	nop			; (mov r8, r8)
 8009d08:	08010690 	.word	0x08010690
 8009d0c:	080106b0 	.word	0x080106b0
 8009d10:	08010670 	.word	0x08010670

08009d14 <fclose>:
 8009d14:	b510      	push	{r4, lr}
 8009d16:	4b03      	ldr	r3, [pc, #12]	; (8009d24 <fclose+0x10>)
 8009d18:	0001      	movs	r1, r0
 8009d1a:	6818      	ldr	r0, [r3, #0]
 8009d1c:	f7ff ff88 	bl	8009c30 <_fclose_r>
 8009d20:	bd10      	pop	{r4, pc}
 8009d22:	46c0      	nop			; (mov r8, r8)
 8009d24:	200001d8 	.word	0x200001d8

08009d28 <__sflush_r>:
 8009d28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d2a:	220c      	movs	r2, #12
 8009d2c:	5e8b      	ldrsh	r3, [r1, r2]
 8009d2e:	000c      	movs	r4, r1
 8009d30:	b299      	uxth	r1, r3
 8009d32:	0005      	movs	r5, r0
 8009d34:	070a      	lsls	r2, r1, #28
 8009d36:	d500      	bpl.n	8009d3a <__sflush_r+0x12>
 8009d38:	e068      	b.n	8009e0c <__sflush_r+0xe4>
 8009d3a:	2280      	movs	r2, #128	; 0x80
 8009d3c:	0112      	lsls	r2, r2, #4
 8009d3e:	431a      	orrs	r2, r3
 8009d40:	6863      	ldr	r3, [r4, #4]
 8009d42:	81a2      	strh	r2, [r4, #12]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	dc04      	bgt.n	8009d52 <__sflush_r+0x2a>
 8009d48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	dc01      	bgt.n	8009d52 <__sflush_r+0x2a>
 8009d4e:	2000      	movs	r0, #0
 8009d50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009d52:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009d54:	2f00      	cmp	r7, #0
 8009d56:	d0fa      	beq.n	8009d4e <__sflush_r+0x26>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	682e      	ldr	r6, [r5, #0]
 8009d5c:	602b      	str	r3, [r5, #0]
 8009d5e:	2380      	movs	r3, #128	; 0x80
 8009d60:	015b      	lsls	r3, r3, #5
 8009d62:	401a      	ands	r2, r3
 8009d64:	d038      	beq.n	8009dd8 <__sflush_r+0xb0>
 8009d66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d68:	89a3      	ldrh	r3, [r4, #12]
 8009d6a:	075b      	lsls	r3, r3, #29
 8009d6c:	d506      	bpl.n	8009d7c <__sflush_r+0x54>
 8009d6e:	6863      	ldr	r3, [r4, #4]
 8009d70:	1ac0      	subs	r0, r0, r3
 8009d72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d001      	beq.n	8009d7c <__sflush_r+0x54>
 8009d78:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d7a:	1ac0      	subs	r0, r0, r3
 8009d7c:	0002      	movs	r2, r0
 8009d7e:	6a21      	ldr	r1, [r4, #32]
 8009d80:	2300      	movs	r3, #0
 8009d82:	0028      	movs	r0, r5
 8009d84:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009d86:	47b8      	blx	r7
 8009d88:	89a1      	ldrh	r1, [r4, #12]
 8009d8a:	1c43      	adds	r3, r0, #1
 8009d8c:	d106      	bne.n	8009d9c <__sflush_r+0x74>
 8009d8e:	682b      	ldr	r3, [r5, #0]
 8009d90:	2b1d      	cmp	r3, #29
 8009d92:	d835      	bhi.n	8009e00 <__sflush_r+0xd8>
 8009d94:	4a2e      	ldr	r2, [pc, #184]	; (8009e50 <__sflush_r+0x128>)
 8009d96:	40da      	lsrs	r2, r3
 8009d98:	07d3      	lsls	r3, r2, #31
 8009d9a:	d531      	bpl.n	8009e00 <__sflush_r+0xd8>
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	4b2d      	ldr	r3, [pc, #180]	; (8009e54 <__sflush_r+0x12c>)
 8009da0:	6062      	str	r2, [r4, #4]
 8009da2:	400b      	ands	r3, r1
 8009da4:	6922      	ldr	r2, [r4, #16]
 8009da6:	b21b      	sxth	r3, r3
 8009da8:	81a3      	strh	r3, [r4, #12]
 8009daa:	6022      	str	r2, [r4, #0]
 8009dac:	04db      	lsls	r3, r3, #19
 8009dae:	d505      	bpl.n	8009dbc <__sflush_r+0x94>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	d102      	bne.n	8009dba <__sflush_r+0x92>
 8009db4:	682b      	ldr	r3, [r5, #0]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d100      	bne.n	8009dbc <__sflush_r+0x94>
 8009dba:	6560      	str	r0, [r4, #84]	; 0x54
 8009dbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009dbe:	602e      	str	r6, [r5, #0]
 8009dc0:	2900      	cmp	r1, #0
 8009dc2:	d0c4      	beq.n	8009d4e <__sflush_r+0x26>
 8009dc4:	0023      	movs	r3, r4
 8009dc6:	3344      	adds	r3, #68	; 0x44
 8009dc8:	4299      	cmp	r1, r3
 8009dca:	d002      	beq.n	8009dd2 <__sflush_r+0xaa>
 8009dcc:	0028      	movs	r0, r5
 8009dce:	f000 fa77 	bl	800a2c0 <_free_r>
 8009dd2:	2000      	movs	r0, #0
 8009dd4:	6360      	str	r0, [r4, #52]	; 0x34
 8009dd6:	e7bb      	b.n	8009d50 <__sflush_r+0x28>
 8009dd8:	2301      	movs	r3, #1
 8009dda:	6a21      	ldr	r1, [r4, #32]
 8009ddc:	0028      	movs	r0, r5
 8009dde:	47b8      	blx	r7
 8009de0:	1c43      	adds	r3, r0, #1
 8009de2:	d1c1      	bne.n	8009d68 <__sflush_r+0x40>
 8009de4:	682b      	ldr	r3, [r5, #0]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d0be      	beq.n	8009d68 <__sflush_r+0x40>
 8009dea:	2b1d      	cmp	r3, #29
 8009dec:	d001      	beq.n	8009df2 <__sflush_r+0xca>
 8009dee:	2b16      	cmp	r3, #22
 8009df0:	d101      	bne.n	8009df6 <__sflush_r+0xce>
 8009df2:	602e      	str	r6, [r5, #0]
 8009df4:	e7ab      	b.n	8009d4e <__sflush_r+0x26>
 8009df6:	2340      	movs	r3, #64	; 0x40
 8009df8:	89a2      	ldrh	r2, [r4, #12]
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	81a3      	strh	r3, [r4, #12]
 8009dfe:	e7a7      	b.n	8009d50 <__sflush_r+0x28>
 8009e00:	2340      	movs	r3, #64	; 0x40
 8009e02:	430b      	orrs	r3, r1
 8009e04:	2001      	movs	r0, #1
 8009e06:	81a3      	strh	r3, [r4, #12]
 8009e08:	4240      	negs	r0, r0
 8009e0a:	e7a1      	b.n	8009d50 <__sflush_r+0x28>
 8009e0c:	6927      	ldr	r7, [r4, #16]
 8009e0e:	2f00      	cmp	r7, #0
 8009e10:	d09d      	beq.n	8009d4e <__sflush_r+0x26>
 8009e12:	6823      	ldr	r3, [r4, #0]
 8009e14:	6027      	str	r7, [r4, #0]
 8009e16:	1bdb      	subs	r3, r3, r7
 8009e18:	9301      	str	r3, [sp, #4]
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	078a      	lsls	r2, r1, #30
 8009e1e:	d100      	bne.n	8009e22 <__sflush_r+0xfa>
 8009e20:	6963      	ldr	r3, [r4, #20]
 8009e22:	60a3      	str	r3, [r4, #8]
 8009e24:	9b01      	ldr	r3, [sp, #4]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	dc00      	bgt.n	8009e2c <__sflush_r+0x104>
 8009e2a:	e790      	b.n	8009d4e <__sflush_r+0x26>
 8009e2c:	9b01      	ldr	r3, [sp, #4]
 8009e2e:	003a      	movs	r2, r7
 8009e30:	6a21      	ldr	r1, [r4, #32]
 8009e32:	0028      	movs	r0, r5
 8009e34:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e36:	47b0      	blx	r6
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	dc03      	bgt.n	8009e44 <__sflush_r+0x11c>
 8009e3c:	2340      	movs	r3, #64	; 0x40
 8009e3e:	89a2      	ldrh	r2, [r4, #12]
 8009e40:	4313      	orrs	r3, r2
 8009e42:	e7df      	b.n	8009e04 <__sflush_r+0xdc>
 8009e44:	9b01      	ldr	r3, [sp, #4]
 8009e46:	183f      	adds	r7, r7, r0
 8009e48:	1a1b      	subs	r3, r3, r0
 8009e4a:	9301      	str	r3, [sp, #4]
 8009e4c:	e7ea      	b.n	8009e24 <__sflush_r+0xfc>
 8009e4e:	46c0      	nop			; (mov r8, r8)
 8009e50:	20400001 	.word	0x20400001
 8009e54:	fffff7ff 	.word	0xfffff7ff

08009e58 <_fflush_r>:
 8009e58:	690b      	ldr	r3, [r1, #16]
 8009e5a:	b570      	push	{r4, r5, r6, lr}
 8009e5c:	0005      	movs	r5, r0
 8009e5e:	000c      	movs	r4, r1
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d102      	bne.n	8009e6a <_fflush_r+0x12>
 8009e64:	2500      	movs	r5, #0
 8009e66:	0028      	movs	r0, r5
 8009e68:	bd70      	pop	{r4, r5, r6, pc}
 8009e6a:	2800      	cmp	r0, #0
 8009e6c:	d004      	beq.n	8009e78 <_fflush_r+0x20>
 8009e6e:	6983      	ldr	r3, [r0, #24]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d101      	bne.n	8009e78 <_fflush_r+0x20>
 8009e74:	f000 f8f2 	bl	800a05c <__sinit>
 8009e78:	4b14      	ldr	r3, [pc, #80]	; (8009ecc <_fflush_r+0x74>)
 8009e7a:	429c      	cmp	r4, r3
 8009e7c:	d11b      	bne.n	8009eb6 <_fflush_r+0x5e>
 8009e7e:	686c      	ldr	r4, [r5, #4]
 8009e80:	220c      	movs	r2, #12
 8009e82:	5ea3      	ldrsh	r3, [r4, r2]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d0ed      	beq.n	8009e64 <_fflush_r+0xc>
 8009e88:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e8a:	07d2      	lsls	r2, r2, #31
 8009e8c:	d404      	bmi.n	8009e98 <_fflush_r+0x40>
 8009e8e:	059b      	lsls	r3, r3, #22
 8009e90:	d402      	bmi.n	8009e98 <_fflush_r+0x40>
 8009e92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e94:	f000 fe22 	bl	800aadc <__retarget_lock_acquire_recursive>
 8009e98:	0028      	movs	r0, r5
 8009e9a:	0021      	movs	r1, r4
 8009e9c:	f7ff ff44 	bl	8009d28 <__sflush_r>
 8009ea0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ea2:	0005      	movs	r5, r0
 8009ea4:	07db      	lsls	r3, r3, #31
 8009ea6:	d4de      	bmi.n	8009e66 <_fflush_r+0xe>
 8009ea8:	89a3      	ldrh	r3, [r4, #12]
 8009eaa:	059b      	lsls	r3, r3, #22
 8009eac:	d4db      	bmi.n	8009e66 <_fflush_r+0xe>
 8009eae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009eb0:	f000 fe15 	bl	800aade <__retarget_lock_release_recursive>
 8009eb4:	e7d7      	b.n	8009e66 <_fflush_r+0xe>
 8009eb6:	4b06      	ldr	r3, [pc, #24]	; (8009ed0 <_fflush_r+0x78>)
 8009eb8:	429c      	cmp	r4, r3
 8009eba:	d101      	bne.n	8009ec0 <_fflush_r+0x68>
 8009ebc:	68ac      	ldr	r4, [r5, #8]
 8009ebe:	e7df      	b.n	8009e80 <_fflush_r+0x28>
 8009ec0:	4b04      	ldr	r3, [pc, #16]	; (8009ed4 <_fflush_r+0x7c>)
 8009ec2:	429c      	cmp	r4, r3
 8009ec4:	d1dc      	bne.n	8009e80 <_fflush_r+0x28>
 8009ec6:	68ec      	ldr	r4, [r5, #12]
 8009ec8:	e7da      	b.n	8009e80 <_fflush_r+0x28>
 8009eca:	46c0      	nop			; (mov r8, r8)
 8009ecc:	08010690 	.word	0x08010690
 8009ed0:	080106b0 	.word	0x080106b0
 8009ed4:	08010670 	.word	0x08010670

08009ed8 <fflush>:
 8009ed8:	b510      	push	{r4, lr}
 8009eda:	1e01      	subs	r1, r0, #0
 8009edc:	d105      	bne.n	8009eea <fflush+0x12>
 8009ede:	4b05      	ldr	r3, [pc, #20]	; (8009ef4 <fflush+0x1c>)
 8009ee0:	4905      	ldr	r1, [pc, #20]	; (8009ef8 <fflush+0x20>)
 8009ee2:	6818      	ldr	r0, [r3, #0]
 8009ee4:	f000 fdb2 	bl	800aa4c <_fwalk_reent>
 8009ee8:	bd10      	pop	{r4, pc}
 8009eea:	4b04      	ldr	r3, [pc, #16]	; (8009efc <fflush+0x24>)
 8009eec:	6818      	ldr	r0, [r3, #0]
 8009eee:	f7ff ffb3 	bl	8009e58 <_fflush_r>
 8009ef2:	e7f9      	b.n	8009ee8 <fflush+0x10>
 8009ef4:	080106d0 	.word	0x080106d0
 8009ef8:	08009e59 	.word	0x08009e59
 8009efc:	200001d8 	.word	0x200001d8

08009f00 <_fgetc_r>:
 8009f00:	b570      	push	{r4, r5, r6, lr}
 8009f02:	0005      	movs	r5, r0
 8009f04:	000c      	movs	r4, r1
 8009f06:	2800      	cmp	r0, #0
 8009f08:	d004      	beq.n	8009f14 <_fgetc_r+0x14>
 8009f0a:	6983      	ldr	r3, [r0, #24]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d101      	bne.n	8009f14 <_fgetc_r+0x14>
 8009f10:	f000 f8a4 	bl	800a05c <__sinit>
 8009f14:	4b18      	ldr	r3, [pc, #96]	; (8009f78 <_fgetc_r+0x78>)
 8009f16:	429c      	cmp	r4, r3
 8009f18:	d11e      	bne.n	8009f58 <_fgetc_r+0x58>
 8009f1a:	686c      	ldr	r4, [r5, #4]
 8009f1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f1e:	07db      	lsls	r3, r3, #31
 8009f20:	d405      	bmi.n	8009f2e <_fgetc_r+0x2e>
 8009f22:	89a3      	ldrh	r3, [r4, #12]
 8009f24:	059b      	lsls	r3, r3, #22
 8009f26:	d402      	bmi.n	8009f2e <_fgetc_r+0x2e>
 8009f28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f2a:	f000 fdd7 	bl	800aadc <__retarget_lock_acquire_recursive>
 8009f2e:	6863      	ldr	r3, [r4, #4]
 8009f30:	3b01      	subs	r3, #1
 8009f32:	6063      	str	r3, [r4, #4]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	da19      	bge.n	8009f6c <_fgetc_r+0x6c>
 8009f38:	0028      	movs	r0, r5
 8009f3a:	0021      	movs	r1, r4
 8009f3c:	f001 fac4 	bl	800b4c8 <__srget_r>
 8009f40:	0005      	movs	r5, r0
 8009f42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f44:	07db      	lsls	r3, r3, #31
 8009f46:	d405      	bmi.n	8009f54 <_fgetc_r+0x54>
 8009f48:	89a3      	ldrh	r3, [r4, #12]
 8009f4a:	059b      	lsls	r3, r3, #22
 8009f4c:	d402      	bmi.n	8009f54 <_fgetc_r+0x54>
 8009f4e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f50:	f000 fdc5 	bl	800aade <__retarget_lock_release_recursive>
 8009f54:	0028      	movs	r0, r5
 8009f56:	bd70      	pop	{r4, r5, r6, pc}
 8009f58:	4b08      	ldr	r3, [pc, #32]	; (8009f7c <_fgetc_r+0x7c>)
 8009f5a:	429c      	cmp	r4, r3
 8009f5c:	d101      	bne.n	8009f62 <_fgetc_r+0x62>
 8009f5e:	68ac      	ldr	r4, [r5, #8]
 8009f60:	e7dc      	b.n	8009f1c <_fgetc_r+0x1c>
 8009f62:	4b07      	ldr	r3, [pc, #28]	; (8009f80 <_fgetc_r+0x80>)
 8009f64:	429c      	cmp	r4, r3
 8009f66:	d1d9      	bne.n	8009f1c <_fgetc_r+0x1c>
 8009f68:	68ec      	ldr	r4, [r5, #12]
 8009f6a:	e7d7      	b.n	8009f1c <_fgetc_r+0x1c>
 8009f6c:	6823      	ldr	r3, [r4, #0]
 8009f6e:	1c5a      	adds	r2, r3, #1
 8009f70:	6022      	str	r2, [r4, #0]
 8009f72:	781d      	ldrb	r5, [r3, #0]
 8009f74:	e7e5      	b.n	8009f42 <_fgetc_r+0x42>
 8009f76:	46c0      	nop			; (mov r8, r8)
 8009f78:	08010690 	.word	0x08010690
 8009f7c:	080106b0 	.word	0x080106b0
 8009f80:	08010670 	.word	0x08010670

08009f84 <fgetc>:
 8009f84:	b510      	push	{r4, lr}
 8009f86:	4b03      	ldr	r3, [pc, #12]	; (8009f94 <fgetc+0x10>)
 8009f88:	0001      	movs	r1, r0
 8009f8a:	6818      	ldr	r0, [r3, #0]
 8009f8c:	f7ff ffb8 	bl	8009f00 <_fgetc_r>
 8009f90:	bd10      	pop	{r4, pc}
 8009f92:	46c0      	nop			; (mov r8, r8)
 8009f94:	200001d8 	.word	0x200001d8

08009f98 <_cleanup_r>:
 8009f98:	b510      	push	{r4, lr}
 8009f9a:	4902      	ldr	r1, [pc, #8]	; (8009fa4 <_cleanup_r+0xc>)
 8009f9c:	f000 fd56 	bl	800aa4c <_fwalk_reent>
 8009fa0:	bd10      	pop	{r4, pc}
 8009fa2:	46c0      	nop			; (mov r8, r8)
 8009fa4:	08009c31 	.word	0x08009c31

08009fa8 <std.isra.0>:
 8009fa8:	2300      	movs	r3, #0
 8009faa:	b510      	push	{r4, lr}
 8009fac:	0004      	movs	r4, r0
 8009fae:	6003      	str	r3, [r0, #0]
 8009fb0:	6043      	str	r3, [r0, #4]
 8009fb2:	6083      	str	r3, [r0, #8]
 8009fb4:	8181      	strh	r1, [r0, #12]
 8009fb6:	6643      	str	r3, [r0, #100]	; 0x64
 8009fb8:	81c2      	strh	r2, [r0, #14]
 8009fba:	6103      	str	r3, [r0, #16]
 8009fbc:	6143      	str	r3, [r0, #20]
 8009fbe:	6183      	str	r3, [r0, #24]
 8009fc0:	0019      	movs	r1, r3
 8009fc2:	2208      	movs	r2, #8
 8009fc4:	305c      	adds	r0, #92	; 0x5c
 8009fc6:	f001 f83d 	bl	800b044 <memset>
 8009fca:	4b05      	ldr	r3, [pc, #20]	; (8009fe0 <std.isra.0+0x38>)
 8009fcc:	6224      	str	r4, [r4, #32]
 8009fce:	6263      	str	r3, [r4, #36]	; 0x24
 8009fd0:	4b04      	ldr	r3, [pc, #16]	; (8009fe4 <std.isra.0+0x3c>)
 8009fd2:	62a3      	str	r3, [r4, #40]	; 0x28
 8009fd4:	4b04      	ldr	r3, [pc, #16]	; (8009fe8 <std.isra.0+0x40>)
 8009fd6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009fd8:	4b04      	ldr	r3, [pc, #16]	; (8009fec <std.isra.0+0x44>)
 8009fda:	6323      	str	r3, [r4, #48]	; 0x30
 8009fdc:	bd10      	pop	{r4, pc}
 8009fde:	46c0      	nop			; (mov r8, r8)
 8009fe0:	0800b6fd 	.word	0x0800b6fd
 8009fe4:	0800b725 	.word	0x0800b725
 8009fe8:	0800b75d 	.word	0x0800b75d
 8009fec:	0800b789 	.word	0x0800b789

08009ff0 <__sfmoreglue>:
 8009ff0:	b570      	push	{r4, r5, r6, lr}
 8009ff2:	2568      	movs	r5, #104	; 0x68
 8009ff4:	1e4a      	subs	r2, r1, #1
 8009ff6:	4355      	muls	r5, r2
 8009ff8:	000e      	movs	r6, r1
 8009ffa:	0029      	movs	r1, r5
 8009ffc:	3174      	adds	r1, #116	; 0x74
 8009ffe:	f000 fdf7 	bl	800abf0 <_malloc_r>
 800a002:	1e04      	subs	r4, r0, #0
 800a004:	d008      	beq.n	800a018 <__sfmoreglue+0x28>
 800a006:	2100      	movs	r1, #0
 800a008:	002a      	movs	r2, r5
 800a00a:	6001      	str	r1, [r0, #0]
 800a00c:	6046      	str	r6, [r0, #4]
 800a00e:	300c      	adds	r0, #12
 800a010:	60a0      	str	r0, [r4, #8]
 800a012:	3268      	adds	r2, #104	; 0x68
 800a014:	f001 f816 	bl	800b044 <memset>
 800a018:	0020      	movs	r0, r4
 800a01a:	bd70      	pop	{r4, r5, r6, pc}

0800a01c <__sfp_lock_acquire>:
 800a01c:	b510      	push	{r4, lr}
 800a01e:	4802      	ldr	r0, [pc, #8]	; (800a028 <__sfp_lock_acquire+0xc>)
 800a020:	f000 fd5c 	bl	800aadc <__retarget_lock_acquire_recursive>
 800a024:	bd10      	pop	{r4, pc}
 800a026:	46c0      	nop			; (mov r8, r8)
 800a028:	200010d0 	.word	0x200010d0

0800a02c <__sfp_lock_release>:
 800a02c:	b510      	push	{r4, lr}
 800a02e:	4802      	ldr	r0, [pc, #8]	; (800a038 <__sfp_lock_release+0xc>)
 800a030:	f000 fd55 	bl	800aade <__retarget_lock_release_recursive>
 800a034:	bd10      	pop	{r4, pc}
 800a036:	46c0      	nop			; (mov r8, r8)
 800a038:	200010d0 	.word	0x200010d0

0800a03c <__sinit_lock_acquire>:
 800a03c:	b510      	push	{r4, lr}
 800a03e:	4802      	ldr	r0, [pc, #8]	; (800a048 <__sinit_lock_acquire+0xc>)
 800a040:	f000 fd4c 	bl	800aadc <__retarget_lock_acquire_recursive>
 800a044:	bd10      	pop	{r4, pc}
 800a046:	46c0      	nop			; (mov r8, r8)
 800a048:	200010cb 	.word	0x200010cb

0800a04c <__sinit_lock_release>:
 800a04c:	b510      	push	{r4, lr}
 800a04e:	4802      	ldr	r0, [pc, #8]	; (800a058 <__sinit_lock_release+0xc>)
 800a050:	f000 fd45 	bl	800aade <__retarget_lock_release_recursive>
 800a054:	bd10      	pop	{r4, pc}
 800a056:	46c0      	nop			; (mov r8, r8)
 800a058:	200010cb 	.word	0x200010cb

0800a05c <__sinit>:
 800a05c:	b513      	push	{r0, r1, r4, lr}
 800a05e:	0004      	movs	r4, r0
 800a060:	f7ff ffec 	bl	800a03c <__sinit_lock_acquire>
 800a064:	69a3      	ldr	r3, [r4, #24]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d002      	beq.n	800a070 <__sinit+0x14>
 800a06a:	f7ff ffef 	bl	800a04c <__sinit_lock_release>
 800a06e:	bd13      	pop	{r0, r1, r4, pc}
 800a070:	4a15      	ldr	r2, [pc, #84]	; (800a0c8 <__sinit+0x6c>)
 800a072:	62a2      	str	r2, [r4, #40]	; 0x28
 800a074:	0022      	movs	r2, r4
 800a076:	32d8      	adds	r2, #216	; 0xd8
 800a078:	6013      	str	r3, [r2, #0]
 800a07a:	6053      	str	r3, [r2, #4]
 800a07c:	6093      	str	r3, [r2, #8]
 800a07e:	4b13      	ldr	r3, [pc, #76]	; (800a0cc <__sinit+0x70>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	9301      	str	r3, [sp, #4]
 800a084:	429c      	cmp	r4, r3
 800a086:	d101      	bne.n	800a08c <__sinit+0x30>
 800a088:	2301      	movs	r3, #1
 800a08a:	61a3      	str	r3, [r4, #24]
 800a08c:	0020      	movs	r0, r4
 800a08e:	f000 f81f 	bl	800a0d0 <__sfp>
 800a092:	6060      	str	r0, [r4, #4]
 800a094:	0020      	movs	r0, r4
 800a096:	f000 f81b 	bl	800a0d0 <__sfp>
 800a09a:	60a0      	str	r0, [r4, #8]
 800a09c:	0020      	movs	r0, r4
 800a09e:	f000 f817 	bl	800a0d0 <__sfp>
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	60e0      	str	r0, [r4, #12]
 800a0a6:	2104      	movs	r1, #4
 800a0a8:	6860      	ldr	r0, [r4, #4]
 800a0aa:	f7ff ff7d 	bl	8009fa8 <std.isra.0>
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	2109      	movs	r1, #9
 800a0b2:	68a0      	ldr	r0, [r4, #8]
 800a0b4:	f7ff ff78 	bl	8009fa8 <std.isra.0>
 800a0b8:	2202      	movs	r2, #2
 800a0ba:	2112      	movs	r1, #18
 800a0bc:	68e0      	ldr	r0, [r4, #12]
 800a0be:	f7ff ff73 	bl	8009fa8 <std.isra.0>
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	61a3      	str	r3, [r4, #24]
 800a0c6:	e7d0      	b.n	800a06a <__sinit+0xe>
 800a0c8:	08009f99 	.word	0x08009f99
 800a0cc:	080106d0 	.word	0x080106d0

0800a0d0 <__sfp>:
 800a0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0d2:	0007      	movs	r7, r0
 800a0d4:	f7ff ffa2 	bl	800a01c <__sfp_lock_acquire>
 800a0d8:	4b20      	ldr	r3, [pc, #128]	; (800a15c <__sfp+0x8c>)
 800a0da:	681e      	ldr	r6, [r3, #0]
 800a0dc:	69b3      	ldr	r3, [r6, #24]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d102      	bne.n	800a0e8 <__sfp+0x18>
 800a0e2:	0030      	movs	r0, r6
 800a0e4:	f7ff ffba 	bl	800a05c <__sinit>
 800a0e8:	36d8      	adds	r6, #216	; 0xd8
 800a0ea:	68b4      	ldr	r4, [r6, #8]
 800a0ec:	6873      	ldr	r3, [r6, #4]
 800a0ee:	3b01      	subs	r3, #1
 800a0f0:	d504      	bpl.n	800a0fc <__sfp+0x2c>
 800a0f2:	6833      	ldr	r3, [r6, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d007      	beq.n	800a108 <__sfp+0x38>
 800a0f8:	6836      	ldr	r6, [r6, #0]
 800a0fa:	e7f6      	b.n	800a0ea <__sfp+0x1a>
 800a0fc:	220c      	movs	r2, #12
 800a0fe:	5ea5      	ldrsh	r5, [r4, r2]
 800a100:	2d00      	cmp	r5, #0
 800a102:	d00e      	beq.n	800a122 <__sfp+0x52>
 800a104:	3468      	adds	r4, #104	; 0x68
 800a106:	e7f2      	b.n	800a0ee <__sfp+0x1e>
 800a108:	2104      	movs	r1, #4
 800a10a:	0038      	movs	r0, r7
 800a10c:	f7ff ff70 	bl	8009ff0 <__sfmoreglue>
 800a110:	1e04      	subs	r4, r0, #0
 800a112:	6030      	str	r0, [r6, #0]
 800a114:	d1f0      	bne.n	800a0f8 <__sfp+0x28>
 800a116:	f7ff ff89 	bl	800a02c <__sfp_lock_release>
 800a11a:	230c      	movs	r3, #12
 800a11c:	603b      	str	r3, [r7, #0]
 800a11e:	0020      	movs	r0, r4
 800a120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a122:	2301      	movs	r3, #1
 800a124:	0020      	movs	r0, r4
 800a126:	425b      	negs	r3, r3
 800a128:	81e3      	strh	r3, [r4, #14]
 800a12a:	3302      	adds	r3, #2
 800a12c:	81a3      	strh	r3, [r4, #12]
 800a12e:	3058      	adds	r0, #88	; 0x58
 800a130:	6665      	str	r5, [r4, #100]	; 0x64
 800a132:	f000 fcd1 	bl	800aad8 <__retarget_lock_init_recursive>
 800a136:	f7ff ff79 	bl	800a02c <__sfp_lock_release>
 800a13a:	0020      	movs	r0, r4
 800a13c:	6025      	str	r5, [r4, #0]
 800a13e:	60a5      	str	r5, [r4, #8]
 800a140:	6065      	str	r5, [r4, #4]
 800a142:	6125      	str	r5, [r4, #16]
 800a144:	6165      	str	r5, [r4, #20]
 800a146:	61a5      	str	r5, [r4, #24]
 800a148:	2208      	movs	r2, #8
 800a14a:	0029      	movs	r1, r5
 800a14c:	305c      	adds	r0, #92	; 0x5c
 800a14e:	f000 ff79 	bl	800b044 <memset>
 800a152:	6365      	str	r5, [r4, #52]	; 0x34
 800a154:	63a5      	str	r5, [r4, #56]	; 0x38
 800a156:	64a5      	str	r5, [r4, #72]	; 0x48
 800a158:	64e5      	str	r5, [r4, #76]	; 0x4c
 800a15a:	e7e0      	b.n	800a11e <__sfp+0x4e>
 800a15c:	080106d0 	.word	0x080106d0

0800a160 <_fopen_r>:
 800a160:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a162:	000f      	movs	r7, r1
 800a164:	0011      	movs	r1, r2
 800a166:	aa01      	add	r2, sp, #4
 800a168:	0005      	movs	r5, r0
 800a16a:	f003 fcc5 	bl	800daf8 <__sflags>
 800a16e:	1e06      	subs	r6, r0, #0
 800a170:	d102      	bne.n	800a178 <_fopen_r+0x18>
 800a172:	2400      	movs	r4, #0
 800a174:	0020      	movs	r0, r4
 800a176:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a178:	0028      	movs	r0, r5
 800a17a:	f7ff ffa9 	bl	800a0d0 <__sfp>
 800a17e:	1e04      	subs	r4, r0, #0
 800a180:	d0f7      	beq.n	800a172 <_fopen_r+0x12>
 800a182:	23db      	movs	r3, #219	; 0xdb
 800a184:	0039      	movs	r1, r7
 800a186:	005b      	lsls	r3, r3, #1
 800a188:	9a01      	ldr	r2, [sp, #4]
 800a18a:	0028      	movs	r0, r5
 800a18c:	f000 ff62 	bl	800b054 <_open_r>
 800a190:	1e07      	subs	r7, r0, #0
 800a192:	da09      	bge.n	800a1a8 <_fopen_r+0x48>
 800a194:	2500      	movs	r5, #0
 800a196:	f7ff ff41 	bl	800a01c <__sfp_lock_acquire>
 800a19a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a19c:	81a5      	strh	r5, [r4, #12]
 800a19e:	f000 fc9c 	bl	800aada <__retarget_lock_close_recursive>
 800a1a2:	f7ff ff43 	bl	800a02c <__sfp_lock_release>
 800a1a6:	e7e4      	b.n	800a172 <_fopen_r+0x12>
 800a1a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1aa:	07db      	lsls	r3, r3, #31
 800a1ac:	d405      	bmi.n	800a1ba <_fopen_r+0x5a>
 800a1ae:	89a3      	ldrh	r3, [r4, #12]
 800a1b0:	059b      	lsls	r3, r3, #22
 800a1b2:	d402      	bmi.n	800a1ba <_fopen_r+0x5a>
 800a1b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1b6:	f000 fc91 	bl	800aadc <__retarget_lock_acquire_recursive>
 800a1ba:	4b0e      	ldr	r3, [pc, #56]	; (800a1f4 <_fopen_r+0x94>)
 800a1bc:	81e7      	strh	r7, [r4, #14]
 800a1be:	6263      	str	r3, [r4, #36]	; 0x24
 800a1c0:	4b0d      	ldr	r3, [pc, #52]	; (800a1f8 <_fopen_r+0x98>)
 800a1c2:	81a6      	strh	r6, [r4, #12]
 800a1c4:	62a3      	str	r3, [r4, #40]	; 0x28
 800a1c6:	4b0d      	ldr	r3, [pc, #52]	; (800a1fc <_fopen_r+0x9c>)
 800a1c8:	6224      	str	r4, [r4, #32]
 800a1ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a1cc:	4b0c      	ldr	r3, [pc, #48]	; (800a200 <_fopen_r+0xa0>)
 800a1ce:	6323      	str	r3, [r4, #48]	; 0x30
 800a1d0:	05f3      	lsls	r3, r6, #23
 800a1d2:	d505      	bpl.n	800a1e0 <_fopen_r+0x80>
 800a1d4:	2302      	movs	r3, #2
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	0021      	movs	r1, r4
 800a1da:	0028      	movs	r0, r5
 800a1dc:	f000 f924 	bl	800a428 <_fseek_r>
 800a1e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1e2:	07db      	lsls	r3, r3, #31
 800a1e4:	d4c6      	bmi.n	800a174 <_fopen_r+0x14>
 800a1e6:	89a3      	ldrh	r3, [r4, #12]
 800a1e8:	059b      	lsls	r3, r3, #22
 800a1ea:	d4c3      	bmi.n	800a174 <_fopen_r+0x14>
 800a1ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1ee:	f000 fc76 	bl	800aade <__retarget_lock_release_recursive>
 800a1f2:	e7bf      	b.n	800a174 <_fopen_r+0x14>
 800a1f4:	0800b6fd 	.word	0x0800b6fd
 800a1f8:	0800b725 	.word	0x0800b725
 800a1fc:	0800b75d 	.word	0x0800b75d
 800a200:	0800b789 	.word	0x0800b789

0800a204 <fopen>:
 800a204:	b510      	push	{r4, lr}
 800a206:	4b03      	ldr	r3, [pc, #12]	; (800a214 <fopen+0x10>)
 800a208:	000a      	movs	r2, r1
 800a20a:	0001      	movs	r1, r0
 800a20c:	6818      	ldr	r0, [r3, #0]
 800a20e:	f7ff ffa7 	bl	800a160 <_fopen_r>
 800a212:	bd10      	pop	{r4, pc}
 800a214:	200001d8 	.word	0x200001d8

0800a218 <_malloc_trim_r>:
 800a218:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a21a:	4f25      	ldr	r7, [pc, #148]	; (800a2b0 <_malloc_trim_r+0x98>)
 800a21c:	000c      	movs	r4, r1
 800a21e:	0005      	movs	r5, r0
 800a220:	f7fb fd58 	bl	8005cd4 <__malloc_lock>
 800a224:	0038      	movs	r0, r7
 800a226:	2203      	movs	r2, #3
 800a228:	4e22      	ldr	r6, [pc, #136]	; (800a2b4 <_malloc_trim_r+0x9c>)
 800a22a:	3811      	subs	r0, #17
 800a22c:	68b3      	ldr	r3, [r6, #8]
 800a22e:	1b00      	subs	r0, r0, r4
 800a230:	685b      	ldr	r3, [r3, #4]
 800a232:	0039      	movs	r1, r7
 800a234:	4393      	bics	r3, r2
 800a236:	18c0      	adds	r0, r0, r3
 800a238:	9301      	str	r3, [sp, #4]
 800a23a:	f7f5 ff8b 	bl	8000154 <__udivsi3>
 800a23e:	1e44      	subs	r4, r0, #1
 800a240:	437c      	muls	r4, r7
 800a242:	42bc      	cmp	r4, r7
 800a244:	da04      	bge.n	800a250 <_malloc_trim_r+0x38>
 800a246:	0028      	movs	r0, r5
 800a248:	f7fb fd48 	bl	8005cdc <__malloc_unlock>
 800a24c:	2000      	movs	r0, #0
 800a24e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a250:	2100      	movs	r1, #0
 800a252:	0028      	movs	r0, r5
 800a254:	f001 f968 	bl	800b528 <_sbrk_r>
 800a258:	68b3      	ldr	r3, [r6, #8]
 800a25a:	9a01      	ldr	r2, [sp, #4]
 800a25c:	189b      	adds	r3, r3, r2
 800a25e:	4298      	cmp	r0, r3
 800a260:	d1f1      	bne.n	800a246 <_malloc_trim_r+0x2e>
 800a262:	4261      	negs	r1, r4
 800a264:	0028      	movs	r0, r5
 800a266:	f001 f95f 	bl	800b528 <_sbrk_r>
 800a26a:	1c43      	adds	r3, r0, #1
 800a26c:	d110      	bne.n	800a290 <_malloc_trim_r+0x78>
 800a26e:	2100      	movs	r1, #0
 800a270:	0028      	movs	r0, r5
 800a272:	f001 f959 	bl	800b528 <_sbrk_r>
 800a276:	68b2      	ldr	r2, [r6, #8]
 800a278:	1a81      	subs	r1, r0, r2
 800a27a:	290f      	cmp	r1, #15
 800a27c:	dde3      	ble.n	800a246 <_malloc_trim_r+0x2e>
 800a27e:	4b0e      	ldr	r3, [pc, #56]	; (800a2b8 <_malloc_trim_r+0xa0>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	1ac0      	subs	r0, r0, r3
 800a284:	4b0d      	ldr	r3, [pc, #52]	; (800a2bc <_malloc_trim_r+0xa4>)
 800a286:	6018      	str	r0, [r3, #0]
 800a288:	2301      	movs	r3, #1
 800a28a:	430b      	orrs	r3, r1
 800a28c:	6053      	str	r3, [r2, #4]
 800a28e:	e7da      	b.n	800a246 <_malloc_trim_r+0x2e>
 800a290:	68b2      	ldr	r2, [r6, #8]
 800a292:	2601      	movs	r6, #1
 800a294:	9b01      	ldr	r3, [sp, #4]
 800a296:	0028      	movs	r0, r5
 800a298:	1b1b      	subs	r3, r3, r4
 800a29a:	4333      	orrs	r3, r6
 800a29c:	6053      	str	r3, [r2, #4]
 800a29e:	4b07      	ldr	r3, [pc, #28]	; (800a2bc <_malloc_trim_r+0xa4>)
 800a2a0:	681a      	ldr	r2, [r3, #0]
 800a2a2:	1b14      	subs	r4, r2, r4
 800a2a4:	601c      	str	r4, [r3, #0]
 800a2a6:	f7fb fd19 	bl	8005cdc <__malloc_unlock>
 800a2aa:	0030      	movs	r0, r6
 800a2ac:	e7cf      	b.n	800a24e <_malloc_trim_r+0x36>
 800a2ae:	46c0      	nop			; (mov r8, r8)
 800a2b0:	00001000 	.word	0x00001000
 800a2b4:	200002cc 	.word	0x200002cc
 800a2b8:	200006d4 	.word	0x200006d4
 800a2bc:	20000e3c 	.word	0x20000e3c

0800a2c0 <_free_r>:
 800a2c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2c2:	1e0d      	subs	r5, r1, #0
 800a2c4:	9001      	str	r0, [sp, #4]
 800a2c6:	d02d      	beq.n	800a324 <_free_r+0x64>
 800a2c8:	f7fb fd04 	bl	8005cd4 <__malloc_lock>
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	0029      	movs	r1, r5
 800a2d0:	469c      	mov	ip, r3
 800a2d2:	3908      	subs	r1, #8
 800a2d4:	684f      	ldr	r7, [r1, #4]
 800a2d6:	4662      	mov	r2, ip
 800a2d8:	003b      	movs	r3, r7
 800a2da:	4666      	mov	r6, ip
 800a2dc:	4393      	bics	r3, r2
 800a2de:	18c8      	adds	r0, r1, r3
 800a2e0:	6845      	ldr	r5, [r0, #4]
 800a2e2:	3202      	adds	r2, #2
 800a2e4:	4395      	bics	r5, r2
 800a2e6:	4a4a      	ldr	r2, [pc, #296]	; (800a410 <_free_r+0x150>)
 800a2e8:	4037      	ands	r7, r6
 800a2ea:	6896      	ldr	r6, [r2, #8]
 800a2ec:	42b0      	cmp	r0, r6
 800a2ee:	d11a      	bne.n	800a326 <_free_r+0x66>
 800a2f0:	195b      	adds	r3, r3, r5
 800a2f2:	2f00      	cmp	r7, #0
 800a2f4:	d106      	bne.n	800a304 <_free_r+0x44>
 800a2f6:	6808      	ldr	r0, [r1, #0]
 800a2f8:	1a09      	subs	r1, r1, r0
 800a2fa:	688d      	ldr	r5, [r1, #8]
 800a2fc:	181b      	adds	r3, r3, r0
 800a2fe:	68c8      	ldr	r0, [r1, #12]
 800a300:	60e8      	str	r0, [r5, #12]
 800a302:	6085      	str	r5, [r0, #8]
 800a304:	2001      	movs	r0, #1
 800a306:	4318      	orrs	r0, r3
 800a308:	6048      	str	r0, [r1, #4]
 800a30a:	6091      	str	r1, [r2, #8]
 800a30c:	4a41      	ldr	r2, [pc, #260]	; (800a414 <_free_r+0x154>)
 800a30e:	6812      	ldr	r2, [r2, #0]
 800a310:	4293      	cmp	r3, r2
 800a312:	d304      	bcc.n	800a31e <_free_r+0x5e>
 800a314:	4b40      	ldr	r3, [pc, #256]	; (800a418 <_free_r+0x158>)
 800a316:	9801      	ldr	r0, [sp, #4]
 800a318:	6819      	ldr	r1, [r3, #0]
 800a31a:	f7ff ff7d 	bl	800a218 <_malloc_trim_r>
 800a31e:	9801      	ldr	r0, [sp, #4]
 800a320:	f7fb fcdc 	bl	8005cdc <__malloc_unlock>
 800a324:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800a326:	2600      	movs	r6, #0
 800a328:	6045      	str	r5, [r0, #4]
 800a32a:	42b7      	cmp	r7, r6
 800a32c:	d109      	bne.n	800a342 <_free_r+0x82>
 800a32e:	680f      	ldr	r7, [r1, #0]
 800a330:	4c3a      	ldr	r4, [pc, #232]	; (800a41c <_free_r+0x15c>)
 800a332:	1bc9      	subs	r1, r1, r7
 800a334:	19db      	adds	r3, r3, r7
 800a336:	688f      	ldr	r7, [r1, #8]
 800a338:	42a7      	cmp	r7, r4
 800a33a:	d02b      	beq.n	800a394 <_free_r+0xd4>
 800a33c:	68cc      	ldr	r4, [r1, #12]
 800a33e:	60fc      	str	r4, [r7, #12]
 800a340:	60a7      	str	r7, [r4, #8]
 800a342:	1947      	adds	r7, r0, r5
 800a344:	687c      	ldr	r4, [r7, #4]
 800a346:	2701      	movs	r7, #1
 800a348:	423c      	tst	r4, r7
 800a34a:	d10b      	bne.n	800a364 <_free_r+0xa4>
 800a34c:	195b      	adds	r3, r3, r5
 800a34e:	6885      	ldr	r5, [r0, #8]
 800a350:	2e00      	cmp	r6, #0
 800a352:	d121      	bne.n	800a398 <_free_r+0xd8>
 800a354:	4c31      	ldr	r4, [pc, #196]	; (800a41c <_free_r+0x15c>)
 800a356:	42a5      	cmp	r5, r4
 800a358:	d11e      	bne.n	800a398 <_free_r+0xd8>
 800a35a:	003e      	movs	r6, r7
 800a35c:	6151      	str	r1, [r2, #20]
 800a35e:	6111      	str	r1, [r2, #16]
 800a360:	60cd      	str	r5, [r1, #12]
 800a362:	608d      	str	r5, [r1, #8]
 800a364:	2001      	movs	r0, #1
 800a366:	0005      	movs	r5, r0
 800a368:	431d      	orrs	r5, r3
 800a36a:	604d      	str	r5, [r1, #4]
 800a36c:	50cb      	str	r3, [r1, r3]
 800a36e:	2e00      	cmp	r6, #0
 800a370:	d1d5      	bne.n	800a31e <_free_r+0x5e>
 800a372:	4d2b      	ldr	r5, [pc, #172]	; (800a420 <_free_r+0x160>)
 800a374:	42ab      	cmp	r3, r5
 800a376:	d813      	bhi.n	800a3a0 <_free_r+0xe0>
 800a378:	08db      	lsrs	r3, r3, #3
 800a37a:	109d      	asrs	r5, r3, #2
 800a37c:	40a8      	lsls	r0, r5
 800a37e:	6854      	ldr	r4, [r2, #4]
 800a380:	00db      	lsls	r3, r3, #3
 800a382:	4320      	orrs	r0, r4
 800a384:	6050      	str	r0, [r2, #4]
 800a386:	189a      	adds	r2, r3, r2
 800a388:	6893      	ldr	r3, [r2, #8]
 800a38a:	60ca      	str	r2, [r1, #12]
 800a38c:	608b      	str	r3, [r1, #8]
 800a38e:	6091      	str	r1, [r2, #8]
 800a390:	60d9      	str	r1, [r3, #12]
 800a392:	e7c4      	b.n	800a31e <_free_r+0x5e>
 800a394:	4666      	mov	r6, ip
 800a396:	e7d4      	b.n	800a342 <_free_r+0x82>
 800a398:	68c0      	ldr	r0, [r0, #12]
 800a39a:	60e8      	str	r0, [r5, #12]
 800a39c:	6085      	str	r5, [r0, #8]
 800a39e:	e7e1      	b.n	800a364 <_free_r+0xa4>
 800a3a0:	0a5d      	lsrs	r5, r3, #9
 800a3a2:	2d04      	cmp	r5, #4
 800a3a4:	d812      	bhi.n	800a3cc <_free_r+0x10c>
 800a3a6:	0998      	lsrs	r0, r3, #6
 800a3a8:	3038      	adds	r0, #56	; 0x38
 800a3aa:	00c6      	lsls	r6, r0, #3
 800a3ac:	18b6      	adds	r6, r6, r2
 800a3ae:	68b5      	ldr	r5, [r6, #8]
 800a3b0:	2703      	movs	r7, #3
 800a3b2:	42ae      	cmp	r6, r5
 800a3b4:	d125      	bne.n	800a402 <_free_r+0x142>
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	1080      	asrs	r0, r0, #2
 800a3ba:	4083      	lsls	r3, r0
 800a3bc:	6850      	ldr	r0, [r2, #4]
 800a3be:	4303      	orrs	r3, r0
 800a3c0:	6053      	str	r3, [r2, #4]
 800a3c2:	60ce      	str	r6, [r1, #12]
 800a3c4:	608d      	str	r5, [r1, #8]
 800a3c6:	60b1      	str	r1, [r6, #8]
 800a3c8:	60e9      	str	r1, [r5, #12]
 800a3ca:	e7a8      	b.n	800a31e <_free_r+0x5e>
 800a3cc:	2d14      	cmp	r5, #20
 800a3ce:	d802      	bhi.n	800a3d6 <_free_r+0x116>
 800a3d0:	0028      	movs	r0, r5
 800a3d2:	305b      	adds	r0, #91	; 0x5b
 800a3d4:	e7e9      	b.n	800a3aa <_free_r+0xea>
 800a3d6:	2d54      	cmp	r5, #84	; 0x54
 800a3d8:	d802      	bhi.n	800a3e0 <_free_r+0x120>
 800a3da:	0b18      	lsrs	r0, r3, #12
 800a3dc:	306e      	adds	r0, #110	; 0x6e
 800a3de:	e7e4      	b.n	800a3aa <_free_r+0xea>
 800a3e0:	20aa      	movs	r0, #170	; 0xaa
 800a3e2:	0040      	lsls	r0, r0, #1
 800a3e4:	4285      	cmp	r5, r0
 800a3e6:	d802      	bhi.n	800a3ee <_free_r+0x12e>
 800a3e8:	0bd8      	lsrs	r0, r3, #15
 800a3ea:	3077      	adds	r0, #119	; 0x77
 800a3ec:	e7dd      	b.n	800a3aa <_free_r+0xea>
 800a3ee:	4e0d      	ldr	r6, [pc, #52]	; (800a424 <_free_r+0x164>)
 800a3f0:	207e      	movs	r0, #126	; 0x7e
 800a3f2:	42b5      	cmp	r5, r6
 800a3f4:	d8d9      	bhi.n	800a3aa <_free_r+0xea>
 800a3f6:	0c98      	lsrs	r0, r3, #18
 800a3f8:	307c      	adds	r0, #124	; 0x7c
 800a3fa:	e7d6      	b.n	800a3aa <_free_r+0xea>
 800a3fc:	68ad      	ldr	r5, [r5, #8]
 800a3fe:	42ae      	cmp	r6, r5
 800a400:	d003      	beq.n	800a40a <_free_r+0x14a>
 800a402:	686a      	ldr	r2, [r5, #4]
 800a404:	43ba      	bics	r2, r7
 800a406:	4293      	cmp	r3, r2
 800a408:	d3f8      	bcc.n	800a3fc <_free_r+0x13c>
 800a40a:	68ee      	ldr	r6, [r5, #12]
 800a40c:	e7d9      	b.n	800a3c2 <_free_r+0x102>
 800a40e:	46c0      	nop			; (mov r8, r8)
 800a410:	200002cc 	.word	0x200002cc
 800a414:	200006d8 	.word	0x200006d8
 800a418:	20000e6c 	.word	0x20000e6c
 800a41c:	200002d4 	.word	0x200002d4
 800a420:	000001ff 	.word	0x000001ff
 800a424:	00000554 	.word	0x00000554

0800a428 <_fseek_r>:
 800a428:	b510      	push	{r4, lr}
 800a42a:	f000 f801 	bl	800a430 <_fseeko_r>
 800a42e:	bd10      	pop	{r4, pc}

0800a430 <_fseeko_r>:
 800a430:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a432:	b095      	sub	sp, #84	; 0x54
 800a434:	0006      	movs	r6, r0
 800a436:	000c      	movs	r4, r1
 800a438:	9202      	str	r2, [sp, #8]
 800a43a:	9300      	str	r3, [sp, #0]
 800a43c:	2800      	cmp	r0, #0
 800a43e:	d004      	beq.n	800a44a <_fseeko_r+0x1a>
 800a440:	6983      	ldr	r3, [r0, #24]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d101      	bne.n	800a44a <_fseeko_r+0x1a>
 800a446:	f7ff fe09 	bl	800a05c <__sinit>
 800a44a:	4bb2      	ldr	r3, [pc, #712]	; (800a714 <_fseeko_r+0x2e4>)
 800a44c:	429c      	cmp	r4, r3
 800a44e:	d120      	bne.n	800a492 <_fseeko_r+0x62>
 800a450:	6874      	ldr	r4, [r6, #4]
 800a452:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a454:	07db      	lsls	r3, r3, #31
 800a456:	d405      	bmi.n	800a464 <_fseeko_r+0x34>
 800a458:	89a3      	ldrh	r3, [r4, #12]
 800a45a:	059b      	lsls	r3, r3, #22
 800a45c:	d402      	bmi.n	800a464 <_fseeko_r+0x34>
 800a45e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a460:	f000 fb3c 	bl	800aadc <__retarget_lock_acquire_recursive>
 800a464:	2284      	movs	r2, #132	; 0x84
 800a466:	89a3      	ldrh	r3, [r4, #12]
 800a468:	0052      	lsls	r2, r2, #1
 800a46a:	4013      	ands	r3, r2
 800a46c:	4293      	cmp	r3, r2
 800a46e:	d103      	bne.n	800a478 <_fseeko_r+0x48>
 800a470:	0021      	movs	r1, r4
 800a472:	0030      	movs	r0, r6
 800a474:	f7ff fcf0 	bl	8009e58 <_fflush_r>
 800a478:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a47a:	9301      	str	r3, [sp, #4]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d112      	bne.n	800a4a6 <_fseeko_r+0x76>
 800a480:	331d      	adds	r3, #29
 800a482:	6033      	str	r3, [r6, #0]
 800a484:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a486:	07db      	lsls	r3, r3, #31
 800a488:	d400      	bmi.n	800a48c <_fseeko_r+0x5c>
 800a48a:	e137      	b.n	800a6fc <_fseeko_r+0x2cc>
 800a48c:	2501      	movs	r5, #1
 800a48e:	426d      	negs	r5, r5
 800a490:	e0ee      	b.n	800a670 <_fseeko_r+0x240>
 800a492:	4ba1      	ldr	r3, [pc, #644]	; (800a718 <_fseeko_r+0x2e8>)
 800a494:	429c      	cmp	r4, r3
 800a496:	d101      	bne.n	800a49c <_fseeko_r+0x6c>
 800a498:	68b4      	ldr	r4, [r6, #8]
 800a49a:	e7da      	b.n	800a452 <_fseeko_r+0x22>
 800a49c:	4b9f      	ldr	r3, [pc, #636]	; (800a71c <_fseeko_r+0x2ec>)
 800a49e:	429c      	cmp	r4, r3
 800a4a0:	d1d7      	bne.n	800a452 <_fseeko_r+0x22>
 800a4a2:	68f4      	ldr	r4, [r6, #12]
 800a4a4:	e7d5      	b.n	800a452 <_fseeko_r+0x22>
 800a4a6:	9b00      	ldr	r3, [sp, #0]
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	d007      	beq.n	800a4bc <_fseeko_r+0x8c>
 800a4ac:	2b02      	cmp	r3, #2
 800a4ae:	d001      	beq.n	800a4b4 <_fseeko_r+0x84>
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d178      	bne.n	800a5a6 <_fseeko_r+0x176>
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	9303      	str	r3, [sp, #12]
 800a4b8:	001d      	movs	r5, r3
 800a4ba:	e01a      	b.n	800a4f2 <_fseeko_r+0xc2>
 800a4bc:	0021      	movs	r1, r4
 800a4be:	0030      	movs	r0, r6
 800a4c0:	f7ff fcca 	bl	8009e58 <_fflush_r>
 800a4c4:	2380      	movs	r3, #128	; 0x80
 800a4c6:	89a2      	ldrh	r2, [r4, #12]
 800a4c8:	015b      	lsls	r3, r3, #5
 800a4ca:	401a      	ands	r2, r3
 800a4cc:	d04d      	beq.n	800a56a <_fseeko_r+0x13a>
 800a4ce:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800a4d0:	89a3      	ldrh	r3, [r4, #12]
 800a4d2:	075a      	lsls	r2, r3, #29
 800a4d4:	d55e      	bpl.n	800a594 <_fseeko_r+0x164>
 800a4d6:	6863      	ldr	r3, [r4, #4]
 800a4d8:	1aed      	subs	r5, r5, r3
 800a4da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d001      	beq.n	800a4e4 <_fseeko_r+0xb4>
 800a4e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a4e2:	1aed      	subs	r5, r5, r3
 800a4e4:	9b02      	ldr	r3, [sp, #8]
 800a4e6:	195b      	adds	r3, r3, r5
 800a4e8:	9302      	str	r3, [sp, #8]
 800a4ea:	9b00      	ldr	r3, [sp, #0]
 800a4ec:	9303      	str	r3, [sp, #12]
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	9300      	str	r3, [sp, #0]
 800a4f2:	6923      	ldr	r3, [r4, #16]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d103      	bne.n	800a500 <_fseeko_r+0xd0>
 800a4f8:	0021      	movs	r1, r4
 800a4fa:	0030      	movs	r0, r6
 800a4fc:	f000 fb20 	bl	800ab40 <__smakebuf_r>
 800a500:	89a3      	ldrh	r3, [r4, #12]
 800a502:	4a87      	ldr	r2, [pc, #540]	; (800a720 <_fseeko_r+0x2f0>)
 800a504:	4213      	tst	r3, r2
 800a506:	d10c      	bne.n	800a522 <_fseeko_r+0xf2>
 800a508:	2780      	movs	r7, #128	; 0x80
 800a50a:	00ff      	lsls	r7, r7, #3
 800a50c:	423b      	tst	r3, r7
 800a50e:	d162      	bne.n	800a5d6 <_fseeko_r+0x1a6>
 800a510:	4b84      	ldr	r3, [pc, #528]	; (800a724 <_fseeko_r+0x2f4>)
 800a512:	9a01      	ldr	r2, [sp, #4]
 800a514:	429a      	cmp	r2, r3
 800a516:	d048      	beq.n	800a5aa <_fseeko_r+0x17a>
 800a518:	2380      	movs	r3, #128	; 0x80
 800a51a:	89a2      	ldrh	r2, [r4, #12]
 800a51c:	011b      	lsls	r3, r3, #4
 800a51e:	4313      	orrs	r3, r2
 800a520:	81a3      	strh	r3, [r4, #12]
 800a522:	0021      	movs	r1, r4
 800a524:	0030      	movs	r0, r6
 800a526:	f7ff fc97 	bl	8009e58 <_fflush_r>
 800a52a:	2800      	cmp	r0, #0
 800a52c:	d1aa      	bne.n	800a484 <_fseeko_r+0x54>
 800a52e:	9b00      	ldr	r3, [sp, #0]
 800a530:	9a02      	ldr	r2, [sp, #8]
 800a532:	6a21      	ldr	r1, [r4, #32]
 800a534:	0030      	movs	r0, r6
 800a536:	9d01      	ldr	r5, [sp, #4]
 800a538:	47a8      	blx	r5
 800a53a:	1c43      	adds	r3, r0, #1
 800a53c:	d0a2      	beq.n	800a484 <_fseeko_r+0x54>
 800a53e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a540:	2900      	cmp	r1, #0
 800a542:	d008      	beq.n	800a556 <_fseeko_r+0x126>
 800a544:	0023      	movs	r3, r4
 800a546:	3344      	adds	r3, #68	; 0x44
 800a548:	4299      	cmp	r1, r3
 800a54a:	d002      	beq.n	800a552 <_fseeko_r+0x122>
 800a54c:	0030      	movs	r0, r6
 800a54e:	f7ff feb7 	bl	800a2c0 <_free_r>
 800a552:	2300      	movs	r3, #0
 800a554:	6363      	str	r3, [r4, #52]	; 0x34
 800a556:	2100      	movs	r1, #0
 800a558:	6923      	ldr	r3, [r4, #16]
 800a55a:	4a73      	ldr	r2, [pc, #460]	; (800a728 <_fseeko_r+0x2f8>)
 800a55c:	6023      	str	r3, [r4, #0]
 800a55e:	89a3      	ldrh	r3, [r4, #12]
 800a560:	6061      	str	r1, [r4, #4]
 800a562:	4013      	ands	r3, r2
 800a564:	81a3      	strh	r3, [r4, #12]
 800a566:	2208      	movs	r2, #8
 800a568:	e079      	b.n	800a65e <_fseeko_r+0x22e>
 800a56a:	9d01      	ldr	r5, [sp, #4]
 800a56c:	9b00      	ldr	r3, [sp, #0]
 800a56e:	6a21      	ldr	r1, [r4, #32]
 800a570:	0030      	movs	r0, r6
 800a572:	47a8      	blx	r5
 800a574:	0005      	movs	r5, r0
 800a576:	1c43      	adds	r3, r0, #1
 800a578:	d1aa      	bne.n	800a4d0 <_fseeko_r+0xa0>
 800a57a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a57c:	9a00      	ldr	r2, [sp, #0]
 800a57e:	4213      	tst	r3, r2
 800a580:	d000      	beq.n	800a584 <_fseeko_r+0x154>
 800a582:	e783      	b.n	800a48c <_fseeko_r+0x5c>
 800a584:	89a3      	ldrh	r3, [r4, #12]
 800a586:	059b      	lsls	r3, r3, #22
 800a588:	d500      	bpl.n	800a58c <_fseeko_r+0x15c>
 800a58a:	e77f      	b.n	800a48c <_fseeko_r+0x5c>
 800a58c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a58e:	f000 faa6 	bl	800aade <__retarget_lock_release_recursive>
 800a592:	e06d      	b.n	800a670 <_fseeko_r+0x240>
 800a594:	071b      	lsls	r3, r3, #28
 800a596:	d5a5      	bpl.n	800a4e4 <_fseeko_r+0xb4>
 800a598:	6823      	ldr	r3, [r4, #0]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d0a2      	beq.n	800a4e4 <_fseeko_r+0xb4>
 800a59e:	6922      	ldr	r2, [r4, #16]
 800a5a0:	1a9b      	subs	r3, r3, r2
 800a5a2:	18ed      	adds	r5, r5, r3
 800a5a4:	e79e      	b.n	800a4e4 <_fseeko_r+0xb4>
 800a5a6:	2316      	movs	r3, #22
 800a5a8:	e76b      	b.n	800a482 <_fseeko_r+0x52>
 800a5aa:	230e      	movs	r3, #14
 800a5ac:	5ee1      	ldrsh	r1, [r4, r3]
 800a5ae:	2900      	cmp	r1, #0
 800a5b0:	dbb2      	blt.n	800a518 <_fseeko_r+0xe8>
 800a5b2:	aa05      	add	r2, sp, #20
 800a5b4:	0030      	movs	r0, r6
 800a5b6:	f000 f8b9 	bl	800a72c <_fstat_r>
 800a5ba:	2800      	cmp	r0, #0
 800a5bc:	d1ac      	bne.n	800a518 <_fseeko_r+0xe8>
 800a5be:	22f0      	movs	r2, #240	; 0xf0
 800a5c0:	9b06      	ldr	r3, [sp, #24]
 800a5c2:	0212      	lsls	r2, r2, #8
 800a5c4:	4013      	ands	r3, r2
 800a5c6:	2280      	movs	r2, #128	; 0x80
 800a5c8:	0212      	lsls	r2, r2, #8
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d1a4      	bne.n	800a518 <_fseeko_r+0xe8>
 800a5ce:	89a3      	ldrh	r3, [r4, #12]
 800a5d0:	6527      	str	r7, [r4, #80]	; 0x50
 800a5d2:	431f      	orrs	r7, r3
 800a5d4:	81a7      	strh	r7, [r4, #12]
 800a5d6:	9b00      	ldr	r3, [sp, #0]
 800a5d8:	9f02      	ldr	r7, [sp, #8]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d00a      	beq.n	800a5f4 <_fseeko_r+0x1c4>
 800a5de:	230e      	movs	r3, #14
 800a5e0:	5ee1      	ldrsh	r1, [r4, r3]
 800a5e2:	aa05      	add	r2, sp, #20
 800a5e4:	0030      	movs	r0, r6
 800a5e6:	f000 f8a1 	bl	800a72c <_fstat_r>
 800a5ea:	2800      	cmp	r0, #0
 800a5ec:	d199      	bne.n	800a522 <_fseeko_r+0xf2>
 800a5ee:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a5f0:	9b02      	ldr	r3, [sp, #8]
 800a5f2:	19df      	adds	r7, r3, r7
 800a5f4:	9b03      	ldr	r3, [sp, #12]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d10a      	bne.n	800a610 <_fseeko_r+0x1e0>
 800a5fa:	89a3      	ldrh	r3, [r4, #12]
 800a5fc:	04db      	lsls	r3, r3, #19
 800a5fe:	d53a      	bpl.n	800a676 <_fseeko_r+0x246>
 800a600:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a602:	6863      	ldr	r3, [r4, #4]
 800a604:	1ac5      	subs	r5, r0, r3
 800a606:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d001      	beq.n	800a610 <_fseeko_r+0x1e0>
 800a60c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a60e:	1aed      	subs	r5, r5, r3
 800a610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a612:	6923      	ldr	r3, [r4, #16]
 800a614:	2900      	cmp	r1, #0
 800a616:	d037      	beq.n	800a688 <_fseeko_r+0x258>
 800a618:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800a61a:	1ad3      	subs	r3, r2, r3
 800a61c:	6862      	ldr	r2, [r4, #4]
 800a61e:	18ad      	adds	r5, r5, r2
 800a620:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800a622:	1aed      	subs	r5, r5, r3
 800a624:	189b      	adds	r3, r3, r2
 800a626:	42af      	cmp	r7, r5
 800a628:	db33      	blt.n	800a692 <_fseeko_r+0x262>
 800a62a:	18ea      	adds	r2, r5, r3
 800a62c:	42ba      	cmp	r2, r7
 800a62e:	d930      	bls.n	800a692 <_fseeko_r+0x262>
 800a630:	6922      	ldr	r2, [r4, #16]
 800a632:	1b7f      	subs	r7, r7, r5
 800a634:	19d2      	adds	r2, r2, r7
 800a636:	1bdf      	subs	r7, r3, r7
 800a638:	6022      	str	r2, [r4, #0]
 800a63a:	6067      	str	r7, [r4, #4]
 800a63c:	2900      	cmp	r1, #0
 800a63e:	d008      	beq.n	800a652 <_fseeko_r+0x222>
 800a640:	0023      	movs	r3, r4
 800a642:	3344      	adds	r3, #68	; 0x44
 800a644:	4299      	cmp	r1, r3
 800a646:	d002      	beq.n	800a64e <_fseeko_r+0x21e>
 800a648:	0030      	movs	r0, r6
 800a64a:	f7ff fe39 	bl	800a2c0 <_free_r>
 800a64e:	2300      	movs	r3, #0
 800a650:	6363      	str	r3, [r4, #52]	; 0x34
 800a652:	2220      	movs	r2, #32
 800a654:	89a3      	ldrh	r3, [r4, #12]
 800a656:	4393      	bics	r3, r2
 800a658:	81a3      	strh	r3, [r4, #12]
 800a65a:	3a18      	subs	r2, #24
 800a65c:	2100      	movs	r1, #0
 800a65e:	0020      	movs	r0, r4
 800a660:	2501      	movs	r5, #1
 800a662:	305c      	adds	r0, #92	; 0x5c
 800a664:	f000 fcee 	bl	800b044 <memset>
 800a668:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a66a:	401d      	ands	r5, r3
 800a66c:	d04e      	beq.n	800a70c <_fseeko_r+0x2dc>
 800a66e:	2500      	movs	r5, #0
 800a670:	0028      	movs	r0, r5
 800a672:	b015      	add	sp, #84	; 0x54
 800a674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a676:	2301      	movs	r3, #1
 800a678:	9a03      	ldr	r2, [sp, #12]
 800a67a:	6a21      	ldr	r1, [r4, #32]
 800a67c:	0030      	movs	r0, r6
 800a67e:	9d01      	ldr	r5, [sp, #4]
 800a680:	47a8      	blx	r5
 800a682:	1c43      	adds	r3, r0, #1
 800a684:	d1bd      	bne.n	800a602 <_fseeko_r+0x1d2>
 800a686:	e74c      	b.n	800a522 <_fseeko_r+0xf2>
 800a688:	6822      	ldr	r2, [r4, #0]
 800a68a:	1ad3      	subs	r3, r2, r3
 800a68c:	1aed      	subs	r5, r5, r3
 800a68e:	6862      	ldr	r2, [r4, #4]
 800a690:	e7c8      	b.n	800a624 <_fseeko_r+0x1f4>
 800a692:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800a694:	6a21      	ldr	r1, [r4, #32]
 800a696:	425d      	negs	r5, r3
 800a698:	403d      	ands	r5, r7
 800a69a:	9503      	str	r5, [sp, #12]
 800a69c:	2300      	movs	r3, #0
 800a69e:	002a      	movs	r2, r5
 800a6a0:	0030      	movs	r0, r6
 800a6a2:	9d01      	ldr	r5, [sp, #4]
 800a6a4:	47a8      	blx	r5
 800a6a6:	1c43      	adds	r3, r0, #1
 800a6a8:	d100      	bne.n	800a6ac <_fseeko_r+0x27c>
 800a6aa:	e73a      	b.n	800a522 <_fseeko_r+0xf2>
 800a6ac:	2500      	movs	r5, #0
 800a6ae:	6923      	ldr	r3, [r4, #16]
 800a6b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a6b2:	6065      	str	r5, [r4, #4]
 800a6b4:	6023      	str	r3, [r4, #0]
 800a6b6:	42a9      	cmp	r1, r5
 800a6b8:	d007      	beq.n	800a6ca <_fseeko_r+0x29a>
 800a6ba:	0023      	movs	r3, r4
 800a6bc:	3344      	adds	r3, #68	; 0x44
 800a6be:	4299      	cmp	r1, r3
 800a6c0:	d002      	beq.n	800a6c8 <_fseeko_r+0x298>
 800a6c2:	0030      	movs	r0, r6
 800a6c4:	f7ff fdfc 	bl	800a2c0 <_free_r>
 800a6c8:	6365      	str	r5, [r4, #52]	; 0x34
 800a6ca:	2220      	movs	r2, #32
 800a6cc:	89a3      	ldrh	r3, [r4, #12]
 800a6ce:	4393      	bics	r3, r2
 800a6d0:	81a3      	strh	r3, [r4, #12]
 800a6d2:	9b03      	ldr	r3, [sp, #12]
 800a6d4:	1aff      	subs	r7, r7, r3
 800a6d6:	d00f      	beq.n	800a6f8 <_fseeko_r+0x2c8>
 800a6d8:	0021      	movs	r1, r4
 800a6da:	0030      	movs	r0, r6
 800a6dc:	f000 fe56 	bl	800b38c <__srefill_r>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	d000      	beq.n	800a6e6 <_fseeko_r+0x2b6>
 800a6e4:	e71d      	b.n	800a522 <_fseeko_r+0xf2>
 800a6e6:	6865      	ldr	r5, [r4, #4]
 800a6e8:	42af      	cmp	r7, r5
 800a6ea:	d900      	bls.n	800a6ee <_fseeko_r+0x2be>
 800a6ec:	e719      	b.n	800a522 <_fseeko_r+0xf2>
 800a6ee:	6823      	ldr	r3, [r4, #0]
 800a6f0:	19db      	adds	r3, r3, r7
 800a6f2:	1bef      	subs	r7, r5, r7
 800a6f4:	6023      	str	r3, [r4, #0]
 800a6f6:	6067      	str	r7, [r4, #4]
 800a6f8:	2208      	movs	r2, #8
 800a6fa:	e7af      	b.n	800a65c <_fseeko_r+0x22c>
 800a6fc:	89a3      	ldrh	r3, [r4, #12]
 800a6fe:	059b      	lsls	r3, r3, #22
 800a700:	d500      	bpl.n	800a704 <_fseeko_r+0x2d4>
 800a702:	e6c3      	b.n	800a48c <_fseeko_r+0x5c>
 800a704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a706:	f000 f9ea 	bl	800aade <__retarget_lock_release_recursive>
 800a70a:	e6bf      	b.n	800a48c <_fseeko_r+0x5c>
 800a70c:	89a3      	ldrh	r3, [r4, #12]
 800a70e:	059b      	lsls	r3, r3, #22
 800a710:	d4ad      	bmi.n	800a66e <_fseeko_r+0x23e>
 800a712:	e73b      	b.n	800a58c <_fseeko_r+0x15c>
 800a714:	08010690 	.word	0x08010690
 800a718:	080106b0 	.word	0x080106b0
 800a71c:	08010670 	.word	0x08010670
 800a720:	0000081a 	.word	0x0000081a
 800a724:	0800b75d 	.word	0x0800b75d
 800a728:	fffff7df 	.word	0xfffff7df

0800a72c <_fstat_r>:
 800a72c:	2300      	movs	r3, #0
 800a72e:	b570      	push	{r4, r5, r6, lr}
 800a730:	4c06      	ldr	r4, [pc, #24]	; (800a74c <_fstat_r+0x20>)
 800a732:	0005      	movs	r5, r0
 800a734:	0008      	movs	r0, r1
 800a736:	0011      	movs	r1, r2
 800a738:	6023      	str	r3, [r4, #0]
 800a73a:	f7fb fa3e 	bl	8005bba <_fstat>
 800a73e:	1c43      	adds	r3, r0, #1
 800a740:	d103      	bne.n	800a74a <_fstat_r+0x1e>
 800a742:	6823      	ldr	r3, [r4, #0]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d000      	beq.n	800a74a <_fstat_r+0x1e>
 800a748:	602b      	str	r3, [r5, #0]
 800a74a:	bd70      	pop	{r4, r5, r6, pc}
 800a74c:	200010d4 	.word	0x200010d4

0800a750 <__sfvwrite_r>:
 800a750:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a752:	6893      	ldr	r3, [r2, #8]
 800a754:	b087      	sub	sp, #28
 800a756:	9002      	str	r0, [sp, #8]
 800a758:	000c      	movs	r4, r1
 800a75a:	0017      	movs	r7, r2
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d102      	bne.n	800a766 <__sfvwrite_r+0x16>
 800a760:	2000      	movs	r0, #0
 800a762:	b007      	add	sp, #28
 800a764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a766:	898b      	ldrh	r3, [r1, #12]
 800a768:	071b      	lsls	r3, r3, #28
 800a76a:	d523      	bpl.n	800a7b4 <__sfvwrite_r+0x64>
 800a76c:	690b      	ldr	r3, [r1, #16]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d020      	beq.n	800a7b4 <__sfvwrite_r+0x64>
 800a772:	2502      	movs	r5, #2
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	9301      	str	r3, [sp, #4]
 800a778:	89a3      	ldrh	r3, [r4, #12]
 800a77a:	401d      	ands	r5, r3
 800a77c:	d02b      	beq.n	800a7d6 <__sfvwrite_r+0x86>
 800a77e:	2300      	movs	r3, #0
 800a780:	001d      	movs	r5, r3
 800a782:	9300      	str	r3, [sp, #0]
 800a784:	2d00      	cmp	r5, #0
 800a786:	d01e      	beq.n	800a7c6 <__sfvwrite_r+0x76>
 800a788:	4a9f      	ldr	r2, [pc, #636]	; (800aa08 <__sfvwrite_r+0x2b8>)
 800a78a:	002b      	movs	r3, r5
 800a78c:	4295      	cmp	r5, r2
 800a78e:	d900      	bls.n	800a792 <__sfvwrite_r+0x42>
 800a790:	0013      	movs	r3, r2
 800a792:	9a00      	ldr	r2, [sp, #0]
 800a794:	6a21      	ldr	r1, [r4, #32]
 800a796:	9802      	ldr	r0, [sp, #8]
 800a798:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a79a:	47b0      	blx	r6
 800a79c:	2800      	cmp	r0, #0
 800a79e:	dc00      	bgt.n	800a7a2 <__sfvwrite_r+0x52>
 800a7a0:	e092      	b.n	800a8c8 <__sfvwrite_r+0x178>
 800a7a2:	9b00      	ldr	r3, [sp, #0]
 800a7a4:	1a2d      	subs	r5, r5, r0
 800a7a6:	181b      	adds	r3, r3, r0
 800a7a8:	9300      	str	r3, [sp, #0]
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	1a18      	subs	r0, r3, r0
 800a7ae:	60b8      	str	r0, [r7, #8]
 800a7b0:	d1e8      	bne.n	800a784 <__sfvwrite_r+0x34>
 800a7b2:	e7d5      	b.n	800a760 <__sfvwrite_r+0x10>
 800a7b4:	0021      	movs	r1, r4
 800a7b6:	9802      	ldr	r0, [sp, #8]
 800a7b8:	f002 fa28 	bl	800cc0c <__swsetup_r>
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	d0d8      	beq.n	800a772 <__sfvwrite_r+0x22>
 800a7c0:	2001      	movs	r0, #1
 800a7c2:	4240      	negs	r0, r0
 800a7c4:	e7cd      	b.n	800a762 <__sfvwrite_r+0x12>
 800a7c6:	9b01      	ldr	r3, [sp, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	9300      	str	r3, [sp, #0]
 800a7cc:	9b01      	ldr	r3, [sp, #4]
 800a7ce:	685d      	ldr	r5, [r3, #4]
 800a7d0:	3308      	adds	r3, #8
 800a7d2:	9301      	str	r3, [sp, #4]
 800a7d4:	e7d6      	b.n	800a784 <__sfvwrite_r+0x34>
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	4013      	ands	r3, r2
 800a7da:	d047      	beq.n	800a86c <__sfvwrite_r+0x11c>
 800a7dc:	0028      	movs	r0, r5
 800a7de:	9503      	str	r5, [sp, #12]
 800a7e0:	9500      	str	r5, [sp, #0]
 800a7e2:	9205      	str	r2, [sp, #20]
 800a7e4:	9b00      	ldr	r3, [sp, #0]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d100      	bne.n	800a7ec <__sfvwrite_r+0x9c>
 800a7ea:	e0e9      	b.n	800a9c0 <__sfvwrite_r+0x270>
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	d10b      	bne.n	800a808 <__sfvwrite_r+0xb8>
 800a7f0:	001a      	movs	r2, r3
 800a7f2:	210a      	movs	r1, #10
 800a7f4:	9803      	ldr	r0, [sp, #12]
 800a7f6:	f000 fbff 	bl	800aff8 <memchr>
 800a7fa:	9b00      	ldr	r3, [sp, #0]
 800a7fc:	1c5d      	adds	r5, r3, #1
 800a7fe:	2800      	cmp	r0, #0
 800a800:	d002      	beq.n	800a808 <__sfvwrite_r+0xb8>
 800a802:	9b03      	ldr	r3, [sp, #12]
 800a804:	3001      	adds	r0, #1
 800a806:	1ac5      	subs	r5, r0, r3
 800a808:	9b00      	ldr	r3, [sp, #0]
 800a80a:	9504      	str	r5, [sp, #16]
 800a80c:	429d      	cmp	r5, r3
 800a80e:	d900      	bls.n	800a812 <__sfvwrite_r+0xc2>
 800a810:	9304      	str	r3, [sp, #16]
 800a812:	6820      	ldr	r0, [r4, #0]
 800a814:	6922      	ldr	r2, [r4, #16]
 800a816:	6963      	ldr	r3, [r4, #20]
 800a818:	4290      	cmp	r0, r2
 800a81a:	d800      	bhi.n	800a81e <__sfvwrite_r+0xce>
 800a81c:	e0db      	b.n	800a9d6 <__sfvwrite_r+0x286>
 800a81e:	68a2      	ldr	r2, [r4, #8]
 800a820:	189e      	adds	r6, r3, r2
 800a822:	9a04      	ldr	r2, [sp, #16]
 800a824:	42b2      	cmp	r2, r6
 800a826:	dc00      	bgt.n	800a82a <__sfvwrite_r+0xda>
 800a828:	e0d5      	b.n	800a9d6 <__sfvwrite_r+0x286>
 800a82a:	9903      	ldr	r1, [sp, #12]
 800a82c:	0032      	movs	r2, r6
 800a82e:	f000 fbf7 	bl	800b020 <memmove>
 800a832:	6823      	ldr	r3, [r4, #0]
 800a834:	0021      	movs	r1, r4
 800a836:	199b      	adds	r3, r3, r6
 800a838:	6023      	str	r3, [r4, #0]
 800a83a:	9802      	ldr	r0, [sp, #8]
 800a83c:	f7ff fb0c 	bl	8009e58 <_fflush_r>
 800a840:	2800      	cmp	r0, #0
 800a842:	d141      	bne.n	800a8c8 <__sfvwrite_r+0x178>
 800a844:	1bad      	subs	r5, r5, r6
 800a846:	9805      	ldr	r0, [sp, #20]
 800a848:	d105      	bne.n	800a856 <__sfvwrite_r+0x106>
 800a84a:	0021      	movs	r1, r4
 800a84c:	9802      	ldr	r0, [sp, #8]
 800a84e:	f7ff fb03 	bl	8009e58 <_fflush_r>
 800a852:	2800      	cmp	r0, #0
 800a854:	d138      	bne.n	800a8c8 <__sfvwrite_r+0x178>
 800a856:	9b03      	ldr	r3, [sp, #12]
 800a858:	199b      	adds	r3, r3, r6
 800a85a:	9303      	str	r3, [sp, #12]
 800a85c:	9b00      	ldr	r3, [sp, #0]
 800a85e:	1b9b      	subs	r3, r3, r6
 800a860:	9300      	str	r3, [sp, #0]
 800a862:	68bb      	ldr	r3, [r7, #8]
 800a864:	1b9e      	subs	r6, r3, r6
 800a866:	60be      	str	r6, [r7, #8]
 800a868:	d1bc      	bne.n	800a7e4 <__sfvwrite_r+0x94>
 800a86a:	e779      	b.n	800a760 <__sfvwrite_r+0x10>
 800a86c:	9303      	str	r3, [sp, #12]
 800a86e:	9300      	str	r3, [sp, #0]
 800a870:	9b00      	ldr	r3, [sp, #0]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d02d      	beq.n	800a8d2 <__sfvwrite_r+0x182>
 800a876:	2380      	movs	r3, #128	; 0x80
 800a878:	89a2      	ldrh	r2, [r4, #12]
 800a87a:	009b      	lsls	r3, r3, #2
 800a87c:	68a5      	ldr	r5, [r4, #8]
 800a87e:	421a      	tst	r2, r3
 800a880:	d06d      	beq.n	800a95e <__sfvwrite_r+0x20e>
 800a882:	9b00      	ldr	r3, [sp, #0]
 800a884:	42ab      	cmp	r3, r5
 800a886:	d343      	bcc.n	800a910 <__sfvwrite_r+0x1c0>
 800a888:	2390      	movs	r3, #144	; 0x90
 800a88a:	00db      	lsls	r3, r3, #3
 800a88c:	421a      	tst	r2, r3
 800a88e:	d03c      	beq.n	800a90a <__sfvwrite_r+0x1ba>
 800a890:	2603      	movs	r6, #3
 800a892:	6921      	ldr	r1, [r4, #16]
 800a894:	6823      	ldr	r3, [r4, #0]
 800a896:	9800      	ldr	r0, [sp, #0]
 800a898:	1a5b      	subs	r3, r3, r1
 800a89a:	9304      	str	r3, [sp, #16]
 800a89c:	6963      	ldr	r3, [r4, #20]
 800a89e:	435e      	muls	r6, r3
 800a8a0:	0ff3      	lsrs	r3, r6, #31
 800a8a2:	199e      	adds	r6, r3, r6
 800a8a4:	9b04      	ldr	r3, [sp, #16]
 800a8a6:	1076      	asrs	r6, r6, #1
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	181b      	adds	r3, r3, r0
 800a8ac:	42b3      	cmp	r3, r6
 800a8ae:	d900      	bls.n	800a8b2 <__sfvwrite_r+0x162>
 800a8b0:	001e      	movs	r6, r3
 800a8b2:	0553      	lsls	r3, r2, #21
 800a8b4:	d544      	bpl.n	800a940 <__sfvwrite_r+0x1f0>
 800a8b6:	0031      	movs	r1, r6
 800a8b8:	9802      	ldr	r0, [sp, #8]
 800a8ba:	f000 f999 	bl	800abf0 <_malloc_r>
 800a8be:	1e05      	subs	r5, r0, #0
 800a8c0:	d111      	bne.n	800a8e6 <__sfvwrite_r+0x196>
 800a8c2:	230c      	movs	r3, #12
 800a8c4:	9a02      	ldr	r2, [sp, #8]
 800a8c6:	6013      	str	r3, [r2, #0]
 800a8c8:	2340      	movs	r3, #64	; 0x40
 800a8ca:	89a2      	ldrh	r2, [r4, #12]
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	81a3      	strh	r3, [r4, #12]
 800a8d0:	e776      	b.n	800a7c0 <__sfvwrite_r+0x70>
 800a8d2:	9b01      	ldr	r3, [sp, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	9303      	str	r3, [sp, #12]
 800a8d8:	9b01      	ldr	r3, [sp, #4]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	9300      	str	r3, [sp, #0]
 800a8de:	9b01      	ldr	r3, [sp, #4]
 800a8e0:	3308      	adds	r3, #8
 800a8e2:	9301      	str	r3, [sp, #4]
 800a8e4:	e7c4      	b.n	800a870 <__sfvwrite_r+0x120>
 800a8e6:	9a04      	ldr	r2, [sp, #16]
 800a8e8:	6921      	ldr	r1, [r4, #16]
 800a8ea:	f000 fb90 	bl	800b00e <memcpy>
 800a8ee:	89a3      	ldrh	r3, [r4, #12]
 800a8f0:	4a46      	ldr	r2, [pc, #280]	; (800aa0c <__sfvwrite_r+0x2bc>)
 800a8f2:	401a      	ands	r2, r3
 800a8f4:	2380      	movs	r3, #128	; 0x80
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	81a3      	strh	r3, [r4, #12]
 800a8fa:	9b04      	ldr	r3, [sp, #16]
 800a8fc:	6125      	str	r5, [r4, #16]
 800a8fe:	18ed      	adds	r5, r5, r3
 800a900:	6025      	str	r5, [r4, #0]
 800a902:	6166      	str	r6, [r4, #20]
 800a904:	9d00      	ldr	r5, [sp, #0]
 800a906:	1af6      	subs	r6, r6, r3
 800a908:	60a6      	str	r6, [r4, #8]
 800a90a:	9b00      	ldr	r3, [sp, #0]
 800a90c:	42ab      	cmp	r3, r5
 800a90e:	d200      	bcs.n	800a912 <__sfvwrite_r+0x1c2>
 800a910:	9d00      	ldr	r5, [sp, #0]
 800a912:	002a      	movs	r2, r5
 800a914:	9903      	ldr	r1, [sp, #12]
 800a916:	6820      	ldr	r0, [r4, #0]
 800a918:	f000 fb82 	bl	800b020 <memmove>
 800a91c:	68a3      	ldr	r3, [r4, #8]
 800a91e:	1b5b      	subs	r3, r3, r5
 800a920:	60a3      	str	r3, [r4, #8]
 800a922:	6823      	ldr	r3, [r4, #0]
 800a924:	195d      	adds	r5, r3, r5
 800a926:	6025      	str	r5, [r4, #0]
 800a928:	9d00      	ldr	r5, [sp, #0]
 800a92a:	9b03      	ldr	r3, [sp, #12]
 800a92c:	195b      	adds	r3, r3, r5
 800a92e:	9303      	str	r3, [sp, #12]
 800a930:	9b00      	ldr	r3, [sp, #0]
 800a932:	1b5b      	subs	r3, r3, r5
 800a934:	9300      	str	r3, [sp, #0]
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	1b5d      	subs	r5, r3, r5
 800a93a:	60bd      	str	r5, [r7, #8]
 800a93c:	d198      	bne.n	800a870 <__sfvwrite_r+0x120>
 800a93e:	e70f      	b.n	800a760 <__sfvwrite_r+0x10>
 800a940:	0032      	movs	r2, r6
 800a942:	9802      	ldr	r0, [sp, #8]
 800a944:	f000 fb9a 	bl	800b07c <_realloc_r>
 800a948:	1e05      	subs	r5, r0, #0
 800a94a:	d1d6      	bne.n	800a8fa <__sfvwrite_r+0x1aa>
 800a94c:	6921      	ldr	r1, [r4, #16]
 800a94e:	9802      	ldr	r0, [sp, #8]
 800a950:	f7ff fcb6 	bl	800a2c0 <_free_r>
 800a954:	2280      	movs	r2, #128	; 0x80
 800a956:	89a3      	ldrh	r3, [r4, #12]
 800a958:	4393      	bics	r3, r2
 800a95a:	81a3      	strh	r3, [r4, #12]
 800a95c:	e7b1      	b.n	800a8c2 <__sfvwrite_r+0x172>
 800a95e:	6820      	ldr	r0, [r4, #0]
 800a960:	6923      	ldr	r3, [r4, #16]
 800a962:	4298      	cmp	r0, r3
 800a964:	d803      	bhi.n	800a96e <__sfvwrite_r+0x21e>
 800a966:	6966      	ldr	r6, [r4, #20]
 800a968:	9b00      	ldr	r3, [sp, #0]
 800a96a:	42b3      	cmp	r3, r6
 800a96c:	d216      	bcs.n	800a99c <__sfvwrite_r+0x24c>
 800a96e:	9b00      	ldr	r3, [sp, #0]
 800a970:	429d      	cmp	r5, r3
 800a972:	d900      	bls.n	800a976 <__sfvwrite_r+0x226>
 800a974:	001d      	movs	r5, r3
 800a976:	002a      	movs	r2, r5
 800a978:	9903      	ldr	r1, [sp, #12]
 800a97a:	f000 fb51 	bl	800b020 <memmove>
 800a97e:	68a3      	ldr	r3, [r4, #8]
 800a980:	6822      	ldr	r2, [r4, #0]
 800a982:	1b5b      	subs	r3, r3, r5
 800a984:	1952      	adds	r2, r2, r5
 800a986:	60a3      	str	r3, [r4, #8]
 800a988:	6022      	str	r2, [r4, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d1cd      	bne.n	800a92a <__sfvwrite_r+0x1da>
 800a98e:	0021      	movs	r1, r4
 800a990:	9802      	ldr	r0, [sp, #8]
 800a992:	f7ff fa61 	bl	8009e58 <_fflush_r>
 800a996:	2800      	cmp	r0, #0
 800a998:	d0c7      	beq.n	800a92a <__sfvwrite_r+0x1da>
 800a99a:	e795      	b.n	800a8c8 <__sfvwrite_r+0x178>
 800a99c:	9800      	ldr	r0, [sp, #0]
 800a99e:	4b1c      	ldr	r3, [pc, #112]	; (800aa10 <__sfvwrite_r+0x2c0>)
 800a9a0:	4298      	cmp	r0, r3
 800a9a2:	d900      	bls.n	800a9a6 <__sfvwrite_r+0x256>
 800a9a4:	0018      	movs	r0, r3
 800a9a6:	0031      	movs	r1, r6
 800a9a8:	f7f5 fc5e 	bl	8000268 <__divsi3>
 800a9ac:	0033      	movs	r3, r6
 800a9ae:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a9b0:	4343      	muls	r3, r0
 800a9b2:	9a03      	ldr	r2, [sp, #12]
 800a9b4:	6a21      	ldr	r1, [r4, #32]
 800a9b6:	9802      	ldr	r0, [sp, #8]
 800a9b8:	47a8      	blx	r5
 800a9ba:	1e05      	subs	r5, r0, #0
 800a9bc:	dcb5      	bgt.n	800a92a <__sfvwrite_r+0x1da>
 800a9be:	e783      	b.n	800a8c8 <__sfvwrite_r+0x178>
 800a9c0:	9b01      	ldr	r3, [sp, #4]
 800a9c2:	2000      	movs	r0, #0
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	9303      	str	r3, [sp, #12]
 800a9c8:	9b01      	ldr	r3, [sp, #4]
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	9300      	str	r3, [sp, #0]
 800a9ce:	9b01      	ldr	r3, [sp, #4]
 800a9d0:	3308      	adds	r3, #8
 800a9d2:	9301      	str	r3, [sp, #4]
 800a9d4:	e706      	b.n	800a7e4 <__sfvwrite_r+0x94>
 800a9d6:	9a04      	ldr	r2, [sp, #16]
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	db08      	blt.n	800a9ee <__sfvwrite_r+0x29e>
 800a9dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a9de:	9a03      	ldr	r2, [sp, #12]
 800a9e0:	6a21      	ldr	r1, [r4, #32]
 800a9e2:	9802      	ldr	r0, [sp, #8]
 800a9e4:	47b0      	blx	r6
 800a9e6:	1e06      	subs	r6, r0, #0
 800a9e8:	dd00      	ble.n	800a9ec <__sfvwrite_r+0x29c>
 800a9ea:	e72b      	b.n	800a844 <__sfvwrite_r+0xf4>
 800a9ec:	e76c      	b.n	800a8c8 <__sfvwrite_r+0x178>
 800a9ee:	9a04      	ldr	r2, [sp, #16]
 800a9f0:	9903      	ldr	r1, [sp, #12]
 800a9f2:	f000 fb15 	bl	800b020 <memmove>
 800a9f6:	9a04      	ldr	r2, [sp, #16]
 800a9f8:	68a3      	ldr	r3, [r4, #8]
 800a9fa:	0016      	movs	r6, r2
 800a9fc:	1a9b      	subs	r3, r3, r2
 800a9fe:	60a3      	str	r3, [r4, #8]
 800aa00:	6823      	ldr	r3, [r4, #0]
 800aa02:	189b      	adds	r3, r3, r2
 800aa04:	6023      	str	r3, [r4, #0]
 800aa06:	e71d      	b.n	800a844 <__sfvwrite_r+0xf4>
 800aa08:	7ffffc00 	.word	0x7ffffc00
 800aa0c:	fffffb7f 	.word	0xfffffb7f
 800aa10:	7fffffff 	.word	0x7fffffff

0800aa14 <_fwalk>:
 800aa14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa16:	30d8      	adds	r0, #216	; 0xd8
 800aa18:	0004      	movs	r4, r0
 800aa1a:	2600      	movs	r6, #0
 800aa1c:	9101      	str	r1, [sp, #4]
 800aa1e:	2c00      	cmp	r4, #0
 800aa20:	d101      	bne.n	800aa26 <_fwalk+0x12>
 800aa22:	0030      	movs	r0, r6
 800aa24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aa26:	68a5      	ldr	r5, [r4, #8]
 800aa28:	6867      	ldr	r7, [r4, #4]
 800aa2a:	3f01      	subs	r7, #1
 800aa2c:	d501      	bpl.n	800aa32 <_fwalk+0x1e>
 800aa2e:	6824      	ldr	r4, [r4, #0]
 800aa30:	e7f5      	b.n	800aa1e <_fwalk+0xa>
 800aa32:	89ab      	ldrh	r3, [r5, #12]
 800aa34:	2b01      	cmp	r3, #1
 800aa36:	d907      	bls.n	800aa48 <_fwalk+0x34>
 800aa38:	220e      	movs	r2, #14
 800aa3a:	5eab      	ldrsh	r3, [r5, r2]
 800aa3c:	3301      	adds	r3, #1
 800aa3e:	d003      	beq.n	800aa48 <_fwalk+0x34>
 800aa40:	0028      	movs	r0, r5
 800aa42:	9b01      	ldr	r3, [sp, #4]
 800aa44:	4798      	blx	r3
 800aa46:	4306      	orrs	r6, r0
 800aa48:	3568      	adds	r5, #104	; 0x68
 800aa4a:	e7ee      	b.n	800aa2a <_fwalk+0x16>

0800aa4c <_fwalk_reent>:
 800aa4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa4e:	0004      	movs	r4, r0
 800aa50:	0007      	movs	r7, r0
 800aa52:	2600      	movs	r6, #0
 800aa54:	9101      	str	r1, [sp, #4]
 800aa56:	34d8      	adds	r4, #216	; 0xd8
 800aa58:	2c00      	cmp	r4, #0
 800aa5a:	d101      	bne.n	800aa60 <_fwalk_reent+0x14>
 800aa5c:	0030      	movs	r0, r6
 800aa5e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aa60:	6863      	ldr	r3, [r4, #4]
 800aa62:	68a5      	ldr	r5, [r4, #8]
 800aa64:	9300      	str	r3, [sp, #0]
 800aa66:	9b00      	ldr	r3, [sp, #0]
 800aa68:	3b01      	subs	r3, #1
 800aa6a:	9300      	str	r3, [sp, #0]
 800aa6c:	d501      	bpl.n	800aa72 <_fwalk_reent+0x26>
 800aa6e:	6824      	ldr	r4, [r4, #0]
 800aa70:	e7f2      	b.n	800aa58 <_fwalk_reent+0xc>
 800aa72:	89ab      	ldrh	r3, [r5, #12]
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d908      	bls.n	800aa8a <_fwalk_reent+0x3e>
 800aa78:	220e      	movs	r2, #14
 800aa7a:	5eab      	ldrsh	r3, [r5, r2]
 800aa7c:	3301      	adds	r3, #1
 800aa7e:	d004      	beq.n	800aa8a <_fwalk_reent+0x3e>
 800aa80:	0029      	movs	r1, r5
 800aa82:	0038      	movs	r0, r7
 800aa84:	9b01      	ldr	r3, [sp, #4]
 800aa86:	4798      	blx	r3
 800aa88:	4306      	orrs	r6, r0
 800aa8a:	3568      	adds	r5, #104	; 0x68
 800aa8c:	e7eb      	b.n	800aa66 <_fwalk_reent+0x1a>
	...

0800aa90 <__libc_init_array>:
 800aa90:	b570      	push	{r4, r5, r6, lr}
 800aa92:	2600      	movs	r6, #0
 800aa94:	4d0c      	ldr	r5, [pc, #48]	; (800aac8 <__libc_init_array+0x38>)
 800aa96:	4c0d      	ldr	r4, [pc, #52]	; (800aacc <__libc_init_array+0x3c>)
 800aa98:	1b64      	subs	r4, r4, r5
 800aa9a:	10a4      	asrs	r4, r4, #2
 800aa9c:	42a6      	cmp	r6, r4
 800aa9e:	d109      	bne.n	800aab4 <__libc_init_array+0x24>
 800aaa0:	2600      	movs	r6, #0
 800aaa2:	f004 fd9d 	bl	800f5e0 <_init>
 800aaa6:	4d0a      	ldr	r5, [pc, #40]	; (800aad0 <__libc_init_array+0x40>)
 800aaa8:	4c0a      	ldr	r4, [pc, #40]	; (800aad4 <__libc_init_array+0x44>)
 800aaaa:	1b64      	subs	r4, r4, r5
 800aaac:	10a4      	asrs	r4, r4, #2
 800aaae:	42a6      	cmp	r6, r4
 800aab0:	d105      	bne.n	800aabe <__libc_init_array+0x2e>
 800aab2:	bd70      	pop	{r4, r5, r6, pc}
 800aab4:	00b3      	lsls	r3, r6, #2
 800aab6:	58eb      	ldr	r3, [r5, r3]
 800aab8:	4798      	blx	r3
 800aaba:	3601      	adds	r6, #1
 800aabc:	e7ee      	b.n	800aa9c <__libc_init_array+0xc>
 800aabe:	00b3      	lsls	r3, r6, #2
 800aac0:	58eb      	ldr	r3, [r5, r3]
 800aac2:	4798      	blx	r3
 800aac4:	3601      	adds	r6, #1
 800aac6:	e7f2      	b.n	800aaae <__libc_init_array+0x1e>
 800aac8:	2000084c 	.word	0x2000084c
 800aacc:	2000084c 	.word	0x2000084c
 800aad0:	2000084c 	.word	0x2000084c
 800aad4:	20000858 	.word	0x20000858

0800aad8 <__retarget_lock_init_recursive>:
 800aad8:	4770      	bx	lr

0800aada <__retarget_lock_close_recursive>:
 800aada:	4770      	bx	lr

0800aadc <__retarget_lock_acquire_recursive>:
 800aadc:	4770      	bx	lr

0800aade <__retarget_lock_release_recursive>:
 800aade:	4770      	bx	lr

0800aae0 <__swhatbuf_r>:
 800aae0:	b570      	push	{r4, r5, r6, lr}
 800aae2:	000e      	movs	r6, r1
 800aae4:	001d      	movs	r5, r3
 800aae6:	230e      	movs	r3, #14
 800aae8:	5ec9      	ldrsh	r1, [r1, r3]
 800aaea:	b090      	sub	sp, #64	; 0x40
 800aaec:	0014      	movs	r4, r2
 800aaee:	2900      	cmp	r1, #0
 800aaf0:	da0a      	bge.n	800ab08 <__swhatbuf_r+0x28>
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	2280      	movs	r2, #128	; 0x80
 800aaf6:	602b      	str	r3, [r5, #0]
 800aaf8:	89b0      	ldrh	r0, [r6, #12]
 800aafa:	4010      	ands	r0, r2
 800aafc:	4298      	cmp	r0, r3
 800aafe:	d117      	bne.n	800ab30 <__swhatbuf_r+0x50>
 800ab00:	2380      	movs	r3, #128	; 0x80
 800ab02:	00db      	lsls	r3, r3, #3
 800ab04:	6023      	str	r3, [r4, #0]
 800ab06:	e016      	b.n	800ab36 <__swhatbuf_r+0x56>
 800ab08:	aa01      	add	r2, sp, #4
 800ab0a:	f7ff fe0f 	bl	800a72c <_fstat_r>
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	dbef      	blt.n	800aaf2 <__swhatbuf_r+0x12>
 800ab12:	22f0      	movs	r2, #240	; 0xf0
 800ab14:	9b02      	ldr	r3, [sp, #8]
 800ab16:	0212      	lsls	r2, r2, #8
 800ab18:	4013      	ands	r3, r2
 800ab1a:	4a08      	ldr	r2, [pc, #32]	; (800ab3c <__swhatbuf_r+0x5c>)
 800ab1c:	2080      	movs	r0, #128	; 0x80
 800ab1e:	189b      	adds	r3, r3, r2
 800ab20:	425a      	negs	r2, r3
 800ab22:	4153      	adcs	r3, r2
 800ab24:	602b      	str	r3, [r5, #0]
 800ab26:	2380      	movs	r3, #128	; 0x80
 800ab28:	00db      	lsls	r3, r3, #3
 800ab2a:	6023      	str	r3, [r4, #0]
 800ab2c:	0100      	lsls	r0, r0, #4
 800ab2e:	e002      	b.n	800ab36 <__swhatbuf_r+0x56>
 800ab30:	2240      	movs	r2, #64	; 0x40
 800ab32:	0018      	movs	r0, r3
 800ab34:	6022      	str	r2, [r4, #0]
 800ab36:	b010      	add	sp, #64	; 0x40
 800ab38:	bd70      	pop	{r4, r5, r6, pc}
 800ab3a:	46c0      	nop			; (mov r8, r8)
 800ab3c:	ffffe000 	.word	0xffffe000

0800ab40 <__smakebuf_r>:
 800ab40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab42:	2602      	movs	r6, #2
 800ab44:	898b      	ldrh	r3, [r1, #12]
 800ab46:	0005      	movs	r5, r0
 800ab48:	000c      	movs	r4, r1
 800ab4a:	4233      	tst	r3, r6
 800ab4c:	d006      	beq.n	800ab5c <__smakebuf_r+0x1c>
 800ab4e:	0023      	movs	r3, r4
 800ab50:	3347      	adds	r3, #71	; 0x47
 800ab52:	6023      	str	r3, [r4, #0]
 800ab54:	6123      	str	r3, [r4, #16]
 800ab56:	2301      	movs	r3, #1
 800ab58:	6163      	str	r3, [r4, #20]
 800ab5a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800ab5c:	ab01      	add	r3, sp, #4
 800ab5e:	466a      	mov	r2, sp
 800ab60:	f7ff ffbe 	bl	800aae0 <__swhatbuf_r>
 800ab64:	9900      	ldr	r1, [sp, #0]
 800ab66:	0007      	movs	r7, r0
 800ab68:	0028      	movs	r0, r5
 800ab6a:	f000 f841 	bl	800abf0 <_malloc_r>
 800ab6e:	2800      	cmp	r0, #0
 800ab70:	d108      	bne.n	800ab84 <__smakebuf_r+0x44>
 800ab72:	220c      	movs	r2, #12
 800ab74:	5ea3      	ldrsh	r3, [r4, r2]
 800ab76:	059a      	lsls	r2, r3, #22
 800ab78:	d4ef      	bmi.n	800ab5a <__smakebuf_r+0x1a>
 800ab7a:	2203      	movs	r2, #3
 800ab7c:	4393      	bics	r3, r2
 800ab7e:	431e      	orrs	r6, r3
 800ab80:	81a6      	strh	r6, [r4, #12]
 800ab82:	e7e4      	b.n	800ab4e <__smakebuf_r+0xe>
 800ab84:	4b0f      	ldr	r3, [pc, #60]	; (800abc4 <__smakebuf_r+0x84>)
 800ab86:	62ab      	str	r3, [r5, #40]	; 0x28
 800ab88:	2380      	movs	r3, #128	; 0x80
 800ab8a:	89a2      	ldrh	r2, [r4, #12]
 800ab8c:	6020      	str	r0, [r4, #0]
 800ab8e:	4313      	orrs	r3, r2
 800ab90:	81a3      	strh	r3, [r4, #12]
 800ab92:	9b00      	ldr	r3, [sp, #0]
 800ab94:	6120      	str	r0, [r4, #16]
 800ab96:	6163      	str	r3, [r4, #20]
 800ab98:	9b01      	ldr	r3, [sp, #4]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d00d      	beq.n	800abba <__smakebuf_r+0x7a>
 800ab9e:	230e      	movs	r3, #14
 800aba0:	5ee1      	ldrsh	r1, [r4, r3]
 800aba2:	0028      	movs	r0, r5
 800aba4:	f002 ffe2 	bl	800db6c <_isatty_r>
 800aba8:	2800      	cmp	r0, #0
 800abaa:	d006      	beq.n	800abba <__smakebuf_r+0x7a>
 800abac:	2203      	movs	r2, #3
 800abae:	89a3      	ldrh	r3, [r4, #12]
 800abb0:	4393      	bics	r3, r2
 800abb2:	001a      	movs	r2, r3
 800abb4:	2301      	movs	r3, #1
 800abb6:	4313      	orrs	r3, r2
 800abb8:	81a3      	strh	r3, [r4, #12]
 800abba:	89a0      	ldrh	r0, [r4, #12]
 800abbc:	4338      	orrs	r0, r7
 800abbe:	81a0      	strh	r0, [r4, #12]
 800abc0:	e7cb      	b.n	800ab5a <__smakebuf_r+0x1a>
 800abc2:	46c0      	nop			; (mov r8, r8)
 800abc4:	08009f99 	.word	0x08009f99

0800abc8 <malloc>:
 800abc8:	b510      	push	{r4, lr}
 800abca:	4b03      	ldr	r3, [pc, #12]	; (800abd8 <malloc+0x10>)
 800abcc:	0001      	movs	r1, r0
 800abce:	6818      	ldr	r0, [r3, #0]
 800abd0:	f000 f80e 	bl	800abf0 <_malloc_r>
 800abd4:	bd10      	pop	{r4, pc}
 800abd6:	46c0      	nop			; (mov r8, r8)
 800abd8:	200001d8 	.word	0x200001d8

0800abdc <free>:
 800abdc:	b510      	push	{r4, lr}
 800abde:	4b03      	ldr	r3, [pc, #12]	; (800abec <free+0x10>)
 800abe0:	0001      	movs	r1, r0
 800abe2:	6818      	ldr	r0, [r3, #0]
 800abe4:	f7ff fb6c 	bl	800a2c0 <_free_r>
 800abe8:	bd10      	pop	{r4, pc}
 800abea:	46c0      	nop			; (mov r8, r8)
 800abec:	200001d8 	.word	0x200001d8

0800abf0 <_malloc_r>:
 800abf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abf2:	000d      	movs	r5, r1
 800abf4:	b085      	sub	sp, #20
 800abf6:	350b      	adds	r5, #11
 800abf8:	9001      	str	r0, [sp, #4]
 800abfa:	2d16      	cmp	r5, #22
 800abfc:	d908      	bls.n	800ac10 <_malloc_r+0x20>
 800abfe:	2307      	movs	r3, #7
 800ac00:	439d      	bics	r5, r3
 800ac02:	d506      	bpl.n	800ac12 <_malloc_r+0x22>
 800ac04:	230c      	movs	r3, #12
 800ac06:	9a01      	ldr	r2, [sp, #4]
 800ac08:	6013      	str	r3, [r2, #0]
 800ac0a:	2000      	movs	r0, #0
 800ac0c:	b005      	add	sp, #20
 800ac0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac10:	2510      	movs	r5, #16
 800ac12:	428d      	cmp	r5, r1
 800ac14:	d3f6      	bcc.n	800ac04 <_malloc_r+0x14>
 800ac16:	9801      	ldr	r0, [sp, #4]
 800ac18:	f7fb f85c 	bl	8005cd4 <__malloc_lock>
 800ac1c:	23f8      	movs	r3, #248	; 0xf8
 800ac1e:	33ff      	adds	r3, #255	; 0xff
 800ac20:	48ba      	ldr	r0, [pc, #744]	; (800af0c <_malloc_r+0x31c>)
 800ac22:	429d      	cmp	r5, r3
 800ac24:	d81f      	bhi.n	800ac66 <_malloc_r+0x76>
 800ac26:	002a      	movs	r2, r5
 800ac28:	3208      	adds	r2, #8
 800ac2a:	1882      	adds	r2, r0, r2
 800ac2c:	0011      	movs	r1, r2
 800ac2e:	6854      	ldr	r4, [r2, #4]
 800ac30:	3908      	subs	r1, #8
 800ac32:	08eb      	lsrs	r3, r5, #3
 800ac34:	428c      	cmp	r4, r1
 800ac36:	d103      	bne.n	800ac40 <_malloc_r+0x50>
 800ac38:	68d4      	ldr	r4, [r2, #12]
 800ac3a:	3302      	adds	r3, #2
 800ac3c:	42a2      	cmp	r2, r4
 800ac3e:	d029      	beq.n	800ac94 <_malloc_r+0xa4>
 800ac40:	2303      	movs	r3, #3
 800ac42:	6862      	ldr	r2, [r4, #4]
 800ac44:	68a1      	ldr	r1, [r4, #8]
 800ac46:	439a      	bics	r2, r3
 800ac48:	0013      	movs	r3, r2
 800ac4a:	68e2      	ldr	r2, [r4, #12]
 800ac4c:	18e3      	adds	r3, r4, r3
 800ac4e:	60ca      	str	r2, [r1, #12]
 800ac50:	6091      	str	r1, [r2, #8]
 800ac52:	2201      	movs	r2, #1
 800ac54:	6859      	ldr	r1, [r3, #4]
 800ac56:	430a      	orrs	r2, r1
 800ac58:	605a      	str	r2, [r3, #4]
 800ac5a:	9801      	ldr	r0, [sp, #4]
 800ac5c:	f7fb f83e 	bl	8005cdc <__malloc_unlock>
 800ac60:	0020      	movs	r0, r4
 800ac62:	3008      	adds	r0, #8
 800ac64:	e7d2      	b.n	800ac0c <_malloc_r+0x1c>
 800ac66:	0a6a      	lsrs	r2, r5, #9
 800ac68:	233f      	movs	r3, #63	; 0x3f
 800ac6a:	2a00      	cmp	r2, #0
 800ac6c:	d003      	beq.n	800ac76 <_malloc_r+0x86>
 800ac6e:	2a04      	cmp	r2, #4
 800ac70:	d828      	bhi.n	800acc4 <_malloc_r+0xd4>
 800ac72:	09ab      	lsrs	r3, r5, #6
 800ac74:	3338      	adds	r3, #56	; 0x38
 800ac76:	2203      	movs	r2, #3
 800ac78:	4694      	mov	ip, r2
 800ac7a:	00d9      	lsls	r1, r3, #3
 800ac7c:	1809      	adds	r1, r1, r0
 800ac7e:	68cc      	ldr	r4, [r1, #12]
 800ac80:	428c      	cmp	r4, r1
 800ac82:	d006      	beq.n	800ac92 <_malloc_r+0xa2>
 800ac84:	4666      	mov	r6, ip
 800ac86:	6862      	ldr	r2, [r4, #4]
 800ac88:	43b2      	bics	r2, r6
 800ac8a:	1b57      	subs	r7, r2, r5
 800ac8c:	2f0f      	cmp	r7, #15
 800ac8e:	dd31      	ble.n	800acf4 <_malloc_r+0x104>
 800ac90:	3b01      	subs	r3, #1
 800ac92:	3301      	adds	r3, #1
 800ac94:	0001      	movs	r1, r0
 800ac96:	6904      	ldr	r4, [r0, #16]
 800ac98:	3108      	adds	r1, #8
 800ac9a:	428c      	cmp	r4, r1
 800ac9c:	d04e      	beq.n	800ad3c <_malloc_r+0x14c>
 800ac9e:	2203      	movs	r2, #3
 800aca0:	6866      	ldr	r6, [r4, #4]
 800aca2:	4396      	bics	r6, r2
 800aca4:	0032      	movs	r2, r6
 800aca6:	1b76      	subs	r6, r6, r5
 800aca8:	2e0f      	cmp	r6, #15
 800acaa:	dd31      	ble.n	800ad10 <_malloc_r+0x120>
 800acac:	2701      	movs	r7, #1
 800acae:	1963      	adds	r3, r4, r5
 800acb0:	433d      	orrs	r5, r7
 800acb2:	4337      	orrs	r7, r6
 800acb4:	6065      	str	r5, [r4, #4]
 800acb6:	6143      	str	r3, [r0, #20]
 800acb8:	6103      	str	r3, [r0, #16]
 800acba:	60d9      	str	r1, [r3, #12]
 800acbc:	6099      	str	r1, [r3, #8]
 800acbe:	605f      	str	r7, [r3, #4]
 800acc0:	50a6      	str	r6, [r4, r2]
 800acc2:	e7ca      	b.n	800ac5a <_malloc_r+0x6a>
 800acc4:	2a14      	cmp	r2, #20
 800acc6:	d802      	bhi.n	800acce <_malloc_r+0xde>
 800acc8:	0013      	movs	r3, r2
 800acca:	335b      	adds	r3, #91	; 0x5b
 800accc:	e7d3      	b.n	800ac76 <_malloc_r+0x86>
 800acce:	2a54      	cmp	r2, #84	; 0x54
 800acd0:	d802      	bhi.n	800acd8 <_malloc_r+0xe8>
 800acd2:	0b2b      	lsrs	r3, r5, #12
 800acd4:	336e      	adds	r3, #110	; 0x6e
 800acd6:	e7ce      	b.n	800ac76 <_malloc_r+0x86>
 800acd8:	23aa      	movs	r3, #170	; 0xaa
 800acda:	005b      	lsls	r3, r3, #1
 800acdc:	429a      	cmp	r2, r3
 800acde:	d802      	bhi.n	800ace6 <_malloc_r+0xf6>
 800ace0:	0beb      	lsrs	r3, r5, #15
 800ace2:	3377      	adds	r3, #119	; 0x77
 800ace4:	e7c7      	b.n	800ac76 <_malloc_r+0x86>
 800ace6:	498a      	ldr	r1, [pc, #552]	; (800af10 <_malloc_r+0x320>)
 800ace8:	237e      	movs	r3, #126	; 0x7e
 800acea:	428a      	cmp	r2, r1
 800acec:	d8c3      	bhi.n	800ac76 <_malloc_r+0x86>
 800acee:	0cab      	lsrs	r3, r5, #18
 800acf0:	337c      	adds	r3, #124	; 0x7c
 800acf2:	e7c0      	b.n	800ac76 <_malloc_r+0x86>
 800acf4:	68e6      	ldr	r6, [r4, #12]
 800acf6:	2f00      	cmp	r7, #0
 800acf8:	db08      	blt.n	800ad0c <_malloc_r+0x11c>
 800acfa:	68a3      	ldr	r3, [r4, #8]
 800acfc:	60de      	str	r6, [r3, #12]
 800acfe:	60b3      	str	r3, [r6, #8]
 800ad00:	2301      	movs	r3, #1
 800ad02:	18a2      	adds	r2, r4, r2
 800ad04:	6851      	ldr	r1, [r2, #4]
 800ad06:	430b      	orrs	r3, r1
 800ad08:	6053      	str	r3, [r2, #4]
 800ad0a:	e7a6      	b.n	800ac5a <_malloc_r+0x6a>
 800ad0c:	0034      	movs	r4, r6
 800ad0e:	e7b7      	b.n	800ac80 <_malloc_r+0x90>
 800ad10:	6141      	str	r1, [r0, #20]
 800ad12:	6101      	str	r1, [r0, #16]
 800ad14:	2e00      	cmp	r6, #0
 800ad16:	daf3      	bge.n	800ad00 <_malloc_r+0x110>
 800ad18:	497e      	ldr	r1, [pc, #504]	; (800af14 <_malloc_r+0x324>)
 800ad1a:	428a      	cmp	r2, r1
 800ad1c:	d842      	bhi.n	800ada4 <_malloc_r+0x1b4>
 800ad1e:	08d2      	lsrs	r2, r2, #3
 800ad20:	39ff      	subs	r1, #255	; 0xff
 800ad22:	1096      	asrs	r6, r2, #2
 800ad24:	39ff      	subs	r1, #255	; 0xff
 800ad26:	40b1      	lsls	r1, r6
 800ad28:	6846      	ldr	r6, [r0, #4]
 800ad2a:	00d2      	lsls	r2, r2, #3
 800ad2c:	4331      	orrs	r1, r6
 800ad2e:	6041      	str	r1, [r0, #4]
 800ad30:	1810      	adds	r0, r2, r0
 800ad32:	6882      	ldr	r2, [r0, #8]
 800ad34:	60e0      	str	r0, [r4, #12]
 800ad36:	60a2      	str	r2, [r4, #8]
 800ad38:	6084      	str	r4, [r0, #8]
 800ad3a:	60d4      	str	r4, [r2, #12]
 800ad3c:	2201      	movs	r2, #1
 800ad3e:	1099      	asrs	r1, r3, #2
 800ad40:	408a      	lsls	r2, r1
 800ad42:	4972      	ldr	r1, [pc, #456]	; (800af0c <_malloc_r+0x31c>)
 800ad44:	6848      	ldr	r0, [r1, #4]
 800ad46:	4282      	cmp	r2, r0
 800ad48:	d900      	bls.n	800ad4c <_malloc_r+0x15c>
 800ad4a:	e097      	b.n	800ae7c <_malloc_r+0x28c>
 800ad4c:	4210      	tst	r0, r2
 800ad4e:	d105      	bne.n	800ad5c <_malloc_r+0x16c>
 800ad50:	2403      	movs	r4, #3
 800ad52:	43a3      	bics	r3, r4
 800ad54:	0052      	lsls	r2, r2, #1
 800ad56:	3304      	adds	r3, #4
 800ad58:	4210      	tst	r0, r2
 800ad5a:	d0fb      	beq.n	800ad54 <_malloc_r+0x164>
 800ad5c:	469c      	mov	ip, r3
 800ad5e:	00d8      	lsls	r0, r3, #3
 800ad60:	1808      	adds	r0, r1, r0
 800ad62:	9002      	str	r0, [sp, #8]
 800ad64:	9c02      	ldr	r4, [sp, #8]
 800ad66:	68e4      	ldr	r4, [r4, #12]
 800ad68:	9e02      	ldr	r6, [sp, #8]
 800ad6a:	42b4      	cmp	r4, r6
 800ad6c:	d158      	bne.n	800ae20 <_malloc_r+0x230>
 800ad6e:	0034      	movs	r4, r6
 800ad70:	3408      	adds	r4, #8
 800ad72:	9402      	str	r4, [sp, #8]
 800ad74:	2401      	movs	r4, #1
 800ad76:	44a4      	add	ip, r4
 800ad78:	4664      	mov	r4, ip
 800ad7a:	2603      	movs	r6, #3
 800ad7c:	4234      	tst	r4, r6
 800ad7e:	d1f1      	bne.n	800ad64 <_malloc_r+0x174>
 800ad80:	2403      	movs	r4, #3
 800ad82:	4223      	tst	r3, r4
 800ad84:	d174      	bne.n	800ae70 <_malloc_r+0x280>
 800ad86:	684b      	ldr	r3, [r1, #4]
 800ad88:	4393      	bics	r3, r2
 800ad8a:	604b      	str	r3, [r1, #4]
 800ad8c:	6848      	ldr	r0, [r1, #4]
 800ad8e:	0052      	lsls	r2, r2, #1
 800ad90:	4282      	cmp	r2, r0
 800ad92:	d873      	bhi.n	800ae7c <_malloc_r+0x28c>
 800ad94:	2a00      	cmp	r2, #0
 800ad96:	d071      	beq.n	800ae7c <_malloc_r+0x28c>
 800ad98:	4663      	mov	r3, ip
 800ad9a:	4210      	tst	r0, r2
 800ad9c:	d1de      	bne.n	800ad5c <_malloc_r+0x16c>
 800ad9e:	3304      	adds	r3, #4
 800ada0:	0052      	lsls	r2, r2, #1
 800ada2:	e7fa      	b.n	800ad9a <_malloc_r+0x1aa>
 800ada4:	0a56      	lsrs	r6, r2, #9
 800ada6:	2e04      	cmp	r6, #4
 800ada8:	d816      	bhi.n	800add8 <_malloc_r+0x1e8>
 800adaa:	0991      	lsrs	r1, r2, #6
 800adac:	3138      	adds	r1, #56	; 0x38
 800adae:	00cf      	lsls	r7, r1, #3
 800adb0:	183e      	adds	r6, r7, r0
 800adb2:	2703      	movs	r7, #3
 800adb4:	9602      	str	r6, [sp, #8]
 800adb6:	46bc      	mov	ip, r7
 800adb8:	68b6      	ldr	r6, [r6, #8]
 800adba:	9f02      	ldr	r7, [sp, #8]
 800adbc:	42b7      	cmp	r7, r6
 800adbe:	d127      	bne.n	800ae10 <_malloc_r+0x220>
 800adc0:	2201      	movs	r2, #1
 800adc2:	1089      	asrs	r1, r1, #2
 800adc4:	408a      	lsls	r2, r1
 800adc6:	6841      	ldr	r1, [r0, #4]
 800adc8:	430a      	orrs	r2, r1
 800adca:	6042      	str	r2, [r0, #4]
 800adcc:	9a02      	ldr	r2, [sp, #8]
 800adce:	60a6      	str	r6, [r4, #8]
 800add0:	60e2      	str	r2, [r4, #12]
 800add2:	6094      	str	r4, [r2, #8]
 800add4:	60f4      	str	r4, [r6, #12]
 800add6:	e7b1      	b.n	800ad3c <_malloc_r+0x14c>
 800add8:	2e14      	cmp	r6, #20
 800adda:	d802      	bhi.n	800ade2 <_malloc_r+0x1f2>
 800addc:	0031      	movs	r1, r6
 800adde:	315b      	adds	r1, #91	; 0x5b
 800ade0:	e7e5      	b.n	800adae <_malloc_r+0x1be>
 800ade2:	2e54      	cmp	r6, #84	; 0x54
 800ade4:	d802      	bhi.n	800adec <_malloc_r+0x1fc>
 800ade6:	0b11      	lsrs	r1, r2, #12
 800ade8:	316e      	adds	r1, #110	; 0x6e
 800adea:	e7e0      	b.n	800adae <_malloc_r+0x1be>
 800adec:	21aa      	movs	r1, #170	; 0xaa
 800adee:	0049      	lsls	r1, r1, #1
 800adf0:	428e      	cmp	r6, r1
 800adf2:	d802      	bhi.n	800adfa <_malloc_r+0x20a>
 800adf4:	0bd1      	lsrs	r1, r2, #15
 800adf6:	3177      	adds	r1, #119	; 0x77
 800adf8:	e7d9      	b.n	800adae <_malloc_r+0x1be>
 800adfa:	4f45      	ldr	r7, [pc, #276]	; (800af10 <_malloc_r+0x320>)
 800adfc:	217e      	movs	r1, #126	; 0x7e
 800adfe:	42be      	cmp	r6, r7
 800ae00:	d8d5      	bhi.n	800adae <_malloc_r+0x1be>
 800ae02:	0c91      	lsrs	r1, r2, #18
 800ae04:	317c      	adds	r1, #124	; 0x7c
 800ae06:	e7d2      	b.n	800adae <_malloc_r+0x1be>
 800ae08:	68b6      	ldr	r6, [r6, #8]
 800ae0a:	9902      	ldr	r1, [sp, #8]
 800ae0c:	42b1      	cmp	r1, r6
 800ae0e:	d004      	beq.n	800ae1a <_malloc_r+0x22a>
 800ae10:	4660      	mov	r0, ip
 800ae12:	6871      	ldr	r1, [r6, #4]
 800ae14:	4381      	bics	r1, r0
 800ae16:	428a      	cmp	r2, r1
 800ae18:	d3f6      	bcc.n	800ae08 <_malloc_r+0x218>
 800ae1a:	68f2      	ldr	r2, [r6, #12]
 800ae1c:	9202      	str	r2, [sp, #8]
 800ae1e:	e7d5      	b.n	800adcc <_malloc_r+0x1dc>
 800ae20:	2603      	movs	r6, #3
 800ae22:	6867      	ldr	r7, [r4, #4]
 800ae24:	43b7      	bics	r7, r6
 800ae26:	9703      	str	r7, [sp, #12]
 800ae28:	1b7e      	subs	r6, r7, r5
 800ae2a:	2e0f      	cmp	r6, #15
 800ae2c:	dd11      	ble.n	800ae52 <_malloc_r+0x262>
 800ae2e:	2201      	movs	r2, #1
 800ae30:	1963      	adds	r3, r4, r5
 800ae32:	4315      	orrs	r5, r2
 800ae34:	6065      	str	r5, [r4, #4]
 800ae36:	68e0      	ldr	r0, [r4, #12]
 800ae38:	68a5      	ldr	r5, [r4, #8]
 800ae3a:	3108      	adds	r1, #8
 800ae3c:	60e8      	str	r0, [r5, #12]
 800ae3e:	4332      	orrs	r2, r6
 800ae40:	6085      	str	r5, [r0, #8]
 800ae42:	60cb      	str	r3, [r1, #12]
 800ae44:	608b      	str	r3, [r1, #8]
 800ae46:	60d9      	str	r1, [r3, #12]
 800ae48:	6099      	str	r1, [r3, #8]
 800ae4a:	605a      	str	r2, [r3, #4]
 800ae4c:	003b      	movs	r3, r7
 800ae4e:	50e6      	str	r6, [r4, r3]
 800ae50:	e703      	b.n	800ac5a <_malloc_r+0x6a>
 800ae52:	68e7      	ldr	r7, [r4, #12]
 800ae54:	2e00      	cmp	r6, #0
 800ae56:	db09      	blt.n	800ae6c <_malloc_r+0x27c>
 800ae58:	2201      	movs	r2, #1
 800ae5a:	9b03      	ldr	r3, [sp, #12]
 800ae5c:	18e3      	adds	r3, r4, r3
 800ae5e:	6859      	ldr	r1, [r3, #4]
 800ae60:	430a      	orrs	r2, r1
 800ae62:	605a      	str	r2, [r3, #4]
 800ae64:	68a3      	ldr	r3, [r4, #8]
 800ae66:	60df      	str	r7, [r3, #12]
 800ae68:	60bb      	str	r3, [r7, #8]
 800ae6a:	e6f6      	b.n	800ac5a <_malloc_r+0x6a>
 800ae6c:	003c      	movs	r4, r7
 800ae6e:	e77b      	b.n	800ad68 <_malloc_r+0x178>
 800ae70:	3808      	subs	r0, #8
 800ae72:	6884      	ldr	r4, [r0, #8]
 800ae74:	3b01      	subs	r3, #1
 800ae76:	42a0      	cmp	r0, r4
 800ae78:	d082      	beq.n	800ad80 <_malloc_r+0x190>
 800ae7a:	e787      	b.n	800ad8c <_malloc_r+0x19c>
 800ae7c:	2303      	movs	r3, #3
 800ae7e:	688f      	ldr	r7, [r1, #8]
 800ae80:	687a      	ldr	r2, [r7, #4]
 800ae82:	439a      	bics	r2, r3
 800ae84:	9202      	str	r2, [sp, #8]
 800ae86:	4295      	cmp	r5, r2
 800ae88:	d803      	bhi.n	800ae92 <_malloc_r+0x2a2>
 800ae8a:	1b52      	subs	r2, r2, r5
 800ae8c:	2a0f      	cmp	r2, #15
 800ae8e:	dd00      	ble.n	800ae92 <_malloc_r+0x2a2>
 800ae90:	e09f      	b.n	800afd2 <_malloc_r+0x3e2>
 800ae92:	9b02      	ldr	r3, [sp, #8]
 800ae94:	18fb      	adds	r3, r7, r3
 800ae96:	9303      	str	r3, [sp, #12]
 800ae98:	4b1f      	ldr	r3, [pc, #124]	; (800af18 <_malloc_r+0x328>)
 800ae9a:	681e      	ldr	r6, [r3, #0]
 800ae9c:	4b1f      	ldr	r3, [pc, #124]	; (800af1c <_malloc_r+0x32c>)
 800ae9e:	3610      	adds	r6, #16
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	1976      	adds	r6, r6, r5
 800aea4:	3301      	adds	r3, #1
 800aea6:	d005      	beq.n	800aeb4 <_malloc_r+0x2c4>
 800aea8:	4b1d      	ldr	r3, [pc, #116]	; (800af20 <_malloc_r+0x330>)
 800aeaa:	3b01      	subs	r3, #1
 800aeac:	199e      	adds	r6, r3, r6
 800aeae:	4b1c      	ldr	r3, [pc, #112]	; (800af20 <_malloc_r+0x330>)
 800aeb0:	425b      	negs	r3, r3
 800aeb2:	401e      	ands	r6, r3
 800aeb4:	0031      	movs	r1, r6
 800aeb6:	9801      	ldr	r0, [sp, #4]
 800aeb8:	f000 fb36 	bl	800b528 <_sbrk_r>
 800aebc:	0004      	movs	r4, r0
 800aebe:	1c43      	adds	r3, r0, #1
 800aec0:	d05f      	beq.n	800af82 <_malloc_r+0x392>
 800aec2:	9b03      	ldr	r3, [sp, #12]
 800aec4:	4283      	cmp	r3, r0
 800aec6:	d902      	bls.n	800aece <_malloc_r+0x2de>
 800aec8:	4b10      	ldr	r3, [pc, #64]	; (800af0c <_malloc_r+0x31c>)
 800aeca:	429f      	cmp	r7, r3
 800aecc:	d159      	bne.n	800af82 <_malloc_r+0x392>
 800aece:	4b15      	ldr	r3, [pc, #84]	; (800af24 <_malloc_r+0x334>)
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	18b1      	adds	r1, r6, r2
 800aed4:	6019      	str	r1, [r3, #0]
 800aed6:	4b12      	ldr	r3, [pc, #72]	; (800af20 <_malloc_r+0x330>)
 800aed8:	1e5a      	subs	r2, r3, #1
 800aeda:	9b03      	ldr	r3, [sp, #12]
 800aedc:	42a3      	cmp	r3, r4
 800aede:	d127      	bne.n	800af30 <_malloc_r+0x340>
 800aee0:	4213      	tst	r3, r2
 800aee2:	d125      	bne.n	800af30 <_malloc_r+0x340>
 800aee4:	9a02      	ldr	r2, [sp, #8]
 800aee6:	4b09      	ldr	r3, [pc, #36]	; (800af0c <_malloc_r+0x31c>)
 800aee8:	1992      	adds	r2, r2, r6
 800aeea:	2601      	movs	r6, #1
 800aeec:	689b      	ldr	r3, [r3, #8]
 800aeee:	4316      	orrs	r6, r2
 800aef0:	605e      	str	r6, [r3, #4]
 800aef2:	4b0c      	ldr	r3, [pc, #48]	; (800af24 <_malloc_r+0x334>)
 800aef4:	4a0c      	ldr	r2, [pc, #48]	; (800af28 <_malloc_r+0x338>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	6811      	ldr	r1, [r2, #0]
 800aefa:	428b      	cmp	r3, r1
 800aefc:	d900      	bls.n	800af00 <_malloc_r+0x310>
 800aefe:	6013      	str	r3, [r2, #0]
 800af00:	4a0a      	ldr	r2, [pc, #40]	; (800af2c <_malloc_r+0x33c>)
 800af02:	6811      	ldr	r1, [r2, #0]
 800af04:	428b      	cmp	r3, r1
 800af06:	d93c      	bls.n	800af82 <_malloc_r+0x392>
 800af08:	6013      	str	r3, [r2, #0]
 800af0a:	e03a      	b.n	800af82 <_malloc_r+0x392>
 800af0c:	200002cc 	.word	0x200002cc
 800af10:	00000554 	.word	0x00000554
 800af14:	000001ff 	.word	0x000001ff
 800af18:	20000e6c 	.word	0x20000e6c
 800af1c:	200006d4 	.word	0x200006d4
 800af20:	00001000 	.word	0x00001000
 800af24:	20000e3c 	.word	0x20000e3c
 800af28:	20000e64 	.word	0x20000e64
 800af2c:	20000e68 	.word	0x20000e68
 800af30:	4b2d      	ldr	r3, [pc, #180]	; (800afe8 <_malloc_r+0x3f8>)
 800af32:	6818      	ldr	r0, [r3, #0]
 800af34:	3001      	adds	r0, #1
 800af36:	d132      	bne.n	800af9e <_malloc_r+0x3ae>
 800af38:	601c      	str	r4, [r3, #0]
 800af3a:	2007      	movs	r0, #7
 800af3c:	4020      	ands	r0, r4
 800af3e:	d002      	beq.n	800af46 <_malloc_r+0x356>
 800af40:	2308      	movs	r3, #8
 800af42:	1a18      	subs	r0, r3, r0
 800af44:	1824      	adds	r4, r4, r0
 800af46:	4b29      	ldr	r3, [pc, #164]	; (800afec <_malloc_r+0x3fc>)
 800af48:	19a6      	adds	r6, r4, r6
 800af4a:	1818      	adds	r0, r3, r0
 800af4c:	4016      	ands	r6, r2
 800af4e:	1b86      	subs	r6, r0, r6
 800af50:	0031      	movs	r1, r6
 800af52:	9801      	ldr	r0, [sp, #4]
 800af54:	f000 fae8 	bl	800b528 <_sbrk_r>
 800af58:	1c43      	adds	r3, r0, #1
 800af5a:	d101      	bne.n	800af60 <_malloc_r+0x370>
 800af5c:	0020      	movs	r0, r4
 800af5e:	2600      	movs	r6, #0
 800af60:	4a23      	ldr	r2, [pc, #140]	; (800aff0 <_malloc_r+0x400>)
 800af62:	1b00      	subs	r0, r0, r4
 800af64:	6813      	ldr	r3, [r2, #0]
 800af66:	199b      	adds	r3, r3, r6
 800af68:	6013      	str	r3, [r2, #0]
 800af6a:	2301      	movs	r3, #1
 800af6c:	4a21      	ldr	r2, [pc, #132]	; (800aff4 <_malloc_r+0x404>)
 800af6e:	1986      	adds	r6, r0, r6
 800af70:	431e      	orrs	r6, r3
 800af72:	6094      	str	r4, [r2, #8]
 800af74:	6066      	str	r6, [r4, #4]
 800af76:	4297      	cmp	r7, r2
 800af78:	d0bb      	beq.n	800aef2 <_malloc_r+0x302>
 800af7a:	9a02      	ldr	r2, [sp, #8]
 800af7c:	2a0f      	cmp	r2, #15
 800af7e:	d814      	bhi.n	800afaa <_malloc_r+0x3ba>
 800af80:	6063      	str	r3, [r4, #4]
 800af82:	2203      	movs	r2, #3
 800af84:	4b1b      	ldr	r3, [pc, #108]	; (800aff4 <_malloc_r+0x404>)
 800af86:	689b      	ldr	r3, [r3, #8]
 800af88:	685b      	ldr	r3, [r3, #4]
 800af8a:	4393      	bics	r3, r2
 800af8c:	1b5a      	subs	r2, r3, r5
 800af8e:	429d      	cmp	r5, r3
 800af90:	d801      	bhi.n	800af96 <_malloc_r+0x3a6>
 800af92:	2a0f      	cmp	r2, #15
 800af94:	dc1d      	bgt.n	800afd2 <_malloc_r+0x3e2>
 800af96:	9801      	ldr	r0, [sp, #4]
 800af98:	f7fa fea0 	bl	8005cdc <__malloc_unlock>
 800af9c:	e635      	b.n	800ac0a <_malloc_r+0x1a>
 800af9e:	9b03      	ldr	r3, [sp, #12]
 800afa0:	1ae3      	subs	r3, r4, r3
 800afa2:	185b      	adds	r3, r3, r1
 800afa4:	4912      	ldr	r1, [pc, #72]	; (800aff0 <_malloc_r+0x400>)
 800afa6:	600b      	str	r3, [r1, #0]
 800afa8:	e7c7      	b.n	800af3a <_malloc_r+0x34a>
 800afaa:	2207      	movs	r2, #7
 800afac:	9e02      	ldr	r6, [sp, #8]
 800afae:	3e0c      	subs	r6, #12
 800afb0:	4396      	bics	r6, r2
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	4013      	ands	r3, r2
 800afb6:	2205      	movs	r2, #5
 800afb8:	4333      	orrs	r3, r6
 800afba:	607b      	str	r3, [r7, #4]
 800afbc:	19bb      	adds	r3, r7, r6
 800afbe:	605a      	str	r2, [r3, #4]
 800afc0:	609a      	str	r2, [r3, #8]
 800afc2:	2e0f      	cmp	r6, #15
 800afc4:	d995      	bls.n	800aef2 <_malloc_r+0x302>
 800afc6:	0039      	movs	r1, r7
 800afc8:	9801      	ldr	r0, [sp, #4]
 800afca:	3108      	adds	r1, #8
 800afcc:	f7ff f978 	bl	800a2c0 <_free_r>
 800afd0:	e78f      	b.n	800aef2 <_malloc_r+0x302>
 800afd2:	2301      	movs	r3, #1
 800afd4:	0018      	movs	r0, r3
 800afd6:	4907      	ldr	r1, [pc, #28]	; (800aff4 <_malloc_r+0x404>)
 800afd8:	4328      	orrs	r0, r5
 800afda:	688c      	ldr	r4, [r1, #8]
 800afdc:	4313      	orrs	r3, r2
 800afde:	1965      	adds	r5, r4, r5
 800afe0:	6060      	str	r0, [r4, #4]
 800afe2:	608d      	str	r5, [r1, #8]
 800afe4:	606b      	str	r3, [r5, #4]
 800afe6:	e638      	b.n	800ac5a <_malloc_r+0x6a>
 800afe8:	200006d4 	.word	0x200006d4
 800afec:	00001000 	.word	0x00001000
 800aff0:	20000e3c 	.word	0x20000e3c
 800aff4:	200002cc 	.word	0x200002cc

0800aff8 <memchr>:
 800aff8:	b2c9      	uxtb	r1, r1
 800affa:	1882      	adds	r2, r0, r2
 800affc:	4290      	cmp	r0, r2
 800affe:	d101      	bne.n	800b004 <memchr+0xc>
 800b000:	2000      	movs	r0, #0
 800b002:	4770      	bx	lr
 800b004:	7803      	ldrb	r3, [r0, #0]
 800b006:	428b      	cmp	r3, r1
 800b008:	d0fb      	beq.n	800b002 <memchr+0xa>
 800b00a:	3001      	adds	r0, #1
 800b00c:	e7f6      	b.n	800affc <memchr+0x4>

0800b00e <memcpy>:
 800b00e:	2300      	movs	r3, #0
 800b010:	b510      	push	{r4, lr}
 800b012:	429a      	cmp	r2, r3
 800b014:	d100      	bne.n	800b018 <memcpy+0xa>
 800b016:	bd10      	pop	{r4, pc}
 800b018:	5ccc      	ldrb	r4, [r1, r3]
 800b01a:	54c4      	strb	r4, [r0, r3]
 800b01c:	3301      	adds	r3, #1
 800b01e:	e7f8      	b.n	800b012 <memcpy+0x4>

0800b020 <memmove>:
 800b020:	b510      	push	{r4, lr}
 800b022:	4288      	cmp	r0, r1
 800b024:	d902      	bls.n	800b02c <memmove+0xc>
 800b026:	188b      	adds	r3, r1, r2
 800b028:	4298      	cmp	r0, r3
 800b02a:	d308      	bcc.n	800b03e <memmove+0x1e>
 800b02c:	2300      	movs	r3, #0
 800b02e:	429a      	cmp	r2, r3
 800b030:	d007      	beq.n	800b042 <memmove+0x22>
 800b032:	5ccc      	ldrb	r4, [r1, r3]
 800b034:	54c4      	strb	r4, [r0, r3]
 800b036:	3301      	adds	r3, #1
 800b038:	e7f9      	b.n	800b02e <memmove+0xe>
 800b03a:	5c8b      	ldrb	r3, [r1, r2]
 800b03c:	5483      	strb	r3, [r0, r2]
 800b03e:	3a01      	subs	r2, #1
 800b040:	d2fb      	bcs.n	800b03a <memmove+0x1a>
 800b042:	bd10      	pop	{r4, pc}

0800b044 <memset>:
 800b044:	0003      	movs	r3, r0
 800b046:	1882      	adds	r2, r0, r2
 800b048:	4293      	cmp	r3, r2
 800b04a:	d100      	bne.n	800b04e <memset+0xa>
 800b04c:	4770      	bx	lr
 800b04e:	7019      	strb	r1, [r3, #0]
 800b050:	3301      	adds	r3, #1
 800b052:	e7f9      	b.n	800b048 <memset+0x4>

0800b054 <_open_r>:
 800b054:	b570      	push	{r4, r5, r6, lr}
 800b056:	0005      	movs	r5, r0
 800b058:	0008      	movs	r0, r1
 800b05a:	0011      	movs	r1, r2
 800b05c:	2200      	movs	r2, #0
 800b05e:	4c06      	ldr	r4, [pc, #24]	; (800b078 <_open_r+0x24>)
 800b060:	6022      	str	r2, [r4, #0]
 800b062:	001a      	movs	r2, r3
 800b064:	f7fa fbee 	bl	8005844 <_open>
 800b068:	1c43      	adds	r3, r0, #1
 800b06a:	d103      	bne.n	800b074 <_open_r+0x20>
 800b06c:	6823      	ldr	r3, [r4, #0]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d000      	beq.n	800b074 <_open_r+0x20>
 800b072:	602b      	str	r3, [r5, #0]
 800b074:	bd70      	pop	{r4, r5, r6, pc}
 800b076:	46c0      	nop			; (mov r8, r8)
 800b078:	200010d4 	.word	0x200010d4

0800b07c <_realloc_r>:
 800b07c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b07e:	b087      	sub	sp, #28
 800b080:	9002      	str	r0, [sp, #8]
 800b082:	1e0c      	subs	r4, r1, #0
 800b084:	9204      	str	r2, [sp, #16]
 800b086:	d106      	bne.n	800b096 <_realloc_r+0x1a>
 800b088:	0011      	movs	r1, r2
 800b08a:	f7ff fdb1 	bl	800abf0 <_malloc_r>
 800b08e:	0006      	movs	r6, r0
 800b090:	0030      	movs	r0, r6
 800b092:	b007      	add	sp, #28
 800b094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b096:	0027      	movs	r7, r4
 800b098:	9802      	ldr	r0, [sp, #8]
 800b09a:	3f08      	subs	r7, #8
 800b09c:	f7fa fe1a 	bl	8005cd4 <__malloc_lock>
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	2303      	movs	r3, #3
 800b0a4:	0002      	movs	r2, r0
 800b0a6:	9e04      	ldr	r6, [sp, #16]
 800b0a8:	439a      	bics	r2, r3
 800b0aa:	360b      	adds	r6, #11
 800b0ac:	9203      	str	r2, [sp, #12]
 800b0ae:	2e16      	cmp	r6, #22
 800b0b0:	d908      	bls.n	800b0c4 <_realloc_r+0x48>
 800b0b2:	3304      	adds	r3, #4
 800b0b4:	439e      	bics	r6, r3
 800b0b6:	9601      	str	r6, [sp, #4]
 800b0b8:	d506      	bpl.n	800b0c8 <_realloc_r+0x4c>
 800b0ba:	230c      	movs	r3, #12
 800b0bc:	9a02      	ldr	r2, [sp, #8]
 800b0be:	2600      	movs	r6, #0
 800b0c0:	6013      	str	r3, [r2, #0]
 800b0c2:	e7e5      	b.n	800b090 <_realloc_r+0x14>
 800b0c4:	2310      	movs	r3, #16
 800b0c6:	9301      	str	r3, [sp, #4]
 800b0c8:	9b01      	ldr	r3, [sp, #4]
 800b0ca:	9a04      	ldr	r2, [sp, #16]
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d3f4      	bcc.n	800b0ba <_realloc_r+0x3e>
 800b0d0:	9b01      	ldr	r3, [sp, #4]
 800b0d2:	9a03      	ldr	r2, [sp, #12]
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	dc00      	bgt.n	800b0da <_realloc_r+0x5e>
 800b0d8:	e141      	b.n	800b35e <_realloc_r+0x2e2>
 800b0da:	18bb      	adds	r3, r7, r2
 800b0dc:	4aa4      	ldr	r2, [pc, #656]	; (800b370 <_realloc_r+0x2f4>)
 800b0de:	6891      	ldr	r1, [r2, #8]
 800b0e0:	468c      	mov	ip, r1
 800b0e2:	428b      	cmp	r3, r1
 800b0e4:	d006      	beq.n	800b0f4 <_realloc_r+0x78>
 800b0e6:	2501      	movs	r5, #1
 800b0e8:	6859      	ldr	r1, [r3, #4]
 800b0ea:	43a9      	bics	r1, r5
 800b0ec:	1859      	adds	r1, r3, r1
 800b0ee:	6849      	ldr	r1, [r1, #4]
 800b0f0:	4229      	tst	r1, r5
 800b0f2:	d142      	bne.n	800b17a <_realloc_r+0xfe>
 800b0f4:	2103      	movs	r1, #3
 800b0f6:	685d      	ldr	r5, [r3, #4]
 800b0f8:	438d      	bics	r5, r1
 800b0fa:	0029      	movs	r1, r5
 800b0fc:	9d03      	ldr	r5, [sp, #12]
 800b0fe:	186e      	adds	r6, r5, r1
 800b100:	4563      	cmp	r3, ip
 800b102:	d116      	bne.n	800b132 <_realloc_r+0xb6>
 800b104:	9d01      	ldr	r5, [sp, #4]
 800b106:	3510      	adds	r5, #16
 800b108:	42ae      	cmp	r6, r5
 800b10a:	db38      	blt.n	800b17e <_realloc_r+0x102>
 800b10c:	9b01      	ldr	r3, [sp, #4]
 800b10e:	9802      	ldr	r0, [sp, #8]
 800b110:	18ff      	adds	r7, r7, r3
 800b112:	6097      	str	r7, [r2, #8]
 800b114:	2201      	movs	r2, #1
 800b116:	1af6      	subs	r6, r6, r3
 800b118:	0023      	movs	r3, r4
 800b11a:	4316      	orrs	r6, r2
 800b11c:	607e      	str	r6, [r7, #4]
 800b11e:	3b08      	subs	r3, #8
 800b120:	685e      	ldr	r6, [r3, #4]
 800b122:	4016      	ands	r6, r2
 800b124:	9a01      	ldr	r2, [sp, #4]
 800b126:	4316      	orrs	r6, r2
 800b128:	605e      	str	r6, [r3, #4]
 800b12a:	f7fa fdd7 	bl	8005cdc <__malloc_unlock>
 800b12e:	0026      	movs	r6, r4
 800b130:	e7ae      	b.n	800b090 <_realloc_r+0x14>
 800b132:	9a01      	ldr	r2, [sp, #4]
 800b134:	42b2      	cmp	r2, r6
 800b136:	dc22      	bgt.n	800b17e <_realloc_r+0x102>
 800b138:	68da      	ldr	r2, [r3, #12]
 800b13a:	689b      	ldr	r3, [r3, #8]
 800b13c:	60da      	str	r2, [r3, #12]
 800b13e:	6093      	str	r3, [r2, #8]
 800b140:	9b01      	ldr	r3, [sp, #4]
 800b142:	2201      	movs	r2, #1
 800b144:	1af4      	subs	r4, r6, r3
 800b146:	19b8      	adds	r0, r7, r6
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2c0f      	cmp	r4, #15
 800b14c:	d800      	bhi.n	800b150 <_realloc_r+0xd4>
 800b14e:	e108      	b.n	800b362 <_realloc_r+0x2e6>
 800b150:	9901      	ldr	r1, [sp, #4]
 800b152:	9d01      	ldr	r5, [sp, #4]
 800b154:	4013      	ands	r3, r2
 800b156:	1879      	adds	r1, r7, r1
 800b158:	432b      	orrs	r3, r5
 800b15a:	4314      	orrs	r4, r2
 800b15c:	607b      	str	r3, [r7, #4]
 800b15e:	604c      	str	r4, [r1, #4]
 800b160:	6843      	ldr	r3, [r0, #4]
 800b162:	3108      	adds	r1, #8
 800b164:	431a      	orrs	r2, r3
 800b166:	6042      	str	r2, [r0, #4]
 800b168:	9802      	ldr	r0, [sp, #8]
 800b16a:	f7ff f8a9 	bl	800a2c0 <_free_r>
 800b16e:	003e      	movs	r6, r7
 800b170:	9802      	ldr	r0, [sp, #8]
 800b172:	f7fa fdb3 	bl	8005cdc <__malloc_unlock>
 800b176:	3608      	adds	r6, #8
 800b178:	e78a      	b.n	800b090 <_realloc_r+0x14>
 800b17a:	2100      	movs	r1, #0
 800b17c:	000b      	movs	r3, r1
 800b17e:	07c2      	lsls	r2, r0, #31
 800b180:	d500      	bpl.n	800b184 <_realloc_r+0x108>
 800b182:	e088      	b.n	800b296 <_realloc_r+0x21a>
 800b184:	0022      	movs	r2, r4
 800b186:	3a08      	subs	r2, #8
 800b188:	6815      	ldr	r5, [r2, #0]
 800b18a:	2203      	movs	r2, #3
 800b18c:	1b7d      	subs	r5, r7, r5
 800b18e:	6868      	ldr	r0, [r5, #4]
 800b190:	4390      	bics	r0, r2
 800b192:	0002      	movs	r2, r0
 800b194:	9803      	ldr	r0, [sp, #12]
 800b196:	1882      	adds	r2, r0, r2
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d078      	beq.n	800b28e <_realloc_r+0x212>
 800b19c:	4563      	cmp	r3, ip
 800b19e:	d150      	bne.n	800b242 <_realloc_r+0x1c6>
 800b1a0:	1853      	adds	r3, r2, r1
 800b1a2:	9305      	str	r3, [sp, #20]
 800b1a4:	9b01      	ldr	r3, [sp, #4]
 800b1a6:	9905      	ldr	r1, [sp, #20]
 800b1a8:	3310      	adds	r3, #16
 800b1aa:	4299      	cmp	r1, r3
 800b1ac:	db6f      	blt.n	800b28e <_realloc_r+0x212>
 800b1ae:	68aa      	ldr	r2, [r5, #8]
 800b1b0:	68eb      	ldr	r3, [r5, #12]
 800b1b2:	002e      	movs	r6, r5
 800b1b4:	60d3      	str	r3, [r2, #12]
 800b1b6:	609a      	str	r2, [r3, #8]
 800b1b8:	0002      	movs	r2, r0
 800b1ba:	3a04      	subs	r2, #4
 800b1bc:	3608      	adds	r6, #8
 800b1be:	2a24      	cmp	r2, #36	; 0x24
 800b1c0:	d83a      	bhi.n	800b238 <_realloc_r+0x1bc>
 800b1c2:	2a13      	cmp	r2, #19
 800b1c4:	d935      	bls.n	800b232 <_realloc_r+0x1b6>
 800b1c6:	6823      	ldr	r3, [r4, #0]
 800b1c8:	60ab      	str	r3, [r5, #8]
 800b1ca:	6863      	ldr	r3, [r4, #4]
 800b1cc:	60eb      	str	r3, [r5, #12]
 800b1ce:	2a1b      	cmp	r2, #27
 800b1d0:	d81b      	bhi.n	800b20a <_realloc_r+0x18e>
 800b1d2:	002b      	movs	r3, r5
 800b1d4:	0022      	movs	r2, r4
 800b1d6:	3310      	adds	r3, #16
 800b1d8:	3208      	adds	r2, #8
 800b1da:	6811      	ldr	r1, [r2, #0]
 800b1dc:	6019      	str	r1, [r3, #0]
 800b1de:	6851      	ldr	r1, [r2, #4]
 800b1e0:	6059      	str	r1, [r3, #4]
 800b1e2:	6892      	ldr	r2, [r2, #8]
 800b1e4:	609a      	str	r2, [r3, #8]
 800b1e6:	9b01      	ldr	r3, [sp, #4]
 800b1e8:	9901      	ldr	r1, [sp, #4]
 800b1ea:	18ea      	adds	r2, r5, r3
 800b1ec:	4b60      	ldr	r3, [pc, #384]	; (800b370 <_realloc_r+0x2f4>)
 800b1ee:	609a      	str	r2, [r3, #8]
 800b1f0:	9b05      	ldr	r3, [sp, #20]
 800b1f2:	1a5f      	subs	r7, r3, r1
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	431f      	orrs	r7, r3
 800b1f8:	6057      	str	r7, [r2, #4]
 800b1fa:	686a      	ldr	r2, [r5, #4]
 800b1fc:	4013      	ands	r3, r2
 800b1fe:	430b      	orrs	r3, r1
 800b200:	606b      	str	r3, [r5, #4]
 800b202:	9802      	ldr	r0, [sp, #8]
 800b204:	f7fa fd6a 	bl	8005cdc <__malloc_unlock>
 800b208:	e742      	b.n	800b090 <_realloc_r+0x14>
 800b20a:	68a3      	ldr	r3, [r4, #8]
 800b20c:	612b      	str	r3, [r5, #16]
 800b20e:	68e3      	ldr	r3, [r4, #12]
 800b210:	616b      	str	r3, [r5, #20]
 800b212:	2a24      	cmp	r2, #36	; 0x24
 800b214:	d004      	beq.n	800b220 <_realloc_r+0x1a4>
 800b216:	002b      	movs	r3, r5
 800b218:	0022      	movs	r2, r4
 800b21a:	3318      	adds	r3, #24
 800b21c:	3210      	adds	r2, #16
 800b21e:	e7dc      	b.n	800b1da <_realloc_r+0x15e>
 800b220:	6923      	ldr	r3, [r4, #16]
 800b222:	0022      	movs	r2, r4
 800b224:	61ab      	str	r3, [r5, #24]
 800b226:	002b      	movs	r3, r5
 800b228:	6961      	ldr	r1, [r4, #20]
 800b22a:	3320      	adds	r3, #32
 800b22c:	3218      	adds	r2, #24
 800b22e:	61e9      	str	r1, [r5, #28]
 800b230:	e7d3      	b.n	800b1da <_realloc_r+0x15e>
 800b232:	0033      	movs	r3, r6
 800b234:	0022      	movs	r2, r4
 800b236:	e7d0      	b.n	800b1da <_realloc_r+0x15e>
 800b238:	0021      	movs	r1, r4
 800b23a:	0030      	movs	r0, r6
 800b23c:	f7ff fef0 	bl	800b020 <memmove>
 800b240:	e7d1      	b.n	800b1e6 <_realloc_r+0x16a>
 800b242:	1856      	adds	r6, r2, r1
 800b244:	9901      	ldr	r1, [sp, #4]
 800b246:	42b1      	cmp	r1, r6
 800b248:	dc21      	bgt.n	800b28e <_realloc_r+0x212>
 800b24a:	68da      	ldr	r2, [r3, #12]
 800b24c:	689b      	ldr	r3, [r3, #8]
 800b24e:	60da      	str	r2, [r3, #12]
 800b250:	6093      	str	r3, [r2, #8]
 800b252:	0028      	movs	r0, r5
 800b254:	68aa      	ldr	r2, [r5, #8]
 800b256:	68eb      	ldr	r3, [r5, #12]
 800b258:	3008      	adds	r0, #8
 800b25a:	60d3      	str	r3, [r2, #12]
 800b25c:	609a      	str	r2, [r3, #8]
 800b25e:	9a03      	ldr	r2, [sp, #12]
 800b260:	3a04      	subs	r2, #4
 800b262:	2a24      	cmp	r2, #36	; 0x24
 800b264:	d841      	bhi.n	800b2ea <_realloc_r+0x26e>
 800b266:	0023      	movs	r3, r4
 800b268:	2a13      	cmp	r2, #19
 800b26a:	d908      	bls.n	800b27e <_realloc_r+0x202>
 800b26c:	6823      	ldr	r3, [r4, #0]
 800b26e:	60ab      	str	r3, [r5, #8]
 800b270:	6863      	ldr	r3, [r4, #4]
 800b272:	60eb      	str	r3, [r5, #12]
 800b274:	2a1b      	cmp	r2, #27
 800b276:	d824      	bhi.n	800b2c2 <_realloc_r+0x246>
 800b278:	0023      	movs	r3, r4
 800b27a:	3008      	adds	r0, #8
 800b27c:	3308      	adds	r3, #8
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	6002      	str	r2, [r0, #0]
 800b282:	685a      	ldr	r2, [r3, #4]
 800b284:	6042      	str	r2, [r0, #4]
 800b286:	689b      	ldr	r3, [r3, #8]
 800b288:	6083      	str	r3, [r0, #8]
 800b28a:	002f      	movs	r7, r5
 800b28c:	e758      	b.n	800b140 <_realloc_r+0xc4>
 800b28e:	9b01      	ldr	r3, [sp, #4]
 800b290:	0016      	movs	r6, r2
 800b292:	4293      	cmp	r3, r2
 800b294:	dddd      	ble.n	800b252 <_realloc_r+0x1d6>
 800b296:	9904      	ldr	r1, [sp, #16]
 800b298:	9802      	ldr	r0, [sp, #8]
 800b29a:	f7ff fca9 	bl	800abf0 <_malloc_r>
 800b29e:	1e06      	subs	r6, r0, #0
 800b2a0:	d0af      	beq.n	800b202 <_realloc_r+0x186>
 800b2a2:	0023      	movs	r3, r4
 800b2a4:	2101      	movs	r1, #1
 800b2a6:	0002      	movs	r2, r0
 800b2a8:	3b08      	subs	r3, #8
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	3a08      	subs	r2, #8
 800b2ae:	438b      	bics	r3, r1
 800b2b0:	18fb      	adds	r3, r7, r3
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d11d      	bne.n	800b2f2 <_realloc_r+0x276>
 800b2b6:	2303      	movs	r3, #3
 800b2b8:	6856      	ldr	r6, [r2, #4]
 800b2ba:	439e      	bics	r6, r3
 800b2bc:	9b03      	ldr	r3, [sp, #12]
 800b2be:	18f6      	adds	r6, r6, r3
 800b2c0:	e73e      	b.n	800b140 <_realloc_r+0xc4>
 800b2c2:	68a3      	ldr	r3, [r4, #8]
 800b2c4:	612b      	str	r3, [r5, #16]
 800b2c6:	68e3      	ldr	r3, [r4, #12]
 800b2c8:	616b      	str	r3, [r5, #20]
 800b2ca:	2a24      	cmp	r2, #36	; 0x24
 800b2cc:	d004      	beq.n	800b2d8 <_realloc_r+0x25c>
 800b2ce:	0028      	movs	r0, r5
 800b2d0:	0023      	movs	r3, r4
 800b2d2:	3018      	adds	r0, #24
 800b2d4:	3310      	adds	r3, #16
 800b2d6:	e7d2      	b.n	800b27e <_realloc_r+0x202>
 800b2d8:	6923      	ldr	r3, [r4, #16]
 800b2da:	0028      	movs	r0, r5
 800b2dc:	61ab      	str	r3, [r5, #24]
 800b2de:	0023      	movs	r3, r4
 800b2e0:	6962      	ldr	r2, [r4, #20]
 800b2e2:	3020      	adds	r0, #32
 800b2e4:	3318      	adds	r3, #24
 800b2e6:	61ea      	str	r2, [r5, #28]
 800b2e8:	e7c9      	b.n	800b27e <_realloc_r+0x202>
 800b2ea:	0021      	movs	r1, r4
 800b2ec:	f7ff fe98 	bl	800b020 <memmove>
 800b2f0:	e7cb      	b.n	800b28a <_realloc_r+0x20e>
 800b2f2:	9a03      	ldr	r2, [sp, #12]
 800b2f4:	3a04      	subs	r2, #4
 800b2f6:	2a24      	cmp	r2, #36	; 0x24
 800b2f8:	d82d      	bhi.n	800b356 <_realloc_r+0x2da>
 800b2fa:	2a13      	cmp	r2, #19
 800b2fc:	d928      	bls.n	800b350 <_realloc_r+0x2d4>
 800b2fe:	6823      	ldr	r3, [r4, #0]
 800b300:	6003      	str	r3, [r0, #0]
 800b302:	6863      	ldr	r3, [r4, #4]
 800b304:	6043      	str	r3, [r0, #4]
 800b306:	2a1b      	cmp	r2, #27
 800b308:	d80e      	bhi.n	800b328 <_realloc_r+0x2ac>
 800b30a:	0003      	movs	r3, r0
 800b30c:	0022      	movs	r2, r4
 800b30e:	3308      	adds	r3, #8
 800b310:	3208      	adds	r2, #8
 800b312:	6811      	ldr	r1, [r2, #0]
 800b314:	6019      	str	r1, [r3, #0]
 800b316:	6851      	ldr	r1, [r2, #4]
 800b318:	6059      	str	r1, [r3, #4]
 800b31a:	6892      	ldr	r2, [r2, #8]
 800b31c:	609a      	str	r2, [r3, #8]
 800b31e:	0021      	movs	r1, r4
 800b320:	9802      	ldr	r0, [sp, #8]
 800b322:	f7fe ffcd 	bl	800a2c0 <_free_r>
 800b326:	e76c      	b.n	800b202 <_realloc_r+0x186>
 800b328:	68a3      	ldr	r3, [r4, #8]
 800b32a:	6083      	str	r3, [r0, #8]
 800b32c:	68e3      	ldr	r3, [r4, #12]
 800b32e:	60c3      	str	r3, [r0, #12]
 800b330:	2a24      	cmp	r2, #36	; 0x24
 800b332:	d004      	beq.n	800b33e <_realloc_r+0x2c2>
 800b334:	0003      	movs	r3, r0
 800b336:	0022      	movs	r2, r4
 800b338:	3310      	adds	r3, #16
 800b33a:	3210      	adds	r2, #16
 800b33c:	e7e9      	b.n	800b312 <_realloc_r+0x296>
 800b33e:	6923      	ldr	r3, [r4, #16]
 800b340:	0022      	movs	r2, r4
 800b342:	6103      	str	r3, [r0, #16]
 800b344:	0003      	movs	r3, r0
 800b346:	6961      	ldr	r1, [r4, #20]
 800b348:	3318      	adds	r3, #24
 800b34a:	3218      	adds	r2, #24
 800b34c:	6141      	str	r1, [r0, #20]
 800b34e:	e7e0      	b.n	800b312 <_realloc_r+0x296>
 800b350:	0003      	movs	r3, r0
 800b352:	0022      	movs	r2, r4
 800b354:	e7dd      	b.n	800b312 <_realloc_r+0x296>
 800b356:	0021      	movs	r1, r4
 800b358:	f7ff fe62 	bl	800b020 <memmove>
 800b35c:	e7df      	b.n	800b31e <_realloc_r+0x2a2>
 800b35e:	9e03      	ldr	r6, [sp, #12]
 800b360:	e6ee      	b.n	800b140 <_realloc_r+0xc4>
 800b362:	4013      	ands	r3, r2
 800b364:	431e      	orrs	r6, r3
 800b366:	607e      	str	r6, [r7, #4]
 800b368:	6843      	ldr	r3, [r0, #4]
 800b36a:	431a      	orrs	r2, r3
 800b36c:	6042      	str	r2, [r0, #4]
 800b36e:	e6fe      	b.n	800b16e <_realloc_r+0xf2>
 800b370:	200002cc 	.word	0x200002cc

0800b374 <lflush>:
 800b374:	2209      	movs	r2, #9
 800b376:	b510      	push	{r4, lr}
 800b378:	8983      	ldrh	r3, [r0, #12]
 800b37a:	4013      	ands	r3, r2
 800b37c:	2200      	movs	r2, #0
 800b37e:	2b09      	cmp	r3, #9
 800b380:	d102      	bne.n	800b388 <lflush+0x14>
 800b382:	f7fe fda9 	bl	8009ed8 <fflush>
 800b386:	0002      	movs	r2, r0
 800b388:	0010      	movs	r0, r2
 800b38a:	bd10      	pop	{r4, pc}

0800b38c <__srefill_r>:
 800b38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b38e:	0005      	movs	r5, r0
 800b390:	000c      	movs	r4, r1
 800b392:	2800      	cmp	r0, #0
 800b394:	d004      	beq.n	800b3a0 <__srefill_r+0x14>
 800b396:	6983      	ldr	r3, [r0, #24]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d101      	bne.n	800b3a0 <__srefill_r+0x14>
 800b39c:	f7fe fe5e 	bl	800a05c <__sinit>
 800b3a0:	4b43      	ldr	r3, [pc, #268]	; (800b4b0 <__srefill_r+0x124>)
 800b3a2:	429c      	cmp	r4, r3
 800b3a4:	d116      	bne.n	800b3d4 <__srefill_r+0x48>
 800b3a6:	686c      	ldr	r4, [r5, #4]
 800b3a8:	230c      	movs	r3, #12
 800b3aa:	5ee2      	ldrsh	r2, [r4, r3]
 800b3ac:	2380      	movs	r3, #128	; 0x80
 800b3ae:	019b      	lsls	r3, r3, #6
 800b3b0:	421a      	tst	r2, r3
 800b3b2:	d105      	bne.n	800b3c0 <__srefill_r+0x34>
 800b3b4:	4313      	orrs	r3, r2
 800b3b6:	81a3      	strh	r3, [r4, #12]
 800b3b8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b3ba:	4b3e      	ldr	r3, [pc, #248]	; (800b4b4 <__srefill_r+0x128>)
 800b3bc:	4013      	ands	r3, r2
 800b3be:	6663      	str	r3, [r4, #100]	; 0x64
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	6063      	str	r3, [r4, #4]
 800b3c4:	230c      	movs	r3, #12
 800b3c6:	5ee2      	ldrsh	r2, [r4, r3]
 800b3c8:	b293      	uxth	r3, r2
 800b3ca:	0699      	lsls	r1, r3, #26
 800b3cc:	d50c      	bpl.n	800b3e8 <__srefill_r+0x5c>
 800b3ce:	2001      	movs	r0, #1
 800b3d0:	4240      	negs	r0, r0
 800b3d2:	e068      	b.n	800b4a6 <__srefill_r+0x11a>
 800b3d4:	4b38      	ldr	r3, [pc, #224]	; (800b4b8 <__srefill_r+0x12c>)
 800b3d6:	429c      	cmp	r4, r3
 800b3d8:	d101      	bne.n	800b3de <__srefill_r+0x52>
 800b3da:	68ac      	ldr	r4, [r5, #8]
 800b3dc:	e7e4      	b.n	800b3a8 <__srefill_r+0x1c>
 800b3de:	4b37      	ldr	r3, [pc, #220]	; (800b4bc <__srefill_r+0x130>)
 800b3e0:	429c      	cmp	r4, r3
 800b3e2:	d1e1      	bne.n	800b3a8 <__srefill_r+0x1c>
 800b3e4:	68ec      	ldr	r4, [r5, #12]
 800b3e6:	e7df      	b.n	800b3a8 <__srefill_r+0x1c>
 800b3e8:	0759      	lsls	r1, r3, #29
 800b3ea:	d44a      	bmi.n	800b482 <__srefill_r+0xf6>
 800b3ec:	06d9      	lsls	r1, r3, #27
 800b3ee:	d405      	bmi.n	800b3fc <__srefill_r+0x70>
 800b3f0:	2309      	movs	r3, #9
 800b3f2:	602b      	str	r3, [r5, #0]
 800b3f4:	3337      	adds	r3, #55	; 0x37
 800b3f6:	4313      	orrs	r3, r2
 800b3f8:	81a3      	strh	r3, [r4, #12]
 800b3fa:	e7e8      	b.n	800b3ce <__srefill_r+0x42>
 800b3fc:	2608      	movs	r6, #8
 800b3fe:	4233      	tst	r3, r6
 800b400:	d00a      	beq.n	800b418 <__srefill_r+0x8c>
 800b402:	0021      	movs	r1, r4
 800b404:	0028      	movs	r0, r5
 800b406:	f7fe fd27 	bl	8009e58 <_fflush_r>
 800b40a:	2800      	cmp	r0, #0
 800b40c:	d1df      	bne.n	800b3ce <__srefill_r+0x42>
 800b40e:	89a3      	ldrh	r3, [r4, #12]
 800b410:	60a0      	str	r0, [r4, #8]
 800b412:	43b3      	bics	r3, r6
 800b414:	81a3      	strh	r3, [r4, #12]
 800b416:	61a0      	str	r0, [r4, #24]
 800b418:	2304      	movs	r3, #4
 800b41a:	89a2      	ldrh	r2, [r4, #12]
 800b41c:	4313      	orrs	r3, r2
 800b41e:	81a3      	strh	r3, [r4, #12]
 800b420:	6923      	ldr	r3, [r4, #16]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d103      	bne.n	800b42e <__srefill_r+0xa2>
 800b426:	0021      	movs	r1, r4
 800b428:	0028      	movs	r0, r5
 800b42a:	f7ff fb89 	bl	800ab40 <__smakebuf_r>
 800b42e:	230c      	movs	r3, #12
 800b430:	5ee7      	ldrsh	r7, [r4, r3]
 800b432:	b2be      	uxth	r6, r7
 800b434:	07b3      	lsls	r3, r6, #30
 800b436:	d00f      	beq.n	800b458 <__srefill_r+0xcc>
 800b438:	2301      	movs	r3, #1
 800b43a:	81a3      	strh	r3, [r4, #12]
 800b43c:	4b20      	ldr	r3, [pc, #128]	; (800b4c0 <__srefill_r+0x134>)
 800b43e:	4921      	ldr	r1, [pc, #132]	; (800b4c4 <__srefill_r+0x138>)
 800b440:	6818      	ldr	r0, [r3, #0]
 800b442:	f7ff fae7 	bl	800aa14 <_fwalk>
 800b446:	2309      	movs	r3, #9
 800b448:	81a7      	strh	r7, [r4, #12]
 800b44a:	401e      	ands	r6, r3
 800b44c:	429e      	cmp	r6, r3
 800b44e:	d103      	bne.n	800b458 <__srefill_r+0xcc>
 800b450:	0021      	movs	r1, r4
 800b452:	0028      	movs	r0, r5
 800b454:	f7fe fc68 	bl	8009d28 <__sflush_r>
 800b458:	6923      	ldr	r3, [r4, #16]
 800b45a:	6922      	ldr	r2, [r4, #16]
 800b45c:	6023      	str	r3, [r4, #0]
 800b45e:	0028      	movs	r0, r5
 800b460:	6963      	ldr	r3, [r4, #20]
 800b462:	6a21      	ldr	r1, [r4, #32]
 800b464:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b466:	47a8      	blx	r5
 800b468:	0002      	movs	r2, r0
 800b46a:	6060      	str	r0, [r4, #4]
 800b46c:	2000      	movs	r0, #0
 800b46e:	4282      	cmp	r2, r0
 800b470:	dc19      	bgt.n	800b4a6 <__srefill_r+0x11a>
 800b472:	89a1      	ldrh	r1, [r4, #12]
 800b474:	4282      	cmp	r2, r0
 800b476:	d117      	bne.n	800b4a8 <__srefill_r+0x11c>
 800b478:	2320      	movs	r3, #32
 800b47a:	430b      	orrs	r3, r1
 800b47c:	81a3      	strh	r3, [r4, #12]
 800b47e:	3801      	subs	r0, #1
 800b480:	e011      	b.n	800b4a6 <__srefill_r+0x11a>
 800b482:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b484:	2900      	cmp	r1, #0
 800b486:	d0cb      	beq.n	800b420 <__srefill_r+0x94>
 800b488:	0023      	movs	r3, r4
 800b48a:	3344      	adds	r3, #68	; 0x44
 800b48c:	4299      	cmp	r1, r3
 800b48e:	d002      	beq.n	800b496 <__srefill_r+0x10a>
 800b490:	0028      	movs	r0, r5
 800b492:	f7fe ff15 	bl	800a2c0 <_free_r>
 800b496:	2000      	movs	r0, #0
 800b498:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b49a:	6360      	str	r0, [r4, #52]	; 0x34
 800b49c:	6063      	str	r3, [r4, #4]
 800b49e:	4283      	cmp	r3, r0
 800b4a0:	d0be      	beq.n	800b420 <__srefill_r+0x94>
 800b4a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b4a4:	6023      	str	r3, [r4, #0]
 800b4a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4a8:	2340      	movs	r3, #64	; 0x40
 800b4aa:	6060      	str	r0, [r4, #4]
 800b4ac:	430b      	orrs	r3, r1
 800b4ae:	e7a3      	b.n	800b3f8 <__srefill_r+0x6c>
 800b4b0:	08010690 	.word	0x08010690
 800b4b4:	ffffdfff 	.word	0xffffdfff
 800b4b8:	080106b0 	.word	0x080106b0
 800b4bc:	08010670 	.word	0x08010670
 800b4c0:	080106d0 	.word	0x080106d0
 800b4c4:	0800b375 	.word	0x0800b375

0800b4c8 <__srget_r>:
 800b4c8:	b570      	push	{r4, r5, r6, lr}
 800b4ca:	0005      	movs	r5, r0
 800b4cc:	000c      	movs	r4, r1
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	d004      	beq.n	800b4dc <__srget_r+0x14>
 800b4d2:	6983      	ldr	r3, [r0, #24]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d101      	bne.n	800b4dc <__srget_r+0x14>
 800b4d8:	f7fe fdc0 	bl	800a05c <__sinit>
 800b4dc:	4b0f      	ldr	r3, [pc, #60]	; (800b51c <__srget_r+0x54>)
 800b4de:	429c      	cmp	r4, r3
 800b4e0:	d10e      	bne.n	800b500 <__srget_r+0x38>
 800b4e2:	686c      	ldr	r4, [r5, #4]
 800b4e4:	0021      	movs	r1, r4
 800b4e6:	0028      	movs	r0, r5
 800b4e8:	f7ff ff50 	bl	800b38c <__srefill_r>
 800b4ec:	2800      	cmp	r0, #0
 800b4ee:	d111      	bne.n	800b514 <__srget_r+0x4c>
 800b4f0:	6863      	ldr	r3, [r4, #4]
 800b4f2:	3b01      	subs	r3, #1
 800b4f4:	6063      	str	r3, [r4, #4]
 800b4f6:	6823      	ldr	r3, [r4, #0]
 800b4f8:	1c5a      	adds	r2, r3, #1
 800b4fa:	6022      	str	r2, [r4, #0]
 800b4fc:	7818      	ldrb	r0, [r3, #0]
 800b4fe:	bd70      	pop	{r4, r5, r6, pc}
 800b500:	4b07      	ldr	r3, [pc, #28]	; (800b520 <__srget_r+0x58>)
 800b502:	429c      	cmp	r4, r3
 800b504:	d101      	bne.n	800b50a <__srget_r+0x42>
 800b506:	68ac      	ldr	r4, [r5, #8]
 800b508:	e7ec      	b.n	800b4e4 <__srget_r+0x1c>
 800b50a:	4b06      	ldr	r3, [pc, #24]	; (800b524 <__srget_r+0x5c>)
 800b50c:	429c      	cmp	r4, r3
 800b50e:	d1e9      	bne.n	800b4e4 <__srget_r+0x1c>
 800b510:	68ec      	ldr	r4, [r5, #12]
 800b512:	e7e7      	b.n	800b4e4 <__srget_r+0x1c>
 800b514:	2001      	movs	r0, #1
 800b516:	4240      	negs	r0, r0
 800b518:	e7f1      	b.n	800b4fe <__srget_r+0x36>
 800b51a:	46c0      	nop			; (mov r8, r8)
 800b51c:	08010690 	.word	0x08010690
 800b520:	080106b0 	.word	0x080106b0
 800b524:	08010670 	.word	0x08010670

0800b528 <_sbrk_r>:
 800b528:	2300      	movs	r3, #0
 800b52a:	b570      	push	{r4, r5, r6, lr}
 800b52c:	4c06      	ldr	r4, [pc, #24]	; (800b548 <_sbrk_r+0x20>)
 800b52e:	0005      	movs	r5, r0
 800b530:	0008      	movs	r0, r1
 800b532:	6023      	str	r3, [r4, #0]
 800b534:	f7fa fb4a 	bl	8005bcc <_sbrk>
 800b538:	1c43      	adds	r3, r0, #1
 800b53a:	d103      	bne.n	800b544 <_sbrk_r+0x1c>
 800b53c:	6823      	ldr	r3, [r4, #0]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d000      	beq.n	800b544 <_sbrk_r+0x1c>
 800b542:	602b      	str	r3, [r5, #0]
 800b544:	bd70      	pop	{r4, r5, r6, pc}
 800b546:	46c0      	nop			; (mov r8, r8)
 800b548:	200010d4 	.word	0x200010d4

0800b54c <setbuf>:
 800b54c:	424a      	negs	r2, r1
 800b54e:	414a      	adcs	r2, r1
 800b550:	2380      	movs	r3, #128	; 0x80
 800b552:	b510      	push	{r4, lr}
 800b554:	0052      	lsls	r2, r2, #1
 800b556:	00db      	lsls	r3, r3, #3
 800b558:	f000 f802 	bl	800b560 <setvbuf>
 800b55c:	bd10      	pop	{r4, pc}
	...

0800b560 <setvbuf>:
 800b560:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b562:	001d      	movs	r5, r3
 800b564:	4b60      	ldr	r3, [pc, #384]	; (800b6e8 <setvbuf+0x188>)
 800b566:	b085      	sub	sp, #20
 800b568:	681e      	ldr	r6, [r3, #0]
 800b56a:	0004      	movs	r4, r0
 800b56c:	000f      	movs	r7, r1
 800b56e:	9200      	str	r2, [sp, #0]
 800b570:	2e00      	cmp	r6, #0
 800b572:	d005      	beq.n	800b580 <setvbuf+0x20>
 800b574:	69b3      	ldr	r3, [r6, #24]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d102      	bne.n	800b580 <setvbuf+0x20>
 800b57a:	0030      	movs	r0, r6
 800b57c:	f7fe fd6e 	bl	800a05c <__sinit>
 800b580:	4b5a      	ldr	r3, [pc, #360]	; (800b6ec <setvbuf+0x18c>)
 800b582:	429c      	cmp	r4, r3
 800b584:	d162      	bne.n	800b64c <setvbuf+0xec>
 800b586:	6874      	ldr	r4, [r6, #4]
 800b588:	9b00      	ldr	r3, [sp, #0]
 800b58a:	2b02      	cmp	r3, #2
 800b58c:	d005      	beq.n	800b59a <setvbuf+0x3a>
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d900      	bls.n	800b594 <setvbuf+0x34>
 800b592:	e0a3      	b.n	800b6dc <setvbuf+0x17c>
 800b594:	2d00      	cmp	r5, #0
 800b596:	da00      	bge.n	800b59a <setvbuf+0x3a>
 800b598:	e0a0      	b.n	800b6dc <setvbuf+0x17c>
 800b59a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b59c:	07db      	lsls	r3, r3, #31
 800b59e:	d405      	bmi.n	800b5ac <setvbuf+0x4c>
 800b5a0:	89a3      	ldrh	r3, [r4, #12]
 800b5a2:	059b      	lsls	r3, r3, #22
 800b5a4:	d402      	bmi.n	800b5ac <setvbuf+0x4c>
 800b5a6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5a8:	f7ff fa98 	bl	800aadc <__retarget_lock_acquire_recursive>
 800b5ac:	0021      	movs	r1, r4
 800b5ae:	0030      	movs	r0, r6
 800b5b0:	f7fe fc52 	bl	8009e58 <_fflush_r>
 800b5b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b5b6:	2900      	cmp	r1, #0
 800b5b8:	d008      	beq.n	800b5cc <setvbuf+0x6c>
 800b5ba:	0023      	movs	r3, r4
 800b5bc:	3344      	adds	r3, #68	; 0x44
 800b5be:	4299      	cmp	r1, r3
 800b5c0:	d002      	beq.n	800b5c8 <setvbuf+0x68>
 800b5c2:	0030      	movs	r0, r6
 800b5c4:	f7fe fe7c 	bl	800a2c0 <_free_r>
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	6363      	str	r3, [r4, #52]	; 0x34
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	61a3      	str	r3, [r4, #24]
 800b5d0:	6063      	str	r3, [r4, #4]
 800b5d2:	89a3      	ldrh	r3, [r4, #12]
 800b5d4:	061b      	lsls	r3, r3, #24
 800b5d6:	d503      	bpl.n	800b5e0 <setvbuf+0x80>
 800b5d8:	6921      	ldr	r1, [r4, #16]
 800b5da:	0030      	movs	r0, r6
 800b5dc:	f7fe fe70 	bl	800a2c0 <_free_r>
 800b5e0:	89a3      	ldrh	r3, [r4, #12]
 800b5e2:	4a43      	ldr	r2, [pc, #268]	; (800b6f0 <setvbuf+0x190>)
 800b5e4:	4013      	ands	r3, r2
 800b5e6:	81a3      	strh	r3, [r4, #12]
 800b5e8:	9b00      	ldr	r3, [sp, #0]
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	d100      	bne.n	800b5f0 <setvbuf+0x90>
 800b5ee:	e06f      	b.n	800b6d0 <setvbuf+0x170>
 800b5f0:	ab03      	add	r3, sp, #12
 800b5f2:	aa02      	add	r2, sp, #8
 800b5f4:	0021      	movs	r1, r4
 800b5f6:	0030      	movs	r0, r6
 800b5f8:	f7ff fa72 	bl	800aae0 <__swhatbuf_r>
 800b5fc:	89a3      	ldrh	r3, [r4, #12]
 800b5fe:	4318      	orrs	r0, r3
 800b600:	81a0      	strh	r0, [r4, #12]
 800b602:	2d00      	cmp	r5, #0
 800b604:	d12c      	bne.n	800b660 <setvbuf+0x100>
 800b606:	9d02      	ldr	r5, [sp, #8]
 800b608:	0028      	movs	r0, r5
 800b60a:	f7ff fadd 	bl	800abc8 <malloc>
 800b60e:	9501      	str	r5, [sp, #4]
 800b610:	1e07      	subs	r7, r0, #0
 800b612:	d157      	bne.n	800b6c4 <setvbuf+0x164>
 800b614:	9b02      	ldr	r3, [sp, #8]
 800b616:	9301      	str	r3, [sp, #4]
 800b618:	42ab      	cmp	r3, r5
 800b61a:	d14e      	bne.n	800b6ba <setvbuf+0x15a>
 800b61c:	2501      	movs	r5, #1
 800b61e:	426d      	negs	r5, r5
 800b620:	2302      	movs	r3, #2
 800b622:	89a2      	ldrh	r2, [r4, #12]
 800b624:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800b626:	4313      	orrs	r3, r2
 800b628:	2200      	movs	r2, #0
 800b62a:	60a2      	str	r2, [r4, #8]
 800b62c:	0022      	movs	r2, r4
 800b62e:	3247      	adds	r2, #71	; 0x47
 800b630:	6022      	str	r2, [r4, #0]
 800b632:	6122      	str	r2, [r4, #16]
 800b634:	2201      	movs	r2, #1
 800b636:	b21b      	sxth	r3, r3
 800b638:	81a3      	strh	r3, [r4, #12]
 800b63a:	6162      	str	r2, [r4, #20]
 800b63c:	4211      	tst	r1, r2
 800b63e:	d139      	bne.n	800b6b4 <setvbuf+0x154>
 800b640:	059b      	lsls	r3, r3, #22
 800b642:	d437      	bmi.n	800b6b4 <setvbuf+0x154>
 800b644:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b646:	f7ff fa4a 	bl	800aade <__retarget_lock_release_recursive>
 800b64a:	e033      	b.n	800b6b4 <setvbuf+0x154>
 800b64c:	4b29      	ldr	r3, [pc, #164]	; (800b6f4 <setvbuf+0x194>)
 800b64e:	429c      	cmp	r4, r3
 800b650:	d101      	bne.n	800b656 <setvbuf+0xf6>
 800b652:	68b4      	ldr	r4, [r6, #8]
 800b654:	e798      	b.n	800b588 <setvbuf+0x28>
 800b656:	4b28      	ldr	r3, [pc, #160]	; (800b6f8 <setvbuf+0x198>)
 800b658:	429c      	cmp	r4, r3
 800b65a:	d195      	bne.n	800b588 <setvbuf+0x28>
 800b65c:	68f4      	ldr	r4, [r6, #12]
 800b65e:	e793      	b.n	800b588 <setvbuf+0x28>
 800b660:	2f00      	cmp	r7, #0
 800b662:	d0d1      	beq.n	800b608 <setvbuf+0xa8>
 800b664:	69b3      	ldr	r3, [r6, #24]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d102      	bne.n	800b670 <setvbuf+0x110>
 800b66a:	0030      	movs	r0, r6
 800b66c:	f7fe fcf6 	bl	800a05c <__sinit>
 800b670:	9b02      	ldr	r3, [sp, #8]
 800b672:	429d      	cmp	r5, r3
 800b674:	d004      	beq.n	800b680 <setvbuf+0x120>
 800b676:	2380      	movs	r3, #128	; 0x80
 800b678:	89a2      	ldrh	r2, [r4, #12]
 800b67a:	011b      	lsls	r3, r3, #4
 800b67c:	4313      	orrs	r3, r2
 800b67e:	81a3      	strh	r3, [r4, #12]
 800b680:	9b00      	ldr	r3, [sp, #0]
 800b682:	2b01      	cmp	r3, #1
 800b684:	d103      	bne.n	800b68e <setvbuf+0x12e>
 800b686:	89a3      	ldrh	r3, [r4, #12]
 800b688:	9a00      	ldr	r2, [sp, #0]
 800b68a:	431a      	orrs	r2, r3
 800b68c:	81a2      	strh	r2, [r4, #12]
 800b68e:	2308      	movs	r3, #8
 800b690:	89a2      	ldrh	r2, [r4, #12]
 800b692:	6027      	str	r7, [r4, #0]
 800b694:	6127      	str	r7, [r4, #16]
 800b696:	6165      	str	r5, [r4, #20]
 800b698:	4013      	ands	r3, r2
 800b69a:	d01d      	beq.n	800b6d8 <setvbuf+0x178>
 800b69c:	07d3      	lsls	r3, r2, #31
 800b69e:	d519      	bpl.n	800b6d4 <setvbuf+0x174>
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	426d      	negs	r5, r5
 800b6a4:	60a3      	str	r3, [r4, #8]
 800b6a6:	61a5      	str	r5, [r4, #24]
 800b6a8:	2501      	movs	r5, #1
 800b6aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6ac:	401d      	ands	r5, r3
 800b6ae:	d118      	bne.n	800b6e2 <setvbuf+0x182>
 800b6b0:	0593      	lsls	r3, r2, #22
 800b6b2:	d5c7      	bpl.n	800b644 <setvbuf+0xe4>
 800b6b4:	0028      	movs	r0, r5
 800b6b6:	b005      	add	sp, #20
 800b6b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6ba:	9801      	ldr	r0, [sp, #4]
 800b6bc:	f7ff fa84 	bl	800abc8 <malloc>
 800b6c0:	1e07      	subs	r7, r0, #0
 800b6c2:	d0ab      	beq.n	800b61c <setvbuf+0xbc>
 800b6c4:	2380      	movs	r3, #128	; 0x80
 800b6c6:	89a2      	ldrh	r2, [r4, #12]
 800b6c8:	9d01      	ldr	r5, [sp, #4]
 800b6ca:	4313      	orrs	r3, r2
 800b6cc:	81a3      	strh	r3, [r4, #12]
 800b6ce:	e7c9      	b.n	800b664 <setvbuf+0x104>
 800b6d0:	2500      	movs	r5, #0
 800b6d2:	e7a5      	b.n	800b620 <setvbuf+0xc0>
 800b6d4:	60a5      	str	r5, [r4, #8]
 800b6d6:	e7e7      	b.n	800b6a8 <setvbuf+0x148>
 800b6d8:	60a3      	str	r3, [r4, #8]
 800b6da:	e7e5      	b.n	800b6a8 <setvbuf+0x148>
 800b6dc:	2501      	movs	r5, #1
 800b6de:	426d      	negs	r5, r5
 800b6e0:	e7e8      	b.n	800b6b4 <setvbuf+0x154>
 800b6e2:	2500      	movs	r5, #0
 800b6e4:	e7e6      	b.n	800b6b4 <setvbuf+0x154>
 800b6e6:	46c0      	nop			; (mov r8, r8)
 800b6e8:	200001d8 	.word	0x200001d8
 800b6ec:	08010690 	.word	0x08010690
 800b6f0:	fffff35c 	.word	0xfffff35c
 800b6f4:	080106b0 	.word	0x080106b0
 800b6f8:	08010670 	.word	0x08010670

0800b6fc <__sread>:
 800b6fc:	b570      	push	{r4, r5, r6, lr}
 800b6fe:	000c      	movs	r4, r1
 800b700:	250e      	movs	r5, #14
 800b702:	5f49      	ldrsh	r1, [r1, r5]
 800b704:	f002 fd66 	bl	800e1d4 <_read_r>
 800b708:	2800      	cmp	r0, #0
 800b70a:	db03      	blt.n	800b714 <__sread+0x18>
 800b70c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800b70e:	181b      	adds	r3, r3, r0
 800b710:	6563      	str	r3, [r4, #84]	; 0x54
 800b712:	bd70      	pop	{r4, r5, r6, pc}
 800b714:	89a3      	ldrh	r3, [r4, #12]
 800b716:	4a02      	ldr	r2, [pc, #8]	; (800b720 <__sread+0x24>)
 800b718:	4013      	ands	r3, r2
 800b71a:	81a3      	strh	r3, [r4, #12]
 800b71c:	e7f9      	b.n	800b712 <__sread+0x16>
 800b71e:	46c0      	nop			; (mov r8, r8)
 800b720:	ffffefff 	.word	0xffffefff

0800b724 <__swrite>:
 800b724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b726:	001f      	movs	r7, r3
 800b728:	898b      	ldrh	r3, [r1, #12]
 800b72a:	0005      	movs	r5, r0
 800b72c:	000c      	movs	r4, r1
 800b72e:	0016      	movs	r6, r2
 800b730:	05db      	lsls	r3, r3, #23
 800b732:	d505      	bpl.n	800b740 <__swrite+0x1c>
 800b734:	230e      	movs	r3, #14
 800b736:	5ec9      	ldrsh	r1, [r1, r3]
 800b738:	2200      	movs	r2, #0
 800b73a:	2302      	movs	r3, #2
 800b73c:	f002 fa42 	bl	800dbc4 <_lseek_r>
 800b740:	89a3      	ldrh	r3, [r4, #12]
 800b742:	4a05      	ldr	r2, [pc, #20]	; (800b758 <__swrite+0x34>)
 800b744:	0028      	movs	r0, r5
 800b746:	4013      	ands	r3, r2
 800b748:	81a3      	strh	r3, [r4, #12]
 800b74a:	0032      	movs	r2, r6
 800b74c:	230e      	movs	r3, #14
 800b74e:	5ee1      	ldrsh	r1, [r4, r3]
 800b750:	003b      	movs	r3, r7
 800b752:	f001 fa47 	bl	800cbe4 <_write_r>
 800b756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b758:	ffffefff 	.word	0xffffefff

0800b75c <__sseek>:
 800b75c:	b570      	push	{r4, r5, r6, lr}
 800b75e:	000c      	movs	r4, r1
 800b760:	250e      	movs	r5, #14
 800b762:	5f49      	ldrsh	r1, [r1, r5]
 800b764:	f002 fa2e 	bl	800dbc4 <_lseek_r>
 800b768:	89a3      	ldrh	r3, [r4, #12]
 800b76a:	1c42      	adds	r2, r0, #1
 800b76c:	d103      	bne.n	800b776 <__sseek+0x1a>
 800b76e:	4a05      	ldr	r2, [pc, #20]	; (800b784 <__sseek+0x28>)
 800b770:	4013      	ands	r3, r2
 800b772:	81a3      	strh	r3, [r4, #12]
 800b774:	bd70      	pop	{r4, r5, r6, pc}
 800b776:	2280      	movs	r2, #128	; 0x80
 800b778:	0152      	lsls	r2, r2, #5
 800b77a:	4313      	orrs	r3, r2
 800b77c:	81a3      	strh	r3, [r4, #12]
 800b77e:	6560      	str	r0, [r4, #84]	; 0x54
 800b780:	e7f8      	b.n	800b774 <__sseek+0x18>
 800b782:	46c0      	nop			; (mov r8, r8)
 800b784:	ffffefff 	.word	0xffffefff

0800b788 <__sclose>:
 800b788:	b510      	push	{r4, lr}
 800b78a:	230e      	movs	r3, #14
 800b78c:	5ec9      	ldrsh	r1, [r1, r3]
 800b78e:	f001 fb35 	bl	800cdfc <_close_r>
 800b792:	bd10      	pop	{r4, pc}

0800b794 <strncmp>:
 800b794:	2300      	movs	r3, #0
 800b796:	b530      	push	{r4, r5, lr}
 800b798:	429a      	cmp	r2, r3
 800b79a:	d00a      	beq.n	800b7b2 <strncmp+0x1e>
 800b79c:	3a01      	subs	r2, #1
 800b79e:	5cc4      	ldrb	r4, [r0, r3]
 800b7a0:	5ccd      	ldrb	r5, [r1, r3]
 800b7a2:	42ac      	cmp	r4, r5
 800b7a4:	d104      	bne.n	800b7b0 <strncmp+0x1c>
 800b7a6:	429a      	cmp	r2, r3
 800b7a8:	d002      	beq.n	800b7b0 <strncmp+0x1c>
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	2c00      	cmp	r4, #0
 800b7ae:	d1f6      	bne.n	800b79e <strncmp+0xa>
 800b7b0:	1b63      	subs	r3, r4, r5
 800b7b2:	0018      	movs	r0, r3
 800b7b4:	bd30      	pop	{r4, r5, pc}

0800b7b6 <strspn>:
 800b7b6:	0003      	movs	r3, r0
 800b7b8:	b530      	push	{r4, r5, lr}
 800b7ba:	781c      	ldrb	r4, [r3, #0]
 800b7bc:	2c00      	cmp	r4, #0
 800b7be:	d007      	beq.n	800b7d0 <strspn+0x1a>
 800b7c0:	000a      	movs	r2, r1
 800b7c2:	e002      	b.n	800b7ca <strspn+0x14>
 800b7c4:	42ac      	cmp	r4, r5
 800b7c6:	d005      	beq.n	800b7d4 <strspn+0x1e>
 800b7c8:	3201      	adds	r2, #1
 800b7ca:	7815      	ldrb	r5, [r2, #0]
 800b7cc:	2d00      	cmp	r5, #0
 800b7ce:	d1f9      	bne.n	800b7c4 <strspn+0xe>
 800b7d0:	1a18      	subs	r0, r3, r0
 800b7d2:	bd30      	pop	{r4, r5, pc}
 800b7d4:	3301      	adds	r3, #1
 800b7d6:	e7f0      	b.n	800b7ba <strspn+0x4>

0800b7d8 <_vfprintf_r>:
 800b7d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7da:	b0c5      	sub	sp, #276	; 0x114
 800b7dc:	000e      	movs	r6, r1
 800b7de:	0015      	movs	r5, r2
 800b7e0:	001f      	movs	r7, r3
 800b7e2:	001c      	movs	r4, r3
 800b7e4:	900a      	str	r0, [sp, #40]	; 0x28
 800b7e6:	f002 f9e1 	bl	800dbac <_localeconv_r>
 800b7ea:	6803      	ldr	r3, [r0, #0]
 800b7ec:	0018      	movs	r0, r3
 800b7ee:	9318      	str	r3, [sp, #96]	; 0x60
 800b7f0:	f7f4 fc94 	bl	800011c <strlen>
 800b7f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7f6:	9012      	str	r0, [sp, #72]	; 0x48
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d006      	beq.n	800b80a <_vfprintf_r+0x32>
 800b7fc:	699b      	ldr	r3, [r3, #24]
 800b7fe:	9307      	str	r3, [sp, #28]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d102      	bne.n	800b80a <_vfprintf_r+0x32>
 800b804:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b806:	f7fe fc29 	bl	800a05c <__sinit>
 800b80a:	4ba9      	ldr	r3, [pc, #676]	; (800bab0 <_vfprintf_r+0x2d8>)
 800b80c:	429e      	cmp	r6, r3
 800b80e:	d12f      	bne.n	800b870 <_vfprintf_r+0x98>
 800b810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b812:	685e      	ldr	r6, [r3, #4]
 800b814:	6e73      	ldr	r3, [r6, #100]	; 0x64
 800b816:	07db      	lsls	r3, r3, #31
 800b818:	d405      	bmi.n	800b826 <_vfprintf_r+0x4e>
 800b81a:	89b3      	ldrh	r3, [r6, #12]
 800b81c:	059b      	lsls	r3, r3, #22
 800b81e:	d402      	bmi.n	800b826 <_vfprintf_r+0x4e>
 800b820:	6db0      	ldr	r0, [r6, #88]	; 0x58
 800b822:	f7ff f95b 	bl	800aadc <__retarget_lock_acquire_recursive>
 800b826:	230c      	movs	r3, #12
 800b828:	5ef2      	ldrsh	r2, [r6, r3]
 800b82a:	2380      	movs	r3, #128	; 0x80
 800b82c:	019b      	lsls	r3, r3, #6
 800b82e:	421a      	tst	r2, r3
 800b830:	d105      	bne.n	800b83e <_vfprintf_r+0x66>
 800b832:	4313      	orrs	r3, r2
 800b834:	81b3      	strh	r3, [r6, #12]
 800b836:	6e72      	ldr	r2, [r6, #100]	; 0x64
 800b838:	4b9e      	ldr	r3, [pc, #632]	; (800bab4 <_vfprintf_r+0x2dc>)
 800b83a:	4013      	ands	r3, r2
 800b83c:	6673      	str	r3, [r6, #100]	; 0x64
 800b83e:	89b3      	ldrh	r3, [r6, #12]
 800b840:	071b      	lsls	r3, r3, #28
 800b842:	d502      	bpl.n	800b84a <_vfprintf_r+0x72>
 800b844:	6933      	ldr	r3, [r6, #16]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d11e      	bne.n	800b888 <_vfprintf_r+0xb0>
 800b84a:	0031      	movs	r1, r6
 800b84c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b84e:	f001 f9dd 	bl	800cc0c <__swsetup_r>
 800b852:	2800      	cmp	r0, #0
 800b854:	d018      	beq.n	800b888 <_vfprintf_r+0xb0>
 800b856:	6e73      	ldr	r3, [r6, #100]	; 0x64
 800b858:	07db      	lsls	r3, r3, #31
 800b85a:	d405      	bmi.n	800b868 <_vfprintf_r+0x90>
 800b85c:	89b3      	ldrh	r3, [r6, #12]
 800b85e:	059b      	lsls	r3, r3, #22
 800b860:	d402      	bmi.n	800b868 <_vfprintf_r+0x90>
 800b862:	6db0      	ldr	r0, [r6, #88]	; 0x58
 800b864:	f7ff f93b 	bl	800aade <__retarget_lock_release_recursive>
 800b868:	2301      	movs	r3, #1
 800b86a:	425b      	negs	r3, r3
 800b86c:	9313      	str	r3, [sp, #76]	; 0x4c
 800b86e:	e023      	b.n	800b8b8 <_vfprintf_r+0xe0>
 800b870:	4b91      	ldr	r3, [pc, #580]	; (800bab8 <_vfprintf_r+0x2e0>)
 800b872:	429e      	cmp	r6, r3
 800b874:	d102      	bne.n	800b87c <_vfprintf_r+0xa4>
 800b876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b878:	689e      	ldr	r6, [r3, #8]
 800b87a:	e7cb      	b.n	800b814 <_vfprintf_r+0x3c>
 800b87c:	4b8f      	ldr	r3, [pc, #572]	; (800babc <_vfprintf_r+0x2e4>)
 800b87e:	429e      	cmp	r6, r3
 800b880:	d1c8      	bne.n	800b814 <_vfprintf_r+0x3c>
 800b882:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b884:	68de      	ldr	r6, [r3, #12]
 800b886:	e7c5      	b.n	800b814 <_vfprintf_r+0x3c>
 800b888:	231a      	movs	r3, #26
 800b88a:	89b2      	ldrh	r2, [r6, #12]
 800b88c:	4013      	ands	r3, r2
 800b88e:	2b0a      	cmp	r3, #10
 800b890:	d115      	bne.n	800b8be <_vfprintf_r+0xe6>
 800b892:	210e      	movs	r1, #14
 800b894:	5e73      	ldrsh	r3, [r6, r1]
 800b896:	2b00      	cmp	r3, #0
 800b898:	db11      	blt.n	800b8be <_vfprintf_r+0xe6>
 800b89a:	6e73      	ldr	r3, [r6, #100]	; 0x64
 800b89c:	07db      	lsls	r3, r3, #31
 800b89e:	d404      	bmi.n	800b8aa <_vfprintf_r+0xd2>
 800b8a0:	0593      	lsls	r3, r2, #22
 800b8a2:	d402      	bmi.n	800b8aa <_vfprintf_r+0xd2>
 800b8a4:	6db0      	ldr	r0, [r6, #88]	; 0x58
 800b8a6:	f7ff f91a 	bl	800aade <__retarget_lock_release_recursive>
 800b8aa:	003b      	movs	r3, r7
 800b8ac:	002a      	movs	r2, r5
 800b8ae:	0031      	movs	r1, r6
 800b8b0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b8b2:	f001 f8b5 	bl	800ca20 <__sbprintf>
 800b8b6:	9013      	str	r0, [sp, #76]	; 0x4c
 800b8b8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800b8ba:	b045      	add	sp, #276	; 0x114
 800b8bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8be:	2300      	movs	r3, #0
 800b8c0:	af34      	add	r7, sp, #208	; 0xd0
 800b8c2:	9727      	str	r7, [sp, #156]	; 0x9c
 800b8c4:	9329      	str	r3, [sp, #164]	; 0xa4
 800b8c6:	9328      	str	r3, [sp, #160]	; 0xa0
 800b8c8:	9511      	str	r5, [sp, #68]	; 0x44
 800b8ca:	930e      	str	r3, [sp, #56]	; 0x38
 800b8cc:	9316      	str	r3, [sp, #88]	; 0x58
 800b8ce:	9317      	str	r3, [sp, #92]	; 0x5c
 800b8d0:	931a      	str	r3, [sp, #104]	; 0x68
 800b8d2:	9319      	str	r3, [sp, #100]	; 0x64
 800b8d4:	9313      	str	r3, [sp, #76]	; 0x4c
 800b8d6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800b8d8:	782b      	ldrb	r3, [r5, #0]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d002      	beq.n	800b8e4 <_vfprintf_r+0x10c>
 800b8de:	2b25      	cmp	r3, #37	; 0x25
 800b8e0:	d000      	beq.n	800b8e4 <_vfprintf_r+0x10c>
 800b8e2:	e098      	b.n	800ba16 <_vfprintf_r+0x23e>
 800b8e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b8e6:	1aeb      	subs	r3, r5, r3
 800b8e8:	9307      	str	r3, [sp, #28]
 800b8ea:	d01e      	beq.n	800b92a <_vfprintf_r+0x152>
 800b8ec:	9a07      	ldr	r2, [sp, #28]
 800b8ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b8f0:	4694      	mov	ip, r2
 800b8f2:	603b      	str	r3, [r7, #0]
 800b8f4:	9b07      	ldr	r3, [sp, #28]
 800b8f6:	607b      	str	r3, [r7, #4]
 800b8f8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800b8fa:	3708      	adds	r7, #8
 800b8fc:	4463      	add	r3, ip
 800b8fe:	9329      	str	r3, [sp, #164]	; 0xa4
 800b900:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b902:	930b      	str	r3, [sp, #44]	; 0x2c
 800b904:	3301      	adds	r3, #1
 800b906:	9328      	str	r3, [sp, #160]	; 0xa0
 800b908:	2b07      	cmp	r3, #7
 800b90a:	dd09      	ble.n	800b920 <_vfprintf_r+0x148>
 800b90c:	aa27      	add	r2, sp, #156	; 0x9c
 800b90e:	0031      	movs	r1, r6
 800b910:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b912:	f003 fce9 	bl	800f2e8 <__sprint_r>
 800b916:	2800      	cmp	r0, #0
 800b918:	d001      	beq.n	800b91e <_vfprintf_r+0x146>
 800b91a:	f000 ffef 	bl	800c8fc <_vfprintf_r+0x1124>
 800b91e:	af34      	add	r7, sp, #208	; 0xd0
 800b920:	9a07      	ldr	r2, [sp, #28]
 800b922:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b924:	4694      	mov	ip, r2
 800b926:	4463      	add	r3, ip
 800b928:	9313      	str	r3, [sp, #76]	; 0x4c
 800b92a:	782b      	ldrb	r3, [r5, #0]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d101      	bne.n	800b934 <_vfprintf_r+0x15c>
 800b930:	f001 f809 	bl	800c946 <_vfprintf_r+0x116e>
 800b934:	221f      	movs	r2, #31
 800b936:	2300      	movs	r3, #0
 800b938:	a918      	add	r1, sp, #96	; 0x60
 800b93a:	1852      	adds	r2, r2, r1
 800b93c:	2101      	movs	r1, #1
 800b93e:	7013      	strb	r3, [r2, #0]
 800b940:	001a      	movs	r2, r3
 800b942:	4249      	negs	r1, r1
 800b944:	3501      	adds	r5, #1
 800b946:	910b      	str	r1, [sp, #44]	; 0x2c
 800b948:	9314      	str	r3, [sp, #80]	; 0x50
 800b94a:	9307      	str	r3, [sp, #28]
 800b94c:	1c69      	adds	r1, r5, #1
 800b94e:	9111      	str	r1, [sp, #68]	; 0x44
 800b950:	7829      	ldrb	r1, [r5, #0]
 800b952:	910d      	str	r1, [sp, #52]	; 0x34
 800b954:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b956:	3820      	subs	r0, #32
 800b958:	2858      	cmp	r0, #88	; 0x58
 800b95a:	d901      	bls.n	800b960 <_vfprintf_r+0x188>
 800b95c:	f000 fce4 	bl	800c328 <_vfprintf_r+0xb50>
 800b960:	f7f4 fbee 	bl	8000140 <__gnu_thumb1_case_uhi>
 800b964:	04e200db 	.word	0x04e200db
 800b968:	00e104e2 	.word	0x00e104e2
 800b96c:	04e204e2 	.word	0x04e204e2
 800b970:	04e204e2 	.word	0x04e204e2
 800b974:	04e204e2 	.word	0x04e204e2
 800b978:	005b00e6 	.word	0x005b00e6
 800b97c:	00ee04e2 	.word	0x00ee04e2
 800b980:	04e200f0 	.word	0x04e200f0
 800b984:	01170115 	.word	0x01170115
 800b988:	01170117 	.word	0x01170117
 800b98c:	01170117 	.word	0x01170117
 800b990:	01170117 	.word	0x01170117
 800b994:	01170117 	.word	0x01170117
 800b998:	04e204e2 	.word	0x04e204e2
 800b99c:	04e204e2 	.word	0x04e204e2
 800b9a0:	04e204e2 	.word	0x04e204e2
 800b9a4:	04e204e2 	.word	0x04e204e2
 800b9a8:	04e204e2 	.word	0x04e204e2
 800b9ac:	0167014b 	.word	0x0167014b
 800b9b0:	016704e2 	.word	0x016704e2
 800b9b4:	04e204e2 	.word	0x04e204e2
 800b9b8:	04e204e2 	.word	0x04e204e2
 800b9bc:	04e20129 	.word	0x04e20129
 800b9c0:	03d804e2 	.word	0x03d804e2
 800b9c4:	04e204e2 	.word	0x04e204e2
 800b9c8:	04e204e2 	.word	0x04e204e2
 800b9cc:	044004e2 	.word	0x044004e2
 800b9d0:	04e204e2 	.word	0x04e204e2
 800b9d4:	04e200ae 	.word	0x04e200ae
 800b9d8:	04e204e2 	.word	0x04e204e2
 800b9dc:	04e204e2 	.word	0x04e204e2
 800b9e0:	04e204e2 	.word	0x04e204e2
 800b9e4:	04e204e2 	.word	0x04e204e2
 800b9e8:	013c04e2 	.word	0x013c04e2
 800b9ec:	0167005f 	.word	0x0167005f
 800b9f0:	01670167 	.word	0x01670167
 800b9f4:	005f012b 	.word	0x005f012b
 800b9f8:	04e204e2 	.word	0x04e204e2
 800b9fc:	04e2012d 	.word	0x04e2012d
 800ba00:	03dc03b5 	.word	0x03dc03b5
 800ba04:	01340409 	.word	0x01340409
 800ba08:	041c04e2 	.word	0x041c04e2
 800ba0c:	044404e2 	.word	0x044404e2
 800ba10:	04e204e2 	.word	0x04e204e2
 800ba14:	0469      	.short	0x0469
 800ba16:	3501      	adds	r5, #1
 800ba18:	e75e      	b.n	800b8d8 <_vfprintf_r+0x100>
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	222b      	movs	r2, #43	; 0x2b
 800ba1e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800ba20:	e794      	b.n	800b94c <_vfprintf_r+0x174>
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d003      	beq.n	800ba2e <_vfprintf_r+0x256>
 800ba26:	231f      	movs	r3, #31
 800ba28:	a918      	add	r1, sp, #96	; 0x60
 800ba2a:	185b      	adds	r3, r3, r1
 800ba2c:	701a      	strb	r2, [r3, #0]
 800ba2e:	9b07      	ldr	r3, [sp, #28]
 800ba30:	069b      	lsls	r3, r3, #26
 800ba32:	d400      	bmi.n	800ba36 <_vfprintf_r+0x25e>
 800ba34:	e0ec      	b.n	800bc10 <_vfprintf_r+0x438>
 800ba36:	2307      	movs	r3, #7
 800ba38:	3407      	adds	r4, #7
 800ba3a:	439c      	bics	r4, r3
 800ba3c:	0023      	movs	r3, r4
 800ba3e:	3308      	adds	r3, #8
 800ba40:	930f      	str	r3, [sp, #60]	; 0x3c
 800ba42:	6823      	ldr	r3, [r4, #0]
 800ba44:	6864      	ldr	r4, [r4, #4]
 800ba46:	9308      	str	r3, [sp, #32]
 800ba48:	9409      	str	r4, [sp, #36]	; 0x24
 800ba4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	2a00      	cmp	r2, #0
 800ba50:	da0c      	bge.n	800ba6c <_vfprintf_r+0x294>
 800ba52:	9908      	ldr	r1, [sp, #32]
 800ba54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ba56:	2400      	movs	r4, #0
 800ba58:	424b      	negs	r3, r1
 800ba5a:	4194      	sbcs	r4, r2
 800ba5c:	9308      	str	r3, [sp, #32]
 800ba5e:	9409      	str	r4, [sp, #36]	; 0x24
 800ba60:	231f      	movs	r3, #31
 800ba62:	222d      	movs	r2, #45	; 0x2d
 800ba64:	a918      	add	r1, sp, #96	; 0x60
 800ba66:	185b      	adds	r3, r3, r1
 800ba68:	701a      	strb	r2, [r3, #0]
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba6e:	9a08      	ldr	r2, [sp, #32]
 800ba70:	430a      	orrs	r2, r1
 800ba72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba74:	3101      	adds	r1, #1
 800ba76:	d101      	bne.n	800ba7c <_vfprintf_r+0x2a4>
 800ba78:	f000 ff8e 	bl	800c998 <_vfprintf_r+0x11c0>
 800ba7c:	2180      	movs	r1, #128	; 0x80
 800ba7e:	9d07      	ldr	r5, [sp, #28]
 800ba80:	438d      	bics	r5, r1
 800ba82:	2a00      	cmp	r2, #0
 800ba84:	d001      	beq.n	800ba8a <_vfprintf_r+0x2b2>
 800ba86:	f000 ff8c 	bl	800c9a2 <_vfprintf_r+0x11ca>
 800ba8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ba8c:	2a00      	cmp	r2, #0
 800ba8e:	d101      	bne.n	800ba94 <_vfprintf_r+0x2bc>
 800ba90:	f000 fc3f 	bl	800c312 <_vfprintf_r+0xb3a>
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	d101      	bne.n	800ba9c <_vfprintf_r+0x2c4>
 800ba98:	f000 fbf2 	bl	800c280 <_vfprintf_r+0xaa8>
 800ba9c:	2b02      	cmp	r3, #2
 800ba9e:	d101      	bne.n	800baa4 <_vfprintf_r+0x2cc>
 800baa0:	f000 fc19 	bl	800c2d6 <_vfprintf_r+0xafe>
 800baa4:	2300      	movs	r3, #0
 800baa6:	2400      	movs	r4, #0
 800baa8:	9308      	str	r3, [sp, #32]
 800baaa:	9409      	str	r4, [sp, #36]	; 0x24
 800baac:	f000 ff7f 	bl	800c9ae <_vfprintf_r+0x11d6>
 800bab0:	08010690 	.word	0x08010690
 800bab4:	ffffdfff 	.word	0xffffdfff
 800bab8:	080106b0 	.word	0x080106b0
 800babc:	08010670 	.word	0x08010670
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d003      	beq.n	800bacc <_vfprintf_r+0x2f4>
 800bac4:	231f      	movs	r3, #31
 800bac6:	a918      	add	r1, sp, #96	; 0x60
 800bac8:	185b      	adds	r3, r3, r1
 800baca:	701a      	strb	r2, [r3, #0]
 800bacc:	4b95      	ldr	r3, [pc, #596]	; (800bd24 <_vfprintf_r+0x54c>)
 800bace:	931a      	str	r3, [sp, #104]	; 0x68
 800bad0:	2320      	movs	r3, #32
 800bad2:	9a07      	ldr	r2, [sp, #28]
 800bad4:	4013      	ands	r3, r2
 800bad6:	d100      	bne.n	800bada <_vfprintf_r+0x302>
 800bad8:	e3b5      	b.n	800c246 <_vfprintf_r+0xa6e>
 800bada:	2307      	movs	r3, #7
 800badc:	3407      	adds	r4, #7
 800bade:	439c      	bics	r4, r3
 800bae0:	0023      	movs	r3, r4
 800bae2:	3308      	adds	r3, #8
 800bae4:	930f      	str	r3, [sp, #60]	; 0x3c
 800bae6:	6823      	ldr	r3, [r4, #0]
 800bae8:	6864      	ldr	r4, [r4, #4]
 800baea:	9308      	str	r3, [sp, #32]
 800baec:	9409      	str	r4, [sp, #36]	; 0x24
 800baee:	9a07      	ldr	r2, [sp, #28]
 800baf0:	2302      	movs	r3, #2
 800baf2:	07d2      	lsls	r2, r2, #31
 800baf4:	d400      	bmi.n	800baf8 <_vfprintf_r+0x320>
 800baf6:	e320      	b.n	800c13a <_vfprintf_r+0x962>
 800baf8:	9a08      	ldr	r2, [sp, #32]
 800bafa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bafc:	430a      	orrs	r2, r1
 800bafe:	d100      	bne.n	800bb02 <_vfprintf_r+0x32a>
 800bb00:	e31b      	b.n	800c13a <_vfprintf_r+0x962>
 800bb02:	2130      	movs	r1, #48	; 0x30
 800bb04:	aa20      	add	r2, sp, #128	; 0x80
 800bb06:	7011      	strb	r1, [r2, #0]
 800bb08:	2034      	movs	r0, #52	; 0x34
 800bb0a:	4669      	mov	r1, sp
 800bb0c:	1809      	adds	r1, r1, r0
 800bb0e:	7809      	ldrb	r1, [r1, #0]
 800bb10:	7051      	strb	r1, [r2, #1]
 800bb12:	9a07      	ldr	r2, [sp, #28]
 800bb14:	431a      	orrs	r2, r3
 800bb16:	9207      	str	r2, [sp, #28]
 800bb18:	e30f      	b.n	800c13a <_vfprintf_r+0x962>
 800bb1a:	2a00      	cmp	r2, #0
 800bb1c:	d000      	beq.n	800bb20 <_vfprintf_r+0x348>
 800bb1e:	e77e      	b.n	800ba1e <_vfprintf_r+0x246>
 800bb20:	2301      	movs	r3, #1
 800bb22:	2220      	movs	r2, #32
 800bb24:	e77b      	b.n	800ba1e <_vfprintf_r+0x246>
 800bb26:	2101      	movs	r1, #1
 800bb28:	9807      	ldr	r0, [sp, #28]
 800bb2a:	4308      	orrs	r0, r1
 800bb2c:	9007      	str	r0, [sp, #28]
 800bb2e:	e776      	b.n	800ba1e <_vfprintf_r+0x246>
 800bb30:	6821      	ldr	r1, [r4, #0]
 800bb32:	3404      	adds	r4, #4
 800bb34:	9114      	str	r1, [sp, #80]	; 0x50
 800bb36:	2900      	cmp	r1, #0
 800bb38:	db00      	blt.n	800bb3c <_vfprintf_r+0x364>
 800bb3a:	e770      	b.n	800ba1e <_vfprintf_r+0x246>
 800bb3c:	4249      	negs	r1, r1
 800bb3e:	9114      	str	r1, [sp, #80]	; 0x50
 800bb40:	2104      	movs	r1, #4
 800bb42:	e7f1      	b.n	800bb28 <_vfprintf_r+0x350>
 800bb44:	9811      	ldr	r0, [sp, #68]	; 0x44
 800bb46:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bb48:	7800      	ldrb	r0, [r0, #0]
 800bb4a:	3101      	adds	r1, #1
 800bb4c:	900d      	str	r0, [sp, #52]	; 0x34
 800bb4e:	282a      	cmp	r0, #42	; 0x2a
 800bb50:	d009      	beq.n	800bb66 <_vfprintf_r+0x38e>
 800bb52:	2000      	movs	r0, #0
 800bb54:	900b      	str	r0, [sp, #44]	; 0x2c
 800bb56:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800bb58:	0008      	movs	r0, r1
 800bb5a:	3d30      	subs	r5, #48	; 0x30
 800bb5c:	46ac      	mov	ip, r5
 800bb5e:	2d09      	cmp	r5, #9
 800bb60:	d90c      	bls.n	800bb7c <_vfprintf_r+0x3a4>
 800bb62:	9011      	str	r0, [sp, #68]	; 0x44
 800bb64:	e6f6      	b.n	800b954 <_vfprintf_r+0x17c>
 800bb66:	1d20      	adds	r0, r4, #4
 800bb68:	6824      	ldr	r4, [r4, #0]
 800bb6a:	940b      	str	r4, [sp, #44]	; 0x2c
 800bb6c:	2c00      	cmp	r4, #0
 800bb6e:	da02      	bge.n	800bb76 <_vfprintf_r+0x39e>
 800bb70:	2401      	movs	r4, #1
 800bb72:	4264      	negs	r4, r4
 800bb74:	940b      	str	r4, [sp, #44]	; 0x2c
 800bb76:	0004      	movs	r4, r0
 800bb78:	9111      	str	r1, [sp, #68]	; 0x44
 800bb7a:	e750      	b.n	800ba1e <_vfprintf_r+0x246>
 800bb7c:	250a      	movs	r5, #10
 800bb7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800bb80:	4368      	muls	r0, r5
 800bb82:	4460      	add	r0, ip
 800bb84:	900b      	str	r0, [sp, #44]	; 0x2c
 800bb86:	7808      	ldrb	r0, [r1, #0]
 800bb88:	3101      	adds	r1, #1
 800bb8a:	900d      	str	r0, [sp, #52]	; 0x34
 800bb8c:	e7e3      	b.n	800bb56 <_vfprintf_r+0x37e>
 800bb8e:	2180      	movs	r1, #128	; 0x80
 800bb90:	e7ca      	b.n	800bb28 <_vfprintf_r+0x350>
 800bb92:	2100      	movs	r1, #0
 800bb94:	9114      	str	r1, [sp, #80]	; 0x50
 800bb96:	200a      	movs	r0, #10
 800bb98:	9914      	ldr	r1, [sp, #80]	; 0x50
 800bb9a:	4341      	muls	r1, r0
 800bb9c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800bb9e:	3830      	subs	r0, #48	; 0x30
 800bba0:	1841      	adds	r1, r0, r1
 800bba2:	9114      	str	r1, [sp, #80]	; 0x50
 800bba4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bba6:	1c48      	adds	r0, r1, #1
 800bba8:	7809      	ldrb	r1, [r1, #0]
 800bbaa:	9011      	str	r0, [sp, #68]	; 0x44
 800bbac:	910d      	str	r1, [sp, #52]	; 0x34
 800bbae:	3930      	subs	r1, #48	; 0x30
 800bbb0:	2909      	cmp	r1, #9
 800bbb2:	d9f0      	bls.n	800bb96 <_vfprintf_r+0x3be>
 800bbb4:	e7d5      	b.n	800bb62 <_vfprintf_r+0x38a>
 800bbb6:	2108      	movs	r1, #8
 800bbb8:	e7b6      	b.n	800bb28 <_vfprintf_r+0x350>
 800bbba:	2140      	movs	r1, #64	; 0x40
 800bbbc:	e7b4      	b.n	800bb28 <_vfprintf_r+0x350>
 800bbbe:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bbc0:	7809      	ldrb	r1, [r1, #0]
 800bbc2:	296c      	cmp	r1, #108	; 0x6c
 800bbc4:	d105      	bne.n	800bbd2 <_vfprintf_r+0x3fa>
 800bbc6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bbc8:	3101      	adds	r1, #1
 800bbca:	9111      	str	r1, [sp, #68]	; 0x44
 800bbcc:	9907      	ldr	r1, [sp, #28]
 800bbce:	2020      	movs	r0, #32
 800bbd0:	e001      	b.n	800bbd6 <_vfprintf_r+0x3fe>
 800bbd2:	2010      	movs	r0, #16
 800bbd4:	9907      	ldr	r1, [sp, #28]
 800bbd6:	4301      	orrs	r1, r0
 800bbd8:	9107      	str	r1, [sp, #28]
 800bbda:	e720      	b.n	800ba1e <_vfprintf_r+0x246>
 800bbdc:	1d23      	adds	r3, r4, #4
 800bbde:	6822      	ldr	r2, [r4, #0]
 800bbe0:	930f      	str	r3, [sp, #60]	; 0x3c
 800bbe2:	ab2a      	add	r3, sp, #168	; 0xa8
 800bbe4:	701a      	strb	r2, [r3, #0]
 800bbe6:	221f      	movs	r2, #31
 800bbe8:	2400      	movs	r4, #0
 800bbea:	a918      	add	r1, sp, #96	; 0x60
 800bbec:	1852      	adds	r2, r2, r1
 800bbee:	7014      	strb	r4, [r2, #0]
 800bbf0:	2201      	movs	r2, #1
 800bbf2:	920b      	str	r2, [sp, #44]	; 0x2c
 800bbf4:	9410      	str	r4, [sp, #64]	; 0x40
 800bbf6:	930c      	str	r3, [sp, #48]	; 0x30
 800bbf8:	e13e      	b.n	800be78 <_vfprintf_r+0x6a0>
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d003      	beq.n	800bc06 <_vfprintf_r+0x42e>
 800bbfe:	231f      	movs	r3, #31
 800bc00:	a918      	add	r1, sp, #96	; 0x60
 800bc02:	185b      	adds	r3, r3, r1
 800bc04:	701a      	strb	r2, [r3, #0]
 800bc06:	2310      	movs	r3, #16
 800bc08:	9a07      	ldr	r2, [sp, #28]
 800bc0a:	431a      	orrs	r2, r3
 800bc0c:	9207      	str	r2, [sp, #28]
 800bc0e:	e70e      	b.n	800ba2e <_vfprintf_r+0x256>
 800bc10:	9b07      	ldr	r3, [sp, #28]
 800bc12:	1d22      	adds	r2, r4, #4
 800bc14:	06db      	lsls	r3, r3, #27
 800bc16:	d505      	bpl.n	800bc24 <_vfprintf_r+0x44c>
 800bc18:	6823      	ldr	r3, [r4, #0]
 800bc1a:	920f      	str	r2, [sp, #60]	; 0x3c
 800bc1c:	9308      	str	r3, [sp, #32]
 800bc1e:	17db      	asrs	r3, r3, #31
 800bc20:	9309      	str	r3, [sp, #36]	; 0x24
 800bc22:	e712      	b.n	800ba4a <_vfprintf_r+0x272>
 800bc24:	9907      	ldr	r1, [sp, #28]
 800bc26:	6823      	ldr	r3, [r4, #0]
 800bc28:	920f      	str	r2, [sp, #60]	; 0x3c
 800bc2a:	0649      	lsls	r1, r1, #25
 800bc2c:	d5f6      	bpl.n	800bc1c <_vfprintf_r+0x444>
 800bc2e:	b21b      	sxth	r3, r3
 800bc30:	e7f4      	b.n	800bc1c <_vfprintf_r+0x444>
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d003      	beq.n	800bc3e <_vfprintf_r+0x466>
 800bc36:	231f      	movs	r3, #31
 800bc38:	a918      	add	r1, sp, #96	; 0x60
 800bc3a:	185b      	adds	r3, r3, r1
 800bc3c:	701a      	strb	r2, [r3, #0]
 800bc3e:	2307      	movs	r3, #7
 800bc40:	3407      	adds	r4, #7
 800bc42:	439c      	bics	r4, r3
 800bc44:	0023      	movs	r3, r4
 800bc46:	2201      	movs	r2, #1
 800bc48:	3308      	adds	r3, #8
 800bc4a:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc4c:	6823      	ldr	r3, [r4, #0]
 800bc4e:	4252      	negs	r2, r2
 800bc50:	9316      	str	r3, [sp, #88]	; 0x58
 800bc52:	6863      	ldr	r3, [r4, #4]
 800bc54:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800bc56:	9317      	str	r3, [sp, #92]	; 0x5c
 800bc58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bc5a:	0028      	movs	r0, r5
 800bc5c:	005c      	lsls	r4, r3, #1
 800bc5e:	0864      	lsrs	r4, r4, #1
 800bc60:	4b31      	ldr	r3, [pc, #196]	; (800bd28 <_vfprintf_r+0x550>)
 800bc62:	0021      	movs	r1, r4
 800bc64:	f7f7 f992 	bl	8002f8c <__aeabi_dcmpun>
 800bc68:	2800      	cmp	r0, #0
 800bc6a:	d001      	beq.n	800bc70 <_vfprintf_r+0x498>
 800bc6c:	f000 fe7a 	bl	800c964 <_vfprintf_r+0x118c>
 800bc70:	2201      	movs	r2, #1
 800bc72:	4b2d      	ldr	r3, [pc, #180]	; (800bd28 <_vfprintf_r+0x550>)
 800bc74:	4252      	negs	r2, r2
 800bc76:	0028      	movs	r0, r5
 800bc78:	0021      	movs	r1, r4
 800bc7a:	f7f4 fc01 	bl	8000480 <__aeabi_dcmple>
 800bc7e:	2800      	cmp	r0, #0
 800bc80:	d001      	beq.n	800bc86 <_vfprintf_r+0x4ae>
 800bc82:	f000 fe6f 	bl	800c964 <_vfprintf_r+0x118c>
 800bc86:	2200      	movs	r2, #0
 800bc88:	2300      	movs	r3, #0
 800bc8a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bc8c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800bc8e:	f7f4 fbed 	bl	800046c <__aeabi_dcmplt>
 800bc92:	2800      	cmp	r0, #0
 800bc94:	d004      	beq.n	800bca0 <_vfprintf_r+0x4c8>
 800bc96:	231f      	movs	r3, #31
 800bc98:	222d      	movs	r2, #45	; 0x2d
 800bc9a:	a918      	add	r1, sp, #96	; 0x60
 800bc9c:	185b      	adds	r3, r3, r1
 800bc9e:	701a      	strb	r2, [r3, #0]
 800bca0:	4b22      	ldr	r3, [pc, #136]	; (800bd2c <_vfprintf_r+0x554>)
 800bca2:	930c      	str	r3, [sp, #48]	; 0x30
 800bca4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bca6:	2b47      	cmp	r3, #71	; 0x47
 800bca8:	dc01      	bgt.n	800bcae <_vfprintf_r+0x4d6>
 800bcaa:	4b21      	ldr	r3, [pc, #132]	; (800bd30 <_vfprintf_r+0x558>)
 800bcac:	930c      	str	r3, [sp, #48]	; 0x30
 800bcae:	2380      	movs	r3, #128	; 0x80
 800bcb0:	2400      	movs	r4, #0
 800bcb2:	9a07      	ldr	r2, [sp, #28]
 800bcb4:	439a      	bics	r2, r3
 800bcb6:	3b7d      	subs	r3, #125	; 0x7d
 800bcb8:	9207      	str	r2, [sp, #28]
 800bcba:	930b      	str	r3, [sp, #44]	; 0x2c
 800bcbc:	9410      	str	r4, [sp, #64]	; 0x40
 800bcbe:	e0db      	b.n	800be78 <_vfprintf_r+0x6a0>
 800bcc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcc2:	3301      	adds	r3, #1
 800bcc4:	d025      	beq.n	800bd12 <_vfprintf_r+0x53a>
 800bcc6:	2320      	movs	r3, #32
 800bcc8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bcca:	439a      	bics	r2, r3
 800bccc:	2a47      	cmp	r2, #71	; 0x47
 800bcce:	d102      	bne.n	800bcd6 <_vfprintf_r+0x4fe>
 800bcd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d020      	beq.n	800bd18 <_vfprintf_r+0x540>
 800bcd6:	2380      	movs	r3, #128	; 0x80
 800bcd8:	9a07      	ldr	r2, [sp, #28]
 800bcda:	005b      	lsls	r3, r3, #1
 800bcdc:	431a      	orrs	r2, r3
 800bcde:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800bce0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bce2:	921c      	str	r2, [sp, #112]	; 0x70
 800bce4:	9310      	str	r3, [sp, #64]	; 0x40
 800bce6:	2c00      	cmp	r4, #0
 800bce8:	da18      	bge.n	800bd1c <_vfprintf_r+0x544>
 800bcea:	2280      	movs	r2, #128	; 0x80
 800bcec:	0612      	lsls	r2, r2, #24
 800bcee:	0023      	movs	r3, r4
 800bcf0:	4694      	mov	ip, r2
 800bcf2:	4463      	add	r3, ip
 800bcf4:	9315      	str	r3, [sp, #84]	; 0x54
 800bcf6:	232d      	movs	r3, #45	; 0x2d
 800bcf8:	931b      	str	r3, [sp, #108]	; 0x6c
 800bcfa:	2320      	movs	r3, #32
 800bcfc:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800bcfe:	439c      	bics	r4, r3
 800bd00:	2c46      	cmp	r4, #70	; 0x46
 800bd02:	d017      	beq.n	800bd34 <_vfprintf_r+0x55c>
 800bd04:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bd06:	2c45      	cmp	r4, #69	; 0x45
 800bd08:	d101      	bne.n	800bd0e <_vfprintf_r+0x536>
 800bd0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd0c:	1c5d      	adds	r5, r3, #1
 800bd0e:	2302      	movs	r3, #2
 800bd10:	e012      	b.n	800bd38 <_vfprintf_r+0x560>
 800bd12:	2306      	movs	r3, #6
 800bd14:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd16:	e7de      	b.n	800bcd6 <_vfprintf_r+0x4fe>
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e7fb      	b.n	800bd14 <_vfprintf_r+0x53c>
 800bd1c:	9415      	str	r4, [sp, #84]	; 0x54
 800bd1e:	2300      	movs	r3, #0
 800bd20:	e7ea      	b.n	800bcf8 <_vfprintf_r+0x520>
 800bd22:	46c0      	nop			; (mov r8, r8)
 800bd24:	080106e4 	.word	0x080106e4
 800bd28:	7fefffff 	.word	0x7fefffff
 800bd2c:	080106d8 	.word	0x080106d8
 800bd30:	080106d4 	.word	0x080106d4
 800bd34:	2303      	movs	r3, #3
 800bd36:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bd38:	aa25      	add	r2, sp, #148	; 0x94
 800bd3a:	9204      	str	r2, [sp, #16]
 800bd3c:	aa22      	add	r2, sp, #136	; 0x88
 800bd3e:	9203      	str	r2, [sp, #12]
 800bd40:	aa21      	add	r2, sp, #132	; 0x84
 800bd42:	9202      	str	r2, [sp, #8]
 800bd44:	9300      	str	r3, [sp, #0]
 800bd46:	9501      	str	r5, [sp, #4]
 800bd48:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bd4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd4c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bd4e:	f001 f8eb 	bl	800cf28 <_dtoa_r>
 800bd52:	900c      	str	r0, [sp, #48]	; 0x30
 800bd54:	2c47      	cmp	r4, #71	; 0x47
 800bd56:	d104      	bne.n	800bd62 <_vfprintf_r+0x58a>
 800bd58:	9b07      	ldr	r3, [sp, #28]
 800bd5a:	07db      	lsls	r3, r3, #31
 800bd5c:	d401      	bmi.n	800bd62 <_vfprintf_r+0x58a>
 800bd5e:	f000 fe15 	bl	800c98c <_vfprintf_r+0x11b4>
 800bd62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd64:	195b      	adds	r3, r3, r5
 800bd66:	930e      	str	r3, [sp, #56]	; 0x38
 800bd68:	2c46      	cmp	r4, #70	; 0x46
 800bd6a:	d113      	bne.n	800bd94 <_vfprintf_r+0x5bc>
 800bd6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd6e:	781b      	ldrb	r3, [r3, #0]
 800bd70:	2b30      	cmp	r3, #48	; 0x30
 800bd72:	d10a      	bne.n	800bd8a <_vfprintf_r+0x5b2>
 800bd74:	2200      	movs	r2, #0
 800bd76:	2300      	movs	r3, #0
 800bd78:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bd7a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800bd7c:	f7f4 fb70 	bl	8000460 <__aeabi_dcmpeq>
 800bd80:	2800      	cmp	r0, #0
 800bd82:	d102      	bne.n	800bd8a <_vfprintf_r+0x5b2>
 800bd84:	2301      	movs	r3, #1
 800bd86:	1b5d      	subs	r5, r3, r5
 800bd88:	9521      	str	r5, [sp, #132]	; 0x84
 800bd8a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bd8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd8e:	4694      	mov	ip, r2
 800bd90:	4463      	add	r3, ip
 800bd92:	930e      	str	r3, [sp, #56]	; 0x38
 800bd94:	2200      	movs	r2, #0
 800bd96:	2300      	movs	r3, #0
 800bd98:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bd9a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800bd9c:	f7f4 fb60 	bl	8000460 <__aeabi_dcmpeq>
 800bda0:	2230      	movs	r2, #48	; 0x30
 800bda2:	2800      	cmp	r0, #0
 800bda4:	d100      	bne.n	800bda8 <_vfprintf_r+0x5d0>
 800bda6:	e143      	b.n	800c030 <_vfprintf_r+0x858>
 800bda8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdaa:	9325      	str	r3, [sp, #148]	; 0x94
 800bdac:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800bdae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bdb0:	1a9b      	subs	r3, r3, r2
 800bdb2:	930e      	str	r3, [sp, #56]	; 0x38
 800bdb4:	2c47      	cmp	r4, #71	; 0x47
 800bdb6:	d000      	beq.n	800bdba <_vfprintf_r+0x5e2>
 800bdb8:	e13f      	b.n	800c03a <_vfprintf_r+0x862>
 800bdba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdbc:	1cda      	adds	r2, r3, #3
 800bdbe:	db03      	blt.n	800bdc8 <_vfprintf_r+0x5f0>
 800bdc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	db00      	blt.n	800bdc8 <_vfprintf_r+0x5f0>
 800bdc6:	e16a      	b.n	800c09e <_vfprintf_r+0x8c6>
 800bdc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bdca:	3b02      	subs	r3, #2
 800bdcc:	930d      	str	r3, [sp, #52]	; 0x34
 800bdce:	4669      	mov	r1, sp
 800bdd0:	2034      	movs	r0, #52	; 0x34
 800bdd2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bdd4:	1809      	adds	r1, r1, r0
 800bdd6:	7809      	ldrb	r1, [r1, #0]
 800bdd8:	1e54      	subs	r4, r2, #1
 800bdda:	ab23      	add	r3, sp, #140	; 0x8c
 800bddc:	9421      	str	r4, [sp, #132]	; 0x84
 800bdde:	7019      	strb	r1, [r3, #0]
 800bde0:	2c00      	cmp	r4, #0
 800bde2:	db00      	blt.n	800bde6 <_vfprintf_r+0x60e>
 800bde4:	e141      	b.n	800c06a <_vfprintf_r+0x892>
 800bde6:	2401      	movs	r4, #1
 800bde8:	1aa4      	subs	r4, r4, r2
 800bdea:	222d      	movs	r2, #45	; 0x2d
 800bdec:	705a      	strb	r2, [r3, #1]
 800bdee:	2c09      	cmp	r4, #9
 800bdf0:	dc00      	bgt.n	800bdf4 <_vfprintf_r+0x61c>
 800bdf2:	e143      	b.n	800c07c <_vfprintf_r+0x8a4>
 800bdf4:	253b      	movs	r5, #59	; 0x3b
 800bdf6:	ab18      	add	r3, sp, #96	; 0x60
 800bdf8:	18ed      	adds	r5, r5, r3
 800bdfa:	1e6b      	subs	r3, r5, #1
 800bdfc:	0020      	movs	r0, r4
 800bdfe:	210a      	movs	r1, #10
 800be00:	930b      	str	r3, [sp, #44]	; 0x2c
 800be02:	f7f4 fb17 	bl	8000434 <__aeabi_idivmod>
 800be06:	1e6b      	subs	r3, r5, #1
 800be08:	3130      	adds	r1, #48	; 0x30
 800be0a:	7019      	strb	r1, [r3, #0]
 800be0c:	0020      	movs	r0, r4
 800be0e:	210a      	movs	r1, #10
 800be10:	f7f4 fa2a 	bl	8000268 <__divsi3>
 800be14:	0004      	movs	r4, r0
 800be16:	2809      	cmp	r0, #9
 800be18:	dd00      	ble.n	800be1c <_vfprintf_r+0x644>
 800be1a:	e128      	b.n	800c06e <_vfprintf_r+0x896>
 800be1c:	232e      	movs	r3, #46	; 0x2e
 800be1e:	213b      	movs	r1, #59	; 0x3b
 800be20:	aa18      	add	r2, sp, #96	; 0x60
 800be22:	3d02      	subs	r5, #2
 800be24:	3430      	adds	r4, #48	; 0x30
 800be26:	702c      	strb	r4, [r5, #0]
 800be28:	189b      	adds	r3, r3, r2
 800be2a:	1889      	adds	r1, r1, r2
 800be2c:	001a      	movs	r2, r3
 800be2e:	428d      	cmp	r5, r1
 800be30:	d200      	bcs.n	800be34 <_vfprintf_r+0x65c>
 800be32:	e11e      	b.n	800c072 <_vfprintf_r+0x89a>
 800be34:	ab23      	add	r3, sp, #140	; 0x8c
 800be36:	1ad3      	subs	r3, r2, r3
 800be38:	9319      	str	r3, [sp, #100]	; 0x64
 800be3a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800be3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800be3e:	4694      	mov	ip, r2
 800be40:	4463      	add	r3, ip
 800be42:	930b      	str	r3, [sp, #44]	; 0x2c
 800be44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800be46:	2b01      	cmp	r3, #1
 800be48:	dc04      	bgt.n	800be54 <_vfprintf_r+0x67c>
 800be4a:	2301      	movs	r3, #1
 800be4c:	9a07      	ldr	r2, [sp, #28]
 800be4e:	401a      	ands	r2, r3
 800be50:	9210      	str	r2, [sp, #64]	; 0x40
 800be52:	d006      	beq.n	800be62 <_vfprintf_r+0x68a>
 800be54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800be56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be58:	4694      	mov	ip, r2
 800be5a:	4463      	add	r3, ip
 800be5c:	930b      	str	r3, [sp, #44]	; 0x2c
 800be5e:	2300      	movs	r3, #0
 800be60:	9310      	str	r3, [sp, #64]	; 0x40
 800be62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be64:	2b00      	cmp	r3, #0
 800be66:	d004      	beq.n	800be72 <_vfprintf_r+0x69a>
 800be68:	231f      	movs	r3, #31
 800be6a:	222d      	movs	r2, #45	; 0x2d
 800be6c:	a918      	add	r1, sp, #96	; 0x60
 800be6e:	185b      	adds	r3, r3, r1
 800be70:	701a      	strb	r2, [r3, #0]
 800be72:	2400      	movs	r4, #0
 800be74:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800be76:	9307      	str	r3, [sp, #28]
 800be78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be7a:	9415      	str	r4, [sp, #84]	; 0x54
 800be7c:	429c      	cmp	r4, r3
 800be7e:	da00      	bge.n	800be82 <_vfprintf_r+0x6aa>
 800be80:	9315      	str	r3, [sp, #84]	; 0x54
 800be82:	231f      	movs	r3, #31
 800be84:	aa18      	add	r2, sp, #96	; 0x60
 800be86:	189b      	adds	r3, r3, r2
 800be88:	781b      	ldrb	r3, [r3, #0]
 800be8a:	1e5a      	subs	r2, r3, #1
 800be8c:	4193      	sbcs	r3, r2
 800be8e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800be90:	18d3      	adds	r3, r2, r3
 800be92:	9315      	str	r3, [sp, #84]	; 0x54
 800be94:	2302      	movs	r3, #2
 800be96:	9a07      	ldr	r2, [sp, #28]
 800be98:	401a      	ands	r2, r3
 800be9a:	921b      	str	r2, [sp, #108]	; 0x6c
 800be9c:	d002      	beq.n	800bea4 <_vfprintf_r+0x6cc>
 800be9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bea0:	3302      	adds	r3, #2
 800bea2:	9315      	str	r3, [sp, #84]	; 0x54
 800bea4:	2384      	movs	r3, #132	; 0x84
 800bea6:	9a07      	ldr	r2, [sp, #28]
 800bea8:	401a      	ands	r2, r3
 800beaa:	921c      	str	r2, [sp, #112]	; 0x70
 800beac:	d11e      	bne.n	800beec <_vfprintf_r+0x714>
 800beae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800beb0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800beb2:	1a9d      	subs	r5, r3, r2
 800beb4:	2d00      	cmp	r5, #0
 800beb6:	dd19      	ble.n	800beec <_vfprintf_r+0x714>
 800beb8:	4bc7      	ldr	r3, [pc, #796]	; (800c1d8 <_vfprintf_r+0xa00>)
 800beba:	603b      	str	r3, [r7, #0]
 800bebc:	2d10      	cmp	r5, #16
 800bebe:	dd00      	ble.n	800bec2 <_vfprintf_r+0x6ea>
 800bec0:	e24e      	b.n	800c360 <_vfprintf_r+0xb88>
 800bec2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800bec4:	607d      	str	r5, [r7, #4]
 800bec6:	195d      	adds	r5, r3, r5
 800bec8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800beca:	9529      	str	r5, [sp, #164]	; 0xa4
 800becc:	931d      	str	r3, [sp, #116]	; 0x74
 800bece:	3301      	adds	r3, #1
 800bed0:	9328      	str	r3, [sp, #160]	; 0xa0
 800bed2:	3708      	adds	r7, #8
 800bed4:	2b07      	cmp	r3, #7
 800bed6:	dd09      	ble.n	800beec <_vfprintf_r+0x714>
 800bed8:	aa27      	add	r2, sp, #156	; 0x9c
 800beda:	0031      	movs	r1, r6
 800bedc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bede:	f003 fa03 	bl	800f2e8 <__sprint_r>
 800bee2:	2800      	cmp	r0, #0
 800bee4:	d001      	beq.n	800beea <_vfprintf_r+0x712>
 800bee6:	f000 fd09 	bl	800c8fc <_vfprintf_r+0x1124>
 800beea:	af34      	add	r7, sp, #208	; 0xd0
 800beec:	231f      	movs	r3, #31
 800beee:	aa18      	add	r2, sp, #96	; 0x60
 800bef0:	189b      	adds	r3, r3, r2
 800bef2:	781a      	ldrb	r2, [r3, #0]
 800bef4:	2a00      	cmp	r2, #0
 800bef6:	d016      	beq.n	800bf26 <_vfprintf_r+0x74e>
 800bef8:	603b      	str	r3, [r7, #0]
 800befa:	2301      	movs	r3, #1
 800befc:	607b      	str	r3, [r7, #4]
 800befe:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800bf00:	3708      	adds	r7, #8
 800bf02:	3301      	adds	r3, #1
 800bf04:	9329      	str	r3, [sp, #164]	; 0xa4
 800bf06:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bf08:	931d      	str	r3, [sp, #116]	; 0x74
 800bf0a:	3301      	adds	r3, #1
 800bf0c:	9328      	str	r3, [sp, #160]	; 0xa0
 800bf0e:	2b07      	cmp	r3, #7
 800bf10:	dd09      	ble.n	800bf26 <_vfprintf_r+0x74e>
 800bf12:	aa27      	add	r2, sp, #156	; 0x9c
 800bf14:	0031      	movs	r1, r6
 800bf16:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf18:	f003 f9e6 	bl	800f2e8 <__sprint_r>
 800bf1c:	2800      	cmp	r0, #0
 800bf1e:	d001      	beq.n	800bf24 <_vfprintf_r+0x74c>
 800bf20:	f000 fcec 	bl	800c8fc <_vfprintf_r+0x1124>
 800bf24:	af34      	add	r7, sp, #208	; 0xd0
 800bf26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d017      	beq.n	800bf5c <_vfprintf_r+0x784>
 800bf2c:	ab20      	add	r3, sp, #128	; 0x80
 800bf2e:	603b      	str	r3, [r7, #0]
 800bf30:	2302      	movs	r3, #2
 800bf32:	607b      	str	r3, [r7, #4]
 800bf34:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800bf36:	3708      	adds	r7, #8
 800bf38:	3302      	adds	r3, #2
 800bf3a:	9329      	str	r3, [sp, #164]	; 0xa4
 800bf3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bf3e:	931b      	str	r3, [sp, #108]	; 0x6c
 800bf40:	3301      	adds	r3, #1
 800bf42:	9328      	str	r3, [sp, #160]	; 0xa0
 800bf44:	2b07      	cmp	r3, #7
 800bf46:	dd09      	ble.n	800bf5c <_vfprintf_r+0x784>
 800bf48:	aa27      	add	r2, sp, #156	; 0x9c
 800bf4a:	0031      	movs	r1, r6
 800bf4c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf4e:	f003 f9cb 	bl	800f2e8 <__sprint_r>
 800bf52:	2800      	cmp	r0, #0
 800bf54:	d001      	beq.n	800bf5a <_vfprintf_r+0x782>
 800bf56:	f000 fcd1 	bl	800c8fc <_vfprintf_r+0x1124>
 800bf5a:	af34      	add	r7, sp, #208	; 0xd0
 800bf5c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800bf5e:	2b80      	cmp	r3, #128	; 0x80
 800bf60:	d11e      	bne.n	800bfa0 <_vfprintf_r+0x7c8>
 800bf62:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bf64:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bf66:	1a9d      	subs	r5, r3, r2
 800bf68:	2d00      	cmp	r5, #0
 800bf6a:	dd19      	ble.n	800bfa0 <_vfprintf_r+0x7c8>
 800bf6c:	4b9b      	ldr	r3, [pc, #620]	; (800c1dc <_vfprintf_r+0xa04>)
 800bf6e:	603b      	str	r3, [r7, #0]
 800bf70:	2d10      	cmp	r5, #16
 800bf72:	dd00      	ble.n	800bf76 <_vfprintf_r+0x79e>
 800bf74:	e20b      	b.n	800c38e <_vfprintf_r+0xbb6>
 800bf76:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800bf78:	607d      	str	r5, [r7, #4]
 800bf7a:	195d      	adds	r5, r3, r5
 800bf7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bf7e:	9529      	str	r5, [sp, #164]	; 0xa4
 800bf80:	931b      	str	r3, [sp, #108]	; 0x6c
 800bf82:	3301      	adds	r3, #1
 800bf84:	9328      	str	r3, [sp, #160]	; 0xa0
 800bf86:	3708      	adds	r7, #8
 800bf88:	2b07      	cmp	r3, #7
 800bf8a:	dd09      	ble.n	800bfa0 <_vfprintf_r+0x7c8>
 800bf8c:	aa27      	add	r2, sp, #156	; 0x9c
 800bf8e:	0031      	movs	r1, r6
 800bf90:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bf92:	f003 f9a9 	bl	800f2e8 <__sprint_r>
 800bf96:	2800      	cmp	r0, #0
 800bf98:	d001      	beq.n	800bf9e <_vfprintf_r+0x7c6>
 800bf9a:	f000 fcaf 	bl	800c8fc <_vfprintf_r+0x1124>
 800bf9e:	af34      	add	r7, sp, #208	; 0xd0
 800bfa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfa2:	2510      	movs	r5, #16
 800bfa4:	1ae4      	subs	r4, r4, r3
 800bfa6:	2c00      	cmp	r4, #0
 800bfa8:	dd00      	ble.n	800bfac <_vfprintf_r+0x7d4>
 800bfaa:	e21c      	b.n	800c3e6 <_vfprintf_r+0xc0e>
 800bfac:	9b07      	ldr	r3, [sp, #28]
 800bfae:	05db      	lsls	r3, r3, #23
 800bfb0:	d500      	bpl.n	800bfb4 <_vfprintf_r+0x7dc>
 800bfb2:	e232      	b.n	800c41a <_vfprintf_r+0xc42>
 800bfb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bfb6:	603b      	str	r3, [r7, #0]
 800bfb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfba:	607b      	str	r3, [r7, #4]
 800bfbc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800bfbe:	3708      	adds	r7, #8
 800bfc0:	930c      	str	r3, [sp, #48]	; 0x30
 800bfc2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bfc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfc6:	4694      	mov	ip, r2
 800bfc8:	4463      	add	r3, ip
 800bfca:	9329      	str	r3, [sp, #164]	; 0xa4
 800bfcc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bfce:	930b      	str	r3, [sp, #44]	; 0x2c
 800bfd0:	3301      	adds	r3, #1
 800bfd2:	9328      	str	r3, [sp, #160]	; 0xa0
 800bfd4:	2b07      	cmp	r3, #7
 800bfd6:	dd09      	ble.n	800bfec <_vfprintf_r+0x814>
 800bfd8:	aa27      	add	r2, sp, #156	; 0x9c
 800bfda:	0031      	movs	r1, r6
 800bfdc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bfde:	f003 f983 	bl	800f2e8 <__sprint_r>
 800bfe2:	2800      	cmp	r0, #0
 800bfe4:	d001      	beq.n	800bfea <_vfprintf_r+0x812>
 800bfe6:	f000 fc89 	bl	800c8fc <_vfprintf_r+0x1124>
 800bfea:	af34      	add	r7, sp, #208	; 0xd0
 800bfec:	9b07      	ldr	r3, [sp, #28]
 800bfee:	075b      	lsls	r3, r3, #29
 800bff0:	d501      	bpl.n	800bff6 <_vfprintf_r+0x81e>
 800bff2:	f000 fc62 	bl	800c8ba <_vfprintf_r+0x10e2>
 800bff6:	9914      	ldr	r1, [sp, #80]	; 0x50
 800bff8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bffa:	4299      	cmp	r1, r3
 800bffc:	da00      	bge.n	800c000 <_vfprintf_r+0x828>
 800bffe:	0019      	movs	r1, r3
 800c000:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c002:	185b      	adds	r3, r3, r1
 800c004:	9313      	str	r3, [sp, #76]	; 0x4c
 800c006:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c008:	9307      	str	r3, [sp, #28]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d008      	beq.n	800c020 <_vfprintf_r+0x848>
 800c00e:	aa27      	add	r2, sp, #156	; 0x9c
 800c010:	0031      	movs	r1, r6
 800c012:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c014:	f003 f968 	bl	800f2e8 <__sprint_r>
 800c018:	2800      	cmp	r0, #0
 800c01a:	d001      	beq.n	800c020 <_vfprintf_r+0x848>
 800c01c:	f000 fc6e 	bl	800c8fc <_vfprintf_r+0x1124>
 800c020:	2300      	movs	r3, #0
 800c022:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800c024:	9328      	str	r3, [sp, #160]	; 0xa0
 800c026:	af34      	add	r7, sp, #208	; 0xd0
 800c028:	e455      	b.n	800b8d6 <_vfprintf_r+0xfe>
 800c02a:	1c59      	adds	r1, r3, #1
 800c02c:	9125      	str	r1, [sp, #148]	; 0x94
 800c02e:	701a      	strb	r2, [r3, #0]
 800c030:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800c032:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c034:	4299      	cmp	r1, r3
 800c036:	d8f8      	bhi.n	800c02a <_vfprintf_r+0x852>
 800c038:	e6b8      	b.n	800bdac <_vfprintf_r+0x5d4>
 800c03a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c03c:	2b65      	cmp	r3, #101	; 0x65
 800c03e:	dc00      	bgt.n	800c042 <_vfprintf_r+0x86a>
 800c040:	e6c5      	b.n	800bdce <_vfprintf_r+0x5f6>
 800c042:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c044:	2b66      	cmp	r3, #102	; 0x66
 800c046:	d12a      	bne.n	800c09e <_vfprintf_r+0x8c6>
 800c048:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	dd1d      	ble.n	800c08a <_vfprintf_r+0x8b2>
 800c04e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c050:	2a00      	cmp	r2, #0
 800c052:	d102      	bne.n	800c05a <_vfprintf_r+0x882>
 800c054:	9a07      	ldr	r2, [sp, #28]
 800c056:	07d2      	lsls	r2, r2, #31
 800c058:	d503      	bpl.n	800c062 <_vfprintf_r+0x88a>
 800c05a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c05c:	189b      	adds	r3, r3, r2
 800c05e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c060:	189b      	adds	r3, r3, r2
 800c062:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c064:	930b      	str	r3, [sp, #44]	; 0x2c
 800c066:	9210      	str	r2, [sp, #64]	; 0x40
 800c068:	e6fb      	b.n	800be62 <_vfprintf_r+0x68a>
 800c06a:	222b      	movs	r2, #43	; 0x2b
 800c06c:	e6be      	b.n	800bdec <_vfprintf_r+0x614>
 800c06e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c070:	e6c3      	b.n	800bdfa <_vfprintf_r+0x622>
 800c072:	782a      	ldrb	r2, [r5, #0]
 800c074:	3501      	adds	r5, #1
 800c076:	701a      	strb	r2, [r3, #0]
 800c078:	3301      	adds	r3, #1
 800c07a:	e6d7      	b.n	800be2c <_vfprintf_r+0x654>
 800c07c:	2230      	movs	r2, #48	; 0x30
 800c07e:	ab23      	add	r3, sp, #140	; 0x8c
 800c080:	18a4      	adds	r4, r4, r2
 800c082:	709a      	strb	r2, [r3, #2]
 800c084:	70dc      	strb	r4, [r3, #3]
 800c086:	aa24      	add	r2, sp, #144	; 0x90
 800c088:	e6d4      	b.n	800be34 <_vfprintf_r+0x65c>
 800c08a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d103      	bne.n	800c098 <_vfprintf_r+0x8c0>
 800c090:	9a07      	ldr	r2, [sp, #28]
 800c092:	3301      	adds	r3, #1
 800c094:	421a      	tst	r2, r3
 800c096:	d0e4      	beq.n	800c062 <_vfprintf_r+0x88a>
 800c098:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c09a:	3301      	adds	r3, #1
 800c09c:	e7df      	b.n	800c05e <_vfprintf_r+0x886>
 800c09e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c0a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	db07      	blt.n	800c0b6 <_vfprintf_r+0x8de>
 800c0a6:	9b07      	ldr	r3, [sp, #28]
 800c0a8:	07db      	lsls	r3, r3, #31
 800c0aa:	d50e      	bpl.n	800c0ca <_vfprintf_r+0x8f2>
 800c0ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c0ae:	18d3      	adds	r3, r2, r3
 800c0b0:	2267      	movs	r2, #103	; 0x67
 800c0b2:	920d      	str	r2, [sp, #52]	; 0x34
 800c0b4:	e7d5      	b.n	800c062 <_vfprintf_r+0x88a>
 800c0b6:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c0b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0ba:	185b      	adds	r3, r3, r1
 800c0bc:	2167      	movs	r1, #103	; 0x67
 800c0be:	910d      	str	r1, [sp, #52]	; 0x34
 800c0c0:	2a00      	cmp	r2, #0
 800c0c2:	dcce      	bgt.n	800c062 <_vfprintf_r+0x88a>
 800c0c4:	1a9b      	subs	r3, r3, r2
 800c0c6:	3301      	adds	r3, #1
 800c0c8:	e7cb      	b.n	800c062 <_vfprintf_r+0x88a>
 800c0ca:	0013      	movs	r3, r2
 800c0cc:	e7f0      	b.n	800c0b0 <_vfprintf_r+0x8d8>
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d003      	beq.n	800c0da <_vfprintf_r+0x902>
 800c0d2:	231f      	movs	r3, #31
 800c0d4:	a918      	add	r1, sp, #96	; 0x60
 800c0d6:	185b      	adds	r3, r3, r1
 800c0d8:	701a      	strb	r2, [r3, #0]
 800c0da:	9a07      	ldr	r2, [sp, #28]
 800c0dc:	1d23      	adds	r3, r4, #4
 800c0de:	0692      	lsls	r2, r2, #26
 800c0e0:	d507      	bpl.n	800c0f2 <_vfprintf_r+0x91a>
 800c0e2:	6822      	ldr	r2, [r4, #0]
 800c0e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c0e6:	6011      	str	r1, [r2, #0]
 800c0e8:	17c9      	asrs	r1, r1, #31
 800c0ea:	6051      	str	r1, [r2, #4]
 800c0ec:	001c      	movs	r4, r3
 800c0ee:	f7ff fbf2 	bl	800b8d6 <_vfprintf_r+0xfe>
 800c0f2:	9a07      	ldr	r2, [sp, #28]
 800c0f4:	06d2      	lsls	r2, r2, #27
 800c0f6:	d503      	bpl.n	800c100 <_vfprintf_r+0x928>
 800c0f8:	6822      	ldr	r2, [r4, #0]
 800c0fa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c0fc:	6011      	str	r1, [r2, #0]
 800c0fe:	e7f5      	b.n	800c0ec <_vfprintf_r+0x914>
 800c100:	9a07      	ldr	r2, [sp, #28]
 800c102:	0652      	lsls	r2, r2, #25
 800c104:	d5f8      	bpl.n	800c0f8 <_vfprintf_r+0x920>
 800c106:	4669      	mov	r1, sp
 800c108:	204c      	movs	r0, #76	; 0x4c
 800c10a:	1809      	adds	r1, r1, r0
 800c10c:	6822      	ldr	r2, [r4, #0]
 800c10e:	8809      	ldrh	r1, [r1, #0]
 800c110:	8011      	strh	r1, [r2, #0]
 800c112:	e7eb      	b.n	800c0ec <_vfprintf_r+0x914>
 800c114:	2310      	movs	r3, #16
 800c116:	9a07      	ldr	r2, [sp, #28]
 800c118:	431a      	orrs	r2, r3
 800c11a:	9207      	str	r2, [sp, #28]
 800c11c:	2120      	movs	r1, #32
 800c11e:	9b07      	ldr	r3, [sp, #28]
 800c120:	4019      	ands	r1, r3
 800c122:	d010      	beq.n	800c146 <_vfprintf_r+0x96e>
 800c124:	2307      	movs	r3, #7
 800c126:	3407      	adds	r4, #7
 800c128:	439c      	bics	r4, r3
 800c12a:	0023      	movs	r3, r4
 800c12c:	3308      	adds	r3, #8
 800c12e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c130:	6823      	ldr	r3, [r4, #0]
 800c132:	6864      	ldr	r4, [r4, #4]
 800c134:	9308      	str	r3, [sp, #32]
 800c136:	9409      	str	r4, [sp, #36]	; 0x24
 800c138:	2300      	movs	r3, #0
 800c13a:	221f      	movs	r2, #31
 800c13c:	2100      	movs	r1, #0
 800c13e:	a818      	add	r0, sp, #96	; 0x60
 800c140:	1812      	adds	r2, r2, r0
 800c142:	7011      	strb	r1, [r2, #0]
 800c144:	e492      	b.n	800ba6c <_vfprintf_r+0x294>
 800c146:	2210      	movs	r2, #16
 800c148:	9b07      	ldr	r3, [sp, #28]
 800c14a:	1d20      	adds	r0, r4, #4
 800c14c:	401a      	ands	r2, r3
 800c14e:	d004      	beq.n	800c15a <_vfprintf_r+0x982>
 800c150:	6823      	ldr	r3, [r4, #0]
 800c152:	900f      	str	r0, [sp, #60]	; 0x3c
 800c154:	9308      	str	r3, [sp, #32]
 800c156:	9109      	str	r1, [sp, #36]	; 0x24
 800c158:	e7ee      	b.n	800c138 <_vfprintf_r+0x960>
 800c15a:	2340      	movs	r3, #64	; 0x40
 800c15c:	9907      	ldr	r1, [sp, #28]
 800c15e:	900f      	str	r0, [sp, #60]	; 0x3c
 800c160:	400b      	ands	r3, r1
 800c162:	d004      	beq.n	800c16e <_vfprintf_r+0x996>
 800c164:	6823      	ldr	r3, [r4, #0]
 800c166:	9209      	str	r2, [sp, #36]	; 0x24
 800c168:	b29b      	uxth	r3, r3
 800c16a:	9308      	str	r3, [sp, #32]
 800c16c:	e7e4      	b.n	800c138 <_vfprintf_r+0x960>
 800c16e:	6822      	ldr	r2, [r4, #0]
 800c170:	9309      	str	r3, [sp, #36]	; 0x24
 800c172:	9208      	str	r2, [sp, #32]
 800c174:	e7e1      	b.n	800c13a <_vfprintf_r+0x962>
 800c176:	1d23      	adds	r3, r4, #4
 800c178:	930f      	str	r3, [sp, #60]	; 0x3c
 800c17a:	6823      	ldr	r3, [r4, #0]
 800c17c:	2078      	movs	r0, #120	; 0x78
 800c17e:	9308      	str	r3, [sp, #32]
 800c180:	2300      	movs	r3, #0
 800c182:	2130      	movs	r1, #48	; 0x30
 800c184:	9a07      	ldr	r2, [sp, #28]
 800c186:	9309      	str	r3, [sp, #36]	; 0x24
 800c188:	3302      	adds	r3, #2
 800c18a:	431a      	orrs	r2, r3
 800c18c:	9207      	str	r2, [sp, #28]
 800c18e:	aa20      	add	r2, sp, #128	; 0x80
 800c190:	7011      	strb	r1, [r2, #0]
 800c192:	7050      	strb	r0, [r2, #1]
 800c194:	4a12      	ldr	r2, [pc, #72]	; (800c1e0 <_vfprintf_r+0xa08>)
 800c196:	900d      	str	r0, [sp, #52]	; 0x34
 800c198:	921a      	str	r2, [sp, #104]	; 0x68
 800c19a:	e7ce      	b.n	800c13a <_vfprintf_r+0x962>
 800c19c:	1d23      	adds	r3, r4, #4
 800c19e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c1a0:	6823      	ldr	r3, [r4, #0]
 800c1a2:	2400      	movs	r4, #0
 800c1a4:	930c      	str	r3, [sp, #48]	; 0x30
 800c1a6:	231f      	movs	r3, #31
 800c1a8:	aa18      	add	r2, sp, #96	; 0x60
 800c1aa:	189b      	adds	r3, r3, r2
 800c1ac:	701c      	strb	r4, [r3, #0]
 800c1ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1b0:	3301      	adds	r3, #1
 800c1b2:	d00b      	beq.n	800c1cc <_vfprintf_r+0x9f4>
 800c1b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c1b6:	0021      	movs	r1, r4
 800c1b8:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c1ba:	f7fe ff1d 	bl	800aff8 <memchr>
 800c1be:	42a0      	cmp	r0, r4
 800c1c0:	d100      	bne.n	800c1c4 <_vfprintf_r+0x9ec>
 800c1c2:	e0cb      	b.n	800c35c <_vfprintf_r+0xb84>
 800c1c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1c6:	1ac3      	subs	r3, r0, r3
 800c1c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1ca:	e577      	b.n	800bcbc <_vfprintf_r+0x4e4>
 800c1cc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c1ce:	f7f3 ffa5 	bl	800011c <strlen>
 800c1d2:	900b      	str	r0, [sp, #44]	; 0x2c
 800c1d4:	e572      	b.n	800bcbc <_vfprintf_r+0x4e4>
 800c1d6:	46c0      	nop			; (mov r8, r8)
 800c1d8:	08010708 	.word	0x08010708
 800c1dc:	08010718 	.word	0x08010718
 800c1e0:	080106f5 	.word	0x080106f5
 800c1e4:	2310      	movs	r3, #16
 800c1e6:	9a07      	ldr	r2, [sp, #28]
 800c1e8:	431a      	orrs	r2, r3
 800c1ea:	9207      	str	r2, [sp, #28]
 800c1ec:	2320      	movs	r3, #32
 800c1ee:	9a07      	ldr	r2, [sp, #28]
 800c1f0:	4013      	ands	r3, r2
 800c1f2:	d00b      	beq.n	800c20c <_vfprintf_r+0xa34>
 800c1f4:	2307      	movs	r3, #7
 800c1f6:	3407      	adds	r4, #7
 800c1f8:	439c      	bics	r4, r3
 800c1fa:	0023      	movs	r3, r4
 800c1fc:	3308      	adds	r3, #8
 800c1fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800c200:	6823      	ldr	r3, [r4, #0]
 800c202:	6864      	ldr	r4, [r4, #4]
 800c204:	9308      	str	r3, [sp, #32]
 800c206:	9409      	str	r4, [sp, #36]	; 0x24
 800c208:	2301      	movs	r3, #1
 800c20a:	e796      	b.n	800c13a <_vfprintf_r+0x962>
 800c20c:	2210      	movs	r2, #16
 800c20e:	9907      	ldr	r1, [sp, #28]
 800c210:	400a      	ands	r2, r1
 800c212:	1d21      	adds	r1, r4, #4
 800c214:	2a00      	cmp	r2, #0
 800c216:	d004      	beq.n	800c222 <_vfprintf_r+0xa4a>
 800c218:	910f      	str	r1, [sp, #60]	; 0x3c
 800c21a:	6822      	ldr	r2, [r4, #0]
 800c21c:	9309      	str	r3, [sp, #36]	; 0x24
 800c21e:	9208      	str	r2, [sp, #32]
 800c220:	e7f2      	b.n	800c208 <_vfprintf_r+0xa30>
 800c222:	2340      	movs	r3, #64	; 0x40
 800c224:	9807      	ldr	r0, [sp, #28]
 800c226:	910f      	str	r1, [sp, #60]	; 0x3c
 800c228:	4003      	ands	r3, r0
 800c22a:	d0f6      	beq.n	800c21a <_vfprintf_r+0xa42>
 800c22c:	6823      	ldr	r3, [r4, #0]
 800c22e:	9209      	str	r2, [sp, #36]	; 0x24
 800c230:	b29b      	uxth	r3, r3
 800c232:	9308      	str	r3, [sp, #32]
 800c234:	e7e8      	b.n	800c208 <_vfprintf_r+0xa30>
 800c236:	2b00      	cmp	r3, #0
 800c238:	d003      	beq.n	800c242 <_vfprintf_r+0xa6a>
 800c23a:	231f      	movs	r3, #31
 800c23c:	a918      	add	r1, sp, #96	; 0x60
 800c23e:	185b      	adds	r3, r3, r1
 800c240:	701a      	strb	r2, [r3, #0]
 800c242:	4bae      	ldr	r3, [pc, #696]	; (800c4fc <_vfprintf_r+0xd24>)
 800c244:	e443      	b.n	800bace <_vfprintf_r+0x2f6>
 800c246:	2210      	movs	r2, #16
 800c248:	9907      	ldr	r1, [sp, #28]
 800c24a:	400a      	ands	r2, r1
 800c24c:	1d21      	adds	r1, r4, #4
 800c24e:	2a00      	cmp	r2, #0
 800c250:	d004      	beq.n	800c25c <_vfprintf_r+0xa84>
 800c252:	910f      	str	r1, [sp, #60]	; 0x3c
 800c254:	6822      	ldr	r2, [r4, #0]
 800c256:	9309      	str	r3, [sp, #36]	; 0x24
 800c258:	9208      	str	r2, [sp, #32]
 800c25a:	e448      	b.n	800baee <_vfprintf_r+0x316>
 800c25c:	2340      	movs	r3, #64	; 0x40
 800c25e:	9807      	ldr	r0, [sp, #28]
 800c260:	910f      	str	r1, [sp, #60]	; 0x3c
 800c262:	4003      	ands	r3, r0
 800c264:	d0f6      	beq.n	800c254 <_vfprintf_r+0xa7c>
 800c266:	6823      	ldr	r3, [r4, #0]
 800c268:	9209      	str	r2, [sp, #36]	; 0x24
 800c26a:	b29b      	uxth	r3, r3
 800c26c:	9308      	str	r3, [sp, #32]
 800c26e:	e43e      	b.n	800baee <_vfprintf_r+0x316>
 800c270:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c272:	e39f      	b.n	800c9b4 <_vfprintf_r+0x11dc>
 800c274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c276:	2b00      	cmp	r3, #0
 800c278:	d10a      	bne.n	800c290 <_vfprintf_r+0xab8>
 800c27a:	9b08      	ldr	r3, [sp, #32]
 800c27c:	2b09      	cmp	r3, #9
 800c27e:	d807      	bhi.n	800c290 <_vfprintf_r+0xab8>
 800c280:	9b08      	ldr	r3, [sp, #32]
 800c282:	aa2c      	add	r2, sp, #176	; 0xb0
 800c284:	3330      	adds	r3, #48	; 0x30
 800c286:	77d3      	strb	r3, [r2, #31]
 800c288:	236f      	movs	r3, #111	; 0x6f
 800c28a:	aa18      	add	r2, sp, #96	; 0x60
 800c28c:	189b      	adds	r3, r3, r2
 800c28e:	e3b0      	b.n	800c9f2 <_vfprintf_r+0x121a>
 800c290:	ab34      	add	r3, sp, #208	; 0xd0
 800c292:	930c      	str	r3, [sp, #48]	; 0x30
 800c294:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c296:	9808      	ldr	r0, [sp, #32]
 800c298:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c29a:	3b01      	subs	r3, #1
 800c29c:	930c      	str	r3, [sp, #48]	; 0x30
 800c29e:	220a      	movs	r2, #10
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	f7f4 f945 	bl	8000530 <__aeabi_uldivmod>
 800c2a6:	9808      	ldr	r0, [sp, #32]
 800c2a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c2aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c2ac:	3230      	adds	r2, #48	; 0x30
 800c2ae:	701a      	strb	r2, [r3, #0]
 800c2b0:	220a      	movs	r2, #10
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	f7f4 f93c 	bl	8000530 <__aeabi_uldivmod>
 800c2b8:	9008      	str	r0, [sp, #32]
 800c2ba:	9109      	str	r1, [sp, #36]	; 0x24
 800c2bc:	9b08      	ldr	r3, [sp, #32]
 800c2be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2c0:	4313      	orrs	r3, r2
 800c2c2:	d1e7      	bne.n	800c294 <_vfprintf_r+0xabc>
 800c2c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c2c6:	ab34      	add	r3, sp, #208	; 0xd0
 800c2c8:	1a9b      	subs	r3, r3, r2
 800c2ca:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800c2cc:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2ce:	2300      	movs	r3, #0
 800c2d0:	9507      	str	r5, [sp, #28]
 800c2d2:	9310      	str	r3, [sp, #64]	; 0x40
 800c2d4:	e5d0      	b.n	800be78 <_vfprintf_r+0x6a0>
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	2400      	movs	r4, #0
 800c2da:	9308      	str	r3, [sp, #32]
 800c2dc:	9409      	str	r4, [sp, #36]	; 0x24
 800c2de:	200f      	movs	r0, #15
 800c2e0:	ab34      	add	r3, sp, #208	; 0xd0
 800c2e2:	930c      	str	r3, [sp, #48]	; 0x30
 800c2e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c2e6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c2e8:	3b01      	subs	r3, #1
 800c2ea:	930c      	str	r3, [sp, #48]	; 0x30
 800c2ec:	9b08      	ldr	r3, [sp, #32]
 800c2ee:	4003      	ands	r3, r0
 800c2f0:	5cd3      	ldrb	r3, [r2, r3]
 800c2f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c2f4:	7013      	strb	r3, [r2, #0]
 800c2f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2f8:	0719      	lsls	r1, r3, #28
 800c2fa:	9b08      	ldr	r3, [sp, #32]
 800c2fc:	091a      	lsrs	r2, r3, #4
 800c2fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c300:	4311      	orrs	r1, r2
 800c302:	091b      	lsrs	r3, r3, #4
 800c304:	9309      	str	r3, [sp, #36]	; 0x24
 800c306:	000b      	movs	r3, r1
 800c308:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c30a:	9108      	str	r1, [sp, #32]
 800c30c:	4313      	orrs	r3, r2
 800c30e:	d1e9      	bne.n	800c2e4 <_vfprintf_r+0xb0c>
 800c310:	e7d8      	b.n	800c2c4 <_vfprintf_r+0xaec>
 800c312:	aa34      	add	r2, sp, #208	; 0xd0
 800c314:	920c      	str	r2, [sp, #48]	; 0x30
 800c316:	2b00      	cmp	r3, #0
 800c318:	d1d4      	bne.n	800c2c4 <_vfprintf_r+0xaec>
 800c31a:	9b07      	ldr	r3, [sp, #28]
 800c31c:	07db      	lsls	r3, r3, #31
 800c31e:	d5d1      	bpl.n	800c2c4 <_vfprintf_r+0xaec>
 800c320:	2230      	movs	r2, #48	; 0x30
 800c322:	ab2c      	add	r3, sp, #176	; 0xb0
 800c324:	77da      	strb	r2, [r3, #31]
 800c326:	e7af      	b.n	800c288 <_vfprintf_r+0xab0>
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d003      	beq.n	800c334 <_vfprintf_r+0xb5c>
 800c32c:	231f      	movs	r3, #31
 800c32e:	a918      	add	r1, sp, #96	; 0x60
 800c330:	185b      	adds	r3, r3, r1
 800c332:	701a      	strb	r2, [r3, #0]
 800c334:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c336:	2b00      	cmp	r3, #0
 800c338:	d100      	bne.n	800c33c <_vfprintf_r+0xb64>
 800c33a:	e304      	b.n	800c946 <_vfprintf_r+0x116e>
 800c33c:	2134      	movs	r1, #52	; 0x34
 800c33e:	466a      	mov	r2, sp
 800c340:	1852      	adds	r2, r2, r1
 800c342:	7812      	ldrb	r2, [r2, #0]
 800c344:	ab2a      	add	r3, sp, #168	; 0xa8
 800c346:	701a      	strb	r2, [r3, #0]
 800c348:	221f      	movs	r2, #31
 800c34a:	2000      	movs	r0, #0
 800c34c:	a918      	add	r1, sp, #96	; 0x60
 800c34e:	1852      	adds	r2, r2, r1
 800c350:	7010      	strb	r0, [r2, #0]
 800c352:	2201      	movs	r2, #1
 800c354:	940f      	str	r4, [sp, #60]	; 0x3c
 800c356:	920b      	str	r2, [sp, #44]	; 0x2c
 800c358:	0004      	movs	r4, r0
 800c35a:	e44b      	b.n	800bbf4 <_vfprintf_r+0x41c>
 800c35c:	0004      	movs	r4, r0
 800c35e:	e4ad      	b.n	800bcbc <_vfprintf_r+0x4e4>
 800c360:	2310      	movs	r3, #16
 800c362:	607b      	str	r3, [r7, #4]
 800c364:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c366:	3708      	adds	r7, #8
 800c368:	3310      	adds	r3, #16
 800c36a:	9329      	str	r3, [sp, #164]	; 0xa4
 800c36c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c36e:	931d      	str	r3, [sp, #116]	; 0x74
 800c370:	3301      	adds	r3, #1
 800c372:	9328      	str	r3, [sp, #160]	; 0xa0
 800c374:	2b07      	cmp	r3, #7
 800c376:	dd08      	ble.n	800c38a <_vfprintf_r+0xbb2>
 800c378:	aa27      	add	r2, sp, #156	; 0x9c
 800c37a:	0031      	movs	r1, r6
 800c37c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c37e:	f002 ffb3 	bl	800f2e8 <__sprint_r>
 800c382:	2800      	cmp	r0, #0
 800c384:	d000      	beq.n	800c388 <_vfprintf_r+0xbb0>
 800c386:	e2b9      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c388:	af34      	add	r7, sp, #208	; 0xd0
 800c38a:	3d10      	subs	r5, #16
 800c38c:	e594      	b.n	800beb8 <_vfprintf_r+0x6e0>
 800c38e:	2310      	movs	r3, #16
 800c390:	607b      	str	r3, [r7, #4]
 800c392:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c394:	3708      	adds	r7, #8
 800c396:	3310      	adds	r3, #16
 800c398:	9329      	str	r3, [sp, #164]	; 0xa4
 800c39a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c39c:	931b      	str	r3, [sp, #108]	; 0x6c
 800c39e:	3301      	adds	r3, #1
 800c3a0:	9328      	str	r3, [sp, #160]	; 0xa0
 800c3a2:	2b07      	cmp	r3, #7
 800c3a4:	dd08      	ble.n	800c3b8 <_vfprintf_r+0xbe0>
 800c3a6:	aa27      	add	r2, sp, #156	; 0x9c
 800c3a8:	0031      	movs	r1, r6
 800c3aa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c3ac:	f002 ff9c 	bl	800f2e8 <__sprint_r>
 800c3b0:	2800      	cmp	r0, #0
 800c3b2:	d000      	beq.n	800c3b6 <_vfprintf_r+0xbde>
 800c3b4:	e2a2      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c3b6:	af34      	add	r7, sp, #208	; 0xd0
 800c3b8:	3d10      	subs	r5, #16
 800c3ba:	e5d7      	b.n	800bf6c <_vfprintf_r+0x794>
 800c3bc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c3be:	607d      	str	r5, [r7, #4]
 800c3c0:	3310      	adds	r3, #16
 800c3c2:	9329      	str	r3, [sp, #164]	; 0xa4
 800c3c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c3c6:	3708      	adds	r7, #8
 800c3c8:	931b      	str	r3, [sp, #108]	; 0x6c
 800c3ca:	3301      	adds	r3, #1
 800c3cc:	9328      	str	r3, [sp, #160]	; 0xa0
 800c3ce:	2b07      	cmp	r3, #7
 800c3d0:	dd08      	ble.n	800c3e4 <_vfprintf_r+0xc0c>
 800c3d2:	aa27      	add	r2, sp, #156	; 0x9c
 800c3d4:	0031      	movs	r1, r6
 800c3d6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c3d8:	f002 ff86 	bl	800f2e8 <__sprint_r>
 800c3dc:	2800      	cmp	r0, #0
 800c3de:	d000      	beq.n	800c3e2 <_vfprintf_r+0xc0a>
 800c3e0:	e28c      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c3e2:	af34      	add	r7, sp, #208	; 0xd0
 800c3e4:	3c10      	subs	r4, #16
 800c3e6:	4b46      	ldr	r3, [pc, #280]	; (800c500 <_vfprintf_r+0xd28>)
 800c3e8:	603b      	str	r3, [r7, #0]
 800c3ea:	2c10      	cmp	r4, #16
 800c3ec:	dce6      	bgt.n	800c3bc <_vfprintf_r+0xbe4>
 800c3ee:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c3f0:	607c      	str	r4, [r7, #4]
 800c3f2:	191c      	adds	r4, r3, r4
 800c3f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c3f6:	9429      	str	r4, [sp, #164]	; 0xa4
 800c3f8:	931b      	str	r3, [sp, #108]	; 0x6c
 800c3fa:	3301      	adds	r3, #1
 800c3fc:	9328      	str	r3, [sp, #160]	; 0xa0
 800c3fe:	3708      	adds	r7, #8
 800c400:	2b07      	cmp	r3, #7
 800c402:	dc00      	bgt.n	800c406 <_vfprintf_r+0xc2e>
 800c404:	e5d2      	b.n	800bfac <_vfprintf_r+0x7d4>
 800c406:	aa27      	add	r2, sp, #156	; 0x9c
 800c408:	0031      	movs	r1, r6
 800c40a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c40c:	f002 ff6c 	bl	800f2e8 <__sprint_r>
 800c410:	2800      	cmp	r0, #0
 800c412:	d000      	beq.n	800c416 <_vfprintf_r+0xc3e>
 800c414:	e272      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c416:	af34      	add	r7, sp, #208	; 0xd0
 800c418:	e5c8      	b.n	800bfac <_vfprintf_r+0x7d4>
 800c41a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c41c:	2b65      	cmp	r3, #101	; 0x65
 800c41e:	dc00      	bgt.n	800c422 <_vfprintf_r+0xc4a>
 800c420:	e1b3      	b.n	800c78a <_vfprintf_r+0xfb2>
 800c422:	2200      	movs	r2, #0
 800c424:	2300      	movs	r3, #0
 800c426:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c428:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c42a:	f7f4 f819 	bl	8000460 <__aeabi_dcmpeq>
 800c42e:	2800      	cmp	r0, #0
 800c430:	d06a      	beq.n	800c508 <_vfprintf_r+0xd30>
 800c432:	4b34      	ldr	r3, [pc, #208]	; (800c504 <_vfprintf_r+0xd2c>)
 800c434:	603b      	str	r3, [r7, #0]
 800c436:	2301      	movs	r3, #1
 800c438:	607b      	str	r3, [r7, #4]
 800c43a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c43c:	3708      	adds	r7, #8
 800c43e:	3301      	adds	r3, #1
 800c440:	9329      	str	r3, [sp, #164]	; 0xa4
 800c442:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c444:	930b      	str	r3, [sp, #44]	; 0x2c
 800c446:	3301      	adds	r3, #1
 800c448:	9328      	str	r3, [sp, #160]	; 0xa0
 800c44a:	2b07      	cmp	r3, #7
 800c44c:	dd08      	ble.n	800c460 <_vfprintf_r+0xc88>
 800c44e:	aa27      	add	r2, sp, #156	; 0x9c
 800c450:	0031      	movs	r1, r6
 800c452:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c454:	f002 ff48 	bl	800f2e8 <__sprint_r>
 800c458:	2800      	cmp	r0, #0
 800c45a:	d000      	beq.n	800c45e <_vfprintf_r+0xc86>
 800c45c:	e24e      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c45e:	af34      	add	r7, sp, #208	; 0xd0
 800c460:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c462:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c464:	4293      	cmp	r3, r2
 800c466:	db03      	blt.n	800c470 <_vfprintf_r+0xc98>
 800c468:	9b07      	ldr	r3, [sp, #28]
 800c46a:	07db      	lsls	r3, r3, #31
 800c46c:	d400      	bmi.n	800c470 <_vfprintf_r+0xc98>
 800c46e:	e5bd      	b.n	800bfec <_vfprintf_r+0x814>
 800c470:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c472:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c474:	4694      	mov	ip, r2
 800c476:	603b      	str	r3, [r7, #0]
 800c478:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c47a:	607b      	str	r3, [r7, #4]
 800c47c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c47e:	3708      	adds	r7, #8
 800c480:	4463      	add	r3, ip
 800c482:	9329      	str	r3, [sp, #164]	; 0xa4
 800c484:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c486:	930b      	str	r3, [sp, #44]	; 0x2c
 800c488:	3301      	adds	r3, #1
 800c48a:	9328      	str	r3, [sp, #160]	; 0xa0
 800c48c:	2b07      	cmp	r3, #7
 800c48e:	dd08      	ble.n	800c4a2 <_vfprintf_r+0xcca>
 800c490:	aa27      	add	r2, sp, #156	; 0x9c
 800c492:	0031      	movs	r1, r6
 800c494:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c496:	f002 ff27 	bl	800f2e8 <__sprint_r>
 800c49a:	2800      	cmp	r0, #0
 800c49c:	d000      	beq.n	800c4a0 <_vfprintf_r+0xcc8>
 800c49e:	e22d      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c4a0:	af34      	add	r7, sp, #208	; 0xd0
 800c4a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4a4:	2510      	movs	r5, #16
 800c4a6:	1e5c      	subs	r4, r3, #1
 800c4a8:	2c00      	cmp	r4, #0
 800c4aa:	dc00      	bgt.n	800c4ae <_vfprintf_r+0xcd6>
 800c4ac:	e59e      	b.n	800bfec <_vfprintf_r+0x814>
 800c4ae:	4b14      	ldr	r3, [pc, #80]	; (800c500 <_vfprintf_r+0xd28>)
 800c4b0:	603b      	str	r3, [r7, #0]
 800c4b2:	2c10      	cmp	r4, #16
 800c4b4:	dc0b      	bgt.n	800c4ce <_vfprintf_r+0xcf6>
 800c4b6:	607c      	str	r4, [r7, #4]
 800c4b8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c4ba:	191c      	adds	r4, r3, r4
 800c4bc:	9429      	str	r4, [sp, #164]	; 0xa4
 800c4be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c4c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4c2:	3301      	adds	r3, #1
 800c4c4:	9328      	str	r3, [sp, #160]	; 0xa0
 800c4c6:	2b07      	cmp	r3, #7
 800c4c8:	dc00      	bgt.n	800c4cc <_vfprintf_r+0xcf4>
 800c4ca:	e087      	b.n	800c5dc <_vfprintf_r+0xe04>
 800c4cc:	e584      	b.n	800bfd8 <_vfprintf_r+0x800>
 800c4ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c4d0:	607d      	str	r5, [r7, #4]
 800c4d2:	3310      	adds	r3, #16
 800c4d4:	9329      	str	r3, [sp, #164]	; 0xa4
 800c4d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c4d8:	3708      	adds	r7, #8
 800c4da:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4dc:	3301      	adds	r3, #1
 800c4de:	9328      	str	r3, [sp, #160]	; 0xa0
 800c4e0:	2b07      	cmp	r3, #7
 800c4e2:	dd08      	ble.n	800c4f6 <_vfprintf_r+0xd1e>
 800c4e4:	aa27      	add	r2, sp, #156	; 0x9c
 800c4e6:	0031      	movs	r1, r6
 800c4e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c4ea:	f002 fefd 	bl	800f2e8 <__sprint_r>
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	d000      	beq.n	800c4f4 <_vfprintf_r+0xd1c>
 800c4f2:	e203      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c4f4:	af34      	add	r7, sp, #208	; 0xd0
 800c4f6:	3c10      	subs	r4, #16
 800c4f8:	e7d9      	b.n	800c4ae <_vfprintf_r+0xcd6>
 800c4fa:	46c0      	nop			; (mov r8, r8)
 800c4fc:	080106f5 	.word	0x080106f5
 800c500:	08010718 	.word	0x08010718
 800c504:	08010706 	.word	0x08010706
 800c508:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	dc7f      	bgt.n	800c60e <_vfprintf_r+0xe36>
 800c50e:	4bd1      	ldr	r3, [pc, #836]	; (800c854 <_vfprintf_r+0x107c>)
 800c510:	603b      	str	r3, [r7, #0]
 800c512:	2301      	movs	r3, #1
 800c514:	607b      	str	r3, [r7, #4]
 800c516:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c518:	3708      	adds	r7, #8
 800c51a:	3301      	adds	r3, #1
 800c51c:	9329      	str	r3, [sp, #164]	; 0xa4
 800c51e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c520:	930b      	str	r3, [sp, #44]	; 0x2c
 800c522:	3301      	adds	r3, #1
 800c524:	9328      	str	r3, [sp, #160]	; 0xa0
 800c526:	2b07      	cmp	r3, #7
 800c528:	dd08      	ble.n	800c53c <_vfprintf_r+0xd64>
 800c52a:	aa27      	add	r2, sp, #156	; 0x9c
 800c52c:	0031      	movs	r1, r6
 800c52e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c530:	f002 feda 	bl	800f2e8 <__sprint_r>
 800c534:	2800      	cmp	r0, #0
 800c536:	d000      	beq.n	800c53a <_vfprintf_r+0xd62>
 800c538:	e1e0      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c53a:	af34      	add	r7, sp, #208	; 0xd0
 800c53c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d106      	bne.n	800c550 <_vfprintf_r+0xd78>
 800c542:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c544:	2b00      	cmp	r3, #0
 800c546:	d103      	bne.n	800c550 <_vfprintf_r+0xd78>
 800c548:	9b07      	ldr	r3, [sp, #28]
 800c54a:	07db      	lsls	r3, r3, #31
 800c54c:	d400      	bmi.n	800c550 <_vfprintf_r+0xd78>
 800c54e:	e54d      	b.n	800bfec <_vfprintf_r+0x814>
 800c550:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c552:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c554:	4694      	mov	ip, r2
 800c556:	603b      	str	r3, [r7, #0]
 800c558:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c55a:	607b      	str	r3, [r7, #4]
 800c55c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c55e:	3708      	adds	r7, #8
 800c560:	4463      	add	r3, ip
 800c562:	9329      	str	r3, [sp, #164]	; 0xa4
 800c564:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c566:	930b      	str	r3, [sp, #44]	; 0x2c
 800c568:	3301      	adds	r3, #1
 800c56a:	9328      	str	r3, [sp, #160]	; 0xa0
 800c56c:	2b07      	cmp	r3, #7
 800c56e:	dd08      	ble.n	800c582 <_vfprintf_r+0xdaa>
 800c570:	aa27      	add	r2, sp, #156	; 0x9c
 800c572:	0031      	movs	r1, r6
 800c574:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c576:	f002 feb7 	bl	800f2e8 <__sprint_r>
 800c57a:	2800      	cmp	r0, #0
 800c57c:	d000      	beq.n	800c580 <_vfprintf_r+0xda8>
 800c57e:	e1bd      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c580:	af34      	add	r7, sp, #208	; 0xd0
 800c582:	9c21      	ldr	r4, [sp, #132]	; 0x84
 800c584:	2c00      	cmp	r4, #0
 800c586:	da19      	bge.n	800c5bc <_vfprintf_r+0xde4>
 800c588:	2510      	movs	r5, #16
 800c58a:	4264      	negs	r4, r4
 800c58c:	4ab2      	ldr	r2, [pc, #712]	; (800c858 <_vfprintf_r+0x1080>)
 800c58e:	603a      	str	r2, [r7, #0]
 800c590:	2c10      	cmp	r4, #16
 800c592:	dc25      	bgt.n	800c5e0 <_vfprintf_r+0xe08>
 800c594:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c596:	607c      	str	r4, [r7, #4]
 800c598:	191c      	adds	r4, r3, r4
 800c59a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c59c:	9429      	str	r4, [sp, #164]	; 0xa4
 800c59e:	1c5a      	adds	r2, r3, #1
 800c5a0:	3708      	adds	r7, #8
 800c5a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5a4:	9228      	str	r2, [sp, #160]	; 0xa0
 800c5a6:	2a07      	cmp	r2, #7
 800c5a8:	dd08      	ble.n	800c5bc <_vfprintf_r+0xde4>
 800c5aa:	aa27      	add	r2, sp, #156	; 0x9c
 800c5ac:	0031      	movs	r1, r6
 800c5ae:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c5b0:	f002 fe9a 	bl	800f2e8 <__sprint_r>
 800c5b4:	2800      	cmp	r0, #0
 800c5b6:	d000      	beq.n	800c5ba <_vfprintf_r+0xde2>
 800c5b8:	e1a0      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c5ba:	af34      	add	r7, sp, #208	; 0xd0
 800c5bc:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c5be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c5c0:	468c      	mov	ip, r1
 800c5c2:	603b      	str	r3, [r7, #0]
 800c5c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5c6:	607b      	str	r3, [r7, #4]
 800c5c8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c5ca:	4463      	add	r3, ip
 800c5cc:	9329      	str	r3, [sp, #164]	; 0xa4
 800c5ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c5d0:	1c5a      	adds	r2, r3, #1
 800c5d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5d4:	9228      	str	r2, [sp, #160]	; 0xa0
 800c5d6:	2a07      	cmp	r2, #7
 800c5d8:	dd00      	ble.n	800c5dc <_vfprintf_r+0xe04>
 800c5da:	e4fd      	b.n	800bfd8 <_vfprintf_r+0x800>
 800c5dc:	3708      	adds	r7, #8
 800c5de:	e505      	b.n	800bfec <_vfprintf_r+0x814>
 800c5e0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c5e2:	607d      	str	r5, [r7, #4]
 800c5e4:	001a      	movs	r2, r3
 800c5e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c5e8:	3210      	adds	r2, #16
 800c5ea:	9229      	str	r2, [sp, #164]	; 0xa4
 800c5ec:	1c5a      	adds	r2, r3, #1
 800c5ee:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5f0:	9228      	str	r2, [sp, #160]	; 0xa0
 800c5f2:	3708      	adds	r7, #8
 800c5f4:	2a07      	cmp	r2, #7
 800c5f6:	dd08      	ble.n	800c60a <_vfprintf_r+0xe32>
 800c5f8:	aa27      	add	r2, sp, #156	; 0x9c
 800c5fa:	0031      	movs	r1, r6
 800c5fc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c5fe:	f002 fe73 	bl	800f2e8 <__sprint_r>
 800c602:	2800      	cmp	r0, #0
 800c604:	d000      	beq.n	800c608 <_vfprintf_r+0xe30>
 800c606:	e179      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c608:	af34      	add	r7, sp, #208	; 0xd0
 800c60a:	3c10      	subs	r4, #16
 800c60c:	e7be      	b.n	800c58c <_vfprintf_r+0xdb4>
 800c60e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800c610:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c612:	4294      	cmp	r4, r2
 800c614:	dd00      	ble.n	800c618 <_vfprintf_r+0xe40>
 800c616:	0014      	movs	r4, r2
 800c618:	2c00      	cmp	r4, #0
 800c61a:	dd15      	ble.n	800c648 <_vfprintf_r+0xe70>
 800c61c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c61e:	607c      	str	r4, [r7, #4]
 800c620:	603b      	str	r3, [r7, #0]
 800c622:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c624:	3708      	adds	r7, #8
 800c626:	191b      	adds	r3, r3, r4
 800c628:	9329      	str	r3, [sp, #164]	; 0xa4
 800c62a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c62c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c62e:	3301      	adds	r3, #1
 800c630:	9328      	str	r3, [sp, #160]	; 0xa0
 800c632:	2b07      	cmp	r3, #7
 800c634:	dd08      	ble.n	800c648 <_vfprintf_r+0xe70>
 800c636:	aa27      	add	r2, sp, #156	; 0x9c
 800c638:	0031      	movs	r1, r6
 800c63a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c63c:	f002 fe54 	bl	800f2e8 <__sprint_r>
 800c640:	2800      	cmp	r0, #0
 800c642:	d000      	beq.n	800c646 <_vfprintf_r+0xe6e>
 800c644:	e15a      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c646:	af34      	add	r7, sp, #208	; 0xd0
 800c648:	43e3      	mvns	r3, r4
 800c64a:	17db      	asrs	r3, r3, #31
 800c64c:	401c      	ands	r4, r3
 800c64e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c650:	2510      	movs	r5, #16
 800c652:	1b1c      	subs	r4, r3, r4
 800c654:	2c00      	cmp	r4, #0
 800c656:	dc7e      	bgt.n	800c756 <_vfprintf_r+0xf7e>
 800c658:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c65a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c65c:	4293      	cmp	r3, r2
 800c65e:	db02      	blt.n	800c666 <_vfprintf_r+0xe8e>
 800c660:	9b07      	ldr	r3, [sp, #28]
 800c662:	07db      	lsls	r3, r3, #31
 800c664:	d518      	bpl.n	800c698 <_vfprintf_r+0xec0>
 800c666:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c668:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c66a:	4694      	mov	ip, r2
 800c66c:	603b      	str	r3, [r7, #0]
 800c66e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c670:	607b      	str	r3, [r7, #4]
 800c672:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c674:	3708      	adds	r7, #8
 800c676:	4463      	add	r3, ip
 800c678:	9329      	str	r3, [sp, #164]	; 0xa4
 800c67a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c67c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c67e:	3301      	adds	r3, #1
 800c680:	9328      	str	r3, [sp, #160]	; 0xa0
 800c682:	2b07      	cmp	r3, #7
 800c684:	dd08      	ble.n	800c698 <_vfprintf_r+0xec0>
 800c686:	aa27      	add	r2, sp, #156	; 0x9c
 800c688:	0031      	movs	r1, r6
 800c68a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c68c:	f002 fe2c 	bl	800f2e8 <__sprint_r>
 800c690:	2800      	cmp	r0, #0
 800c692:	d000      	beq.n	800c696 <_vfprintf_r+0xebe>
 800c694:	e132      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c696:	af34      	add	r7, sp, #208	; 0xd0
 800c698:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c69a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c69c:	9921      	ldr	r1, [sp, #132]	; 0x84
 800c69e:	1a9b      	subs	r3, r3, r2
 800c6a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c6a2:	1a54      	subs	r4, r2, r1
 800c6a4:	429c      	cmp	r4, r3
 800c6a6:	dd00      	ble.n	800c6aa <_vfprintf_r+0xed2>
 800c6a8:	001c      	movs	r4, r3
 800c6aa:	2c00      	cmp	r4, #0
 800c6ac:	dd18      	ble.n	800c6e0 <_vfprintf_r+0xf08>
 800c6ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c6b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c6b2:	4694      	mov	ip, r2
 800c6b4:	4463      	add	r3, ip
 800c6b6:	603b      	str	r3, [r7, #0]
 800c6b8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c6ba:	607c      	str	r4, [r7, #4]
 800c6bc:	191b      	adds	r3, r3, r4
 800c6be:	9329      	str	r3, [sp, #164]	; 0xa4
 800c6c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c6c2:	3708      	adds	r7, #8
 800c6c4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6c6:	3301      	adds	r3, #1
 800c6c8:	9328      	str	r3, [sp, #160]	; 0xa0
 800c6ca:	2b07      	cmp	r3, #7
 800c6cc:	dd08      	ble.n	800c6e0 <_vfprintf_r+0xf08>
 800c6ce:	aa27      	add	r2, sp, #156	; 0x9c
 800c6d0:	0031      	movs	r1, r6
 800c6d2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c6d4:	f002 fe08 	bl	800f2e8 <__sprint_r>
 800c6d8:	2800      	cmp	r0, #0
 800c6da:	d000      	beq.n	800c6de <_vfprintf_r+0xf06>
 800c6dc:	e10e      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c6de:	af34      	add	r7, sp, #208	; 0xd0
 800c6e0:	43e3      	mvns	r3, r4
 800c6e2:	17db      	asrs	r3, r3, #31
 800c6e4:	401c      	ands	r4, r3
 800c6e6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c6e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c6ea:	2510      	movs	r5, #16
 800c6ec:	1a9b      	subs	r3, r3, r2
 800c6ee:	1b1c      	subs	r4, r3, r4
 800c6f0:	2c00      	cmp	r4, #0
 800c6f2:	dc00      	bgt.n	800c6f6 <_vfprintf_r+0xf1e>
 800c6f4:	e47a      	b.n	800bfec <_vfprintf_r+0x814>
 800c6f6:	4b58      	ldr	r3, [pc, #352]	; (800c858 <_vfprintf_r+0x1080>)
 800c6f8:	603b      	str	r3, [r7, #0]
 800c6fa:	2c10      	cmp	r4, #16
 800c6fc:	dc00      	bgt.n	800c700 <_vfprintf_r+0xf28>
 800c6fe:	e6da      	b.n	800c4b6 <_vfprintf_r+0xcde>
 800c700:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c702:	607d      	str	r5, [r7, #4]
 800c704:	3310      	adds	r3, #16
 800c706:	9329      	str	r3, [sp, #164]	; 0xa4
 800c708:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c70a:	3708      	adds	r7, #8
 800c70c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c70e:	3301      	adds	r3, #1
 800c710:	9328      	str	r3, [sp, #160]	; 0xa0
 800c712:	2b07      	cmp	r3, #7
 800c714:	dd08      	ble.n	800c728 <_vfprintf_r+0xf50>
 800c716:	aa27      	add	r2, sp, #156	; 0x9c
 800c718:	0031      	movs	r1, r6
 800c71a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c71c:	f002 fde4 	bl	800f2e8 <__sprint_r>
 800c720:	2800      	cmp	r0, #0
 800c722:	d000      	beq.n	800c726 <_vfprintf_r+0xf4e>
 800c724:	e0ea      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c726:	af34      	add	r7, sp, #208	; 0xd0
 800c728:	3c10      	subs	r4, #16
 800c72a:	e7e4      	b.n	800c6f6 <_vfprintf_r+0xf1e>
 800c72c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c72e:	607d      	str	r5, [r7, #4]
 800c730:	3310      	adds	r3, #16
 800c732:	9329      	str	r3, [sp, #164]	; 0xa4
 800c734:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c736:	3708      	adds	r7, #8
 800c738:	930b      	str	r3, [sp, #44]	; 0x2c
 800c73a:	3301      	adds	r3, #1
 800c73c:	9328      	str	r3, [sp, #160]	; 0xa0
 800c73e:	2b07      	cmp	r3, #7
 800c740:	dd08      	ble.n	800c754 <_vfprintf_r+0xf7c>
 800c742:	aa27      	add	r2, sp, #156	; 0x9c
 800c744:	0031      	movs	r1, r6
 800c746:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c748:	f002 fdce 	bl	800f2e8 <__sprint_r>
 800c74c:	2800      	cmp	r0, #0
 800c74e:	d000      	beq.n	800c752 <_vfprintf_r+0xf7a>
 800c750:	e0d4      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c752:	af34      	add	r7, sp, #208	; 0xd0
 800c754:	3c10      	subs	r4, #16
 800c756:	4b40      	ldr	r3, [pc, #256]	; (800c858 <_vfprintf_r+0x1080>)
 800c758:	603b      	str	r3, [r7, #0]
 800c75a:	2c10      	cmp	r4, #16
 800c75c:	dce6      	bgt.n	800c72c <_vfprintf_r+0xf54>
 800c75e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c760:	607c      	str	r4, [r7, #4]
 800c762:	191c      	adds	r4, r3, r4
 800c764:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c766:	9429      	str	r4, [sp, #164]	; 0xa4
 800c768:	930b      	str	r3, [sp, #44]	; 0x2c
 800c76a:	3301      	adds	r3, #1
 800c76c:	9328      	str	r3, [sp, #160]	; 0xa0
 800c76e:	3708      	adds	r7, #8
 800c770:	2b07      	cmp	r3, #7
 800c772:	dc00      	bgt.n	800c776 <_vfprintf_r+0xf9e>
 800c774:	e770      	b.n	800c658 <_vfprintf_r+0xe80>
 800c776:	aa27      	add	r2, sp, #156	; 0x9c
 800c778:	0031      	movs	r1, r6
 800c77a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c77c:	f002 fdb4 	bl	800f2e8 <__sprint_r>
 800c780:	2800      	cmp	r0, #0
 800c782:	d000      	beq.n	800c786 <_vfprintf_r+0xfae>
 800c784:	e0ba      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c786:	af34      	add	r7, sp, #208	; 0xd0
 800c788:	e766      	b.n	800c658 <_vfprintf_r+0xe80>
 800c78a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c78c:	2b01      	cmp	r3, #1
 800c78e:	dc04      	bgt.n	800c79a <_vfprintf_r+0xfc2>
 800c790:	2301      	movs	r3, #1
 800c792:	9a07      	ldr	r2, [sp, #28]
 800c794:	421a      	tst	r2, r3
 800c796:	d100      	bne.n	800c79a <_vfprintf_r+0xfc2>
 800c798:	e088      	b.n	800c8ac <_vfprintf_r+0x10d4>
 800c79a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c79c:	603b      	str	r3, [r7, #0]
 800c79e:	2301      	movs	r3, #1
 800c7a0:	607b      	str	r3, [r7, #4]
 800c7a2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c7a4:	3708      	adds	r7, #8
 800c7a6:	3301      	adds	r3, #1
 800c7a8:	9329      	str	r3, [sp, #164]	; 0xa4
 800c7aa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c7ac:	930b      	str	r3, [sp, #44]	; 0x2c
 800c7ae:	3301      	adds	r3, #1
 800c7b0:	9328      	str	r3, [sp, #160]	; 0xa0
 800c7b2:	2b07      	cmp	r3, #7
 800c7b4:	dd08      	ble.n	800c7c8 <_vfprintf_r+0xff0>
 800c7b6:	aa27      	add	r2, sp, #156	; 0x9c
 800c7b8:	0031      	movs	r1, r6
 800c7ba:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c7bc:	f002 fd94 	bl	800f2e8 <__sprint_r>
 800c7c0:	2800      	cmp	r0, #0
 800c7c2:	d000      	beq.n	800c7c6 <_vfprintf_r+0xfee>
 800c7c4:	e09a      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c7c6:	af34      	add	r7, sp, #208	; 0xd0
 800c7c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c7ca:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c7cc:	4694      	mov	ip, r2
 800c7ce:	603b      	str	r3, [r7, #0]
 800c7d0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c7d2:	607b      	str	r3, [r7, #4]
 800c7d4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c7d6:	3708      	adds	r7, #8
 800c7d8:	4463      	add	r3, ip
 800c7da:	9329      	str	r3, [sp, #164]	; 0xa4
 800c7dc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c7de:	930b      	str	r3, [sp, #44]	; 0x2c
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	9328      	str	r3, [sp, #160]	; 0xa0
 800c7e4:	2b07      	cmp	r3, #7
 800c7e6:	dd08      	ble.n	800c7fa <_vfprintf_r+0x1022>
 800c7e8:	aa27      	add	r2, sp, #156	; 0x9c
 800c7ea:	0031      	movs	r1, r6
 800c7ec:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c7ee:	f002 fd7b 	bl	800f2e8 <__sprint_r>
 800c7f2:	2800      	cmp	r0, #0
 800c7f4:	d000      	beq.n	800c7f8 <_vfprintf_r+0x1020>
 800c7f6:	e081      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c7f8:	af34      	add	r7, sp, #208	; 0xd0
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c800:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c802:	f7f3 fe2d 	bl	8000460 <__aeabi_dcmpeq>
 800c806:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c808:	1e5d      	subs	r5, r3, #1
 800c80a:	2800      	cmp	r0, #0
 800c80c:	d126      	bne.n	800c85c <_vfprintf_r+0x1084>
 800c80e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c810:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c812:	3301      	adds	r3, #1
 800c814:	603b      	str	r3, [r7, #0]
 800c816:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c818:	607d      	str	r5, [r7, #4]
 800c81a:	3b01      	subs	r3, #1
 800c81c:	189b      	adds	r3, r3, r2
 800c81e:	9329      	str	r3, [sp, #164]	; 0xa4
 800c820:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c822:	3708      	adds	r7, #8
 800c824:	930b      	str	r3, [sp, #44]	; 0x2c
 800c826:	3301      	adds	r3, #1
 800c828:	9328      	str	r3, [sp, #160]	; 0xa0
 800c82a:	2b07      	cmp	r3, #7
 800c82c:	dd07      	ble.n	800c83e <_vfprintf_r+0x1066>
 800c82e:	aa27      	add	r2, sp, #156	; 0x9c
 800c830:	0031      	movs	r1, r6
 800c832:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c834:	f002 fd58 	bl	800f2e8 <__sprint_r>
 800c838:	2800      	cmp	r0, #0
 800c83a:	d15f      	bne.n	800c8fc <_vfprintf_r+0x1124>
 800c83c:	af34      	add	r7, sp, #208	; 0xd0
 800c83e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c840:	ab23      	add	r3, sp, #140	; 0x8c
 800c842:	4694      	mov	ip, r2
 800c844:	603b      	str	r3, [r7, #0]
 800c846:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c848:	607b      	str	r3, [r7, #4]
 800c84a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c84c:	4463      	add	r3, ip
 800c84e:	9329      	str	r3, [sp, #164]	; 0xa4
 800c850:	e635      	b.n	800c4be <_vfprintf_r+0xce6>
 800c852:	46c0      	nop			; (mov r8, r8)
 800c854:	08010706 	.word	0x08010706
 800c858:	08010718 	.word	0x08010718
 800c85c:	2410      	movs	r4, #16
 800c85e:	2d00      	cmp	r5, #0
 800c860:	dded      	ble.n	800c83e <_vfprintf_r+0x1066>
 800c862:	4b65      	ldr	r3, [pc, #404]	; (800c9f8 <_vfprintf_r+0x1220>)
 800c864:	603b      	str	r3, [r7, #0]
 800c866:	2d10      	cmp	r5, #16
 800c868:	dc0b      	bgt.n	800c882 <_vfprintf_r+0x10aa>
 800c86a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c86c:	607d      	str	r5, [r7, #4]
 800c86e:	195d      	adds	r5, r3, r5
 800c870:	9529      	str	r5, [sp, #164]	; 0xa4
 800c872:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c874:	930b      	str	r3, [sp, #44]	; 0x2c
 800c876:	3301      	adds	r3, #1
 800c878:	9328      	str	r3, [sp, #160]	; 0xa0
 800c87a:	2b07      	cmp	r3, #7
 800c87c:	dcd7      	bgt.n	800c82e <_vfprintf_r+0x1056>
 800c87e:	3708      	adds	r7, #8
 800c880:	e7dd      	b.n	800c83e <_vfprintf_r+0x1066>
 800c882:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c884:	607c      	str	r4, [r7, #4]
 800c886:	3310      	adds	r3, #16
 800c888:	9329      	str	r3, [sp, #164]	; 0xa4
 800c88a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c88c:	3708      	adds	r7, #8
 800c88e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c890:	3301      	adds	r3, #1
 800c892:	9328      	str	r3, [sp, #160]	; 0xa0
 800c894:	2b07      	cmp	r3, #7
 800c896:	dd07      	ble.n	800c8a8 <_vfprintf_r+0x10d0>
 800c898:	aa27      	add	r2, sp, #156	; 0x9c
 800c89a:	0031      	movs	r1, r6
 800c89c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c89e:	f002 fd23 	bl	800f2e8 <__sprint_r>
 800c8a2:	2800      	cmp	r0, #0
 800c8a4:	d12a      	bne.n	800c8fc <_vfprintf_r+0x1124>
 800c8a6:	af34      	add	r7, sp, #208	; 0xd0
 800c8a8:	3d10      	subs	r5, #16
 800c8aa:	e7da      	b.n	800c862 <_vfprintf_r+0x108a>
 800c8ac:	607b      	str	r3, [r7, #4]
 800c8ae:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c8b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c8b2:	3301      	adds	r3, #1
 800c8b4:	603a      	str	r2, [r7, #0]
 800c8b6:	9329      	str	r3, [sp, #164]	; 0xa4
 800c8b8:	e7db      	b.n	800c872 <_vfprintf_r+0x109a>
 800c8ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c8bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c8be:	2510      	movs	r5, #16
 800c8c0:	1a9c      	subs	r4, r3, r2
 800c8c2:	2c00      	cmp	r4, #0
 800c8c4:	dc01      	bgt.n	800c8ca <_vfprintf_r+0x10f2>
 800c8c6:	f7ff fb96 	bl	800bff6 <_vfprintf_r+0x81e>
 800c8ca:	4b4c      	ldr	r3, [pc, #304]	; (800c9fc <_vfprintf_r+0x1224>)
 800c8cc:	603b      	str	r3, [r7, #0]
 800c8ce:	2c10      	cmp	r4, #16
 800c8d0:	dc24      	bgt.n	800c91c <_vfprintf_r+0x1144>
 800c8d2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c8d4:	607c      	str	r4, [r7, #4]
 800c8d6:	191c      	adds	r4, r3, r4
 800c8d8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c8da:	9429      	str	r4, [sp, #164]	; 0xa4
 800c8dc:	9307      	str	r3, [sp, #28]
 800c8de:	3301      	adds	r3, #1
 800c8e0:	9328      	str	r3, [sp, #160]	; 0xa0
 800c8e2:	2b07      	cmp	r3, #7
 800c8e4:	dc01      	bgt.n	800c8ea <_vfprintf_r+0x1112>
 800c8e6:	f7ff fb86 	bl	800bff6 <_vfprintf_r+0x81e>
 800c8ea:	aa27      	add	r2, sp, #156	; 0x9c
 800c8ec:	0031      	movs	r1, r6
 800c8ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c8f0:	f002 fcfa 	bl	800f2e8 <__sprint_r>
 800c8f4:	2800      	cmp	r0, #0
 800c8f6:	d101      	bne.n	800c8fc <_vfprintf_r+0x1124>
 800c8f8:	f7ff fb7d 	bl	800bff6 <_vfprintf_r+0x81e>
 800c8fc:	6e73      	ldr	r3, [r6, #100]	; 0x64
 800c8fe:	07db      	lsls	r3, r3, #31
 800c900:	d405      	bmi.n	800c90e <_vfprintf_r+0x1136>
 800c902:	89b3      	ldrh	r3, [r6, #12]
 800c904:	059b      	lsls	r3, r3, #22
 800c906:	d402      	bmi.n	800c90e <_vfprintf_r+0x1136>
 800c908:	6db0      	ldr	r0, [r6, #88]	; 0x58
 800c90a:	f7fe f8e8 	bl	800aade <__retarget_lock_release_recursive>
 800c90e:	89b3      	ldrh	r3, [r6, #12]
 800c910:	065b      	lsls	r3, r3, #25
 800c912:	d401      	bmi.n	800c918 <_vfprintf_r+0x1140>
 800c914:	f7fe ffd0 	bl	800b8b8 <_vfprintf_r+0xe0>
 800c918:	f7fe ffa6 	bl	800b868 <_vfprintf_r+0x90>
 800c91c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c91e:	607d      	str	r5, [r7, #4]
 800c920:	3310      	adds	r3, #16
 800c922:	9329      	str	r3, [sp, #164]	; 0xa4
 800c924:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c926:	3708      	adds	r7, #8
 800c928:	9307      	str	r3, [sp, #28]
 800c92a:	3301      	adds	r3, #1
 800c92c:	9328      	str	r3, [sp, #160]	; 0xa0
 800c92e:	2b07      	cmp	r3, #7
 800c930:	dd07      	ble.n	800c942 <_vfprintf_r+0x116a>
 800c932:	aa27      	add	r2, sp, #156	; 0x9c
 800c934:	0031      	movs	r1, r6
 800c936:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c938:	f002 fcd6 	bl	800f2e8 <__sprint_r>
 800c93c:	2800      	cmp	r0, #0
 800c93e:	d1dd      	bne.n	800c8fc <_vfprintf_r+0x1124>
 800c940:	af34      	add	r7, sp, #208	; 0xd0
 800c942:	3c10      	subs	r4, #16
 800c944:	e7c1      	b.n	800c8ca <_vfprintf_r+0x10f2>
 800c946:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c948:	9307      	str	r3, [sp, #28]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d102      	bne.n	800c954 <_vfprintf_r+0x117c>
 800c94e:	2300      	movs	r3, #0
 800c950:	9328      	str	r3, [sp, #160]	; 0xa0
 800c952:	e7d3      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c954:	aa27      	add	r2, sp, #156	; 0x9c
 800c956:	0031      	movs	r1, r6
 800c958:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c95a:	f002 fcc5 	bl	800f2e8 <__sprint_r>
 800c95e:	2800      	cmp	r0, #0
 800c960:	d0f5      	beq.n	800c94e <_vfprintf_r+0x1176>
 800c962:	e7cb      	b.n	800c8fc <_vfprintf_r+0x1124>
 800c964:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c966:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c968:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c96a:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c96c:	f7f6 fb0e 	bl	8002f8c <__aeabi_dcmpun>
 800c970:	2800      	cmp	r0, #0
 800c972:	d101      	bne.n	800c978 <_vfprintf_r+0x11a0>
 800c974:	f7ff f9a4 	bl	800bcc0 <_vfprintf_r+0x4e8>
 800c978:	4b21      	ldr	r3, [pc, #132]	; (800ca00 <_vfprintf_r+0x1228>)
 800c97a:	930c      	str	r3, [sp, #48]	; 0x30
 800c97c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c97e:	2b47      	cmp	r3, #71	; 0x47
 800c980:	dd01      	ble.n	800c986 <_vfprintf_r+0x11ae>
 800c982:	f7ff f994 	bl	800bcae <_vfprintf_r+0x4d6>
 800c986:	4b1f      	ldr	r3, [pc, #124]	; (800ca04 <_vfprintf_r+0x122c>)
 800c988:	f7ff f990 	bl	800bcac <_vfprintf_r+0x4d4>
 800c98c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800c98e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c990:	1a9b      	subs	r3, r3, r2
 800c992:	930e      	str	r3, [sp, #56]	; 0x38
 800c994:	f7ff fa11 	bl	800bdba <_vfprintf_r+0x5e2>
 800c998:	9d07      	ldr	r5, [sp, #28]
 800c99a:	2a00      	cmp	r2, #0
 800c99c:	d101      	bne.n	800c9a2 <_vfprintf_r+0x11ca>
 800c99e:	f7ff f879 	bl	800ba94 <_vfprintf_r+0x2bc>
 800c9a2:	2b01      	cmp	r3, #1
 800c9a4:	d100      	bne.n	800c9a8 <_vfprintf_r+0x11d0>
 800c9a6:	e465      	b.n	800c274 <_vfprintf_r+0xa9c>
 800c9a8:	2b02      	cmp	r3, #2
 800c9aa:	d100      	bne.n	800c9ae <_vfprintf_r+0x11d6>
 800c9ac:	e497      	b.n	800c2de <_vfprintf_r+0xb06>
 800c9ae:	2207      	movs	r2, #7
 800c9b0:	4694      	mov	ip, r2
 800c9b2:	ab34      	add	r3, sp, #208	; 0xd0
 800c9b4:	1e5a      	subs	r2, r3, #1
 800c9b6:	920c      	str	r2, [sp, #48]	; 0x30
 800c9b8:	4662      	mov	r2, ip
 800c9ba:	9908      	ldr	r1, [sp, #32]
 800c9bc:	400a      	ands	r2, r1
 800c9be:	3230      	adds	r2, #48	; 0x30
 800c9c0:	1e59      	subs	r1, r3, #1
 800c9c2:	700a      	strb	r2, [r1, #0]
 800c9c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c9c6:	074c      	lsls	r4, r1, #29
 800c9c8:	9908      	ldr	r1, [sp, #32]
 800c9ca:	08c8      	lsrs	r0, r1, #3
 800c9cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c9ce:	4304      	orrs	r4, r0
 800c9d0:	08c9      	lsrs	r1, r1, #3
 800c9d2:	9109      	str	r1, [sp, #36]	; 0x24
 800c9d4:	0021      	movs	r1, r4
 800c9d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c9d8:	9408      	str	r4, [sp, #32]
 800c9da:	4301      	orrs	r1, r0
 800c9dc:	d000      	beq.n	800c9e0 <_vfprintf_r+0x1208>
 800c9de:	e447      	b.n	800c270 <_vfprintf_r+0xa98>
 800c9e0:	07e9      	lsls	r1, r5, #31
 800c9e2:	d400      	bmi.n	800c9e6 <_vfprintf_r+0x120e>
 800c9e4:	e46e      	b.n	800c2c4 <_vfprintf_r+0xaec>
 800c9e6:	2a30      	cmp	r2, #48	; 0x30
 800c9e8:	d100      	bne.n	800c9ec <_vfprintf_r+0x1214>
 800c9ea:	e46b      	b.n	800c2c4 <_vfprintf_r+0xaec>
 800c9ec:	2230      	movs	r2, #48	; 0x30
 800c9ee:	3b02      	subs	r3, #2
 800c9f0:	701a      	strb	r2, [r3, #0]
 800c9f2:	930c      	str	r3, [sp, #48]	; 0x30
 800c9f4:	e466      	b.n	800c2c4 <_vfprintf_r+0xaec>
 800c9f6:	46c0      	nop			; (mov r8, r8)
 800c9f8:	08010718 	.word	0x08010718
 800c9fc:	08010708 	.word	0x08010708
 800ca00:	080106e0 	.word	0x080106e0
 800ca04:	080106dc 	.word	0x080106dc

0800ca08 <vfprintf>:
 800ca08:	b510      	push	{r4, lr}
 800ca0a:	0013      	movs	r3, r2
 800ca0c:	000a      	movs	r2, r1
 800ca0e:	0001      	movs	r1, r0
 800ca10:	4802      	ldr	r0, [pc, #8]	; (800ca1c <vfprintf+0x14>)
 800ca12:	6800      	ldr	r0, [r0, #0]
 800ca14:	f7fe fee0 	bl	800b7d8 <_vfprintf_r>
 800ca18:	bd10      	pop	{r4, pc}
 800ca1a:	46c0      	nop			; (mov r8, r8)
 800ca1c:	200001d8 	.word	0x200001d8

0800ca20 <__sbprintf>:
 800ca20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca22:	0015      	movs	r5, r2
 800ca24:	2202      	movs	r2, #2
 800ca26:	4c1e      	ldr	r4, [pc, #120]	; (800caa0 <__sbprintf+0x80>)
 800ca28:	001f      	movs	r7, r3
 800ca2a:	898b      	ldrh	r3, [r1, #12]
 800ca2c:	44a5      	add	sp, r4
 800ca2e:	4393      	bics	r3, r2
 800ca30:	466a      	mov	r2, sp
 800ca32:	8193      	strh	r3, [r2, #12]
 800ca34:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ca36:	0006      	movs	r6, r0
 800ca38:	9319      	str	r3, [sp, #100]	; 0x64
 800ca3a:	89cb      	ldrh	r3, [r1, #14]
 800ca3c:	a816      	add	r0, sp, #88	; 0x58
 800ca3e:	81d3      	strh	r3, [r2, #14]
 800ca40:	6a0b      	ldr	r3, [r1, #32]
 800ca42:	000c      	movs	r4, r1
 800ca44:	9308      	str	r3, [sp, #32]
 800ca46:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800ca48:	930a      	str	r3, [sp, #40]	; 0x28
 800ca4a:	ab1a      	add	r3, sp, #104	; 0x68
 800ca4c:	9300      	str	r3, [sp, #0]
 800ca4e:	9304      	str	r3, [sp, #16]
 800ca50:	2380      	movs	r3, #128	; 0x80
 800ca52:	00db      	lsls	r3, r3, #3
 800ca54:	9302      	str	r3, [sp, #8]
 800ca56:	9305      	str	r3, [sp, #20]
 800ca58:	2300      	movs	r3, #0
 800ca5a:	9306      	str	r3, [sp, #24]
 800ca5c:	f7fe f83c 	bl	800aad8 <__retarget_lock_init_recursive>
 800ca60:	002a      	movs	r2, r5
 800ca62:	003b      	movs	r3, r7
 800ca64:	4669      	mov	r1, sp
 800ca66:	0030      	movs	r0, r6
 800ca68:	f7fe feb6 	bl	800b7d8 <_vfprintf_r>
 800ca6c:	1e05      	subs	r5, r0, #0
 800ca6e:	db07      	blt.n	800ca80 <__sbprintf+0x60>
 800ca70:	4669      	mov	r1, sp
 800ca72:	0030      	movs	r0, r6
 800ca74:	f7fd f9f0 	bl	8009e58 <_fflush_r>
 800ca78:	2800      	cmp	r0, #0
 800ca7a:	d001      	beq.n	800ca80 <__sbprintf+0x60>
 800ca7c:	2501      	movs	r5, #1
 800ca7e:	426d      	negs	r5, r5
 800ca80:	466b      	mov	r3, sp
 800ca82:	899a      	ldrh	r2, [r3, #12]
 800ca84:	2340      	movs	r3, #64	; 0x40
 800ca86:	421a      	tst	r2, r3
 800ca88:	d002      	beq.n	800ca90 <__sbprintf+0x70>
 800ca8a:	89a2      	ldrh	r2, [r4, #12]
 800ca8c:	4313      	orrs	r3, r2
 800ca8e:	81a3      	strh	r3, [r4, #12]
 800ca90:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ca92:	f7fe f822 	bl	800aada <__retarget_lock_close_recursive>
 800ca96:	0028      	movs	r0, r5
 800ca98:	4b02      	ldr	r3, [pc, #8]	; (800caa4 <__sbprintf+0x84>)
 800ca9a:	449d      	add	sp, r3
 800ca9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca9e:	46c0      	nop			; (mov r8, r8)
 800caa0:	fffffb94 	.word	0xfffffb94
 800caa4:	0000046c 	.word	0x0000046c

0800caa8 <_vsnprintf_r>:
 800caa8:	b530      	push	{r4, r5, lr}
 800caaa:	0014      	movs	r4, r2
 800caac:	b09b      	sub	sp, #108	; 0x6c
 800caae:	0005      	movs	r5, r0
 800cab0:	001a      	movs	r2, r3
 800cab2:	2c00      	cmp	r4, #0
 800cab4:	da05      	bge.n	800cac2 <_vsnprintf_r+0x1a>
 800cab6:	238b      	movs	r3, #139	; 0x8b
 800cab8:	6003      	str	r3, [r0, #0]
 800caba:	2001      	movs	r0, #1
 800cabc:	4240      	negs	r0, r0
 800cabe:	b01b      	add	sp, #108	; 0x6c
 800cac0:	bd30      	pop	{r4, r5, pc}
 800cac2:	2382      	movs	r3, #130	; 0x82
 800cac4:	4668      	mov	r0, sp
 800cac6:	009b      	lsls	r3, r3, #2
 800cac8:	8183      	strh	r3, [r0, #12]
 800caca:	2300      	movs	r3, #0
 800cacc:	9100      	str	r1, [sp, #0]
 800cace:	9104      	str	r1, [sp, #16]
 800cad0:	429c      	cmp	r4, r3
 800cad2:	d000      	beq.n	800cad6 <_vsnprintf_r+0x2e>
 800cad4:	1e63      	subs	r3, r4, #1
 800cad6:	9302      	str	r3, [sp, #8]
 800cad8:	9305      	str	r3, [sp, #20]
 800cada:	2301      	movs	r3, #1
 800cadc:	4669      	mov	r1, sp
 800cade:	425b      	negs	r3, r3
 800cae0:	81cb      	strh	r3, [r1, #14]
 800cae2:	0028      	movs	r0, r5
 800cae4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800cae6:	f001 fb89 	bl	800e1fc <_svfprintf_r>
 800caea:	1c43      	adds	r3, r0, #1
 800caec:	da01      	bge.n	800caf2 <_vsnprintf_r+0x4a>
 800caee:	238b      	movs	r3, #139	; 0x8b
 800caf0:	602b      	str	r3, [r5, #0]
 800caf2:	2c00      	cmp	r4, #0
 800caf4:	d0e3      	beq.n	800cabe <_vsnprintf_r+0x16>
 800caf6:	2300      	movs	r3, #0
 800caf8:	9a00      	ldr	r2, [sp, #0]
 800cafa:	7013      	strb	r3, [r2, #0]
 800cafc:	e7df      	b.n	800cabe <_vsnprintf_r+0x16>
	...

0800cb00 <vsnprintf>:
 800cb00:	b507      	push	{r0, r1, r2, lr}
 800cb02:	9300      	str	r3, [sp, #0]
 800cb04:	0013      	movs	r3, r2
 800cb06:	000a      	movs	r2, r1
 800cb08:	0001      	movs	r1, r0
 800cb0a:	4802      	ldr	r0, [pc, #8]	; (800cb14 <vsnprintf+0x14>)
 800cb0c:	6800      	ldr	r0, [r0, #0]
 800cb0e:	f7ff ffcb 	bl	800caa8 <_vsnprintf_r>
 800cb12:	bd0e      	pop	{r1, r2, r3, pc}
 800cb14:	200001d8 	.word	0x200001d8

0800cb18 <__swbuf_r>:
 800cb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb1a:	0005      	movs	r5, r0
 800cb1c:	000e      	movs	r6, r1
 800cb1e:	0014      	movs	r4, r2
 800cb20:	2800      	cmp	r0, #0
 800cb22:	d004      	beq.n	800cb2e <__swbuf_r+0x16>
 800cb24:	6983      	ldr	r3, [r0, #24]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d101      	bne.n	800cb2e <__swbuf_r+0x16>
 800cb2a:	f7fd fa97 	bl	800a05c <__sinit>
 800cb2e:	4b29      	ldr	r3, [pc, #164]	; (800cbd4 <__swbuf_r+0xbc>)
 800cb30:	429c      	cmp	r4, r3
 800cb32:	d133      	bne.n	800cb9c <__swbuf_r+0x84>
 800cb34:	686c      	ldr	r4, [r5, #4]
 800cb36:	69a3      	ldr	r3, [r4, #24]
 800cb38:	60a3      	str	r3, [r4, #8]
 800cb3a:	89a3      	ldrh	r3, [r4, #12]
 800cb3c:	071b      	lsls	r3, r3, #28
 800cb3e:	d537      	bpl.n	800cbb0 <__swbuf_r+0x98>
 800cb40:	6923      	ldr	r3, [r4, #16]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d034      	beq.n	800cbb0 <__swbuf_r+0x98>
 800cb46:	230c      	movs	r3, #12
 800cb48:	5ee2      	ldrsh	r2, [r4, r3]
 800cb4a:	2380      	movs	r3, #128	; 0x80
 800cb4c:	019b      	lsls	r3, r3, #6
 800cb4e:	b2f7      	uxtb	r7, r6
 800cb50:	b2f6      	uxtb	r6, r6
 800cb52:	421a      	tst	r2, r3
 800cb54:	d036      	beq.n	800cbc4 <__swbuf_r+0xac>
 800cb56:	6823      	ldr	r3, [r4, #0]
 800cb58:	6922      	ldr	r2, [r4, #16]
 800cb5a:	1a98      	subs	r0, r3, r2
 800cb5c:	6963      	ldr	r3, [r4, #20]
 800cb5e:	4298      	cmp	r0, r3
 800cb60:	db05      	blt.n	800cb6e <__swbuf_r+0x56>
 800cb62:	0021      	movs	r1, r4
 800cb64:	0028      	movs	r0, r5
 800cb66:	f7fd f977 	bl	8009e58 <_fflush_r>
 800cb6a:	2800      	cmp	r0, #0
 800cb6c:	d126      	bne.n	800cbbc <__swbuf_r+0xa4>
 800cb6e:	68a3      	ldr	r3, [r4, #8]
 800cb70:	3001      	adds	r0, #1
 800cb72:	3b01      	subs	r3, #1
 800cb74:	60a3      	str	r3, [r4, #8]
 800cb76:	6823      	ldr	r3, [r4, #0]
 800cb78:	1c5a      	adds	r2, r3, #1
 800cb7a:	6022      	str	r2, [r4, #0]
 800cb7c:	701f      	strb	r7, [r3, #0]
 800cb7e:	6963      	ldr	r3, [r4, #20]
 800cb80:	4298      	cmp	r0, r3
 800cb82:	d004      	beq.n	800cb8e <__swbuf_r+0x76>
 800cb84:	89a3      	ldrh	r3, [r4, #12]
 800cb86:	07db      	lsls	r3, r3, #31
 800cb88:	d51a      	bpl.n	800cbc0 <__swbuf_r+0xa8>
 800cb8a:	2e0a      	cmp	r6, #10
 800cb8c:	d118      	bne.n	800cbc0 <__swbuf_r+0xa8>
 800cb8e:	0021      	movs	r1, r4
 800cb90:	0028      	movs	r0, r5
 800cb92:	f7fd f961 	bl	8009e58 <_fflush_r>
 800cb96:	2800      	cmp	r0, #0
 800cb98:	d012      	beq.n	800cbc0 <__swbuf_r+0xa8>
 800cb9a:	e00f      	b.n	800cbbc <__swbuf_r+0xa4>
 800cb9c:	4b0e      	ldr	r3, [pc, #56]	; (800cbd8 <__swbuf_r+0xc0>)
 800cb9e:	429c      	cmp	r4, r3
 800cba0:	d101      	bne.n	800cba6 <__swbuf_r+0x8e>
 800cba2:	68ac      	ldr	r4, [r5, #8]
 800cba4:	e7c7      	b.n	800cb36 <__swbuf_r+0x1e>
 800cba6:	4b0d      	ldr	r3, [pc, #52]	; (800cbdc <__swbuf_r+0xc4>)
 800cba8:	429c      	cmp	r4, r3
 800cbaa:	d1c4      	bne.n	800cb36 <__swbuf_r+0x1e>
 800cbac:	68ec      	ldr	r4, [r5, #12]
 800cbae:	e7c2      	b.n	800cb36 <__swbuf_r+0x1e>
 800cbb0:	0021      	movs	r1, r4
 800cbb2:	0028      	movs	r0, r5
 800cbb4:	f000 f82a 	bl	800cc0c <__swsetup_r>
 800cbb8:	2800      	cmp	r0, #0
 800cbba:	d0c4      	beq.n	800cb46 <__swbuf_r+0x2e>
 800cbbc:	2601      	movs	r6, #1
 800cbbe:	4276      	negs	r6, r6
 800cbc0:	0030      	movs	r0, r6
 800cbc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbc4:	4313      	orrs	r3, r2
 800cbc6:	81a3      	strh	r3, [r4, #12]
 800cbc8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cbca:	4b05      	ldr	r3, [pc, #20]	; (800cbe0 <__swbuf_r+0xc8>)
 800cbcc:	4013      	ands	r3, r2
 800cbce:	6663      	str	r3, [r4, #100]	; 0x64
 800cbd0:	e7c1      	b.n	800cb56 <__swbuf_r+0x3e>
 800cbd2:	46c0      	nop			; (mov r8, r8)
 800cbd4:	08010690 	.word	0x08010690
 800cbd8:	080106b0 	.word	0x080106b0
 800cbdc:	08010670 	.word	0x08010670
 800cbe0:	ffffdfff 	.word	0xffffdfff

0800cbe4 <_write_r>:
 800cbe4:	b570      	push	{r4, r5, r6, lr}
 800cbe6:	0005      	movs	r5, r0
 800cbe8:	0008      	movs	r0, r1
 800cbea:	0011      	movs	r1, r2
 800cbec:	2200      	movs	r2, #0
 800cbee:	4c06      	ldr	r4, [pc, #24]	; (800cc08 <_write_r+0x24>)
 800cbf0:	6022      	str	r2, [r4, #0]
 800cbf2:	001a      	movs	r2, r3
 800cbf4:	f7f8 fea8 	bl	8005948 <_write>
 800cbf8:	1c43      	adds	r3, r0, #1
 800cbfa:	d103      	bne.n	800cc04 <_write_r+0x20>
 800cbfc:	6823      	ldr	r3, [r4, #0]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d000      	beq.n	800cc04 <_write_r+0x20>
 800cc02:	602b      	str	r3, [r5, #0]
 800cc04:	bd70      	pop	{r4, r5, r6, pc}
 800cc06:	46c0      	nop			; (mov r8, r8)
 800cc08:	200010d4 	.word	0x200010d4

0800cc0c <__swsetup_r>:
 800cc0c:	4b36      	ldr	r3, [pc, #216]	; (800cce8 <__swsetup_r+0xdc>)
 800cc0e:	b570      	push	{r4, r5, r6, lr}
 800cc10:	681d      	ldr	r5, [r3, #0]
 800cc12:	0006      	movs	r6, r0
 800cc14:	000c      	movs	r4, r1
 800cc16:	2d00      	cmp	r5, #0
 800cc18:	d005      	beq.n	800cc26 <__swsetup_r+0x1a>
 800cc1a:	69ab      	ldr	r3, [r5, #24]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d102      	bne.n	800cc26 <__swsetup_r+0x1a>
 800cc20:	0028      	movs	r0, r5
 800cc22:	f7fd fa1b 	bl	800a05c <__sinit>
 800cc26:	4b31      	ldr	r3, [pc, #196]	; (800ccec <__swsetup_r+0xe0>)
 800cc28:	429c      	cmp	r4, r3
 800cc2a:	d10f      	bne.n	800cc4c <__swsetup_r+0x40>
 800cc2c:	686c      	ldr	r4, [r5, #4]
 800cc2e:	230c      	movs	r3, #12
 800cc30:	5ee2      	ldrsh	r2, [r4, r3]
 800cc32:	b293      	uxth	r3, r2
 800cc34:	0719      	lsls	r1, r3, #28
 800cc36:	d42d      	bmi.n	800cc94 <__swsetup_r+0x88>
 800cc38:	06d9      	lsls	r1, r3, #27
 800cc3a:	d411      	bmi.n	800cc60 <__swsetup_r+0x54>
 800cc3c:	2309      	movs	r3, #9
 800cc3e:	2001      	movs	r0, #1
 800cc40:	6033      	str	r3, [r6, #0]
 800cc42:	3337      	adds	r3, #55	; 0x37
 800cc44:	4313      	orrs	r3, r2
 800cc46:	81a3      	strh	r3, [r4, #12]
 800cc48:	4240      	negs	r0, r0
 800cc4a:	bd70      	pop	{r4, r5, r6, pc}
 800cc4c:	4b28      	ldr	r3, [pc, #160]	; (800ccf0 <__swsetup_r+0xe4>)
 800cc4e:	429c      	cmp	r4, r3
 800cc50:	d101      	bne.n	800cc56 <__swsetup_r+0x4a>
 800cc52:	68ac      	ldr	r4, [r5, #8]
 800cc54:	e7eb      	b.n	800cc2e <__swsetup_r+0x22>
 800cc56:	4b27      	ldr	r3, [pc, #156]	; (800ccf4 <__swsetup_r+0xe8>)
 800cc58:	429c      	cmp	r4, r3
 800cc5a:	d1e8      	bne.n	800cc2e <__swsetup_r+0x22>
 800cc5c:	68ec      	ldr	r4, [r5, #12]
 800cc5e:	e7e6      	b.n	800cc2e <__swsetup_r+0x22>
 800cc60:	075b      	lsls	r3, r3, #29
 800cc62:	d513      	bpl.n	800cc8c <__swsetup_r+0x80>
 800cc64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cc66:	2900      	cmp	r1, #0
 800cc68:	d008      	beq.n	800cc7c <__swsetup_r+0x70>
 800cc6a:	0023      	movs	r3, r4
 800cc6c:	3344      	adds	r3, #68	; 0x44
 800cc6e:	4299      	cmp	r1, r3
 800cc70:	d002      	beq.n	800cc78 <__swsetup_r+0x6c>
 800cc72:	0030      	movs	r0, r6
 800cc74:	f7fd fb24 	bl	800a2c0 <_free_r>
 800cc78:	2300      	movs	r3, #0
 800cc7a:	6363      	str	r3, [r4, #52]	; 0x34
 800cc7c:	2224      	movs	r2, #36	; 0x24
 800cc7e:	89a3      	ldrh	r3, [r4, #12]
 800cc80:	4393      	bics	r3, r2
 800cc82:	81a3      	strh	r3, [r4, #12]
 800cc84:	2300      	movs	r3, #0
 800cc86:	6063      	str	r3, [r4, #4]
 800cc88:	6923      	ldr	r3, [r4, #16]
 800cc8a:	6023      	str	r3, [r4, #0]
 800cc8c:	2308      	movs	r3, #8
 800cc8e:	89a2      	ldrh	r2, [r4, #12]
 800cc90:	4313      	orrs	r3, r2
 800cc92:	81a3      	strh	r3, [r4, #12]
 800cc94:	6923      	ldr	r3, [r4, #16]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d10b      	bne.n	800ccb2 <__swsetup_r+0xa6>
 800cc9a:	21a0      	movs	r1, #160	; 0xa0
 800cc9c:	2280      	movs	r2, #128	; 0x80
 800cc9e:	89a3      	ldrh	r3, [r4, #12]
 800cca0:	0089      	lsls	r1, r1, #2
 800cca2:	0092      	lsls	r2, r2, #2
 800cca4:	400b      	ands	r3, r1
 800cca6:	4293      	cmp	r3, r2
 800cca8:	d003      	beq.n	800ccb2 <__swsetup_r+0xa6>
 800ccaa:	0021      	movs	r1, r4
 800ccac:	0030      	movs	r0, r6
 800ccae:	f7fd ff47 	bl	800ab40 <__smakebuf_r>
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	89a2      	ldrh	r2, [r4, #12]
 800ccb6:	4013      	ands	r3, r2
 800ccb8:	d011      	beq.n	800ccde <__swsetup_r+0xd2>
 800ccba:	2300      	movs	r3, #0
 800ccbc:	60a3      	str	r3, [r4, #8]
 800ccbe:	6963      	ldr	r3, [r4, #20]
 800ccc0:	425b      	negs	r3, r3
 800ccc2:	61a3      	str	r3, [r4, #24]
 800ccc4:	2000      	movs	r0, #0
 800ccc6:	6923      	ldr	r3, [r4, #16]
 800ccc8:	4283      	cmp	r3, r0
 800ccca:	d1be      	bne.n	800cc4a <__swsetup_r+0x3e>
 800cccc:	230c      	movs	r3, #12
 800ccce:	5ee2      	ldrsh	r2, [r4, r3]
 800ccd0:	0613      	lsls	r3, r2, #24
 800ccd2:	d5ba      	bpl.n	800cc4a <__swsetup_r+0x3e>
 800ccd4:	2340      	movs	r3, #64	; 0x40
 800ccd6:	4313      	orrs	r3, r2
 800ccd8:	81a3      	strh	r3, [r4, #12]
 800ccda:	3801      	subs	r0, #1
 800ccdc:	e7b5      	b.n	800cc4a <__swsetup_r+0x3e>
 800ccde:	0792      	lsls	r2, r2, #30
 800cce0:	d400      	bmi.n	800cce4 <__swsetup_r+0xd8>
 800cce2:	6963      	ldr	r3, [r4, #20]
 800cce4:	60a3      	str	r3, [r4, #8]
 800cce6:	e7ed      	b.n	800ccc4 <__swsetup_r+0xb8>
 800cce8:	200001d8 	.word	0x200001d8
 800ccec:	08010690 	.word	0x08010690
 800ccf0:	080106b0 	.word	0x080106b0
 800ccf4:	08010670 	.word	0x08010670

0800ccf8 <__call_exitprocs>:
 800ccf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccfa:	4b3d      	ldr	r3, [pc, #244]	; (800cdf0 <__call_exitprocs+0xf8>)
 800ccfc:	b087      	sub	sp, #28
 800ccfe:	9005      	str	r0, [sp, #20]
 800cd00:	6818      	ldr	r0, [r3, #0]
 800cd02:	9103      	str	r1, [sp, #12]
 800cd04:	f7fd feea 	bl	800aadc <__retarget_lock_acquire_recursive>
 800cd08:	4b3a      	ldr	r3, [pc, #232]	; (800cdf4 <__call_exitprocs+0xfc>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	9302      	str	r3, [sp, #8]
 800cd0e:	9b02      	ldr	r3, [sp, #8]
 800cd10:	001f      	movs	r7, r3
 800cd12:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800cd14:	3748      	adds	r7, #72	; 0x48
 800cd16:	2c00      	cmp	r4, #0
 800cd18:	d010      	beq.n	800cd3c <__call_exitprocs+0x44>
 800cd1a:	0023      	movs	r3, r4
 800cd1c:	6865      	ldr	r5, [r4, #4]
 800cd1e:	3388      	adds	r3, #136	; 0x88
 800cd20:	681e      	ldr	r6, [r3, #0]
 800cd22:	1e6b      	subs	r3, r5, #1
 800cd24:	00ad      	lsls	r5, r5, #2
 800cd26:	9300      	str	r3, [sp, #0]
 800cd28:	1963      	adds	r3, r4, r5
 800cd2a:	3d04      	subs	r5, #4
 800cd2c:	9301      	str	r3, [sp, #4]
 800cd2e:	1975      	adds	r5, r6, r5
 800cd30:	9b00      	ldr	r3, [sp, #0]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	da08      	bge.n	800cd48 <__call_exitprocs+0x50>
 800cd36:	4b30      	ldr	r3, [pc, #192]	; (800cdf8 <__call_exitprocs+0x100>)
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d145      	bne.n	800cdc8 <__call_exitprocs+0xd0>
 800cd3c:	4b2c      	ldr	r3, [pc, #176]	; (800cdf0 <__call_exitprocs+0xf8>)
 800cd3e:	6818      	ldr	r0, [r3, #0]
 800cd40:	f7fd fecd 	bl	800aade <__retarget_lock_release_recursive>
 800cd44:	b007      	add	sp, #28
 800cd46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd48:	9b03      	ldr	r3, [sp, #12]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d00f      	beq.n	800cd6e <__call_exitprocs+0x76>
 800cd4e:	2e00      	cmp	r6, #0
 800cd50:	d107      	bne.n	800cd62 <__call_exitprocs+0x6a>
 800cd52:	9b00      	ldr	r3, [sp, #0]
 800cd54:	3d04      	subs	r5, #4
 800cd56:	3b01      	subs	r3, #1
 800cd58:	9300      	str	r3, [sp, #0]
 800cd5a:	9b01      	ldr	r3, [sp, #4]
 800cd5c:	3b04      	subs	r3, #4
 800cd5e:	9301      	str	r3, [sp, #4]
 800cd60:	e7e6      	b.n	800cd30 <__call_exitprocs+0x38>
 800cd62:	002b      	movs	r3, r5
 800cd64:	3380      	adds	r3, #128	; 0x80
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	9a03      	ldr	r2, [sp, #12]
 800cd6a:	429a      	cmp	r2, r3
 800cd6c:	d1f1      	bne.n	800cd52 <__call_exitprocs+0x5a>
 800cd6e:	6862      	ldr	r2, [r4, #4]
 800cd70:	9b01      	ldr	r3, [sp, #4]
 800cd72:	9900      	ldr	r1, [sp, #0]
 800cd74:	3a01      	subs	r2, #1
 800cd76:	685b      	ldr	r3, [r3, #4]
 800cd78:	4291      	cmp	r1, r2
 800cd7a:	d117      	bne.n	800cdac <__call_exitprocs+0xb4>
 800cd7c:	6061      	str	r1, [r4, #4]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d0e7      	beq.n	800cd52 <__call_exitprocs+0x5a>
 800cd82:	6862      	ldr	r2, [r4, #4]
 800cd84:	9204      	str	r2, [sp, #16]
 800cd86:	2e00      	cmp	r6, #0
 800cd88:	d007      	beq.n	800cd9a <__call_exitprocs+0xa2>
 800cd8a:	2201      	movs	r2, #1
 800cd8c:	9900      	ldr	r1, [sp, #0]
 800cd8e:	408a      	lsls	r2, r1
 800cd90:	0031      	movs	r1, r6
 800cd92:	31fc      	adds	r1, #252	; 0xfc
 800cd94:	6848      	ldr	r0, [r1, #4]
 800cd96:	4210      	tst	r0, r2
 800cd98:	d10c      	bne.n	800cdb4 <__call_exitprocs+0xbc>
 800cd9a:	4798      	blx	r3
 800cd9c:	9b04      	ldr	r3, [sp, #16]
 800cd9e:	6862      	ldr	r2, [r4, #4]
 800cda0:	4293      	cmp	r3, r2
 800cda2:	d1b4      	bne.n	800cd0e <__call_exitprocs+0x16>
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	429c      	cmp	r4, r3
 800cda8:	d0d3      	beq.n	800cd52 <__call_exitprocs+0x5a>
 800cdaa:	e7b0      	b.n	800cd0e <__call_exitprocs+0x16>
 800cdac:	2200      	movs	r2, #0
 800cdae:	9901      	ldr	r1, [sp, #4]
 800cdb0:	604a      	str	r2, [r1, #4]
 800cdb2:	e7e4      	b.n	800cd7e <__call_exitprocs+0x86>
 800cdb4:	6889      	ldr	r1, [r1, #8]
 800cdb6:	4211      	tst	r1, r2
 800cdb8:	d103      	bne.n	800cdc2 <__call_exitprocs+0xca>
 800cdba:	6829      	ldr	r1, [r5, #0]
 800cdbc:	9805      	ldr	r0, [sp, #20]
 800cdbe:	4798      	blx	r3
 800cdc0:	e7ec      	b.n	800cd9c <__call_exitprocs+0xa4>
 800cdc2:	6828      	ldr	r0, [r5, #0]
 800cdc4:	4798      	blx	r3
 800cdc6:	e7e9      	b.n	800cd9c <__call_exitprocs+0xa4>
 800cdc8:	6862      	ldr	r2, [r4, #4]
 800cdca:	6823      	ldr	r3, [r4, #0]
 800cdcc:	2a00      	cmp	r2, #0
 800cdce:	d10c      	bne.n	800cdea <__call_exitprocs+0xf2>
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d00a      	beq.n	800cdea <__call_exitprocs+0xf2>
 800cdd4:	603b      	str	r3, [r7, #0]
 800cdd6:	2e00      	cmp	r6, #0
 800cdd8:	d002      	beq.n	800cde0 <__call_exitprocs+0xe8>
 800cdda:	0030      	movs	r0, r6
 800cddc:	f7fd fefe 	bl	800abdc <free>
 800cde0:	0020      	movs	r0, r4
 800cde2:	f7fd fefb 	bl	800abdc <free>
 800cde6:	683c      	ldr	r4, [r7, #0]
 800cde8:	e795      	b.n	800cd16 <__call_exitprocs+0x1e>
 800cdea:	0027      	movs	r7, r4
 800cdec:	001c      	movs	r4, r3
 800cdee:	e792      	b.n	800cd16 <__call_exitprocs+0x1e>
 800cdf0:	200006dc 	.word	0x200006dc
 800cdf4:	080106d0 	.word	0x080106d0
 800cdf8:	0800abdd 	.word	0x0800abdd

0800cdfc <_close_r>:
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	b570      	push	{r4, r5, r6, lr}
 800ce00:	4c06      	ldr	r4, [pc, #24]	; (800ce1c <_close_r+0x20>)
 800ce02:	0005      	movs	r5, r0
 800ce04:	0008      	movs	r0, r1
 800ce06:	6023      	str	r3, [r4, #0]
 800ce08:	f7f8 fd7c 	bl	8005904 <_close>
 800ce0c:	1c43      	adds	r3, r0, #1
 800ce0e:	d103      	bne.n	800ce18 <_close_r+0x1c>
 800ce10:	6823      	ldr	r3, [r4, #0]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d000      	beq.n	800ce18 <_close_r+0x1c>
 800ce16:	602b      	str	r3, [r5, #0]
 800ce18:	bd70      	pop	{r4, r5, r6, pc}
 800ce1a:	46c0      	nop			; (mov r8, r8)
 800ce1c:	200010d4 	.word	0x200010d4

0800ce20 <quorem>:
 800ce20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce22:	6903      	ldr	r3, [r0, #16]
 800ce24:	690c      	ldr	r4, [r1, #16]
 800ce26:	b089      	sub	sp, #36	; 0x24
 800ce28:	0007      	movs	r7, r0
 800ce2a:	9105      	str	r1, [sp, #20]
 800ce2c:	2600      	movs	r6, #0
 800ce2e:	429c      	cmp	r4, r3
 800ce30:	dc6d      	bgt.n	800cf0e <quorem+0xee>
 800ce32:	000b      	movs	r3, r1
 800ce34:	3c01      	subs	r4, #1
 800ce36:	3314      	adds	r3, #20
 800ce38:	00a5      	lsls	r5, r4, #2
 800ce3a:	9303      	str	r3, [sp, #12]
 800ce3c:	195b      	adds	r3, r3, r5
 800ce3e:	9304      	str	r3, [sp, #16]
 800ce40:	0003      	movs	r3, r0
 800ce42:	3314      	adds	r3, #20
 800ce44:	9302      	str	r3, [sp, #8]
 800ce46:	195d      	adds	r5, r3, r5
 800ce48:	9b04      	ldr	r3, [sp, #16]
 800ce4a:	6828      	ldr	r0, [r5, #0]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	1c59      	adds	r1, r3, #1
 800ce50:	9301      	str	r3, [sp, #4]
 800ce52:	f7f3 f97f 	bl	8000154 <__udivsi3>
 800ce56:	9001      	str	r0, [sp, #4]
 800ce58:	42b0      	cmp	r0, r6
 800ce5a:	d02d      	beq.n	800ceb8 <quorem+0x98>
 800ce5c:	9b03      	ldr	r3, [sp, #12]
 800ce5e:	9802      	ldr	r0, [sp, #8]
 800ce60:	469c      	mov	ip, r3
 800ce62:	9606      	str	r6, [sp, #24]
 800ce64:	4662      	mov	r2, ip
 800ce66:	ca08      	ldmia	r2!, {r3}
 800ce68:	4694      	mov	ip, r2
 800ce6a:	9a01      	ldr	r2, [sp, #4]
 800ce6c:	b299      	uxth	r1, r3
 800ce6e:	4351      	muls	r1, r2
 800ce70:	0c1b      	lsrs	r3, r3, #16
 800ce72:	4353      	muls	r3, r2
 800ce74:	1989      	adds	r1, r1, r6
 800ce76:	0c0a      	lsrs	r2, r1, #16
 800ce78:	189b      	adds	r3, r3, r2
 800ce7a:	9307      	str	r3, [sp, #28]
 800ce7c:	8802      	ldrh	r2, [r0, #0]
 800ce7e:	0c1e      	lsrs	r6, r3, #16
 800ce80:	9b06      	ldr	r3, [sp, #24]
 800ce82:	b289      	uxth	r1, r1
 800ce84:	18d2      	adds	r2, r2, r3
 800ce86:	6803      	ldr	r3, [r0, #0]
 800ce88:	1a52      	subs	r2, r2, r1
 800ce8a:	0c19      	lsrs	r1, r3, #16
 800ce8c:	466b      	mov	r3, sp
 800ce8e:	8b9b      	ldrh	r3, [r3, #28]
 800ce90:	1acb      	subs	r3, r1, r3
 800ce92:	1411      	asrs	r1, r2, #16
 800ce94:	185b      	adds	r3, r3, r1
 800ce96:	1419      	asrs	r1, r3, #16
 800ce98:	b292      	uxth	r2, r2
 800ce9a:	041b      	lsls	r3, r3, #16
 800ce9c:	431a      	orrs	r2, r3
 800ce9e:	9b04      	ldr	r3, [sp, #16]
 800cea0:	9106      	str	r1, [sp, #24]
 800cea2:	c004      	stmia	r0!, {r2}
 800cea4:	4563      	cmp	r3, ip
 800cea6:	d2dd      	bcs.n	800ce64 <quorem+0x44>
 800cea8:	682b      	ldr	r3, [r5, #0]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d104      	bne.n	800ceb8 <quorem+0x98>
 800ceae:	9b02      	ldr	r3, [sp, #8]
 800ceb0:	3d04      	subs	r5, #4
 800ceb2:	42ab      	cmp	r3, r5
 800ceb4:	d32e      	bcc.n	800cf14 <quorem+0xf4>
 800ceb6:	613c      	str	r4, [r7, #16]
 800ceb8:	9905      	ldr	r1, [sp, #20]
 800ceba:	0038      	movs	r0, r7
 800cebc:	f001 f8b9 	bl	800e032 <__mcmp>
 800cec0:	2800      	cmp	r0, #0
 800cec2:	db23      	blt.n	800cf0c <quorem+0xec>
 800cec4:	2500      	movs	r5, #0
 800cec6:	9b01      	ldr	r3, [sp, #4]
 800cec8:	9802      	ldr	r0, [sp, #8]
 800ceca:	3301      	adds	r3, #1
 800cecc:	9903      	ldr	r1, [sp, #12]
 800cece:	9301      	str	r3, [sp, #4]
 800ced0:	c908      	ldmia	r1!, {r3}
 800ced2:	8802      	ldrh	r2, [r0, #0]
 800ced4:	1955      	adds	r5, r2, r5
 800ced6:	b29a      	uxth	r2, r3
 800ced8:	1aaa      	subs	r2, r5, r2
 800ceda:	6805      	ldr	r5, [r0, #0]
 800cedc:	0c1b      	lsrs	r3, r3, #16
 800cede:	0c2d      	lsrs	r5, r5, #16
 800cee0:	1aeb      	subs	r3, r5, r3
 800cee2:	1415      	asrs	r5, r2, #16
 800cee4:	195b      	adds	r3, r3, r5
 800cee6:	141d      	asrs	r5, r3, #16
 800cee8:	b292      	uxth	r2, r2
 800ceea:	041b      	lsls	r3, r3, #16
 800ceec:	4313      	orrs	r3, r2
 800ceee:	c008      	stmia	r0!, {r3}
 800cef0:	9b04      	ldr	r3, [sp, #16]
 800cef2:	428b      	cmp	r3, r1
 800cef4:	d2ec      	bcs.n	800ced0 <quorem+0xb0>
 800cef6:	9a02      	ldr	r2, [sp, #8]
 800cef8:	00a3      	lsls	r3, r4, #2
 800cefa:	18d3      	adds	r3, r2, r3
 800cefc:	681a      	ldr	r2, [r3, #0]
 800cefe:	2a00      	cmp	r2, #0
 800cf00:	d104      	bne.n	800cf0c <quorem+0xec>
 800cf02:	9a02      	ldr	r2, [sp, #8]
 800cf04:	3b04      	subs	r3, #4
 800cf06:	429a      	cmp	r2, r3
 800cf08:	d309      	bcc.n	800cf1e <quorem+0xfe>
 800cf0a:	613c      	str	r4, [r7, #16]
 800cf0c:	9e01      	ldr	r6, [sp, #4]
 800cf0e:	0030      	movs	r0, r6
 800cf10:	b009      	add	sp, #36	; 0x24
 800cf12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf14:	682b      	ldr	r3, [r5, #0]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d1cd      	bne.n	800ceb6 <quorem+0x96>
 800cf1a:	3c01      	subs	r4, #1
 800cf1c:	e7c7      	b.n	800ceae <quorem+0x8e>
 800cf1e:	681a      	ldr	r2, [r3, #0]
 800cf20:	2a00      	cmp	r2, #0
 800cf22:	d1f2      	bne.n	800cf0a <quorem+0xea>
 800cf24:	3c01      	subs	r4, #1
 800cf26:	e7ec      	b.n	800cf02 <quorem+0xe2>

0800cf28 <_dtoa_r>:
 800cf28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf2a:	0016      	movs	r6, r2
 800cf2c:	001f      	movs	r7, r3
 800cf2e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800cf30:	b09d      	sub	sp, #116	; 0x74
 800cf32:	9004      	str	r0, [sp, #16]
 800cf34:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800cf36:	9606      	str	r6, [sp, #24]
 800cf38:	9707      	str	r7, [sp, #28]
 800cf3a:	2c00      	cmp	r4, #0
 800cf3c:	d108      	bne.n	800cf50 <_dtoa_r+0x28>
 800cf3e:	2010      	movs	r0, #16
 800cf40:	f7fd fe42 	bl	800abc8 <malloc>
 800cf44:	9b04      	ldr	r3, [sp, #16]
 800cf46:	6258      	str	r0, [r3, #36]	; 0x24
 800cf48:	6044      	str	r4, [r0, #4]
 800cf4a:	6084      	str	r4, [r0, #8]
 800cf4c:	6004      	str	r4, [r0, #0]
 800cf4e:	60c4      	str	r4, [r0, #12]
 800cf50:	9b04      	ldr	r3, [sp, #16]
 800cf52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf54:	6819      	ldr	r1, [r3, #0]
 800cf56:	2900      	cmp	r1, #0
 800cf58:	d00b      	beq.n	800cf72 <_dtoa_r+0x4a>
 800cf5a:	685a      	ldr	r2, [r3, #4]
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	4093      	lsls	r3, r2
 800cf60:	604a      	str	r2, [r1, #4]
 800cf62:	608b      	str	r3, [r1, #8]
 800cf64:	9804      	ldr	r0, [sp, #16]
 800cf66:	f000 fe8b 	bl	800dc80 <_Bfree>
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	9b04      	ldr	r3, [sp, #16]
 800cf6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf70:	601a      	str	r2, [r3, #0]
 800cf72:	9b07      	ldr	r3, [sp, #28]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	da1f      	bge.n	800cfb8 <_dtoa_r+0x90>
 800cf78:	2301      	movs	r3, #1
 800cf7a:	602b      	str	r3, [r5, #0]
 800cf7c:	007b      	lsls	r3, r7, #1
 800cf7e:	085b      	lsrs	r3, r3, #1
 800cf80:	9307      	str	r3, [sp, #28]
 800cf82:	9c07      	ldr	r4, [sp, #28]
 800cf84:	4bb7      	ldr	r3, [pc, #732]	; (800d264 <_dtoa_r+0x33c>)
 800cf86:	0022      	movs	r2, r4
 800cf88:	9319      	str	r3, [sp, #100]	; 0x64
 800cf8a:	401a      	ands	r2, r3
 800cf8c:	429a      	cmp	r2, r3
 800cf8e:	d116      	bne.n	800cfbe <_dtoa_r+0x96>
 800cf90:	4bb5      	ldr	r3, [pc, #724]	; (800d268 <_dtoa_r+0x340>)
 800cf92:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cf94:	6013      	str	r3, [r2, #0]
 800cf96:	9b06      	ldr	r3, [sp, #24]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d103      	bne.n	800cfa4 <_dtoa_r+0x7c>
 800cf9c:	0324      	lsls	r4, r4, #12
 800cf9e:	d101      	bne.n	800cfa4 <_dtoa_r+0x7c>
 800cfa0:	f000 fd91 	bl	800dac6 <_dtoa_r+0xb9e>
 800cfa4:	4bb1      	ldr	r3, [pc, #708]	; (800d26c <_dtoa_r+0x344>)
 800cfa6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800cfa8:	930a      	str	r3, [sp, #40]	; 0x28
 800cfaa:	4bb1      	ldr	r3, [pc, #708]	; (800d270 <_dtoa_r+0x348>)
 800cfac:	2a00      	cmp	r2, #0
 800cfae:	d001      	beq.n	800cfb4 <_dtoa_r+0x8c>
 800cfb0:	f000 fd8f 	bl	800dad2 <_dtoa_r+0xbaa>
 800cfb4:	f000 fd8f 	bl	800dad6 <_dtoa_r+0xbae>
 800cfb8:	2300      	movs	r3, #0
 800cfba:	602b      	str	r3, [r5, #0]
 800cfbc:	e7e1      	b.n	800cf82 <_dtoa_r+0x5a>
 800cfbe:	9e06      	ldr	r6, [sp, #24]
 800cfc0:	9f07      	ldr	r7, [sp, #28]
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	0030      	movs	r0, r6
 800cfc8:	0039      	movs	r1, r7
 800cfca:	f7f3 fa49 	bl	8000460 <__aeabi_dcmpeq>
 800cfce:	1e05      	subs	r5, r0, #0
 800cfd0:	d00e      	beq.n	800cff0 <_dtoa_r+0xc8>
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800cfd6:	6013      	str	r3, [r2, #0]
 800cfd8:	4ba6      	ldr	r3, [pc, #664]	; (800d274 <_dtoa_r+0x34c>)
 800cfda:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800cfdc:	930a      	str	r3, [sp, #40]	; 0x28
 800cfde:	2a00      	cmp	r2, #0
 800cfe0:	d101      	bne.n	800cfe6 <_dtoa_r+0xbe>
 800cfe2:	f000 fd78 	bl	800dad6 <_dtoa_r+0xbae>
 800cfe6:	4aa4      	ldr	r2, [pc, #656]	; (800d278 <_dtoa_r+0x350>)
 800cfe8:	9926      	ldr	r1, [sp, #152]	; 0x98
 800cfea:	600a      	str	r2, [r1, #0]
 800cfec:	f000 fd73 	bl	800dad6 <_dtoa_r+0xbae>
 800cff0:	ab1a      	add	r3, sp, #104	; 0x68
 800cff2:	9301      	str	r3, [sp, #4]
 800cff4:	ab1b      	add	r3, sp, #108	; 0x6c
 800cff6:	9300      	str	r3, [sp, #0]
 800cff8:	0032      	movs	r2, r6
 800cffa:	003b      	movs	r3, r7
 800cffc:	9804      	ldr	r0, [sp, #16]
 800cffe:	f001 f895 	bl	800e12c <__d2b>
 800d002:	0063      	lsls	r3, r4, #1
 800d004:	9005      	str	r0, [sp, #20]
 800d006:	0d5b      	lsrs	r3, r3, #21
 800d008:	d100      	bne.n	800d00c <_dtoa_r+0xe4>
 800d00a:	e07f      	b.n	800d10c <_dtoa_r+0x1e4>
 800d00c:	033a      	lsls	r2, r7, #12
 800d00e:	4c9b      	ldr	r4, [pc, #620]	; (800d27c <_dtoa_r+0x354>)
 800d010:	0b12      	lsrs	r2, r2, #12
 800d012:	4314      	orrs	r4, r2
 800d014:	0021      	movs	r1, r4
 800d016:	4a9a      	ldr	r2, [pc, #616]	; (800d280 <_dtoa_r+0x358>)
 800d018:	0030      	movs	r0, r6
 800d01a:	9518      	str	r5, [sp, #96]	; 0x60
 800d01c:	189e      	adds	r6, r3, r2
 800d01e:	2200      	movs	r2, #0
 800d020:	4b98      	ldr	r3, [pc, #608]	; (800d284 <_dtoa_r+0x35c>)
 800d022:	f7f5 fc9d 	bl	8002960 <__aeabi_dsub>
 800d026:	4a98      	ldr	r2, [pc, #608]	; (800d288 <_dtoa_r+0x360>)
 800d028:	4b98      	ldr	r3, [pc, #608]	; (800d28c <_dtoa_r+0x364>)
 800d02a:	f7f5 fa19 	bl	8002460 <__aeabi_dmul>
 800d02e:	4a98      	ldr	r2, [pc, #608]	; (800d290 <_dtoa_r+0x368>)
 800d030:	4b98      	ldr	r3, [pc, #608]	; (800d294 <_dtoa_r+0x36c>)
 800d032:	f7f4 fad1 	bl	80015d8 <__aeabi_dadd>
 800d036:	0004      	movs	r4, r0
 800d038:	0030      	movs	r0, r6
 800d03a:	000d      	movs	r5, r1
 800d03c:	f7f5 fffa 	bl	8003034 <__aeabi_i2d>
 800d040:	4a95      	ldr	r2, [pc, #596]	; (800d298 <_dtoa_r+0x370>)
 800d042:	4b96      	ldr	r3, [pc, #600]	; (800d29c <_dtoa_r+0x374>)
 800d044:	f7f5 fa0c 	bl	8002460 <__aeabi_dmul>
 800d048:	0002      	movs	r2, r0
 800d04a:	000b      	movs	r3, r1
 800d04c:	0020      	movs	r0, r4
 800d04e:	0029      	movs	r1, r5
 800d050:	f7f4 fac2 	bl	80015d8 <__aeabi_dadd>
 800d054:	0004      	movs	r4, r0
 800d056:	000d      	movs	r5, r1
 800d058:	f7f5 ffb8 	bl	8002fcc <__aeabi_d2iz>
 800d05c:	2200      	movs	r2, #0
 800d05e:	9003      	str	r0, [sp, #12]
 800d060:	2300      	movs	r3, #0
 800d062:	0020      	movs	r0, r4
 800d064:	0029      	movs	r1, r5
 800d066:	f7f3 fa01 	bl	800046c <__aeabi_dcmplt>
 800d06a:	2800      	cmp	r0, #0
 800d06c:	d00e      	beq.n	800d08c <_dtoa_r+0x164>
 800d06e:	9803      	ldr	r0, [sp, #12]
 800d070:	f7f5 ffe0 	bl	8003034 <__aeabi_i2d>
 800d074:	000b      	movs	r3, r1
 800d076:	0002      	movs	r2, r0
 800d078:	0029      	movs	r1, r5
 800d07a:	0020      	movs	r0, r4
 800d07c:	f7f3 f9f0 	bl	8000460 <__aeabi_dcmpeq>
 800d080:	0003      	movs	r3, r0
 800d082:	4258      	negs	r0, r3
 800d084:	4158      	adcs	r0, r3
 800d086:	9b03      	ldr	r3, [sp, #12]
 800d088:	1a1b      	subs	r3, r3, r0
 800d08a:	9303      	str	r3, [sp, #12]
 800d08c:	2301      	movs	r3, #1
 800d08e:	9316      	str	r3, [sp, #88]	; 0x58
 800d090:	9b03      	ldr	r3, [sp, #12]
 800d092:	2b16      	cmp	r3, #22
 800d094:	d80f      	bhi.n	800d0b6 <_dtoa_r+0x18e>
 800d096:	4982      	ldr	r1, [pc, #520]	; (800d2a0 <_dtoa_r+0x378>)
 800d098:	00db      	lsls	r3, r3, #3
 800d09a:	18c9      	adds	r1, r1, r3
 800d09c:	6808      	ldr	r0, [r1, #0]
 800d09e:	6849      	ldr	r1, [r1, #4]
 800d0a0:	9a06      	ldr	r2, [sp, #24]
 800d0a2:	9b07      	ldr	r3, [sp, #28]
 800d0a4:	f7f3 f9f6 	bl	8000494 <__aeabi_dcmpgt>
 800d0a8:	2800      	cmp	r0, #0
 800d0aa:	d04b      	beq.n	800d144 <_dtoa_r+0x21c>
 800d0ac:	9b03      	ldr	r3, [sp, #12]
 800d0ae:	3b01      	subs	r3, #1
 800d0b0:	9303      	str	r3, [sp, #12]
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	9316      	str	r3, [sp, #88]	; 0x58
 800d0b6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d0b8:	1b9e      	subs	r6, r3, r6
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	930b      	str	r3, [sp, #44]	; 0x2c
 800d0be:	0033      	movs	r3, r6
 800d0c0:	3b01      	subs	r3, #1
 800d0c2:	930c      	str	r3, [sp, #48]	; 0x30
 800d0c4:	d504      	bpl.n	800d0d0 <_dtoa_r+0x1a8>
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	1b9b      	subs	r3, r3, r6
 800d0ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	930c      	str	r3, [sp, #48]	; 0x30
 800d0d0:	9b03      	ldr	r3, [sp, #12]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	db38      	blt.n	800d148 <_dtoa_r+0x220>
 800d0d6:	9a03      	ldr	r2, [sp, #12]
 800d0d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d0da:	4694      	mov	ip, r2
 800d0dc:	4463      	add	r3, ip
 800d0de:	930c      	str	r3, [sp, #48]	; 0x30
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	920f      	str	r2, [sp, #60]	; 0x3c
 800d0e4:	9308      	str	r3, [sp, #32]
 800d0e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d0e8:	2501      	movs	r5, #1
 800d0ea:	2b09      	cmp	r3, #9
 800d0ec:	d900      	bls.n	800d0f0 <_dtoa_r+0x1c8>
 800d0ee:	e091      	b.n	800d214 <_dtoa_r+0x2ec>
 800d0f0:	2b05      	cmp	r3, #5
 800d0f2:	dd02      	ble.n	800d0fa <_dtoa_r+0x1d2>
 800d0f4:	2500      	movs	r5, #0
 800d0f6:	3b04      	subs	r3, #4
 800d0f8:	9322      	str	r3, [sp, #136]	; 0x88
 800d0fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d0fc:	1e98      	subs	r0, r3, #2
 800d0fe:	2803      	cmp	r0, #3
 800d100:	d900      	bls.n	800d104 <_dtoa_r+0x1dc>
 800d102:	e091      	b.n	800d228 <_dtoa_r+0x300>
 800d104:	f7f3 f812 	bl	800012c <__gnu_thumb1_case_uqi>
 800d108:	76298482 	.word	0x76298482
 800d10c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800d10e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d110:	189e      	adds	r6, r3, r2
 800d112:	4b64      	ldr	r3, [pc, #400]	; (800d2a4 <_dtoa_r+0x37c>)
 800d114:	18f2      	adds	r2, r6, r3
 800d116:	2a20      	cmp	r2, #32
 800d118:	dd0f      	ble.n	800d13a <_dtoa_r+0x212>
 800d11a:	4b63      	ldr	r3, [pc, #396]	; (800d2a8 <_dtoa_r+0x380>)
 800d11c:	9806      	ldr	r0, [sp, #24]
 800d11e:	18f3      	adds	r3, r6, r3
 800d120:	40d8      	lsrs	r0, r3
 800d122:	2340      	movs	r3, #64	; 0x40
 800d124:	1a9b      	subs	r3, r3, r2
 800d126:	409c      	lsls	r4, r3
 800d128:	4320      	orrs	r0, r4
 800d12a:	f7f5 ffc5 	bl	80030b8 <__aeabi_ui2d>
 800d12e:	2301      	movs	r3, #1
 800d130:	4c5e      	ldr	r4, [pc, #376]	; (800d2ac <_dtoa_r+0x384>)
 800d132:	3e01      	subs	r6, #1
 800d134:	1909      	adds	r1, r1, r4
 800d136:	9318      	str	r3, [sp, #96]	; 0x60
 800d138:	e771      	b.n	800d01e <_dtoa_r+0xf6>
 800d13a:	2320      	movs	r3, #32
 800d13c:	9806      	ldr	r0, [sp, #24]
 800d13e:	1a9b      	subs	r3, r3, r2
 800d140:	4098      	lsls	r0, r3
 800d142:	e7f2      	b.n	800d12a <_dtoa_r+0x202>
 800d144:	9016      	str	r0, [sp, #88]	; 0x58
 800d146:	e7b6      	b.n	800d0b6 <_dtoa_r+0x18e>
 800d148:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d14a:	9a03      	ldr	r2, [sp, #12]
 800d14c:	1a9b      	subs	r3, r3, r2
 800d14e:	930b      	str	r3, [sp, #44]	; 0x2c
 800d150:	4253      	negs	r3, r2
 800d152:	9308      	str	r3, [sp, #32]
 800d154:	2300      	movs	r3, #0
 800d156:	930f      	str	r3, [sp, #60]	; 0x3c
 800d158:	e7c5      	b.n	800d0e6 <_dtoa_r+0x1be>
 800d15a:	2301      	movs	r3, #1
 800d15c:	930e      	str	r3, [sp, #56]	; 0x38
 800d15e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d160:	2b00      	cmp	r3, #0
 800d162:	dd65      	ble.n	800d230 <_dtoa_r+0x308>
 800d164:	001f      	movs	r7, r3
 800d166:	930d      	str	r3, [sp, #52]	; 0x34
 800d168:	9a04      	ldr	r2, [sp, #16]
 800d16a:	6a54      	ldr	r4, [r2, #36]	; 0x24
 800d16c:	2200      	movs	r2, #0
 800d16e:	6062      	str	r2, [r4, #4]
 800d170:	3204      	adds	r2, #4
 800d172:	0011      	movs	r1, r2
 800d174:	3114      	adds	r1, #20
 800d176:	4299      	cmp	r1, r3
 800d178:	d95f      	bls.n	800d23a <_dtoa_r+0x312>
 800d17a:	6861      	ldr	r1, [r4, #4]
 800d17c:	9804      	ldr	r0, [sp, #16]
 800d17e:	f000 fd47 	bl	800dc10 <_Balloc>
 800d182:	9b04      	ldr	r3, [sp, #16]
 800d184:	6020      	str	r0, [r4, #0]
 800d186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	930a      	str	r3, [sp, #40]	; 0x28
 800d18c:	2f0e      	cmp	r7, #14
 800d18e:	d900      	bls.n	800d192 <_dtoa_r+0x26a>
 800d190:	e105      	b.n	800d39e <_dtoa_r+0x476>
 800d192:	2d00      	cmp	r5, #0
 800d194:	d100      	bne.n	800d198 <_dtoa_r+0x270>
 800d196:	e102      	b.n	800d39e <_dtoa_r+0x476>
 800d198:	9b06      	ldr	r3, [sp, #24]
 800d19a:	9c07      	ldr	r4, [sp, #28]
 800d19c:	9314      	str	r3, [sp, #80]	; 0x50
 800d19e:	9415      	str	r4, [sp, #84]	; 0x54
 800d1a0:	9b03      	ldr	r3, [sp, #12]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	dc00      	bgt.n	800d1a8 <_dtoa_r+0x280>
 800d1a6:	e085      	b.n	800d2b4 <_dtoa_r+0x38c>
 800d1a8:	001a      	movs	r2, r3
 800d1aa:	210f      	movs	r1, #15
 800d1ac:	4b3c      	ldr	r3, [pc, #240]	; (800d2a0 <_dtoa_r+0x378>)
 800d1ae:	400a      	ands	r2, r1
 800d1b0:	00d2      	lsls	r2, r2, #3
 800d1b2:	189b      	adds	r3, r3, r2
 800d1b4:	685c      	ldr	r4, [r3, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	9310      	str	r3, [sp, #64]	; 0x40
 800d1ba:	9411      	str	r4, [sp, #68]	; 0x44
 800d1bc:	9b03      	ldr	r3, [sp, #12]
 800d1be:	2402      	movs	r4, #2
 800d1c0:	111d      	asrs	r5, r3, #4
 800d1c2:	06eb      	lsls	r3, r5, #27
 800d1c4:	d50a      	bpl.n	800d1dc <_dtoa_r+0x2b4>
 800d1c6:	4b3a      	ldr	r3, [pc, #232]	; (800d2b0 <_dtoa_r+0x388>)
 800d1c8:	400d      	ands	r5, r1
 800d1ca:	6a1a      	ldr	r2, [r3, #32]
 800d1cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1ce:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d1d0:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d1d2:	f7f4 fd11 	bl	8001bf8 <__aeabi_ddiv>
 800d1d6:	9006      	str	r0, [sp, #24]
 800d1d8:	9107      	str	r1, [sp, #28]
 800d1da:	3401      	adds	r4, #1
 800d1dc:	4e34      	ldr	r6, [pc, #208]	; (800d2b0 <_dtoa_r+0x388>)
 800d1de:	2d00      	cmp	r5, #0
 800d1e0:	d130      	bne.n	800d244 <_dtoa_r+0x31c>
 800d1e2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d1e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d1e6:	9806      	ldr	r0, [sp, #24]
 800d1e8:	9907      	ldr	r1, [sp, #28]
 800d1ea:	f7f4 fd05 	bl	8001bf8 <__aeabi_ddiv>
 800d1ee:	9006      	str	r0, [sp, #24]
 800d1f0:	9107      	str	r1, [sp, #28]
 800d1f2:	e07a      	b.n	800d2ea <_dtoa_r+0x3c2>
 800d1f4:	2301      	movs	r3, #1
 800d1f6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800d1f8:	930e      	str	r3, [sp, #56]	; 0x38
 800d1fa:	4694      	mov	ip, r2
 800d1fc:	9b03      	ldr	r3, [sp, #12]
 800d1fe:	4463      	add	r3, ip
 800d200:	1c5f      	adds	r7, r3, #1
 800d202:	930d      	str	r3, [sp, #52]	; 0x34
 800d204:	1e3b      	subs	r3, r7, #0
 800d206:	dcaf      	bgt.n	800d168 <_dtoa_r+0x240>
 800d208:	2301      	movs	r3, #1
 800d20a:	e7ad      	b.n	800d168 <_dtoa_r+0x240>
 800d20c:	2300      	movs	r3, #0
 800d20e:	e7a5      	b.n	800d15c <_dtoa_r+0x234>
 800d210:	2300      	movs	r3, #0
 800d212:	e7f0      	b.n	800d1f6 <_dtoa_r+0x2ce>
 800d214:	2300      	movs	r3, #0
 800d216:	950e      	str	r5, [sp, #56]	; 0x38
 800d218:	9322      	str	r3, [sp, #136]	; 0x88
 800d21a:	3b01      	subs	r3, #1
 800d21c:	2200      	movs	r2, #0
 800d21e:	930d      	str	r3, [sp, #52]	; 0x34
 800d220:	001f      	movs	r7, r3
 800d222:	3313      	adds	r3, #19
 800d224:	9223      	str	r2, [sp, #140]	; 0x8c
 800d226:	e79f      	b.n	800d168 <_dtoa_r+0x240>
 800d228:	2301      	movs	r3, #1
 800d22a:	930e      	str	r3, [sp, #56]	; 0x38
 800d22c:	3b02      	subs	r3, #2
 800d22e:	e7f5      	b.n	800d21c <_dtoa_r+0x2f4>
 800d230:	2301      	movs	r3, #1
 800d232:	930d      	str	r3, [sp, #52]	; 0x34
 800d234:	001f      	movs	r7, r3
 800d236:	001a      	movs	r2, r3
 800d238:	e7f4      	b.n	800d224 <_dtoa_r+0x2fc>
 800d23a:	6861      	ldr	r1, [r4, #4]
 800d23c:	0052      	lsls	r2, r2, #1
 800d23e:	3101      	adds	r1, #1
 800d240:	6061      	str	r1, [r4, #4]
 800d242:	e796      	b.n	800d172 <_dtoa_r+0x24a>
 800d244:	2301      	movs	r3, #1
 800d246:	421d      	tst	r5, r3
 800d248:	d008      	beq.n	800d25c <_dtoa_r+0x334>
 800d24a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d24c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d24e:	18e4      	adds	r4, r4, r3
 800d250:	6832      	ldr	r2, [r6, #0]
 800d252:	6873      	ldr	r3, [r6, #4]
 800d254:	f7f5 f904 	bl	8002460 <__aeabi_dmul>
 800d258:	9010      	str	r0, [sp, #64]	; 0x40
 800d25a:	9111      	str	r1, [sp, #68]	; 0x44
 800d25c:	106d      	asrs	r5, r5, #1
 800d25e:	3608      	adds	r6, #8
 800d260:	e7bd      	b.n	800d1de <_dtoa_r+0x2b6>
 800d262:	46c0      	nop			; (mov r8, r8)
 800d264:	7ff00000 	.word	0x7ff00000
 800d268:	0000270f 	.word	0x0000270f
 800d26c:	08010731 	.word	0x08010731
 800d270:	08010734 	.word	0x08010734
 800d274:	08010706 	.word	0x08010706
 800d278:	08010707 	.word	0x08010707
 800d27c:	3ff00000 	.word	0x3ff00000
 800d280:	fffffc01 	.word	0xfffffc01
 800d284:	3ff80000 	.word	0x3ff80000
 800d288:	636f4361 	.word	0x636f4361
 800d28c:	3fd287a7 	.word	0x3fd287a7
 800d290:	8b60c8b3 	.word	0x8b60c8b3
 800d294:	3fc68a28 	.word	0x3fc68a28
 800d298:	509f79fb 	.word	0x509f79fb
 800d29c:	3fd34413 	.word	0x3fd34413
 800d2a0:	08010768 	.word	0x08010768
 800d2a4:	00000432 	.word	0x00000432
 800d2a8:	00000412 	.word	0x00000412
 800d2ac:	fe100000 	.word	0xfe100000
 800d2b0:	08010740 	.word	0x08010740
 800d2b4:	9b03      	ldr	r3, [sp, #12]
 800d2b6:	2402      	movs	r4, #2
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d016      	beq.n	800d2ea <_dtoa_r+0x3c2>
 800d2bc:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d2be:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d2c0:	425d      	negs	r5, r3
 800d2c2:	230f      	movs	r3, #15
 800d2c4:	4aca      	ldr	r2, [pc, #808]	; (800d5f0 <_dtoa_r+0x6c8>)
 800d2c6:	402b      	ands	r3, r5
 800d2c8:	00db      	lsls	r3, r3, #3
 800d2ca:	18d3      	adds	r3, r2, r3
 800d2cc:	681a      	ldr	r2, [r3, #0]
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	f7f5 f8c6 	bl	8002460 <__aeabi_dmul>
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	9006      	str	r0, [sp, #24]
 800d2d8:	9107      	str	r1, [sp, #28]
 800d2da:	4ec6      	ldr	r6, [pc, #792]	; (800d5f4 <_dtoa_r+0x6cc>)
 800d2dc:	112d      	asrs	r5, r5, #4
 800d2de:	2d00      	cmp	r5, #0
 800d2e0:	d000      	beq.n	800d2e4 <_dtoa_r+0x3bc>
 800d2e2:	e08c      	b.n	800d3fe <_dtoa_r+0x4d6>
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d000      	beq.n	800d2ea <_dtoa_r+0x3c2>
 800d2e8:	e781      	b.n	800d1ee <_dtoa_r+0x2c6>
 800d2ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d100      	bne.n	800d2f2 <_dtoa_r+0x3ca>
 800d2f0:	e091      	b.n	800d416 <_dtoa_r+0x4ee>
 800d2f2:	9a06      	ldr	r2, [sp, #24]
 800d2f4:	9b07      	ldr	r3, [sp, #28]
 800d2f6:	9210      	str	r2, [sp, #64]	; 0x40
 800d2f8:	9311      	str	r3, [sp, #68]	; 0x44
 800d2fa:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d2fc:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d2fe:	2200      	movs	r2, #0
 800d300:	4bbd      	ldr	r3, [pc, #756]	; (800d5f8 <_dtoa_r+0x6d0>)
 800d302:	f7f3 f8b3 	bl	800046c <__aeabi_dcmplt>
 800d306:	2800      	cmp	r0, #0
 800d308:	d100      	bne.n	800d30c <_dtoa_r+0x3e4>
 800d30a:	e084      	b.n	800d416 <_dtoa_r+0x4ee>
 800d30c:	2f00      	cmp	r7, #0
 800d30e:	d100      	bne.n	800d312 <_dtoa_r+0x3ea>
 800d310:	e081      	b.n	800d416 <_dtoa_r+0x4ee>
 800d312:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d314:	2b00      	cmp	r3, #0
 800d316:	dd3e      	ble.n	800d396 <_dtoa_r+0x46e>
 800d318:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d31a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d31c:	9b03      	ldr	r3, [sp, #12]
 800d31e:	2200      	movs	r2, #0
 800d320:	1e5e      	subs	r6, r3, #1
 800d322:	4bb6      	ldr	r3, [pc, #728]	; (800d5fc <_dtoa_r+0x6d4>)
 800d324:	f7f5 f89c 	bl	8002460 <__aeabi_dmul>
 800d328:	9006      	str	r0, [sp, #24]
 800d32a:	9107      	str	r1, [sp, #28]
 800d32c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d32e:	3401      	adds	r4, #1
 800d330:	0020      	movs	r0, r4
 800d332:	f7f5 fe7f 	bl	8003034 <__aeabi_i2d>
 800d336:	9a06      	ldr	r2, [sp, #24]
 800d338:	9b07      	ldr	r3, [sp, #28]
 800d33a:	f7f5 f891 	bl	8002460 <__aeabi_dmul>
 800d33e:	2200      	movs	r2, #0
 800d340:	4baf      	ldr	r3, [pc, #700]	; (800d600 <_dtoa_r+0x6d8>)
 800d342:	f7f4 f949 	bl	80015d8 <__aeabi_dadd>
 800d346:	9012      	str	r0, [sp, #72]	; 0x48
 800d348:	9113      	str	r1, [sp, #76]	; 0x4c
 800d34a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d34c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800d34e:	4aad      	ldr	r2, [pc, #692]	; (800d604 <_dtoa_r+0x6dc>)
 800d350:	9310      	str	r3, [sp, #64]	; 0x40
 800d352:	9411      	str	r4, [sp, #68]	; 0x44
 800d354:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d356:	189c      	adds	r4, r3, r2
 800d358:	9411      	str	r4, [sp, #68]	; 0x44
 800d35a:	2d00      	cmp	r5, #0
 800d35c:	d15e      	bne.n	800d41c <_dtoa_r+0x4f4>
 800d35e:	9806      	ldr	r0, [sp, #24]
 800d360:	9907      	ldr	r1, [sp, #28]
 800d362:	2200      	movs	r2, #0
 800d364:	4ba8      	ldr	r3, [pc, #672]	; (800d608 <_dtoa_r+0x6e0>)
 800d366:	f7f5 fafb 	bl	8002960 <__aeabi_dsub>
 800d36a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d36c:	0023      	movs	r3, r4
 800d36e:	9006      	str	r0, [sp, #24]
 800d370:	9107      	str	r1, [sp, #28]
 800d372:	f7f3 f88f 	bl	8000494 <__aeabi_dcmpgt>
 800d376:	2800      	cmp	r0, #0
 800d378:	d000      	beq.n	800d37c <_dtoa_r+0x454>
 800d37a:	e301      	b.n	800d980 <_dtoa_r+0xa58>
 800d37c:	48a3      	ldr	r0, [pc, #652]	; (800d60c <_dtoa_r+0x6e4>)
 800d37e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d380:	4684      	mov	ip, r0
 800d382:	4461      	add	r1, ip
 800d384:	000b      	movs	r3, r1
 800d386:	9806      	ldr	r0, [sp, #24]
 800d388:	9907      	ldr	r1, [sp, #28]
 800d38a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d38c:	f7f3 f86e 	bl	800046c <__aeabi_dcmplt>
 800d390:	2800      	cmp	r0, #0
 800d392:	d000      	beq.n	800d396 <_dtoa_r+0x46e>
 800d394:	e2e8      	b.n	800d968 <_dtoa_r+0xa40>
 800d396:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d398:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800d39a:	9306      	str	r3, [sp, #24]
 800d39c:	9407      	str	r4, [sp, #28]
 800d39e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	da00      	bge.n	800d3a6 <_dtoa_r+0x47e>
 800d3a4:	e157      	b.n	800d656 <_dtoa_r+0x72e>
 800d3a6:	9a03      	ldr	r2, [sp, #12]
 800d3a8:	2a0e      	cmp	r2, #14
 800d3aa:	dd00      	ble.n	800d3ae <_dtoa_r+0x486>
 800d3ac:	e153      	b.n	800d656 <_dtoa_r+0x72e>
 800d3ae:	4b90      	ldr	r3, [pc, #576]	; (800d5f0 <_dtoa_r+0x6c8>)
 800d3b0:	00d2      	lsls	r2, r2, #3
 800d3b2:	189b      	adds	r3, r3, r2
 800d3b4:	685c      	ldr	r4, [r3, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	9308      	str	r3, [sp, #32]
 800d3ba:	9409      	str	r4, [sp, #36]	; 0x24
 800d3bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	db00      	blt.n	800d3c4 <_dtoa_r+0x49c>
 800d3c2:	e0ce      	b.n	800d562 <_dtoa_r+0x63a>
 800d3c4:	2f00      	cmp	r7, #0
 800d3c6:	dd00      	ble.n	800d3ca <_dtoa_r+0x4a2>
 800d3c8:	e0cb      	b.n	800d562 <_dtoa_r+0x63a>
 800d3ca:	d000      	beq.n	800d3ce <_dtoa_r+0x4a6>
 800d3cc:	e2cf      	b.n	800d96e <_dtoa_r+0xa46>
 800d3ce:	9808      	ldr	r0, [sp, #32]
 800d3d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	4b8c      	ldr	r3, [pc, #560]	; (800d608 <_dtoa_r+0x6e0>)
 800d3d6:	f7f5 f843 	bl	8002460 <__aeabi_dmul>
 800d3da:	9a06      	ldr	r2, [sp, #24]
 800d3dc:	9b07      	ldr	r3, [sp, #28]
 800d3de:	f7f3 f863 	bl	80004a8 <__aeabi_dcmpge>
 800d3e2:	003e      	movs	r6, r7
 800d3e4:	9708      	str	r7, [sp, #32]
 800d3e6:	2800      	cmp	r0, #0
 800d3e8:	d000      	beq.n	800d3ec <_dtoa_r+0x4c4>
 800d3ea:	e2a4      	b.n	800d936 <_dtoa_r+0xa0e>
 800d3ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d3f0:	1c5d      	adds	r5, r3, #1
 800d3f2:	2331      	movs	r3, #49	; 0x31
 800d3f4:	7013      	strb	r3, [r2, #0]
 800d3f6:	9b03      	ldr	r3, [sp, #12]
 800d3f8:	3301      	adds	r3, #1
 800d3fa:	9303      	str	r3, [sp, #12]
 800d3fc:	e29f      	b.n	800d93e <_dtoa_r+0xa16>
 800d3fe:	2201      	movs	r2, #1
 800d400:	4215      	tst	r5, r2
 800d402:	d005      	beq.n	800d410 <_dtoa_r+0x4e8>
 800d404:	18a4      	adds	r4, r4, r2
 800d406:	6832      	ldr	r2, [r6, #0]
 800d408:	6873      	ldr	r3, [r6, #4]
 800d40a:	f7f5 f829 	bl	8002460 <__aeabi_dmul>
 800d40e:	2301      	movs	r3, #1
 800d410:	106d      	asrs	r5, r5, #1
 800d412:	3608      	adds	r6, #8
 800d414:	e763      	b.n	800d2de <_dtoa_r+0x3b6>
 800d416:	9e03      	ldr	r6, [sp, #12]
 800d418:	003d      	movs	r5, r7
 800d41a:	e789      	b.n	800d330 <_dtoa_r+0x408>
 800d41c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d41e:	1e69      	subs	r1, r5, #1
 800d420:	1952      	adds	r2, r2, r5
 800d422:	9217      	str	r2, [sp, #92]	; 0x5c
 800d424:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d426:	4b72      	ldr	r3, [pc, #456]	; (800d5f0 <_dtoa_r+0x6c8>)
 800d428:	00c9      	lsls	r1, r1, #3
 800d42a:	2a00      	cmp	r2, #0
 800d42c:	d04a      	beq.n	800d4c4 <_dtoa_r+0x59c>
 800d42e:	185b      	adds	r3, r3, r1
 800d430:	681a      	ldr	r2, [r3, #0]
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	2000      	movs	r0, #0
 800d436:	4976      	ldr	r1, [pc, #472]	; (800d610 <_dtoa_r+0x6e8>)
 800d438:	f7f4 fbde 	bl	8001bf8 <__aeabi_ddiv>
 800d43c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d43e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d440:	f7f5 fa8e 	bl	8002960 <__aeabi_dsub>
 800d444:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d446:	9010      	str	r0, [sp, #64]	; 0x40
 800d448:	9111      	str	r1, [sp, #68]	; 0x44
 800d44a:	9312      	str	r3, [sp, #72]	; 0x48
 800d44c:	9806      	ldr	r0, [sp, #24]
 800d44e:	9907      	ldr	r1, [sp, #28]
 800d450:	f7f5 fdbc 	bl	8002fcc <__aeabi_d2iz>
 800d454:	0004      	movs	r4, r0
 800d456:	f7f5 fded 	bl	8003034 <__aeabi_i2d>
 800d45a:	0002      	movs	r2, r0
 800d45c:	000b      	movs	r3, r1
 800d45e:	9806      	ldr	r0, [sp, #24]
 800d460:	9907      	ldr	r1, [sp, #28]
 800d462:	f7f5 fa7d 	bl	8002960 <__aeabi_dsub>
 800d466:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d468:	3430      	adds	r4, #48	; 0x30
 800d46a:	1c5d      	adds	r5, r3, #1
 800d46c:	701c      	strb	r4, [r3, #0]
 800d46e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d470:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d472:	9006      	str	r0, [sp, #24]
 800d474:	9107      	str	r1, [sp, #28]
 800d476:	f7f2 fff9 	bl	800046c <__aeabi_dcmplt>
 800d47a:	2800      	cmp	r0, #0
 800d47c:	d165      	bne.n	800d54a <_dtoa_r+0x622>
 800d47e:	9a06      	ldr	r2, [sp, #24]
 800d480:	9b07      	ldr	r3, [sp, #28]
 800d482:	2000      	movs	r0, #0
 800d484:	495c      	ldr	r1, [pc, #368]	; (800d5f8 <_dtoa_r+0x6d0>)
 800d486:	f7f5 fa6b 	bl	8002960 <__aeabi_dsub>
 800d48a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d48c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d48e:	f7f2 ffed 	bl	800046c <__aeabi_dcmplt>
 800d492:	2800      	cmp	r0, #0
 800d494:	d000      	beq.n	800d498 <_dtoa_r+0x570>
 800d496:	e0be      	b.n	800d616 <_dtoa_r+0x6ee>
 800d498:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d49a:	429d      	cmp	r5, r3
 800d49c:	d100      	bne.n	800d4a0 <_dtoa_r+0x578>
 800d49e:	e77a      	b.n	800d396 <_dtoa_r+0x46e>
 800d4a0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d4a2:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	4b55      	ldr	r3, [pc, #340]	; (800d5fc <_dtoa_r+0x6d4>)
 800d4a8:	f7f4 ffda 	bl	8002460 <__aeabi_dmul>
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	9010      	str	r0, [sp, #64]	; 0x40
 800d4b0:	9111      	str	r1, [sp, #68]	; 0x44
 800d4b2:	9806      	ldr	r0, [sp, #24]
 800d4b4:	9907      	ldr	r1, [sp, #28]
 800d4b6:	4b51      	ldr	r3, [pc, #324]	; (800d5fc <_dtoa_r+0x6d4>)
 800d4b8:	f7f4 ffd2 	bl	8002460 <__aeabi_dmul>
 800d4bc:	9512      	str	r5, [sp, #72]	; 0x48
 800d4be:	9006      	str	r0, [sp, #24]
 800d4c0:	9107      	str	r1, [sp, #28]
 800d4c2:	e7c3      	b.n	800d44c <_dtoa_r+0x524>
 800d4c4:	1859      	adds	r1, r3, r1
 800d4c6:	6808      	ldr	r0, [r1, #0]
 800d4c8:	6849      	ldr	r1, [r1, #4]
 800d4ca:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d4cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d4ce:	f7f4 ffc7 	bl	8002460 <__aeabi_dmul>
 800d4d2:	9010      	str	r0, [sp, #64]	; 0x40
 800d4d4:	9111      	str	r1, [sp, #68]	; 0x44
 800d4d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800d4d8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800d4da:	9806      	ldr	r0, [sp, #24]
 800d4dc:	9907      	ldr	r1, [sp, #28]
 800d4de:	f7f5 fd75 	bl	8002fcc <__aeabi_d2iz>
 800d4e2:	9012      	str	r0, [sp, #72]	; 0x48
 800d4e4:	f7f5 fda6 	bl	8003034 <__aeabi_i2d>
 800d4e8:	0002      	movs	r2, r0
 800d4ea:	000b      	movs	r3, r1
 800d4ec:	9806      	ldr	r0, [sp, #24]
 800d4ee:	9907      	ldr	r1, [sp, #28]
 800d4f0:	f7f5 fa36 	bl	8002960 <__aeabi_dsub>
 800d4f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d4f6:	9006      	str	r0, [sp, #24]
 800d4f8:	9107      	str	r1, [sp, #28]
 800d4fa:	3330      	adds	r3, #48	; 0x30
 800d4fc:	7023      	strb	r3, [r4, #0]
 800d4fe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d500:	3401      	adds	r4, #1
 800d502:	2200      	movs	r2, #0
 800d504:	42a3      	cmp	r3, r4
 800d506:	d124      	bne.n	800d552 <_dtoa_r+0x62a>
 800d508:	4b41      	ldr	r3, [pc, #260]	; (800d610 <_dtoa_r+0x6e8>)
 800d50a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d50c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d50e:	f7f4 f863 	bl	80015d8 <__aeabi_dadd>
 800d512:	0002      	movs	r2, r0
 800d514:	000b      	movs	r3, r1
 800d516:	9806      	ldr	r0, [sp, #24]
 800d518:	9907      	ldr	r1, [sp, #28]
 800d51a:	f7f2 ffbb 	bl	8000494 <__aeabi_dcmpgt>
 800d51e:	2800      	cmp	r0, #0
 800d520:	d000      	beq.n	800d524 <_dtoa_r+0x5fc>
 800d522:	e078      	b.n	800d616 <_dtoa_r+0x6ee>
 800d524:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d526:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d528:	2000      	movs	r0, #0
 800d52a:	4939      	ldr	r1, [pc, #228]	; (800d610 <_dtoa_r+0x6e8>)
 800d52c:	f7f5 fa18 	bl	8002960 <__aeabi_dsub>
 800d530:	0002      	movs	r2, r0
 800d532:	000b      	movs	r3, r1
 800d534:	9806      	ldr	r0, [sp, #24]
 800d536:	9907      	ldr	r1, [sp, #28]
 800d538:	f7f2 ff98 	bl	800046c <__aeabi_dcmplt>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d100      	bne.n	800d542 <_dtoa_r+0x61a>
 800d540:	e729      	b.n	800d396 <_dtoa_r+0x46e>
 800d542:	1e6b      	subs	r3, r5, #1
 800d544:	781a      	ldrb	r2, [r3, #0]
 800d546:	2a30      	cmp	r2, #48	; 0x30
 800d548:	d001      	beq.n	800d54e <_dtoa_r+0x626>
 800d54a:	9603      	str	r6, [sp, #12]
 800d54c:	e03f      	b.n	800d5ce <_dtoa_r+0x6a6>
 800d54e:	001d      	movs	r5, r3
 800d550:	e7f7      	b.n	800d542 <_dtoa_r+0x61a>
 800d552:	9806      	ldr	r0, [sp, #24]
 800d554:	9907      	ldr	r1, [sp, #28]
 800d556:	4b29      	ldr	r3, [pc, #164]	; (800d5fc <_dtoa_r+0x6d4>)
 800d558:	f7f4 ff82 	bl	8002460 <__aeabi_dmul>
 800d55c:	9006      	str	r0, [sp, #24]
 800d55e:	9107      	str	r1, [sp, #28]
 800d560:	e7bb      	b.n	800d4da <_dtoa_r+0x5b2>
 800d562:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d564:	9a08      	ldr	r2, [sp, #32]
 800d566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d568:	9806      	ldr	r0, [sp, #24]
 800d56a:	9907      	ldr	r1, [sp, #28]
 800d56c:	f7f4 fb44 	bl	8001bf8 <__aeabi_ddiv>
 800d570:	f7f5 fd2c 	bl	8002fcc <__aeabi_d2iz>
 800d574:	0004      	movs	r4, r0
 800d576:	f7f5 fd5d 	bl	8003034 <__aeabi_i2d>
 800d57a:	9a08      	ldr	r2, [sp, #32]
 800d57c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d57e:	f7f4 ff6f 	bl	8002460 <__aeabi_dmul>
 800d582:	000b      	movs	r3, r1
 800d584:	0002      	movs	r2, r0
 800d586:	9806      	ldr	r0, [sp, #24]
 800d588:	9907      	ldr	r1, [sp, #28]
 800d58a:	f7f5 f9e9 	bl	8002960 <__aeabi_dsub>
 800d58e:	0023      	movs	r3, r4
 800d590:	3330      	adds	r3, #48	; 0x30
 800d592:	7033      	strb	r3, [r6, #0]
 800d594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d596:	1c75      	adds	r5, r6, #1
 800d598:	1aeb      	subs	r3, r5, r3
 800d59a:	429f      	cmp	r7, r3
 800d59c:	d14c      	bne.n	800d638 <_dtoa_r+0x710>
 800d59e:	0002      	movs	r2, r0
 800d5a0:	000b      	movs	r3, r1
 800d5a2:	f7f4 f819 	bl	80015d8 <__aeabi_dadd>
 800d5a6:	0006      	movs	r6, r0
 800d5a8:	000f      	movs	r7, r1
 800d5aa:	0002      	movs	r2, r0
 800d5ac:	000b      	movs	r3, r1
 800d5ae:	9808      	ldr	r0, [sp, #32]
 800d5b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d5b2:	f7f2 ff5b 	bl	800046c <__aeabi_dcmplt>
 800d5b6:	2800      	cmp	r0, #0
 800d5b8:	d12c      	bne.n	800d614 <_dtoa_r+0x6ec>
 800d5ba:	9808      	ldr	r0, [sp, #32]
 800d5bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d5be:	0032      	movs	r2, r6
 800d5c0:	003b      	movs	r3, r7
 800d5c2:	f7f2 ff4d 	bl	8000460 <__aeabi_dcmpeq>
 800d5c6:	2800      	cmp	r0, #0
 800d5c8:	d001      	beq.n	800d5ce <_dtoa_r+0x6a6>
 800d5ca:	07e3      	lsls	r3, r4, #31
 800d5cc:	d422      	bmi.n	800d614 <_dtoa_r+0x6ec>
 800d5ce:	9905      	ldr	r1, [sp, #20]
 800d5d0:	9804      	ldr	r0, [sp, #16]
 800d5d2:	f000 fb55 	bl	800dc80 <_Bfree>
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	702b      	strb	r3, [r5, #0]
 800d5da:	9b03      	ldr	r3, [sp, #12]
 800d5dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d5de:	3301      	adds	r3, #1
 800d5e0:	6013      	str	r3, [r2, #0]
 800d5e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d100      	bne.n	800d5ea <_dtoa_r+0x6c2>
 800d5e8:	e275      	b.n	800dad6 <_dtoa_r+0xbae>
 800d5ea:	601d      	str	r5, [r3, #0]
 800d5ec:	e273      	b.n	800dad6 <_dtoa_r+0xbae>
 800d5ee:	46c0      	nop			; (mov r8, r8)
 800d5f0:	08010768 	.word	0x08010768
 800d5f4:	08010740 	.word	0x08010740
 800d5f8:	3ff00000 	.word	0x3ff00000
 800d5fc:	40240000 	.word	0x40240000
 800d600:	401c0000 	.word	0x401c0000
 800d604:	fcc00000 	.word	0xfcc00000
 800d608:	40140000 	.word	0x40140000
 800d60c:	7cc00000 	.word	0x7cc00000
 800d610:	3fe00000 	.word	0x3fe00000
 800d614:	9e03      	ldr	r6, [sp, #12]
 800d616:	1e6b      	subs	r3, r5, #1
 800d618:	781a      	ldrb	r2, [r3, #0]
 800d61a:	2a39      	cmp	r2, #57	; 0x39
 800d61c:	d106      	bne.n	800d62c <_dtoa_r+0x704>
 800d61e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d620:	429a      	cmp	r2, r3
 800d622:	d107      	bne.n	800d634 <_dtoa_r+0x70c>
 800d624:	2330      	movs	r3, #48	; 0x30
 800d626:	7013      	strb	r3, [r2, #0]
 800d628:	0013      	movs	r3, r2
 800d62a:	3601      	adds	r6, #1
 800d62c:	781a      	ldrb	r2, [r3, #0]
 800d62e:	3201      	adds	r2, #1
 800d630:	701a      	strb	r2, [r3, #0]
 800d632:	e78a      	b.n	800d54a <_dtoa_r+0x622>
 800d634:	001d      	movs	r5, r3
 800d636:	e7ee      	b.n	800d616 <_dtoa_r+0x6ee>
 800d638:	2200      	movs	r2, #0
 800d63a:	4bcf      	ldr	r3, [pc, #828]	; (800d978 <_dtoa_r+0xa50>)
 800d63c:	f7f4 ff10 	bl	8002460 <__aeabi_dmul>
 800d640:	2200      	movs	r2, #0
 800d642:	2300      	movs	r3, #0
 800d644:	9006      	str	r0, [sp, #24]
 800d646:	9107      	str	r1, [sp, #28]
 800d648:	002e      	movs	r6, r5
 800d64a:	f7f2 ff09 	bl	8000460 <__aeabi_dcmpeq>
 800d64e:	2800      	cmp	r0, #0
 800d650:	d100      	bne.n	800d654 <_dtoa_r+0x72c>
 800d652:	e787      	b.n	800d564 <_dtoa_r+0x63c>
 800d654:	e7bb      	b.n	800d5ce <_dtoa_r+0x6a6>
 800d656:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d658:	2a00      	cmp	r2, #0
 800d65a:	d100      	bne.n	800d65e <_dtoa_r+0x736>
 800d65c:	e087      	b.n	800d76e <_dtoa_r+0x846>
 800d65e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d660:	2a01      	cmp	r2, #1
 800d662:	dc6e      	bgt.n	800d742 <_dtoa_r+0x81a>
 800d664:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d666:	2a00      	cmp	r2, #0
 800d668:	d067      	beq.n	800d73a <_dtoa_r+0x812>
 800d66a:	4ac4      	ldr	r2, [pc, #784]	; (800d97c <_dtoa_r+0xa54>)
 800d66c:	189b      	adds	r3, r3, r2
 800d66e:	9d08      	ldr	r5, [sp, #32]
 800d670:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d672:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d674:	2101      	movs	r1, #1
 800d676:	18d2      	adds	r2, r2, r3
 800d678:	920b      	str	r2, [sp, #44]	; 0x2c
 800d67a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d67c:	9804      	ldr	r0, [sp, #16]
 800d67e:	18d3      	adds	r3, r2, r3
 800d680:	930c      	str	r3, [sp, #48]	; 0x30
 800d682:	f000 fb9b 	bl	800ddbc <__i2b>
 800d686:	0006      	movs	r6, r0
 800d688:	2c00      	cmp	r4, #0
 800d68a:	dd0e      	ble.n	800d6aa <_dtoa_r+0x782>
 800d68c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d68e:	2b00      	cmp	r3, #0
 800d690:	dd0b      	ble.n	800d6aa <_dtoa_r+0x782>
 800d692:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d694:	0023      	movs	r3, r4
 800d696:	4294      	cmp	r4, r2
 800d698:	dd00      	ble.n	800d69c <_dtoa_r+0x774>
 800d69a:	0013      	movs	r3, r2
 800d69c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d69e:	1ae4      	subs	r4, r4, r3
 800d6a0:	1ad2      	subs	r2, r2, r3
 800d6a2:	920b      	str	r2, [sp, #44]	; 0x2c
 800d6a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d6a6:	1ad3      	subs	r3, r2, r3
 800d6a8:	930c      	str	r3, [sp, #48]	; 0x30
 800d6aa:	9b08      	ldr	r3, [sp, #32]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d01e      	beq.n	800d6ee <_dtoa_r+0x7c6>
 800d6b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d05f      	beq.n	800d776 <_dtoa_r+0x84e>
 800d6b6:	2d00      	cmp	r5, #0
 800d6b8:	dd11      	ble.n	800d6de <_dtoa_r+0x7b6>
 800d6ba:	0031      	movs	r1, r6
 800d6bc:	002a      	movs	r2, r5
 800d6be:	9804      	ldr	r0, [sp, #16]
 800d6c0:	f000 fc14 	bl	800deec <__pow5mult>
 800d6c4:	9a05      	ldr	r2, [sp, #20]
 800d6c6:	0001      	movs	r1, r0
 800d6c8:	0006      	movs	r6, r0
 800d6ca:	9804      	ldr	r0, [sp, #16]
 800d6cc:	f000 fb7f 	bl	800ddce <__multiply>
 800d6d0:	9905      	ldr	r1, [sp, #20]
 800d6d2:	9010      	str	r0, [sp, #64]	; 0x40
 800d6d4:	9804      	ldr	r0, [sp, #16]
 800d6d6:	f000 fad3 	bl	800dc80 <_Bfree>
 800d6da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d6dc:	9305      	str	r3, [sp, #20]
 800d6de:	9b08      	ldr	r3, [sp, #32]
 800d6e0:	1b5a      	subs	r2, r3, r5
 800d6e2:	d004      	beq.n	800d6ee <_dtoa_r+0x7c6>
 800d6e4:	9905      	ldr	r1, [sp, #20]
 800d6e6:	9804      	ldr	r0, [sp, #16]
 800d6e8:	f000 fc00 	bl	800deec <__pow5mult>
 800d6ec:	9005      	str	r0, [sp, #20]
 800d6ee:	2101      	movs	r1, #1
 800d6f0:	9804      	ldr	r0, [sp, #16]
 800d6f2:	f000 fb63 	bl	800ddbc <__i2b>
 800d6f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d6f8:	9008      	str	r0, [sp, #32]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	dd3d      	ble.n	800d77a <_dtoa_r+0x852>
 800d6fe:	001a      	movs	r2, r3
 800d700:	0001      	movs	r1, r0
 800d702:	9804      	ldr	r0, [sp, #16]
 800d704:	f000 fbf2 	bl	800deec <__pow5mult>
 800d708:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d70a:	9008      	str	r0, [sp, #32]
 800d70c:	2500      	movs	r5, #0
 800d70e:	2b01      	cmp	r3, #1
 800d710:	dc3b      	bgt.n	800d78a <_dtoa_r+0x862>
 800d712:	2500      	movs	r5, #0
 800d714:	9b06      	ldr	r3, [sp, #24]
 800d716:	42ab      	cmp	r3, r5
 800d718:	d133      	bne.n	800d782 <_dtoa_r+0x85a>
 800d71a:	9b07      	ldr	r3, [sp, #28]
 800d71c:	031b      	lsls	r3, r3, #12
 800d71e:	42ab      	cmp	r3, r5
 800d720:	d12f      	bne.n	800d782 <_dtoa_r+0x85a>
 800d722:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d724:	9a07      	ldr	r2, [sp, #28]
 800d726:	4213      	tst	r3, r2
 800d728:	d02b      	beq.n	800d782 <_dtoa_r+0x85a>
 800d72a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d72c:	3501      	adds	r5, #1
 800d72e:	3301      	adds	r3, #1
 800d730:	930b      	str	r3, [sp, #44]	; 0x2c
 800d732:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d734:	3301      	adds	r3, #1
 800d736:	930c      	str	r3, [sp, #48]	; 0x30
 800d738:	e023      	b.n	800d782 <_dtoa_r+0x85a>
 800d73a:	2336      	movs	r3, #54	; 0x36
 800d73c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d73e:	1a9b      	subs	r3, r3, r2
 800d740:	e795      	b.n	800d66e <_dtoa_r+0x746>
 800d742:	9b08      	ldr	r3, [sp, #32]
 800d744:	1e7d      	subs	r5, r7, #1
 800d746:	42ab      	cmp	r3, r5
 800d748:	db06      	blt.n	800d758 <_dtoa_r+0x830>
 800d74a:	1b5d      	subs	r5, r3, r5
 800d74c:	2f00      	cmp	r7, #0
 800d74e:	da0b      	bge.n	800d768 <_dtoa_r+0x840>
 800d750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d752:	1bdc      	subs	r4, r3, r7
 800d754:	2300      	movs	r3, #0
 800d756:	e78c      	b.n	800d672 <_dtoa_r+0x74a>
 800d758:	9b08      	ldr	r3, [sp, #32]
 800d75a:	9508      	str	r5, [sp, #32]
 800d75c:	1aea      	subs	r2, r5, r3
 800d75e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d760:	2500      	movs	r5, #0
 800d762:	189b      	adds	r3, r3, r2
 800d764:	930f      	str	r3, [sp, #60]	; 0x3c
 800d766:	e7f1      	b.n	800d74c <_dtoa_r+0x824>
 800d768:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d76a:	003b      	movs	r3, r7
 800d76c:	e781      	b.n	800d672 <_dtoa_r+0x74a>
 800d76e:	9d08      	ldr	r5, [sp, #32]
 800d770:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d772:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800d774:	e788      	b.n	800d688 <_dtoa_r+0x760>
 800d776:	9a08      	ldr	r2, [sp, #32]
 800d778:	e7b4      	b.n	800d6e4 <_dtoa_r+0x7bc>
 800d77a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d77c:	2500      	movs	r5, #0
 800d77e:	2b01      	cmp	r3, #1
 800d780:	ddc7      	ble.n	800d712 <_dtoa_r+0x7ea>
 800d782:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d784:	2001      	movs	r0, #1
 800d786:	2b00      	cmp	r3, #0
 800d788:	d00b      	beq.n	800d7a2 <_dtoa_r+0x87a>
 800d78a:	9b08      	ldr	r3, [sp, #32]
 800d78c:	9a08      	ldr	r2, [sp, #32]
 800d78e:	691b      	ldr	r3, [r3, #16]
 800d790:	930f      	str	r3, [sp, #60]	; 0x3c
 800d792:	3303      	adds	r3, #3
 800d794:	009b      	lsls	r3, r3, #2
 800d796:	18d3      	adds	r3, r2, r3
 800d798:	6858      	ldr	r0, [r3, #4]
 800d79a:	f000 fac6 	bl	800dd2a <__hi0bits>
 800d79e:	2320      	movs	r3, #32
 800d7a0:	1a18      	subs	r0, r3, r0
 800d7a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7a4:	18c0      	adds	r0, r0, r3
 800d7a6:	231f      	movs	r3, #31
 800d7a8:	4018      	ands	r0, r3
 800d7aa:	d100      	bne.n	800d7ae <_dtoa_r+0x886>
 800d7ac:	e0ab      	b.n	800d906 <_dtoa_r+0x9de>
 800d7ae:	3301      	adds	r3, #1
 800d7b0:	1a1b      	subs	r3, r3, r0
 800d7b2:	2b04      	cmp	r3, #4
 800d7b4:	dc00      	bgt.n	800d7b8 <_dtoa_r+0x890>
 800d7b6:	e09b      	b.n	800d8f0 <_dtoa_r+0x9c8>
 800d7b8:	231c      	movs	r3, #28
 800d7ba:	1a18      	subs	r0, r3, r0
 800d7bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7be:	1824      	adds	r4, r4, r0
 800d7c0:	181b      	adds	r3, r3, r0
 800d7c2:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7c6:	181b      	adds	r3, r3, r0
 800d7c8:	930c      	str	r3, [sp, #48]	; 0x30
 800d7ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	dd05      	ble.n	800d7dc <_dtoa_r+0x8b4>
 800d7d0:	001a      	movs	r2, r3
 800d7d2:	9905      	ldr	r1, [sp, #20]
 800d7d4:	9804      	ldr	r0, [sp, #16]
 800d7d6:	f000 fbdb 	bl	800df90 <__lshift>
 800d7da:	9005      	str	r0, [sp, #20]
 800d7dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	dd05      	ble.n	800d7ee <_dtoa_r+0x8c6>
 800d7e2:	001a      	movs	r2, r3
 800d7e4:	9908      	ldr	r1, [sp, #32]
 800d7e6:	9804      	ldr	r0, [sp, #16]
 800d7e8:	f000 fbd2 	bl	800df90 <__lshift>
 800d7ec:	9008      	str	r0, [sp, #32]
 800d7ee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d100      	bne.n	800d7f6 <_dtoa_r+0x8ce>
 800d7f4:	e089      	b.n	800d90a <_dtoa_r+0x9e2>
 800d7f6:	9908      	ldr	r1, [sp, #32]
 800d7f8:	9805      	ldr	r0, [sp, #20]
 800d7fa:	f000 fc1a 	bl	800e032 <__mcmp>
 800d7fe:	2800      	cmp	r0, #0
 800d800:	db00      	blt.n	800d804 <_dtoa_r+0x8dc>
 800d802:	e082      	b.n	800d90a <_dtoa_r+0x9e2>
 800d804:	9b03      	ldr	r3, [sp, #12]
 800d806:	220a      	movs	r2, #10
 800d808:	3b01      	subs	r3, #1
 800d80a:	9303      	str	r3, [sp, #12]
 800d80c:	9905      	ldr	r1, [sp, #20]
 800d80e:	2300      	movs	r3, #0
 800d810:	9804      	ldr	r0, [sp, #16]
 800d812:	f000 fa4e 	bl	800dcb2 <__multadd>
 800d816:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d818:	9005      	str	r0, [sp, #20]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d100      	bne.n	800d820 <_dtoa_r+0x8f8>
 800d81e:	e15d      	b.n	800dadc <_dtoa_r+0xbb4>
 800d820:	2300      	movs	r3, #0
 800d822:	0031      	movs	r1, r6
 800d824:	220a      	movs	r2, #10
 800d826:	9804      	ldr	r0, [sp, #16]
 800d828:	f000 fa43 	bl	800dcb2 <__multadd>
 800d82c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d82e:	0006      	movs	r6, r0
 800d830:	2b00      	cmp	r3, #0
 800d832:	dc02      	bgt.n	800d83a <_dtoa_r+0x912>
 800d834:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d836:	2b02      	cmp	r3, #2
 800d838:	dc6d      	bgt.n	800d916 <_dtoa_r+0x9ee>
 800d83a:	2c00      	cmp	r4, #0
 800d83c:	dd05      	ble.n	800d84a <_dtoa_r+0x922>
 800d83e:	0031      	movs	r1, r6
 800d840:	0022      	movs	r2, r4
 800d842:	9804      	ldr	r0, [sp, #16]
 800d844:	f000 fba4 	bl	800df90 <__lshift>
 800d848:	0006      	movs	r6, r0
 800d84a:	0030      	movs	r0, r6
 800d84c:	2d00      	cmp	r5, #0
 800d84e:	d011      	beq.n	800d874 <_dtoa_r+0x94c>
 800d850:	6871      	ldr	r1, [r6, #4]
 800d852:	9804      	ldr	r0, [sp, #16]
 800d854:	f000 f9dc 	bl	800dc10 <_Balloc>
 800d858:	0031      	movs	r1, r6
 800d85a:	0004      	movs	r4, r0
 800d85c:	6933      	ldr	r3, [r6, #16]
 800d85e:	310c      	adds	r1, #12
 800d860:	1c9a      	adds	r2, r3, #2
 800d862:	0092      	lsls	r2, r2, #2
 800d864:	300c      	adds	r0, #12
 800d866:	f7fd fbd2 	bl	800b00e <memcpy>
 800d86a:	2201      	movs	r2, #1
 800d86c:	0021      	movs	r1, r4
 800d86e:	9804      	ldr	r0, [sp, #16]
 800d870:	f000 fb8e 	bl	800df90 <__lshift>
 800d874:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d878:	3f01      	subs	r7, #1
 800d87a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d87c:	19db      	adds	r3, r3, r7
 800d87e:	0037      	movs	r7, r6
 800d880:	0006      	movs	r6, r0
 800d882:	930f      	str	r3, [sp, #60]	; 0x3c
 800d884:	9908      	ldr	r1, [sp, #32]
 800d886:	9805      	ldr	r0, [sp, #20]
 800d888:	f7ff faca 	bl	800ce20 <quorem>
 800d88c:	0039      	movs	r1, r7
 800d88e:	900d      	str	r0, [sp, #52]	; 0x34
 800d890:	0004      	movs	r4, r0
 800d892:	9805      	ldr	r0, [sp, #20]
 800d894:	f000 fbcd 	bl	800e032 <__mcmp>
 800d898:	0032      	movs	r2, r6
 800d89a:	900e      	str	r0, [sp, #56]	; 0x38
 800d89c:	9908      	ldr	r1, [sp, #32]
 800d89e:	9804      	ldr	r0, [sp, #16]
 800d8a0:	f000 fbe0 	bl	800e064 <__mdiff>
 800d8a4:	2301      	movs	r3, #1
 800d8a6:	930c      	str	r3, [sp, #48]	; 0x30
 800d8a8:	68c3      	ldr	r3, [r0, #12]
 800d8aa:	3430      	adds	r4, #48	; 0x30
 800d8ac:	0005      	movs	r5, r0
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d104      	bne.n	800d8bc <_dtoa_r+0x994>
 800d8b2:	0001      	movs	r1, r0
 800d8b4:	9805      	ldr	r0, [sp, #20]
 800d8b6:	f000 fbbc 	bl	800e032 <__mcmp>
 800d8ba:	900c      	str	r0, [sp, #48]	; 0x30
 800d8bc:	0029      	movs	r1, r5
 800d8be:	9804      	ldr	r0, [sp, #16]
 800d8c0:	f000 f9de 	bl	800dc80 <_Bfree>
 800d8c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d8c6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800d8c8:	4313      	orrs	r3, r2
 800d8ca:	d000      	beq.n	800d8ce <_dtoa_r+0x9a6>
 800d8cc:	e089      	b.n	800d9e2 <_dtoa_r+0xaba>
 800d8ce:	9a06      	ldr	r2, [sp, #24]
 800d8d0:	3301      	adds	r3, #1
 800d8d2:	4213      	tst	r3, r2
 800d8d4:	d000      	beq.n	800d8d8 <_dtoa_r+0x9b0>
 800d8d6:	e084      	b.n	800d9e2 <_dtoa_r+0xaba>
 800d8d8:	2c39      	cmp	r4, #57	; 0x39
 800d8da:	d100      	bne.n	800d8de <_dtoa_r+0x9b6>
 800d8dc:	e0a3      	b.n	800da26 <_dtoa_r+0xafe>
 800d8de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	dd01      	ble.n	800d8e8 <_dtoa_r+0x9c0>
 800d8e4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800d8e6:	3431      	adds	r4, #49	; 0x31
 800d8e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d8ea:	1c5d      	adds	r5, r3, #1
 800d8ec:	701c      	strb	r4, [r3, #0]
 800d8ee:	e027      	b.n	800d940 <_dtoa_r+0xa18>
 800d8f0:	2b04      	cmp	r3, #4
 800d8f2:	d100      	bne.n	800d8f6 <_dtoa_r+0x9ce>
 800d8f4:	e769      	b.n	800d7ca <_dtoa_r+0x8a2>
 800d8f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d8f8:	331c      	adds	r3, #28
 800d8fa:	18d2      	adds	r2, r2, r3
 800d8fc:	920b      	str	r2, [sp, #44]	; 0x2c
 800d8fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d900:	18e4      	adds	r4, r4, r3
 800d902:	18d3      	adds	r3, r2, r3
 800d904:	e760      	b.n	800d7c8 <_dtoa_r+0x8a0>
 800d906:	0003      	movs	r3, r0
 800d908:	e7f5      	b.n	800d8f6 <_dtoa_r+0x9ce>
 800d90a:	2f00      	cmp	r7, #0
 800d90c:	dc3c      	bgt.n	800d988 <_dtoa_r+0xa60>
 800d90e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d910:	2b02      	cmp	r3, #2
 800d912:	dd39      	ble.n	800d988 <_dtoa_r+0xa60>
 800d914:	970d      	str	r7, [sp, #52]	; 0x34
 800d916:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d10c      	bne.n	800d936 <_dtoa_r+0xa0e>
 800d91c:	9908      	ldr	r1, [sp, #32]
 800d91e:	2205      	movs	r2, #5
 800d920:	9804      	ldr	r0, [sp, #16]
 800d922:	f000 f9c6 	bl	800dcb2 <__multadd>
 800d926:	9008      	str	r0, [sp, #32]
 800d928:	0001      	movs	r1, r0
 800d92a:	9805      	ldr	r0, [sp, #20]
 800d92c:	f000 fb81 	bl	800e032 <__mcmp>
 800d930:	2800      	cmp	r0, #0
 800d932:	dd00      	ble.n	800d936 <_dtoa_r+0xa0e>
 800d934:	e55a      	b.n	800d3ec <_dtoa_r+0x4c4>
 800d936:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800d938:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d93a:	43db      	mvns	r3, r3
 800d93c:	9303      	str	r3, [sp, #12]
 800d93e:	2700      	movs	r7, #0
 800d940:	9908      	ldr	r1, [sp, #32]
 800d942:	9804      	ldr	r0, [sp, #16]
 800d944:	f000 f99c 	bl	800dc80 <_Bfree>
 800d948:	2e00      	cmp	r6, #0
 800d94a:	d100      	bne.n	800d94e <_dtoa_r+0xa26>
 800d94c:	e63f      	b.n	800d5ce <_dtoa_r+0x6a6>
 800d94e:	2f00      	cmp	r7, #0
 800d950:	d005      	beq.n	800d95e <_dtoa_r+0xa36>
 800d952:	42b7      	cmp	r7, r6
 800d954:	d003      	beq.n	800d95e <_dtoa_r+0xa36>
 800d956:	0039      	movs	r1, r7
 800d958:	9804      	ldr	r0, [sp, #16]
 800d95a:	f000 f991 	bl	800dc80 <_Bfree>
 800d95e:	0031      	movs	r1, r6
 800d960:	9804      	ldr	r0, [sp, #16]
 800d962:	f000 f98d 	bl	800dc80 <_Bfree>
 800d966:	e632      	b.n	800d5ce <_dtoa_r+0x6a6>
 800d968:	9508      	str	r5, [sp, #32]
 800d96a:	002e      	movs	r6, r5
 800d96c:	e7e3      	b.n	800d936 <_dtoa_r+0xa0e>
 800d96e:	2300      	movs	r3, #0
 800d970:	9308      	str	r3, [sp, #32]
 800d972:	001e      	movs	r6, r3
 800d974:	e7df      	b.n	800d936 <_dtoa_r+0xa0e>
 800d976:	46c0      	nop			; (mov r8, r8)
 800d978:	40240000 	.word	0x40240000
 800d97c:	00000433 	.word	0x00000433
 800d980:	9603      	str	r6, [sp, #12]
 800d982:	9508      	str	r5, [sp, #32]
 800d984:	002e      	movs	r6, r5
 800d986:	e531      	b.n	800d3ec <_dtoa_r+0x4c4>
 800d988:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d98a:	970d      	str	r7, [sp, #52]	; 0x34
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d000      	beq.n	800d992 <_dtoa_r+0xa6a>
 800d990:	e753      	b.n	800d83a <_dtoa_r+0x912>
 800d992:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d994:	9908      	ldr	r1, [sp, #32]
 800d996:	9805      	ldr	r0, [sp, #20]
 800d998:	f7ff fa42 	bl	800ce20 <quorem>
 800d99c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d99e:	3030      	adds	r0, #48	; 0x30
 800d9a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d9a2:	7028      	strb	r0, [r5, #0]
 800d9a4:	3501      	adds	r5, #1
 800d9a6:	0004      	movs	r4, r0
 800d9a8:	1aeb      	subs	r3, r5, r3
 800d9aa:	429a      	cmp	r2, r3
 800d9ac:	dc78      	bgt.n	800daa0 <_dtoa_r+0xb78>
 800d9ae:	1e15      	subs	r5, r2, #0
 800d9b0:	dc00      	bgt.n	800d9b4 <_dtoa_r+0xa8c>
 800d9b2:	2501      	movs	r5, #1
 800d9b4:	2700      	movs	r7, #0
 800d9b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9b8:	195d      	adds	r5, r3, r5
 800d9ba:	9905      	ldr	r1, [sp, #20]
 800d9bc:	2201      	movs	r2, #1
 800d9be:	9804      	ldr	r0, [sp, #16]
 800d9c0:	f000 fae6 	bl	800df90 <__lshift>
 800d9c4:	9908      	ldr	r1, [sp, #32]
 800d9c6:	9005      	str	r0, [sp, #20]
 800d9c8:	f000 fb33 	bl	800e032 <__mcmp>
 800d9cc:	2800      	cmp	r0, #0
 800d9ce:	dc2f      	bgt.n	800da30 <_dtoa_r+0xb08>
 800d9d0:	d101      	bne.n	800d9d6 <_dtoa_r+0xaae>
 800d9d2:	07e3      	lsls	r3, r4, #31
 800d9d4:	d42c      	bmi.n	800da30 <_dtoa_r+0xb08>
 800d9d6:	1e6b      	subs	r3, r5, #1
 800d9d8:	781a      	ldrb	r2, [r3, #0]
 800d9da:	2a30      	cmp	r2, #48	; 0x30
 800d9dc:	d1b0      	bne.n	800d940 <_dtoa_r+0xa18>
 800d9de:	001d      	movs	r5, r3
 800d9e0:	e7f9      	b.n	800d9d6 <_dtoa_r+0xaae>
 800d9e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	db07      	blt.n	800d9f8 <_dtoa_r+0xad0>
 800d9e8:	001d      	movs	r5, r3
 800d9ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d9ec:	431d      	orrs	r5, r3
 800d9ee:	d126      	bne.n	800da3e <_dtoa_r+0xb16>
 800d9f0:	2301      	movs	r3, #1
 800d9f2:	9a06      	ldr	r2, [sp, #24]
 800d9f4:	4213      	tst	r3, r2
 800d9f6:	d122      	bne.n	800da3e <_dtoa_r+0xb16>
 800d9f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	dc00      	bgt.n	800da00 <_dtoa_r+0xad8>
 800d9fe:	e773      	b.n	800d8e8 <_dtoa_r+0x9c0>
 800da00:	9905      	ldr	r1, [sp, #20]
 800da02:	2201      	movs	r2, #1
 800da04:	9804      	ldr	r0, [sp, #16]
 800da06:	f000 fac3 	bl	800df90 <__lshift>
 800da0a:	9908      	ldr	r1, [sp, #32]
 800da0c:	9005      	str	r0, [sp, #20]
 800da0e:	f000 fb10 	bl	800e032 <__mcmp>
 800da12:	2800      	cmp	r0, #0
 800da14:	dc04      	bgt.n	800da20 <_dtoa_r+0xaf8>
 800da16:	d000      	beq.n	800da1a <_dtoa_r+0xaf2>
 800da18:	e766      	b.n	800d8e8 <_dtoa_r+0x9c0>
 800da1a:	07e3      	lsls	r3, r4, #31
 800da1c:	d400      	bmi.n	800da20 <_dtoa_r+0xaf8>
 800da1e:	e763      	b.n	800d8e8 <_dtoa_r+0x9c0>
 800da20:	2c39      	cmp	r4, #57	; 0x39
 800da22:	d000      	beq.n	800da26 <_dtoa_r+0xafe>
 800da24:	e75e      	b.n	800d8e4 <_dtoa_r+0x9bc>
 800da26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800da2a:	1c5d      	adds	r5, r3, #1
 800da2c:	2339      	movs	r3, #57	; 0x39
 800da2e:	7013      	strb	r3, [r2, #0]
 800da30:	1e6b      	subs	r3, r5, #1
 800da32:	781a      	ldrb	r2, [r3, #0]
 800da34:	2a39      	cmp	r2, #57	; 0x39
 800da36:	d03b      	beq.n	800dab0 <_dtoa_r+0xb88>
 800da38:	3201      	adds	r2, #1
 800da3a:	701a      	strb	r2, [r3, #0]
 800da3c:	e780      	b.n	800d940 <_dtoa_r+0xa18>
 800da3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da40:	3301      	adds	r3, #1
 800da42:	930d      	str	r3, [sp, #52]	; 0x34
 800da44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800da46:	2b00      	cmp	r3, #0
 800da48:	dd05      	ble.n	800da56 <_dtoa_r+0xb2e>
 800da4a:	2c39      	cmp	r4, #57	; 0x39
 800da4c:	d0eb      	beq.n	800da26 <_dtoa_r+0xafe>
 800da4e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800da50:	3401      	adds	r4, #1
 800da52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da54:	e74a      	b.n	800d8ec <_dtoa_r+0x9c4>
 800da56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800da5a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800da5c:	701c      	strb	r4, [r3, #0]
 800da5e:	4293      	cmp	r3, r2
 800da60:	d0ab      	beq.n	800d9ba <_dtoa_r+0xa92>
 800da62:	2300      	movs	r3, #0
 800da64:	220a      	movs	r2, #10
 800da66:	9905      	ldr	r1, [sp, #20]
 800da68:	9804      	ldr	r0, [sp, #16]
 800da6a:	f000 f922 	bl	800dcb2 <__multadd>
 800da6e:	2300      	movs	r3, #0
 800da70:	9005      	str	r0, [sp, #20]
 800da72:	220a      	movs	r2, #10
 800da74:	0039      	movs	r1, r7
 800da76:	9804      	ldr	r0, [sp, #16]
 800da78:	42b7      	cmp	r7, r6
 800da7a:	d106      	bne.n	800da8a <_dtoa_r+0xb62>
 800da7c:	f000 f919 	bl	800dcb2 <__multadd>
 800da80:	0007      	movs	r7, r0
 800da82:	0006      	movs	r6, r0
 800da84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da86:	930b      	str	r3, [sp, #44]	; 0x2c
 800da88:	e6fc      	b.n	800d884 <_dtoa_r+0x95c>
 800da8a:	f000 f912 	bl	800dcb2 <__multadd>
 800da8e:	0031      	movs	r1, r6
 800da90:	0007      	movs	r7, r0
 800da92:	2300      	movs	r3, #0
 800da94:	220a      	movs	r2, #10
 800da96:	9804      	ldr	r0, [sp, #16]
 800da98:	f000 f90b 	bl	800dcb2 <__multadd>
 800da9c:	0006      	movs	r6, r0
 800da9e:	e7f1      	b.n	800da84 <_dtoa_r+0xb5c>
 800daa0:	2300      	movs	r3, #0
 800daa2:	220a      	movs	r2, #10
 800daa4:	9905      	ldr	r1, [sp, #20]
 800daa6:	9804      	ldr	r0, [sp, #16]
 800daa8:	f000 f903 	bl	800dcb2 <__multadd>
 800daac:	9005      	str	r0, [sp, #20]
 800daae:	e771      	b.n	800d994 <_dtoa_r+0xa6c>
 800dab0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dab2:	429a      	cmp	r2, r3
 800dab4:	d105      	bne.n	800dac2 <_dtoa_r+0xb9a>
 800dab6:	9b03      	ldr	r3, [sp, #12]
 800dab8:	3301      	adds	r3, #1
 800daba:	9303      	str	r3, [sp, #12]
 800dabc:	2331      	movs	r3, #49	; 0x31
 800dabe:	7013      	strb	r3, [r2, #0]
 800dac0:	e73e      	b.n	800d940 <_dtoa_r+0xa18>
 800dac2:	001d      	movs	r5, r3
 800dac4:	e7b4      	b.n	800da30 <_dtoa_r+0xb08>
 800dac6:	4b0a      	ldr	r3, [pc, #40]	; (800daf0 <_dtoa_r+0xbc8>)
 800dac8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800daca:	930a      	str	r3, [sp, #40]	; 0x28
 800dacc:	4b09      	ldr	r3, [pc, #36]	; (800daf4 <_dtoa_r+0xbcc>)
 800dace:	2a00      	cmp	r2, #0
 800dad0:	d001      	beq.n	800dad6 <_dtoa_r+0xbae>
 800dad2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800dad4:	6013      	str	r3, [r2, #0]
 800dad6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dad8:	b01d      	add	sp, #116	; 0x74
 800dada:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dadc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dade:	2b00      	cmp	r3, #0
 800dae0:	dd00      	ble.n	800dae4 <_dtoa_r+0xbbc>
 800dae2:	e756      	b.n	800d992 <_dtoa_r+0xa6a>
 800dae4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dae6:	2b02      	cmp	r3, #2
 800dae8:	dc00      	bgt.n	800daec <_dtoa_r+0xbc4>
 800daea:	e752      	b.n	800d992 <_dtoa_r+0xa6a>
 800daec:	e713      	b.n	800d916 <_dtoa_r+0x9ee>
 800daee:	46c0      	nop			; (mov r8, r8)
 800daf0:	08010728 	.word	0x08010728
 800daf4:	08010730 	.word	0x08010730

0800daf8 <__sflags>:
 800daf8:	780b      	ldrb	r3, [r1, #0]
 800dafa:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dafc:	2b72      	cmp	r3, #114	; 0x72
 800dafe:	d019      	beq.n	800db34 <__sflags+0x3c>
 800db00:	2b77      	cmp	r3, #119	; 0x77
 800db02:	d007      	beq.n	800db14 <__sflags+0x1c>
 800db04:	2b61      	cmp	r3, #97	; 0x61
 800db06:	d119      	bne.n	800db3c <__sflags+0x44>
 800db08:	2482      	movs	r4, #130	; 0x82
 800db0a:	2084      	movs	r0, #132	; 0x84
 800db0c:	00a4      	lsls	r4, r4, #2
 800db0e:	2301      	movs	r3, #1
 800db10:	0040      	lsls	r0, r0, #1
 800db12:	e003      	b.n	800db1c <__sflags+0x24>
 800db14:	24c0      	movs	r4, #192	; 0xc0
 800db16:	2301      	movs	r3, #1
 800db18:	2008      	movs	r0, #8
 800db1a:	00e4      	lsls	r4, r4, #3
 800db1c:	2510      	movs	r5, #16
 800db1e:	2680      	movs	r6, #128	; 0x80
 800db20:	271c      	movs	r7, #28
 800db22:	46ac      	mov	ip, r5
 800db24:	0136      	lsls	r6, r6, #4
 800db26:	3101      	adds	r1, #1
 800db28:	780d      	ldrb	r5, [r1, #0]
 800db2a:	2d00      	cmp	r5, #0
 800db2c:	d10a      	bne.n	800db44 <__sflags+0x4c>
 800db2e:	4323      	orrs	r3, r4
 800db30:	6013      	str	r3, [r2, #0]
 800db32:	e006      	b.n	800db42 <__sflags+0x4a>
 800db34:	2400      	movs	r4, #0
 800db36:	2004      	movs	r0, #4
 800db38:	0023      	movs	r3, r4
 800db3a:	e7ef      	b.n	800db1c <__sflags+0x24>
 800db3c:	2316      	movs	r3, #22
 800db3e:	6003      	str	r3, [r0, #0]
 800db40:	2000      	movs	r0, #0
 800db42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db44:	2d62      	cmp	r5, #98	; 0x62
 800db46:	d00b      	beq.n	800db60 <__sflags+0x68>
 800db48:	2d78      	cmp	r5, #120	; 0x78
 800db4a:	d00c      	beq.n	800db66 <__sflags+0x6e>
 800db4c:	2d2b      	cmp	r5, #43	; 0x2b
 800db4e:	d1ea      	bne.n	800db26 <__sflags+0x2e>
 800db50:	4665      	mov	r5, ip
 800db52:	43b8      	bics	r0, r7
 800db54:	4328      	orrs	r0, r5
 800db56:	2503      	movs	r5, #3
 800db58:	43ab      	bics	r3, r5
 800db5a:	3d01      	subs	r5, #1
 800db5c:	432b      	orrs	r3, r5
 800db5e:	e7e2      	b.n	800db26 <__sflags+0x2e>
 800db60:	2580      	movs	r5, #128	; 0x80
 800db62:	026d      	lsls	r5, r5, #9
 800db64:	e7fa      	b.n	800db5c <__sflags+0x64>
 800db66:	4333      	orrs	r3, r6
 800db68:	e7dd      	b.n	800db26 <__sflags+0x2e>
	...

0800db6c <_isatty_r>:
 800db6c:	2300      	movs	r3, #0
 800db6e:	b570      	push	{r4, r5, r6, lr}
 800db70:	4c06      	ldr	r4, [pc, #24]	; (800db8c <_isatty_r+0x20>)
 800db72:	0005      	movs	r5, r0
 800db74:	0008      	movs	r0, r1
 800db76:	6023      	str	r3, [r4, #0]
 800db78:	f7f7 ffda 	bl	8005b30 <_isatty>
 800db7c:	1c43      	adds	r3, r0, #1
 800db7e:	d103      	bne.n	800db88 <_isatty_r+0x1c>
 800db80:	6823      	ldr	r3, [r4, #0]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d000      	beq.n	800db88 <_isatty_r+0x1c>
 800db86:	602b      	str	r3, [r5, #0]
 800db88:	bd70      	pop	{r4, r5, r6, pc}
 800db8a:	46c0      	nop			; (mov r8, r8)
 800db8c:	200010d4 	.word	0x200010d4

0800db90 <__locale_mb_cur_max>:
 800db90:	4b04      	ldr	r3, [pc, #16]	; (800dba4 <__locale_mb_cur_max+0x14>)
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	6a1b      	ldr	r3, [r3, #32]
 800db96:	2b00      	cmp	r3, #0
 800db98:	d100      	bne.n	800db9c <__locale_mb_cur_max+0xc>
 800db9a:	4b03      	ldr	r3, [pc, #12]	; (800dba8 <__locale_mb_cur_max+0x18>)
 800db9c:	2294      	movs	r2, #148	; 0x94
 800db9e:	0052      	lsls	r2, r2, #1
 800dba0:	5c98      	ldrb	r0, [r3, r2]
 800dba2:	4770      	bx	lr
 800dba4:	200001d8 	.word	0x200001d8
 800dba8:	200006e0 	.word	0x200006e0

0800dbac <_localeconv_r>:
 800dbac:	4b03      	ldr	r3, [pc, #12]	; (800dbbc <_localeconv_r+0x10>)
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	6a18      	ldr	r0, [r3, #32]
 800dbb2:	2800      	cmp	r0, #0
 800dbb4:	d100      	bne.n	800dbb8 <_localeconv_r+0xc>
 800dbb6:	4802      	ldr	r0, [pc, #8]	; (800dbc0 <_localeconv_r+0x14>)
 800dbb8:	30f0      	adds	r0, #240	; 0xf0
 800dbba:	4770      	bx	lr
 800dbbc:	200001d8 	.word	0x200001d8
 800dbc0:	200006e0 	.word	0x200006e0

0800dbc4 <_lseek_r>:
 800dbc4:	b570      	push	{r4, r5, r6, lr}
 800dbc6:	0005      	movs	r5, r0
 800dbc8:	0008      	movs	r0, r1
 800dbca:	0011      	movs	r1, r2
 800dbcc:	2200      	movs	r2, #0
 800dbce:	4c06      	ldr	r4, [pc, #24]	; (800dbe8 <_lseek_r+0x24>)
 800dbd0:	6022      	str	r2, [r4, #0]
 800dbd2:	001a      	movs	r2, r3
 800dbd4:	f7f7 ffce 	bl	8005b74 <_lseek>
 800dbd8:	1c43      	adds	r3, r0, #1
 800dbda:	d103      	bne.n	800dbe4 <_lseek_r+0x20>
 800dbdc:	6823      	ldr	r3, [r4, #0]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d000      	beq.n	800dbe4 <_lseek_r+0x20>
 800dbe2:	602b      	str	r3, [r5, #0]
 800dbe4:	bd70      	pop	{r4, r5, r6, pc}
 800dbe6:	46c0      	nop			; (mov r8, r8)
 800dbe8:	200010d4 	.word	0x200010d4

0800dbec <__ascii_mbtowc>:
 800dbec:	b082      	sub	sp, #8
 800dbee:	2900      	cmp	r1, #0
 800dbf0:	d100      	bne.n	800dbf4 <__ascii_mbtowc+0x8>
 800dbf2:	a901      	add	r1, sp, #4
 800dbf4:	1e10      	subs	r0, r2, #0
 800dbf6:	d006      	beq.n	800dc06 <__ascii_mbtowc+0x1a>
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d006      	beq.n	800dc0a <__ascii_mbtowc+0x1e>
 800dbfc:	7813      	ldrb	r3, [r2, #0]
 800dbfe:	600b      	str	r3, [r1, #0]
 800dc00:	7810      	ldrb	r0, [r2, #0]
 800dc02:	1e43      	subs	r3, r0, #1
 800dc04:	4198      	sbcs	r0, r3
 800dc06:	b002      	add	sp, #8
 800dc08:	4770      	bx	lr
 800dc0a:	2002      	movs	r0, #2
 800dc0c:	4240      	negs	r0, r0
 800dc0e:	e7fa      	b.n	800dc06 <__ascii_mbtowc+0x1a>

0800dc10 <_Balloc>:
 800dc10:	b570      	push	{r4, r5, r6, lr}
 800dc12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dc14:	0004      	movs	r4, r0
 800dc16:	000d      	movs	r5, r1
 800dc18:	2e00      	cmp	r6, #0
 800dc1a:	d107      	bne.n	800dc2c <_Balloc+0x1c>
 800dc1c:	2010      	movs	r0, #16
 800dc1e:	f7fc ffd3 	bl	800abc8 <malloc>
 800dc22:	6260      	str	r0, [r4, #36]	; 0x24
 800dc24:	6046      	str	r6, [r0, #4]
 800dc26:	6086      	str	r6, [r0, #8]
 800dc28:	6006      	str	r6, [r0, #0]
 800dc2a:	60c6      	str	r6, [r0, #12]
 800dc2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800dc2e:	68f3      	ldr	r3, [r6, #12]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d013      	beq.n	800dc5c <_Balloc+0x4c>
 800dc34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc36:	00aa      	lsls	r2, r5, #2
 800dc38:	68db      	ldr	r3, [r3, #12]
 800dc3a:	189b      	adds	r3, r3, r2
 800dc3c:	6818      	ldr	r0, [r3, #0]
 800dc3e:	2800      	cmp	r0, #0
 800dc40:	d118      	bne.n	800dc74 <_Balloc+0x64>
 800dc42:	2101      	movs	r1, #1
 800dc44:	000e      	movs	r6, r1
 800dc46:	40ae      	lsls	r6, r5
 800dc48:	1d72      	adds	r2, r6, #5
 800dc4a:	0092      	lsls	r2, r2, #2
 800dc4c:	0020      	movs	r0, r4
 800dc4e:	f001 fb8e 	bl	800f36e <_calloc_r>
 800dc52:	2800      	cmp	r0, #0
 800dc54:	d00c      	beq.n	800dc70 <_Balloc+0x60>
 800dc56:	6045      	str	r5, [r0, #4]
 800dc58:	6086      	str	r6, [r0, #8]
 800dc5a:	e00d      	b.n	800dc78 <_Balloc+0x68>
 800dc5c:	2221      	movs	r2, #33	; 0x21
 800dc5e:	2104      	movs	r1, #4
 800dc60:	0020      	movs	r0, r4
 800dc62:	f001 fb84 	bl	800f36e <_calloc_r>
 800dc66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc68:	60f0      	str	r0, [r6, #12]
 800dc6a:	68db      	ldr	r3, [r3, #12]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d1e1      	bne.n	800dc34 <_Balloc+0x24>
 800dc70:	2000      	movs	r0, #0
 800dc72:	bd70      	pop	{r4, r5, r6, pc}
 800dc74:	6802      	ldr	r2, [r0, #0]
 800dc76:	601a      	str	r2, [r3, #0]
 800dc78:	2300      	movs	r3, #0
 800dc7a:	6103      	str	r3, [r0, #16]
 800dc7c:	60c3      	str	r3, [r0, #12]
 800dc7e:	e7f8      	b.n	800dc72 <_Balloc+0x62>

0800dc80 <_Bfree>:
 800dc80:	b570      	push	{r4, r5, r6, lr}
 800dc82:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800dc84:	0006      	movs	r6, r0
 800dc86:	000d      	movs	r5, r1
 800dc88:	2c00      	cmp	r4, #0
 800dc8a:	d107      	bne.n	800dc9c <_Bfree+0x1c>
 800dc8c:	2010      	movs	r0, #16
 800dc8e:	f7fc ff9b 	bl	800abc8 <malloc>
 800dc92:	6270      	str	r0, [r6, #36]	; 0x24
 800dc94:	6044      	str	r4, [r0, #4]
 800dc96:	6084      	str	r4, [r0, #8]
 800dc98:	6004      	str	r4, [r0, #0]
 800dc9a:	60c4      	str	r4, [r0, #12]
 800dc9c:	2d00      	cmp	r5, #0
 800dc9e:	d007      	beq.n	800dcb0 <_Bfree+0x30>
 800dca0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800dca2:	686a      	ldr	r2, [r5, #4]
 800dca4:	68db      	ldr	r3, [r3, #12]
 800dca6:	0092      	lsls	r2, r2, #2
 800dca8:	189b      	adds	r3, r3, r2
 800dcaa:	681a      	ldr	r2, [r3, #0]
 800dcac:	602a      	str	r2, [r5, #0]
 800dcae:	601d      	str	r5, [r3, #0]
 800dcb0:	bd70      	pop	{r4, r5, r6, pc}

0800dcb2 <__multadd>:
 800dcb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dcb4:	001e      	movs	r6, r3
 800dcb6:	2314      	movs	r3, #20
 800dcb8:	469c      	mov	ip, r3
 800dcba:	0007      	movs	r7, r0
 800dcbc:	000c      	movs	r4, r1
 800dcbe:	2000      	movs	r0, #0
 800dcc0:	690d      	ldr	r5, [r1, #16]
 800dcc2:	448c      	add	ip, r1
 800dcc4:	4663      	mov	r3, ip
 800dcc6:	8819      	ldrh	r1, [r3, #0]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	4351      	muls	r1, r2
 800dccc:	0c1b      	lsrs	r3, r3, #16
 800dcce:	4353      	muls	r3, r2
 800dcd0:	1989      	adds	r1, r1, r6
 800dcd2:	0c0e      	lsrs	r6, r1, #16
 800dcd4:	199b      	adds	r3, r3, r6
 800dcd6:	b289      	uxth	r1, r1
 800dcd8:	0c1e      	lsrs	r6, r3, #16
 800dcda:	041b      	lsls	r3, r3, #16
 800dcdc:	185b      	adds	r3, r3, r1
 800dcde:	4661      	mov	r1, ip
 800dce0:	3001      	adds	r0, #1
 800dce2:	c108      	stmia	r1!, {r3}
 800dce4:	468c      	mov	ip, r1
 800dce6:	4285      	cmp	r5, r0
 800dce8:	dcec      	bgt.n	800dcc4 <__multadd+0x12>
 800dcea:	2e00      	cmp	r6, #0
 800dcec:	d01b      	beq.n	800dd26 <__multadd+0x74>
 800dcee:	68a3      	ldr	r3, [r4, #8]
 800dcf0:	429d      	cmp	r5, r3
 800dcf2:	db12      	blt.n	800dd1a <__multadd+0x68>
 800dcf4:	6863      	ldr	r3, [r4, #4]
 800dcf6:	0038      	movs	r0, r7
 800dcf8:	1c59      	adds	r1, r3, #1
 800dcfa:	f7ff ff89 	bl	800dc10 <_Balloc>
 800dcfe:	0021      	movs	r1, r4
 800dd00:	6923      	ldr	r3, [r4, #16]
 800dd02:	9001      	str	r0, [sp, #4]
 800dd04:	1c9a      	adds	r2, r3, #2
 800dd06:	0092      	lsls	r2, r2, #2
 800dd08:	310c      	adds	r1, #12
 800dd0a:	300c      	adds	r0, #12
 800dd0c:	f7fd f97f 	bl	800b00e <memcpy>
 800dd10:	0021      	movs	r1, r4
 800dd12:	0038      	movs	r0, r7
 800dd14:	f7ff ffb4 	bl	800dc80 <_Bfree>
 800dd18:	9c01      	ldr	r4, [sp, #4]
 800dd1a:	1d2b      	adds	r3, r5, #4
 800dd1c:	009b      	lsls	r3, r3, #2
 800dd1e:	18e3      	adds	r3, r4, r3
 800dd20:	3501      	adds	r5, #1
 800dd22:	605e      	str	r6, [r3, #4]
 800dd24:	6125      	str	r5, [r4, #16]
 800dd26:	0020      	movs	r0, r4
 800dd28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800dd2a <__hi0bits>:
 800dd2a:	0003      	movs	r3, r0
 800dd2c:	0c02      	lsrs	r2, r0, #16
 800dd2e:	2000      	movs	r0, #0
 800dd30:	4282      	cmp	r2, r0
 800dd32:	d101      	bne.n	800dd38 <__hi0bits+0xe>
 800dd34:	041b      	lsls	r3, r3, #16
 800dd36:	3010      	adds	r0, #16
 800dd38:	0e1a      	lsrs	r2, r3, #24
 800dd3a:	d101      	bne.n	800dd40 <__hi0bits+0x16>
 800dd3c:	3008      	adds	r0, #8
 800dd3e:	021b      	lsls	r3, r3, #8
 800dd40:	0f1a      	lsrs	r2, r3, #28
 800dd42:	d101      	bne.n	800dd48 <__hi0bits+0x1e>
 800dd44:	3004      	adds	r0, #4
 800dd46:	011b      	lsls	r3, r3, #4
 800dd48:	0f9a      	lsrs	r2, r3, #30
 800dd4a:	d101      	bne.n	800dd50 <__hi0bits+0x26>
 800dd4c:	3002      	adds	r0, #2
 800dd4e:	009b      	lsls	r3, r3, #2
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	db03      	blt.n	800dd5c <__hi0bits+0x32>
 800dd54:	3001      	adds	r0, #1
 800dd56:	005b      	lsls	r3, r3, #1
 800dd58:	d400      	bmi.n	800dd5c <__hi0bits+0x32>
 800dd5a:	2020      	movs	r0, #32
 800dd5c:	4770      	bx	lr

0800dd5e <__lo0bits>:
 800dd5e:	2207      	movs	r2, #7
 800dd60:	6803      	ldr	r3, [r0, #0]
 800dd62:	b510      	push	{r4, lr}
 800dd64:	0001      	movs	r1, r0
 800dd66:	401a      	ands	r2, r3
 800dd68:	d00d      	beq.n	800dd86 <__lo0bits+0x28>
 800dd6a:	2401      	movs	r4, #1
 800dd6c:	2000      	movs	r0, #0
 800dd6e:	4223      	tst	r3, r4
 800dd70:	d105      	bne.n	800dd7e <__lo0bits+0x20>
 800dd72:	3002      	adds	r0, #2
 800dd74:	4203      	tst	r3, r0
 800dd76:	d003      	beq.n	800dd80 <__lo0bits+0x22>
 800dd78:	40e3      	lsrs	r3, r4
 800dd7a:	0020      	movs	r0, r4
 800dd7c:	600b      	str	r3, [r1, #0]
 800dd7e:	bd10      	pop	{r4, pc}
 800dd80:	089b      	lsrs	r3, r3, #2
 800dd82:	600b      	str	r3, [r1, #0]
 800dd84:	e7fb      	b.n	800dd7e <__lo0bits+0x20>
 800dd86:	b29c      	uxth	r4, r3
 800dd88:	0010      	movs	r0, r2
 800dd8a:	2c00      	cmp	r4, #0
 800dd8c:	d101      	bne.n	800dd92 <__lo0bits+0x34>
 800dd8e:	2010      	movs	r0, #16
 800dd90:	0c1b      	lsrs	r3, r3, #16
 800dd92:	b2da      	uxtb	r2, r3
 800dd94:	2a00      	cmp	r2, #0
 800dd96:	d101      	bne.n	800dd9c <__lo0bits+0x3e>
 800dd98:	3008      	adds	r0, #8
 800dd9a:	0a1b      	lsrs	r3, r3, #8
 800dd9c:	071a      	lsls	r2, r3, #28
 800dd9e:	d101      	bne.n	800dda4 <__lo0bits+0x46>
 800dda0:	3004      	adds	r0, #4
 800dda2:	091b      	lsrs	r3, r3, #4
 800dda4:	079a      	lsls	r2, r3, #30
 800dda6:	d101      	bne.n	800ddac <__lo0bits+0x4e>
 800dda8:	3002      	adds	r0, #2
 800ddaa:	089b      	lsrs	r3, r3, #2
 800ddac:	07da      	lsls	r2, r3, #31
 800ddae:	d4e8      	bmi.n	800dd82 <__lo0bits+0x24>
 800ddb0:	085b      	lsrs	r3, r3, #1
 800ddb2:	d001      	beq.n	800ddb8 <__lo0bits+0x5a>
 800ddb4:	3001      	adds	r0, #1
 800ddb6:	e7e4      	b.n	800dd82 <__lo0bits+0x24>
 800ddb8:	2020      	movs	r0, #32
 800ddba:	e7e0      	b.n	800dd7e <__lo0bits+0x20>

0800ddbc <__i2b>:
 800ddbc:	b510      	push	{r4, lr}
 800ddbe:	000c      	movs	r4, r1
 800ddc0:	2101      	movs	r1, #1
 800ddc2:	f7ff ff25 	bl	800dc10 <_Balloc>
 800ddc6:	2301      	movs	r3, #1
 800ddc8:	6144      	str	r4, [r0, #20]
 800ddca:	6103      	str	r3, [r0, #16]
 800ddcc:	bd10      	pop	{r4, pc}

0800ddce <__multiply>:
 800ddce:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ddd0:	690b      	ldr	r3, [r1, #16]
 800ddd2:	0015      	movs	r5, r2
 800ddd4:	6912      	ldr	r2, [r2, #16]
 800ddd6:	b089      	sub	sp, #36	; 0x24
 800ddd8:	000c      	movs	r4, r1
 800ddda:	4293      	cmp	r3, r2
 800dddc:	da01      	bge.n	800dde2 <__multiply+0x14>
 800ddde:	002c      	movs	r4, r5
 800dde0:	000d      	movs	r5, r1
 800dde2:	6927      	ldr	r7, [r4, #16]
 800dde4:	692e      	ldr	r6, [r5, #16]
 800dde6:	68a2      	ldr	r2, [r4, #8]
 800dde8:	19bb      	adds	r3, r7, r6
 800ddea:	6861      	ldr	r1, [r4, #4]
 800ddec:	9301      	str	r3, [sp, #4]
 800ddee:	4293      	cmp	r3, r2
 800ddf0:	dd00      	ble.n	800ddf4 <__multiply+0x26>
 800ddf2:	3101      	adds	r1, #1
 800ddf4:	f7ff ff0c 	bl	800dc10 <_Balloc>
 800ddf8:	0003      	movs	r3, r0
 800ddfa:	3314      	adds	r3, #20
 800ddfc:	9300      	str	r3, [sp, #0]
 800ddfe:	9a00      	ldr	r2, [sp, #0]
 800de00:	19bb      	adds	r3, r7, r6
 800de02:	4694      	mov	ip, r2
 800de04:	009b      	lsls	r3, r3, #2
 800de06:	449c      	add	ip, r3
 800de08:	0013      	movs	r3, r2
 800de0a:	2200      	movs	r2, #0
 800de0c:	9004      	str	r0, [sp, #16]
 800de0e:	4563      	cmp	r3, ip
 800de10:	d31c      	bcc.n	800de4c <__multiply+0x7e>
 800de12:	002a      	movs	r2, r5
 800de14:	3414      	adds	r4, #20
 800de16:	00bf      	lsls	r7, r7, #2
 800de18:	19e3      	adds	r3, r4, r7
 800de1a:	3214      	adds	r2, #20
 800de1c:	00b6      	lsls	r6, r6, #2
 800de1e:	9305      	str	r3, [sp, #20]
 800de20:	1993      	adds	r3, r2, r6
 800de22:	9402      	str	r4, [sp, #8]
 800de24:	9306      	str	r3, [sp, #24]
 800de26:	9b06      	ldr	r3, [sp, #24]
 800de28:	429a      	cmp	r2, r3
 800de2a:	d311      	bcc.n	800de50 <__multiply+0x82>
 800de2c:	9b01      	ldr	r3, [sp, #4]
 800de2e:	2b00      	cmp	r3, #0
 800de30:	dd06      	ble.n	800de40 <__multiply+0x72>
 800de32:	2304      	movs	r3, #4
 800de34:	425b      	negs	r3, r3
 800de36:	449c      	add	ip, r3
 800de38:	4663      	mov	r3, ip
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d051      	beq.n	800dee4 <__multiply+0x116>
 800de40:	9b04      	ldr	r3, [sp, #16]
 800de42:	9a01      	ldr	r2, [sp, #4]
 800de44:	0018      	movs	r0, r3
 800de46:	611a      	str	r2, [r3, #16]
 800de48:	b009      	add	sp, #36	; 0x24
 800de4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de4c:	c304      	stmia	r3!, {r2}
 800de4e:	e7de      	b.n	800de0e <__multiply+0x40>
 800de50:	8814      	ldrh	r4, [r2, #0]
 800de52:	2c00      	cmp	r4, #0
 800de54:	d01e      	beq.n	800de94 <__multiply+0xc6>
 800de56:	2600      	movs	r6, #0
 800de58:	9d00      	ldr	r5, [sp, #0]
 800de5a:	9f02      	ldr	r7, [sp, #8]
 800de5c:	cf01      	ldmia	r7!, {r0}
 800de5e:	9507      	str	r5, [sp, #28]
 800de60:	cd08      	ldmia	r5!, {r3}
 800de62:	9303      	str	r3, [sp, #12]
 800de64:	b283      	uxth	r3, r0
 800de66:	4363      	muls	r3, r4
 800de68:	0019      	movs	r1, r3
 800de6a:	466b      	mov	r3, sp
 800de6c:	0c00      	lsrs	r0, r0, #16
 800de6e:	899b      	ldrh	r3, [r3, #12]
 800de70:	4360      	muls	r0, r4
 800de72:	18cb      	adds	r3, r1, r3
 800de74:	9903      	ldr	r1, [sp, #12]
 800de76:	199b      	adds	r3, r3, r6
 800de78:	0c09      	lsrs	r1, r1, #16
 800de7a:	1841      	adds	r1, r0, r1
 800de7c:	0c18      	lsrs	r0, r3, #16
 800de7e:	1809      	adds	r1, r1, r0
 800de80:	0c0e      	lsrs	r6, r1, #16
 800de82:	b29b      	uxth	r3, r3
 800de84:	0409      	lsls	r1, r1, #16
 800de86:	430b      	orrs	r3, r1
 800de88:	9907      	ldr	r1, [sp, #28]
 800de8a:	600b      	str	r3, [r1, #0]
 800de8c:	9b05      	ldr	r3, [sp, #20]
 800de8e:	42bb      	cmp	r3, r7
 800de90:	d8e4      	bhi.n	800de5c <__multiply+0x8e>
 800de92:	602e      	str	r6, [r5, #0]
 800de94:	6813      	ldr	r3, [r2, #0]
 800de96:	0c1b      	lsrs	r3, r3, #16
 800de98:	9303      	str	r3, [sp, #12]
 800de9a:	d01e      	beq.n	800deda <__multiply+0x10c>
 800de9c:	2600      	movs	r6, #0
 800de9e:	9b00      	ldr	r3, [sp, #0]
 800dea0:	9c02      	ldr	r4, [sp, #8]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	9800      	ldr	r0, [sp, #0]
 800dea6:	0007      	movs	r7, r0
 800dea8:	8821      	ldrh	r1, [r4, #0]
 800deaa:	9d03      	ldr	r5, [sp, #12]
 800deac:	b29b      	uxth	r3, r3
 800deae:	4369      	muls	r1, r5
 800deb0:	c820      	ldmia	r0!, {r5}
 800deb2:	0c2d      	lsrs	r5, r5, #16
 800deb4:	1949      	adds	r1, r1, r5
 800deb6:	198e      	adds	r6, r1, r6
 800deb8:	0431      	lsls	r1, r6, #16
 800deba:	430b      	orrs	r3, r1
 800debc:	603b      	str	r3, [r7, #0]
 800debe:	cc08      	ldmia	r4!, {r3}
 800dec0:	9903      	ldr	r1, [sp, #12]
 800dec2:	0c1b      	lsrs	r3, r3, #16
 800dec4:	434b      	muls	r3, r1
 800dec6:	6879      	ldr	r1, [r7, #4]
 800dec8:	0c36      	lsrs	r6, r6, #16
 800deca:	b289      	uxth	r1, r1
 800decc:	185b      	adds	r3, r3, r1
 800dece:	9905      	ldr	r1, [sp, #20]
 800ded0:	199b      	adds	r3, r3, r6
 800ded2:	0c1e      	lsrs	r6, r3, #16
 800ded4:	42a1      	cmp	r1, r4
 800ded6:	d8e6      	bhi.n	800dea6 <__multiply+0xd8>
 800ded8:	6003      	str	r3, [r0, #0]
 800deda:	9b00      	ldr	r3, [sp, #0]
 800dedc:	3204      	adds	r2, #4
 800dede:	3304      	adds	r3, #4
 800dee0:	9300      	str	r3, [sp, #0]
 800dee2:	e7a0      	b.n	800de26 <__multiply+0x58>
 800dee4:	9b01      	ldr	r3, [sp, #4]
 800dee6:	3b01      	subs	r3, #1
 800dee8:	9301      	str	r3, [sp, #4]
 800deea:	e79f      	b.n	800de2c <__multiply+0x5e>

0800deec <__pow5mult>:
 800deec:	2303      	movs	r3, #3
 800deee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800def0:	4013      	ands	r3, r2
 800def2:	0005      	movs	r5, r0
 800def4:	000e      	movs	r6, r1
 800def6:	0014      	movs	r4, r2
 800def8:	2b00      	cmp	r3, #0
 800defa:	d008      	beq.n	800df0e <__pow5mult+0x22>
 800defc:	4922      	ldr	r1, [pc, #136]	; (800df88 <__pow5mult+0x9c>)
 800defe:	3b01      	subs	r3, #1
 800df00:	009a      	lsls	r2, r3, #2
 800df02:	5852      	ldr	r2, [r2, r1]
 800df04:	2300      	movs	r3, #0
 800df06:	0031      	movs	r1, r6
 800df08:	f7ff fed3 	bl	800dcb2 <__multadd>
 800df0c:	0006      	movs	r6, r0
 800df0e:	10a3      	asrs	r3, r4, #2
 800df10:	9301      	str	r3, [sp, #4]
 800df12:	d036      	beq.n	800df82 <__pow5mult+0x96>
 800df14:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 800df16:	2c00      	cmp	r4, #0
 800df18:	d107      	bne.n	800df2a <__pow5mult+0x3e>
 800df1a:	2010      	movs	r0, #16
 800df1c:	f7fc fe54 	bl	800abc8 <malloc>
 800df20:	6268      	str	r0, [r5, #36]	; 0x24
 800df22:	6044      	str	r4, [r0, #4]
 800df24:	6084      	str	r4, [r0, #8]
 800df26:	6004      	str	r4, [r0, #0]
 800df28:	60c4      	str	r4, [r0, #12]
 800df2a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800df2c:	68bc      	ldr	r4, [r7, #8]
 800df2e:	2c00      	cmp	r4, #0
 800df30:	d107      	bne.n	800df42 <__pow5mult+0x56>
 800df32:	4916      	ldr	r1, [pc, #88]	; (800df8c <__pow5mult+0xa0>)
 800df34:	0028      	movs	r0, r5
 800df36:	f7ff ff41 	bl	800ddbc <__i2b>
 800df3a:	2300      	movs	r3, #0
 800df3c:	0004      	movs	r4, r0
 800df3e:	60b8      	str	r0, [r7, #8]
 800df40:	6003      	str	r3, [r0, #0]
 800df42:	2201      	movs	r2, #1
 800df44:	9b01      	ldr	r3, [sp, #4]
 800df46:	4213      	tst	r3, r2
 800df48:	d00a      	beq.n	800df60 <__pow5mult+0x74>
 800df4a:	0031      	movs	r1, r6
 800df4c:	0022      	movs	r2, r4
 800df4e:	0028      	movs	r0, r5
 800df50:	f7ff ff3d 	bl	800ddce <__multiply>
 800df54:	0007      	movs	r7, r0
 800df56:	0031      	movs	r1, r6
 800df58:	0028      	movs	r0, r5
 800df5a:	f7ff fe91 	bl	800dc80 <_Bfree>
 800df5e:	003e      	movs	r6, r7
 800df60:	9b01      	ldr	r3, [sp, #4]
 800df62:	105b      	asrs	r3, r3, #1
 800df64:	9301      	str	r3, [sp, #4]
 800df66:	d00c      	beq.n	800df82 <__pow5mult+0x96>
 800df68:	6820      	ldr	r0, [r4, #0]
 800df6a:	2800      	cmp	r0, #0
 800df6c:	d107      	bne.n	800df7e <__pow5mult+0x92>
 800df6e:	0022      	movs	r2, r4
 800df70:	0021      	movs	r1, r4
 800df72:	0028      	movs	r0, r5
 800df74:	f7ff ff2b 	bl	800ddce <__multiply>
 800df78:	2300      	movs	r3, #0
 800df7a:	6020      	str	r0, [r4, #0]
 800df7c:	6003      	str	r3, [r0, #0]
 800df7e:	0004      	movs	r4, r0
 800df80:	e7df      	b.n	800df42 <__pow5mult+0x56>
 800df82:	0030      	movs	r0, r6
 800df84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800df86:	46c0      	nop			; (mov r8, r8)
 800df88:	08010830 	.word	0x08010830
 800df8c:	00000271 	.word	0x00000271

0800df90 <__lshift>:
 800df90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df92:	000d      	movs	r5, r1
 800df94:	0017      	movs	r7, r2
 800df96:	692b      	ldr	r3, [r5, #16]
 800df98:	1154      	asrs	r4, r2, #5
 800df9a:	b085      	sub	sp, #20
 800df9c:	18e3      	adds	r3, r4, r3
 800df9e:	9302      	str	r3, [sp, #8]
 800dfa0:	3301      	adds	r3, #1
 800dfa2:	9301      	str	r3, [sp, #4]
 800dfa4:	6849      	ldr	r1, [r1, #4]
 800dfa6:	68ab      	ldr	r3, [r5, #8]
 800dfa8:	9003      	str	r0, [sp, #12]
 800dfaa:	9a01      	ldr	r2, [sp, #4]
 800dfac:	4293      	cmp	r3, r2
 800dfae:	db34      	blt.n	800e01a <__lshift+0x8a>
 800dfb0:	9803      	ldr	r0, [sp, #12]
 800dfb2:	f7ff fe2d 	bl	800dc10 <_Balloc>
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	0002      	movs	r2, r0
 800dfba:	0006      	movs	r6, r0
 800dfbc:	0019      	movs	r1, r3
 800dfbe:	3214      	adds	r2, #20
 800dfc0:	42a3      	cmp	r3, r4
 800dfc2:	db2d      	blt.n	800e020 <__lshift+0x90>
 800dfc4:	43e3      	mvns	r3, r4
 800dfc6:	17db      	asrs	r3, r3, #31
 800dfc8:	401c      	ands	r4, r3
 800dfca:	002b      	movs	r3, r5
 800dfcc:	211f      	movs	r1, #31
 800dfce:	00a4      	lsls	r4, r4, #2
 800dfd0:	1914      	adds	r4, r2, r4
 800dfd2:	692a      	ldr	r2, [r5, #16]
 800dfd4:	3314      	adds	r3, #20
 800dfd6:	0092      	lsls	r2, r2, #2
 800dfd8:	189a      	adds	r2, r3, r2
 800dfda:	400f      	ands	r7, r1
 800dfdc:	d024      	beq.n	800e028 <__lshift+0x98>
 800dfde:	3101      	adds	r1, #1
 800dfe0:	1bc9      	subs	r1, r1, r7
 800dfe2:	468c      	mov	ip, r1
 800dfe4:	2100      	movs	r1, #0
 800dfe6:	6818      	ldr	r0, [r3, #0]
 800dfe8:	40b8      	lsls	r0, r7
 800dfea:	4301      	orrs	r1, r0
 800dfec:	4660      	mov	r0, ip
 800dfee:	6021      	str	r1, [r4, #0]
 800dff0:	cb02      	ldmia	r3!, {r1}
 800dff2:	3404      	adds	r4, #4
 800dff4:	40c1      	lsrs	r1, r0
 800dff6:	429a      	cmp	r2, r3
 800dff8:	d8f5      	bhi.n	800dfe6 <__lshift+0x56>
 800dffa:	6021      	str	r1, [r4, #0]
 800dffc:	2900      	cmp	r1, #0
 800dffe:	d002      	beq.n	800e006 <__lshift+0x76>
 800e000:	9b02      	ldr	r3, [sp, #8]
 800e002:	3302      	adds	r3, #2
 800e004:	9301      	str	r3, [sp, #4]
 800e006:	9b01      	ldr	r3, [sp, #4]
 800e008:	9803      	ldr	r0, [sp, #12]
 800e00a:	3b01      	subs	r3, #1
 800e00c:	6133      	str	r3, [r6, #16]
 800e00e:	0029      	movs	r1, r5
 800e010:	f7ff fe36 	bl	800dc80 <_Bfree>
 800e014:	0030      	movs	r0, r6
 800e016:	b005      	add	sp, #20
 800e018:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e01a:	3101      	adds	r1, #1
 800e01c:	005b      	lsls	r3, r3, #1
 800e01e:	e7c4      	b.n	800dfaa <__lshift+0x1a>
 800e020:	0098      	lsls	r0, r3, #2
 800e022:	5011      	str	r1, [r2, r0]
 800e024:	3301      	adds	r3, #1
 800e026:	e7cb      	b.n	800dfc0 <__lshift+0x30>
 800e028:	cb02      	ldmia	r3!, {r1}
 800e02a:	c402      	stmia	r4!, {r1}
 800e02c:	429a      	cmp	r2, r3
 800e02e:	d8fb      	bhi.n	800e028 <__lshift+0x98>
 800e030:	e7e9      	b.n	800e006 <__lshift+0x76>

0800e032 <__mcmp>:
 800e032:	690a      	ldr	r2, [r1, #16]
 800e034:	6903      	ldr	r3, [r0, #16]
 800e036:	b530      	push	{r4, r5, lr}
 800e038:	1a9b      	subs	r3, r3, r2
 800e03a:	d10e      	bne.n	800e05a <__mcmp+0x28>
 800e03c:	0092      	lsls	r2, r2, #2
 800e03e:	3014      	adds	r0, #20
 800e040:	3114      	adds	r1, #20
 800e042:	1884      	adds	r4, r0, r2
 800e044:	1889      	adds	r1, r1, r2
 800e046:	3c04      	subs	r4, #4
 800e048:	3904      	subs	r1, #4
 800e04a:	6822      	ldr	r2, [r4, #0]
 800e04c:	680d      	ldr	r5, [r1, #0]
 800e04e:	42aa      	cmp	r2, r5
 800e050:	d005      	beq.n	800e05e <__mcmp+0x2c>
 800e052:	42aa      	cmp	r2, r5
 800e054:	4192      	sbcs	r2, r2
 800e056:	2301      	movs	r3, #1
 800e058:	4313      	orrs	r3, r2
 800e05a:	0018      	movs	r0, r3
 800e05c:	bd30      	pop	{r4, r5, pc}
 800e05e:	42a0      	cmp	r0, r4
 800e060:	d3f1      	bcc.n	800e046 <__mcmp+0x14>
 800e062:	e7fa      	b.n	800e05a <__mcmp+0x28>

0800e064 <__mdiff>:
 800e064:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e066:	000d      	movs	r5, r1
 800e068:	b085      	sub	sp, #20
 800e06a:	0007      	movs	r7, r0
 800e06c:	0011      	movs	r1, r2
 800e06e:	0028      	movs	r0, r5
 800e070:	0014      	movs	r4, r2
 800e072:	f7ff ffde 	bl	800e032 <__mcmp>
 800e076:	1e06      	subs	r6, r0, #0
 800e078:	d108      	bne.n	800e08c <__mdiff+0x28>
 800e07a:	0001      	movs	r1, r0
 800e07c:	0038      	movs	r0, r7
 800e07e:	f7ff fdc7 	bl	800dc10 <_Balloc>
 800e082:	2301      	movs	r3, #1
 800e084:	6146      	str	r6, [r0, #20]
 800e086:	6103      	str	r3, [r0, #16]
 800e088:	b005      	add	sp, #20
 800e08a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e08c:	2301      	movs	r3, #1
 800e08e:	9301      	str	r3, [sp, #4]
 800e090:	2800      	cmp	r0, #0
 800e092:	db04      	blt.n	800e09e <__mdiff+0x3a>
 800e094:	0023      	movs	r3, r4
 800e096:	002c      	movs	r4, r5
 800e098:	001d      	movs	r5, r3
 800e09a:	2300      	movs	r3, #0
 800e09c:	9301      	str	r3, [sp, #4]
 800e09e:	6861      	ldr	r1, [r4, #4]
 800e0a0:	0038      	movs	r0, r7
 800e0a2:	f7ff fdb5 	bl	800dc10 <_Balloc>
 800e0a6:	002f      	movs	r7, r5
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	9b01      	ldr	r3, [sp, #4]
 800e0ac:	6926      	ldr	r6, [r4, #16]
 800e0ae:	60c3      	str	r3, [r0, #12]
 800e0b0:	3414      	adds	r4, #20
 800e0b2:	00b3      	lsls	r3, r6, #2
 800e0b4:	18e3      	adds	r3, r4, r3
 800e0b6:	9302      	str	r3, [sp, #8]
 800e0b8:	692b      	ldr	r3, [r5, #16]
 800e0ba:	3714      	adds	r7, #20
 800e0bc:	009b      	lsls	r3, r3, #2
 800e0be:	18fb      	adds	r3, r7, r3
 800e0c0:	9303      	str	r3, [sp, #12]
 800e0c2:	0003      	movs	r3, r0
 800e0c4:	4694      	mov	ip, r2
 800e0c6:	3314      	adds	r3, #20
 800e0c8:	cc20      	ldmia	r4!, {r5}
 800e0ca:	cf04      	ldmia	r7!, {r2}
 800e0cc:	9201      	str	r2, [sp, #4]
 800e0ce:	b2aa      	uxth	r2, r5
 800e0d0:	4494      	add	ip, r2
 800e0d2:	466a      	mov	r2, sp
 800e0d4:	4661      	mov	r1, ip
 800e0d6:	8892      	ldrh	r2, [r2, #4]
 800e0d8:	0c2d      	lsrs	r5, r5, #16
 800e0da:	1a8a      	subs	r2, r1, r2
 800e0dc:	9901      	ldr	r1, [sp, #4]
 800e0de:	0c09      	lsrs	r1, r1, #16
 800e0e0:	1a69      	subs	r1, r5, r1
 800e0e2:	1415      	asrs	r5, r2, #16
 800e0e4:	1949      	adds	r1, r1, r5
 800e0e6:	140d      	asrs	r5, r1, #16
 800e0e8:	b292      	uxth	r2, r2
 800e0ea:	0409      	lsls	r1, r1, #16
 800e0ec:	430a      	orrs	r2, r1
 800e0ee:	601a      	str	r2, [r3, #0]
 800e0f0:	9a03      	ldr	r2, [sp, #12]
 800e0f2:	46ac      	mov	ip, r5
 800e0f4:	3304      	adds	r3, #4
 800e0f6:	42ba      	cmp	r2, r7
 800e0f8:	d8e6      	bhi.n	800e0c8 <__mdiff+0x64>
 800e0fa:	9902      	ldr	r1, [sp, #8]
 800e0fc:	001a      	movs	r2, r3
 800e0fe:	428c      	cmp	r4, r1
 800e100:	d305      	bcc.n	800e10e <__mdiff+0xaa>
 800e102:	3a04      	subs	r2, #4
 800e104:	6813      	ldr	r3, [r2, #0]
 800e106:	2b00      	cmp	r3, #0
 800e108:	d00e      	beq.n	800e128 <__mdiff+0xc4>
 800e10a:	6106      	str	r6, [r0, #16]
 800e10c:	e7bc      	b.n	800e088 <__mdiff+0x24>
 800e10e:	cc04      	ldmia	r4!, {r2}
 800e110:	b291      	uxth	r1, r2
 800e112:	4461      	add	r1, ip
 800e114:	140d      	asrs	r5, r1, #16
 800e116:	0c12      	lsrs	r2, r2, #16
 800e118:	1952      	adds	r2, r2, r5
 800e11a:	1415      	asrs	r5, r2, #16
 800e11c:	b289      	uxth	r1, r1
 800e11e:	0412      	lsls	r2, r2, #16
 800e120:	430a      	orrs	r2, r1
 800e122:	46ac      	mov	ip, r5
 800e124:	c304      	stmia	r3!, {r2}
 800e126:	e7e8      	b.n	800e0fa <__mdiff+0x96>
 800e128:	3e01      	subs	r6, #1
 800e12a:	e7ea      	b.n	800e102 <__mdiff+0x9e>

0800e12c <__d2b>:
 800e12c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e12e:	001d      	movs	r5, r3
 800e130:	2101      	movs	r1, #1
 800e132:	9f08      	ldr	r7, [sp, #32]
 800e134:	0014      	movs	r4, r2
 800e136:	f7ff fd6b 	bl	800dc10 <_Balloc>
 800e13a:	032b      	lsls	r3, r5, #12
 800e13c:	006d      	lsls	r5, r5, #1
 800e13e:	0006      	movs	r6, r0
 800e140:	0b1b      	lsrs	r3, r3, #12
 800e142:	0d6d      	lsrs	r5, r5, #21
 800e144:	d124      	bne.n	800e190 <__d2b+0x64>
 800e146:	9301      	str	r3, [sp, #4]
 800e148:	2c00      	cmp	r4, #0
 800e14a:	d027      	beq.n	800e19c <__d2b+0x70>
 800e14c:	4668      	mov	r0, sp
 800e14e:	9400      	str	r4, [sp, #0]
 800e150:	f7ff fe05 	bl	800dd5e <__lo0bits>
 800e154:	9c00      	ldr	r4, [sp, #0]
 800e156:	2800      	cmp	r0, #0
 800e158:	d01e      	beq.n	800e198 <__d2b+0x6c>
 800e15a:	9b01      	ldr	r3, [sp, #4]
 800e15c:	2120      	movs	r1, #32
 800e15e:	001a      	movs	r2, r3
 800e160:	1a09      	subs	r1, r1, r0
 800e162:	408a      	lsls	r2, r1
 800e164:	40c3      	lsrs	r3, r0
 800e166:	4322      	orrs	r2, r4
 800e168:	6172      	str	r2, [r6, #20]
 800e16a:	9301      	str	r3, [sp, #4]
 800e16c:	9c01      	ldr	r4, [sp, #4]
 800e16e:	61b4      	str	r4, [r6, #24]
 800e170:	1e63      	subs	r3, r4, #1
 800e172:	419c      	sbcs	r4, r3
 800e174:	3401      	adds	r4, #1
 800e176:	6134      	str	r4, [r6, #16]
 800e178:	2d00      	cmp	r5, #0
 800e17a:	d018      	beq.n	800e1ae <__d2b+0x82>
 800e17c:	4b12      	ldr	r3, [pc, #72]	; (800e1c8 <__d2b+0x9c>)
 800e17e:	18ed      	adds	r5, r5, r3
 800e180:	2335      	movs	r3, #53	; 0x35
 800e182:	182d      	adds	r5, r5, r0
 800e184:	603d      	str	r5, [r7, #0]
 800e186:	1a18      	subs	r0, r3, r0
 800e188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e18a:	6018      	str	r0, [r3, #0]
 800e18c:	0030      	movs	r0, r6
 800e18e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e190:	2280      	movs	r2, #128	; 0x80
 800e192:	0352      	lsls	r2, r2, #13
 800e194:	4313      	orrs	r3, r2
 800e196:	e7d6      	b.n	800e146 <__d2b+0x1a>
 800e198:	6174      	str	r4, [r6, #20]
 800e19a:	e7e7      	b.n	800e16c <__d2b+0x40>
 800e19c:	a801      	add	r0, sp, #4
 800e19e:	f7ff fdde 	bl	800dd5e <__lo0bits>
 800e1a2:	2401      	movs	r4, #1
 800e1a4:	9b01      	ldr	r3, [sp, #4]
 800e1a6:	6134      	str	r4, [r6, #16]
 800e1a8:	6173      	str	r3, [r6, #20]
 800e1aa:	3020      	adds	r0, #32
 800e1ac:	e7e4      	b.n	800e178 <__d2b+0x4c>
 800e1ae:	4b07      	ldr	r3, [pc, #28]	; (800e1cc <__d2b+0xa0>)
 800e1b0:	18c0      	adds	r0, r0, r3
 800e1b2:	4b07      	ldr	r3, [pc, #28]	; (800e1d0 <__d2b+0xa4>)
 800e1b4:	6038      	str	r0, [r7, #0]
 800e1b6:	18e3      	adds	r3, r4, r3
 800e1b8:	009b      	lsls	r3, r3, #2
 800e1ba:	18f3      	adds	r3, r6, r3
 800e1bc:	6958      	ldr	r0, [r3, #20]
 800e1be:	f7ff fdb4 	bl	800dd2a <__hi0bits>
 800e1c2:	0164      	lsls	r4, r4, #5
 800e1c4:	1a20      	subs	r0, r4, r0
 800e1c6:	e7df      	b.n	800e188 <__d2b+0x5c>
 800e1c8:	fffffbcd 	.word	0xfffffbcd
 800e1cc:	fffffbce 	.word	0xfffffbce
 800e1d0:	3fffffff 	.word	0x3fffffff

0800e1d4 <_read_r>:
 800e1d4:	b570      	push	{r4, r5, r6, lr}
 800e1d6:	0005      	movs	r5, r0
 800e1d8:	0008      	movs	r0, r1
 800e1da:	0011      	movs	r1, r2
 800e1dc:	2200      	movs	r2, #0
 800e1de:	4c06      	ldr	r4, [pc, #24]	; (800e1f8 <_read_r+0x24>)
 800e1e0:	6022      	str	r2, [r4, #0]
 800e1e2:	001a      	movs	r2, r3
 800e1e4:	f7f7 fc3c 	bl	8005a60 <_read>
 800e1e8:	1c43      	adds	r3, r0, #1
 800e1ea:	d103      	bne.n	800e1f4 <_read_r+0x20>
 800e1ec:	6823      	ldr	r3, [r4, #0]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d000      	beq.n	800e1f4 <_read_r+0x20>
 800e1f2:	602b      	str	r3, [r5, #0]
 800e1f4:	bd70      	pop	{r4, r5, r6, pc}
 800e1f6:	46c0      	nop			; (mov r8, r8)
 800e1f8:	200010d4 	.word	0x200010d4

0800e1fc <_svfprintf_r>:
 800e1fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1fe:	b0c5      	sub	sp, #276	; 0x114
 800e200:	9109      	str	r1, [sp, #36]	; 0x24
 800e202:	0014      	movs	r4, r2
 800e204:	001d      	movs	r5, r3
 800e206:	900a      	str	r0, [sp, #40]	; 0x28
 800e208:	f7ff fcd0 	bl	800dbac <_localeconv_r>
 800e20c:	6803      	ldr	r3, [r0, #0]
 800e20e:	0018      	movs	r0, r3
 800e210:	9318      	str	r3, [sp, #96]	; 0x60
 800e212:	f7f1 ff83 	bl	800011c <strlen>
 800e216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e218:	9012      	str	r0, [sp, #72]	; 0x48
 800e21a:	899b      	ldrh	r3, [r3, #12]
 800e21c:	061b      	lsls	r3, r3, #24
 800e21e:	d518      	bpl.n	800e252 <_svfprintf_r+0x56>
 800e220:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e222:	691b      	ldr	r3, [r3, #16]
 800e224:	930b      	str	r3, [sp, #44]	; 0x2c
 800e226:	2b00      	cmp	r3, #0
 800e228:	d113      	bne.n	800e252 <_svfprintf_r+0x56>
 800e22a:	2140      	movs	r1, #64	; 0x40
 800e22c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e22e:	f7fc fcdf 	bl	800abf0 <_malloc_r>
 800e232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e234:	6018      	str	r0, [r3, #0]
 800e236:	6118      	str	r0, [r3, #16]
 800e238:	2800      	cmp	r0, #0
 800e23a:	d107      	bne.n	800e24c <_svfprintf_r+0x50>
 800e23c:	230c      	movs	r3, #12
 800e23e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e240:	6013      	str	r3, [r2, #0]
 800e242:	3b0d      	subs	r3, #13
 800e244:	9313      	str	r3, [sp, #76]	; 0x4c
 800e246:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800e248:	b045      	add	sp, #276	; 0x114
 800e24a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e24c:	2340      	movs	r3, #64	; 0x40
 800e24e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e250:	6153      	str	r3, [r2, #20]
 800e252:	2300      	movs	r3, #0
 800e254:	af34      	add	r7, sp, #208	; 0xd0
 800e256:	9727      	str	r7, [sp, #156]	; 0x9c
 800e258:	9329      	str	r3, [sp, #164]	; 0xa4
 800e25a:	9328      	str	r3, [sp, #160]	; 0xa0
 800e25c:	9411      	str	r4, [sp, #68]	; 0x44
 800e25e:	930e      	str	r3, [sp, #56]	; 0x38
 800e260:	9316      	str	r3, [sp, #88]	; 0x58
 800e262:	9317      	str	r3, [sp, #92]	; 0x5c
 800e264:	931a      	str	r3, [sp, #104]	; 0x68
 800e266:	9319      	str	r3, [sp, #100]	; 0x64
 800e268:	9313      	str	r3, [sp, #76]	; 0x4c
 800e26a:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800e26c:	7823      	ldrb	r3, [r4, #0]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d002      	beq.n	800e278 <_svfprintf_r+0x7c>
 800e272:	2b25      	cmp	r3, #37	; 0x25
 800e274:	d000      	beq.n	800e278 <_svfprintf_r+0x7c>
 800e276:	e091      	b.n	800e39c <_svfprintf_r+0x1a0>
 800e278:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e27a:	1ae6      	subs	r6, r4, r3
 800e27c:	d018      	beq.n	800e2b0 <_svfprintf_r+0xb4>
 800e27e:	603b      	str	r3, [r7, #0]
 800e280:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800e282:	607e      	str	r6, [r7, #4]
 800e284:	199b      	adds	r3, r3, r6
 800e286:	9329      	str	r3, [sp, #164]	; 0xa4
 800e288:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e28a:	3708      	adds	r7, #8
 800e28c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e28e:	3301      	adds	r3, #1
 800e290:	9328      	str	r3, [sp, #160]	; 0xa0
 800e292:	2b07      	cmp	r3, #7
 800e294:	dd09      	ble.n	800e2aa <_svfprintf_r+0xae>
 800e296:	aa27      	add	r2, sp, #156	; 0x9c
 800e298:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e29a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e29c:	f001 f8fa 	bl	800f494 <__ssprint_r>
 800e2a0:	2800      	cmp	r0, #0
 800e2a2:	d001      	beq.n	800e2a8 <_svfprintf_r+0xac>
 800e2a4:	f000 ffa8 	bl	800f1f8 <_svfprintf_r+0xffc>
 800e2a8:	af34      	add	r7, sp, #208	; 0xd0
 800e2aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e2ac:	199b      	adds	r3, r3, r6
 800e2ae:	9313      	str	r3, [sp, #76]	; 0x4c
 800e2b0:	7823      	ldrb	r3, [r4, #0]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d101      	bne.n	800e2ba <_svfprintf_r+0xbe>
 800e2b6:	f000 ffbe 	bl	800f236 <_svfprintf_r+0x103a>
 800e2ba:	221f      	movs	r2, #31
 800e2bc:	2300      	movs	r3, #0
 800e2be:	a918      	add	r1, sp, #96	; 0x60
 800e2c0:	1852      	adds	r2, r2, r1
 800e2c2:	2101      	movs	r1, #1
 800e2c4:	7013      	strb	r3, [r2, #0]
 800e2c6:	001e      	movs	r6, r3
 800e2c8:	001a      	movs	r2, r3
 800e2ca:	4249      	negs	r1, r1
 800e2cc:	3401      	adds	r4, #1
 800e2ce:	910b      	str	r1, [sp, #44]	; 0x2c
 800e2d0:	9314      	str	r3, [sp, #80]	; 0x50
 800e2d2:	1c61      	adds	r1, r4, #1
 800e2d4:	9111      	str	r1, [sp, #68]	; 0x44
 800e2d6:	7821      	ldrb	r1, [r4, #0]
 800e2d8:	910d      	str	r1, [sp, #52]	; 0x34
 800e2da:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e2dc:	3820      	subs	r0, #32
 800e2de:	2858      	cmp	r0, #88	; 0x58
 800e2e0:	d901      	bls.n	800e2e6 <_svfprintf_r+0xea>
 800e2e2:	f000 fca7 	bl	800ec34 <_svfprintf_r+0xa38>
 800e2e6:	f7f1 ff2b 	bl	8000140 <__gnu_thumb1_case_uhi>
 800e2ea:	00cc      	.short	0x00cc
 800e2ec:	04a504a5 	.word	0x04a504a5
 800e2f0:	04a500d1 	.word	0x04a500d1
 800e2f4:	04a504a5 	.word	0x04a504a5
 800e2f8:	04a504a5 	.word	0x04a504a5
 800e2fc:	00d404a5 	.word	0x00d404a5
 800e300:	04a5005b 	.word	0x04a5005b
 800e304:	00de00dc 	.word	0x00de00dc
 800e308:	010304a5 	.word	0x010304a5
 800e30c:	01050105 	.word	0x01050105
 800e310:	01050105 	.word	0x01050105
 800e314:	01050105 	.word	0x01050105
 800e318:	01050105 	.word	0x01050105
 800e31c:	04a50105 	.word	0x04a50105
 800e320:	04a504a5 	.word	0x04a504a5
 800e324:	04a504a5 	.word	0x04a504a5
 800e328:	04a504a5 	.word	0x04a504a5
 800e32c:	04a504a5 	.word	0x04a504a5
 800e330:	013504a5 	.word	0x013504a5
 800e334:	04a5014d 	.word	0x04a5014d
 800e338:	04a5014d 	.word	0x04a5014d
 800e33c:	04a504a5 	.word	0x04a504a5
 800e340:	011704a5 	.word	0x011704a5
 800e344:	04a504a5 	.word	0x04a504a5
 800e348:	04a503ad 	.word	0x04a503ad
 800e34c:	04a504a5 	.word	0x04a504a5
 800e350:	04a504a5 	.word	0x04a504a5
 800e354:	04a50407 	.word	0x04a50407
 800e358:	00a304a5 	.word	0x00a304a5
 800e35c:	04a504a5 	.word	0x04a504a5
 800e360:	04a504a5 	.word	0x04a504a5
 800e364:	04a504a5 	.word	0x04a504a5
 800e368:	04a504a5 	.word	0x04a504a5
 800e36c:	04a504a5 	.word	0x04a504a5
 800e370:	005f0126 	.word	0x005f0126
 800e374:	014d014d 	.word	0x014d014d
 800e378:	0119014d 	.word	0x0119014d
 800e37c:	04a5005f 	.word	0x04a5005f
 800e380:	011b04a5 	.word	0x011b04a5
 800e384:	038e04a5 	.word	0x038e04a5
 800e388:	03d903af 	.word	0x03d903af
 800e38c:	04a50122 	.word	0x04a50122
 800e390:	04a503ea 	.word	0x04a503ea
 800e394:	04a50409 	.word	0x04a50409
 800e398:	043004a5 	.word	0x043004a5
 800e39c:	3401      	adds	r4, #1
 800e39e:	e765      	b.n	800e26c <_svfprintf_r+0x70>
 800e3a0:	2301      	movs	r3, #1
 800e3a2:	222b      	movs	r2, #43	; 0x2b
 800e3a4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800e3a6:	e794      	b.n	800e2d2 <_svfprintf_r+0xd6>
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d003      	beq.n	800e3b4 <_svfprintf_r+0x1b8>
 800e3ac:	231f      	movs	r3, #31
 800e3ae:	a918      	add	r1, sp, #96	; 0x60
 800e3b0:	185b      	adds	r3, r3, r1
 800e3b2:	701a      	strb	r2, [r3, #0]
 800e3b4:	06b3      	lsls	r3, r6, #26
 800e3b6:	d400      	bmi.n	800e3ba <_svfprintf_r+0x1be>
 800e3b8:	e0d5      	b.n	800e566 <_svfprintf_r+0x36a>
 800e3ba:	2307      	movs	r3, #7
 800e3bc:	3507      	adds	r5, #7
 800e3be:	439d      	bics	r5, r3
 800e3c0:	002b      	movs	r3, r5
 800e3c2:	3308      	adds	r3, #8
 800e3c4:	930f      	str	r3, [sp, #60]	; 0x3c
 800e3c6:	682b      	ldr	r3, [r5, #0]
 800e3c8:	686c      	ldr	r4, [r5, #4]
 800e3ca:	9306      	str	r3, [sp, #24]
 800e3cc:	9407      	str	r4, [sp, #28]
 800e3ce:	9a07      	ldr	r2, [sp, #28]
 800e3d0:	2301      	movs	r3, #1
 800e3d2:	2a00      	cmp	r2, #0
 800e3d4:	da0c      	bge.n	800e3f0 <_svfprintf_r+0x1f4>
 800e3d6:	9906      	ldr	r1, [sp, #24]
 800e3d8:	9a07      	ldr	r2, [sp, #28]
 800e3da:	2400      	movs	r4, #0
 800e3dc:	424b      	negs	r3, r1
 800e3de:	4194      	sbcs	r4, r2
 800e3e0:	9306      	str	r3, [sp, #24]
 800e3e2:	9407      	str	r4, [sp, #28]
 800e3e4:	231f      	movs	r3, #31
 800e3e6:	222d      	movs	r2, #45	; 0x2d
 800e3e8:	a918      	add	r1, sp, #96	; 0x60
 800e3ea:	185b      	adds	r3, r3, r1
 800e3ec:	701a      	strb	r2, [r3, #0]
 800e3ee:	2301      	movs	r3, #1
 800e3f0:	9907      	ldr	r1, [sp, #28]
 800e3f2:	9a06      	ldr	r2, [sp, #24]
 800e3f4:	430a      	orrs	r2, r1
 800e3f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e3f8:	3101      	adds	r1, #1
 800e3fa:	d101      	bne.n	800e400 <_svfprintf_r+0x204>
 800e3fc:	f000 ff3f 	bl	800f27e <_svfprintf_r+0x1082>
 800e400:	2180      	movs	r1, #128	; 0x80
 800e402:	0035      	movs	r5, r6
 800e404:	438d      	bics	r5, r1
 800e406:	2a00      	cmp	r2, #0
 800e408:	d001      	beq.n	800e40e <_svfprintf_r+0x212>
 800e40a:	f000 ff3d 	bl	800f288 <_svfprintf_r+0x108c>
 800e40e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e410:	2a00      	cmp	r2, #0
 800e412:	d101      	bne.n	800e418 <_svfprintf_r+0x21c>
 800e414:	f000 fc04 	bl	800ec20 <_svfprintf_r+0xa24>
 800e418:	2b01      	cmp	r3, #1
 800e41a:	d100      	bne.n	800e41e <_svfprintf_r+0x222>
 800e41c:	e3b7      	b.n	800eb8e <_svfprintf_r+0x992>
 800e41e:	2b02      	cmp	r3, #2
 800e420:	d100      	bne.n	800e424 <_svfprintf_r+0x228>
 800e422:	e3df      	b.n	800ebe4 <_svfprintf_r+0x9e8>
 800e424:	2300      	movs	r3, #0
 800e426:	2400      	movs	r4, #0
 800e428:	9306      	str	r3, [sp, #24]
 800e42a:	9407      	str	r4, [sp, #28]
 800e42c:	f000 ff32 	bl	800f294 <_svfprintf_r+0x1098>
 800e430:	2b00      	cmp	r3, #0
 800e432:	d003      	beq.n	800e43c <_svfprintf_r+0x240>
 800e434:	231f      	movs	r3, #31
 800e436:	a918      	add	r1, sp, #96	; 0x60
 800e438:	185b      	adds	r3, r3, r1
 800e43a:	701a      	strb	r2, [r3, #0]
 800e43c:	4b8c      	ldr	r3, [pc, #560]	; (800e670 <_svfprintf_r+0x474>)
 800e43e:	931a      	str	r3, [sp, #104]	; 0x68
 800e440:	2320      	movs	r3, #32
 800e442:	4033      	ands	r3, r6
 800e444:	d100      	bne.n	800e448 <_svfprintf_r+0x24c>
 800e446:	e388      	b.n	800eb5a <_svfprintf_r+0x95e>
 800e448:	2307      	movs	r3, #7
 800e44a:	3507      	adds	r5, #7
 800e44c:	439d      	bics	r5, r3
 800e44e:	002b      	movs	r3, r5
 800e450:	3308      	adds	r3, #8
 800e452:	930f      	str	r3, [sp, #60]	; 0x3c
 800e454:	682b      	ldr	r3, [r5, #0]
 800e456:	686c      	ldr	r4, [r5, #4]
 800e458:	9306      	str	r3, [sp, #24]
 800e45a:	9407      	str	r4, [sp, #28]
 800e45c:	2302      	movs	r3, #2
 800e45e:	07f2      	lsls	r2, r6, #31
 800e460:	d400      	bmi.n	800e464 <_svfprintf_r+0x268>
 800e462:	e2ff      	b.n	800ea64 <_svfprintf_r+0x868>
 800e464:	9a06      	ldr	r2, [sp, #24]
 800e466:	9907      	ldr	r1, [sp, #28]
 800e468:	430a      	orrs	r2, r1
 800e46a:	d100      	bne.n	800e46e <_svfprintf_r+0x272>
 800e46c:	e2fa      	b.n	800ea64 <_svfprintf_r+0x868>
 800e46e:	2130      	movs	r1, #48	; 0x30
 800e470:	aa20      	add	r2, sp, #128	; 0x80
 800e472:	7011      	strb	r1, [r2, #0]
 800e474:	2034      	movs	r0, #52	; 0x34
 800e476:	4669      	mov	r1, sp
 800e478:	1809      	adds	r1, r1, r0
 800e47a:	7809      	ldrb	r1, [r1, #0]
 800e47c:	431e      	orrs	r6, r3
 800e47e:	7051      	strb	r1, [r2, #1]
 800e480:	e2f0      	b.n	800ea64 <_svfprintf_r+0x868>
 800e482:	2a00      	cmp	r2, #0
 800e484:	d18e      	bne.n	800e3a4 <_svfprintf_r+0x1a8>
 800e486:	2301      	movs	r3, #1
 800e488:	2220      	movs	r2, #32
 800e48a:	e78b      	b.n	800e3a4 <_svfprintf_r+0x1a8>
 800e48c:	2101      	movs	r1, #1
 800e48e:	430e      	orrs	r6, r1
 800e490:	e788      	b.n	800e3a4 <_svfprintf_r+0x1a8>
 800e492:	6829      	ldr	r1, [r5, #0]
 800e494:	3504      	adds	r5, #4
 800e496:	9114      	str	r1, [sp, #80]	; 0x50
 800e498:	2900      	cmp	r1, #0
 800e49a:	db00      	blt.n	800e49e <_svfprintf_r+0x2a2>
 800e49c:	e782      	b.n	800e3a4 <_svfprintf_r+0x1a8>
 800e49e:	4249      	negs	r1, r1
 800e4a0:	9114      	str	r1, [sp, #80]	; 0x50
 800e4a2:	2104      	movs	r1, #4
 800e4a4:	e7f3      	b.n	800e48e <_svfprintf_r+0x292>
 800e4a6:	9811      	ldr	r0, [sp, #68]	; 0x44
 800e4a8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e4aa:	7800      	ldrb	r0, [r0, #0]
 800e4ac:	3101      	adds	r1, #1
 800e4ae:	900d      	str	r0, [sp, #52]	; 0x34
 800e4b0:	282a      	cmp	r0, #42	; 0x2a
 800e4b2:	d009      	beq.n	800e4c8 <_svfprintf_r+0x2cc>
 800e4b4:	2000      	movs	r0, #0
 800e4b6:	900b      	str	r0, [sp, #44]	; 0x2c
 800e4b8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e4ba:	0008      	movs	r0, r1
 800e4bc:	3c30      	subs	r4, #48	; 0x30
 800e4be:	46a4      	mov	ip, r4
 800e4c0:	2c09      	cmp	r4, #9
 800e4c2:	d90c      	bls.n	800e4de <_svfprintf_r+0x2e2>
 800e4c4:	9011      	str	r0, [sp, #68]	; 0x44
 800e4c6:	e708      	b.n	800e2da <_svfprintf_r+0xde>
 800e4c8:	682c      	ldr	r4, [r5, #0]
 800e4ca:	1d28      	adds	r0, r5, #4
 800e4cc:	940b      	str	r4, [sp, #44]	; 0x2c
 800e4ce:	2c00      	cmp	r4, #0
 800e4d0:	da02      	bge.n	800e4d8 <_svfprintf_r+0x2dc>
 800e4d2:	2401      	movs	r4, #1
 800e4d4:	4264      	negs	r4, r4
 800e4d6:	940b      	str	r4, [sp, #44]	; 0x2c
 800e4d8:	0005      	movs	r5, r0
 800e4da:	9111      	str	r1, [sp, #68]	; 0x44
 800e4dc:	e762      	b.n	800e3a4 <_svfprintf_r+0x1a8>
 800e4de:	240a      	movs	r4, #10
 800e4e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e4e2:	4360      	muls	r0, r4
 800e4e4:	4460      	add	r0, ip
 800e4e6:	900b      	str	r0, [sp, #44]	; 0x2c
 800e4e8:	7808      	ldrb	r0, [r1, #0]
 800e4ea:	3101      	adds	r1, #1
 800e4ec:	900d      	str	r0, [sp, #52]	; 0x34
 800e4ee:	e7e3      	b.n	800e4b8 <_svfprintf_r+0x2bc>
 800e4f0:	2180      	movs	r1, #128	; 0x80
 800e4f2:	e7cc      	b.n	800e48e <_svfprintf_r+0x292>
 800e4f4:	2100      	movs	r1, #0
 800e4f6:	9114      	str	r1, [sp, #80]	; 0x50
 800e4f8:	200a      	movs	r0, #10
 800e4fa:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e4fc:	4341      	muls	r1, r0
 800e4fe:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e500:	3830      	subs	r0, #48	; 0x30
 800e502:	1841      	adds	r1, r0, r1
 800e504:	9114      	str	r1, [sp, #80]	; 0x50
 800e506:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e508:	1c48      	adds	r0, r1, #1
 800e50a:	7809      	ldrb	r1, [r1, #0]
 800e50c:	9011      	str	r0, [sp, #68]	; 0x44
 800e50e:	910d      	str	r1, [sp, #52]	; 0x34
 800e510:	3930      	subs	r1, #48	; 0x30
 800e512:	2909      	cmp	r1, #9
 800e514:	d9f0      	bls.n	800e4f8 <_svfprintf_r+0x2fc>
 800e516:	e7d5      	b.n	800e4c4 <_svfprintf_r+0x2c8>
 800e518:	2108      	movs	r1, #8
 800e51a:	e7b8      	b.n	800e48e <_svfprintf_r+0x292>
 800e51c:	2140      	movs	r1, #64	; 0x40
 800e51e:	e7b6      	b.n	800e48e <_svfprintf_r+0x292>
 800e520:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e522:	7809      	ldrb	r1, [r1, #0]
 800e524:	296c      	cmp	r1, #108	; 0x6c
 800e526:	d104      	bne.n	800e532 <_svfprintf_r+0x336>
 800e528:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e52a:	3101      	adds	r1, #1
 800e52c:	9111      	str	r1, [sp, #68]	; 0x44
 800e52e:	2120      	movs	r1, #32
 800e530:	e7ad      	b.n	800e48e <_svfprintf_r+0x292>
 800e532:	2110      	movs	r1, #16
 800e534:	e7ab      	b.n	800e48e <_svfprintf_r+0x292>
 800e536:	1d2b      	adds	r3, r5, #4
 800e538:	682a      	ldr	r2, [r5, #0]
 800e53a:	930f      	str	r3, [sp, #60]	; 0x3c
 800e53c:	ab2a      	add	r3, sp, #168	; 0xa8
 800e53e:	701a      	strb	r2, [r3, #0]
 800e540:	221f      	movs	r2, #31
 800e542:	2400      	movs	r4, #0
 800e544:	a918      	add	r1, sp, #96	; 0x60
 800e546:	1852      	adds	r2, r2, r1
 800e548:	7014      	strb	r4, [r2, #0]
 800e54a:	2201      	movs	r2, #1
 800e54c:	9410      	str	r4, [sp, #64]	; 0x40
 800e54e:	920b      	str	r2, [sp, #44]	; 0x2c
 800e550:	930c      	str	r3, [sp, #48]	; 0x30
 800e552:	e134      	b.n	800e7be <_svfprintf_r+0x5c2>
 800e554:	2b00      	cmp	r3, #0
 800e556:	d003      	beq.n	800e560 <_svfprintf_r+0x364>
 800e558:	231f      	movs	r3, #31
 800e55a:	a918      	add	r1, sp, #96	; 0x60
 800e55c:	185b      	adds	r3, r3, r1
 800e55e:	701a      	strb	r2, [r3, #0]
 800e560:	2310      	movs	r3, #16
 800e562:	431e      	orrs	r6, r3
 800e564:	e726      	b.n	800e3b4 <_svfprintf_r+0x1b8>
 800e566:	1d2a      	adds	r2, r5, #4
 800e568:	06f3      	lsls	r3, r6, #27
 800e56a:	d505      	bpl.n	800e578 <_svfprintf_r+0x37c>
 800e56c:	682b      	ldr	r3, [r5, #0]
 800e56e:	920f      	str	r2, [sp, #60]	; 0x3c
 800e570:	9306      	str	r3, [sp, #24]
 800e572:	17db      	asrs	r3, r3, #31
 800e574:	9307      	str	r3, [sp, #28]
 800e576:	e72a      	b.n	800e3ce <_svfprintf_r+0x1d2>
 800e578:	682b      	ldr	r3, [r5, #0]
 800e57a:	920f      	str	r2, [sp, #60]	; 0x3c
 800e57c:	0671      	lsls	r1, r6, #25
 800e57e:	d5f7      	bpl.n	800e570 <_svfprintf_r+0x374>
 800e580:	b21b      	sxth	r3, r3
 800e582:	e7f5      	b.n	800e570 <_svfprintf_r+0x374>
 800e584:	2b00      	cmp	r3, #0
 800e586:	d003      	beq.n	800e590 <_svfprintf_r+0x394>
 800e588:	231f      	movs	r3, #31
 800e58a:	a918      	add	r1, sp, #96	; 0x60
 800e58c:	185b      	adds	r3, r3, r1
 800e58e:	701a      	strb	r2, [r3, #0]
 800e590:	2307      	movs	r3, #7
 800e592:	3507      	adds	r5, #7
 800e594:	439d      	bics	r5, r3
 800e596:	002b      	movs	r3, r5
 800e598:	2201      	movs	r2, #1
 800e59a:	3308      	adds	r3, #8
 800e59c:	930f      	str	r3, [sp, #60]	; 0x3c
 800e59e:	682b      	ldr	r3, [r5, #0]
 800e5a0:	4252      	negs	r2, r2
 800e5a2:	9316      	str	r3, [sp, #88]	; 0x58
 800e5a4:	686b      	ldr	r3, [r5, #4]
 800e5a6:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800e5a8:	9317      	str	r3, [sp, #92]	; 0x5c
 800e5aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e5ac:	0028      	movs	r0, r5
 800e5ae:	005c      	lsls	r4, r3, #1
 800e5b0:	0864      	lsrs	r4, r4, #1
 800e5b2:	4b30      	ldr	r3, [pc, #192]	; (800e674 <_svfprintf_r+0x478>)
 800e5b4:	0021      	movs	r1, r4
 800e5b6:	f7f4 fce9 	bl	8002f8c <__aeabi_dcmpun>
 800e5ba:	2800      	cmp	r0, #0
 800e5bc:	d001      	beq.n	800e5c2 <_svfprintf_r+0x3c6>
 800e5be:	f000 fe44 	bl	800f24a <_svfprintf_r+0x104e>
 800e5c2:	2201      	movs	r2, #1
 800e5c4:	4b2b      	ldr	r3, [pc, #172]	; (800e674 <_svfprintf_r+0x478>)
 800e5c6:	4252      	negs	r2, r2
 800e5c8:	0028      	movs	r0, r5
 800e5ca:	0021      	movs	r1, r4
 800e5cc:	f7f1 ff58 	bl	8000480 <__aeabi_dcmple>
 800e5d0:	2800      	cmp	r0, #0
 800e5d2:	d001      	beq.n	800e5d8 <_svfprintf_r+0x3dc>
 800e5d4:	f000 fe39 	bl	800f24a <_svfprintf_r+0x104e>
 800e5d8:	2200      	movs	r2, #0
 800e5da:	2300      	movs	r3, #0
 800e5dc:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e5de:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800e5e0:	f7f1 ff44 	bl	800046c <__aeabi_dcmplt>
 800e5e4:	2800      	cmp	r0, #0
 800e5e6:	d004      	beq.n	800e5f2 <_svfprintf_r+0x3f6>
 800e5e8:	231f      	movs	r3, #31
 800e5ea:	222d      	movs	r2, #45	; 0x2d
 800e5ec:	a918      	add	r1, sp, #96	; 0x60
 800e5ee:	185b      	adds	r3, r3, r1
 800e5f0:	701a      	strb	r2, [r3, #0]
 800e5f2:	4b21      	ldr	r3, [pc, #132]	; (800e678 <_svfprintf_r+0x47c>)
 800e5f4:	930c      	str	r3, [sp, #48]	; 0x30
 800e5f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e5f8:	2b47      	cmp	r3, #71	; 0x47
 800e5fa:	dc01      	bgt.n	800e600 <_svfprintf_r+0x404>
 800e5fc:	4b1f      	ldr	r3, [pc, #124]	; (800e67c <_svfprintf_r+0x480>)
 800e5fe:	930c      	str	r3, [sp, #48]	; 0x30
 800e600:	2380      	movs	r3, #128	; 0x80
 800e602:	2400      	movs	r4, #0
 800e604:	439e      	bics	r6, r3
 800e606:	3b7d      	subs	r3, #125	; 0x7d
 800e608:	930b      	str	r3, [sp, #44]	; 0x2c
 800e60a:	9410      	str	r4, [sp, #64]	; 0x40
 800e60c:	e0d7      	b.n	800e7be <_svfprintf_r+0x5c2>
 800e60e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e610:	3301      	adds	r3, #1
 800e612:	d024      	beq.n	800e65e <_svfprintf_r+0x462>
 800e614:	2320      	movs	r3, #32
 800e616:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e618:	439a      	bics	r2, r3
 800e61a:	2a47      	cmp	r2, #71	; 0x47
 800e61c:	d102      	bne.n	800e624 <_svfprintf_r+0x428>
 800e61e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e620:	2b00      	cmp	r3, #0
 800e622:	d01f      	beq.n	800e664 <_svfprintf_r+0x468>
 800e624:	2380      	movs	r3, #128	; 0x80
 800e626:	005b      	lsls	r3, r3, #1
 800e628:	4333      	orrs	r3, r6
 800e62a:	931c      	str	r3, [sp, #112]	; 0x70
 800e62c:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800e62e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e630:	9310      	str	r3, [sp, #64]	; 0x40
 800e632:	2c00      	cmp	r4, #0
 800e634:	da18      	bge.n	800e668 <_svfprintf_r+0x46c>
 800e636:	2280      	movs	r2, #128	; 0x80
 800e638:	0612      	lsls	r2, r2, #24
 800e63a:	0023      	movs	r3, r4
 800e63c:	4694      	mov	ip, r2
 800e63e:	4463      	add	r3, ip
 800e640:	9315      	str	r3, [sp, #84]	; 0x54
 800e642:	232d      	movs	r3, #45	; 0x2d
 800e644:	931b      	str	r3, [sp, #108]	; 0x6c
 800e646:	2320      	movs	r3, #32
 800e648:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e64a:	439c      	bics	r4, r3
 800e64c:	2c46      	cmp	r4, #70	; 0x46
 800e64e:	d017      	beq.n	800e680 <_svfprintf_r+0x484>
 800e650:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e652:	2c45      	cmp	r4, #69	; 0x45
 800e654:	d101      	bne.n	800e65a <_svfprintf_r+0x45e>
 800e656:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e658:	1c5d      	adds	r5, r3, #1
 800e65a:	2302      	movs	r3, #2
 800e65c:	e012      	b.n	800e684 <_svfprintf_r+0x488>
 800e65e:	2306      	movs	r3, #6
 800e660:	930b      	str	r3, [sp, #44]	; 0x2c
 800e662:	e7df      	b.n	800e624 <_svfprintf_r+0x428>
 800e664:	2301      	movs	r3, #1
 800e666:	e7fb      	b.n	800e660 <_svfprintf_r+0x464>
 800e668:	9415      	str	r4, [sp, #84]	; 0x54
 800e66a:	2300      	movs	r3, #0
 800e66c:	e7ea      	b.n	800e644 <_svfprintf_r+0x448>
 800e66e:	46c0      	nop			; (mov r8, r8)
 800e670:	080106e4 	.word	0x080106e4
 800e674:	7fefffff 	.word	0x7fefffff
 800e678:	080106d8 	.word	0x080106d8
 800e67c:	080106d4 	.word	0x080106d4
 800e680:	2303      	movs	r3, #3
 800e682:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e684:	aa25      	add	r2, sp, #148	; 0x94
 800e686:	9204      	str	r2, [sp, #16]
 800e688:	aa22      	add	r2, sp, #136	; 0x88
 800e68a:	9203      	str	r2, [sp, #12]
 800e68c:	aa21      	add	r2, sp, #132	; 0x84
 800e68e:	9202      	str	r2, [sp, #8]
 800e690:	9300      	str	r3, [sp, #0]
 800e692:	9501      	str	r5, [sp, #4]
 800e694:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e696:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e698:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e69a:	f7fe fc45 	bl	800cf28 <_dtoa_r>
 800e69e:	900c      	str	r0, [sp, #48]	; 0x30
 800e6a0:	2c47      	cmp	r4, #71	; 0x47
 800e6a2:	d103      	bne.n	800e6ac <_svfprintf_r+0x4b0>
 800e6a4:	07f3      	lsls	r3, r6, #31
 800e6a6:	d401      	bmi.n	800e6ac <_svfprintf_r+0x4b0>
 800e6a8:	f000 fde3 	bl	800f272 <_svfprintf_r+0x1076>
 800e6ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e6ae:	195b      	adds	r3, r3, r5
 800e6b0:	930e      	str	r3, [sp, #56]	; 0x38
 800e6b2:	2c46      	cmp	r4, #70	; 0x46
 800e6b4:	d113      	bne.n	800e6de <_svfprintf_r+0x4e2>
 800e6b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e6b8:	781b      	ldrb	r3, [r3, #0]
 800e6ba:	2b30      	cmp	r3, #48	; 0x30
 800e6bc:	d10a      	bne.n	800e6d4 <_svfprintf_r+0x4d8>
 800e6be:	2200      	movs	r2, #0
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e6c4:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e6c6:	f7f1 fecb 	bl	8000460 <__aeabi_dcmpeq>
 800e6ca:	2800      	cmp	r0, #0
 800e6cc:	d102      	bne.n	800e6d4 <_svfprintf_r+0x4d8>
 800e6ce:	2301      	movs	r3, #1
 800e6d0:	1b5d      	subs	r5, r3, r5
 800e6d2:	9521      	str	r5, [sp, #132]	; 0x84
 800e6d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e6d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e6d8:	4694      	mov	ip, r2
 800e6da:	4463      	add	r3, ip
 800e6dc:	930e      	str	r3, [sp, #56]	; 0x38
 800e6de:	2200      	movs	r2, #0
 800e6e0:	2300      	movs	r3, #0
 800e6e2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e6e4:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e6e6:	f7f1 febb 	bl	8000460 <__aeabi_dcmpeq>
 800e6ea:	2230      	movs	r2, #48	; 0x30
 800e6ec:	2800      	cmp	r0, #0
 800e6ee:	d100      	bne.n	800e6f2 <_svfprintf_r+0x4f6>
 800e6f0:	e13d      	b.n	800e96e <_svfprintf_r+0x772>
 800e6f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e6f4:	9325      	str	r3, [sp, #148]	; 0x94
 800e6f6:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800e6f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e6fa:	1a9b      	subs	r3, r3, r2
 800e6fc:	930e      	str	r3, [sp, #56]	; 0x38
 800e6fe:	2c47      	cmp	r4, #71	; 0x47
 800e700:	d000      	beq.n	800e704 <_svfprintf_r+0x508>
 800e702:	e139      	b.n	800e978 <_svfprintf_r+0x77c>
 800e704:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e706:	1cda      	adds	r2, r3, #3
 800e708:	db03      	blt.n	800e712 <_svfprintf_r+0x516>
 800e70a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e70c:	429a      	cmp	r2, r3
 800e70e:	db00      	blt.n	800e712 <_svfprintf_r+0x516>
 800e710:	e162      	b.n	800e9d8 <_svfprintf_r+0x7dc>
 800e712:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e714:	3b02      	subs	r3, #2
 800e716:	930d      	str	r3, [sp, #52]	; 0x34
 800e718:	4669      	mov	r1, sp
 800e71a:	2034      	movs	r0, #52	; 0x34
 800e71c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e71e:	1809      	adds	r1, r1, r0
 800e720:	7809      	ldrb	r1, [r1, #0]
 800e722:	1e54      	subs	r4, r2, #1
 800e724:	ab23      	add	r3, sp, #140	; 0x8c
 800e726:	9421      	str	r4, [sp, #132]	; 0x84
 800e728:	7019      	strb	r1, [r3, #0]
 800e72a:	2c00      	cmp	r4, #0
 800e72c:	db00      	blt.n	800e730 <_svfprintf_r+0x534>
 800e72e:	e13a      	b.n	800e9a6 <_svfprintf_r+0x7aa>
 800e730:	2401      	movs	r4, #1
 800e732:	1aa4      	subs	r4, r4, r2
 800e734:	222d      	movs	r2, #45	; 0x2d
 800e736:	705a      	strb	r2, [r3, #1]
 800e738:	2c09      	cmp	r4, #9
 800e73a:	dc00      	bgt.n	800e73e <_svfprintf_r+0x542>
 800e73c:	e13c      	b.n	800e9b8 <_svfprintf_r+0x7bc>
 800e73e:	253b      	movs	r5, #59	; 0x3b
 800e740:	ab18      	add	r3, sp, #96	; 0x60
 800e742:	18ed      	adds	r5, r5, r3
 800e744:	1e6b      	subs	r3, r5, #1
 800e746:	0020      	movs	r0, r4
 800e748:	210a      	movs	r1, #10
 800e74a:	930b      	str	r3, [sp, #44]	; 0x2c
 800e74c:	f7f1 fe72 	bl	8000434 <__aeabi_idivmod>
 800e750:	1e6b      	subs	r3, r5, #1
 800e752:	3130      	adds	r1, #48	; 0x30
 800e754:	7019      	strb	r1, [r3, #0]
 800e756:	0020      	movs	r0, r4
 800e758:	210a      	movs	r1, #10
 800e75a:	f7f1 fd85 	bl	8000268 <__divsi3>
 800e75e:	0004      	movs	r4, r0
 800e760:	2809      	cmp	r0, #9
 800e762:	dd00      	ble.n	800e766 <_svfprintf_r+0x56a>
 800e764:	e121      	b.n	800e9aa <_svfprintf_r+0x7ae>
 800e766:	232e      	movs	r3, #46	; 0x2e
 800e768:	213b      	movs	r1, #59	; 0x3b
 800e76a:	aa18      	add	r2, sp, #96	; 0x60
 800e76c:	3d02      	subs	r5, #2
 800e76e:	3430      	adds	r4, #48	; 0x30
 800e770:	702c      	strb	r4, [r5, #0]
 800e772:	189b      	adds	r3, r3, r2
 800e774:	1889      	adds	r1, r1, r2
 800e776:	001a      	movs	r2, r3
 800e778:	428d      	cmp	r5, r1
 800e77a:	d200      	bcs.n	800e77e <_svfprintf_r+0x582>
 800e77c:	e117      	b.n	800e9ae <_svfprintf_r+0x7b2>
 800e77e:	ab23      	add	r3, sp, #140	; 0x8c
 800e780:	1ad3      	subs	r3, r2, r3
 800e782:	9319      	str	r3, [sp, #100]	; 0x64
 800e784:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e786:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e788:	4694      	mov	ip, r2
 800e78a:	4463      	add	r3, ip
 800e78c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e78e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e790:	2b01      	cmp	r3, #1
 800e792:	dc03      	bgt.n	800e79c <_svfprintf_r+0x5a0>
 800e794:	2301      	movs	r3, #1
 800e796:	401e      	ands	r6, r3
 800e798:	9610      	str	r6, [sp, #64]	; 0x40
 800e79a:	d006      	beq.n	800e7aa <_svfprintf_r+0x5ae>
 800e79c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e79e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e7a0:	4694      	mov	ip, r2
 800e7a2:	4463      	add	r3, ip
 800e7a4:	930b      	str	r3, [sp, #44]	; 0x2c
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	9310      	str	r3, [sp, #64]	; 0x40
 800e7aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d004      	beq.n	800e7ba <_svfprintf_r+0x5be>
 800e7b0:	231f      	movs	r3, #31
 800e7b2:	222d      	movs	r2, #45	; 0x2d
 800e7b4:	a918      	add	r1, sp, #96	; 0x60
 800e7b6:	185b      	adds	r3, r3, r1
 800e7b8:	701a      	strb	r2, [r3, #0]
 800e7ba:	2400      	movs	r4, #0
 800e7bc:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 800e7be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e7c0:	9415      	str	r4, [sp, #84]	; 0x54
 800e7c2:	429c      	cmp	r4, r3
 800e7c4:	da00      	bge.n	800e7c8 <_svfprintf_r+0x5cc>
 800e7c6:	9315      	str	r3, [sp, #84]	; 0x54
 800e7c8:	231f      	movs	r3, #31
 800e7ca:	aa18      	add	r2, sp, #96	; 0x60
 800e7cc:	189b      	adds	r3, r3, r2
 800e7ce:	781b      	ldrb	r3, [r3, #0]
 800e7d0:	1e5a      	subs	r2, r3, #1
 800e7d2:	4193      	sbcs	r3, r2
 800e7d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e7d6:	18d3      	adds	r3, r2, r3
 800e7d8:	9315      	str	r3, [sp, #84]	; 0x54
 800e7da:	2302      	movs	r3, #2
 800e7dc:	4033      	ands	r3, r6
 800e7de:	931b      	str	r3, [sp, #108]	; 0x6c
 800e7e0:	d002      	beq.n	800e7e8 <_svfprintf_r+0x5ec>
 800e7e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e7e4:	3302      	adds	r3, #2
 800e7e6:	9315      	str	r3, [sp, #84]	; 0x54
 800e7e8:	2384      	movs	r3, #132	; 0x84
 800e7ea:	4033      	ands	r3, r6
 800e7ec:	931c      	str	r3, [sp, #112]	; 0x70
 800e7ee:	d11e      	bne.n	800e82e <_svfprintf_r+0x632>
 800e7f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e7f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e7f4:	1a9d      	subs	r5, r3, r2
 800e7f6:	2d00      	cmp	r5, #0
 800e7f8:	dd19      	ble.n	800e82e <_svfprintf_r+0x632>
 800e7fa:	4bcc      	ldr	r3, [pc, #816]	; (800eb2c <_svfprintf_r+0x930>)
 800e7fc:	603b      	str	r3, [r7, #0]
 800e7fe:	2d10      	cmp	r5, #16
 800e800:	dd00      	ble.n	800e804 <_svfprintf_r+0x608>
 800e802:	e230      	b.n	800ec66 <_svfprintf_r+0xa6a>
 800e804:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800e806:	607d      	str	r5, [r7, #4]
 800e808:	195d      	adds	r5, r3, r5
 800e80a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e80c:	9529      	str	r5, [sp, #164]	; 0xa4
 800e80e:	931d      	str	r3, [sp, #116]	; 0x74
 800e810:	3301      	adds	r3, #1
 800e812:	9328      	str	r3, [sp, #160]	; 0xa0
 800e814:	3708      	adds	r7, #8
 800e816:	2b07      	cmp	r3, #7
 800e818:	dd09      	ble.n	800e82e <_svfprintf_r+0x632>
 800e81a:	aa27      	add	r2, sp, #156	; 0x9c
 800e81c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e81e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e820:	f000 fe38 	bl	800f494 <__ssprint_r>
 800e824:	2800      	cmp	r0, #0
 800e826:	d001      	beq.n	800e82c <_svfprintf_r+0x630>
 800e828:	f000 fce6 	bl	800f1f8 <_svfprintf_r+0xffc>
 800e82c:	af34      	add	r7, sp, #208	; 0xd0
 800e82e:	231f      	movs	r3, #31
 800e830:	aa18      	add	r2, sp, #96	; 0x60
 800e832:	189b      	adds	r3, r3, r2
 800e834:	781a      	ldrb	r2, [r3, #0]
 800e836:	2a00      	cmp	r2, #0
 800e838:	d016      	beq.n	800e868 <_svfprintf_r+0x66c>
 800e83a:	603b      	str	r3, [r7, #0]
 800e83c:	2301      	movs	r3, #1
 800e83e:	607b      	str	r3, [r7, #4]
 800e840:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800e842:	3708      	adds	r7, #8
 800e844:	3301      	adds	r3, #1
 800e846:	9329      	str	r3, [sp, #164]	; 0xa4
 800e848:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e84a:	931d      	str	r3, [sp, #116]	; 0x74
 800e84c:	3301      	adds	r3, #1
 800e84e:	9328      	str	r3, [sp, #160]	; 0xa0
 800e850:	2b07      	cmp	r3, #7
 800e852:	dd09      	ble.n	800e868 <_svfprintf_r+0x66c>
 800e854:	aa27      	add	r2, sp, #156	; 0x9c
 800e856:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e858:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e85a:	f000 fe1b 	bl	800f494 <__ssprint_r>
 800e85e:	2800      	cmp	r0, #0
 800e860:	d001      	beq.n	800e866 <_svfprintf_r+0x66a>
 800e862:	f000 fcc9 	bl	800f1f8 <_svfprintf_r+0xffc>
 800e866:	af34      	add	r7, sp, #208	; 0xd0
 800e868:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d017      	beq.n	800e89e <_svfprintf_r+0x6a2>
 800e86e:	ab20      	add	r3, sp, #128	; 0x80
 800e870:	603b      	str	r3, [r7, #0]
 800e872:	2302      	movs	r3, #2
 800e874:	607b      	str	r3, [r7, #4]
 800e876:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800e878:	3708      	adds	r7, #8
 800e87a:	3302      	adds	r3, #2
 800e87c:	9329      	str	r3, [sp, #164]	; 0xa4
 800e87e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e880:	931b      	str	r3, [sp, #108]	; 0x6c
 800e882:	3301      	adds	r3, #1
 800e884:	9328      	str	r3, [sp, #160]	; 0xa0
 800e886:	2b07      	cmp	r3, #7
 800e888:	dd09      	ble.n	800e89e <_svfprintf_r+0x6a2>
 800e88a:	aa27      	add	r2, sp, #156	; 0x9c
 800e88c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e88e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e890:	f000 fe00 	bl	800f494 <__ssprint_r>
 800e894:	2800      	cmp	r0, #0
 800e896:	d001      	beq.n	800e89c <_svfprintf_r+0x6a0>
 800e898:	f000 fcae 	bl	800f1f8 <_svfprintf_r+0xffc>
 800e89c:	af34      	add	r7, sp, #208	; 0xd0
 800e89e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e8a0:	2b80      	cmp	r3, #128	; 0x80
 800e8a2:	d11e      	bne.n	800e8e2 <_svfprintf_r+0x6e6>
 800e8a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e8a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e8a8:	1a9d      	subs	r5, r3, r2
 800e8aa:	2d00      	cmp	r5, #0
 800e8ac:	dd19      	ble.n	800e8e2 <_svfprintf_r+0x6e6>
 800e8ae:	4ba0      	ldr	r3, [pc, #640]	; (800eb30 <_svfprintf_r+0x934>)
 800e8b0:	603b      	str	r3, [r7, #0]
 800e8b2:	2d10      	cmp	r5, #16
 800e8b4:	dd00      	ble.n	800e8b8 <_svfprintf_r+0x6bc>
 800e8b6:	e1ed      	b.n	800ec94 <_svfprintf_r+0xa98>
 800e8b8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800e8ba:	607d      	str	r5, [r7, #4]
 800e8bc:	195d      	adds	r5, r3, r5
 800e8be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e8c0:	9529      	str	r5, [sp, #164]	; 0xa4
 800e8c2:	931b      	str	r3, [sp, #108]	; 0x6c
 800e8c4:	3301      	adds	r3, #1
 800e8c6:	9328      	str	r3, [sp, #160]	; 0xa0
 800e8c8:	3708      	adds	r7, #8
 800e8ca:	2b07      	cmp	r3, #7
 800e8cc:	dd09      	ble.n	800e8e2 <_svfprintf_r+0x6e6>
 800e8ce:	aa27      	add	r2, sp, #156	; 0x9c
 800e8d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e8d2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e8d4:	f000 fdde 	bl	800f494 <__ssprint_r>
 800e8d8:	2800      	cmp	r0, #0
 800e8da:	d001      	beq.n	800e8e0 <_svfprintf_r+0x6e4>
 800e8dc:	f000 fc8c 	bl	800f1f8 <_svfprintf_r+0xffc>
 800e8e0:	af34      	add	r7, sp, #208	; 0xd0
 800e8e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e8e4:	2510      	movs	r5, #16
 800e8e6:	1ae4      	subs	r4, r4, r3
 800e8e8:	2c00      	cmp	r4, #0
 800e8ea:	dd00      	ble.n	800e8ee <_svfprintf_r+0x6f2>
 800e8ec:	e1fe      	b.n	800ecec <_svfprintf_r+0xaf0>
 800e8ee:	05f3      	lsls	r3, r6, #23
 800e8f0:	d500      	bpl.n	800e8f4 <_svfprintf_r+0x6f8>
 800e8f2:	e215      	b.n	800ed20 <_svfprintf_r+0xb24>
 800e8f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e8f6:	603b      	str	r3, [r7, #0]
 800e8f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e8fa:	607b      	str	r3, [r7, #4]
 800e8fc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800e8fe:	3708      	adds	r7, #8
 800e900:	930c      	str	r3, [sp, #48]	; 0x30
 800e902:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e904:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e906:	4694      	mov	ip, r2
 800e908:	4463      	add	r3, ip
 800e90a:	9329      	str	r3, [sp, #164]	; 0xa4
 800e90c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e90e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e910:	3301      	adds	r3, #1
 800e912:	9328      	str	r3, [sp, #160]	; 0xa0
 800e914:	2b07      	cmp	r3, #7
 800e916:	dd09      	ble.n	800e92c <_svfprintf_r+0x730>
 800e918:	aa27      	add	r2, sp, #156	; 0x9c
 800e91a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e91c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e91e:	f000 fdb9 	bl	800f494 <__ssprint_r>
 800e922:	2800      	cmp	r0, #0
 800e924:	d001      	beq.n	800e92a <_svfprintf_r+0x72e>
 800e926:	f000 fc67 	bl	800f1f8 <_svfprintf_r+0xffc>
 800e92a:	af34      	add	r7, sp, #208	; 0xd0
 800e92c:	0773      	lsls	r3, r6, #29
 800e92e:	d501      	bpl.n	800e934 <_svfprintf_r+0x738>
 800e930:	f000 fc41 	bl	800f1b6 <_svfprintf_r+0xfba>
 800e934:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e936:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e938:	4299      	cmp	r1, r3
 800e93a:	da00      	bge.n	800e93e <_svfprintf_r+0x742>
 800e93c:	0019      	movs	r1, r3
 800e93e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e940:	185b      	adds	r3, r3, r1
 800e942:	9313      	str	r3, [sp, #76]	; 0x4c
 800e944:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800e946:	930b      	str	r3, [sp, #44]	; 0x2c
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d008      	beq.n	800e95e <_svfprintf_r+0x762>
 800e94c:	aa27      	add	r2, sp, #156	; 0x9c
 800e94e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e950:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e952:	f000 fd9f 	bl	800f494 <__ssprint_r>
 800e956:	2800      	cmp	r0, #0
 800e958:	d001      	beq.n	800e95e <_svfprintf_r+0x762>
 800e95a:	f000 fc4d 	bl	800f1f8 <_svfprintf_r+0xffc>
 800e95e:	2300      	movs	r3, #0
 800e960:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e962:	9328      	str	r3, [sp, #160]	; 0xa0
 800e964:	af34      	add	r7, sp, #208	; 0xd0
 800e966:	e480      	b.n	800e26a <_svfprintf_r+0x6e>
 800e968:	1c59      	adds	r1, r3, #1
 800e96a:	9125      	str	r1, [sp, #148]	; 0x94
 800e96c:	701a      	strb	r2, [r3, #0]
 800e96e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800e970:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e972:	4299      	cmp	r1, r3
 800e974:	d8f8      	bhi.n	800e968 <_svfprintf_r+0x76c>
 800e976:	e6be      	b.n	800e6f6 <_svfprintf_r+0x4fa>
 800e978:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e97a:	2b65      	cmp	r3, #101	; 0x65
 800e97c:	dc00      	bgt.n	800e980 <_svfprintf_r+0x784>
 800e97e:	e6cb      	b.n	800e718 <_svfprintf_r+0x51c>
 800e980:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e982:	2b66      	cmp	r3, #102	; 0x66
 800e984:	d128      	bne.n	800e9d8 <_svfprintf_r+0x7dc>
 800e986:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e988:	2b00      	cmp	r3, #0
 800e98a:	dd1c      	ble.n	800e9c6 <_svfprintf_r+0x7ca>
 800e98c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e98e:	2a00      	cmp	r2, #0
 800e990:	d101      	bne.n	800e996 <_svfprintf_r+0x79a>
 800e992:	07f2      	lsls	r2, r6, #31
 800e994:	d503      	bpl.n	800e99e <_svfprintf_r+0x7a2>
 800e996:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e998:	189b      	adds	r3, r3, r2
 800e99a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e99c:	189b      	adds	r3, r3, r2
 800e99e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e9a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800e9a2:	9210      	str	r2, [sp, #64]	; 0x40
 800e9a4:	e701      	b.n	800e7aa <_svfprintf_r+0x5ae>
 800e9a6:	222b      	movs	r2, #43	; 0x2b
 800e9a8:	e6c5      	b.n	800e736 <_svfprintf_r+0x53a>
 800e9aa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800e9ac:	e6ca      	b.n	800e744 <_svfprintf_r+0x548>
 800e9ae:	782a      	ldrb	r2, [r5, #0]
 800e9b0:	3501      	adds	r5, #1
 800e9b2:	701a      	strb	r2, [r3, #0]
 800e9b4:	3301      	adds	r3, #1
 800e9b6:	e6de      	b.n	800e776 <_svfprintf_r+0x57a>
 800e9b8:	2230      	movs	r2, #48	; 0x30
 800e9ba:	ab23      	add	r3, sp, #140	; 0x8c
 800e9bc:	18a4      	adds	r4, r4, r2
 800e9be:	709a      	strb	r2, [r3, #2]
 800e9c0:	70dc      	strb	r4, [r3, #3]
 800e9c2:	aa24      	add	r2, sp, #144	; 0x90
 800e9c4:	e6db      	b.n	800e77e <_svfprintf_r+0x582>
 800e9c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d102      	bne.n	800e9d2 <_svfprintf_r+0x7d6>
 800e9cc:	3301      	adds	r3, #1
 800e9ce:	421e      	tst	r6, r3
 800e9d0:	d0e5      	beq.n	800e99e <_svfprintf_r+0x7a2>
 800e9d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e9d4:	3301      	adds	r3, #1
 800e9d6:	e7e0      	b.n	800e99a <_svfprintf_r+0x79e>
 800e9d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e9da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e9dc:	429a      	cmp	r2, r3
 800e9de:	db06      	blt.n	800e9ee <_svfprintf_r+0x7f2>
 800e9e0:	07f3      	lsls	r3, r6, #31
 800e9e2:	d50e      	bpl.n	800ea02 <_svfprintf_r+0x806>
 800e9e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e9e6:	18d3      	adds	r3, r2, r3
 800e9e8:	2267      	movs	r2, #103	; 0x67
 800e9ea:	920d      	str	r2, [sp, #52]	; 0x34
 800e9ec:	e7d7      	b.n	800e99e <_svfprintf_r+0x7a2>
 800e9ee:	9912      	ldr	r1, [sp, #72]	; 0x48
 800e9f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e9f2:	185b      	adds	r3, r3, r1
 800e9f4:	2167      	movs	r1, #103	; 0x67
 800e9f6:	910d      	str	r1, [sp, #52]	; 0x34
 800e9f8:	2a00      	cmp	r2, #0
 800e9fa:	dcd0      	bgt.n	800e99e <_svfprintf_r+0x7a2>
 800e9fc:	1a9b      	subs	r3, r3, r2
 800e9fe:	3301      	adds	r3, #1
 800ea00:	e7cd      	b.n	800e99e <_svfprintf_r+0x7a2>
 800ea02:	0013      	movs	r3, r2
 800ea04:	e7f0      	b.n	800e9e8 <_svfprintf_r+0x7ec>
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d003      	beq.n	800ea12 <_svfprintf_r+0x816>
 800ea0a:	231f      	movs	r3, #31
 800ea0c:	a918      	add	r1, sp, #96	; 0x60
 800ea0e:	185b      	adds	r3, r3, r1
 800ea10:	701a      	strb	r2, [r3, #0]
 800ea12:	1d2b      	adds	r3, r5, #4
 800ea14:	06b2      	lsls	r2, r6, #26
 800ea16:	d506      	bpl.n	800ea26 <_svfprintf_r+0x82a>
 800ea18:	682a      	ldr	r2, [r5, #0]
 800ea1a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ea1c:	6011      	str	r1, [r2, #0]
 800ea1e:	17c9      	asrs	r1, r1, #31
 800ea20:	6051      	str	r1, [r2, #4]
 800ea22:	001d      	movs	r5, r3
 800ea24:	e421      	b.n	800e26a <_svfprintf_r+0x6e>
 800ea26:	06f2      	lsls	r2, r6, #27
 800ea28:	d503      	bpl.n	800ea32 <_svfprintf_r+0x836>
 800ea2a:	682a      	ldr	r2, [r5, #0]
 800ea2c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ea2e:	6011      	str	r1, [r2, #0]
 800ea30:	e7f7      	b.n	800ea22 <_svfprintf_r+0x826>
 800ea32:	0672      	lsls	r2, r6, #25
 800ea34:	d5f9      	bpl.n	800ea2a <_svfprintf_r+0x82e>
 800ea36:	4669      	mov	r1, sp
 800ea38:	204c      	movs	r0, #76	; 0x4c
 800ea3a:	1809      	adds	r1, r1, r0
 800ea3c:	682a      	ldr	r2, [r5, #0]
 800ea3e:	8809      	ldrh	r1, [r1, #0]
 800ea40:	8011      	strh	r1, [r2, #0]
 800ea42:	e7ee      	b.n	800ea22 <_svfprintf_r+0x826>
 800ea44:	2310      	movs	r3, #16
 800ea46:	431e      	orrs	r6, r3
 800ea48:	2120      	movs	r1, #32
 800ea4a:	4031      	ands	r1, r6
 800ea4c:	d010      	beq.n	800ea70 <_svfprintf_r+0x874>
 800ea4e:	2307      	movs	r3, #7
 800ea50:	3507      	adds	r5, #7
 800ea52:	439d      	bics	r5, r3
 800ea54:	002b      	movs	r3, r5
 800ea56:	3308      	adds	r3, #8
 800ea58:	930f      	str	r3, [sp, #60]	; 0x3c
 800ea5a:	682b      	ldr	r3, [r5, #0]
 800ea5c:	686c      	ldr	r4, [r5, #4]
 800ea5e:	9306      	str	r3, [sp, #24]
 800ea60:	9407      	str	r4, [sp, #28]
 800ea62:	2300      	movs	r3, #0
 800ea64:	221f      	movs	r2, #31
 800ea66:	2100      	movs	r1, #0
 800ea68:	a818      	add	r0, sp, #96	; 0x60
 800ea6a:	1812      	adds	r2, r2, r0
 800ea6c:	7011      	strb	r1, [r2, #0]
 800ea6e:	e4bf      	b.n	800e3f0 <_svfprintf_r+0x1f4>
 800ea70:	2210      	movs	r2, #16
 800ea72:	1d28      	adds	r0, r5, #4
 800ea74:	4032      	ands	r2, r6
 800ea76:	d004      	beq.n	800ea82 <_svfprintf_r+0x886>
 800ea78:	682b      	ldr	r3, [r5, #0]
 800ea7a:	900f      	str	r0, [sp, #60]	; 0x3c
 800ea7c:	9306      	str	r3, [sp, #24]
 800ea7e:	9107      	str	r1, [sp, #28]
 800ea80:	e7ef      	b.n	800ea62 <_svfprintf_r+0x866>
 800ea82:	2340      	movs	r3, #64	; 0x40
 800ea84:	900f      	str	r0, [sp, #60]	; 0x3c
 800ea86:	4033      	ands	r3, r6
 800ea88:	d004      	beq.n	800ea94 <_svfprintf_r+0x898>
 800ea8a:	682b      	ldr	r3, [r5, #0]
 800ea8c:	9207      	str	r2, [sp, #28]
 800ea8e:	b29b      	uxth	r3, r3
 800ea90:	9306      	str	r3, [sp, #24]
 800ea92:	e7e6      	b.n	800ea62 <_svfprintf_r+0x866>
 800ea94:	682a      	ldr	r2, [r5, #0]
 800ea96:	9307      	str	r3, [sp, #28]
 800ea98:	9206      	str	r2, [sp, #24]
 800ea9a:	e7e3      	b.n	800ea64 <_svfprintf_r+0x868>
 800ea9c:	1d2b      	adds	r3, r5, #4
 800ea9e:	930f      	str	r3, [sp, #60]	; 0x3c
 800eaa0:	682b      	ldr	r3, [r5, #0]
 800eaa2:	2078      	movs	r0, #120	; 0x78
 800eaa4:	2130      	movs	r1, #48	; 0x30
 800eaa6:	9306      	str	r3, [sp, #24]
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	aa20      	add	r2, sp, #128	; 0x80
 800eaac:	7011      	strb	r1, [r2, #0]
 800eaae:	7050      	strb	r0, [r2, #1]
 800eab0:	4a20      	ldr	r2, [pc, #128]	; (800eb34 <_svfprintf_r+0x938>)
 800eab2:	9307      	str	r3, [sp, #28]
 800eab4:	3302      	adds	r3, #2
 800eab6:	431e      	orrs	r6, r3
 800eab8:	921a      	str	r2, [sp, #104]	; 0x68
 800eaba:	900d      	str	r0, [sp, #52]	; 0x34
 800eabc:	e7d2      	b.n	800ea64 <_svfprintf_r+0x868>
 800eabe:	1d2b      	adds	r3, r5, #4
 800eac0:	930f      	str	r3, [sp, #60]	; 0x3c
 800eac2:	682b      	ldr	r3, [r5, #0]
 800eac4:	2400      	movs	r4, #0
 800eac6:	930c      	str	r3, [sp, #48]	; 0x30
 800eac8:	231f      	movs	r3, #31
 800eaca:	aa18      	add	r2, sp, #96	; 0x60
 800eacc:	189b      	adds	r3, r3, r2
 800eace:	701c      	strb	r4, [r3, #0]
 800ead0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ead2:	3301      	adds	r3, #1
 800ead4:	d00b      	beq.n	800eaee <_svfprintf_r+0x8f2>
 800ead6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ead8:	0021      	movs	r1, r4
 800eada:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eadc:	f7fc fa8c 	bl	800aff8 <memchr>
 800eae0:	42a0      	cmp	r0, r4
 800eae2:	d100      	bne.n	800eae6 <_svfprintf_r+0x8ea>
 800eae4:	e0bd      	b.n	800ec62 <_svfprintf_r+0xa66>
 800eae6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eae8:	1ac3      	subs	r3, r0, r3
 800eaea:	930b      	str	r3, [sp, #44]	; 0x2c
 800eaec:	e58d      	b.n	800e60a <_svfprintf_r+0x40e>
 800eaee:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eaf0:	f7f1 fb14 	bl	800011c <strlen>
 800eaf4:	900b      	str	r0, [sp, #44]	; 0x2c
 800eaf6:	e588      	b.n	800e60a <_svfprintf_r+0x40e>
 800eaf8:	2310      	movs	r3, #16
 800eafa:	431e      	orrs	r6, r3
 800eafc:	2320      	movs	r3, #32
 800eafe:	4033      	ands	r3, r6
 800eb00:	d00b      	beq.n	800eb1a <_svfprintf_r+0x91e>
 800eb02:	2307      	movs	r3, #7
 800eb04:	3507      	adds	r5, #7
 800eb06:	439d      	bics	r5, r3
 800eb08:	002b      	movs	r3, r5
 800eb0a:	3308      	adds	r3, #8
 800eb0c:	930f      	str	r3, [sp, #60]	; 0x3c
 800eb0e:	682b      	ldr	r3, [r5, #0]
 800eb10:	686c      	ldr	r4, [r5, #4]
 800eb12:	9306      	str	r3, [sp, #24]
 800eb14:	9407      	str	r4, [sp, #28]
 800eb16:	2301      	movs	r3, #1
 800eb18:	e7a4      	b.n	800ea64 <_svfprintf_r+0x868>
 800eb1a:	2210      	movs	r2, #16
 800eb1c:	1d29      	adds	r1, r5, #4
 800eb1e:	4032      	ands	r2, r6
 800eb20:	d00a      	beq.n	800eb38 <_svfprintf_r+0x93c>
 800eb22:	910f      	str	r1, [sp, #60]	; 0x3c
 800eb24:	682a      	ldr	r2, [r5, #0]
 800eb26:	9307      	str	r3, [sp, #28]
 800eb28:	9206      	str	r2, [sp, #24]
 800eb2a:	e7f4      	b.n	800eb16 <_svfprintf_r+0x91a>
 800eb2c:	0801083c 	.word	0x0801083c
 800eb30:	0801084c 	.word	0x0801084c
 800eb34:	080106f5 	.word	0x080106f5
 800eb38:	2340      	movs	r3, #64	; 0x40
 800eb3a:	910f      	str	r1, [sp, #60]	; 0x3c
 800eb3c:	4033      	ands	r3, r6
 800eb3e:	d0f1      	beq.n	800eb24 <_svfprintf_r+0x928>
 800eb40:	682b      	ldr	r3, [r5, #0]
 800eb42:	9207      	str	r2, [sp, #28]
 800eb44:	b29b      	uxth	r3, r3
 800eb46:	9306      	str	r3, [sp, #24]
 800eb48:	e7e5      	b.n	800eb16 <_svfprintf_r+0x91a>
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d003      	beq.n	800eb56 <_svfprintf_r+0x95a>
 800eb4e:	231f      	movs	r3, #31
 800eb50:	a918      	add	r1, sp, #96	; 0x60
 800eb52:	185b      	adds	r3, r3, r1
 800eb54:	701a      	strb	r2, [r3, #0]
 800eb56:	4baa      	ldr	r3, [pc, #680]	; (800ee00 <_svfprintf_r+0xc04>)
 800eb58:	e471      	b.n	800e43e <_svfprintf_r+0x242>
 800eb5a:	2210      	movs	r2, #16
 800eb5c:	1d29      	adds	r1, r5, #4
 800eb5e:	4032      	ands	r2, r6
 800eb60:	d004      	beq.n	800eb6c <_svfprintf_r+0x970>
 800eb62:	910f      	str	r1, [sp, #60]	; 0x3c
 800eb64:	682a      	ldr	r2, [r5, #0]
 800eb66:	9307      	str	r3, [sp, #28]
 800eb68:	9206      	str	r2, [sp, #24]
 800eb6a:	e477      	b.n	800e45c <_svfprintf_r+0x260>
 800eb6c:	2340      	movs	r3, #64	; 0x40
 800eb6e:	910f      	str	r1, [sp, #60]	; 0x3c
 800eb70:	4033      	ands	r3, r6
 800eb72:	d0f7      	beq.n	800eb64 <_svfprintf_r+0x968>
 800eb74:	682b      	ldr	r3, [r5, #0]
 800eb76:	9207      	str	r2, [sp, #28]
 800eb78:	b29b      	uxth	r3, r3
 800eb7a:	9306      	str	r3, [sp, #24]
 800eb7c:	e46e      	b.n	800e45c <_svfprintf_r+0x260>
 800eb7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb80:	e38a      	b.n	800f298 <_svfprintf_r+0x109c>
 800eb82:	9b07      	ldr	r3, [sp, #28]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d10a      	bne.n	800eb9e <_svfprintf_r+0x9a2>
 800eb88:	9b06      	ldr	r3, [sp, #24]
 800eb8a:	2b09      	cmp	r3, #9
 800eb8c:	d807      	bhi.n	800eb9e <_svfprintf_r+0x9a2>
 800eb8e:	9b06      	ldr	r3, [sp, #24]
 800eb90:	aa2c      	add	r2, sp, #176	; 0xb0
 800eb92:	3330      	adds	r3, #48	; 0x30
 800eb94:	77d3      	strb	r3, [r2, #31]
 800eb96:	236f      	movs	r3, #111	; 0x6f
 800eb98:	aa18      	add	r2, sp, #96	; 0x60
 800eb9a:	189b      	adds	r3, r3, r2
 800eb9c:	e39a      	b.n	800f2d4 <_svfprintf_r+0x10d8>
 800eb9e:	ab34      	add	r3, sp, #208	; 0xd0
 800eba0:	930c      	str	r3, [sp, #48]	; 0x30
 800eba2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eba4:	9806      	ldr	r0, [sp, #24]
 800eba6:	9907      	ldr	r1, [sp, #28]
 800eba8:	3b01      	subs	r3, #1
 800ebaa:	930c      	str	r3, [sp, #48]	; 0x30
 800ebac:	220a      	movs	r2, #10
 800ebae:	2300      	movs	r3, #0
 800ebb0:	f7f1 fcbe 	bl	8000530 <__aeabi_uldivmod>
 800ebb4:	9806      	ldr	r0, [sp, #24]
 800ebb6:	9907      	ldr	r1, [sp, #28]
 800ebb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ebba:	3230      	adds	r2, #48	; 0x30
 800ebbc:	701a      	strb	r2, [r3, #0]
 800ebbe:	220a      	movs	r2, #10
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	f7f1 fcb5 	bl	8000530 <__aeabi_uldivmod>
 800ebc6:	9006      	str	r0, [sp, #24]
 800ebc8:	9107      	str	r1, [sp, #28]
 800ebca:	9b06      	ldr	r3, [sp, #24]
 800ebcc:	9a07      	ldr	r2, [sp, #28]
 800ebce:	4313      	orrs	r3, r2
 800ebd0:	d1e7      	bne.n	800eba2 <_svfprintf_r+0x9a6>
 800ebd2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ebd4:	ab34      	add	r3, sp, #208	; 0xd0
 800ebd6:	1a9b      	subs	r3, r3, r2
 800ebd8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800ebda:	930b      	str	r3, [sp, #44]	; 0x2c
 800ebdc:	2300      	movs	r3, #0
 800ebde:	002e      	movs	r6, r5
 800ebe0:	9310      	str	r3, [sp, #64]	; 0x40
 800ebe2:	e5ec      	b.n	800e7be <_svfprintf_r+0x5c2>
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	2400      	movs	r4, #0
 800ebe8:	9306      	str	r3, [sp, #24]
 800ebea:	9407      	str	r4, [sp, #28]
 800ebec:	200f      	movs	r0, #15
 800ebee:	ab34      	add	r3, sp, #208	; 0xd0
 800ebf0:	930c      	str	r3, [sp, #48]	; 0x30
 800ebf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ebf4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ebf6:	3b01      	subs	r3, #1
 800ebf8:	930c      	str	r3, [sp, #48]	; 0x30
 800ebfa:	9b06      	ldr	r3, [sp, #24]
 800ebfc:	4003      	ands	r3, r0
 800ebfe:	5cd3      	ldrb	r3, [r2, r3]
 800ec00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ec02:	7013      	strb	r3, [r2, #0]
 800ec04:	9b07      	ldr	r3, [sp, #28]
 800ec06:	0719      	lsls	r1, r3, #28
 800ec08:	9b06      	ldr	r3, [sp, #24]
 800ec0a:	091a      	lsrs	r2, r3, #4
 800ec0c:	9b07      	ldr	r3, [sp, #28]
 800ec0e:	4311      	orrs	r1, r2
 800ec10:	091b      	lsrs	r3, r3, #4
 800ec12:	9307      	str	r3, [sp, #28]
 800ec14:	000b      	movs	r3, r1
 800ec16:	9a07      	ldr	r2, [sp, #28]
 800ec18:	9106      	str	r1, [sp, #24]
 800ec1a:	4313      	orrs	r3, r2
 800ec1c:	d1e9      	bne.n	800ebf2 <_svfprintf_r+0x9f6>
 800ec1e:	e7d8      	b.n	800ebd2 <_svfprintf_r+0x9d6>
 800ec20:	aa34      	add	r2, sp, #208	; 0xd0
 800ec22:	920c      	str	r2, [sp, #48]	; 0x30
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d1d4      	bne.n	800ebd2 <_svfprintf_r+0x9d6>
 800ec28:	07f3      	lsls	r3, r6, #31
 800ec2a:	d5d2      	bpl.n	800ebd2 <_svfprintf_r+0x9d6>
 800ec2c:	2230      	movs	r2, #48	; 0x30
 800ec2e:	ab2c      	add	r3, sp, #176	; 0xb0
 800ec30:	77da      	strb	r2, [r3, #31]
 800ec32:	e7b0      	b.n	800eb96 <_svfprintf_r+0x99a>
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d003      	beq.n	800ec40 <_svfprintf_r+0xa44>
 800ec38:	231f      	movs	r3, #31
 800ec3a:	a918      	add	r1, sp, #96	; 0x60
 800ec3c:	185b      	adds	r3, r3, r1
 800ec3e:	701a      	strb	r2, [r3, #0]
 800ec40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d100      	bne.n	800ec48 <_svfprintf_r+0xa4c>
 800ec46:	e2f6      	b.n	800f236 <_svfprintf_r+0x103a>
 800ec48:	2134      	movs	r1, #52	; 0x34
 800ec4a:	466a      	mov	r2, sp
 800ec4c:	1852      	adds	r2, r2, r1
 800ec4e:	7812      	ldrb	r2, [r2, #0]
 800ec50:	ab2a      	add	r3, sp, #168	; 0xa8
 800ec52:	701a      	strb	r2, [r3, #0]
 800ec54:	221f      	movs	r2, #31
 800ec56:	2400      	movs	r4, #0
 800ec58:	a918      	add	r1, sp, #96	; 0x60
 800ec5a:	1852      	adds	r2, r2, r1
 800ec5c:	7014      	strb	r4, [r2, #0]
 800ec5e:	950f      	str	r5, [sp, #60]	; 0x3c
 800ec60:	e473      	b.n	800e54a <_svfprintf_r+0x34e>
 800ec62:	0004      	movs	r4, r0
 800ec64:	e4d1      	b.n	800e60a <_svfprintf_r+0x40e>
 800ec66:	2310      	movs	r3, #16
 800ec68:	607b      	str	r3, [r7, #4]
 800ec6a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ec6c:	3708      	adds	r7, #8
 800ec6e:	3310      	adds	r3, #16
 800ec70:	9329      	str	r3, [sp, #164]	; 0xa4
 800ec72:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ec74:	931d      	str	r3, [sp, #116]	; 0x74
 800ec76:	3301      	adds	r3, #1
 800ec78:	9328      	str	r3, [sp, #160]	; 0xa0
 800ec7a:	2b07      	cmp	r3, #7
 800ec7c:	dd08      	ble.n	800ec90 <_svfprintf_r+0xa94>
 800ec7e:	aa27      	add	r2, sp, #156	; 0x9c
 800ec80:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ec82:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ec84:	f000 fc06 	bl	800f494 <__ssprint_r>
 800ec88:	2800      	cmp	r0, #0
 800ec8a:	d000      	beq.n	800ec8e <_svfprintf_r+0xa92>
 800ec8c:	e2b4      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ec8e:	af34      	add	r7, sp, #208	; 0xd0
 800ec90:	3d10      	subs	r5, #16
 800ec92:	e5b2      	b.n	800e7fa <_svfprintf_r+0x5fe>
 800ec94:	2310      	movs	r3, #16
 800ec96:	607b      	str	r3, [r7, #4]
 800ec98:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ec9a:	3708      	adds	r7, #8
 800ec9c:	3310      	adds	r3, #16
 800ec9e:	9329      	str	r3, [sp, #164]	; 0xa4
 800eca0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800eca2:	931b      	str	r3, [sp, #108]	; 0x6c
 800eca4:	3301      	adds	r3, #1
 800eca6:	9328      	str	r3, [sp, #160]	; 0xa0
 800eca8:	2b07      	cmp	r3, #7
 800ecaa:	dd08      	ble.n	800ecbe <_svfprintf_r+0xac2>
 800ecac:	aa27      	add	r2, sp, #156	; 0x9c
 800ecae:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ecb0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ecb2:	f000 fbef 	bl	800f494 <__ssprint_r>
 800ecb6:	2800      	cmp	r0, #0
 800ecb8:	d000      	beq.n	800ecbc <_svfprintf_r+0xac0>
 800ecba:	e29d      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ecbc:	af34      	add	r7, sp, #208	; 0xd0
 800ecbe:	3d10      	subs	r5, #16
 800ecc0:	e5f5      	b.n	800e8ae <_svfprintf_r+0x6b2>
 800ecc2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ecc4:	607d      	str	r5, [r7, #4]
 800ecc6:	3310      	adds	r3, #16
 800ecc8:	9329      	str	r3, [sp, #164]	; 0xa4
 800ecca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800eccc:	3708      	adds	r7, #8
 800ecce:	931b      	str	r3, [sp, #108]	; 0x6c
 800ecd0:	3301      	adds	r3, #1
 800ecd2:	9328      	str	r3, [sp, #160]	; 0xa0
 800ecd4:	2b07      	cmp	r3, #7
 800ecd6:	dd08      	ble.n	800ecea <_svfprintf_r+0xaee>
 800ecd8:	aa27      	add	r2, sp, #156	; 0x9c
 800ecda:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ecdc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ecde:	f000 fbd9 	bl	800f494 <__ssprint_r>
 800ece2:	2800      	cmp	r0, #0
 800ece4:	d000      	beq.n	800ece8 <_svfprintf_r+0xaec>
 800ece6:	e287      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ece8:	af34      	add	r7, sp, #208	; 0xd0
 800ecea:	3c10      	subs	r4, #16
 800ecec:	4b45      	ldr	r3, [pc, #276]	; (800ee04 <_svfprintf_r+0xc08>)
 800ecee:	603b      	str	r3, [r7, #0]
 800ecf0:	2c10      	cmp	r4, #16
 800ecf2:	dce6      	bgt.n	800ecc2 <_svfprintf_r+0xac6>
 800ecf4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ecf6:	607c      	str	r4, [r7, #4]
 800ecf8:	191c      	adds	r4, r3, r4
 800ecfa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ecfc:	9429      	str	r4, [sp, #164]	; 0xa4
 800ecfe:	931b      	str	r3, [sp, #108]	; 0x6c
 800ed00:	3301      	adds	r3, #1
 800ed02:	9328      	str	r3, [sp, #160]	; 0xa0
 800ed04:	3708      	adds	r7, #8
 800ed06:	2b07      	cmp	r3, #7
 800ed08:	dc00      	bgt.n	800ed0c <_svfprintf_r+0xb10>
 800ed0a:	e5f0      	b.n	800e8ee <_svfprintf_r+0x6f2>
 800ed0c:	aa27      	add	r2, sp, #156	; 0x9c
 800ed0e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed10:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ed12:	f000 fbbf 	bl	800f494 <__ssprint_r>
 800ed16:	2800      	cmp	r0, #0
 800ed18:	d000      	beq.n	800ed1c <_svfprintf_r+0xb20>
 800ed1a:	e26d      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ed1c:	af34      	add	r7, sp, #208	; 0xd0
 800ed1e:	e5e6      	b.n	800e8ee <_svfprintf_r+0x6f2>
 800ed20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ed22:	2b65      	cmp	r3, #101	; 0x65
 800ed24:	dc00      	bgt.n	800ed28 <_svfprintf_r+0xb2c>
 800ed26:	e1b0      	b.n	800f08a <_svfprintf_r+0xe8e>
 800ed28:	2200      	movs	r2, #0
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ed2e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800ed30:	f7f1 fb96 	bl	8000460 <__aeabi_dcmpeq>
 800ed34:	2800      	cmp	r0, #0
 800ed36:	d069      	beq.n	800ee0c <_svfprintf_r+0xc10>
 800ed38:	4b33      	ldr	r3, [pc, #204]	; (800ee08 <_svfprintf_r+0xc0c>)
 800ed3a:	603b      	str	r3, [r7, #0]
 800ed3c:	2301      	movs	r3, #1
 800ed3e:	607b      	str	r3, [r7, #4]
 800ed40:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ed42:	3708      	adds	r7, #8
 800ed44:	3301      	adds	r3, #1
 800ed46:	9329      	str	r3, [sp, #164]	; 0xa4
 800ed48:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ed4a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ed4c:	3301      	adds	r3, #1
 800ed4e:	9328      	str	r3, [sp, #160]	; 0xa0
 800ed50:	2b07      	cmp	r3, #7
 800ed52:	dd08      	ble.n	800ed66 <_svfprintf_r+0xb6a>
 800ed54:	aa27      	add	r2, sp, #156	; 0x9c
 800ed56:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed58:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ed5a:	f000 fb9b 	bl	800f494 <__ssprint_r>
 800ed5e:	2800      	cmp	r0, #0
 800ed60:	d000      	beq.n	800ed64 <_svfprintf_r+0xb68>
 800ed62:	e249      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ed64:	af34      	add	r7, sp, #208	; 0xd0
 800ed66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ed68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ed6a:	4293      	cmp	r3, r2
 800ed6c:	db02      	blt.n	800ed74 <_svfprintf_r+0xb78>
 800ed6e:	07f3      	lsls	r3, r6, #31
 800ed70:	d400      	bmi.n	800ed74 <_svfprintf_r+0xb78>
 800ed72:	e5db      	b.n	800e92c <_svfprintf_r+0x730>
 800ed74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ed76:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ed78:	4694      	mov	ip, r2
 800ed7a:	603b      	str	r3, [r7, #0]
 800ed7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ed7e:	607b      	str	r3, [r7, #4]
 800ed80:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ed82:	3708      	adds	r7, #8
 800ed84:	4463      	add	r3, ip
 800ed86:	9329      	str	r3, [sp, #164]	; 0xa4
 800ed88:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ed8a:	930b      	str	r3, [sp, #44]	; 0x2c
 800ed8c:	3301      	adds	r3, #1
 800ed8e:	9328      	str	r3, [sp, #160]	; 0xa0
 800ed90:	2b07      	cmp	r3, #7
 800ed92:	dd08      	ble.n	800eda6 <_svfprintf_r+0xbaa>
 800ed94:	aa27      	add	r2, sp, #156	; 0x9c
 800ed96:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed98:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ed9a:	f000 fb7b 	bl	800f494 <__ssprint_r>
 800ed9e:	2800      	cmp	r0, #0
 800eda0:	d000      	beq.n	800eda4 <_svfprintf_r+0xba8>
 800eda2:	e229      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800eda4:	af34      	add	r7, sp, #208	; 0xd0
 800eda6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eda8:	2510      	movs	r5, #16
 800edaa:	1e5c      	subs	r4, r3, #1
 800edac:	2c00      	cmp	r4, #0
 800edae:	dc00      	bgt.n	800edb2 <_svfprintf_r+0xbb6>
 800edb0:	e5bc      	b.n	800e92c <_svfprintf_r+0x730>
 800edb2:	4b14      	ldr	r3, [pc, #80]	; (800ee04 <_svfprintf_r+0xc08>)
 800edb4:	603b      	str	r3, [r7, #0]
 800edb6:	2c10      	cmp	r4, #16
 800edb8:	dc0b      	bgt.n	800edd2 <_svfprintf_r+0xbd6>
 800edba:	607c      	str	r4, [r7, #4]
 800edbc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800edbe:	191c      	adds	r4, r3, r4
 800edc0:	9429      	str	r4, [sp, #164]	; 0xa4
 800edc2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800edc4:	930b      	str	r3, [sp, #44]	; 0x2c
 800edc6:	3301      	adds	r3, #1
 800edc8:	9328      	str	r3, [sp, #160]	; 0xa0
 800edca:	2b07      	cmp	r3, #7
 800edcc:	dc00      	bgt.n	800edd0 <_svfprintf_r+0xbd4>
 800edce:	e086      	b.n	800eede <_svfprintf_r+0xce2>
 800edd0:	e5a2      	b.n	800e918 <_svfprintf_r+0x71c>
 800edd2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800edd4:	607d      	str	r5, [r7, #4]
 800edd6:	3310      	adds	r3, #16
 800edd8:	9329      	str	r3, [sp, #164]	; 0xa4
 800edda:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800eddc:	3708      	adds	r7, #8
 800edde:	930b      	str	r3, [sp, #44]	; 0x2c
 800ede0:	3301      	adds	r3, #1
 800ede2:	9328      	str	r3, [sp, #160]	; 0xa0
 800ede4:	2b07      	cmp	r3, #7
 800ede6:	dd08      	ble.n	800edfa <_svfprintf_r+0xbfe>
 800ede8:	aa27      	add	r2, sp, #156	; 0x9c
 800edea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800edec:	980a      	ldr	r0, [sp, #40]	; 0x28
 800edee:	f000 fb51 	bl	800f494 <__ssprint_r>
 800edf2:	2800      	cmp	r0, #0
 800edf4:	d000      	beq.n	800edf8 <_svfprintf_r+0xbfc>
 800edf6:	e1ff      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800edf8:	af34      	add	r7, sp, #208	; 0xd0
 800edfa:	3c10      	subs	r4, #16
 800edfc:	e7d9      	b.n	800edb2 <_svfprintf_r+0xbb6>
 800edfe:	46c0      	nop			; (mov r8, r8)
 800ee00:	080106f5 	.word	0x080106f5
 800ee04:	0801084c 	.word	0x0801084c
 800ee08:	08010706 	.word	0x08010706
 800ee0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	dc7e      	bgt.n	800ef10 <_svfprintf_r+0xd14>
 800ee12:	4bcf      	ldr	r3, [pc, #828]	; (800f150 <_svfprintf_r+0xf54>)
 800ee14:	603b      	str	r3, [r7, #0]
 800ee16:	2301      	movs	r3, #1
 800ee18:	607b      	str	r3, [r7, #4]
 800ee1a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ee1c:	3708      	adds	r7, #8
 800ee1e:	3301      	adds	r3, #1
 800ee20:	9329      	str	r3, [sp, #164]	; 0xa4
 800ee22:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ee24:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee26:	3301      	adds	r3, #1
 800ee28:	9328      	str	r3, [sp, #160]	; 0xa0
 800ee2a:	2b07      	cmp	r3, #7
 800ee2c:	dd08      	ble.n	800ee40 <_svfprintf_r+0xc44>
 800ee2e:	aa27      	add	r2, sp, #156	; 0x9c
 800ee30:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee32:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ee34:	f000 fb2e 	bl	800f494 <__ssprint_r>
 800ee38:	2800      	cmp	r0, #0
 800ee3a:	d000      	beq.n	800ee3e <_svfprintf_r+0xc42>
 800ee3c:	e1dc      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ee3e:	af34      	add	r7, sp, #208	; 0xd0
 800ee40:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d105      	bne.n	800ee52 <_svfprintf_r+0xc56>
 800ee46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d102      	bne.n	800ee52 <_svfprintf_r+0xc56>
 800ee4c:	07f3      	lsls	r3, r6, #31
 800ee4e:	d400      	bmi.n	800ee52 <_svfprintf_r+0xc56>
 800ee50:	e56c      	b.n	800e92c <_svfprintf_r+0x730>
 800ee52:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ee54:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ee56:	4694      	mov	ip, r2
 800ee58:	603b      	str	r3, [r7, #0]
 800ee5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ee5c:	607b      	str	r3, [r7, #4]
 800ee5e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ee60:	3708      	adds	r7, #8
 800ee62:	4463      	add	r3, ip
 800ee64:	9329      	str	r3, [sp, #164]	; 0xa4
 800ee66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ee68:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee6a:	3301      	adds	r3, #1
 800ee6c:	9328      	str	r3, [sp, #160]	; 0xa0
 800ee6e:	2b07      	cmp	r3, #7
 800ee70:	dd08      	ble.n	800ee84 <_svfprintf_r+0xc88>
 800ee72:	aa27      	add	r2, sp, #156	; 0x9c
 800ee74:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee76:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ee78:	f000 fb0c 	bl	800f494 <__ssprint_r>
 800ee7c:	2800      	cmp	r0, #0
 800ee7e:	d000      	beq.n	800ee82 <_svfprintf_r+0xc86>
 800ee80:	e1ba      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ee82:	af34      	add	r7, sp, #208	; 0xd0
 800ee84:	9c21      	ldr	r4, [sp, #132]	; 0x84
 800ee86:	2c00      	cmp	r4, #0
 800ee88:	da19      	bge.n	800eebe <_svfprintf_r+0xcc2>
 800ee8a:	2510      	movs	r5, #16
 800ee8c:	4264      	negs	r4, r4
 800ee8e:	4ab1      	ldr	r2, [pc, #708]	; (800f154 <_svfprintf_r+0xf58>)
 800ee90:	603a      	str	r2, [r7, #0]
 800ee92:	2c10      	cmp	r4, #16
 800ee94:	dc25      	bgt.n	800eee2 <_svfprintf_r+0xce6>
 800ee96:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ee98:	607c      	str	r4, [r7, #4]
 800ee9a:	191c      	adds	r4, r3, r4
 800ee9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ee9e:	9429      	str	r4, [sp, #164]	; 0xa4
 800eea0:	1c5a      	adds	r2, r3, #1
 800eea2:	3708      	adds	r7, #8
 800eea4:	930b      	str	r3, [sp, #44]	; 0x2c
 800eea6:	9228      	str	r2, [sp, #160]	; 0xa0
 800eea8:	2a07      	cmp	r2, #7
 800eeaa:	dd08      	ble.n	800eebe <_svfprintf_r+0xcc2>
 800eeac:	aa27      	add	r2, sp, #156	; 0x9c
 800eeae:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eeb0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eeb2:	f000 faef 	bl	800f494 <__ssprint_r>
 800eeb6:	2800      	cmp	r0, #0
 800eeb8:	d000      	beq.n	800eebc <_svfprintf_r+0xcc0>
 800eeba:	e19d      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800eebc:	af34      	add	r7, sp, #208	; 0xd0
 800eebe:	990e      	ldr	r1, [sp, #56]	; 0x38
 800eec0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eec2:	468c      	mov	ip, r1
 800eec4:	603b      	str	r3, [r7, #0]
 800eec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eec8:	607b      	str	r3, [r7, #4]
 800eeca:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800eecc:	4463      	add	r3, ip
 800eece:	9329      	str	r3, [sp, #164]	; 0xa4
 800eed0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800eed2:	1c5a      	adds	r2, r3, #1
 800eed4:	930b      	str	r3, [sp, #44]	; 0x2c
 800eed6:	9228      	str	r2, [sp, #160]	; 0xa0
 800eed8:	2a07      	cmp	r2, #7
 800eeda:	dd00      	ble.n	800eede <_svfprintf_r+0xce2>
 800eedc:	e51c      	b.n	800e918 <_svfprintf_r+0x71c>
 800eede:	3708      	adds	r7, #8
 800eee0:	e524      	b.n	800e92c <_svfprintf_r+0x730>
 800eee2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800eee4:	607d      	str	r5, [r7, #4]
 800eee6:	001a      	movs	r2, r3
 800eee8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800eeea:	3210      	adds	r2, #16
 800eeec:	9229      	str	r2, [sp, #164]	; 0xa4
 800eeee:	1c5a      	adds	r2, r3, #1
 800eef0:	930b      	str	r3, [sp, #44]	; 0x2c
 800eef2:	9228      	str	r2, [sp, #160]	; 0xa0
 800eef4:	3708      	adds	r7, #8
 800eef6:	2a07      	cmp	r2, #7
 800eef8:	dd08      	ble.n	800ef0c <_svfprintf_r+0xd10>
 800eefa:	aa27      	add	r2, sp, #156	; 0x9c
 800eefc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eefe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ef00:	f000 fac8 	bl	800f494 <__ssprint_r>
 800ef04:	2800      	cmp	r0, #0
 800ef06:	d000      	beq.n	800ef0a <_svfprintf_r+0xd0e>
 800ef08:	e176      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ef0a:	af34      	add	r7, sp, #208	; 0xd0
 800ef0c:	3c10      	subs	r4, #16
 800ef0e:	e7be      	b.n	800ee8e <_svfprintf_r+0xc92>
 800ef10:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800ef12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ef14:	4294      	cmp	r4, r2
 800ef16:	dd00      	ble.n	800ef1a <_svfprintf_r+0xd1e>
 800ef18:	0014      	movs	r4, r2
 800ef1a:	2c00      	cmp	r4, #0
 800ef1c:	dd15      	ble.n	800ef4a <_svfprintf_r+0xd4e>
 800ef1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ef20:	607c      	str	r4, [r7, #4]
 800ef22:	603b      	str	r3, [r7, #0]
 800ef24:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ef26:	3708      	adds	r7, #8
 800ef28:	191b      	adds	r3, r3, r4
 800ef2a:	9329      	str	r3, [sp, #164]	; 0xa4
 800ef2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ef2e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ef30:	3301      	adds	r3, #1
 800ef32:	9328      	str	r3, [sp, #160]	; 0xa0
 800ef34:	2b07      	cmp	r3, #7
 800ef36:	dd08      	ble.n	800ef4a <_svfprintf_r+0xd4e>
 800ef38:	aa27      	add	r2, sp, #156	; 0x9c
 800ef3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef3c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ef3e:	f000 faa9 	bl	800f494 <__ssprint_r>
 800ef42:	2800      	cmp	r0, #0
 800ef44:	d000      	beq.n	800ef48 <_svfprintf_r+0xd4c>
 800ef46:	e157      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ef48:	af34      	add	r7, sp, #208	; 0xd0
 800ef4a:	43e3      	mvns	r3, r4
 800ef4c:	17db      	asrs	r3, r3, #31
 800ef4e:	401c      	ands	r4, r3
 800ef50:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ef52:	2510      	movs	r5, #16
 800ef54:	1b1c      	subs	r4, r3, r4
 800ef56:	2c00      	cmp	r4, #0
 800ef58:	dc7d      	bgt.n	800f056 <_svfprintf_r+0xe5a>
 800ef5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ef5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ef5e:	4293      	cmp	r3, r2
 800ef60:	db01      	blt.n	800ef66 <_svfprintf_r+0xd6a>
 800ef62:	07f3      	lsls	r3, r6, #31
 800ef64:	d518      	bpl.n	800ef98 <_svfprintf_r+0xd9c>
 800ef66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ef68:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ef6a:	4694      	mov	ip, r2
 800ef6c:	603b      	str	r3, [r7, #0]
 800ef6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ef70:	607b      	str	r3, [r7, #4]
 800ef72:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800ef74:	3708      	adds	r7, #8
 800ef76:	4463      	add	r3, ip
 800ef78:	9329      	str	r3, [sp, #164]	; 0xa4
 800ef7a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ef7c:	930b      	str	r3, [sp, #44]	; 0x2c
 800ef7e:	3301      	adds	r3, #1
 800ef80:	9328      	str	r3, [sp, #160]	; 0xa0
 800ef82:	2b07      	cmp	r3, #7
 800ef84:	dd08      	ble.n	800ef98 <_svfprintf_r+0xd9c>
 800ef86:	aa27      	add	r2, sp, #156	; 0x9c
 800ef88:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef8a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ef8c:	f000 fa82 	bl	800f494 <__ssprint_r>
 800ef90:	2800      	cmp	r0, #0
 800ef92:	d000      	beq.n	800ef96 <_svfprintf_r+0xd9a>
 800ef94:	e130      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800ef96:	af34      	add	r7, sp, #208	; 0xd0
 800ef98:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ef9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ef9c:	9921      	ldr	r1, [sp, #132]	; 0x84
 800ef9e:	1a9b      	subs	r3, r3, r2
 800efa0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800efa2:	1a54      	subs	r4, r2, r1
 800efa4:	429c      	cmp	r4, r3
 800efa6:	dd00      	ble.n	800efaa <_svfprintf_r+0xdae>
 800efa8:	001c      	movs	r4, r3
 800efaa:	2c00      	cmp	r4, #0
 800efac:	dd18      	ble.n	800efe0 <_svfprintf_r+0xde4>
 800efae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800efb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800efb2:	4694      	mov	ip, r2
 800efb4:	4463      	add	r3, ip
 800efb6:	603b      	str	r3, [r7, #0]
 800efb8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800efba:	607c      	str	r4, [r7, #4]
 800efbc:	191b      	adds	r3, r3, r4
 800efbe:	9329      	str	r3, [sp, #164]	; 0xa4
 800efc0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800efc2:	3708      	adds	r7, #8
 800efc4:	930b      	str	r3, [sp, #44]	; 0x2c
 800efc6:	3301      	adds	r3, #1
 800efc8:	9328      	str	r3, [sp, #160]	; 0xa0
 800efca:	2b07      	cmp	r3, #7
 800efcc:	dd08      	ble.n	800efe0 <_svfprintf_r+0xde4>
 800efce:	aa27      	add	r2, sp, #156	; 0x9c
 800efd0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800efd2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800efd4:	f000 fa5e 	bl	800f494 <__ssprint_r>
 800efd8:	2800      	cmp	r0, #0
 800efda:	d000      	beq.n	800efde <_svfprintf_r+0xde2>
 800efdc:	e10c      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800efde:	af34      	add	r7, sp, #208	; 0xd0
 800efe0:	43e3      	mvns	r3, r4
 800efe2:	17db      	asrs	r3, r3, #31
 800efe4:	401c      	ands	r4, r3
 800efe6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800efe8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800efea:	2510      	movs	r5, #16
 800efec:	1a9b      	subs	r3, r3, r2
 800efee:	1b1c      	subs	r4, r3, r4
 800eff0:	2c00      	cmp	r4, #0
 800eff2:	dc00      	bgt.n	800eff6 <_svfprintf_r+0xdfa>
 800eff4:	e49a      	b.n	800e92c <_svfprintf_r+0x730>
 800eff6:	4b57      	ldr	r3, [pc, #348]	; (800f154 <_svfprintf_r+0xf58>)
 800eff8:	603b      	str	r3, [r7, #0]
 800effa:	2c10      	cmp	r4, #16
 800effc:	dc00      	bgt.n	800f000 <_svfprintf_r+0xe04>
 800effe:	e6dc      	b.n	800edba <_svfprintf_r+0xbbe>
 800f000:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f002:	607d      	str	r5, [r7, #4]
 800f004:	3310      	adds	r3, #16
 800f006:	9329      	str	r3, [sp, #164]	; 0xa4
 800f008:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f00a:	3708      	adds	r7, #8
 800f00c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f00e:	3301      	adds	r3, #1
 800f010:	9328      	str	r3, [sp, #160]	; 0xa0
 800f012:	2b07      	cmp	r3, #7
 800f014:	dd08      	ble.n	800f028 <_svfprintf_r+0xe2c>
 800f016:	aa27      	add	r2, sp, #156	; 0x9c
 800f018:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f01a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f01c:	f000 fa3a 	bl	800f494 <__ssprint_r>
 800f020:	2800      	cmp	r0, #0
 800f022:	d000      	beq.n	800f026 <_svfprintf_r+0xe2a>
 800f024:	e0e8      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800f026:	af34      	add	r7, sp, #208	; 0xd0
 800f028:	3c10      	subs	r4, #16
 800f02a:	e7e4      	b.n	800eff6 <_svfprintf_r+0xdfa>
 800f02c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f02e:	607d      	str	r5, [r7, #4]
 800f030:	3310      	adds	r3, #16
 800f032:	9329      	str	r3, [sp, #164]	; 0xa4
 800f034:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f036:	3708      	adds	r7, #8
 800f038:	930b      	str	r3, [sp, #44]	; 0x2c
 800f03a:	3301      	adds	r3, #1
 800f03c:	9328      	str	r3, [sp, #160]	; 0xa0
 800f03e:	2b07      	cmp	r3, #7
 800f040:	dd08      	ble.n	800f054 <_svfprintf_r+0xe58>
 800f042:	aa27      	add	r2, sp, #156	; 0x9c
 800f044:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f046:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f048:	f000 fa24 	bl	800f494 <__ssprint_r>
 800f04c:	2800      	cmp	r0, #0
 800f04e:	d000      	beq.n	800f052 <_svfprintf_r+0xe56>
 800f050:	e0d2      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800f052:	af34      	add	r7, sp, #208	; 0xd0
 800f054:	3c10      	subs	r4, #16
 800f056:	4b3f      	ldr	r3, [pc, #252]	; (800f154 <_svfprintf_r+0xf58>)
 800f058:	603b      	str	r3, [r7, #0]
 800f05a:	2c10      	cmp	r4, #16
 800f05c:	dce6      	bgt.n	800f02c <_svfprintf_r+0xe30>
 800f05e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f060:	607c      	str	r4, [r7, #4]
 800f062:	191c      	adds	r4, r3, r4
 800f064:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f066:	9429      	str	r4, [sp, #164]	; 0xa4
 800f068:	930b      	str	r3, [sp, #44]	; 0x2c
 800f06a:	3301      	adds	r3, #1
 800f06c:	9328      	str	r3, [sp, #160]	; 0xa0
 800f06e:	3708      	adds	r7, #8
 800f070:	2b07      	cmp	r3, #7
 800f072:	dc00      	bgt.n	800f076 <_svfprintf_r+0xe7a>
 800f074:	e771      	b.n	800ef5a <_svfprintf_r+0xd5e>
 800f076:	aa27      	add	r2, sp, #156	; 0x9c
 800f078:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f07a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f07c:	f000 fa0a 	bl	800f494 <__ssprint_r>
 800f080:	2800      	cmp	r0, #0
 800f082:	d000      	beq.n	800f086 <_svfprintf_r+0xe8a>
 800f084:	e0b8      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800f086:	af34      	add	r7, sp, #208	; 0xd0
 800f088:	e767      	b.n	800ef5a <_svfprintf_r+0xd5e>
 800f08a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f08c:	2b01      	cmp	r3, #1
 800f08e:	dc03      	bgt.n	800f098 <_svfprintf_r+0xe9c>
 800f090:	2301      	movs	r3, #1
 800f092:	421e      	tst	r6, r3
 800f094:	d100      	bne.n	800f098 <_svfprintf_r+0xe9c>
 800f096:	e087      	b.n	800f1a8 <_svfprintf_r+0xfac>
 800f098:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f09a:	603b      	str	r3, [r7, #0]
 800f09c:	2301      	movs	r3, #1
 800f09e:	607b      	str	r3, [r7, #4]
 800f0a0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f0a2:	3708      	adds	r7, #8
 800f0a4:	3301      	adds	r3, #1
 800f0a6:	9329      	str	r3, [sp, #164]	; 0xa4
 800f0a8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f0aa:	930b      	str	r3, [sp, #44]	; 0x2c
 800f0ac:	3301      	adds	r3, #1
 800f0ae:	9328      	str	r3, [sp, #160]	; 0xa0
 800f0b0:	2b07      	cmp	r3, #7
 800f0b2:	dd08      	ble.n	800f0c6 <_svfprintf_r+0xeca>
 800f0b4:	aa27      	add	r2, sp, #156	; 0x9c
 800f0b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f0b8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f0ba:	f000 f9eb 	bl	800f494 <__ssprint_r>
 800f0be:	2800      	cmp	r0, #0
 800f0c0:	d000      	beq.n	800f0c4 <_svfprintf_r+0xec8>
 800f0c2:	e099      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800f0c4:	af34      	add	r7, sp, #208	; 0xd0
 800f0c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f0c8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f0ca:	4694      	mov	ip, r2
 800f0cc:	603b      	str	r3, [r7, #0]
 800f0ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f0d0:	607b      	str	r3, [r7, #4]
 800f0d2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f0d4:	3708      	adds	r7, #8
 800f0d6:	4463      	add	r3, ip
 800f0d8:	9329      	str	r3, [sp, #164]	; 0xa4
 800f0da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f0dc:	930b      	str	r3, [sp, #44]	; 0x2c
 800f0de:	3301      	adds	r3, #1
 800f0e0:	9328      	str	r3, [sp, #160]	; 0xa0
 800f0e2:	2b07      	cmp	r3, #7
 800f0e4:	dd08      	ble.n	800f0f8 <_svfprintf_r+0xefc>
 800f0e6:	aa27      	add	r2, sp, #156	; 0x9c
 800f0e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f0ea:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f0ec:	f000 f9d2 	bl	800f494 <__ssprint_r>
 800f0f0:	2800      	cmp	r0, #0
 800f0f2:	d000      	beq.n	800f0f6 <_svfprintf_r+0xefa>
 800f0f4:	e080      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800f0f6:	af34      	add	r7, sp, #208	; 0xd0
 800f0f8:	2300      	movs	r3, #0
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f0fe:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800f100:	f7f1 f9ae 	bl	8000460 <__aeabi_dcmpeq>
 800f104:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f106:	1e5d      	subs	r5, r3, #1
 800f108:	2800      	cmp	r0, #0
 800f10a:	d125      	bne.n	800f158 <_svfprintf_r+0xf5c>
 800f10c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f10e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f110:	3301      	adds	r3, #1
 800f112:	603b      	str	r3, [r7, #0]
 800f114:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f116:	607d      	str	r5, [r7, #4]
 800f118:	3b01      	subs	r3, #1
 800f11a:	189b      	adds	r3, r3, r2
 800f11c:	9329      	str	r3, [sp, #164]	; 0xa4
 800f11e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f120:	3708      	adds	r7, #8
 800f122:	930b      	str	r3, [sp, #44]	; 0x2c
 800f124:	3301      	adds	r3, #1
 800f126:	9328      	str	r3, [sp, #160]	; 0xa0
 800f128:	2b07      	cmp	r3, #7
 800f12a:	dd07      	ble.n	800f13c <_svfprintf_r+0xf40>
 800f12c:	aa27      	add	r2, sp, #156	; 0x9c
 800f12e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f130:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f132:	f000 f9af 	bl	800f494 <__ssprint_r>
 800f136:	2800      	cmp	r0, #0
 800f138:	d15e      	bne.n	800f1f8 <_svfprintf_r+0xffc>
 800f13a:	af34      	add	r7, sp, #208	; 0xd0
 800f13c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f13e:	ab23      	add	r3, sp, #140	; 0x8c
 800f140:	4694      	mov	ip, r2
 800f142:	603b      	str	r3, [r7, #0]
 800f144:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f146:	607b      	str	r3, [r7, #4]
 800f148:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f14a:	4463      	add	r3, ip
 800f14c:	9329      	str	r3, [sp, #164]	; 0xa4
 800f14e:	e638      	b.n	800edc2 <_svfprintf_r+0xbc6>
 800f150:	08010706 	.word	0x08010706
 800f154:	0801084c 	.word	0x0801084c
 800f158:	2410      	movs	r4, #16
 800f15a:	2d00      	cmp	r5, #0
 800f15c:	ddee      	ble.n	800f13c <_svfprintf_r+0xf40>
 800f15e:	4b5e      	ldr	r3, [pc, #376]	; (800f2d8 <_svfprintf_r+0x10dc>)
 800f160:	603b      	str	r3, [r7, #0]
 800f162:	2d10      	cmp	r5, #16
 800f164:	dc0b      	bgt.n	800f17e <_svfprintf_r+0xf82>
 800f166:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f168:	607d      	str	r5, [r7, #4]
 800f16a:	195d      	adds	r5, r3, r5
 800f16c:	9529      	str	r5, [sp, #164]	; 0xa4
 800f16e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f170:	930b      	str	r3, [sp, #44]	; 0x2c
 800f172:	3301      	adds	r3, #1
 800f174:	9328      	str	r3, [sp, #160]	; 0xa0
 800f176:	2b07      	cmp	r3, #7
 800f178:	dcd8      	bgt.n	800f12c <_svfprintf_r+0xf30>
 800f17a:	3708      	adds	r7, #8
 800f17c:	e7de      	b.n	800f13c <_svfprintf_r+0xf40>
 800f17e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f180:	607c      	str	r4, [r7, #4]
 800f182:	3310      	adds	r3, #16
 800f184:	9329      	str	r3, [sp, #164]	; 0xa4
 800f186:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f188:	3708      	adds	r7, #8
 800f18a:	930b      	str	r3, [sp, #44]	; 0x2c
 800f18c:	3301      	adds	r3, #1
 800f18e:	9328      	str	r3, [sp, #160]	; 0xa0
 800f190:	2b07      	cmp	r3, #7
 800f192:	dd07      	ble.n	800f1a4 <_svfprintf_r+0xfa8>
 800f194:	aa27      	add	r2, sp, #156	; 0x9c
 800f196:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f198:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f19a:	f000 f97b 	bl	800f494 <__ssprint_r>
 800f19e:	2800      	cmp	r0, #0
 800f1a0:	d12a      	bne.n	800f1f8 <_svfprintf_r+0xffc>
 800f1a2:	af34      	add	r7, sp, #208	; 0xd0
 800f1a4:	3d10      	subs	r5, #16
 800f1a6:	e7da      	b.n	800f15e <_svfprintf_r+0xf62>
 800f1a8:	607b      	str	r3, [r7, #4]
 800f1aa:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f1ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f1ae:	3301      	adds	r3, #1
 800f1b0:	603a      	str	r2, [r7, #0]
 800f1b2:	9329      	str	r3, [sp, #164]	; 0xa4
 800f1b4:	e7db      	b.n	800f16e <_svfprintf_r+0xf72>
 800f1b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f1b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f1ba:	2510      	movs	r5, #16
 800f1bc:	1a9c      	subs	r4, r3, r2
 800f1be:	2c00      	cmp	r4, #0
 800f1c0:	dc01      	bgt.n	800f1c6 <_svfprintf_r+0xfca>
 800f1c2:	f7ff fbb7 	bl	800e934 <_svfprintf_r+0x738>
 800f1c6:	4b45      	ldr	r3, [pc, #276]	; (800f2dc <_svfprintf_r+0x10e0>)
 800f1c8:	603b      	str	r3, [r7, #0]
 800f1ca:	2c10      	cmp	r4, #16
 800f1cc:	dc1e      	bgt.n	800f20c <_svfprintf_r+0x1010>
 800f1ce:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f1d0:	607c      	str	r4, [r7, #4]
 800f1d2:	191c      	adds	r4, r3, r4
 800f1d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f1d6:	9429      	str	r4, [sp, #164]	; 0xa4
 800f1d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800f1da:	3301      	adds	r3, #1
 800f1dc:	9328      	str	r3, [sp, #160]	; 0xa0
 800f1de:	2b07      	cmp	r3, #7
 800f1e0:	dc01      	bgt.n	800f1e6 <_svfprintf_r+0xfea>
 800f1e2:	f7ff fba7 	bl	800e934 <_svfprintf_r+0x738>
 800f1e6:	aa27      	add	r2, sp, #156	; 0x9c
 800f1e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1ea:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f1ec:	f000 f952 	bl	800f494 <__ssprint_r>
 800f1f0:	2800      	cmp	r0, #0
 800f1f2:	d101      	bne.n	800f1f8 <_svfprintf_r+0xffc>
 800f1f4:	f7ff fb9e 	bl	800e934 <_svfprintf_r+0x738>
 800f1f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1fa:	899b      	ldrh	r3, [r3, #12]
 800f1fc:	065b      	lsls	r3, r3, #25
 800f1fe:	d401      	bmi.n	800f204 <_svfprintf_r+0x1008>
 800f200:	f7ff f821 	bl	800e246 <_svfprintf_r+0x4a>
 800f204:	2301      	movs	r3, #1
 800f206:	425b      	negs	r3, r3
 800f208:	f7ff f81c 	bl	800e244 <_svfprintf_r+0x48>
 800f20c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f20e:	607d      	str	r5, [r7, #4]
 800f210:	3310      	adds	r3, #16
 800f212:	9329      	str	r3, [sp, #164]	; 0xa4
 800f214:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f216:	3708      	adds	r7, #8
 800f218:	930b      	str	r3, [sp, #44]	; 0x2c
 800f21a:	3301      	adds	r3, #1
 800f21c:	9328      	str	r3, [sp, #160]	; 0xa0
 800f21e:	2b07      	cmp	r3, #7
 800f220:	dd07      	ble.n	800f232 <_svfprintf_r+0x1036>
 800f222:	aa27      	add	r2, sp, #156	; 0x9c
 800f224:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f226:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f228:	f000 f934 	bl	800f494 <__ssprint_r>
 800f22c:	2800      	cmp	r0, #0
 800f22e:	d1e3      	bne.n	800f1f8 <_svfprintf_r+0xffc>
 800f230:	af34      	add	r7, sp, #208	; 0xd0
 800f232:	3c10      	subs	r4, #16
 800f234:	e7c7      	b.n	800f1c6 <_svfprintf_r+0xfca>
 800f236:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f238:	9306      	str	r3, [sp, #24]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d0dc      	beq.n	800f1f8 <_svfprintf_r+0xffc>
 800f23e:	aa27      	add	r2, sp, #156	; 0x9c
 800f240:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f242:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f244:	f000 f926 	bl	800f494 <__ssprint_r>
 800f248:	e7d6      	b.n	800f1f8 <_svfprintf_r+0xffc>
 800f24a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f24c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f24e:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f250:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800f252:	f7f3 fe9b 	bl	8002f8c <__aeabi_dcmpun>
 800f256:	2800      	cmp	r0, #0
 800f258:	d101      	bne.n	800f25e <_svfprintf_r+0x1062>
 800f25a:	f7ff f9d8 	bl	800e60e <_svfprintf_r+0x412>
 800f25e:	4b20      	ldr	r3, [pc, #128]	; (800f2e0 <_svfprintf_r+0x10e4>)
 800f260:	930c      	str	r3, [sp, #48]	; 0x30
 800f262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f264:	2b47      	cmp	r3, #71	; 0x47
 800f266:	dd01      	ble.n	800f26c <_svfprintf_r+0x1070>
 800f268:	f7ff f9ca 	bl	800e600 <_svfprintf_r+0x404>
 800f26c:	4b1d      	ldr	r3, [pc, #116]	; (800f2e4 <_svfprintf_r+0x10e8>)
 800f26e:	f7ff f9c6 	bl	800e5fe <_svfprintf_r+0x402>
 800f272:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800f274:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f276:	1a9b      	subs	r3, r3, r2
 800f278:	930e      	str	r3, [sp, #56]	; 0x38
 800f27a:	f7ff fa43 	bl	800e704 <_svfprintf_r+0x508>
 800f27e:	0035      	movs	r5, r6
 800f280:	2a00      	cmp	r2, #0
 800f282:	d101      	bne.n	800f288 <_svfprintf_r+0x108c>
 800f284:	f7ff f8c8 	bl	800e418 <_svfprintf_r+0x21c>
 800f288:	2b01      	cmp	r3, #1
 800f28a:	d100      	bne.n	800f28e <_svfprintf_r+0x1092>
 800f28c:	e479      	b.n	800eb82 <_svfprintf_r+0x986>
 800f28e:	2b02      	cmp	r3, #2
 800f290:	d100      	bne.n	800f294 <_svfprintf_r+0x1098>
 800f292:	e4ab      	b.n	800ebec <_svfprintf_r+0x9f0>
 800f294:	2607      	movs	r6, #7
 800f296:	ab34      	add	r3, sp, #208	; 0xd0
 800f298:	1e5a      	subs	r2, r3, #1
 800f29a:	920c      	str	r2, [sp, #48]	; 0x30
 800f29c:	9a06      	ldr	r2, [sp, #24]
 800f29e:	1e59      	subs	r1, r3, #1
 800f2a0:	4032      	ands	r2, r6
 800f2a2:	3230      	adds	r2, #48	; 0x30
 800f2a4:	700a      	strb	r2, [r1, #0]
 800f2a6:	9907      	ldr	r1, [sp, #28]
 800f2a8:	074c      	lsls	r4, r1, #29
 800f2aa:	9906      	ldr	r1, [sp, #24]
 800f2ac:	08c8      	lsrs	r0, r1, #3
 800f2ae:	9907      	ldr	r1, [sp, #28]
 800f2b0:	4304      	orrs	r4, r0
 800f2b2:	08c9      	lsrs	r1, r1, #3
 800f2b4:	9107      	str	r1, [sp, #28]
 800f2b6:	0021      	movs	r1, r4
 800f2b8:	9807      	ldr	r0, [sp, #28]
 800f2ba:	9406      	str	r4, [sp, #24]
 800f2bc:	4301      	orrs	r1, r0
 800f2be:	d000      	beq.n	800f2c2 <_svfprintf_r+0x10c6>
 800f2c0:	e45d      	b.n	800eb7e <_svfprintf_r+0x982>
 800f2c2:	07e9      	lsls	r1, r5, #31
 800f2c4:	d400      	bmi.n	800f2c8 <_svfprintf_r+0x10cc>
 800f2c6:	e484      	b.n	800ebd2 <_svfprintf_r+0x9d6>
 800f2c8:	2a30      	cmp	r2, #48	; 0x30
 800f2ca:	d100      	bne.n	800f2ce <_svfprintf_r+0x10d2>
 800f2cc:	e481      	b.n	800ebd2 <_svfprintf_r+0x9d6>
 800f2ce:	2230      	movs	r2, #48	; 0x30
 800f2d0:	3b02      	subs	r3, #2
 800f2d2:	701a      	strb	r2, [r3, #0]
 800f2d4:	930c      	str	r3, [sp, #48]	; 0x30
 800f2d6:	e47c      	b.n	800ebd2 <_svfprintf_r+0x9d6>
 800f2d8:	0801084c 	.word	0x0801084c
 800f2dc:	0801083c 	.word	0x0801083c
 800f2e0:	080106e0 	.word	0x080106e0
 800f2e4:	080106dc 	.word	0x080106dc

0800f2e8 <__sprint_r>:
 800f2e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f2ea:	b085      	sub	sp, #20
 800f2ec:	9001      	str	r0, [sp, #4]
 800f2ee:	6890      	ldr	r0, [r2, #8]
 800f2f0:	000e      	movs	r6, r1
 800f2f2:	0014      	movs	r4, r2
 800f2f4:	2800      	cmp	r0, #0
 800f2f6:	d102      	bne.n	800f2fe <__sprint_r+0x16>
 800f2f8:	6050      	str	r0, [r2, #4]
 800f2fa:	b005      	add	sp, #20
 800f2fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2fe:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800f300:	049b      	lsls	r3, r3, #18
 800f302:	d524      	bpl.n	800f34e <__sprint_r+0x66>
 800f304:	6815      	ldr	r5, [r2, #0]
 800f306:	68a0      	ldr	r0, [r4, #8]
 800f308:	2800      	cmp	r0, #0
 800f30a:	d103      	bne.n	800f314 <__sprint_r+0x2c>
 800f30c:	2300      	movs	r3, #0
 800f30e:	60a3      	str	r3, [r4, #8]
 800f310:	6063      	str	r3, [r4, #4]
 800f312:	e7f2      	b.n	800f2fa <__sprint_r+0x12>
 800f314:	2700      	movs	r7, #0
 800f316:	682b      	ldr	r3, [r5, #0]
 800f318:	9302      	str	r3, [sp, #8]
 800f31a:	686b      	ldr	r3, [r5, #4]
 800f31c:	9300      	str	r3, [sp, #0]
 800f31e:	089b      	lsrs	r3, r3, #2
 800f320:	9303      	str	r3, [sp, #12]
 800f322:	9b03      	ldr	r3, [sp, #12]
 800f324:	42bb      	cmp	r3, r7
 800f326:	dc07      	bgt.n	800f338 <__sprint_r+0x50>
 800f328:	2203      	movs	r2, #3
 800f32a:	9b00      	ldr	r3, [sp, #0]
 800f32c:	3508      	adds	r5, #8
 800f32e:	4393      	bics	r3, r2
 800f330:	68a2      	ldr	r2, [r4, #8]
 800f332:	1ad3      	subs	r3, r2, r3
 800f334:	60a3      	str	r3, [r4, #8]
 800f336:	e7e6      	b.n	800f306 <__sprint_r+0x1e>
 800f338:	9902      	ldr	r1, [sp, #8]
 800f33a:	00bb      	lsls	r3, r7, #2
 800f33c:	58c9      	ldr	r1, [r1, r3]
 800f33e:	0032      	movs	r2, r6
 800f340:	9801      	ldr	r0, [sp, #4]
 800f342:	f000 f87e 	bl	800f442 <_fputwc_r>
 800f346:	1c43      	adds	r3, r0, #1
 800f348:	d0e0      	beq.n	800f30c <__sprint_r+0x24>
 800f34a:	3701      	adds	r7, #1
 800f34c:	e7e9      	b.n	800f322 <__sprint_r+0x3a>
 800f34e:	9801      	ldr	r0, [sp, #4]
 800f350:	f7fb f9fe 	bl	800a750 <__sfvwrite_r>
 800f354:	e7da      	b.n	800f30c <__sprint_r+0x24>

0800f356 <__ascii_wctomb>:
 800f356:	1e0b      	subs	r3, r1, #0
 800f358:	d004      	beq.n	800f364 <__ascii_wctomb+0xe>
 800f35a:	2aff      	cmp	r2, #255	; 0xff
 800f35c:	d904      	bls.n	800f368 <__ascii_wctomb+0x12>
 800f35e:	238a      	movs	r3, #138	; 0x8a
 800f360:	6003      	str	r3, [r0, #0]
 800f362:	3b8b      	subs	r3, #139	; 0x8b
 800f364:	0018      	movs	r0, r3
 800f366:	4770      	bx	lr
 800f368:	700a      	strb	r2, [r1, #0]
 800f36a:	2301      	movs	r3, #1
 800f36c:	e7fa      	b.n	800f364 <__ascii_wctomb+0xe>

0800f36e <_calloc_r>:
 800f36e:	b510      	push	{r4, lr}
 800f370:	4351      	muls	r1, r2
 800f372:	f7fb fc3d 	bl	800abf0 <_malloc_r>
 800f376:	1e04      	subs	r4, r0, #0
 800f378:	d01a      	beq.n	800f3b0 <_calloc_r+0x42>
 800f37a:	0003      	movs	r3, r0
 800f37c:	3b08      	subs	r3, #8
 800f37e:	685a      	ldr	r2, [r3, #4]
 800f380:	2303      	movs	r3, #3
 800f382:	439a      	bics	r2, r3
 800f384:	3a04      	subs	r2, #4
 800f386:	2a24      	cmp	r2, #36	; 0x24
 800f388:	d819      	bhi.n	800f3be <_calloc_r+0x50>
 800f38a:	0003      	movs	r3, r0
 800f38c:	2a13      	cmp	r2, #19
 800f38e:	d90b      	bls.n	800f3a8 <_calloc_r+0x3a>
 800f390:	2100      	movs	r1, #0
 800f392:	3308      	adds	r3, #8
 800f394:	6001      	str	r1, [r0, #0]
 800f396:	6041      	str	r1, [r0, #4]
 800f398:	2a1b      	cmp	r2, #27
 800f39a:	d905      	bls.n	800f3a8 <_calloc_r+0x3a>
 800f39c:	6081      	str	r1, [r0, #8]
 800f39e:	60c1      	str	r1, [r0, #12]
 800f3a0:	2a24      	cmp	r2, #36	; 0x24
 800f3a2:	d007      	beq.n	800f3b4 <_calloc_r+0x46>
 800f3a4:	0003      	movs	r3, r0
 800f3a6:	3310      	adds	r3, #16
 800f3a8:	2200      	movs	r2, #0
 800f3aa:	601a      	str	r2, [r3, #0]
 800f3ac:	605a      	str	r2, [r3, #4]
 800f3ae:	609a      	str	r2, [r3, #8]
 800f3b0:	0020      	movs	r0, r4
 800f3b2:	bd10      	pop	{r4, pc}
 800f3b4:	0003      	movs	r3, r0
 800f3b6:	6101      	str	r1, [r0, #16]
 800f3b8:	3318      	adds	r3, #24
 800f3ba:	6141      	str	r1, [r0, #20]
 800f3bc:	e7f4      	b.n	800f3a8 <_calloc_r+0x3a>
 800f3be:	2100      	movs	r1, #0
 800f3c0:	f7fb fe40 	bl	800b044 <memset>
 800f3c4:	e7f4      	b.n	800f3b0 <_calloc_r+0x42>

0800f3c6 <__fputwc>:
 800f3c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f3c8:	b085      	sub	sp, #20
 800f3ca:	9001      	str	r0, [sp, #4]
 800f3cc:	000e      	movs	r6, r1
 800f3ce:	0014      	movs	r4, r2
 800f3d0:	f7fe fbde 	bl	800db90 <__locale_mb_cur_max>
 800f3d4:	2801      	cmp	r0, #1
 800f3d6:	d11a      	bne.n	800f40e <__fputwc+0x48>
 800f3d8:	1e73      	subs	r3, r6, #1
 800f3da:	2bfe      	cmp	r3, #254	; 0xfe
 800f3dc:	d817      	bhi.n	800f40e <__fputwc+0x48>
 800f3de:	0005      	movs	r5, r0
 800f3e0:	ab02      	add	r3, sp, #8
 800f3e2:	711e      	strb	r6, [r3, #4]
 800f3e4:	2700      	movs	r7, #0
 800f3e6:	42af      	cmp	r7, r5
 800f3e8:	d020      	beq.n	800f42c <__fputwc+0x66>
 800f3ea:	ab03      	add	r3, sp, #12
 800f3ec:	5dd9      	ldrb	r1, [r3, r7]
 800f3ee:	68a3      	ldr	r3, [r4, #8]
 800f3f0:	3b01      	subs	r3, #1
 800f3f2:	60a3      	str	r3, [r4, #8]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	da04      	bge.n	800f402 <__fputwc+0x3c>
 800f3f8:	69a2      	ldr	r2, [r4, #24]
 800f3fa:	4293      	cmp	r3, r2
 800f3fc:	db19      	blt.n	800f432 <__fputwc+0x6c>
 800f3fe:	290a      	cmp	r1, #10
 800f400:	d017      	beq.n	800f432 <__fputwc+0x6c>
 800f402:	6823      	ldr	r3, [r4, #0]
 800f404:	1c5a      	adds	r2, r3, #1
 800f406:	6022      	str	r2, [r4, #0]
 800f408:	7019      	strb	r1, [r3, #0]
 800f40a:	3701      	adds	r7, #1
 800f40c:	e7eb      	b.n	800f3e6 <__fputwc+0x20>
 800f40e:	0023      	movs	r3, r4
 800f410:	0032      	movs	r2, r6
 800f412:	335c      	adds	r3, #92	; 0x5c
 800f414:	a903      	add	r1, sp, #12
 800f416:	9801      	ldr	r0, [sp, #4]
 800f418:	f000 f8ba 	bl	800f590 <_wcrtomb_r>
 800f41c:	0005      	movs	r5, r0
 800f41e:	1c43      	adds	r3, r0, #1
 800f420:	d1e0      	bne.n	800f3e4 <__fputwc+0x1e>
 800f422:	2340      	movs	r3, #64	; 0x40
 800f424:	0006      	movs	r6, r0
 800f426:	89a2      	ldrh	r2, [r4, #12]
 800f428:	4313      	orrs	r3, r2
 800f42a:	81a3      	strh	r3, [r4, #12]
 800f42c:	0030      	movs	r0, r6
 800f42e:	b005      	add	sp, #20
 800f430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f432:	0022      	movs	r2, r4
 800f434:	9801      	ldr	r0, [sp, #4]
 800f436:	f7fd fb6f 	bl	800cb18 <__swbuf_r>
 800f43a:	1c43      	adds	r3, r0, #1
 800f43c:	d1e5      	bne.n	800f40a <__fputwc+0x44>
 800f43e:	0006      	movs	r6, r0
 800f440:	e7f4      	b.n	800f42c <__fputwc+0x66>

0800f442 <_fputwc_r>:
 800f442:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800f444:	b570      	push	{r4, r5, r6, lr}
 800f446:	0005      	movs	r5, r0
 800f448:	000e      	movs	r6, r1
 800f44a:	0014      	movs	r4, r2
 800f44c:	07db      	lsls	r3, r3, #31
 800f44e:	d405      	bmi.n	800f45c <_fputwc_r+0x1a>
 800f450:	8993      	ldrh	r3, [r2, #12]
 800f452:	059b      	lsls	r3, r3, #22
 800f454:	d402      	bmi.n	800f45c <_fputwc_r+0x1a>
 800f456:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800f458:	f7fb fb40 	bl	800aadc <__retarget_lock_acquire_recursive>
 800f45c:	230c      	movs	r3, #12
 800f45e:	5ee2      	ldrsh	r2, [r4, r3]
 800f460:	2380      	movs	r3, #128	; 0x80
 800f462:	019b      	lsls	r3, r3, #6
 800f464:	421a      	tst	r2, r3
 800f466:	d104      	bne.n	800f472 <_fputwc_r+0x30>
 800f468:	431a      	orrs	r2, r3
 800f46a:	81a2      	strh	r2, [r4, #12]
 800f46c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f46e:	4313      	orrs	r3, r2
 800f470:	6663      	str	r3, [r4, #100]	; 0x64
 800f472:	0028      	movs	r0, r5
 800f474:	0022      	movs	r2, r4
 800f476:	0031      	movs	r1, r6
 800f478:	f7ff ffa5 	bl	800f3c6 <__fputwc>
 800f47c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f47e:	0005      	movs	r5, r0
 800f480:	07db      	lsls	r3, r3, #31
 800f482:	d405      	bmi.n	800f490 <_fputwc_r+0x4e>
 800f484:	89a3      	ldrh	r3, [r4, #12]
 800f486:	059b      	lsls	r3, r3, #22
 800f488:	d402      	bmi.n	800f490 <_fputwc_r+0x4e>
 800f48a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f48c:	f7fb fb27 	bl	800aade <__retarget_lock_release_recursive>
 800f490:	0028      	movs	r0, r5
 800f492:	bd70      	pop	{r4, r5, r6, pc}

0800f494 <__ssprint_r>:
 800f494:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f496:	6893      	ldr	r3, [r2, #8]
 800f498:	b087      	sub	sp, #28
 800f49a:	9002      	str	r0, [sp, #8]
 800f49c:	000c      	movs	r4, r1
 800f49e:	0016      	movs	r6, r2
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d063      	beq.n	800f56c <__ssprint_r+0xd8>
 800f4a4:	6813      	ldr	r3, [r2, #0]
 800f4a6:	9303      	str	r3, [sp, #12]
 800f4a8:	2300      	movs	r3, #0
 800f4aa:	001f      	movs	r7, r3
 800f4ac:	9305      	str	r3, [sp, #20]
 800f4ae:	2f00      	cmp	r7, #0
 800f4b0:	d02e      	beq.n	800f510 <__ssprint_r+0x7c>
 800f4b2:	68a5      	ldr	r5, [r4, #8]
 800f4b4:	42af      	cmp	r7, r5
 800f4b6:	d349      	bcc.n	800f54c <__ssprint_r+0xb8>
 800f4b8:	2390      	movs	r3, #144	; 0x90
 800f4ba:	89a2      	ldrh	r2, [r4, #12]
 800f4bc:	00db      	lsls	r3, r3, #3
 800f4be:	421a      	tst	r2, r3
 800f4c0:	d042      	beq.n	800f548 <__ssprint_r+0xb4>
 800f4c2:	2003      	movs	r0, #3
 800f4c4:	6921      	ldr	r1, [r4, #16]
 800f4c6:	6823      	ldr	r3, [r4, #0]
 800f4c8:	1a5b      	subs	r3, r3, r1
 800f4ca:	9304      	str	r3, [sp, #16]
 800f4cc:	6963      	ldr	r3, [r4, #20]
 800f4ce:	4343      	muls	r3, r0
 800f4d0:	0fd8      	lsrs	r0, r3, #31
 800f4d2:	18c3      	adds	r3, r0, r3
 800f4d4:	105b      	asrs	r3, r3, #1
 800f4d6:	9301      	str	r3, [sp, #4]
 800f4d8:	9b04      	ldr	r3, [sp, #16]
 800f4da:	9801      	ldr	r0, [sp, #4]
 800f4dc:	3301      	adds	r3, #1
 800f4de:	19db      	adds	r3, r3, r7
 800f4e0:	4283      	cmp	r3, r0
 800f4e2:	d900      	bls.n	800f4e6 <__ssprint_r+0x52>
 800f4e4:	9301      	str	r3, [sp, #4]
 800f4e6:	0553      	lsls	r3, r2, #21
 800f4e8:	d544      	bpl.n	800f574 <__ssprint_r+0xe0>
 800f4ea:	9901      	ldr	r1, [sp, #4]
 800f4ec:	9802      	ldr	r0, [sp, #8]
 800f4ee:	f7fb fb7f 	bl	800abf0 <_malloc_r>
 800f4f2:	1e05      	subs	r5, r0, #0
 800f4f4:	d114      	bne.n	800f520 <__ssprint_r+0x8c>
 800f4f6:	230c      	movs	r3, #12
 800f4f8:	9a02      	ldr	r2, [sp, #8]
 800f4fa:	2001      	movs	r0, #1
 800f4fc:	6013      	str	r3, [r2, #0]
 800f4fe:	2340      	movs	r3, #64	; 0x40
 800f500:	89a2      	ldrh	r2, [r4, #12]
 800f502:	4240      	negs	r0, r0
 800f504:	4313      	orrs	r3, r2
 800f506:	81a3      	strh	r3, [r4, #12]
 800f508:	2300      	movs	r3, #0
 800f50a:	60b3      	str	r3, [r6, #8]
 800f50c:	6073      	str	r3, [r6, #4]
 800f50e:	e02f      	b.n	800f570 <__ssprint_r+0xdc>
 800f510:	9b03      	ldr	r3, [sp, #12]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	9305      	str	r3, [sp, #20]
 800f516:	9b03      	ldr	r3, [sp, #12]
 800f518:	685f      	ldr	r7, [r3, #4]
 800f51a:	3308      	adds	r3, #8
 800f51c:	9303      	str	r3, [sp, #12]
 800f51e:	e7c6      	b.n	800f4ae <__ssprint_r+0x1a>
 800f520:	9a04      	ldr	r2, [sp, #16]
 800f522:	6921      	ldr	r1, [r4, #16]
 800f524:	f7fb fd73 	bl	800b00e <memcpy>
 800f528:	89a3      	ldrh	r3, [r4, #12]
 800f52a:	4a18      	ldr	r2, [pc, #96]	; (800f58c <__ssprint_r+0xf8>)
 800f52c:	401a      	ands	r2, r3
 800f52e:	2380      	movs	r3, #128	; 0x80
 800f530:	4313      	orrs	r3, r2
 800f532:	81a3      	strh	r3, [r4, #12]
 800f534:	9b04      	ldr	r3, [sp, #16]
 800f536:	6125      	str	r5, [r4, #16]
 800f538:	18ed      	adds	r5, r5, r3
 800f53a:	6025      	str	r5, [r4, #0]
 800f53c:	003d      	movs	r5, r7
 800f53e:	9b01      	ldr	r3, [sp, #4]
 800f540:	9a04      	ldr	r2, [sp, #16]
 800f542:	6163      	str	r3, [r4, #20]
 800f544:	1a9b      	subs	r3, r3, r2
 800f546:	60a3      	str	r3, [r4, #8]
 800f548:	42af      	cmp	r7, r5
 800f54a:	d200      	bcs.n	800f54e <__ssprint_r+0xba>
 800f54c:	003d      	movs	r5, r7
 800f54e:	002a      	movs	r2, r5
 800f550:	9905      	ldr	r1, [sp, #20]
 800f552:	6820      	ldr	r0, [r4, #0]
 800f554:	f7fb fd64 	bl	800b020 <memmove>
 800f558:	68a3      	ldr	r3, [r4, #8]
 800f55a:	1b5b      	subs	r3, r3, r5
 800f55c:	60a3      	str	r3, [r4, #8]
 800f55e:	6823      	ldr	r3, [r4, #0]
 800f560:	195d      	adds	r5, r3, r5
 800f562:	68b3      	ldr	r3, [r6, #8]
 800f564:	6025      	str	r5, [r4, #0]
 800f566:	1bdb      	subs	r3, r3, r7
 800f568:	60b3      	str	r3, [r6, #8]
 800f56a:	d1d1      	bne.n	800f510 <__ssprint_r+0x7c>
 800f56c:	2000      	movs	r0, #0
 800f56e:	6070      	str	r0, [r6, #4]
 800f570:	b007      	add	sp, #28
 800f572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f574:	9a01      	ldr	r2, [sp, #4]
 800f576:	9802      	ldr	r0, [sp, #8]
 800f578:	f7fb fd80 	bl	800b07c <_realloc_r>
 800f57c:	1e05      	subs	r5, r0, #0
 800f57e:	d1d9      	bne.n	800f534 <__ssprint_r+0xa0>
 800f580:	6921      	ldr	r1, [r4, #16]
 800f582:	9802      	ldr	r0, [sp, #8]
 800f584:	f7fa fe9c 	bl	800a2c0 <_free_r>
 800f588:	e7b5      	b.n	800f4f6 <__ssprint_r+0x62>
 800f58a:	46c0      	nop			; (mov r8, r8)
 800f58c:	fffffb7f 	.word	0xfffffb7f

0800f590 <_wcrtomb_r>:
 800f590:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f592:	001d      	movs	r5, r3
 800f594:	4b0f      	ldr	r3, [pc, #60]	; (800f5d4 <_wcrtomb_r+0x44>)
 800f596:	0004      	movs	r4, r0
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	6a1b      	ldr	r3, [r3, #32]
 800f59c:	2900      	cmp	r1, #0
 800f59e:	d111      	bne.n	800f5c4 <_wcrtomb_r+0x34>
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d100      	bne.n	800f5a6 <_wcrtomb_r+0x16>
 800f5a4:	4b0c      	ldr	r3, [pc, #48]	; (800f5d8 <_wcrtomb_r+0x48>)
 800f5a6:	33e0      	adds	r3, #224	; 0xe0
 800f5a8:	681e      	ldr	r6, [r3, #0]
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	002b      	movs	r3, r5
 800f5ae:	a901      	add	r1, sp, #4
 800f5b0:	0020      	movs	r0, r4
 800f5b2:	47b0      	blx	r6
 800f5b4:	1c43      	adds	r3, r0, #1
 800f5b6:	d103      	bne.n	800f5c0 <_wcrtomb_r+0x30>
 800f5b8:	2300      	movs	r3, #0
 800f5ba:	602b      	str	r3, [r5, #0]
 800f5bc:	338a      	adds	r3, #138	; 0x8a
 800f5be:	6023      	str	r3, [r4, #0]
 800f5c0:	b004      	add	sp, #16
 800f5c2:	bd70      	pop	{r4, r5, r6, pc}
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d100      	bne.n	800f5ca <_wcrtomb_r+0x3a>
 800f5c8:	4b03      	ldr	r3, [pc, #12]	; (800f5d8 <_wcrtomb_r+0x48>)
 800f5ca:	33e0      	adds	r3, #224	; 0xe0
 800f5cc:	681e      	ldr	r6, [r3, #0]
 800f5ce:	002b      	movs	r3, r5
 800f5d0:	e7ee      	b.n	800f5b0 <_wcrtomb_r+0x20>
 800f5d2:	46c0      	nop			; (mov r8, r8)
 800f5d4:	200001d8 	.word	0x200001d8
 800f5d8:	200006e0 	.word	0x200006e0

0800f5dc <__EH_FRAME_BEGIN__>:
 800f5dc:	00000000                                ....

0800f5e0 <_init>:
 800f5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5e2:	46c0      	nop			; (mov r8, r8)
 800f5e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5e6:	bc08      	pop	{r3}
 800f5e8:	469e      	mov	lr, r3
 800f5ea:	4770      	bx	lr

0800f5ec <_fini>:
 800f5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5ee:	46c0      	nop			; (mov r8, r8)
 800f5f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5f2:	bc08      	pop	{r3}
 800f5f4:	469e      	mov	lr, r3
 800f5f6:	4770      	bx	lr

0800f5f8 <_ZTVN4mbed8AnalogInE>:
	...
 800f600:	3335 0800 35a1 0800 3339 0800 3351 0800     53...5..93..Q3..

0800f610 <_ZTV7SSD1306>:
	...
 800f618:	3579 0800 3641 0800                         y5..A6..

0800f620 <_ZZN4mbed8CallbackIFvvEE8generateIPS1_EEvRKT_E3ops>:
 800f620:	345d 0800 3465 0800 346f 0800 6554 706d     ]4..e4..o4..Temp
 800f630:	203a 3425 312e 0066 6f50 3a73 2520 2e34     : %4.1f.Pos: %4.
 800f640:	6631 0000 6556 3a6c 2520 2e34 6631 0000     1f..Vel: %4.1f..

0800f650 <_ZTVN4mbed3I2CE>:
	...
 800f658:	40b1 0800 40c9 0800 4095 0800 4109 0800     .@...@...@...A..

0800f668 <_ZTVN4mbed6SerialE>:
	...
 800f670:	4397 0800 43a9 0800 35f5 0800 4035 0800     .C...C...5..5@..
 800f680:	43bd 0800 43d5 0800 ff44 ffff 0000 0000     .C...C..D.......
 800f690:	3621 0800 4065 0800 51ef 0800 51ad 0800     !6..e@...Q...Q..
 800f6a0:	5221 0800 51a9 0800 522f 0800 522b 0800     !R...Q../R..+R..
 800f6b0:	5225 0800 5229 0800 5233 0800 4361 0800     %R..)R..3R..aC..
 800f6c0:	436b 0800 4375 0800 437f 0800 438d 0800     kC..uC...C...C..
 800f6d0:	4391 0800 4395 0800 43dd 0800 43c5 0800     .C...C...C...C..
 800f6e0:	4399 0800 43ad 0800 ff40 ffff 0000 0000     .C...C..@.......
 800f6f0:	3631 0800 4075 0800                         16..u@..

0800f6f8 <_ZTVN4mbed10SerialBaseE>:
	...
 800f700:	443d 0800 443f 0800 4659 0800 46d9 0800     =D..?D..YF...F..

0800f710 <_ZTVN4mbed6TickerE>:
	...
 800f718:	35cd 0800 3c51 0800 4703 0800               .5..Q<...G..

0800f724 <_ZTVN4mbed10TimerEventE>:
	...
 800f734:	5bc3 0800                                   .[..

0800f738 <us_data>:
 800f738:	f740 0800 0c68 2000                         @...h.. 

0800f740 <us_interface>:
 800f740:	98f1 0800 9905 0800 994d 0800 9961 0800     ........M...a...
 800f750:	9911 0800 992d 0800 9801 0800               ....-.......

0800f75c <_ZTVN4mbed8FileBaseE>:
	...
 800f764:	5031 0800 509d 0800                         1P...P..

0800f76c <_ZTVN4mbed10FileHandleE>:
	...
 800f77c:	5bc3 0800 5bc3 0800 5bc3 0800 5bc3 0800     .[...[...[...[..
 800f78c:	50af 0800 50b3 0800 483d 0800 484b 0800     .P...P..=H..KH..
 800f79c:	50b7 0800 4361 0800 436b 0800 4375 0800     .P..aC..kC..uC..
 800f7ac:	437f 0800 438d 0800 4391 0800 4395 0800     .C...C...C...C..
 800f7bc:	002f 0000                                   /...

0800f7c0 <_ZTVN4mbed8FileLikeE>:
	...
 800f7d0:	5bc3 0800 5bc3 0800 5bc3 0800 5bc3 0800     .[...[...[...[..
 800f7e0:	50af 0800 50b3 0800 483d 0800 484b 0800     .P...P..=H..KH..
 800f7f0:	50b7 0800 4361 0800 436b 0800 4375 0800     .P..aC..kC..uC..
 800f800:	437f 0800 438d 0800 4391 0800 4395 0800     .C...C...C...C..
 800f810:	fffc ffff 0000 0000 0000 0000 0000 0000     ................
 800f820:	2b77 0000                                   w+..

0800f824 <_ZTVN4mbed6StreamE>:
	...
 800f834:	51ef 0800 51ad 0800 5221 0800 51a9 0800     .Q...Q..!R...Q..
 800f844:	522f 0800 522b 0800 5225 0800 5229 0800     /R..+R..%R..)R..
 800f854:	5233 0800 4361 0800 436b 0800 4375 0800     3R..aC..kC..uC..
 800f864:	437f 0800 438d 0800 4391 0800 4395 0800     .C...C...C...C..
 800f874:	5bc3 0800 5bc3 0800 51a5 0800 51a7 0800     .[...[...Q...Q..
 800f884:	fffc ffff 0000 0000 0000 0000 0000 0000     ................

0800f894 <_ZTV12DirectSerial>:
	...
 800f89c:	5511 0800 5d3d 0800 5535 0800 5515 0800     .U..=]..5U...U..
 800f8ac:	54f9 0800 5509 0800 50af 0800 5505 0800     .T...U...P...U..
 800f8bc:	483d 0800 484b 0800 54ff 0800 4361 0800     =H..KH...T..aC..
 800f8cc:	436b 0800 4375 0800 437f 0800 438d 0800     kC..uC...C...C..
 800f8dc:	5551 0800 4395 0800                         QU...C..

0800f8e4 <__stderr_name>:
 800f8e4:	732f 6474 7265 0072                         /stderr.

0800f8ec <__stdin_name>:
 800f8ec:	732f 6474 6e69 0000                         /stdin..

0800f8f4 <__stdout_name>:
 800f8f4:	732f 6474 756f 0074 000d 0000               /stdout.....

0800f900 <PinMap_ADC>:
 800f900:	0000 0000 2400 4001 0003 0000 0001 0000     .....$.@........
 800f910:	2400 4001 1003 0000 0004 0000 2400 4001     .$.@.........$.@
 800f920:	4003 0000 0005 0000 2400 4001 5003 0000     .@.......$.@.P..
 800f930:	0006 0000 2400 4001 6003 0000 0007 0000     .....$.@.`......
 800f940:	2400 4001 7003 0000 0010 0000 2400 4001     .$.@.p.......$.@
 800f950:	8003 0000 0011 0000 2400 4001 9003 0000     .........$.@....
 800f960:	0020 0000 2400 4001 a003 0000 0021 0000      ....$.@....!...
 800f970:	2400 4001 b003 0000 0022 0000 2400 4001     .$.@...."....$.@
 800f980:	c003 0000 0023 0000 2400 4001 d003 0000     ....#....$.@....
 800f990:	0024 0000 2400 4001 e003 0000 0025 0000     $....$.@....%...
 800f9a0:	2400 4001 f003 0000 ffff 0000 ffff ffff     .$.@............
 800f9b0:	0000 0000                                   ....

0800f9b4 <PinMap_ADC_Internal>:
 800f9b4:	00f0 0000 2400 4001 0003 0001 00f1 0000     .....$.@........
 800f9c4:	2400 4001 1003 0001 ffff 0000 ffff ffff     .$.@............
 800f9d4:	0000 0000                                   ....

0800f9d8 <PinMap_I2C_SCL>:
 800f9d8:	0016 0000 5400 4000 010a 0000 0018 0000     .....T.@........
 800f9e8:	5400 4000 010a 0000 001a 0000 5800 4000     .T.@.........X.@
 800f9f8:	010a 0000 001d 0000 5800 4000 050a 0000     .........X.@....
 800fa08:	ffff 0000 ffff ffff 0000 0000               ............

0800fa14 <PinMap_I2C_SDA>:
 800fa14:	0017 0000 5400 4000 010a 0000 0019 0000     .....T.@........
 800fa24:	5400 4000 010a 0000 001b 0000 5800 4000     .T.@.........X.@
 800fa34:	010a 0000 001e 0000 5800 4000 050a 0000     .........X.@....
 800fa44:	ffff 0000 ffff ffff 0000 0000               ............

0800fa50 <PinMap_PWM>:
 800fa50:	0001 0000 4000 4001 1512 0002 0004 0000     .....@.@........
 800fa60:	2000 4000 1412 0000 0006 0000 0400 4000     . .@...........@
 800fa70:	1112 0000 0106 0000 4400 4001 1512 0000     .........D.@....
 800fa80:	0007 0000 0400 4000 2112 0000 0107 0000     .......@.!......
 800fa90:	2000 4000 1412 0000 0207 0000 4800 4001     . .@.........H.@
 800faa0:	1512 0000 0010 0000 0400 4000 3112 0000     ...........@.1..
 800fab0:	0011 0000 0400 4000 4112 0000 0111 0000     .......@.A......
 800fac0:	2000 4000 1012 0000 0014 0000 0400 4000     . .@...........@
 800fad0:	1112 0000 0015 0000 0400 4000 2112 0000     ...........@.!..
 800fae0:	0016 0000 4400 4001 1212 0002 0017 0000     .....D.@........
 800faf0:	4800 4001 1212 0002 0018 0000 4400 4001     .H.@.........D.@
 800fb00:	1212 0000 0019 0000 4800 4001 1212 0000     .........H.@....
 800fb10:	001e 0000 4000 4001 1112 0000 001f 0000     .....@.@........
 800fb20:	4000 4001 1312 0002 011f 0000 4000 4001     .@.@.........@.@
 800fb30:	2112 0000 0026 0000 0400 4000 1012 0000     .!..&......@....
 800fb40:	0027 0000 0400 4000 2012 0000 0028 0000     '......@. ..(...
 800fb50:	0400 4000 3012 0000 0029 0000 0400 4000     ...@.0..)......@
 800fb60:	4012 0000 ffff 0000 ffff ffff 0000 0000     .@..............

0800fb70 <PinMap_UART_RX>:
 800fb70:	0001 0000 4c00 4000 0412 0000 0003 0000     .....L.@........
 800fb80:	4400 4000 0112 0000 000a 0000 3800 4001     .D.@.........8.@
 800fb90:	0112 0000 000f 0000 4400 4000 0112 0000     .........D.@....
 800fba0:	0017 0000 3800 4001 0012 0000 001b 0000     .....8.@........
 800fbb0:	4800 4000 0412 0000 0025 0000 4800 4000     .H.@....%....H.@
 800fbc0:	0112 0000 002b 0000 4800 4000 0112 0000     ....+....H.@....
 800fbd0:	012b 0000 4c00 4000 0012 0000 ffff 0000     +....L.@........
 800fbe0:	ffff ffff 0000 0000                         ........

0800fbe8 <PinMap_UART_TX>:
 800fbe8:	0000 0000 4c00 4000 0412 0000 0002 0000     .....L.@........
 800fbf8:	4400 4000 0112 0000 0009 0000 3800 4001     .D.@.........8.@
 800fc08:	0112 0000 000e 0000 4400 4000 0112 0000     .........D.@....
 800fc18:	0016 0000 3800 4001 0012 0000 001a 0000     .....8.@........
 800fc28:	4800 4000 0412 0000 0024 0000 4800 4000     .H.@....$....H.@
 800fc38:	0112 0000 002a 0000 4800 4000 0112 0000     ....*....H.@....
 800fc48:	012a 0000 4c00 4000 0012 0000 ffff 0000     *....L.@........
 800fc58:	ffff ffff 0000 0000 6553 5374 7379 6c43     ........SetSysCl
 800fc68:	636f 206b 6166 6c69 6465 000a 609e 0800     ock failed...`..
 800fc78:	609a 0800 60c4 0800 60ca 0800 60d0 0800     .`...`...`...`..
 800fc88:	60d6 0800 60dc 0800 60e2 0800 60e8 0800     .`...`...`...`..
 800fc98:	60ee 0800 60f4 0800 60fa 0800 6100 0800     .`...`...`...a..
 800fca8:	6106 0800 610c 0800 6112 0800 6118 0800     .a...a...a...a..
 800fcb8:	6122 0800 6143 6e6e 746f 6920 696e 6974     "a..Cannot initi
 800fcc8:	6c61 7a69 2065 4441 0043 0000 0302 0504     alize ADC.......
 800fcd8:	0706 0908 0b0a 0d0c 0f0e 1010 0201 0403     ................
 800fce8:	0605 0807 0a09 0c0b 0e0d 100f               ............

0800fcf4 <AHBPrescTable>:
	...
 800fcfc:	0201 0403 0706 0908                         ........

0800fd04 <APBPrescTable>:
 800fd04:	0000 0000 0201 0403                         ........

0800fd0c <pwm_apb_map_table>:
 800fd0c:	0400 4000 0000 0000 2000 4000 0000 0000     ...@..... .@....
 800fd1c:	2c00 4001 0000 0000 4000 4001 0000 0000     .,.@.....@.@....
 800fd2c:	4400 4001 0000 0000 4800 4001 0000 0000     .D.@.....H.@....
 800fd3c:	0000 0000 0001 0000 86e4 0800 8700 0800     ................
 800fd4c:	8718 0800 8730 0800 8760 0800 8748 0800     ....0...`...H...
 800fd5c:	6950 6d6e 7061 6520 7272 726f 203a 7277     Pinmap error: wr
 800fd6c:	6e6f 2067 6f70 7472 6e20 6d75 6562 2e72     ong port number.
 800fd7c:	0000 0000                                   ....

0800fd80 <ll_pin_defines>:
 800fd80:	0001 0000 0002 0000 0004 0000 0008 0000     ................
 800fd90:	0010 0000 0020 0000 0040 0000 0080 0000     .... ...@.......
 800fda0:	0100 0000 0200 0000 0400 0000 0800 0000     ................
 800fdb0:	1000 0000 2000 0000 4000 0000 8000 0000     ..... ...@......
 800fdc0:	6e55 6e6b 776f 206e 5750 204d 6e69 7473     Unknown PWM inst
 800fdd0:	6e61 6563 0000 0000 6143 6e6e 746f 6920     ance....Cannot i
 800fde0:	696e 6974 6c61 7a69 2065 5750 0a4d 0000     nitialize PWM...
 800fdf0:	7245 6f72 3a72 6e20 7765 7320 7265 6169     Error: new seria
 800fe00:	206c 626f 656a 7463 6920 2073 7375 6e69     l object is usin
 800fe10:	2067 6173 656d 5520 5241 2054 7361 5320     g same UART as S
 800fe20:	4454 4f49 0000 0000                         TDIO....

0800fe28 <info.9237>:
 800fe28:	4240 000f 0010 0000                         @B......

0800fe30 <_ZL7charset>:
	...
 800fe38:	817e b195 95b1 7e81 ff7e cfeb ebcf 7eff     ~......~~......~
 800fe48:	1f0e 7e3f 1f3f 000e 1c08 7f3e 1c3e 0008     ..?~?.....>.>...
 800fe58:	3a38 ff9f 3a9f 0038 3c18 ffbe 3cbe 0018     8:...:8..<...<..
 800fe68:	0000 3c18 183c 0000 ffff c3e7 e7c3 ffff     ...<<...........
 800fe78:	3c00 4266 6642 003c c3ff bd99 99bd ffc3     .<fBBf<.........
 800fe88:	f870 8888 7ffd 0f07 4e00 f15f 5ff1 004e     p........N_.._N.
 800fe98:	e0c0 7fff 0505 0707 ffc0 057f 6505 3f7f     .............e.?
 800fea8:	5a5a e73c 3ce7 5a5a 3e7f 1c3e 081c 0008     ZZ<..<ZZ.>>.....
 800feb8:	0808 1c1c 3e3e 007f 2400 ff66 66ff 0024     ....>>...$f..f$.
 800fec8:	5f00 005f 5f00 005f 0f06 7f09 017f 7f7f     .__..__.........
 800fed8:	9a40 a5bf fda5 0259 7000 7070 7070 0070     @.....Y..pppppp.
 800fee8:	9480 ffb6 b6ff 8094 0400 7f06 067f 0004     ................
 800fef8:	1000 7f30 307f 0010 0808 2a08 1c3e 0008     ..0..0.....*>...
 800ff08:	1c08 2a3e 0808 0008 3c3c 2020 2020 0020     ..>*....<<     .
 800ff18:	1c08 083e 3e08 081c 3830 3e3c 3c3e 3038     ..>..>..08<>><80
 800ff28:	0e06 3e1e 1e3e 060e 0000 0000 0000 0000     ...>>...........
 800ff38:	0000 5f06 065f 0000 0300 0007 0700 0003     ...__...........
 800ff48:	7f14 147f 7f7f 0014 2400 6b2e 3a6b 0012     .........$.kk:..
 800ff58:	6646 1830 660c 0062 7a30 5d4f 7a37 0048     Ff0..fb.0zO]7zH.
 800ff68:	0000 0704 0003 0000 0000 3e1c 4163 0000     ...........>cA..
 800ff78:	0000 6341 1c3e 0000 2a08 1c3e 3e1c 082a     ..Ac>....*>..>*.
 800ff88:	0800 3e08 083e 0008 0000 e080 0060 0000     ...>>.......`...
 800ff98:	0800 0808 0808 0008 0000 6000 0060 0000     ...........``...
 800ffa8:	3060 0c18 0306 0001 3e1c 4963 3e63 001c     `0.......>cIc>..
 800ffb8:	4000 7f42 407f 0040 6342 5971 6f49 0066     .@B..@@.BcqYIof.
 800ffc8:	6322 4949 7f49 0036 1c18 5316 7f7f 0050     "cIII.6....S..P.
 800ffd8:	6f2f 4949 7949 0031 7e3c 494b 7849 0030     /oIIIy1.<~KIIx0.
 800ffe8:	0303 7971 070d 0003 7f36 4949 7f49 0036     ..qy....6.III.6.
 800fff8:	4f06 4949 3f69 001e 0000 6600 0066 0000     .OIIi?.....ff...
 8010008:	0000 e680 0066 0000 0000 1c08 6336 0041     ....f.......6cA.
 8010018:	2400 2424 2424 0024 4100 3663 081c 0000     .$$$$$$..Ac6....
 8010028:	0302 5901 075d 0002 7f3e 5d41 1f5d 001e     ...Y]...>.A]]...
 8010038:	7e7c 090b 7e0b 007c 7f41 497f 7f49 0036     |~...~|.A..II.6.
 8010048:	3e1c 4163 6341 0022 7f41 417f 3e63 001c     .>cAAc".A..Ac>..
 8010058:	7f41 497f 415d 0063 7f41 497f 011d 0003     A..I]Ac.A..I....
 8010068:	3e1c 4163 3351 0072 7f7f 0808 7f08 007f     .>cAQ3r.........
 8010078:	0000 7f41 417f 0000 7030 4140 3f7f 0001     ..A..A..0p@A.?..
 8010088:	7f41 087f 771c 0063 7f41 417f 6040 0070     A....wc.A..A@`p.
 8010098:	7f7f 1c0e 7f0e 007f 7f7f 0c06 7f18 007f     ................
 80100a8:	7f3e 4141 7f41 003e 7f41 497f 0f09 0006     >.AAA.>.A..I....
 80100b8:	7f3e 4141 ffe1 00be 7f41 097f 7f19 0066     >.AA....A.....f.
 80100c8:	2200 4d67 7359 0022 0700 7f43 437f 0007     ."gMYs"...C..C..
 80100d8:	7f3f 4040 7f40 003f 3f1f 4060 3f60 001f     ?.@@@.?..?`@`?..
 80100e8:	7f3f 3860 7f60 003f 7763 081c 771c 0063     ?.`8`.?.cw...wc.
 80100f8:	0700 784f 4f78 0007 6347 5971 674d 0073     ..OxxO..GcqYMgs.
 8010108:	0000 7f7f 4141 0000 0301 0c06 3018 0060     ....AA.......0`.
 8010118:	0000 4141 7f7f 0000 0c08 0306 0c06 0008     ..AA............
 8010128:	8080 8080 8080 8080 0000 0301 0406 0000     ................
 8010138:	7420 5454 783c 0040 7f41 443f 7c44 0038      tTT<x@.A.?DD|8.
 8010148:	7c38 4444 6c44 0028 7c38 4544 7f3f 0040     8|DDDl(.8|DE?.@.
 8010158:	7c38 5454 5c54 0018 7e48 497f 0309 0002     8|TTT\..H~.I....
 8010168:	bc98 a4a4 7cf8 0004 7f41 087f 7c04 0078     .....|..A....|x.
 8010178:	0000 7d44 407d 0000 6000 80e0 fd80 007d     ..D}}@...`....}.
 8010188:	7f41 107f 6c38 0044 0000 7f41 407f 0000     A...8lD...A..@..
 8010198:	7c7c 780c 7c0c 0078 7c04 0478 7c04 0078     ||.x.|x..|x..|x.
 80101a8:	7c38 4444 7c44 0038 fc84 a4f8 3c24 0018     8|DDD|8.....$<..
 80101b8:	3c18 a424 fcf8 0084 7c44 4c78 0c04 0008     .<$.....D|xL....
 80101c8:	5c48 5454 7454 0024 0404 7f3f 6444 0020     H\TTTt$...?.Dd .
 80101d8:	7c3c 4040 7c3c 0040 3c1c 4060 3c60 001c     <|@@<|@..<`@`<..
 80101e8:	7c3c 3860 7c60 003c 6c44 1038 6c38 0044     <|`8`|<.Dl8.8lD.
 80101f8:	bc9c a0a0 fca0 007c 4c00 7464 4c5c 0064     ......|..Ldt\Ld.
 8010208:	0800 3e08 4177 0041 0000 7f00 007f 0000     ...>wAA.........
 8010218:	4100 7741 083e 0008 0302 0301 0302 0001     .AAw>...........
 8010228:	7870 464c 784c 0070 bf1e a1a1 73e1 0012     pxLFLxp......s..
 8010238:	7d3d 4040 7d3d 0040 7c38 5654 5d57 0018     =}@@=}@.8|TVW]..
 8010248:	7522 5555 793d 0042 7521 5454 793c 0041     "uUU=yB.!uTT<yA.
 8010258:	7420 5755 783e 0040 7420 5757 783c 0040      tUW>x@. tWW<x@.
 8010268:	3c18 a4a4 64e4 0024 7d3a 5555 5d55 001a     .<...d$.:}UUU]..
 8010278:	7d39 5454 5d54 0019 7c38 5755 5c56 0018     9}TTT]..8|UWV\..
 8010288:	0100 7c45 417c 0001 0102 7d45 417d 0002     ..E||A....E}}A..
 8010298:	0000 7b49 407a 0000 7d79 1216 7d16 0079     ..I{z@..y}...}y.
 80102a8:	7e78 1517 7e17 0078 7c7c 5756 4455 0044     x~...~x.||VWUDD.
 80102b8:	7420 7c54 547c 0054 7e7c 090b 7f7f 0049      tT||TT.|~....I.
 80102c8:	7d3a 4545 7d45 003a 7d39 4444 7d44 0039     :}EEE}:.9}DDD}9.
 80102d8:	7c38 4745 7c46 0038 793a 4141 7a39 0040     8|EGF|8.:yAA9z@.
 80102e8:	7d3c 4243 7c3c 0040 bd9d a0a0 fda0 007d     <}CB<|@.......}.
 80102f8:	3d19 4266 3d66 0019 7d3d 4040 7d40 003d     .=fBf=..=}@@@}=.
 8010308:	3c18 e724 24e7 0024 7e48 497f 6643 0020     .<$..$$.H~.ICf .
 8010318:	2b00 fc2f 2ffc 002b ffff 0909 f62f a0f8     .+/../+...../...
 8010328:	6020 7e48 093f 0203 7420 5756 783d 0040      `H~?... tVW=x@.
 8010338:	0000 7a48 417b 0000 7c38 4644 7d47 0038     ..Hz{A..8|DFG}8.
 8010348:	7c3c 4342 7c3d 0040 7b0a 0b71 7b0a 0071     <|BC=|@..{q..{q.
 8010358:	7b7a 3319 7b62 0079 2600 292f 2f2f 0028     z{.3b{y..&/)//(.
 8010368:	2600 292f 262f 0000 2000 5d70 404d 2060     .&/)/&... p]M@` 
 8010378:	3838 0808 0808 0008 0808 0808 3808 0038     88...........88.
 8010388:	6f42 183f eecc 91bb 6f42 583f d66c 41fb     Bo?.....Bo?Xl..A
 8010398:	0000 7d30 307d 0000 1c08 2236 1c08 2236     ..0}}0....6"..6"
 80103a8:	3622 081c 3622 081c 00aa 0055 00aa 0055     "6.."6....U...U.
 80103b8:	55aa 55aa 55aa 55aa ffaa ff55 ffaa ff55     .U.U.U.U..U...U.
 80103c8:	0000 ff00 00ff 0000 1010 ff10 00ff 0000     ................
 80103d8:	1414 ff14 00ff 0000 1010 ffff ff00 00ff     ................
 80103e8:	1010 f0f0 f010 00f0 1414 fc14 00fc 0000     ................
 80103f8:	1414 f7f7 ff00 00ff 0000 ffff ff00 00ff     ................
 8010408:	1414 f4f4 fc04 00fc 1414 1717 1f10 001f     ................
 8010418:	1010 1f1f 1f10 001f 1414 1f14 001f 0000     ................
 8010428:	1010 f010 00f0 0000 0000 1f00 101f 1010     ................
 8010438:	1010 1f10 101f 1010 1010 f010 10f0 1010     ................
 8010448:	0000 ff00 10ff 1010 1010 1010 1010 1010     ................
 8010458:	1010 ff10 10ff 1010 0000 ff00 14ff 1414     ................
 8010468:	0000 ffff ff00 10ff 0000 1f1f 1710 1417     ................
 8010478:	0000 fcfc f404 14f4 1414 1717 1710 1417     ................
 8010488:	1414 f4f4 f404 14f4 0000 ffff f700 14f7     ................
 8010498:	1414 1414 1414 1414 1414 f7f7 f700 14f7     ................
 80104a8:	1414 1714 1417 1414 1010 1f1f 1f10 101f     ................
 80104b8:	1414 f414 14f4 1414 1010 f0f0 f010 10f0     ................
 80104c8:	0000 1f1f 1f10 101f 0000 1f00 141f 1414     ................
 80104d8:	0000 fc00 14fc 1414 0000 f0f0 f010 10f0     ................
 80104e8:	1010 ffff ff10 10ff 1414 ff14 14ff 1414     ................
 80104f8:	1010 1f10 001f 0000 0000 f000 10f0 1010     ................
 8010508:	ffff ffff ffff ffff f0f0 f0f0 f0f0 f0f0     ................
 8010518:	ffff ffff 0000 0000 0000 0000 ffff ffff     ................
 8010528:	0f0f 0f0f 0f0f 0f0f 7c38 6c44 6c38 0044     ........8|Dl8lD.
 8010538:	7f7e 0901 765f 0020 7f7f 0101 0301 0003     ~..._v .........
 8010548:	7c04 047c 7c7c 0004 7763 495d 6341 0063     .||.||..cw]IAcc.
 8010558:	7c38 7c44 043c 0004 fc80 407c 7c40 003c     8|D|<.....|@@|<.
 8010568:	0604 7e02 067c 0002 9900 e7bd bde7 0099     ...~|...........
 8010578:	3e1c 496b 3e6b 001c 7e4c 0173 7e73 004c     .>kIk>..L~s.s~L.
 8010588:	3000 4a78 7d4f 0039 3c18 3c24 243c 183c     .0xJO}9..<$<<$<.
 8010598:	fc98 3c64 273e 183d 1c00 6b3e 4949 0049     ..d<>'=...>kIII.
 80105a8:	7e7c 0202 7e02 007c 2a2a 2a2a 2a2a 002a     |~...~|.*******.
 80105b8:	4400 5f44 445f 0044 4000 5b51 444e 0040     .DD__DD..@Q[ND@.
 80105c8:	4000 4e44 515b 0040 0000 fe00 01ff 0607     .@DN[Q@.........
 80105d8:	e060 ff80 007f 0000 0800 2a08 082a 0008     `..........**...
 80105e8:	3624 3612 3624 0012 0600 090f 060f 0000     $6.6$6..........
 80105f8:	0000 1800 0018 0000 0000 0800 0008 0000     ................
 8010608:	3010 c070 ffff 0101 0100 1e1f 1f01 001e     .0p.............
 8010618:	1100 1d19 1217 0000 0000 3c3c 3c3c 0000     ..........<<<<..
	...
 8010630:	5353 3144 3033 3a36 4620 6172 656d 7562     SSD1306: Framebu
 8010640:	6666 7265 6120 6c6c 636f 7461 6f69 206e     ffer allocation 
 8010650:	6166 6c69 6465 0d21 000a 0000               failed!.....

0801065c <_ZZN7SSD13064initEvE7comando>:
 801065c:	ae80 8d80 1480 2080 0080 a180 c880 8180     ....... ........
 801066c:	7f80 af00                                   ....

08010670 <__sf_fake_stderr>:
	...

08010690 <__sf_fake_stdin>:
	...

080106b0 <__sf_fake_stdout>:
	...

080106d0 <_global_impure_ptr>:
 80106d0:	01dc 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
 80106e0:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
 80106f0:	4443 4645 3000 3231 3433 3635 3837 6139     CDEF.0123456789a
 8010700:	6362 6564 0066 0030                         bcdef.0.

08010708 <blanks.7251>:
 8010708:	2020 2020 2020 2020 2020 2020 2020 2020                     

08010718 <zeroes.7252>:
 8010718:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
 8010728:	6e49 6966 696e 7974 4e00 4e61 4300 5000     Infinity.NaN.C.P
 8010738:	534f 5849 2e00 0000                         OSIX....

08010740 <__mprec_bigtens>:
 8010740:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
 8010750:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
 8010760:	bf3c 7f73 4fdd 7515                         <.s..O.u

08010768 <__mprec_tens>:
 8010768:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
 8010778:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
 8010788:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
 8010798:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
 80107a8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
 80107b8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
 80107c8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
 80107d8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
 80107e8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
 80107f8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
 8010808:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
 8010818:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
 8010828:	9db4 79d9 7843 44ea                         ...yCx.D

08010830 <p05.6073>:
 8010830:	0005 0000 0019 0000 007d 0000               ........}...

0801083c <blanks.7236>:
 801083c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0801084c <zeroes.7237>:
 801084c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0801085c <_ctype_>:
 801085c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
 801086c:	2020 2020 2020 2020 2020 2020 2020 2020                     
 801087c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
 801088c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
 801089c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
 80108ac:	0101 0101 0101 0101 0101 0101 1010 1010     ................
 80108bc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
 80108cc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
 80108dc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
 8010960:	0ca0 0800 0c70 0800 0c82 0800 0bc4 0800     ....p...........
 8010970:	0c82 0800 0c66 0800 0c82 0800 0bc4 0800     ....f...........
 8010980:	0c70 0800 0c70 0800 0c66 0800 0bc4 0800     p...p...f.......
 8010990:	0bcc 0800 0bcc 0800 0bcc 0800 0c88 0800     ................
 80109a0:	0c70 0800 0c70 0800 0c44 0800 0d28 0800     p...p...D...(...
 80109b0:	0c44 0800 0c66 0800 0c44 0800 0d28 0800     D...f...D...(...
 80109c0:	0c70 0800 0c70 0800 0c66 0800 0d28 0800     p...p...f...(...
 80109d0:	0bcc 0800 0bcc 0800 0bcc 0800 0d32 0800     ............2...
 80109e0:	1020 0800 0f70 0800 0f70 0800 0f6e 0800      ...p...p...n...
 80109f0:	1012 0800 1012 0800 1008 0800 0f6e 0800     ............n...
 8010a00:	1012 0800 1008 0800 1012 0800 0f6e 0800     ............n...
 8010a10:	1018 0800 1018 0800 1018 0800 10a8 0800     ................
 8010a20:	1df0 0800 1dd2 0800 1d8c 0800 1caa 0800     ................
 8010a30:	1d8c 0800 1dc4 0800 1d8c 0800 1caa 0800     ................
 8010a40:	1dd2 0800 1dd2 0800 1dc4 0800 1caa 0800     ................
 8010a50:	1ca2 0800 1ca2 0800 1ca2 0800 2008 0800     ............. ..
 8010a60:	2650 0800 2510 0800 2510 0800 250c 0800     P&...%...%...%..
 8010a70:	2628 0800 2628 0800 261a 0800 250c 0800     (&..(&...&...%..
 8010a80:	2628 0800 261a 0800 2628 0800 250c 0800     (&...&..(&...%..
 8010a90:	2630 0800 2630 0800 2630 0800 2834 0800     0&..0&..0&..4(..
