// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pqcrystals_dilithium_27 (
        ap_ready,
        a0,
        a1,
        ap_return
);


output   ap_ready;
input  [31:0] a0;
input  [31:0] a1;
output  [0:0] ap_return;

wire   [0:0] icmp_ln69_2_fu_38_p2;
wire   [0:0] icmp_ln69_3_fu_44_p2;
wire   [0:0] icmp_ln69_1_fu_32_p2;
wire   [0:0] and_ln69_fu_50_p2;
wire   [0:0] or_ln69_fu_56_p2;
wire   [0:0] icmp_ln69_fu_26_p2;
wire   [0:0] or_ln69_1_fu_62_p2;

assign and_ln69_fu_50_p2 = (icmp_ln69_3_fu_44_p2 & icmp_ln69_2_fu_38_p2);

assign ap_ready = 1'b1;

assign ap_return = (or_ln69_1_fu_62_p2 ^ 1'd1);

assign icmp_ln69_1_fu_32_p2 = (($signed(a0) > $signed(32'd8285185)) ? 1'b1 : 1'b0);

assign icmp_ln69_2_fu_38_p2 = ((a0 == 32'd8285185) ? 1'b1 : 1'b0);

assign icmp_ln69_3_fu_44_p2 = ((a1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_26_p2 = (($signed(a0) < $signed(32'd95233)) ? 1'b1 : 1'b0);

assign or_ln69_1_fu_62_p2 = (or_ln69_fu_56_p2 | icmp_ln69_fu_26_p2);

assign or_ln69_fu_56_p2 = (icmp_ln69_1_fu_32_p2 | and_ln69_fu_50_p2);

endmodule //pqcrystals_dilithium_27
