===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.1793 seconds

  ----Wall Time----  ----Name----
    3.2881 ( 11.7%)  FIR Parser
    9.5162 ( 33.8%)  'firrtl.circuit' Pipeline
    0.8396 (  3.0%)    LowerFIRRTLTypes
    6.9588 ( 24.7%)    'firrtl.module' Pipeline
    0.8997 (  3.2%)      ExpandWhens
    1.3104 (  4.7%)      CSE
    0.0232 (  0.1%)        (A) DominanceInfo
    4.7487 ( 16.9%)      SimpleCanonicalizer
    0.4287 (  1.5%)    BlackBoxReader
    0.4292 (  1.5%)    'firrtl.module' Pipeline
    0.4292 (  1.5%)      CheckWidths
    2.8631 ( 10.2%)  LowerFIRRTLToHW
    1.0976 (  3.9%)  HWMemSimImpl
    5.2675 ( 18.7%)  'hw.module' Pipeline
    1.1005 (  3.9%)    HWCleanup
    1.7101 (  6.1%)    CSE
    0.2522 (  0.9%)      (A) DominanceInfo
    2.4569 (  8.7%)    SimpleCanonicalizer
    1.3148 (  4.7%)  HWLegalizeNames
    0.9399 (  3.3%)  'hw.module' Pipeline
    0.9399 (  3.3%)    PrettifyVerilog
    1.5782 (  5.6%)  Output
    0.0013 (  0.0%)  Rest
   28.1793 (100.0%)  Total

{
  totalTime: 28.209,
  maxMemory: 741072896
}
