Analysis & Synthesis report for conveyor
Sun Nov 23 16:53:07 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_3g02:auto_generated
 16. Source assignments for simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0|altsyncram_30j1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |conveyor
 18. Parameter Settings for User Entity Instance: simple_dual_port_ram_single_clock:storage
 19. Parameter Settings for User Entity Instance: true_dual_port_ram_single_clock:ram
 20. Parameter Settings for Inferred Entity Instance: true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0
 21. Parameter Settings for Inferred Entity Instance: simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "true_dual_port_ram_single_clock:ram"
 24. Port Connectivity Checks: "simple_dual_port_ram_single_clock:storage"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+-----------------------------------+--------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Sun Nov 23 16:53:07 2014      ;
; Quartus II 64-Bit Version         ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                     ; conveyor                                   ;
; Top-level Entity Name             ; conveyor                                   ;
; Family                            ; Arria II GX                                ;
; Logic utilization                 ; N/A                                        ;
;     Combinational ALUTs           ; 154                                        ;
;     Memory ALUTs                  ; 0                                          ;
;     Dedicated logic registers     ; 163                                        ;
; Total registers                   ; 163                                        ;
; Total pins                        ; 73                                         ;
; Total virtual pins                ; 0                                          ;
; Total block memory bits           ; 49,152                                     ;
; DSP block 18-bit elements         ; 0                                          ;
; Total GXB Receiver Channel PCS    ; 0                                          ;
; Total GXB Receiver Channel PMA    ; 0                                          ;
; Total GXB Transmitter Channel PCS ; 0                                          ;
; Total GXB Transmitter Channel PMA ; 0                                          ;
; Total PLLs                        ; 0                                          ;
; Total DLLs                        ; 0                                          ;
+-----------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP2AGX125EF35C6ES  ;                    ;
; Top-level entity name                                                           ; conveyor           ; conveyor           ;
; Family name                                                                     ; Arria II GX        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+
; conveyor.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/altera/conveyor/conveyor.sv                                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/altera14/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/altera14/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/altera14/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/altera14/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; e:/altera14/quartus/libraries/megafunctions/aglobal140.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/altera14/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/altera14/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/altera14/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/altera14/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3g02.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/conveyor/db/altsyncram_3g02.tdf                         ;         ;
; db/altsyncram_30j1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/conveyor/db/altsyncram_30j1.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+-----------------------------------------------+-------------+
; Resource                                      ; Usage       ;
+-----------------------------------------------+-------------+
; Estimated ALUTs Used                          ; 154         ;
;     -- Combinational ALUTs                    ; 154         ;
;     -- Memory ALUTs                           ; 0           ;
;     -- LUT_REGs                               ; 0           ;
; Dedicated logic registers                     ; 163         ;
;                                               ;             ;
; Estimated ALUTs Unavailable                   ; 0           ;
;     -- Due to unpartnered combinational logic ; 0           ;
;     -- Due to Memory ALUTs                    ; 0           ;
;                                               ;             ;
; Total combinational functions                 ; 154         ;
; Combinational ALUT usage by number of inputs  ;             ;
;     -- 7 input functions                      ; 0           ;
;     -- 6 input functions                      ; 36          ;
;     -- 5 input functions                      ; 2           ;
;     -- 4 input functions                      ; 2           ;
;     -- <=3 input functions                    ; 114         ;
;                                               ;             ;
; Combinational ALUTs by mode                   ;             ;
;     -- normal mode                            ; 90          ;
;     -- extended LUT mode                      ; 0           ;
;     -- arithmetic mode                        ; 64          ;
;     -- shared arithmetic mode                 ; 0           ;
;                                               ;             ;
; Estimated ALUT/register pairs used            ; 217         ;
;                                               ;             ;
; Total registers                               ; 163         ;
;     -- Dedicated logic registers              ; 163         ;
;     -- I/O registers                          ; 0           ;
;     -- LUT_REGs                               ; 0           ;
;                                               ;             ;
;                                               ;             ;
; I/O pins                                      ; 73          ;
; Total MLAB memory bits                        ; 0           ;
; Total block memory bits                       ; 49152       ;
; DSP block 18-bit elements                     ; 0           ;
; Maximum fan-out node                          ; clk_i~input ;
; Maximum fan-out                               ; 211         ;
; Total fan-out                                 ; 2097        ;
; Average fan-out                               ; 4.10        ;
+-----------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |conveyor                                      ; 154 (114)         ; 163 (100)    ; 49152             ; 0            ; 0       ; 0         ; 0         ; 0         ; 73   ; 0            ; |conveyor                                                                                               ; work         ;
;    |simple_dual_port_ram_single_clock:storage| ; 40 (40)           ; 63 (63)      ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |conveyor|simple_dual_port_ram_single_clock:storage                                                     ; work         ;
;       |altsyncram:ram_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |conveyor|simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0                                ; work         ;
;          |altsyncram_30j1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 16384             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |conveyor|simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0|altsyncram_30j1:auto_generated ; work         ;
;    |true_dual_port_ram_single_clock:ram|       ; 0 (0)             ; 0 (0)        ; 32768             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |conveyor|true_dual_port_ram_single_clock:ram                                                           ; work         ;
;       |altsyncram:ram_rtl_0|                   ; 0 (0)             ; 0 (0)        ; 32768             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |conveyor|true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0                                      ; work         ;
;          |altsyncram_3g02:auto_generated|      ; 0 (0)             ; 0 (0)        ; 32768             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |conveyor|true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_3g02:auto_generated       ; work         ;
+------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0|altsyncram_30j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_3g02:auto_generated|ALTSYNCRAM       ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------------------+----------------------------------------+
; Register name                                       ; Reason for Removal                     ;
+-----------------------------------------------------+----------------------------------------+
; st0_in[16..31]                                      ; Stuck at GND due to stuck port data_in ;
; st1_in[16..31]                                      ; Stuck at GND due to stuck port data_in ;
; simple_dual_port_ram_single_clock:storage|q[16..31] ; Stuck at GND due to stuck port data_in ;
; erise_2                                             ; Merged with enable_sum_1               ;
; erise_1                                             ; Merged with enable_sum                 ;
; Total Number of Removed Registers = 50              ;                                        ;
+-----------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; st0_in[16]    ; Stuck at GND              ; st1_in[16]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[17]    ; Stuck at GND              ; st1_in[17]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[18]    ; Stuck at GND              ; st1_in[18]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[19]    ; Stuck at GND              ; st1_in[19]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[20]    ; Stuck at GND              ; st1_in[20]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[21]    ; Stuck at GND              ; st1_in[21]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[22]    ; Stuck at GND              ; st1_in[22]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[23]    ; Stuck at GND              ; st1_in[23]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[24]    ; Stuck at GND              ; st1_in[24]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[25]    ; Stuck at GND              ; st1_in[25]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[26]    ; Stuck at GND              ; st1_in[26]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[27]    ; Stuck at GND              ; st1_in[27]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[28]    ; Stuck at GND              ; st1_in[28]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[29]    ; Stuck at GND              ; st1_in[29]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[30]    ; Stuck at GND              ; st1_in[30]                             ;
;               ; due to stuck port data_in ;                                        ;
; st0_in[31]    ; Stuck at GND              ; st1_in[31]                             ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 163   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                          ;
+------------------------------------------------+-----------------------------------------------+------+
; Register Name                                  ; Megafunction                                  ; Type ;
+------------------------------------------------+-----------------------------------------------+------+
; true_dual_port_ram_single_clock:ram|q_b[0..31] ; true_dual_port_ram_single_clock:ram|ram_rtl_0 ; RAM  ;
; true_dual_port_ram_single_clock:ram|q_a[0..31] ; true_dual_port_ram_single_clock:ram|ram_rtl_0 ; RAM  ;
+------------------------------------------------+-----------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                           ;
+----------------------------------------------------------------+-----------------------------------------------------+
; Register Name                                                  ; RAM Name                                            ;
+----------------------------------------------------------------+-----------------------------------------------------+
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[0]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[1]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[2]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[3]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[4]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[5]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[6]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[7]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[8]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[9]  ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[10] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[11] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[12] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[13] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[14] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[15] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[16] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[17] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[18] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[19] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[20] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[21] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[22] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[23] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[24] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[25] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[26] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[27] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[28] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[29] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[30] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[31] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[32] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[33] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[34] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[35] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[36] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[37] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[38] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[39] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[40] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[41] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[42] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[43] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[44] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[45] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
; simple_dual_port_ram_single_clock:storage|ram_rtl_0_bypass[46] ; simple_dual_port_ram_single_clock:storage|ram_rtl_0 ;
+----------------------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; Yes        ; |conveyor|simple_dual_port_ram_single_clock:storage|q[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0|altsyncram_3g02:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0|altsyncram_30j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |conveyor ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; A_WIDTH        ; 10    ; Signed Integer                                  ;
; D_WIDTH        ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_dual_port_ram_single_clock:storage ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: true_dual_port_ram_single_clock:ram ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_3g02      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Arria II GX          ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_30j1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 2                                                              ;
; Entity Instance                           ; true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 32                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 16                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 16                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "true_dual_port_ram_single_clock:ram"                                                                                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; we_a     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; we_a[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "simple_dual_port_ram_single_clock:storage" ;
+--------------+-------+----------+-------------------------------------+
; Port         ; Type  ; Severity ; Details                             ;
+--------------+-------+----------+-------------------------------------+
; data[31..16] ; Input ; Info     ; Stuck at GND                        ;
+--------------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriaii_ff            ; 163                         ;
;     ENA               ; 32                          ;
;     SCLR              ; 16                          ;
;     SLD               ; 11                          ;
;     plain             ; 104                         ;
; boundary_port         ; 73                          ;
; stratixiv_lcell_comb  ; 154                         ;
;     arith             ; 64                          ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 32                          ;
;     normal            ; 90                          ;
;         2 data inputs ; 50                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 36                          ;
; stratixiv_ram_block   ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sun Nov 23 16:52:59 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off conveyor -c conveyor
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10090): Verilog HDL syntax warning at conveyor.sv(309): extra block comment delimiter characters /* within block comment
Info (12021): Found 4 design units, including 4 entities, in source file conveyor.sv
    Info (12023): Found entity 1: conveyor
    Info (12023): Found entity 2: simple_dual_port_ram_single_clock
    Info (12023): Found entity 3: true_dual_port_ram_single_clock
    Info (12023): Found entity 4: testbench
Info (12127): Elaborating entity "conveyor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at conveyor.sv(20): object "buff_storage" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at conveyor.sv(21): object "st2_in" assigned a value but never read
Warning (10858): Verilog HDL warning at conveyor.sv(23): object wr_r_en_1 used but never assigned
Warning (10036): Verilog HDL or VHDL warning at conveyor.sv(23): object "wr_r_en_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at conveyor.sv(23): object "enable_sum_3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at conveyor.sv(23): object "erise_3" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at conveyor.sv(34): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "simple_dual_port_ram_single_clock" for hierarchy "simple_dual_port_ram_single_clock:storage"
Info (12128): Elaborating entity "true_dual_port_ram_single_clock" for hierarchy "true_dual_port_ram_single_clock:ram"
Warning (276020): Inferred RAM node "simple_dual_port_ram_single_clock:storage|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "true_dual_port_ram_single_clock:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "simple_dual_port_ram_single_clock:storage|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "true_dual_port_ram_single_clock:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3g02.tdf
    Info (12023): Found entity 1: altsyncram_3g02
Info (12130): Elaborated megafunction instantiation "simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "simple_dual_port_ram_single_clock:storage|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_30j1.tdf
    Info (12023): Found entity 1: altsyncram_30j1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/altera/conveyor/conveyor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst_i"
Info (21057): Implemented 388 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 267 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 646 megabytes
    Info: Processing ended: Sun Nov 23 16:53:07 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/altera/conveyor/conveyor.map.smsg.


