/*
 * Generated by Bluespec Compiler (build 14ff62d)
 * 
 * On Wed Jun 28 14:06:51 CST 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbPipelineFunctional.h"
#include "imported_BDPI_functions.h"


/* String declarations */
static std::string const __str_literal_5("\tCleared fifo", 13u);
static std::string const __str_literal_3("\tDequeued %0d", 13u);
static std::string const __str_literal_13("\tERROR: Reached maximum cycle count!", 36u);
static std::string const __str_literal_4("\tERROR: should have dequeued %0d", 32u);
static std::string const __str_literal_9("\tERROR: test fifo is empty but reference fifo is not.",
					 53u);
static std::string const __str_literal_7("\tERROR: test fifo is full but reference fifo is not.",
					 52u);
static std::string const __str_literal_8("\tERROR: test fifo is not empty but reference fifo is.",
					 53u);
static std::string const __str_literal_6("\tERROR: test fifo is not full but reference fifo is.",
					 52u);
static std::string const __str_literal_2("\tEnqueued %0d", 13u);
static std::string const __str_literal_10("\tError: fifo.first = %0d but ref_fifo.first = %0d.",
					  50u);
static std::string const __str_literal_11("\tFinished Test", 14u);
static std::string const __str_literal_12("\tOutput count = %0d", 19u);
static std::string const __str_literal_1("= cycle %0d ====================", 32u);


/* Constructor */
MOD_mkTbPipelineFunctional::MOD_mkTbPipelineFunctional(tSimStateHdl simHdl,
						       char const *name,
						       Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_fifo_deqPtr_ehrReg(simHdl, "fifo_deqPtr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_deqPtr_ignored_wires_0(simHdl, "fifo_deqPtr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_deqPtr_ignored_wires_1(simHdl, "fifo_deqPtr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_deqPtr_ignored_wires_2(simHdl, "fifo_deqPtr_ignored_wires_2", this, 2u, (tUInt8)0u),
    INST_fifo_deqPtr_virtual_reg_0(simHdl, "fifo_deqPtr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_deqPtr_virtual_reg_1(simHdl, "fifo_deqPtr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_deqPtr_virtual_reg_2(simHdl, "fifo_deqPtr_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_fifo_deqPtr_wires_0(simHdl, "fifo_deqPtr_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_deqPtr_wires_1(simHdl, "fifo_deqPtr_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_deqPtr_wires_2(simHdl, "fifo_deqPtr_wires_2", this, 2u, (tUInt8)0u),
    INST_fifo_enqPtr_ehrReg(simHdl, "fifo_enqPtr_ehrReg", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_enqPtr_ignored_wires_0(simHdl, "fifo_enqPtr_ignored_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_enqPtr_ignored_wires_1(simHdl, "fifo_enqPtr_ignored_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_enqPtr_ignored_wires_2(simHdl, "fifo_enqPtr_ignored_wires_2", this, 2u, (tUInt8)0u),
    INST_fifo_enqPtr_virtual_reg_0(simHdl, "fifo_enqPtr_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_enqPtr_virtual_reg_1(simHdl, "fifo_enqPtr_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_enqPtr_virtual_reg_2(simHdl, "fifo_enqPtr_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_fifo_enqPtr_wires_0(simHdl, "fifo_enqPtr_wires_0", this, 2u, (tUInt8)0u),
    INST_fifo_enqPtr_wires_1(simHdl, "fifo_enqPtr_wires_1", this, 2u, (tUInt8)0u),
    INST_fifo_enqPtr_wires_2(simHdl, "fifo_enqPtr_wires_2", this, 2u, (tUInt8)0u),
    INST_fifo_nEmpty_ehrReg(simHdl, "fifo_nEmpty_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_nEmpty_ignored_wires_0(simHdl, "fifo_nEmpty_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_ignored_wires_1(simHdl, "fifo_nEmpty_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_ignored_wires_2(simHdl, "fifo_nEmpty_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_virtual_reg_0(simHdl, "fifo_nEmpty_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_virtual_reg_1(simHdl, "fifo_nEmpty_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_virtual_reg_2(simHdl, "fifo_nEmpty_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_wires_0(simHdl, "fifo_nEmpty_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_wires_1(simHdl, "fifo_nEmpty_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_nEmpty_wires_2(simHdl, "fifo_nEmpty_wires_2", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_ehrReg(simHdl, "fifo_nFull_ehrReg", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_fifo_nFull_ignored_wires_0(simHdl, "fifo_nFull_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_ignored_wires_1(simHdl, "fifo_nFull_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_ignored_wires_2(simHdl, "fifo_nFull_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_virtual_reg_0(simHdl, "fifo_nFull_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_virtual_reg_1(simHdl, "fifo_nFull_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_virtual_reg_2(simHdl, "fifo_nFull_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_wires_0(simHdl, "fifo_nFull_wires_0", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_wires_1(simHdl, "fifo_nFull_wires_1", this, 1u, (tUInt8)0u),
    INST_fifo_nFull_wires_2(simHdl, "fifo_nFull_wires_2", this, 1u, (tUInt8)0u),
    INST_fifo_regs_0(simHdl, "fifo_regs_0", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_fifo_regs_1(simHdl, "fifo_regs_1", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_fifo_regs_2(simHdl, "fifo_regs_2", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_m_cycle(simHdl, "m_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_m_input_count(simHdl, "m_input_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_output_count(simHdl, "m_output_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_randomA_ignore(simHdl, "m_randomA_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomA_initialized(simHdl, "m_randomA_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomA_zaz(simHdl, "m_randomA_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomB_ignore(simHdl, "m_randomB_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomB_initialized(simHdl, "m_randomB_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomB_zaz(simHdl, "m_randomB_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomC_ignore(simHdl, "m_randomC_ignore", this, 4u, (tUInt8)0u),
    INST_m_randomC_initialized(simHdl, "m_randomC_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomC_zaz(simHdl, "m_randomC_zaz", this, 4u, (tUInt8)0u),
    INST_m_randomData_ignore(simHdl, "m_randomData_ignore", this, 8u, (tUInt8)0u),
    INST_m_randomData_initialized(simHdl, "m_randomData_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomData_zaz(simHdl, "m_randomData_zaz", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_elem_count_ehrReg(simHdl,
				      "m_ref_fifo_elem_count_ehrReg",
				      this,
				      2u,
				      (tUInt8)0u,
				      (tUInt8)0u),
    INST_m_ref_fifo_elem_count_ignored_wires_0(simHdl,
					       "m_ref_fifo_elem_count_ignored_wires_0",
					       this,
					       2u,
					       (tUInt8)0u),
    INST_m_ref_fifo_elem_count_ignored_wires_1(simHdl,
					       "m_ref_fifo_elem_count_ignored_wires_1",
					       this,
					       2u,
					       (tUInt8)0u),
    INST_m_ref_fifo_elem_count_ignored_wires_2(simHdl,
					       "m_ref_fifo_elem_count_ignored_wires_2",
					       this,
					       2u,
					       (tUInt8)0u),
    INST_m_ref_fifo_elem_count_virtual_reg_0(simHdl,
					     "m_ref_fifo_elem_count_virtual_reg_0",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_m_ref_fifo_elem_count_virtual_reg_1(simHdl,
					     "m_ref_fifo_elem_count_virtual_reg_1",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_m_ref_fifo_elem_count_virtual_reg_2(simHdl,
					     "m_ref_fifo_elem_count_virtual_reg_2",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_m_ref_fifo_elem_count_wires_0(simHdl, "m_ref_fifo_elem_count_wires_0", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_elem_count_wires_1(simHdl, "m_ref_fifo_elem_count_wires_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_elem_count_wires_2(simHdl, "m_ref_fifo_elem_count_wires_2", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg(simHdl,
					      "m_ref_fifo_fake_pipeline_fifo_ehrReg",
					      this,
					      9u,
					      170u,
					      (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1(simHdl,
						"m_ref_fifo_fake_pipeline_fifo_ehrReg_1",
						this,
						2u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2(simHdl,
						"m_ref_fifo_fake_pipeline_fifo_ehrReg_2",
						this,
						8u,
						(tUInt8)170u,
						(tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3(simHdl,
						"m_ref_fifo_fake_pipeline_fifo_ehrReg_3",
						this,
						1u,
						(tUInt8)1u,
						(tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4(simHdl,
						"m_ref_fifo_fake_pipeline_fifo_ehrReg_4",
						this,
						1u,
						(tUInt8)0u,
						(tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0",
						       this,
						       9u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1",
							 this,
							 2u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2",
							 this,
							 8u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3",
							 this,
							 1u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4",
							 this,
							 1u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1",
						       this,
						       9u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1",
							 this,
							 2u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2",
							 this,
							 8u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3",
							 this,
							 1u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4",
							 this,
							 1u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_ignored_wires_2",
						       this,
						       9u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1(simHdl,
							 "m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1",
							 this,
							 2u,
							 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo(simHdl,
						      "m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo",
						      this,
						      8u,
						      4u,
						      1u,
						      0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0(simHdl,
						     "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0",
						     this,
						     1u,
						     (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1(simHdl,
						     "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1",
						     this,
						     1u,
						     (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2(simHdl,
						     "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2",
						     this,
						     1u,
						     (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1(simHdl,
						       "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1",
						       this,
						       1u,
						       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0(simHdl,
					       "m_ref_fifo_fake_pipeline_fifo_wires_0",
					       this,
					       9u,
					       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_0_1",
						 this,
						 2u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_0_2",
						 this,
						 8u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_0_3",
						 this,
						 1u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_0_4",
						 this,
						 1u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1(simHdl,
					       "m_ref_fifo_fake_pipeline_fifo_wires_1",
					       this,
					       9u,
					       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_1_1",
						 this,
						 2u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_1_2",
						 this,
						 8u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_1_3",
						 this,
						 1u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_1_4",
						 this,
						 1u,
						 (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_2(simHdl,
					       "m_ref_fifo_fake_pipeline_fifo_wires_2",
					       this,
					       9u,
					       (tUInt8)0u),
    INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1(simHdl,
						 "m_ref_fifo_fake_pipeline_fifo_wires_2_1",
						 this,
						 2u,
						 (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h15013(2863311530u),
    DEF_v__h14623(2863311530u),
    DEF_v__h14236(2863311530u),
    DEF_v__h13847(2863311530u)
{
  symbol_count = 216u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbPipelineFunctional::init_symbols_0()
{
  init_symbol(&symbols[0u],
	      "CAN_FIRE_RL_fifo_deqPtr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize,
	      1u);
  init_symbol(&symbols[1u],
	      "CAN_FIRE_RL_fifo_enqPtr_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize,
	      1u);
  init_symbol(&symbols[2u],
	      "CAN_FIRE_RL_fifo_nEmpty_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize,
	      1u);
  init_symbol(&symbols[3u],
	      "CAN_FIRE_RL_fifo_nFull_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_fifo_nFull_canonicalize,
	      1u);
  init_symbol(&symbols[4u],
	      "CAN_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[5u],
	      "CAN_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[6u],
	      "CAN_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[7u],
	      "CAN_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[8u], "CAN_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[9u], "CAN_FIRE_RL_m_cycle_print", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_print, 1u);
  init_symbol(&symbols[10u],
	      "CAN_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[11u], "CAN_FIRE_RL_m_init", SYM_DEF, &DEF_CAN_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[12u],
	      "CAN_FIRE_RL_m_maybe_clear",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_maybe_clear,
	      1u);
  init_symbol(&symbols[13u],
	      "CAN_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[14u],
	      "CAN_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[15u],
	      "CAN_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[16u],
	      "CAN_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[17u],
	      "CAN_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[18u],
	      "CAN_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[19u],
	      "CAN_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[20u],
	      "CAN_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[21u],
	      "CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize,
	      1u);
  init_symbol(&symbols[22u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[23u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[24u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[25u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[26u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[27u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[28u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[29u],
	      "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[30u], "CAN_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_CAN_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[31u], "def__h21130", SYM_DEF, &DEF_def__h21130, 2u);
  init_symbol(&symbols[32u], "fifo_deqPtr_ehrReg", SYM_MODULE, &INST_fifo_deqPtr_ehrReg);
  init_symbol(&symbols[33u],
	      "fifo_deqPtr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_ignored_wires_0);
  init_symbol(&symbols[34u],
	      "fifo_deqPtr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_ignored_wires_1);
  init_symbol(&symbols[35u],
	      "fifo_deqPtr_ignored_wires_2",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_ignored_wires_2);
  init_symbol(&symbols[36u],
	      "fifo_deqPtr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_virtual_reg_0);
  init_symbol(&symbols[37u],
	      "fifo_deqPtr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_virtual_reg_1);
  init_symbol(&symbols[38u],
	      "fifo_deqPtr_virtual_reg_2",
	      SYM_MODULE,
	      &INST_fifo_deqPtr_virtual_reg_2);
  init_symbol(&symbols[39u], "fifo_deqPtr_wires_0", SYM_MODULE, &INST_fifo_deqPtr_wires_0);
  init_symbol(&symbols[40u], "fifo_deqPtr_wires_1", SYM_MODULE, &INST_fifo_deqPtr_wires_1);
  init_symbol(&symbols[41u], "fifo_deqPtr_wires_2", SYM_MODULE, &INST_fifo_deqPtr_wires_2);
  init_symbol(&symbols[42u], "fifo_enqPtr_ehrReg", SYM_MODULE, &INST_fifo_enqPtr_ehrReg);
  init_symbol(&symbols[43u],
	      "fifo_enqPtr_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_ignored_wires_0);
  init_symbol(&symbols[44u],
	      "fifo_enqPtr_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_ignored_wires_1);
  init_symbol(&symbols[45u],
	      "fifo_enqPtr_ignored_wires_2",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_ignored_wires_2);
  init_symbol(&symbols[46u],
	      "fifo_enqPtr_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_virtual_reg_0);
  init_symbol(&symbols[47u],
	      "fifo_enqPtr_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_virtual_reg_1);
  init_symbol(&symbols[48u],
	      "fifo_enqPtr_virtual_reg_2",
	      SYM_MODULE,
	      &INST_fifo_enqPtr_virtual_reg_2);
  init_symbol(&symbols[49u], "fifo_enqPtr_wires_0", SYM_MODULE, &INST_fifo_enqPtr_wires_0);
  init_symbol(&symbols[50u], "fifo_enqPtr_wires_1", SYM_MODULE, &INST_fifo_enqPtr_wires_1);
  init_symbol(&symbols[51u], "fifo_enqPtr_wires_2", SYM_MODULE, &INST_fifo_enqPtr_wires_2);
  init_symbol(&symbols[52u], "fifo_nEmpty_ehrReg", SYM_MODULE, &INST_fifo_nEmpty_ehrReg);
  init_symbol(&symbols[53u],
	      "fifo_nEmpty_ehrReg__h3517",
	      SYM_DEF,
	      &DEF_fifo_nEmpty_ehrReg__h3517,
	      1u);
  init_symbol(&symbols[54u],
	      "fifo_nEmpty_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_ignored_wires_0);
  init_symbol(&symbols[55u],
	      "fifo_nEmpty_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_ignored_wires_1);
  init_symbol(&symbols[56u],
	      "fifo_nEmpty_ignored_wires_2",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_ignored_wires_2);
  init_symbol(&symbols[57u],
	      "fifo_nEmpty_virtual_reg_0",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_virtual_reg_0);
  init_symbol(&symbols[58u],
	      "fifo_nEmpty_virtual_reg_1",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_virtual_reg_1);
  init_symbol(&symbols[59u],
	      "fifo_nEmpty_virtual_reg_2",
	      SYM_MODULE,
	      &INST_fifo_nEmpty_virtual_reg_2);
  init_symbol(&symbols[60u], "fifo_nEmpty_wires_0", SYM_MODULE, &INST_fifo_nEmpty_wires_0);
  init_symbol(&symbols[61u], "fifo_nEmpty_wires_1", SYM_MODULE, &INST_fifo_nEmpty_wires_1);
  init_symbol(&symbols[62u], "fifo_nEmpty_wires_2", SYM_MODULE, &INST_fifo_nEmpty_wires_2);
  init_symbol(&symbols[63u], "fifo_nFull_ehrReg", SYM_MODULE, &INST_fifo_nFull_ehrReg);
  init_symbol(&symbols[64u], "fifo_nFull_ehrReg__h4640", SYM_DEF, &DEF_fifo_nFull_ehrReg__h4640, 1u);
  init_symbol(&symbols[65u],
	      "fifo_nFull_ignored_wires_0",
	      SYM_MODULE,
	      &INST_fifo_nFull_ignored_wires_0);
  init_symbol(&symbols[66u],
	      "fifo_nFull_ignored_wires_1",
	      SYM_MODULE,
	      &INST_fifo_nFull_ignored_wires_1);
  init_symbol(&symbols[67u],
	      "fifo_nFull_ignored_wires_2",
	      SYM_MODULE,
	      &INST_fifo_nFull_ignored_wires_2);
  init_symbol(&symbols[68u], "fifo_nFull_virtual_reg_0", SYM_MODULE, &INST_fifo_nFull_virtual_reg_0);
  init_symbol(&symbols[69u], "fifo_nFull_virtual_reg_1", SYM_MODULE, &INST_fifo_nFull_virtual_reg_1);
  init_symbol(&symbols[70u], "fifo_nFull_virtual_reg_2", SYM_MODULE, &INST_fifo_nFull_virtual_reg_2);
  init_symbol(&symbols[71u], "fifo_nFull_wires_0", SYM_MODULE, &INST_fifo_nFull_wires_0);
  init_symbol(&symbols[72u], "fifo_nFull_wires_1", SYM_MODULE, &INST_fifo_nFull_wires_1);
  init_symbol(&symbols[73u], "fifo_nFull_wires_2", SYM_MODULE, &INST_fifo_nFull_wires_2);
  init_symbol(&symbols[74u], "fifo_regs_0", SYM_MODULE, &INST_fifo_regs_0);
  init_symbol(&symbols[75u], "fifo_regs_1", SYM_MODULE, &INST_fifo_regs_1);
  init_symbol(&symbols[76u], "fifo_regs_2", SYM_MODULE, &INST_fifo_regs_2);
  init_symbol(&symbols[77u], "m_cycle", SYM_MODULE, &INST_m_cycle);
  init_symbol(&symbols[78u], "m_input_count", SYM_MODULE, &INST_m_input_count);
  init_symbol(&symbols[79u], "m_output_count", SYM_MODULE, &INST_m_output_count);
  init_symbol(&symbols[80u], "m_randomA_ignore", SYM_MODULE, &INST_m_randomA_ignore);
  init_symbol(&symbols[81u], "m_randomA_initialized", SYM_MODULE, &INST_m_randomA_initialized);
  init_symbol(&symbols[82u], "m_randomA_zaz", SYM_MODULE, &INST_m_randomA_zaz);
  init_symbol(&symbols[83u], "m_randomB_ignore", SYM_MODULE, &INST_m_randomB_ignore);
  init_symbol(&symbols[84u], "m_randomB_initialized", SYM_MODULE, &INST_m_randomB_initialized);
  init_symbol(&symbols[85u], "m_randomB_zaz", SYM_MODULE, &INST_m_randomB_zaz);
  init_symbol(&symbols[86u], "m_randomC_ignore", SYM_MODULE, &INST_m_randomC_ignore);
  init_symbol(&symbols[87u], "m_randomC_initialized", SYM_MODULE, &INST_m_randomC_initialized);
  init_symbol(&symbols[88u], "m_randomC_zaz", SYM_MODULE, &INST_m_randomC_zaz);
  init_symbol(&symbols[89u], "m_randomData_ignore", SYM_MODULE, &INST_m_randomData_ignore);
  init_symbol(&symbols[90u], "m_randomData_initialized", SYM_MODULE, &INST_m_randomData_initialized);
  init_symbol(&symbols[91u], "m_randomData_zaz", SYM_MODULE, &INST_m_randomData_zaz);
  init_symbol(&symbols[92u],
	      "m_ref_fifo_elem_count_ehrReg",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_ehrReg);
  init_symbol(&symbols[93u],
	      "m_ref_fifo_elem_count_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_ignored_wires_0);
  init_symbol(&symbols[94u],
	      "m_ref_fifo_elem_count_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_ignored_wires_1);
  init_symbol(&symbols[95u],
	      "m_ref_fifo_elem_count_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_ignored_wires_2);
  init_symbol(&symbols[96u],
	      "m_ref_fifo_elem_count_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_virtual_reg_0);
  init_symbol(&symbols[97u],
	      "m_ref_fifo_elem_count_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_virtual_reg_1);
  init_symbol(&symbols[98u],
	      "m_ref_fifo_elem_count_virtual_reg_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_virtual_reg_2);
  init_symbol(&symbols[99u],
	      "m_ref_fifo_elem_count_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_wires_0);
  init_symbol(&symbols[100u],
	      "m_ref_fifo_elem_count_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_wires_1);
  init_symbol(&symbols[101u],
	      "m_ref_fifo_elem_count_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_elem_count_wires_2);
  init_symbol(&symbols[102u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg);
  init_symbol(&symbols[103u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1);
  init_symbol(&symbols[104u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2);
  init_symbol(&symbols[105u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3);
  init_symbol(&symbols[106u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965",
	      SYM_DEF,
	      &DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965,
	      1u);
  init_symbol(&symbols[107u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4);
  init_symbol(&symbols[108u],
	      "m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801",
	      SYM_DEF,
	      &DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801,
	      1u);
  init_symbol(&symbols[109u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0);
  init_symbol(&symbols[110u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1);
  init_symbol(&symbols[111u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2);
  init_symbol(&symbols[112u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3);
  init_symbol(&symbols[113u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4);
  init_symbol(&symbols[114u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1);
  init_symbol(&symbols[115u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1);
  init_symbol(&symbols[116u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2);
  init_symbol(&symbols[117u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3);
  init_symbol(&symbols[118u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4);
  init_symbol(&symbols[119u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2);
  init_symbol(&symbols[120u],
	      "m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1);
  init_symbol(&symbols[121u],
	      "m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo);
  init_symbol(&symbols[122u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0);
  init_symbol(&symbols[123u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1);
  init_symbol(&symbols[124u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2);
  init_symbol(&symbols[125u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3);
  init_symbol(&symbols[126u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4);
  init_symbol(&symbols[127u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1);
  init_symbol(&symbols[128u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1);
  init_symbol(&symbols[129u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2);
  init_symbol(&symbols[130u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3);
  init_symbol(&symbols[131u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4);
  init_symbol(&symbols[132u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2);
  init_symbol(&symbols[133u],
	      "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1);
  init_symbol(&symbols[134u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0);
  init_symbol(&symbols[135u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1);
  init_symbol(&symbols[136u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2);
  init_symbol(&symbols[137u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3);
  init_symbol(&symbols[138u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4);
  init_symbol(&symbols[139u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1);
  init_symbol(&symbols[140u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1);
  init_symbol(&symbols[141u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2);
  init_symbol(&symbols[142u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3);
  init_symbol(&symbols[143u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4);
  init_symbol(&symbols[144u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_2);
  init_symbol(&symbols[145u],
	      "m_ref_fifo_fake_pipeline_fifo_wires_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1);
  init_symbol(&symbols[146u], "n__read__h17833", SYM_DEF, &DEF_n__read__h17833, 2u);
  init_symbol(&symbols[147u], "n__read__h19532", SYM_DEF, &DEF_n__read__h19532, 2u);
  init_symbol(&symbols[148u], "RL_fifo_deqPtr_canonicalize", SYM_RULE);
  init_symbol(&symbols[149u], "RL_fifo_enqPtr_canonicalize", SYM_RULE);
  init_symbol(&symbols[150u], "RL_fifo_nEmpty_canonicalize", SYM_RULE);
  init_symbol(&symbols[151u], "RL_fifo_nFull_canonicalize", SYM_RULE);
  init_symbol(&symbols[152u], "RL_m_check_fifos_first", SYM_RULE);
  init_symbol(&symbols[153u], "RL_m_check_fifos_not_empty", SYM_RULE);
  init_symbol(&symbols[154u], "RL_m_check_fifos_not_full", SYM_RULE);
  init_symbol(&symbols[155u], "RL_m_check_outputs", SYM_RULE);
  init_symbol(&symbols[156u], "RL_m_cycle_inc", SYM_RULE);
  init_symbol(&symbols[157u], "RL_m_cycle_print", SYM_RULE);
  init_symbol(&symbols[158u], "RL_m_feed_inputs", SYM_RULE);
  init_symbol(&symbols[159u], "RL_m_init", SYM_RULE);
  init_symbol(&symbols[160u], "RL_m_maybe_clear", SYM_RULE);
  init_symbol(&symbols[161u], "RL_m_randomA_every", SYM_RULE);
  init_symbol(&symbols[162u], "RL_m_randomA_every_1", SYM_RULE);
  init_symbol(&symbols[163u], "RL_m_randomB_every", SYM_RULE);
  init_symbol(&symbols[164u], "RL_m_randomB_every_1", SYM_RULE);
  init_symbol(&symbols[165u], "RL_m_randomC_every", SYM_RULE);
  init_symbol(&symbols[166u], "RL_m_randomC_every_1", SYM_RULE);
  init_symbol(&symbols[167u], "RL_m_randomData_every", SYM_RULE);
  init_symbol(&symbols[168u], "RL_m_randomData_every_1", SYM_RULE);
  init_symbol(&symbols[169u], "RL_m_ref_fifo_elem_count_canonicalize", SYM_RULE);
  init_symbol(&symbols[170u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[171u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1", SYM_RULE);
  init_symbol(&symbols[172u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2", SYM_RULE);
  init_symbol(&symbols[173u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3", SYM_RULE);
  init_symbol(&symbols[174u], "RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4", SYM_RULE);
  init_symbol(&symbols[175u], "RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize", SYM_RULE);
  init_symbol(&symbols[176u], "RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one", SYM_RULE);
  init_symbol(&symbols[177u], "RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two", SYM_RULE);
  init_symbol(&symbols[178u], "RL_m_stop_tb", SYM_RULE);
  init_symbol(&symbols[179u], "v__h13927", SYM_DEF, &DEF_v__h13927, 2u);
  init_symbol(&symbols[180u], "v__h14316", SYM_DEF, &DEF_v__h14316, 2u);
  init_symbol(&symbols[181u],
	      "WILL_FIRE_RL_fifo_deqPtr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize,
	      1u);
  init_symbol(&symbols[182u],
	      "WILL_FIRE_RL_fifo_enqPtr_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize,
	      1u);
  init_symbol(&symbols[183u],
	      "WILL_FIRE_RL_fifo_nEmpty_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize,
	      1u);
  init_symbol(&symbols[184u],
	      "WILL_FIRE_RL_fifo_nFull_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_fifo_nFull_canonicalize,
	      1u);
  init_symbol(&symbols[185u],
	      "WILL_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[186u],
	      "WILL_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[187u],
	      "WILL_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[188u],
	      "WILL_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[189u], "WILL_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[190u],
	      "WILL_FIRE_RL_m_cycle_print",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_cycle_print,
	      1u);
  init_symbol(&symbols[191u],
	      "WILL_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[192u], "WILL_FIRE_RL_m_init", SYM_DEF, &DEF_WILL_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[193u],
	      "WILL_FIRE_RL_m_maybe_clear",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_maybe_clear,
	      1u);
  init_symbol(&symbols[194u],
	      "WILL_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[195u],
	      "WILL_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[196u],
	      "WILL_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[197u],
	      "WILL_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[198u],
	      "WILL_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[199u],
	      "WILL_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[200u],
	      "WILL_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[201u],
	      "WILL_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[202u],
	      "WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize,
	      1u);
  init_symbol(&symbols[203u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[204u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[205u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[206u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[207u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[208u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[209u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[210u],
	      "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[211u], "WILL_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_WILL_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[212u], "x__h21469", SYM_DEF, &DEF_x__h21469, 32u);
  init_symbol(&symbols[213u], "x__h21617", SYM_DEF, &DEF_x__h21617, 32u);
  init_symbol(&symbols[214u], "x_wget__h13790", SYM_DEF, &DEF_x_wget__h13790, 2u);
  init_symbol(&symbols[215u], "x_wget__h14179", SYM_DEF, &DEF_x_wget__h14179, 2u);
}


/* Rule actions */

void MOD_mkTbPipelineFunctional::RL_fifo_enqPtr_canonicalize()
{
  tUInt8 DEF_x__h1127;
  DEF_def__h20382 = INST_fifo_enqPtr_ehrReg.METH_read();
  DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8 = INST_fifo_enqPtr_wires_0.METH_whas() ? INST_fifo_enqPtr_wires_0.METH_wget() : DEF_def__h20382;
  DEF_x__h20335 = INST_fifo_enqPtr_wires_1.METH_whas() ? INST_fifo_enqPtr_wires_1.METH_wget() : DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8;
  DEF_x__h1127 = INST_fifo_enqPtr_wires_2.METH_whas() ? INST_fifo_enqPtr_wires_2.METH_wget() : DEF_x__h20335;
  INST_fifo_enqPtr_ehrReg.METH_write(DEF_x__h1127);
}

void MOD_mkTbPipelineFunctional::RL_fifo_deqPtr_canonicalize()
{
  tUInt8 DEF_x__h2228;
  DEF_def__h20559 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18 = INST_fifo_deqPtr_wires_0.METH_whas() ? INST_fifo_deqPtr_wires_0.METH_wget() : DEF_def__h20559;
  DEF_x__h20512 = INST_fifo_deqPtr_wires_1.METH_whas() ? INST_fifo_deqPtr_wires_1.METH_wget() : DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18;
  DEF_x__h2228 = INST_fifo_deqPtr_wires_2.METH_whas() ? INST_fifo_deqPtr_wires_2.METH_wget() : DEF_x__h20512;
  INST_fifo_deqPtr_ehrReg.METH_write(DEF_x__h2228);
}

void MOD_mkTbPipelineFunctional::RL_fifo_nEmpty_canonicalize()
{
  tUInt8 DEF_IF_fifo_nEmpty_wires_2_whas__1_THEN_fifo_nEmpt_ETC___d30;
  DEF_fifo_nEmpty_ehrReg__h3517 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28 = INST_fifo_nEmpty_wires_0.METH_whas() ? INST_fifo_nEmpty_wires_0.METH_wget() : DEF_fifo_nEmpty_ehrReg__h3517;
  DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29 = INST_fifo_nEmpty_wires_1.METH_whas() ? INST_fifo_nEmpty_wires_1.METH_wget() : DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28;
  DEF_IF_fifo_nEmpty_wires_2_whas__1_THEN_fifo_nEmpt_ETC___d30 = INST_fifo_nEmpty_wires_2.METH_whas() ? INST_fifo_nEmpty_wires_2.METH_wget() : DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29;
  INST_fifo_nEmpty_ehrReg.METH_write(DEF_IF_fifo_nEmpty_wires_2_whas__1_THEN_fifo_nEmpt_ETC___d30);
}

void MOD_mkTbPipelineFunctional::RL_fifo_nFull_canonicalize()
{
  tUInt8 DEF_IF_fifo_nFull_wires_2_whas__1_THEN_fifo_nFull__ETC___d40;
  DEF_fifo_nFull_wires_0_whas____d35 = INST_fifo_nFull_wires_0.METH_whas();
  DEF_fifo_nFull_wires_0_wget____d36 = INST_fifo_nFull_wires_0.METH_wget();
  DEF_fifo_nFull_ehrReg__h4640 = INST_fifo_nFull_ehrReg.METH_read();
  DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38 = DEF_fifo_nFull_wires_0_whas____d35 ? DEF_fifo_nFull_wires_0_wget____d36 : DEF_fifo_nFull_ehrReg__h4640;
  DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39 = INST_fifo_nFull_wires_1.METH_whas() ? INST_fifo_nFull_wires_1.METH_wget() : DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38;
  DEF_IF_fifo_nFull_wires_2_whas__1_THEN_fifo_nFull__ETC___d40 = INST_fifo_nFull_wires_2.METH_whas() ? INST_fifo_nFull_wires_2.METH_wget() : DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39;
  INST_fifo_nFull_ehrReg.METH_write(DEF_IF_fifo_nFull_wires_2_whas__1_THEN_fifo_nFull__ETC___d40);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize()
{
  tUInt32 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas__ETC___d70;
  tUInt8 DEF_x__h6049;
  tUInt8 DEF_x__h6050;
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_whas____d44;
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas____d41;
  tUInt32 DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_wget____d45;
  tUInt32 DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_wget____d42;
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_wget____d42 = INST_m_ref_fifo_fake_pipeline_fifo_wires_2.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_wget____d45 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas____d41 = INST_m_ref_fifo_fake_pipeline_fifo_wires_2.METH_whas();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_whas____d44 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1.METH_whas();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_whas();
  DEF_x__h6047 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50);
  DEF_x__h6048 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48);
  DEF_x__h6050 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_wget____d42);
  DEF_x__h6049 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_wget____d45);
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50 >> 8u);
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48 >> 8u);
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47 ? DEF_x__h6048 : DEF_x__h6047;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas__ETC___d70 = 511u & ((((tUInt32)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas____d41 ? (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_wget____d42 >> 8u) : (DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_whas____d44 ? (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_wget____d45 >> 8u) : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52))) << 8u) | (tUInt32)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas____d41 ? DEF_x__h6050 : (DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_whas____d44 ? DEF_x__h6049 : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66)));
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.METH_write(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_whas__ETC___d70);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1()
{
  tUInt8 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wha_ETC___d100;
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_1_whas____d74;
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_whas____d71;
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_1_wget____d75;
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wget____d72;
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wget____d72 = INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_1_wget____d75 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_whas____d71 = INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.METH_whas();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_whas();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_1_whas____d74 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.METH_whas();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80 >> 1u);
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95 = (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80);
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78 >> 1u);
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78) : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wha_ETC___d100 = (tUInt8)3u & (((DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_whas____d71 ? (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wget____d72 >> 1u) : (DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_1_whas____d74 ? (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_1_wget____d75 >> 1u) : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82)) << 1u) | (DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_whas____d71 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wget____d72) : (DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_1_whas____d74 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_fake_pipeline_fifo_wires_1_1_wget____d75) : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96)));
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.METH_write(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_2_1_wha_ETC___d100);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2()
{
  tUInt8 DEF_x__h8009;
  DEF_def__h20062 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_read();
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_wget() : DEF_def__h20062;
  DEF_x__h8009 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.METH_wget() : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106;
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_write(DEF_x__h8009);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3()
{
  tUInt8 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_3_wha_ETC___d114;
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_3_wha_ETC___d114 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.METH_wget() : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113;
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.METH_write(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_3_wha_ETC___d114);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4()
{
  tUInt8 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_4_wha_ETC___d121;
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_4_wha_ETC___d121 = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.METH_wget() : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120;
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.METH_write(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_1_4_wha_ETC___d121);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one()
{
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d122;
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d123;
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d123 = INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_notEmpty();
  DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d122 = INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_notFull();
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d122);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3.METH_write((tUInt8)0u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo_n_ETC___d123);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4.METH_write((tUInt8)0u);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two()
{
  tUInt8 DEF_x__h10676;
  DEF_def__h20062 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_read();
  DEF_x__h10676 = INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_first();
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_wset(DEF_x__h10676);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2.METH_wset(DEF_def__h20062);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2.METH_write((tUInt8)0u);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize()
{
  tUInt8 DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d141;
  tUInt8 DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d146;
  tUInt8 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d152;
  tUInt8 DEF__0_CONCAT_DONTCARE___d150;
  tUInt32 DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d149;
  tUInt32 DEF__0_CONCAT_DONTCARE___d147;
  tUInt8 DEF_x__h11298;
  DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_whas();
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_whas();
  DEF_x__h6048 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48);
  DEF_x__h6047 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50);
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50 >> 8u);
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48 >> 8u);
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80 >> 1u);
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95 = (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80);
  DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78 >> 1u);
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47 ? DEF_x__h6048 : DEF_x__h6047;
  DEF_x__h11298 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78) : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47 ? DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49 : DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51;
  DEF__0_CONCAT_DONTCARE___d147 = 170u;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d149 = 511u & ((((tUInt32)(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52)) << 8u) | (tUInt32)(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66));
  DEF__0_CONCAT_DONTCARE___d150 = (tUInt8)0u;
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d152 = (tUInt8)3u & ((DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82 << 1u) | DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96);
  DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d146 = !DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132 && (!DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133 && DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82);
  DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d141 = !DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126 && (!DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127 && DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52);
  if (DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d141)
    INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_enq(DEF_x__h11298);
  if (DEF_NOT_m_ref_fifo_fake_pipeline_fifo_virtual_reg__ETC___d146)
    INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_deq();
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d147);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1.METH_wset(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d149);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.METH_wset(DEF__0_CONCAT_DONTCARE___d150);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1.METH_wset(DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d152);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.METH_write((tUInt8)0u);
}

void MOD_mkTbPipelineFunctional::RL_m_ref_fifo_elem_count_canonicalize()
{
  tUInt8 DEF_x__h13235;
  DEF_def__h21130 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160 = INST_m_ref_fifo_elem_count_wires_0.METH_whas() ? INST_m_ref_fifo_elem_count_wires_0.METH_wget() : DEF_def__h21130;
  DEF_x__h21083 = INST_m_ref_fifo_elem_count_wires_1.METH_whas() ? INST_m_ref_fifo_elem_count_wires_1.METH_wget() : DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160;
  DEF_x__h13235 = INST_m_ref_fifo_elem_count_wires_2.METH_whas() ? INST_m_ref_fifo_elem_count_wires_2.METH_wget() : DEF_x__h21083;
  INST_m_ref_fifo_elem_count_ehrReg.METH_write(DEF_x__h13235);
}

void MOD_mkTbPipelineFunctional::RL_m_randomA_every()
{
  tUInt8 DEF_new_value__h13889;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h13847 = rand32();
  DEF_new_value__h13889 = (tUInt8)((tUInt8)3u & DEF_v__h13847);
  INST_m_randomA_zaz.METH_wset(DEF_new_value__h13889);
}

void MOD_mkTbPipelineFunctional::RL_m_randomA_every_1()
{
  DEF_x_wget__h13790 = INST_m_randomA_zaz.METH_wget();
  DEF_v__h13927 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h13790 : (tUInt8)0u;
  INST_m_randomA_ignore.METH_wset(DEF_v__h13927);
}

void MOD_mkTbPipelineFunctional::RL_m_randomB_every()
{
  tUInt8 DEF_new_value__h14278;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h14236 = rand32();
  DEF_new_value__h14278 = (tUInt8)((tUInt8)3u & DEF_v__h14236);
  INST_m_randomB_zaz.METH_wset(DEF_new_value__h14278);
}

void MOD_mkTbPipelineFunctional::RL_m_randomB_every_1()
{
  DEF_x_wget__h14179 = INST_m_randomB_zaz.METH_wget();
  DEF_v__h14316 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h14179 : (tUInt8)0u;
  INST_m_randomB_ignore.METH_wset(DEF_v__h14316);
}

void MOD_mkTbPipelineFunctional::RL_m_randomC_every()
{
  tUInt8 DEF_new_value__h14665;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h14623 = rand32();
  DEF_new_value__h14665 = (tUInt8)((tUInt8)15u & DEF_v__h14623);
  INST_m_randomC_zaz.METH_wset(DEF_new_value__h14665);
}

void MOD_mkTbPipelineFunctional::RL_m_randomC_every_1()
{
  DEF_x_wget__h14566 = INST_m_randomC_zaz.METH_wget();
  DEF_v__h14703 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h14566 : (tUInt8)0u;
  INST_m_randomC_ignore.METH_wset(DEF_v__h14703);
}

void MOD_mkTbPipelineFunctional::RL_m_randomData_every()
{
  tUInt8 DEF_new_value__h15055;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h15013 = rand32();
  DEF_new_value__h15055 = (tUInt8)((tUInt8)255u & DEF_v__h15013);
  INST_m_randomData_zaz.METH_wset(DEF_new_value__h15055);
}

void MOD_mkTbPipelineFunctional::RL_m_randomData_every_1()
{
  DEF_x_wget__h14956 = INST_m_randomData_zaz.METH_wget();
  DEF_v__h15093 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h14956 : (tUInt8)0u;
  INST_m_randomData_ignore.METH_wset(DEF_v__h15093);
}

void MOD_mkTbPipelineFunctional::RL_m_cycle_print()
{
  DEF_x__h21617 = INST_m_cycle.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_x__h21617);
}

void MOD_mkTbPipelineFunctional::RL_m_init()
{
  INST_m_randomA_initialized.METH_write((tUInt8)1u);
  INST_m_randomB_initialized.METH_write((tUInt8)1u);
  INST_m_randomC_initialized.METH_write((tUInt8)1u);
  INST_m_randomData_initialized.METH_write((tUInt8)1u);
}

void MOD_mkTbPipelineFunctional::RL_m_feed_inputs()
{
  tUInt8 DEF_x__h18273;
  tUInt32 DEF_x__h18531;
  tUInt8 DEF_NOT_IF_IF_fifo_enqPtr_virtual_reg_2_read__18_O_ETC___d235;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d223;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d225;
  tUInt8 DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d227;
  tUInt32 DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8_1_ETC___d238;
  tUInt32 DEF__1_CONCAT_IF_m_randomData_zaz_whas__88_THEN_m_r_ETC___d236;
  tUInt8 DEF_nextEnqPtr__h16652;
  tUInt8 DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d226;
  tUInt8 DEF__theResult____h16653;
  tUInt8 DEF_n__read__h16805;
  DEF_fifo_nEmpty_ehrReg__h3517 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_x__h21469 = INST_m_input_count.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.METH_read();
  DEF_def__h21130 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_x_wget__h14956 = INST_m_randomData_zaz.METH_wget();
  DEF_def__h20559 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_def__h20382 = INST_fifo_enqPtr_ehrReg.METH_read();
  DEF_x_wget__h13790 = INST_m_randomA_zaz.METH_wget();
  DEF_fifo_nFull_wires_0_whas____d35 = INST_fifo_nFull_wires_0.METH_whas();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_fifo_nFull_wires_0_wget____d36 = INST_fifo_nFull_wires_0.METH_wget();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_fifo_nFull_ehrReg__h4640 = INST_fifo_nFull_ehrReg.METH_read();
  DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38 = DEF_fifo_nFull_wires_0_whas____d35 ? DEF_fifo_nFull_wires_0_wget____d36 : DEF_fifo_nFull_ehrReg__h4640;
  DEF_fifo_deqPtr_virtual_reg_2_read____d230 = INST_fifo_deqPtr_virtual_reg_2.METH_read();
  DEF_x__h6047 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50);
  DEF_fifo_deqPtr_virtual_reg_1_read____d231 = INST_fifo_deqPtr_virtual_reg_1.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50 >> 8u);
  DEF_v__h15093 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h14956 : (tUInt8)0u;
  DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18 = INST_fifo_deqPtr_wires_0.METH_whas() ? INST_fifo_deqPtr_wires_0.METH_wget() : DEF_def__h20559;
  DEF_n__read__h16805 = DEF_fifo_deqPtr_virtual_reg_2_read____d230 || DEF_fifo_deqPtr_virtual_reg_1_read____d231 ? (tUInt8)0u : DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18;
  DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8 = INST_fifo_enqPtr_wires_0.METH_whas() ? INST_fifo_enqPtr_wires_0.METH_wget() : DEF_def__h20382;
  DEF_x__h16187 = INST_fifo_enqPtr_virtual_reg_2.METH_read() || INST_fifo_enqPtr_virtual_reg_1.METH_read() ? (tUInt8)0u : DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8;
  DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d226 = DEF_x__h16187 == (tUInt8)2u;
  DEF_nextEnqPtr__h16652 = (tUInt8)3u & (DEF_x__h16187 + (tUInt8)1u);
  DEF__theResult____h16653 = DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d226 ? (tUInt8)0u : DEF_nextEnqPtr__h16652;
  DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160 = INST_m_ref_fifo_elem_count_wires_0.METH_whas() ? INST_m_ref_fifo_elem_count_wires_0.METH_wget() : DEF_def__h21130;
  DEF_n__read__h17833 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 || DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 ? (tUInt8)0u : DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160;
  DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28 = INST_fifo_nEmpty_wires_0.METH_whas() ? INST_fifo_nEmpty_wires_0.METH_wget() : DEF_fifo_nEmpty_ehrReg__h3517;
  DEF_v__h13927 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h13790 : (tUInt8)0u;
  DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193 = DEF_v__h13927 == (tUInt8)0u;
  DEF__1_CONCAT_IF_m_randomData_zaz_whas__88_THEN_m_r_ETC___d236 = 511u & ((((tUInt32)((tUInt8)1u)) << 8u) | (tUInt32)(DEF_v__h15093));
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8_1_ETC___d238 = 511u & ((((tUInt32)(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51)) << 8u) | (tUInt32)(DEF_x__h6047));
  DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217 = !DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193;
  DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d227 = DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d226 && DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217;
  DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d225 = DEF_x__h16187 == (tUInt8)1u && DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217;
  DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d223 = DEF_x__h16187 == (tUInt8)0u && DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217;
  DEF_NOT_IF_IF_fifo_enqPtr_virtual_reg_2_read__18_O_ETC___d235 = !(DEF__theResult____h16653 == DEF_n__read__h16805);
  DEF_x__h18531 = DEF_x__h21469 + 1u;
  DEF_x__h18273 = (tUInt8)3u & (DEF_n__read__h17833 + (tUInt8)1u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_fifo_nEmpty_wires_1.METH_wset((tUInt8)1u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_fifo_nEmpty_ignored_wires_1.METH_wset(DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_fifo_nEmpty_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d225)
    INST_fifo_regs_1.METH_write(DEF_v__h15093);
  if (DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d223)
    INST_fifo_regs_0.METH_write(DEF_v__h15093);
  if (DEF_IF_fifo_enqPtr_virtual_reg_2_read__18_OR_fifo__ETC___d227)
    INST_fifo_regs_2.METH_write(DEF_v__h15093);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_fifo_nFull_wires_1.METH_wset(DEF_NOT_IF_IF_fifo_enqPtr_virtual_reg_2_read__18_O_ETC___d235);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_fifo_nFull_ignored_wires_1.METH_wset(DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_fifo_nFull_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_fifo_enqPtr_wires_1.METH_wset(DEF__theResult____h16653);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_fifo_enqPtr_ignored_wires_1.METH_wset(DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_fifo_enqPtr_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0.METH_wset(DEF__1_CONCAT_IF_m_randomData_zaz_whas__88_THEN_m_r_ETC___d236);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8_1_ETC___d238);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_m_ref_fifo_elem_count_wires_1.METH_wset(DEF_x__h18273);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_m_ref_fifo_elem_count_ignored_wires_1.METH_wset(DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_m_ref_fifo_elem_count_virtual_reg_1.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
    INST_m_input_count.METH_write(DEF_x__h18531);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomA_zaz_whas__67_THEN_m_randomA_z_ETC___d217)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_v__h15093);
}

void MOD_mkTbPipelineFunctional::RL_m_check_outputs()
{
  tUInt32 DEF_x__h20176;
  tUInt8 DEF_x__h19866;
  tUInt8 DEF_NOT_IF_IF_fifo_deqPtr_virtual_reg_2_read__30_O_ETC___d273;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d286;
  tUInt8 DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1_ETC___d280;
  tUInt8 DEF_nextDeqPtr__h18841;
  tUInt8 DEF__theResult____h18842;
  DEF_fifo_nEmpty_ehrReg__h3517 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_x__h20180 = INST_m_output_count.METH_read();
  DEF_def__h20062 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_read();
  DEF__read__h250 = INST_fifo_regs_2.METH_read();
  DEF__read__h188 = INST_fifo_regs_0.METH_read();
  DEF__read__h219 = INST_fifo_regs_1.METH_read();
  DEF_def__h21130 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.METH_read();
  DEF_def__h20559 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_def__h20382 = INST_fifo_enqPtr_ehrReg.METH_read();
  DEF_x_wget__h14179 = INST_m_randomB_zaz.METH_wget();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_fifo_nFull_ehrReg__h4640 = INST_fifo_nFull_ehrReg.METH_read();
  DEF_fifo_deqPtr_virtual_reg_1_read____d231 = INST_fifo_deqPtr_virtual_reg_1.METH_read();
  DEF_fifo_deqPtr_virtual_reg_2_read____d230 = INST_fifo_deqPtr_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81 = (tUInt8)(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80 >> 1u);
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95 = (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80);
  DEF_n__read__h18861 = DEF_fifo_deqPtr_virtual_reg_2_read____d230 || (DEF_fifo_deqPtr_virtual_reg_1_read____d231 || INST_fifo_deqPtr_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h20559;
  switch (DEF_n__read__h18861) {
  case (tUInt8)0u:
    DEF_b__h18610 = DEF__read__h188;
    break;
  case (tUInt8)1u:
    DEF_b__h18610 = DEF__read__h219;
    break;
  case (tUInt8)2u:
    DEF_b__h18610 = DEF__read__h250;
    break;
  default:
    DEF_b__h18610 = (tUInt8)170u;
  }
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_wget() : DEF_def__h20062;
  DEF_x_first__h13490 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106;
  DEF_nextDeqPtr__h18841 = (tUInt8)3u & (DEF_n__read__h18861 + (tUInt8)1u);
  DEF__theResult____h18842 = DEF_n__read__h18861 == (tUInt8)2u ? (tUInt8)0u : DEF_nextDeqPtr__h18841;
  DEF_n__read__h19532 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 || (DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 || INST_m_ref_fifo_elem_count_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h21130;
  DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8 = INST_fifo_enqPtr_wires_0.METH_whas() ? INST_fifo_enqPtr_wires_0.METH_wget() : DEF_def__h20382;
  DEF_x__h16187 = INST_fifo_enqPtr_virtual_reg_2.METH_read() || INST_fifo_enqPtr_virtual_reg_1.METH_read() ? (tUInt8)0u : DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8;
  DEF_v__h14316 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h14179 : (tUInt8)0u;
  DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241 = DEF_v__h14316 == (tUInt8)0u;
  DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1_ETC___d280 = (tUInt8)3u & ((DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81 << 1u) | DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95);
  DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264 = !DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241;
  DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d286 = DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264 && !(DEF_b__h18610 == DEF_x_first__h13490);
  DEF_x__h19866 = (tUInt8)3u & (DEF_n__read__h19532 - (tUInt8)1u);
  DEF_NOT_IF_IF_fifo_deqPtr_virtual_reg_2_read__30_O_ETC___d273 = !(DEF__theResult____h18842 == DEF_x__h16187);
  DEF_x__h20176 = DEF_x__h20180 + 1u;
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_fifo_nFull_wires_0.METH_wset((tUInt8)1u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_fifo_nFull_ignored_wires_0.METH_wset(DEF_fifo_nFull_ehrReg__h4640);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_fifo_nFull_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_fifo_nEmpty_wires_0.METH_wset(DEF_NOT_IF_IF_fifo_deqPtr_virtual_reg_2_read__30_O_ETC___d273);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_fifo_nEmpty_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_fifo_nEmpty_ignored_wires_0.METH_wset(DEF_fifo_nEmpty_ehrReg__h3517);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_fifo_deqPtr_wires_0.METH_wset(DEF__theResult____h18842);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_fifo_deqPtr_ignored_wires_0.METH_wset(DEF_def__h20559);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_fifo_deqPtr_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_b__h18610);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.METH_wset((tUInt8)2u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1.METH_write((tUInt8)0u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1.METH_wset(DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1_ETC___d280);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_m_ref_fifo_elem_count_wires_0.METH_wset(DEF_x__h19866);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_m_ref_fifo_elem_count_ignored_wires_0.METH_wset(DEF_def__h21130);
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_m_ref_fifo_elem_count_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d286)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_4, DEF_x_first__h13490);
    if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d286)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_IF_m_randomB_zaz_whas__74_THEN_m_randomB_z_ETC___d264)
    INST_m_output_count.METH_write(DEF_x__h20176);
}

void MOD_mkTbPipelineFunctional::RL_m_maybe_clear()
{
  tUInt8 DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289;
  DEF_fifo_nEmpty_ehrReg__h3517 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_x_wget__h14566 = INST_m_randomC_zaz.METH_wget();
  DEF_def__h21130 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_def__h20559 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_def__h20382 = INST_fifo_enqPtr_ehrReg.METH_read();
  DEF_fifo_nFull_wires_0_whas____d35 = INST_fifo_nFull_wires_0.METH_whas();
  DEF_fifo_nFull_wires_0_wget____d36 = INST_fifo_nFull_wires_0.METH_wget();
  DEF_fifo_nFull_ehrReg__h4640 = INST_fifo_nFull_ehrReg.METH_read();
  DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38 = DEF_fifo_nFull_wires_0_whas____d35 ? DEF_fifo_nFull_wires_0_wget____d36 : DEF_fifo_nFull_ehrReg__h4640;
  DEF_v__h14703 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h14566 : (tUInt8)0u;
  DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18 = INST_fifo_deqPtr_wires_0.METH_whas() ? INST_fifo_deqPtr_wires_0.METH_wget() : DEF_def__h20559;
  DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160 = INST_m_ref_fifo_elem_count_wires_0.METH_whas() ? INST_m_ref_fifo_elem_count_wires_0.METH_wget() : DEF_def__h21130;
  DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8 = INST_fifo_enqPtr_wires_0.METH_whas() ? INST_fifo_enqPtr_wires_0.METH_wget() : DEF_def__h20382;
  DEF_x__h21083 = INST_m_ref_fifo_elem_count_wires_1.METH_whas() ? INST_m_ref_fifo_elem_count_wires_1.METH_wget() : DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160;
  DEF_x__h20512 = INST_fifo_deqPtr_wires_1.METH_whas() ? INST_fifo_deqPtr_wires_1.METH_wget() : DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18;
  DEF_x__h20335 = INST_fifo_enqPtr_wires_1.METH_whas() ? INST_fifo_enqPtr_wires_1.METH_wget() : DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8;
  DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39 = INST_fifo_nFull_wires_1.METH_whas() ? INST_fifo_nFull_wires_1.METH_wget() : DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38;
  DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28 = INST_fifo_nEmpty_wires_0.METH_whas() ? INST_fifo_nEmpty_wires_0.METH_wget() : DEF_fifo_nEmpty_ehrReg__h3517;
  DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29 = INST_fifo_nEmpty_wires_1.METH_whas() ? INST_fifo_nEmpty_wires_1.METH_wget() : DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28;
  DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289 = DEF_v__h14703 == (tUInt8)0u;
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_enqPtr_wires_2.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_enqPtr_ignored_wires_2.METH_wset(DEF_x__h20335);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_enqPtr_virtual_reg_2.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_deqPtr_wires_2.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_deqPtr_ignored_wires_2.METH_wset(DEF_x__h20512);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_deqPtr_virtual_reg_2.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_nEmpty_wires_2.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_nEmpty_ignored_wires_2.METH_wset(DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_nEmpty_virtual_reg_2.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_nFull_ignored_wires_2.METH_wset(DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_nFull_wires_2.METH_wset((tUInt8)1u);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_fifo_nFull_virtual_reg_2.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.METH_clear();
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_m_ref_fifo_elem_count_wires_2.METH_wset((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_m_ref_fifo_elem_count_ignored_wires_2.METH_wset(DEF_x__h21083);
  if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
    INST_m_ref_fifo_elem_count_virtual_reg_2.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_m_randomC_zaz_whas__81_THEN_m_randomC_zaz_w_ETC___d289)
      dollar_display(sim_hdl, this, "s", &__str_literal_5);
}

void MOD_mkTbPipelineFunctional::RL_m_check_fifos_not_full()
{
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d292;
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d291;
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d298;
  DEF_fifo_nFull_virtual_reg_2_read____d200 = INST_fifo_nFull_virtual_reg_2.METH_read();
  DEF_fifo_nFull_virtual_reg_1_read____d202 = INST_fifo_nFull_virtual_reg_1.METH_read();
  DEF_def__h21130 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_fifo_nFull_wires_0_whas____d35 = INST_fifo_nFull_wires_0.METH_whas();
  DEF_fifo_nFull_wires_0_wget____d36 = INST_fifo_nFull_wires_0.METH_wget();
  DEF_fifo_nFull_ehrReg__h4640 = INST_fifo_nFull_ehrReg.METH_read();
  DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38 = DEF_fifo_nFull_wires_0_whas____d35 ? DEF_fifo_nFull_wires_0_wget____d36 : DEF_fifo_nFull_ehrReg__h4640;
  DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160 = INST_m_ref_fifo_elem_count_wires_0.METH_whas() ? INST_m_ref_fifo_elem_count_wires_0.METH_wget() : DEF_def__h21130;
  DEF_n__read__h17833 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 || DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 ? (tUInt8)0u : DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160;
  DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199 = !(DEF_n__read__h17833 == (tUInt8)3u);
  DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205 = !DEF_fifo_nFull_virtual_reg_2_read____d200 && (!DEF_fifo_nFull_virtual_reg_1_read____d202 && DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38);
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d291 = !(DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199 == DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205);
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d298 = DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d291 && (DEF_fifo_nFull_virtual_reg_2_read____d200 || (DEF_fifo_nFull_virtual_reg_1_read____d202 || (DEF_fifo_nFull_wires_0_whas____d35 ? !DEF_fifo_nFull_wires_0_wget____d36 : !DEF_fifo_nFull_ehrReg__h4640)));
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d292 = DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d291 && DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d292)
      dollar_display(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d292)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d298)
      dollar_display(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d298)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbPipelineFunctional::RL_m_check_fifos_not_empty()
{
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d301;
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d300;
  tUInt8 DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d306;
  DEF_fifo_nEmpty_ehrReg__h3517 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_fifo_nEmpty_virtual_reg_2_read____d248 = INST_fifo_nEmpty_virtual_reg_2.METH_read();
  DEF_fifo_nEmpty_virtual_reg_1_read____d250 = INST_fifo_nEmpty_virtual_reg_1.METH_read();
  DEF_fifo_nEmpty_virtual_reg_0_read____d252 = INST_fifo_nEmpty_virtual_reg_0.METH_read();
  DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305 = DEF_fifo_nEmpty_virtual_reg_2_read____d248 || (DEF_fifo_nEmpty_virtual_reg_1_read____d250 || (DEF_fifo_nEmpty_virtual_reg_0_read____d252 || !DEF_fifo_nEmpty_ehrReg__h3517));
  DEF_def__h21130 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_n__read__h19532 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 || (DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 || INST_m_ref_fifo_elem_count_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h21130;
  DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246 = DEF_n__read__h19532 == (tUInt8)0u;
  DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247 = !DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246;
  DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256 = !DEF_fifo_nEmpty_virtual_reg_2_read____d248 && (!DEF_fifo_nEmpty_virtual_reg_1_read____d250 && (!DEF_fifo_nEmpty_virtual_reg_0_read____d252 && DEF_fifo_nEmpty_ehrReg__h3517));
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d300 = !(DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247 == DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256);
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d306 = DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d300 && DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305;
  DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d301 = DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d300 && DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d301)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d301)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d306)
      dollar_display(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_ETC___d306)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbPipelineFunctional::RL_m_check_fifos_first()
{
  tUInt8 DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d312;
  DEF_fifo_nEmpty_ehrReg__h3517 = INST_fifo_nEmpty_ehrReg.METH_read();
  DEF_fifo_nEmpty_virtual_reg_2_read____d248 = INST_fifo_nEmpty_virtual_reg_2.METH_read();
  DEF_fifo_nEmpty_virtual_reg_1_read____d250 = INST_fifo_nEmpty_virtual_reg_1.METH_read();
  DEF_fifo_nEmpty_virtual_reg_0_read____d252 = INST_fifo_nEmpty_virtual_reg_0.METH_read();
  DEF_def__h20062 = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.METH_read();
  DEF__read__h219 = INST_fifo_regs_1.METH_read();
  DEF__read__h250 = INST_fifo_regs_2.METH_read();
  DEF__read__h188 = INST_fifo_regs_0.METH_read();
  DEF_def__h21130 = INST_m_ref_fifo_elem_count_ehrReg.METH_read();
  DEF_def__h20559 = INST_fifo_deqPtr_ehrReg.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 = INST_m_ref_fifo_elem_count_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 = INST_m_ref_fifo_elem_count_virtual_reg_1.METH_read();
  DEF_fifo_deqPtr_virtual_reg_2_read____d230 = INST_fifo_deqPtr_virtual_reg_2.METH_read();
  DEF_fifo_deqPtr_virtual_reg_1_read____d231 = INST_fifo_deqPtr_virtual_reg_1.METH_read();
  DEF_n__read__h18861 = DEF_fifo_deqPtr_virtual_reg_2_read____d230 || (DEF_fifo_deqPtr_virtual_reg_1_read____d231 || INST_fifo_deqPtr_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h20559;
  switch (DEF_n__read__h18861) {
  case (tUInt8)0u:
    DEF_b__h18610 = DEF__read__h188;
    break;
  case (tUInt8)1u:
    DEF_b__h18610 = DEF__read__h219;
    break;
  case (tUInt8)2u:
    DEF_b__h18610 = DEF__read__h250;
    break;
  default:
    DEF_b__h18610 = (tUInt8)170u;
  }
  DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106 = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_whas() ? INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.METH_wget() : DEF_def__h20062;
  DEF_x_first__h13490 = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106;
  DEF_n__read__h19532 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 || (DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 || INST_m_ref_fifo_elem_count_virtual_reg_0.METH_read()) ? (tUInt8)0u : DEF_def__h21130;
  DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246 = DEF_n__read__h19532 == (tUInt8)0u;
  DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247 = !DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246;
  DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256 = !DEF_fifo_nEmpty_virtual_reg_2_read____d248 && (!DEF_fifo_nEmpty_virtual_reg_1_read____d250 && (!DEF_fifo_nEmpty_virtual_reg_0_read____d252 && DEF_fifo_nEmpty_ehrReg__h3517));
  DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d312 = (DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247 && DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256) && !(DEF_x_first__h13490 == DEF_b__h18610);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d312)
      dollar_display(sim_hdl, this, "s,8,8", &__str_literal_10, DEF_b__h18610, DEF_x_first__h13490);
    if (DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d312)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbPipelineFunctional::RL_m_stop_tb()
{
  tUInt8 DEF_NOT_m_input_count_14_EQ_1024_13___d316;
  DEF_x__h20180 = INST_m_output_count.METH_read();
  DEF_x__h21469 = INST_m_input_count.METH_read();
  DEF_m_input_count_14_EQ_1024___d313 = DEF_x__h21469 == 1024u;
  DEF_NOT_m_input_count_14_EQ_1024_13___d316 = !DEF_m_input_count_14_EQ_1024___d313;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_input_count_14_EQ_1024___d313)
      dollar_display(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_m_input_count_14_EQ_1024___d313)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_12, DEF_x__h20180);
    if (DEF_NOT_m_input_count_14_EQ_1024_13___d316)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
    dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbPipelineFunctional::RL_m_cycle_inc()
{
  tUInt32 DEF_x__h21612;
  DEF_x__h21617 = INST_m_cycle.METH_read();
  DEF_x__h21612 = DEF_x__h21617 + 1u;
  INST_m_cycle.METH_write(DEF_x__h21612);
}


/* Methods */


/* Reset routines */

void MOD_mkTbPipelineFunctional::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_elem_count_ehrReg.reset_RST(ARG_rst_in);
  INST_m_randomData_initialized.reset_RST(ARG_rst_in);
  INST_m_randomC_initialized.reset_RST(ARG_rst_in);
  INST_m_randomB_initialized.reset_RST(ARG_rst_in);
  INST_m_randomA_initialized.reset_RST(ARG_rst_in);
  INST_m_output_count.reset_RST(ARG_rst_in);
  INST_m_input_count.reset_RST(ARG_rst_in);
  INST_m_cycle.reset_RST(ARG_rst_in);
  INST_fifo_regs_2.reset_RST(ARG_rst_in);
  INST_fifo_regs_1.reset_RST(ARG_rst_in);
  INST_fifo_regs_0.reset_RST(ARG_rst_in);
  INST_fifo_nFull_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_nEmpty_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_enqPtr_ehrReg.reset_RST(ARG_rst_in);
  INST_fifo_deqPtr_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbPipelineFunctional::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbPipelineFunctional::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_fifo_deqPtr_ehrReg.dump_state(indent + 2u);
  INST_fifo_deqPtr_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_deqPtr_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_deqPtr_ignored_wires_2.dump_state(indent + 2u);
  INST_fifo_deqPtr_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_deqPtr_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_deqPtr_virtual_reg_2.dump_state(indent + 2u);
  INST_fifo_deqPtr_wires_0.dump_state(indent + 2u);
  INST_fifo_deqPtr_wires_1.dump_state(indent + 2u);
  INST_fifo_deqPtr_wires_2.dump_state(indent + 2u);
  INST_fifo_enqPtr_ehrReg.dump_state(indent + 2u);
  INST_fifo_enqPtr_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_enqPtr_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_enqPtr_ignored_wires_2.dump_state(indent + 2u);
  INST_fifo_enqPtr_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_enqPtr_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_enqPtr_virtual_reg_2.dump_state(indent + 2u);
  INST_fifo_enqPtr_wires_0.dump_state(indent + 2u);
  INST_fifo_enqPtr_wires_1.dump_state(indent + 2u);
  INST_fifo_enqPtr_wires_2.dump_state(indent + 2u);
  INST_fifo_nEmpty_ehrReg.dump_state(indent + 2u);
  INST_fifo_nEmpty_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_nEmpty_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_nEmpty_ignored_wires_2.dump_state(indent + 2u);
  INST_fifo_nEmpty_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_nEmpty_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_nEmpty_virtual_reg_2.dump_state(indent + 2u);
  INST_fifo_nEmpty_wires_0.dump_state(indent + 2u);
  INST_fifo_nEmpty_wires_1.dump_state(indent + 2u);
  INST_fifo_nEmpty_wires_2.dump_state(indent + 2u);
  INST_fifo_nFull_ehrReg.dump_state(indent + 2u);
  INST_fifo_nFull_ignored_wires_0.dump_state(indent + 2u);
  INST_fifo_nFull_ignored_wires_1.dump_state(indent + 2u);
  INST_fifo_nFull_ignored_wires_2.dump_state(indent + 2u);
  INST_fifo_nFull_virtual_reg_0.dump_state(indent + 2u);
  INST_fifo_nFull_virtual_reg_1.dump_state(indent + 2u);
  INST_fifo_nFull_virtual_reg_2.dump_state(indent + 2u);
  INST_fifo_nFull_wires_0.dump_state(indent + 2u);
  INST_fifo_nFull_wires_1.dump_state(indent + 2u);
  INST_fifo_nFull_wires_2.dump_state(indent + 2u);
  INST_fifo_regs_0.dump_state(indent + 2u);
  INST_fifo_regs_1.dump_state(indent + 2u);
  INST_fifo_regs_2.dump_state(indent + 2u);
  INST_m_cycle.dump_state(indent + 2u);
  INST_m_input_count.dump_state(indent + 2u);
  INST_m_output_count.dump_state(indent + 2u);
  INST_m_randomA_ignore.dump_state(indent + 2u);
  INST_m_randomA_initialized.dump_state(indent + 2u);
  INST_m_randomA_zaz.dump_state(indent + 2u);
  INST_m_randomB_ignore.dump_state(indent + 2u);
  INST_m_randomB_initialized.dump_state(indent + 2u);
  INST_m_randomB_zaz.dump_state(indent + 2u);
  INST_m_randomC_ignore.dump_state(indent + 2u);
  INST_m_randomC_initialized.dump_state(indent + 2u);
  INST_m_randomC_zaz.dump_state(indent + 2u);
  INST_m_randomData_ignore.dump_state(indent + 2u);
  INST_m_randomData_initialized.dump_state(indent + 2u);
  INST_m_randomData_zaz.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_ehrReg.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_ignored_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_ignored_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_ignored_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_virtual_reg_0.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_virtual_reg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_virtual_reg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_elem_count_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbPipelineFunctional::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 259u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_deqPtr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_enqPtr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_nEmpty_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_fifo_nFull_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_deqPtr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_enqPtr_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_nEmpty_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_fifo_nFull_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl,
		num++,
		"WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one",
		1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl,
		num++,
		"WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two",
		1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h188", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h219", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h250", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h18610", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h20062", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h20382", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h20559", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h21130", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deqPtr_virtual_reg_1_read____d231", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_deqPtr_virtual_reg_2_read____d230", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty_ehrReg__h3517", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty_virtual_reg_0_read____d252", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty_virtual_reg_1_read____d250", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty_virtual_reg_2_read____d248", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nFull_ehrReg__h4640", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nFull_virtual_reg_1_read____d202", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nFull_virtual_reg_2_read____d200", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nFull_wires_0_wget____d36", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nFull_wires_0_whas____d35", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_input_count_14_EQ_1024___d313", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_elem_count_virtual_reg_1_read____d195", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_elem_count_virtual_reg_2_read____d194", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_ehrReg___d50", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h17833", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h18861", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n__read__h19532", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h13847", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h13927", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14236", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14316", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14623", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14703", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h15013", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h15093", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16187", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20180", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20335", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20512", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h21083", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h21469", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h21617", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h6047", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h6048", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h13490", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h13790", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h14179", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h14566", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h14956", 8u);
  num = INST_fifo_deqPtr_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_ignored_wires_2.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_virtual_reg_2.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_wires_0.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_wires_1.dump_VCD_defs(num);
  num = INST_fifo_deqPtr_wires_2.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_ignored_wires_2.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_virtual_reg_2.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_wires_0.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_wires_1.dump_VCD_defs(num);
  num = INST_fifo_enqPtr_wires_2.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_ignored_wires_2.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_virtual_reg_2.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_wires_0.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_wires_1.dump_VCD_defs(num);
  num = INST_fifo_nEmpty_wires_2.dump_VCD_defs(num);
  num = INST_fifo_nFull_ehrReg.dump_VCD_defs(num);
  num = INST_fifo_nFull_ignored_wires_0.dump_VCD_defs(num);
  num = INST_fifo_nFull_ignored_wires_1.dump_VCD_defs(num);
  num = INST_fifo_nFull_ignored_wires_2.dump_VCD_defs(num);
  num = INST_fifo_nFull_virtual_reg_0.dump_VCD_defs(num);
  num = INST_fifo_nFull_virtual_reg_1.dump_VCD_defs(num);
  num = INST_fifo_nFull_virtual_reg_2.dump_VCD_defs(num);
  num = INST_fifo_nFull_wires_0.dump_VCD_defs(num);
  num = INST_fifo_nFull_wires_1.dump_VCD_defs(num);
  num = INST_fifo_nFull_wires_2.dump_VCD_defs(num);
  num = INST_fifo_regs_0.dump_VCD_defs(num);
  num = INST_fifo_regs_1.dump_VCD_defs(num);
  num = INST_fifo_regs_2.dump_VCD_defs(num);
  num = INST_m_cycle.dump_VCD_defs(num);
  num = INST_m_input_count.dump_VCD_defs(num);
  num = INST_m_output_count.dump_VCD_defs(num);
  num = INST_m_randomA_ignore.dump_VCD_defs(num);
  num = INST_m_randomA_initialized.dump_VCD_defs(num);
  num = INST_m_randomA_zaz.dump_VCD_defs(num);
  num = INST_m_randomB_ignore.dump_VCD_defs(num);
  num = INST_m_randomB_initialized.dump_VCD_defs(num);
  num = INST_m_randomB_zaz.dump_VCD_defs(num);
  num = INST_m_randomC_ignore.dump_VCD_defs(num);
  num = INST_m_randomC_initialized.dump_VCD_defs(num);
  num = INST_m_randomC_zaz.dump_VCD_defs(num);
  num = INST_m_randomData_ignore.dump_VCD_defs(num);
  num = INST_m_randomData_initialized.dump_VCD_defs(num);
  num = INST_m_randomData_zaz.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_ehrReg.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_elem_count_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbPipelineFunctional::dump_VCD(tVCDDumpType dt,
					  unsigned int levels,
					  MOD_mkTbPipelineFunctional &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbPipelineFunctional::vcd_defs(tVCDDumpType dt, MOD_mkTbPipelineFunctional &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 8u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize) != DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize = DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize) != DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize = DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize) != DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize = DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_fifo_nFull_canonicalize) != DEF_CAN_FIRE_RL_fifo_nFull_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_fifo_nFull_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_fifo_nFull_canonicalize = DEF_CAN_FIRE_RL_fifo_nFull_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_first) != DEF_CAN_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty) != DEF_CAN_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full) != DEF_CAN_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_outputs) != DEF_CAN_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_inc) != DEF_CAN_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_print) != DEF_CAN_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_feed_inputs) != DEF_CAN_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_init) != DEF_CAN_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_init, 1u);
	backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_maybe_clear) != DEF_CAN_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every) != DEF_CAN_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every_1) != DEF_CAN_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every) != DEF_CAN_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every_1) != DEF_CAN_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every) != DEF_CAN_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every_1) != DEF_CAN_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every) != DEF_CAN_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every_1) != DEF_CAN_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two) != DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_stop_tb) != DEF_CAN_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18) != DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18, 2u);
	backing.DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18 = DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18;
      }
      ++num;
      if ((backing.DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8) != DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8, 2u);
	backing.DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8 = DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8;
      }
      ++num;
      if ((backing.DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28) != DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28, 1u);
	backing.DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28 = DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28;
      }
      ++num;
      if ((backing.DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29) != DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29, 1u);
	backing.DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29 = DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29;
      }
      ++num;
      if ((backing.DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38) != DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38, 1u);
	backing.DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38 = DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38;
      }
      ++num;
      if ((backing.DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39) != DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39, 1u);
	backing.DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39 = DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39;
      }
      ++num;
      if ((backing.DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193) != DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193, 1u);
	backing.DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193 = DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193;
      }
      ++num;
      if ((backing.DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241) != DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241, 1u);
	backing.DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241 = DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246) != DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246, 1u);
	backing.DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246 = DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160) != DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160, 2u);
	backing.DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160 = DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82, 1u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96, 1u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106, 8u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113, 1u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120, 1u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52, 1u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66) != DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66, 8u);
	backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66;
      }
      ++num;
      if ((backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199) != DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199, 1u);
	backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199 = DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199;
      }
      ++num;
      if ((backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247) != DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247, 1u);
	backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247 = DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247;
      }
      ++num;
      if ((backing.DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256) != DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256, 1u);
	backing.DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256 = DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256;
      }
      ++num;
      if ((backing.DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205) != DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205, 1u);
	backing.DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205 = DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize) != DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize = DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize) != DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize = DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize) != DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize = DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_fifo_nFull_canonicalize) != DEF_WILL_FIRE_RL_fifo_nFull_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_fifo_nFull_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_fifo_nFull_canonicalize = DEF_WILL_FIRE_RL_fifo_nFull_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_first) != DEF_WILL_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty) != DEF_WILL_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full) != DEF_WILL_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_outputs) != DEF_WILL_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_inc) != DEF_WILL_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_print) != DEF_WILL_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_feed_inputs) != DEF_WILL_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_init) != DEF_WILL_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_init, 1u);
	backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_maybe_clear) != DEF_WILL_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every) != DEF_WILL_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every_1) != DEF_WILL_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every) != DEF_WILL_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every_1) != DEF_WILL_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every) != DEF_WILL_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every_1) != DEF_WILL_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every) != DEF_WILL_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every_1) != DEF_WILL_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl,
		      num,
		      DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
		      1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two) != DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl,
		      num,
		      DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
		      1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_stop_tb) != DEF_WILL_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF__read__h188) != DEF__read__h188)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h188, 8u);
	backing.DEF__read__h188 = DEF__read__h188;
      }
      ++num;
      if ((backing.DEF__read__h219) != DEF__read__h219)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h219, 8u);
	backing.DEF__read__h219 = DEF__read__h219;
      }
      ++num;
      if ((backing.DEF__read__h250) != DEF__read__h250)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h250, 8u);
	backing.DEF__read__h250 = DEF__read__h250;
      }
      ++num;
      if ((backing.DEF_b__h18610) != DEF_b__h18610)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h18610, 8u);
	backing.DEF_b__h18610 = DEF_b__h18610;
      }
      ++num;
      if ((backing.DEF_def__h20062) != DEF_def__h20062)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h20062, 8u);
	backing.DEF_def__h20062 = DEF_def__h20062;
      }
      ++num;
      if ((backing.DEF_def__h20382) != DEF_def__h20382)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h20382, 2u);
	backing.DEF_def__h20382 = DEF_def__h20382;
      }
      ++num;
      if ((backing.DEF_def__h20559) != DEF_def__h20559)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h20559, 2u);
	backing.DEF_def__h20559 = DEF_def__h20559;
      }
      ++num;
      if ((backing.DEF_def__h21130) != DEF_def__h21130)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h21130, 2u);
	backing.DEF_def__h21130 = DEF_def__h21130;
      }
      ++num;
      if ((backing.DEF_fifo_deqPtr_virtual_reg_1_read____d231) != DEF_fifo_deqPtr_virtual_reg_1_read____d231)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deqPtr_virtual_reg_1_read____d231, 1u);
	backing.DEF_fifo_deqPtr_virtual_reg_1_read____d231 = DEF_fifo_deqPtr_virtual_reg_1_read____d231;
      }
      ++num;
      if ((backing.DEF_fifo_deqPtr_virtual_reg_2_read____d230) != DEF_fifo_deqPtr_virtual_reg_2_read____d230)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_deqPtr_virtual_reg_2_read____d230, 1u);
	backing.DEF_fifo_deqPtr_virtual_reg_2_read____d230 = DEF_fifo_deqPtr_virtual_reg_2_read____d230;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty_ehrReg__h3517) != DEF_fifo_nEmpty_ehrReg__h3517)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty_ehrReg__h3517, 1u);
	backing.DEF_fifo_nEmpty_ehrReg__h3517 = DEF_fifo_nEmpty_ehrReg__h3517;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty_virtual_reg_0_read____d252) != DEF_fifo_nEmpty_virtual_reg_0_read____d252)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty_virtual_reg_0_read____d252, 1u);
	backing.DEF_fifo_nEmpty_virtual_reg_0_read____d252 = DEF_fifo_nEmpty_virtual_reg_0_read____d252;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty_virtual_reg_1_read____d250) != DEF_fifo_nEmpty_virtual_reg_1_read____d250)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty_virtual_reg_1_read____d250, 1u);
	backing.DEF_fifo_nEmpty_virtual_reg_1_read____d250 = DEF_fifo_nEmpty_virtual_reg_1_read____d250;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305) != DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305, 1u);
	backing.DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305 = DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty_virtual_reg_2_read____d248) != DEF_fifo_nEmpty_virtual_reg_2_read____d248)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty_virtual_reg_2_read____d248, 1u);
	backing.DEF_fifo_nEmpty_virtual_reg_2_read____d248 = DEF_fifo_nEmpty_virtual_reg_2_read____d248;
      }
      ++num;
      if ((backing.DEF_fifo_nFull_ehrReg__h4640) != DEF_fifo_nFull_ehrReg__h4640)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nFull_ehrReg__h4640, 1u);
	backing.DEF_fifo_nFull_ehrReg__h4640 = DEF_fifo_nFull_ehrReg__h4640;
      }
      ++num;
      if ((backing.DEF_fifo_nFull_virtual_reg_1_read____d202) != DEF_fifo_nFull_virtual_reg_1_read____d202)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nFull_virtual_reg_1_read____d202, 1u);
	backing.DEF_fifo_nFull_virtual_reg_1_read____d202 = DEF_fifo_nFull_virtual_reg_1_read____d202;
      }
      ++num;
      if ((backing.DEF_fifo_nFull_virtual_reg_2_read____d200) != DEF_fifo_nFull_virtual_reg_2_read____d200)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nFull_virtual_reg_2_read____d200, 1u);
	backing.DEF_fifo_nFull_virtual_reg_2_read____d200 = DEF_fifo_nFull_virtual_reg_2_read____d200;
      }
      ++num;
      if ((backing.DEF_fifo_nFull_wires_0_wget____d36) != DEF_fifo_nFull_wires_0_wget____d36)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nFull_wires_0_wget____d36, 1u);
	backing.DEF_fifo_nFull_wires_0_wget____d36 = DEF_fifo_nFull_wires_0_wget____d36;
      }
      ++num;
      if ((backing.DEF_fifo_nFull_wires_0_whas____d35) != DEF_fifo_nFull_wires_0_whas____d35)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nFull_wires_0_whas____d35, 1u);
	backing.DEF_fifo_nFull_wires_0_whas____d35 = DEF_fifo_nFull_wires_0_whas____d35;
      }
      ++num;
      if ((backing.DEF_m_input_count_14_EQ_1024___d313) != DEF_m_input_count_14_EQ_1024___d313)
      {
	vcd_write_val(sim_hdl, num, DEF_m_input_count_14_EQ_1024___d313, 1u);
	backing.DEF_m_input_count_14_EQ_1024___d313 = DEF_m_input_count_14_EQ_1024___d313;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195) != DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195, 1u);
	backing.DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 = DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194) != DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194, 1u);
	backing.DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80, 2u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50) != DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50, 9u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133) != DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127) != DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132) != DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126) != DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78, 2u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48, 9u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47) != DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47, 1u);
	backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47;
      }
      ++num;
      if ((backing.DEF_n__read__h17833) != DEF_n__read__h17833)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h17833, 2u);
	backing.DEF_n__read__h17833 = DEF_n__read__h17833;
      }
      ++num;
      if ((backing.DEF_n__read__h18861) != DEF_n__read__h18861)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h18861, 2u);
	backing.DEF_n__read__h18861 = DEF_n__read__h18861;
      }
      ++num;
      if ((backing.DEF_n__read__h19532) != DEF_n__read__h19532)
      {
	vcd_write_val(sim_hdl, num, DEF_n__read__h19532, 2u);
	backing.DEF_n__read__h19532 = DEF_n__read__h19532;
      }
      ++num;
      if ((backing.DEF_v__h13847) != DEF_v__h13847)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h13847, 32u);
	backing.DEF_v__h13847 = DEF_v__h13847;
      }
      ++num;
      if ((backing.DEF_v__h13927) != DEF_v__h13927)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h13927, 2u);
	backing.DEF_v__h13927 = DEF_v__h13927;
      }
      ++num;
      if ((backing.DEF_v__h14236) != DEF_v__h14236)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14236, 32u);
	backing.DEF_v__h14236 = DEF_v__h14236;
      }
      ++num;
      if ((backing.DEF_v__h14316) != DEF_v__h14316)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14316, 2u);
	backing.DEF_v__h14316 = DEF_v__h14316;
      }
      ++num;
      if ((backing.DEF_v__h14623) != DEF_v__h14623)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14623, 32u);
	backing.DEF_v__h14623 = DEF_v__h14623;
      }
      ++num;
      if ((backing.DEF_v__h14703) != DEF_v__h14703)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14703, 4u);
	backing.DEF_v__h14703 = DEF_v__h14703;
      }
      ++num;
      if ((backing.DEF_v__h15013) != DEF_v__h15013)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h15013, 32u);
	backing.DEF_v__h15013 = DEF_v__h15013;
      }
      ++num;
      if ((backing.DEF_v__h15093) != DEF_v__h15093)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h15093, 8u);
	backing.DEF_v__h15093 = DEF_v__h15093;
      }
      ++num;
      if ((backing.DEF_x__h16187) != DEF_x__h16187)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16187, 2u);
	backing.DEF_x__h16187 = DEF_x__h16187;
      }
      ++num;
      if ((backing.DEF_x__h20180) != DEF_x__h20180)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20180, 32u);
	backing.DEF_x__h20180 = DEF_x__h20180;
      }
      ++num;
      if ((backing.DEF_x__h20335) != DEF_x__h20335)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20335, 2u);
	backing.DEF_x__h20335 = DEF_x__h20335;
      }
      ++num;
      if ((backing.DEF_x__h20512) != DEF_x__h20512)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20512, 2u);
	backing.DEF_x__h20512 = DEF_x__h20512;
      }
      ++num;
      if ((backing.DEF_x__h21083) != DEF_x__h21083)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h21083, 2u);
	backing.DEF_x__h21083 = DEF_x__h21083;
      }
      ++num;
      if ((backing.DEF_x__h21469) != DEF_x__h21469)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h21469, 32u);
	backing.DEF_x__h21469 = DEF_x__h21469;
      }
      ++num;
      if ((backing.DEF_x__h21617) != DEF_x__h21617)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h21617, 32u);
	backing.DEF_x__h21617 = DEF_x__h21617;
      }
      ++num;
      if ((backing.DEF_x__h6047) != DEF_x__h6047)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h6047, 8u);
	backing.DEF_x__h6047 = DEF_x__h6047;
      }
      ++num;
      if ((backing.DEF_x__h6048) != DEF_x__h6048)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h6048, 8u);
	backing.DEF_x__h6048 = DEF_x__h6048;
      }
      ++num;
      if ((backing.DEF_x_first__h13490) != DEF_x_first__h13490)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h13490, 8u);
	backing.DEF_x_first__h13490 = DEF_x_first__h13490;
      }
      ++num;
      if ((backing.DEF_x_wget__h13790) != DEF_x_wget__h13790)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h13790, 2u);
	backing.DEF_x_wget__h13790 = DEF_x_wget__h13790;
      }
      ++num;
      if ((backing.DEF_x_wget__h14179) != DEF_x_wget__h14179)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h14179, 2u);
	backing.DEF_x_wget__h14179 = DEF_x_wget__h14179;
      }
      ++num;
      if ((backing.DEF_x_wget__h14566) != DEF_x_wget__h14566)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h14566, 4u);
	backing.DEF_x_wget__h14566 = DEF_x_wget__h14566;
      }
      ++num;
      if ((backing.DEF_x_wget__h14956) != DEF_x_wget__h14956)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h14956, 8u);
	backing.DEF_x_wget__h14956 = DEF_x_wget__h14956;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize = DEF_CAN_FIRE_RL_fifo_deqPtr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize = DEF_CAN_FIRE_RL_fifo_enqPtr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize = DEF_CAN_FIRE_RL_fifo_nEmpty_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_fifo_nFull_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_fifo_nFull_canonicalize = DEF_CAN_FIRE_RL_fifo_nFull_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_init, 1u);
      backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_elem_count_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
		    1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
		    1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18, 2u);
      backing.DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18 = DEF_IF_fifo_deqPtr_wires_0_whas__5_THEN_fifo_deqPt_ETC___d18;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8, 2u);
      backing.DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8 = DEF_IF_fifo_enqPtr_wires_0_whas_THEN_fifo_enqPtr_w_ETC___d8;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28, 1u);
      backing.DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28 = DEF_IF_fifo_nEmpty_wires_0_whas__5_THEN_fifo_nEmpt_ETC___d28;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29, 1u);
      backing.DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29 = DEF_IF_fifo_nEmpty_wires_1_whas__3_THEN_fifo_nEmpt_ETC___d29;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38, 1u);
      backing.DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38 = DEF_IF_fifo_nFull_wires_0_whas__5_THEN_fifo_nFull__ETC___d38;
      vcd_write_val(sim_hdl, num++, DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39, 1u);
      backing.DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39 = DEF_IF_fifo_nFull_wires_1_whas__3_THEN_fifo_nFull__ETC___d39;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193, 1u);
      backing.DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193 = DEF_IF_m_randomA_zaz_whas__67_THEN_m_randomA_zaz_w_ETC___d193;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241, 1u);
      backing.DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241 = DEF_IF_m_randomB_zaz_whas__74_THEN_m_randomB_zaz_w_ETC___d241;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246, 1u);
      backing.DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246 = DEF_IF_m_ref_fifo_elem_count_virtual_reg_2_read__9_ETC___d246;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160, 2u);
      backing.DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160 = DEF_IF_m_ref_fifo_elem_count_wires_0_whas__57_THEN_ETC___d160;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82, 1u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d82;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96, 1u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wha_ETC___d96;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106, 8u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_2_wha_ETC___d106;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113, 1u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_3_wha_ETC___d113;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120, 1u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_4_wha_ETC___d120;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52, 1u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d52;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66, 8u);
      backing.DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66 = DEF_IF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas__ETC___d66;
      vcd_write_val(sim_hdl, num++, DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199, 1u);
      backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199 = DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d199;
      vcd_write_val(sim_hdl, num++, DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247, 1u);
      backing.DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247 = DEF_NOT_IF_m_ref_fifo_elem_count_virtual_reg_2_rea_ETC___d247;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256, 1u);
      backing.DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256 = DEF_NOT_fifo_nEmpty_virtual_reg_2_read__48_49_AND__ETC___d256;
      vcd_write_val(sim_hdl, num++, DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205, 1u);
      backing.DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205 = DEF_NOT_fifo_nFull_virtual_reg_2_read__00_01_AND_N_ETC___d205;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize = DEF_WILL_FIRE_RL_fifo_deqPtr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize = DEF_WILL_FIRE_RL_fifo_enqPtr_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize = DEF_WILL_FIRE_RL_fifo_nEmpty_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_fifo_nFull_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_fifo_nFull_canonicalize = DEF_WILL_FIRE_RL_fifo_nFull_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_init, 1u);
      backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_elem_count_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_post_canonicalize;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one,
		    1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl,
		    num++,
		    DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two,
		    1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_fake_pipeline_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF__read__h188, 8u);
      backing.DEF__read__h188 = DEF__read__h188;
      vcd_write_val(sim_hdl, num++, DEF__read__h219, 8u);
      backing.DEF__read__h219 = DEF__read__h219;
      vcd_write_val(sim_hdl, num++, DEF__read__h250, 8u);
      backing.DEF__read__h250 = DEF__read__h250;
      vcd_write_val(sim_hdl, num++, DEF_b__h18610, 8u);
      backing.DEF_b__h18610 = DEF_b__h18610;
      vcd_write_val(sim_hdl, num++, DEF_def__h20062, 8u);
      backing.DEF_def__h20062 = DEF_def__h20062;
      vcd_write_val(sim_hdl, num++, DEF_def__h20382, 2u);
      backing.DEF_def__h20382 = DEF_def__h20382;
      vcd_write_val(sim_hdl, num++, DEF_def__h20559, 2u);
      backing.DEF_def__h20559 = DEF_def__h20559;
      vcd_write_val(sim_hdl, num++, DEF_def__h21130, 2u);
      backing.DEF_def__h21130 = DEF_def__h21130;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deqPtr_virtual_reg_1_read____d231, 1u);
      backing.DEF_fifo_deqPtr_virtual_reg_1_read____d231 = DEF_fifo_deqPtr_virtual_reg_1_read____d231;
      vcd_write_val(sim_hdl, num++, DEF_fifo_deqPtr_virtual_reg_2_read____d230, 1u);
      backing.DEF_fifo_deqPtr_virtual_reg_2_read____d230 = DEF_fifo_deqPtr_virtual_reg_2_read____d230;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty_ehrReg__h3517, 1u);
      backing.DEF_fifo_nEmpty_ehrReg__h3517 = DEF_fifo_nEmpty_ehrReg__h3517;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty_virtual_reg_0_read____d252, 1u);
      backing.DEF_fifo_nEmpty_virtual_reg_0_read____d252 = DEF_fifo_nEmpty_virtual_reg_0_read____d252;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty_virtual_reg_1_read____d250, 1u);
      backing.DEF_fifo_nEmpty_virtual_reg_1_read____d250 = DEF_fifo_nEmpty_virtual_reg_1_read____d250;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305, 1u);
      backing.DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305 = DEF_fifo_nEmpty_virtual_reg_2_read__48_OR_fifo_nEm_ETC___d305;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty_virtual_reg_2_read____d248, 1u);
      backing.DEF_fifo_nEmpty_virtual_reg_2_read____d248 = DEF_fifo_nEmpty_virtual_reg_2_read____d248;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nFull_ehrReg__h4640, 1u);
      backing.DEF_fifo_nFull_ehrReg__h4640 = DEF_fifo_nFull_ehrReg__h4640;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nFull_virtual_reg_1_read____d202, 1u);
      backing.DEF_fifo_nFull_virtual_reg_1_read____d202 = DEF_fifo_nFull_virtual_reg_1_read____d202;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nFull_virtual_reg_2_read____d200, 1u);
      backing.DEF_fifo_nFull_virtual_reg_2_read____d200 = DEF_fifo_nFull_virtual_reg_2_read____d200;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nFull_wires_0_wget____d36, 1u);
      backing.DEF_fifo_nFull_wires_0_wget____d36 = DEF_fifo_nFull_wires_0_wget____d36;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nFull_wires_0_whas____d35, 1u);
      backing.DEF_fifo_nFull_wires_0_whas____d35 = DEF_fifo_nFull_wires_0_whas____d35;
      vcd_write_val(sim_hdl, num++, DEF_m_input_count_14_EQ_1024___d313, 1u);
      backing.DEF_m_input_count_14_EQ_1024___d313 = DEF_m_input_count_14_EQ_1024___d313;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195, 1u);
      backing.DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195 = DEF_m_ref_fifo_elem_count_virtual_reg_1_read____d195;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194, 1u);
      backing.DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194 = DEF_m_ref_fifo_elem_count_virtual_reg_2_read____d194;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_0_BIT_8___d51;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_0___d95;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1_0_BIT_1___d81;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80, 2u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_1___d80;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_3__h8965;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg_4__h9801;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50, 9u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50 = DEF_m_ref_fifo_fake_pipeline_fifo_ehrReg___d50;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1__ETC___d133;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_read____d127;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1__ETC___d132;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126 = DEF_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_read____d126;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget___ETC___d79;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78, 2u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_wget____d78;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_1_whas____d77;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget__8__ETC___d49;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48, 9u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_wget____d48;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47, 1u);
      backing.DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47 = DEF_m_ref_fifo_fake_pipeline_fifo_wires_0_whas____d47;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h17833, 2u);
      backing.DEF_n__read__h17833 = DEF_n__read__h17833;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h18861, 2u);
      backing.DEF_n__read__h18861 = DEF_n__read__h18861;
      vcd_write_val(sim_hdl, num++, DEF_n__read__h19532, 2u);
      backing.DEF_n__read__h19532 = DEF_n__read__h19532;
      vcd_write_val(sim_hdl, num++, DEF_v__h13847, 32u);
      backing.DEF_v__h13847 = DEF_v__h13847;
      vcd_write_val(sim_hdl, num++, DEF_v__h13927, 2u);
      backing.DEF_v__h13927 = DEF_v__h13927;
      vcd_write_val(sim_hdl, num++, DEF_v__h14236, 32u);
      backing.DEF_v__h14236 = DEF_v__h14236;
      vcd_write_val(sim_hdl, num++, DEF_v__h14316, 2u);
      backing.DEF_v__h14316 = DEF_v__h14316;
      vcd_write_val(sim_hdl, num++, DEF_v__h14623, 32u);
      backing.DEF_v__h14623 = DEF_v__h14623;
      vcd_write_val(sim_hdl, num++, DEF_v__h14703, 4u);
      backing.DEF_v__h14703 = DEF_v__h14703;
      vcd_write_val(sim_hdl, num++, DEF_v__h15013, 32u);
      backing.DEF_v__h15013 = DEF_v__h15013;
      vcd_write_val(sim_hdl, num++, DEF_v__h15093, 8u);
      backing.DEF_v__h15093 = DEF_v__h15093;
      vcd_write_val(sim_hdl, num++, DEF_x__h16187, 2u);
      backing.DEF_x__h16187 = DEF_x__h16187;
      vcd_write_val(sim_hdl, num++, DEF_x__h20180, 32u);
      backing.DEF_x__h20180 = DEF_x__h20180;
      vcd_write_val(sim_hdl, num++, DEF_x__h20335, 2u);
      backing.DEF_x__h20335 = DEF_x__h20335;
      vcd_write_val(sim_hdl, num++, DEF_x__h20512, 2u);
      backing.DEF_x__h20512 = DEF_x__h20512;
      vcd_write_val(sim_hdl, num++, DEF_x__h21083, 2u);
      backing.DEF_x__h21083 = DEF_x__h21083;
      vcd_write_val(sim_hdl, num++, DEF_x__h21469, 32u);
      backing.DEF_x__h21469 = DEF_x__h21469;
      vcd_write_val(sim_hdl, num++, DEF_x__h21617, 32u);
      backing.DEF_x__h21617 = DEF_x__h21617;
      vcd_write_val(sim_hdl, num++, DEF_x__h6047, 8u);
      backing.DEF_x__h6047 = DEF_x__h6047;
      vcd_write_val(sim_hdl, num++, DEF_x__h6048, 8u);
      backing.DEF_x__h6048 = DEF_x__h6048;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h13490, 8u);
      backing.DEF_x_first__h13490 = DEF_x_first__h13490;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h13790, 2u);
      backing.DEF_x_wget__h13790 = DEF_x_wget__h13790;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h14179, 2u);
      backing.DEF_x_wget__h14179 = DEF_x_wget__h14179;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h14566, 4u);
      backing.DEF_x_wget__h14566 = DEF_x_wget__h14566;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h14956, 8u);
      backing.DEF_x_wget__h14956 = DEF_x_wget__h14956;
    }
}

void MOD_mkTbPipelineFunctional::vcd_prims(tVCDDumpType dt, MOD_mkTbPipelineFunctional &backing)
{
  INST_fifo_deqPtr_ehrReg.dump_VCD(dt, backing.INST_fifo_deqPtr_ehrReg);
  INST_fifo_deqPtr_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_deqPtr_ignored_wires_0);
  INST_fifo_deqPtr_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_deqPtr_ignored_wires_1);
  INST_fifo_deqPtr_ignored_wires_2.dump_VCD(dt, backing.INST_fifo_deqPtr_ignored_wires_2);
  INST_fifo_deqPtr_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_deqPtr_virtual_reg_0);
  INST_fifo_deqPtr_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_deqPtr_virtual_reg_1);
  INST_fifo_deqPtr_virtual_reg_2.dump_VCD(dt, backing.INST_fifo_deqPtr_virtual_reg_2);
  INST_fifo_deqPtr_wires_0.dump_VCD(dt, backing.INST_fifo_deqPtr_wires_0);
  INST_fifo_deqPtr_wires_1.dump_VCD(dt, backing.INST_fifo_deqPtr_wires_1);
  INST_fifo_deqPtr_wires_2.dump_VCD(dt, backing.INST_fifo_deqPtr_wires_2);
  INST_fifo_enqPtr_ehrReg.dump_VCD(dt, backing.INST_fifo_enqPtr_ehrReg);
  INST_fifo_enqPtr_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_enqPtr_ignored_wires_0);
  INST_fifo_enqPtr_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_enqPtr_ignored_wires_1);
  INST_fifo_enqPtr_ignored_wires_2.dump_VCD(dt, backing.INST_fifo_enqPtr_ignored_wires_2);
  INST_fifo_enqPtr_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_enqPtr_virtual_reg_0);
  INST_fifo_enqPtr_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_enqPtr_virtual_reg_1);
  INST_fifo_enqPtr_virtual_reg_2.dump_VCD(dt, backing.INST_fifo_enqPtr_virtual_reg_2);
  INST_fifo_enqPtr_wires_0.dump_VCD(dt, backing.INST_fifo_enqPtr_wires_0);
  INST_fifo_enqPtr_wires_1.dump_VCD(dt, backing.INST_fifo_enqPtr_wires_1);
  INST_fifo_enqPtr_wires_2.dump_VCD(dt, backing.INST_fifo_enqPtr_wires_2);
  INST_fifo_nEmpty_ehrReg.dump_VCD(dt, backing.INST_fifo_nEmpty_ehrReg);
  INST_fifo_nEmpty_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_nEmpty_ignored_wires_0);
  INST_fifo_nEmpty_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_nEmpty_ignored_wires_1);
  INST_fifo_nEmpty_ignored_wires_2.dump_VCD(dt, backing.INST_fifo_nEmpty_ignored_wires_2);
  INST_fifo_nEmpty_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_nEmpty_virtual_reg_0);
  INST_fifo_nEmpty_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_nEmpty_virtual_reg_1);
  INST_fifo_nEmpty_virtual_reg_2.dump_VCD(dt, backing.INST_fifo_nEmpty_virtual_reg_2);
  INST_fifo_nEmpty_wires_0.dump_VCD(dt, backing.INST_fifo_nEmpty_wires_0);
  INST_fifo_nEmpty_wires_1.dump_VCD(dt, backing.INST_fifo_nEmpty_wires_1);
  INST_fifo_nEmpty_wires_2.dump_VCD(dt, backing.INST_fifo_nEmpty_wires_2);
  INST_fifo_nFull_ehrReg.dump_VCD(dt, backing.INST_fifo_nFull_ehrReg);
  INST_fifo_nFull_ignored_wires_0.dump_VCD(dt, backing.INST_fifo_nFull_ignored_wires_0);
  INST_fifo_nFull_ignored_wires_1.dump_VCD(dt, backing.INST_fifo_nFull_ignored_wires_1);
  INST_fifo_nFull_ignored_wires_2.dump_VCD(dt, backing.INST_fifo_nFull_ignored_wires_2);
  INST_fifo_nFull_virtual_reg_0.dump_VCD(dt, backing.INST_fifo_nFull_virtual_reg_0);
  INST_fifo_nFull_virtual_reg_1.dump_VCD(dt, backing.INST_fifo_nFull_virtual_reg_1);
  INST_fifo_nFull_virtual_reg_2.dump_VCD(dt, backing.INST_fifo_nFull_virtual_reg_2);
  INST_fifo_nFull_wires_0.dump_VCD(dt, backing.INST_fifo_nFull_wires_0);
  INST_fifo_nFull_wires_1.dump_VCD(dt, backing.INST_fifo_nFull_wires_1);
  INST_fifo_nFull_wires_2.dump_VCD(dt, backing.INST_fifo_nFull_wires_2);
  INST_fifo_regs_0.dump_VCD(dt, backing.INST_fifo_regs_0);
  INST_fifo_regs_1.dump_VCD(dt, backing.INST_fifo_regs_1);
  INST_fifo_regs_2.dump_VCD(dt, backing.INST_fifo_regs_2);
  INST_m_cycle.dump_VCD(dt, backing.INST_m_cycle);
  INST_m_input_count.dump_VCD(dt, backing.INST_m_input_count);
  INST_m_output_count.dump_VCD(dt, backing.INST_m_output_count);
  INST_m_randomA_ignore.dump_VCD(dt, backing.INST_m_randomA_ignore);
  INST_m_randomA_initialized.dump_VCD(dt, backing.INST_m_randomA_initialized);
  INST_m_randomA_zaz.dump_VCD(dt, backing.INST_m_randomA_zaz);
  INST_m_randomB_ignore.dump_VCD(dt, backing.INST_m_randomB_ignore);
  INST_m_randomB_initialized.dump_VCD(dt, backing.INST_m_randomB_initialized);
  INST_m_randomB_zaz.dump_VCD(dt, backing.INST_m_randomB_zaz);
  INST_m_randomC_ignore.dump_VCD(dt, backing.INST_m_randomC_ignore);
  INST_m_randomC_initialized.dump_VCD(dt, backing.INST_m_randomC_initialized);
  INST_m_randomC_zaz.dump_VCD(dt, backing.INST_m_randomC_zaz);
  INST_m_randomData_ignore.dump_VCD(dt, backing.INST_m_randomData_ignore);
  INST_m_randomData_initialized.dump_VCD(dt, backing.INST_m_randomData_initialized);
  INST_m_randomData_zaz.dump_VCD(dt, backing.INST_m_randomData_zaz);
  INST_m_ref_fifo_elem_count_ehrReg.dump_VCD(dt, backing.INST_m_ref_fifo_elem_count_ehrReg);
  INST_m_ref_fifo_elem_count_ignored_wires_0.dump_VCD(dt,
						      backing.INST_m_ref_fifo_elem_count_ignored_wires_0);
  INST_m_ref_fifo_elem_count_ignored_wires_1.dump_VCD(dt,
						      backing.INST_m_ref_fifo_elem_count_ignored_wires_1);
  INST_m_ref_fifo_elem_count_ignored_wires_2.dump_VCD(dt,
						      backing.INST_m_ref_fifo_elem_count_ignored_wires_2);
  INST_m_ref_fifo_elem_count_virtual_reg_0.dump_VCD(dt,
						    backing.INST_m_ref_fifo_elem_count_virtual_reg_0);
  INST_m_ref_fifo_elem_count_virtual_reg_1.dump_VCD(dt,
						    backing.INST_m_ref_fifo_elem_count_virtual_reg_1);
  INST_m_ref_fifo_elem_count_virtual_reg_2.dump_VCD(dt,
						    backing.INST_m_ref_fifo_elem_count_virtual_reg_2);
  INST_m_ref_fifo_elem_count_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_elem_count_wires_0);
  INST_m_ref_fifo_elem_count_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_elem_count_wires_1);
  INST_m_ref_fifo_elem_count_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_elem_count_wires_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg.dump_VCD(dt,
						     backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1.dump_VCD(dt,
						       backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2.dump_VCD(dt,
						       backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3.dump_VCD(dt,
						       backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_3);
  INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4.dump_VCD(dt,
						       backing.INST_m_ref_fifo_fake_pipeline_fifo_ehrReg_4);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_3);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_0_4);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_3);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_1_4);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2);
  INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1.dump_VCD(dt,
								backing.INST_m_ref_fifo_fake_pipeline_fifo_ignored_wires_2_1);
  INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo.dump_VCD(dt,
							     backing.INST_m_ref_fifo_fake_pipeline_fifo_ref_noncf_fifo);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0.dump_VCD(dt,
							    backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_1);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_2);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_3);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_0_4);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1.dump_VCD(dt,
							    backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_1);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_2);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_3);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_1_4);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2.dump_VCD(dt,
							    backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2);
  INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1.dump_VCD(dt,
							      backing.INST_m_ref_fifo_fake_pipeline_fifo_virtual_reg_2_1);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0.dump_VCD(dt,
						      backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0_1);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0_2);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0_3);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_0_4);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1.dump_VCD(dt,
						      backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1_1);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1_2);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1_3);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_1_4);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_2.dump_VCD(dt,
						      backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_2);
  INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1.dump_VCD(dt,
							backing.INST_m_ref_fifo_fake_pipeline_fifo_wires_2_1);
}
