{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720715985050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720715985050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 11:39:44 2024 " "Processing started: Thu Jul 11 11:39:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720715985050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720715985050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Test -c SDRAM_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Test -c SDRAM_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720715985050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720715985609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720715985609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRAM_CLK dram_clk SDRAM_Test.v(8) " "Verilog HDL Declaration information at SDRAM_Test.v(8): object \"DRAM_CLK\" differs only in case from object \"dram_clk\" in the same scope" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720715992461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Test " "Found entity 1: SDRAM_Test" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720715992463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720715992463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1720715992465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720715992466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720715992466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100m " "Found entity 1: pll_100m" {  } { { "pll_100m.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/pll_100m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720715992468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720715992468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/hex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720715992471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720715992471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_Test " "Elaborating entity \"SDRAM_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720715992524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SDRAM_Test.v(52) " "Verilog HDL assignment warning at SDRAM_Test.v(52): truncated value with size 32 to match size of target (21)" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720715992525 "|SDRAM_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SDRAM_Test.v(82) " "Verilog HDL assignment warning at SDRAM_Test.v(82): truncated value with size 32 to match size of target (4)" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720715992525 "|SDRAM_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 SDRAM_Test.v(25) " "Output port \"HEX4\" at SDRAM_Test.v(25) has no driver" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720715992527 "|SDRAM_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 SDRAM_Test.v(26) " "Output port \"HEX5\" at SDRAM_Test.v(26) has no driver" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720715992527 "|SDRAM_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N SDRAM_Test.v(14) " "Output port \"DRAM_RAS_N\" at SDRAM_Test.v(14) has no driver" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720715992527 "|SDRAM_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100m pll_100m:pll " "Elaborating entity \"pll_100m\" for hierarchy \"pll_100m:pll\"" {  } { { "SDRAM_Test.v" "pll" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720715992542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_100m:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_100m:pll\|altpll:altpll_component\"" {  } { { "pll_100m.v" "altpll_component" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/pll_100m.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720715992586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_100m:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_100m:pll\|altpll:altpll_component\"" {  } { { "pll_100m.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/pll_100m.v" 17 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720715992588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_100m:pll\|altpll:altpll_component " "Instantiated megafunction \"pll_100m:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_100m " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_100m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720715992588 ""}  } { { "pll_100m.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/pll_100m.v" 17 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720715992588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_100m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_100m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100m_altpll " "Found entity 1: pll_100m_altpll" {  } { { "db/pll_100m_altpll.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/db/pll_100m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720715992632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720715992632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100m_altpll pll_100m:pll\|altpll:altpll_component\|pll_100m_altpll:auto_generated " "Elaborating entity \"pll_100m_altpll\" for hierarchy \"pll_100m:pll\|altpll:altpll_component\|pll_100m_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720715992632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:inst " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:inst\"" {  } { { "SDRAM_Test.v" "inst" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720715992635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:H3 " "Elaborating entity \"hex\" for hierarchy \"hex:H3\"" {  } { { "SDRAM_Test.v" "H3" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720715992638 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720715993021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720715993086 "|SDRAM_Test|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720715993086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720715993178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/output_files/SDRAM_Test.map.smsg " "Generated suppressed messages file C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/output_files/SDRAM_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720715993352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720715993456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720715993456 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_100m:pll\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll_100m:pll\|altpll:altpll_component\|pll_100m_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1720715993496 ""}  } { { "db/pll_100m_altpll.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/db/pll_100m_altpll.v" 61 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1720715993496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720715993529 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720715993529 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1720715993529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720715993529 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720715993529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720715993529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720715993553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 11:39:53 2024 " "Processing ended: Thu Jul 11 11:39:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720715993553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720715993553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720715993553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720715993553 ""}
