

================================================================
== Vitis HLS Report for 'MPCcore_Pipeline_VITIS_LOOP_42_3'
================================================================
* Date:           Mon Feb 12 12:02:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_v1_v4_NPC_SDA_20khz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k410t-fbg900-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.763 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_3  |        9|        9|         3|          3|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%xref_5_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xref_5_load"   --->   Operation 7 'read' 'xref_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%xref_4_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xref_4_load"   --->   Operation 8 'read' 'xref_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%xref_3_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xref_3_load"   --->   Operation 9 'read' 'xref_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%xref_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xref_2_load"   --->   Operation 10 'read' 'xref_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%xref_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xref_1_load"   --->   Operation 11 'read' 'xref_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xref_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %xref_0_load"   --->   Operation 12 'read' 'xref_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%store_ln0 = store i2 0, i2 %rhs_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc66"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_V = load i2 %rhs_V"   --->   Operation 15 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.64ns)   --->   "%icmp_ln1073 = icmp_eq  i2 %i_V, i2 3"   --->   Operation 17 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%add_ln886 = add i2 %i_V, i2 1"   --->   Operation 19 'add' 'add_ln886' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln1073, void %for.inc66.split, void %for.end68.exitStub" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:42]   --->   Operation 20 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %i_V, i3 0"   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln1540_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %i_V, i1 0"   --->   Operation 22 'bitconcatenate' 'shl_ln1540_1' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i3 %shl_ln1540_1"   --->   Operation 23 'zext' 'zext_ln1540' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.33ns)   --->   "%ret_V_8 = sub i5 %shl_ln, i5 %zext_ln1540"   --->   Operation 24 'sub' 'ret_V_8' <Predicate = (!icmp_ln1073)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i5 %ret_V_8"   --->   Operation 25 'zext' 'zext_ln587' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Yref_V_addr = getelementptr i16 %Yref_V, i64 0, i64 %zext_ln587" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:43]   --->   Operation 26 'getelementptr' 'Yref_V_addr' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.42ns)   --->   "%store_ln43 = store i16 %xref_0_load_read, i5 %Yref_V_addr" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:43]   --->   Operation 27 'store' 'store_ln43' <Predicate = (!icmp_ln1073)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_V = or i5 %ret_V_8, i5 1"   --->   Operation 28 'or' 'ret_V' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i5 %ret_V"   --->   Operation 29 'zext' 'zext_ln587_1' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Yref_V_addr_1 = getelementptr i16 %Yref_V, i64 0, i64 %zext_ln587_1" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:44]   --->   Operation 30 'getelementptr' 'Yref_V_addr_1' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.42ns)   --->   "%store_ln44 = store i16 %xref_1_load_read, i5 %Yref_V_addr_1" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:44]   --->   Operation 31 'store' 'store_ln44' <Predicate = (!icmp_ln1073)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%store_ln42 = store i2 %add_ln886, i2 %rhs_V" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:42]   --->   Operation 32 'store' 'store_ln42' <Predicate = (!icmp_ln1073)> <Delay = 1.02>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.76>
ST_2 : Operation 33 [1/1] (1.33ns)   --->   "%ret_V_4 = add i5 %ret_V_8, i5 2"   --->   Operation 33 'add' 'ret_V_4' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i5 %ret_V_4"   --->   Operation 34 'zext' 'zext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%Yref_V_addr_2 = getelementptr i16 %Yref_V, i64 0, i64 %zext_ln587_2" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:45]   --->   Operation 35 'getelementptr' 'Yref_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.42ns)   --->   "%store_ln45 = store i16 %xref_2_load_read, i5 %Yref_V_addr_2" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:45]   --->   Operation 36 'store' 'store_ln45' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>
ST_2 : Operation 37 [1/1] (1.33ns)   --->   "%ret_V_5 = add i5 %ret_V_8, i5 3"   --->   Operation 37 'add' 'ret_V_5' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i5 %ret_V_5"   --->   Operation 38 'zext' 'zext_ln587_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%Yref_V_addr_3 = getelementptr i16 %Yref_V, i64 0, i64 %zext_ln587_3" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:46]   --->   Operation 39 'getelementptr' 'Yref_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.42ns)   --->   "%store_ln46 = store i16 %xref_3_load_read, i5 %Yref_V_addr_3" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:46]   --->   Operation 40 'store' 'store_ln46' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>

State 3 <SV = 2> <Delay = 2.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1677 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 41 'specloopname' 'specloopname_ln1677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.33ns)   --->   "%ret_V_6 = add i5 %ret_V_8, i5 4"   --->   Operation 42 'add' 'ret_V_6' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln587_4 = zext i5 %ret_V_6"   --->   Operation 43 'zext' 'zext_ln587_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%Yref_V_addr_4 = getelementptr i16 %Yref_V, i64 0, i64 %zext_ln587_4" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:47]   --->   Operation 44 'getelementptr' 'Yref_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.42ns)   --->   "%store_ln47 = store i16 %xref_4_load_read, i5 %Yref_V_addr_4" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:47]   --->   Operation 45 'store' 'store_ln47' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>
ST_3 : Operation 46 [1/1] (1.33ns)   --->   "%ret_V_7 = add i5 %ret_V_8, i5 5"   --->   Operation 46 'add' 'ret_V_7' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln587_5 = zext i5 %ret_V_7"   --->   Operation 47 'zext' 'zext_ln587_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%Yref_V_addr_5 = getelementptr i16 %Yref_V, i64 0, i64 %zext_ln587_5" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:48]   --->   Operation 48 'getelementptr' 'Yref_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.42ns)   --->   "%store_ln48 = store i16 %xref_5_load_read, i5 %Yref_V_addr_5" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:48]   --->   Operation 49 'store' 'store_ln48' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc66" [PHC_v1_v4_NPC_SDA_20khz/MPCcore.cpp:42]   --->   Operation 50 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ Yref_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ xref_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xref_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xref_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xref_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xref_4_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xref_5_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs_V               (alloca           ) [ 0100]
xref_5_load_read    (read             ) [ 0011]
xref_4_load_read    (read             ) [ 0011]
xref_3_load_read    (read             ) [ 0010]
xref_2_load_read    (read             ) [ 0010]
xref_1_load_read    (read             ) [ 0000]
xref_0_load_read    (read             ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
i_V                 (load             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln1073         (icmp             ) [ 0100]
empty               (speclooptripcount) [ 0000]
add_ln886           (add              ) [ 0000]
br_ln42             (br               ) [ 0000]
shl_ln              (bitconcatenate   ) [ 0000]
shl_ln1540_1        (bitconcatenate   ) [ 0000]
zext_ln1540         (zext             ) [ 0000]
ret_V_8             (sub              ) [ 0011]
zext_ln587          (zext             ) [ 0000]
Yref_V_addr         (getelementptr    ) [ 0000]
store_ln43          (store            ) [ 0000]
ret_V               (or               ) [ 0000]
zext_ln587_1        (zext             ) [ 0000]
Yref_V_addr_1       (getelementptr    ) [ 0000]
store_ln44          (store            ) [ 0000]
store_ln42          (store            ) [ 0000]
ret_V_4             (add              ) [ 0000]
zext_ln587_2        (zext             ) [ 0000]
Yref_V_addr_2       (getelementptr    ) [ 0000]
store_ln45          (store            ) [ 0000]
ret_V_5             (add              ) [ 0000]
zext_ln587_3        (zext             ) [ 0000]
Yref_V_addr_3       (getelementptr    ) [ 0000]
store_ln46          (store            ) [ 0000]
specloopname_ln1677 (specloopname     ) [ 0000]
ret_V_6             (add              ) [ 0000]
zext_ln587_4        (zext             ) [ 0000]
Yref_V_addr_4       (getelementptr    ) [ 0000]
store_ln47          (store            ) [ 0000]
ret_V_7             (add              ) [ 0000]
zext_ln587_5        (zext             ) [ 0000]
Yref_V_addr_5       (getelementptr    ) [ 0000]
store_ln48          (store            ) [ 0000]
br_ln42             (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Yref_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Yref_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xref_0_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xref_0_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xref_1_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xref_1_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xref_2_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xref_2_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xref_3_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xref_3_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xref_4_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xref_4_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xref_5_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xref_5_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="rhs_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="xref_5_load_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xref_5_load_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="xref_4_load_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xref_4_load_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="xref_3_load_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xref_3_load_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="xref_2_load_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xref_2_load_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="xref_1_load_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xref_1_load_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="xref_0_load_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xref_0_load_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="Yref_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="5" slack="0"/>
<pin id="104" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Yref_V_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="5" slack="0"/>
<pin id="113" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="115" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 store_ln44/1 store_ln45/2 store_ln46/2 store_ln47/3 store_ln48/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Yref_V_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Yref_V_addr_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="Yref_V_addr_2_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Yref_V_addr_2/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="Yref_V_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Yref_V_addr_3/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="Yref_V_addr_4_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Yref_V_addr_4/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="Yref_V_addr_5_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Yref_V_addr_5/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="2" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_V_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln1073_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln886_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="shl_ln_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln1540_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1540_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln1540_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="ret_V_8_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln587_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="ret_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln587_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln42_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ret_V_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln587_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="ret_V_5_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="1"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln587_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_3/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="ret_V_6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="2"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln587_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_4/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="ret_V_7_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="2"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln587_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_5/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="rhs_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="273" class="1005" name="xref_5_load_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="2"/>
<pin id="275" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="xref_5_load_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="xref_4_load_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="2"/>
<pin id="280" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="xref_4_load_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="xref_3_load_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="xref_3_load_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="xref_2_load_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="xref_2_load_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="ret_V_8_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="1"/>
<pin id="298" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="94" pin="2"/><net_sink comp="107" pin=4"/></net>

<net id="117"><net_src comp="100" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="88" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="126"><net_src comp="118" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="164" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="164" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="179" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="214"><net_src comp="199" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="225"><net_src comp="173" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="269"><net_src comp="60" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="276"><net_src comp="64" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="281"><net_src comp="70" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="286"><net_src comp="76" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="291"><net_src comp="82" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="107" pin=4"/></net>

<net id="299"><net_src comp="199" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="256" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Yref_V | {1 2 3 }
 - Input state : 
	Port: MPCcore_Pipeline_VITIS_LOOP_42_3 : xref_0_load | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_42_3 : xref_1_load | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_42_3 : xref_2_load | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_42_3 : xref_3_load | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_42_3 : xref_4_load | {1 }
	Port: MPCcore_Pipeline_VITIS_LOOP_42_3 : xref_5_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V : 1
		icmp_ln1073 : 2
		add_ln886 : 2
		br_ln42 : 3
		shl_ln : 2
		shl_ln1540_1 : 2
		zext_ln1540 : 3
		ret_V_8 : 4
		zext_ln587 : 5
		Yref_V_addr : 6
		store_ln43 : 7
		ret_V : 5
		zext_ln587_1 : 5
		Yref_V_addr_1 : 6
		store_ln44 : 7
		store_ln42 : 3
	State 2
		zext_ln587_2 : 1
		Yref_V_addr_2 : 2
		store_ln45 : 3
		zext_ln587_3 : 1
		Yref_V_addr_3 : 2
		store_ln46 : 3
	State 3
		zext_ln587_4 : 1
		Yref_V_addr_4 : 2
		store_ln47 : 3
		zext_ln587_5 : 1
		Yref_V_addr_5 : 2
		store_ln48 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln886_fu_173      |    0    |    10   |
|          |        ret_V_4_fu_226       |    0    |    13   |
|    add   |        ret_V_5_fu_236       |    0    |    13   |
|          |        ret_V_6_fu_246       |    0    |    13   |
|          |        ret_V_7_fu_256       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    sub   |        ret_V_8_fu_199       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1073_fu_167     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          | xref_5_load_read_read_fu_64 |    0    |    0    |
|          | xref_4_load_read_read_fu_70 |    0    |    0    |
|   read   | xref_3_load_read_read_fu_76 |    0    |    0    |
|          | xref_2_load_read_read_fu_82 |    0    |    0    |
|          | xref_1_load_read_read_fu_88 |    0    |    0    |
|          | xref_0_load_read_read_fu_94 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_179        |    0    |    0    |
|          |     shl_ln1540_1_fu_187     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln1540_fu_195     |    0    |    0    |
|          |      zext_ln587_fu_205      |    0    |    0    |
|          |     zext_ln587_1_fu_216     |    0    |    0    |
|   zext   |     zext_ln587_2_fu_231     |    0    |    0    |
|          |     zext_ln587_3_fu_241     |    0    |    0    |
|          |     zext_ln587_4_fu_251     |    0    |    0    |
|          |     zext_ln587_5_fu_261     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    or    |         ret_V_fu_210        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    83   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     ret_V_8_reg_296    |    5   |
|      rhs_V_reg_266     |    2   |
|xref_2_load_read_reg_288|   16   |
|xref_3_load_read_reg_283|   16   |
|xref_4_load_read_reg_278|   16   |
|xref_5_load_read_reg_273|   16   |
+------------------------+--------+
|          Total         |   71   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   3  |   5  |   15   ||    13   |
| grp_access_fu_107 |  p1  |   3  |  16  |   48   ||    13   |
| grp_access_fu_107 |  p2  |   3  |   0  |    0   ||    13   |
| grp_access_fu_107 |  p4  |   3  |   5  |   15   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   78   || 4.18943 ||    52   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   83   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   52   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   71   |   135  |
+-----------+--------+--------+--------+
