{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "# 00 — From Transistors to Logic Gates\n",
    "\n",
    "**Module 06: Integrated Circuits**\n",
    "\n",
    "---\n",
    "\n",
    "We have spent five modules understanding individual semiconductor devices: diodes, BJTs, MOSFETs. Now we make the leap that changed civilization: **combining transistors into logic gates**, and logic gates into everything from calculators to smartphones.\n",
    "\n",
    "This notebook covers the bridge between analog transistor circuits and digital logic. By the end, you will:\n",
    "- Understand how a MOSFET acts as a digital switch (HIGH/LOW, 1/0)\n",
    "- Build a CMOS inverter from complementary NMOS + PMOS transistors\n",
    "- Construct a NAND gate from discrete MOSFETs and verify its truth table\n",
    "- Understand why NAND is the universal gate\n",
    "- See the conceptual path from gates to flip-flops to processors\n",
    "- Appreciate Moore's Law and what it means physically"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-1",
   "metadata": {},
   "source": [
    "## Concept — Digital Logic: HIGH and LOW\n",
    "\n",
    "In analog electronics, voltages can be anything: 1.23V, 3.87V, 0.01V. In digital electronics, we simplify to just **two states**:\n",
    "\n",
    "| State | Name | Typical Voltage (5V logic) | Typical Voltage (3.3V logic) |\n",
    "|-------|------|---------------------------|-----------------------------|\n",
    "| 1 | HIGH | > 3.5V (close to VCC) | > 2.4V (close to VCC) |\n",
    "| 0 | LOW | < 1.5V (close to GND) | < 0.8V (close to GND) |\n",
    "\n",
    "The exact thresholds depend on the **logic family** (more on this in the next notebook), but the principle is always the same: we throw away analog precision in exchange for **noise immunity**. A signal can be corrupted by 0.5V of noise and still be read correctly.\n",
    "\n",
    "### The fundamental building block: the switch\n",
    "\n",
    "A MOSFET is a voltage-controlled switch:\n",
    "- **NMOS**: Gate HIGH = switch ON (drain-source conducts), Gate LOW = switch OFF\n",
    "- **PMOS**: Gate LOW = switch ON, Gate HIGH = switch OFF (opposite!)\n",
    "\n",
    "```\n",
    "NMOS as switch:                PMOS as switch:\n",
    "\n",
    "  Gate = HIGH --> ON            Gate = LOW  --> ON\n",
    "  Gate = LOW  --> OFF           Gate = HIGH --> OFF\n",
    "\n",
    "   D                             S\n",
    "   |                             |\n",
    "   | (conducts when              | (conducts when\n",
    "   |  Vgs > Vth)                 |  Vgs < -|Vth|)\n",
    "   |                             |\n",
    "   S                             D\n",
    "```\n",
    "\n",
    "This complementary behavior is the key insight behind CMOS logic."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-2",
   "metadata": {},
   "source": [
    "## Concept — The CMOS Inverter (NOT Gate)\n",
    "\n",
    "The simplest logic gate uses one NMOS and one PMOS transistor:\n",
    "\n",
    "```\n",
    "        VCC (5V)\n",
    "         |\n",
    "       |--+  PMOS (Q1)\n",
    " IN ---+       \n",
    "       |--+  \n",
    "         |------- OUT\n",
    "       |--+\n",
    " IN ---+     NMOS (Q2)\n",
    "       |--+\n",
    "         |\n",
    "        GND\n",
    "```\n",
    "\n",
    "### How it works:\n",
    "\n",
    "**When IN = HIGH (VCC):**\n",
    "- NMOS gate is HIGH relative to source (GND) --> Vgs > Vth --> NMOS **ON**\n",
    "- PMOS gate is HIGH relative to source (VCC) --> Vgs = 0 --> PMOS **OFF**\n",
    "- Output connects to GND through NMOS --> **OUT = LOW**\n",
    "\n",
    "**When IN = LOW (GND):**\n",
    "- NMOS gate is LOW --> Vgs = 0 --> NMOS **OFF**\n",
    "- PMOS gate is LOW relative to source (VCC) --> Vgs = -VCC --> PMOS **ON**\n",
    "- Output connects to VCC through PMOS --> **OUT = HIGH**\n",
    "\n",
    "| IN | PMOS | NMOS | OUT |\n",
    "|----|------|------|-----|\n",
    "| 0  | ON   | OFF  | 1   |\n",
    "| 1  | OFF  | ON   | 0   |\n",
    "\n",
    "This is a **NOT gate** (inverter): output is always the opposite of input.\n",
    "\n",
    "### The critical advantage: no static power consumption\n",
    "\n",
    "In every stable state, one transistor is ON and the other is OFF. There is **never a direct path from VCC to GND**. Current only flows during the brief switching transition. This is why CMOS dominates: a chip with billions of transistors does not melt."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-3",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# CMOS Inverter Transfer Characteristic: Vout vs Vin\n",
    "# Using simplified MOSFET models\n",
    "\n",
    "VCC = 5.0\n",
    "Vtn = 1.0   # NMOS threshold\n",
    "Vtp = -1.0  # PMOS threshold (negative)\n",
    "kn = 2.0    # NMOS transconductance parameter (mA/V^2)\n",
    "kp = 1.0    # PMOS transconductance parameter (mA/V^2)\n",
    "\n",
    "Vin = np.linspace(0, VCC, 1000)\n",
    "Vout = np.zeros_like(Vin)\n",
    "\n",
    "for i, vi in enumerate(Vin):\n",
    "    # Solve for Vout where NMOS current = PMOS current\n",
    "    # Simplified: use a smooth tanh approximation for the transfer curve\n",
    "    # Real CMOS inverter has a sharp transition near VCC/2\n",
    "    midpoint = VCC / 2\n",
    "    steepness = 8.0 / VCC  # Sharper for higher VCC\n",
    "    Vout[i] = VCC / 2 * (1 - np.tanh(steepness * (vi - midpoint)))\n",
    "\n",
    "fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(14, 5))\n",
    "\n",
    "# Transfer characteristic\n",
    "ax1.plot(Vin, Vout, 'b-', linewidth=2.5)\n",
    "ax1.set_xlabel('Input Voltage (V)', fontsize=12)\n",
    "ax1.set_ylabel('Output Voltage (V)', fontsize=12)\n",
    "ax1.set_title('CMOS Inverter Transfer Characteristic', fontsize=13, fontweight='bold')\n",
    "ax1.grid(True, alpha=0.3)\n",
    "ax1.set_xlim(0, VCC)\n",
    "ax1.set_ylim(-0.2, VCC + 0.2)\n",
    "\n",
    "# Shade logic regions\n",
    "ax1.axhspan(3.5, 5.2, alpha=0.15, color='green', label='Output HIGH region')\n",
    "ax1.axhspan(-0.2, 1.5, alpha=0.15, color='red', label='Output LOW region')\n",
    "ax1.axvspan(0, 1.5, alpha=0.1, color='blue')\n",
    "ax1.axvspan(3.5, 5.0, alpha=0.1, color='orange')\n",
    "ax1.text(0.5, 4.7, 'IN=LOW\\nOUT=HIGH', fontsize=9, ha='center', color='green')\n",
    "ax1.text(4.3, 0.3, 'IN=HIGH\\nOUT=LOW', fontsize=9, ha='center', color='red')\n",
    "\n",
    "# Mark the switching threshold\n",
    "ax1.axvline(x=VCC/2, color='gray', linestyle='--', alpha=0.5)\n",
    "ax1.text(VCC/2 + 0.1, 2.5, f'Switching\\nthreshold\\n~{VCC/2:.1f}V', fontsize=9, color='gray')\n",
    "ax1.legend(fontsize=10, loc='center right')\n",
    "\n",
    "# Current during switching\n",
    "# Short-circuit current peaks during transition\n",
    "I_peak = 0.5 * kn * (VCC/2 - Vtn)**2  # rough peak current\n",
    "I_short = np.zeros_like(Vin)\n",
    "for i, vi in enumerate(Vin):\n",
    "    # Both transistors partially on in the transition region\n",
    "    if vi > Vtn and vi < (VCC + Vtp):\n",
    "        n_frac = min((vi - Vtn) / (VCC/2 - Vtn), 1.0)\n",
    "        p_frac = min((VCC + Vtp - vi) / (VCC/2 + Vtp), 1.0)\n",
    "        I_short[i] = I_peak * n_frac * p_frac\n",
    "\n",
    "ax2.plot(Vin, I_short, 'r-', linewidth=2.5)\n",
    "ax2.fill_between(Vin, 0, I_short, alpha=0.3, color='red')\n",
    "ax2.set_xlabel('Input Voltage (V)', fontsize=12)\n",
    "ax2.set_ylabel('Short-Circuit Current (mA)', fontsize=12)\n",
    "ax2.set_title('CMOS Inverter: Current During Switching', fontsize=13, fontweight='bold')\n",
    "ax2.grid(True, alpha=0.3)\n",
    "ax2.text(2.5, I_peak * 0.8, 'Current flows ONLY\\nduring transition!', fontsize=11,\n",
    "         ha='center', color='red', fontweight='bold')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print('Key observation: In both stable states (IN=0 or IN=5V), current is essentially ZERO.')\n",
    "print('Power is consumed only during switching transitions.')\n",
    "print('This is why CMOS can have billions of transistors without melting.')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "## Concept — NAND Gate from Transistors\n",
    "\n",
    "The NAND gate is the most important gate in digital logic. It uses **2 NMOS in series** (pull-down) and **2 PMOS in parallel** (pull-up):\n",
    "\n",
    "```\n",
    "              VCC\n",
    "             /   \\\n",
    "          P1       P2      (PMOS in PARALLEL)\n",
    "         |--+     +--|\n",
    "   A ----|  |     |  |---- B\n",
    "         |--+     +--|\n",
    "             \\   /\n",
    "              +----------- OUT\n",
    "              |\n",
    "            |--+\n",
    "      A ----|     N1       (NMOS in SERIES)\n",
    "            |--+\n",
    "              |\n",
    "            |--+\n",
    "      B ----|     N2\n",
    "            |--+\n",
    "              |\n",
    "             GND\n",
    "```\n",
    "\n",
    "### Logic analysis:\n",
    "\n",
    "**Output = LOW requires** a path from OUT to GND:\n",
    "- Both NMOS must be ON --> both A and B must be HIGH\n",
    "- This is the ONLY case where output is LOW\n",
    "\n",
    "**Output = HIGH requires** a path from OUT to VCC:\n",
    "- At least one PMOS must be ON --> at least one input must be LOW\n",
    "\n",
    "| A | B | P1 (PMOS) | P2 (PMOS) | N1 (NMOS) | N2 (NMOS) | Path to VCC? | Path to GND? | OUT |\n",
    "|---|---|-----------|-----------|-----------|-----------|-------------|-------------|-----|\n",
    "| 0 | 0 | ON        | ON        | OFF       | OFF       | YES (both)  | NO          | 1   |\n",
    "| 0 | 1 | ON        | OFF       | OFF       | ON        | YES (P1)    | NO          | 1   |\n",
    "| 1 | 0 | OFF       | ON        | ON        | OFF       | YES (P2)    | NO          | 1   |\n",
    "| 1 | 1 | OFF       | OFF       | ON        | ON        | NO          | YES (both)  | 0   |\n",
    "\n",
    "This is the **NAND** truth table: output is LOW only when **both** inputs are HIGH."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "\n",
    "# Truth table generator for common logic gates\n",
    "\n",
    "def print_truth_table(gate_name, func):\n",
    "    \"\"\"Print a formatted truth table for a 2-input gate.\"\"\"\n",
    "    print(f'\\n  {gate_name} Gate Truth Table')\n",
    "    print(f'  {\"=\"*30}')\n",
    "    print(f'  {\"A\":^5} | {\"B\":^5} | {\"OUT\":^5}')\n",
    "    print(f'  {\"-\"*5}-+-{\"-\"*5}-+-{\"-\"*5}')\n",
    "    for a in [0, 1]:\n",
    "        for b in [0, 1]:\n",
    "            out = func(a, b)\n",
    "            print(f'  {a:^5} | {b:^5} | {out:^5}')\n",
    "\n",
    "def print_not_table():\n",
    "    print(f'\\n  NOT Gate (Inverter) Truth Table')\n",
    "    print(f'  {\"=\"*20}')\n",
    "    print(f'  {\"IN\":^5} | {\"OUT\":^5}')\n",
    "    print(f'  {\"-\"*5}-+-{\"-\"*5}')\n",
    "    for a in [0, 1]:\n",
    "        print(f'  {a:^5} | {1-a:^5}')\n",
    "\n",
    "# Define gate functions\n",
    "gates = {\n",
    "    'AND':  lambda a, b: a & b,\n",
    "    'OR':   lambda a, b: a | b,\n",
    "    'NAND': lambda a, b: 1 - (a & b),\n",
    "    'NOR':  lambda a, b: 1 - (a | b),\n",
    "    'XOR':  lambda a, b: a ^ b,\n",
    "    'XNOR': lambda a, b: 1 - (a ^ b),\n",
    "}\n",
    "\n",
    "print_not_table()\n",
    "for name, func in gates.items():\n",
    "    print_truth_table(name, func)\n",
    "\n",
    "print('\\n\\nKey observation: NAND is AND followed by NOT.')\n",
    "print('NOR is OR followed by NOT.')\n",
    "print('Both NAND and NOR are \"universal gates\" -- you can build ANY logic function from just one type.')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "## Concept — NOR Gate from Transistors\n",
    "\n",
    "The NOR gate is the mirror image of NAND: **2 PMOS in series** (pull-up) and **2 NMOS in parallel** (pull-down):\n",
    "\n",
    "```\n",
    "              VCC\n",
    "               |\n",
    "            |--+\n",
    "      A ----|     P1       (PMOS in SERIES)\n",
    "            |--+\n",
    "               |\n",
    "            |--+\n",
    "      B ----|     P2\n",
    "            |--+\n",
    "               |\n",
    "               +----------- OUT\n",
    "              / \\\n",
    "          N1       N2      (NMOS in PARALLEL)\n",
    "         |--+     +--|\n",
    "   A ----|  |     |  |---- B\n",
    "         |--+     +--|\n",
    "              \\ /\n",
    "              GND\n",
    "```\n",
    "\n",
    "| A | B | OUT |\n",
    "|---|---|-----|\n",
    "| 0 | 0 | 1   |\n",
    "| 0 | 1 | 0   |\n",
    "| 1 | 0 | 0   |\n",
    "| 1 | 1 | 0   |\n",
    "\n",
    "Output is HIGH **only** when **both** inputs are LOW.\n",
    "\n",
    "### Why NAND won over NOR\n",
    "\n",
    "Both NAND and NOR are universal gates, but NAND is preferred because:\n",
    "1. **PMOS transistors are ~2-3x slower** than NMOS (holes have lower mobility than electrons)\n",
    "2. In NAND, the slow PMOS devices are in **parallel** (faster) while fast NMOS are in series\n",
    "3. In NOR, the slow PMOS devices are in **series** (even slower) while fast NMOS are in parallel\n",
    "4. NAND gates require fewer transistors for most practical logic functions\n",
    "\n",
    "This is why most logic families (74HC00, etc.) are built around NAND gates."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-7",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "import matplotlib.patches as patches\n",
    "\n",
    "# Visualize which transistors are ON/OFF for each NAND input combination\n",
    "\n",
    "fig, axes = plt.subplots(1, 4, figsize=(18, 6))\n",
    "\n",
    "input_combos = [(0, 0), (0, 1), (1, 0), (1, 1)]\n",
    "nand_outputs = [1, 1, 1, 0]\n",
    "\n",
    "for idx, (a, b) in enumerate(input_combos):\n",
    "    ax = axes[idx]\n",
    "    out = nand_outputs[idx]\n",
    "    \n",
    "    # PMOS states (ON when input is LOW)\n",
    "    p1_on = (a == 0)\n",
    "    p2_on = (b == 0)\n",
    "    # NMOS states (ON when input is HIGH)\n",
    "    n1_on = (a == 1)\n",
    "    n2_on = (b == 1)\n",
    "    \n",
    "    # Draw VCC rail\n",
    "    ax.plot([0.2, 0.8], [0.95, 0.95], 'r-', linewidth=3)\n",
    "    ax.text(0.5, 0.98, 'VCC', ha='center', fontsize=10, fontweight='bold', color='red')\n",
    "    \n",
    "    # Draw GND rail\n",
    "    ax.plot([0.2, 0.8], [0.05, 0.05], 'k-', linewidth=3)\n",
    "    ax.text(0.5, 0.01, 'GND', ha='center', fontsize=10, fontweight='bold')\n",
    "    \n",
    "    # PMOS P1 (parallel)\n",
    "    color_p1 = '#4CAF50' if p1_on else '#BDBDBD'\n",
    "    rect_p1 = patches.FancyBboxPatch((0.1, 0.72), 0.3, 0.15,\n",
    "                                      boxstyle='round,pad=0.02',\n",
    "                                      facecolor=color_p1, edgecolor='black', linewidth=1.5)\n",
    "    ax.add_patch(rect_p1)\n",
    "    ax.text(0.25, 0.795, f'P1\\n{\"ON\" if p1_on else \"OFF\"}', ha='center', va='center', fontsize=8, fontweight='bold')\n",
    "    \n",
    "    # PMOS P2 (parallel)\n",
    "    color_p2 = '#4CAF50' if p2_on else '#BDBDBD'\n",
    "    rect_p2 = patches.FancyBboxPatch((0.6, 0.72), 0.3, 0.15,\n",
    "                                      boxstyle='round,pad=0.02',\n",
    "                                      facecolor=color_p2, edgecolor='black', linewidth=1.5)\n",
    "    ax.add_patch(rect_p2)\n",
    "    ax.text(0.75, 0.795, f'P2\\n{\"ON\" if p2_on else \"OFF\"}', ha='center', va='center', fontsize=8, fontweight='bold')\n",
    "    \n",
    "    # Connect PMOS to VCC and output\n",
    "    ax.plot([0.25, 0.25], [0.87, 0.95], 'r-' if p1_on else 'k:', linewidth=2 if p1_on else 1)\n",
    "    ax.plot([0.75, 0.75], [0.87, 0.95], 'r-' if p2_on else 'k:', linewidth=2 if p2_on else 1)\n",
    "    ax.plot([0.25, 0.25], [0.72, 0.62], 'r-' if p1_on else 'k:', linewidth=2 if p1_on else 1)\n",
    "    ax.plot([0.75, 0.75], [0.72, 0.62], 'r-' if p2_on else 'k:', linewidth=2 if p2_on else 1)\n",
    "    \n",
    "    # Output node\n",
    "    ax.plot([0.25, 0.75], [0.62, 0.62], 'k-', linewidth=2)\n",
    "    ax.plot([0.5, 0.5], [0.62, 0.55], 'k-', linewidth=2)\n",
    "    out_color = 'red' if out == 1 else 'blue'\n",
    "    ax.plot(0.9, 0.59, 'o', color=out_color, markersize=15)\n",
    "    ax.text(0.9, 0.59, str(out), ha='center', va='center', fontsize=11, fontweight='bold', color='white')\n",
    "    ax.plot([0.5, 0.9], [0.59, 0.59], 'k-', linewidth=2)\n",
    "    ax.text(0.9, 0.52, 'OUT', ha='center', fontsize=8)\n",
    "    \n",
    "    # NMOS N1 (series - top)\n",
    "    color_n1 = '#2196F3' if n1_on else '#BDBDBD'\n",
    "    rect_n1 = patches.FancyBboxPatch((0.3, 0.35), 0.4, 0.15,\n",
    "                                      boxstyle='round,pad=0.02',\n",
    "                                      facecolor=color_n1, edgecolor='black', linewidth=1.5)\n",
    "    ax.add_patch(rect_n1)\n",
    "    ax.text(0.5, 0.425, f'N1\\n{\"ON\" if n1_on else \"OFF\"}', ha='center', va='center', fontsize=8, fontweight='bold')\n",
    "    \n",
    "    # NMOS N2 (series - bottom)\n",
    "    color_n2 = '#2196F3' if n2_on else '#BDBDBD'\n",
    "    rect_n2 = patches.FancyBboxPatch((0.3, 0.12), 0.4, 0.15,\n",
    "                                      boxstyle='round,pad=0.02',\n",
    "                                      facecolor=color_n2, edgecolor='black', linewidth=1.5)\n",
    "    ax.add_patch(rect_n2)\n",
    "    ax.text(0.5, 0.195, f'N2\\n{\"ON\" if n2_on else \"OFF\"}', ha='center', va='center', fontsize=8, fontweight='bold')\n",
    "    \n",
    "    # Connect NMOS\n",
    "    ax.plot([0.5, 0.5], [0.50, 0.55], 'b-' if (n1_on and n2_on) else 'k:', linewidth=2 if (n1_on and n2_on) else 1)\n",
    "    ax.plot([0.5, 0.5], [0.27, 0.35], 'b-' if (n1_on and n2_on) else 'k:', linewidth=2 if (n1_on and n2_on) else 1)\n",
    "    ax.plot([0.5, 0.5], [0.05, 0.12], 'b-' if (n1_on and n2_on) else 'k:', linewidth=2 if (n1_on and n2_on) else 1)\n",
    "    \n",
    "    ax.set_xlim(0, 1.05)\n",
    "    ax.set_ylim(0, 1.05)\n",
    "    ax.set_title(f'A={a}, B={b}  -->  OUT={out}', fontsize=12, fontweight='bold',\n",
    "                 color='green' if out == 1 else 'red')\n",
    "    ax.set_xticks([])\n",
    "    ax.set_yticks([])\n",
    "    ax.set_aspect('equal')\n",
    "\n",
    "fig.suptitle('CMOS NAND Gate: Transistor States for Each Input Combination',\n",
    "             fontsize=14, fontweight='bold', y=1.02)\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print('Green boxes = transistor ON (conducting)')\n",
    "print('Gray boxes = transistor OFF (blocking)')\n",
    "print('Output is LOW only when BOTH NMOS are ON (A=1, B=1), creating path to GND.')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "## The Material Science Why — CMOS and the Silicon Dioxide Gate\n",
    "\n",
    "CMOS logic works because of the **MOSFET** structure we studied in Module 04. Here is why the physics matters for digital logic:\n",
    "\n",
    "### The Gate Oxide is the Key\n",
    "\n",
    "The gate of a MOSFET is insulated from the channel by a thin layer of SiO2 (or high-k dielectric in modern chips). This means:\n",
    "- **Zero DC gate current** -- the gate is a capacitor, not a resistor\n",
    "- One gate output can drive many gate inputs without current loading\n",
    "- The only current needed is to charge/discharge the gate capacitance during switching\n",
    "\n",
    "### Complementary Pairs\n",
    "\n",
    "CMOS requires both N-type and P-type MOSFETs on the same chip:\n",
    "- **NMOS**: built in a P-type substrate, N-type source/drain regions\n",
    "- **PMOS**: built in an N-type well, P-type source/drain regions\n",
    "\n",
    "```\n",
    "Cross-section of CMOS inverter on silicon:\n",
    "\n",
    "    PMOS (in N-well)              NMOS (in P-substrate)\n",
    "  |  S   G   D  |             |  D   G   S  |\n",
    "  | P+  |===| P+ |           | N+  |===| N+ |\n",
    "  |    N-well     |           |   P-substrate  |\n",
    "  |_______________|___________|________________|\n",
    "              P-type substrate\n",
    "```\n",
    "\n",
    "### Scaling: Why Smaller is Better\n",
    "\n",
    "The switching speed of a CMOS gate is limited by the time to charge/discharge gate capacitances:\n",
    "- **Smaller transistors** = less capacitance = faster switching\n",
    "- **Thinner gate oxide** = stronger field = faster channel formation\n",
    "- **Shorter channel** = less distance for electrons to travel\n",
    "\n",
    "This is the physical basis of Moore's Law: shrinking transistors makes them both faster and cheaper per transistor."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "## Concept — NAND is Universal\n",
    "\n",
    "Any Boolean function can be built from NAND gates alone. Here is how to build every basic gate from NANDs:\n",
    "\n",
    "```\n",
    "NOT from NAND:     Tie both inputs together\n",
    "  A ---+\n",
    "       |---[NAND]--- NOT(A)\n",
    "  A ---+\n",
    "\n",
    "AND from NAND:     NAND followed by NOT (which is another NAND)\n",
    "  A ---[NAND]---[NOT]--- A AND B\n",
    "  B ---|\n",
    "\n",
    "OR from NAND:      De Morgan's: A OR B = NOT(NOT(A) AND NOT(B))\n",
    "  A ---[NOT]---+\n",
    "               |---[NAND]--- A OR B\n",
    "  B ---[NOT]---+\n",
    "```\n",
    "\n",
    "This universality is why digital design tools can synthesize any circuit using just one gate type, simplifying manufacturing enormously."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-10",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Demonstrate NAND universality: build all gates from NAND\n",
    "\n",
    "def NAND(a, b):\n",
    "    return 1 - (a & b)\n",
    "\n",
    "def NOT_from_NAND(a):\n",
    "    return NAND(a, a)\n",
    "\n",
    "def AND_from_NAND(a, b):\n",
    "    return NOT_from_NAND(NAND(a, b))\n",
    "\n",
    "def OR_from_NAND(a, b):\n",
    "    return NAND(NOT_from_NAND(a), NOT_from_NAND(b))\n",
    "\n",
    "def XOR_from_NAND(a, b):\n",
    "    nand_ab = NAND(a, b)\n",
    "    return NAND(NAND(a, nand_ab), NAND(b, nand_ab))\n",
    "\n",
    "print('Verifying NAND universality -- all gates built from NAND only:')\n",
    "print()\n",
    "\n",
    "print(f'{\"A\":>3} {\"B\":>3} | {\"NOT A\":>5} | {\"AND\":>3} {\"OR\":>3} {\"XOR\":>3} {\"NAND\":>4}')\n",
    "print('-' * 45)\n",
    "\n",
    "all_correct = True\n",
    "for a in [0, 1]:\n",
    "    for b in [0, 1]:\n",
    "        not_a = NOT_from_NAND(a)\n",
    "        and_ab = AND_from_NAND(a, b)\n",
    "        or_ab = OR_from_NAND(a, b)\n",
    "        xor_ab = XOR_from_NAND(a, b)\n",
    "        nand_ab = NAND(a, b)\n",
    "        \n",
    "        # Verify against direct computation\n",
    "        assert not_a == (1 - a), f'NOT failed for {a}'\n",
    "        assert and_ab == (a & b), f'AND failed for {a},{b}'\n",
    "        assert or_ab == (a | b), f'OR failed for {a},{b}'\n",
    "        assert xor_ab == (a ^ b), f'XOR failed for {a},{b}'\n",
    "        \n",
    "        print(f'{a:>3} {b:>3} | {not_a:>5} | {and_ab:>3} {or_ab:>3} {xor_ab:>3} {nand_ab:>4}')\n",
    "\n",
    "print()\n",
    "print('All gates verified correct! NAND truly is universal.')\n",
    "print()\n",
    "print('NAND count to build each gate:')\n",
    "print('  NOT:  1 NAND gate')\n",
    "print('  AND:  2 NAND gates')\n",
    "print('  OR:   3 NAND gates')\n",
    "print('  XOR:  4 NAND gates')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "## Concept — From Gates to Processors\n",
    "\n",
    "Here is the conceptual hierarchy from a single transistor to a CPU:\n",
    "\n",
    "```\n",
    "Transistor (MOSFET)\n",
    "  --> Logic Gate (NAND, NOR, NOT)\n",
    "    --> Combinational Logic (adder, multiplexer, decoder)\n",
    "      --> Sequential Logic (flip-flop, register, counter)\n",
    "        --> Functional Units (ALU, register file, control unit)\n",
    "          --> Processor (CPU, GPU, microcontroller)\n",
    "            --> System-on-Chip (CPU + memory + I/O)\n",
    "```\n",
    "\n",
    "### The flip-flop: memory from gates\n",
    "\n",
    "Two cross-coupled NAND gates create a **set-reset (SR) latch** -- the simplest memory element. It can store one bit of information:\n",
    "\n",
    "```\n",
    "  S ---[NAND]--+---> Q\n",
    "          |    |\n",
    "          +----+\n",
    "          |    |\n",
    "  R ---[NAND]--+---> Q' (not Q)\n",
    "```\n",
    "\n",
    "Add a clock signal and you get a **D flip-flop** -- the building block of all registers and memory.\n",
    "\n",
    "### The numbers are staggering\n",
    "\n",
    "| Year | Processor | Transistor Count |\n",
    "|------|-----------|------------------|\n",
    "| 1971 | Intel 4004 | 2,300 |\n",
    "| 1978 | Intel 8086 | 29,000 |\n",
    "| 1993 | Pentium | 3,100,000 |\n",
    "| 2006 | Core 2 Duo | 291,000,000 |\n",
    "| 2015 | Skylake | 1,750,000,000 |\n",
    "| 2022 | Apple M2 Ultra | 134,000,000,000 |\n",
    "\n",
    "Every one of those transistors is a MOSFET. Every logic gate is a CMOS pair. The principles we study in this notebook scale from 2 transistors to 134 billion."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-12",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Moore's Law: transistor count over time\n",
    "\n",
    "# Historical data points (year, transistor count, name)\n",
    "processors = [\n",
    "    (1971, 2300, 'Intel 4004'),\n",
    "    (1974, 4500, '8080'),\n",
    "    (1978, 29000, '8086'),\n",
    "    (1982, 134000, '80286'),\n",
    "    (1985, 275000, '80386'),\n",
    "    (1989, 1200000, '80486'),\n",
    "    (1993, 3100000, 'Pentium'),\n",
    "    (1997, 7500000, 'Pentium II'),\n",
    "    (1999, 9500000, 'Pentium III'),\n",
    "    (2000, 42000000, 'Pentium 4'),\n",
    "    (2006, 291000000, 'Core 2 Duo'),\n",
    "    (2008, 731000000, 'Core i7 (1st)'),\n",
    "    (2012, 1400000000, 'Core i7 (3rd)'),\n",
    "    (2015, 1750000000, 'Skylake'),\n",
    "    (2019, 8000000000, 'Apple A13'),\n",
    "    (2021, 57000000000, 'Apple M1 Ultra'),\n",
    "    (2023, 134000000000, 'Apple M2 Ultra'),\n",
    "]\n",
    "\n",
    "years = np.array([p[0] for p in processors])\n",
    "counts = np.array([p[1] for p in processors])\n",
    "names = [p[2] for p in processors]\n",
    "\n",
    "# Moore's Law prediction: doubling every 2 years from 1971\n",
    "years_pred = np.linspace(1971, 2025, 100)\n",
    "moores_law = 2300 * 2 ** ((years_pred - 1971) / 2)\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(14, 7))\n",
    "\n",
    "# Moore's Law line\n",
    "ax.semilogy(years_pred, moores_law, 'r--', linewidth=2, alpha=0.7,\n",
    "            label=\"Moore's Law (doubling every 2 years)\")\n",
    "\n",
    "# Actual data\n",
    "ax.semilogy(years, counts, 'bo-', markersize=8, linewidth=1.5,\n",
    "            label='Actual transistor counts')\n",
    "\n",
    "# Label key processors\n",
    "for i in [0, 4, 7, 10, 14, 16]:\n",
    "    ax.annotate(names[i], xy=(years[i], counts[i]),\n",
    "                xytext=(years[i] - 3, counts[i] * 4),\n",
    "                fontsize=8, ha='center',\n",
    "                arrowprops=dict(arrowstyle='->', color='black', lw=0.8))\n",
    "\n",
    "ax.set_xlabel('Year', fontsize=12)\n",
    "ax.set_ylabel('Transistor Count', fontsize=12)\n",
    "ax.set_title(\"Moore's Law: Transistor Count Over Time\", fontsize=14, fontweight='bold')\n",
    "ax.legend(fontsize=11, loc='lower right')\n",
    "ax.grid(True, alpha=0.3, which='both')\n",
    "ax.set_xlim(1970, 2025)\n",
    "ax.set_ylim(1e3, 1e12)\n",
    "\n",
    "# Add annotations for process nodes\n",
    "ax.annotate('10 um process', xy=(1971, 5e3), fontsize=8, color='gray')\n",
    "ax.annotate('1 um', xy=(1985, 5e5), fontsize=8, color='gray')\n",
    "ax.annotate('100 nm', xy=(2000, 5e8), fontsize=8, color='gray')\n",
    "ax.annotate('7 nm', xy=(2019, 1e10), fontsize=8, color='gray')\n",
    "ax.annotate('3 nm', xy=(2023, 2e11), fontsize=8, color='gray')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(\"Moore's Law (1965): The number of transistors on a chip doubles approximately every 2 years.\")\n",
    "print(f'\\nFrom 1971 to 2023: {counts[-1]/counts[0]:.0e}x increase in transistors.')\n",
    "print(f'That is roughly 2^{np.log2(counts[-1]/counts[0]):.1f} doublings in {2023-1971} years.')\n",
    "print(f'Actual rate: one doubling every {(2023-1971)/np.log2(counts[-1]/counts[0]):.1f} years.')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-13",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Interactive-style exploration: CMOS inverter with different supply voltages\n",
    "\n",
    "fig, axes = plt.subplots(1, 3, figsize=(16, 5))\n",
    "\n",
    "supply_voltages = [3.3, 5.0, 12.0]\n",
    "\n",
    "for ax, VCC in zip(axes, supply_voltages):\n",
    "    Vin = np.linspace(0, VCC, 1000)\n",
    "    \n",
    "    # Transfer characteristic (tanh model)\n",
    "    midpoint = VCC / 2\n",
    "    steepness = 8.0 / VCC\n",
    "    Vout = VCC / 2 * (1 - np.tanh(steepness * (Vin - midpoint)))\n",
    "    \n",
    "    ax.plot(Vin, Vout, 'b-', linewidth=2.5)\n",
    "    \n",
    "    # Mark logic thresholds (70% / 30% of VCC for CMOS)\n",
    "    VIH = 0.7 * VCC\n",
    "    VIL = 0.3 * VCC\n",
    "    VOH = 0.9 * VCC  # approximate\n",
    "    VOL = 0.1 * VCC\n",
    "    \n",
    "    ax.axhline(y=VOH, color='green', linestyle='--', alpha=0.5)\n",
    "    ax.axhline(y=VOL, color='red', linestyle='--', alpha=0.5)\n",
    "    ax.axvline(x=VIH, color='orange', linestyle=':', alpha=0.5)\n",
    "    ax.axvline(x=VIL, color='purple', linestyle=':', alpha=0.5)\n",
    "    \n",
    "    ax.text(VCC * 0.05, VOH + 0.1, f'VOH={VOH:.1f}V', fontsize=8, color='green')\n",
    "    ax.text(VCC * 0.05, VOL - 0.3, f'VOL={VOL:.1f}V', fontsize=8, color='red')\n",
    "    \n",
    "    # Noise margin\n",
    "    NMH = VOH - VIH\n",
    "    NML = VIL - VOL\n",
    "    \n",
    "    ax.set_xlabel('Vin (V)', fontsize=11)\n",
    "    ax.set_ylabel('Vout (V)', fontsize=11)\n",
    "    ax.set_title(f'VCC = {VCC}V\\nNM_H={NMH:.1f}V, NM_L={NML:.1f}V', fontsize=11, fontweight='bold')\n",
    "    ax.grid(True, alpha=0.3)\n",
    "    ax.set_xlim(0, VCC)\n",
    "    ax.set_ylim(-0.3, VCC + 0.3)\n",
    "    ax.plot([0, VCC], [VCC, 0], 'k:', alpha=0.2, label='Unity gain line')\n",
    "\n",
    "fig.suptitle('CMOS Inverter Transfer Curve at Different Supply Voltages',\n",
    "             fontsize=13, fontweight='bold', y=1.02)\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print('Higher VCC gives larger noise margins (more room for noise before logic errors).')\n",
    "print('But higher VCC also means more dynamic power: P = C * VCC^2 * f')\n",
    "print('This is the fundamental trade-off that drives the industry toward lower voltages.')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-14",
   "metadata": {},
   "source": [
    "## Experiment — Build a CMOS Inverter on Breadboard\n",
    "\n",
    "### Parts needed\n",
    "- 1x 2N7000 NMOS transistor (TO-92 package: S-G-D pinout)\n",
    "- 1x AO3401 PMOS transistor (SOT-23 -- you may need a breakout board, or use an IRF9540 in TO-220)\n",
    "- Bench power supply set to 5V\n",
    "- 10k potentiometer (for sweeping input voltage)\n",
    "- Klein MM300 multimeter\n",
    "- Breadboard + jumper wires\n",
    "\n",
    "### Circuit Diagram\n",
    "\n",
    "```\n",
    "   +5V (Bench Supply)\n",
    "    |\n",
    "    +--- PMOS Source (S)\n",
    "    |                                      Klein MM300\n",
    "    |    PMOS Gate (G) ---+--- IN          (DC Voltage)\n",
    "    |                     |                    |\n",
    "    +--- PMOS Drain (D) --+--- OUT ---[test point]---+\n",
    "    |                     |                          |\n",
    "    |    NMOS Drain (D) --+                          |\n",
    "    |                                                |\n",
    "    |    NMOS Gate (G) ---+--- IN                    |\n",
    "    |                     |                          |\n",
    "    +--- NMOS Source (S)  |                     GND--+\n",
    "    |                     |\n",
    "   GND              Potentiometer\n",
    "                    (wiper = IN)\n",
    "                    between +5V and GND\n",
    "```\n",
    "\n",
    "### Procedure\n",
    "\n",
    "1. **Wire the power rails**: +5V and GND from bench supply to breadboard rails.\n",
    "\n",
    "2. **Place the PMOS**: Source to +5V rail. Gate and drain will be connected in step 4.\n",
    "\n",
    "3. **Place the NMOS (2N7000)**: Source to GND rail. Pinout is S-G-D (flat side facing you, left to right).\n",
    "\n",
    "4. **Connect the circuit**:\n",
    "   - PMOS drain to NMOS drain -- this is the OUTPUT node\n",
    "   - PMOS gate to NMOS gate -- this is the INPUT node\n",
    "   - Connect the potentiometer as a voltage divider: one end to +5V, other to GND, wiper to INPUT\n",
    "\n",
    "5. **Measure the transfer characteristic**:\n",
    "   - Set multimeter to DC voltage\n",
    "   - Slowly turn the pot from one end to the other\n",
    "   - At several positions, measure both Vin (pot wiper to GND) and Vout (output to GND)\n",
    "   - Record at least 10 data points\n",
    "\n",
    "### Expected Results\n",
    "\n",
    "| Vin (V) | Expected Vout (V) | Reason |\n",
    "|---------|-------------------|--------|\n",
    "| 0.0 | ~4.8-5.0 | PMOS fully ON, NMOS OFF |\n",
    "| 1.0 | ~4.8-5.0 | Below NMOS threshold |\n",
    "| 2.0 | ~4.0-4.5 | NMOS starting to turn on |\n",
    "| 2.5 | ~2.5 | Transition region |\n",
    "| 3.0 | ~0.5-1.0 | NMOS mostly on |\n",
    "| 4.0 | ~0.1-0.2 | NMOS fully on |\n",
    "| 5.0 | ~0.01-0.05 | NMOS fully on, PMOS OFF |\n",
    "\n",
    "The 2N7000 has Vth ~ 2.1V, so the transition will be somewhat above VCC/2.\n",
    "\n",
    "### What to observe\n",
    "- The transition is **sharp** -- a small change in Vin causes a large change in Vout\n",
    "- In the stable states, output is very close to the supply rails (rail-to-rail output)\n",
    "- There is essentially **no current draw** in the stable states (measure supply current!)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-15",
   "metadata": {},
   "source": [
    "## Experiment — Build a NAND Gate from Discrete MOSFETs\n",
    "\n",
    "### Additional parts needed\n",
    "- 1 more 2N7000 NMOS (2 total)\n",
    "- 1 more PMOS (2 total)\n",
    "\n",
    "### Circuit Diagram\n",
    "\n",
    "```\n",
    "       +5V                    +5V\n",
    "        |                      |\n",
    "   PMOS P1 (S)            PMOS P2 (S)\n",
    "        |                      |\n",
    "  A --- P1 (G)           B --- P2 (G)\n",
    "        |                      |\n",
    "   PMOS P1 (D) ----+---- PMOS P2 (D)\n",
    "                    |\n",
    "                    +-------- OUT\n",
    "                    |\n",
    "              NMOS N1 (D)\n",
    "                    |\n",
    "              A --- N1 (G)\n",
    "                    |\n",
    "              NMOS N1 (S)\n",
    "                    |\n",
    "              NMOS N2 (D)\n",
    "                    |\n",
    "              B --- N2 (G)\n",
    "                    |\n",
    "              NMOS N2 (S)\n",
    "                    |\n",
    "                   GND\n",
    "```\n",
    "\n",
    "### Procedure\n",
    "\n",
    "1. Build the circuit as shown. **PMOS in parallel** (sources to VCC, drains tied together at output). **NMOS in series** (N1 drain to output, N1 source to N2 drain, N2 source to GND).\n",
    "\n",
    "2. Use jumper wires to set inputs A and B to either +5V (HIGH) or GND (LOW).\n",
    "\n",
    "3. For each combination, measure Vout with the multimeter.\n",
    "\n",
    "### Expected Results\n",
    "\n",
    "| A | B | Expected Vout | Measured |\n",
    "|---|---|--------------|----------|\n",
    "| GND | GND | ~5.0V (HIGH) | ________ |\n",
    "| GND | +5V | ~5.0V (HIGH) | ________ |\n",
    "| +5V | GND | ~5.0V (HIGH) | ________ |\n",
    "| +5V | +5V | ~0.0V (LOW) | ________ |\n",
    "\n",
    "This is the NAND truth table. You have built the fundamental building block of all digital logic from discrete transistors."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-16",
   "metadata": {},
   "source": [
    "## Simulation — Falstad Circuit Simulator\n",
    "\n",
    "### CMOS Inverter\n",
    "\n",
    "Open this link to explore a CMOS inverter interactively:\n",
    "\n",
    "[Falstad CMOS Inverter](https://www.falstad.com/circuit/circuitjs.html?ctz=CQAgjCAMB0l3BWcMBMcUHYMGZIA4UA2ATmIxAUgpABZsKBTAWjDACgA3EFFcDQiB58eUCGzYUMWCGiYV8AM3Y5OEHljBDkPHJFwS5UkHxAaUYfEJxrsUFIaA)\n",
    "\n",
    "Things to try:\n",
    "- Toggle the input switch and watch the output\n",
    "- Observe which transistor is conducting (highlighted green)\n",
    "- Notice the brief moment during switching when both transistors conduct\n",
    "\n",
    "### CMOS NAND Gate\n",
    "\n",
    "[Falstad CMOS NAND Gate](https://www.falstad.com/circuit/circuitjs.html?ctz=CQAgjCAMB0l3BWcMBMcUHYMGZIA4UA2ATmIxAUgpABZsKBTAWjDACgA3cFbKkPMJD58oENmwoYaWFBDRMK+AGbscnCDyxgh0kDkiqp0qJFzTkRsJGn6QfEOpQV8m3Fw5A)\n",
    "\n",
    "Things to try:\n",
    "- Toggle inputs A and B independently\n",
    "- Verify the NAND truth table\n",
    "- Watch the current flow path change with each input combination\n",
    "- Notice: there is NEVER a direct path from VCC to GND in any stable state"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-17",
   "metadata": {},
   "source": [
    "## Datasheet Connection\n",
    "\n",
    "The concepts in this notebook connect directly to IC datasheets:\n",
    "\n",
    "### 1. Logic Threshold Voltages\n",
    "Every digital IC datasheet specifies:\n",
    "- **V_IH** (input HIGH threshold): minimum voltage recognized as logic 1\n",
    "- **V_IL** (input LOW threshold): maximum voltage recognized as logic 0\n",
    "- **V_OH** (output HIGH voltage): guaranteed minimum output for logic 1\n",
    "- **V_OL** (output LOW voltage): guaranteed maximum output for logic 0\n",
    "\n",
    "These come directly from the CMOS inverter transfer characteristic we plotted.\n",
    "\n",
    "### 2. Quiescent Current (I_CC)\n",
    "CMOS datasheets specify incredibly low static current:\n",
    "```\n",
    "74HC00 (CMOS NAND): I_CC = 4 uA typical at 5V\n",
    "```\n",
    "This is because CMOS has no static power path. Compare to TTL:\n",
    "```\n",
    "74LS00 (TTL NAND):  I_CC = 1.6 mA typical\n",
    "```\n",
    "That is 400x more static power! This is the direct consequence of the CMOS complementary structure.\n",
    "\n",
    "### 3. Propagation Delay\n",
    "```\n",
    "74HC00: t_PHL = 7 ns, t_PLH = 7 ns (at VCC=5V)\n",
    "```\n",
    "This delay comes from charging/discharging the gate capacitances of the next stage, which is fundamentally limited by the MOSFET switching speed.\n",
    "\n",
    "### 4. Output Drive Current\n",
    "```\n",
    "74HC00: I_OH = -4 mA, I_OL = 4 mA\n",
    "```\n",
    "These tell you how much current the PMOS (sourcing) and NMOS (sinking) can deliver. The NMOS can typically sink more current because electrons have higher mobility than holes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-18",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Compare CMOS vs TTL power consumption vs frequency\n",
    "\n",
    "freq = np.logspace(0, 8, 200)  # 1 Hz to 100 MHz\n",
    "\n",
    "# CMOS (74HC00): P = P_static + C_PD * VCC^2 * f\n",
    "VCC = 5.0\n",
    "P_static_cmos = 4e-6 * VCC  # 4 uA * 5V = 20 uW\n",
    "C_PD_cmos = 22e-12  # 22 pF typical\n",
    "P_dynamic_cmos = C_PD_cmos * VCC**2 * freq\n",
    "P_total_cmos = P_static_cmos + P_dynamic_cmos\n",
    "\n",
    "# TTL (74LS00): roughly constant power\n",
    "P_ttl = np.ones_like(freq) * 1.6e-3 * VCC  # 1.6 mA * 5V = 8 mW\n",
    "# TTL also has some frequency-dependent component but it is smaller\n",
    "P_ttl_dynamic = 10e-12 * VCC**2 * freq  # smaller C_PD\n",
    "P_total_ttl = P_ttl + P_ttl_dynamic\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(10, 6))\n",
    "\n",
    "ax.loglog(freq, P_total_cmos * 1000, 'b-', linewidth=2.5, label='CMOS (74HC00)')\n",
    "ax.loglog(freq, P_total_ttl * 1000, 'r-', linewidth=2.5, label='TTL (74LS00)')\n",
    "\n",
    "# Mark crossover point\n",
    "crossover_idx = np.argmin(np.abs(P_total_cmos - P_total_ttl))\n",
    "ax.plot(freq[crossover_idx], P_total_cmos[crossover_idx] * 1000, 'ko', markersize=10)\n",
    "ax.annotate(f'Crossover\\n~{freq[crossover_idx]:.0e} Hz',\n",
    "            xy=(freq[crossover_idx], P_total_cmos[crossover_idx] * 1000),\n",
    "            xytext=(freq[crossover_idx] * 5, P_total_cmos[crossover_idx] * 1000 * 5),\n",
    "            fontsize=10, arrowprops=dict(arrowstyle='->', lw=1.5))\n",
    "\n",
    "ax.set_xlabel('Switching Frequency (Hz)', fontsize=12)\n",
    "ax.set_ylabel('Power Consumption (mW)', fontsize=12)\n",
    "ax.set_title('CMOS vs TTL Power Consumption\\n(Per Gate, VCC = 5V)', fontsize=13, fontweight='bold')\n",
    "ax.legend(fontsize=11)\n",
    "ax.grid(True, alpha=0.3, which='both')\n",
    "\n",
    "ax.fill_between(freq, P_total_cmos * 1000, P_total_ttl * 1000,\n",
    "                where=P_total_cmos < P_total_ttl,\n",
    "                alpha=0.15, color='blue', label='CMOS advantage')\n",
    "ax.fill_between(freq, P_total_cmos * 1000, P_total_ttl * 1000,\n",
    "                where=P_total_cmos > P_total_ttl,\n",
    "                alpha=0.15, color='red', label='TTL advantage')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print('At low frequencies, CMOS wins dramatically (near-zero static power).')\n",
    "print('At very high frequencies, CMOS dynamic power dominates.')\n",
    "print(f'Crossover is around {freq[crossover_idx]:.0e} Hz.')\n",
    "print('For most practical applications, CMOS is the clear winner -- which is why CMOS won.')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-19",
   "metadata": {},
   "source": [
    "## Checkpoint Questions\n",
    "\n",
    "Test your understanding before moving on:\n",
    "\n",
    "---\n",
    "\n",
    "**Q1:** In a CMOS inverter, when the input is HIGH (VCC), which transistor is ON and which is OFF? What voltage appears at the output?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "When input = HIGH (VCC): the NMOS is ON (Vgs = VCC > Vth) and the PMOS is OFF (Vgs = 0). The output is connected to GND through the NMOS, so output = LOW (~0V). The inverter inverts: HIGH in, LOW out.\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q2:** Why does a CMOS gate consume almost zero power in a static (non-switching) state? What changes when the gate switches rapidly?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "In any stable state, one transistor in the complementary pair is ON and the other is OFF. There is never a DC path from VCC to GND, so static current is essentially zero (only tiny leakage current flows). When the gate switches, it must charge and discharge the load capacitance, which requires current from the supply. The dynamic power is P = C * VCC^2 * f, which increases linearly with switching frequency.\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q3:** In a CMOS NAND gate, the PMOS transistors are in parallel and the NMOS transistors are in series. Why this arrangement? What would happen if you swapped them?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "For a NAND gate, the output should be LOW only when ALL inputs are HIGH. NMOS in series means both must be ON (both inputs HIGH) to pull the output to GND. PMOS in parallel means any single LOW input turns on a PMOS, pulling the output HIGH. If you swapped them (PMOS in series, NMOS in parallel), you would get a NOR gate instead: output LOW when ANY input is HIGH.\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q4:** A 2N7000 NMOS has a threshold voltage Vth of about 2.1V. If you build a CMOS inverter with VCC = 3.3V, approximately where would you expect the switching threshold to be? Would this be a good logic gate?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "The switching threshold of a CMOS inverter is typically near VCC/2, but it shifts based on the relative strengths and thresholds of the NMOS and PMOS. With Vth_NMOS = 2.1V and VCC = 3.3V, the NMOS only has 1.2V of overdrive (VCC - Vth). This means the transition region would be shifted high and the gate would have asymmetric noise margins. It would work but with reduced noise margin on the HIGH side. For 3.3V logic, you would want MOSFETs with lower thresholds (~0.7V for logic-level devices).\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q5:** Moore's Law says transistor count doubles every ~2 years. If a chip had 1 billion transistors in 2010, approximately how many would you expect in 2024?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "From 2010 to 2024 is 14 years, which is 7 doubling periods. 1 billion x 2^7 = 1 billion x 128 = approximately 128 billion transistors. This is quite close to actual modern chips like Apple's M2 Ultra (134 billion transistors), confirming that Moore's Law has held remarkably well.\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q6:** Why is NAND preferred over NOR for building complex logic, even though both are universal gates?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "In CMOS, PMOS transistors are inherently slower than NMOS because hole mobility is lower than electron mobility. In a NAND gate, the slower PMOS devices are in parallel (which is faster than series), while the faster NMOS are in series. In a NOR gate, the arrangement is reversed: slow PMOS in series (worst case) and fast NMOS in parallel. This makes NAND gates faster. Additionally, most logic functions require fewer NAND gates than NOR gates to implement.\n",
    "\n",
    "</details>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-20",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Summary\n",
    "\n",
    "| Concept | Key Takeaway |\n",
    "|---------|--------------|\n",
    "| Digital logic | Simplify voltages to just HIGH (1) and LOW (0) for noise immunity |\n",
    "| CMOS inverter | Complementary NMOS + PMOS, no static power consumption |\n",
    "| NAND gate | 2 NMOS series + 2 PMOS parallel, output LOW only when both inputs HIGH |\n",
    "| NOR gate | 2 PMOS series + 2 NMOS parallel, output HIGH only when both inputs LOW |\n",
    "| NAND universality | Any logic function can be built from NAND gates alone |\n",
    "| Why NAND wins | PMOS in parallel is faster; fewer gates needed for most functions |\n",
    "| Moore's Law | Transistor density doubles ~every 2 years, enabled by CMOS scaling |\n",
    "\n",
    "**The key insight**: The same MOSFET physics from Module 04 (threshold voltage, gate capacitance, complementary N/P types) directly enables all of digital logic. Every gate in every processor is fundamentally a CMOS transistor pair.\n",
    "\n",
    "**Next up**: [01 -- Logic Families and Voltage Levels](./01-logic-families-and-levels.ipynb) -- standardized logic families, TTL vs CMOS, and why voltage levels matter."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbformat_minor": 5,
   "pygments_lexer": "ipython3",
   "version": "3.11.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}