// Seed: 1550069223
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_4 = 0;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 (
    input tri1 id_0
    , id_15,
    input supply1 id_1,
    inout uwire id_2,
    output uwire id_3,
    output uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    input tri1 id_12,
    output tri1 id_13
);
  wire id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_15
  );
  wand id_20 = -1;
  assign id_20 = 1;
endmodule
