Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado19/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4c388f1835ff4c6dbaacd405575c5039 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Grade3_1/cpu/cpu/project/cpupro/cpupro.srcs/sources_1/new/Decode.v" Line 4. Module Decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Grade3_1/cpu/cpu/project/cpupro/cpupro.srcs/sources_1/new/Control.v" Line 4. Module Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Grade3_1/cpu/cpu/project/cpupro/cpupro.srcs/sources_1/new/EXE.v" Line 4. Module EXE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM(MEM_NUM=33)
Compiling module xil_defaultlib.Register(N=64)
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.Register(N=12)
Compiling module xil_defaultlib.Register(N=159)
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.Register(N=146)
Compiling module xil_defaultlib.Memory(MEM_NUM=127)
Compiling module xil_defaultlib.Register(N=71)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
