# CPE 480 Project 4 
Verilog and AIK code for creating single cycle AXA
