<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Mar  3 13:27:57 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:basys3:part0:1.1" DEVICE="7a35t" NAME="Segment_Decoder_Score" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="X0" SIGIS="undef" SIGNAME="External_Ports_X0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_0" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_1" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_5" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_7" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_9" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_11" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_13" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_15" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_3" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="X1" SIGIS="undef" SIGNAME="External_Ports_X1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_1" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_2" PORT="b"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_6" PORT="b"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_7" PORT="b"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_10" PORT="b"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_11" PORT="b"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_14" PORT="b"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_15" PORT="b"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_3" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="X2" SIGIS="undef" SIGNAME="External_Ports_X2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_2" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_5" PORT="c"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_6" PORT="c"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_7" PORT="c"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_12" PORT="c"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_13" PORT="c"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_14" PORT="c"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_15" PORT="c"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_4" PORT="c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="X3" SIGIS="undef" SIGNAME="External_Ports_X3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_3" PORT="a"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_8" PORT="d"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_9" PORT="d"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_11" PORT="d"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_12" PORT="d"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_13" PORT="d"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_14" PORT="d"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_15" PORT="d"/>
        <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_10" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="A" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_A_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_A" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="B" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_B_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_B" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="C" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_C_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_C" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="D" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_D_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_D" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="E" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_E_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_E" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="F" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_F_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_F" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="G" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_G_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_G" PORT="y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_0" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_G" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_1" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_A" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_D" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_E" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_F" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_G" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_10" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_X1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_X3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_10_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_D" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_11" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_X1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_X3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_11_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_A" PORT="c"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_B" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_12" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_X2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_X3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_12_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_B" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_C" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_G" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_13" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_X2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_X3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_13_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_A" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_F" PORT="e"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_14" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_14"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_X1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_X2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_X3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_14_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_B" PORT="e"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_C" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_15" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_NUM_14_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_X1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_X2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_X3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_15_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_B" PORT="f"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_C" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_D" PORT="e"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_2" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_X1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_C" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_F" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_3" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_X1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_E" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_F" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_4" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_X2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_A" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_D" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_E" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_5" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_X2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_B" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_E" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_6" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_X1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_X2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_B" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_7" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_X1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_X2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_D" PORT="c"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_E" PORT="e"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_F" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_G" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_8" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_X3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/NUM_9" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_NUM_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_and4" VLNV="xilinx.com:xup:xup_and4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_and4_0_9"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_xup_inv_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_X3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_9_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_Segment_E" PORT="f"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/Segment_A" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_Segment_A" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:xup:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_or4_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_11_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_11" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_13_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_13" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_A_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/Segment_B" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_Segment_B" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or6" VLNV="xilinx.com:xup:xup_or6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_or6_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_6" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_11_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_11" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_12_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_12" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_14_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_14" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="f" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_15_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_15" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_B_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/Segment_C" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_Segment_C" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:xup:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_or4_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_12_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_12" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_14_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_14" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_15_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_15" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_C_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="C"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/Segment_D" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_Segment_D" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or5" VLNV="xilinx.com:xup:xup_or5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_or5_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_10_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_10" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_15_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_15" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_D_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/Segment_E" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_Segment_E" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or6" VLNV="xilinx.com:xup:xup_or6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_or6_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="f" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_9_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_9" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_E_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="E"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/Segment_F" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_Segment_F" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or5" VLNV="xilinx.com:xup:xup_or5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_or5_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_13_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_13" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_F_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="F"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/Segment_G" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_Segment_G" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or4" VLNV="xilinx.com:xup:xup_or4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_or4_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="Segment_Decoder_Score_NUM_12_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_12" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_Segment_G_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="G"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/xup_inv_0" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_xup_inv_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:xup:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_inv_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_0" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_2" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_4" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_6" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_8" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_10" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_12" PORT="a"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_14" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/xup_inv_1" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_xup_inv_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:xup:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_inv_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_0" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_1" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_4" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_5" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_8" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_9" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_12" PORT="b"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_13" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/xup_inv_2" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_xup_inv_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:xup:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_inv_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_0" PORT="c"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_1" PORT="c"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_2" PORT="c"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_3" PORT="c"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_8" PORT="c"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_9" PORT="c"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_10" PORT="c"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_11" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Segment_Decoder_Score/xup_inv_3" HWVERSION="1.0" INSTANCE="Segment_Decoder_Score_xup_inv_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_inv" VLNV="xilinx.com:xup:xup_inv:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Segment_Decoder_Score_xup_inv_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_X3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="X3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="Segment_Decoder_Score_xup_inv_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_0" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_1" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_2" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_3" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_4" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_5" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_6" PORT="d"/>
            <CONNECTION INSTANCE="Segment_Decoder_Score_NUM_7" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
