#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Nov 17 23:14:23 2025
# Process ID         : 7656
# Current directory  : C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1
# Command line       : vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file           : C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/design_1_wrapper.vds
# Journal file       : C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1\vivado.jou
# Running On         : EMBKSM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16866 MB
# Swap memory        : 5637 MB
# Total Virtual      : 22503 MB
# Available Virtual  : 6099 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 676.879 ; gain = 232.895
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14068
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1483.023 ; gain = 493.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_lab13_matbi_0_0' [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_lab13_matbi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lab13_matbi_0_0' (0#1) [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_lab13_matbi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:222]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:222]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 65 connections declared, but only 63 given [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:222]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (0#1) [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:293]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (0#1) [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/.Xil/Vivado-7656-EMBKSM/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_smc'. This will prevent further optimization [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:140]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:293]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lab13_matbi_0'. This will prevent further optimization [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/synth/design_1.v:200]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.695 ; gain = 606.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.695 ; gain = 606.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.695 ; gain = 606.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1596.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_lab13_matbi_0_0/design_1_lab13_matbi_0_0/design_1_lab13_matbi_0_0_in_context.xdc] for cell 'design_1_i/lab13_matbi_0'
Finished Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_lab13_matbi_0_0/design_1_lab13_matbi_0_0/design_1_lab13_matbi_0_0_in_context.xdc] for cell 'design_1_i/lab13_matbi_0'
Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [c:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1596.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1596.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1597.965 ; gain = 608.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1597.965 ; gain = 608.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1597.965 ; gain = 608.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1597.965 ; gain = 608.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1601.629 ; gain = 611.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1778.023 ; gain = 788.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1778.375 ; gain = 788.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.480 ; gain = 798.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2022.602 ; gain = 1032.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2022.602 ; gain = 1032.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2022.602 ; gain = 1032.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2022.602 ; gain = 1032.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2022.602 ; gain = 1032.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2022.602 ; gain = 1032.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_axi_smc_0              |         1|
|2     |design_1_lab13_matbi_0_0        |         1|
|3     |design_1_processing_system7_0_0 |         1|
|4     |design_1_rst_ps7_0_100M_0       |         1|
|5     |design_1_system_ila_0_0         |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_axi_smc              |     1|
|2     |design_1_lab13_matbi_0        |     1|
|3     |design_1_processing_system7_0 |     1|
|4     |design_1_rst_ps7_0_100M       |     1|
|5     |design_1_system_ila_0         |     1|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2022.602 ; gain = 1032.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2022.602 ; gain = 1032.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2022.602 ; gain = 1032.801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2022.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2035.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9704599f
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2039.426 ; gain = 1278.871
INFO: [Common 17-1381] The checkpoint 'C:/work/github/FPGA_study/AXI4-lite_BRAM_HW/AXI4-lite_BRAM_HW.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 17 23:15:14 2025...
