SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -3
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc6slx9
SET_PREFERENCE projectname FirCore
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package tqg144
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_PARAMETER component_name FirCore
SET_PARAMETER data_sign Signed
SET_PARAMETER num_reload_slots 1
SET_PARAMETER filter_selection 1
SET_PARAMETER has_aclken false
SET_PARAMETER filter_type Single_Rate
SET_PARAMETER s_data_has_fifo true
SET_PARAMETER channel_sequence Basic
SET_PARAMETER gen_mif_files false
SET_PARAMETER coefficient_file E:/Documents/Darsi/FPGA/Project_3962/FIR_Coefficients.coe
SET_PARAMETER s_config_method Single
SET_PARAMETER input_buffer_type Automatic
SET_PARAMETER reload_file no_coe_file_loaded
SET_PARAMETER data_has_tlast Not_Required
SET_PARAMETER preference_for_other_storage Automatic
SET_PARAMETER gui_behaviour Coregen
SET_PARAMETER gen_mif_from_spec false
SET_PARAMETER pattern_list P4-0,P4-1,P4-2,P4-3,P4-4
SET_PARAMETER coefficient_sets 1
SET_PARAMETER number_paths 1
SET_PARAMETER has_aresetn false
SET_PARAMETER sample_frequency 0.0441
SET_PARAMETER interpolation_rate 1
SET_PARAMETER quantization Integer_Coefficients
SET_PARAMETER m_data_has_tready false
SET_PARAMETER data_width 16
SET_PARAMETER coefficient_width 16
SET_PARAMETER hardwareoversamplingrate 1
SET_PARAMETER s_data_has_tuser Not_Required
SET_PARAMETER s_config_sync_mode On_Vector
SET_PARAMETER clock_frequency 50
SET_PARAMETER coefficient_sign Signed
SET_PARAMETER select_pattern All
SET_PARAMETER coefficientsource COE_File
SET_PARAMETER gen_mif_from_coe false
SET_PARAMETER coefficient_buffer_type Automatic
SET_PARAMETER filter_architecture Systolic_Multiply_Accumulate
SET_PARAMETER displayreloadorder false
SET_PARAMETER ratespecification Frequency_Specification
SET_PARAMETER output_width 16
SET_PARAMETER coefficientvector 6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6
SET_PARAMETER passband_max 0.5
SET_PARAMETER stopband_max 1.0
SET_PARAMETER optimization_goal Area
SET_PARAMETER data_buffer_type Automatic
SET_PARAMETER sampleperiod 1
SET_PARAMETER m_data_has_tuser Not_Required
SET_PARAMETER rate_change_type Integer
SET_PARAMETER coefficient_structure Inferred
SET_PARAMETER columnconfig 1
SET_PARAMETER inter_column_pipe_length 4
SET_PARAMETER number_channels 1
SET_PARAMETER output_buffer_type Automatic
SET_PARAMETER passband_min 0.0
SET_PARAMETER stopband_min 0.5
SET_PARAMETER data_fractional_bits 0
SET_PARAMETER reset_data_vector true
SET_PARAMETER zero_pack_factor 1
SET_PARAMETER coefficient_fractional_bits 0
SET_PARAMETER data_tuser_width 1
SET_PARAMETER multi_column_support Disabled
SET_PARAMETER coefficient_reload false
SET_PARAMETER decimation_rate 1
SET_PARAMETER bestprecision false
SET_PARAMETER output_rounding_mode Truncate_LSBs
SET_CORE_CLASS com.xilinx.ip.fir_compiler_v6_2.fir_compiler_v6_2
SET_CORE_PATH E:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_2\
SET_CORE_GUIPATH E:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_2\gui\fir_compiler_v6_2.tcl
SET_CORE_NAME FIR Compiler
SET_CORE_VERSION 6.2
SET_CORE_VLNV xilinx.com:ip:fir_compiler:6.2
SET_CORE_DATASHEET E:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_2\doc\ds795_fir_compiler.pdf
ADD_CORE_DOCUMENT <E:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_2\doc\ds795_fir_compiler.pdf><Data Sheet>
ADD_CORE_DOCUMENT <E:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\fir_compiler_v6_2\doc\fir_compiler_v6_2_vinfo.html><Version Information>
