// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_320_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        empty_30,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        output_r_q0,
        output_1_address0,
        output_1_ce0,
        output_1_we0,
        output_1_d0,
        output_1_q0,
        output_2_address0,
        output_2_ce0,
        output_2_we0,
        output_2_d0,
        output_2_q0,
        output_3_address0,
        output_3_ce0,
        output_3_we0,
        output_3_d0,
        output_3_q0,
        output_4_address0,
        output_4_ce0,
        output_4_we0,
        output_4_d0,
        output_4_q0,
        output_5_address0,
        output_5_ce0,
        output_5_we0,
        output_5_d0,
        output_5_q0,
        output_6_address0,
        output_6_ce0,
        output_6_we0,
        output_6_d0,
        output_6_q0,
        output_7_address0,
        output_7_ce0,
        output_7_we0,
        output_7_d0,
        output_7_q0,
        output_8_address0,
        output_8_ce0,
        output_8_we0,
        output_8_d0,
        output_8_q0,
        output_9_address0,
        output_9_ce0,
        output_9_we0,
        output_9_d0,
        output_9_q0,
        output_10_address0,
        output_10_ce0,
        output_10_we0,
        output_10_d0,
        output_10_q0,
        output_11_address0,
        output_11_ce0,
        output_11_we0,
        output_11_d0,
        output_11_q0,
        output_12_address0,
        output_12_ce0,
        output_12_we0,
        output_12_d0,
        output_12_q0,
        output_13_address0,
        output_13_ce0,
        output_13_we0,
        output_13_d0,
        output_13_q0,
        output_14_address0,
        output_14_ce0,
        output_14_we0,
        output_14_d0,
        output_14_q0,
        output_15_address0,
        output_15_ce0,
        output_15_we0,
        output_15_d0,
        output_15_q0,
        h,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        input_r_address2,
        input_r_ce2,
        input_r_q2,
        input_r_address3,
        input_r_ce3,
        input_r_q3,
        input_r_address4,
        input_r_ce4,
        input_r_q4,
        input_r_address5,
        input_r_ce5,
        input_r_q5,
        input_r_address6,
        input_r_ce6,
        input_r_q6,
        input_r_address7,
        input_r_ce7,
        input_r_q7,
        input_r_address8,
        input_r_ce8,
        input_r_q8,
        input_r_address9,
        input_r_ce9,
        input_r_q9,
        input_r_address10,
        input_r_ce10,
        input_r_q10,
        input_r_address11,
        input_r_ce11,
        input_r_q11,
        input_r_address12,
        input_r_ce12,
        input_r_q12,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_1_address1,
        input_1_ce1,
        input_1_q1,
        input_1_address2,
        input_1_ce2,
        input_1_q2,
        input_1_address3,
        input_1_ce3,
        input_1_q3,
        input_1_address4,
        input_1_ce4,
        input_1_q4,
        input_1_address5,
        input_1_ce5,
        input_1_q5,
        input_1_address6,
        input_1_ce6,
        input_1_q6,
        input_1_address7,
        input_1_ce7,
        input_1_q7,
        input_1_address8,
        input_1_ce8,
        input_1_q8,
        input_1_address9,
        input_1_ce9,
        input_1_q9,
        input_1_address10,
        input_1_ce10,
        input_1_q10,
        input_1_address11,
        input_1_ce11,
        input_1_q11,
        input_1_address12,
        input_1_ce12,
        input_1_q12,
        input_2_address0,
        input_2_ce0,
        input_2_q0,
        input_2_address1,
        input_2_ce1,
        input_2_q1,
        input_2_address2,
        input_2_ce2,
        input_2_q2,
        input_2_address3,
        input_2_ce3,
        input_2_q3,
        input_2_address4,
        input_2_ce4,
        input_2_q4,
        input_2_address5,
        input_2_ce5,
        input_2_q5,
        input_2_address6,
        input_2_ce6,
        input_2_q6,
        input_2_address7,
        input_2_ce7,
        input_2_q7,
        input_2_address8,
        input_2_ce8,
        input_2_q8,
        input_2_address9,
        input_2_ce9,
        input_2_q9,
        input_2_address10,
        input_2_ce10,
        input_2_q10,
        input_2_address11,
        input_2_ce11,
        input_2_q11,
        input_2_address12,
        input_2_ce12,
        input_2_q12,
        input_3_address0,
        input_3_ce0,
        input_3_q0,
        input_3_address1,
        input_3_ce1,
        input_3_q1,
        input_3_address2,
        input_3_ce2,
        input_3_q2,
        input_3_address3,
        input_3_ce3,
        input_3_q3,
        input_3_address4,
        input_3_ce4,
        input_3_q4,
        input_3_address5,
        input_3_ce5,
        input_3_q5,
        input_3_address6,
        input_3_ce6,
        input_3_q6,
        input_3_address7,
        input_3_ce7,
        input_3_q7,
        input_3_address8,
        input_3_ce8,
        input_3_q8,
        input_3_address9,
        input_3_ce9,
        input_3_q9,
        input_3_address10,
        input_3_ce10,
        input_3_q10,
        input_3_address11,
        input_3_ce11,
        input_3_q11,
        input_3_address12,
        input_3_ce12,
        input_3_q12,
        weight_load,
        weight_load_1,
        weight_load_2,
        weight_load_3,
        weight_load_4,
        weight_load_5,
        weight_load_6,
        weight_load_7,
        weight_load_8,
        weight_load_9,
        empty,
        weight_load_10,
        weight_load_11,
        weight_load_12,
        weight_load_13,
        weight_load_14,
        weight_load_15,
        weight_load_16,
        weight_load_17,
        weight_load_18,
        weight_load_19,
        weight_load_20,
        weight_load_21,
        weight_load_22,
        weight_load_23,
        weight_load_24,
        p_phi_out,
        p_phi_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] empty_30;
output  [15:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;
input  [31:0] output_r_q0;
output  [15:0] output_1_address0;
output   output_1_ce0;
output   output_1_we0;
output  [31:0] output_1_d0;
input  [31:0] output_1_q0;
output  [15:0] output_2_address0;
output   output_2_ce0;
output   output_2_we0;
output  [31:0] output_2_d0;
input  [31:0] output_2_q0;
output  [15:0] output_3_address0;
output   output_3_ce0;
output   output_3_we0;
output  [31:0] output_3_d0;
input  [31:0] output_3_q0;
output  [15:0] output_4_address0;
output   output_4_ce0;
output   output_4_we0;
output  [31:0] output_4_d0;
input  [31:0] output_4_q0;
output  [15:0] output_5_address0;
output   output_5_ce0;
output   output_5_we0;
output  [31:0] output_5_d0;
input  [31:0] output_5_q0;
output  [15:0] output_6_address0;
output   output_6_ce0;
output   output_6_we0;
output  [31:0] output_6_d0;
input  [31:0] output_6_q0;
output  [15:0] output_7_address0;
output   output_7_ce0;
output   output_7_we0;
output  [31:0] output_7_d0;
input  [31:0] output_7_q0;
output  [15:0] output_8_address0;
output   output_8_ce0;
output   output_8_we0;
output  [31:0] output_8_d0;
input  [31:0] output_8_q0;
output  [15:0] output_9_address0;
output   output_9_ce0;
output   output_9_we0;
output  [31:0] output_9_d0;
input  [31:0] output_9_q0;
output  [15:0] output_10_address0;
output   output_10_ce0;
output   output_10_we0;
output  [31:0] output_10_d0;
input  [31:0] output_10_q0;
output  [15:0] output_11_address0;
output   output_11_ce0;
output   output_11_we0;
output  [31:0] output_11_d0;
input  [31:0] output_11_q0;
output  [15:0] output_12_address0;
output   output_12_ce0;
output   output_12_we0;
output  [31:0] output_12_d0;
input  [31:0] output_12_q0;
output  [15:0] output_13_address0;
output   output_13_ce0;
output   output_13_we0;
output  [31:0] output_13_d0;
input  [31:0] output_13_q0;
output  [15:0] output_14_address0;
output   output_14_ce0;
output   output_14_we0;
output  [31:0] output_14_d0;
input  [31:0] output_14_q0;
output  [15:0] output_15_address0;
output   output_15_ce0;
output   output_15_we0;
output  [31:0] output_15_d0;
input  [31:0] output_15_q0;
input  [63:0] h;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [13:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [13:0] input_r_address2;
output   input_r_ce2;
input  [31:0] input_r_q2;
output  [13:0] input_r_address3;
output   input_r_ce3;
input  [31:0] input_r_q3;
output  [13:0] input_r_address4;
output   input_r_ce4;
input  [31:0] input_r_q4;
output  [13:0] input_r_address5;
output   input_r_ce5;
input  [31:0] input_r_q5;
output  [13:0] input_r_address6;
output   input_r_ce6;
input  [31:0] input_r_q6;
output  [13:0] input_r_address7;
output   input_r_ce7;
input  [31:0] input_r_q7;
output  [13:0] input_r_address8;
output   input_r_ce8;
input  [31:0] input_r_q8;
output  [13:0] input_r_address9;
output   input_r_ce9;
input  [31:0] input_r_q9;
output  [13:0] input_r_address10;
output   input_r_ce10;
input  [31:0] input_r_q10;
output  [13:0] input_r_address11;
output   input_r_ce11;
input  [31:0] input_r_q11;
output  [13:0] input_r_address12;
output   input_r_ce12;
input  [31:0] input_r_q12;
output  [13:0] input_1_address0;
output   input_1_ce0;
input  [31:0] input_1_q0;
output  [13:0] input_1_address1;
output   input_1_ce1;
input  [31:0] input_1_q1;
output  [13:0] input_1_address2;
output   input_1_ce2;
input  [31:0] input_1_q2;
output  [13:0] input_1_address3;
output   input_1_ce3;
input  [31:0] input_1_q3;
output  [13:0] input_1_address4;
output   input_1_ce4;
input  [31:0] input_1_q4;
output  [13:0] input_1_address5;
output   input_1_ce5;
input  [31:0] input_1_q5;
output  [13:0] input_1_address6;
output   input_1_ce6;
input  [31:0] input_1_q6;
output  [13:0] input_1_address7;
output   input_1_ce7;
input  [31:0] input_1_q7;
output  [13:0] input_1_address8;
output   input_1_ce8;
input  [31:0] input_1_q8;
output  [13:0] input_1_address9;
output   input_1_ce9;
input  [31:0] input_1_q9;
output  [13:0] input_1_address10;
output   input_1_ce10;
input  [31:0] input_1_q10;
output  [13:0] input_1_address11;
output   input_1_ce11;
input  [31:0] input_1_q11;
output  [13:0] input_1_address12;
output   input_1_ce12;
input  [31:0] input_1_q12;
output  [13:0] input_2_address0;
output   input_2_ce0;
input  [31:0] input_2_q0;
output  [13:0] input_2_address1;
output   input_2_ce1;
input  [31:0] input_2_q1;
output  [13:0] input_2_address2;
output   input_2_ce2;
input  [31:0] input_2_q2;
output  [13:0] input_2_address3;
output   input_2_ce3;
input  [31:0] input_2_q3;
output  [13:0] input_2_address4;
output   input_2_ce4;
input  [31:0] input_2_q4;
output  [13:0] input_2_address5;
output   input_2_ce5;
input  [31:0] input_2_q5;
output  [13:0] input_2_address6;
output   input_2_ce6;
input  [31:0] input_2_q6;
output  [13:0] input_2_address7;
output   input_2_ce7;
input  [31:0] input_2_q7;
output  [13:0] input_2_address8;
output   input_2_ce8;
input  [31:0] input_2_q8;
output  [13:0] input_2_address9;
output   input_2_ce9;
input  [31:0] input_2_q9;
output  [13:0] input_2_address10;
output   input_2_ce10;
input  [31:0] input_2_q10;
output  [13:0] input_2_address11;
output   input_2_ce11;
input  [31:0] input_2_q11;
output  [13:0] input_2_address12;
output   input_2_ce12;
input  [31:0] input_2_q12;
output  [13:0] input_3_address0;
output   input_3_ce0;
input  [31:0] input_3_q0;
output  [13:0] input_3_address1;
output   input_3_ce1;
input  [31:0] input_3_q1;
output  [13:0] input_3_address2;
output   input_3_ce2;
input  [31:0] input_3_q2;
output  [13:0] input_3_address3;
output   input_3_ce3;
input  [31:0] input_3_q3;
output  [13:0] input_3_address4;
output   input_3_ce4;
input  [31:0] input_3_q4;
output  [13:0] input_3_address5;
output   input_3_ce5;
input  [31:0] input_3_q5;
output  [13:0] input_3_address6;
output   input_3_ce6;
input  [31:0] input_3_q6;
output  [13:0] input_3_address7;
output   input_3_ce7;
input  [31:0] input_3_q7;
output  [13:0] input_3_address8;
output   input_3_ce8;
input  [31:0] input_3_q8;
output  [13:0] input_3_address9;
output   input_3_ce9;
input  [31:0] input_3_q9;
output  [13:0] input_3_address10;
output   input_3_ce10;
input  [31:0] input_3_q10;
output  [13:0] input_3_address11;
output   input_3_ce11;
input  [31:0] input_3_q11;
output  [13:0] input_3_address12;
output   input_3_ce12;
input  [31:0] input_3_q12;
input  [31:0] weight_load;
input  [31:0] weight_load_1;
input  [31:0] weight_load_2;
input  [31:0] weight_load_3;
input  [31:0] weight_load_4;
input  [31:0] weight_load_5;
input  [31:0] weight_load_6;
input  [31:0] weight_load_7;
input  [31:0] weight_load_8;
input  [31:0] weight_load_9;
input  [7:0] empty;
input  [31:0] weight_load_10;
input  [31:0] weight_load_11;
input  [31:0] weight_load_12;
input  [31:0] weight_load_13;
input  [31:0] weight_load_14;
input  [31:0] weight_load_15;
input  [31:0] weight_load_16;
input  [31:0] weight_load_17;
input  [31:0] weight_load_18;
input  [31:0] weight_load_19;
input  [31:0] weight_load_20;
input  [31:0] weight_load_21;
input  [31:0] weight_load_22;
input  [31:0] weight_load_23;
input  [31:0] weight_load_24;
output  [63:0] p_phi_out;
output   p_phi_out_ap_vld;

reg ap_idle;
reg[15:0] output_r_address0;
reg output_r_ce0;
reg output_r_we0;
reg[15:0] output_1_address0;
reg output_1_ce0;
reg output_1_we0;
reg[15:0] output_2_address0;
reg output_2_ce0;
reg output_2_we0;
reg[15:0] output_3_address0;
reg output_3_ce0;
reg output_3_we0;
reg[15:0] output_4_address0;
reg output_4_ce0;
reg output_4_we0;
reg[15:0] output_5_address0;
reg output_5_ce0;
reg output_5_we0;
reg[15:0] output_6_address0;
reg output_6_ce0;
reg output_6_we0;
reg[15:0] output_7_address0;
reg output_7_ce0;
reg output_7_we0;
reg[15:0] output_8_address0;
reg output_8_ce0;
reg output_8_we0;
reg[15:0] output_9_address0;
reg output_9_ce0;
reg output_9_we0;
reg[15:0] output_10_address0;
reg output_10_ce0;
reg output_10_we0;
reg[15:0] output_11_address0;
reg output_11_ce0;
reg output_11_we0;
reg[15:0] output_12_address0;
reg output_12_ce0;
reg output_12_we0;
reg[15:0] output_13_address0;
reg output_13_ce0;
reg output_13_we0;
reg[15:0] output_14_address0;
reg output_14_ce0;
reg output_14_we0;
reg[15:0] output_15_address0;
reg output_15_ce0;
reg output_15_we0;
reg[13:0] input_r_address0;
reg input_r_ce0;
reg[13:0] input_r_address1;
reg input_r_ce1;
reg[13:0] input_r_address2;
reg input_r_ce2;
reg[13:0] input_r_address3;
reg input_r_ce3;
reg[13:0] input_r_address4;
reg input_r_ce4;
reg[13:0] input_r_address5;
reg input_r_ce5;
reg[13:0] input_r_address6;
reg input_r_ce6;
reg[13:0] input_r_address7;
reg input_r_ce7;
reg[13:0] input_r_address8;
reg input_r_ce8;
reg[13:0] input_r_address9;
reg input_r_ce9;
reg[13:0] input_r_address10;
reg input_r_ce10;
reg[13:0] input_r_address11;
reg input_r_ce11;
reg input_r_ce12;
reg[13:0] input_1_address0;
reg input_1_ce0;
reg[13:0] input_1_address1;
reg input_1_ce1;
reg[13:0] input_1_address2;
reg input_1_ce2;
reg[13:0] input_1_address3;
reg input_1_ce3;
reg[13:0] input_1_address4;
reg input_1_ce4;
reg[13:0] input_1_address5;
reg input_1_ce5;
reg[13:0] input_1_address6;
reg input_1_ce6;
reg[13:0] input_1_address7;
reg input_1_ce7;
reg[13:0] input_1_address8;
reg input_1_ce8;
reg[13:0] input_1_address9;
reg input_1_ce9;
reg[13:0] input_1_address10;
reg input_1_ce10;
reg[13:0] input_1_address11;
reg input_1_ce11;
reg input_1_ce12;
reg[13:0] input_2_address0;
reg input_2_ce0;
reg[13:0] input_2_address1;
reg input_2_ce1;
reg[13:0] input_2_address2;
reg input_2_ce2;
reg[13:0] input_2_address3;
reg input_2_ce3;
reg[13:0] input_2_address4;
reg input_2_ce4;
reg[13:0] input_2_address5;
reg input_2_ce5;
reg[13:0] input_2_address6;
reg input_2_ce6;
reg[13:0] input_2_address7;
reg input_2_ce7;
reg[13:0] input_2_address8;
reg input_2_ce8;
reg[13:0] input_2_address9;
reg input_2_ce9;
reg[13:0] input_2_address10;
reg input_2_ce10;
reg[13:0] input_2_address11;
reg input_2_ce11;
reg input_2_ce12;
reg[13:0] input_3_address0;
reg input_3_ce0;
reg[13:0] input_3_address1;
reg input_3_ce1;
reg[13:0] input_3_address2;
reg input_3_ce2;
reg[13:0] input_3_address3;
reg input_3_ce3;
reg[13:0] input_3_address4;
reg input_3_ce4;
reg[13:0] input_3_address5;
reg input_3_ce5;
reg[13:0] input_3_address6;
reg input_3_ce6;
reg[13:0] input_3_address7;
reg input_3_ce7;
reg[13:0] input_3_address8;
reg input_3_ce8;
reg[13:0] input_3_address9;
reg input_3_ce9;
reg[13:0] input_3_address10;
reg input_3_ce10;
reg[13:0] input_3_address11;
reg input_3_ce11;
reg input_3_ce12;
reg p_phi_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln320_reg_2994;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] w_1_reg_2984;
wire   [0:0] icmp_ln320_fu_1790_p2;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter1_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter2_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter3_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter4_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter5_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter6_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter7_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter8_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter9_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter10_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter11_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter12_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter13_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter14_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter15_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter16_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter17_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter18_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter19_reg;
reg   [0:0] icmp_ln320_reg_2994_pp0_iter20_reg;
wire   [3:0] trunc_ln320_1_fu_1796_p1;
reg   [3:0] trunc_ln320_1_reg_2998;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter1_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter2_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter3_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter4_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter5_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter6_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter7_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter8_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter9_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter10_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter11_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter12_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter13_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter14_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter15_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter16_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter17_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter18_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter19_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter20_reg;
reg   [3:0] trunc_ln320_1_reg_2998_pp0_iter21_reg;
wire   [13:0] mul_ln331_fu_1800_p2;
reg   [13:0] mul_ln331_reg_3003;
wire   [63:0] empty_34_fu_1806_p2;
reg   [63:0] empty_34_reg_3012;
wire  signed [13:0] trunc_ln331_3_fu_1812_p1;
reg  signed [13:0] trunc_ln331_3_reg_3017;
wire   [13:0] mul_ln331_2_fu_1826_p2;
reg   [13:0] mul_ln331_2_reg_3022;
wire   [13:0] mul_ln331_3_fu_1842_p2;
reg   [13:0] mul_ln331_3_reg_3031;
wire   [7:0] add_ln331_fu_1848_p2;
reg   [7:0] add_ln331_reg_3040;
wire    ap_block_pp0_stage1_11001;
wire   [1:0] trunc_ln320_fu_1853_p1;
reg   [1:0] trunc_ln320_reg_3045;
reg   [3:0] lshr_ln_reg_3057;
reg   [3:0] lshr_ln_reg_3057_pp0_iter1_reg;
reg   [3:0] lshr_ln_reg_3057_pp0_iter2_reg;
reg   [3:0] lshr_ln_reg_3057_pp0_iter3_reg;
reg   [3:0] lshr_ln_reg_3057_pp0_iter4_reg;
reg   [3:0] lshr_ln_reg_3057_pp0_iter5_reg;
wire   [13:0] zext_ln331_fu_1874_p1;
reg   [13:0] zext_ln331_reg_3062;
wire   [13:0] zext_ln331_2_fu_1901_p1;
reg   [13:0] zext_ln331_2_reg_3088;
wire   [1:0] trunc_ln331_1_fu_1923_p1;
reg   [1:0] trunc_ln331_1_reg_3114;
wire   [13:0] zext_ln331_4_fu_1937_p1;
reg   [13:0] zext_ln331_4_reg_3123;
wire   [1:0] trunc_ln331_2_fu_1946_p1;
reg   [1:0] trunc_ln331_2_reg_3130;
wire   [13:0] zext_ln331_6_fu_1960_p1;
reg   [13:0] zext_ln331_6_reg_3138;
wire   [13:0] zext_ln331_8_fu_1983_p1;
reg   [13:0] zext_ln331_8_reg_3165;
wire   [13:0] mul_ln331_1_fu_2000_p2;
reg   [13:0] mul_ln331_1_reg_3191;
wire   [13:0] mul_ln331_4_fu_2131_p2;
reg   [13:0] mul_ln331_4_reg_3380;
wire   [31:0] tmp_s_fu_2146_p11;
reg   [31:0] tmp_s_reg_3389;
wire   [1:0] trunc_ln331_fu_2169_p1;
reg   [1:0] trunc_ln331_reg_3394;
wire   [31:0] tmp_1_fu_2172_p11;
reg   [31:0] tmp_1_reg_3400;
wire   [31:0] tmp_3_fu_2208_p11;
reg   [31:0] tmp_3_reg_3425;
wire   [31:0] tmp_4_fu_2231_p11;
reg   [31:0] tmp_4_reg_3430;
wire   [31:0] tmp_10_fu_2314_p11;
reg   [31:0] tmp_10_reg_3535;
wire   [31:0] tmp_11_fu_2337_p11;
reg   [31:0] tmp_11_reg_3540;
wire   [31:0] tmp_12_fu_2361_p11;
reg   [31:0] tmp_12_reg_3545;
wire   [31:0] grp_fu_1709_p11;
reg   [31:0] tmp_13_reg_3550;
wire   [31:0] grp_fu_1732_p11;
reg   [31:0] tmp_14_reg_3555;
wire   [31:0] tmp_15_fu_2396_p11;
reg   [31:0] tmp_15_reg_3580;
wire   [31:0] tmp_16_fu_2419_p11;
reg   [31:0] tmp_16_reg_3585;
wire   [31:0] tmp_17_fu_2443_p11;
reg   [31:0] tmp_17_reg_3590;
wire   [31:0] grp_fu_1755_p11;
reg   [31:0] tmp_19_reg_3595;
wire   [31:0] tmp_2_fu_2526_p11;
reg   [31:0] tmp_2_reg_3700;
wire   [31:0] tmp_5_fu_2549_p11;
reg   [31:0] tmp_5_reg_3705;
wire   [31:0] tmp_6_fu_2572_p11;
reg   [31:0] tmp_6_reg_3710;
wire   [31:0] tmp_7_fu_2595_p11;
reg   [31:0] tmp_7_reg_3715;
wire   [31:0] tmp_8_fu_2618_p11;
reg   [31:0] tmp_8_reg_3720;
wire   [31:0] tmp_9_fu_2641_p11;
reg   [31:0] tmp_9_reg_3725;
reg   [31:0] tmp_18_reg_3730;
reg   [31:0] tmp_20_reg_3735;
wire   [31:0] tmp_21_fu_2664_p11;
reg   [31:0] tmp_21_reg_3740;
wire   [31:0] tmp_22_fu_2687_p11;
reg   [31:0] tmp_22_reg_3745;
wire   [31:0] tmp_23_fu_2710_p11;
reg   [31:0] tmp_23_reg_3750;
reg   [31:0] tmp_24_reg_3755;
wire   [31:0] grp_fu_1657_p2;
reg   [31:0] mul38_i_reg_3760;
wire   [31:0] grp_fu_1661_p2;
reg   [31:0] mul38_i_s_reg_3765;
wire   [31:0] grp_fu_1665_p2;
reg   [31:0] mul38_i_6_reg_3770;
wire   [31:0] grp_fu_1669_p2;
reg   [31:0] mul38_i_7_reg_3775;
wire   [31:0] grp_fu_1673_p2;
reg   [31:0] mul38_i_2_reg_3780;
wire   [31:0] grp_fu_1677_p2;
reg   [31:0] mul38_i_2_1_reg_3785;
wire   [31:0] grp_fu_1681_p2;
reg   [31:0] mul38_i_2_2_reg_3790;
wire   [31:0] grp_fu_1685_p2;
reg   [31:0] mul38_i_2_3_reg_3795;
wire   [31:0] grp_fu_1689_p2;
reg   [31:0] mul38_i_2_4_reg_3800;
wire   [31:0] grp_fu_1693_p2;
reg   [31:0] mul38_i_3_reg_3805;
wire   [31:0] grp_fu_1697_p2;
reg   [31:0] mul38_i_3_1_reg_3810;
wire   [31:0] grp_fu_1701_p2;
reg   [31:0] mul38_i_3_2_reg_3815;
wire   [31:0] grp_fu_1705_p2;
reg   [31:0] mul38_i_3_4_reg_3820;
reg   [31:0] mul38_i_5_reg_3825;
reg   [31:0] mul38_i_5_reg_3825_pp0_iter4_reg;
reg   [31:0] mul38_i_5_reg_3825_pp0_iter5_reg;
reg   [31:0] mul38_i_5_reg_3825_pp0_iter6_reg;
reg   [31:0] mul38_i_1_reg_3830;
reg   [31:0] mul38_i_1_reg_3830_pp0_iter4_reg;
reg   [31:0] mul38_i_1_reg_3830_pp0_iter5_reg;
reg   [31:0] mul38_i_1_reg_3830_pp0_iter6_reg;
reg   [31:0] mul38_i_1_1_reg_3835;
reg   [31:0] mul38_i_1_2_reg_3840;
reg   [31:0] mul38_i_1_3_reg_3845;
reg   [31:0] mul38_i_1_4_reg_3850;
reg   [31:0] mul38_i_3_3_reg_3855;
reg   [31:0] mul38_i_3_3_reg_3855_pp0_iter4_reg;
reg   [31:0] mul38_i_3_3_reg_3855_pp0_iter5_reg;
reg   [31:0] mul38_i_3_3_reg_3855_pp0_iter6_reg;
reg   [31:0] mul38_i_4_reg_3860;
reg   [31:0] mul38_i_4_reg_3860_pp0_iter4_reg;
reg   [31:0] mul38_i_4_reg_3860_pp0_iter5_reg;
reg   [31:0] mul38_i_4_reg_3860_pp0_iter6_reg;
reg   [31:0] mul38_i_4_1_reg_3865;
reg   [31:0] mul38_i_4_2_reg_3870;
reg   [31:0] mul38_i_4_2_reg_3870_pp0_iter4_reg;
reg   [31:0] mul38_i_4_2_reg_3870_pp0_iter5_reg;
reg   [31:0] mul38_i_4_2_reg_3870_pp0_iter6_reg;
reg   [31:0] mul38_i_4_3_reg_3875;
reg   [31:0] mul38_i_4_4_reg_3880;
reg   [15:0] output_addr_reg_3885;
reg   [15:0] output_addr_reg_3885_pp0_iter7_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter8_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter9_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter10_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter11_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter12_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter13_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter14_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter15_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter16_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter17_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter18_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter19_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter20_reg;
reg   [15:0] output_addr_reg_3885_pp0_iter21_reg;
reg   [15:0] output_1_addr_reg_3890;
reg   [15:0] output_1_addr_reg_3890_pp0_iter7_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter8_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter9_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter10_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter11_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter12_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter13_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter14_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter15_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter16_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter17_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter18_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter19_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter20_reg;
reg   [15:0] output_1_addr_reg_3890_pp0_iter21_reg;
reg   [15:0] output_2_addr_reg_3895;
reg   [15:0] output_2_addr_reg_3895_pp0_iter7_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter8_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter9_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter10_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter11_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter12_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter13_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter14_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter15_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter16_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter17_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter18_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter19_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter20_reg;
reg   [15:0] output_2_addr_reg_3895_pp0_iter21_reg;
reg   [15:0] output_3_addr_reg_3900;
reg   [15:0] output_3_addr_reg_3900_pp0_iter7_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter8_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter9_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter10_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter11_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter12_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter13_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter14_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter15_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter16_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter17_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter18_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter19_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter20_reg;
reg   [15:0] output_3_addr_reg_3900_pp0_iter21_reg;
reg   [15:0] output_4_addr_reg_3905;
reg   [15:0] output_4_addr_reg_3905_pp0_iter7_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter8_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter9_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter10_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter11_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter12_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter13_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter14_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter15_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter16_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter17_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter18_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter19_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter20_reg;
reg   [15:0] output_4_addr_reg_3905_pp0_iter21_reg;
reg   [15:0] output_5_addr_reg_3910;
reg   [15:0] output_5_addr_reg_3910_pp0_iter7_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter8_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter9_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter10_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter11_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter12_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter13_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter14_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter15_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter16_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter17_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter18_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter19_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter20_reg;
reg   [15:0] output_5_addr_reg_3910_pp0_iter21_reg;
reg   [15:0] output_6_addr_reg_3915;
reg   [15:0] output_6_addr_reg_3915_pp0_iter7_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter8_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter9_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter10_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter11_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter12_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter13_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter14_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter15_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter16_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter17_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter18_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter19_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter20_reg;
reg   [15:0] output_6_addr_reg_3915_pp0_iter21_reg;
reg   [15:0] output_7_addr_reg_3920;
reg   [15:0] output_7_addr_reg_3920_pp0_iter7_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter8_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter9_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter10_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter11_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter12_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter13_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter14_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter15_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter16_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter17_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter18_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter19_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter20_reg;
reg   [15:0] output_7_addr_reg_3920_pp0_iter21_reg;
reg   [15:0] output_8_addr_reg_3925;
reg   [15:0] output_8_addr_reg_3925_pp0_iter7_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter8_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter9_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter10_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter11_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter12_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter13_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter14_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter15_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter16_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter17_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter18_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter19_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter20_reg;
reg   [15:0] output_8_addr_reg_3925_pp0_iter21_reg;
reg   [15:0] output_9_addr_reg_3930;
reg   [15:0] output_9_addr_reg_3930_pp0_iter7_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter8_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter9_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter10_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter11_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter12_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter13_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter14_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter15_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter16_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter17_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter18_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter19_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter20_reg;
reg   [15:0] output_9_addr_reg_3930_pp0_iter21_reg;
reg   [15:0] output_10_addr_reg_3935;
reg   [15:0] output_10_addr_reg_3935_pp0_iter7_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter8_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter9_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter10_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter11_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter12_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter13_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter14_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter15_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter16_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter17_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter18_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter19_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter20_reg;
reg   [15:0] output_10_addr_reg_3935_pp0_iter21_reg;
reg   [15:0] output_11_addr_reg_3940;
reg   [15:0] output_11_addr_reg_3940_pp0_iter7_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter8_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter9_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter10_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter11_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter12_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter13_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter14_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter15_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter16_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter17_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter18_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter19_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter20_reg;
reg   [15:0] output_11_addr_reg_3940_pp0_iter21_reg;
reg   [15:0] output_12_addr_reg_3945;
reg   [15:0] output_12_addr_reg_3945_pp0_iter7_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter8_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter9_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter10_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter11_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter12_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter13_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter14_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter15_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter16_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter17_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter18_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter19_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter20_reg;
reg   [15:0] output_12_addr_reg_3945_pp0_iter21_reg;
reg   [15:0] output_13_addr_reg_3950;
reg   [15:0] output_13_addr_reg_3950_pp0_iter7_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter8_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter9_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter10_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter11_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter12_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter13_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter14_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter15_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter16_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter17_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter18_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter19_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter20_reg;
reg   [15:0] output_13_addr_reg_3950_pp0_iter21_reg;
reg   [15:0] output_14_addr_reg_3955;
reg   [15:0] output_14_addr_reg_3955_pp0_iter7_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter8_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter9_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter10_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter11_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter12_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter13_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter14_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter15_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter16_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter17_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter18_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter19_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter20_reg;
reg   [15:0] output_14_addr_reg_3955_pp0_iter21_reg;
reg   [15:0] output_15_addr_reg_3960;
reg   [15:0] output_15_addr_reg_3960_pp0_iter7_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter8_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter9_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter10_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter11_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter12_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter13_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter14_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter15_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter16_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter17_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter18_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter19_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter20_reg;
reg   [15:0] output_15_addr_reg_3960_pp0_iter21_reg;
wire   [31:0] tmp_fu_2761_p35;
reg   [31:0] tmp_reg_3965;
wire   [31:0] grp_fu_1605_p2;
reg   [31:0] tmp3_reg_3970;
wire   [31:0] grp_fu_1609_p2;
reg   [31:0] tmp6_reg_3975;
wire   [31:0] grp_fu_1613_p2;
reg   [31:0] tmp8_reg_3980;
wire   [31:0] grp_fu_1617_p2;
reg   [31:0] tmp9_reg_3985;
wire   [31:0] grp_fu_1621_p2;
reg   [31:0] tmp13_reg_3990;
wire   [31:0] grp_fu_1625_p2;
reg   [31:0] tmp15_reg_3995;
reg   [31:0] tmp1_reg_4000;
reg   [31:0] tmp18_reg_4005;
reg   [31:0] tmp20_reg_4010;
reg   [31:0] tmp21_reg_4015;
reg   [31:0] tmp4_reg_4020;
reg   [31:0] tmp7_reg_4025;
wire   [31:0] grp_fu_1629_p2;
reg   [31:0] tmp10_reg_4030;
wire   [31:0] grp_fu_1633_p2;
reg   [31:0] tmp14_reg_4035;
wire   [31:0] grp_fu_1637_p2;
reg   [31:0] tmp16_reg_4040;
reg   [31:0] tmp2_reg_4045;
reg   [31:0] tmp19_reg_4050;
reg   [31:0] tmp22_reg_4055;
wire   [31:0] grp_fu_1641_p2;
reg   [31:0] tmp11_reg_4060;
wire   [31:0] grp_fu_1645_p2;
reg   [31:0] tmp17_reg_4065;
reg   [31:0] tmp5_reg_4070;
reg   [31:0] tmp23_reg_4075;
wire   [31:0] grp_fu_1649_p2;
reg   [31:0] tmp12_reg_4080;
wire   [31:0] grp_fu_1653_p2;
reg   [31:0] tmp24_reg_4085;
reg   [31:0] add45_i_4_4_reg_4090;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln331_1_fu_1883_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln331_3_fu_1910_p1;
wire   [63:0] zext_ln331_7_fu_1969_p1;
wire   [63:0] zext_ln331_9_fu_1992_p1;
wire   [63:0] zext_ln331_16_fu_2010_p1;
wire   [63:0] zext_ln331_17_fu_2023_p1;
wire   [63:0] zext_ln331_18_fu_2036_p1;
wire   [63:0] zext_ln331_19_fu_2049_p1;
wire   [63:0] zext_ln331_20_fu_2062_p1;
wire   [63:0] zext_ln331_22_fu_2075_p1;
wire   [63:0] zext_ln331_23_fu_2088_p1;
wire   [63:0] zext_ln331_24_fu_2101_p1;
wire   [63:0] zext_ln331_26_fu_2114_p1;
wire   [63:0] zext_ln331_5_fu_2200_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln331_10_fu_2258_p1;
wire   [63:0] zext_ln331_11_fu_2270_p1;
wire   [63:0] zext_ln331_12_fu_2282_p1;
wire   [63:0] zext_ln331_13_fu_2294_p1;
wire   [63:0] zext_ln331_14_fu_2306_p1;
wire   [63:0] zext_ln331_25_fu_2388_p1;
wire   [63:0] zext_ln331_28_fu_2470_p1;
wire   [63:0] zext_ln331_29_fu_2482_p1;
wire   [63:0] zext_ln331_30_fu_2494_p1;
wire   [63:0] zext_ln331_31_fu_2506_p1;
wire   [63:0] zext_ln331_32_fu_2518_p1;
wire   [63:0] p_cast5_fu_2741_p1;
reg   [63:0] p_phi_fu_202;
reg   [7:0] w_fu_206;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_w_1;
wire    ap_block_pp0_stage1_01001;
reg   [31:0] grp_fu_1605_p0;
reg   [31:0] grp_fu_1605_p1;
reg   [31:0] grp_fu_1609_p0;
reg   [31:0] grp_fu_1609_p1;
reg   [31:0] grp_fu_1613_p0;
reg   [31:0] grp_fu_1613_p1;
reg   [31:0] grp_fu_1617_p0;
reg   [31:0] grp_fu_1617_p1;
reg   [31:0] grp_fu_1621_p0;
reg   [31:0] grp_fu_1621_p1;
reg   [31:0] grp_fu_1625_p0;
reg   [31:0] grp_fu_1625_p1;
reg   [31:0] grp_fu_1629_p0;
reg   [31:0] grp_fu_1629_p1;
reg   [31:0] grp_fu_1633_p0;
reg   [31:0] grp_fu_1633_p1;
reg   [31:0] grp_fu_1637_p0;
reg   [31:0] grp_fu_1637_p1;
reg   [31:0] grp_fu_1641_p0;
reg   [31:0] grp_fu_1641_p1;
reg   [31:0] grp_fu_1645_p0;
reg   [31:0] grp_fu_1645_p1;
reg   [31:0] grp_fu_1649_p0;
reg   [31:0] grp_fu_1649_p1;
reg   [31:0] grp_fu_1657_p0;
reg   [31:0] grp_fu_1657_p1;
reg   [31:0] grp_fu_1661_p0;
reg   [31:0] grp_fu_1661_p1;
reg   [31:0] grp_fu_1665_p0;
reg   [31:0] grp_fu_1665_p1;
reg   [31:0] grp_fu_1669_p0;
reg   [31:0] grp_fu_1669_p1;
reg   [31:0] grp_fu_1673_p0;
reg   [31:0] grp_fu_1673_p1;
reg   [31:0] grp_fu_1677_p0;
reg   [31:0] grp_fu_1677_p1;
reg   [31:0] grp_fu_1681_p0;
reg   [31:0] grp_fu_1681_p1;
reg   [31:0] grp_fu_1685_p0;
reg   [31:0] grp_fu_1685_p1;
reg   [31:0] grp_fu_1689_p0;
reg   [31:0] grp_fu_1689_p1;
reg   [31:0] grp_fu_1693_p0;
reg   [31:0] grp_fu_1693_p1;
reg   [31:0] grp_fu_1697_p0;
reg   [31:0] grp_fu_1697_p1;
reg   [31:0] grp_fu_1701_p0;
reg   [31:0] grp_fu_1701_p1;
wire   [31:0] grp_fu_1709_p9;
wire   [31:0] grp_fu_1732_p9;
wire   [31:0] grp_fu_1755_p9;
wire  signed [13:0] mul_ln331_fu_1800_p0;
wire   [6:0] mul_ln331_fu_1800_p1;
wire   [7:0] empty_35_fu_1816_p2;
wire   [7:0] mul_ln331_2_fu_1826_p0;
wire   [6:0] mul_ln331_2_fu_1826_p1;
wire   [7:0] empty_36_fu_1832_p2;
wire   [7:0] mul_ln331_3_fu_1842_p0;
wire   [6:0] mul_ln331_3_fu_1842_p1;
wire   [5:0] lshr_ln1_fu_1865_p4;
wire   [13:0] add_ln331_4_fu_1878_p2;
wire   [5:0] lshr_ln331_1_fu_1891_p4;
wire   [13:0] add_ln331_5_fu_1905_p2;
wire   [7:0] add_ln331_1_fu_1918_p2;
wire   [5:0] lshr_ln331_2_fu_1927_p4;
wire   [7:0] add_ln331_2_fu_1941_p2;
wire   [5:0] lshr_ln331_3_fu_1950_p4;
wire   [13:0] add_ln331_7_fu_1964_p2;
wire   [5:0] add_ln331_3_fu_1977_p2;
wire   [13:0] add_ln331_8_fu_1987_p2;
wire   [6:0] mul_ln331_1_fu_2000_p1;
wire   [13:0] add_ln331_14_fu_2005_p2;
wire   [13:0] add_ln331_15_fu_2018_p2;
wire   [13:0] add_ln331_16_fu_2031_p2;
wire   [13:0] add_ln331_17_fu_2044_p2;
wire   [13:0] add_ln331_18_fu_2057_p2;
wire   [13:0] add_ln331_19_fu_2070_p2;
wire   [13:0] add_ln331_20_fu_2083_p2;
wire   [13:0] add_ln331_21_fu_2096_p2;
wire   [13:0] add_ln331_23_fu_2109_p2;
wire   [7:0] empty_37_fu_2122_p2;
wire   [7:0] mul_ln331_4_fu_2131_p0;
wire   [6:0] mul_ln331_4_fu_2131_p1;
wire   [31:0] tmp_s_fu_2146_p9;
wire   [31:0] tmp_1_fu_2172_p9;
wire   [13:0] add_ln331_6_fu_2196_p2;
wire   [31:0] tmp_3_fu_2208_p9;
wire   [31:0] tmp_4_fu_2231_p9;
wire   [13:0] add_ln331_9_fu_2254_p2;
wire   [13:0] add_ln331_10_fu_2266_p2;
wire   [13:0] add_ln331_11_fu_2278_p2;
wire   [13:0] add_ln331_12_fu_2290_p2;
wire   [13:0] add_ln331_13_fu_2302_p2;
wire   [31:0] tmp_10_fu_2314_p9;
wire   [31:0] tmp_11_fu_2337_p9;
wire   [31:0] tmp_12_fu_2361_p9;
wire   [13:0] add_ln331_22_fu_2384_p2;
wire   [31:0] tmp_15_fu_2396_p9;
wire   [31:0] tmp_16_fu_2419_p9;
wire   [31:0] tmp_17_fu_2443_p9;
wire   [13:0] add_ln331_24_fu_2466_p2;
wire   [13:0] add_ln331_25_fu_2478_p2;
wire   [13:0] add_ln331_26_fu_2490_p2;
wire   [13:0] add_ln331_27_fu_2502_p2;
wire   [13:0] add_ln331_28_fu_2514_p2;
wire   [31:0] tmp_2_fu_2526_p9;
wire   [31:0] tmp_5_fu_2549_p9;
wire   [31:0] tmp_6_fu_2572_p9;
wire   [31:0] tmp_7_fu_2595_p9;
wire   [31:0] tmp_8_fu_2618_p9;
wire   [31:0] tmp_9_fu_2641_p9;
wire   [31:0] tmp_21_fu_2664_p9;
wire   [31:0] tmp_22_fu_2687_p9;
wire   [31:0] tmp_23_fu_2710_p9;
wire   [15:0] lshr_ln_cast_fu_2733_p1;
wire   [15:0] empty_33_fu_2736_p2;
wire   [31:0] tmp_fu_2761_p33;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to21;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [13:0] mul_ln331_2_fu_1826_p00;
wire   [13:0] mul_ln331_3_fu_1842_p00;
wire   [13:0] mul_ln331_4_fu_2131_p00;
wire   [1:0] grp_fu_1709_p1;
wire   [1:0] grp_fu_1709_p3;
wire  signed [1:0] grp_fu_1709_p5;
wire  signed [1:0] grp_fu_1709_p7;
wire   [1:0] grp_fu_1732_p1;
wire   [1:0] grp_fu_1732_p3;
wire  signed [1:0] grp_fu_1732_p5;
wire  signed [1:0] grp_fu_1732_p7;
wire   [1:0] grp_fu_1755_p1;
wire   [1:0] grp_fu_1755_p3;
wire  signed [1:0] grp_fu_1755_p5;
wire  signed [1:0] grp_fu_1755_p7;
wire   [1:0] tmp_s_fu_2146_p1;
wire   [1:0] tmp_s_fu_2146_p3;
wire  signed [1:0] tmp_s_fu_2146_p5;
wire  signed [1:0] tmp_s_fu_2146_p7;
wire   [1:0] tmp_1_fu_2172_p1;
wire   [1:0] tmp_1_fu_2172_p3;
wire  signed [1:0] tmp_1_fu_2172_p5;
wire  signed [1:0] tmp_1_fu_2172_p7;
wire   [1:0] tmp_3_fu_2208_p1;
wire   [1:0] tmp_3_fu_2208_p3;
wire  signed [1:0] tmp_3_fu_2208_p5;
wire  signed [1:0] tmp_3_fu_2208_p7;
wire   [1:0] tmp_4_fu_2231_p1;
wire   [1:0] tmp_4_fu_2231_p3;
wire  signed [1:0] tmp_4_fu_2231_p5;
wire  signed [1:0] tmp_4_fu_2231_p7;
wire   [1:0] tmp_10_fu_2314_p1;
wire   [1:0] tmp_10_fu_2314_p3;
wire  signed [1:0] tmp_10_fu_2314_p5;
wire  signed [1:0] tmp_10_fu_2314_p7;
wire   [1:0] tmp_11_fu_2337_p1;
wire   [1:0] tmp_11_fu_2337_p3;
wire  signed [1:0] tmp_11_fu_2337_p5;
wire  signed [1:0] tmp_11_fu_2337_p7;
wire   [1:0] tmp_12_fu_2361_p1;
wire   [1:0] tmp_12_fu_2361_p3;
wire  signed [1:0] tmp_12_fu_2361_p5;
wire  signed [1:0] tmp_12_fu_2361_p7;
wire   [1:0] tmp_15_fu_2396_p1;
wire   [1:0] tmp_15_fu_2396_p3;
wire  signed [1:0] tmp_15_fu_2396_p5;
wire  signed [1:0] tmp_15_fu_2396_p7;
wire   [1:0] tmp_16_fu_2419_p1;
wire   [1:0] tmp_16_fu_2419_p3;
wire  signed [1:0] tmp_16_fu_2419_p5;
wire  signed [1:0] tmp_16_fu_2419_p7;
wire   [1:0] tmp_17_fu_2443_p1;
wire   [1:0] tmp_17_fu_2443_p3;
wire  signed [1:0] tmp_17_fu_2443_p5;
wire  signed [1:0] tmp_17_fu_2443_p7;
wire   [1:0] tmp_2_fu_2526_p1;
wire   [1:0] tmp_2_fu_2526_p3;
wire  signed [1:0] tmp_2_fu_2526_p5;
wire  signed [1:0] tmp_2_fu_2526_p7;
wire   [1:0] tmp_5_fu_2549_p1;
wire   [1:0] tmp_5_fu_2549_p3;
wire  signed [1:0] tmp_5_fu_2549_p5;
wire  signed [1:0] tmp_5_fu_2549_p7;
wire   [1:0] tmp_6_fu_2572_p1;
wire   [1:0] tmp_6_fu_2572_p3;
wire  signed [1:0] tmp_6_fu_2572_p5;
wire  signed [1:0] tmp_6_fu_2572_p7;
wire   [1:0] tmp_7_fu_2595_p1;
wire   [1:0] tmp_7_fu_2595_p3;
wire  signed [1:0] tmp_7_fu_2595_p5;
wire  signed [1:0] tmp_7_fu_2595_p7;
wire   [1:0] tmp_8_fu_2618_p1;
wire   [1:0] tmp_8_fu_2618_p3;
wire  signed [1:0] tmp_8_fu_2618_p5;
wire  signed [1:0] tmp_8_fu_2618_p7;
wire   [1:0] tmp_9_fu_2641_p1;
wire   [1:0] tmp_9_fu_2641_p3;
wire  signed [1:0] tmp_9_fu_2641_p5;
wire  signed [1:0] tmp_9_fu_2641_p7;
wire   [1:0] tmp_21_fu_2664_p1;
wire   [1:0] tmp_21_fu_2664_p3;
wire  signed [1:0] tmp_21_fu_2664_p5;
wire  signed [1:0] tmp_21_fu_2664_p7;
wire   [1:0] tmp_22_fu_2687_p1;
wire   [1:0] tmp_22_fu_2687_p3;
wire  signed [1:0] tmp_22_fu_2687_p5;
wire  signed [1:0] tmp_22_fu_2687_p7;
wire   [1:0] tmp_23_fu_2710_p1;
wire   [1:0] tmp_23_fu_2710_p3;
wire  signed [1:0] tmp_23_fu_2710_p5;
wire  signed [1:0] tmp_23_fu_2710_p7;
wire   [3:0] tmp_fu_2761_p1;
wire   [3:0] tmp_fu_2761_p3;
wire   [3:0] tmp_fu_2761_p5;
wire   [3:0] tmp_fu_2761_p7;
wire   [3:0] tmp_fu_2761_p9;
wire   [3:0] tmp_fu_2761_p11;
wire   [3:0] tmp_fu_2761_p13;
wire   [3:0] tmp_fu_2761_p15;
wire  signed [3:0] tmp_fu_2761_p17;
wire  signed [3:0] tmp_fu_2761_p19;
wire  signed [3:0] tmp_fu_2761_p21;
wire  signed [3:0] tmp_fu_2761_p23;
wire  signed [3:0] tmp_fu_2761_p25;
wire  signed [3:0] tmp_fu_2761_p27;
wire  signed [3:0] tmp_fu_2761_p29;
wire  signed [3:0] tmp_fu_2761_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 p_phi_fu_202 = 64'd0;
#0 w_fu_206 = 8'd0;
#0 ap_done_reg = 1'b0;
end

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1605_p0),
    .din1(grp_fu_1605_p1),
    .ce(1'b1),
    .dout(grp_fu_1605_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1609_p0),
    .din1(grp_fu_1609_p1),
    .ce(1'b1),
    .dout(grp_fu_1609_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1613_p0),
    .din1(grp_fu_1613_p1),
    .ce(1'b1),
    .dout(grp_fu_1613_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1617_p0),
    .din1(grp_fu_1617_p1),
    .ce(1'b1),
    .dout(grp_fu_1617_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1621_p0),
    .din1(grp_fu_1621_p1),
    .ce(1'b1),
    .dout(grp_fu_1621_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1625_p0),
    .din1(grp_fu_1625_p1),
    .ce(1'b1),
    .dout(grp_fu_1625_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1629_p0),
    .din1(grp_fu_1629_p1),
    .ce(1'b1),
    .dout(grp_fu_1629_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1633_p0),
    .din1(grp_fu_1633_p1),
    .ce(1'b1),
    .dout(grp_fu_1633_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1637_p0),
    .din1(grp_fu_1637_p1),
    .ce(1'b1),
    .dout(grp_fu_1637_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1641_p0),
    .din1(grp_fu_1641_p1),
    .ce(1'b1),
    .dout(grp_fu_1641_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1645_p0),
    .din1(grp_fu_1645_p1),
    .ce(1'b1),
    .dout(grp_fu_1645_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1649_p0),
    .din1(grp_fu_1649_p1),
    .ce(1'b1),
    .dout(grp_fu_1649_p2)
);

kernel_cnn_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp23_reg_4075),
    .din1(tmp17_reg_4065),
    .ce(1'b1),
    .dout(grp_fu_1653_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1657_p0),
    .din1(grp_fu_1657_p1),
    .ce(1'b1),
    .dout(grp_fu_1657_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1661_p0),
    .din1(grp_fu_1661_p1),
    .ce(1'b1),
    .dout(grp_fu_1661_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1665_p0),
    .din1(grp_fu_1665_p1),
    .ce(1'b1),
    .dout(grp_fu_1665_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1669_p0),
    .din1(grp_fu_1669_p1),
    .ce(1'b1),
    .dout(grp_fu_1669_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1673_p0),
    .din1(grp_fu_1673_p1),
    .ce(1'b1),
    .dout(grp_fu_1673_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1677_p0),
    .din1(grp_fu_1677_p1),
    .ce(1'b1),
    .dout(grp_fu_1677_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1681_p0),
    .din1(grp_fu_1681_p1),
    .ce(1'b1),
    .dout(grp_fu_1681_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1685_p0),
    .din1(grp_fu_1685_p1),
    .ce(1'b1),
    .dout(grp_fu_1685_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1689_p0),
    .din1(grp_fu_1689_p1),
    .ce(1'b1),
    .dout(grp_fu_1689_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1693_p0),
    .din1(grp_fu_1693_p1),
    .ce(1'b1),
    .dout(grp_fu_1693_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1697_p0),
    .din1(grp_fu_1697_p1),
    .ce(1'b1),
    .dout(grp_fu_1697_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1701_p0),
    .din1(grp_fu_1701_p1),
    .ce(1'b1),
    .dout(grp_fu_1701_p2)
);

kernel_cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(weight_load_19),
    .din1(tmp_19_reg_3595),
    .ce(1'b1),
    .dout(grp_fu_1705_p2)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U92(
    .din0(input_r_q5),
    .din1(input_1_q5),
    .din2(input_2_q5),
    .din3(input_3_q5),
    .def(grp_fu_1709_p9),
    .sel(trunc_ln331_2_reg_3130),
    .dout(grp_fu_1709_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U93(
    .din0(input_r_q4),
    .din1(input_1_q4),
    .din2(input_2_q4),
    .din3(input_3_q4),
    .def(grp_fu_1732_p9),
    .sel(trunc_ln320_reg_3045),
    .dout(grp_fu_1732_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U94(
    .din0(input_r_q0),
    .din1(input_1_q0),
    .din2(input_2_q0),
    .din3(input_3_q0),
    .def(grp_fu_1755_p9),
    .sel(trunc_ln320_reg_3045),
    .dout(grp_fu_1755_p11)
);

kernel_cnn_mul_14s_7ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_14s_7ns_14_1_1_U95(
    .din0(mul_ln331_fu_1800_p0),
    .din1(mul_ln331_fu_1800_p1),
    .dout(mul_ln331_fu_1800_p2)
);

kernel_cnn_mul_8ns_7ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_8ns_7ns_14_1_1_U96(
    .din0(mul_ln331_2_fu_1826_p0),
    .din1(mul_ln331_2_fu_1826_p1),
    .dout(mul_ln331_2_fu_1826_p2)
);

kernel_cnn_mul_8ns_7ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_8ns_7ns_14_1_1_U97(
    .din0(mul_ln331_3_fu_1842_p0),
    .din1(mul_ln331_3_fu_1842_p1),
    .dout(mul_ln331_3_fu_1842_p2)
);

kernel_cnn_mul_14s_7ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_14s_7ns_14_1_1_U98(
    .din0(trunc_ln331_3_reg_3017),
    .din1(mul_ln331_1_fu_2000_p1),
    .dout(mul_ln331_1_fu_2000_p2)
);

kernel_cnn_mul_8ns_7ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_8ns_7ns_14_1_1_U99(
    .din0(mul_ln331_4_fu_2131_p0),
    .din1(mul_ln331_4_fu_2131_p1),
    .dout(mul_ln331_4_fu_2131_p2)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U100(
    .din0(input_r_q12),
    .din1(input_1_q12),
    .din2(input_2_q12),
    .din3(input_3_q12),
    .def(tmp_s_fu_2146_p9),
    .sel(trunc_ln320_reg_3045),
    .dout(tmp_s_fu_2146_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U101(
    .din0(input_r_q11),
    .din1(input_1_q11),
    .din2(input_2_q11),
    .din3(input_3_q11),
    .def(tmp_1_fu_2172_p9),
    .sel(trunc_ln331_fu_2169_p1),
    .dout(tmp_1_fu_2172_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U102(
    .din0(input_r_q10),
    .din1(input_1_q10),
    .din2(input_2_q10),
    .din3(input_3_q10),
    .def(tmp_3_fu_2208_p9),
    .sel(trunc_ln331_2_reg_3130),
    .dout(tmp_3_fu_2208_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U103(
    .din0(input_r_q9),
    .din1(input_1_q9),
    .din2(input_2_q9),
    .din3(input_3_q9),
    .def(tmp_4_fu_2231_p9),
    .sel(trunc_ln320_reg_3045),
    .dout(tmp_4_fu_2231_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U104(
    .din0(input_r_q8),
    .din1(input_1_q8),
    .din2(input_2_q8),
    .din3(input_3_q8),
    .def(tmp_10_fu_2314_p9),
    .sel(trunc_ln320_reg_3045),
    .dout(tmp_10_fu_2314_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U105(
    .din0(input_r_q7),
    .din1(input_1_q7),
    .din2(input_2_q7),
    .din3(input_3_q7),
    .def(tmp_11_fu_2337_p9),
    .sel(trunc_ln331_fu_2169_p1),
    .dout(tmp_11_fu_2337_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U106(
    .din0(input_r_q6),
    .din1(input_1_q6),
    .din2(input_2_q6),
    .din3(input_3_q6),
    .def(tmp_12_fu_2361_p9),
    .sel(trunc_ln331_1_reg_3114),
    .dout(tmp_12_fu_2361_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U107(
    .din0(input_r_q3),
    .din1(input_1_q3),
    .din2(input_2_q3),
    .din3(input_3_q3),
    .def(tmp_15_fu_2396_p9),
    .sel(trunc_ln320_reg_3045),
    .dout(tmp_15_fu_2396_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U108(
    .din0(input_r_q2),
    .din1(input_1_q2),
    .din2(input_2_q2),
    .din3(input_3_q2),
    .def(tmp_16_fu_2419_p9),
    .sel(trunc_ln331_fu_2169_p1),
    .dout(tmp_16_fu_2419_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U109(
    .din0(input_r_q1),
    .din1(input_1_q1),
    .din2(input_2_q1),
    .din3(input_3_q1),
    .def(tmp_17_fu_2443_p9),
    .sel(trunc_ln331_1_reg_3114),
    .dout(tmp_17_fu_2443_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U110(
    .din0(input_r_q11),
    .din1(input_1_q11),
    .din2(input_2_q11),
    .din3(input_3_q11),
    .def(tmp_2_fu_2526_p9),
    .sel(trunc_ln331_1_reg_3114),
    .dout(tmp_2_fu_2526_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U111(
    .din0(input_r_q10),
    .din1(input_1_q10),
    .din2(input_2_q10),
    .din3(input_3_q10),
    .def(tmp_5_fu_2549_p9),
    .sel(trunc_ln320_reg_3045),
    .dout(tmp_5_fu_2549_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U112(
    .din0(input_r_q9),
    .din1(input_1_q9),
    .din2(input_2_q9),
    .din3(input_3_q9),
    .def(tmp_6_fu_2572_p9),
    .sel(trunc_ln331_reg_3394),
    .dout(tmp_6_fu_2572_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U113(
    .din0(input_r_q8),
    .din1(input_1_q8),
    .din2(input_2_q8),
    .din3(input_3_q8),
    .def(tmp_7_fu_2595_p9),
    .sel(trunc_ln331_1_reg_3114),
    .dout(tmp_7_fu_2595_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U114(
    .din0(input_r_q7),
    .din1(input_1_q7),
    .din2(input_2_q7),
    .din3(input_3_q7),
    .def(tmp_8_fu_2618_p9),
    .sel(trunc_ln331_2_reg_3130),
    .dout(tmp_8_fu_2618_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U115(
    .din0(input_r_q6),
    .din1(input_1_q6),
    .din2(input_2_q6),
    .din3(input_3_q6),
    .def(tmp_9_fu_2641_p9),
    .sel(trunc_ln320_reg_3045),
    .dout(tmp_9_fu_2641_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U116(
    .din0(input_r_q3),
    .din1(input_1_q3),
    .din2(input_2_q3),
    .din3(input_3_q3),
    .def(tmp_21_fu_2664_p9),
    .sel(trunc_ln331_reg_3394),
    .dout(tmp_21_fu_2664_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U117(
    .din0(input_r_q2),
    .din1(input_1_q2),
    .din2(input_2_q2),
    .din3(input_3_q2),
    .def(tmp_22_fu_2687_p9),
    .sel(trunc_ln331_1_reg_3114),
    .dout(tmp_22_fu_2687_p11)
);

kernel_cnn_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U118(
    .din0(input_r_q1),
    .din1(input_1_q1),
    .din2(input_2_q1),
    .din3(input_3_q1),
    .def(tmp_23_fu_2710_p9),
    .sel(trunc_ln331_2_reg_3130),
    .dout(tmp_23_fu_2710_p11)
);

kernel_cnn_sparsemux_33_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_33_4_32_1_1_U119(
    .din0(output_r_q0),
    .din1(output_1_q0),
    .din2(output_2_q0),
    .din3(output_3_q0),
    .din4(output_4_q0),
    .din5(output_5_q0),
    .din6(output_6_q0),
    .din7(output_7_q0),
    .din8(output_8_q0),
    .din9(output_9_q0),
    .din10(output_10_q0),
    .din11(output_11_q0),
    .din12(output_12_q0),
    .din13(output_13_q0),
    .din14(output_14_q0),
    .din15(output_15_q0),
    .def(tmp_fu_2761_p33),
    .sel(trunc_ln320_1_reg_2998_pp0_iter6_reg),
    .dout(tmp_fu_2761_p35)
);

kernel_cnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        w_fu_206 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln320_reg_2994 == 1'd0))) begin
        w_fu_206 <= add_ln331_fu_1848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add45_i_4_4_reg_4090 <= grp_fu_1649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln331_reg_3040 <= add_ln331_fu_1848_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln_reg_3057 <= {{w_1_reg_2984[7:4]}};
        lshr_ln_reg_3057_pp0_iter1_reg <= lshr_ln_reg_3057;
        lshr_ln_reg_3057_pp0_iter2_reg <= lshr_ln_reg_3057_pp0_iter1_reg;
        lshr_ln_reg_3057_pp0_iter3_reg <= lshr_ln_reg_3057_pp0_iter2_reg;
        lshr_ln_reg_3057_pp0_iter4_reg <= lshr_ln_reg_3057_pp0_iter3_reg;
        lshr_ln_reg_3057_pp0_iter5_reg <= lshr_ln_reg_3057_pp0_iter4_reg;
        mul38_i_1_reg_3830_pp0_iter4_reg <= mul38_i_1_reg_3830;
        mul38_i_1_reg_3830_pp0_iter5_reg <= mul38_i_1_reg_3830_pp0_iter4_reg;
        mul38_i_1_reg_3830_pp0_iter6_reg <= mul38_i_1_reg_3830_pp0_iter5_reg;
        mul38_i_3_3_reg_3855_pp0_iter4_reg <= mul38_i_3_3_reg_3855;
        mul38_i_3_3_reg_3855_pp0_iter5_reg <= mul38_i_3_3_reg_3855_pp0_iter4_reg;
        mul38_i_3_3_reg_3855_pp0_iter6_reg <= mul38_i_3_3_reg_3855_pp0_iter5_reg;
        mul38_i_4_2_reg_3870_pp0_iter4_reg <= mul38_i_4_2_reg_3870;
        mul38_i_4_2_reg_3870_pp0_iter5_reg <= mul38_i_4_2_reg_3870_pp0_iter4_reg;
        mul38_i_4_2_reg_3870_pp0_iter6_reg <= mul38_i_4_2_reg_3870_pp0_iter5_reg;
        mul38_i_4_reg_3860_pp0_iter4_reg <= mul38_i_4_reg_3860;
        mul38_i_4_reg_3860_pp0_iter5_reg <= mul38_i_4_reg_3860_pp0_iter4_reg;
        mul38_i_4_reg_3860_pp0_iter6_reg <= mul38_i_4_reg_3860_pp0_iter5_reg;
        mul38_i_5_reg_3825_pp0_iter4_reg <= mul38_i_5_reg_3825;
        mul38_i_5_reg_3825_pp0_iter5_reg <= mul38_i_5_reg_3825_pp0_iter4_reg;
        mul38_i_5_reg_3825_pp0_iter6_reg <= mul38_i_5_reg_3825_pp0_iter5_reg;
        mul_ln331_1_reg_3191 <= mul_ln331_1_fu_2000_p2;
        mul_ln331_4_reg_3380 <= mul_ln331_4_fu_2131_p2;
        tmp24_reg_4085 <= grp_fu_1653_p2;
        tmp_21_reg_3740 <= tmp_21_fu_2664_p11;
        tmp_22_reg_3745 <= tmp_22_fu_2687_p11;
        tmp_23_reg_3750 <= tmp_23_fu_2710_p11;
        tmp_2_reg_3700 <= tmp_2_fu_2526_p11;
        tmp_5_reg_3705 <= tmp_5_fu_2549_p11;
        tmp_6_reg_3710 <= tmp_6_fu_2572_p11;
        tmp_7_reg_3715 <= tmp_7_fu_2595_p11;
        tmp_8_reg_3720 <= tmp_8_fu_2618_p11;
        tmp_9_reg_3725 <= tmp_9_fu_2641_p11;
        tmp_reg_3965 <= tmp_fu_2761_p35;
        trunc_ln320_reg_3045 <= trunc_ln320_fu_1853_p1;
        trunc_ln331_1_reg_3114 <= trunc_ln331_1_fu_1923_p1;
        trunc_ln331_2_reg_3130 <= trunc_ln331_2_fu_1946_p1;
        zext_ln331_2_reg_3088[5 : 0] <= zext_ln331_2_fu_1901_p1[5 : 0];
        zext_ln331_4_reg_3123[5 : 0] <= zext_ln331_4_fu_1937_p1[5 : 0];
        zext_ln331_6_reg_3138[5 : 0] <= zext_ln331_6_fu_1960_p1[5 : 0];
        zext_ln331_8_reg_3165[5 : 0] <= zext_ln331_8_fu_1983_p1[5 : 0];
        zext_ln331_reg_3062[5 : 0] <= zext_ln331_fu_1874_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_34_reg_3012 <= empty_34_fu_1806_p2;
        icmp_ln320_reg_2994 <= icmp_ln320_fu_1790_p2;
        icmp_ln320_reg_2994_pp0_iter10_reg <= icmp_ln320_reg_2994_pp0_iter9_reg;
        icmp_ln320_reg_2994_pp0_iter11_reg <= icmp_ln320_reg_2994_pp0_iter10_reg;
        icmp_ln320_reg_2994_pp0_iter12_reg <= icmp_ln320_reg_2994_pp0_iter11_reg;
        icmp_ln320_reg_2994_pp0_iter13_reg <= icmp_ln320_reg_2994_pp0_iter12_reg;
        icmp_ln320_reg_2994_pp0_iter14_reg <= icmp_ln320_reg_2994_pp0_iter13_reg;
        icmp_ln320_reg_2994_pp0_iter15_reg <= icmp_ln320_reg_2994_pp0_iter14_reg;
        icmp_ln320_reg_2994_pp0_iter16_reg <= icmp_ln320_reg_2994_pp0_iter15_reg;
        icmp_ln320_reg_2994_pp0_iter17_reg <= icmp_ln320_reg_2994_pp0_iter16_reg;
        icmp_ln320_reg_2994_pp0_iter18_reg <= icmp_ln320_reg_2994_pp0_iter17_reg;
        icmp_ln320_reg_2994_pp0_iter19_reg <= icmp_ln320_reg_2994_pp0_iter18_reg;
        icmp_ln320_reg_2994_pp0_iter1_reg <= icmp_ln320_reg_2994;
        icmp_ln320_reg_2994_pp0_iter20_reg <= icmp_ln320_reg_2994_pp0_iter19_reg;
        icmp_ln320_reg_2994_pp0_iter2_reg <= icmp_ln320_reg_2994_pp0_iter1_reg;
        icmp_ln320_reg_2994_pp0_iter3_reg <= icmp_ln320_reg_2994_pp0_iter2_reg;
        icmp_ln320_reg_2994_pp0_iter4_reg <= icmp_ln320_reg_2994_pp0_iter3_reg;
        icmp_ln320_reg_2994_pp0_iter5_reg <= icmp_ln320_reg_2994_pp0_iter4_reg;
        icmp_ln320_reg_2994_pp0_iter6_reg <= icmp_ln320_reg_2994_pp0_iter5_reg;
        icmp_ln320_reg_2994_pp0_iter7_reg <= icmp_ln320_reg_2994_pp0_iter6_reg;
        icmp_ln320_reg_2994_pp0_iter8_reg <= icmp_ln320_reg_2994_pp0_iter7_reg;
        icmp_ln320_reg_2994_pp0_iter9_reg <= icmp_ln320_reg_2994_pp0_iter8_reg;
        mul38_i_3_4_reg_3820 <= grp_fu_1705_p2;
        mul_ln331_2_reg_3022 <= mul_ln331_2_fu_1826_p2;
        mul_ln331_3_reg_3031 <= mul_ln331_3_fu_1842_p2;
        mul_ln331_reg_3003 <= mul_ln331_fu_1800_p2;
        output_10_addr_reg_3935 <= p_cast5_fu_2741_p1;
        output_10_addr_reg_3935_pp0_iter10_reg <= output_10_addr_reg_3935_pp0_iter9_reg;
        output_10_addr_reg_3935_pp0_iter11_reg <= output_10_addr_reg_3935_pp0_iter10_reg;
        output_10_addr_reg_3935_pp0_iter12_reg <= output_10_addr_reg_3935_pp0_iter11_reg;
        output_10_addr_reg_3935_pp0_iter13_reg <= output_10_addr_reg_3935_pp0_iter12_reg;
        output_10_addr_reg_3935_pp0_iter14_reg <= output_10_addr_reg_3935_pp0_iter13_reg;
        output_10_addr_reg_3935_pp0_iter15_reg <= output_10_addr_reg_3935_pp0_iter14_reg;
        output_10_addr_reg_3935_pp0_iter16_reg <= output_10_addr_reg_3935_pp0_iter15_reg;
        output_10_addr_reg_3935_pp0_iter17_reg <= output_10_addr_reg_3935_pp0_iter16_reg;
        output_10_addr_reg_3935_pp0_iter18_reg <= output_10_addr_reg_3935_pp0_iter17_reg;
        output_10_addr_reg_3935_pp0_iter19_reg <= output_10_addr_reg_3935_pp0_iter18_reg;
        output_10_addr_reg_3935_pp0_iter20_reg <= output_10_addr_reg_3935_pp0_iter19_reg;
        output_10_addr_reg_3935_pp0_iter21_reg <= output_10_addr_reg_3935_pp0_iter20_reg;
        output_10_addr_reg_3935_pp0_iter7_reg <= output_10_addr_reg_3935;
        output_10_addr_reg_3935_pp0_iter8_reg <= output_10_addr_reg_3935_pp0_iter7_reg;
        output_10_addr_reg_3935_pp0_iter9_reg <= output_10_addr_reg_3935_pp0_iter8_reg;
        output_11_addr_reg_3940 <= p_cast5_fu_2741_p1;
        output_11_addr_reg_3940_pp0_iter10_reg <= output_11_addr_reg_3940_pp0_iter9_reg;
        output_11_addr_reg_3940_pp0_iter11_reg <= output_11_addr_reg_3940_pp0_iter10_reg;
        output_11_addr_reg_3940_pp0_iter12_reg <= output_11_addr_reg_3940_pp0_iter11_reg;
        output_11_addr_reg_3940_pp0_iter13_reg <= output_11_addr_reg_3940_pp0_iter12_reg;
        output_11_addr_reg_3940_pp0_iter14_reg <= output_11_addr_reg_3940_pp0_iter13_reg;
        output_11_addr_reg_3940_pp0_iter15_reg <= output_11_addr_reg_3940_pp0_iter14_reg;
        output_11_addr_reg_3940_pp0_iter16_reg <= output_11_addr_reg_3940_pp0_iter15_reg;
        output_11_addr_reg_3940_pp0_iter17_reg <= output_11_addr_reg_3940_pp0_iter16_reg;
        output_11_addr_reg_3940_pp0_iter18_reg <= output_11_addr_reg_3940_pp0_iter17_reg;
        output_11_addr_reg_3940_pp0_iter19_reg <= output_11_addr_reg_3940_pp0_iter18_reg;
        output_11_addr_reg_3940_pp0_iter20_reg <= output_11_addr_reg_3940_pp0_iter19_reg;
        output_11_addr_reg_3940_pp0_iter21_reg <= output_11_addr_reg_3940_pp0_iter20_reg;
        output_11_addr_reg_3940_pp0_iter7_reg <= output_11_addr_reg_3940;
        output_11_addr_reg_3940_pp0_iter8_reg <= output_11_addr_reg_3940_pp0_iter7_reg;
        output_11_addr_reg_3940_pp0_iter9_reg <= output_11_addr_reg_3940_pp0_iter8_reg;
        output_12_addr_reg_3945 <= p_cast5_fu_2741_p1;
        output_12_addr_reg_3945_pp0_iter10_reg <= output_12_addr_reg_3945_pp0_iter9_reg;
        output_12_addr_reg_3945_pp0_iter11_reg <= output_12_addr_reg_3945_pp0_iter10_reg;
        output_12_addr_reg_3945_pp0_iter12_reg <= output_12_addr_reg_3945_pp0_iter11_reg;
        output_12_addr_reg_3945_pp0_iter13_reg <= output_12_addr_reg_3945_pp0_iter12_reg;
        output_12_addr_reg_3945_pp0_iter14_reg <= output_12_addr_reg_3945_pp0_iter13_reg;
        output_12_addr_reg_3945_pp0_iter15_reg <= output_12_addr_reg_3945_pp0_iter14_reg;
        output_12_addr_reg_3945_pp0_iter16_reg <= output_12_addr_reg_3945_pp0_iter15_reg;
        output_12_addr_reg_3945_pp0_iter17_reg <= output_12_addr_reg_3945_pp0_iter16_reg;
        output_12_addr_reg_3945_pp0_iter18_reg <= output_12_addr_reg_3945_pp0_iter17_reg;
        output_12_addr_reg_3945_pp0_iter19_reg <= output_12_addr_reg_3945_pp0_iter18_reg;
        output_12_addr_reg_3945_pp0_iter20_reg <= output_12_addr_reg_3945_pp0_iter19_reg;
        output_12_addr_reg_3945_pp0_iter21_reg <= output_12_addr_reg_3945_pp0_iter20_reg;
        output_12_addr_reg_3945_pp0_iter7_reg <= output_12_addr_reg_3945;
        output_12_addr_reg_3945_pp0_iter8_reg <= output_12_addr_reg_3945_pp0_iter7_reg;
        output_12_addr_reg_3945_pp0_iter9_reg <= output_12_addr_reg_3945_pp0_iter8_reg;
        output_13_addr_reg_3950 <= p_cast5_fu_2741_p1;
        output_13_addr_reg_3950_pp0_iter10_reg <= output_13_addr_reg_3950_pp0_iter9_reg;
        output_13_addr_reg_3950_pp0_iter11_reg <= output_13_addr_reg_3950_pp0_iter10_reg;
        output_13_addr_reg_3950_pp0_iter12_reg <= output_13_addr_reg_3950_pp0_iter11_reg;
        output_13_addr_reg_3950_pp0_iter13_reg <= output_13_addr_reg_3950_pp0_iter12_reg;
        output_13_addr_reg_3950_pp0_iter14_reg <= output_13_addr_reg_3950_pp0_iter13_reg;
        output_13_addr_reg_3950_pp0_iter15_reg <= output_13_addr_reg_3950_pp0_iter14_reg;
        output_13_addr_reg_3950_pp0_iter16_reg <= output_13_addr_reg_3950_pp0_iter15_reg;
        output_13_addr_reg_3950_pp0_iter17_reg <= output_13_addr_reg_3950_pp0_iter16_reg;
        output_13_addr_reg_3950_pp0_iter18_reg <= output_13_addr_reg_3950_pp0_iter17_reg;
        output_13_addr_reg_3950_pp0_iter19_reg <= output_13_addr_reg_3950_pp0_iter18_reg;
        output_13_addr_reg_3950_pp0_iter20_reg <= output_13_addr_reg_3950_pp0_iter19_reg;
        output_13_addr_reg_3950_pp0_iter21_reg <= output_13_addr_reg_3950_pp0_iter20_reg;
        output_13_addr_reg_3950_pp0_iter7_reg <= output_13_addr_reg_3950;
        output_13_addr_reg_3950_pp0_iter8_reg <= output_13_addr_reg_3950_pp0_iter7_reg;
        output_13_addr_reg_3950_pp0_iter9_reg <= output_13_addr_reg_3950_pp0_iter8_reg;
        output_14_addr_reg_3955 <= p_cast5_fu_2741_p1;
        output_14_addr_reg_3955_pp0_iter10_reg <= output_14_addr_reg_3955_pp0_iter9_reg;
        output_14_addr_reg_3955_pp0_iter11_reg <= output_14_addr_reg_3955_pp0_iter10_reg;
        output_14_addr_reg_3955_pp0_iter12_reg <= output_14_addr_reg_3955_pp0_iter11_reg;
        output_14_addr_reg_3955_pp0_iter13_reg <= output_14_addr_reg_3955_pp0_iter12_reg;
        output_14_addr_reg_3955_pp0_iter14_reg <= output_14_addr_reg_3955_pp0_iter13_reg;
        output_14_addr_reg_3955_pp0_iter15_reg <= output_14_addr_reg_3955_pp0_iter14_reg;
        output_14_addr_reg_3955_pp0_iter16_reg <= output_14_addr_reg_3955_pp0_iter15_reg;
        output_14_addr_reg_3955_pp0_iter17_reg <= output_14_addr_reg_3955_pp0_iter16_reg;
        output_14_addr_reg_3955_pp0_iter18_reg <= output_14_addr_reg_3955_pp0_iter17_reg;
        output_14_addr_reg_3955_pp0_iter19_reg <= output_14_addr_reg_3955_pp0_iter18_reg;
        output_14_addr_reg_3955_pp0_iter20_reg <= output_14_addr_reg_3955_pp0_iter19_reg;
        output_14_addr_reg_3955_pp0_iter21_reg <= output_14_addr_reg_3955_pp0_iter20_reg;
        output_14_addr_reg_3955_pp0_iter7_reg <= output_14_addr_reg_3955;
        output_14_addr_reg_3955_pp0_iter8_reg <= output_14_addr_reg_3955_pp0_iter7_reg;
        output_14_addr_reg_3955_pp0_iter9_reg <= output_14_addr_reg_3955_pp0_iter8_reg;
        output_15_addr_reg_3960 <= p_cast5_fu_2741_p1;
        output_15_addr_reg_3960_pp0_iter10_reg <= output_15_addr_reg_3960_pp0_iter9_reg;
        output_15_addr_reg_3960_pp0_iter11_reg <= output_15_addr_reg_3960_pp0_iter10_reg;
        output_15_addr_reg_3960_pp0_iter12_reg <= output_15_addr_reg_3960_pp0_iter11_reg;
        output_15_addr_reg_3960_pp0_iter13_reg <= output_15_addr_reg_3960_pp0_iter12_reg;
        output_15_addr_reg_3960_pp0_iter14_reg <= output_15_addr_reg_3960_pp0_iter13_reg;
        output_15_addr_reg_3960_pp0_iter15_reg <= output_15_addr_reg_3960_pp0_iter14_reg;
        output_15_addr_reg_3960_pp0_iter16_reg <= output_15_addr_reg_3960_pp0_iter15_reg;
        output_15_addr_reg_3960_pp0_iter17_reg <= output_15_addr_reg_3960_pp0_iter16_reg;
        output_15_addr_reg_3960_pp0_iter18_reg <= output_15_addr_reg_3960_pp0_iter17_reg;
        output_15_addr_reg_3960_pp0_iter19_reg <= output_15_addr_reg_3960_pp0_iter18_reg;
        output_15_addr_reg_3960_pp0_iter20_reg <= output_15_addr_reg_3960_pp0_iter19_reg;
        output_15_addr_reg_3960_pp0_iter21_reg <= output_15_addr_reg_3960_pp0_iter20_reg;
        output_15_addr_reg_3960_pp0_iter7_reg <= output_15_addr_reg_3960;
        output_15_addr_reg_3960_pp0_iter8_reg <= output_15_addr_reg_3960_pp0_iter7_reg;
        output_15_addr_reg_3960_pp0_iter9_reg <= output_15_addr_reg_3960_pp0_iter8_reg;
        output_1_addr_reg_3890 <= p_cast5_fu_2741_p1;
        output_1_addr_reg_3890_pp0_iter10_reg <= output_1_addr_reg_3890_pp0_iter9_reg;
        output_1_addr_reg_3890_pp0_iter11_reg <= output_1_addr_reg_3890_pp0_iter10_reg;
        output_1_addr_reg_3890_pp0_iter12_reg <= output_1_addr_reg_3890_pp0_iter11_reg;
        output_1_addr_reg_3890_pp0_iter13_reg <= output_1_addr_reg_3890_pp0_iter12_reg;
        output_1_addr_reg_3890_pp0_iter14_reg <= output_1_addr_reg_3890_pp0_iter13_reg;
        output_1_addr_reg_3890_pp0_iter15_reg <= output_1_addr_reg_3890_pp0_iter14_reg;
        output_1_addr_reg_3890_pp0_iter16_reg <= output_1_addr_reg_3890_pp0_iter15_reg;
        output_1_addr_reg_3890_pp0_iter17_reg <= output_1_addr_reg_3890_pp0_iter16_reg;
        output_1_addr_reg_3890_pp0_iter18_reg <= output_1_addr_reg_3890_pp0_iter17_reg;
        output_1_addr_reg_3890_pp0_iter19_reg <= output_1_addr_reg_3890_pp0_iter18_reg;
        output_1_addr_reg_3890_pp0_iter20_reg <= output_1_addr_reg_3890_pp0_iter19_reg;
        output_1_addr_reg_3890_pp0_iter21_reg <= output_1_addr_reg_3890_pp0_iter20_reg;
        output_1_addr_reg_3890_pp0_iter7_reg <= output_1_addr_reg_3890;
        output_1_addr_reg_3890_pp0_iter8_reg <= output_1_addr_reg_3890_pp0_iter7_reg;
        output_1_addr_reg_3890_pp0_iter9_reg <= output_1_addr_reg_3890_pp0_iter8_reg;
        output_2_addr_reg_3895 <= p_cast5_fu_2741_p1;
        output_2_addr_reg_3895_pp0_iter10_reg <= output_2_addr_reg_3895_pp0_iter9_reg;
        output_2_addr_reg_3895_pp0_iter11_reg <= output_2_addr_reg_3895_pp0_iter10_reg;
        output_2_addr_reg_3895_pp0_iter12_reg <= output_2_addr_reg_3895_pp0_iter11_reg;
        output_2_addr_reg_3895_pp0_iter13_reg <= output_2_addr_reg_3895_pp0_iter12_reg;
        output_2_addr_reg_3895_pp0_iter14_reg <= output_2_addr_reg_3895_pp0_iter13_reg;
        output_2_addr_reg_3895_pp0_iter15_reg <= output_2_addr_reg_3895_pp0_iter14_reg;
        output_2_addr_reg_3895_pp0_iter16_reg <= output_2_addr_reg_3895_pp0_iter15_reg;
        output_2_addr_reg_3895_pp0_iter17_reg <= output_2_addr_reg_3895_pp0_iter16_reg;
        output_2_addr_reg_3895_pp0_iter18_reg <= output_2_addr_reg_3895_pp0_iter17_reg;
        output_2_addr_reg_3895_pp0_iter19_reg <= output_2_addr_reg_3895_pp0_iter18_reg;
        output_2_addr_reg_3895_pp0_iter20_reg <= output_2_addr_reg_3895_pp0_iter19_reg;
        output_2_addr_reg_3895_pp0_iter21_reg <= output_2_addr_reg_3895_pp0_iter20_reg;
        output_2_addr_reg_3895_pp0_iter7_reg <= output_2_addr_reg_3895;
        output_2_addr_reg_3895_pp0_iter8_reg <= output_2_addr_reg_3895_pp0_iter7_reg;
        output_2_addr_reg_3895_pp0_iter9_reg <= output_2_addr_reg_3895_pp0_iter8_reg;
        output_3_addr_reg_3900 <= p_cast5_fu_2741_p1;
        output_3_addr_reg_3900_pp0_iter10_reg <= output_3_addr_reg_3900_pp0_iter9_reg;
        output_3_addr_reg_3900_pp0_iter11_reg <= output_3_addr_reg_3900_pp0_iter10_reg;
        output_3_addr_reg_3900_pp0_iter12_reg <= output_3_addr_reg_3900_pp0_iter11_reg;
        output_3_addr_reg_3900_pp0_iter13_reg <= output_3_addr_reg_3900_pp0_iter12_reg;
        output_3_addr_reg_3900_pp0_iter14_reg <= output_3_addr_reg_3900_pp0_iter13_reg;
        output_3_addr_reg_3900_pp0_iter15_reg <= output_3_addr_reg_3900_pp0_iter14_reg;
        output_3_addr_reg_3900_pp0_iter16_reg <= output_3_addr_reg_3900_pp0_iter15_reg;
        output_3_addr_reg_3900_pp0_iter17_reg <= output_3_addr_reg_3900_pp0_iter16_reg;
        output_3_addr_reg_3900_pp0_iter18_reg <= output_3_addr_reg_3900_pp0_iter17_reg;
        output_3_addr_reg_3900_pp0_iter19_reg <= output_3_addr_reg_3900_pp0_iter18_reg;
        output_3_addr_reg_3900_pp0_iter20_reg <= output_3_addr_reg_3900_pp0_iter19_reg;
        output_3_addr_reg_3900_pp0_iter21_reg <= output_3_addr_reg_3900_pp0_iter20_reg;
        output_3_addr_reg_3900_pp0_iter7_reg <= output_3_addr_reg_3900;
        output_3_addr_reg_3900_pp0_iter8_reg <= output_3_addr_reg_3900_pp0_iter7_reg;
        output_3_addr_reg_3900_pp0_iter9_reg <= output_3_addr_reg_3900_pp0_iter8_reg;
        output_4_addr_reg_3905 <= p_cast5_fu_2741_p1;
        output_4_addr_reg_3905_pp0_iter10_reg <= output_4_addr_reg_3905_pp0_iter9_reg;
        output_4_addr_reg_3905_pp0_iter11_reg <= output_4_addr_reg_3905_pp0_iter10_reg;
        output_4_addr_reg_3905_pp0_iter12_reg <= output_4_addr_reg_3905_pp0_iter11_reg;
        output_4_addr_reg_3905_pp0_iter13_reg <= output_4_addr_reg_3905_pp0_iter12_reg;
        output_4_addr_reg_3905_pp0_iter14_reg <= output_4_addr_reg_3905_pp0_iter13_reg;
        output_4_addr_reg_3905_pp0_iter15_reg <= output_4_addr_reg_3905_pp0_iter14_reg;
        output_4_addr_reg_3905_pp0_iter16_reg <= output_4_addr_reg_3905_pp0_iter15_reg;
        output_4_addr_reg_3905_pp0_iter17_reg <= output_4_addr_reg_3905_pp0_iter16_reg;
        output_4_addr_reg_3905_pp0_iter18_reg <= output_4_addr_reg_3905_pp0_iter17_reg;
        output_4_addr_reg_3905_pp0_iter19_reg <= output_4_addr_reg_3905_pp0_iter18_reg;
        output_4_addr_reg_3905_pp0_iter20_reg <= output_4_addr_reg_3905_pp0_iter19_reg;
        output_4_addr_reg_3905_pp0_iter21_reg <= output_4_addr_reg_3905_pp0_iter20_reg;
        output_4_addr_reg_3905_pp0_iter7_reg <= output_4_addr_reg_3905;
        output_4_addr_reg_3905_pp0_iter8_reg <= output_4_addr_reg_3905_pp0_iter7_reg;
        output_4_addr_reg_3905_pp0_iter9_reg <= output_4_addr_reg_3905_pp0_iter8_reg;
        output_5_addr_reg_3910 <= p_cast5_fu_2741_p1;
        output_5_addr_reg_3910_pp0_iter10_reg <= output_5_addr_reg_3910_pp0_iter9_reg;
        output_5_addr_reg_3910_pp0_iter11_reg <= output_5_addr_reg_3910_pp0_iter10_reg;
        output_5_addr_reg_3910_pp0_iter12_reg <= output_5_addr_reg_3910_pp0_iter11_reg;
        output_5_addr_reg_3910_pp0_iter13_reg <= output_5_addr_reg_3910_pp0_iter12_reg;
        output_5_addr_reg_3910_pp0_iter14_reg <= output_5_addr_reg_3910_pp0_iter13_reg;
        output_5_addr_reg_3910_pp0_iter15_reg <= output_5_addr_reg_3910_pp0_iter14_reg;
        output_5_addr_reg_3910_pp0_iter16_reg <= output_5_addr_reg_3910_pp0_iter15_reg;
        output_5_addr_reg_3910_pp0_iter17_reg <= output_5_addr_reg_3910_pp0_iter16_reg;
        output_5_addr_reg_3910_pp0_iter18_reg <= output_5_addr_reg_3910_pp0_iter17_reg;
        output_5_addr_reg_3910_pp0_iter19_reg <= output_5_addr_reg_3910_pp0_iter18_reg;
        output_5_addr_reg_3910_pp0_iter20_reg <= output_5_addr_reg_3910_pp0_iter19_reg;
        output_5_addr_reg_3910_pp0_iter21_reg <= output_5_addr_reg_3910_pp0_iter20_reg;
        output_5_addr_reg_3910_pp0_iter7_reg <= output_5_addr_reg_3910;
        output_5_addr_reg_3910_pp0_iter8_reg <= output_5_addr_reg_3910_pp0_iter7_reg;
        output_5_addr_reg_3910_pp0_iter9_reg <= output_5_addr_reg_3910_pp0_iter8_reg;
        output_6_addr_reg_3915 <= p_cast5_fu_2741_p1;
        output_6_addr_reg_3915_pp0_iter10_reg <= output_6_addr_reg_3915_pp0_iter9_reg;
        output_6_addr_reg_3915_pp0_iter11_reg <= output_6_addr_reg_3915_pp0_iter10_reg;
        output_6_addr_reg_3915_pp0_iter12_reg <= output_6_addr_reg_3915_pp0_iter11_reg;
        output_6_addr_reg_3915_pp0_iter13_reg <= output_6_addr_reg_3915_pp0_iter12_reg;
        output_6_addr_reg_3915_pp0_iter14_reg <= output_6_addr_reg_3915_pp0_iter13_reg;
        output_6_addr_reg_3915_pp0_iter15_reg <= output_6_addr_reg_3915_pp0_iter14_reg;
        output_6_addr_reg_3915_pp0_iter16_reg <= output_6_addr_reg_3915_pp0_iter15_reg;
        output_6_addr_reg_3915_pp0_iter17_reg <= output_6_addr_reg_3915_pp0_iter16_reg;
        output_6_addr_reg_3915_pp0_iter18_reg <= output_6_addr_reg_3915_pp0_iter17_reg;
        output_6_addr_reg_3915_pp0_iter19_reg <= output_6_addr_reg_3915_pp0_iter18_reg;
        output_6_addr_reg_3915_pp0_iter20_reg <= output_6_addr_reg_3915_pp0_iter19_reg;
        output_6_addr_reg_3915_pp0_iter21_reg <= output_6_addr_reg_3915_pp0_iter20_reg;
        output_6_addr_reg_3915_pp0_iter7_reg <= output_6_addr_reg_3915;
        output_6_addr_reg_3915_pp0_iter8_reg <= output_6_addr_reg_3915_pp0_iter7_reg;
        output_6_addr_reg_3915_pp0_iter9_reg <= output_6_addr_reg_3915_pp0_iter8_reg;
        output_7_addr_reg_3920 <= p_cast5_fu_2741_p1;
        output_7_addr_reg_3920_pp0_iter10_reg <= output_7_addr_reg_3920_pp0_iter9_reg;
        output_7_addr_reg_3920_pp0_iter11_reg <= output_7_addr_reg_3920_pp0_iter10_reg;
        output_7_addr_reg_3920_pp0_iter12_reg <= output_7_addr_reg_3920_pp0_iter11_reg;
        output_7_addr_reg_3920_pp0_iter13_reg <= output_7_addr_reg_3920_pp0_iter12_reg;
        output_7_addr_reg_3920_pp0_iter14_reg <= output_7_addr_reg_3920_pp0_iter13_reg;
        output_7_addr_reg_3920_pp0_iter15_reg <= output_7_addr_reg_3920_pp0_iter14_reg;
        output_7_addr_reg_3920_pp0_iter16_reg <= output_7_addr_reg_3920_pp0_iter15_reg;
        output_7_addr_reg_3920_pp0_iter17_reg <= output_7_addr_reg_3920_pp0_iter16_reg;
        output_7_addr_reg_3920_pp0_iter18_reg <= output_7_addr_reg_3920_pp0_iter17_reg;
        output_7_addr_reg_3920_pp0_iter19_reg <= output_7_addr_reg_3920_pp0_iter18_reg;
        output_7_addr_reg_3920_pp0_iter20_reg <= output_7_addr_reg_3920_pp0_iter19_reg;
        output_7_addr_reg_3920_pp0_iter21_reg <= output_7_addr_reg_3920_pp0_iter20_reg;
        output_7_addr_reg_3920_pp0_iter7_reg <= output_7_addr_reg_3920;
        output_7_addr_reg_3920_pp0_iter8_reg <= output_7_addr_reg_3920_pp0_iter7_reg;
        output_7_addr_reg_3920_pp0_iter9_reg <= output_7_addr_reg_3920_pp0_iter8_reg;
        output_8_addr_reg_3925 <= p_cast5_fu_2741_p1;
        output_8_addr_reg_3925_pp0_iter10_reg <= output_8_addr_reg_3925_pp0_iter9_reg;
        output_8_addr_reg_3925_pp0_iter11_reg <= output_8_addr_reg_3925_pp0_iter10_reg;
        output_8_addr_reg_3925_pp0_iter12_reg <= output_8_addr_reg_3925_pp0_iter11_reg;
        output_8_addr_reg_3925_pp0_iter13_reg <= output_8_addr_reg_3925_pp0_iter12_reg;
        output_8_addr_reg_3925_pp0_iter14_reg <= output_8_addr_reg_3925_pp0_iter13_reg;
        output_8_addr_reg_3925_pp0_iter15_reg <= output_8_addr_reg_3925_pp0_iter14_reg;
        output_8_addr_reg_3925_pp0_iter16_reg <= output_8_addr_reg_3925_pp0_iter15_reg;
        output_8_addr_reg_3925_pp0_iter17_reg <= output_8_addr_reg_3925_pp0_iter16_reg;
        output_8_addr_reg_3925_pp0_iter18_reg <= output_8_addr_reg_3925_pp0_iter17_reg;
        output_8_addr_reg_3925_pp0_iter19_reg <= output_8_addr_reg_3925_pp0_iter18_reg;
        output_8_addr_reg_3925_pp0_iter20_reg <= output_8_addr_reg_3925_pp0_iter19_reg;
        output_8_addr_reg_3925_pp0_iter21_reg <= output_8_addr_reg_3925_pp0_iter20_reg;
        output_8_addr_reg_3925_pp0_iter7_reg <= output_8_addr_reg_3925;
        output_8_addr_reg_3925_pp0_iter8_reg <= output_8_addr_reg_3925_pp0_iter7_reg;
        output_8_addr_reg_3925_pp0_iter9_reg <= output_8_addr_reg_3925_pp0_iter8_reg;
        output_9_addr_reg_3930 <= p_cast5_fu_2741_p1;
        output_9_addr_reg_3930_pp0_iter10_reg <= output_9_addr_reg_3930_pp0_iter9_reg;
        output_9_addr_reg_3930_pp0_iter11_reg <= output_9_addr_reg_3930_pp0_iter10_reg;
        output_9_addr_reg_3930_pp0_iter12_reg <= output_9_addr_reg_3930_pp0_iter11_reg;
        output_9_addr_reg_3930_pp0_iter13_reg <= output_9_addr_reg_3930_pp0_iter12_reg;
        output_9_addr_reg_3930_pp0_iter14_reg <= output_9_addr_reg_3930_pp0_iter13_reg;
        output_9_addr_reg_3930_pp0_iter15_reg <= output_9_addr_reg_3930_pp0_iter14_reg;
        output_9_addr_reg_3930_pp0_iter16_reg <= output_9_addr_reg_3930_pp0_iter15_reg;
        output_9_addr_reg_3930_pp0_iter17_reg <= output_9_addr_reg_3930_pp0_iter16_reg;
        output_9_addr_reg_3930_pp0_iter18_reg <= output_9_addr_reg_3930_pp0_iter17_reg;
        output_9_addr_reg_3930_pp0_iter19_reg <= output_9_addr_reg_3930_pp0_iter18_reg;
        output_9_addr_reg_3930_pp0_iter20_reg <= output_9_addr_reg_3930_pp0_iter19_reg;
        output_9_addr_reg_3930_pp0_iter21_reg <= output_9_addr_reg_3930_pp0_iter20_reg;
        output_9_addr_reg_3930_pp0_iter7_reg <= output_9_addr_reg_3930;
        output_9_addr_reg_3930_pp0_iter8_reg <= output_9_addr_reg_3930_pp0_iter7_reg;
        output_9_addr_reg_3930_pp0_iter9_reg <= output_9_addr_reg_3930_pp0_iter8_reg;
        output_addr_reg_3885 <= p_cast5_fu_2741_p1;
        output_addr_reg_3885_pp0_iter10_reg <= output_addr_reg_3885_pp0_iter9_reg;
        output_addr_reg_3885_pp0_iter11_reg <= output_addr_reg_3885_pp0_iter10_reg;
        output_addr_reg_3885_pp0_iter12_reg <= output_addr_reg_3885_pp0_iter11_reg;
        output_addr_reg_3885_pp0_iter13_reg <= output_addr_reg_3885_pp0_iter12_reg;
        output_addr_reg_3885_pp0_iter14_reg <= output_addr_reg_3885_pp0_iter13_reg;
        output_addr_reg_3885_pp0_iter15_reg <= output_addr_reg_3885_pp0_iter14_reg;
        output_addr_reg_3885_pp0_iter16_reg <= output_addr_reg_3885_pp0_iter15_reg;
        output_addr_reg_3885_pp0_iter17_reg <= output_addr_reg_3885_pp0_iter16_reg;
        output_addr_reg_3885_pp0_iter18_reg <= output_addr_reg_3885_pp0_iter17_reg;
        output_addr_reg_3885_pp0_iter19_reg <= output_addr_reg_3885_pp0_iter18_reg;
        output_addr_reg_3885_pp0_iter20_reg <= output_addr_reg_3885_pp0_iter19_reg;
        output_addr_reg_3885_pp0_iter21_reg <= output_addr_reg_3885_pp0_iter20_reg;
        output_addr_reg_3885_pp0_iter7_reg <= output_addr_reg_3885;
        output_addr_reg_3885_pp0_iter8_reg <= output_addr_reg_3885_pp0_iter7_reg;
        output_addr_reg_3885_pp0_iter9_reg <= output_addr_reg_3885_pp0_iter8_reg;
        tmp_10_reg_3535 <= tmp_10_fu_2314_p11;
        tmp_11_reg_3540 <= tmp_11_fu_2337_p11;
        tmp_12_reg_3545 <= tmp_12_fu_2361_p11;
        tmp_15_reg_3580 <= tmp_15_fu_2396_p11;
        tmp_16_reg_3585 <= tmp_16_fu_2419_p11;
        tmp_17_reg_3590 <= tmp_17_fu_2443_p11;
        tmp_1_reg_3400 <= tmp_1_fu_2172_p11;
        tmp_3_reg_3425 <= tmp_3_fu_2208_p11;
        tmp_4_reg_3430 <= tmp_4_fu_2231_p11;
        tmp_s_reg_3389 <= tmp_s_fu_2146_p11;
        trunc_ln320_1_reg_2998 <= trunc_ln320_1_fu_1796_p1;
        trunc_ln320_1_reg_2998_pp0_iter10_reg <= trunc_ln320_1_reg_2998_pp0_iter9_reg;
        trunc_ln320_1_reg_2998_pp0_iter11_reg <= trunc_ln320_1_reg_2998_pp0_iter10_reg;
        trunc_ln320_1_reg_2998_pp0_iter12_reg <= trunc_ln320_1_reg_2998_pp0_iter11_reg;
        trunc_ln320_1_reg_2998_pp0_iter13_reg <= trunc_ln320_1_reg_2998_pp0_iter12_reg;
        trunc_ln320_1_reg_2998_pp0_iter14_reg <= trunc_ln320_1_reg_2998_pp0_iter13_reg;
        trunc_ln320_1_reg_2998_pp0_iter15_reg <= trunc_ln320_1_reg_2998_pp0_iter14_reg;
        trunc_ln320_1_reg_2998_pp0_iter16_reg <= trunc_ln320_1_reg_2998_pp0_iter15_reg;
        trunc_ln320_1_reg_2998_pp0_iter17_reg <= trunc_ln320_1_reg_2998_pp0_iter16_reg;
        trunc_ln320_1_reg_2998_pp0_iter18_reg <= trunc_ln320_1_reg_2998_pp0_iter17_reg;
        trunc_ln320_1_reg_2998_pp0_iter19_reg <= trunc_ln320_1_reg_2998_pp0_iter18_reg;
        trunc_ln320_1_reg_2998_pp0_iter1_reg <= trunc_ln320_1_reg_2998;
        trunc_ln320_1_reg_2998_pp0_iter20_reg <= trunc_ln320_1_reg_2998_pp0_iter19_reg;
        trunc_ln320_1_reg_2998_pp0_iter21_reg <= trunc_ln320_1_reg_2998_pp0_iter20_reg;
        trunc_ln320_1_reg_2998_pp0_iter2_reg <= trunc_ln320_1_reg_2998_pp0_iter1_reg;
        trunc_ln320_1_reg_2998_pp0_iter3_reg <= trunc_ln320_1_reg_2998_pp0_iter2_reg;
        trunc_ln320_1_reg_2998_pp0_iter4_reg <= trunc_ln320_1_reg_2998_pp0_iter3_reg;
        trunc_ln320_1_reg_2998_pp0_iter5_reg <= trunc_ln320_1_reg_2998_pp0_iter4_reg;
        trunc_ln320_1_reg_2998_pp0_iter6_reg <= trunc_ln320_1_reg_2998_pp0_iter5_reg;
        trunc_ln320_1_reg_2998_pp0_iter7_reg <= trunc_ln320_1_reg_2998_pp0_iter6_reg;
        trunc_ln320_1_reg_2998_pp0_iter8_reg <= trunc_ln320_1_reg_2998_pp0_iter7_reg;
        trunc_ln320_1_reg_2998_pp0_iter9_reg <= trunc_ln320_1_reg_2998_pp0_iter8_reg;
        trunc_ln331_3_reg_3017 <= trunc_ln331_3_fu_1812_p1;
        trunc_ln331_reg_3394 <= trunc_ln331_fu_2169_p1;
        w_1_reg_2984 <= ap_sig_allocacmp_w_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul38_i_1_1_reg_3835 <= grp_fu_1665_p2;
        mul38_i_1_2_reg_3840 <= grp_fu_1669_p2;
        mul38_i_1_3_reg_3845 <= grp_fu_1673_p2;
        mul38_i_1_4_reg_3850 <= grp_fu_1677_p2;
        mul38_i_1_reg_3830 <= grp_fu_1661_p2;
        mul38_i_3_3_reg_3855 <= grp_fu_1681_p2;
        mul38_i_4_1_reg_3865 <= grp_fu_1689_p2;
        mul38_i_4_2_reg_3870 <= grp_fu_1693_p2;
        mul38_i_4_3_reg_3875 <= grp_fu_1697_p2;
        mul38_i_4_4_reg_3880 <= grp_fu_1701_p2;
        mul38_i_4_reg_3860 <= grp_fu_1685_p2;
        mul38_i_5_reg_3825 <= grp_fu_1657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul38_i_2_1_reg_3785 <= grp_fu_1677_p2;
        mul38_i_2_2_reg_3790 <= grp_fu_1681_p2;
        mul38_i_2_3_reg_3795 <= grp_fu_1685_p2;
        mul38_i_2_4_reg_3800 <= grp_fu_1689_p2;
        mul38_i_2_reg_3780 <= grp_fu_1673_p2;
        mul38_i_3_1_reg_3810 <= grp_fu_1697_p2;
        mul38_i_3_2_reg_3815 <= grp_fu_1701_p2;
        mul38_i_3_reg_3805 <= grp_fu_1693_p2;
        mul38_i_6_reg_3770 <= grp_fu_1665_p2;
        mul38_i_7_reg_3775 <= grp_fu_1669_p2;
        mul38_i_reg_3760 <= grp_fu_1657_p2;
        mul38_i_s_reg_3765 <= grp_fu_1661_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln320_reg_2994 == 1'd0))) begin
        p_phi_fu_202 <= empty_34_reg_3012;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp10_reg_4030 <= grp_fu_1629_p2;
        tmp14_reg_4035 <= grp_fu_1633_p2;
        tmp16_reg_4040 <= grp_fu_1637_p2;
        tmp4_reg_4020 <= grp_fu_1621_p2;
        tmp7_reg_4025 <= grp_fu_1625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp11_reg_4060 <= grp_fu_1641_p2;
        tmp17_reg_4065 <= grp_fu_1645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp12_reg_4080 <= grp_fu_1649_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp13_reg_3990 <= grp_fu_1621_p2;
        tmp15_reg_3995 <= grp_fu_1625_p2;
        tmp3_reg_3970 <= grp_fu_1605_p2;
        tmp6_reg_3975 <= grp_fu_1609_p2;
        tmp8_reg_3980 <= grp_fu_1613_p2;
        tmp9_reg_3985 <= grp_fu_1617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp18_reg_4005 <= grp_fu_1609_p2;
        tmp1_reg_4000 <= grp_fu_1605_p2;
        tmp20_reg_4010 <= grp_fu_1613_p2;
        tmp21_reg_4015 <= grp_fu_1617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp19_reg_4050 <= grp_fu_1633_p2;
        tmp22_reg_4055 <= grp_fu_1637_p2;
        tmp2_reg_4045 <= grp_fu_1629_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp23_reg_4075 <= grp_fu_1645_p2;
        tmp5_reg_4070 <= grp_fu_1641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_13_reg_3550 <= grp_fu_1709_p11;
        tmp_14_reg_3555 <= grp_fu_1732_p11;
        tmp_19_reg_3595 <= grp_fu_1755_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_18_reg_3730 <= grp_fu_1709_p11;
        tmp_20_reg_3735 <= grp_fu_1732_p11;
        tmp_24_reg_3755 <= grp_fu_1755_p11;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln320_reg_2994 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to21 = 1'b1;
    end else begin
        ap_idle_pp0_1to21 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_w_1 = 8'd0;
    end else begin
        ap_sig_allocacmp_w_1 = w_fu_206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1605_p0 = mul38_i_4_3_reg_3875;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1605_p0 = mul38_i_3_2_reg_3815;
    end else begin
        grp_fu_1605_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1605_p1 = mul38_i_4_1_reg_3865;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1605_p1 = mul38_i_3_4_reg_3820;
    end else begin
        grp_fu_1605_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1609_p0 = mul38_i_1_2_reg_3840;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1609_p0 = mul38_i_2_1_reg_3785;
    end else begin
        grp_fu_1609_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1609_p1 = mul38_i_1_1_reg_3835;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1609_p1 = mul38_i_2_3_reg_3795;
    end else begin
        grp_fu_1609_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1613_p0 = mul38_i_1_3_reg_3845;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1613_p0 = mul38_i_2_2_reg_3790;
    end else begin
        grp_fu_1613_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1613_p1 = mul38_i_2_reg_3780;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1613_p1 = mul38_i_2_4_reg_3800;
    end else begin
        grp_fu_1613_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1617_p0 = mul38_i_1_4_reg_3850;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1617_p0 = mul38_i_3_1_reg_3810;
    end else begin
        grp_fu_1617_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1617_p1 = mul38_i_4_4_reg_3880;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1617_p1 = mul38_i_3_reg_3805;
    end else begin
        grp_fu_1617_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1621_p0 = tmp3_reg_3970;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1621_p0 = mul38_i_s_reg_3765;
    end else begin
        grp_fu_1621_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1621_p1 = mul38_i_4_reg_3860_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1621_p1 = mul38_i_reg_3760;
    end else begin
        grp_fu_1621_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1625_p0 = tmp6_reg_3975;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1625_p0 = mul38_i_7_reg_3775;
    end else begin
        grp_fu_1625_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1625_p1 = mul38_i_3_3_reg_3855_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1625_p1 = mul38_i_6_reg_3770;
    end else begin
        grp_fu_1625_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1629_p0 = tmp1_reg_4000;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1629_p0 = tmp9_reg_3985;
        end else begin
            grp_fu_1629_p0 = 'bx;
        end
    end else begin
        grp_fu_1629_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1629_p1 = mul38_i_4_2_reg_3870_pp0_iter6_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1629_p1 = tmp8_reg_3980;
        end else begin
            grp_fu_1629_p1 = 'bx;
        end
    end else begin
        grp_fu_1629_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1633_p0 = tmp18_reg_4005;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1633_p0 = tmp13_reg_3990;
        end else begin
            grp_fu_1633_p0 = 'bx;
        end
    end else begin
        grp_fu_1633_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1633_p1 = mul38_i_1_reg_3830_pp0_iter6_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1633_p1 = tmp_reg_3965;
        end else begin
            grp_fu_1633_p1 = 'bx;
        end
    end else begin
        grp_fu_1633_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1637_p0 = tmp21_reg_4015;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1637_p0 = tmp15_reg_3995;
        end else begin
            grp_fu_1637_p0 = 'bx;
        end
    end else begin
        grp_fu_1637_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1637_p1 = tmp20_reg_4010;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1637_p1 = mul38_i_5_reg_3825_pp0_iter6_reg;
        end else begin
            grp_fu_1637_p1 = 'bx;
        end
    end else begin
        grp_fu_1637_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1641_p0 = tmp4_reg_4020;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1641_p0 = tmp10_reg_4030;
    end else begin
        grp_fu_1641_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1641_p1 = tmp2_reg_4045;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1641_p1 = tmp7_reg_4025;
    end else begin
        grp_fu_1641_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1645_p0 = tmp22_reg_4055;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1645_p0 = tmp16_reg_4040;
    end else begin
        grp_fu_1645_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1645_p1 = tmp19_reg_4050;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1645_p1 = tmp14_reg_4035;
    end else begin
        grp_fu_1645_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1649_p0 = tmp24_reg_4085;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1649_p0 = tmp11_reg_4060;
    end else begin
        grp_fu_1649_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1649_p1 = tmp12_reg_4080;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1649_p1 = tmp5_reg_4070;
    end else begin
        grp_fu_1649_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1657_p0 = weight_load_2;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1657_p0 = weight_load;
    end else begin
        grp_fu_1657_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1657_p1 = tmp_2_reg_3700;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1657_p1 = tmp_s_reg_3389;
    end else begin
        grp_fu_1657_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1661_p0 = weight_load_5;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1661_p0 = weight_load_1;
    end else begin
        grp_fu_1661_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1661_p1 = tmp_5_reg_3705;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1661_p1 = tmp_1_reg_3400;
    end else begin
        grp_fu_1661_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1665_p0 = weight_load_6;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1665_p0 = weight_load_3;
    end else begin
        grp_fu_1665_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1665_p1 = tmp_6_reg_3710;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1665_p1 = tmp_3_reg_3425;
    end else begin
        grp_fu_1665_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1669_p0 = weight_load_7;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1669_p0 = weight_load_4;
    end else begin
        grp_fu_1669_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1669_p1 = tmp_7_reg_3715;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1669_p1 = tmp_4_reg_3430;
    end else begin
        grp_fu_1669_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1673_p0 = weight_load_8;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1673_p0 = weight_load_10;
    end else begin
        grp_fu_1673_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1673_p1 = tmp_8_reg_3720;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1673_p1 = tmp_10_reg_3535;
    end else begin
        grp_fu_1673_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1677_p0 = weight_load_9;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1677_p0 = weight_load_11;
    end else begin
        grp_fu_1677_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1677_p1 = tmp_9_reg_3725;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1677_p1 = tmp_11_reg_3540;
    end else begin
        grp_fu_1677_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1681_p0 = weight_load_18;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1681_p0 = weight_load_12;
    end else begin
        grp_fu_1681_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1681_p1 = tmp_18_reg_3730;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1681_p1 = tmp_12_reg_3545;
    end else begin
        grp_fu_1681_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1685_p0 = weight_load_20;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1685_p0 = weight_load_13;
    end else begin
        grp_fu_1685_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1685_p1 = tmp_20_reg_3735;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1685_p1 = tmp_13_reg_3550;
    end else begin
        grp_fu_1685_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1689_p0 = weight_load_21;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1689_p0 = weight_load_14;
    end else begin
        grp_fu_1689_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1689_p1 = tmp_21_reg_3740;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1689_p1 = tmp_14_reg_3555;
    end else begin
        grp_fu_1689_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1693_p0 = weight_load_22;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1693_p0 = weight_load_15;
    end else begin
        grp_fu_1693_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1693_p1 = tmp_22_reg_3745;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1693_p1 = tmp_15_reg_3580;
    end else begin
        grp_fu_1693_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1697_p0 = weight_load_23;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1697_p0 = weight_load_16;
    end else begin
        grp_fu_1697_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1697_p1 = tmp_23_reg_3750;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1697_p1 = tmp_16_reg_3585;
    end else begin
        grp_fu_1697_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1701_p0 = weight_load_24;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1701_p0 = weight_load_17;
    end else begin
        grp_fu_1701_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1701_p1 = tmp_24_reg_3755;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1701_p1 = tmp_17_reg_3590;
    end else begin
        grp_fu_1701_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address0 = zext_ln331_32_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address0 = zext_ln331_26_fu_2114_p1;
    end else begin
        input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address1 = zext_ln331_31_fu_2506_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address1 = zext_ln331_24_fu_2101_p1;
    end else begin
        input_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address10 = zext_ln331_10_fu_2258_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address10 = zext_ln331_7_fu_1969_p1;
    end else begin
        input_1_address10 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address11 = zext_ln331_5_fu_2200_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address11 = zext_ln331_3_fu_1910_p1;
    end else begin
        input_1_address11 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address2 = zext_ln331_30_fu_2494_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address2 = zext_ln331_23_fu_2088_p1;
    end else begin
        input_1_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address3 = zext_ln331_29_fu_2482_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address3 = zext_ln331_22_fu_2075_p1;
    end else begin
        input_1_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address4 = zext_ln331_28_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address4 = zext_ln331_20_fu_2062_p1;
    end else begin
        input_1_address4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address5 = zext_ln331_25_fu_2388_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address5 = zext_ln331_19_fu_2049_p1;
    end else begin
        input_1_address5 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address6 = zext_ln331_14_fu_2306_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address6 = zext_ln331_18_fu_2036_p1;
    end else begin
        input_1_address6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address7 = zext_ln331_13_fu_2294_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address7 = zext_ln331_17_fu_2023_p1;
    end else begin
        input_1_address7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address8 = zext_ln331_12_fu_2282_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address8 = zext_ln331_16_fu_2010_p1;
    end else begin
        input_1_address8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_1_address9 = zext_ln331_11_fu_2270_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_address9 = zext_ln331_9_fu_1992_p1;
    end else begin
        input_1_address9 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce0 = 1'b1;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce1 = 1'b1;
    end else begin
        input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce10 = 1'b1;
    end else begin
        input_1_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce11 = 1'b1;
    end else begin
        input_1_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_1_ce12 = 1'b1;
    end else begin
        input_1_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce2 = 1'b1;
    end else begin
        input_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce3 = 1'b1;
    end else begin
        input_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce4 = 1'b1;
    end else begin
        input_1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce5 = 1'b1;
    end else begin
        input_1_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce6 = 1'b1;
    end else begin
        input_1_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce7 = 1'b1;
    end else begin
        input_1_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce8 = 1'b1;
    end else begin
        input_1_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_1_ce9 = 1'b1;
    end else begin
        input_1_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address0 = zext_ln331_32_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address0 = zext_ln331_26_fu_2114_p1;
    end else begin
        input_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address1 = zext_ln331_31_fu_2506_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address1 = zext_ln331_24_fu_2101_p1;
    end else begin
        input_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address10 = zext_ln331_10_fu_2258_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address10 = zext_ln331_7_fu_1969_p1;
    end else begin
        input_2_address10 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address11 = zext_ln331_5_fu_2200_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address11 = zext_ln331_3_fu_1910_p1;
    end else begin
        input_2_address11 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address2 = zext_ln331_30_fu_2494_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address2 = zext_ln331_23_fu_2088_p1;
    end else begin
        input_2_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address3 = zext_ln331_29_fu_2482_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address3 = zext_ln331_22_fu_2075_p1;
    end else begin
        input_2_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address4 = zext_ln331_28_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address4 = zext_ln331_20_fu_2062_p1;
    end else begin
        input_2_address4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address5 = zext_ln331_25_fu_2388_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address5 = zext_ln331_19_fu_2049_p1;
    end else begin
        input_2_address5 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address6 = zext_ln331_14_fu_2306_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address6 = zext_ln331_18_fu_2036_p1;
    end else begin
        input_2_address6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address7 = zext_ln331_13_fu_2294_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address7 = zext_ln331_17_fu_2023_p1;
    end else begin
        input_2_address7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address8 = zext_ln331_12_fu_2282_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address8 = zext_ln331_16_fu_2010_p1;
    end else begin
        input_2_address8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_2_address9 = zext_ln331_11_fu_2270_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_address9 = zext_ln331_9_fu_1992_p1;
    end else begin
        input_2_address9 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce0 = 1'b1;
    end else begin
        input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce1 = 1'b1;
    end else begin
        input_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce10 = 1'b1;
    end else begin
        input_2_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce11 = 1'b1;
    end else begin
        input_2_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_2_ce12 = 1'b1;
    end else begin
        input_2_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce2 = 1'b1;
    end else begin
        input_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce3 = 1'b1;
    end else begin
        input_2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce4 = 1'b1;
    end else begin
        input_2_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce5 = 1'b1;
    end else begin
        input_2_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce6 = 1'b1;
    end else begin
        input_2_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce7 = 1'b1;
    end else begin
        input_2_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce8 = 1'b1;
    end else begin
        input_2_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_2_ce9 = 1'b1;
    end else begin
        input_2_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address0 = zext_ln331_32_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address0 = zext_ln331_26_fu_2114_p1;
    end else begin
        input_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address1 = zext_ln331_31_fu_2506_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address1 = zext_ln331_24_fu_2101_p1;
    end else begin
        input_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address10 = zext_ln331_10_fu_2258_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address10 = zext_ln331_7_fu_1969_p1;
    end else begin
        input_3_address10 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address11 = zext_ln331_5_fu_2200_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address11 = zext_ln331_3_fu_1910_p1;
    end else begin
        input_3_address11 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address2 = zext_ln331_30_fu_2494_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address2 = zext_ln331_23_fu_2088_p1;
    end else begin
        input_3_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address3 = zext_ln331_29_fu_2482_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address3 = zext_ln331_22_fu_2075_p1;
    end else begin
        input_3_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address4 = zext_ln331_28_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address4 = zext_ln331_20_fu_2062_p1;
    end else begin
        input_3_address4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address5 = zext_ln331_25_fu_2388_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address5 = zext_ln331_19_fu_2049_p1;
    end else begin
        input_3_address5 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address6 = zext_ln331_14_fu_2306_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address6 = zext_ln331_18_fu_2036_p1;
    end else begin
        input_3_address6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address7 = zext_ln331_13_fu_2294_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address7 = zext_ln331_17_fu_2023_p1;
    end else begin
        input_3_address7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address8 = zext_ln331_12_fu_2282_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address8 = zext_ln331_16_fu_2010_p1;
    end else begin
        input_3_address8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_3_address9 = zext_ln331_11_fu_2270_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_address9 = zext_ln331_9_fu_1992_p1;
    end else begin
        input_3_address9 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce0 = 1'b1;
    end else begin
        input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce1 = 1'b1;
    end else begin
        input_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce10 = 1'b1;
    end else begin
        input_3_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce11 = 1'b1;
    end else begin
        input_3_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_3_ce12 = 1'b1;
    end else begin
        input_3_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce2 = 1'b1;
    end else begin
        input_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce3 = 1'b1;
    end else begin
        input_3_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce4 = 1'b1;
    end else begin
        input_3_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce5 = 1'b1;
    end else begin
        input_3_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce6 = 1'b1;
    end else begin
        input_3_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce7 = 1'b1;
    end else begin
        input_3_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce8 = 1'b1;
    end else begin
        input_3_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_3_ce9 = 1'b1;
    end else begin
        input_3_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address0 = zext_ln331_32_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address0 = zext_ln331_26_fu_2114_p1;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address1 = zext_ln331_31_fu_2506_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address1 = zext_ln331_24_fu_2101_p1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address10 = zext_ln331_10_fu_2258_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address10 = zext_ln331_7_fu_1969_p1;
    end else begin
        input_r_address10 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address11 = zext_ln331_5_fu_2200_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address11 = zext_ln331_3_fu_1910_p1;
    end else begin
        input_r_address11 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address2 = zext_ln331_30_fu_2494_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address2 = zext_ln331_23_fu_2088_p1;
    end else begin
        input_r_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address3 = zext_ln331_29_fu_2482_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address3 = zext_ln331_22_fu_2075_p1;
    end else begin
        input_r_address3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address4 = zext_ln331_28_fu_2470_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address4 = zext_ln331_20_fu_2062_p1;
    end else begin
        input_r_address4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address5 = zext_ln331_25_fu_2388_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address5 = zext_ln331_19_fu_2049_p1;
    end else begin
        input_r_address5 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address6 = zext_ln331_14_fu_2306_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address6 = zext_ln331_18_fu_2036_p1;
    end else begin
        input_r_address6 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address7 = zext_ln331_13_fu_2294_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address7 = zext_ln331_17_fu_2023_p1;
    end else begin
        input_r_address7 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address8 = zext_ln331_12_fu_2282_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address8 = zext_ln331_16_fu_2010_p1;
    end else begin
        input_r_address8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address9 = zext_ln331_11_fu_2270_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address9 = zext_ln331_9_fu_1992_p1;
    end else begin
        input_r_address9 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce10 = 1'b1;
    end else begin
        input_r_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce11 = 1'b1;
    end else begin
        input_r_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_ce12 = 1'b1;
    end else begin
        input_r_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce2 = 1'b1;
    end else begin
        input_r_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce3 = 1'b1;
    end else begin
        input_r_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce4 = 1'b1;
    end else begin
        input_r_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce5 = 1'b1;
    end else begin
        input_r_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce6 = 1'b1;
    end else begin
        input_r_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce7 = 1'b1;
    end else begin
        input_r_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce8 = 1'b1;
    end else begin
        input_r_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        input_r_ce9 = 1'b1;
    end else begin
        input_r_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_10_address0 = output_10_addr_reg_3935_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_10_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_10_ce0 = 1'b1;
    end else begin
        output_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd10) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_10_we0 = 1'b1;
    end else begin
        output_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_11_address0 = output_11_addr_reg_3940_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_11_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_11_ce0 = 1'b1;
    end else begin
        output_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd11) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_11_we0 = 1'b1;
    end else begin
        output_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_12_address0 = output_12_addr_reg_3945_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_12_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_12_ce0 = 1'b1;
    end else begin
        output_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd12) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_12_we0 = 1'b1;
    end else begin
        output_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_13_address0 = output_13_addr_reg_3950_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_13_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_13_ce0 = 1'b1;
    end else begin
        output_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd13) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_13_we0 = 1'b1;
    end else begin
        output_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_14_address0 = output_14_addr_reg_3955_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_14_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_14_ce0 = 1'b1;
    end else begin
        output_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd14) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_14_we0 = 1'b1;
    end else begin
        output_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_15_address0 = output_15_addr_reg_3960_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_15_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_15_ce0 = 1'b1;
    end else begin
        output_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd15) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_15_we0 = 1'b1;
    end else begin
        output_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_1_address0 = output_1_addr_reg_3890_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_1_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_1_ce0 = 1'b1;
    end else begin
        output_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_1_we0 = 1'b1;
    end else begin
        output_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_2_address0 = output_2_addr_reg_3895_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_2_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_2_ce0 = 1'b1;
    end else begin
        output_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd2) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_2_we0 = 1'b1;
    end else begin
        output_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_3_address0 = output_3_addr_reg_3900_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_3_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_3_ce0 = 1'b1;
    end else begin
        output_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd3) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_3_we0 = 1'b1;
    end else begin
        output_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_4_address0 = output_4_addr_reg_3905_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_4_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_4_ce0 = 1'b1;
    end else begin
        output_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd4) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_4_we0 = 1'b1;
    end else begin
        output_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_5_address0 = output_5_addr_reg_3910_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_5_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_5_ce0 = 1'b1;
    end else begin
        output_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd5) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_5_we0 = 1'b1;
    end else begin
        output_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_6_address0 = output_6_addr_reg_3915_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_6_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_6_ce0 = 1'b1;
    end else begin
        output_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd6) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_6_we0 = 1'b1;
    end else begin
        output_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_7_address0 = output_7_addr_reg_3920_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_7_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_7_ce0 = 1'b1;
    end else begin
        output_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd7) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_7_we0 = 1'b1;
    end else begin
        output_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_8_address0 = output_8_addr_reg_3925_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_8_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_8_ce0 = 1'b1;
    end else begin
        output_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd8) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_8_we0 = 1'b1;
    end else begin
        output_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_9_address0 = output_9_addr_reg_3930_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_9_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_9_ce0 = 1'b1;
    end else begin
        output_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd9) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_9_we0 = 1'b1;
    end else begin
        output_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_r_address0 = output_addr_reg_3885_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_r_address0 = p_cast5_fu_2741_p1;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (trunc_ln320_1_reg_2998_pp0_iter21_reg == 4'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln320_reg_2994_pp0_iter20_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_phi_out_ap_vld = 1'b1;
    end else begin
        p_phi_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to21 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln331_10_fu_2266_p2 = (mul_ln331_1_reg_3191 + zext_ln331_2_reg_3088);

assign add_ln331_11_fu_2278_p2 = (mul_ln331_1_reg_3191 + zext_ln331_4_reg_3123);

assign add_ln331_12_fu_2290_p2 = (mul_ln331_1_reg_3191 + zext_ln331_6_reg_3138);

assign add_ln331_13_fu_2302_p2 = (mul_ln331_1_reg_3191 + zext_ln331_8_reg_3165);

assign add_ln331_14_fu_2005_p2 = (mul_ln331_2_reg_3022 + zext_ln331_fu_1874_p1);

assign add_ln331_15_fu_2018_p2 = (mul_ln331_2_reg_3022 + zext_ln331_2_fu_1901_p1);

assign add_ln331_16_fu_2031_p2 = (mul_ln331_2_reg_3022 + zext_ln331_4_fu_1937_p1);

assign add_ln331_17_fu_2044_p2 = (mul_ln331_2_reg_3022 + zext_ln331_6_fu_1960_p1);

assign add_ln331_18_fu_2057_p2 = (mul_ln331_2_reg_3022 + zext_ln331_8_fu_1983_p1);

assign add_ln331_19_fu_2070_p2 = (mul_ln331_3_reg_3031 + zext_ln331_fu_1874_p1);

assign add_ln331_1_fu_1918_p2 = (w_1_reg_2984 + 8'd2);

assign add_ln331_20_fu_2083_p2 = (mul_ln331_3_reg_3031 + zext_ln331_2_fu_1901_p1);

assign add_ln331_21_fu_2096_p2 = (mul_ln331_3_reg_3031 + zext_ln331_4_fu_1937_p1);

assign add_ln331_22_fu_2384_p2 = (mul_ln331_3_reg_3031 + zext_ln331_6_reg_3138);

assign add_ln331_23_fu_2109_p2 = (mul_ln331_3_reg_3031 + zext_ln331_8_fu_1983_p1);

assign add_ln331_24_fu_2466_p2 = (mul_ln331_4_reg_3380 + zext_ln331_reg_3062);

assign add_ln331_25_fu_2478_p2 = (mul_ln331_4_reg_3380 + zext_ln331_2_reg_3088);

assign add_ln331_26_fu_2490_p2 = (mul_ln331_4_reg_3380 + zext_ln331_4_reg_3123);

assign add_ln331_27_fu_2502_p2 = (mul_ln331_4_reg_3380 + zext_ln331_6_reg_3138);

assign add_ln331_28_fu_2514_p2 = (mul_ln331_4_reg_3380 + zext_ln331_8_reg_3165);

assign add_ln331_2_fu_1941_p2 = (w_1_reg_2984 + 8'd3);

assign add_ln331_3_fu_1977_p2 = (lshr_ln1_fu_1865_p4 + 6'd1);

assign add_ln331_4_fu_1878_p2 = (mul_ln331_reg_3003 + zext_ln331_fu_1874_p1);

assign add_ln331_5_fu_1905_p2 = (mul_ln331_reg_3003 + zext_ln331_2_fu_1901_p1);

assign add_ln331_6_fu_2196_p2 = (mul_ln331_reg_3003 + zext_ln331_4_reg_3123);

assign add_ln331_7_fu_1964_p2 = (mul_ln331_reg_3003 + zext_ln331_6_fu_1960_p1);

assign add_ln331_8_fu_1987_p2 = (mul_ln331_reg_3003 + zext_ln331_8_fu_1983_p1);

assign add_ln331_9_fu_2254_p2 = (mul_ln331_1_reg_3191 + zext_ln331_reg_3062);

assign add_ln331_fu_1848_p2 = (w_1_reg_2984 + 8'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign empty_33_fu_2736_p2 = (empty_30 + lshr_ln_cast_fu_2733_p1);

assign empty_34_fu_1806_p2 = (h + 64'd1);

assign empty_35_fu_1816_p2 = (empty + 8'd2);

assign empty_36_fu_1832_p2 = (empty + 8'd3);

assign empty_37_fu_2122_p2 = (empty + 8'd4);

assign grp_fu_1709_p9 = 'bx;

assign grp_fu_1732_p9 = 'bx;

assign grp_fu_1755_p9 = 'bx;

assign icmp_ln320_fu_1790_p2 = ((ap_sig_allocacmp_w_1 == 8'd224) ? 1'b1 : 1'b0);

assign input_1_address12 = zext_ln331_1_fu_1883_p1;

assign input_2_address12 = zext_ln331_1_fu_1883_p1;

assign input_3_address12 = zext_ln331_1_fu_1883_p1;

assign input_r_address12 = zext_ln331_1_fu_1883_p1;

assign lshr_ln1_fu_1865_p4 = {{w_1_reg_2984[7:2]}};

assign lshr_ln331_1_fu_1891_p4 = {{add_ln331_fu_1848_p2[7:2]}};

assign lshr_ln331_2_fu_1927_p4 = {{add_ln331_1_fu_1918_p2[7:2]}};

assign lshr_ln331_3_fu_1950_p4 = {{add_ln331_2_fu_1941_p2[7:2]}};

assign lshr_ln_cast_fu_2733_p1 = lshr_ln_reg_3057_pp0_iter5_reg;

assign mul_ln331_1_fu_2000_p1 = 14'd57;

assign mul_ln331_2_fu_1826_p0 = mul_ln331_2_fu_1826_p00;

assign mul_ln331_2_fu_1826_p00 = empty_35_fu_1816_p2;

assign mul_ln331_2_fu_1826_p1 = 14'd57;

assign mul_ln331_3_fu_1842_p0 = mul_ln331_3_fu_1842_p00;

assign mul_ln331_3_fu_1842_p00 = empty_36_fu_1832_p2;

assign mul_ln331_3_fu_1842_p1 = 14'd57;

assign mul_ln331_4_fu_2131_p0 = mul_ln331_4_fu_2131_p00;

assign mul_ln331_4_fu_2131_p00 = empty_37_fu_2122_p2;

assign mul_ln331_4_fu_2131_p1 = 14'd57;

assign mul_ln331_fu_1800_p0 = h[13:0];

assign mul_ln331_fu_1800_p1 = 14'd57;

assign output_10_d0 = add45_i_4_4_reg_4090;

assign output_11_d0 = add45_i_4_4_reg_4090;

assign output_12_d0 = add45_i_4_4_reg_4090;

assign output_13_d0 = add45_i_4_4_reg_4090;

assign output_14_d0 = add45_i_4_4_reg_4090;

assign output_15_d0 = add45_i_4_4_reg_4090;

assign output_1_d0 = add45_i_4_4_reg_4090;

assign output_2_d0 = add45_i_4_4_reg_4090;

assign output_3_d0 = add45_i_4_4_reg_4090;

assign output_4_d0 = add45_i_4_4_reg_4090;

assign output_5_d0 = add45_i_4_4_reg_4090;

assign output_6_d0 = add45_i_4_4_reg_4090;

assign output_7_d0 = add45_i_4_4_reg_4090;

assign output_8_d0 = add45_i_4_4_reg_4090;

assign output_9_d0 = add45_i_4_4_reg_4090;

assign output_r_d0 = add45_i_4_4_reg_4090;

assign p_cast5_fu_2741_p1 = empty_33_fu_2736_p2;

assign p_phi_out = p_phi_fu_202;

assign tmp_10_fu_2314_p9 = 'bx;

assign tmp_11_fu_2337_p9 = 'bx;

assign tmp_12_fu_2361_p9 = 'bx;

assign tmp_15_fu_2396_p9 = 'bx;

assign tmp_16_fu_2419_p9 = 'bx;

assign tmp_17_fu_2443_p9 = 'bx;

assign tmp_1_fu_2172_p9 = 'bx;

assign tmp_21_fu_2664_p9 = 'bx;

assign tmp_22_fu_2687_p9 = 'bx;

assign tmp_23_fu_2710_p9 = 'bx;

assign tmp_2_fu_2526_p9 = 'bx;

assign tmp_3_fu_2208_p9 = 'bx;

assign tmp_4_fu_2231_p9 = 'bx;

assign tmp_5_fu_2549_p9 = 'bx;

assign tmp_6_fu_2572_p9 = 'bx;

assign tmp_7_fu_2595_p9 = 'bx;

assign tmp_8_fu_2618_p9 = 'bx;

assign tmp_9_fu_2641_p9 = 'bx;

assign tmp_fu_2761_p33 = 'bx;

assign tmp_s_fu_2146_p9 = 'bx;

assign trunc_ln320_1_fu_1796_p1 = ap_sig_allocacmp_w_1[3:0];

assign trunc_ln320_fu_1853_p1 = w_1_reg_2984[1:0];

assign trunc_ln331_1_fu_1923_p1 = add_ln331_1_fu_1918_p2[1:0];

assign trunc_ln331_2_fu_1946_p1 = add_ln331_2_fu_1941_p2[1:0];

assign trunc_ln331_3_fu_1812_p1 = empty_34_fu_1806_p2[13:0];

assign trunc_ln331_fu_2169_p1 = add_ln331_reg_3040[1:0];

assign zext_ln331_10_fu_2258_p1 = add_ln331_9_fu_2254_p2;

assign zext_ln331_11_fu_2270_p1 = add_ln331_10_fu_2266_p2;

assign zext_ln331_12_fu_2282_p1 = add_ln331_11_fu_2278_p2;

assign zext_ln331_13_fu_2294_p1 = add_ln331_12_fu_2290_p2;

assign zext_ln331_14_fu_2306_p1 = add_ln331_13_fu_2302_p2;

assign zext_ln331_16_fu_2010_p1 = add_ln331_14_fu_2005_p2;

assign zext_ln331_17_fu_2023_p1 = add_ln331_15_fu_2018_p2;

assign zext_ln331_18_fu_2036_p1 = add_ln331_16_fu_2031_p2;

assign zext_ln331_19_fu_2049_p1 = add_ln331_17_fu_2044_p2;

assign zext_ln331_1_fu_1883_p1 = add_ln331_4_fu_1878_p2;

assign zext_ln331_20_fu_2062_p1 = add_ln331_18_fu_2057_p2;

assign zext_ln331_22_fu_2075_p1 = add_ln331_19_fu_2070_p2;

assign zext_ln331_23_fu_2088_p1 = add_ln331_20_fu_2083_p2;

assign zext_ln331_24_fu_2101_p1 = add_ln331_21_fu_2096_p2;

assign zext_ln331_25_fu_2388_p1 = add_ln331_22_fu_2384_p2;

assign zext_ln331_26_fu_2114_p1 = add_ln331_23_fu_2109_p2;

assign zext_ln331_28_fu_2470_p1 = add_ln331_24_fu_2466_p2;

assign zext_ln331_29_fu_2482_p1 = add_ln331_25_fu_2478_p2;

assign zext_ln331_2_fu_1901_p1 = lshr_ln331_1_fu_1891_p4;

assign zext_ln331_30_fu_2494_p1 = add_ln331_26_fu_2490_p2;

assign zext_ln331_31_fu_2506_p1 = add_ln331_27_fu_2502_p2;

assign zext_ln331_32_fu_2518_p1 = add_ln331_28_fu_2514_p2;

assign zext_ln331_3_fu_1910_p1 = add_ln331_5_fu_1905_p2;

assign zext_ln331_4_fu_1937_p1 = lshr_ln331_2_fu_1927_p4;

assign zext_ln331_5_fu_2200_p1 = add_ln331_6_fu_2196_p2;

assign zext_ln331_6_fu_1960_p1 = lshr_ln331_3_fu_1950_p4;

assign zext_ln331_7_fu_1969_p1 = add_ln331_7_fu_1964_p2;

assign zext_ln331_8_fu_1983_p1 = add_ln331_3_fu_1977_p2;

assign zext_ln331_9_fu_1992_p1 = add_ln331_8_fu_1987_p2;

assign zext_ln331_fu_1874_p1 = lshr_ln1_fu_1865_p4;

always @ (posedge ap_clk) begin
    zext_ln331_reg_3062[13:6] <= 8'b00000000;
    zext_ln331_2_reg_3088[13:6] <= 8'b00000000;
    zext_ln331_4_reg_3123[13:6] <= 8'b00000000;
    zext_ln331_6_reg_3138[13:6] <= 8'b00000000;
    zext_ln331_8_reg_3165[13:6] <= 8'b00000000;
end

endmodule //kernel_cnn_kernel_cnn_Pipeline_VITIS_LOOP_320_5
