[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  16783       tick       3378548       1068878       1024654       3378548 
      2  16783       tick       7493215       2443302       2426304       7493215 
      3  16783       tick       7484688       2439451       2422571       7484688 
      4  16783       tick       7491550       2443343       2426776       7491550 
      5  16783       tick       7489181       2443680       2425063       7489181 
      6  16783       tick       7493748       2443505       2425028       7493748 
      7  16783       tick       7501393       2444583       2428440       7501393 
      8  16783       tick       7490906       2443944       2422493       7490906 
      9  16783       tick       7488719       2443595       2428436       7488719 
     10  16783       tick       7484382       2441383       2423928       7484382 
     11  16783       tick       7496291       2445279       2424670       7496291 
     12  16783       tick       7490354       2441846       2425404       7490354 
     13  16783       tick       7490882       2442410       2425141       7490882 
     14  16783       tick       7510163       2447079       2428631       7510163 
     15  16783       tick       7489263       2442235       2422997       7489263 
     16  16783       tick       7496152       2443491       2427514       7496152 
     17  16783       tick       7501970       2446408       2427696       7501970 
     18  16783       tick       7490553       2442797       2421174       7490553 
     19  16783       tick       7502222       2445576       2430072       7502222 
     20  16783       tick       7460545       2433835       2409531       7460545 
     21  16783       tick       7496053       2441835       2421591       7496053 
     22  16783       exit       4995446       1627993       1616815       4995446 
