{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759243552471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759243552472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 09:45:52 2025 " "Processing started: Tue Sep 30 09:45:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759243552472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759243552472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAQUINA_EXPENDEDORA -c MAQUINA_EXPENDEDORA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAQUINA_EXPENDEDORA -c MAQUINA_EXPENDEDORA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759243552472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1759243553222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/cont30/cont30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/cont30/cont30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont30-arch_cont30 " "Found design unit 1: cont30-arch_cont30" {  } { { "../cont30/cont30.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/cont30/cont30.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553948 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont30 " "Found entity 1: cont30" {  } { { "../cont30/cont30.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/cont30/cont30.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/div_2seg/div_2seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/div_2seg/div_2seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_2seg-arch_div_2seg " "Found design unit 1: div_2seg-arch_div_2seg" {  } { { "../div_2seg/div_2seg.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/div_2seg/div_2seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553953 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_2seg " "Found entity 1: div_2seg" {  } { { "../div_2seg/div_2seg.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/div_2seg/div_2seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/restador/restador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/restador/restador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESTADOR-Behavioral " "Found design unit 1: RESTADOR-Behavioral" {  } { { "../RESTADOR/RESTADOR.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/RESTADOR/RESTADOR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553958 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESTADOR " "Found entity 1: RESTADOR" {  } { { "../RESTADOR/RESTADOR.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/RESTADOR/RESTADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/bin_bcd/bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/bin_bcd/bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-arch_bin_bcd " "Found design unit 1: bin_bcd-arch_bin_bcd" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553963 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/div_50millones/div_50millones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/div_50millones/div_50millones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_50millones-arch_div_50millones " "Found design unit 1: div_50millones-arch_div_50millones" {  } { { "../div_50millones/div_50millones.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/div_50millones/div_50millones.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553968 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_50millones " "Found entity 1: div_50millones" {  } { { "../div_50millones/div_50millones.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/div_50millones/div_50millones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/systemd/systemd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/systemd/systemd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemd-arch_systemd " "Found design unit 1: systemd-arch_systemd" {  } { { "../systemd/systemd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/systemd/systemd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553973 ""} { "Info" "ISGN_ENTITY_NAME" "1 systemd " "Found entity 1: systemd" {  } { { "../systemd/systemd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/systemd/systemd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/sumador/sumador_saldo/sumador_saldo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/sumador/sumador_saldo/sumador_saldo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_saldo-arch_sumador_saldo " "Found design unit 1: sumador_saldo-arch_sumador_saldo" {  } { { "../SUMADOR/sumador_saldo/sumador_saldo.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/SUMADOR/sumador_saldo/sumador_saldo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553978 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_saldo " "Found entity 1: sumador_saldo" {  } { { "../SUMADOR/sumador_saldo/sumador_saldo.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/SUMADOR/sumador_saldo/sumador_saldo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/productos/top_productos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/productos/top_productos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_productos-arch " "Found design unit 1: top_productos-arch" {  } { { "../PRODUCTOS/top_productos.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553983 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_productos " "Found entity 1: top_productos" {  } { { "../PRODUCTOS/top_productos.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/sumador/top_ingreso_dinero/top_ingreso_dinero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/unicauca/4_semestre/vhdl/proyecto1/proyecto1vhdl2025ii/sumador/top_ingreso_dinero/top_ingreso_dinero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_ingreso_dinero-arch_top_ingreso_dinero " "Found design unit 1: top_ingreso_dinero-arch_top_ingreso_dinero" {  } { { "../SUMADOR/top_ingreso_dinero/top_ingreso_dinero.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/SUMADOR/top_ingreso_dinero/top_ingreso_dinero.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553990 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_ingreso_dinero " "Found entity 1: top_ingreso_dinero" {  } { { "../SUMADOR/top_ingreso_dinero/top_ingreso_dinero.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/SUMADOR/top_ingreso_dinero/top_ingreso_dinero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_expendedora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_expendedora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_expendedora-arch " "Found design unit 1: maquina_expendedora-arch" {  } { { "MAQUINA_EXPENDEDORA.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/MAQUINA_EXPENDEDORA.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553994 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_expendedora " "Found entity 1: maquina_expendedora" {  } { { "MAQUINA_EXPENDEDORA.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/MAQUINA_EXPENDEDORA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243553994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243553994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAQUINA_EXPENDEDORA " "Elaborating entity \"MAQUINA_EXPENDEDORA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759243554118 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "precio_int MAQUINA_EXPENDEDORA.vhd(105) " "VHDL Signal Declaration warning at MAQUINA_EXPENDEDORA.vhd(105): used explicit default value for signal \"precio_int\" because signal was never assigned a value" {  } { { "MAQUINA_EXPENDEDORA.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/MAQUINA_EXPENDEDORA.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1759243554121 "|MAQUINA_EXPENDEDORA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_saldo sumador_saldo:U_saldo " "Elaborating entity \"sumador_saldo\" for hierarchy \"sumador_saldo:U_saldo\"" {  } { { "MAQUINA_EXPENDEDORA.vhd" "U_saldo" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/MAQUINA_EXPENDEDORA.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_productos top_productos:U_prod " "Elaborating entity \"top_productos\" for hierarchy \"top_productos:U_prod\"" {  } { { "MAQUINA_EXPENDEDORA.vhd" "U_prod" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/MAQUINA_EXPENDEDORA.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554173 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "precio top_productos.vhd(41) " "Verilog HDL or VHDL warning at top_productos.vhd(41): object \"precio\" assigned a value but never read" {  } { { "../PRODUCTOS/top_productos.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1759243554175 "|MAQUINA_EXPENDEDORA|top_productos:U_prod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_2seg top_productos:U_prod\|div_2seg:Udiv " "Elaborating entity \"div_2seg\" for hierarchy \"top_productos:U_prod\|div_2seg:Udiv\"" {  } { { "../PRODUCTOS/top_productos.vhd" "Udiv" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemd top_productos:U_prod\|systemd:U1 " "Elaborating entity \"systemd\" for hierarchy \"top_productos:U_prod\|systemd:U1\"" {  } { { "../PRODUCTOS/top_productos.vhd" "U1" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESTADOR RESTADOR:U_rest " "Elaborating entity \"RESTADOR\" for hierarchy \"RESTADOR:U_rest\"" {  } { { "MAQUINA_EXPENDEDORA.vhd" "U_rest" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/MAQUINA_EXPENDEDORA.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd bin_bcd:U_bcd " "Elaborating entity \"bin_bcd\" for hierarchy \"bin_bcd:U_bcd\"" {  } { { "MAQUINA_EXPENDEDORA.vhd" "U_bcd" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/MAQUINA_EXPENDEDORA.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value bin_bcd.vhd(16) " "Verilog HDL or VHDL warning at bin_bcd.vhd(16): object \"value\" assigned a value but never read" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1759243554196 "|MAQUINA_EXPENDEDORA|bin_bcd:U_bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_50millones div_50millones:U_div " "Elaborating entity \"div_50millones\" for hierarchy \"div_50millones:U_div\"" {  } { { "MAQUINA_EXPENDEDORA.vhd" "U_div" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/MAQUINA_EXPENDEDORA.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont30 cont30:U_door " "Elaborating entity \"cont30\" for hierarchy \"cont30:U_door\"" {  } { { "MAQUINA_EXPENDEDORA.vhd" "U_door" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/MAQUINA_EXPENDEDORA.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554225 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U_bcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U_bcd\|Mod0\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Mod0" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243554904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U_bcd\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U_bcd\|Mod1\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Mod1" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243554904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U_bcd\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U_bcd\|Mod2\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Mod2" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243554904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U_bcd\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U_bcd\|Div2\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Div2" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243554904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top_productos:U_prod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top_productos:U_prod\|Mod0\"" {  } { { "../PRODUCTOS/top_productos.vhd" "Mod0" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 154 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243554904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U_bcd\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U_bcd\|Div1\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Div1" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243554904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top_productos:U_prod\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top_productos:U_prod\|Div0\"" {  } { { "../PRODUCTOS/top_productos.vhd" "Div0" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243554904 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin_bcd:U_bcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin_bcd:U_bcd\|Div0\"" {  } { { "../bin_bcd/bin_bcd.vhd" "Div0" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243554904 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1759243554904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U_bcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bin_bcd:U_bcd\|lpm_divide:Mod0\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243554985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U_bcd\|lpm_divide:Mod0 " "Instantiated megafunction \"bin_bcd:U_bcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243554987 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759243554987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U_bcd\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bin_bcd:U_bcd\|lpm_divide:Mod1\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243555462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U_bcd\|lpm_divide:Mod1 " "Instantiated megafunction \"bin_bcd:U_bcd\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555462 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759243555462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U_bcd\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"bin_bcd:U_bcd\|lpm_divide:Mod2\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243555485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U_bcd\|lpm_divide:Mod2 " "Instantiated megafunction \"bin_bcd:U_bcd\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555485 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759243555485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U_bcd\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bin_bcd:U_bcd\|lpm_divide:Div2\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243555506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U_bcd\|lpm_divide:Div2 " "Instantiated megafunction \"bin_bcd:U_bcd\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555506 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759243555506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_productos:U_prod\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"top_productos:U_prod\|lpm_divide:Mod0\"" {  } { { "../PRODUCTOS/top_productos.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243555718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_productos:U_prod\|lpm_divide:Mod0 " "Instantiated megafunction \"top_productos:U_prod\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555718 ""}  } { { "../PRODUCTOS/top_productos.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759243555718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_98m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_98m " "Found entity 1: lpm_divide_98m" {  } { { "db/lpm_divide_98m.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/lpm_divide_98m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243555899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243555899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U_bcd\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bin_bcd:U_bcd\|lpm_divide:Div1\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243555919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U_bcd\|lpm_divide:Div1 " "Instantiated megafunction \"bin_bcd:U_bcd\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243555919 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759243555919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243556039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243556039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243556073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243556073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243556121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243556121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_productos:U_prod\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"top_productos:U_prod\|lpm_divide:Div0\"" {  } { { "../PRODUCTOS/top_productos.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243556145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_productos:U_prod\|lpm_divide:Div0 " "Instantiated megafunction \"top_productos:U_prod\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243556145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243556145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243556145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243556145 ""}  } { { "../PRODUCTOS/top_productos.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759243556145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6gm " "Found entity 1: lpm_divide_6gm" {  } { { "db/lpm_divide_6gm.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/lpm_divide_6gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243556262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243556262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin_bcd:U_bcd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin_bcd:U_bcd\|lpm_divide:Div0\"" {  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243556285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin_bcd:U_bcd\|lpm_divide:Div0 " "Instantiated megafunction \"bin_bcd:U_bcd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243556285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243556285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243556285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759243556285 ""}  } { { "../bin_bcd/bin_bcd.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/bin_bcd/bin_bcd.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759243556285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243556401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243556401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243556433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243556433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/MAQUINA_EXPENDEDORA/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759243556481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759243556481 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../PRODUCTOS/top_productos.vhd" "" { Text "C:/Users/User/Documents/Unicauca/4_Semestre/VHDL/Proyecto1/Proyecto1VHDL2025II/PRODUCTOS/top_productos.vhd" 93 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1759243557240 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1759243557240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1759243563876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759243565368 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759243565368 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1503 " "Implemented 1503 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759243565750 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759243565750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1460 " "Implemented 1460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1759243565750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759243565750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759243565842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 09:46:05 2025 " "Processing ended: Tue Sep 30 09:46:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759243565842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759243565842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759243565842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759243565842 ""}
