

================================================================
== Vivado HLS Report for 'convert_edge'
================================================================
* Date:           Thu Jul  4 02:06:59 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.377|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    1|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp) | (tmp_s) | (tmp_205) | (tmp_206) | (tmp_207) | (tmp_208) | (tmp_209) | (tmp_210) | (tmp_211) | (tmp_212) | (tmp_213)
	3  / (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208 & !tmp_209 & !tmp_210 & !tmp_211 & !tmp_212 & !tmp_213)
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.37>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %in_r) nounwind"   --->   Operation 4 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.30ns)   --->   "%tmp = icmp eq i4 %in_read, 0" [cubiecube.cpp:4]   --->   Operation 5 'icmp' 'tmp' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (2.07ns)   --->   "br i1 %tmp, label %._crit_edge, label %1" [cubiecube.cpp:4]   --->   Operation 6 'br' <Predicate = true> <Delay = 2.07>
ST_1 : Operation 7 [1/1] (1.30ns)   --->   "%tmp_s = icmp eq i4 %in_read, 1" [cubiecube.cpp:6]   --->   Operation 7 'icmp' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (2.07ns)   --->   "br i1 %tmp_s, label %._crit_edge, label %2" [cubiecube.cpp:6]   --->   Operation 8 'br' <Predicate = (!tmp)> <Delay = 2.07>
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "%tmp_205 = icmp eq i4 %in_read, 2" [cubiecube.cpp:8]   --->   Operation 9 'icmp' 'tmp_205' <Predicate = (!tmp & !tmp_s)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (2.07ns)   --->   "br i1 %tmp_205, label %._crit_edge, label %3" [cubiecube.cpp:8]   --->   Operation 10 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 2.07>
ST_1 : Operation 11 [1/1] (1.30ns)   --->   "%tmp_206 = icmp eq i4 %in_read, 3" [cubiecube.cpp:10]   --->   Operation 11 'icmp' 'tmp_206' <Predicate = (!tmp & !tmp_s & !tmp_205)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "br i1 %tmp_206, label %._crit_edge, label %4" [cubiecube.cpp:10]   --->   Operation 12 'br' <Predicate = (!tmp & !tmp_s & !tmp_205)> <Delay = 2.07>
ST_1 : Operation 13 [1/1] (1.30ns)   --->   "%tmp_207 = icmp eq i4 %in_read, 4" [cubiecube.cpp:12]   --->   Operation 13 'icmp' 'tmp_207' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.07ns)   --->   "br i1 %tmp_207, label %._crit_edge, label %5" [cubiecube.cpp:12]   --->   Operation 14 'br' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206)> <Delay = 2.07>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "%tmp_208 = icmp eq i4 %in_read, 5" [cubiecube.cpp:14]   --->   Operation 15 'icmp' 'tmp_208' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.07ns)   --->   "br i1 %tmp_208, label %._crit_edge, label %6" [cubiecube.cpp:14]   --->   Operation 16 'br' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207)> <Delay = 2.07>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "%tmp_209 = icmp eq i4 %in_read, 6" [cubiecube.cpp:16]   --->   Operation 17 'icmp' 'tmp_209' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.07ns)   --->   "br i1 %tmp_209, label %._crit_edge, label %7" [cubiecube.cpp:16]   --->   Operation 18 'br' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208)> <Delay = 2.07>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%tmp_210 = icmp eq i4 %in_read, 7" [cubiecube.cpp:18]   --->   Operation 19 'icmp' 'tmp_210' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208 & !tmp_209)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.07ns)   --->   "br i1 %tmp_210, label %._crit_edge, label %8" [cubiecube.cpp:18]   --->   Operation 20 'br' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208 & !tmp_209)> <Delay = 2.07>
ST_1 : Operation 21 [1/1] (1.30ns)   --->   "%tmp_211 = icmp eq i4 %in_read, -8" [cubiecube.cpp:20]   --->   Operation 21 'icmp' 'tmp_211' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208 & !tmp_209 & !tmp_210)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.07ns)   --->   "br i1 %tmp_211, label %._crit_edge, label %9" [cubiecube.cpp:20]   --->   Operation 22 'br' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208 & !tmp_209 & !tmp_210)> <Delay = 2.07>
ST_1 : Operation 23 [1/1] (1.30ns)   --->   "%tmp_212 = icmp eq i4 %in_read, -7" [cubiecube.cpp:22]   --->   Operation 23 'icmp' 'tmp_212' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208 & !tmp_209 & !tmp_210 & !tmp_211)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "br i1 %tmp_212, label %._crit_edge, label %10" [cubiecube.cpp:22]   --->   Operation 24 'br' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208 & !tmp_209 & !tmp_210 & !tmp_211)> <Delay = 2.07>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "%tmp_213 = icmp eq i4 %in_read, -6" [cubiecube.cpp:24]   --->   Operation 25 'icmp' 'tmp_213' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208 & !tmp_209 & !tmp_210 & !tmp_211 & !tmp_212)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "br i1 %tmp_213, label %._crit_edge, label %._crit_edge11" [cubiecube.cpp:24]   --->   Operation 26 'br' <Predicate = (!tmp & !tmp_s & !tmp_205 & !tmp_206 & !tmp_207 & !tmp_208 & !tmp_209 & !tmp_210 & !tmp_211 & !tmp_212)> <Delay = 2.07>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_0 = phi i4 [ 0, %0 ], [ 1, %1 ], [ 2, %2 ], [ 3, %3 ], [ 4, %4 ], [ 5, %5 ], [ 6, %6 ], [ 7, %7 ], [ -8, %8 ], [ -7, %9 ], [ -6, %10 ]"   --->   Operation 27 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %._crit_edge11" [cubiecube.cpp:29]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%merge = phi i4 [ %p_0, %._crit_edge ], [ -5, %10 ]"   --->   Operation 29 'phi' 'merge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "ret i4 %merge" [cubiecube.cpp:26]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read     (read) [ 0000]
tmp         (icmp) [ 0100]
StgValue_6  (br  ) [ 0110]
tmp_s       (icmp) [ 0100]
StgValue_8  (br  ) [ 0110]
tmp_205     (icmp) [ 0100]
StgValue_10 (br  ) [ 0110]
tmp_206     (icmp) [ 0100]
StgValue_12 (br  ) [ 0110]
tmp_207     (icmp) [ 0100]
StgValue_14 (br  ) [ 0110]
tmp_208     (icmp) [ 0100]
StgValue_16 (br  ) [ 0110]
tmp_209     (icmp) [ 0100]
StgValue_18 (br  ) [ 0110]
tmp_210     (icmp) [ 0100]
StgValue_20 (br  ) [ 0110]
tmp_211     (icmp) [ 0100]
StgValue_22 (br  ) [ 0110]
tmp_212     (icmp) [ 0100]
StgValue_24 (br  ) [ 0110]
tmp_213     (icmp) [ 0100]
StgValue_26 (br  ) [ 0111]
p_0         (phi ) [ 0111]
StgValue_28 (br  ) [ 0111]
merge       (phi ) [ 0001]
StgValue_30 (ret ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="in_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="4" slack="0"/>
<pin id="30" dir="0" index="1" bw="4" slack="0"/>
<pin id="31" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="34" class="1005" name="p_0_reg_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="1"/>
<pin id="36" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_0_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="1"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="1" slack="1"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="4" bw="3" slack="1"/>
<pin id="54" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="55" dir="0" index="6" bw="3" slack="1"/>
<pin id="56" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="57" dir="0" index="8" bw="4" slack="1"/>
<pin id="58" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="10" bw="4" slack="1"/>
<pin id="60" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="12" bw="4" slack="1"/>
<pin id="62" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="14" bw="4" slack="1"/>
<pin id="64" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="16" bw="4" slack="1"/>
<pin id="66" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="18" bw="4" slack="1"/>
<pin id="68" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="20" bw="4" slack="1"/>
<pin id="70" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="22" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="merge_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="2"/>
<pin id="86" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="merge_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="4" slack="2"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_s_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_205_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_205/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_206_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_206/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_207_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_207/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_208_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_208/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_209_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_209/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_210_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_210/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_211_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_211/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_212_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_212/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_213_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_213/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="16" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="45"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="46"><net_src comp="22" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="47"><net_src comp="24" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="72"><net_src comp="34" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="73"><net_src comp="34" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="74"><net_src comp="34" pin="1"/><net_sink comp="48" pin=4"/></net>

<net id="75"><net_src comp="34" pin="1"/><net_sink comp="48" pin=6"/></net>

<net id="76"><net_src comp="34" pin="1"/><net_sink comp="48" pin=8"/></net>

<net id="77"><net_src comp="34" pin="1"/><net_sink comp="48" pin=10"/></net>

<net id="78"><net_src comp="34" pin="1"/><net_sink comp="48" pin=12"/></net>

<net id="79"><net_src comp="34" pin="1"/><net_sink comp="48" pin=14"/></net>

<net id="80"><net_src comp="34" pin="1"/><net_sink comp="48" pin=16"/></net>

<net id="81"><net_src comp="34" pin="1"/><net_sink comp="48" pin=18"/></net>

<net id="82"><net_src comp="34" pin="1"/><net_sink comp="48" pin=20"/></net>

<net id="83"><net_src comp="48" pin="22"/><net_sink comp="34" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="34" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="84" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="28" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="28" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="28" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="28" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="28" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="28" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: convert_edge : in_r | {1 }
  - Chain level:
	State 1
		StgValue_6 : 1
		StgValue_8 : 1
		StgValue_10 : 1
		StgValue_12 : 1
		StgValue_14 : 1
		StgValue_16 : 1
		StgValue_18 : 1
		StgValue_20 : 1
		StgValue_22 : 1
		StgValue_24 : 1
		StgValue_26 : 1
	State 2
	State 3
		StgValue_30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      tmp_fu_96     |    0    |    9    |
|          |    tmp_s_fu_102    |    0    |    9    |
|          |   tmp_205_fu_108   |    0    |    9    |
|          |   tmp_206_fu_114   |    0    |    9    |
|          |   tmp_207_fu_120   |    0    |    9    |
|   icmp   |   tmp_208_fu_126   |    0    |    9    |
|          |   tmp_209_fu_132   |    0    |    9    |
|          |   tmp_210_fu_138   |    0    |    9    |
|          |   tmp_211_fu_144   |    0    |    9    |
|          |   tmp_212_fu_150   |    0    |    9    |
|          |   tmp_213_fu_156   |    0    |    9    |
|----------|--------------------|---------|---------|
|   read   | in_read_read_fu_28 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    99   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|merge_reg_84|    4   |
| p_0_reg_34 |    4   |
+------------+--------+
|    Total   |    8   |
+------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| p_0_reg_34 |  p0  |  12  |   4  |   48   ||    27   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   48   ||  2.1002 ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   99   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   27   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |    8   |   126  |
+-----------+--------+--------+--------+
