$date
	Thu Mar 09 12:29:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 8 ! sum [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 8 & sum [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20000
b11111111 !
b11111111 &
b11111111 "
b11111111 $
#40000
b11111110 !
b11111110 &
b11111111 #
b11111111 %
#60000
b11111111 !
b11111111 &
b0 #
b0 %
#100000
b10000000 !
b10000000 &
b10000000 "
b10000000 $
#120000
b10000001 !
b10000001 &
b1 #
b1 %
#160000
b0 !
b0 &
b10000000 #
b10000000 %
#200000
