
Major Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000800  08005f3c  08005f3c  00015f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800673c  0800673c  00020154  2**0
                  CONTENTS
  4 .ARM          00000000  0800673c  0800673c  00020154  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800673c  0800673c  00020154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800673c  0800673c  0001673c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006740  08006740  00016740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000154  20000000  08006744  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020154  2**0
                  CONTENTS
 10 .bss          000008a8  20000154  20000154  00020154  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200009fc  200009fc  00020154  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
 14 .debug_info   00010dd9  00000000  00000000  000201c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000318c  00000000  00000000  00030fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f40  00000000  00000000  00034130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000b97  00000000  00000000  00035070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003da55  00000000  00000000  00035c07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001647f  00000000  00000000  0007365c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e7c0c  00000000  00000000  00089adb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004758  00000000  00000000  001716e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000081  00000000  00000000  00175e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000154 	.word	0x20000154
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005f24 	.word	0x08005f24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000158 	.word	0x20000158
 80001cc:	08005f24 	.word	0x08005f24

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <set_leds>:
#define INCORRECT 0b01010101

// Function set LEDs pattern by binary number
// input: binary led mask pattern
void set_leds(uint8_t led_mask_pattern)
{
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	71fb      	strb	r3, [r7, #7]
	uint8_t *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 800027a:	4b05      	ldr	r3, [pc, #20]	; (8000290 <set_leds+0x20>)
 800027c:	60fb      	str	r3, [r7, #12]

	if (led_mask_pattern <= 255 && led_mask_pattern >= 0)
	{
		*led_register = led_mask_pattern;
 800027e:	68fb      	ldr	r3, [r7, #12]
 8000280:	79fa      	ldrb	r2, [r7, #7]
 8000282:	701a      	strb	r2, [r3, #0]
	}
}
 8000284:	bf00      	nop
 8000286:	3714      	adds	r7, #20
 8000288:	46bd      	mov	sp, r7
 800028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028e:	4770      	bx	lr
 8000290:	48001015 	.word	0x48001015

08000294 <correct_leds>:

void correct_leds() {
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
    // Turn on LEDs
    set_leds(CORRECT);
 8000298:	20ff      	movs	r0, #255	; 0xff
 800029a:	f7ff ffe9 	bl	8000270 <set_leds>

    // Delay for 1 second (adjust delay according to system clock)
    delay(1000);
 800029e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002a2:	f000 ffef 	bl	8001284 <delay>

    // Turn off LEDs
    set_leds(0);
 80002a6:	2000      	movs	r0, #0
 80002a8:	f7ff ffe2 	bl	8000270 <set_leds>
}
 80002ac:	bf00      	nop
 80002ae:	bd80      	pop	{r7, pc}

080002b0 <incorrect_leds>:

void incorrect_leds() {
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
    // Turn on LEDs
    set_leds(INCORRECT);
 80002b4:	2055      	movs	r0, #85	; 0x55
 80002b6:	f7ff ffdb 	bl	8000270 <set_leds>

    // Delay for 1 second (adjust delay according to system clock)
    delay(1000);
 80002ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002be:	f000 ffe1 	bl	8001284 <delay>

    // Turn off LEDs
    set_leds(0);
 80002c2:	2000      	movs	r0, #0
 80002c4:	f7ff ffd4 	bl	8000270 <set_leds>
}
 80002c8:	bf00      	nop
 80002ca:	bd80      	pop	{r7, pc}

080002cc <end_leds>:

void end_leds(){
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	 // Turn on LEDs
	set_leds(CORRECT);
 80002d0:	20ff      	movs	r0, #255	; 0xff
 80002d2:	f7ff ffcd 	bl	8000270 <set_leds>

	// Delay for 5 second (adjust delay according to system clock)
	delay(2000);
 80002d6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80002da:	f000 ffd3 	bl	8001284 <delay>

	// Turn off LEDs
	 set_leds(0);
 80002de:	2000      	movs	r0, #0
 80002e0:	f7ff ffc6 	bl	8000270 <set_leds>
}
 80002e4:	bf00      	nop
 80002e6:	bd80      	pop	{r7, pc}

080002e8 <get_gyro_values>:
#include <stdio.h>

#include "BSP/stm32f3_discovery.h"
#include "BSP/stm32f3_discovery_gyroscope.h"

float get_gyro_values(void){
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
	float gyro_values[3];

	BSP_GYRO_GetXYZ(&gyro_values[0]);
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	4618      	mov	r0, r3
 80002f2:	f003 ff03 	bl	80040fc <BSP_GYRO_GetXYZ>

	return gyro_values[1]/20000;
 80002f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80002fa:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000310 <get_gyro_values+0x28>
 80002fe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000302:	eef0 7a66 	vmov.f32	s15, s13
}
 8000306:	eeb0 0a67 	vmov.f32	s0, s15
 800030a:	3710      	adds	r7, #16
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	469c4000 	.word	0x469c4000

08000314 <randomWord>:
#include "stm32f303xc.h"
#include "timers.h"

#define NUM_WORDS 100 // Total number of words in the array

char* randomWord() {
 8000314:	b580      	push	{r7, lr}
 8000316:	b0ec      	sub	sp, #432	; 0x1b0
 8000318:	af00      	add	r7, sp, #0
    static char* words[NUM_WORDS]; // Static array to store words
    static int usedIndices[NUM_WORDS] = {0}; // Static array to track used indices
    static int wordsCount = 0; // Count of words added to the array

    // Check if all words have been used, reset if needed
    if (wordsCount == NUM_WORDS) {
 800031a:	4b29      	ldr	r3, [pc, #164]	; (80003c0 <randomWord+0xac>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	2b64      	cmp	r3, #100	; 0x64
 8000320:	d108      	bne.n	8000334 <randomWord+0x20>
        wordsCount = 0;
 8000322:	4b27      	ldr	r3, [pc, #156]	; (80003c0 <randomWord+0xac>)
 8000324:	2200      	movs	r2, #0
 8000326:	601a      	str	r2, [r3, #0]
        memset(usedIndices, 0, sizeof(usedIndices));
 8000328:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800032c:	2100      	movs	r1, #0
 800032e:	4825      	ldr	r0, [pc, #148]	; (80003c4 <randomWord+0xb0>)
 8000330:	f004 fd95 	bl	8004e5e <memset>
    }

	char *allWords[] = {
 8000334:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8000338:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800033c:	4a22      	ldr	r2, [pc, #136]	; (80003c8 <randomWord+0xb4>)
 800033e:	4618      	mov	r0, r3
 8000340:	4611      	mov	r1, r2
 8000342:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8000346:	461a      	mov	r2, r3
 8000348:	f004 fe0d 	bl	8004f66 <memcpy>
	        "Drinking", "Typing", "Eating", "Having a snowball fight", "Playing the guitar",
	        "Surfing", "Yawning", "Playing golf", "Praying", "Brushing teeth",
	        "Showering", "Meditating", "Singing"
	};

    int numWords = sizeof(allWords) / sizeof(allWords[0]); // Calculate the number of words in the array
 800034c:	2369      	movs	r3, #105	; 0x69
 800034e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac

    int randomIndex;
    do {
        randomIndex = rand() % numWords; // Generate a random index within the bounds of the array
 8000352:	f004 fc21 	bl	8004b98 <rand>
 8000356:	4603      	mov	r3, r0
 8000358:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 800035c:	fb93 f2f2 	sdiv	r2, r3, r2
 8000360:	f8d7 11ac 	ldr.w	r1, [r7, #428]	; 0x1ac
 8000364:	fb01 f202 	mul.w	r2, r1, r2
 8000368:	1a9b      	subs	r3, r3, r2
 800036a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
    } while (usedIndices[randomIndex]); // Check if the word at this index has been used
 800036e:	4a15      	ldr	r2, [pc, #84]	; (80003c4 <randomWord+0xb0>)
 8000370:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000378:	2b00      	cmp	r3, #0
 800037a:	d1ea      	bne.n	8000352 <randomWord+0x3e>

    usedIndices[randomIndex] = 1; // Mark this index as used
 800037c:	4a11      	ldr	r2, [pc, #68]	; (80003c4 <randomWord+0xb0>)
 800037e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000382:	2101      	movs	r1, #1
 8000384:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    words[wordsCount++] = allWords[randomIndex]; // Add the word to the array
 8000388:	4b0d      	ldr	r3, [pc, #52]	; (80003c0 <randomWord+0xac>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	1c5a      	adds	r2, r3, #1
 800038e:	490c      	ldr	r1, [pc, #48]	; (80003c0 <randomWord+0xac>)
 8000390:	600a      	str	r2, [r1, #0]
 8000392:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 8000396:	f5a2 72d6 	sub.w	r2, r2, #428	; 0x1ac
 800039a:	f8d7 11a8 	ldr.w	r1, [r7, #424]	; 0x1a8
 800039e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80003a2:	490a      	ldr	r1, [pc, #40]	; (80003cc <randomWord+0xb8>)
 80003a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    return words[wordsCount - 1]; // Return the last added word
 80003a8:	4b05      	ldr	r3, [pc, #20]	; (80003c0 <randomWord+0xac>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	3b01      	subs	r3, #1
 80003ae:	4a07      	ldr	r2, [pc, #28]	; (80003cc <randomWord+0xb8>)
 80003b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80003b4:	4618      	mov	r0, r3
 80003b6:	f507 77d8 	add.w	r7, r7, #432	; 0x1b0
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	20000174 	.word	0x20000174
 80003c4:	20000178 	.word	0x20000178
 80003c8:	08006340 	.word	0x08006340
 80003cc:	20000308 	.word	0x20000308

080003d0 <set_timesUp>:

uint8_t timesUp = 0;

void set_timesUp(){
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
    if (timesUp == 0) {
 80003d4:	4b07      	ldr	r3, [pc, #28]	; (80003f4 <set_timesUp+0x24>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d103      	bne.n	80003e4 <set_timesUp+0x14>
        timesUp = 1;
 80003dc:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <set_timesUp+0x24>)
 80003de:	2201      	movs	r2, #1
 80003e0:	701a      	strb	r2, [r3, #0]
    }
    else {
        timesUp = 0;
    }
}
 80003e2:	e002      	b.n	80003ea <set_timesUp+0x1a>
        timesUp = 0;
 80003e4:	4b03      	ldr	r3, [pc, #12]	; (80003f4 <set_timesUp+0x24>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	701a      	strb	r2, [r3, #0]
}
 80003ea:	bf00      	nop
 80003ec:	46bd      	mov	sp, r7
 80003ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f2:	4770      	bx	lr
 80003f4:	20000170 	.word	0x20000170

080003f8 <headsUp>:

void headsUp(uint8_t *P1score, uint8_t *P2score){
 80003f8:	b5b0      	push	{r4, r5, r7, lr}
 80003fa:	b09a      	sub	sp, #104	; 0x68
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
 8000400:	6039      	str	r1, [r7, #0]

	uint8_t string_to_send[64] = "This is a string !\r\n";
 8000402:	4b7b      	ldr	r3, [pc, #492]	; (80005f0 <headsUp+0x1f8>)
 8000404:	f107 041c 	add.w	r4, r7, #28
 8000408:	461d      	mov	r5, r3
 800040a:	6828      	ldr	r0, [r5, #0]
 800040c:	6869      	ldr	r1, [r5, #4]
 800040e:	68aa      	ldr	r2, [r5, #8]
 8000410:	68eb      	ldr	r3, [r5, #12]
 8000412:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000414:	6928      	ldr	r0, [r5, #16]
 8000416:	6020      	str	r0, [r4, #0]
 8000418:	7d2b      	ldrb	r3, [r5, #20]
 800041a:	7123      	strb	r3, [r4, #4]
 800041c:	f107 0331 	add.w	r3, r7, #49	; 0x31
 8000420:	222b      	movs	r2, #43	; 0x2b
 8000422:	2100      	movs	r1, #0
 8000424:	4618      	mov	r0, r3
 8000426:	f004 fd1a 	bl	8004e5e <memset>

	for (int i = 1; i <= 2; i++) {
 800042a:	2301      	movs	r3, #1
 800042c:	667b      	str	r3, [r7, #100]	; 0x64
 800042e:	e0d6      	b.n	80005de <headsUp+0x1e6>
		uint8_t Pscore = 0;
 8000430:	2300      	movs	r3, #0
 8000432:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

		sprintf(string_to_send, "Player %d your timer starts now!\r\n", i);
 8000436:	f107 031c 	add.w	r3, r7, #28
 800043a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800043c:	496d      	ldr	r1, [pc, #436]	; (80005f4 <headsUp+0x1fc>)
 800043e:	4618      	mov	r0, r3
 8000440:	f004 fcaa 	bl	8004d98 <siprintf>
		SerialOutputString(string_to_send, &USART1_PORT);
 8000444:	f107 031c 	add.w	r3, r7, #28
 8000448:	496b      	ldr	r1, [pc, #428]	; (80005f8 <headsUp+0x200>)
 800044a:	4618      	mov	r0, r3
 800044c:	f000 fc09 	bl	8000c62 <SerialOutputString>
		game_timer(30000, &set_timesUp);
 8000450:	496a      	ldr	r1, [pc, #424]	; (80005fc <headsUp+0x204>)
 8000452:	f247 5030 	movw	r0, #30000	; 0x7530
 8000456:	f000 feb3 	bl	80011c0 <game_timer>

		while (timesUp == 0) {
 800045a:	e06f      	b.n	800053c <headsUp+0x144>
			uint8_t outcome = 0;
 800045c:	2300      	movs	r3, #0
 800045e:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62

			uint8_t guessWord[20];
			char* random = randomWord();
 8000462:	f7ff ff57 	bl	8000314 <randomWord>
 8000466:	65f8      	str	r0, [r7, #92]	; 0x5c
			strcpy((char*)guessWord, random);
 8000468:	f107 0308 	add.w	r3, r7, #8
 800046c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800046e:	4618      	mov	r0, r3
 8000470:	f004 fd71 	bl	8004f56 <strcpy>
			sprintf(string_to_send, "%s\r\n", (char*)guessWord);
 8000474:	f107 0208 	add.w	r2, r7, #8
 8000478:	f107 031c 	add.w	r3, r7, #28
 800047c:	4960      	ldr	r1, [pc, #384]	; (8000600 <headsUp+0x208>)
 800047e:	4618      	mov	r0, r3
 8000480:	f004 fc8a 	bl	8004d98 <siprintf>
			SerialOutputString(string_to_send, &USART1_PORT);
 8000484:	f107 031c 	add.w	r3, r7, #28
 8000488:	495b      	ldr	r1, [pc, #364]	; (80005f8 <headsUp+0x200>)
 800048a:	4618      	mov	r0, r3
 800048c:	f000 fbe9 	bl	8000c62 <SerialOutputString>

			while (!outcome){
 8000490:	e026      	b.n	80004e0 <headsUp+0xe8>
				if (get_gyro_values() >= 25){
 8000492:	f7ff ff29 	bl	80002e8 <get_gyro_values>
 8000496:	eef0 7a40 	vmov.f32	s15, s0
 800049a:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800049e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80004a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004a6:	db02      	blt.n	80004ae <headsUp+0xb6>
					outcome = 1;
 80004a8:	2301      	movs	r3, #1
 80004aa:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
				}
				if (get_gyro_values() <= -25){
 80004ae:	f7ff ff1b 	bl	80002e8 <get_gyro_values>
 80004b2:	eef0 7a40 	vmov.f32	s15, s0
 80004b6:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 80004ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80004be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004c2:	d802      	bhi.n	80004ca <headsUp+0xd2>
					outcome = 2;
 80004c4:	2302      	movs	r3, #2
 80004c6:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
				}
				if (timesUp){
 80004ca:	4b4e      	ldr	r3, [pc, #312]	; (8000604 <headsUp+0x20c>)
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d003      	beq.n	80004da <headsUp+0xe2>
					outcome = 0;
 80004d2:	2300      	movs	r3, #0
 80004d4:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
					break;
 80004d8:	e006      	b.n	80004e8 <headsUp+0xf0>
				}
				delay(100);
 80004da:	2064      	movs	r0, #100	; 0x64
 80004dc:	f000 fed2 	bl	8001284 <delay>
			while (!outcome){
 80004e0:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d0d4      	beq.n	8000492 <headsUp+0x9a>
			}

			if (outcome == 1){
 80004e8:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d113      	bne.n	8000518 <headsUp+0x120>
				Pscore++;
 80004f0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80004f4:	3301      	adds	r3, #1
 80004f6:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
				sprintf(string_to_send, "Correct!\r\n");
 80004fa:	f107 031c 	add.w	r3, r7, #28
 80004fe:	4942      	ldr	r1, [pc, #264]	; (8000608 <headsUp+0x210>)
 8000500:	4618      	mov	r0, r3
 8000502:	f004 fc49 	bl	8004d98 <siprintf>
				SerialOutputString(string_to_send, &USART1_PORT);
 8000506:	f107 031c 	add.w	r3, r7, #28
 800050a:	493b      	ldr	r1, [pc, #236]	; (80005f8 <headsUp+0x200>)
 800050c:	4618      	mov	r0, r3
 800050e:	f000 fba8 	bl	8000c62 <SerialOutputString>
				correct_leds();
 8000512:	f7ff febf 	bl	8000294 <correct_leds>
 8000516:	e011      	b.n	800053c <headsUp+0x144>
			}
			else if (outcome == 2){
 8000518:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 800051c:	2b02      	cmp	r3, #2
 800051e:	d112      	bne.n	8000546 <headsUp+0x14e>
				sprintf(string_to_send, "Pass!\r\n");
 8000520:	f107 031c 	add.w	r3, r7, #28
 8000524:	4939      	ldr	r1, [pc, #228]	; (800060c <headsUp+0x214>)
 8000526:	4618      	mov	r0, r3
 8000528:	f004 fc36 	bl	8004d98 <siprintf>
				SerialOutputString(string_to_send, &USART1_PORT);
 800052c:	f107 031c 	add.w	r3, r7, #28
 8000530:	4931      	ldr	r1, [pc, #196]	; (80005f8 <headsUp+0x200>)
 8000532:	4618      	mov	r0, r3
 8000534:	f000 fb95 	bl	8000c62 <SerialOutputString>
				incorrect_leds();
 8000538:	f7ff feba 	bl	80002b0 <incorrect_leds>
		while (timesUp == 0) {
 800053c:	4b31      	ldr	r3, [pc, #196]	; (8000604 <headsUp+0x20c>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d08b      	beq.n	800045c <headsUp+0x64>
 8000544:	e000      	b.n	8000548 <headsUp+0x150>
			}
			else{
				break;
 8000546:	bf00      	nop
			}
		}
		sprintf(string_to_send, "Time's Up! Player %d's score is %d!\r\n", i, Pscore);
 8000548:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800054c:	f107 001c 	add.w	r0, r7, #28
 8000550:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000552:	492f      	ldr	r1, [pc, #188]	; (8000610 <headsUp+0x218>)
 8000554:	f004 fc20 	bl	8004d98 <siprintf>
		SerialOutputString(string_to_send, &USART1_PORT);
 8000558:	f107 031c 	add.w	r3, r7, #28
 800055c:	4926      	ldr	r1, [pc, #152]	; (80005f8 <headsUp+0x200>)
 800055e:	4618      	mov	r0, r3
 8000560:	f000 fb7f 	bl	8000c62 <SerialOutputString>
		end_leds();
 8000564:	f7ff feb2 	bl	80002cc <end_leds>
		if (i == 1){
 8000568:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800056a:	2b01      	cmp	r3, #1
 800056c:	d11a      	bne.n	80005a4 <headsUp+0x1ac>
			*P1score = Pscore;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 8000574:	701a      	strb	r2, [r3, #0]
			sprintf(string_to_send, "Press to continue\r\n");
 8000576:	f107 031c 	add.w	r3, r7, #28
 800057a:	4926      	ldr	r1, [pc, #152]	; (8000614 <headsUp+0x21c>)
 800057c:	4618      	mov	r0, r3
 800057e:	f004 fc0b 	bl	8004d98 <siprintf>
			SerialOutputString(string_to_send, &USART1_PORT);
 8000582:	f107 031c 	add.w	r3, r7, #28
 8000586:	491c      	ldr	r1, [pc, #112]	; (80005f8 <headsUp+0x200>)
 8000588:	4618      	mov	r0, r3
 800058a:	f000 fb6a 	bl	8000c62 <SerialOutputString>
			while ((GPIOA->IDR & 0x01) == 0) {}
 800058e:	bf00      	nop
 8000590:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000594:	691b      	ldr	r3, [r3, #16]
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	2b00      	cmp	r3, #0
 800059c:	d0f8      	beq.n	8000590 <headsUp+0x198>
			set_timesUp();
 800059e:	f7ff ff17 	bl	80003d0 <set_timesUp>
 80005a2:	e019      	b.n	80005d8 <headsUp+0x1e0>
		}
		else {
			*P2score = Pscore;
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 80005aa:	701a      	strb	r2, [r3, #0]
			sprintf(string_to_send, "Press to continue\r\n");
 80005ac:	f107 031c 	add.w	r3, r7, #28
 80005b0:	4918      	ldr	r1, [pc, #96]	; (8000614 <headsUp+0x21c>)
 80005b2:	4618      	mov	r0, r3
 80005b4:	f004 fbf0 	bl	8004d98 <siprintf>
			SerialOutputString(string_to_send, &USART1_PORT);
 80005b8:	f107 031c 	add.w	r3, r7, #28
 80005bc:	490e      	ldr	r1, [pc, #56]	; (80005f8 <headsUp+0x200>)
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 fb4f 	bl	8000c62 <SerialOutputString>
			while ((GPIOA->IDR & 0x01) == 0) {}
 80005c4:	bf00      	nop
 80005c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005ca:	691b      	ldr	r3, [r3, #16]
 80005cc:	f003 0301 	and.w	r3, r3, #1
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d0f8      	beq.n	80005c6 <headsUp+0x1ce>
			set_timesUp();
 80005d4:	f7ff fefc 	bl	80003d0 <set_timesUp>
	for (int i = 1; i <= 2; i++) {
 80005d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80005da:	3301      	adds	r3, #1
 80005dc:	667b      	str	r3, [r7, #100]	; 0x64
 80005de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	f77f af25 	ble.w	8000430 <headsUp+0x38>
		}
	}
}
 80005e6:	bf00      	nop
 80005e8:	bf00      	nop
 80005ea:	3768      	adds	r7, #104	; 0x68
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bdb0      	pop	{r4, r5, r7, pc}
 80005f0:	08006560 	.word	0x08006560
 80005f4:	080064e4 	.word	0x080064e4
 80005f8:	20000000 	.word	0x20000000
 80005fc:	080003d1 	.word	0x080003d1
 8000600:	08006508 	.word	0x08006508
 8000604:	20000170 	.word	0x20000170
 8000608:	08006510 	.word	0x08006510
 800060c:	0800651c 	.word	0x0800651c
 8000610:	08006524 	.word	0x08006524
 8000614:	0800654c 	.word	0x0800654c

08000618 <initialise_board>:
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);
static void MX_SPI1_Init(void);
static void MX_USB_PCD_Init(void);

void initialise_board() {
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061e:	f000 fe8d 	bl	800133c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000622:	f000 f839 	bl	8000698 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000626:	f000 f939 	bl	800089c <MX_GPIO_Init>
  MX_I2C1_Init();
 800062a:	f000 f897 	bl	800075c <MX_I2C1_Init>
  MX_SPI1_Init();
 800062e:	f000 f8d5 	bl	80007dc <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000632:	f000 f911 	bl	8000858 <MX_USB_PCD_Init>
  
  BSP_GYRO_Init();
 8000636:	f003 fcab 	bl	8003f90 <BSP_GYRO_Init>

  RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 800063a:	4b13      	ldr	r3, [pc, #76]	; (8000688 <initialise_board+0x70>)
 800063c:	695b      	ldr	r3, [r3, #20]
 800063e:	4a12      	ldr	r2, [pc, #72]	; (8000688 <initialise_board+0x70>)
 8000640:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000644:	6153      	str	r3, [r2, #20]

  RCC->APB1ENR |=  RCC_APB1ENR_TIM2EN;
 8000646:	4b10      	ldr	r3, [pc, #64]	; (8000688 <initialise_board+0x70>)
 8000648:	69db      	ldr	r3, [r3, #28]
 800064a:	4a0f      	ldr	r2, [pc, #60]	; (8000688 <initialise_board+0x70>)
 800064c:	f043 0301 	orr.w	r3, r3, #1
 8000650:	61d3      	str	r3, [r2, #28]
  RCC->APB1ENR |=  RCC_APB1ENR_TIM3EN;
 8000652:	4b0d      	ldr	r3, [pc, #52]	; (8000688 <initialise_board+0x70>)
 8000654:	69db      	ldr	r3, [r3, #28]
 8000656:	4a0c      	ldr	r2, [pc, #48]	; (8000688 <initialise_board+0x70>)
 8000658:	f043 0302 	orr.w	r3, r3, #2
 800065c:	61d3      	str	r3, [r2, #28]

  SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 800065e:	2200      	movs	r2, #0
 8000660:	490a      	ldr	r1, [pc, #40]	; (800068c <initialise_board+0x74>)
 8000662:	2004      	movs	r0, #4
 8000664:	f000 fa5e 	bl	8000b24 <SerialInitialise>
  SerialInitialise(BAUD_115200, &UART4_PORT, 0x00);
 8000668:	2200      	movs	r2, #0
 800066a:	4909      	ldr	r1, [pc, #36]	; (8000690 <initialise_board+0x78>)
 800066c:	2004      	movs	r0, #4
 800066e:	f000 fa59 	bl	8000b24 <SerialInitialise>

  uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 8000672:	4b08      	ldr	r3, [pc, #32]	; (8000694 <initialise_board+0x7c>)
 8000674:	607b      	str	r3, [r7, #4]
  *led_output_registers = 0x5555;
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	f245 5255 	movw	r2, #21845	; 0x5555
 800067c:	801a      	strh	r2, [r3, #0]
}
 800067e:	bf00      	nop
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	40021000 	.word	0x40021000
 800068c:	20000000 	.word	0x20000000
 8000690:	20000040 	.word	0x20000040
 8000694:	48001002 	.word	0x48001002

08000698 <SystemClock_Config>:

// System Clock Configuration
void SystemClock_Config(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b09e      	sub	sp, #120	; 0x78
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80006a2:	2228      	movs	r2, #40	; 0x28
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f004 fbd9 	bl	8004e5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
 80006b4:	605a      	str	r2, [r3, #4]
 80006b6:	609a      	str	r2, [r3, #8]
 80006b8:	60da      	str	r2, [r3, #12]
 80006ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006bc:	463b      	mov	r3, r7
 80006be:	223c      	movs	r2, #60	; 0x3c
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f004 fbcb 	bl	8004e5e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80006c8:	2303      	movs	r3, #3
 80006ca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006cc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006d0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d6:	2301      	movs	r3, #1
 80006d8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006da:	2310      	movs	r3, #16
 80006dc:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006de:	2302      	movs	r3, #2
 80006e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006e6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80006e8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80006ec:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 fbd4 	bl	8001ea0 <HAL_RCC_OscConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80006fe:	f000 f94b 	bl	8000998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	230f      	movs	r3, #15
 8000704:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	2302      	movs	r3, #2
 8000708:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800070e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000712:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000718:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800071c:	2101      	movs	r1, #1
 800071e:	4618      	mov	r0, r3
 8000720:	f002 fbfc 	bl	8002f1c <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800072a:	f000 f935 	bl	8000998 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 800072e:	4b0a      	ldr	r3, [pc, #40]	; (8000758 <SystemClock_Config+0xc0>)
 8000730:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000736:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800073a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800073c:	463b      	mov	r3, r7
 800073e:	4618      	mov	r0, r3
 8000740:	f002 fdd2 	bl	80032e8 <HAL_RCCEx_PeriphCLKConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800074a:	f000 f925 	bl	8000998 <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	3778      	adds	r7, #120	; 0x78
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	00020020 	.word	0x00020020

0800075c <MX_I2C1_Init>:

// I2C1 Initialization Function
static void MX_I2C1_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8000760:	4b1b      	ldr	r3, [pc, #108]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000762:	4a1c      	ldr	r2, [pc, #112]	; (80007d4 <MX_I2C1_Init+0x78>)
 8000764:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000766:	4b1a      	ldr	r3, [pc, #104]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000768:	4a1b      	ldr	r2, [pc, #108]	; (80007d8 <MX_I2C1_Init+0x7c>)
 800076a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800076c:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <MX_I2C1_Init+0x74>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000772:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000774:	2201      	movs	r2, #1
 8000776:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000778:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <MX_I2C1_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800077e:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800078a:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <MX_I2C1_Init+0x74>)
 800078c:	2200      	movs	r2, #0
 800078e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000790:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000792:	2200      	movs	r2, #0
 8000794:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000796:	480e      	ldr	r0, [pc, #56]	; (80007d0 <MX_I2C1_Init+0x74>)
 8000798:	f001 f98a 	bl	8001ab0 <HAL_I2C_Init>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007a2:	f000 f8f9 	bl	8000998 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007a6:	2100      	movs	r1, #0
 80007a8:	4809      	ldr	r0, [pc, #36]	; (80007d0 <MX_I2C1_Init+0x74>)
 80007aa:	f001 fa10 	bl	8001bce <HAL_I2CEx_ConfigAnalogFilter>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80007b4:	f000 f8f0 	bl	8000998 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007b8:	2100      	movs	r1, #0
 80007ba:	4805      	ldr	r0, [pc, #20]	; (80007d0 <MX_I2C1_Init+0x74>)
 80007bc:	f001 fa52 	bl	8001c64 <HAL_I2CEx_ConfigDigitalFilter>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007c6:	f000 f8e7 	bl	8000998 <Error_Handler>
  }
}
 80007ca:	bf00      	nop
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	20000498 	.word	0x20000498
 80007d4:	40005400 	.word	0x40005400
 80007d8:	2000090e 	.word	0x2000090e

080007dc <MX_SPI1_Init>:

// SPI1 Initialization Function
static void MX_SPI1_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007e0:	4b1b      	ldr	r3, [pc, #108]	; (8000850 <MX_SPI1_Init+0x74>)
 80007e2:	4a1c      	ldr	r2, [pc, #112]	; (8000854 <MX_SPI1_Init+0x78>)
 80007e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007e6:	4b1a      	ldr	r3, [pc, #104]	; (8000850 <MX_SPI1_Init+0x74>)
 80007e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ee:	4b18      	ldr	r3, [pc, #96]	; (8000850 <MX_SPI1_Init+0x74>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80007f4:	4b16      	ldr	r3, [pc, #88]	; (8000850 <MX_SPI1_Init+0x74>)
 80007f6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80007fa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007fc:	4b14      	ldr	r3, [pc, #80]	; (8000850 <MX_SPI1_Init+0x74>)
 80007fe:	2200      	movs	r2, #0
 8000800:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000802:	4b13      	ldr	r3, [pc, #76]	; (8000850 <MX_SPI1_Init+0x74>)
 8000804:	2200      	movs	r2, #0
 8000806:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000808:	4b11      	ldr	r3, [pc, #68]	; (8000850 <MX_SPI1_Init+0x74>)
 800080a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800080e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000810:	4b0f      	ldr	r3, [pc, #60]	; (8000850 <MX_SPI1_Init+0x74>)
 8000812:	2208      	movs	r2, #8
 8000814:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_SPI1_Init+0x74>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <MX_SPI1_Init+0x74>)
 800081e:	2200      	movs	r2, #0
 8000820:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000822:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <MX_SPI1_Init+0x74>)
 8000824:	2200      	movs	r2, #0
 8000826:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000828:	4b09      	ldr	r3, [pc, #36]	; (8000850 <MX_SPI1_Init+0x74>)
 800082a:	2207      	movs	r2, #7
 800082c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800082e:	4b08      	ldr	r3, [pc, #32]	; (8000850 <MX_SPI1_Init+0x74>)
 8000830:	2200      	movs	r2, #0
 8000832:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <MX_SPI1_Init+0x74>)
 8000836:	2208      	movs	r2, #8
 8000838:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800083a:	4805      	ldr	r0, [pc, #20]	; (8000850 <MX_SPI1_Init+0x74>)
 800083c:	f002 ff04 	bl	8003648 <HAL_SPI_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000846:	f000 f8a7 	bl	8000998 <Error_Handler>
  }
}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	200004ec 	.word	0x200004ec
 8000854:	40013000 	.word	0x40013000

08000858 <MX_USB_PCD_Init>:

// USB Initialization Function
static void MX_USB_PCD_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  hpcd_USB_FS.Instance = USB;
 800085c:	4b0d      	ldr	r3, [pc, #52]	; (8000894 <MX_USB_PCD_Init+0x3c>)
 800085e:	4a0e      	ldr	r2, [pc, #56]	; (8000898 <MX_USB_PCD_Init+0x40>)
 8000860:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000862:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <MX_USB_PCD_Init+0x3c>)
 8000864:	2208      	movs	r2, #8
 8000866:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000868:	4b0a      	ldr	r3, [pc, #40]	; (8000894 <MX_USB_PCD_Init+0x3c>)
 800086a:	2202      	movs	r2, #2
 800086c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800086e:	4b09      	ldr	r3, [pc, #36]	; (8000894 <MX_USB_PCD_Init+0x3c>)
 8000870:	2202      	movs	r2, #2
 8000872:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000874:	4b07      	ldr	r3, [pc, #28]	; (8000894 <MX_USB_PCD_Init+0x3c>)
 8000876:	2200      	movs	r2, #0
 8000878:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800087a:	4b06      	ldr	r3, [pc, #24]	; (8000894 <MX_USB_PCD_Init+0x3c>)
 800087c:	2200      	movs	r2, #0
 800087e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000880:	4804      	ldr	r0, [pc, #16]	; (8000894 <MX_USB_PCD_Init+0x3c>)
 8000882:	f001 fa3b 	bl	8001cfc <HAL_PCD_Init>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 800088c:	f000 f884 	bl	8000998 <Error_Handler>
  }
}
 8000890:	bf00      	nop
 8000892:	bd80      	pop	{r7, pc}
 8000894:	20000550 	.word	0x20000550
 8000898:	40005c00 	.word	0x40005c00

0800089c <MX_GPIO_Init>:

// GPIO Initialization Function
static void MX_GPIO_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b08a      	sub	sp, #40	; 0x28
 80008a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a2:	f107 0314 	add.w	r3, r7, #20
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
 80008ae:	60da      	str	r2, [r3, #12]
 80008b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008b2:	4b37      	ldr	r3, [pc, #220]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	4a36      	ldr	r2, [pc, #216]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008bc:	6153      	str	r3, [r2, #20]
 80008be:	4b34      	ldr	r3, [pc, #208]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008c0:	695b      	ldr	r3, [r3, #20]
 80008c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80008c6:	613b      	str	r3, [r7, #16]
 80008c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ca:	4b31      	ldr	r3, [pc, #196]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008cc:	695b      	ldr	r3, [r3, #20]
 80008ce:	4a30      	ldr	r2, [pc, #192]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80008d4:	6153      	str	r3, [r2, #20]
 80008d6:	4b2e      	ldr	r3, [pc, #184]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008d8:	695b      	ldr	r3, [r3, #20]
 80008da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008e2:	4b2b      	ldr	r3, [pc, #172]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008e4:	695b      	ldr	r3, [r3, #20]
 80008e6:	4a2a      	ldr	r2, [pc, #168]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008ec:	6153      	str	r3, [r2, #20]
 80008ee:	4b28      	ldr	r3, [pc, #160]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008f0:	695b      	ldr	r3, [r3, #20]
 80008f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	4b25      	ldr	r3, [pc, #148]	; (8000990 <MX_GPIO_Init+0xf4>)
 80008fc:	695b      	ldr	r3, [r3, #20]
 80008fe:	4a24      	ldr	r2, [pc, #144]	; (8000990 <MX_GPIO_Init+0xf4>)
 8000900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000904:	6153      	str	r3, [r2, #20]
 8000906:	4b22      	ldr	r3, [pc, #136]	; (8000990 <MX_GPIO_Init+0xf4>)
 8000908:	695b      	ldr	r3, [r3, #20]
 800090a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000912:	4b1f      	ldr	r3, [pc, #124]	; (8000990 <MX_GPIO_Init+0xf4>)
 8000914:	695b      	ldr	r3, [r3, #20]
 8000916:	4a1e      	ldr	r2, [pc, #120]	; (8000990 <MX_GPIO_Init+0xf4>)
 8000918:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800091c:	6153      	str	r3, [r2, #20]
 800091e:	4b1c      	ldr	r3, [pc, #112]	; (8000990 <MX_GPIO_Init+0xf4>)
 8000920:	695b      	ldr	r3, [r3, #20]
 8000922:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000926:	603b      	str	r3, [r7, #0]
 8000928:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800092a:	2200      	movs	r2, #0
 800092c:	f64f 7108 	movw	r1, #65288	; 0xff08
 8000930:	4818      	ldr	r0, [pc, #96]	; (8000994 <MX_GPIO_Init+0xf8>)
 8000932:	f001 f8a5 	bl	8001a80 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8000936:	2337      	movs	r3, #55	; 0x37
 8000938:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800093a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800093e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000944:	f107 0314 	add.w	r3, r7, #20
 8000948:	4619      	mov	r1, r3
 800094a:	4812      	ldr	r0, [pc, #72]	; (8000994 <MX_GPIO_Init+0xf8>)
 800094c:	f000 fe42 	bl	80015d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000950:	f64f 7308 	movw	r3, #65288	; 0xff08
 8000954:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000956:	2301      	movs	r3, #1
 8000958:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	480a      	ldr	r0, [pc, #40]	; (8000994 <MX_GPIO_Init+0xf8>)
 800096a:	f000 fe33 	bl	80015d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800096e:	2301      	movs	r3, #1
 8000970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000972:	2300      	movs	r3, #0
 8000974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800097a:	f107 0314 	add.w	r3, r7, #20
 800097e:	4619      	mov	r1, r3
 8000980:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000984:	f000 fe26 	bl	80015d4 <HAL_GPIO_Init>
}
 8000988:	bf00      	nop
 800098a:	3728      	adds	r7, #40	; 0x28
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40021000 	.word	0x40021000
 8000994:	48001000 	.word	0x48001000

08000998 <Error_Handler>:

// This function is executed in case of error occurrence.
void Error_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <Error_Handler+0x8>
	...

080009a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009a4:	b5b0      	push	{r4, r5, r7, lr}
 80009a6:	b094      	sub	sp, #80	; 0x50
 80009a8:	af00      	add	r7, sp, #0
	initialise_board();
 80009aa:	f7ff fe35 	bl	8000618 <initialise_board>

	uint8_t string_to_send[64] = "This is a string!\r\n";
 80009ae:	4b57      	ldr	r3, [pc, #348]	; (8000b0c <main+0x168>)
 80009b0:	f107 0408 	add.w	r4, r7, #8
 80009b4:	461d      	mov	r5, r3
 80009b6:	6828      	ldr	r0, [r5, #0]
 80009b8:	6869      	ldr	r1, [r5, #4]
 80009ba:	68aa      	ldr	r2, [r5, #8]
 80009bc:	68eb      	ldr	r3, [r5, #12]
 80009be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009c0:	6928      	ldr	r0, [r5, #16]
 80009c2:	6020      	str	r0, [r4, #0]
 80009c4:	f107 031c 	add.w	r3, r7, #28
 80009c8:	222c      	movs	r2, #44	; 0x2c
 80009ca:	2100      	movs	r1, #0
 80009cc:	4618      	mov	r0, r3
 80009ce:	f004 fa46 	bl	8004e5e <memset>

	uint8_t rounds = 1;
 80009d2:	2301      	movs	r3, #1
 80009d4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t winner;
	uint8_t multiplier;
	uint8_t P1leaderboard = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	uint8_t P2leaderboard = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

	while (rounds <= 3) {
 80009e4:	e063      	b.n	8000aae <main+0x10a>
		uint8_t P1score = 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	71fb      	strb	r3, [r7, #7]
		uint8_t P2score = 0;
 80009ea:	2300      	movs	r3, #0
 80009ec:	71bb      	strb	r3, [r7, #6]

		headsUp(&P1score, &P2score);
 80009ee:	1dba      	adds	r2, r7, #6
 80009f0:	1dfb      	adds	r3, r7, #7
 80009f2:	4611      	mov	r1, r2
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fcff 	bl	80003f8 <headsUp>

		// Winner determined
		if (P1score > P2score){
 80009fa:	79fa      	ldrb	r2, [r7, #7]
 80009fc:	79bb      	ldrb	r3, [r7, #6]
 80009fe:	429a      	cmp	r2, r3
 8000a00:	d903      	bls.n	8000a0a <main+0x66>
			// player 1 will play wavelength
			winner = 1;
 8000a02:	2301      	movs	r3, #1
 8000a04:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8000a08:	e006      	b.n	8000a18 <main+0x74>
		}
		else if (P2score > P1score){
 8000a0a:	79ba      	ldrb	r2, [r7, #6]
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d902      	bls.n	8000a18 <main+0x74>
			// player 2 will play wavelength
			winner = 2;
 8000a12:	2302      	movs	r3, #2
 8000a14:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e

		// Multiplier
		//uint8_t buffer[8];
		//SerialInputString(buffer, 8, &UART4_PORT, '\r');
		//multiplier = atoi(buffer);
		multiplier = 2;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

		// Wavelength multiplier
		if (winner == 1){
 8000a1e:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000a22:	2b01      	cmp	r3, #1
 8000a24:	d107      	bne.n	8000a36 <main+0x92>
			P1score = P1score * multiplier;
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8000a2c:	fb12 f303 	smulbb	r3, r2, r3
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	71fb      	strb	r3, [r7, #7]
 8000a34:	e00a      	b.n	8000a4c <main+0xa8>
		}
		else if (winner == 2){
 8000a36:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000a3a:	2b02      	cmp	r3, #2
 8000a3c:	d106      	bne.n	8000a4c <main+0xa8>
			P2score = P2score * multiplier;
 8000a3e:	79bb      	ldrb	r3, [r7, #6]
 8000a40:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8000a44:	fb12 f303 	smulbb	r3, r2, r3
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	71bb      	strb	r3, [r7, #6]
		}

		// Update leaderboard
		P1leaderboard = P1leaderboard + P1score;
 8000a4c:	79fa      	ldrb	r2, [r7, #7]
 8000a4e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000a52:	4413      	add	r3, r2
 8000a54:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
		P2leaderboard = P2leaderboard + P2score;
 8000a58:	79ba      	ldrb	r2, [r7, #6]
 8000a5a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000a5e:	4413      	add	r3, r2
 8000a60:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
		sprintf(string_to_send, "Player 1 your total score is %d!\r\n", P1leaderboard);
 8000a64:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8000a68:	f107 0308 	add.w	r3, r7, #8
 8000a6c:	4928      	ldr	r1, [pc, #160]	; (8000b10 <main+0x16c>)
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f004 f992 	bl	8004d98 <siprintf>
		SerialOutputString(string_to_send, &USART1_PORT);
 8000a74:	f107 0308 	add.w	r3, r7, #8
 8000a78:	4926      	ldr	r1, [pc, #152]	; (8000b14 <main+0x170>)
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 f8f1 	bl	8000c62 <SerialOutputString>
		sprintf(string_to_send, "Player 2 your total score is %d!\r\n", P2leaderboard);
 8000a80:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8000a84:	f107 0308 	add.w	r3, r7, #8
 8000a88:	4923      	ldr	r1, [pc, #140]	; (8000b18 <main+0x174>)
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f004 f984 	bl	8004d98 <siprintf>
		SerialOutputString(string_to_send, &USART1_PORT);
 8000a90:	f107 0308 	add.w	r3, r7, #8
 8000a94:	491f      	ldr	r1, [pc, #124]	; (8000b14 <main+0x170>)
 8000a96:	4618      	mov	r0, r3
 8000a98:	f000 f8e3 	bl	8000c62 <SerialOutputString>
		delay(1000);
 8000a9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000aa0:	f000 fbf0 	bl	8001284 <delay>

		rounds++;
 8000aa4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	while (rounds <= 3) {
 8000aae:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000ab2:	2b03      	cmp	r3, #3
 8000ab4:	d997      	bls.n	80009e6 <main+0x42>
	}

	// Final winner announced
	if (P1leaderboard > P2leaderboard){
 8000ab6:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8000aba:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	d90e      	bls.n	8000ae0 <main+0x13c>
		sprintf(string_to_send, "Player 1 Wins with a final score of %d!\r\n", P1leaderboard);
 8000ac2:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8000ac6:	f107 0308 	add.w	r3, r7, #8
 8000aca:	4914      	ldr	r1, [pc, #80]	; (8000b1c <main+0x178>)
 8000acc:	4618      	mov	r0, r3
 8000ace:	f004 f963 	bl	8004d98 <siprintf>
		SerialOutputString(string_to_send, &USART1_PORT);
 8000ad2:	f107 0308 	add.w	r3, r7, #8
 8000ad6:	490f      	ldr	r1, [pc, #60]	; (8000b14 <main+0x170>)
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f000 f8c2 	bl	8000c62 <SerialOutputString>
 8000ade:	e013      	b.n	8000b08 <main+0x164>
	}
	else if (P2leaderboard > P1leaderboard){
 8000ae0:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8000ae4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d90d      	bls.n	8000b08 <main+0x164>
		sprintf(string_to_send, "Player 2 Wins with a final score of %d!\r\n", P2leaderboard);
 8000aec:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8000af0:	f107 0308 	add.w	r3, r7, #8
 8000af4:	490a      	ldr	r1, [pc, #40]	; (8000b20 <main+0x17c>)
 8000af6:	4618      	mov	r0, r3
 8000af8:	f004 f94e 	bl	8004d98 <siprintf>
		SerialOutputString(string_to_send, &USART1_PORT);
 8000afc:	f107 0308 	add.w	r3, r7, #8
 8000b00:	4904      	ldr	r1, [pc, #16]	; (8000b14 <main+0x170>)
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 f8ad 	bl	8000c62 <SerialOutputString>
	}



	for(;;){};
 8000b08:	e7fe      	b.n	8000b08 <main+0x164>
 8000b0a:	bf00      	nop
 8000b0c:	08006618 	.word	0x08006618
 8000b10:	08006578 	.word	0x08006578
 8000b14:	20000000 	.word	0x20000000
 8000b18:	0800659c 	.word	0x0800659c
 8000b1c:	080065c0 	.word	0x080065c0
 8000b20:	080065ec 	.word	0x080065ec

08000b24 <SerialInitialise>:
		((uint8_t*)&(GPIOC->AFR[1])) + 1,
		0x55};

// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 8000b24:	b480      	push	{r7}
 8000b26:	b087      	sub	sp, #28
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	60f8      	str	r0, [r7, #12]
 8000b2c:	60b9      	str	r1, [r7, #8]
 8000b2e:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	63da      	str	r2, [r3, #60]	; 0x3c

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000b36:	4b3d      	ldr	r3, [pc, #244]	; (8000c2c <SerialInitialise+0x108>)
 8000b38:	69db      	ldr	r3, [r3, #28]
 8000b3a:	4a3c      	ldr	r2, [pc, #240]	; (8000c2c <SerialInitialise+0x108>)
 8000b3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b40:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000b42:	4b3a      	ldr	r3, [pc, #232]	; (8000c2c <SerialInitialise+0x108>)
 8000b44:	699b      	ldr	r3, [r3, #24]
 8000b46:	4a39      	ldr	r2, [pc, #228]	; (8000c2c <SerialInitialise+0x108>)
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	6a1b      	ldr	r3, [r3, #32]
 8000b52:	2b02      	cmp	r3, #2
 8000b54:	d106      	bne.n	8000b64 <SerialInitialise+0x40>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 8000b56:	4b35      	ldr	r3, [pc, #212]	; (8000c2c <SerialInitialise+0x108>)
 8000b58:	695b      	ldr	r3, [r3, #20]
 8000b5a:	4a34      	ldr	r2, [pc, #208]	; (8000c2c <SerialInitialise+0x108>)
 8000b5c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000b60:	6153      	str	r3, [r2, #20]
		break;
 8000b62:	e000      	b.n	8000b66 <SerialInitialise+0x42>
	default:
		break;
 8000b64:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) |= serial_port->SerialPinModeValue;
 8000b66:	68bb      	ldr	r3, [r7, #8]
 8000b68:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b74:	430a      	orrs	r2, r1
 8000b76:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) |= serial_port->SerialPinSpeedValue;
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	68bb      	ldr	r3, [r7, #8]
 8000b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b86:	430a      	orrs	r2, r1
 8000b88:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) |= serial_port->SerialPinAlternatePinValue;
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000b90:	b2d9      	uxtb	r1, r3
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	b2da      	uxtb	r2, r3
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	b2d2      	uxtb	r2, r2
 8000ba2:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	69d9      	ldr	r1, [r3, #28]
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	2b04      	cmp	r3, #4
 8000bc0:	d825      	bhi.n	8000c0e <SerialInitialise+0xea>
 8000bc2:	a201      	add	r2, pc, #4	; (adr r2, 8000bc8 <SerialInitialise+0xa4>)
 8000bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc8:	08000bdd 	.word	0x08000bdd
 8000bcc:	08000be7 	.word	0x08000be7
 8000bd0:	08000bf1 	.word	0x08000bf1
 8000bd4:	08000bfb 	.word	0x08000bfb
 8000bd8:	08000c05 	.word	0x08000c05
	case BAUD_9600:
		*baud_rate_config = 0x341 * 0x06; // 9600 at 8MHz
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	f241 3286 	movw	r2, #4998	; 0x1386
 8000be2:	801a      	strh	r2, [r3, #0]
		break;
 8000be4:	e013      	b.n	8000c0e <SerialInitialise+0xea>
	case BAUD_19200:
		*baud_rate_config = 0x1A1 * 0x06; // 19200 at 8MHz
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	f640 12c6 	movw	r2, #2502	; 0x9c6
 8000bec:	801a      	strh	r2, [r3, #0]
		break;
 8000bee:	e00e      	b.n	8000c0e <SerialInitialise+0xea>
	case BAUD_38400:
		*baud_rate_config = 0xD0 * 0x06;  // 38400 at 8MHz
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 8000bf6:	801a      	strh	r2, [r3, #0]
		break;
 8000bf8:	e009      	b.n	8000c0e <SerialInitialise+0xea>
	case BAUD_57600:
		*baud_rate_config = 0x8B * 0x06;  // 57600 at 8MHz
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	f240 3242 	movw	r2, #834	; 0x342
 8000c00:	801a      	strh	r2, [r3, #0]
		break;
 8000c02:	e004      	b.n	8000c0e <SerialInitialise+0xea>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8000c0a:	801a      	strh	r2, [r3, #0]
		break;
 8000c0c:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 8000c0e:	68bb      	ldr	r3, [r7, #8]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f042 020d 	orr.w	r2, r2, #13
 8000c1c:	601a      	str	r2, [r3, #0]
}
 8000c1e:	bf00      	nop
 8000c20:	371c      	adds	r7, #28
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	40021000 	.word	0x40021000

08000c30 <SerialOutputChar>:


void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	6039      	str	r1, [r7, #0]
 8000c3a:	71fb      	strb	r3, [r7, #7]
	while((*(serial_port->StatusRegister) & USART_ISR_TXE) == 0){
 8000c3c:	bf00      	nop
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	68db      	ldr	r3, [r3, #12]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d0f8      	beq.n	8000c3e <SerialOutputChar+0xe>
	}

	*(serial_port->DataOutputRegister) = data;
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	691b      	ldr	r3, [r3, #16]
 8000c50:	79fa      	ldrb	r2, [r7, #7]
 8000c52:	b292      	uxth	r2, r2
 8000c54:	801a      	strh	r2, [r3, #0]
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr

08000c62 <SerialOutputString>:



void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b084      	sub	sp, #16
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
 8000c6a:	6039      	str	r1, [r7, #0]

	uint32_t counter = 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 8000c70:	e00b      	b.n	8000c8a <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	6839      	ldr	r1, [r7, #0]
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff ffd9 	bl	8000c30 <SerialOutputChar>
		counter++;
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	3301      	adds	r3, #1
 8000c82:	60fb      	str	r3, [r7, #12]
		pt++;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	3301      	adds	r3, #1
 8000c88:	607b      	str	r3, [r7, #4]
	while(*pt) {
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d1ef      	bne.n	8000c72 <SerialOutputString+0x10>
	}

	if (serial_port->completion_function != 0x00)
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d003      	beq.n	8000ca2 <SerialOutputString+0x40>
		serial_port->completion_function(counter);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c9e:	68f8      	ldr	r0, [r7, #12]
 8000ca0:	4798      	blx	r3
}
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
	...

08000cac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb2:	4b0f      	ldr	r3, [pc, #60]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	4a0e      	ldr	r2, [pc, #56]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6193      	str	r3, [r2, #24]
 8000cbe:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cca:	4b09      	ldr	r3, [pc, #36]	; (8000cf0 <HAL_MspInit+0x44>)
 8000ccc:	69db      	ldr	r3, [r3, #28]
 8000cce:	4a08      	ldr	r2, [pc, #32]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cd4:	61d3      	str	r3, [r2, #28]
 8000cd6:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cd8:	69db      	ldr	r3, [r3, #28]
 8000cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cde:	603b      	str	r3, [r7, #0]
 8000ce0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ce2:	2007      	movs	r0, #7
 8000ce4:	f000 fc42 	bl	800156c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ce8:	bf00      	nop
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40021000 	.word	0x40021000

08000cf4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	; 0x28
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]
 8000d0a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a17      	ldr	r2, [pc, #92]	; (8000d70 <HAL_I2C_MspInit+0x7c>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d127      	bne.n	8000d66 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d16:	4b17      	ldr	r3, [pc, #92]	; (8000d74 <HAL_I2C_MspInit+0x80>)
 8000d18:	695b      	ldr	r3, [r3, #20]
 8000d1a:	4a16      	ldr	r2, [pc, #88]	; (8000d74 <HAL_I2C_MspInit+0x80>)
 8000d1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d20:	6153      	str	r3, [r2, #20]
 8000d22:	4b14      	ldr	r3, [pc, #80]	; (8000d74 <HAL_I2C_MspInit+0x80>)
 8000d24:	695b      	ldr	r3, [r3, #20]
 8000d26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d2a:	613b      	str	r3, [r7, #16]
 8000d2c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000d2e:	23c0      	movs	r3, #192	; 0xc0
 8000d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d32:	2312      	movs	r3, #18
 8000d34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d36:	2301      	movs	r3, #1
 8000d38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d3e:	2304      	movs	r3, #4
 8000d40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d42:	f107 0314 	add.w	r3, r7, #20
 8000d46:	4619      	mov	r1, r3
 8000d48:	480b      	ldr	r0, [pc, #44]	; (8000d78 <HAL_I2C_MspInit+0x84>)
 8000d4a:	f000 fc43 	bl	80015d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d4e:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <HAL_I2C_MspInit+0x80>)
 8000d50:	69db      	ldr	r3, [r3, #28]
 8000d52:	4a08      	ldr	r2, [pc, #32]	; (8000d74 <HAL_I2C_MspInit+0x80>)
 8000d54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d58:	61d3      	str	r3, [r2, #28]
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <HAL_I2C_MspInit+0x80>)
 8000d5c:	69db      	ldr	r3, [r3, #28]
 8000d5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d62:	60fb      	str	r3, [r7, #12]
 8000d64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d66:	bf00      	nop
 8000d68:	3728      	adds	r7, #40	; 0x28
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40005400 	.word	0x40005400
 8000d74:	40021000 	.word	0x40021000
 8000d78:	48000400 	.word	0x48000400

08000d7c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08a      	sub	sp, #40	; 0x28
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
 8000d92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a17      	ldr	r2, [pc, #92]	; (8000df8 <HAL_SPI_MspInit+0x7c>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d128      	bne.n	8000df0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d9e:	4b17      	ldr	r3, [pc, #92]	; (8000dfc <HAL_SPI_MspInit+0x80>)
 8000da0:	699b      	ldr	r3, [r3, #24]
 8000da2:	4a16      	ldr	r2, [pc, #88]	; (8000dfc <HAL_SPI_MspInit+0x80>)
 8000da4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000da8:	6193      	str	r3, [r2, #24]
 8000daa:	4b14      	ldr	r3, [pc, #80]	; (8000dfc <HAL_SPI_MspInit+0x80>)
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000db2:	613b      	str	r3, [r7, #16]
 8000db4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db6:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <HAL_SPI_MspInit+0x80>)
 8000db8:	695b      	ldr	r3, [r3, #20]
 8000dba:	4a10      	ldr	r2, [pc, #64]	; (8000dfc <HAL_SPI_MspInit+0x80>)
 8000dbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dc0:	6153      	str	r3, [r2, #20]
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	; (8000dfc <HAL_SPI_MspInit+0x80>)
 8000dc4:	695b      	ldr	r3, [r3, #20]
 8000dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8000dce:	23e0      	movs	r3, #224	; 0xe0
 8000dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dde:	2305      	movs	r3, #5
 8000de0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dec:	f000 fbf2 	bl	80015d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000df0:	bf00      	nop
 8000df2:	3728      	adds	r7, #40	; 0x28
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40013000 	.word	0x40013000
 8000dfc:	40021000 	.word	0x40021000

08000e00 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a08      	ldr	r2, [pc, #32]	; (8000e30 <HAL_SPI_MspDeInit+0x30>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d10a      	bne.n	8000e28 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8000e12:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <HAL_SPI_MspDeInit+0x34>)
 8000e14:	699b      	ldr	r3, [r3, #24]
 8000e16:	4a07      	ldr	r2, [pc, #28]	; (8000e34 <HAL_SPI_MspDeInit+0x34>)
 8000e18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e1c:	6193      	str	r3, [r2, #24]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin);
 8000e1e:	21e0      	movs	r1, #224	; 0xe0
 8000e20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e24:	f000 fd50 	bl	80018c8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40013000 	.word	0x40013000
 8000e34:	40021000 	.word	0x40021000

08000e38 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08a      	sub	sp, #40	; 0x28
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a18      	ldr	r2, [pc, #96]	; (8000eb8 <HAL_PCD_MspInit+0x80>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d129      	bne.n	8000eae <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5a:	4b18      	ldr	r3, [pc, #96]	; (8000ebc <HAL_PCD_MspInit+0x84>)
 8000e5c:	695b      	ldr	r3, [r3, #20]
 8000e5e:	4a17      	ldr	r2, [pc, #92]	; (8000ebc <HAL_PCD_MspInit+0x84>)
 8000e60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e64:	6153      	str	r3, [r2, #20]
 8000e66:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <HAL_PCD_MspInit+0x84>)
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8000e72:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e80:	2303      	movs	r3, #3
 8000e82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8000e84:	230e      	movs	r3, #14
 8000e86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e92:	f000 fb9f 	bl	80015d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000e96:	4b09      	ldr	r3, [pc, #36]	; (8000ebc <HAL_PCD_MspInit+0x84>)
 8000e98:	69db      	ldr	r3, [r3, #28]
 8000e9a:	4a08      	ldr	r2, [pc, #32]	; (8000ebc <HAL_PCD_MspInit+0x84>)
 8000e9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ea0:	61d3      	str	r3, [r2, #28]
 8000ea2:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <HAL_PCD_MspInit+0x84>)
 8000ea4:	69db      	ldr	r3, [r3, #28]
 8000ea6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000eaa:	60fb      	str	r3, [r7, #12]
 8000eac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000eae:	bf00      	nop
 8000eb0:	3728      	adds	r7, #40	; 0x28
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40005c00 	.word	0x40005c00
 8000ebc:	40021000 	.word	0x40021000

08000ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ec4:	e7fe      	b.n	8000ec4 <NMI_Handler+0x4>

08000ec6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eca:	e7fe      	b.n	8000eca <HardFault_Handler+0x4>

08000ecc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <MemManage_Handler+0x4>

08000ed2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed6:	e7fe      	b.n	8000ed6 <BusFault_Handler+0x4>

08000ed8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000edc:	e7fe      	b.n	8000edc <UsageFault_Handler+0x4>

08000ede <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000efa:	b480      	push	{r7}
 8000efc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f0c:	f000 fa5c 	bl	80013c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f10:	bf00      	nop
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
	return 1;
 8000f18:	2301      	movs	r3, #1
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <_kill>:

int _kill(int pid, int sig)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000f2e:	f003 ffe5 	bl	8004efc <__errno>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2216      	movs	r2, #22
 8000f36:	601a      	str	r2, [r3, #0]
	return -1;
 8000f38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <_exit>:

void _exit (int status)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000f4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f7ff ffe7 	bl	8000f24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000f56:	e7fe      	b.n	8000f56 <_exit+0x12>

08000f58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f64:	2300      	movs	r3, #0
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	e00a      	b.n	8000f80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f6a:	f3af 8000 	nop.w
 8000f6e:	4601      	mov	r1, r0
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	1c5a      	adds	r2, r3, #1
 8000f74:	60ba      	str	r2, [r7, #8]
 8000f76:	b2ca      	uxtb	r2, r1
 8000f78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	617b      	str	r3, [r7, #20]
 8000f80:	697a      	ldr	r2, [r7, #20]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	dbf0      	blt.n	8000f6a <_read+0x12>
	}

return len;
 8000f88:	687b      	ldr	r3, [r7, #4]
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b086      	sub	sp, #24
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	60f8      	str	r0, [r7, #12]
 8000f9a:	60b9      	str	r1, [r7, #8]
 8000f9c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	e009      	b.n	8000fb8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	1c5a      	adds	r2, r3, #1
 8000fa8:	60ba      	str	r2, [r7, #8]
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	4618      	mov	r0, r3
 8000fae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	617b      	str	r3, [r7, #20]
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	dbf1      	blt.n	8000fa4 <_write+0x12>
	}
	return len;
 8000fc0:	687b      	ldr	r3, [r7, #4]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3718      	adds	r7, #24
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <_close>:

int _close(int file)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	b083      	sub	sp, #12
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
	return -1;
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	b083      	sub	sp, #12
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ff2:	605a      	str	r2, [r3, #4]
	return 0;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <_isatty>:

int _isatty(int file)
{
 8001002:	b480      	push	{r7}
 8001004:	b083      	sub	sp, #12
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
	return 1;
 800100a:	2301      	movs	r3, #1
}
 800100c:	4618      	mov	r0, r3
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
	return 0;
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3714      	adds	r7, #20
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800103c:	4a14      	ldr	r2, [pc, #80]	; (8001090 <_sbrk+0x5c>)
 800103e:	4b15      	ldr	r3, [pc, #84]	; (8001094 <_sbrk+0x60>)
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001048:	4b13      	ldr	r3, [pc, #76]	; (8001098 <_sbrk+0x64>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d102      	bne.n	8001056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001050:	4b11      	ldr	r3, [pc, #68]	; (8001098 <_sbrk+0x64>)
 8001052:	4a12      	ldr	r2, [pc, #72]	; (800109c <_sbrk+0x68>)
 8001054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001056:	4b10      	ldr	r3, [pc, #64]	; (8001098 <_sbrk+0x64>)
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4413      	add	r3, r2
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	429a      	cmp	r2, r3
 8001062:	d207      	bcs.n	8001074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001064:	f003 ff4a 	bl	8004efc <__errno>
 8001068:	4603      	mov	r3, r0
 800106a:	220c      	movs	r2, #12
 800106c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	e009      	b.n	8001088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001074:	4b08      	ldr	r3, [pc, #32]	; (8001098 <_sbrk+0x64>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800107a:	4b07      	ldr	r3, [pc, #28]	; (8001098 <_sbrk+0x64>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4413      	add	r3, r2
 8001082:	4a05      	ldr	r2, [pc, #20]	; (8001098 <_sbrk+0x64>)
 8001084:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001086:	68fb      	ldr	r3, [r7, #12]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	2000a000 	.word	0x2000a000
 8001094:	00000400 	.word	0x00000400
 8001098:	2000083c 	.word	0x2000083c
 800109c:	20000a00 	.word	0x20000a00

080010a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <SystemInit+0x20>)
 80010a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010aa:	4a05      	ldr	r2, [pc, #20]	; (80010c0 <SystemInit+0x20>)
 80010ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	db0b      	blt.n	80010ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	f003 021f 	and.w	r2, r3, #31
 80010dc:	4907      	ldr	r1, [pc, #28]	; (80010fc <__NVIC_EnableIRQ+0x38>)
 80010de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e2:	095b      	lsrs	r3, r3, #5
 80010e4:	2001      	movs	r0, #1
 80010e6:	fa00 f202 	lsl.w	r2, r0, r2
 80010ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	e000e100 	.word	0xe000e100

08001100 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	6039      	str	r1, [r7, #0]
 800110a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800110c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001110:	2b00      	cmp	r3, #0
 8001112:	db0a      	blt.n	800112a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	b2da      	uxtb	r2, r3
 8001118:	490c      	ldr	r1, [pc, #48]	; (800114c <__NVIC_SetPriority+0x4c>)
 800111a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111e:	0112      	lsls	r2, r2, #4
 8001120:	b2d2      	uxtb	r2, r2
 8001122:	440b      	add	r3, r1
 8001124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001128:	e00a      	b.n	8001140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	b2da      	uxtb	r2, r3
 800112e:	4908      	ldr	r1, [pc, #32]	; (8001150 <__NVIC_SetPriority+0x50>)
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f003 030f 	and.w	r3, r3, #15
 8001136:	3b04      	subs	r3, #4
 8001138:	0112      	lsls	r2, r2, #4
 800113a:	b2d2      	uxtb	r2, r2
 800113c:	440b      	add	r3, r1
 800113e:	761a      	strb	r2, [r3, #24]
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr
 800114c:	e000e100 	.word	0xe000e100
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <enable_interrupt>:
#define PRESCALER 47999

// pointers to callback functions
void (*TIM2_callback_function)();

void enable_interrupt(IRQn_Type IRQn, uint32_t priority) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	6039      	str	r1, [r7, #0]
 800115e:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001160:	b672      	cpsid	i
}
 8001162:	bf00      	nop
	// Disable the interrupts while messing around with the settings
	//  otherwise can lead to strange behaviour
	__disable_irq();

	// Tell the NVIC module that TIM2 interrupts should be handled
	NVIC_SetPriority(IRQn, priority);  // Set Priority
 8001164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001168:	6839      	ldr	r1, [r7, #0]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff ffc8 	bl	8001100 <__NVIC_SetPriority>
	NVIC_EnableIRQ(IRQn);
 8001170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ffa5 	bl	80010c4 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800117a:	b662      	cpsie	i
}
 800117c:	bf00      	nop

	// Re-enable all interrupts (now that we are finished)
	__enable_irq();
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
	...

08001188 <TIM2_IRQHandler>:

void TIM2_IRQHandler(){
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
// run the oneshot timer interrupt handler
	if (TIM2->SR & TIM_SR_UIF) {
 800118c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001190:	691b      	ldr	r3, [r3, #16]
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	2b00      	cmp	r3, #0
 8001198:	d00e      	beq.n	80011b8 <TIM2_IRQHandler+0x30>
		// clear oneshot timer interrupt
		TIM2->SR &= ~TIM_SR_UIF;
 800119a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800119e:	691b      	ldr	r3, [r3, #16]
 80011a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011a4:	f023 0301 	bic.w	r3, r3, #1
 80011a8:	6113      	str	r3, [r2, #16]

		if (TIM2_callback_function != NULL)
 80011aa:	4b04      	ldr	r3, [pc, #16]	; (80011bc <TIM2_IRQHandler+0x34>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d002      	beq.n	80011b8 <TIM2_IRQHandler+0x30>
		{
			TIM2_callback_function();
 80011b2:	4b02      	ldr	r3, [pc, #8]	; (80011bc <TIM2_IRQHandler+0x34>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4798      	blx	r3
		}

	}

}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000840 	.word	0x20000840

080011c0 <game_timer>:

void game_timer(uint16_t time, void (*callback_function)()) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	80fb      	strh	r3, [r7, #6]

	// reset CR1
	TIM2->CR1 = 0x00;
 80011cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]

	// set the prescaler to 999, slower than the default clock 1000 times
	TIM2->PSC = PRESCALER; // 1 millisecond or 1 millisecond per count
 80011d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011d8:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 80011dc:	629a      	str	r2, [r3, #40]	; 0x28

	// set the auto reload according to the prescaler
	TIM2->ARR = 0x01; // 1 - 1 millisecond
 80011de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011e2:	2201      	movs	r2, #1
 80011e4:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->ARR = TIM2->ARR * time; // delay in millisecond
 80011e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ec:	88fa      	ldrh	r2, [r7, #6]
 80011ee:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80011f2:	fb02 f303 	mul.w	r3, r2, r3
 80011f6:	62cb      	str	r3, [r1, #44]	; 0x2c
	TIM2->CR1 |= TIM_CR1_ARPE; // enable auto reload buffering
 80011f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001202:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001206:	6013      	str	r3, [r2, #0]

	// set to only counter overflow raises interrupt flag
	TIM2->CR1 |= TIM_CR1_URS;
 8001208:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6013      	str	r3, [r2, #0]

	// set to one-pulse mode
	TIM2->CR1 |= TIM_CR1_OPM;
 8001218:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001222:	f043 0308 	orr.w	r3, r3, #8
 8001226:	6013      	str	r3, [r2, #0]

	// re-initialise the counter and generates an update of the registers
	TIM2->EGR |= TIM_EGR_UG;
 8001228:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001232:	f043 0301 	orr.w	r3, r3, #1
 8001236:	6153      	str	r3, [r2, #20]

	// enable the update interrupt
	TIM2->DIER |= TIM_DIER_UIE;
 8001238:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800123c:	68db      	ldr	r3, [r3, #12]
 800123e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001242:	f043 0301 	orr.w	r3, r3, #1
 8001246:	60d3      	str	r3, [r2, #12]

	// clear the interrupt
	TIM2->SR &= ~TIM_SR_UIF;
 8001248:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800124c:	691b      	ldr	r3, [r3, #16]
 800124e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001252:	f023 0301 	bic.w	r3, r3, #1
 8001256:	6113      	str	r3, [r2, #16]

	TIM2_callback_function = callback_function;
 8001258:	4a09      	ldr	r2, [pc, #36]	; (8001280 <game_timer+0xc0>)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	6013      	str	r3, [r2, #0]

	enable_interrupt(TIM2_IRQn, 0);
 800125e:	2100      	movs	r1, #0
 8001260:	201c      	movs	r0, #28
 8001262:	f7ff ff77 	bl	8001154 <enable_interrupt>

	// enable counter
	TIM2->CR1 |= TIM_CR1_CEN;
 8001266:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6013      	str	r3, [r2, #0]

}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000840 	.word	0x20000840

08001284 <delay>:

void delay(uint16_t delay){
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	80fb      	strh	r3, [r7, #6]
	// reset CR1
	TIM3->CR1 = 0x00;
 800128e:	4b15      	ldr	r3, [pc, #84]	; (80012e4 <delay+0x60>)
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
	TIM3->CNT = 0;
 8001294:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <delay+0x60>)
 8001296:	2200      	movs	r2, #0
 8001298:	625a      	str	r2, [r3, #36]	; 0x24

	// set the prescaler to 999, slower than the default clock 1000 times
	TIM3->PSC = PRESCALER; // 1 millisecond or 1 millisecond per count
 800129a:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <delay+0x60>)
 800129c:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 80012a0:	629a      	str	r2, [r3, #40]	; 0x28

	// re-initialise the counter and generates an update of the registers
	TIM3->EGR |= TIM_EGR_UG;
 80012a2:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <delay+0x60>)
 80012a4:	695b      	ldr	r3, [r3, #20]
 80012a6:	4a0f      	ldr	r2, [pc, #60]	; (80012e4 <delay+0x60>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6153      	str	r3, [r2, #20]

	// enable counter
	TIM3->CR1 |= TIM_CR1_CEN;
 80012ae:	4b0d      	ldr	r3, [pc, #52]	; (80012e4 <delay+0x60>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a0c      	ldr	r2, [pc, #48]	; (80012e4 <delay+0x60>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6013      	str	r3, [r2, #0]

	while (TIM3->CNT < delay) {};
 80012ba:	bf00      	nop
 80012bc:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <delay+0x60>)
 80012be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d3fa      	bcc.n	80012bc <delay+0x38>

	// disable counter
	TIM3->CR1 &= ~TIM_CR1_CEN;
 80012c6:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <delay+0x60>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a06      	ldr	r2, [pc, #24]	; (80012e4 <delay+0x60>)
 80012cc:	f023 0301 	bic.w	r3, r3, #1
 80012d0:	6013      	str	r3, [r2, #0]
	TIM3->CNT = 0;
 80012d2:	4b04      	ldr	r3, [pc, #16]	; (80012e4 <delay+0x60>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	40000400 	.word	0x40000400

080012e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80012e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001320 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80012ec:	f7ff fed8 	bl	80010a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012f0:	480c      	ldr	r0, [pc, #48]	; (8001324 <LoopForever+0x6>)
  ldr r1, =_edata
 80012f2:	490d      	ldr	r1, [pc, #52]	; (8001328 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012f4:	4a0d      	ldr	r2, [pc, #52]	; (800132c <LoopForever+0xe>)
  movs r3, #0
 80012f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012f8:	e002      	b.n	8001300 <LoopCopyDataInit>

080012fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012fe:	3304      	adds	r3, #4

08001300 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001300:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001302:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001304:	d3f9      	bcc.n	80012fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001306:	4a0a      	ldr	r2, [pc, #40]	; (8001330 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001308:	4c0a      	ldr	r4, [pc, #40]	; (8001334 <LoopForever+0x16>)
  movs r3, #0
 800130a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800130c:	e001      	b.n	8001312 <LoopFillZerobss>

0800130e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800130e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001310:	3204      	adds	r2, #4

08001312 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001312:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001314:	d3fb      	bcc.n	800130e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001316:	f003 fdf7 	bl	8004f08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800131a:	f7ff fb43 	bl	80009a4 <main>

0800131e <LoopForever>:

LoopForever:
    b LoopForever
 800131e:	e7fe      	b.n	800131e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001320:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001324:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001328:	20000154 	.word	0x20000154
  ldr r2, =_sidata
 800132c:	08006744 	.word	0x08006744
  ldr r2, =_sbss
 8001330:	20000154 	.word	0x20000154
  ldr r4, =_ebss
 8001334:	200009fc 	.word	0x200009fc

08001338 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001338:	e7fe      	b.n	8001338 <ADC1_2_IRQHandler>
	...

0800133c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <HAL_Init+0x28>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a07      	ldr	r2, [pc, #28]	; (8001364 <HAL_Init+0x28>)
 8001346:	f043 0310 	orr.w	r3, r3, #16
 800134a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800134c:	2003      	movs	r0, #3
 800134e:	f000 f90d 	bl	800156c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001352:	2000      	movs	r0, #0
 8001354:	f000 f808 	bl	8001368 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001358:	f7ff fca8 	bl	8000cac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800135c:	2300      	movs	r3, #0
}
 800135e:	4618      	mov	r0, r3
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40022000 	.word	0x40022000

08001368 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001370:	4b12      	ldr	r3, [pc, #72]	; (80013bc <HAL_InitTick+0x54>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b12      	ldr	r3, [pc, #72]	; (80013c0 <HAL_InitTick+0x58>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4619      	mov	r1, r3
 800137a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800137e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001382:	fbb2 f3f3 	udiv	r3, r2, r3
 8001386:	4618      	mov	r0, r3
 8001388:	f000 f917 	bl	80015ba <HAL_SYSTICK_Config>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e00e      	b.n	80013b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b0f      	cmp	r3, #15
 800139a:	d80a      	bhi.n	80013b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800139c:	2200      	movs	r2, #0
 800139e:	6879      	ldr	r1, [r7, #4]
 80013a0:	f04f 30ff 	mov.w	r0, #4294967295
 80013a4:	f000 f8ed 	bl	8001582 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013a8:	4a06      	ldr	r2, [pc, #24]	; (80013c4 <HAL_InitTick+0x5c>)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80013ae:	2300      	movs	r3, #0
 80013b0:	e000      	b.n	80013b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20000080 	.word	0x20000080
 80013c0:	20000088 	.word	0x20000088
 80013c4:	20000084 	.word	0x20000084

080013c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013cc:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <HAL_IncTick+0x20>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	461a      	mov	r2, r3
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <HAL_IncTick+0x24>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4413      	add	r3, r2
 80013d8:	4a04      	ldr	r2, [pc, #16]	; (80013ec <HAL_IncTick+0x24>)
 80013da:	6013      	str	r3, [r2, #0]
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000088 	.word	0x20000088
 80013ec:	20000844 	.word	0x20000844

080013f0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  return uwTick;  
 80013f4:	4b03      	ldr	r3, [pc, #12]	; (8001404 <HAL_GetTick+0x14>)
 80013f6:	681b      	ldr	r3, [r3, #0]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	20000844 	.word	0x20000844

08001408 <__NVIC_SetPriorityGrouping>:
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f003 0307 	and.w	r3, r3, #7
 8001416:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <__NVIC_SetPriorityGrouping+0x44>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800141e:	68ba      	ldr	r2, [r7, #8]
 8001420:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001424:	4013      	ands	r3, r2
 8001426:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001430:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800143a:	4a04      	ldr	r2, [pc, #16]	; (800144c <__NVIC_SetPriorityGrouping+0x44>)
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	60d3      	str	r3, [r2, #12]
}
 8001440:	bf00      	nop
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <__NVIC_GetPriorityGrouping>:
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001454:	4b04      	ldr	r3, [pc, #16]	; (8001468 <__NVIC_GetPriorityGrouping+0x18>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	0a1b      	lsrs	r3, r3, #8
 800145a:	f003 0307 	and.w	r3, r3, #7
}
 800145e:	4618      	mov	r0, r3
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <__NVIC_SetPriority>:
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147c:	2b00      	cmp	r3, #0
 800147e:	db0a      	blt.n	8001496 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	b2da      	uxtb	r2, r3
 8001484:	490c      	ldr	r1, [pc, #48]	; (80014b8 <__NVIC_SetPriority+0x4c>)
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	0112      	lsls	r2, r2, #4
 800148c:	b2d2      	uxtb	r2, r2
 800148e:	440b      	add	r3, r1
 8001490:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001494:	e00a      	b.n	80014ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	b2da      	uxtb	r2, r3
 800149a:	4908      	ldr	r1, [pc, #32]	; (80014bc <__NVIC_SetPriority+0x50>)
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	f003 030f 	and.w	r3, r3, #15
 80014a2:	3b04      	subs	r3, #4
 80014a4:	0112      	lsls	r2, r2, #4
 80014a6:	b2d2      	uxtb	r2, r2
 80014a8:	440b      	add	r3, r1
 80014aa:	761a      	strb	r2, [r3, #24]
}
 80014ac:	bf00      	nop
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	e000e100 	.word	0xe000e100
 80014bc:	e000ed00 	.word	0xe000ed00

080014c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b089      	sub	sp, #36	; 0x24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f003 0307 	and.w	r3, r3, #7
 80014d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	f1c3 0307 	rsb	r3, r3, #7
 80014da:	2b04      	cmp	r3, #4
 80014dc:	bf28      	it	cs
 80014de:	2304      	movcs	r3, #4
 80014e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	3304      	adds	r3, #4
 80014e6:	2b06      	cmp	r3, #6
 80014e8:	d902      	bls.n	80014f0 <NVIC_EncodePriority+0x30>
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	3b03      	subs	r3, #3
 80014ee:	e000      	b.n	80014f2 <NVIC_EncodePriority+0x32>
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f4:	f04f 32ff 	mov.w	r2, #4294967295
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	43da      	mvns	r2, r3
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	401a      	ands	r2, r3
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001508:	f04f 31ff 	mov.w	r1, #4294967295
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	fa01 f303 	lsl.w	r3, r1, r3
 8001512:	43d9      	mvns	r1, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	4313      	orrs	r3, r2
         );
}
 800151a:	4618      	mov	r0, r3
 800151c:	3724      	adds	r7, #36	; 0x24
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
	...

08001528 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3b01      	subs	r3, #1
 8001534:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001538:	d301      	bcc.n	800153e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800153a:	2301      	movs	r3, #1
 800153c:	e00f      	b.n	800155e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800153e:	4a0a      	ldr	r2, [pc, #40]	; (8001568 <SysTick_Config+0x40>)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3b01      	subs	r3, #1
 8001544:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001546:	210f      	movs	r1, #15
 8001548:	f04f 30ff 	mov.w	r0, #4294967295
 800154c:	f7ff ff8e 	bl	800146c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001550:	4b05      	ldr	r3, [pc, #20]	; (8001568 <SysTick_Config+0x40>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001556:	4b04      	ldr	r3, [pc, #16]	; (8001568 <SysTick_Config+0x40>)
 8001558:	2207      	movs	r2, #7
 800155a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	e000e010 	.word	0xe000e010

0800156c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f7ff ff47 	bl	8001408 <__NVIC_SetPriorityGrouping>
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b086      	sub	sp, #24
 8001586:	af00      	add	r7, sp, #0
 8001588:	4603      	mov	r3, r0
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
 800158e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001590:	2300      	movs	r3, #0
 8001592:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001594:	f7ff ff5c 	bl	8001450 <__NVIC_GetPriorityGrouping>
 8001598:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	68b9      	ldr	r1, [r7, #8]
 800159e:	6978      	ldr	r0, [r7, #20]
 80015a0:	f7ff ff8e 	bl	80014c0 <NVIC_EncodePriority>
 80015a4:	4602      	mov	r2, r0
 80015a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015aa:	4611      	mov	r1, r2
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff ff5d 	bl	800146c <__NVIC_SetPriority>
}
 80015b2:	bf00      	nop
 80015b4:	3718      	adds	r7, #24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff ffb0 	bl	8001528 <SysTick_Config>
 80015c8:	4603      	mov	r3, r0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b087      	sub	sp, #28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015de:	2300      	movs	r3, #0
 80015e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015e2:	e154      	b.n	800188e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	2101      	movs	r1, #1
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	fa01 f303 	lsl.w	r3, r1, r3
 80015f0:	4013      	ands	r3, r2
 80015f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	f000 8146 	beq.w	8001888 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f003 0303 	and.w	r3, r3, #3
 8001604:	2b01      	cmp	r3, #1
 8001606:	d005      	beq.n	8001614 <HAL_GPIO_Init+0x40>
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f003 0303 	and.w	r3, r3, #3
 8001610:	2b02      	cmp	r3, #2
 8001612:	d130      	bne.n	8001676 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	2203      	movs	r2, #3
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	43db      	mvns	r3, r3
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	4013      	ands	r3, r2
 800162a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	68da      	ldr	r2, [r3, #12]
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	693a      	ldr	r2, [r7, #16]
 800163a:	4313      	orrs	r3, r2
 800163c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800164a:	2201      	movs	r2, #1
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	43db      	mvns	r3, r3
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	4013      	ands	r3, r2
 8001658:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	091b      	lsrs	r3, r3, #4
 8001660:	f003 0201 	and.w	r2, r3, #1
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	fa02 f303 	lsl.w	r3, r2, r3
 800166a:	693a      	ldr	r2, [r7, #16]
 800166c:	4313      	orrs	r3, r2
 800166e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f003 0303 	and.w	r3, r3, #3
 800167e:	2b03      	cmp	r3, #3
 8001680:	d017      	beq.n	80016b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	2203      	movs	r2, #3
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	43db      	mvns	r3, r3
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	4013      	ands	r3, r2
 8001698:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	689a      	ldr	r2, [r3, #8]
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	fa02 f303 	lsl.w	r3, r2, r3
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	f003 0303 	and.w	r3, r3, #3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d123      	bne.n	8001706 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	08da      	lsrs	r2, r3, #3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	3208      	adds	r2, #8
 80016c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	f003 0307 	and.w	r3, r3, #7
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	220f      	movs	r2, #15
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	43db      	mvns	r3, r3
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	4013      	ands	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	691a      	ldr	r2, [r3, #16]
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	f003 0307 	and.w	r3, r3, #7
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	693a      	ldr	r2, [r7, #16]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	08da      	lsrs	r2, r3, #3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	3208      	adds	r2, #8
 8001700:	6939      	ldr	r1, [r7, #16]
 8001702:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	2203      	movs	r2, #3
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	43db      	mvns	r3, r3
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	4013      	ands	r3, r2
 800171c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f003 0203 	and.w	r2, r3, #3
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	fa02 f303 	lsl.w	r3, r2, r3
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	4313      	orrs	r3, r2
 8001732:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001742:	2b00      	cmp	r3, #0
 8001744:	f000 80a0 	beq.w	8001888 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001748:	4b58      	ldr	r3, [pc, #352]	; (80018ac <HAL_GPIO_Init+0x2d8>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	4a57      	ldr	r2, [pc, #348]	; (80018ac <HAL_GPIO_Init+0x2d8>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	6193      	str	r3, [r2, #24]
 8001754:	4b55      	ldr	r3, [pc, #340]	; (80018ac <HAL_GPIO_Init+0x2d8>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001760:	4a53      	ldr	r2, [pc, #332]	; (80018b0 <HAL_GPIO_Init+0x2dc>)
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	089b      	lsrs	r3, r3, #2
 8001766:	3302      	adds	r3, #2
 8001768:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800176c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	220f      	movs	r2, #15
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	4013      	ands	r3, r2
 8001782:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800178a:	d019      	beq.n	80017c0 <HAL_GPIO_Init+0x1ec>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4a49      	ldr	r2, [pc, #292]	; (80018b4 <HAL_GPIO_Init+0x2e0>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d013      	beq.n	80017bc <HAL_GPIO_Init+0x1e8>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a48      	ldr	r2, [pc, #288]	; (80018b8 <HAL_GPIO_Init+0x2e4>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d00d      	beq.n	80017b8 <HAL_GPIO_Init+0x1e4>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a47      	ldr	r2, [pc, #284]	; (80018bc <HAL_GPIO_Init+0x2e8>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d007      	beq.n	80017b4 <HAL_GPIO_Init+0x1e0>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	4a46      	ldr	r2, [pc, #280]	; (80018c0 <HAL_GPIO_Init+0x2ec>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d101      	bne.n	80017b0 <HAL_GPIO_Init+0x1dc>
 80017ac:	2304      	movs	r3, #4
 80017ae:	e008      	b.n	80017c2 <HAL_GPIO_Init+0x1ee>
 80017b0:	2305      	movs	r3, #5
 80017b2:	e006      	b.n	80017c2 <HAL_GPIO_Init+0x1ee>
 80017b4:	2303      	movs	r3, #3
 80017b6:	e004      	b.n	80017c2 <HAL_GPIO_Init+0x1ee>
 80017b8:	2302      	movs	r3, #2
 80017ba:	e002      	b.n	80017c2 <HAL_GPIO_Init+0x1ee>
 80017bc:	2301      	movs	r3, #1
 80017be:	e000      	b.n	80017c2 <HAL_GPIO_Init+0x1ee>
 80017c0:	2300      	movs	r3, #0
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	f002 0203 	and.w	r2, r2, #3
 80017c8:	0092      	lsls	r2, r2, #2
 80017ca:	4093      	lsls	r3, r2
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017d2:	4937      	ldr	r1, [pc, #220]	; (80018b0 <HAL_GPIO_Init+0x2dc>)
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	089b      	lsrs	r3, r3, #2
 80017d8:	3302      	adds	r3, #2
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017e0:	4b38      	ldr	r3, [pc, #224]	; (80018c4 <HAL_GPIO_Init+0x2f0>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	43db      	mvns	r3, r3
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	4013      	ands	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	4313      	orrs	r3, r2
 8001802:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001804:	4a2f      	ldr	r2, [pc, #188]	; (80018c4 <HAL_GPIO_Init+0x2f0>)
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800180a:	4b2e      	ldr	r3, [pc, #184]	; (80018c4 <HAL_GPIO_Init+0x2f0>)
 800180c:	68db      	ldr	r3, [r3, #12]
 800180e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	43db      	mvns	r3, r3
 8001814:	693a      	ldr	r2, [r7, #16]
 8001816:	4013      	ands	r3, r2
 8001818:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d003      	beq.n	800182e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	4313      	orrs	r3, r2
 800182c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800182e:	4a25      	ldr	r2, [pc, #148]	; (80018c4 <HAL_GPIO_Init+0x2f0>)
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001834:	4b23      	ldr	r3, [pc, #140]	; (80018c4 <HAL_GPIO_Init+0x2f0>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	43db      	mvns	r3, r3
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	4013      	ands	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184c:	2b00      	cmp	r3, #0
 800184e:	d003      	beq.n	8001858 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	4313      	orrs	r3, r2
 8001856:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001858:	4a1a      	ldr	r2, [pc, #104]	; (80018c4 <HAL_GPIO_Init+0x2f0>)
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800185e:	4b19      	ldr	r3, [pc, #100]	; (80018c4 <HAL_GPIO_Init+0x2f0>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	43db      	mvns	r3, r3
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	4013      	ands	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d003      	beq.n	8001882 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4313      	orrs	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001882:	4a10      	ldr	r2, [pc, #64]	; (80018c4 <HAL_GPIO_Init+0x2f0>)
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	3301      	adds	r3, #1
 800188c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	fa22 f303 	lsr.w	r3, r2, r3
 8001898:	2b00      	cmp	r3, #0
 800189a:	f47f aea3 	bne.w	80015e4 <HAL_GPIO_Init+0x10>
  }
}
 800189e:	bf00      	nop
 80018a0:	bf00      	nop
 80018a2:	371c      	adds	r7, #28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	40021000 	.word	0x40021000
 80018b0:	40010000 	.word	0x40010000
 80018b4:	48000400 	.word	0x48000400
 80018b8:	48000800 	.word	0x48000800
 80018bc:	48000c00 	.word	0x48000c00
 80018c0:	48001000 	.word	0x48001000
 80018c4:	40010400 	.word	0x40010400

080018c8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b087      	sub	sp, #28
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80018d6:	e0b8      	b.n	8001a4a <HAL_GPIO_DeInit+0x182>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80018d8:	2201      	movs	r2, #1
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	4013      	ands	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	f000 80ab 	beq.w	8001a44 <HAL_GPIO_DeInit+0x17c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80018ee:	4a5e      	ldr	r2, [pc, #376]	; (8001a68 <HAL_GPIO_DeInit+0x1a0>)
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	089b      	lsrs	r3, r3, #2
 80018f4:	3302      	adds	r3, #2
 80018f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018fa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	f003 0303 	and.w	r3, r3, #3
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	220f      	movs	r2, #15
 8001906:	fa02 f303 	lsl.w	r3, r2, r3
 800190a:	68fa      	ldr	r2, [r7, #12]
 800190c:	4013      	ands	r3, r2
 800190e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001916:	d019      	beq.n	800194c <HAL_GPIO_DeInit+0x84>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a54      	ldr	r2, [pc, #336]	; (8001a6c <HAL_GPIO_DeInit+0x1a4>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d013      	beq.n	8001948 <HAL_GPIO_DeInit+0x80>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	4a53      	ldr	r2, [pc, #332]	; (8001a70 <HAL_GPIO_DeInit+0x1a8>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d00d      	beq.n	8001944 <HAL_GPIO_DeInit+0x7c>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4a52      	ldr	r2, [pc, #328]	; (8001a74 <HAL_GPIO_DeInit+0x1ac>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d007      	beq.n	8001940 <HAL_GPIO_DeInit+0x78>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a51      	ldr	r2, [pc, #324]	; (8001a78 <HAL_GPIO_DeInit+0x1b0>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d101      	bne.n	800193c <HAL_GPIO_DeInit+0x74>
 8001938:	2304      	movs	r3, #4
 800193a:	e008      	b.n	800194e <HAL_GPIO_DeInit+0x86>
 800193c:	2305      	movs	r3, #5
 800193e:	e006      	b.n	800194e <HAL_GPIO_DeInit+0x86>
 8001940:	2303      	movs	r3, #3
 8001942:	e004      	b.n	800194e <HAL_GPIO_DeInit+0x86>
 8001944:	2302      	movs	r3, #2
 8001946:	e002      	b.n	800194e <HAL_GPIO_DeInit+0x86>
 8001948:	2301      	movs	r3, #1
 800194a:	e000      	b.n	800194e <HAL_GPIO_DeInit+0x86>
 800194c:	2300      	movs	r3, #0
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	f002 0203 	and.w	r2, r2, #3
 8001954:	0092      	lsls	r2, r2, #2
 8001956:	4093      	lsls	r3, r2
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	429a      	cmp	r2, r3
 800195c:	d132      	bne.n	80019c4 <HAL_GPIO_DeInit+0xfc>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800195e:	4b47      	ldr	r3, [pc, #284]	; (8001a7c <HAL_GPIO_DeInit+0x1b4>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	43db      	mvns	r3, r3
 8001966:	4945      	ldr	r1, [pc, #276]	; (8001a7c <HAL_GPIO_DeInit+0x1b4>)
 8001968:	4013      	ands	r3, r2
 800196a:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800196c:	4b43      	ldr	r3, [pc, #268]	; (8001a7c <HAL_GPIO_DeInit+0x1b4>)
 800196e:	685a      	ldr	r2, [r3, #4]
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	43db      	mvns	r3, r3
 8001974:	4941      	ldr	r1, [pc, #260]	; (8001a7c <HAL_GPIO_DeInit+0x1b4>)
 8001976:	4013      	ands	r3, r2
 8001978:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800197a:	4b40      	ldr	r3, [pc, #256]	; (8001a7c <HAL_GPIO_DeInit+0x1b4>)
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	43db      	mvns	r3, r3
 8001982:	493e      	ldr	r1, [pc, #248]	; (8001a7c <HAL_GPIO_DeInit+0x1b4>)
 8001984:	4013      	ands	r3, r2
 8001986:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001988:	4b3c      	ldr	r3, [pc, #240]	; (8001a7c <HAL_GPIO_DeInit+0x1b4>)
 800198a:	689a      	ldr	r2, [r3, #8]
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	43db      	mvns	r3, r3
 8001990:	493a      	ldr	r1, [pc, #232]	; (8001a7c <HAL_GPIO_DeInit+0x1b4>)
 8001992:	4013      	ands	r3, r2
 8001994:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	220f      	movs	r2, #15
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80019a6:	4a30      	ldr	r2, [pc, #192]	; (8001a68 <HAL_GPIO_DeInit+0x1a0>)
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	089b      	lsrs	r3, r3, #2
 80019ac:	3302      	adds	r3, #2
 80019ae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	43da      	mvns	r2, r3
 80019b6:	482c      	ldr	r0, [pc, #176]	; (8001a68 <HAL_GPIO_DeInit+0x1a0>)
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	089b      	lsrs	r3, r3, #2
 80019bc:	400a      	ands	r2, r1
 80019be:	3302      	adds	r3, #2
 80019c0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	2103      	movs	r1, #3
 80019ce:	fa01 f303 	lsl.w	r3, r1, r3
 80019d2:	43db      	mvns	r3, r3
 80019d4:	401a      	ands	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	08da      	lsrs	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3208      	adds	r2, #8
 80019e2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	f003 0307 	and.w	r3, r3, #7
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	220f      	movs	r2, #15
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	43db      	mvns	r3, r3
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	08d2      	lsrs	r2, r2, #3
 80019fa:	4019      	ands	r1, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3208      	adds	r2, #8
 8001a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	68da      	ldr	r2, [r3, #12]
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	2103      	movs	r1, #3
 8001a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a12:	43db      	mvns	r3, r3
 8001a14:	401a      	ands	r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	685a      	ldr	r2, [r3, #4]
 8001a1e:	2101      	movs	r1, #1
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	fa01 f303 	lsl.w	r3, r1, r3
 8001a26:	43db      	mvns	r3, r3
 8001a28:	401a      	ands	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	689a      	ldr	r2, [r3, #8]
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	2103      	movs	r1, #3
 8001a38:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	401a      	ands	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	609a      	str	r2, [r3, #8]
    }

    position++;
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	3301      	adds	r3, #1
 8001a48:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001a4a:	683a      	ldr	r2, [r7, #0]
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	f47f af40 	bne.w	80018d8 <HAL_GPIO_DeInit+0x10>
  }
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	371c      	adds	r7, #28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	40010000 	.word	0x40010000
 8001a6c:	48000400 	.word	0x48000400
 8001a70:	48000800 	.word	0x48000800
 8001a74:	48000c00 	.word	0x48000c00
 8001a78:	48001000 	.word	0x48001000
 8001a7c:	40010400 	.word	0x40010400

08001a80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
 8001a88:	460b      	mov	r3, r1
 8001a8a:	807b      	strh	r3, [r7, #2]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a90:	787b      	ldrb	r3, [r7, #1]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d003      	beq.n	8001a9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a96:	887a      	ldrh	r2, [r7, #2]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a9c:	e002      	b.n	8001aa4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e081      	b.n	8001bc6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d106      	bne.n	8001adc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f7ff f90c 	bl	8000cf4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2224      	movs	r2, #36	; 0x24
 8001ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f022 0201 	bic.w	r2, r2, #1
 8001af2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001b00:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	689a      	ldr	r2, [r3, #8]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b10:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	68db      	ldr	r3, [r3, #12]
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d107      	bne.n	8001b2a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689a      	ldr	r2, [r3, #8]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	e006      	b.n	8001b38 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001b36:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d104      	bne.n	8001b4a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b48:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	6812      	ldr	r2, [r2, #0]
 8001b54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	68da      	ldr	r2, [r3, #12]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001b6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	691a      	ldr	r2, [r3, #16]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	695b      	ldr	r3, [r3, #20]
 8001b76:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	430a      	orrs	r2, r1
 8001b86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69d9      	ldr	r1, [r3, #28]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a1a      	ldr	r2, [r3, #32]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	430a      	orrs	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f042 0201 	orr.w	r2, r2, #1
 8001ba6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2220      	movs	r2, #32
 8001bb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	2b20      	cmp	r3, #32
 8001be2:	d138      	bne.n	8001c56 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d101      	bne.n	8001bf2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001bee:	2302      	movs	r3, #2
 8001bf0:	e032      	b.n	8001c58 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2224      	movs	r2, #36	; 0x24
 8001bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f022 0201 	bic.w	r2, r2, #1
 8001c10:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001c20:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6819      	ldr	r1, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	683a      	ldr	r2, [r7, #0]
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f042 0201 	orr.w	r2, r2, #1
 8001c40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2220      	movs	r2, #32
 8001c46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001c52:	2300      	movs	r3, #0
 8001c54:	e000      	b.n	8001c58 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001c56:	2302      	movs	r3, #2
  }
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b20      	cmp	r3, #32
 8001c78:	d139      	bne.n	8001cee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d101      	bne.n	8001c88 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001c84:	2302      	movs	r3, #2
 8001c86:	e033      	b.n	8001cf0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2224      	movs	r2, #36	; 0x24
 8001c94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f022 0201 	bic.w	r2, r2, #1
 8001ca6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001cb6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	021b      	lsls	r3, r3, #8
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f042 0201 	orr.w	r2, r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2220      	movs	r2, #32
 8001cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001cea:	2300      	movs	r3, #0
 8001cec:	e000      	b.n	8001cf0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001cee:	2302      	movs	r3, #2
  }
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cfe:	b08b      	sub	sp, #44	; 0x2c
 8001d00:	af06      	add	r7, sp, #24
 8001d02:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d101      	bne.n	8001d0e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e0c4      	b.n	8001e98 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d106      	bne.n	8001d28 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f7ff f888 	bl	8000e38 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f002 f8ef 	bl	8003f18 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	73fb      	strb	r3, [r7, #15]
 8001d3e:	e040      	b.n	8001dc2 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
 8001d42:	6879      	ldr	r1, [r7, #4]
 8001d44:	1c5a      	adds	r2, r3, #1
 8001d46:	4613      	mov	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	440b      	add	r3, r1
 8001d50:	3301      	adds	r3, #1
 8001d52:	2201      	movs	r2, #1
 8001d54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
 8001d58:	6879      	ldr	r1, [r7, #4]
 8001d5a:	1c5a      	adds	r2, r3, #1
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	440b      	add	r3, r1
 8001d66:	7bfa      	ldrb	r2, [r7, #15]
 8001d68:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001d6a:	7bfb      	ldrb	r3, [r7, #15]
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	1c5a      	adds	r2, r3, #1
 8001d70:	4613      	mov	r3, r2
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	4413      	add	r3, r2
 8001d76:	00db      	lsls	r3, r3, #3
 8001d78:	440b      	add	r3, r1
 8001d7a:	3303      	adds	r3, #3
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001d80:	7bfa      	ldrb	r2, [r7, #15]
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	00db      	lsls	r3, r3, #3
 8001d8c:	440b      	add	r3, r1
 8001d8e:	3338      	adds	r3, #56	; 0x38
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001d94:	7bfa      	ldrb	r2, [r7, #15]
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4413      	add	r3, r2
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	440b      	add	r3, r1
 8001da2:	333c      	adds	r3, #60	; 0x3c
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001da8:	7bfa      	ldrb	r2, [r7, #15]
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	4613      	mov	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	440b      	add	r3, r1
 8001db6:	3340      	adds	r3, #64	; 0x40
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	73fb      	strb	r3, [r7, #15]
 8001dc2:	7bfa      	ldrb	r2, [r7, #15]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d3b9      	bcc.n	8001d40 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dcc:	2300      	movs	r3, #0
 8001dce:	73fb      	strb	r3, [r7, #15]
 8001dd0:	e044      	b.n	8001e5c <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001dd2:	7bfa      	ldrb	r2, [r7, #15]
 8001dd4:	6879      	ldr	r1, [r7, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	440b      	add	r3, r1
 8001de0:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001de8:	7bfa      	ldrb	r2, [r7, #15]
 8001dea:	6879      	ldr	r1, [r7, #4]
 8001dec:	4613      	mov	r3, r2
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	4413      	add	r3, r2
 8001df2:	00db      	lsls	r3, r3, #3
 8001df4:	440b      	add	r3, r1
 8001df6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001dfa:	7bfa      	ldrb	r2, [r7, #15]
 8001dfc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001dfe:	7bfa      	ldrb	r2, [r7, #15]
 8001e00:	6879      	ldr	r1, [r7, #4]
 8001e02:	4613      	mov	r3, r2
 8001e04:	009b      	lsls	r3, r3, #2
 8001e06:	4413      	add	r3, r2
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	440b      	add	r3, r1
 8001e0c:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001e10:	2200      	movs	r2, #0
 8001e12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001e14:	7bfa      	ldrb	r2, [r7, #15]
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	4413      	add	r3, r2
 8001e1e:	00db      	lsls	r3, r3, #3
 8001e20:	440b      	add	r3, r1
 8001e22:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001e2a:	7bfa      	ldrb	r2, [r7, #15]
 8001e2c:	6879      	ldr	r1, [r7, #4]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	4413      	add	r3, r2
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	440b      	add	r3, r1
 8001e38:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001e40:	7bfa      	ldrb	r2, [r7, #15]
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	4613      	mov	r3, r2
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	4413      	add	r3, r2
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	440b      	add	r3, r1
 8001e4e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e56:	7bfb      	ldrb	r3, [r7, #15]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	73fb      	strb	r3, [r7, #15]
 8001e5c:	7bfa      	ldrb	r2, [r7, #15]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d3b5      	bcc.n	8001dd2 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	603b      	str	r3, [r7, #0]
 8001e6c:	687e      	ldr	r6, [r7, #4]
 8001e6e:	466d      	mov	r5, sp
 8001e70:	f106 0410 	add.w	r4, r6, #16
 8001e74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e78:	6823      	ldr	r3, [r4, #0]
 8001e7a:	602b      	str	r3, [r5, #0]
 8001e7c:	1d33      	adds	r3, r6, #4
 8001e7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e80:	6838      	ldr	r0, [r7, #0]
 8001e82:	f002 f864 	bl	8003f4e <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3714      	adds	r7, #20
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001eb0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d102      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	f001 b823 	b.w	8002f0c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ec6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	f000 817d 	beq.w	80021d6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001edc:	4bbc      	ldr	r3, [pc, #752]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 030c 	and.w	r3, r3, #12
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d00c      	beq.n	8001f02 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ee8:	4bb9      	ldr	r3, [pc, #740]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 030c 	and.w	r3, r3, #12
 8001ef0:	2b08      	cmp	r3, #8
 8001ef2:	d15c      	bne.n	8001fae <HAL_RCC_OscConfig+0x10e>
 8001ef4:	4bb6      	ldr	r3, [pc, #728]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f00:	d155      	bne.n	8001fae <HAL_RCC_OscConfig+0x10e>
 8001f02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f06:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001f0e:	fa93 f3a3 	rbit	r3, r3
 8001f12:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f16:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f1a:	fab3 f383 	clz	r3, r3
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	095b      	lsrs	r3, r3, #5
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d102      	bne.n	8001f34 <HAL_RCC_OscConfig+0x94>
 8001f2e:	4ba8      	ldr	r3, [pc, #672]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	e015      	b.n	8001f60 <HAL_RCC_OscConfig+0xc0>
 8001f34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f38:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001f40:	fa93 f3a3 	rbit	r3, r3
 8001f44:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001f48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f4c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001f50:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001f54:	fa93 f3a3 	rbit	r3, r3
 8001f58:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001f5c:	4b9c      	ldr	r3, [pc, #624]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f60:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f64:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001f68:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001f6c:	fa92 f2a2 	rbit	r2, r2
 8001f70:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001f74:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001f78:	fab2 f282 	clz	r2, r2
 8001f7c:	b2d2      	uxtb	r2, r2
 8001f7e:	f042 0220 	orr.w	r2, r2, #32
 8001f82:	b2d2      	uxtb	r2, r2
 8001f84:	f002 021f 	and.w	r2, r2, #31
 8001f88:	2101      	movs	r1, #1
 8001f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f8e:	4013      	ands	r3, r2
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	f000 811f 	beq.w	80021d4 <HAL_RCC_OscConfig+0x334>
 8001f96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	f040 8116 	bne.w	80021d4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	f000 bfaf 	b.w	8002f0c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fbe:	d106      	bne.n	8001fce <HAL_RCC_OscConfig+0x12e>
 8001fc0:	4b83      	ldr	r3, [pc, #524]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a82      	ldr	r2, [pc, #520]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001fc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fca:	6013      	str	r3, [r2, #0]
 8001fcc:	e036      	b.n	800203c <HAL_RCC_OscConfig+0x19c>
 8001fce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fd2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d10c      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x158>
 8001fde:	4b7c      	ldr	r3, [pc, #496]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a7b      	ldr	r2, [pc, #492]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001fe4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fe8:	6013      	str	r3, [r2, #0]
 8001fea:	4b79      	ldr	r3, [pc, #484]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a78      	ldr	r2, [pc, #480]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8001ff0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ff4:	6013      	str	r3, [r2, #0]
 8001ff6:	e021      	b.n	800203c <HAL_RCC_OscConfig+0x19c>
 8001ff8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ffc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002008:	d10c      	bne.n	8002024 <HAL_RCC_OscConfig+0x184>
 800200a:	4b71      	ldr	r3, [pc, #452]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a70      	ldr	r2, [pc, #448]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8002010:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002014:	6013      	str	r3, [r2, #0]
 8002016:	4b6e      	ldr	r3, [pc, #440]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a6d      	ldr	r2, [pc, #436]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 800201c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002020:	6013      	str	r3, [r2, #0]
 8002022:	e00b      	b.n	800203c <HAL_RCC_OscConfig+0x19c>
 8002024:	4b6a      	ldr	r3, [pc, #424]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a69      	ldr	r2, [pc, #420]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 800202a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800202e:	6013      	str	r3, [r2, #0]
 8002030:	4b67      	ldr	r3, [pc, #412]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a66      	ldr	r2, [pc, #408]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8002036:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800203a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800203c:	4b64      	ldr	r3, [pc, #400]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 800203e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002040:	f023 020f 	bic.w	r2, r3, #15
 8002044:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002048:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	495f      	ldr	r1, [pc, #380]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8002052:	4313      	orrs	r3, r2
 8002054:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002056:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800205a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d059      	beq.n	800211a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002066:	f7ff f9c3 	bl	80013f0 <HAL_GetTick>
 800206a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800206e:	e00a      	b.n	8002086 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002070:	f7ff f9be 	bl	80013f0 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b64      	cmp	r3, #100	; 0x64
 800207e:	d902      	bls.n	8002086 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	f000 bf43 	b.w	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002086:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800208a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800208e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002092:	fa93 f3a3 	rbit	r3, r3
 8002096:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800209a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209e:	fab3 f383 	clz	r3, r3
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	095b      	lsrs	r3, r3, #5
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d102      	bne.n	80020b8 <HAL_RCC_OscConfig+0x218>
 80020b2:	4b47      	ldr	r3, [pc, #284]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	e015      	b.n	80020e4 <HAL_RCC_OscConfig+0x244>
 80020b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020bc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80020c4:	fa93 f3a3 	rbit	r3, r3
 80020c8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80020cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020d0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80020d4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80020d8:	fa93 f3a3 	rbit	r3, r3
 80020dc:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80020e0:	4b3b      	ldr	r3, [pc, #236]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 80020e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020e8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80020ec:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80020f0:	fa92 f2a2 	rbit	r2, r2
 80020f4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80020f8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80020fc:	fab2 f282 	clz	r2, r2
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	f042 0220 	orr.w	r2, r2, #32
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	f002 021f 	and.w	r2, r2, #31
 800210c:	2101      	movs	r1, #1
 800210e:	fa01 f202 	lsl.w	r2, r1, r2
 8002112:	4013      	ands	r3, r2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d0ab      	beq.n	8002070 <HAL_RCC_OscConfig+0x1d0>
 8002118:	e05d      	b.n	80021d6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800211a:	f7ff f969 	bl	80013f0 <HAL_GetTick>
 800211e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002122:	e00a      	b.n	800213a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002124:	f7ff f964 	bl	80013f0 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b64      	cmp	r3, #100	; 0x64
 8002132:	d902      	bls.n	800213a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	f000 bee9 	b.w	8002f0c <HAL_RCC_OscConfig+0x106c>
 800213a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800213e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002142:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002146:	fa93 f3a3 	rbit	r3, r3
 800214a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800214e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002152:	fab3 f383 	clz	r3, r3
 8002156:	b2db      	uxtb	r3, r3
 8002158:	095b      	lsrs	r3, r3, #5
 800215a:	b2db      	uxtb	r3, r3
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b01      	cmp	r3, #1
 8002164:	d102      	bne.n	800216c <HAL_RCC_OscConfig+0x2cc>
 8002166:	4b1a      	ldr	r3, [pc, #104]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	e015      	b.n	8002198 <HAL_RCC_OscConfig+0x2f8>
 800216c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002170:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002174:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002178:	fa93 f3a3 	rbit	r3, r3
 800217c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002180:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002184:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002188:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800218c:	fa93 f3a3 	rbit	r3, r3
 8002190:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002194:	4b0e      	ldr	r3, [pc, #56]	; (80021d0 <HAL_RCC_OscConfig+0x330>)
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800219c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80021a0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80021a4:	fa92 f2a2 	rbit	r2, r2
 80021a8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80021ac:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80021b0:	fab2 f282 	clz	r2, r2
 80021b4:	b2d2      	uxtb	r2, r2
 80021b6:	f042 0220 	orr.w	r2, r2, #32
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	f002 021f 	and.w	r2, r2, #31
 80021c0:	2101      	movs	r1, #1
 80021c2:	fa01 f202 	lsl.w	r2, r1, r2
 80021c6:	4013      	ands	r3, r2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1ab      	bne.n	8002124 <HAL_RCC_OscConfig+0x284>
 80021cc:	e003      	b.n	80021d6 <HAL_RCC_OscConfig+0x336>
 80021ce:	bf00      	nop
 80021d0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f000 817d 	beq.w	80024e6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80021ec:	4ba6      	ldr	r3, [pc, #664]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f003 030c 	and.w	r3, r3, #12
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00b      	beq.n	8002210 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021f8:	4ba3      	ldr	r3, [pc, #652]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f003 030c 	and.w	r3, r3, #12
 8002200:	2b08      	cmp	r3, #8
 8002202:	d172      	bne.n	80022ea <HAL_RCC_OscConfig+0x44a>
 8002204:	4ba0      	ldr	r3, [pc, #640]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d16c      	bne.n	80022ea <HAL_RCC_OscConfig+0x44a>
 8002210:	2302      	movs	r3, #2
 8002212:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002216:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800221a:	fa93 f3a3 	rbit	r3, r3
 800221e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002222:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002226:	fab3 f383 	clz	r3, r3
 800222a:	b2db      	uxtb	r3, r3
 800222c:	095b      	lsrs	r3, r3, #5
 800222e:	b2db      	uxtb	r3, r3
 8002230:	f043 0301 	orr.w	r3, r3, #1
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b01      	cmp	r3, #1
 8002238:	d102      	bne.n	8002240 <HAL_RCC_OscConfig+0x3a0>
 800223a:	4b93      	ldr	r3, [pc, #588]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	e013      	b.n	8002268 <HAL_RCC_OscConfig+0x3c8>
 8002240:	2302      	movs	r3, #2
 8002242:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002246:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800224a:	fa93 f3a3 	rbit	r3, r3
 800224e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002252:	2302      	movs	r3, #2
 8002254:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002258:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800225c:	fa93 f3a3 	rbit	r3, r3
 8002260:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002264:	4b88      	ldr	r3, [pc, #544]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 8002266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002268:	2202      	movs	r2, #2
 800226a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800226e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002272:	fa92 f2a2 	rbit	r2, r2
 8002276:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800227a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800227e:	fab2 f282 	clz	r2, r2
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	f042 0220 	orr.w	r2, r2, #32
 8002288:	b2d2      	uxtb	r2, r2
 800228a:	f002 021f 	and.w	r2, r2, #31
 800228e:	2101      	movs	r1, #1
 8002290:	fa01 f202 	lsl.w	r2, r1, r2
 8002294:	4013      	ands	r3, r2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00a      	beq.n	80022b0 <HAL_RCC_OscConfig+0x410>
 800229a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800229e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d002      	beq.n	80022b0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	f000 be2e 	b.w	8002f0c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b0:	4b75      	ldr	r3, [pc, #468]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	695b      	ldr	r3, [r3, #20]
 80022c4:	21f8      	movs	r1, #248	; 0xf8
 80022c6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ca:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80022ce:	fa91 f1a1 	rbit	r1, r1
 80022d2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80022d6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80022da:	fab1 f181 	clz	r1, r1
 80022de:	b2c9      	uxtb	r1, r1
 80022e0:	408b      	lsls	r3, r1
 80022e2:	4969      	ldr	r1, [pc, #420]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 80022e4:	4313      	orrs	r3, r2
 80022e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022e8:	e0fd      	b.n	80024e6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f000 8088 	beq.w	800240c <HAL_RCC_OscConfig+0x56c>
 80022fc:	2301      	movs	r3, #1
 80022fe:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002302:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002306:	fa93 f3a3 	rbit	r3, r3
 800230a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800230e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002312:	fab3 f383 	clz	r3, r3
 8002316:	b2db      	uxtb	r3, r3
 8002318:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800231c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	461a      	mov	r2, r3
 8002324:	2301      	movs	r3, #1
 8002326:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002328:	f7ff f862 	bl	80013f0 <HAL_GetTick>
 800232c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002330:	e00a      	b.n	8002348 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002332:	f7ff f85d 	bl	80013f0 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d902      	bls.n	8002348 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	f000 bde2 	b.w	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002348:	2302      	movs	r3, #2
 800234a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002352:	fa93 f3a3 	rbit	r3, r3
 8002356:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800235a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235e:	fab3 f383 	clz	r3, r3
 8002362:	b2db      	uxtb	r3, r3
 8002364:	095b      	lsrs	r3, r3, #5
 8002366:	b2db      	uxtb	r3, r3
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b01      	cmp	r3, #1
 8002370:	d102      	bne.n	8002378 <HAL_RCC_OscConfig+0x4d8>
 8002372:	4b45      	ldr	r3, [pc, #276]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	e013      	b.n	80023a0 <HAL_RCC_OscConfig+0x500>
 8002378:	2302      	movs	r3, #2
 800237a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002382:	fa93 f3a3 	rbit	r3, r3
 8002386:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800238a:	2302      	movs	r3, #2
 800238c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002390:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002394:	fa93 f3a3 	rbit	r3, r3
 8002398:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800239c:	4b3a      	ldr	r3, [pc, #232]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	2202      	movs	r2, #2
 80023a2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80023a6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80023aa:	fa92 f2a2 	rbit	r2, r2
 80023ae:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80023b2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80023b6:	fab2 f282 	clz	r2, r2
 80023ba:	b2d2      	uxtb	r2, r2
 80023bc:	f042 0220 	orr.w	r2, r2, #32
 80023c0:	b2d2      	uxtb	r2, r2
 80023c2:	f002 021f 	and.w	r2, r2, #31
 80023c6:	2101      	movs	r1, #1
 80023c8:	fa01 f202 	lsl.w	r2, r1, r2
 80023cc:	4013      	ands	r3, r2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d0af      	beq.n	8002332 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d2:	4b2d      	ldr	r3, [pc, #180]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	695b      	ldr	r3, [r3, #20]
 80023e6:	21f8      	movs	r1, #248	; 0xf8
 80023e8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ec:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80023f0:	fa91 f1a1 	rbit	r1, r1
 80023f4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80023f8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80023fc:	fab1 f181 	clz	r1, r1
 8002400:	b2c9      	uxtb	r1, r1
 8002402:	408b      	lsls	r3, r1
 8002404:	4920      	ldr	r1, [pc, #128]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 8002406:	4313      	orrs	r3, r2
 8002408:	600b      	str	r3, [r1, #0]
 800240a:	e06c      	b.n	80024e6 <HAL_RCC_OscConfig+0x646>
 800240c:	2301      	movs	r3, #1
 800240e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002412:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002416:	fa93 f3a3 	rbit	r3, r3
 800241a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800241e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002422:	fab3 f383 	clz	r3, r3
 8002426:	b2db      	uxtb	r3, r3
 8002428:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800242c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	461a      	mov	r2, r3
 8002434:	2300      	movs	r3, #0
 8002436:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002438:	f7fe ffda 	bl	80013f0 <HAL_GetTick>
 800243c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002440:	e00a      	b.n	8002458 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002442:	f7fe ffd5 	bl	80013f0 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d902      	bls.n	8002458 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	f000 bd5a 	b.w	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002458:	2302      	movs	r3, #2
 800245a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002462:	fa93 f3a3 	rbit	r3, r3
 8002466:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800246a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800246e:	fab3 f383 	clz	r3, r3
 8002472:	b2db      	uxtb	r3, r3
 8002474:	095b      	lsrs	r3, r3, #5
 8002476:	b2db      	uxtb	r3, r3
 8002478:	f043 0301 	orr.w	r3, r3, #1
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b01      	cmp	r3, #1
 8002480:	d104      	bne.n	800248c <HAL_RCC_OscConfig+0x5ec>
 8002482:	4b01      	ldr	r3, [pc, #4]	; (8002488 <HAL_RCC_OscConfig+0x5e8>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	e015      	b.n	80024b4 <HAL_RCC_OscConfig+0x614>
 8002488:	40021000 	.word	0x40021000
 800248c:	2302      	movs	r3, #2
 800248e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002492:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002496:	fa93 f3a3 	rbit	r3, r3
 800249a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800249e:	2302      	movs	r3, #2
 80024a0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80024a4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80024a8:	fa93 f3a3 	rbit	r3, r3
 80024ac:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80024b0:	4bc8      	ldr	r3, [pc, #800]	; (80027d4 <HAL_RCC_OscConfig+0x934>)
 80024b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b4:	2202      	movs	r2, #2
 80024b6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80024ba:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80024be:	fa92 f2a2 	rbit	r2, r2
 80024c2:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80024c6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80024ca:	fab2 f282 	clz	r2, r2
 80024ce:	b2d2      	uxtb	r2, r2
 80024d0:	f042 0220 	orr.w	r2, r2, #32
 80024d4:	b2d2      	uxtb	r2, r2
 80024d6:	f002 021f 	and.w	r2, r2, #31
 80024da:	2101      	movs	r1, #1
 80024dc:	fa01 f202 	lsl.w	r2, r1, r2
 80024e0:	4013      	ands	r3, r2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d1ad      	bne.n	8002442 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0308 	and.w	r3, r3, #8
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 8110 	beq.w	800271c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002500:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d079      	beq.n	8002600 <HAL_RCC_OscConfig+0x760>
 800250c:	2301      	movs	r3, #1
 800250e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002512:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002516:	fa93 f3a3 	rbit	r3, r3
 800251a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800251e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002522:	fab3 f383 	clz	r3, r3
 8002526:	b2db      	uxtb	r3, r3
 8002528:	461a      	mov	r2, r3
 800252a:	4bab      	ldr	r3, [pc, #684]	; (80027d8 <HAL_RCC_OscConfig+0x938>)
 800252c:	4413      	add	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	461a      	mov	r2, r3
 8002532:	2301      	movs	r3, #1
 8002534:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002536:	f7fe ff5b 	bl	80013f0 <HAL_GetTick>
 800253a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800253e:	e00a      	b.n	8002556 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002540:	f7fe ff56 	bl	80013f0 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d902      	bls.n	8002556 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	f000 bcdb 	b.w	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002556:	2302      	movs	r3, #2
 8002558:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002560:	fa93 f3a3 	rbit	r3, r3
 8002564:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800256c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002570:	2202      	movs	r2, #2
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002578:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	fa93 f2a3 	rbit	r2, r3
 8002582:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002586:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002590:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002594:	2202      	movs	r2, #2
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800259c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	fa93 f2a3 	rbit	r2, r3
 80025a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025aa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80025ae:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025b0:	4b88      	ldr	r3, [pc, #544]	; (80027d4 <HAL_RCC_OscConfig+0x934>)
 80025b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025b8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80025bc:	2102      	movs	r1, #2
 80025be:	6019      	str	r1, [r3, #0]
 80025c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025c4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	fa93 f1a3 	rbit	r1, r3
 80025ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025d2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80025d6:	6019      	str	r1, [r3, #0]
  return result;
 80025d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025dc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	fab3 f383 	clz	r3, r3
 80025e6:	b2db      	uxtb	r3, r3
 80025e8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	f003 031f 	and.w	r3, r3, #31
 80025f2:	2101      	movs	r1, #1
 80025f4:	fa01 f303 	lsl.w	r3, r1, r3
 80025f8:	4013      	ands	r3, r2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d0a0      	beq.n	8002540 <HAL_RCC_OscConfig+0x6a0>
 80025fe:	e08d      	b.n	800271c <HAL_RCC_OscConfig+0x87c>
 8002600:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002604:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002608:	2201      	movs	r2, #1
 800260a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002610:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	fa93 f2a3 	rbit	r2, r3
 800261a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800261e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002622:	601a      	str	r2, [r3, #0]
  return result;
 8002624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002628:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800262c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800262e:	fab3 f383 	clz	r3, r3
 8002632:	b2db      	uxtb	r3, r3
 8002634:	461a      	mov	r2, r3
 8002636:	4b68      	ldr	r3, [pc, #416]	; (80027d8 <HAL_RCC_OscConfig+0x938>)
 8002638:	4413      	add	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	461a      	mov	r2, r3
 800263e:	2300      	movs	r3, #0
 8002640:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002642:	f7fe fed5 	bl	80013f0 <HAL_GetTick>
 8002646:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800264a:	e00a      	b.n	8002662 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800264c:	f7fe fed0 	bl	80013f0 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d902      	bls.n	8002662 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	f000 bc55 	b.w	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002662:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002666:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800266a:	2202      	movs	r2, #2
 800266c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002672:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	fa93 f2a3 	rbit	r2, r3
 800267c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002680:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800268a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800268e:	2202      	movs	r2, #2
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002696:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	fa93 f2a3 	rbit	r2, r3
 80026a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80026a8:	601a      	str	r2, [r3, #0]
 80026aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80026b2:	2202      	movs	r2, #2
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	fa93 f2a3 	rbit	r2, r3
 80026c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026c8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80026cc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ce:	4b41      	ldr	r3, [pc, #260]	; (80027d4 <HAL_RCC_OscConfig+0x934>)
 80026d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026d6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80026da:	2102      	movs	r1, #2
 80026dc:	6019      	str	r1, [r3, #0]
 80026de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026e2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	fa93 f1a3 	rbit	r1, r3
 80026ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026f0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80026f4:	6019      	str	r1, [r3, #0]
  return result;
 80026f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026fa:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	fab3 f383 	clz	r3, r3
 8002704:	b2db      	uxtb	r3, r3
 8002706:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800270a:	b2db      	uxtb	r3, r3
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	2101      	movs	r1, #1
 8002712:	fa01 f303 	lsl.w	r3, r1, r3
 8002716:	4013      	ands	r3, r2
 8002718:	2b00      	cmp	r3, #0
 800271a:	d197      	bne.n	800264c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800271c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002720:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0304 	and.w	r3, r3, #4
 800272c:	2b00      	cmp	r3, #0
 800272e:	f000 81a1 	beq.w	8002a74 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002732:	2300      	movs	r3, #0
 8002734:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002738:	4b26      	ldr	r3, [pc, #152]	; (80027d4 <HAL_RCC_OscConfig+0x934>)
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d116      	bne.n	8002772 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002744:	4b23      	ldr	r3, [pc, #140]	; (80027d4 <HAL_RCC_OscConfig+0x934>)
 8002746:	69db      	ldr	r3, [r3, #28]
 8002748:	4a22      	ldr	r2, [pc, #136]	; (80027d4 <HAL_RCC_OscConfig+0x934>)
 800274a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800274e:	61d3      	str	r3, [r2, #28]
 8002750:	4b20      	ldr	r3, [pc, #128]	; (80027d4 <HAL_RCC_OscConfig+0x934>)
 8002752:	69db      	ldr	r3, [r3, #28]
 8002754:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002758:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800275c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002766:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800276a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800276c:	2301      	movs	r3, #1
 800276e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002772:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <HAL_RCC_OscConfig+0x93c>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277a:	2b00      	cmp	r3, #0
 800277c:	d11a      	bne.n	80027b4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800277e:	4b17      	ldr	r3, [pc, #92]	; (80027dc <HAL_RCC_OscConfig+0x93c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a16      	ldr	r2, [pc, #88]	; (80027dc <HAL_RCC_OscConfig+0x93c>)
 8002784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002788:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800278a:	f7fe fe31 	bl	80013f0 <HAL_GetTick>
 800278e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002792:	e009      	b.n	80027a8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002794:	f7fe fe2c 	bl	80013f0 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b64      	cmp	r3, #100	; 0x64
 80027a2:	d901      	bls.n	80027a8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e3b1      	b.n	8002f0c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a8:	4b0c      	ldr	r3, [pc, #48]	; (80027dc <HAL_RCC_OscConfig+0x93c>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d0ef      	beq.n	8002794 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d10d      	bne.n	80027e0 <HAL_RCC_OscConfig+0x940>
 80027c4:	4b03      	ldr	r3, [pc, #12]	; (80027d4 <HAL_RCC_OscConfig+0x934>)
 80027c6:	6a1b      	ldr	r3, [r3, #32]
 80027c8:	4a02      	ldr	r2, [pc, #8]	; (80027d4 <HAL_RCC_OscConfig+0x934>)
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	6213      	str	r3, [r2, #32]
 80027d0:	e03c      	b.n	800284c <HAL_RCC_OscConfig+0x9ac>
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000
 80027d8:	10908120 	.word	0x10908120
 80027dc:	40007000 	.word	0x40007000
 80027e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d10c      	bne.n	800280a <HAL_RCC_OscConfig+0x96a>
 80027f0:	4bc1      	ldr	r3, [pc, #772]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 80027f2:	6a1b      	ldr	r3, [r3, #32]
 80027f4:	4ac0      	ldr	r2, [pc, #768]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 80027f6:	f023 0301 	bic.w	r3, r3, #1
 80027fa:	6213      	str	r3, [r2, #32]
 80027fc:	4bbe      	ldr	r3, [pc, #760]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 80027fe:	6a1b      	ldr	r3, [r3, #32]
 8002800:	4abd      	ldr	r2, [pc, #756]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002802:	f023 0304 	bic.w	r3, r3, #4
 8002806:	6213      	str	r3, [r2, #32]
 8002808:	e020      	b.n	800284c <HAL_RCC_OscConfig+0x9ac>
 800280a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800280e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	2b05      	cmp	r3, #5
 8002818:	d10c      	bne.n	8002834 <HAL_RCC_OscConfig+0x994>
 800281a:	4bb7      	ldr	r3, [pc, #732]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	4ab6      	ldr	r2, [pc, #728]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002820:	f043 0304 	orr.w	r3, r3, #4
 8002824:	6213      	str	r3, [r2, #32]
 8002826:	4bb4      	ldr	r3, [pc, #720]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	4ab3      	ldr	r2, [pc, #716]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 800282c:	f043 0301 	orr.w	r3, r3, #1
 8002830:	6213      	str	r3, [r2, #32]
 8002832:	e00b      	b.n	800284c <HAL_RCC_OscConfig+0x9ac>
 8002834:	4bb0      	ldr	r3, [pc, #704]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	4aaf      	ldr	r2, [pc, #700]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 800283a:	f023 0301 	bic.w	r3, r3, #1
 800283e:	6213      	str	r3, [r2, #32]
 8002840:	4bad      	ldr	r3, [pc, #692]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002842:	6a1b      	ldr	r3, [r3, #32]
 8002844:	4aac      	ldr	r2, [pc, #688]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002846:	f023 0304 	bic.w	r3, r3, #4
 800284a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800284c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002850:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 8081 	beq.w	8002960 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800285e:	f7fe fdc7 	bl	80013f0 <HAL_GetTick>
 8002862:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002866:	e00b      	b.n	8002880 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002868:	f7fe fdc2 	bl	80013f0 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	f241 3288 	movw	r2, #5000	; 0x1388
 8002878:	4293      	cmp	r3, r2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e345      	b.n	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002880:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002884:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002888:	2202      	movs	r2, #2
 800288a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800288c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002890:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	fa93 f2a3 	rbit	r2, r3
 800289a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800289e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028a8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80028ac:	2202      	movs	r2, #2
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028b4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	fa93 f2a3 	rbit	r2, r3
 80028be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028c2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80028c6:	601a      	str	r2, [r3, #0]
  return result;
 80028c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028cc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80028d0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028d2:	fab3 f383 	clz	r3, r3
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	095b      	lsrs	r3, r3, #5
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	f043 0302 	orr.w	r3, r3, #2
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d102      	bne.n	80028ec <HAL_RCC_OscConfig+0xa4c>
 80028e6:	4b84      	ldr	r3, [pc, #528]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 80028e8:	6a1b      	ldr	r3, [r3, #32]
 80028ea:	e013      	b.n	8002914 <HAL_RCC_OscConfig+0xa74>
 80028ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028f0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80028f4:	2202      	movs	r2, #2
 80028f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028fc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	fa93 f2a3 	rbit	r2, r3
 8002906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800290a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	4b79      	ldr	r3, [pc, #484]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002914:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002918:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800291c:	2102      	movs	r1, #2
 800291e:	6011      	str	r1, [r2, #0]
 8002920:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002924:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002928:	6812      	ldr	r2, [r2, #0]
 800292a:	fa92 f1a2 	rbit	r1, r2
 800292e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002932:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002936:	6011      	str	r1, [r2, #0]
  return result;
 8002938:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800293c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002940:	6812      	ldr	r2, [r2, #0]
 8002942:	fab2 f282 	clz	r2, r2
 8002946:	b2d2      	uxtb	r2, r2
 8002948:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800294c:	b2d2      	uxtb	r2, r2
 800294e:	f002 021f 	and.w	r2, r2, #31
 8002952:	2101      	movs	r1, #1
 8002954:	fa01 f202 	lsl.w	r2, r1, r2
 8002958:	4013      	ands	r3, r2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d084      	beq.n	8002868 <HAL_RCC_OscConfig+0x9c8>
 800295e:	e07f      	b.n	8002a60 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002960:	f7fe fd46 	bl	80013f0 <HAL_GetTick>
 8002964:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002968:	e00b      	b.n	8002982 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800296a:	f7fe fd41 	bl	80013f0 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	f241 3288 	movw	r2, #5000	; 0x1388
 800297a:	4293      	cmp	r3, r2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e2c4      	b.n	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002982:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002986:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800298a:	2202      	movs	r2, #2
 800298c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002992:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	fa93 f2a3 	rbit	r2, r3
 800299c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029a0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029aa:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80029ae:	2202      	movs	r2, #2
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029b6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	fa93 f2a3 	rbit	r2, r3
 80029c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029c4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80029c8:	601a      	str	r2, [r3, #0]
  return result;
 80029ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029ce:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80029d2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d4:	fab3 f383 	clz	r3, r3
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	095b      	lsrs	r3, r3, #5
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	f043 0302 	orr.w	r3, r3, #2
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d102      	bne.n	80029ee <HAL_RCC_OscConfig+0xb4e>
 80029e8:	4b43      	ldr	r3, [pc, #268]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	e013      	b.n	8002a16 <HAL_RCC_OscConfig+0xb76>
 80029ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029f2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80029f6:	2202      	movs	r2, #2
 80029f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029fe:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	fa93 f2a3 	rbit	r2, r3
 8002a08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a0c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	4b39      	ldr	r3, [pc, #228]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a1a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002a1e:	2102      	movs	r1, #2
 8002a20:	6011      	str	r1, [r2, #0]
 8002a22:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a26:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002a2a:	6812      	ldr	r2, [r2, #0]
 8002a2c:	fa92 f1a2 	rbit	r1, r2
 8002a30:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a34:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002a38:	6011      	str	r1, [r2, #0]
  return result;
 8002a3a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002a3e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002a42:	6812      	ldr	r2, [r2, #0]
 8002a44:	fab2 f282 	clz	r2, r2
 8002a48:	b2d2      	uxtb	r2, r2
 8002a4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a4e:	b2d2      	uxtb	r2, r2
 8002a50:	f002 021f 	and.w	r2, r2, #31
 8002a54:	2101      	movs	r1, #1
 8002a56:	fa01 f202 	lsl.w	r2, r1, r2
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d184      	bne.n	800296a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a60:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d105      	bne.n	8002a74 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a68:	4b23      	ldr	r3, [pc, #140]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002a6a:	69db      	ldr	r3, [r3, #28]
 8002a6c:	4a22      	ldr	r2, [pc, #136]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002a6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a72:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a78:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	69db      	ldr	r3, [r3, #28]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 8242 	beq.w	8002f0a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a86:	4b1c      	ldr	r3, [pc, #112]	; (8002af8 <HAL_RCC_OscConfig+0xc58>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
 8002a8e:	2b08      	cmp	r3, #8
 8002a90:	f000 8213 	beq.w	8002eba <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a98:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	69db      	ldr	r3, [r3, #28]
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	f040 8162 	bne.w	8002d6a <HAL_RCC_OscConfig+0xeca>
 8002aa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aaa:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002aae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ab2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ab8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	fa93 f2a3 	rbit	r2, r3
 8002ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ac6:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002aca:	601a      	str	r2, [r3, #0]
  return result;
 8002acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ad0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002ad4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ad6:	fab3 f383 	clz	r3, r3
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ae0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	2300      	movs	r3, #0
 8002aea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aec:	f7fe fc80 	bl	80013f0 <HAL_GetTick>
 8002af0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002af4:	e00c      	b.n	8002b10 <HAL_RCC_OscConfig+0xc70>
 8002af6:	bf00      	nop
 8002af8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002afc:	f7fe fc78 	bl	80013f0 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e1fd      	b.n	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002b10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b14:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002b18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b22:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	fa93 f2a3 	rbit	r2, r3
 8002b2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b30:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002b34:	601a      	str	r2, [r3, #0]
  return result;
 8002b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b3a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002b3e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b40:	fab3 f383 	clz	r3, r3
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	095b      	lsrs	r3, r3, #5
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d102      	bne.n	8002b5a <HAL_RCC_OscConfig+0xcba>
 8002b54:	4bb0      	ldr	r3, [pc, #704]	; (8002e18 <HAL_RCC_OscConfig+0xf78>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	e027      	b.n	8002baa <HAL_RCC_OscConfig+0xd0a>
 8002b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b5e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002b62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b6c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	fa93 f2a3 	rbit	r2, r3
 8002b76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b7a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b84:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002b88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b8c:	601a      	str	r2, [r3, #0]
 8002b8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b92:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	fa93 f2a3 	rbit	r2, r3
 8002b9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002ba4:	601a      	str	r2, [r3, #0]
 8002ba6:	4b9c      	ldr	r3, [pc, #624]	; (8002e18 <HAL_RCC_OscConfig+0xf78>)
 8002ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002baa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002bae:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002bb2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002bb6:	6011      	str	r1, [r2, #0]
 8002bb8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002bbc:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002bc0:	6812      	ldr	r2, [r2, #0]
 8002bc2:	fa92 f1a2 	rbit	r1, r2
 8002bc6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002bca:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002bce:	6011      	str	r1, [r2, #0]
  return result;
 8002bd0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002bd4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002bd8:	6812      	ldr	r2, [r2, #0]
 8002bda:	fab2 f282 	clz	r2, r2
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	f042 0220 	orr.w	r2, r2, #32
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	f002 021f 	and.w	r2, r2, #31
 8002bea:	2101      	movs	r1, #1
 8002bec:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d182      	bne.n	8002afc <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bf6:	4b88      	ldr	r3, [pc, #544]	; (8002e18 <HAL_RCC_OscConfig+0xf78>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	430b      	orrs	r3, r1
 8002c18:	497f      	ldr	r1, [pc, #508]	; (8002e18 <HAL_RCC_OscConfig+0xf78>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	604b      	str	r3, [r1, #4]
 8002c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c22:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002c26:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c30:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	fa93 f2a3 	rbit	r2, r3
 8002c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c3e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002c42:	601a      	str	r2, [r3, #0]
  return result;
 8002c44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c48:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002c4c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c4e:	fab3 f383 	clz	r3, r3
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c58:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	461a      	mov	r2, r3
 8002c60:	2301      	movs	r3, #1
 8002c62:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c64:	f7fe fbc4 	bl	80013f0 <HAL_GetTick>
 8002c68:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c6c:	e009      	b.n	8002c82 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c6e:	f7fe fbbf 	bl	80013f0 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e144      	b.n	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002c82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c86:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002c8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c94:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	fa93 f2a3 	rbit	r2, r3
 8002c9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ca2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002ca6:	601a      	str	r2, [r3, #0]
  return result;
 8002ca8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cac:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002cb0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cb2:	fab3 f383 	clz	r3, r3
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	095b      	lsrs	r3, r3, #5
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	f043 0301 	orr.w	r3, r3, #1
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d102      	bne.n	8002ccc <HAL_RCC_OscConfig+0xe2c>
 8002cc6:	4b54      	ldr	r3, [pc, #336]	; (8002e18 <HAL_RCC_OscConfig+0xf78>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	e027      	b.n	8002d1c <HAL_RCC_OscConfig+0xe7c>
 8002ccc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002cd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cde:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	fa93 f2a3 	rbit	r2, r3
 8002ce8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cec:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002cfa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cfe:	601a      	str	r2, [r3, #0]
 8002d00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d04:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	fa93 f2a3 	rbit	r2, r3
 8002d0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d12:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002d16:	601a      	str	r2, [r3, #0]
 8002d18:	4b3f      	ldr	r3, [pc, #252]	; (8002e18 <HAL_RCC_OscConfig+0xf78>)
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d20:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002d24:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002d28:	6011      	str	r1, [r2, #0]
 8002d2a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d2e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002d32:	6812      	ldr	r2, [r2, #0]
 8002d34:	fa92 f1a2 	rbit	r1, r2
 8002d38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d3c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002d40:	6011      	str	r1, [r2, #0]
  return result;
 8002d42:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d46:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002d4a:	6812      	ldr	r2, [r2, #0]
 8002d4c:	fab2 f282 	clz	r2, r2
 8002d50:	b2d2      	uxtb	r2, r2
 8002d52:	f042 0220 	orr.w	r2, r2, #32
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	f002 021f 	and.w	r2, r2, #31
 8002d5c:	2101      	movs	r1, #1
 8002d5e:	fa01 f202 	lsl.w	r2, r1, r2
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d082      	beq.n	8002c6e <HAL_RCC_OscConfig+0xdce>
 8002d68:	e0cf      	b.n	8002f0a <HAL_RCC_OscConfig+0x106a>
 8002d6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d6e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002d72:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002d76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d7c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	fa93 f2a3 	rbit	r2, r3
 8002d86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d8a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002d8e:	601a      	str	r2, [r3, #0]
  return result;
 8002d90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d94:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002d98:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d9a:	fab3 f383 	clz	r3, r3
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002da4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	461a      	mov	r2, r3
 8002dac:	2300      	movs	r3, #0
 8002dae:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db0:	f7fe fb1e 	bl	80013f0 <HAL_GetTick>
 8002db4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002db8:	e009      	b.n	8002dce <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dba:	f7fe fb19 	bl	80013f0 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e09e      	b.n	8002f0c <HAL_RCC_OscConfig+0x106c>
 8002dce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dd2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002dd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002dda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ddc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002de0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	fa93 f2a3 	rbit	r2, r3
 8002dea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dee:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002df2:	601a      	str	r2, [r3, #0]
  return result;
 8002df4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002df8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002dfc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dfe:	fab3 f383 	clz	r3, r3
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	095b      	lsrs	r3, r3, #5
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	f043 0301 	orr.w	r3, r3, #1
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d104      	bne.n	8002e1c <HAL_RCC_OscConfig+0xf7c>
 8002e12:	4b01      	ldr	r3, [pc, #4]	; (8002e18 <HAL_RCC_OscConfig+0xf78>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	e029      	b.n	8002e6c <HAL_RCC_OscConfig+0xfcc>
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e20:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002e24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e2e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	fa93 f2a3 	rbit	r2, r3
 8002e38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e3c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e46:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002e4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e54:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	fa93 f2a3 	rbit	r2, r3
 8002e5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e62:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	4b2b      	ldr	r3, [pc, #172]	; (8002f18 <HAL_RCC_OscConfig+0x1078>)
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e70:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002e74:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002e78:	6011      	str	r1, [r2, #0]
 8002e7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e7e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002e82:	6812      	ldr	r2, [r2, #0]
 8002e84:	fa92 f1a2 	rbit	r1, r2
 8002e88:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e8c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002e90:	6011      	str	r1, [r2, #0]
  return result;
 8002e92:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e96:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002e9a:	6812      	ldr	r2, [r2, #0]
 8002e9c:	fab2 f282 	clz	r2, r2
 8002ea0:	b2d2      	uxtb	r2, r2
 8002ea2:	f042 0220 	orr.w	r2, r2, #32
 8002ea6:	b2d2      	uxtb	r2, r2
 8002ea8:	f002 021f 	and.w	r2, r2, #31
 8002eac:	2101      	movs	r1, #1
 8002eae:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d180      	bne.n	8002dba <HAL_RCC_OscConfig+0xf1a>
 8002eb8:	e027      	b.n	8002f0a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ebe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d101      	bne.n	8002ece <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e01e      	b.n	8002f0c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ece:	4b12      	ldr	r3, [pc, #72]	; (8002f18 <HAL_RCC_OscConfig+0x1078>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ed6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002eda:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ede:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ee2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d10b      	bne.n	8002f06 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002eee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002ef2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002efa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d001      	beq.n	8002f0a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e000      	b.n	8002f0c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	40021000 	.word	0x40021000

08002f1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b09e      	sub	sp, #120	; 0x78
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e162      	b.n	80031fa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f34:	4b90      	ldr	r3, [pc, #576]	; (8003178 <HAL_RCC_ClockConfig+0x25c>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d910      	bls.n	8002f64 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f42:	4b8d      	ldr	r3, [pc, #564]	; (8003178 <HAL_RCC_ClockConfig+0x25c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f023 0207 	bic.w	r2, r3, #7
 8002f4a:	498b      	ldr	r1, [pc, #556]	; (8003178 <HAL_RCC_ClockConfig+0x25c>)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f52:	4b89      	ldr	r3, [pc, #548]	; (8003178 <HAL_RCC_ClockConfig+0x25c>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0307 	and.w	r3, r3, #7
 8002f5a:	683a      	ldr	r2, [r7, #0]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d001      	beq.n	8002f64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e14a      	b.n	80031fa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d008      	beq.n	8002f82 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f70:	4b82      	ldr	r3, [pc, #520]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	497f      	ldr	r1, [pc, #508]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	f000 80dc 	beq.w	8003148 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d13c      	bne.n	8003012 <HAL_RCC_ClockConfig+0xf6>
 8002f98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f9c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fa0:	fa93 f3a3 	rbit	r3, r3
 8002fa4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002fa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fa8:	fab3 f383 	clz	r3, r3
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	095b      	lsrs	r3, r3, #5
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	f043 0301 	orr.w	r3, r3, #1
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d102      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0xa6>
 8002fbc:	4b6f      	ldr	r3, [pc, #444]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	e00f      	b.n	8002fe2 <HAL_RCC_ClockConfig+0xc6>
 8002fc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fc6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fca:	fa93 f3a3 	rbit	r3, r3
 8002fce:	667b      	str	r3, [r7, #100]	; 0x64
 8002fd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002fd4:	663b      	str	r3, [r7, #96]	; 0x60
 8002fd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002fd8:	fa93 f3a3 	rbit	r3, r3
 8002fdc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002fde:	4b67      	ldr	r3, [pc, #412]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002fe6:	65ba      	str	r2, [r7, #88]	; 0x58
 8002fe8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002fea:	fa92 f2a2 	rbit	r2, r2
 8002fee:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002ff0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002ff2:	fab2 f282 	clz	r2, r2
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	f042 0220 	orr.w	r2, r2, #32
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	f002 021f 	and.w	r2, r2, #31
 8003002:	2101      	movs	r1, #1
 8003004:	fa01 f202 	lsl.w	r2, r1, r2
 8003008:	4013      	ands	r3, r2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d17b      	bne.n	8003106 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e0f3      	b.n	80031fa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b02      	cmp	r3, #2
 8003018:	d13c      	bne.n	8003094 <HAL_RCC_ClockConfig+0x178>
 800301a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800301e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003022:	fa93 f3a3 	rbit	r3, r3
 8003026:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003028:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800302a:	fab3 f383 	clz	r3, r3
 800302e:	b2db      	uxtb	r3, r3
 8003030:	095b      	lsrs	r3, r3, #5
 8003032:	b2db      	uxtb	r3, r3
 8003034:	f043 0301 	orr.w	r3, r3, #1
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b01      	cmp	r3, #1
 800303c:	d102      	bne.n	8003044 <HAL_RCC_ClockConfig+0x128>
 800303e:	4b4f      	ldr	r3, [pc, #316]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	e00f      	b.n	8003064 <HAL_RCC_ClockConfig+0x148>
 8003044:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003048:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800304c:	fa93 f3a3 	rbit	r3, r3
 8003050:	647b      	str	r3, [r7, #68]	; 0x44
 8003052:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003056:	643b      	str	r3, [r7, #64]	; 0x40
 8003058:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800305a:	fa93 f3a3 	rbit	r3, r3
 800305e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003060:	4b46      	ldr	r3, [pc, #280]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 8003062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003064:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003068:	63ba      	str	r2, [r7, #56]	; 0x38
 800306a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800306c:	fa92 f2a2 	rbit	r2, r2
 8003070:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003072:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003074:	fab2 f282 	clz	r2, r2
 8003078:	b2d2      	uxtb	r2, r2
 800307a:	f042 0220 	orr.w	r2, r2, #32
 800307e:	b2d2      	uxtb	r2, r2
 8003080:	f002 021f 	and.w	r2, r2, #31
 8003084:	2101      	movs	r1, #1
 8003086:	fa01 f202 	lsl.w	r2, r1, r2
 800308a:	4013      	ands	r3, r2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d13a      	bne.n	8003106 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e0b2      	b.n	80031fa <HAL_RCC_ClockConfig+0x2de>
 8003094:	2302      	movs	r3, #2
 8003096:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309a:	fa93 f3a3 	rbit	r3, r3
 800309e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80030a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a2:	fab3 f383 	clz	r3, r3
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	095b      	lsrs	r3, r3, #5
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	f043 0301 	orr.w	r3, r3, #1
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d102      	bne.n	80030bc <HAL_RCC_ClockConfig+0x1a0>
 80030b6:	4b31      	ldr	r3, [pc, #196]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	e00d      	b.n	80030d8 <HAL_RCC_ClockConfig+0x1bc>
 80030bc:	2302      	movs	r3, #2
 80030be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c2:	fa93 f3a3 	rbit	r3, r3
 80030c6:	627b      	str	r3, [r7, #36]	; 0x24
 80030c8:	2302      	movs	r3, #2
 80030ca:	623b      	str	r3, [r7, #32]
 80030cc:	6a3b      	ldr	r3, [r7, #32]
 80030ce:	fa93 f3a3 	rbit	r3, r3
 80030d2:	61fb      	str	r3, [r7, #28]
 80030d4:	4b29      	ldr	r3, [pc, #164]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	2202      	movs	r2, #2
 80030da:	61ba      	str	r2, [r7, #24]
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	fa92 f2a2 	rbit	r2, r2
 80030e2:	617a      	str	r2, [r7, #20]
  return result;
 80030e4:	697a      	ldr	r2, [r7, #20]
 80030e6:	fab2 f282 	clz	r2, r2
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	f042 0220 	orr.w	r2, r2, #32
 80030f0:	b2d2      	uxtb	r2, r2
 80030f2:	f002 021f 	and.w	r2, r2, #31
 80030f6:	2101      	movs	r1, #1
 80030f8:	fa01 f202 	lsl.w	r2, r1, r2
 80030fc:	4013      	ands	r3, r2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e079      	b.n	80031fa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003106:	4b1d      	ldr	r3, [pc, #116]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f023 0203 	bic.w	r2, r3, #3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	491a      	ldr	r1, [pc, #104]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 8003114:	4313      	orrs	r3, r2
 8003116:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003118:	f7fe f96a 	bl	80013f0 <HAL_GetTick>
 800311c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800311e:	e00a      	b.n	8003136 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003120:	f7fe f966 	bl	80013f0 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	f241 3288 	movw	r2, #5000	; 0x1388
 800312e:	4293      	cmp	r3, r2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e061      	b.n	80031fa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003136:	4b11      	ldr	r3, [pc, #68]	; (800317c <HAL_RCC_ClockConfig+0x260>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f003 020c 	and.w	r2, r3, #12
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	429a      	cmp	r2, r3
 8003146:	d1eb      	bne.n	8003120 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003148:	4b0b      	ldr	r3, [pc, #44]	; (8003178 <HAL_RCC_ClockConfig+0x25c>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	683a      	ldr	r2, [r7, #0]
 8003152:	429a      	cmp	r2, r3
 8003154:	d214      	bcs.n	8003180 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003156:	4b08      	ldr	r3, [pc, #32]	; (8003178 <HAL_RCC_ClockConfig+0x25c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f023 0207 	bic.w	r2, r3, #7
 800315e:	4906      	ldr	r1, [pc, #24]	; (8003178 <HAL_RCC_ClockConfig+0x25c>)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	4313      	orrs	r3, r2
 8003164:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003166:	4b04      	ldr	r3, [pc, #16]	; (8003178 <HAL_RCC_ClockConfig+0x25c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	429a      	cmp	r2, r3
 8003172:	d005      	beq.n	8003180 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e040      	b.n	80031fa <HAL_RCC_ClockConfig+0x2de>
 8003178:	40022000 	.word	0x40022000
 800317c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b00      	cmp	r3, #0
 800318a:	d008      	beq.n	800319e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800318c:	4b1d      	ldr	r3, [pc, #116]	; (8003204 <HAL_RCC_ClockConfig+0x2e8>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	491a      	ldr	r1, [pc, #104]	; (8003204 <HAL_RCC_ClockConfig+0x2e8>)
 800319a:	4313      	orrs	r3, r2
 800319c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d009      	beq.n	80031be <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031aa:	4b16      	ldr	r3, [pc, #88]	; (8003204 <HAL_RCC_ClockConfig+0x2e8>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	4912      	ldr	r1, [pc, #72]	; (8003204 <HAL_RCC_ClockConfig+0x2e8>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80031be:	f000 f829 	bl	8003214 <HAL_RCC_GetSysClockFreq>
 80031c2:	4601      	mov	r1, r0
 80031c4:	4b0f      	ldr	r3, [pc, #60]	; (8003204 <HAL_RCC_ClockConfig+0x2e8>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80031cc:	22f0      	movs	r2, #240	; 0xf0
 80031ce:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	fa92 f2a2 	rbit	r2, r2
 80031d6:	60fa      	str	r2, [r7, #12]
  return result;
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	fab2 f282 	clz	r2, r2
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	40d3      	lsrs	r3, r2
 80031e2:	4a09      	ldr	r2, [pc, #36]	; (8003208 <HAL_RCC_ClockConfig+0x2ec>)
 80031e4:	5cd3      	ldrb	r3, [r2, r3]
 80031e6:	fa21 f303 	lsr.w	r3, r1, r3
 80031ea:	4a08      	ldr	r2, [pc, #32]	; (800320c <HAL_RCC_ClockConfig+0x2f0>)
 80031ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80031ee:	4b08      	ldr	r3, [pc, #32]	; (8003210 <HAL_RCC_ClockConfig+0x2f4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fe f8b8 	bl	8001368 <HAL_InitTick>
  
  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3778      	adds	r7, #120	; 0x78
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	40021000 	.word	0x40021000
 8003208:	0800662c 	.word	0x0800662c
 800320c:	20000080 	.word	0x20000080
 8003210:	20000084 	.word	0x20000084

08003214 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003214:	b480      	push	{r7}
 8003216:	b08b      	sub	sp, #44	; 0x2c
 8003218:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	61fb      	str	r3, [r7, #28]
 800321e:	2300      	movs	r3, #0
 8003220:	61bb      	str	r3, [r7, #24]
 8003222:	2300      	movs	r3, #0
 8003224:	627b      	str	r3, [r7, #36]	; 0x24
 8003226:	2300      	movs	r3, #0
 8003228:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800322a:	2300      	movs	r3, #0
 800322c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800322e:	4b29      	ldr	r3, [pc, #164]	; (80032d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	f003 030c 	and.w	r3, r3, #12
 800323a:	2b04      	cmp	r3, #4
 800323c:	d002      	beq.n	8003244 <HAL_RCC_GetSysClockFreq+0x30>
 800323e:	2b08      	cmp	r3, #8
 8003240:	d003      	beq.n	800324a <HAL_RCC_GetSysClockFreq+0x36>
 8003242:	e03c      	b.n	80032be <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003244:	4b24      	ldr	r3, [pc, #144]	; (80032d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003246:	623b      	str	r3, [r7, #32]
      break;
 8003248:	e03c      	b.n	80032c4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003250:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003254:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	fa92 f2a2 	rbit	r2, r2
 800325c:	607a      	str	r2, [r7, #4]
  return result;
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	fab2 f282 	clz	r2, r2
 8003264:	b2d2      	uxtb	r2, r2
 8003266:	40d3      	lsrs	r3, r2
 8003268:	4a1c      	ldr	r2, [pc, #112]	; (80032dc <HAL_RCC_GetSysClockFreq+0xc8>)
 800326a:	5cd3      	ldrb	r3, [r2, r3]
 800326c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800326e:	4b19      	ldr	r3, [pc, #100]	; (80032d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	220f      	movs	r2, #15
 8003278:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	fa92 f2a2 	rbit	r2, r2
 8003280:	60fa      	str	r2, [r7, #12]
  return result;
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	fab2 f282 	clz	r2, r2
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	40d3      	lsrs	r3, r2
 800328c:	4a14      	ldr	r2, [pc, #80]	; (80032e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800328e:	5cd3      	ldrb	r3, [r2, r3]
 8003290:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d008      	beq.n	80032ae <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800329c:	4a0e      	ldr	r2, [pc, #56]	; (80032d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	fb02 f303 	mul.w	r3, r2, r3
 80032aa:	627b      	str	r3, [r7, #36]	; 0x24
 80032ac:	e004      	b.n	80032b8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	4a0c      	ldr	r2, [pc, #48]	; (80032e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 80032b2:	fb02 f303 	mul.w	r3, r2, r3
 80032b6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80032b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ba:	623b      	str	r3, [r7, #32]
      break;
 80032bc:	e002      	b.n	80032c4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032be:	4b06      	ldr	r3, [pc, #24]	; (80032d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80032c0:	623b      	str	r3, [r7, #32]
      break;
 80032c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032c4:	6a3b      	ldr	r3, [r7, #32]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	372c      	adds	r7, #44	; 0x2c
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr
 80032d2:	bf00      	nop
 80032d4:	40021000 	.word	0x40021000
 80032d8:	007a1200 	.word	0x007a1200
 80032dc:	0800663c 	.word	0x0800663c
 80032e0:	0800664c 	.word	0x0800664c
 80032e4:	003d0900 	.word	0x003d0900

080032e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b092      	sub	sp, #72	; 0x48
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80032f4:	2300      	movs	r3, #0
 80032f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80032f8:	2300      	movs	r3, #0
 80032fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003306:	2b00      	cmp	r3, #0
 8003308:	f000 80d4 	beq.w	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800330c:	4b4e      	ldr	r3, [pc, #312]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800330e:	69db      	ldr	r3, [r3, #28]
 8003310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10e      	bne.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003318:	4b4b      	ldr	r3, [pc, #300]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800331a:	69db      	ldr	r3, [r3, #28]
 800331c:	4a4a      	ldr	r2, [pc, #296]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800331e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003322:	61d3      	str	r3, [r2, #28]
 8003324:	4b48      	ldr	r3, [pc, #288]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003326:	69db      	ldr	r3, [r3, #28]
 8003328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003330:	2301      	movs	r3, #1
 8003332:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003336:	4b45      	ldr	r3, [pc, #276]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800333e:	2b00      	cmp	r3, #0
 8003340:	d118      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003342:	4b42      	ldr	r3, [pc, #264]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a41      	ldr	r2, [pc, #260]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003348:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800334c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800334e:	f7fe f84f 	bl	80013f0 <HAL_GetTick>
 8003352:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003354:	e008      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003356:	f7fe f84b 	bl	80013f0 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	2b64      	cmp	r3, #100	; 0x64
 8003362:	d901      	bls.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e169      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003368:	4b38      	ldr	r3, [pc, #224]	; (800344c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003370:	2b00      	cmp	r3, #0
 8003372:	d0f0      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003374:	4b34      	ldr	r3, [pc, #208]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800337c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800337e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003380:	2b00      	cmp	r3, #0
 8003382:	f000 8084 	beq.w	800348e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800338e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003390:	429a      	cmp	r2, r3
 8003392:	d07c      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003394:	4b2c      	ldr	r3, [pc, #176]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800339c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800339e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80033a2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a6:	fa93 f3a3 	rbit	r3, r3
 80033aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80033ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033ae:	fab3 f383 	clz	r3, r3
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	461a      	mov	r2, r3
 80033b6:	4b26      	ldr	r3, [pc, #152]	; (8003450 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80033b8:	4413      	add	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	461a      	mov	r2, r3
 80033be:	2301      	movs	r3, #1
 80033c0:	6013      	str	r3, [r2, #0]
 80033c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80033c6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ca:	fa93 f3a3 	rbit	r3, r3
 80033ce:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80033d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033d2:	fab3 f383 	clz	r3, r3
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	461a      	mov	r2, r3
 80033da:	4b1d      	ldr	r3, [pc, #116]	; (8003450 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80033dc:	4413      	add	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	461a      	mov	r2, r3
 80033e2:	2300      	movs	r3, #0
 80033e4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80033e6:	4a18      	ldr	r2, [pc, #96]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033ea:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80033ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d04b      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f6:	f7fd fffb 	bl	80013f0 <HAL_GetTick>
 80033fa:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fc:	e00a      	b.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033fe:	f7fd fff7 	bl	80013f0 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	f241 3288 	movw	r2, #5000	; 0x1388
 800340c:	4293      	cmp	r3, r2
 800340e:	d901      	bls.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e113      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003414:	2302      	movs	r3, #2
 8003416:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800341a:	fa93 f3a3 	rbit	r3, r3
 800341e:	627b      	str	r3, [r7, #36]	; 0x24
 8003420:	2302      	movs	r3, #2
 8003422:	623b      	str	r3, [r7, #32]
 8003424:	6a3b      	ldr	r3, [r7, #32]
 8003426:	fa93 f3a3 	rbit	r3, r3
 800342a:	61fb      	str	r3, [r7, #28]
  return result;
 800342c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342e:	fab3 f383 	clz	r3, r3
 8003432:	b2db      	uxtb	r3, r3
 8003434:	095b      	lsrs	r3, r3, #5
 8003436:	b2db      	uxtb	r3, r3
 8003438:	f043 0302 	orr.w	r3, r3, #2
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d108      	bne.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003442:	4b01      	ldr	r3, [pc, #4]	; (8003448 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	e00d      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003448:	40021000 	.word	0x40021000
 800344c:	40007000 	.word	0x40007000
 8003450:	10908100 	.word	0x10908100
 8003454:	2302      	movs	r3, #2
 8003456:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	fa93 f3a3 	rbit	r3, r3
 800345e:	617b      	str	r3, [r7, #20]
 8003460:	4b78      	ldr	r3, [pc, #480]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003464:	2202      	movs	r2, #2
 8003466:	613a      	str	r2, [r7, #16]
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	fa92 f2a2 	rbit	r2, r2
 800346e:	60fa      	str	r2, [r7, #12]
  return result;
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	fab2 f282 	clz	r2, r2
 8003476:	b2d2      	uxtb	r2, r2
 8003478:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	f002 021f 	and.w	r2, r2, #31
 8003482:	2101      	movs	r1, #1
 8003484:	fa01 f202 	lsl.w	r2, r1, r2
 8003488:	4013      	ands	r3, r2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d0b7      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800348e:	4b6d      	ldr	r3, [pc, #436]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	496a      	ldr	r1, [pc, #424]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800349c:	4313      	orrs	r3, r2
 800349e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034a0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d105      	bne.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034a8:	4b66      	ldr	r3, [pc, #408]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034aa:	69db      	ldr	r3, [r3, #28]
 80034ac:	4a65      	ldr	r2, [pc, #404]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d008      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034c0:	4b60      	ldr	r3, [pc, #384]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c4:	f023 0203 	bic.w	r2, r3, #3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	495d      	ldr	r1, [pc, #372]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d008      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034de:	4b59      	ldr	r3, [pc, #356]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	4956      	ldr	r1, [pc, #344]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d008      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034fc:	4b51      	ldr	r3, [pc, #324]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80034fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003500:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	691b      	ldr	r3, [r3, #16]
 8003508:	494e      	ldr	r1, [pc, #312]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800350a:	4313      	orrs	r3, r2
 800350c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0320 	and.w	r3, r3, #32
 8003516:	2b00      	cmp	r3, #0
 8003518:	d008      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800351a:	4b4a      	ldr	r3, [pc, #296]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	f023 0210 	bic.w	r2, r3, #16
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	4947      	ldr	r1, [pc, #284]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003528:	4313      	orrs	r3, r2
 800352a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d008      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003538:	4b42      	ldr	r3, [pc, #264]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003544:	493f      	ldr	r1, [pc, #252]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003546:	4313      	orrs	r3, r2
 8003548:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003552:	2b00      	cmp	r3, #0
 8003554:	d008      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003556:	4b3b      	ldr	r3, [pc, #236]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355a:	f023 0220 	bic.w	r2, r3, #32
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	4938      	ldr	r1, [pc, #224]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003564:	4313      	orrs	r3, r2
 8003566:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0308 	and.w	r3, r3, #8
 8003570:	2b00      	cmp	r3, #0
 8003572:	d008      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003574:	4b33      	ldr	r3, [pc, #204]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003578:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	4930      	ldr	r1, [pc, #192]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003582:	4313      	orrs	r3, r2
 8003584:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0310 	and.w	r3, r3, #16
 800358e:	2b00      	cmp	r3, #0
 8003590:	d008      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003592:	4b2c      	ldr	r3, [pc, #176]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003596:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	4929      	ldr	r1, [pc, #164]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d008      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80035b0:	4b24      	ldr	r3, [pc, #144]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035bc:	4921      	ldr	r1, [pc, #132]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d008      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80035ce:	4b1d      	ldr	r3, [pc, #116]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035da:	491a      	ldr	r1, [pc, #104]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d008      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80035ec:	4b15      	ldr	r3, [pc, #84]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f0:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f8:	4912      	ldr	r1, [pc, #72]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d008      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800360a:	4b0e      	ldr	r3, [pc, #56]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800360c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	490b      	ldr	r1, [pc, #44]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003618:	4313      	orrs	r3, r2
 800361a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d008      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003628:	4b06      	ldr	r3, [pc, #24]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800362a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003634:	4903      	ldr	r1, [pc, #12]	; (8003644 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003636:	4313      	orrs	r3, r2
 8003638:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3748      	adds	r7, #72	; 0x48
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	40021000 	.word	0x40021000

08003648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e09d      	b.n	8003796 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	2b00      	cmp	r3, #0
 8003660:	d108      	bne.n	8003674 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800366a:	d009      	beq.n	8003680 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	61da      	str	r2, [r3, #28]
 8003672:	e005      	b.n	8003680 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d106      	bne.n	80036a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f7fd fb6e 	bl	8000d7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2202      	movs	r2, #2
 80036a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80036c0:	d902      	bls.n	80036c8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036c2:	2300      	movs	r3, #0
 80036c4:	60fb      	str	r3, [r7, #12]
 80036c6:	e002      	b.n	80036ce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80036c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80036d6:	d007      	beq.n	80036e8 <HAL_SPI_Init+0xa0>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80036e0:	d002      	beq.n	80036e8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80036f8:	431a      	orrs	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	431a      	orrs	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	f003 0301 	and.w	r3, r3, #1
 800370c:	431a      	orrs	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003716:	431a      	orrs	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	69db      	ldr	r3, [r3, #28]
 800371c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003720:	431a      	orrs	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800372a:	ea42 0103 	orr.w	r1, r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003732:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	430a      	orrs	r2, r1
 800373c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	0c1b      	lsrs	r3, r3, #16
 8003744:	f003 0204 	and.w	r2, r3, #4
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	f003 0310 	and.w	r3, r3, #16
 8003750:	431a      	orrs	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003756:	f003 0308 	and.w	r3, r3, #8
 800375a:	431a      	orrs	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003764:	ea42 0103 	orr.w	r1, r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	69da      	ldr	r2, [r3, #28]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003784:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d101      	bne.n	80037b0 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e01a      	b.n	80037e6 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2202      	movs	r2, #2
 80037b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037c6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f7fd fb19 	bl	8000e00 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b08a      	sub	sp, #40	; 0x28
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	60f8      	str	r0, [r7, #12]
 80037f6:	60b9      	str	r1, [r7, #8]
 80037f8:	607a      	str	r2, [r7, #4]
 80037fa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80037fc:	2301      	movs	r3, #1
 80037fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <HAL_SPI_TransmitReceive+0x26>
 8003810:	2302      	movs	r3, #2
 8003812:	e20a      	b.n	8003c2a <HAL_SPI_TransmitReceive+0x43c>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800381c:	f7fd fde8 	bl	80013f0 <HAL_GetTick>
 8003820:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003828:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003830:	887b      	ldrh	r3, [r7, #2]
 8003832:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003834:	887b      	ldrh	r3, [r7, #2]
 8003836:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003838:	7efb      	ldrb	r3, [r7, #27]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d00e      	beq.n	800385c <HAL_SPI_TransmitReceive+0x6e>
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003844:	d106      	bne.n	8003854 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d102      	bne.n	8003854 <HAL_SPI_TransmitReceive+0x66>
 800384e:	7efb      	ldrb	r3, [r7, #27]
 8003850:	2b04      	cmp	r3, #4
 8003852:	d003      	beq.n	800385c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003854:	2302      	movs	r3, #2
 8003856:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800385a:	e1e0      	b.n	8003c1e <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d005      	beq.n	800386e <HAL_SPI_TransmitReceive+0x80>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d002      	beq.n	800386e <HAL_SPI_TransmitReceive+0x80>
 8003868:	887b      	ldrh	r3, [r7, #2]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d103      	bne.n	8003876 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003874:	e1d3      	b.n	8003c1e <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b04      	cmp	r3, #4
 8003880:	d003      	beq.n	800388a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2205      	movs	r2, #5
 8003886:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	887a      	ldrh	r2, [r7, #2]
 800389a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	887a      	ldrh	r2, [r7, #2]
 80038a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	68ba      	ldr	r2, [r7, #8]
 80038aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	887a      	ldrh	r2, [r7, #2]
 80038b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	887a      	ldrh	r2, [r7, #2]
 80038b6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038cc:	d802      	bhi.n	80038d4 <HAL_SPI_TransmitReceive+0xe6>
 80038ce:	8a3b      	ldrh	r3, [r7, #16]
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d908      	bls.n	80038e6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685a      	ldr	r2, [r3, #4]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038e2:	605a      	str	r2, [r3, #4]
 80038e4:	e007      	b.n	80038f6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80038f4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003900:	2b40      	cmp	r3, #64	; 0x40
 8003902:	d007      	beq.n	8003914 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003912:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	68db      	ldr	r3, [r3, #12]
 8003918:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800391c:	f240 8081 	bls.w	8003a22 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <HAL_SPI_TransmitReceive+0x140>
 8003928:	8a7b      	ldrh	r3, [r7, #18]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d16d      	bne.n	8003a0a <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003932:	881a      	ldrh	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800393e:	1c9a      	adds	r2, r3, #2
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003948:	b29b      	uxth	r3, r3
 800394a:	3b01      	subs	r3, #1
 800394c:	b29a      	uxth	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003952:	e05a      	b.n	8003a0a <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f003 0302 	and.w	r3, r3, #2
 800395e:	2b02      	cmp	r3, #2
 8003960:	d11b      	bne.n	800399a <HAL_SPI_TransmitReceive+0x1ac>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	d016      	beq.n	800399a <HAL_SPI_TransmitReceive+0x1ac>
 800396c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396e:	2b01      	cmp	r3, #1
 8003970:	d113      	bne.n	800399a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003976:	881a      	ldrh	r2, [r3, #0]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003982:	1c9a      	adds	r2, r3, #2
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29a      	uxth	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003996:	2300      	movs	r3, #0
 8003998:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d11c      	bne.n	80039e2 <HAL_SPI_TransmitReceive+0x1f4>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d016      	beq.n	80039e2 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68da      	ldr	r2, [r3, #12]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039be:	b292      	uxth	r2, r2
 80039c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	1c9a      	adds	r2, r3, #2
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039de:	2301      	movs	r3, #1
 80039e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80039e2:	f7fd fd05 	bl	80013f0 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d80b      	bhi.n	8003a0a <HAL_SPI_TransmitReceive+0x21c>
 80039f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f8:	d007      	beq.n	8003a0a <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003a08:	e109      	b.n	8003c1e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d19f      	bne.n	8003954 <HAL_SPI_TransmitReceive+0x166>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d199      	bne.n	8003954 <HAL_SPI_TransmitReceive+0x166>
 8003a20:	e0e3      	b.n	8003bea <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <HAL_SPI_TransmitReceive+0x244>
 8003a2a:	8a7b      	ldrh	r3, [r7, #18]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	f040 80cf 	bne.w	8003bd0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d912      	bls.n	8003a62 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a40:	881a      	ldrh	r2, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a4c:	1c9a      	adds	r2, r3, #2
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	3b02      	subs	r3, #2
 8003a5a:	b29a      	uxth	r2, r3
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a60:	e0b6      	b.n	8003bd0 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	330c      	adds	r3, #12
 8003a6c:	7812      	ldrb	r2, [r2, #0]
 8003a6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a88:	e0a2      	b.n	8003bd0 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f003 0302 	and.w	r3, r3, #2
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d134      	bne.n	8003b02 <HAL_SPI_TransmitReceive+0x314>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a9c:	b29b      	uxth	r3, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d02f      	beq.n	8003b02 <HAL_SPI_TransmitReceive+0x314>
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d12c      	bne.n	8003b02 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d912      	bls.n	8003ad8 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab6:	881a      	ldrh	r2, [r3, #0]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac2:	1c9a      	adds	r2, r3, #2
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	3b02      	subs	r3, #2
 8003ad0:	b29a      	uxth	r2, r3
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ad6:	e012      	b.n	8003afe <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	330c      	adds	r3, #12
 8003ae2:	7812      	ldrb	r2, [r2, #0]
 8003ae4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aea:	1c5a      	adds	r2, r3, #1
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	3b01      	subs	r3, #1
 8003af8:	b29a      	uxth	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003afe:	2300      	movs	r3, #0
 8003b00:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d148      	bne.n	8003ba2 <HAL_SPI_TransmitReceive+0x3b4>
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d042      	beq.n	8003ba2 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d923      	bls.n	8003b70 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68da      	ldr	r2, [r3, #12]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	b292      	uxth	r2, r2
 8003b34:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	1c9a      	adds	r2, r3, #2
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b02      	subs	r3, #2
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d81f      	bhi.n	8003b9e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b6c:	605a      	str	r2, [r3, #4]
 8003b6e:	e016      	b.n	8003b9e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f103 020c 	add.w	r2, r3, #12
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7c:	7812      	ldrb	r2, [r2, #0]
 8003b7e:	b2d2      	uxtb	r2, r2
 8003b80:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	1c5a      	adds	r2, r3, #1
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	3b01      	subs	r3, #1
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ba2:	f7fd fc25 	bl	80013f0 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d803      	bhi.n	8003bba <HAL_SPI_TransmitReceive+0x3cc>
 8003bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bb8:	d102      	bne.n	8003bc0 <HAL_SPI_TransmitReceive+0x3d2>
 8003bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d107      	bne.n	8003bd0 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003bce:	e026      	b.n	8003c1e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f47f af57 	bne.w	8003a8a <HAL_SPI_TransmitReceive+0x29c>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f47f af50 	bne.w	8003a8a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bea:	69fa      	ldr	r2, [r7, #28]
 8003bec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003bee:	68f8      	ldr	r0, [r7, #12]
 8003bf0:	f000 f94c 	bl	8003e8c <SPI_EndRxTxTransaction>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d005      	beq.n	8003c06 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2220      	movs	r2, #32
 8003c04:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c14:	e003      	b.n	8003c1e <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003c26:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3728      	adds	r7, #40	; 0x28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c40:	b2db      	uxtb	r3, r3
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
	...

08003c50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b088      	sub	sp, #32
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	603b      	str	r3, [r7, #0]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c60:	f7fd fbc6 	bl	80013f0 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c68:	1a9b      	subs	r3, r3, r2
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	4413      	add	r3, r2
 8003c6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c70:	f7fd fbbe 	bl	80013f0 <HAL_GetTick>
 8003c74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c76:	4b39      	ldr	r3, [pc, #228]	; (8003d5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	015b      	lsls	r3, r3, #5
 8003c7c:	0d1b      	lsrs	r3, r3, #20
 8003c7e:	69fa      	ldr	r2, [r7, #28]
 8003c80:	fb02 f303 	mul.w	r3, r2, r3
 8003c84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c86:	e054      	b.n	8003d32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8e:	d050      	beq.n	8003d32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c90:	f7fd fbae 	bl	80013f0 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	69fa      	ldr	r2, [r7, #28]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d902      	bls.n	8003ca6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d13d      	bne.n	8003d22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	685a      	ldr	r2, [r3, #4]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003cb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cbe:	d111      	bne.n	8003ce4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cc8:	d004      	beq.n	8003cd4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cd2:	d107      	bne.n	8003ce4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ce2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cec:	d10f      	bne.n	8003d0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003cfc:	601a      	str	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e017      	b.n	8003d52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689a      	ldr	r2, [r3, #8]
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	68ba      	ldr	r2, [r7, #8]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	bf0c      	ite	eq
 8003d42:	2301      	moveq	r3, #1
 8003d44:	2300      	movne	r3, #0
 8003d46:	b2db      	uxtb	r3, r3
 8003d48:	461a      	mov	r2, r3
 8003d4a:	79fb      	ldrb	r3, [r7, #7]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d19b      	bne.n	8003c88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3720      	adds	r7, #32
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	20000080 	.word	0x20000080

08003d60 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b08a      	sub	sp, #40	; 0x28
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
 8003d6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003d72:	f7fd fb3d 	bl	80013f0 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d7a:	1a9b      	subs	r3, r3, r2
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	4413      	add	r3, r2
 8003d80:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003d82:	f7fd fb35 	bl	80013f0 <HAL_GetTick>
 8003d86:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	330c      	adds	r3, #12
 8003d8e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003d90:	4b3d      	ldr	r3, [pc, #244]	; (8003e88 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	4613      	mov	r3, r2
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	4413      	add	r3, r2
 8003d9a:	00da      	lsls	r2, r3, #3
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	0d1b      	lsrs	r3, r3, #20
 8003da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003da2:	fb02 f303 	mul.w	r3, r2, r3
 8003da6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003da8:	e060      	b.n	8003e6c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003db0:	d107      	bne.n	8003dc2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d104      	bne.n	8003dc2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003dc0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc8:	d050      	beq.n	8003e6c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dca:	f7fd fb11 	bl	80013f0 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d902      	bls.n	8003de0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d13d      	bne.n	8003e5c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003dee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003df8:	d111      	bne.n	8003e1e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e02:	d004      	beq.n	8003e0e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e0c:	d107      	bne.n	8003e1e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e1c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e26:	d10f      	bne.n	8003e48 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e36:	601a      	str	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e46:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e010      	b.n	8003e7e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003e62:	2300      	movs	r3, #0
 8003e64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689a      	ldr	r2, [r3, #8]
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	4013      	ands	r3, r2
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d196      	bne.n	8003daa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3728      	adds	r7, #40	; 0x28
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	20000080 	.word	0x20000080

08003e8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b086      	sub	sp, #24
 8003e90:	af02      	add	r7, sp, #8
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	9300      	str	r3, [sp, #0]
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f7ff ff5b 	bl	8003d60 <SPI_WaitFifoStateUntilTimeout>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d007      	beq.n	8003ec0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eb4:	f043 0220 	orr.w	r2, r3, #32
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e027      	b.n	8003f10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	2180      	movs	r1, #128	; 0x80
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f7ff fec0 	bl	8003c50 <SPI_WaitFlagStateUntilTimeout>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d007      	beq.n	8003ee6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eda:	f043 0220 	orr.w	r2, r3, #32
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e014      	b.n	8003f10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f7ff ff34 	bl	8003d60 <SPI_WaitFifoStateUntilTimeout>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d007      	beq.n	8003f0e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f02:	f043 0220 	orr.w	r2, r3, #32
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e000      	b.n	8003f10 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003f20:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003f24:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	43db      	mvns	r3, r3
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	4013      	ands	r3, r2
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3714      	adds	r7, #20
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003f4e:	b084      	sub	sp, #16
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	f107 0014 	add.w	r0, r7, #20
 8003f5c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	b004      	add	sp, #16
 8003f8e:	4770      	bx	lr

08003f90 <BSP_GYRO_Init>:
/**
  * @brief  Set gyroscope Initialization.
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef         Gyro_InitStructure;
  GYRO_FilterConfigTypeDef Gyro_FilterStructure = {0,0};
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	703b      	strb	r3, [r7, #0]
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	707b      	strb	r3, [r7, #1]

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8003fa6:	4b52      	ldr	r3, [pc, #328]	; (80040f0 <BSP_GYRO_Init+0x160>)
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	4798      	blx	r3
 8003fac:	4603      	mov	r3, r0
 8003fae:	2bd4      	cmp	r3, #212	; 0xd4
 8003fb0:	d005      	beq.n	8003fbe <BSP_GYRO_Init+0x2e>
 8003fb2:	4b4f      	ldr	r3, [pc, #316]	; (80040f0 <BSP_GYRO_Init+0x160>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	4798      	blx	r3
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2bd5      	cmp	r3, #213	; 0xd5
 8003fbc:	d146      	bne.n	800404c <BSP_GYRO_Init+0xbc>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8003fbe:	4b4d      	ldr	r3, [pc, #308]	; (80040f4 <BSP_GYRO_Init+0x164>)
 8003fc0:	4a4b      	ldr	r2, [pc, #300]	; (80040f0 <BSP_GYRO_Init+0x160>)
 8003fc2:	601a      	str	r2, [r3, #0]

    /* MEMS configuration ----------------------------------------------------*/
    /* Fill the gyroscope structure */
    Gyro_InitStructure.Power_Mode       = L3GD20_MODE_ACTIVE;
 8003fc4:	2308      	movs	r3, #8
 8003fc6:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = L3GD20_OUTPUT_DATARATE_1;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = L3GD20_AXES_ENABLE;
 8003fcc:	2307      	movs	r3, #7
 8003fce:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = L3GD20_BANDWIDTH_4;
 8003fd0:	2330      	movs	r3, #48	; 0x30
 8003fd2:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = L3GD20_BLE_LSB;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = L3GD20_FULLSCALE_500;
 8003fdc:	2310      	movs	r3, #16
 8003fde:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8003fe0:	793a      	ldrb	r2, [r7, #4]
 8003fe2:	797b      	ldrb	r3, [r7, #5]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8003fe8:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8003fea:	4313      	orrs	r3, r2
 8003fec:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8003fee:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8003ff6:	7a3a      	ldrb	r2, [r7, #8]
 8003ff8:	7a7b      	ldrb	r3, [r7, #9]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 8003ffe:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8004000:	4313      	orrs	r3, r2
 8004002:	b2db      	uxtb	r3, r3
 8004004:	b29b      	uxth	r3, r3
 8004006:	021b      	lsls	r3, r3, #8
 8004008:	b29a      	uxth	r2, r3
 800400a:	89bb      	ldrh	r3, [r7, #12]
 800400c:	4313      	orrs	r3, r2
 800400e:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 8004010:	4b38      	ldr	r3, [pc, #224]	; (80040f4 <BSP_GYRO_Init+0x164>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	89ba      	ldrh	r2, [r7, #12]
 8004018:	4610      	mov	r0, r2
 800401a:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = L3GD20_HPM_NORMAL_MODE_RES;
 800401c:	2300      	movs	r3, #0
 800401e:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 8004020:	2300      	movs	r3, #0
 8004022:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8004024:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 8004026:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 8004028:	4313      	orrs	r3, r2
 800402a:	b2db      	uxtb	r3, r3
 800402c:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl) ;
 800402e:	4b31      	ldr	r3, [pc, #196]	; (80040f4 <BSP_GYRO_Init+0x164>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004034:	89ba      	ldrh	r2, [r7, #12]
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	4610      	mov	r0, r2
 800403a:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 800403c:	4b2d      	ldr	r3, [pc, #180]	; (80040f4 <BSP_GYRO_Init+0x164>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004042:	2010      	movs	r0, #16
 8004044:	4798      	blx	r3

    ret = GYRO_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	73fb      	strb	r3, [r7, #15]
 800404a:	e04b      	b.n	80040e4 <BSP_GYRO_Init+0x154>
  }
  else if (I3g4250Drv.ReadID() == I_AM_I3G4250D)
 800404c:	4b2a      	ldr	r3, [pc, #168]	; (80040f8 <BSP_GYRO_Init+0x168>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	4798      	blx	r3
 8004052:	4603      	mov	r3, r0
 8004054:	2bd3      	cmp	r3, #211	; 0xd3
 8004056:	d145      	bne.n	80040e4 <BSP_GYRO_Init+0x154>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &I3g4250Drv;
 8004058:	4b26      	ldr	r3, [pc, #152]	; (80040f4 <BSP_GYRO_Init+0x164>)
 800405a:	4a27      	ldr	r2, [pc, #156]	; (80040f8 <BSP_GYRO_Init+0x168>)
 800405c:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    Gyro_InitStructure.Power_Mode       = I3G4250D_MODE_ACTIVE;
 800405e:	2308      	movs	r3, #8
 8004060:	713b      	strb	r3, [r7, #4]
    Gyro_InitStructure.Output_DataRate  = I3G4250D_OUTPUT_DATARATE_1;
 8004062:	2300      	movs	r3, #0
 8004064:	717b      	strb	r3, [r7, #5]
    Gyro_InitStructure.Axes_Enable      = I3G4250D_AXES_ENABLE;
 8004066:	2307      	movs	r3, #7
 8004068:	71bb      	strb	r3, [r7, #6]
    Gyro_InitStructure.Band_Width       = I3G4250D_BANDWIDTH_4;
 800406a:	2330      	movs	r3, #48	; 0x30
 800406c:	71fb      	strb	r3, [r7, #7]
    Gyro_InitStructure.BlockData_Update = I3G4250D_BlockDataUpdate_Continous;
 800406e:	2300      	movs	r3, #0
 8004070:	723b      	strb	r3, [r7, #8]
    Gyro_InitStructure.Endianness       = I3G4250D_BLE_LSB;
 8004072:	2300      	movs	r3, #0
 8004074:	727b      	strb	r3, [r7, #9]
    Gyro_InitStructure.Full_Scale       = I3G4250D_FULLSCALE_500;
 8004076:	2310      	movs	r3, #16
 8004078:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800407a:	793a      	ldrb	r2, [r7, #4]
 800407c:	797b      	ldrb	r3, [r7, #5]
 800407e:	4313      	orrs	r3, r2
 8004080:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8004082:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 8004084:	4313      	orrs	r3, r2
 8004086:	b2da      	uxtb	r2, r3
                       Gyro_InitStructure.Axes_Enable | Gyro_InitStructure.Band_Width);
 8004088:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t) (Gyro_InitStructure.Power_Mode  | Gyro_InitStructure.Output_DataRate | \
 800408a:	4313      	orrs	r3, r2
 800408c:	b2db      	uxtb	r3, r3
 800408e:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 8004090:	7a3a      	ldrb	r2, [r7, #8]
 8004092:	7a7b      	ldrb	r3, [r7, #9]
 8004094:	4313      	orrs	r3, r2
 8004096:	b2da      	uxtb	r2, r3
                         Gyro_InitStructure.Full_Scale) << 8);
 8004098:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t) ((Gyro_InitStructure.BlockData_Update | Gyro_InitStructure.Endianness | \
 800409a:	4313      	orrs	r3, r2
 800409c:	b2db      	uxtb	r3, r3
 800409e:	b29b      	uxth	r3, r3
 80040a0:	021b      	lsls	r3, r3, #8
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	89bb      	ldrh	r3, [r7, #12]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	81bb      	strh	r3, [r7, #12]

    /* Initialize the gyroscope */
    GyroscopeDrv->Init(ctrl);
 80040aa:	4b12      	ldr	r3, [pc, #72]	; (80040f4 <BSP_GYRO_Init+0x164>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	89ba      	ldrh	r2, [r7, #12]
 80040b2:	4610      	mov	r0, r2
 80040b4:	4798      	blx	r3

    Gyro_FilterStructure.HighPassFilter_Mode_Selection   = I3G4250D_HPM_NORMAL_MODE_RES;
 80040b6:	2300      	movs	r3, #0
 80040b8:	703b      	strb	r3, [r7, #0]
    Gyro_FilterStructure.HighPassFilter_CutOff_Frequency = I3G4250D_HPFCF_0;
 80040ba:	2300      	movs	r3, #0
 80040bc:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80040be:	783a      	ldrb	r2, [r7, #0]
                       Gyro_FilterStructure.HighPassFilter_CutOff_Frequency));
 80040c0:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t) ((Gyro_FilterStructure.HighPassFilter_Mode_Selection |\
 80040c2:	4313      	orrs	r3, r2
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	81bb      	strh	r3, [r7, #12]

    /* Configure the gyroscope main parameters */
    GyroscopeDrv->FilterConfig(ctrl);
 80040c8:	4b0a      	ldr	r3, [pc, #40]	; (80040f4 <BSP_GYRO_Init+0x164>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ce:	89ba      	ldrh	r2, [r7, #12]
 80040d0:	b2d2      	uxtb	r2, r2
 80040d2:	4610      	mov	r0, r2
 80040d4:	4798      	blx	r3

    GyroscopeDrv->FilterCmd(I3G4250D_HIGHPASSFILTER_ENABLE);
 80040d6:	4b07      	ldr	r3, [pc, #28]	; (80040f4 <BSP_GYRO_Init+0x164>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040dc:	2010      	movs	r0, #16
 80040de:	4798      	blx	r3

    ret = GYRO_OK;
 80040e0:	2300      	movs	r3, #0
 80040e2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80040e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3710      	adds	r7, #16
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	200000c0 	.word	0x200000c0
 80040f4:	20000848 	.word	0x20000848
 80040f8:	2000008c 	.word	0x2000008c

080040fc <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration
  * @param pfData pointer on floating array
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv->GetXYZ!= NULL)
 8004104:	4b06      	ldr	r3, [pc, #24]	; (8004120 <BSP_GYRO_GetXYZ+0x24>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410a:	2b00      	cmp	r3, #0
 800410c:	d004      	beq.n	8004118 <BSP_GYRO_GetXYZ+0x1c>
  {
	GyroscopeDrv->GetXYZ(pfData);
 800410e:	4b04      	ldr	r3, [pc, #16]	; (8004120 <BSP_GYRO_GetXYZ+0x24>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	4798      	blx	r3
  }
}
 8004118:	bf00      	nop
 800411a:	3708      	adds	r7, #8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	20000848 	.word	0x20000848

08004124 <I3G4250D_Init>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_Init(uint16_t InitStruct)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	4603      	mov	r3, r0
 800412c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800412e:	2300      	movs	r3, #0
 8004130:	73fb      	strb	r3, [r7, #15]

  /* Configure the low level interface */
  GYRO_IO_Init();
 8004132:	f000 fc7f 	bl	8004a34 <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8004136:	88fb      	ldrh	r3, [r7, #6]
 8004138:	b2db      	uxtb	r3, r3
 800413a:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 800413c:	f107 030f 	add.w	r3, r7, #15
 8004140:	2201      	movs	r2, #1
 8004142:	2120      	movs	r1, #32
 8004144:	4618      	mov	r0, r3
 8004146:	f000 fcbb 	bl	8004ac0 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG4 register */
  ctrl = (uint8_t)(InitStruct >> 8);
 800414a:	88fb      	ldrh	r3, [r7, #6]
 800414c:	0a1b      	lsrs	r3, r3, #8
 800414e:	b29b      	uxth	r3, r3
 8004150:	b2db      	uxtb	r3, r3
 8004152:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG4_ADDR, 1);
 8004154:	f107 030f 	add.w	r3, r7, #15
 8004158:	2201      	movs	r2, #1
 800415a:	2123      	movs	r1, #35	; 0x23
 800415c:	4618      	mov	r0, r3
 800415e:	f000 fcaf 	bl	8004ac0 <GYRO_IO_Write>
}
 8004162:	bf00      	nop
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <I3G4250D_DeInit>:
  * @brief I3G4250D De-initialization
  * @param  None
  * @retval None
  */
void I3G4250D_DeInit(void)
{
 800416a:	b480      	push	{r7}
 800416c:	af00      	add	r7, sp, #0
}
 800416e:	bf00      	nop
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <I3G4250D_ReadID>:
  * @brief  Read ID address of I3G4250D
  * @param  None
  * @retval ID name
  */
uint8_t I3G4250D_ReadID(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
  uint8_t tmp;

  /* Configure the low level interface */
  GYRO_IO_Init();
 800417e:	f000 fc59 	bl	8004a34 <GYRO_IO_Init>

  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, I3G4250D_WHO_AM_I_ADDR, 1);
 8004182:	1dfb      	adds	r3, r7, #7
 8004184:	2201      	movs	r2, #1
 8004186:	210f      	movs	r1, #15
 8004188:	4618      	mov	r0, r3
 800418a:	f000 fccb 	bl	8004b24 <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
 800418e:	79fb      	ldrb	r3, [r7, #7]
}
 8004190:	4618      	mov	r0, r3
 8004192:	3708      	adds	r7, #8
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <I3G4250D_RebootCmd>:
  * @brief  Reboot memory content of I3G4250D
  * @param  None
  * @retval None
  */
void I3G4250D_RebootCmd(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 800419e:	1dfb      	adds	r3, r7, #7
 80041a0:	2201      	movs	r2, #1
 80041a2:	2124      	movs	r1, #36	; 0x24
 80041a4:	4618      	mov	r0, r3
 80041a6:	f000 fcbd 	bl	8004b24 <GYRO_IO_Read>

  /* Enable or Disable the reboot memory */
  tmpreg |= I3G4250D_BOOT_REBOOTMEMORY;
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	71fb      	strb	r3, [r7, #7]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 80041b4:	1dfb      	adds	r3, r7, #7
 80041b6:	2201      	movs	r2, #1
 80041b8:	2124      	movs	r1, #36	; 0x24
 80041ba:	4618      	mov	r0, r3
 80041bc:	f000 fc80 	bl	8004ac0 <GYRO_IO_Write>
}
 80041c0:	bf00      	nop
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <I3G4250D_LowPower>:
  * @param  I3G4250D_InitStruct: pointer to a I3G4250D_InitTypeDef structure
  *         that contains the configuration setting for the I3G4250D.
  * @retval None
  */
void I3G4250D_LowPower(uint16_t InitStruct)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	4603      	mov	r3, r0
 80041d0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80041d2:	2300      	movs	r3, #0
 80041d4:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80041d6:	88fb      	ldrh	r3, [r7, #6]
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, I3G4250D_CTRL_REG1_ADDR, 1);
 80041dc:	f107 030f 	add.w	r3, r7, #15
 80041e0:	2201      	movs	r2, #1
 80041e2:	2120      	movs	r1, #32
 80041e4:	4618      	mov	r0, r3
 80041e6:	f000 fc6b 	bl	8004ac0 <GYRO_IO_Write>
}
 80041ea:	bf00      	nop
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <I3G4250D_INT1InterruptConfig>:
  * @brief  Set I3G4250D Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the I3G4250D Interrupt.
  * @retval None
  */
void I3G4250D_INT1InterruptConfig(uint16_t Int1Config)
{
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b084      	sub	sp, #16
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	4603      	mov	r3, r0
 80041fa:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 80041fc:	2300      	movs	r3, #0
 80041fe:	73fb      	strb	r3, [r7, #15]
 8004200:	2300      	movs	r3, #0
 8004202:	73bb      	strb	r3, [r7, #14]

  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 8004204:	f107 030f 	add.w	r3, r7, #15
 8004208:	2201      	movs	r2, #1
 800420a:	2130      	movs	r1, #48	; 0x30
 800420c:	4618      	mov	r0, r3
 800420e:	f000 fc89 	bl	8004b24 <GYRO_IO_Read>

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 8004212:	f107 030e 	add.w	r3, r7, #14
 8004216:	2201      	movs	r2, #1
 8004218:	2122      	movs	r1, #34	; 0x22
 800421a:	4618      	mov	r0, r3
 800421c:	f000 fc82 	bl	8004b24 <GYRO_IO_Read>

  ctrl_cfr &= 0x80;
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004226:	b2db      	uxtb	r3, r3
 8004228:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 800422a:	88fb      	ldrh	r3, [r7, #6]
 800422c:	b2db      	uxtb	r3, r3
 800422e:	121b      	asrs	r3, r3, #8
 8004230:	b25a      	sxtb	r2, r3
 8004232:	7bfb      	ldrb	r3, [r7, #15]
 8004234:	b25b      	sxtb	r3, r3
 8004236:	4313      	orrs	r3, r2
 8004238:	b25b      	sxtb	r3, r3
 800423a:	b2db      	uxtb	r3, r3
 800423c:	73fb      	strb	r3, [r7, #15]

  ctrl3 &= 0xDF;
 800423e:	7bbb      	ldrb	r3, [r7, #14]
 8004240:	f023 0320 	bic.w	r3, r3, #32
 8004244:	b2db      	uxtb	r3, r3
 8004246:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);
 8004248:	88fb      	ldrh	r3, [r7, #6]
 800424a:	b2da      	uxtb	r2, r3
 800424c:	7bbb      	ldrb	r3, [r7, #14]
 800424e:	4313      	orrs	r3, r2
 8004250:	b2db      	uxtb	r3, r3
 8004252:	73bb      	strb	r3, [r7, #14]

  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, I3G4250D_INT1_CFG_ADDR, 1);
 8004254:	f107 030f 	add.w	r3, r7, #15
 8004258:	2201      	movs	r2, #1
 800425a:	2130      	movs	r1, #48	; 0x30
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fc2f 	bl	8004ac0 <GYRO_IO_Write>

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, I3G4250D_CTRL_REG3_ADDR, 1);
 8004262:	f107 030e 	add.w	r3, r7, #14
 8004266:	2201      	movs	r2, #1
 8004268:	2122      	movs	r1, #34	; 0x22
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fc28 	bl	8004ac0 <GYRO_IO_Write>
}
 8004270:	bf00      	nop
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <I3G4250D_EnableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_EnableIT(uint8_t IntSel)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	4603      	mov	r3, r0
 8004280:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 8004282:	f107 030f 	add.w	r3, r7, #15
 8004286:	2201      	movs	r2, #1
 8004288:	2122      	movs	r1, #34	; 0x22
 800428a:	4618      	mov	r0, r3
 800428c:	f000 fc4a 	bl	8004b24 <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 8004290:	79fb      	ldrb	r3, [r7, #7]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d10a      	bne.n	80042ac <I3G4250D_EnableIT+0x34>
  {
    tmpreg &= 0x7F;
 8004296:	7bfb      	ldrb	r3, [r7, #15]
 8004298:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800429c:	b2db      	uxtb	r3, r3
 800429e:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_ENABLE;
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
 80042a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	73fb      	strb	r3, [r7, #15]
 80042aa:	e00c      	b.n	80042c6 <I3G4250D_EnableIT+0x4e>
  }
  else if (IntSel == I3G4250D_INT2)
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d109      	bne.n	80042c6 <I3G4250D_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 80042b2:	7bfb      	ldrb	r3, [r7, #15]
 80042b4:	f023 0308 	bic.w	r3, r3, #8
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_ENABLE;
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
 80042be:	f043 0308 	orr.w	r3, r3, #8
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 80042c6:	f107 030f 	add.w	r3, r7, #15
 80042ca:	2201      	movs	r2, #1
 80042cc:	2122      	movs	r1, #34	; 0x22
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 fbf6 	bl	8004ac0 <GYRO_IO_Write>
}
 80042d4:	bf00      	nop
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <I3G4250D_DisableIT>:
  *        @arg I3G4250D_INT1
  *        @arg I3G4250D_INT2
  * @retval None
  */
void I3G4250D_DisableIT(uint8_t IntSel)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	4603      	mov	r3, r0
 80042e4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 80042e6:	f107 030f 	add.w	r3, r7, #15
 80042ea:	2201      	movs	r2, #1
 80042ec:	2122      	movs	r1, #34	; 0x22
 80042ee:	4618      	mov	r0, r3
 80042f0:	f000 fc18 	bl	8004b24 <GYRO_IO_Read>

  if (IntSel == I3G4250D_INT1)
 80042f4:	79fb      	ldrb	r3, [r7, #7]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d107      	bne.n	800430a <I3G4250D_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;
 80042fa:	7bfb      	ldrb	r3, [r7, #15]
 80042fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004300:	b2db      	uxtb	r3, r3
 8004302:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT1INTERRUPT_DISABLE;
 8004304:	7bfb      	ldrb	r3, [r7, #15]
 8004306:	73fb      	strb	r3, [r7, #15]
 8004308:	e009      	b.n	800431e <I3G4250D_DisableIT+0x42>
  }
  else if (IntSel == I3G4250D_INT2)
 800430a:	79fb      	ldrb	r3, [r7, #7]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d106      	bne.n	800431e <I3G4250D_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 8004310:	7bfb      	ldrb	r3, [r7, #15]
 8004312:	f023 0308 	bic.w	r3, r3, #8
 8004316:	b2db      	uxtb	r3, r3
 8004318:	73fb      	strb	r3, [r7, #15]
    tmpreg |= I3G4250D_INT2INTERRUPT_DISABLE;
 800431a:	7bfb      	ldrb	r3, [r7, #15]
 800431c:	73fb      	strb	r3, [r7, #15]
  }

  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG3_ADDR, 1);
 800431e:	f107 030f 	add.w	r3, r7, #15
 8004322:	2201      	movs	r2, #1
 8004324:	2122      	movs	r1, #34	; 0x22
 8004326:	4618      	mov	r0, r3
 8004328:	f000 fbca 	bl	8004ac0 <GYRO_IO_Write>
}
 800432c:	bf00      	nop
 800432e:	3710      	adds	r7, #16
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <I3G4250D_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.
  * @retval None
  */
void I3G4250D_FilterConfig(uint8_t FilterStruct)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	4603      	mov	r3, r0
 800433c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 800433e:	f107 030f 	add.w	r3, r7, #15
 8004342:	2201      	movs	r2, #1
 8004344:	2121      	movs	r1, #33	; 0x21
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fbec 	bl	8004b24 <GYRO_IO_Read>

  tmpreg &= 0xC0;
 800434c:	7bfb      	ldrb	r3, [r7, #15]
 800434e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004352:	b2db      	uxtb	r3, r3
 8004354:	73fb      	strb	r3, [r7, #15]

  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8004356:	7bfa      	ldrb	r2, [r7, #15]
 8004358:	79fb      	ldrb	r3, [r7, #7]
 800435a:	4313      	orrs	r3, r2
 800435c:	b2db      	uxtb	r3, r3
 800435e:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG2_ADDR, 1);
 8004360:	f107 030f 	add.w	r3, r7, #15
 8004364:	2201      	movs	r2, #1
 8004366:	2121      	movs	r1, #33	; 0x21
 8004368:	4618      	mov	r0, r3
 800436a:	f000 fba9 	bl	8004ac0 <GYRO_IO_Write>
}
 800436e:	bf00      	nop
 8004370:	3710      	adds	r7, #16
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <I3G4250D_FilterCmd>:
  *         @arg: I3G4250D_HIGHPASSFILTER_DISABLE
  *         @arg: I3G4250D_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void I3G4250D_FilterCmd(uint8_t HighPassFilterState)
{
 8004376:	b580      	push	{r7, lr}
 8004378:	b084      	sub	sp, #16
 800437a:	af00      	add	r7, sp, #0
 800437c:	4603      	mov	r3, r0
 800437e:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;

  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 8004380:	f107 030f 	add.w	r3, r7, #15
 8004384:	2201      	movs	r2, #1
 8004386:	2124      	movs	r1, #36	; 0x24
 8004388:	4618      	mov	r0, r3
 800438a:	f000 fbcb 	bl	8004b24 <GYRO_IO_Read>

  tmpreg &= 0xEF;
 800438e:	7bfb      	ldrb	r3, [r7, #15]
 8004390:	f023 0310 	bic.w	r3, r3, #16
 8004394:	b2db      	uxtb	r3, r3
 8004396:	73fb      	strb	r3, [r7, #15]

  tmpreg |= HighPassFilterState;
 8004398:	7bfa      	ldrb	r2, [r7, #15]
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	4313      	orrs	r3, r2
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, I3G4250D_CTRL_REG5_ADDR, 1);
 80043a2:	f107 030f 	add.w	r3, r7, #15
 80043a6:	2201      	movs	r2, #1
 80043a8:	2124      	movs	r1, #36	; 0x24
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 fb88 	bl	8004ac0 <GYRO_IO_Write>
}
 80043b0:	bf00      	nop
 80043b2:	3710      	adds	r7, #16
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <I3G4250D_ReadXYZAngRate>:
* @brief  Calculate the I3G4250D angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void I3G4250D_ReadXYZAngRate(float *pfData)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08a      	sub	sp, #40	; 0x28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] = {0};
 80043c0:	2300      	movs	r3, #0
 80043c2:	61bb      	str	r3, [r7, #24]
 80043c4:	2300      	movs	r3, #0
 80043c6:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 80043c8:	f107 0310 	add.w	r3, r7, #16
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 80043d2:	2300      	movs	r3, #0
 80043d4:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 80043d6:	f04f 0300 	mov.w	r3, #0
 80043da:	627b      	str	r3, [r7, #36]	; 0x24
  int i = 0;
 80043dc:	2300      	movs	r3, #0
 80043de:	623b      	str	r3, [r7, #32]

  GYRO_IO_Read(&tmpreg, I3G4250D_CTRL_REG4_ADDR, 1);
 80043e0:	f107 030f 	add.w	r3, r7, #15
 80043e4:	2201      	movs	r2, #1
 80043e6:	2123      	movs	r1, #35	; 0x23
 80043e8:	4618      	mov	r0, r3
 80043ea:	f000 fb9b 	bl	8004b24 <GYRO_IO_Read>

  GYRO_IO_Read(tmpbuffer, I3G4250D_OUT_X_L_ADDR, 6);
 80043ee:	f107 0318 	add.w	r3, r7, #24
 80043f2:	2206      	movs	r2, #6
 80043f4:	2128      	movs	r1, #40	; 0x28
 80043f6:	4618      	mov	r0, r3
 80043f8:	f000 fb94 	bl	8004b24 <GYRO_IO_Read>

  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if (!(tmpreg & I3G4250D_BLE_MSB))
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
 80043fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004402:	2b00      	cmp	r3, #0
 8004404:	d123      	bne.n	800444e <I3G4250D_ReadXYZAngRate+0x96>
  {
    for (i = 0; i < 3; i++)
 8004406:	2300      	movs	r3, #0
 8004408:	623b      	str	r3, [r7, #32]
 800440a:	e01c      	b.n	8004446 <I3G4250D_ReadXYZAngRate+0x8e>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i + 1] << 8) + tmpbuffer[2 * i]);
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	3301      	adds	r3, #1
 8004412:	3328      	adds	r3, #40	; 0x28
 8004414:	443b      	add	r3, r7
 8004416:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800441a:	b29b      	uxth	r3, r3
 800441c:	021b      	lsls	r3, r3, #8
 800441e:	b29a      	uxth	r2, r3
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	005b      	lsls	r3, r3, #1
 8004424:	3328      	adds	r3, #40	; 0x28
 8004426:	443b      	add	r3, r7
 8004428:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800442c:	b29b      	uxth	r3, r3
 800442e:	4413      	add	r3, r2
 8004430:	b29b      	uxth	r3, r3
 8004432:	b21a      	sxth	r2, r3
 8004434:	6a3b      	ldr	r3, [r7, #32]
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	3328      	adds	r3, #40	; 0x28
 800443a:	443b      	add	r3, r7
 800443c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 8004440:	6a3b      	ldr	r3, [r7, #32]
 8004442:	3301      	adds	r3, #1
 8004444:	623b      	str	r3, [r7, #32]
 8004446:	6a3b      	ldr	r3, [r7, #32]
 8004448:	2b02      	cmp	r3, #2
 800444a:	dddf      	ble.n	800440c <I3G4250D_ReadXYZAngRate+0x54>
 800444c:	e022      	b.n	8004494 <I3G4250D_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for (i = 0; i < 3; i++)
 800444e:	2300      	movs	r3, #0
 8004450:	623b      	str	r3, [r7, #32]
 8004452:	e01c      	b.n	800448e <I3G4250D_ReadXYZAngRate+0xd6>
    {
      RawData[i] = (int16_t)(((uint16_t)tmpbuffer[2 * i] << 8) + tmpbuffer[2 * i + 1]);
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	3328      	adds	r3, #40	; 0x28
 800445a:	443b      	add	r3, r7
 800445c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004460:	b29b      	uxth	r3, r3
 8004462:	021b      	lsls	r3, r3, #8
 8004464:	b29a      	uxth	r2, r3
 8004466:	6a3b      	ldr	r3, [r7, #32]
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	3301      	adds	r3, #1
 800446c:	3328      	adds	r3, #40	; 0x28
 800446e:	443b      	add	r3, r7
 8004470:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004474:	b29b      	uxth	r3, r3
 8004476:	4413      	add	r3, r2
 8004478:	b29b      	uxth	r3, r3
 800447a:	b21a      	sxth	r2, r3
 800447c:	6a3b      	ldr	r3, [r7, #32]
 800447e:	005b      	lsls	r3, r3, #1
 8004480:	3328      	adds	r3, #40	; 0x28
 8004482:	443b      	add	r3, r7
 8004484:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0; i < 3; i++)
 8004488:	6a3b      	ldr	r3, [r7, #32]
 800448a:	3301      	adds	r3, #1
 800448c:	623b      	str	r3, [r7, #32]
 800448e:	6a3b      	ldr	r3, [r7, #32]
 8004490:	2b02      	cmp	r3, #2
 8004492:	dddf      	ble.n	8004454 <I3G4250D_ReadXYZAngRate+0x9c>
    }
  }

  /* Switch the sensitivity value set in the CRTL4 */
  switch (tmpreg & I3G4250D_FULLSCALE_SELECTION)
 8004494:	7bfb      	ldrb	r3, [r7, #15]
 8004496:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800449a:	2b20      	cmp	r3, #32
 800449c:	d00c      	beq.n	80044b8 <I3G4250D_ReadXYZAngRate+0x100>
 800449e:	2b20      	cmp	r3, #32
 80044a0:	dc0d      	bgt.n	80044be <I3G4250D_ReadXYZAngRate+0x106>
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d002      	beq.n	80044ac <I3G4250D_ReadXYZAngRate+0xf4>
 80044a6:	2b10      	cmp	r3, #16
 80044a8:	d003      	beq.n	80044b2 <I3G4250D_ReadXYZAngRate+0xfa>
 80044aa:	e008      	b.n	80044be <I3G4250D_ReadXYZAngRate+0x106>
  {
    case I3G4250D_FULLSCALE_245:
      sensitivity = I3G4250D_SENSITIVITY_245DPS;
 80044ac:	4b15      	ldr	r3, [pc, #84]	; (8004504 <I3G4250D_ReadXYZAngRate+0x14c>)
 80044ae:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80044b0:	e005      	b.n	80044be <I3G4250D_ReadXYZAngRate+0x106>

    case I3G4250D_FULLSCALE_500:
      sensitivity = I3G4250D_SENSITIVITY_500DPS;
 80044b2:	4b15      	ldr	r3, [pc, #84]	; (8004508 <I3G4250D_ReadXYZAngRate+0x150>)
 80044b4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80044b6:	e002      	b.n	80044be <I3G4250D_ReadXYZAngRate+0x106>

    case I3G4250D_FULLSCALE_2000:
      sensitivity = I3G4250D_SENSITIVITY_2000DPS;
 80044b8:	4b14      	ldr	r3, [pc, #80]	; (800450c <I3G4250D_ReadXYZAngRate+0x154>)
 80044ba:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80044bc:	bf00      	nop
  }
  /* Multiplied by sensitivity */
  for (i = 0; i < 3; i++)
 80044be:	2300      	movs	r3, #0
 80044c0:	623b      	str	r3, [r7, #32]
 80044c2:	e016      	b.n	80044f2 <I3G4250D_ReadXYZAngRate+0x13a>
  {
    pfData[i] = (float)(RawData[i] * sensitivity);
 80044c4:	6a3b      	ldr	r3, [r7, #32]
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	3328      	adds	r3, #40	; 0x28
 80044ca:	443b      	add	r3, r7
 80044cc:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 80044d0:	ee07 3a90 	vmov	s15, r3
 80044d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044d8:	6a3b      	ldr	r3, [r7, #32]
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	4413      	add	r3, r2
 80044e0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80044e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044e8:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < 3; i++)
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	3301      	adds	r3, #1
 80044f0:	623b      	str	r3, [r7, #32]
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	dde5      	ble.n	80044c4 <I3G4250D_ReadXYZAngRate+0x10c>
  }
}
 80044f8:	bf00      	nop
 80044fa:	bf00      	nop
 80044fc:	3728      	adds	r7, #40	; 0x28
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	410c0000 	.word	0x410c0000
 8004508:	418c0000 	.word	0x418c0000
 800450c:	428c0000 	.word	0x428c0000

08004510 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	4603      	mov	r3, r0
 8004518:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800451a:	2300      	movs	r3, #0
 800451c:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 800451e:	f000 fa89 	bl	8004a34 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8004522:	88fb      	ldrh	r3, [r7, #6]
 8004524:	b2db      	uxtb	r3, r3
 8004526:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8004528:	f107 030f 	add.w	r3, r7, #15
 800452c:	2201      	movs	r2, #1
 800452e:	2120      	movs	r1, #32
 8004530:	4618      	mov	r0, r3
 8004532:	f000 fac5 	bl	8004ac0 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8004536:	88fb      	ldrh	r3, [r7, #6]
 8004538:	0a1b      	lsrs	r3, r3, #8
 800453a:	b29b      	uxth	r3, r3
 800453c:	b2db      	uxtb	r3, r3
 800453e:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8004540:	f107 030f 	add.w	r3, r7, #15
 8004544:	2201      	movs	r2, #1
 8004546:	2123      	movs	r1, #35	; 0x23
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fab9 	bl	8004ac0 <GYRO_IO_Write>
}
 800454e:	bf00      	nop
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}

08004556 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 8004556:	b480      	push	{r7}
 8004558:	af00      	add	r7, sp, #0
}
 800455a:	bf00      	nop
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 800456a:	f000 fa63 	bl	8004a34 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 800456e:	1dfb      	adds	r3, r7, #7
 8004570:	2201      	movs	r2, #1
 8004572:	210f      	movs	r1, #15
 8004574:	4618      	mov	r0, r3
 8004576:	f000 fad5 	bl	8004b24 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 800457a:	79fb      	ldrb	r3, [r7, #7]
}
 800457c:	4618      	mov	r0, r3
 800457e:	3708      	adds	r7, #8
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800458a:	1dfb      	adds	r3, r7, #7
 800458c:	2201      	movs	r2, #1
 800458e:	2124      	movs	r1, #36	; 0x24
 8004590:	4618      	mov	r0, r3
 8004592:	f000 fac7 	bl	8004b24 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004596:	79fb      	ldrb	r3, [r7, #7]
 8004598:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800459c:	b2db      	uxtb	r3, r3
 800459e:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80045a0:	1dfb      	adds	r3, r7, #7
 80045a2:	2201      	movs	r2, #1
 80045a4:	2124      	movs	r1, #36	; 0x24
 80045a6:	4618      	mov	r0, r3
 80045a8:	f000 fa8a 	bl	8004ac0 <GYRO_IO_Write>
}
 80045ac:	bf00      	nop
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	4603      	mov	r3, r0
 80045bc:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80045be:	2300      	movs	r3, #0
 80045c0:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 80045c2:	88fb      	ldrh	r3, [r7, #6]
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 80045c8:	f107 030f 	add.w	r3, r7, #15
 80045cc:	2201      	movs	r2, #1
 80045ce:	2120      	movs	r1, #32
 80045d0:	4618      	mov	r0, r3
 80045d2:	f000 fa75 	bl	8004ac0 <GYRO_IO_Write>
}
 80045d6:	bf00      	nop
 80045d8:	3710      	adds	r7, #16
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 80045de:	b580      	push	{r7, lr}
 80045e0:	b084      	sub	sp, #16
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	4603      	mov	r3, r0
 80045e6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 80045e8:	2300      	movs	r3, #0
 80045ea:	73fb      	strb	r3, [r7, #15]
 80045ec:	2300      	movs	r3, #0
 80045ee:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80045f0:	f107 030f 	add.w	r3, r7, #15
 80045f4:	2201      	movs	r2, #1
 80045f6:	2130      	movs	r1, #48	; 0x30
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 fa93 	bl	8004b24 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 80045fe:	f107 030e 	add.w	r3, r7, #14
 8004602:	2201      	movs	r2, #1
 8004604:	2122      	movs	r1, #34	; 0x22
 8004606:	4618      	mov	r0, r3
 8004608:	f000 fa8c 	bl	8004b24 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 800460c:	7bfb      	ldrb	r3, [r7, #15]
 800460e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004612:	b2db      	uxtb	r3, r3
 8004614:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8004616:	88fb      	ldrh	r3, [r7, #6]
 8004618:	b2db      	uxtb	r3, r3
 800461a:	121b      	asrs	r3, r3, #8
 800461c:	b25a      	sxtb	r2, r3
 800461e:	7bfb      	ldrb	r3, [r7, #15]
 8004620:	b25b      	sxtb	r3, r3
 8004622:	4313      	orrs	r3, r2
 8004624:	b25b      	sxtb	r3, r3
 8004626:	b2db      	uxtb	r3, r3
 8004628:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 800462a:	7bbb      	ldrb	r3, [r7, #14]
 800462c:	f023 0320 	bic.w	r3, r3, #32
 8004630:	b2db      	uxtb	r3, r3
 8004632:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8004634:	88fb      	ldrh	r3, [r7, #6]
 8004636:	b2da      	uxtb	r2, r3
 8004638:	7bbb      	ldrb	r3, [r7, #14]
 800463a:	4313      	orrs	r3, r2
 800463c:	b2db      	uxtb	r3, r3
 800463e:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004640:	f107 030f 	add.w	r3, r7, #15
 8004644:	2201      	movs	r2, #1
 8004646:	2130      	movs	r1, #48	; 0x30
 8004648:	4618      	mov	r0, r3
 800464a:	f000 fa39 	bl	8004ac0 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 800464e:	f107 030e 	add.w	r3, r7, #14
 8004652:	2201      	movs	r2, #1
 8004654:	2122      	movs	r1, #34	; 0x22
 8004656:	4618      	mov	r0, r3
 8004658:	f000 fa32 	bl	8004ac0 <GYRO_IO_Write>
}
 800465c:	bf00      	nop
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	4603      	mov	r3, r0
 800466c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800466e:	f107 030f 	add.w	r3, r7, #15
 8004672:	2201      	movs	r2, #1
 8004674:	2122      	movs	r1, #34	; 0x22
 8004676:	4618      	mov	r0, r3
 8004678:	f000 fa54 	bl	8004b24 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 800467c:	79fb      	ldrb	r3, [r7, #7]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d10a      	bne.n	8004698 <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 8004682:	7bfb      	ldrb	r3, [r7, #15]
 8004684:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004688:	b2db      	uxtb	r3, r3
 800468a:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 800468c:	7bfb      	ldrb	r3, [r7, #15]
 800468e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004692:	b2db      	uxtb	r3, r3
 8004694:	73fb      	strb	r3, [r7, #15]
 8004696:	e00c      	b.n	80046b2 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 8004698:	79fb      	ldrb	r3, [r7, #7]
 800469a:	2b01      	cmp	r3, #1
 800469c:	d109      	bne.n	80046b2 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 800469e:	7bfb      	ldrb	r3, [r7, #15]
 80046a0:	f023 0308 	bic.w	r3, r3, #8
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 80046a8:	7bfb      	ldrb	r3, [r7, #15]
 80046aa:	f043 0308 	orr.w	r3, r3, #8
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80046b2:	f107 030f 	add.w	r3, r7, #15
 80046b6:	2201      	movs	r2, #1
 80046b8:	2122      	movs	r1, #34	; 0x22
 80046ba:	4618      	mov	r0, r3
 80046bc:	f000 fa00 	bl	8004ac0 <GYRO_IO_Write>
}
 80046c0:	bf00      	nop
 80046c2:	3710      	adds	r7, #16
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	4603      	mov	r3, r0
 80046d0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80046d2:	f107 030f 	add.w	r3, r7, #15
 80046d6:	2201      	movs	r2, #1
 80046d8:	2122      	movs	r1, #34	; 0x22
 80046da:	4618      	mov	r0, r3
 80046dc:	f000 fa22 	bl	8004b24 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 80046e0:	79fb      	ldrb	r3, [r7, #7]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d107      	bne.n	80046f6 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 80046e6:	7bfb      	ldrb	r3, [r7, #15]
 80046e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 80046f0:	7bfb      	ldrb	r3, [r7, #15]
 80046f2:	73fb      	strb	r3, [r7, #15]
 80046f4:	e009      	b.n	800470a <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 80046f6:	79fb      	ldrb	r3, [r7, #7]
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d106      	bne.n	800470a <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
 80046fe:	f023 0308 	bic.w	r3, r3, #8
 8004702:	b2db      	uxtb	r3, r3
 8004704:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8004706:	7bfb      	ldrb	r3, [r7, #15]
 8004708:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800470a:	f107 030f 	add.w	r3, r7, #15
 800470e:	2201      	movs	r2, #1
 8004710:	2122      	movs	r1, #34	; 0x22
 8004712:	4618      	mov	r0, r3
 8004714:	f000 f9d4 	bl	8004ac0 <GYRO_IO_Write>
}
 8004718:	bf00      	nop
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}

08004720 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	4603      	mov	r3, r0
 8004728:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 800472a:	f107 030f 	add.w	r3, r7, #15
 800472e:	2201      	movs	r2, #1
 8004730:	2121      	movs	r1, #33	; 0x21
 8004732:	4618      	mov	r0, r3
 8004734:	f000 f9f6 	bl	8004b24 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8004738:	7bfb      	ldrb	r3, [r7, #15]
 800473a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800473e:	b2db      	uxtb	r3, r3
 8004740:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 8004742:	7bfa      	ldrb	r2, [r7, #15]
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	4313      	orrs	r3, r2
 8004748:	b2db      	uxtb	r3, r3
 800474a:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 800474c:	f107 030f 	add.w	r3, r7, #15
 8004750:	2201      	movs	r2, #1
 8004752:	2121      	movs	r1, #33	; 0x21
 8004754:	4618      	mov	r0, r3
 8004756:	f000 f9b3 	bl	8004ac0 <GYRO_IO_Write>
}
 800475a:	bf00      	nop
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b084      	sub	sp, #16
 8004766:	af00      	add	r7, sp, #0
 8004768:	4603      	mov	r3, r0
 800476a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800476c:	f107 030f 	add.w	r3, r7, #15
 8004770:	2201      	movs	r2, #1
 8004772:	2124      	movs	r1, #36	; 0x24
 8004774:	4618      	mov	r0, r3
 8004776:	f000 f9d5 	bl	8004b24 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 800477a:	7bfb      	ldrb	r3, [r7, #15]
 800477c:	f023 0310 	bic.w	r3, r3, #16
 8004780:	b2db      	uxtb	r3, r3
 8004782:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 8004784:	7bfa      	ldrb	r2, [r7, #15]
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	4313      	orrs	r3, r2
 800478a:	b2db      	uxtb	r3, r3
 800478c:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 800478e:	f107 030f 	add.w	r3, r7, #15
 8004792:	2201      	movs	r2, #1
 8004794:	2124      	movs	r1, #36	; 0x24
 8004796:	4618      	mov	r0, r3
 8004798:	f000 f992 	bl	8004ac0 <GYRO_IO_Write>
}
 800479c:	bf00      	nop
 800479e:	3710      	adds	r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b08a      	sub	sp, #40	; 0x28
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 80047ac:	2300      	movs	r3, #0
 80047ae:	61bb      	str	r3, [r7, #24]
 80047b0:	2300      	movs	r3, #0
 80047b2:	83bb      	strh	r3, [r7, #28]
  int16_t RawData[3] = {0};
 80047b4:	f107 0310 	add.w	r3, r7, #16
 80047b8:	2200      	movs	r2, #0
 80047ba:	601a      	str	r2, [r3, #0]
 80047bc:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 80047be:	2300      	movs	r3, #0
 80047c0:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 80047c2:	f04f 0300 	mov.w	r3, #0
 80047c6:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 80047c8:	2300      	movs	r3, #0
 80047ca:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 80047cc:	f107 030f 	add.w	r3, r7, #15
 80047d0:	2201      	movs	r2, #1
 80047d2:	2123      	movs	r1, #35	; 0x23
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 f9a5 	bl	8004b24 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 80047da:	f107 0318 	add.w	r3, r7, #24
 80047de:	2206      	movs	r2, #6
 80047e0:	2128      	movs	r1, #40	; 0x28
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 f99e 	bl	8004b24 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 80047e8:	7bfb      	ldrb	r3, [r7, #15]
 80047ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d123      	bne.n	800483a <L3GD20_ReadXYZAngRate+0x96>
  {
    for(i=0; i<3; i++)
 80047f2:	2300      	movs	r3, #0
 80047f4:	623b      	str	r3, [r7, #32]
 80047f6:	e01c      	b.n	8004832 <L3GD20_ReadXYZAngRate+0x8e>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 80047f8:	6a3b      	ldr	r3, [r7, #32]
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	3301      	adds	r3, #1
 80047fe:	3328      	adds	r3, #40	; 0x28
 8004800:	443b      	add	r3, r7
 8004802:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004806:	b29b      	uxth	r3, r3
 8004808:	021b      	lsls	r3, r3, #8
 800480a:	b29a      	uxth	r2, r3
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	005b      	lsls	r3, r3, #1
 8004810:	3328      	adds	r3, #40	; 0x28
 8004812:	443b      	add	r3, r7
 8004814:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004818:	b29b      	uxth	r3, r3
 800481a:	4413      	add	r3, r2
 800481c:	b29b      	uxth	r3, r3
 800481e:	b21a      	sxth	r2, r3
 8004820:	6a3b      	ldr	r3, [r7, #32]
 8004822:	005b      	lsls	r3, r3, #1
 8004824:	3328      	adds	r3, #40	; 0x28
 8004826:	443b      	add	r3, r7
 8004828:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 800482c:	6a3b      	ldr	r3, [r7, #32]
 800482e:	3301      	adds	r3, #1
 8004830:	623b      	str	r3, [r7, #32]
 8004832:	6a3b      	ldr	r3, [r7, #32]
 8004834:	2b02      	cmp	r3, #2
 8004836:	dddf      	ble.n	80047f8 <L3GD20_ReadXYZAngRate+0x54>
 8004838:	e022      	b.n	8004880 <L3GD20_ReadXYZAngRate+0xdc>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 800483a:	2300      	movs	r3, #0
 800483c:	623b      	str	r3, [r7, #32]
 800483e:	e01c      	b.n	800487a <L3GD20_ReadXYZAngRate+0xd6>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	005b      	lsls	r3, r3, #1
 8004844:	3328      	adds	r3, #40	; 0x28
 8004846:	443b      	add	r3, r7
 8004848:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800484c:	b29b      	uxth	r3, r3
 800484e:	021b      	lsls	r3, r3, #8
 8004850:	b29a      	uxth	r2, r3
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	3301      	adds	r3, #1
 8004858:	3328      	adds	r3, #40	; 0x28
 800485a:	443b      	add	r3, r7
 800485c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004860:	b29b      	uxth	r3, r3
 8004862:	4413      	add	r3, r2
 8004864:	b29b      	uxth	r3, r3
 8004866:	b21a      	sxth	r2, r3
 8004868:	6a3b      	ldr	r3, [r7, #32]
 800486a:	005b      	lsls	r3, r3, #1
 800486c:	3328      	adds	r3, #40	; 0x28
 800486e:	443b      	add	r3, r7
 8004870:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8004874:	6a3b      	ldr	r3, [r7, #32]
 8004876:	3301      	adds	r3, #1
 8004878:	623b      	str	r3, [r7, #32]
 800487a:	6a3b      	ldr	r3, [r7, #32]
 800487c:	2b02      	cmp	r3, #2
 800487e:	dddf      	ble.n	8004840 <L3GD20_ReadXYZAngRate+0x9c>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8004880:	7bfb      	ldrb	r3, [r7, #15]
 8004882:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004886:	2b20      	cmp	r3, #32
 8004888:	d00c      	beq.n	80048a4 <L3GD20_ReadXYZAngRate+0x100>
 800488a:	2b20      	cmp	r3, #32
 800488c:	dc0d      	bgt.n	80048aa <L3GD20_ReadXYZAngRate+0x106>
 800488e:	2b00      	cmp	r3, #0
 8004890:	d002      	beq.n	8004898 <L3GD20_ReadXYZAngRate+0xf4>
 8004892:	2b10      	cmp	r3, #16
 8004894:	d003      	beq.n	800489e <L3GD20_ReadXYZAngRate+0xfa>
 8004896:	e008      	b.n	80048aa <L3GD20_ReadXYZAngRate+0x106>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8004898:	4b15      	ldr	r3, [pc, #84]	; (80048f0 <L3GD20_ReadXYZAngRate+0x14c>)
 800489a:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 800489c:	e005      	b.n	80048aa <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 800489e:	4b15      	ldr	r3, [pc, #84]	; (80048f4 <L3GD20_ReadXYZAngRate+0x150>)
 80048a0:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 80048a2:	e002      	b.n	80048aa <L3GD20_ReadXYZAngRate+0x106>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 80048a4:	4b14      	ldr	r3, [pc, #80]	; (80048f8 <L3GD20_ReadXYZAngRate+0x154>)
 80048a6:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 80048a8:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 80048aa:	2300      	movs	r3, #0
 80048ac:	623b      	str	r3, [r7, #32]
 80048ae:	e016      	b.n	80048de <L3GD20_ReadXYZAngRate+0x13a>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 80048b0:	6a3b      	ldr	r3, [r7, #32]
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	3328      	adds	r3, #40	; 0x28
 80048b6:	443b      	add	r3, r7
 80048b8:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 80048bc:	ee07 3a90 	vmov	s15, r3
 80048c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80048c4:	6a3b      	ldr	r3, [r7, #32]
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	4413      	add	r3, r2
 80048cc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80048d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048d4:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 80048d8:	6a3b      	ldr	r3, [r7, #32]
 80048da:	3301      	adds	r3, #1
 80048dc:	623b      	str	r3, [r7, #32]
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	dde5      	ble.n	80048b0 <L3GD20_ReadXYZAngRate+0x10c>
  }
}
 80048e4:	bf00      	nop
 80048e6:	bf00      	nop
 80048e8:	3728      	adds	r7, #40	; 0x28
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	410c0000 	.word	0x410c0000
 80048f4:	418c0000 	.word	0x418c0000
 80048f8:	428c0000 	.word	0x428c0000

080048fc <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8004900:	481a      	ldr	r0, [pc, #104]	; (800496c <SPIx_Init+0x70>)
 8004902:	f7ff f996 	bl	8003c32 <HAL_SPI_GetState>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d12c      	bne.n	8004966 <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 800490c:	4b17      	ldr	r3, [pc, #92]	; (800496c <SPIx_Init+0x70>)
 800490e:	4a18      	ldr	r2, [pc, #96]	; (8004970 <SPIx_Init+0x74>)
 8004910:	601a      	str	r2, [r3, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004912:	4b16      	ldr	r3, [pc, #88]	; (800496c <SPIx_Init+0x70>)
 8004914:	2218      	movs	r2, #24
 8004916:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 8004918:	4b14      	ldr	r3, [pc, #80]	; (800496c <SPIx_Init+0x70>)
 800491a:	2200      	movs	r2, #0
 800491c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800491e:	4b13      	ldr	r3, [pc, #76]	; (800496c <SPIx_Init+0x70>)
 8004920:	2200      	movs	r2, #0
 8004922:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004924:	4b11      	ldr	r3, [pc, #68]	; (800496c <SPIx_Init+0x70>)
 8004926:	2200      	movs	r2, #0
 8004928:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800492a:	4b10      	ldr	r3, [pc, #64]	; (800496c <SPIx_Init+0x70>)
 800492c:	2200      	movs	r2, #0
 800492e:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 8004930:	4b0e      	ldr	r3, [pc, #56]	; (800496c <SPIx_Init+0x70>)
 8004932:	2207      	movs	r2, #7
 8004934:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8004936:	4b0d      	ldr	r3, [pc, #52]	; (800496c <SPIx_Init+0x70>)
 8004938:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800493c:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800493e:	4b0b      	ldr	r3, [pc, #44]	; (800496c <SPIx_Init+0x70>)
 8004940:	2200      	movs	r2, #0
 8004942:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8004944:	4b09      	ldr	r3, [pc, #36]	; (800496c <SPIx_Init+0x70>)
 8004946:	f44f 7200 	mov.w	r2, #512	; 0x200
 800494a:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 800494c:	4b07      	ldr	r3, [pc, #28]	; (800496c <SPIx_Init+0x70>)
 800494e:	2200      	movs	r2, #0
 8004950:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8004952:	4b06      	ldr	r3, [pc, #24]	; (800496c <SPIx_Init+0x70>)
 8004954:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004958:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 800495a:	4804      	ldr	r0, [pc, #16]	; (800496c <SPIx_Init+0x70>)
 800495c:	f000 f836 	bl	80049cc <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8004960:	4802      	ldr	r0, [pc, #8]	; (800496c <SPIx_Init+0x70>)
 8004962:	f7fe fe71 	bl	8003648 <HAL_SPI_Init>
  }
}
 8004966:	bf00      	nop
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	2000084c 	.word	0x2000084c
 8004970:	40013000 	.word	0x40013000

08004974 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af02      	add	r7, sp, #8
 800497a:	4603      	mov	r3, r0
 800497c:	71fb      	strb	r3, [r7, #7]

  uint8_t receivedbyte = 0;
 800497e:	2300      	movs	r3, #0
 8004980:	73fb      	strb	r3, [r7, #15]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8004982:	4b0a      	ldr	r3, [pc, #40]	; (80049ac <SPIx_WriteRead+0x38>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f107 020f 	add.w	r2, r7, #15
 800498a:	1df9      	adds	r1, r7, #7
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	2301      	movs	r3, #1
 8004990:	4807      	ldr	r0, [pc, #28]	; (80049b0 <SPIx_WriteRead+0x3c>)
 8004992:	f7fe ff2c 	bl	80037ee <HAL_SPI_TransmitReceive>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <SPIx_WriteRead+0x2c>
  {
    SPIx_Error();
 800499c:	f000 f80a 	bl	80049b4 <SPIx_Error>
  }
  
  return receivedbyte;
 80049a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	200000f4 	.word	0x200000f4
 80049b0:	2000084c 	.word	0x2000084c

080049b4 <SPIx_Error>:
/**
  * @brief SPIx error treatment function
  * @retval None
  */
static void SPIx_Error (void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80049b8:	4803      	ldr	r0, [pc, #12]	; (80049c8 <SPIx_Error+0x14>)
 80049ba:	f7fe fef0 	bl	800379e <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 80049be:	f7ff ff9d 	bl	80048fc <SPIx_Init>
}
 80049c2:	bf00      	nop
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	2000084c 	.word	0x2000084c

080049cc <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b08a      	sub	sp, #40	; 0x28
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 80049d4:	4b16      	ldr	r3, [pc, #88]	; (8004a30 <SPIx_MspInit+0x64>)
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	4a15      	ldr	r2, [pc, #84]	; (8004a30 <SPIx_MspInit+0x64>)
 80049da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80049de:	6193      	str	r3, [r2, #24]
 80049e0:	4b13      	ldr	r3, [pc, #76]	; (8004a30 <SPIx_MspInit+0x64>)
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049e8:	613b      	str	r3, [r7, #16]
 80049ea:	693b      	ldr	r3, [r7, #16]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80049ec:	4b10      	ldr	r3, [pc, #64]	; (8004a30 <SPIx_MspInit+0x64>)
 80049ee:	695b      	ldr	r3, [r3, #20]
 80049f0:	4a0f      	ldr	r2, [pc, #60]	; (8004a30 <SPIx_MspInit+0x64>)
 80049f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049f6:	6153      	str	r3, [r2, #20]
 80049f8:	4b0d      	ldr	r3, [pc, #52]	; (8004a30 <SPIx_MspInit+0x64>)
 80049fa:	695b      	ldr	r3, [r3, #20]
 80049fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a00:	60fb      	str	r3, [r7, #12]
 8004a02:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8004a04:	23e0      	movs	r3, #224	; 0xe0
 8004a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8004a08:	2302      	movs	r3, #2
 8004a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a10:	2303      	movs	r3, #3
 8004a12:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8004a14:	2305      	movs	r3, #5
 8004a16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8004a18:	f107 0314 	add.w	r3, r7, #20
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a22:	f7fc fdd7 	bl	80015d4 <HAL_GPIO_Init>
}
 8004a26:	bf00      	nop
 8004a28:	3728      	adds	r7, #40	; 0x28
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40021000 	.word	0x40021000

08004a34 <GYRO_IO_Init>:
/**
  * @brief  Configures the GYROSCOPE SPI interface.
  * @retval None
  */
void GYRO_IO_Init(void)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8004a3a:	4b1f      	ldr	r3, [pc, #124]	; (8004ab8 <GYRO_IO_Init+0x84>)
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	4a1e      	ldr	r2, [pc, #120]	; (8004ab8 <GYRO_IO_Init+0x84>)
 8004a40:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a44:	6153      	str	r3, [r2, #20]
 8004a46:	4b1c      	ldr	r3, [pc, #112]	; (8004ab8 <GYRO_IO_Init+0x84>)
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a4e:	60bb      	str	r3, [r7, #8]
 8004a50:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8004a52:	2308      	movs	r3, #8
 8004a54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8004a56:	2301      	movs	r3, #1
 8004a58:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8004a62:	f107 030c 	add.w	r3, r7, #12
 8004a66:	4619      	mov	r1, r3
 8004a68:	4814      	ldr	r0, [pc, #80]	; (8004abc <GYRO_IO_Init+0x88>)
 8004a6a:	f7fc fdb3 	bl	80015d4 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 8004a6e:	2201      	movs	r2, #1
 8004a70:	2108      	movs	r1, #8
 8004a72:	4812      	ldr	r0, [pc, #72]	; (8004abc <GYRO_IO_Init+0x88>)
 8004a74:	f7fd f804 	bl	8001a80 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8004a78:	4b0f      	ldr	r3, [pc, #60]	; (8004ab8 <GYRO_IO_Init+0x84>)
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	4a0e      	ldr	r2, [pc, #56]	; (8004ab8 <GYRO_IO_Init+0x84>)
 8004a7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a82:	6153      	str	r3, [r2, #20]
 8004a84:	4b0c      	ldr	r3, [pc, #48]	; (8004ab8 <GYRO_IO_Init+0x84>)
 8004a86:	695b      	ldr	r3, [r3, #20]
 8004a88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a8c:	607b      	str	r3, [r7, #4]
 8004a8e:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8004a90:	2303      	movs	r3, #3
 8004a92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8004a94:	2300      	movs	r3, #0
 8004a96:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004aa0:	f107 030c 	add.w	r3, r7, #12
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4805      	ldr	r0, [pc, #20]	; (8004abc <GYRO_IO_Init+0x88>)
 8004aa8:	f7fc fd94 	bl	80015d4 <HAL_GPIO_Init>
  
  SPIx_Init();
 8004aac:	f7ff ff26 	bl	80048fc <SPIx_Init>
}
 8004ab0:	bf00      	nop
 8004ab2:	3720      	adds	r7, #32
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	40021000 	.word	0x40021000
 8004abc:	48001000 	.word	0x48001000

08004ac0 <GYRO_IO_Write>:
  * @param  WriteAddr GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	70fb      	strb	r3, [r7, #3]
 8004acc:	4613      	mov	r3, r2
 8004ace:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8004ad0:	883b      	ldrh	r3, [r7, #0]
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d903      	bls.n	8004ade <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8004ad6:	78fb      	ldrb	r3, [r7, #3]
 8004ad8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004adc:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8004ade:	2200      	movs	r2, #0
 8004ae0:	2108      	movs	r1, #8
 8004ae2:	480f      	ldr	r0, [pc, #60]	; (8004b20 <GYRO_IO_Write+0x60>)
 8004ae4:	f7fc ffcc 	bl	8001a80 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8004ae8:	78fb      	ldrb	r3, [r7, #3]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff ff42 	bl	8004974 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8004af0:	e00a      	b.n	8004b08 <GYRO_IO_Write+0x48>
  {
    SPIx_WriteRead(*pBuffer);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7ff ff3c 	bl	8004974 <SPIx_WriteRead>
    NumByteToWrite--;
 8004afc:	883b      	ldrh	r3, [r7, #0]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	3301      	adds	r3, #1
 8004b06:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8004b08:	883b      	ldrh	r3, [r7, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1f1      	bne.n	8004af2 <GYRO_IO_Write+0x32>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8004b0e:	2201      	movs	r2, #1
 8004b10:	2108      	movs	r1, #8
 8004b12:	4803      	ldr	r0, [pc, #12]	; (8004b20 <GYRO_IO_Write+0x60>)
 8004b14:	f7fc ffb4 	bl	8001a80 <HAL_GPIO_WritePin>
}
 8004b18:	bf00      	nop
 8004b1a:	3708      	adds	r7, #8
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	48001000 	.word	0x48001000

08004b24 <GYRO_IO_Read>:
  * @param  ReadAddr GYROSCOPE's internal address to read from.
  * @param  NumByteToRead number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	70fb      	strb	r3, [r7, #3]
 8004b30:	4613      	mov	r3, r2
 8004b32:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8004b34:	883b      	ldrh	r3, [r7, #0]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d904      	bls.n	8004b44 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8004b3a:	78fb      	ldrb	r3, [r7, #3]
 8004b3c:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8004b40:	70fb      	strb	r3, [r7, #3]
 8004b42:	e003      	b.n	8004b4c <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8004b44:	78fb      	ldrb	r3, [r7, #3]
 8004b46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004b4a:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	2108      	movs	r1, #8
 8004b50:	4810      	ldr	r0, [pc, #64]	; (8004b94 <GYRO_IO_Read+0x70>)
 8004b52:	f7fc ff95 	bl	8001a80 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7ff ff0b 	bl	8004974 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8004b5e:	e00c      	b.n	8004b7a <GYRO_IO_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8004b60:	2000      	movs	r0, #0
 8004b62:	f7ff ff07 	bl	8004974 <SPIx_WriteRead>
 8004b66:	4603      	mov	r3, r0
 8004b68:	461a      	mov	r2, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8004b6e:	883b      	ldrh	r3, [r7, #0]
 8004b70:	3b01      	subs	r3, #1
 8004b72:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3301      	adds	r3, #1
 8004b78:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 8004b7a:	883b      	ldrh	r3, [r7, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1ef      	bne.n	8004b60 <GYRO_IO_Read+0x3c>
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8004b80:	2201      	movs	r2, #1
 8004b82:	2108      	movs	r1, #8
 8004b84:	4803      	ldr	r0, [pc, #12]	; (8004b94 <GYRO_IO_Read+0x70>)
 8004b86:	f7fc ff7b 	bl	8001a80 <HAL_GPIO_WritePin>
}  
 8004b8a:	bf00      	nop
 8004b8c:	3708      	adds	r7, #8
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	48001000 	.word	0x48001000

08004b98 <rand>:
 8004b98:	4b16      	ldr	r3, [pc, #88]	; (8004bf4 <rand+0x5c>)
 8004b9a:	b510      	push	{r4, lr}
 8004b9c:	681c      	ldr	r4, [r3, #0]
 8004b9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004ba0:	b9b3      	cbnz	r3, 8004bd0 <rand+0x38>
 8004ba2:	2018      	movs	r0, #24
 8004ba4:	f000 fa58 	bl	8005058 <malloc>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	6320      	str	r0, [r4, #48]	; 0x30
 8004bac:	b920      	cbnz	r0, 8004bb8 <rand+0x20>
 8004bae:	4b12      	ldr	r3, [pc, #72]	; (8004bf8 <rand+0x60>)
 8004bb0:	4812      	ldr	r0, [pc, #72]	; (8004bfc <rand+0x64>)
 8004bb2:	2152      	movs	r1, #82	; 0x52
 8004bb4:	f000 f9e6 	bl	8004f84 <__assert_func>
 8004bb8:	4911      	ldr	r1, [pc, #68]	; (8004c00 <rand+0x68>)
 8004bba:	4b12      	ldr	r3, [pc, #72]	; (8004c04 <rand+0x6c>)
 8004bbc:	e9c0 1300 	strd	r1, r3, [r0]
 8004bc0:	4b11      	ldr	r3, [pc, #68]	; (8004c08 <rand+0x70>)
 8004bc2:	6083      	str	r3, [r0, #8]
 8004bc4:	230b      	movs	r3, #11
 8004bc6:	8183      	strh	r3, [r0, #12]
 8004bc8:	2100      	movs	r1, #0
 8004bca:	2001      	movs	r0, #1
 8004bcc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004bd0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004bd2:	480e      	ldr	r0, [pc, #56]	; (8004c0c <rand+0x74>)
 8004bd4:	690b      	ldr	r3, [r1, #16]
 8004bd6:	694c      	ldr	r4, [r1, #20]
 8004bd8:	4a0d      	ldr	r2, [pc, #52]	; (8004c10 <rand+0x78>)
 8004bda:	4358      	muls	r0, r3
 8004bdc:	fb02 0004 	mla	r0, r2, r4, r0
 8004be0:	fba3 3202 	umull	r3, r2, r3, r2
 8004be4:	3301      	adds	r3, #1
 8004be6:	eb40 0002 	adc.w	r0, r0, r2
 8004bea:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004bee:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004bf2:	bd10      	pop	{r4, pc}
 8004bf4:	20000150 	.word	0x20000150
 8004bf8:	0800665c 	.word	0x0800665c
 8004bfc:	08006673 	.word	0x08006673
 8004c00:	abcd330e 	.word	0xabcd330e
 8004c04:	e66d1234 	.word	0xe66d1234
 8004c08:	0005deec 	.word	0x0005deec
 8004c0c:	5851f42d 	.word	0x5851f42d
 8004c10:	4c957f2d 	.word	0x4c957f2d

08004c14 <std>:
 8004c14:	2300      	movs	r3, #0
 8004c16:	b510      	push	{r4, lr}
 8004c18:	4604      	mov	r4, r0
 8004c1a:	e9c0 3300 	strd	r3, r3, [r0]
 8004c1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c22:	6083      	str	r3, [r0, #8]
 8004c24:	8181      	strh	r1, [r0, #12]
 8004c26:	6643      	str	r3, [r0, #100]	; 0x64
 8004c28:	81c2      	strh	r2, [r0, #14]
 8004c2a:	6183      	str	r3, [r0, #24]
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	2208      	movs	r2, #8
 8004c30:	305c      	adds	r0, #92	; 0x5c
 8004c32:	f000 f914 	bl	8004e5e <memset>
 8004c36:	4b0d      	ldr	r3, [pc, #52]	; (8004c6c <std+0x58>)
 8004c38:	6263      	str	r3, [r4, #36]	; 0x24
 8004c3a:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <std+0x5c>)
 8004c3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8004c3e:	4b0d      	ldr	r3, [pc, #52]	; (8004c74 <std+0x60>)
 8004c40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004c42:	4b0d      	ldr	r3, [pc, #52]	; (8004c78 <std+0x64>)
 8004c44:	6323      	str	r3, [r4, #48]	; 0x30
 8004c46:	4b0d      	ldr	r3, [pc, #52]	; (8004c7c <std+0x68>)
 8004c48:	6224      	str	r4, [r4, #32]
 8004c4a:	429c      	cmp	r4, r3
 8004c4c:	d006      	beq.n	8004c5c <std+0x48>
 8004c4e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004c52:	4294      	cmp	r4, r2
 8004c54:	d002      	beq.n	8004c5c <std+0x48>
 8004c56:	33d0      	adds	r3, #208	; 0xd0
 8004c58:	429c      	cmp	r4, r3
 8004c5a:	d105      	bne.n	8004c68 <std+0x54>
 8004c5c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c64:	f000 b974 	b.w	8004f50 <__retarget_lock_init_recursive>
 8004c68:	bd10      	pop	{r4, pc}
 8004c6a:	bf00      	nop
 8004c6c:	08004dd9 	.word	0x08004dd9
 8004c70:	08004dfb 	.word	0x08004dfb
 8004c74:	08004e33 	.word	0x08004e33
 8004c78:	08004e57 	.word	0x08004e57
 8004c7c:	200008b0 	.word	0x200008b0

08004c80 <stdio_exit_handler>:
 8004c80:	4a02      	ldr	r2, [pc, #8]	; (8004c8c <stdio_exit_handler+0xc>)
 8004c82:	4903      	ldr	r1, [pc, #12]	; (8004c90 <stdio_exit_handler+0x10>)
 8004c84:	4803      	ldr	r0, [pc, #12]	; (8004c94 <stdio_exit_handler+0x14>)
 8004c86:	f000 b869 	b.w	8004d5c <_fwalk_sglue>
 8004c8a:	bf00      	nop
 8004c8c:	200000f8 	.word	0x200000f8
 8004c90:	0800589d 	.word	0x0800589d
 8004c94:	20000104 	.word	0x20000104

08004c98 <cleanup_stdio>:
 8004c98:	6841      	ldr	r1, [r0, #4]
 8004c9a:	4b0c      	ldr	r3, [pc, #48]	; (8004ccc <cleanup_stdio+0x34>)
 8004c9c:	4299      	cmp	r1, r3
 8004c9e:	b510      	push	{r4, lr}
 8004ca0:	4604      	mov	r4, r0
 8004ca2:	d001      	beq.n	8004ca8 <cleanup_stdio+0x10>
 8004ca4:	f000 fdfa 	bl	800589c <_fflush_r>
 8004ca8:	68a1      	ldr	r1, [r4, #8]
 8004caa:	4b09      	ldr	r3, [pc, #36]	; (8004cd0 <cleanup_stdio+0x38>)
 8004cac:	4299      	cmp	r1, r3
 8004cae:	d002      	beq.n	8004cb6 <cleanup_stdio+0x1e>
 8004cb0:	4620      	mov	r0, r4
 8004cb2:	f000 fdf3 	bl	800589c <_fflush_r>
 8004cb6:	68e1      	ldr	r1, [r4, #12]
 8004cb8:	4b06      	ldr	r3, [pc, #24]	; (8004cd4 <cleanup_stdio+0x3c>)
 8004cba:	4299      	cmp	r1, r3
 8004cbc:	d004      	beq.n	8004cc8 <cleanup_stdio+0x30>
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cc4:	f000 bdea 	b.w	800589c <_fflush_r>
 8004cc8:	bd10      	pop	{r4, pc}
 8004cca:	bf00      	nop
 8004ccc:	200008b0 	.word	0x200008b0
 8004cd0:	20000918 	.word	0x20000918
 8004cd4:	20000980 	.word	0x20000980

08004cd8 <global_stdio_init.part.0>:
 8004cd8:	b510      	push	{r4, lr}
 8004cda:	4b0b      	ldr	r3, [pc, #44]	; (8004d08 <global_stdio_init.part.0+0x30>)
 8004cdc:	4c0b      	ldr	r4, [pc, #44]	; (8004d0c <global_stdio_init.part.0+0x34>)
 8004cde:	4a0c      	ldr	r2, [pc, #48]	; (8004d10 <global_stdio_init.part.0+0x38>)
 8004ce0:	601a      	str	r2, [r3, #0]
 8004ce2:	4620      	mov	r0, r4
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	2104      	movs	r1, #4
 8004ce8:	f7ff ff94 	bl	8004c14 <std>
 8004cec:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	2109      	movs	r1, #9
 8004cf4:	f7ff ff8e 	bl	8004c14 <std>
 8004cf8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004cfc:	2202      	movs	r2, #2
 8004cfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d02:	2112      	movs	r1, #18
 8004d04:	f7ff bf86 	b.w	8004c14 <std>
 8004d08:	200009e8 	.word	0x200009e8
 8004d0c:	200008b0 	.word	0x200008b0
 8004d10:	08004c81 	.word	0x08004c81

08004d14 <__sfp_lock_acquire>:
 8004d14:	4801      	ldr	r0, [pc, #4]	; (8004d1c <__sfp_lock_acquire+0x8>)
 8004d16:	f000 b91c 	b.w	8004f52 <__retarget_lock_acquire_recursive>
 8004d1a:	bf00      	nop
 8004d1c:	200009f1 	.word	0x200009f1

08004d20 <__sfp_lock_release>:
 8004d20:	4801      	ldr	r0, [pc, #4]	; (8004d28 <__sfp_lock_release+0x8>)
 8004d22:	f000 b917 	b.w	8004f54 <__retarget_lock_release_recursive>
 8004d26:	bf00      	nop
 8004d28:	200009f1 	.word	0x200009f1

08004d2c <__sinit>:
 8004d2c:	b510      	push	{r4, lr}
 8004d2e:	4604      	mov	r4, r0
 8004d30:	f7ff fff0 	bl	8004d14 <__sfp_lock_acquire>
 8004d34:	6a23      	ldr	r3, [r4, #32]
 8004d36:	b11b      	cbz	r3, 8004d40 <__sinit+0x14>
 8004d38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d3c:	f7ff bff0 	b.w	8004d20 <__sfp_lock_release>
 8004d40:	4b04      	ldr	r3, [pc, #16]	; (8004d54 <__sinit+0x28>)
 8004d42:	6223      	str	r3, [r4, #32]
 8004d44:	4b04      	ldr	r3, [pc, #16]	; (8004d58 <__sinit+0x2c>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1f5      	bne.n	8004d38 <__sinit+0xc>
 8004d4c:	f7ff ffc4 	bl	8004cd8 <global_stdio_init.part.0>
 8004d50:	e7f2      	b.n	8004d38 <__sinit+0xc>
 8004d52:	bf00      	nop
 8004d54:	08004c99 	.word	0x08004c99
 8004d58:	200009e8 	.word	0x200009e8

08004d5c <_fwalk_sglue>:
 8004d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d60:	4607      	mov	r7, r0
 8004d62:	4688      	mov	r8, r1
 8004d64:	4614      	mov	r4, r2
 8004d66:	2600      	movs	r6, #0
 8004d68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d6c:	f1b9 0901 	subs.w	r9, r9, #1
 8004d70:	d505      	bpl.n	8004d7e <_fwalk_sglue+0x22>
 8004d72:	6824      	ldr	r4, [r4, #0]
 8004d74:	2c00      	cmp	r4, #0
 8004d76:	d1f7      	bne.n	8004d68 <_fwalk_sglue+0xc>
 8004d78:	4630      	mov	r0, r6
 8004d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d7e:	89ab      	ldrh	r3, [r5, #12]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d907      	bls.n	8004d94 <_fwalk_sglue+0x38>
 8004d84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	d003      	beq.n	8004d94 <_fwalk_sglue+0x38>
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	4638      	mov	r0, r7
 8004d90:	47c0      	blx	r8
 8004d92:	4306      	orrs	r6, r0
 8004d94:	3568      	adds	r5, #104	; 0x68
 8004d96:	e7e9      	b.n	8004d6c <_fwalk_sglue+0x10>

08004d98 <siprintf>:
 8004d98:	b40e      	push	{r1, r2, r3}
 8004d9a:	b500      	push	{lr}
 8004d9c:	b09c      	sub	sp, #112	; 0x70
 8004d9e:	ab1d      	add	r3, sp, #116	; 0x74
 8004da0:	9002      	str	r0, [sp, #8]
 8004da2:	9006      	str	r0, [sp, #24]
 8004da4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004da8:	4809      	ldr	r0, [pc, #36]	; (8004dd0 <siprintf+0x38>)
 8004daa:	9107      	str	r1, [sp, #28]
 8004dac:	9104      	str	r1, [sp, #16]
 8004dae:	4909      	ldr	r1, [pc, #36]	; (8004dd4 <siprintf+0x3c>)
 8004db0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004db4:	9105      	str	r1, [sp, #20]
 8004db6:	6800      	ldr	r0, [r0, #0]
 8004db8:	9301      	str	r3, [sp, #4]
 8004dba:	a902      	add	r1, sp, #8
 8004dbc:	f000 fa5a 	bl	8005274 <_svfiprintf_r>
 8004dc0:	9b02      	ldr	r3, [sp, #8]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	701a      	strb	r2, [r3, #0]
 8004dc6:	b01c      	add	sp, #112	; 0x70
 8004dc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004dcc:	b003      	add	sp, #12
 8004dce:	4770      	bx	lr
 8004dd0:	20000150 	.word	0x20000150
 8004dd4:	ffff0208 	.word	0xffff0208

08004dd8 <__sread>:
 8004dd8:	b510      	push	{r4, lr}
 8004dda:	460c      	mov	r4, r1
 8004ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004de0:	f000 f868 	bl	8004eb4 <_read_r>
 8004de4:	2800      	cmp	r0, #0
 8004de6:	bfab      	itete	ge
 8004de8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004dea:	89a3      	ldrhlt	r3, [r4, #12]
 8004dec:	181b      	addge	r3, r3, r0
 8004dee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004df2:	bfac      	ite	ge
 8004df4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004df6:	81a3      	strhlt	r3, [r4, #12]
 8004df8:	bd10      	pop	{r4, pc}

08004dfa <__swrite>:
 8004dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dfe:	461f      	mov	r7, r3
 8004e00:	898b      	ldrh	r3, [r1, #12]
 8004e02:	05db      	lsls	r3, r3, #23
 8004e04:	4605      	mov	r5, r0
 8004e06:	460c      	mov	r4, r1
 8004e08:	4616      	mov	r6, r2
 8004e0a:	d505      	bpl.n	8004e18 <__swrite+0x1e>
 8004e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e10:	2302      	movs	r3, #2
 8004e12:	2200      	movs	r2, #0
 8004e14:	f000 f83c 	bl	8004e90 <_lseek_r>
 8004e18:	89a3      	ldrh	r3, [r4, #12]
 8004e1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e22:	81a3      	strh	r3, [r4, #12]
 8004e24:	4632      	mov	r2, r6
 8004e26:	463b      	mov	r3, r7
 8004e28:	4628      	mov	r0, r5
 8004e2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e2e:	f000 b853 	b.w	8004ed8 <_write_r>

08004e32 <__sseek>:
 8004e32:	b510      	push	{r4, lr}
 8004e34:	460c      	mov	r4, r1
 8004e36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e3a:	f000 f829 	bl	8004e90 <_lseek_r>
 8004e3e:	1c43      	adds	r3, r0, #1
 8004e40:	89a3      	ldrh	r3, [r4, #12]
 8004e42:	bf15      	itete	ne
 8004e44:	6560      	strne	r0, [r4, #84]	; 0x54
 8004e46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004e4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004e4e:	81a3      	strheq	r3, [r4, #12]
 8004e50:	bf18      	it	ne
 8004e52:	81a3      	strhne	r3, [r4, #12]
 8004e54:	bd10      	pop	{r4, pc}

08004e56 <__sclose>:
 8004e56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e5a:	f000 b809 	b.w	8004e70 <_close_r>

08004e5e <memset>:
 8004e5e:	4402      	add	r2, r0
 8004e60:	4603      	mov	r3, r0
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d100      	bne.n	8004e68 <memset+0xa>
 8004e66:	4770      	bx	lr
 8004e68:	f803 1b01 	strb.w	r1, [r3], #1
 8004e6c:	e7f9      	b.n	8004e62 <memset+0x4>
	...

08004e70 <_close_r>:
 8004e70:	b538      	push	{r3, r4, r5, lr}
 8004e72:	4d06      	ldr	r5, [pc, #24]	; (8004e8c <_close_r+0x1c>)
 8004e74:	2300      	movs	r3, #0
 8004e76:	4604      	mov	r4, r0
 8004e78:	4608      	mov	r0, r1
 8004e7a:	602b      	str	r3, [r5, #0]
 8004e7c:	f7fc f8a5 	bl	8000fca <_close>
 8004e80:	1c43      	adds	r3, r0, #1
 8004e82:	d102      	bne.n	8004e8a <_close_r+0x1a>
 8004e84:	682b      	ldr	r3, [r5, #0]
 8004e86:	b103      	cbz	r3, 8004e8a <_close_r+0x1a>
 8004e88:	6023      	str	r3, [r4, #0]
 8004e8a:	bd38      	pop	{r3, r4, r5, pc}
 8004e8c:	200009ec 	.word	0x200009ec

08004e90 <_lseek_r>:
 8004e90:	b538      	push	{r3, r4, r5, lr}
 8004e92:	4d07      	ldr	r5, [pc, #28]	; (8004eb0 <_lseek_r+0x20>)
 8004e94:	4604      	mov	r4, r0
 8004e96:	4608      	mov	r0, r1
 8004e98:	4611      	mov	r1, r2
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	602a      	str	r2, [r5, #0]
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	f7fc f8ba 	bl	8001018 <_lseek>
 8004ea4:	1c43      	adds	r3, r0, #1
 8004ea6:	d102      	bne.n	8004eae <_lseek_r+0x1e>
 8004ea8:	682b      	ldr	r3, [r5, #0]
 8004eaa:	b103      	cbz	r3, 8004eae <_lseek_r+0x1e>
 8004eac:	6023      	str	r3, [r4, #0]
 8004eae:	bd38      	pop	{r3, r4, r5, pc}
 8004eb0:	200009ec 	.word	0x200009ec

08004eb4 <_read_r>:
 8004eb4:	b538      	push	{r3, r4, r5, lr}
 8004eb6:	4d07      	ldr	r5, [pc, #28]	; (8004ed4 <_read_r+0x20>)
 8004eb8:	4604      	mov	r4, r0
 8004eba:	4608      	mov	r0, r1
 8004ebc:	4611      	mov	r1, r2
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	602a      	str	r2, [r5, #0]
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	f7fc f848 	bl	8000f58 <_read>
 8004ec8:	1c43      	adds	r3, r0, #1
 8004eca:	d102      	bne.n	8004ed2 <_read_r+0x1e>
 8004ecc:	682b      	ldr	r3, [r5, #0]
 8004ece:	b103      	cbz	r3, 8004ed2 <_read_r+0x1e>
 8004ed0:	6023      	str	r3, [r4, #0]
 8004ed2:	bd38      	pop	{r3, r4, r5, pc}
 8004ed4:	200009ec 	.word	0x200009ec

08004ed8 <_write_r>:
 8004ed8:	b538      	push	{r3, r4, r5, lr}
 8004eda:	4d07      	ldr	r5, [pc, #28]	; (8004ef8 <_write_r+0x20>)
 8004edc:	4604      	mov	r4, r0
 8004ede:	4608      	mov	r0, r1
 8004ee0:	4611      	mov	r1, r2
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	602a      	str	r2, [r5, #0]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	f7fc f853 	bl	8000f92 <_write>
 8004eec:	1c43      	adds	r3, r0, #1
 8004eee:	d102      	bne.n	8004ef6 <_write_r+0x1e>
 8004ef0:	682b      	ldr	r3, [r5, #0]
 8004ef2:	b103      	cbz	r3, 8004ef6 <_write_r+0x1e>
 8004ef4:	6023      	str	r3, [r4, #0]
 8004ef6:	bd38      	pop	{r3, r4, r5, pc}
 8004ef8:	200009ec 	.word	0x200009ec

08004efc <__errno>:
 8004efc:	4b01      	ldr	r3, [pc, #4]	; (8004f04 <__errno+0x8>)
 8004efe:	6818      	ldr	r0, [r3, #0]
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	20000150 	.word	0x20000150

08004f08 <__libc_init_array>:
 8004f08:	b570      	push	{r4, r5, r6, lr}
 8004f0a:	4d0d      	ldr	r5, [pc, #52]	; (8004f40 <__libc_init_array+0x38>)
 8004f0c:	4c0d      	ldr	r4, [pc, #52]	; (8004f44 <__libc_init_array+0x3c>)
 8004f0e:	1b64      	subs	r4, r4, r5
 8004f10:	10a4      	asrs	r4, r4, #2
 8004f12:	2600      	movs	r6, #0
 8004f14:	42a6      	cmp	r6, r4
 8004f16:	d109      	bne.n	8004f2c <__libc_init_array+0x24>
 8004f18:	4d0b      	ldr	r5, [pc, #44]	; (8004f48 <__libc_init_array+0x40>)
 8004f1a:	4c0c      	ldr	r4, [pc, #48]	; (8004f4c <__libc_init_array+0x44>)
 8004f1c:	f001 f802 	bl	8005f24 <_init>
 8004f20:	1b64      	subs	r4, r4, r5
 8004f22:	10a4      	asrs	r4, r4, #2
 8004f24:	2600      	movs	r6, #0
 8004f26:	42a6      	cmp	r6, r4
 8004f28:	d105      	bne.n	8004f36 <__libc_init_array+0x2e>
 8004f2a:	bd70      	pop	{r4, r5, r6, pc}
 8004f2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f30:	4798      	blx	r3
 8004f32:	3601      	adds	r6, #1
 8004f34:	e7ee      	b.n	8004f14 <__libc_init_array+0xc>
 8004f36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f3a:	4798      	blx	r3
 8004f3c:	3601      	adds	r6, #1
 8004f3e:	e7f2      	b.n	8004f26 <__libc_init_array+0x1e>
 8004f40:	0800673c 	.word	0x0800673c
 8004f44:	0800673c 	.word	0x0800673c
 8004f48:	0800673c 	.word	0x0800673c
 8004f4c:	08006740 	.word	0x08006740

08004f50 <__retarget_lock_init_recursive>:
 8004f50:	4770      	bx	lr

08004f52 <__retarget_lock_acquire_recursive>:
 8004f52:	4770      	bx	lr

08004f54 <__retarget_lock_release_recursive>:
 8004f54:	4770      	bx	lr

08004f56 <strcpy>:
 8004f56:	4603      	mov	r3, r0
 8004f58:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f5c:	f803 2b01 	strb.w	r2, [r3], #1
 8004f60:	2a00      	cmp	r2, #0
 8004f62:	d1f9      	bne.n	8004f58 <strcpy+0x2>
 8004f64:	4770      	bx	lr

08004f66 <memcpy>:
 8004f66:	440a      	add	r2, r1
 8004f68:	4291      	cmp	r1, r2
 8004f6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f6e:	d100      	bne.n	8004f72 <memcpy+0xc>
 8004f70:	4770      	bx	lr
 8004f72:	b510      	push	{r4, lr}
 8004f74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f7c:	4291      	cmp	r1, r2
 8004f7e:	d1f9      	bne.n	8004f74 <memcpy+0xe>
 8004f80:	bd10      	pop	{r4, pc}
	...

08004f84 <__assert_func>:
 8004f84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004f86:	4614      	mov	r4, r2
 8004f88:	461a      	mov	r2, r3
 8004f8a:	4b09      	ldr	r3, [pc, #36]	; (8004fb0 <__assert_func+0x2c>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4605      	mov	r5, r0
 8004f90:	68d8      	ldr	r0, [r3, #12]
 8004f92:	b14c      	cbz	r4, 8004fa8 <__assert_func+0x24>
 8004f94:	4b07      	ldr	r3, [pc, #28]	; (8004fb4 <__assert_func+0x30>)
 8004f96:	9100      	str	r1, [sp, #0]
 8004f98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004f9c:	4906      	ldr	r1, [pc, #24]	; (8004fb8 <__assert_func+0x34>)
 8004f9e:	462b      	mov	r3, r5
 8004fa0:	f000 fca4 	bl	80058ec <fiprintf>
 8004fa4:	f000 fcde 	bl	8005964 <abort>
 8004fa8:	4b04      	ldr	r3, [pc, #16]	; (8004fbc <__assert_func+0x38>)
 8004faa:	461c      	mov	r4, r3
 8004fac:	e7f3      	b.n	8004f96 <__assert_func+0x12>
 8004fae:	bf00      	nop
 8004fb0:	20000150 	.word	0x20000150
 8004fb4:	080066cb 	.word	0x080066cb
 8004fb8:	080066d8 	.word	0x080066d8
 8004fbc:	08006706 	.word	0x08006706

08004fc0 <_free_r>:
 8004fc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004fc2:	2900      	cmp	r1, #0
 8004fc4:	d044      	beq.n	8005050 <_free_r+0x90>
 8004fc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fca:	9001      	str	r0, [sp, #4]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f1a1 0404 	sub.w	r4, r1, #4
 8004fd2:	bfb8      	it	lt
 8004fd4:	18e4      	addlt	r4, r4, r3
 8004fd6:	f000 f8e7 	bl	80051a8 <__malloc_lock>
 8004fda:	4a1e      	ldr	r2, [pc, #120]	; (8005054 <_free_r+0x94>)
 8004fdc:	9801      	ldr	r0, [sp, #4]
 8004fde:	6813      	ldr	r3, [r2, #0]
 8004fe0:	b933      	cbnz	r3, 8004ff0 <_free_r+0x30>
 8004fe2:	6063      	str	r3, [r4, #4]
 8004fe4:	6014      	str	r4, [r2, #0]
 8004fe6:	b003      	add	sp, #12
 8004fe8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004fec:	f000 b8e2 	b.w	80051b4 <__malloc_unlock>
 8004ff0:	42a3      	cmp	r3, r4
 8004ff2:	d908      	bls.n	8005006 <_free_r+0x46>
 8004ff4:	6825      	ldr	r5, [r4, #0]
 8004ff6:	1961      	adds	r1, r4, r5
 8004ff8:	428b      	cmp	r3, r1
 8004ffa:	bf01      	itttt	eq
 8004ffc:	6819      	ldreq	r1, [r3, #0]
 8004ffe:	685b      	ldreq	r3, [r3, #4]
 8005000:	1949      	addeq	r1, r1, r5
 8005002:	6021      	streq	r1, [r4, #0]
 8005004:	e7ed      	b.n	8004fe2 <_free_r+0x22>
 8005006:	461a      	mov	r2, r3
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	b10b      	cbz	r3, 8005010 <_free_r+0x50>
 800500c:	42a3      	cmp	r3, r4
 800500e:	d9fa      	bls.n	8005006 <_free_r+0x46>
 8005010:	6811      	ldr	r1, [r2, #0]
 8005012:	1855      	adds	r5, r2, r1
 8005014:	42a5      	cmp	r5, r4
 8005016:	d10b      	bne.n	8005030 <_free_r+0x70>
 8005018:	6824      	ldr	r4, [r4, #0]
 800501a:	4421      	add	r1, r4
 800501c:	1854      	adds	r4, r2, r1
 800501e:	42a3      	cmp	r3, r4
 8005020:	6011      	str	r1, [r2, #0]
 8005022:	d1e0      	bne.n	8004fe6 <_free_r+0x26>
 8005024:	681c      	ldr	r4, [r3, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	6053      	str	r3, [r2, #4]
 800502a:	440c      	add	r4, r1
 800502c:	6014      	str	r4, [r2, #0]
 800502e:	e7da      	b.n	8004fe6 <_free_r+0x26>
 8005030:	d902      	bls.n	8005038 <_free_r+0x78>
 8005032:	230c      	movs	r3, #12
 8005034:	6003      	str	r3, [r0, #0]
 8005036:	e7d6      	b.n	8004fe6 <_free_r+0x26>
 8005038:	6825      	ldr	r5, [r4, #0]
 800503a:	1961      	adds	r1, r4, r5
 800503c:	428b      	cmp	r3, r1
 800503e:	bf04      	itt	eq
 8005040:	6819      	ldreq	r1, [r3, #0]
 8005042:	685b      	ldreq	r3, [r3, #4]
 8005044:	6063      	str	r3, [r4, #4]
 8005046:	bf04      	itt	eq
 8005048:	1949      	addeq	r1, r1, r5
 800504a:	6021      	streq	r1, [r4, #0]
 800504c:	6054      	str	r4, [r2, #4]
 800504e:	e7ca      	b.n	8004fe6 <_free_r+0x26>
 8005050:	b003      	add	sp, #12
 8005052:	bd30      	pop	{r4, r5, pc}
 8005054:	200009f4 	.word	0x200009f4

08005058 <malloc>:
 8005058:	4b02      	ldr	r3, [pc, #8]	; (8005064 <malloc+0xc>)
 800505a:	4601      	mov	r1, r0
 800505c:	6818      	ldr	r0, [r3, #0]
 800505e:	f000 b823 	b.w	80050a8 <_malloc_r>
 8005062:	bf00      	nop
 8005064:	20000150 	.word	0x20000150

08005068 <sbrk_aligned>:
 8005068:	b570      	push	{r4, r5, r6, lr}
 800506a:	4e0e      	ldr	r6, [pc, #56]	; (80050a4 <sbrk_aligned+0x3c>)
 800506c:	460c      	mov	r4, r1
 800506e:	6831      	ldr	r1, [r6, #0]
 8005070:	4605      	mov	r5, r0
 8005072:	b911      	cbnz	r1, 800507a <sbrk_aligned+0x12>
 8005074:	f000 fc66 	bl	8005944 <_sbrk_r>
 8005078:	6030      	str	r0, [r6, #0]
 800507a:	4621      	mov	r1, r4
 800507c:	4628      	mov	r0, r5
 800507e:	f000 fc61 	bl	8005944 <_sbrk_r>
 8005082:	1c43      	adds	r3, r0, #1
 8005084:	d00a      	beq.n	800509c <sbrk_aligned+0x34>
 8005086:	1cc4      	adds	r4, r0, #3
 8005088:	f024 0403 	bic.w	r4, r4, #3
 800508c:	42a0      	cmp	r0, r4
 800508e:	d007      	beq.n	80050a0 <sbrk_aligned+0x38>
 8005090:	1a21      	subs	r1, r4, r0
 8005092:	4628      	mov	r0, r5
 8005094:	f000 fc56 	bl	8005944 <_sbrk_r>
 8005098:	3001      	adds	r0, #1
 800509a:	d101      	bne.n	80050a0 <sbrk_aligned+0x38>
 800509c:	f04f 34ff 	mov.w	r4, #4294967295
 80050a0:	4620      	mov	r0, r4
 80050a2:	bd70      	pop	{r4, r5, r6, pc}
 80050a4:	200009f8 	.word	0x200009f8

080050a8 <_malloc_r>:
 80050a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050ac:	1ccd      	adds	r5, r1, #3
 80050ae:	f025 0503 	bic.w	r5, r5, #3
 80050b2:	3508      	adds	r5, #8
 80050b4:	2d0c      	cmp	r5, #12
 80050b6:	bf38      	it	cc
 80050b8:	250c      	movcc	r5, #12
 80050ba:	2d00      	cmp	r5, #0
 80050bc:	4607      	mov	r7, r0
 80050be:	db01      	blt.n	80050c4 <_malloc_r+0x1c>
 80050c0:	42a9      	cmp	r1, r5
 80050c2:	d905      	bls.n	80050d0 <_malloc_r+0x28>
 80050c4:	230c      	movs	r3, #12
 80050c6:	603b      	str	r3, [r7, #0]
 80050c8:	2600      	movs	r6, #0
 80050ca:	4630      	mov	r0, r6
 80050cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050d0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80051a4 <_malloc_r+0xfc>
 80050d4:	f000 f868 	bl	80051a8 <__malloc_lock>
 80050d8:	f8d8 3000 	ldr.w	r3, [r8]
 80050dc:	461c      	mov	r4, r3
 80050de:	bb5c      	cbnz	r4, 8005138 <_malloc_r+0x90>
 80050e0:	4629      	mov	r1, r5
 80050e2:	4638      	mov	r0, r7
 80050e4:	f7ff ffc0 	bl	8005068 <sbrk_aligned>
 80050e8:	1c43      	adds	r3, r0, #1
 80050ea:	4604      	mov	r4, r0
 80050ec:	d155      	bne.n	800519a <_malloc_r+0xf2>
 80050ee:	f8d8 4000 	ldr.w	r4, [r8]
 80050f2:	4626      	mov	r6, r4
 80050f4:	2e00      	cmp	r6, #0
 80050f6:	d145      	bne.n	8005184 <_malloc_r+0xdc>
 80050f8:	2c00      	cmp	r4, #0
 80050fa:	d048      	beq.n	800518e <_malloc_r+0xe6>
 80050fc:	6823      	ldr	r3, [r4, #0]
 80050fe:	4631      	mov	r1, r6
 8005100:	4638      	mov	r0, r7
 8005102:	eb04 0903 	add.w	r9, r4, r3
 8005106:	f000 fc1d 	bl	8005944 <_sbrk_r>
 800510a:	4581      	cmp	r9, r0
 800510c:	d13f      	bne.n	800518e <_malloc_r+0xe6>
 800510e:	6821      	ldr	r1, [r4, #0]
 8005110:	1a6d      	subs	r5, r5, r1
 8005112:	4629      	mov	r1, r5
 8005114:	4638      	mov	r0, r7
 8005116:	f7ff ffa7 	bl	8005068 <sbrk_aligned>
 800511a:	3001      	adds	r0, #1
 800511c:	d037      	beq.n	800518e <_malloc_r+0xe6>
 800511e:	6823      	ldr	r3, [r4, #0]
 8005120:	442b      	add	r3, r5
 8005122:	6023      	str	r3, [r4, #0]
 8005124:	f8d8 3000 	ldr.w	r3, [r8]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d038      	beq.n	800519e <_malloc_r+0xf6>
 800512c:	685a      	ldr	r2, [r3, #4]
 800512e:	42a2      	cmp	r2, r4
 8005130:	d12b      	bne.n	800518a <_malloc_r+0xe2>
 8005132:	2200      	movs	r2, #0
 8005134:	605a      	str	r2, [r3, #4]
 8005136:	e00f      	b.n	8005158 <_malloc_r+0xb0>
 8005138:	6822      	ldr	r2, [r4, #0]
 800513a:	1b52      	subs	r2, r2, r5
 800513c:	d41f      	bmi.n	800517e <_malloc_r+0xd6>
 800513e:	2a0b      	cmp	r2, #11
 8005140:	d917      	bls.n	8005172 <_malloc_r+0xca>
 8005142:	1961      	adds	r1, r4, r5
 8005144:	42a3      	cmp	r3, r4
 8005146:	6025      	str	r5, [r4, #0]
 8005148:	bf18      	it	ne
 800514a:	6059      	strne	r1, [r3, #4]
 800514c:	6863      	ldr	r3, [r4, #4]
 800514e:	bf08      	it	eq
 8005150:	f8c8 1000 	streq.w	r1, [r8]
 8005154:	5162      	str	r2, [r4, r5]
 8005156:	604b      	str	r3, [r1, #4]
 8005158:	4638      	mov	r0, r7
 800515a:	f104 060b 	add.w	r6, r4, #11
 800515e:	f000 f829 	bl	80051b4 <__malloc_unlock>
 8005162:	f026 0607 	bic.w	r6, r6, #7
 8005166:	1d23      	adds	r3, r4, #4
 8005168:	1af2      	subs	r2, r6, r3
 800516a:	d0ae      	beq.n	80050ca <_malloc_r+0x22>
 800516c:	1b9b      	subs	r3, r3, r6
 800516e:	50a3      	str	r3, [r4, r2]
 8005170:	e7ab      	b.n	80050ca <_malloc_r+0x22>
 8005172:	42a3      	cmp	r3, r4
 8005174:	6862      	ldr	r2, [r4, #4]
 8005176:	d1dd      	bne.n	8005134 <_malloc_r+0x8c>
 8005178:	f8c8 2000 	str.w	r2, [r8]
 800517c:	e7ec      	b.n	8005158 <_malloc_r+0xb0>
 800517e:	4623      	mov	r3, r4
 8005180:	6864      	ldr	r4, [r4, #4]
 8005182:	e7ac      	b.n	80050de <_malloc_r+0x36>
 8005184:	4634      	mov	r4, r6
 8005186:	6876      	ldr	r6, [r6, #4]
 8005188:	e7b4      	b.n	80050f4 <_malloc_r+0x4c>
 800518a:	4613      	mov	r3, r2
 800518c:	e7cc      	b.n	8005128 <_malloc_r+0x80>
 800518e:	230c      	movs	r3, #12
 8005190:	603b      	str	r3, [r7, #0]
 8005192:	4638      	mov	r0, r7
 8005194:	f000 f80e 	bl	80051b4 <__malloc_unlock>
 8005198:	e797      	b.n	80050ca <_malloc_r+0x22>
 800519a:	6025      	str	r5, [r4, #0]
 800519c:	e7dc      	b.n	8005158 <_malloc_r+0xb0>
 800519e:	605b      	str	r3, [r3, #4]
 80051a0:	deff      	udf	#255	; 0xff
 80051a2:	bf00      	nop
 80051a4:	200009f4 	.word	0x200009f4

080051a8 <__malloc_lock>:
 80051a8:	4801      	ldr	r0, [pc, #4]	; (80051b0 <__malloc_lock+0x8>)
 80051aa:	f7ff bed2 	b.w	8004f52 <__retarget_lock_acquire_recursive>
 80051ae:	bf00      	nop
 80051b0:	200009f0 	.word	0x200009f0

080051b4 <__malloc_unlock>:
 80051b4:	4801      	ldr	r0, [pc, #4]	; (80051bc <__malloc_unlock+0x8>)
 80051b6:	f7ff becd 	b.w	8004f54 <__retarget_lock_release_recursive>
 80051ba:	bf00      	nop
 80051bc:	200009f0 	.word	0x200009f0

080051c0 <__ssputs_r>:
 80051c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051c4:	688e      	ldr	r6, [r1, #8]
 80051c6:	461f      	mov	r7, r3
 80051c8:	42be      	cmp	r6, r7
 80051ca:	680b      	ldr	r3, [r1, #0]
 80051cc:	4682      	mov	sl, r0
 80051ce:	460c      	mov	r4, r1
 80051d0:	4690      	mov	r8, r2
 80051d2:	d82c      	bhi.n	800522e <__ssputs_r+0x6e>
 80051d4:	898a      	ldrh	r2, [r1, #12]
 80051d6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80051da:	d026      	beq.n	800522a <__ssputs_r+0x6a>
 80051dc:	6965      	ldr	r5, [r4, #20]
 80051de:	6909      	ldr	r1, [r1, #16]
 80051e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80051e4:	eba3 0901 	sub.w	r9, r3, r1
 80051e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80051ec:	1c7b      	adds	r3, r7, #1
 80051ee:	444b      	add	r3, r9
 80051f0:	106d      	asrs	r5, r5, #1
 80051f2:	429d      	cmp	r5, r3
 80051f4:	bf38      	it	cc
 80051f6:	461d      	movcc	r5, r3
 80051f8:	0553      	lsls	r3, r2, #21
 80051fa:	d527      	bpl.n	800524c <__ssputs_r+0x8c>
 80051fc:	4629      	mov	r1, r5
 80051fe:	f7ff ff53 	bl	80050a8 <_malloc_r>
 8005202:	4606      	mov	r6, r0
 8005204:	b360      	cbz	r0, 8005260 <__ssputs_r+0xa0>
 8005206:	6921      	ldr	r1, [r4, #16]
 8005208:	464a      	mov	r2, r9
 800520a:	f7ff feac 	bl	8004f66 <memcpy>
 800520e:	89a3      	ldrh	r3, [r4, #12]
 8005210:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005218:	81a3      	strh	r3, [r4, #12]
 800521a:	6126      	str	r6, [r4, #16]
 800521c:	6165      	str	r5, [r4, #20]
 800521e:	444e      	add	r6, r9
 8005220:	eba5 0509 	sub.w	r5, r5, r9
 8005224:	6026      	str	r6, [r4, #0]
 8005226:	60a5      	str	r5, [r4, #8]
 8005228:	463e      	mov	r6, r7
 800522a:	42be      	cmp	r6, r7
 800522c:	d900      	bls.n	8005230 <__ssputs_r+0x70>
 800522e:	463e      	mov	r6, r7
 8005230:	6820      	ldr	r0, [r4, #0]
 8005232:	4632      	mov	r2, r6
 8005234:	4641      	mov	r1, r8
 8005236:	f000 fb6b 	bl	8005910 <memmove>
 800523a:	68a3      	ldr	r3, [r4, #8]
 800523c:	1b9b      	subs	r3, r3, r6
 800523e:	60a3      	str	r3, [r4, #8]
 8005240:	6823      	ldr	r3, [r4, #0]
 8005242:	4433      	add	r3, r6
 8005244:	6023      	str	r3, [r4, #0]
 8005246:	2000      	movs	r0, #0
 8005248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800524c:	462a      	mov	r2, r5
 800524e:	f000 fb90 	bl	8005972 <_realloc_r>
 8005252:	4606      	mov	r6, r0
 8005254:	2800      	cmp	r0, #0
 8005256:	d1e0      	bne.n	800521a <__ssputs_r+0x5a>
 8005258:	6921      	ldr	r1, [r4, #16]
 800525a:	4650      	mov	r0, sl
 800525c:	f7ff feb0 	bl	8004fc0 <_free_r>
 8005260:	230c      	movs	r3, #12
 8005262:	f8ca 3000 	str.w	r3, [sl]
 8005266:	89a3      	ldrh	r3, [r4, #12]
 8005268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800526c:	81a3      	strh	r3, [r4, #12]
 800526e:	f04f 30ff 	mov.w	r0, #4294967295
 8005272:	e7e9      	b.n	8005248 <__ssputs_r+0x88>

08005274 <_svfiprintf_r>:
 8005274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005278:	4698      	mov	r8, r3
 800527a:	898b      	ldrh	r3, [r1, #12]
 800527c:	061b      	lsls	r3, r3, #24
 800527e:	b09d      	sub	sp, #116	; 0x74
 8005280:	4607      	mov	r7, r0
 8005282:	460d      	mov	r5, r1
 8005284:	4614      	mov	r4, r2
 8005286:	d50e      	bpl.n	80052a6 <_svfiprintf_r+0x32>
 8005288:	690b      	ldr	r3, [r1, #16]
 800528a:	b963      	cbnz	r3, 80052a6 <_svfiprintf_r+0x32>
 800528c:	2140      	movs	r1, #64	; 0x40
 800528e:	f7ff ff0b 	bl	80050a8 <_malloc_r>
 8005292:	6028      	str	r0, [r5, #0]
 8005294:	6128      	str	r0, [r5, #16]
 8005296:	b920      	cbnz	r0, 80052a2 <_svfiprintf_r+0x2e>
 8005298:	230c      	movs	r3, #12
 800529a:	603b      	str	r3, [r7, #0]
 800529c:	f04f 30ff 	mov.w	r0, #4294967295
 80052a0:	e0d0      	b.n	8005444 <_svfiprintf_r+0x1d0>
 80052a2:	2340      	movs	r3, #64	; 0x40
 80052a4:	616b      	str	r3, [r5, #20]
 80052a6:	2300      	movs	r3, #0
 80052a8:	9309      	str	r3, [sp, #36]	; 0x24
 80052aa:	2320      	movs	r3, #32
 80052ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80052b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80052b4:	2330      	movs	r3, #48	; 0x30
 80052b6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800545c <_svfiprintf_r+0x1e8>
 80052ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80052be:	f04f 0901 	mov.w	r9, #1
 80052c2:	4623      	mov	r3, r4
 80052c4:	469a      	mov	sl, r3
 80052c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052ca:	b10a      	cbz	r2, 80052d0 <_svfiprintf_r+0x5c>
 80052cc:	2a25      	cmp	r2, #37	; 0x25
 80052ce:	d1f9      	bne.n	80052c4 <_svfiprintf_r+0x50>
 80052d0:	ebba 0b04 	subs.w	fp, sl, r4
 80052d4:	d00b      	beq.n	80052ee <_svfiprintf_r+0x7a>
 80052d6:	465b      	mov	r3, fp
 80052d8:	4622      	mov	r2, r4
 80052da:	4629      	mov	r1, r5
 80052dc:	4638      	mov	r0, r7
 80052de:	f7ff ff6f 	bl	80051c0 <__ssputs_r>
 80052e2:	3001      	adds	r0, #1
 80052e4:	f000 80a9 	beq.w	800543a <_svfiprintf_r+0x1c6>
 80052e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052ea:	445a      	add	r2, fp
 80052ec:	9209      	str	r2, [sp, #36]	; 0x24
 80052ee:	f89a 3000 	ldrb.w	r3, [sl]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	f000 80a1 	beq.w	800543a <_svfiprintf_r+0x1c6>
 80052f8:	2300      	movs	r3, #0
 80052fa:	f04f 32ff 	mov.w	r2, #4294967295
 80052fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005302:	f10a 0a01 	add.w	sl, sl, #1
 8005306:	9304      	str	r3, [sp, #16]
 8005308:	9307      	str	r3, [sp, #28]
 800530a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800530e:	931a      	str	r3, [sp, #104]	; 0x68
 8005310:	4654      	mov	r4, sl
 8005312:	2205      	movs	r2, #5
 8005314:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005318:	4850      	ldr	r0, [pc, #320]	; (800545c <_svfiprintf_r+0x1e8>)
 800531a:	f7fa ff59 	bl	80001d0 <memchr>
 800531e:	9a04      	ldr	r2, [sp, #16]
 8005320:	b9d8      	cbnz	r0, 800535a <_svfiprintf_r+0xe6>
 8005322:	06d0      	lsls	r0, r2, #27
 8005324:	bf44      	itt	mi
 8005326:	2320      	movmi	r3, #32
 8005328:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800532c:	0711      	lsls	r1, r2, #28
 800532e:	bf44      	itt	mi
 8005330:	232b      	movmi	r3, #43	; 0x2b
 8005332:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005336:	f89a 3000 	ldrb.w	r3, [sl]
 800533a:	2b2a      	cmp	r3, #42	; 0x2a
 800533c:	d015      	beq.n	800536a <_svfiprintf_r+0xf6>
 800533e:	9a07      	ldr	r2, [sp, #28]
 8005340:	4654      	mov	r4, sl
 8005342:	2000      	movs	r0, #0
 8005344:	f04f 0c0a 	mov.w	ip, #10
 8005348:	4621      	mov	r1, r4
 800534a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800534e:	3b30      	subs	r3, #48	; 0x30
 8005350:	2b09      	cmp	r3, #9
 8005352:	d94d      	bls.n	80053f0 <_svfiprintf_r+0x17c>
 8005354:	b1b0      	cbz	r0, 8005384 <_svfiprintf_r+0x110>
 8005356:	9207      	str	r2, [sp, #28]
 8005358:	e014      	b.n	8005384 <_svfiprintf_r+0x110>
 800535a:	eba0 0308 	sub.w	r3, r0, r8
 800535e:	fa09 f303 	lsl.w	r3, r9, r3
 8005362:	4313      	orrs	r3, r2
 8005364:	9304      	str	r3, [sp, #16]
 8005366:	46a2      	mov	sl, r4
 8005368:	e7d2      	b.n	8005310 <_svfiprintf_r+0x9c>
 800536a:	9b03      	ldr	r3, [sp, #12]
 800536c:	1d19      	adds	r1, r3, #4
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	9103      	str	r1, [sp, #12]
 8005372:	2b00      	cmp	r3, #0
 8005374:	bfbb      	ittet	lt
 8005376:	425b      	neglt	r3, r3
 8005378:	f042 0202 	orrlt.w	r2, r2, #2
 800537c:	9307      	strge	r3, [sp, #28]
 800537e:	9307      	strlt	r3, [sp, #28]
 8005380:	bfb8      	it	lt
 8005382:	9204      	strlt	r2, [sp, #16]
 8005384:	7823      	ldrb	r3, [r4, #0]
 8005386:	2b2e      	cmp	r3, #46	; 0x2e
 8005388:	d10c      	bne.n	80053a4 <_svfiprintf_r+0x130>
 800538a:	7863      	ldrb	r3, [r4, #1]
 800538c:	2b2a      	cmp	r3, #42	; 0x2a
 800538e:	d134      	bne.n	80053fa <_svfiprintf_r+0x186>
 8005390:	9b03      	ldr	r3, [sp, #12]
 8005392:	1d1a      	adds	r2, r3, #4
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	9203      	str	r2, [sp, #12]
 8005398:	2b00      	cmp	r3, #0
 800539a:	bfb8      	it	lt
 800539c:	f04f 33ff 	movlt.w	r3, #4294967295
 80053a0:	3402      	adds	r4, #2
 80053a2:	9305      	str	r3, [sp, #20]
 80053a4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800546c <_svfiprintf_r+0x1f8>
 80053a8:	7821      	ldrb	r1, [r4, #0]
 80053aa:	2203      	movs	r2, #3
 80053ac:	4650      	mov	r0, sl
 80053ae:	f7fa ff0f 	bl	80001d0 <memchr>
 80053b2:	b138      	cbz	r0, 80053c4 <_svfiprintf_r+0x150>
 80053b4:	9b04      	ldr	r3, [sp, #16]
 80053b6:	eba0 000a 	sub.w	r0, r0, sl
 80053ba:	2240      	movs	r2, #64	; 0x40
 80053bc:	4082      	lsls	r2, r0
 80053be:	4313      	orrs	r3, r2
 80053c0:	3401      	adds	r4, #1
 80053c2:	9304      	str	r3, [sp, #16]
 80053c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053c8:	4825      	ldr	r0, [pc, #148]	; (8005460 <_svfiprintf_r+0x1ec>)
 80053ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80053ce:	2206      	movs	r2, #6
 80053d0:	f7fa fefe 	bl	80001d0 <memchr>
 80053d4:	2800      	cmp	r0, #0
 80053d6:	d038      	beq.n	800544a <_svfiprintf_r+0x1d6>
 80053d8:	4b22      	ldr	r3, [pc, #136]	; (8005464 <_svfiprintf_r+0x1f0>)
 80053da:	bb1b      	cbnz	r3, 8005424 <_svfiprintf_r+0x1b0>
 80053dc:	9b03      	ldr	r3, [sp, #12]
 80053de:	3307      	adds	r3, #7
 80053e0:	f023 0307 	bic.w	r3, r3, #7
 80053e4:	3308      	adds	r3, #8
 80053e6:	9303      	str	r3, [sp, #12]
 80053e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053ea:	4433      	add	r3, r6
 80053ec:	9309      	str	r3, [sp, #36]	; 0x24
 80053ee:	e768      	b.n	80052c2 <_svfiprintf_r+0x4e>
 80053f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80053f4:	460c      	mov	r4, r1
 80053f6:	2001      	movs	r0, #1
 80053f8:	e7a6      	b.n	8005348 <_svfiprintf_r+0xd4>
 80053fa:	2300      	movs	r3, #0
 80053fc:	3401      	adds	r4, #1
 80053fe:	9305      	str	r3, [sp, #20]
 8005400:	4619      	mov	r1, r3
 8005402:	f04f 0c0a 	mov.w	ip, #10
 8005406:	4620      	mov	r0, r4
 8005408:	f810 2b01 	ldrb.w	r2, [r0], #1
 800540c:	3a30      	subs	r2, #48	; 0x30
 800540e:	2a09      	cmp	r2, #9
 8005410:	d903      	bls.n	800541a <_svfiprintf_r+0x1a6>
 8005412:	2b00      	cmp	r3, #0
 8005414:	d0c6      	beq.n	80053a4 <_svfiprintf_r+0x130>
 8005416:	9105      	str	r1, [sp, #20]
 8005418:	e7c4      	b.n	80053a4 <_svfiprintf_r+0x130>
 800541a:	fb0c 2101 	mla	r1, ip, r1, r2
 800541e:	4604      	mov	r4, r0
 8005420:	2301      	movs	r3, #1
 8005422:	e7f0      	b.n	8005406 <_svfiprintf_r+0x192>
 8005424:	ab03      	add	r3, sp, #12
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	462a      	mov	r2, r5
 800542a:	4b0f      	ldr	r3, [pc, #60]	; (8005468 <_svfiprintf_r+0x1f4>)
 800542c:	a904      	add	r1, sp, #16
 800542e:	4638      	mov	r0, r7
 8005430:	f3af 8000 	nop.w
 8005434:	1c42      	adds	r2, r0, #1
 8005436:	4606      	mov	r6, r0
 8005438:	d1d6      	bne.n	80053e8 <_svfiprintf_r+0x174>
 800543a:	89ab      	ldrh	r3, [r5, #12]
 800543c:	065b      	lsls	r3, r3, #25
 800543e:	f53f af2d 	bmi.w	800529c <_svfiprintf_r+0x28>
 8005442:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005444:	b01d      	add	sp, #116	; 0x74
 8005446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800544a:	ab03      	add	r3, sp, #12
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	462a      	mov	r2, r5
 8005450:	4b05      	ldr	r3, [pc, #20]	; (8005468 <_svfiprintf_r+0x1f4>)
 8005452:	a904      	add	r1, sp, #16
 8005454:	4638      	mov	r0, r7
 8005456:	f000 f879 	bl	800554c <_printf_i>
 800545a:	e7eb      	b.n	8005434 <_svfiprintf_r+0x1c0>
 800545c:	08006707 	.word	0x08006707
 8005460:	08006711 	.word	0x08006711
 8005464:	00000000 	.word	0x00000000
 8005468:	080051c1 	.word	0x080051c1
 800546c:	0800670d 	.word	0x0800670d

08005470 <_printf_common>:
 8005470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005474:	4616      	mov	r6, r2
 8005476:	4699      	mov	r9, r3
 8005478:	688a      	ldr	r2, [r1, #8]
 800547a:	690b      	ldr	r3, [r1, #16]
 800547c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005480:	4293      	cmp	r3, r2
 8005482:	bfb8      	it	lt
 8005484:	4613      	movlt	r3, r2
 8005486:	6033      	str	r3, [r6, #0]
 8005488:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800548c:	4607      	mov	r7, r0
 800548e:	460c      	mov	r4, r1
 8005490:	b10a      	cbz	r2, 8005496 <_printf_common+0x26>
 8005492:	3301      	adds	r3, #1
 8005494:	6033      	str	r3, [r6, #0]
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	0699      	lsls	r1, r3, #26
 800549a:	bf42      	ittt	mi
 800549c:	6833      	ldrmi	r3, [r6, #0]
 800549e:	3302      	addmi	r3, #2
 80054a0:	6033      	strmi	r3, [r6, #0]
 80054a2:	6825      	ldr	r5, [r4, #0]
 80054a4:	f015 0506 	ands.w	r5, r5, #6
 80054a8:	d106      	bne.n	80054b8 <_printf_common+0x48>
 80054aa:	f104 0a19 	add.w	sl, r4, #25
 80054ae:	68e3      	ldr	r3, [r4, #12]
 80054b0:	6832      	ldr	r2, [r6, #0]
 80054b2:	1a9b      	subs	r3, r3, r2
 80054b4:	42ab      	cmp	r3, r5
 80054b6:	dc26      	bgt.n	8005506 <_printf_common+0x96>
 80054b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80054bc:	1e13      	subs	r3, r2, #0
 80054be:	6822      	ldr	r2, [r4, #0]
 80054c0:	bf18      	it	ne
 80054c2:	2301      	movne	r3, #1
 80054c4:	0692      	lsls	r2, r2, #26
 80054c6:	d42b      	bmi.n	8005520 <_printf_common+0xb0>
 80054c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80054cc:	4649      	mov	r1, r9
 80054ce:	4638      	mov	r0, r7
 80054d0:	47c0      	blx	r8
 80054d2:	3001      	adds	r0, #1
 80054d4:	d01e      	beq.n	8005514 <_printf_common+0xa4>
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	6922      	ldr	r2, [r4, #16]
 80054da:	f003 0306 	and.w	r3, r3, #6
 80054de:	2b04      	cmp	r3, #4
 80054e0:	bf02      	ittt	eq
 80054e2:	68e5      	ldreq	r5, [r4, #12]
 80054e4:	6833      	ldreq	r3, [r6, #0]
 80054e6:	1aed      	subeq	r5, r5, r3
 80054e8:	68a3      	ldr	r3, [r4, #8]
 80054ea:	bf0c      	ite	eq
 80054ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054f0:	2500      	movne	r5, #0
 80054f2:	4293      	cmp	r3, r2
 80054f4:	bfc4      	itt	gt
 80054f6:	1a9b      	subgt	r3, r3, r2
 80054f8:	18ed      	addgt	r5, r5, r3
 80054fa:	2600      	movs	r6, #0
 80054fc:	341a      	adds	r4, #26
 80054fe:	42b5      	cmp	r5, r6
 8005500:	d11a      	bne.n	8005538 <_printf_common+0xc8>
 8005502:	2000      	movs	r0, #0
 8005504:	e008      	b.n	8005518 <_printf_common+0xa8>
 8005506:	2301      	movs	r3, #1
 8005508:	4652      	mov	r2, sl
 800550a:	4649      	mov	r1, r9
 800550c:	4638      	mov	r0, r7
 800550e:	47c0      	blx	r8
 8005510:	3001      	adds	r0, #1
 8005512:	d103      	bne.n	800551c <_printf_common+0xac>
 8005514:	f04f 30ff 	mov.w	r0, #4294967295
 8005518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800551c:	3501      	adds	r5, #1
 800551e:	e7c6      	b.n	80054ae <_printf_common+0x3e>
 8005520:	18e1      	adds	r1, r4, r3
 8005522:	1c5a      	adds	r2, r3, #1
 8005524:	2030      	movs	r0, #48	; 0x30
 8005526:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800552a:	4422      	add	r2, r4
 800552c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005530:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005534:	3302      	adds	r3, #2
 8005536:	e7c7      	b.n	80054c8 <_printf_common+0x58>
 8005538:	2301      	movs	r3, #1
 800553a:	4622      	mov	r2, r4
 800553c:	4649      	mov	r1, r9
 800553e:	4638      	mov	r0, r7
 8005540:	47c0      	blx	r8
 8005542:	3001      	adds	r0, #1
 8005544:	d0e6      	beq.n	8005514 <_printf_common+0xa4>
 8005546:	3601      	adds	r6, #1
 8005548:	e7d9      	b.n	80054fe <_printf_common+0x8e>
	...

0800554c <_printf_i>:
 800554c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005550:	7e0f      	ldrb	r7, [r1, #24]
 8005552:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005554:	2f78      	cmp	r7, #120	; 0x78
 8005556:	4691      	mov	r9, r2
 8005558:	4680      	mov	r8, r0
 800555a:	460c      	mov	r4, r1
 800555c:	469a      	mov	sl, r3
 800555e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005562:	d807      	bhi.n	8005574 <_printf_i+0x28>
 8005564:	2f62      	cmp	r7, #98	; 0x62
 8005566:	d80a      	bhi.n	800557e <_printf_i+0x32>
 8005568:	2f00      	cmp	r7, #0
 800556a:	f000 80d4 	beq.w	8005716 <_printf_i+0x1ca>
 800556e:	2f58      	cmp	r7, #88	; 0x58
 8005570:	f000 80c0 	beq.w	80056f4 <_printf_i+0x1a8>
 8005574:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005578:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800557c:	e03a      	b.n	80055f4 <_printf_i+0xa8>
 800557e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005582:	2b15      	cmp	r3, #21
 8005584:	d8f6      	bhi.n	8005574 <_printf_i+0x28>
 8005586:	a101      	add	r1, pc, #4	; (adr r1, 800558c <_printf_i+0x40>)
 8005588:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800558c:	080055e5 	.word	0x080055e5
 8005590:	080055f9 	.word	0x080055f9
 8005594:	08005575 	.word	0x08005575
 8005598:	08005575 	.word	0x08005575
 800559c:	08005575 	.word	0x08005575
 80055a0:	08005575 	.word	0x08005575
 80055a4:	080055f9 	.word	0x080055f9
 80055a8:	08005575 	.word	0x08005575
 80055ac:	08005575 	.word	0x08005575
 80055b0:	08005575 	.word	0x08005575
 80055b4:	08005575 	.word	0x08005575
 80055b8:	080056fd 	.word	0x080056fd
 80055bc:	08005625 	.word	0x08005625
 80055c0:	080056b7 	.word	0x080056b7
 80055c4:	08005575 	.word	0x08005575
 80055c8:	08005575 	.word	0x08005575
 80055cc:	0800571f 	.word	0x0800571f
 80055d0:	08005575 	.word	0x08005575
 80055d4:	08005625 	.word	0x08005625
 80055d8:	08005575 	.word	0x08005575
 80055dc:	08005575 	.word	0x08005575
 80055e0:	080056bf 	.word	0x080056bf
 80055e4:	682b      	ldr	r3, [r5, #0]
 80055e6:	1d1a      	adds	r2, r3, #4
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	602a      	str	r2, [r5, #0]
 80055ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055f4:	2301      	movs	r3, #1
 80055f6:	e09f      	b.n	8005738 <_printf_i+0x1ec>
 80055f8:	6820      	ldr	r0, [r4, #0]
 80055fa:	682b      	ldr	r3, [r5, #0]
 80055fc:	0607      	lsls	r7, r0, #24
 80055fe:	f103 0104 	add.w	r1, r3, #4
 8005602:	6029      	str	r1, [r5, #0]
 8005604:	d501      	bpl.n	800560a <_printf_i+0xbe>
 8005606:	681e      	ldr	r6, [r3, #0]
 8005608:	e003      	b.n	8005612 <_printf_i+0xc6>
 800560a:	0646      	lsls	r6, r0, #25
 800560c:	d5fb      	bpl.n	8005606 <_printf_i+0xba>
 800560e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005612:	2e00      	cmp	r6, #0
 8005614:	da03      	bge.n	800561e <_printf_i+0xd2>
 8005616:	232d      	movs	r3, #45	; 0x2d
 8005618:	4276      	negs	r6, r6
 800561a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800561e:	485a      	ldr	r0, [pc, #360]	; (8005788 <_printf_i+0x23c>)
 8005620:	230a      	movs	r3, #10
 8005622:	e012      	b.n	800564a <_printf_i+0xfe>
 8005624:	682b      	ldr	r3, [r5, #0]
 8005626:	6820      	ldr	r0, [r4, #0]
 8005628:	1d19      	adds	r1, r3, #4
 800562a:	6029      	str	r1, [r5, #0]
 800562c:	0605      	lsls	r5, r0, #24
 800562e:	d501      	bpl.n	8005634 <_printf_i+0xe8>
 8005630:	681e      	ldr	r6, [r3, #0]
 8005632:	e002      	b.n	800563a <_printf_i+0xee>
 8005634:	0641      	lsls	r1, r0, #25
 8005636:	d5fb      	bpl.n	8005630 <_printf_i+0xe4>
 8005638:	881e      	ldrh	r6, [r3, #0]
 800563a:	4853      	ldr	r0, [pc, #332]	; (8005788 <_printf_i+0x23c>)
 800563c:	2f6f      	cmp	r7, #111	; 0x6f
 800563e:	bf0c      	ite	eq
 8005640:	2308      	moveq	r3, #8
 8005642:	230a      	movne	r3, #10
 8005644:	2100      	movs	r1, #0
 8005646:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800564a:	6865      	ldr	r5, [r4, #4]
 800564c:	60a5      	str	r5, [r4, #8]
 800564e:	2d00      	cmp	r5, #0
 8005650:	bfa2      	ittt	ge
 8005652:	6821      	ldrge	r1, [r4, #0]
 8005654:	f021 0104 	bicge.w	r1, r1, #4
 8005658:	6021      	strge	r1, [r4, #0]
 800565a:	b90e      	cbnz	r6, 8005660 <_printf_i+0x114>
 800565c:	2d00      	cmp	r5, #0
 800565e:	d04b      	beq.n	80056f8 <_printf_i+0x1ac>
 8005660:	4615      	mov	r5, r2
 8005662:	fbb6 f1f3 	udiv	r1, r6, r3
 8005666:	fb03 6711 	mls	r7, r3, r1, r6
 800566a:	5dc7      	ldrb	r7, [r0, r7]
 800566c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005670:	4637      	mov	r7, r6
 8005672:	42bb      	cmp	r3, r7
 8005674:	460e      	mov	r6, r1
 8005676:	d9f4      	bls.n	8005662 <_printf_i+0x116>
 8005678:	2b08      	cmp	r3, #8
 800567a:	d10b      	bne.n	8005694 <_printf_i+0x148>
 800567c:	6823      	ldr	r3, [r4, #0]
 800567e:	07de      	lsls	r6, r3, #31
 8005680:	d508      	bpl.n	8005694 <_printf_i+0x148>
 8005682:	6923      	ldr	r3, [r4, #16]
 8005684:	6861      	ldr	r1, [r4, #4]
 8005686:	4299      	cmp	r1, r3
 8005688:	bfde      	ittt	le
 800568a:	2330      	movle	r3, #48	; 0x30
 800568c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005690:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005694:	1b52      	subs	r2, r2, r5
 8005696:	6122      	str	r2, [r4, #16]
 8005698:	f8cd a000 	str.w	sl, [sp]
 800569c:	464b      	mov	r3, r9
 800569e:	aa03      	add	r2, sp, #12
 80056a0:	4621      	mov	r1, r4
 80056a2:	4640      	mov	r0, r8
 80056a4:	f7ff fee4 	bl	8005470 <_printf_common>
 80056a8:	3001      	adds	r0, #1
 80056aa:	d14a      	bne.n	8005742 <_printf_i+0x1f6>
 80056ac:	f04f 30ff 	mov.w	r0, #4294967295
 80056b0:	b004      	add	sp, #16
 80056b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	f043 0320 	orr.w	r3, r3, #32
 80056bc:	6023      	str	r3, [r4, #0]
 80056be:	4833      	ldr	r0, [pc, #204]	; (800578c <_printf_i+0x240>)
 80056c0:	2778      	movs	r7, #120	; 0x78
 80056c2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80056c6:	6823      	ldr	r3, [r4, #0]
 80056c8:	6829      	ldr	r1, [r5, #0]
 80056ca:	061f      	lsls	r7, r3, #24
 80056cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80056d0:	d402      	bmi.n	80056d8 <_printf_i+0x18c>
 80056d2:	065f      	lsls	r7, r3, #25
 80056d4:	bf48      	it	mi
 80056d6:	b2b6      	uxthmi	r6, r6
 80056d8:	07df      	lsls	r7, r3, #31
 80056da:	bf48      	it	mi
 80056dc:	f043 0320 	orrmi.w	r3, r3, #32
 80056e0:	6029      	str	r1, [r5, #0]
 80056e2:	bf48      	it	mi
 80056e4:	6023      	strmi	r3, [r4, #0]
 80056e6:	b91e      	cbnz	r6, 80056f0 <_printf_i+0x1a4>
 80056e8:	6823      	ldr	r3, [r4, #0]
 80056ea:	f023 0320 	bic.w	r3, r3, #32
 80056ee:	6023      	str	r3, [r4, #0]
 80056f0:	2310      	movs	r3, #16
 80056f2:	e7a7      	b.n	8005644 <_printf_i+0xf8>
 80056f4:	4824      	ldr	r0, [pc, #144]	; (8005788 <_printf_i+0x23c>)
 80056f6:	e7e4      	b.n	80056c2 <_printf_i+0x176>
 80056f8:	4615      	mov	r5, r2
 80056fa:	e7bd      	b.n	8005678 <_printf_i+0x12c>
 80056fc:	682b      	ldr	r3, [r5, #0]
 80056fe:	6826      	ldr	r6, [r4, #0]
 8005700:	6961      	ldr	r1, [r4, #20]
 8005702:	1d18      	adds	r0, r3, #4
 8005704:	6028      	str	r0, [r5, #0]
 8005706:	0635      	lsls	r5, r6, #24
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	d501      	bpl.n	8005710 <_printf_i+0x1c4>
 800570c:	6019      	str	r1, [r3, #0]
 800570e:	e002      	b.n	8005716 <_printf_i+0x1ca>
 8005710:	0670      	lsls	r0, r6, #25
 8005712:	d5fb      	bpl.n	800570c <_printf_i+0x1c0>
 8005714:	8019      	strh	r1, [r3, #0]
 8005716:	2300      	movs	r3, #0
 8005718:	6123      	str	r3, [r4, #16]
 800571a:	4615      	mov	r5, r2
 800571c:	e7bc      	b.n	8005698 <_printf_i+0x14c>
 800571e:	682b      	ldr	r3, [r5, #0]
 8005720:	1d1a      	adds	r2, r3, #4
 8005722:	602a      	str	r2, [r5, #0]
 8005724:	681d      	ldr	r5, [r3, #0]
 8005726:	6862      	ldr	r2, [r4, #4]
 8005728:	2100      	movs	r1, #0
 800572a:	4628      	mov	r0, r5
 800572c:	f7fa fd50 	bl	80001d0 <memchr>
 8005730:	b108      	cbz	r0, 8005736 <_printf_i+0x1ea>
 8005732:	1b40      	subs	r0, r0, r5
 8005734:	6060      	str	r0, [r4, #4]
 8005736:	6863      	ldr	r3, [r4, #4]
 8005738:	6123      	str	r3, [r4, #16]
 800573a:	2300      	movs	r3, #0
 800573c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005740:	e7aa      	b.n	8005698 <_printf_i+0x14c>
 8005742:	6923      	ldr	r3, [r4, #16]
 8005744:	462a      	mov	r2, r5
 8005746:	4649      	mov	r1, r9
 8005748:	4640      	mov	r0, r8
 800574a:	47d0      	blx	sl
 800574c:	3001      	adds	r0, #1
 800574e:	d0ad      	beq.n	80056ac <_printf_i+0x160>
 8005750:	6823      	ldr	r3, [r4, #0]
 8005752:	079b      	lsls	r3, r3, #30
 8005754:	d413      	bmi.n	800577e <_printf_i+0x232>
 8005756:	68e0      	ldr	r0, [r4, #12]
 8005758:	9b03      	ldr	r3, [sp, #12]
 800575a:	4298      	cmp	r0, r3
 800575c:	bfb8      	it	lt
 800575e:	4618      	movlt	r0, r3
 8005760:	e7a6      	b.n	80056b0 <_printf_i+0x164>
 8005762:	2301      	movs	r3, #1
 8005764:	4632      	mov	r2, r6
 8005766:	4649      	mov	r1, r9
 8005768:	4640      	mov	r0, r8
 800576a:	47d0      	blx	sl
 800576c:	3001      	adds	r0, #1
 800576e:	d09d      	beq.n	80056ac <_printf_i+0x160>
 8005770:	3501      	adds	r5, #1
 8005772:	68e3      	ldr	r3, [r4, #12]
 8005774:	9903      	ldr	r1, [sp, #12]
 8005776:	1a5b      	subs	r3, r3, r1
 8005778:	42ab      	cmp	r3, r5
 800577a:	dcf2      	bgt.n	8005762 <_printf_i+0x216>
 800577c:	e7eb      	b.n	8005756 <_printf_i+0x20a>
 800577e:	2500      	movs	r5, #0
 8005780:	f104 0619 	add.w	r6, r4, #25
 8005784:	e7f5      	b.n	8005772 <_printf_i+0x226>
 8005786:	bf00      	nop
 8005788:	08006718 	.word	0x08006718
 800578c:	08006729 	.word	0x08006729

08005790 <__sflush_r>:
 8005790:	898a      	ldrh	r2, [r1, #12]
 8005792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005796:	4605      	mov	r5, r0
 8005798:	0710      	lsls	r0, r2, #28
 800579a:	460c      	mov	r4, r1
 800579c:	d458      	bmi.n	8005850 <__sflush_r+0xc0>
 800579e:	684b      	ldr	r3, [r1, #4]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	dc05      	bgt.n	80057b0 <__sflush_r+0x20>
 80057a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	dc02      	bgt.n	80057b0 <__sflush_r+0x20>
 80057aa:	2000      	movs	r0, #0
 80057ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057b2:	2e00      	cmp	r6, #0
 80057b4:	d0f9      	beq.n	80057aa <__sflush_r+0x1a>
 80057b6:	2300      	movs	r3, #0
 80057b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80057bc:	682f      	ldr	r7, [r5, #0]
 80057be:	6a21      	ldr	r1, [r4, #32]
 80057c0:	602b      	str	r3, [r5, #0]
 80057c2:	d032      	beq.n	800582a <__sflush_r+0x9a>
 80057c4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80057c6:	89a3      	ldrh	r3, [r4, #12]
 80057c8:	075a      	lsls	r2, r3, #29
 80057ca:	d505      	bpl.n	80057d8 <__sflush_r+0x48>
 80057cc:	6863      	ldr	r3, [r4, #4]
 80057ce:	1ac0      	subs	r0, r0, r3
 80057d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80057d2:	b10b      	cbz	r3, 80057d8 <__sflush_r+0x48>
 80057d4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80057d6:	1ac0      	subs	r0, r0, r3
 80057d8:	2300      	movs	r3, #0
 80057da:	4602      	mov	r2, r0
 80057dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057de:	6a21      	ldr	r1, [r4, #32]
 80057e0:	4628      	mov	r0, r5
 80057e2:	47b0      	blx	r6
 80057e4:	1c43      	adds	r3, r0, #1
 80057e6:	89a3      	ldrh	r3, [r4, #12]
 80057e8:	d106      	bne.n	80057f8 <__sflush_r+0x68>
 80057ea:	6829      	ldr	r1, [r5, #0]
 80057ec:	291d      	cmp	r1, #29
 80057ee:	d82b      	bhi.n	8005848 <__sflush_r+0xb8>
 80057f0:	4a29      	ldr	r2, [pc, #164]	; (8005898 <__sflush_r+0x108>)
 80057f2:	410a      	asrs	r2, r1
 80057f4:	07d6      	lsls	r6, r2, #31
 80057f6:	d427      	bmi.n	8005848 <__sflush_r+0xb8>
 80057f8:	2200      	movs	r2, #0
 80057fa:	6062      	str	r2, [r4, #4]
 80057fc:	04d9      	lsls	r1, r3, #19
 80057fe:	6922      	ldr	r2, [r4, #16]
 8005800:	6022      	str	r2, [r4, #0]
 8005802:	d504      	bpl.n	800580e <__sflush_r+0x7e>
 8005804:	1c42      	adds	r2, r0, #1
 8005806:	d101      	bne.n	800580c <__sflush_r+0x7c>
 8005808:	682b      	ldr	r3, [r5, #0]
 800580a:	b903      	cbnz	r3, 800580e <__sflush_r+0x7e>
 800580c:	6560      	str	r0, [r4, #84]	; 0x54
 800580e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005810:	602f      	str	r7, [r5, #0]
 8005812:	2900      	cmp	r1, #0
 8005814:	d0c9      	beq.n	80057aa <__sflush_r+0x1a>
 8005816:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800581a:	4299      	cmp	r1, r3
 800581c:	d002      	beq.n	8005824 <__sflush_r+0x94>
 800581e:	4628      	mov	r0, r5
 8005820:	f7ff fbce 	bl	8004fc0 <_free_r>
 8005824:	2000      	movs	r0, #0
 8005826:	6360      	str	r0, [r4, #52]	; 0x34
 8005828:	e7c0      	b.n	80057ac <__sflush_r+0x1c>
 800582a:	2301      	movs	r3, #1
 800582c:	4628      	mov	r0, r5
 800582e:	47b0      	blx	r6
 8005830:	1c41      	adds	r1, r0, #1
 8005832:	d1c8      	bne.n	80057c6 <__sflush_r+0x36>
 8005834:	682b      	ldr	r3, [r5, #0]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d0c5      	beq.n	80057c6 <__sflush_r+0x36>
 800583a:	2b1d      	cmp	r3, #29
 800583c:	d001      	beq.n	8005842 <__sflush_r+0xb2>
 800583e:	2b16      	cmp	r3, #22
 8005840:	d101      	bne.n	8005846 <__sflush_r+0xb6>
 8005842:	602f      	str	r7, [r5, #0]
 8005844:	e7b1      	b.n	80057aa <__sflush_r+0x1a>
 8005846:	89a3      	ldrh	r3, [r4, #12]
 8005848:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800584c:	81a3      	strh	r3, [r4, #12]
 800584e:	e7ad      	b.n	80057ac <__sflush_r+0x1c>
 8005850:	690f      	ldr	r7, [r1, #16]
 8005852:	2f00      	cmp	r7, #0
 8005854:	d0a9      	beq.n	80057aa <__sflush_r+0x1a>
 8005856:	0793      	lsls	r3, r2, #30
 8005858:	680e      	ldr	r6, [r1, #0]
 800585a:	bf08      	it	eq
 800585c:	694b      	ldreq	r3, [r1, #20]
 800585e:	600f      	str	r7, [r1, #0]
 8005860:	bf18      	it	ne
 8005862:	2300      	movne	r3, #0
 8005864:	eba6 0807 	sub.w	r8, r6, r7
 8005868:	608b      	str	r3, [r1, #8]
 800586a:	f1b8 0f00 	cmp.w	r8, #0
 800586e:	dd9c      	ble.n	80057aa <__sflush_r+0x1a>
 8005870:	6a21      	ldr	r1, [r4, #32]
 8005872:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005874:	4643      	mov	r3, r8
 8005876:	463a      	mov	r2, r7
 8005878:	4628      	mov	r0, r5
 800587a:	47b0      	blx	r6
 800587c:	2800      	cmp	r0, #0
 800587e:	dc06      	bgt.n	800588e <__sflush_r+0xfe>
 8005880:	89a3      	ldrh	r3, [r4, #12]
 8005882:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005886:	81a3      	strh	r3, [r4, #12]
 8005888:	f04f 30ff 	mov.w	r0, #4294967295
 800588c:	e78e      	b.n	80057ac <__sflush_r+0x1c>
 800588e:	4407      	add	r7, r0
 8005890:	eba8 0800 	sub.w	r8, r8, r0
 8005894:	e7e9      	b.n	800586a <__sflush_r+0xda>
 8005896:	bf00      	nop
 8005898:	dfbffffe 	.word	0xdfbffffe

0800589c <_fflush_r>:
 800589c:	b538      	push	{r3, r4, r5, lr}
 800589e:	690b      	ldr	r3, [r1, #16]
 80058a0:	4605      	mov	r5, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	b913      	cbnz	r3, 80058ac <_fflush_r+0x10>
 80058a6:	2500      	movs	r5, #0
 80058a8:	4628      	mov	r0, r5
 80058aa:	bd38      	pop	{r3, r4, r5, pc}
 80058ac:	b118      	cbz	r0, 80058b6 <_fflush_r+0x1a>
 80058ae:	6a03      	ldr	r3, [r0, #32]
 80058b0:	b90b      	cbnz	r3, 80058b6 <_fflush_r+0x1a>
 80058b2:	f7ff fa3b 	bl	8004d2c <__sinit>
 80058b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d0f3      	beq.n	80058a6 <_fflush_r+0xa>
 80058be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058c0:	07d0      	lsls	r0, r2, #31
 80058c2:	d404      	bmi.n	80058ce <_fflush_r+0x32>
 80058c4:	0599      	lsls	r1, r3, #22
 80058c6:	d402      	bmi.n	80058ce <_fflush_r+0x32>
 80058c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058ca:	f7ff fb42 	bl	8004f52 <__retarget_lock_acquire_recursive>
 80058ce:	4628      	mov	r0, r5
 80058d0:	4621      	mov	r1, r4
 80058d2:	f7ff ff5d 	bl	8005790 <__sflush_r>
 80058d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058d8:	07da      	lsls	r2, r3, #31
 80058da:	4605      	mov	r5, r0
 80058dc:	d4e4      	bmi.n	80058a8 <_fflush_r+0xc>
 80058de:	89a3      	ldrh	r3, [r4, #12]
 80058e0:	059b      	lsls	r3, r3, #22
 80058e2:	d4e1      	bmi.n	80058a8 <_fflush_r+0xc>
 80058e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058e6:	f7ff fb35 	bl	8004f54 <__retarget_lock_release_recursive>
 80058ea:	e7dd      	b.n	80058a8 <_fflush_r+0xc>

080058ec <fiprintf>:
 80058ec:	b40e      	push	{r1, r2, r3}
 80058ee:	b503      	push	{r0, r1, lr}
 80058f0:	4601      	mov	r1, r0
 80058f2:	ab03      	add	r3, sp, #12
 80058f4:	4805      	ldr	r0, [pc, #20]	; (800590c <fiprintf+0x20>)
 80058f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80058fa:	6800      	ldr	r0, [r0, #0]
 80058fc:	9301      	str	r3, [sp, #4]
 80058fe:	f000 f891 	bl	8005a24 <_vfiprintf_r>
 8005902:	b002      	add	sp, #8
 8005904:	f85d eb04 	ldr.w	lr, [sp], #4
 8005908:	b003      	add	sp, #12
 800590a:	4770      	bx	lr
 800590c:	20000150 	.word	0x20000150

08005910 <memmove>:
 8005910:	4288      	cmp	r0, r1
 8005912:	b510      	push	{r4, lr}
 8005914:	eb01 0402 	add.w	r4, r1, r2
 8005918:	d902      	bls.n	8005920 <memmove+0x10>
 800591a:	4284      	cmp	r4, r0
 800591c:	4623      	mov	r3, r4
 800591e:	d807      	bhi.n	8005930 <memmove+0x20>
 8005920:	1e43      	subs	r3, r0, #1
 8005922:	42a1      	cmp	r1, r4
 8005924:	d008      	beq.n	8005938 <memmove+0x28>
 8005926:	f811 2b01 	ldrb.w	r2, [r1], #1
 800592a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800592e:	e7f8      	b.n	8005922 <memmove+0x12>
 8005930:	4402      	add	r2, r0
 8005932:	4601      	mov	r1, r0
 8005934:	428a      	cmp	r2, r1
 8005936:	d100      	bne.n	800593a <memmove+0x2a>
 8005938:	bd10      	pop	{r4, pc}
 800593a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800593e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005942:	e7f7      	b.n	8005934 <memmove+0x24>

08005944 <_sbrk_r>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4d06      	ldr	r5, [pc, #24]	; (8005960 <_sbrk_r+0x1c>)
 8005948:	2300      	movs	r3, #0
 800594a:	4604      	mov	r4, r0
 800594c:	4608      	mov	r0, r1
 800594e:	602b      	str	r3, [r5, #0]
 8005950:	f7fb fb70 	bl	8001034 <_sbrk>
 8005954:	1c43      	adds	r3, r0, #1
 8005956:	d102      	bne.n	800595e <_sbrk_r+0x1a>
 8005958:	682b      	ldr	r3, [r5, #0]
 800595a:	b103      	cbz	r3, 800595e <_sbrk_r+0x1a>
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	bd38      	pop	{r3, r4, r5, pc}
 8005960:	200009ec 	.word	0x200009ec

08005964 <abort>:
 8005964:	b508      	push	{r3, lr}
 8005966:	2006      	movs	r0, #6
 8005968:	f000 fa34 	bl	8005dd4 <raise>
 800596c:	2001      	movs	r0, #1
 800596e:	f7fb fae9 	bl	8000f44 <_exit>

08005972 <_realloc_r>:
 8005972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005976:	4680      	mov	r8, r0
 8005978:	4614      	mov	r4, r2
 800597a:	460e      	mov	r6, r1
 800597c:	b921      	cbnz	r1, 8005988 <_realloc_r+0x16>
 800597e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005982:	4611      	mov	r1, r2
 8005984:	f7ff bb90 	b.w	80050a8 <_malloc_r>
 8005988:	b92a      	cbnz	r2, 8005996 <_realloc_r+0x24>
 800598a:	f7ff fb19 	bl	8004fc0 <_free_r>
 800598e:	4625      	mov	r5, r4
 8005990:	4628      	mov	r0, r5
 8005992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005996:	f000 fa39 	bl	8005e0c <_malloc_usable_size_r>
 800599a:	4284      	cmp	r4, r0
 800599c:	4607      	mov	r7, r0
 800599e:	d802      	bhi.n	80059a6 <_realloc_r+0x34>
 80059a0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80059a4:	d812      	bhi.n	80059cc <_realloc_r+0x5a>
 80059a6:	4621      	mov	r1, r4
 80059a8:	4640      	mov	r0, r8
 80059aa:	f7ff fb7d 	bl	80050a8 <_malloc_r>
 80059ae:	4605      	mov	r5, r0
 80059b0:	2800      	cmp	r0, #0
 80059b2:	d0ed      	beq.n	8005990 <_realloc_r+0x1e>
 80059b4:	42bc      	cmp	r4, r7
 80059b6:	4622      	mov	r2, r4
 80059b8:	4631      	mov	r1, r6
 80059ba:	bf28      	it	cs
 80059bc:	463a      	movcs	r2, r7
 80059be:	f7ff fad2 	bl	8004f66 <memcpy>
 80059c2:	4631      	mov	r1, r6
 80059c4:	4640      	mov	r0, r8
 80059c6:	f7ff fafb 	bl	8004fc0 <_free_r>
 80059ca:	e7e1      	b.n	8005990 <_realloc_r+0x1e>
 80059cc:	4635      	mov	r5, r6
 80059ce:	e7df      	b.n	8005990 <_realloc_r+0x1e>

080059d0 <__sfputc_r>:
 80059d0:	6893      	ldr	r3, [r2, #8]
 80059d2:	3b01      	subs	r3, #1
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	b410      	push	{r4}
 80059d8:	6093      	str	r3, [r2, #8]
 80059da:	da08      	bge.n	80059ee <__sfputc_r+0x1e>
 80059dc:	6994      	ldr	r4, [r2, #24]
 80059de:	42a3      	cmp	r3, r4
 80059e0:	db01      	blt.n	80059e6 <__sfputc_r+0x16>
 80059e2:	290a      	cmp	r1, #10
 80059e4:	d103      	bne.n	80059ee <__sfputc_r+0x1e>
 80059e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059ea:	f000 b935 	b.w	8005c58 <__swbuf_r>
 80059ee:	6813      	ldr	r3, [r2, #0]
 80059f0:	1c58      	adds	r0, r3, #1
 80059f2:	6010      	str	r0, [r2, #0]
 80059f4:	7019      	strb	r1, [r3, #0]
 80059f6:	4608      	mov	r0, r1
 80059f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <__sfputs_r>:
 80059fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a00:	4606      	mov	r6, r0
 8005a02:	460f      	mov	r7, r1
 8005a04:	4614      	mov	r4, r2
 8005a06:	18d5      	adds	r5, r2, r3
 8005a08:	42ac      	cmp	r4, r5
 8005a0a:	d101      	bne.n	8005a10 <__sfputs_r+0x12>
 8005a0c:	2000      	movs	r0, #0
 8005a0e:	e007      	b.n	8005a20 <__sfputs_r+0x22>
 8005a10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a14:	463a      	mov	r2, r7
 8005a16:	4630      	mov	r0, r6
 8005a18:	f7ff ffda 	bl	80059d0 <__sfputc_r>
 8005a1c:	1c43      	adds	r3, r0, #1
 8005a1e:	d1f3      	bne.n	8005a08 <__sfputs_r+0xa>
 8005a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005a24 <_vfiprintf_r>:
 8005a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a28:	460d      	mov	r5, r1
 8005a2a:	b09d      	sub	sp, #116	; 0x74
 8005a2c:	4614      	mov	r4, r2
 8005a2e:	4698      	mov	r8, r3
 8005a30:	4606      	mov	r6, r0
 8005a32:	b118      	cbz	r0, 8005a3c <_vfiprintf_r+0x18>
 8005a34:	6a03      	ldr	r3, [r0, #32]
 8005a36:	b90b      	cbnz	r3, 8005a3c <_vfiprintf_r+0x18>
 8005a38:	f7ff f978 	bl	8004d2c <__sinit>
 8005a3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a3e:	07d9      	lsls	r1, r3, #31
 8005a40:	d405      	bmi.n	8005a4e <_vfiprintf_r+0x2a>
 8005a42:	89ab      	ldrh	r3, [r5, #12]
 8005a44:	059a      	lsls	r2, r3, #22
 8005a46:	d402      	bmi.n	8005a4e <_vfiprintf_r+0x2a>
 8005a48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a4a:	f7ff fa82 	bl	8004f52 <__retarget_lock_acquire_recursive>
 8005a4e:	89ab      	ldrh	r3, [r5, #12]
 8005a50:	071b      	lsls	r3, r3, #28
 8005a52:	d501      	bpl.n	8005a58 <_vfiprintf_r+0x34>
 8005a54:	692b      	ldr	r3, [r5, #16]
 8005a56:	b99b      	cbnz	r3, 8005a80 <_vfiprintf_r+0x5c>
 8005a58:	4629      	mov	r1, r5
 8005a5a:	4630      	mov	r0, r6
 8005a5c:	f000 f93a 	bl	8005cd4 <__swsetup_r>
 8005a60:	b170      	cbz	r0, 8005a80 <_vfiprintf_r+0x5c>
 8005a62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a64:	07dc      	lsls	r4, r3, #31
 8005a66:	d504      	bpl.n	8005a72 <_vfiprintf_r+0x4e>
 8005a68:	f04f 30ff 	mov.w	r0, #4294967295
 8005a6c:	b01d      	add	sp, #116	; 0x74
 8005a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a72:	89ab      	ldrh	r3, [r5, #12]
 8005a74:	0598      	lsls	r0, r3, #22
 8005a76:	d4f7      	bmi.n	8005a68 <_vfiprintf_r+0x44>
 8005a78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a7a:	f7ff fa6b 	bl	8004f54 <__retarget_lock_release_recursive>
 8005a7e:	e7f3      	b.n	8005a68 <_vfiprintf_r+0x44>
 8005a80:	2300      	movs	r3, #0
 8005a82:	9309      	str	r3, [sp, #36]	; 0x24
 8005a84:	2320      	movs	r3, #32
 8005a86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a8e:	2330      	movs	r3, #48	; 0x30
 8005a90:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005c44 <_vfiprintf_r+0x220>
 8005a94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a98:	f04f 0901 	mov.w	r9, #1
 8005a9c:	4623      	mov	r3, r4
 8005a9e:	469a      	mov	sl, r3
 8005aa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005aa4:	b10a      	cbz	r2, 8005aaa <_vfiprintf_r+0x86>
 8005aa6:	2a25      	cmp	r2, #37	; 0x25
 8005aa8:	d1f9      	bne.n	8005a9e <_vfiprintf_r+0x7a>
 8005aaa:	ebba 0b04 	subs.w	fp, sl, r4
 8005aae:	d00b      	beq.n	8005ac8 <_vfiprintf_r+0xa4>
 8005ab0:	465b      	mov	r3, fp
 8005ab2:	4622      	mov	r2, r4
 8005ab4:	4629      	mov	r1, r5
 8005ab6:	4630      	mov	r0, r6
 8005ab8:	f7ff ffa1 	bl	80059fe <__sfputs_r>
 8005abc:	3001      	adds	r0, #1
 8005abe:	f000 80a9 	beq.w	8005c14 <_vfiprintf_r+0x1f0>
 8005ac2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ac4:	445a      	add	r2, fp
 8005ac6:	9209      	str	r2, [sp, #36]	; 0x24
 8005ac8:	f89a 3000 	ldrb.w	r3, [sl]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f000 80a1 	beq.w	8005c14 <_vfiprintf_r+0x1f0>
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ad8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005adc:	f10a 0a01 	add.w	sl, sl, #1
 8005ae0:	9304      	str	r3, [sp, #16]
 8005ae2:	9307      	str	r3, [sp, #28]
 8005ae4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ae8:	931a      	str	r3, [sp, #104]	; 0x68
 8005aea:	4654      	mov	r4, sl
 8005aec:	2205      	movs	r2, #5
 8005aee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005af2:	4854      	ldr	r0, [pc, #336]	; (8005c44 <_vfiprintf_r+0x220>)
 8005af4:	f7fa fb6c 	bl	80001d0 <memchr>
 8005af8:	9a04      	ldr	r2, [sp, #16]
 8005afa:	b9d8      	cbnz	r0, 8005b34 <_vfiprintf_r+0x110>
 8005afc:	06d1      	lsls	r1, r2, #27
 8005afe:	bf44      	itt	mi
 8005b00:	2320      	movmi	r3, #32
 8005b02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b06:	0713      	lsls	r3, r2, #28
 8005b08:	bf44      	itt	mi
 8005b0a:	232b      	movmi	r3, #43	; 0x2b
 8005b0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b10:	f89a 3000 	ldrb.w	r3, [sl]
 8005b14:	2b2a      	cmp	r3, #42	; 0x2a
 8005b16:	d015      	beq.n	8005b44 <_vfiprintf_r+0x120>
 8005b18:	9a07      	ldr	r2, [sp, #28]
 8005b1a:	4654      	mov	r4, sl
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	f04f 0c0a 	mov.w	ip, #10
 8005b22:	4621      	mov	r1, r4
 8005b24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b28:	3b30      	subs	r3, #48	; 0x30
 8005b2a:	2b09      	cmp	r3, #9
 8005b2c:	d94d      	bls.n	8005bca <_vfiprintf_r+0x1a6>
 8005b2e:	b1b0      	cbz	r0, 8005b5e <_vfiprintf_r+0x13a>
 8005b30:	9207      	str	r2, [sp, #28]
 8005b32:	e014      	b.n	8005b5e <_vfiprintf_r+0x13a>
 8005b34:	eba0 0308 	sub.w	r3, r0, r8
 8005b38:	fa09 f303 	lsl.w	r3, r9, r3
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	9304      	str	r3, [sp, #16]
 8005b40:	46a2      	mov	sl, r4
 8005b42:	e7d2      	b.n	8005aea <_vfiprintf_r+0xc6>
 8005b44:	9b03      	ldr	r3, [sp, #12]
 8005b46:	1d19      	adds	r1, r3, #4
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	9103      	str	r1, [sp, #12]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	bfbb      	ittet	lt
 8005b50:	425b      	neglt	r3, r3
 8005b52:	f042 0202 	orrlt.w	r2, r2, #2
 8005b56:	9307      	strge	r3, [sp, #28]
 8005b58:	9307      	strlt	r3, [sp, #28]
 8005b5a:	bfb8      	it	lt
 8005b5c:	9204      	strlt	r2, [sp, #16]
 8005b5e:	7823      	ldrb	r3, [r4, #0]
 8005b60:	2b2e      	cmp	r3, #46	; 0x2e
 8005b62:	d10c      	bne.n	8005b7e <_vfiprintf_r+0x15a>
 8005b64:	7863      	ldrb	r3, [r4, #1]
 8005b66:	2b2a      	cmp	r3, #42	; 0x2a
 8005b68:	d134      	bne.n	8005bd4 <_vfiprintf_r+0x1b0>
 8005b6a:	9b03      	ldr	r3, [sp, #12]
 8005b6c:	1d1a      	adds	r2, r3, #4
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	9203      	str	r2, [sp, #12]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	bfb8      	it	lt
 8005b76:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b7a:	3402      	adds	r4, #2
 8005b7c:	9305      	str	r3, [sp, #20]
 8005b7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005c54 <_vfiprintf_r+0x230>
 8005b82:	7821      	ldrb	r1, [r4, #0]
 8005b84:	2203      	movs	r2, #3
 8005b86:	4650      	mov	r0, sl
 8005b88:	f7fa fb22 	bl	80001d0 <memchr>
 8005b8c:	b138      	cbz	r0, 8005b9e <_vfiprintf_r+0x17a>
 8005b8e:	9b04      	ldr	r3, [sp, #16]
 8005b90:	eba0 000a 	sub.w	r0, r0, sl
 8005b94:	2240      	movs	r2, #64	; 0x40
 8005b96:	4082      	lsls	r2, r0
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	3401      	adds	r4, #1
 8005b9c:	9304      	str	r3, [sp, #16]
 8005b9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ba2:	4829      	ldr	r0, [pc, #164]	; (8005c48 <_vfiprintf_r+0x224>)
 8005ba4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ba8:	2206      	movs	r2, #6
 8005baa:	f7fa fb11 	bl	80001d0 <memchr>
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	d03f      	beq.n	8005c32 <_vfiprintf_r+0x20e>
 8005bb2:	4b26      	ldr	r3, [pc, #152]	; (8005c4c <_vfiprintf_r+0x228>)
 8005bb4:	bb1b      	cbnz	r3, 8005bfe <_vfiprintf_r+0x1da>
 8005bb6:	9b03      	ldr	r3, [sp, #12]
 8005bb8:	3307      	adds	r3, #7
 8005bba:	f023 0307 	bic.w	r3, r3, #7
 8005bbe:	3308      	adds	r3, #8
 8005bc0:	9303      	str	r3, [sp, #12]
 8005bc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bc4:	443b      	add	r3, r7
 8005bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8005bc8:	e768      	b.n	8005a9c <_vfiprintf_r+0x78>
 8005bca:	fb0c 3202 	mla	r2, ip, r2, r3
 8005bce:	460c      	mov	r4, r1
 8005bd0:	2001      	movs	r0, #1
 8005bd2:	e7a6      	b.n	8005b22 <_vfiprintf_r+0xfe>
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	3401      	adds	r4, #1
 8005bd8:	9305      	str	r3, [sp, #20]
 8005bda:	4619      	mov	r1, r3
 8005bdc:	f04f 0c0a 	mov.w	ip, #10
 8005be0:	4620      	mov	r0, r4
 8005be2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005be6:	3a30      	subs	r2, #48	; 0x30
 8005be8:	2a09      	cmp	r2, #9
 8005bea:	d903      	bls.n	8005bf4 <_vfiprintf_r+0x1d0>
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d0c6      	beq.n	8005b7e <_vfiprintf_r+0x15a>
 8005bf0:	9105      	str	r1, [sp, #20]
 8005bf2:	e7c4      	b.n	8005b7e <_vfiprintf_r+0x15a>
 8005bf4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005bf8:	4604      	mov	r4, r0
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e7f0      	b.n	8005be0 <_vfiprintf_r+0x1bc>
 8005bfe:	ab03      	add	r3, sp, #12
 8005c00:	9300      	str	r3, [sp, #0]
 8005c02:	462a      	mov	r2, r5
 8005c04:	4b12      	ldr	r3, [pc, #72]	; (8005c50 <_vfiprintf_r+0x22c>)
 8005c06:	a904      	add	r1, sp, #16
 8005c08:	4630      	mov	r0, r6
 8005c0a:	f3af 8000 	nop.w
 8005c0e:	4607      	mov	r7, r0
 8005c10:	1c78      	adds	r0, r7, #1
 8005c12:	d1d6      	bne.n	8005bc2 <_vfiprintf_r+0x19e>
 8005c14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c16:	07d9      	lsls	r1, r3, #31
 8005c18:	d405      	bmi.n	8005c26 <_vfiprintf_r+0x202>
 8005c1a:	89ab      	ldrh	r3, [r5, #12]
 8005c1c:	059a      	lsls	r2, r3, #22
 8005c1e:	d402      	bmi.n	8005c26 <_vfiprintf_r+0x202>
 8005c20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c22:	f7ff f997 	bl	8004f54 <__retarget_lock_release_recursive>
 8005c26:	89ab      	ldrh	r3, [r5, #12]
 8005c28:	065b      	lsls	r3, r3, #25
 8005c2a:	f53f af1d 	bmi.w	8005a68 <_vfiprintf_r+0x44>
 8005c2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c30:	e71c      	b.n	8005a6c <_vfiprintf_r+0x48>
 8005c32:	ab03      	add	r3, sp, #12
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	462a      	mov	r2, r5
 8005c38:	4b05      	ldr	r3, [pc, #20]	; (8005c50 <_vfiprintf_r+0x22c>)
 8005c3a:	a904      	add	r1, sp, #16
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	f7ff fc85 	bl	800554c <_printf_i>
 8005c42:	e7e4      	b.n	8005c0e <_vfiprintf_r+0x1ea>
 8005c44:	08006707 	.word	0x08006707
 8005c48:	08006711 	.word	0x08006711
 8005c4c:	00000000 	.word	0x00000000
 8005c50:	080059ff 	.word	0x080059ff
 8005c54:	0800670d 	.word	0x0800670d

08005c58 <__swbuf_r>:
 8005c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5a:	460e      	mov	r6, r1
 8005c5c:	4614      	mov	r4, r2
 8005c5e:	4605      	mov	r5, r0
 8005c60:	b118      	cbz	r0, 8005c6a <__swbuf_r+0x12>
 8005c62:	6a03      	ldr	r3, [r0, #32]
 8005c64:	b90b      	cbnz	r3, 8005c6a <__swbuf_r+0x12>
 8005c66:	f7ff f861 	bl	8004d2c <__sinit>
 8005c6a:	69a3      	ldr	r3, [r4, #24]
 8005c6c:	60a3      	str	r3, [r4, #8]
 8005c6e:	89a3      	ldrh	r3, [r4, #12]
 8005c70:	071a      	lsls	r2, r3, #28
 8005c72:	d525      	bpl.n	8005cc0 <__swbuf_r+0x68>
 8005c74:	6923      	ldr	r3, [r4, #16]
 8005c76:	b31b      	cbz	r3, 8005cc0 <__swbuf_r+0x68>
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	6922      	ldr	r2, [r4, #16]
 8005c7c:	1a98      	subs	r0, r3, r2
 8005c7e:	6963      	ldr	r3, [r4, #20]
 8005c80:	b2f6      	uxtb	r6, r6
 8005c82:	4283      	cmp	r3, r0
 8005c84:	4637      	mov	r7, r6
 8005c86:	dc04      	bgt.n	8005c92 <__swbuf_r+0x3a>
 8005c88:	4621      	mov	r1, r4
 8005c8a:	4628      	mov	r0, r5
 8005c8c:	f7ff fe06 	bl	800589c <_fflush_r>
 8005c90:	b9e0      	cbnz	r0, 8005ccc <__swbuf_r+0x74>
 8005c92:	68a3      	ldr	r3, [r4, #8]
 8005c94:	3b01      	subs	r3, #1
 8005c96:	60a3      	str	r3, [r4, #8]
 8005c98:	6823      	ldr	r3, [r4, #0]
 8005c9a:	1c5a      	adds	r2, r3, #1
 8005c9c:	6022      	str	r2, [r4, #0]
 8005c9e:	701e      	strb	r6, [r3, #0]
 8005ca0:	6962      	ldr	r2, [r4, #20]
 8005ca2:	1c43      	adds	r3, r0, #1
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d004      	beq.n	8005cb2 <__swbuf_r+0x5a>
 8005ca8:	89a3      	ldrh	r3, [r4, #12]
 8005caa:	07db      	lsls	r3, r3, #31
 8005cac:	d506      	bpl.n	8005cbc <__swbuf_r+0x64>
 8005cae:	2e0a      	cmp	r6, #10
 8005cb0:	d104      	bne.n	8005cbc <__swbuf_r+0x64>
 8005cb2:	4621      	mov	r1, r4
 8005cb4:	4628      	mov	r0, r5
 8005cb6:	f7ff fdf1 	bl	800589c <_fflush_r>
 8005cba:	b938      	cbnz	r0, 8005ccc <__swbuf_r+0x74>
 8005cbc:	4638      	mov	r0, r7
 8005cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cc0:	4621      	mov	r1, r4
 8005cc2:	4628      	mov	r0, r5
 8005cc4:	f000 f806 	bl	8005cd4 <__swsetup_r>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	d0d5      	beq.n	8005c78 <__swbuf_r+0x20>
 8005ccc:	f04f 37ff 	mov.w	r7, #4294967295
 8005cd0:	e7f4      	b.n	8005cbc <__swbuf_r+0x64>
	...

08005cd4 <__swsetup_r>:
 8005cd4:	b538      	push	{r3, r4, r5, lr}
 8005cd6:	4b2a      	ldr	r3, [pc, #168]	; (8005d80 <__swsetup_r+0xac>)
 8005cd8:	4605      	mov	r5, r0
 8005cda:	6818      	ldr	r0, [r3, #0]
 8005cdc:	460c      	mov	r4, r1
 8005cde:	b118      	cbz	r0, 8005ce8 <__swsetup_r+0x14>
 8005ce0:	6a03      	ldr	r3, [r0, #32]
 8005ce2:	b90b      	cbnz	r3, 8005ce8 <__swsetup_r+0x14>
 8005ce4:	f7ff f822 	bl	8004d2c <__sinit>
 8005ce8:	89a3      	ldrh	r3, [r4, #12]
 8005cea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005cee:	0718      	lsls	r0, r3, #28
 8005cf0:	d422      	bmi.n	8005d38 <__swsetup_r+0x64>
 8005cf2:	06d9      	lsls	r1, r3, #27
 8005cf4:	d407      	bmi.n	8005d06 <__swsetup_r+0x32>
 8005cf6:	2309      	movs	r3, #9
 8005cf8:	602b      	str	r3, [r5, #0]
 8005cfa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005cfe:	81a3      	strh	r3, [r4, #12]
 8005d00:	f04f 30ff 	mov.w	r0, #4294967295
 8005d04:	e034      	b.n	8005d70 <__swsetup_r+0x9c>
 8005d06:	0758      	lsls	r0, r3, #29
 8005d08:	d512      	bpl.n	8005d30 <__swsetup_r+0x5c>
 8005d0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d0c:	b141      	cbz	r1, 8005d20 <__swsetup_r+0x4c>
 8005d0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d12:	4299      	cmp	r1, r3
 8005d14:	d002      	beq.n	8005d1c <__swsetup_r+0x48>
 8005d16:	4628      	mov	r0, r5
 8005d18:	f7ff f952 	bl	8004fc0 <_free_r>
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	6363      	str	r3, [r4, #52]	; 0x34
 8005d20:	89a3      	ldrh	r3, [r4, #12]
 8005d22:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005d26:	81a3      	strh	r3, [r4, #12]
 8005d28:	2300      	movs	r3, #0
 8005d2a:	6063      	str	r3, [r4, #4]
 8005d2c:	6923      	ldr	r3, [r4, #16]
 8005d2e:	6023      	str	r3, [r4, #0]
 8005d30:	89a3      	ldrh	r3, [r4, #12]
 8005d32:	f043 0308 	orr.w	r3, r3, #8
 8005d36:	81a3      	strh	r3, [r4, #12]
 8005d38:	6923      	ldr	r3, [r4, #16]
 8005d3a:	b94b      	cbnz	r3, 8005d50 <__swsetup_r+0x7c>
 8005d3c:	89a3      	ldrh	r3, [r4, #12]
 8005d3e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005d42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d46:	d003      	beq.n	8005d50 <__swsetup_r+0x7c>
 8005d48:	4621      	mov	r1, r4
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	f000 f88c 	bl	8005e68 <__smakebuf_r>
 8005d50:	89a0      	ldrh	r0, [r4, #12]
 8005d52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d56:	f010 0301 	ands.w	r3, r0, #1
 8005d5a:	d00a      	beq.n	8005d72 <__swsetup_r+0x9e>
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	60a3      	str	r3, [r4, #8]
 8005d60:	6963      	ldr	r3, [r4, #20]
 8005d62:	425b      	negs	r3, r3
 8005d64:	61a3      	str	r3, [r4, #24]
 8005d66:	6923      	ldr	r3, [r4, #16]
 8005d68:	b943      	cbnz	r3, 8005d7c <__swsetup_r+0xa8>
 8005d6a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005d6e:	d1c4      	bne.n	8005cfa <__swsetup_r+0x26>
 8005d70:	bd38      	pop	{r3, r4, r5, pc}
 8005d72:	0781      	lsls	r1, r0, #30
 8005d74:	bf58      	it	pl
 8005d76:	6963      	ldrpl	r3, [r4, #20]
 8005d78:	60a3      	str	r3, [r4, #8]
 8005d7a:	e7f4      	b.n	8005d66 <__swsetup_r+0x92>
 8005d7c:	2000      	movs	r0, #0
 8005d7e:	e7f7      	b.n	8005d70 <__swsetup_r+0x9c>
 8005d80:	20000150 	.word	0x20000150

08005d84 <_raise_r>:
 8005d84:	291f      	cmp	r1, #31
 8005d86:	b538      	push	{r3, r4, r5, lr}
 8005d88:	4604      	mov	r4, r0
 8005d8a:	460d      	mov	r5, r1
 8005d8c:	d904      	bls.n	8005d98 <_raise_r+0x14>
 8005d8e:	2316      	movs	r3, #22
 8005d90:	6003      	str	r3, [r0, #0]
 8005d92:	f04f 30ff 	mov.w	r0, #4294967295
 8005d96:	bd38      	pop	{r3, r4, r5, pc}
 8005d98:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005d9a:	b112      	cbz	r2, 8005da2 <_raise_r+0x1e>
 8005d9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005da0:	b94b      	cbnz	r3, 8005db6 <_raise_r+0x32>
 8005da2:	4620      	mov	r0, r4
 8005da4:	f000 f830 	bl	8005e08 <_getpid_r>
 8005da8:	462a      	mov	r2, r5
 8005daa:	4601      	mov	r1, r0
 8005dac:	4620      	mov	r0, r4
 8005dae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005db2:	f000 b817 	b.w	8005de4 <_kill_r>
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d00a      	beq.n	8005dd0 <_raise_r+0x4c>
 8005dba:	1c59      	adds	r1, r3, #1
 8005dbc:	d103      	bne.n	8005dc6 <_raise_r+0x42>
 8005dbe:	2316      	movs	r3, #22
 8005dc0:	6003      	str	r3, [r0, #0]
 8005dc2:	2001      	movs	r0, #1
 8005dc4:	e7e7      	b.n	8005d96 <_raise_r+0x12>
 8005dc6:	2400      	movs	r4, #0
 8005dc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005dcc:	4628      	mov	r0, r5
 8005dce:	4798      	blx	r3
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	e7e0      	b.n	8005d96 <_raise_r+0x12>

08005dd4 <raise>:
 8005dd4:	4b02      	ldr	r3, [pc, #8]	; (8005de0 <raise+0xc>)
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	f7ff bfd3 	b.w	8005d84 <_raise_r>
 8005dde:	bf00      	nop
 8005de0:	20000150 	.word	0x20000150

08005de4 <_kill_r>:
 8005de4:	b538      	push	{r3, r4, r5, lr}
 8005de6:	4d07      	ldr	r5, [pc, #28]	; (8005e04 <_kill_r+0x20>)
 8005de8:	2300      	movs	r3, #0
 8005dea:	4604      	mov	r4, r0
 8005dec:	4608      	mov	r0, r1
 8005dee:	4611      	mov	r1, r2
 8005df0:	602b      	str	r3, [r5, #0]
 8005df2:	f7fb f897 	bl	8000f24 <_kill>
 8005df6:	1c43      	adds	r3, r0, #1
 8005df8:	d102      	bne.n	8005e00 <_kill_r+0x1c>
 8005dfa:	682b      	ldr	r3, [r5, #0]
 8005dfc:	b103      	cbz	r3, 8005e00 <_kill_r+0x1c>
 8005dfe:	6023      	str	r3, [r4, #0]
 8005e00:	bd38      	pop	{r3, r4, r5, pc}
 8005e02:	bf00      	nop
 8005e04:	200009ec 	.word	0x200009ec

08005e08 <_getpid_r>:
 8005e08:	f7fb b884 	b.w	8000f14 <_getpid>

08005e0c <_malloc_usable_size_r>:
 8005e0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e10:	1f18      	subs	r0, r3, #4
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	bfbc      	itt	lt
 8005e16:	580b      	ldrlt	r3, [r1, r0]
 8005e18:	18c0      	addlt	r0, r0, r3
 8005e1a:	4770      	bx	lr

08005e1c <__swhatbuf_r>:
 8005e1c:	b570      	push	{r4, r5, r6, lr}
 8005e1e:	460c      	mov	r4, r1
 8005e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e24:	2900      	cmp	r1, #0
 8005e26:	b096      	sub	sp, #88	; 0x58
 8005e28:	4615      	mov	r5, r2
 8005e2a:	461e      	mov	r6, r3
 8005e2c:	da0d      	bge.n	8005e4a <__swhatbuf_r+0x2e>
 8005e2e:	89a3      	ldrh	r3, [r4, #12]
 8005e30:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005e34:	f04f 0100 	mov.w	r1, #0
 8005e38:	bf0c      	ite	eq
 8005e3a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005e3e:	2340      	movne	r3, #64	; 0x40
 8005e40:	2000      	movs	r0, #0
 8005e42:	6031      	str	r1, [r6, #0]
 8005e44:	602b      	str	r3, [r5, #0]
 8005e46:	b016      	add	sp, #88	; 0x58
 8005e48:	bd70      	pop	{r4, r5, r6, pc}
 8005e4a:	466a      	mov	r2, sp
 8005e4c:	f000 f848 	bl	8005ee0 <_fstat_r>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	dbec      	blt.n	8005e2e <__swhatbuf_r+0x12>
 8005e54:	9901      	ldr	r1, [sp, #4]
 8005e56:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005e5a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005e5e:	4259      	negs	r1, r3
 8005e60:	4159      	adcs	r1, r3
 8005e62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e66:	e7eb      	b.n	8005e40 <__swhatbuf_r+0x24>

08005e68 <__smakebuf_r>:
 8005e68:	898b      	ldrh	r3, [r1, #12]
 8005e6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005e6c:	079d      	lsls	r5, r3, #30
 8005e6e:	4606      	mov	r6, r0
 8005e70:	460c      	mov	r4, r1
 8005e72:	d507      	bpl.n	8005e84 <__smakebuf_r+0x1c>
 8005e74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005e78:	6023      	str	r3, [r4, #0]
 8005e7a:	6123      	str	r3, [r4, #16]
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	6163      	str	r3, [r4, #20]
 8005e80:	b002      	add	sp, #8
 8005e82:	bd70      	pop	{r4, r5, r6, pc}
 8005e84:	ab01      	add	r3, sp, #4
 8005e86:	466a      	mov	r2, sp
 8005e88:	f7ff ffc8 	bl	8005e1c <__swhatbuf_r>
 8005e8c:	9900      	ldr	r1, [sp, #0]
 8005e8e:	4605      	mov	r5, r0
 8005e90:	4630      	mov	r0, r6
 8005e92:	f7ff f909 	bl	80050a8 <_malloc_r>
 8005e96:	b948      	cbnz	r0, 8005eac <__smakebuf_r+0x44>
 8005e98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e9c:	059a      	lsls	r2, r3, #22
 8005e9e:	d4ef      	bmi.n	8005e80 <__smakebuf_r+0x18>
 8005ea0:	f023 0303 	bic.w	r3, r3, #3
 8005ea4:	f043 0302 	orr.w	r3, r3, #2
 8005ea8:	81a3      	strh	r3, [r4, #12]
 8005eaa:	e7e3      	b.n	8005e74 <__smakebuf_r+0xc>
 8005eac:	89a3      	ldrh	r3, [r4, #12]
 8005eae:	6020      	str	r0, [r4, #0]
 8005eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eb4:	81a3      	strh	r3, [r4, #12]
 8005eb6:	9b00      	ldr	r3, [sp, #0]
 8005eb8:	6163      	str	r3, [r4, #20]
 8005eba:	9b01      	ldr	r3, [sp, #4]
 8005ebc:	6120      	str	r0, [r4, #16]
 8005ebe:	b15b      	cbz	r3, 8005ed8 <__smakebuf_r+0x70>
 8005ec0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	f000 f81d 	bl	8005f04 <_isatty_r>
 8005eca:	b128      	cbz	r0, 8005ed8 <__smakebuf_r+0x70>
 8005ecc:	89a3      	ldrh	r3, [r4, #12]
 8005ece:	f023 0303 	bic.w	r3, r3, #3
 8005ed2:	f043 0301 	orr.w	r3, r3, #1
 8005ed6:	81a3      	strh	r3, [r4, #12]
 8005ed8:	89a3      	ldrh	r3, [r4, #12]
 8005eda:	431d      	orrs	r5, r3
 8005edc:	81a5      	strh	r5, [r4, #12]
 8005ede:	e7cf      	b.n	8005e80 <__smakebuf_r+0x18>

08005ee0 <_fstat_r>:
 8005ee0:	b538      	push	{r3, r4, r5, lr}
 8005ee2:	4d07      	ldr	r5, [pc, #28]	; (8005f00 <_fstat_r+0x20>)
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	4604      	mov	r4, r0
 8005ee8:	4608      	mov	r0, r1
 8005eea:	4611      	mov	r1, r2
 8005eec:	602b      	str	r3, [r5, #0]
 8005eee:	f7fb f878 	bl	8000fe2 <_fstat>
 8005ef2:	1c43      	adds	r3, r0, #1
 8005ef4:	d102      	bne.n	8005efc <_fstat_r+0x1c>
 8005ef6:	682b      	ldr	r3, [r5, #0]
 8005ef8:	b103      	cbz	r3, 8005efc <_fstat_r+0x1c>
 8005efa:	6023      	str	r3, [r4, #0]
 8005efc:	bd38      	pop	{r3, r4, r5, pc}
 8005efe:	bf00      	nop
 8005f00:	200009ec 	.word	0x200009ec

08005f04 <_isatty_r>:
 8005f04:	b538      	push	{r3, r4, r5, lr}
 8005f06:	4d06      	ldr	r5, [pc, #24]	; (8005f20 <_isatty_r+0x1c>)
 8005f08:	2300      	movs	r3, #0
 8005f0a:	4604      	mov	r4, r0
 8005f0c:	4608      	mov	r0, r1
 8005f0e:	602b      	str	r3, [r5, #0]
 8005f10:	f7fb f877 	bl	8001002 <_isatty>
 8005f14:	1c43      	adds	r3, r0, #1
 8005f16:	d102      	bne.n	8005f1e <_isatty_r+0x1a>
 8005f18:	682b      	ldr	r3, [r5, #0]
 8005f1a:	b103      	cbz	r3, 8005f1e <_isatty_r+0x1a>
 8005f1c:	6023      	str	r3, [r4, #0]
 8005f1e:	bd38      	pop	{r3, r4, r5, pc}
 8005f20:	200009ec 	.word	0x200009ec

08005f24 <_init>:
 8005f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f26:	bf00      	nop
 8005f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f2a:	bc08      	pop	{r3}
 8005f2c:	469e      	mov	lr, r3
 8005f2e:	4770      	bx	lr

08005f30 <_fini>:
 8005f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f32:	bf00      	nop
 8005f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f36:	bc08      	pop	{r3}
 8005f38:	469e      	mov	lr, r3
 8005f3a:	4770      	bx	lr
