{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 21:45:27 2016 " "Info: Processing started: Mon May 30 21:45:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta calculator -c calculator " "Info: Command: quartus_sta calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|ALUop\[1\]\|combout " "Warning: Node \"inst1\|ALUop\[1\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Reset\|combout " "Warning: Node \"inst1\|Reset\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Load_A\|combout " "Warning: Node \"inst1\|Load_A\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Input_Select\[0\]\|combout " "Warning: Node \"inst1\|Input_Select\[0\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Input_Select\[2\]\|combout " "Warning: Node \"inst1\|Input_Select\[2\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Input_Select\[1\]\|combout " "Warning: Node \"inst1\|Input_Select\[1\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|Load_B\|combout " "Warning: Node \"inst1\|Load_B\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|ALUop\[2\]\|combout " "Warning: Node \"inst1\|ALUop\[2\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|ALUop\[0\]\|combout " "Warning: Node \"inst1\|ALUop\[0\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|out_state\[0\]\|combout " "Warning: Node \"inst1\|out_state\[0\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|out_state\[1\]\|combout " "Warning: Node \"inst1\|out_state\[1\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst1\|out_state\[2\]\|combout " "Warning: Node \"inst1\|out_state\[2\]\|combout\" is a latch" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculator.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:inst1\|presentState\[0\] FSM:inst1\|presentState\[0\] " "Info: create_clock -period 1.000 -name FSM:inst1\|presentState\[0\] FSM:inst1\|presentState\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux1~1  from: datad  to: combout " "Info: Cell: inst1\|Mux1~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.034 " "Info: Worst-case setup slack is -6.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.034       -42.181 clk  " "Info:    -6.034       -42.181 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.411        -6.687 FSM:inst1\|presentState\[0\]  " "Info:    -1.411        -6.687 FSM:inst1\|presentState\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.323 " "Info: Worst-case hold slack is -1.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323       -11.053 FSM:inst1\|presentState\[0\]  " "Info:    -1.323       -11.053 FSM:inst1\|presentState\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 clk  " "Info:     0.358         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.188 " "Info: Worst-case recovery slack is -2.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.188       -17.089 clk  " "Info:    -2.188       -17.089 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.853 " "Info: Worst-case removal slack is 1.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.853         0.000 clk  " "Info:     1.853         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.000 clk  " "Info:    -3.000       -16.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306         0.000 FSM:inst1\|presentState\[0\]  " "Info:     0.306         0.000 FSM:inst1\|presentState\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux1~1  from: datad  to: combout " "Info: Cell: inst1\|Mux1~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.319 " "Info: Worst-case setup slack is -5.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.319       -36.595 clk  " "Info:    -5.319       -36.595 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376        -6.415 FSM:inst1\|presentState\[0\]  " "Info:    -1.376        -6.415 FSM:inst1\|presentState\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.179 " "Info: Worst-case hold slack is -1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179        -9.725 FSM:inst1\|presentState\[0\]  " "Info:    -1.179        -9.725 FSM:inst1\|presentState\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284         0.000 clk  " "Info:     0.284         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.821 " "Info: Worst-case recovery slack is -1.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821       -14.237 clk  " "Info:    -1.821       -14.237 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.583 " "Info: Worst-case removal slack is 1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.583         0.000 clk  " "Info:     1.583         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.000 clk  " "Info:    -3.000       -16.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 FSM:inst1\|presentState\[0\]  " "Info:     0.381         0.000 FSM:inst1\|presentState\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux1~1  from: datad  to: combout " "Info: Cell: inst1\|Mux1~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{FSM:inst1\|presentState\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.243 " "Info: Worst-case setup slack is -3.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.243       -21.580 clk  " "Info:    -3.243       -21.580 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.556        -2.576 FSM:inst1\|presentState\[0\]  " "Info:    -0.556        -2.576 FSM:inst1\|presentState\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.869 " "Info: Worst-case hold slack is -0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.869        -7.505 FSM:inst1\|presentState\[0\]  " "Info:    -0.869        -7.505 FSM:inst1\|presentState\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154         0.000 clk  " "Info:     0.154         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.116 " "Info: Worst-case recovery slack is -1.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.116        -8.690 clk  " "Info:    -1.116        -8.690 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.107 " "Info: Worst-case removal slack is 1.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.107         0.000 clk  " "Info:     1.107         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.504 clk  " "Info:    -3.000       -16.504 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287         0.000 FSM:inst1\|presentState\[0\]  " "Info:     0.287         0.000 FSM:inst1\|presentState\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 21:45:30 2016 " "Info: Processing ended: Mon May 30 21:45:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
