$date
	Thu Mar  9 15:18:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module delayer_tb $end
$var wire 8 ! o_data3 [7:0] $end
$var wire 8 " o_data2 [7:0] $end
$var wire 8 # o_data1 [7:0] $end
$var wire 8 $ o_data0 [7:0] $end
$var reg 1 % ce $end
$var reg 1 & clk $end
$var reg 8 ' i_data [7:0] $end
$scope module uut0 $end
$var wire 1 % ce $end
$var wire 1 & clk $end
$var wire 8 ( i_data [7:0] $end
$var wire 8 ) o_data [7:0] $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope module uut1 $end
$var wire 1 % ce $end
$var wire 1 & clk $end
$var wire 8 * i_data [7:0] $end
$var wire 8 + o_data [7:0] $end
$var integer 32 , i [31:0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module uut2 $end
$var wire 1 % ce $end
$var wire 1 & clk $end
$var wire 8 - i_data [7:0] $end
$var wire 8 . o_data [7:0] $end
$var integer 32 / i [31:0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module uut3 $end
$var wire 1 % ce $end
$var wire 1 & clk $end
$var wire 8 0 i_data [7:0] $end
$var wire 8 1 o_data [7:0] $end
$var integer 32 2 i [31:0] $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
bx 1
b1010101 0
bx /
bx .
b1010101 -
bx ,
bx +
b1010101 *
b1010101 )
b1010101 (
b1010101 '
0&
0%
b1010101 $
bx #
bx "
bx !
$end
#1000
1&
#2000
0&
#3000
1&
#4000
0&
#5000
1&
#6000
0&
#7000
1&
#8000
0&
#9000
b1 ,
b10 /
b11 2
1&
1%
#10000
0&
#11000
b1010101 #
b1010101 +
b11 2
b10 /
b1 ,
1&
#12000
0&
#13000
b1010101 "
b1010101 .
b1 ,
b10 /
b11 2
1&
#14000
0&
#15000
b1010101 !
b1010101 1
b11 2
b10 /
b1 ,
1&
#16000
0&
#17000
b1 ,
b10 /
b11 2
1&
#18000
0&
#19000
b11 2
b10 /
b1 ,
1&
#20000
0&
#21000
b1 ,
b10 /
b11 2
1&
#22000
0&
#23000
b11 2
b10 /
b1 ,
1&
#24000
0&
#25000
b1 ,
b10 /
b11 2
1&
#26000
0&
#27000
b11 2
b10 /
b1 ,
1&
#28000
0&
#29000
b1 ,
b10 /
b11 2
1&
#30000
0&
#31000
b11 2
b10 /
b1 ,
1&
#32000
0&
#33000
b1 ,
b10 /
b11 2
1&
#34000
0&
#35000
b11 2
b10 /
b1 ,
1&
#36000
0&
#37000
b1 ,
b10 /
b11 2
1&
#38000
0&
#39000
b11 2
b10 /
b1 ,
1&
#40000
0&
#41000
b1 ,
b10 /
b11 2
1&
#42000
0&
#43000
b11 2
b10 /
b1 ,
1&
#44000
0&
#45000
b1 ,
b10 /
b11 2
1&
#46000
0&
#47000
b11 2
b10 /
b1 ,
1&
#48000
0&
#49000
b1 ,
b10 /
b11 2
1&
#50000
0&
#51000
b11 2
b10 /
b1 ,
1&
#52000
0&
#53000
b1 ,
b10 /
b11 2
1&
#54000
0&
#55000
b11 2
b10 /
b1 ,
1&
#56000
0&
#57000
b1 ,
b10 /
b11 2
1&
#58000
0&
#59000
b11 2
b10 /
b1 ,
1&
#60000
0&
#61000
b1 ,
b10 /
b11 2
1&
#62000
0&
#63000
b11 2
b10 /
b1 ,
1&
#64000
0&
#65000
b1 ,
b10 /
b11 2
1&
#66000
0&
#67000
b11 2
b10 /
b1 ,
1&
#68000
0&
#69000
b1 ,
b10 /
b11 2
1&
#70000
0&
#71000
b11 2
b10 /
b1 ,
1&
#72000
0&
#73000
b1 ,
b10 /
b11 2
1&
#74000
0&
#75000
b11 2
b10 /
b1 ,
1&
#76000
0&
#77000
b1 ,
b10 /
b11 2
1&
#78000
0&
#79000
b11 2
b10 /
b1 ,
1&
#80000
0&
#81000
b1 ,
b10 /
b11 2
1&
#82000
0&
#83000
b11 2
b10 /
b1 ,
1&
#84000
0&
#85000
b1 ,
b10 /
b11 2
1&
#86000
0&
#87000
b11 2
b10 /
b1 ,
1&
#88000
0&
#89000
b1 ,
b10 /
b11 2
1&
#90000
0&
#91000
b11 2
b10 /
b1 ,
1&
#92000
0&
#93000
b1 ,
b10 /
b11 2
1&
#94000
0&
#95000
b11 2
b10 /
b1 ,
1&
#96000
0&
#97000
b1 ,
b10 /
b11 2
1&
#98000
0&
#99000
b11 2
b10 /
b1 ,
1&
#100000
0&
#101000
b1 ,
b10 /
b11 2
1&
#102000
0&
#103000
b11 2
b10 /
b1 ,
1&
#104000
0&
#105000
b1 ,
b10 /
b11 2
1&
#106000
0&
#107000
b11 2
b10 /
b1 ,
1&
#108000
0&
#109000
b1 ,
b10 /
b11 2
1&
