$date
	Sat Sep 13 13:37:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module RStrigger_test $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module T1 $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$var reg 1 % tmp_Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
1"
0!
$end
#400
1$
#700
x%
x!
x"
1#
#800
0%
1!
0"
0$
#1200
x%
x!
x"
1$
#1400
1%
0!
1"
0#
#1600
1%
0!
1"
0$
#2000
1$
#2100
x%
x!
x"
1#
#2400
0%
1!
0"
0$
#2800
1%
0!
1"
1$
0#
#3200
1%
0!
1"
0$
#3500
0%
1!
0"
1#
#3600
x%
x!
x"
1$
#4000
0%
1!
0"
0$
#4200
0#
#4400
1%
0!
1"
1$
#4800
1%
0!
1"
0$
#4900
0%
1!
0"
1#
#5200
x%
x!
x"
1$
#5600
0$
0#
#6000
1%
0!
1"
1$
#6300
x%
x!
x"
1#
#6400
0%
1!
0"
0$
#6800
x%
x!
x"
1$
#7000
1%
0!
1"
0#
#7200
1%
0!
1"
0$
#7600
1$
#7700
x%
x!
x"
1#
#8000
0%
1!
0"
0$
#8400
1%
0!
1"
1$
0#
#8800
1%
0!
1"
0$
#9100
0%
1!
0"
1#
#9200
x%
x!
x"
1$
#9600
0%
1!
0"
0$
#9800
0#
#10000
1%
0!
1"
1$
#10400
1%
0!
1"
0$
#10500
0%
1!
0"
1#
#10800
x%
x!
x"
1$
#11200
0$
0#
#11600
1%
0!
1"
1$
#11900
x%
x!
x"
1#
#12000
0%
1!
0"
0$
#12400
x%
x!
x"
1$
#12600
1%
0!
1"
0#
#12800
1%
0!
1"
0$
#13200
1$
#13300
x%
x!
x"
1#
#13600
0%
1!
0"
0$
#14000
1%
0!
1"
1$
0#
#14400
1%
0!
1"
0$
#14700
0%
1!
0"
1#
#14800
x%
x!
x"
1$
#15200
0%
1!
0"
0$
#15400
0#
#15600
1%
0!
1"
1$
#16000
1%
0!
1"
0$
#16100
0%
1!
0"
1#
#16400
x%
x!
x"
1$
#16800
0$
0#
#17200
1%
0!
1"
1$
#17500
x%
x!
x"
1#
#17600
0%
1!
0"
0$
#18000
x%
x!
x"
1$
#18200
1%
0!
1"
0#
#18400
1%
0!
1"
0$
#18800
1$
#18900
x%
x!
x"
1#
#19200
0%
1!
0"
0$
#19600
1%
0!
1"
1$
0#
#20000
1%
0!
1"
0$
