#ifndef _MAPS_H__
#define _MAPS_H__

/* AXI Bus-0 slaves */
#define VPL_BRC_ROM_BASE		0xFFFF0000
#define VPL_BRC_RAM_BASE		0xC0030000
#define RETENTION_SRAM_BASE		0xC0038000
#define VQ7U_SRAM_BASE			0xC1000000
//VQ7 DRAM1: <0xC1000000 0x20000> ; 128KB
//VQ7 DRAM2: <0xC1020000 0x20000> ; 128KB
#define KDPU_SRAM_BASE			0xC2000000
#define VPL_SCRTU_EIP130_GPFW_BASE      0xC0000000
#define VPL_SCRTU_EIP130_BASE           0xC3000000

/* AXI Bus-4 slaves */
#define VPL_USBC30_MMR_BASE		0xC4100000
#define VPL_USBC20_MMR_BASE		0xC4200000

/* AHB Bus-0 slaves */
#define VPL_MSHC_0_MMR_BASE		0xc6100000
#define VPL_MSHC_1_MMR_BASE		0xc6200000

/* APB3 Bus-0 slaves */
#define VPL_DDRSDMC_MMR_BASE		0xC8000000

/* APB3 Bus-3 slaves */
#define VPL_DDRSDMC_MCTL		0xCB000000
#define KNRN_KDPU_MMR			0xCB100000
#define VPL_SCRTU_PUFIOT		0xCB200000
#define VPL_DDRSDMC_APM			0xCB900000
#define VPL_USBC20_WRAPPER_MMR_BASE	0xCBA00000
#define VPL_USBC30_WRAPPER_MMR_BASE	0xCBB00000
#define VPL_MBC_BASE			0xCBF00000

/* APB3 Bus-4 slaves */
#define VPL_DDRSDMC_PUB			0xCC000000

/* APB3 Bus-6 slaves */
#define INNO_ADCDCC			0xCE000000
#define VPL_AGPOC			0xCE100000
#define VPL_GPIOC_0			0xCE200000
#define VPL_GPIOC_1			0xCE300000
#define VPL_GPIOC_2			0xCE400000
#define SNPS_I2CC_0			0xCE500000
#define SNPS_I2CC_1			0xCE600000
#define SNPS_I2CC_2			0xCE700000
#define VPL_IRDAC			0xCE800000
#define VPL_PMU_BASE			0xCE900000
#define VPL_TMRC_BASE			0xCEA00000
#define VPL_WDTC_BASE			0xCEB00000
#define SICR_PLLC			0xCED00000
#define VPL_SYSC_NONSECURE_MMR_BASE     0xCEE00000
#define VPL_SYSC_SECURE_MMR_BASE        0xCEF00000

/* APB3 Bus-7 slaves */
#define VPL_PDMAC_MMR_BASE              0xC5000000
#define VPL_SSI_0_MMR_BASE              0xC5200000
#define VPL_SSI_1_MMR_BASE              0xC5300000
#define VPL_SSI_2_MMR_BASE              0xC5400000
#define VPL_SSI_3_MMR_BASE              0xC5500000
#define VPL_SSI_MMR_BASE                VPL_SSI_0_MMR_BASE
#define VPL_UARTC0_MMR_BASE		0xC5600000
#define VPL_UARTC1_MMR_BASE		0xC5700000

/* CA55U Internal BUS */
#define CA55_DAP			0x80000000
#define CA55_MMR			0x80800000
/* GIC */
#define GICD_REG_BASE			(0x80C00000)
#define GICR_REG_BASE			(GICD_REG_BASE + (4 << 16))
#endif
