$date
	Sat Sep 05 09:25:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y1 $end
$var wire 1 " SF1 $end
$var wire 1 # SF0 $end
$var wire 1 $ S1 $end
$var wire 1 % S0 $end
$var reg 1 & A $end
$var reg 1 ' B $end
$var reg 1 ( clock $end
$var reg 1 ) reset $end
$scope module M1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 % S00 $end
$var wire 1 $ S11 $end
$var wire 1 # SF0 $end
$var wire 1 " SF1 $end
$var wire 1 ! Y $end
$var wire 1 ( clock $end
$var wire 1 ) reset $end
$var wire 1 * S1 $end
$var wire 1 + S0 $end
$scope module U1 $end
$var wire 1 " D $end
$var wire 1 ( clock $end
$var wire 1 ) reset $end
$var reg 1 * Y $end
$upscope $end
$scope module U2 $end
$var wire 1 # D $end
$var wire 1 ( clock $end
$var wire 1 ) reset $end
$var reg 1 + Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
x)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#1
0(
#2
1%
1+
1(
0#
1&
#3
0(
#4
1!
1$
1*
0%
0+
1(
1"
1'
#5
0(
#6
1(
#7
0(
#8
1(
#9
0(
#10
0$
0*
1(
0"
0!
0'
0&
#11
0(
#12
1%
1+
1(
0#
1&
#13
0(
#14
0%
0+
1(
0&
#15
0(
