[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2577405 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5128525 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 19 sec)
Heartbeat CPU 0 instructions: 30000012 cycles: 7678766 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 15 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 10187161 heartbeat IPC: 3.987 cumulative IPC: 3.927 (Simulation time: 00 hr 16 min 16 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 12690567 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 14 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 12690567 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 14 sec)
Heartbeat CPU 0 instructions: 50000016 cycles: 12690570 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 20 min 14 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 17361923 heartbeat IPC: 2.141 cumulative IPC: 2.141 (Simulation time: 00 hr 26 min 11 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 22374416 heartbeat IPC: 1.995 cumulative IPC: 2.065 (Simulation time: 00 hr 32 min 11 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 27386597 heartbeat IPC: 1.995 cumulative IPC: 2.041 (Simulation time: 00 hr 38 min 14 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 32435816 heartbeat IPC: 1.981 cumulative IPC: 2.026 (Simulation time: 00 hr 44 min 23 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 37472048 heartbeat IPC: 1.986 cumulative IPC: 2.018 (Simulation time: 00 hr 50 min 00 sec)
Heartbeat CPU 0 instructions: 110000028 cycles: 42505552 heartbeat IPC: 1.987 cumulative IPC: 2.012 (Simulation time: 00 hr 55 min 43 sec)
Heartbeat CPU 0 instructions: 120000029 cycles: 47551306 heartbeat IPC: 1.982 cumulative IPC: 2.008 (Simulation time: 01 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 130000033 cycles: 52587044 heartbeat IPC: 1.986 cumulative IPC: 2.005 (Simulation time: 01 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 140000036 cycles: 57634894 heartbeat IPC: 1.981 cumulative IPC: 2.002 (Simulation time: 01 hr 13 min 33 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 49992421 cumulative IPC: 2 (Simulation time: 01 hr 19 min 39 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 49992421 cumulative IPC: 2 (Simulation time: 01 hr 19 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2 instructions: 100000004 cycles: 49992421
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 106.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6802 HIT:       6797 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6802 HIT:       6797 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 653.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     670499 HIT:     394097 MISS:     276402 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137317 HIT:     126069 MISS:      11248 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     266226 HIT:       1112 MISS:     265114 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     266946 HIT:     266916 MISS:         30 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 68.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19831116 HIT:   19831108 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19831116 HIT:   19831108 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 267 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44775191 HIT:   42511896 MISS:    2263295 MSHR_MERGE:    1859750
cpu0->cpu0_L1D LOAD         ACCESS:   31882584 HIT:   31737371 MISS:     145213 MSHR_MERGE:       7904
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12892597 HIT:   10774525 MISS:    2118072 MSHR_MERGE:    1851846
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18454771 HIT:   18454771 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18454771 HIT:   18454771 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42674192 HIT:   42662800 MISS:      11392 MSHR_MERGE:       4590
cpu0->cpu0_DTLB LOAD         ACCESS:   42674192 HIT:   42662800 MISS:      11392 MSHR_MERGE:       4590
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.489 cycles
cpu0->LLC TOTAL        ACCESS:     543042 HIT:     470738 MISS:      72304 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      11248 HIT:       9135 MISS:       2113 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     265114 HIT:     194935 MISS:      70179 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     266670 HIT:     266667 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         10 HIT:          1 MISS:          9 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 204.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:      72282
  AVG DBUS CONGESTED CYCLE: 7.771
Channel 0 WQ ROW_BUFFER_HIT:       2977
  ROW_BUFFER_MISS:      67601
  FULL:          0
Channel 0 REFRESHES ISSUED:       4166
