{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 19:19:13 2020 " "Info: Processing started: Tue Oct 13 19:19:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TrafficLightsControl -c TrafficLightsControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[2\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[2\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[3\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[3\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode6Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode6Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode7Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode7Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[2\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[2\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode0Out\[3\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode0Out\[3\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode1Out\[1\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode1Out\[1\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode7Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode7Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DigitalTubeCounter:DTC\|TubeCode1Out\[0\] " "Warning: Node \"DigitalTubeCounter:DTC\|TubeCode1Out\[0\]\" is a latch" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "DigitalTubeCounter:DTC\|Mux14~0 " "Info: Detected gated clock \"DigitalTubeCounter:DTC\|Mux14~0\" as buffer" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigitalTubeCounter:DTC\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DigitalTubeCounter:DTC\|Mux14~1 " "Info: Detected gated clock \"DigitalTubeCounter:DTC\|Mux14~1\" as buffer" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DigitalTubeCounter:DTC\|Mux14~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[4\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[4\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[1\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[1\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[0\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[0\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[3\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[3\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[2\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[2\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "crossover1000:crossover\|clk_tmp " "Info: Detected ripple clock \"crossover1000:crossover\|clk_tmp\" as buffer" {  } { { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "crossover1000:crossover\|clk_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:maincounter\|cnt_tmp\[5\] " "Info: Detected ripple clock \"counter:maincounter\|cnt_tmp\[5\]\" as buffer" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:maincounter\|cnt_tmp\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Beep:BP\|\\P2:c3\[2\] register Beep:BP\|\\P2:c3\[5\] 108.7 MHz 9.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 108.7 MHz between source register \"Beep:BP\|\\P2:c3\[2\]\" and destination register \"Beep:BP\|\\P2:c3\[5\]\" (period= 9.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.491 ns + Longest register register " "Info: + Longest register to register delay is 8.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Beep:BP\|\\P2:c3\[2\] 1 REG LC_X12_Y9_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y9_N1; Fanout = 4; REG Node = 'Beep:BP\|\\P2:c3\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Beep:BP|\P2:c3[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.898 ns) + CELL(0.747 ns) 3.645 ns Beep:BP\|Add2~27 2 COMB LC_X13_Y3_N2 2 " "Info: 2: + IC(2.898 ns) + CELL(0.747 ns) = 3.645 ns; Loc. = LC_X13_Y3_N2; Fanout = 2; COMB Node = 'Beep:BP\|Add2~27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.645 ns" { Beep:BP|\P2:c3[2] Beep:BP|Add2~27 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.768 ns Beep:BP\|Add2~22 3 COMB LC_X13_Y3_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.768 ns; Loc. = LC_X13_Y3_N3; Fanout = 2; COMB Node = 'Beep:BP\|Add2~22'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:BP|Add2~27 Beep:BP|Add2~22 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 4.029 ns Beep:BP\|Add2~17 4 COMB LC_X13_Y3_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 4.029 ns; Loc. = LC_X13_Y3_N4; Fanout = 3; COMB Node = 'Beep:BP\|Add2~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { Beep:BP|Add2~22 Beep:BP|Add2~17 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 5.004 ns Beep:BP\|Add2~10 5 COMB LC_X13_Y3_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.975 ns) = 5.004 ns; Loc. = LC_X13_Y3_N5; Fanout = 1; COMB Node = 'Beep:BP\|Add2~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.975 ns" { Beep:BP|Add2~17 Beep:BP|Add2~10 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Beep.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.683 ns) + CELL(0.804 ns) 8.491 ns Beep:BP\|\\P2:c3\[5\] 6 REG LC_X12_Y9_N6 4 " "Info: 6: + IC(2.683 ns) + CELL(0.804 ns) = 8.491 ns; Loc. = LC_X12_Y9_N6; Fanout = 4; REG Node = 'Beep:BP\|\\P2:c3\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.487 ns" { Beep:BP|Add2~10 Beep:BP|\P2:c3[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 34.27 % ) " "Info: Total cell delay = 2.910 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.581 ns ( 65.73 % ) " "Info: Total interconnect delay = 5.581 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.491 ns" { Beep:BP|\P2:c3[2] Beep:BP|Add2~27 Beep:BP|Add2~22 Beep:BP|Add2~17 Beep:BP|Add2~10 Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.491 ns" { Beep:BP|\P2:c3[2] {} Beep:BP|Add2~27 {} Beep:BP|Add2~22 {} Beep:BP|Add2~17 {} Beep:BP|Add2~10 {} Beep:BP|\P2:c3[5] {} } { 0.000ns 2.898ns 0.000ns 0.000ns 0.000ns 2.683ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Beep:BP\|\\P2:c3\[5\] 2 REG LC_X12_Y9_N6 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y9_N6; Fanout = 4; REG Node = 'Beep:BP\|\\P2:c3\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Beep:BP|\P2:c3[5] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Beep:BP\|\\P2:c3\[2\] 2 REG LC_X12_Y9_N1 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y9_N1; Fanout = 4; REG Node = 'Beep:BP\|\\P2:c3\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Beep:BP|\P2:c3[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.491 ns" { Beep:BP|\P2:c3[2] Beep:BP|Add2~27 Beep:BP|Add2~22 Beep:BP|Add2~17 Beep:BP|Add2~10 Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.491 ns" { Beep:BP|\P2:c3[2] {} Beep:BP|Add2~27 {} Beep:BP|Add2~22 {} Beep:BP|Add2~17 {} Beep:BP|Add2~10 {} Beep:BP|\P2:c3[5] {} } { 0.000ns 2.898ns 0.000ns 0.000ns 0.000ns 2.683ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.804ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:BP|\P2:c3[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:BP|\P2:c3[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 69 " "Warning: Circuit may not operate. Detected 69 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:maincounter\|cnt_tmp\[2\] DigitalTubeCounter:DTC\|TubeCode6Out\[2\] clk 5.162 ns " "Info: Found hold time violation between source  pin or register \"counter:maincounter\|cnt_tmp\[2\]\" and destination pin or register \"DigitalTubeCounter:DTC\|TubeCode6Out\[2\]\" for clock \"clk\" (Hold time is 5.162 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.796 ns + Largest " "Info: + Largest clock skew is 10.796 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.610 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X4_Y10_N8 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X4_Y10_N8; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.701 ns) + CELL(1.294 ns) 11.190 ns counter:maincounter\|cnt_tmp\[3\] 3 REG LC_X11_Y9_N4 35 " "Info: 3: + IC(5.701 ns) + CELL(1.294 ns) = 11.190 ns; Loc. = LC_X11_Y9_N4; Fanout = 35; REG Node = 'counter:maincounter\|cnt_tmp\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.995 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.843 ns) + CELL(0.511 ns) 14.544 ns DigitalTubeCounter:DTC\|Mux14~0 4 COMB LC_X11_Y8_N3 1 " "Info: 4: + IC(2.843 ns) + CELL(0.511 ns) = 14.544 ns; Loc. = LC_X11_Y8_N3; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux14~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.354 ns" { counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 15.454 ns DigitalTubeCounter:DTC\|Mux14~1 5 COMB LC_X11_Y8_N0 12 " "Info: 5: + IC(0.710 ns) + CELL(0.200 ns) = 15.454 ns; Loc. = LC_X11_Y8_N0; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux14~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.416 ns) + CELL(0.740 ns) 21.610 ns DigitalTubeCounter:DTC\|TubeCode6Out\[2\] 6 REG LC_X10_Y10_N0 7 " "Info: 6: + IC(5.416 ns) + CELL(0.740 ns) = 21.610 ns; Loc. = LC_X10_Y10_N0; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.156 ns" { DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.202 ns ( 24.07 % ) " "Info: Total cell delay = 5.202 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.408 ns ( 75.93 % ) " "Info: Total interconnect delay = 16.408 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.610 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.610 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.416ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.814 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 10.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X4_Y10_N8 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X4_Y10_N8; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.701 ns) + CELL(0.918 ns) 10.814 ns counter:maincounter\|cnt_tmp\[2\] 3 REG LC_X11_Y9_N3 27 " "Info: 3: + IC(5.701 ns) + CELL(0.918 ns) = 10.814 ns; Loc. = LC_X11_Y9_N3; Fanout = 27; REG Node = 'counter:maincounter\|cnt_tmp\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.619 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 31.21 % ) " "Info: Total cell delay = 3.375 ns ( 31.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.439 ns ( 68.79 % ) " "Info: Total interconnect delay = 7.439 ns ( 68.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.814 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.814 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.610 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.610 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.416ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.814 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.814 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.258 ns - Shortest register register " "Info: - Shortest register to register delay is 5.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:maincounter\|cnt_tmp\[2\] 1 REG LC_X11_Y9_N3 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N3; Fanout = 27; REG Node = 'counter:maincounter\|cnt_tmp\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.132 ns) + CELL(0.740 ns) 2.872 ns DigitalTubeCounter:DTC\|Mux8~4 2 COMB LC_X10_Y9_N5 1 " "Info: 2: + IC(2.132 ns) + CELL(0.740 ns) = 2.872 ns; Loc. = LC_X10_Y9_N5; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux8~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.872 ns" { counter:maincounter|cnt_tmp[2] DigitalTubeCounter:DTC|Mux8~4 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(0.511 ns) 5.258 ns DigitalTubeCounter:DTC\|TubeCode6Out\[2\] 3 REG LC_X10_Y10_N0 7 " "Info: 3: + IC(1.875 ns) + CELL(0.511 ns) = 5.258 ns; Loc. = LC_X10_Y10_N0; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode6Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.386 ns" { DigitalTubeCounter:DTC|Mux8~4 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 23.79 % ) " "Info: Total cell delay = 1.251 ns ( 23.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.007 ns ( 76.21 % ) " "Info: Total interconnect delay = 4.007 ns ( 76.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.258 ns" { counter:maincounter|cnt_tmp[2] DigitalTubeCounter:DTC|Mux8~4 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.258 ns" { counter:maincounter|cnt_tmp[2] {} DigitalTubeCounter:DTC|Mux8~4 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 2.132ns 1.875ns } { 0.000ns 0.740ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.610 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.610 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.416ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "10.814 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "10.814 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.258 ns" { counter:maincounter|cnt_tmp[2] DigitalTubeCounter:DTC|Mux8~4 DigitalTubeCounter:DTC|TubeCode6Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.258 ns" { counter:maincounter|cnt_tmp[2] {} DigitalTubeCounter:DTC|Mux8~4 {} DigitalTubeCounter:DTC|TubeCode6Out[2] {} } { 0.000ns 2.132ns 1.875ns } { 0.000ns 0.740ns 0.511ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Stabilizer:stab\|tmp1 rst clk 2.036 ns register " "Info: tsu for register \"Stabilizer:stab\|tmp1\" (data pin = \"rst\", clock pin = \"clk\") is 2.036 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.522 ns + Longest pin register " "Info: + Longest pin to register delay is 5.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_124 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.207 ns) + CELL(1.183 ns) 5.522 ns Stabilizer:stab\|tmp1 2 REG LC_X10_Y5_N6 2 " "Info: 2: + IC(3.207 ns) + CELL(1.183 ns) = 5.522 ns; Loc. = LC_X10_Y5_N6; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.390 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 41.92 % ) " "Info: Total cell delay = 2.315 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.207 ns ( 58.08 % ) " "Info: Total interconnect delay = 3.207 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.522 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.522 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.207ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Stabilizer:stab\|tmp1 2 REG LC_X10_Y5_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y5_N6; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.522 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.522 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.207ns } { 0.000ns 1.132ns 1.183ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk TubeDispOut\[3\] DigitalTubeCounter:DTC\|TubeCode0Out\[2\] 32.436 ns register " "Info: tco from clock \"clk\" to destination pin \"TubeDispOut\[3\]\" through register \"DigitalTubeCounter:DTC\|TubeCode0Out\[2\]\" is 32.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.160 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 21.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns crossover1000:crossover\|clk_tmp 2 REG LC_X4_Y10_N8 7 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X4_Y10_N8; Fanout = 7; REG Node = 'crossover1000:crossover\|clk_tmp'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk crossover1000:crossover|clk_tmp } "NODE_NAME" } } { "crossover1000.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/crossover1000.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.701 ns) + CELL(1.294 ns) 11.190 ns counter:maincounter\|cnt_tmp\[3\] 3 REG LC_X11_Y9_N4 35 " "Info: 3: + IC(5.701 ns) + CELL(1.294 ns) = 11.190 ns; Loc. = LC_X11_Y9_N4; Fanout = 35; REG Node = 'counter:maincounter\|cnt_tmp\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.995 ns" { crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/counter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.843 ns) + CELL(0.511 ns) 14.544 ns DigitalTubeCounter:DTC\|Mux14~0 4 COMB LC_X11_Y8_N3 1 " "Info: 4: + IC(2.843 ns) + CELL(0.511 ns) = 14.544 ns; Loc. = LC_X11_Y8_N3; Fanout = 1; COMB Node = 'DigitalTubeCounter:DTC\|Mux14~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.354 ns" { counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.200 ns) 15.454 ns DigitalTubeCounter:DTC\|Mux14~1 5 COMB LC_X11_Y8_N0 12 " "Info: 5: + IC(0.710 ns) + CELL(0.200 ns) = 15.454 ns; Loc. = LC_X11_Y8_N0; Fanout = 12; COMB Node = 'DigitalTubeCounter:DTC\|Mux14~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.910 ns" { DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.506 ns) + CELL(0.200 ns) 21.160 ns DigitalTubeCounter:DTC\|TubeCode0Out\[2\] 6 REG LC_X9_Y7_N9 7 " "Info: 6: + IC(5.506 ns) + CELL(0.200 ns) = 21.160 ns; Loc. = LC_X9_Y7_N9; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode0Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.706 ns" { DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode0Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.662 ns ( 22.03 % ) " "Info: Total cell delay = 4.662 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.498 ns ( 77.97 % ) " "Info: Total interconnect delay = 16.498 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.160 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode0Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.160 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode0Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.506ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.276 ns + Longest register pin " "Info: + Longest register to pin delay is 11.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalTubeCounter:DTC\|TubeCode0Out\[2\] 1 REG LC_X9_Y7_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N9; Fanout = 7; REG Node = 'DigitalTubeCounter:DTC\|TubeCode0Out\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DigitalTubeCounter:DTC|TubeCode0Out[2] } "NODE_NAME" } } { "DigitalTubeCounter.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeCounter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.914 ns) 2.772 ns DigitalTube:DT0\|Mux3~0 2 COMB LC_X12_Y7_N8 1 " "Info: 2: + IC(1.858 ns) + CELL(0.914 ns) = 2.772 ns; Loc. = LC_X12_Y7_N8; Fanout = 1; COMB Node = 'DigitalTube:DT0\|Mux3~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.772 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] DigitalTube:DT0|Mux3~0 } "NODE_NAME" } } { "DigitalTube.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTube.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.511 ns) 5.797 ns DigitalTubeComp:DigTube\|Mux7~1 3 COMB LC_X10_Y10_N6 1 " "Info: 3: + IC(2.514 ns) + CELL(0.511 ns) = 5.797 ns; Loc. = LC_X10_Y10_N6; Fanout = 1; COMB Node = 'DigitalTubeComp:DigTube\|Mux7~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.025 ns" { DigitalTube:DT0|Mux3~0 DigitalTubeComp:DigTube|Mux7~1 } "NODE_NAME" } } { "DigitalTubeComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/DigitalTubeComp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.157 ns) + CELL(2.322 ns) 11.276 ns TubeDispOut\[3\] 4 PIN PIN_57 0 " "Info: 4: + IC(3.157 ns) + CELL(2.322 ns) = 11.276 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'TubeDispOut\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.479 ns" { DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.747 ns ( 33.23 % ) " "Info: Total cell delay = 3.747 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.529 ns ( 66.77 % ) " "Info: Total interconnect delay = 7.529 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.276 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] DigitalTube:DT0|Mux3~0 DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.276 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] {} DigitalTube:DT0|Mux3~0 {} DigitalTubeComp:DigTube|Mux7~1 {} TubeDispOut[3] {} } { 0.000ns 1.858ns 2.514ns 3.157ns } { 0.000ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.160 ns" { clk crossover1000:crossover|clk_tmp counter:maincounter|cnt_tmp[3] DigitalTubeCounter:DTC|Mux14~0 DigitalTubeCounter:DTC|Mux14~1 DigitalTubeCounter:DTC|TubeCode0Out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.160 ns" { clk {} clk~combout {} crossover1000:crossover|clk_tmp {} counter:maincounter|cnt_tmp[3] {} DigitalTubeCounter:DTC|Mux14~0 {} DigitalTubeCounter:DTC|Mux14~1 {} DigitalTubeCounter:DTC|TubeCode0Out[2] {} } { 0.000ns 0.000ns 1.738ns 5.701ns 2.843ns 0.710ns 5.506ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.511ns 0.200ns 0.200ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "11.276 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] DigitalTube:DT0|Mux3~0 DigitalTubeComp:DigTube|Mux7~1 TubeDispOut[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "11.276 ns" { DigitalTubeCounter:DTC|TubeCode0Out[2] {} DigitalTube:DT0|Mux3~0 {} DigitalTubeComp:DigTube|Mux7~1 {} TubeDispOut[3] {} } { 0.000ns 1.858ns 2.514ns 3.157ns } { 0.000ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Stabilizer:stab\|tmp1 rst clk -1.482 ns register " "Info: th for register \"Stabilizer:stab\|tmp1\" (data pin = \"rst\", clock pin = \"clk\") is -1.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Stabilizer:stab\|tmp1 2 REG LC_X10_Y5_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y5_N6; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.522 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_124 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "MainComp.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/MainComp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.207 ns) + CELL(1.183 ns) 5.522 ns Stabilizer:stab\|tmp1 2 REG LC_X10_Y5_N6 2 " "Info: 2: + IC(3.207 ns) + CELL(1.183 ns) = 5.522 ns; Loc. = LC_X10_Y5_N6; Fanout = 2; REG Node = 'Stabilizer:stab\|tmp1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.390 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "Stabilizer.vhd" "" { Text "C:/Users/1/Desktop/documents/DigitalExperiments/LearnVHDL/Stabilizer.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 41.92 % ) " "Info: Total cell delay = 2.315 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.207 ns ( 58.08 % ) " "Info: Total interconnect delay = 3.207 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.522 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.522 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.207ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.522 ns" { rst Stabilizer:stab|tmp1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.522 ns" { rst {} rst~combout {} Stabilizer:stab|tmp1 {} } { 0.000ns 0.000ns 3.207ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 19:19:14 2020 " "Info: Processing ended: Tue Oct 13 19:19:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
