Register Name,Field Name,Bits,TD1:F342ype,Reset Value,Description
BRIDGE_IDENTIFICATION_REG,,,,,
,IDENTIFICATION_ID, 31:0,ro,0XC3A89FE1,To indicate a unique number at BAR 0 + 0x0 location for Bridge Discovery
BRIDGE_LAST_REG,,,,,
,RESERVED, 31:1,ro,0x0,
,LAST_BRIDGE,0,ro,0x0,To indicate that this is the last bridge in the Bridge Discovery
VERSION_REG,,,,,
,RESERVED , 31:16,ro,0x0,
,MAJOR_VER, 15:8,ro,0X0,
,MINOR_VER,7:00,ro,0X0,
BRIDGE_TYPE_REG,,,,,
,RESERVED,  31:8,ro,0x0,
,TYPE,7:00,ro,0xB,"0X0 : AXI3 Bridge in Master Mode
0x1 : AXI3 Bridge in Slave Mode
0x2 : AXI4 Bridge in Master Mode
0x3 : AXI4 Bridge in Slave Mode
0x4: AXI4-Lite Bridge in Master Mode
0x5: AXI4-Lite Bridge in Slave Mode
0x6: AXI4-Stream Bridge in Master Mode
0x7: AXI4-Stream Bridge in Slave Mode
0x8 : ACE Bridge in Master Mode 
0x9: ACE Bridge in InterConnect Mode
0xA: CHI Bridge in RN_F Mode
0xB: CHI Bridge in HN_F Mode
"
CHI_BRIDGE_FLIT_CONFIG_REG,,,,,
,RESERVED, 31:23,ro,0x0,
,OPCODE_WIDTH, 22:20,ro,0x3,"OPCODE WIDTH REVB:3,REV C: 4-DEFAULT VALUE 3 "
,FLIT_DATA_WIDTH, 19:10,ro,0x200,FLIT DATA WIDTH : DEFAULT VALUE 512
,REQ_ADDR_WIDTH, 9:4,ro,0x30,ADDRESS WIDTH :DEFAULT  VALUE 48
,NODE_ID_WIDTH, 3:0,ro,0x7,NODE ID WIDTH: DEFAULT VALUE 7
CHI_BRIDGE_FEATURE_EN_REG,,,,,
,RESERVED, 31:9,ro,0x0,
,ENHANCE_FEATURE_EN, 8:8,ro,0x0,ENHANCED FEATURE ENABLE DEFAULT:0
,CCF_WRAP_ORDER, 7:7,ro,0x0,CCF WRAP ORDER DEFAULT :0
,DATA_CHECK_EN, 6:6,ro,0x0,DATA CHECK ENABLE DEFAULT:0
,DATA_POISON_EN, 5:5,ro,0x0,DATA POISON ENABLE :DEFAULT :0
,STASHING_EN, 4:4,ro,0x0,STASHING ENABLE DEFAULT :0
,ATOMIC_EN, 3:3,ro,0x0,ATOMIC ENABLE DEFAULT :0
,DCT_EN, 2:2,ro,0x0,DIRECT CACHE TRANSFER ENABLE DEFAULT:0
,DMT_ENA, 1:1,ro,0x0,DIRECT MEMORY TRANSFER DEFAULT: 0
,CHI_VERSION, 0:0,ro,0x0,"CHI VERSION,REV B:0, REV C : 1"
RESET_REG,,,,,
,DUT_SRST, 31:1,rw,0x7FFFFFFF,DUT_SRST_N : Reset for DUT. Software needs to assert and de-assert the reset based on DUT reset requirement.
,SRST,0,rw,0x1,SRST : Soft reset for Bridge IP. Self-clear after N clock cycles.
MODE_SELECT_REG,,,,,
,RESERVED,  31:1,rw,0x0,
,MODE_0_1,0,rw,0x0,"Mode Select Register, Currently only Mode 0 is supported"
CHI_BRIDGE_CONFIGURE_REG,,,,,
,RESERVED, 31:1,rw,0x0,
,BRIDGE_CONF, 0:0,rw,0x0,Bridge configured bit programmed by software
CHI_BRIDGE_RXREQ_REFILL_CREDITS_REG,,,,,
,RESERVED, 31:5,ro,0x0,
,SET_CREDITS,  4:4,w1sraz,0x0,"Programmed for setting credit value, this bit is auto-clear."
,RXREQ_REFILL_CREDITS,  3:0,rw,0xF,Number of Credits to be sent on RXREQ Channel
CHI_BRIDGE_RXRSP_REFILL_CREDITS_REG,,,,,
,RESERVED, 31:5,ro,0x0,
,SET_CREDITS, 4:4,w1sraz,0x0,"Programmed for setting credit value, this bit is auto-clear."
,RXRSP_REFILL_CREDITS,  3:0,rw,0xF,Number of Credits to be sent on RXRSP Channel
CHI_BRIDGE_RXDAT_REFILL_CREDITS_REG,,,,,
,RESERVED, 31:5,ro,0x0,
,SET_CREDITS, 4:4,w1sraz,0x0,"Programmed for setting credit value, this bit is auto-clear."
,RXDAT_REFILL_CREDITS, 3:0,rw,0xF,Number of Credits to be sent on RXDAT Channel
CHI_BRIDGE_LOW_POWER_REG,,,,,
,RESERVED, 31:1,ro,0x0, 
,LOW_POWER_EN, 0:0,rw,0X0,Low Power Enable CHI when there are no flits to send.
CHI_BRIDGECOHERENT_REQ_REG,,,,,
,RESERVED, 31:4,ro,0x0,
,SYSCOREQ_HN, 3:3,ro,0x0,SYSCOREQ request read from DUT in HN_F Mode
,SYSCOACK_RN, 2:2,ro,0X0,SYSCOACK read by software in response to SYSCOREQ request sent.
,SYSCOACK_HN,  1:1,rw,0X0,SYSCOACK sent by hn_f bridge upon receiving SYSCOREQ request from DUT.
,SYSCOREQ_RN, 0:0,rw,0X0,SYSCOREQ request set by software while sending coherent flits
CHI_BRIDGE_CHN_TX_STS_REG,,,,,
,RESERVED, 31:6,ro,0x0,
,CHN_TX_STS,5,ro,0x0,TXSNP Channel has credits available and ready to transmit FLITS
,,4,ro,0x0,TXRSP Channel has credits available and ready to transmit FLITS
,,3,ro,0x0,TXDAT Channel has credits available and readu to transmit FLITs
,, 2:0,ro,0x0,Transmit Link Status
CHI_BRIDGE_CHN_RX_STS_REG,,,,,
,RESERVED, 31:6,ro,0x0,
,CHN_RX_STS,5,ro,0x0,RXREQ Channel link is UP and it has sent Credits.
,,4,ro,0x0,RXRSP Channel link is UP and it has sent Credits.
,,3,ro,0x0,RXDAT Channel link is UP and it has sent Credits.
,, 2:0,ro,0x0,Receive Link Status
INR_STATUS_REG,,,,,
,RESERVED, 31:3,ro,0x0,
,C2H,2,ro,0x0,"C2H� :�This field is set if any of�INTR_C2H_STATUS_REG bits are set.�
SW to read INTR_C2H_STATUS_REG to decode which interrupt occurred."
,ERROR,1,ro,0x0,"ERROR: Interrupt for system error scenario. 
These are not related to any particular transaction.
 SW to read INTR_ERROR_STATUS_REG�to decode type of error.�"
,FLIT_TXN,0,ro,0x0,"FLIT_TXN: This field is set if any of�INTR_FLIT_TXN_STATUS_REG bits are set.
Interrupt for completion of transmit or receive data gathered
SW to read INTR_FLIT_TXN_STATUS_REG to decode "
INTR_ERROR_STATUS_REG,,,,, 
,RESERVED, 31:3,ro,0x0,
,ERR_2,2,ro,0x0,Not required for CHI Bridges
,ERR_1,1,ro,0x0,Not required for CHI Bridges
,ERR_0,0,ro,0x0,Not required for CHI Bridges
INTR_ERROR_CLEAR_REG,,,,,Writing a 1 to this bits clears the respective bit in the INTR_ERROR_STATUS_REG.
,RESERVED, 31:3,ro,0x0,Not required
,CLR_ERR_2,2,wo,0x0,
,CLR_ERR_1,1,wo,0x0,
,CLR_ERR_0,0,wo,0x0,
INTR_ERROR_ENABLE_REG,,,,,
,RESERVED, 31:3,ro,0x0,
,EN_ERR_2,2,ro,0x0,
,EN_ERR_1,1,ro,0x0,
,EN_ERR_0,0,ro,0x0,"EN_ERR_0 : 

1 = enables interrupt generation if  ERR_0 bit in INTR_ERROR_STATUS_REG s set
0 = disables interrupt generation if ERR_0 bit in INTR_ERROR_STATUS_REG is set"
TXSNP_OWNERSHIP_REG,,,,,
,RESERVED, 31:15,ro,0x0,
,TAKE_TXSNP_OWNERSHIP,  14:0,ro,0x0,"TXSNP Ownership bit for HN_F bridge, it is set when Flit is sent on TXSNP channel when TXSNP Ownership Flip bits are programmed.
This field is Clear on Read."
TXRSP_OWNERSHIP_REG,,,,,
,RESERVED, 31:15,ro,0x0,
,TAKE_TXRSP_OWNERSHIP, 14:0,ro,0x0,"TXRSP Ownership bit for RN_F bridge, it is set when Flit is sent on TXRSP channel when TXRSP Ownership Flip bits are programmed.
This field is Clear on Read."
TXDAT_OWNERSHIP_REG,,,,, 
,RESERVED, 31:15,ro,0x0,
,TAKE_TXDAT_OWNERSHIP, 14:0,ro,0x0,"TXDAT Ownership bit for RN_F bridge, it is set when Flit is sent on TXDAT channel when TXDAT Ownership Flip bits are programmed.
This field is Clear on Read."
TXSNP_OWNERSHIP_FLIP_REG,,,,,
,RESERVED, 31:15,ro,0x0,
,TAKE_TXSNP_FLIP_OWNERSHIP, 14:0,w1sraz,0x0,"SW asserts this bit to 1 to indicate HW bridge can start issuing corresponding transaction on TXSNP Channel on HN_F bridge at DUT interface.
"
TXRSP_OWNERSHIP_FLIP_REG,,,,, 
,RESERVED, 31:15,ro,0x0,
,TAKE_TXRSP_FLIP_OWNERSHIP, 14:0,w1sraz,0x0,"SW asserts this bit to 1 to indicate HW bridge can start issuing corresponding transaction on TXRSP Channel on HN_F bridge at DUT interface.
"
TXDAT_OWNERSHIP_FLIP_REG,,,,,
,RESERVED, 31:15,ro,0x0,
 ,TAKE_TXDAT_FLIP_OWNERSHIP, 14:0,w1sraz,0x0,"SW asserts this bit to 1 to indicate HW bridge can start issuing corresponding transaction on TXDAT Channel on HN_F bridge at DUT interface.
"
RXREQ_OWNERSHIP_REG,,,,,
,RESERVED, 31:15,ro,0x0,
,TAKE_RXREQ_OWNERSHIP,  14:0,ro,0x0,"RXREQ Ownership bit for HN_F bridge, it is set when Flit is received  on RXREQ channel. 
This field is Clear by corresponding Ownership Flip bit from SW."
RXRSP_OWNERSHIP_REG,,,,, 
,RESERVED, 31:15,ro,0x0,
,TAKE_RXRSP_OWNERSHIP, 14:0,ro,0x0,"RXRSP Ownership bit for both RN_F/HN_F bridge, it is set when Flit is received  on RXRSP channel. 
This field is Clear by corresponding Ownership Flip bit from SW."
RXDAT_OWNERSHIP_REG,,,,,
,RESERVED, 31:15,ro,0x0,
,TAKE_RXDAT_OWNERSHIP, 14:0,ro,0x0,"RXDAT Ownership bit for both RN_F/HN_F bridge, it is set when Flit is received  on RXDAT channel. 
This field is Clear by corresponding Ownership Flip bit from SW."
RXREQ_OWNERSHIP_FLIP_REG,,,,,
,RESERVED, 31:15,ro,0x0,
,TAKE_RXREQ_FLIP_OWNERSHIP, 14:0,w1sraz,0x0,Set by software  when RXREQ buffer has been read by software .This bit clears the corresponding OWNERSHIP bit.
RXRSP_OWNERSHIP_FLIP_REG,,,,,
,RESERVED, 31:15,ro,0x0,
,TAKE_RXRSP_FLIP_OWNERSHIP, 14:0,w1sraz,0x0,Set by software  when RXRSP buffer has been read by software .This bit clears the corresponding OWNERSHIP bit.
RXDAT_OWNERSHIP_FLIP_REG,,,,,
,RESERVED, 31:15,ro,0x0,
 ,TAKE_RXDAT_FLIP_OWNERSHIP, 14:0,w1sraz,0x0,Set by software  when RXDAT buffer has been read by software .This bit clears the corresponding OWNERSHIP bit.
CHI_BRIDGE_RXREQ_CURRENT_CREDIT_REG,,,,,
,RESERVED, 31:4,ro,0x0,
,RXREQ_RXREQ_CURRENT_CREDIT, 3:0,ro,0x0,Current Credits available on RXREQ Channel
CHI_BRIDGE_RXRSP_CURRENT_CREDIT_REG,,,,,
,RESERVED, 31:4,ro,0x0, 
,RXRSP_CURRENT_CREDIT, 3:0,ro,0x0,Current Credits available on RXRSP Channel
CHI_BRIDGE_RXDAT_CURRENT_CREDIT_REG,,,,,
,RESERVED, 31:4,ro,0x0,
,RXDAT_CURRENT_CREDIT, 3:0,ro,0x0,Current Credits available on RXDAT Channel
CHI_BRIDGE_TXSNP_CURRENT_CREDIT_REG,,,,,
,RESERVED, 31:4,ro,0x0,
,TXSNP_CURRENT_CREDIT, 3:0,ro,0x0,Current Credits available on TXSNP Channel
CHI_BRIDGE_TXRSP_CURRENT_CREDIT_REG,,,,,
,RESERVED, 31:4,ro,0x0, 
,TXRSP_CURRENT_CREDIT, 3:0,ro,0x0,Current Credits available on TXRSP Channel
CHI_BRIDGE_TXDAT_CURRENT_CREDIT_REG,,,,,
,RESERVED, 31:4,ro,0x0,
,TXDAT_CURRENT_CREDIT, 3:0,ro,0x0,Current Credits available on TXDAT Channel
INTR_FLIT_TXN_STATUS_REG,,,,,
,RESERVED, 31:6,ro,0x0,
,TXSNP_FLIT_SENT, 5:5,ro,0x0,This bit represents TXSNP Channel  has sent Flits
,TXRSP_FLIT_SENT,  4:4,ro,0x0,This bit represents TXRSP Channel has sent Flits
,TXDAT_FLIT_SENT, 3:3,ro,0x0,This bit represents TXDAT Channel has sent Flits.
,RXREQ_FLIT_RECEIVED, 2:2,ro,0x0,This bit represents availability of Receive Request on RXREQ Buffer
,RXRSP_FLIT_RECEIVED, 1:1,ro,0x0,This bit represents availability of Receive Response on RXRSP Buffer
,RXDAT_FLIT_RECEIVED, 0:0,ro,0x0,This bit represents availability of Receive Data on RXDAT Buffer
INTR_FLIT_TXN_CLEAR_REG,,,,,
,RESERVED, 31:6,rw,0x0,
,CLR_INTR_FLIT_TXN, 5:0,w1sraz,0x0,Transaction Status Clearing Register.These bits are autoclear.
INTR_FLIT_TXN_ENABLE_REG,,,,,
,RESERVED, 31: 6,rw,0x0,
,EN_INTR_FLIT_TXN,  5:0,rw,0x0,"EN_INTR_FLIT_TXN: 

1 = enables interrupt generation if  any FLIT_TXN bit in INTR_FLIT_TXN_STATUS_REG is set
0 = disables interrupt generation if any FLIT_TXN bit in INTR_FLIT_TXN_STATUS_REG is set"
H2C_INTR_0_REG,,,,,
,H2C_31,31,rw,0x0,"Host to Card interrupt. SW to set fields to assert corresponding interrupts
 to DUT and unset fields to de-assert corresponding interrupts to DUT.
"
,H2C_30,30,rw,0x0,
,H2C_29,29,rw,0x0,
,H2C_28,28,rw,0x0,
,H2C_27,27,rw,0x0,
,H2C_26,26,rw,0x0,
,H2C_25,25,rw,0x0,
,H2C_24,24,rw,0x0,
,H2C_23,23,rw,0x0,
,H2C_22,22,rw,0x0,
,H2C_21,21,rw,0x0,
,H2C_20,20,rw,0x0,
,H2C_19,19,rw,0x0,
,H2C_18,18,rw,0x0,
,H2C_17,17,rw,0x0,
,H2C_16,16,rw,0x0,
,H2C_15,15,rw,0x0,
,H2C_14,14,rw,0x0,
,H2C_13,13,rw,0x0,
,H2C_12,12,rw,0x0,
,H2C_11,11,rw,0x0,
,H2C_10,10,rw,0x0,
,H2C_9,9,rw,0x0,
,H2C_8,8,rw,0x0,
,H2C_7,7,rw,0x0,
,H2C_6,6,rw,0x0,
,H2C_5,5,rw,0x0,
,H2C_4,4,rw,0x0,
,H2C_3,3,rw,0x0,
,H2C_2,2,rw,0x0,
,H2C_1,1,rw,0x0,
,H2C_0,0,rw,0x0,
H2C_INTR_1_REG,,,,,
,H2C_31,31,rw,0x0,"Host to Card interrupt. SW to set fields to assert corresponding interrupts
 to DUT and unset fields to de-assert corresponding interrupts to DUT.
"
,H2C_30,30,rw,0x0,
,H2C_29,29,rw,0x0,
,H2C_28,28,rw,0x0,
,H2C_27,27,rw,0x0,
,H2C_26,26,rw,0x0,
,H2C_25,25,rw,0x0,
,H2C_24,24,rw,0x0,
,H2C_23,23,rw,0x0,
,H2C_22,22,rw,0x0,
,H2C_21,21,rw,0x0,
,H2C_20,20,rw,0x0,
,H2C_19,19,rw,0x0,
,H2C_18,18,rw,0x0,
,H2C_17,17,rw,0x0,
,H2C_16,16,rw,0x0,
,H2C_15,15,rw,0x0,
,H2C_14,14,rw,0x0,
,H2C_13,13,rw,0x0,
,H2C_12,12,rw,0x0,
,H2C_11,11,rw,0x0,
,H2C_10,10,rw,0x0,
,H2C_9,9,rw,0x0,
,H2C_8,8,rw,0x0,
,H2C_7,7,rw,0x0,
,H2C_6,6,rw,0x0,
,H2C_5,5,rw,0x0,
,H2C_4,4,rw,0x0,
,H2C_3,3,rw,0x0,
,H2C_2,2,rw,0x0,
,H2C_1,1,rw,0x0,
,H2C_0,0,rw,0x0,
H2C_INTR_2_REG,,,,,
 ,H2C_31,31,rw,0x0,"Host to Card interrupt. SW to set fields to assert corresponding interrupts
 to DUT and unset fields to de-assert corresponding interrupts to DUT.
"
,H2C_30,30,rw,0x0,
,H2C_29,29,rw,0x0,
,H2C_28,28,rw,0x0,
,H2C_27,27,rw,0x0,
,H2C_26,26,rw,0x0,
,H2C_25,25,rw,0x0,
,H2C_24,24,rw,0x0,
,H2C_23,23,rw,0x0,
,H2C_22,22,rw,0x0,
,H2C_21,21,rw,0x0,
,H2C_20,20,rw,0x0,
,H2C_19,19,rw,0x0,
,H2C_18,18,rw,0x0,
,H2C_17,17,rw,0x0,
,H2C_16,16,rw,0x0,
,H2C_15,15,rw,0x0,
,H2C_14,14,rw,0x0,
,H2C_13,13,rw,0x0,
,H2C_12,12,rw,0x0,
,H2C_11,11,rw,0x0,
,H2C_10,10,rw,0x0,
,H2C_9,9,rw,0x0,
,H2C_8,8,rw,0x0,
,H2C_7,7,rw,0x0,
,H2C_6,6,rw,0x0,
,H2C_5,5,rw,0x0,
,H2C_4,4,rw,0x0,
,H2C_3,3,rw,0x0,
,H2C_2,2,rw,0x0,
,H2C_1,1,rw,0x0,
,H2C_0,0,rw,0x0,
H2C_INTR_3_REG,,,,,
,H2C_31,31,rw,0x0,"Host to Card interrupt. SW to set fields to assert corresponding interrupts
 to DUT and unset fields to de-assert corresponding interrupts to DUT.
"
,H2C_30,30,rw,0x0,
,H2C_29,29,rw,0x0,
,H2C_28,28,rw,0x0,
,H2C_27,27,rw,0x0,
,H2C_26,26,rw,0x0,
,H2C_25,25,rw,0x0,
,H2C_24,24,rw,0x0,
,H2C_23,23,rw,0x0,
,H2C_22,22,rw,0x0,
,H2C_21,21,rw,0x0,
,H2C_20,20,rw,0x0,
,H2C_19,19,rw,0x0,
,H2C_18,18,rw,0x0,
,H2C_17,17,rw,0x0,
,H2C_16,16,rw,0x0,
,H2C_15,15,rw,0x0,
,H2C_14,14,rw,0x0,
,H2C_13,13,rw,0x0,
,H2C_12,12,rw,0x0,
,H2C_11,11,rw,0x0,
,H2C_10,10,rw,0x0,
,H2C_9,9,rw,0x0,
,H2C_8,8,rw,0x0,
,H2C_7,7,rw,0x0,
,H2C_6,6,rw,0x0,
,H2C_5,5,rw,0x0,
,H2C_4,4,rw,0x0,
,H2C_3,3,rw,0x0,
,H2C_2,2,rw,0x0,
,H2C_1,1,rw,0x0,
,H2C_0,0,rw,0x0,
INTR_C2H_TOGGLE_CLEAR_0_REG,,,,,
,TOGCLR_31,31,rw,0x0,
,TOGCLR_30,30,rw,0x0,
,TOGCLR_29,29,rw,0x0,
,TOGCLR_28,28,rw,0x0,
,TOGCLR_27,27,rw,0x0,
,TOGCLR_26,26,rw,0x0,
,TOGCLR_25,25,rw,0x0,
,TOGCLR_24,24,rw,0x0,
,TOGCLR_23,23,rw,0x0,
,TOGCLR_22,22,rw,0x0,
,TOGCLR_21,21,rw,0x0,
,TOGCLR_20,20,rw,0x0,
,TOGCLR_19,19,rw,0x0,
,TOGCLR_18,18,rw,0x0,
,TOGCLR_17,17,rw,0x0,
,TOGCLR_16,16,rw,0x0,
,TOGCLR_15,15,rw,0x0,
,TOGCLR_14,14,rw,0x0,
,TOGCLR_13,13,rw,0x0,
,TOGCLR_12,12,rw,0x0, 
,TOGCLR_11,11,rw,0x0,
,TOGCLR_10,10,rw,0x0,
,TOGCLR_9,9,rw,0x0,
,TOGCLR_8,8,rw,0x0,
,TOGCLR_7,7,rw,0x0,
,TOGCLR_6,6,rw,0x0,
,TOGCLR_5,5,rw,0x0,
,TOGCLR_4,4,rw,0x0,
,TOGCLR_3,3,rw,0x0,
,TOGCLR_2,2,rw,0x0,
,TOGCLR_1,1,rw,0x0,
,TOGCLR_0,0,rw,0x0,
INTR_C2H_TOGGLE_CLEAR_1_REG,,,,, 
,TOGCLR_31,31,rw,0x0,
,TOGCLR_30,30,rw,0x0,
,TOGCLR_29,29,rw,0x0,
,TOGCLR_28,28,rw,0x0,
,TOGCLR_27,27,rw,0x0,
,TOGCLR_26,26,rw,0x0,
,TOGCLR_25,25,rw,0x0,
,TOGCLR_24,24,rw,0x0,
,TOGCLR_23,23,rw,0x0,
,TOGCLR_22,22,rw,0x0,
,TOGCLR_21,21,rw,0x0,
,TOGCLR_20,20,rw,0x0,
,TOGCLR_19,19,rw,0x0,
,TOGCLR_18,18,rw,0x0,
,TOGCLR_17,17,rw,0x0,
,TOGCLR_16,16,rw,0x0,
,TOGCLR_15,15,rw,0x0,
,TOGCLR_14,14,rw,0x0,
,TOGCLR_13,13,rw,0x0,
,TOGCLR_12,12,rw,0x0,
,TOGCLR_11,11,rw,0x0,
,TOGCLR_10,10,rw,0x0,
,TOGCLR_9,9,rw,0x0,
,TOGCLR_8,8,rw,0x0,
,TOGCLR_7,7,rw,0x0,
,TOGCLR_6,6,rw,0x0,
,TOGCLR_5,5,rw,0x0,
,TOGCLR_4,4,rw,0x0,
,TOGCLR_3,3,rw,0x0,
,TOGCLR_2,2,rw,0x0,
,TOGCLR_1,1,rw,0x0,
,TOGCLR_0,0,rw,0x0,
INTR_C2H_TOGGLE_ENABLE_0_REG,,,,,
,TOGENA_31,31,rw,0x0,
,TOGENA_30,30,rw,0x0,
,TOGENA_29,29,rw,0x0,
,TOGENA_28,28,rw,0x0,
,TOGENA_27,27,rw,0x0,
,TOGENA_26,26,rw,0x0,
,TOGENA_25,25,rw,0x0,
,TOGENA_24,24,rw,0x0,
,TOGENA_23,23,rw,0x0,
,TOGENA_22,22,rw,0x0,
,TOGENA_21,21,rw,0x0,
,TOGENA_20,20,rw,0x0,
,TOGENA_19,19,rw,0x0,
,TOGENA_18,18,rw,0x0,
,TOGENA_17,17,rw,0x0,
,TOGENA_16,16,rw,0x0,
,TOGENA_15,15,rw,0x0,
,TOGENA_14,14,rw,0x0,
,TOGENA_13,13,rw,0x0,
,TOGENA_12,12,rw,0x0, 
,TOGENA_11,11,rw,0x0,
,TOGENA_10,10,rw,0x0,
,TOGENA_9,9,rw,0x0,
,TOGENA_8,8,rw,0x0,
,TOGENA_7,7,rw,0x0,
,TOGENA_6,6,rw,0x0,
,TOGENA_5,5,rw,0x0,
,TOGENA_4,4,rw,0x0,
,TOGENA_3,3,rw,0x0,
,TOGENA_2,2,rw,0x0,
,TOGENA_1,1,rw,0x0,
,TOGENA_0,0,rw,0x0,
INTR_C2H_TOGGLE_ENABLE_1_REG,,,,,
,TOGENA_31,31,rw,0x0, 
,TOGENA_30,30,rw,0x0,
,TOGENA_29,29,rw,0x0,
,TOGENA_28,28,rw,0x0,
,TOGENA_27,27,rw,0x0,
,TOGENA_26,26,rw,0x0,
,TOGENA_25,25,rw,0x0,
,TOGENA_24,24,rw,0x0,
,TOGENA_23,23,rw,0x0,
,TOGENA_22,22,rw,0x0,
,TOGENA_21,21,rw,0x0,
,TOGENA_20,20,rw,0x0,
,TOGENA_19,19,rw,0x0,
,TOGENA_18,18,rw,0x0,
,TOGENA_17,17,rw,0x0,
,TOGENA_16,16,rw,0x0,
,TOGENA_15,15,rw,0x0,
,TOGENA_14,14,rw,0x0,
,TOGENA_13,13,rw,0x0,
,TOGENA_12,12,rw,0x0,
,TOGENA_11,11,rw,0x0,
,TOGENA_10,10,rw,0x0,
,TOGENA_9,9,rw,0x0,
,TOGENA_8,8,rw,0x0,
,TOGENA_7,7,rw,0x0,
,TOGENA_6,6,rw,0x0,
,TOGENA_5,5,rw,0x0,
,TOGENA_4,4,rw,0x0,
,TOGENA_3,3,rw,0x0,
,TOGENA_2,2,rw,0x0,
,TOGENA_1,1,rw,0x0,
,TOGENA_0,0,rw,0x0,
C2H_GPIO_0_REG,,,,,
,C2H_GPIO_0_31,31,ro,0x0,
,C2H_GPIO_0_30,30,ro,0x0,
,C2H_GPIO_0_29,29,ro,0x0,
,C2H_GPIO_0_28,28,ro,0x0,
,C2H_GPIO_0_27,27,ro,0x0,
,C2H_GPIO_0_26,26,ro,0x0,
,C2H_GPIO_0_25,25,ro,0x0,
,C2H_GPIO_0_24,24,ro,0x0,
,C2H_GPIO_0_23,23,ro,0x0,
,C2H_GPIO_0_22,22,ro,0x0,
,C2H_GPIO_0_21,21,ro,0x0,
,C2H_GPIO_0_20,20,ro,0x0,
,C2H_GPIO_0_19,19,ro,0x0,
,C2H_GPIO_0_18,18,ro,0x0,
,C2H_GPIO_0_17,17,ro,0x0,
,C2H_GPIO_0_16,16,ro,0x0,
,C2H_GPIO_0_15,15,ro,0x0,
,C2H_GPIO_0_14,14,ro,0x0,
,C2H_GPIO_0_13,13,ro,0x0,
,C2H_GPIO_0_12,12,ro,0x0,
,C2H_GPIO_0_11,11,ro,0x0,
,C2H_GPIO_0_10,10,ro,0x0,
,C2H_GPIO_0_9,9,ro,0x0,
,C2H_GPIO_0_8,8,ro,0x0,
,C2H_GPIO_0_7,7,ro,0x0,
,C2H_GPIO_0_6,6,ro,0x0,
,C2H_GPIO_0_5,5,ro,0x0,
,C2H_GPIO_0_4,4,ro,0x0,
,C2H_GPIO_0_3,3,ro,0x0,
,C2H_GPIO_0_2,2,ro,0x0,
,C2H_GPIO_0_1,1,ro,0x0,
,C2H_GPIO_0_0,0,ro,0x0,
C2H_GPIO_1_REG,,,,,
,C2H_GPIO_1_31,31,ro,0x0,
,C2H_GPIO_1_30,30,ro,0x0,
,C2H_GPIO_1_29,29,ro,0x0,
,C2H_GPIO_1_28,28,ro,0x0,
,C2H_GPIO_1_27,27,ro,0x0,
,C2H_GPIO_1_26,26,ro,0x0,
,C2H_GPIO_1_25,25,ro,0x0,
,C2H_GPIO_1_24,24,ro,0x0,
,C2H_GPIO_1_23,23,ro,0x0,
,C2H_GPIO_1_22,22,ro,0x0,
,C2H_GPIO_1_21,21,ro,0x0,
,C2H_GPIO_1_20,20,ro,0x0,
,C2H_GPIO_1_19,19,ro,0x0,
,C2H_GPIO_1_18,18,ro,0x0,
,C2H_GPIO_1_17,17,ro,0x0,
,C2H_GPIO_1_16,16,ro,0x0,
,C2H_GPIO_1_15,15,ro,0x0,
,C2H_GPIO_1_14,14,ro,0x0,
,C2H_GPIO_1_13,13,ro,0x0,
,C2H_GPIO_1_12,12,ro,0x0,
,C2H_GPIO_1_11,11,ro,0x0,
,C2H_GPIO_1_10,10,ro,0x0,
,C2H_GPIO_1_9,9,ro,0x0,
,C2H_GPIO_1_8,8,ro,0x0,
,C2H_GPIO_1_7,7,ro,0x0,
,C2H_GPIO_1_6,6,ro,0x0,
,C2H_GPIO_1_5,5,ro,0x0,
,C2H_GPIO_1_4,4,ro,0x0,
,C2H_GPIO_1_3,3,ro,0x0,
,C2H_GPIO_1_2,2,ro,0x0,
,C2H_GPIO_1_1,1,ro,0x0,
,C2H_GPIO_1_0,0,ro,0x0,
C2H_GPIO_2_REG,,,,,
,C2H_GPIO_2_31,31,ro,0x0,
,C2H_GPIO_2_30,30,ro,0x0,
,C2H_GPIO_2_29,29,ro,0x0,
,C2H_GPIO_2_28,28,ro,0x0,
,C2H_GPIO_2_27,27,ro,0x0,
,C2H_GPIO_2_26,26,ro,0x0,
,C2H_GPIO_2_25,25,ro,0x0,
,C2H_GPIO_2_24,24,ro,0x0,
,C2H_GPIO_2_23,23,ro,0x0,
,C2H_GPIO_2_22,22,ro,0x0,
,C2H_GPIO_2_21,21,ro,0x0,
,C2H_GPIO_2_20,20,ro,0x0,
,C2H_GPIO_2_19,19,ro,0x0,
,C2H_GPIO_2_18,18,ro,0x0,
,C2H_GPIO_2_17,17,ro,0x0,
,C2H_GPIO_2_16,16,ro,0x0,
,C2H_GPIO_2_15,15,ro,0x0,
,C2H_GPIO_2_14,14,ro,0x0,
,C2H_GPIO_2_13,13,ro,0x0,
,C2H_GPIO_2_12,12,ro,0x0,
,C2H_GPIO_2_11,11,ro,0x0,
,C2H_GPIO_2_10,10,ro,0x0,
,C2H_GPIO_2_9,9,ro,0x0,
,C2H_GPIO_2_8,8,ro,0x0,
,C2H_GPIO_2_7,7,ro,0x0,
,C2H_GPIO_2_6,6,ro,0x0,
,C2H_GPIO_2_5,5,ro,0x0,
,C2H_GPIO_2_4,4,ro,0x0,
,C2H_GPIO_2_3,3,ro,0x0,
,C2H_GPIO_2_2,2,ro,0x0,
,C2H_GPIO_2_1,1,ro,0x0,
,C2H_GPIO_2_0,0,ro,0x0,
C2H_GPIO_3_REG,,,,,
,C2H_GPIO_3_31,31,ro,0x0,
,C2H_GPIO_3_30,30,ro,0x0,
,C2H_GPIO_3_29,29,ro,0x0,
,C2H_GPIO_3_28,28,ro,0x0,
,C2H_GPIO_3_27,27,ro,0x0,
,C2H_GPIO_3_26,26,ro,0x0,
,C2H_GPIO_3_25,25,ro,0x0,
,C2H_GPIO_3_24,24,ro,0x0,
,C2H_GPIO_3_23,23,ro,0x0,
,C2H_GPIO_3_22,22,ro,0x0,
,C2H_GPIO_3_21,21,ro,0x0,
,C2H_GPIO_3_20,20,ro,0x0,
,C2H_GPIO_3_19,19,ro,0x0,
,C2H_GPIO_3_18,18,ro,0x0,
,C2H_GPIO_3_17,17,ro,0x0,
,C2H_GPIO_3_16,16,ro,0x0,
,C2H_GPIO_3_15,15,ro,0x0,
,C2H_GPIO_3_14,14,ro,0x0,
,C2H_GPIO_3_13,13,ro,0x0,
,C2H_GPIO_3_12,12,ro,0x0,
,C2H_GPIO_3_11,11,ro,0x0,
,C2H_GPIO_3_10,10,ro,0x0,
,C2H_GPIO_3_9,9,ro,0x0,
,C2H_GPIO_3_8,8,ro,0x0,
,C2H_GPIO_3_7,7,ro,0x0,
,C2H_GPIO_3_6,6,ro,0x0,
,C2H_GPIO_3_5,5,ro,0x0,
,C2H_GPIO_3_4,4,ro,0x0,
,C2H_GPIO_3_3,3,ro,0x0,
,C2H_GPIO_3_2,2,ro,0x0,
,C2H_GPIO_3_1,1,ro,0x0,
,C2H_GPIO_3_0,0,ro,0x0,
C2H_GPIO_4_REG,,,,,
,C2H_GPIO_4_31,31,ro,0x0,
,C2H_GPIO_4_30,30,ro,0x0,
,C2H_GPIO_4_29,29,ro,0x0,
,C2H_GPIO_4_28,28,ro,0x0,
,C2H_GPIO_4_27,27,ro,0x0,
,C2H_GPIO_4_26,26,ro,0x0,
,C2H_GPIO_4_25,25,ro,0x0,
,C2H_GPIO_4_24,24,ro,0x0,
,C2H_GPIO_4_23,23,ro,0x0,
,C2H_GPIO_4_22,22,ro,0x0,
,C2H_GPIO_4_21,21,ro,0x0,
,C2H_GPIO_4_20,20,ro,0x0,
,C2H_GPIO_4_19,19,ro,0x0,
,C2H_GPIO_4_18,18,ro,0x0,
,C2H_GPIO_4_17,17,ro,0x0,
,C2H_GPIO_4_16,16,ro,0x0,
,C2H_GPIO_4_15,15,ro,0x0,
,C2H_GPIO_4_14,14,ro,0x0,
,C2H_GPIO_4_13,13,ro,0x0,
,C2H_GPIO_4_12,12,ro,0x0,
,C2H_GPIO_4_11,11,ro,0x0,
,C2H_GPIO_4_10,10,ro,0x0,
,C2H_GPIO_4_9,9,ro,0x0,
,C2H_GPIO_4_8,8,ro,0x0,
,C2H_GPIO_4_7,7,ro,0x0,
,C2H_GPIO_4_6,6,ro,0x0,
,C2H_GPIO_4_5,5,ro,0x0,
,C2H_GPIO_4_4,4,ro,0x0,
,C2H_GPIO_4_3,3,ro,0x0,
,C2H_GPIO_4_2,2,ro,0x0,
,C2H_GPIO_4_1,1,ro,0x0,
,C2H_GPIO_4_0,0,ro,0x0,
C2H_GPIO_5_REG,,,,,
,C2H_GPIO_5_31,31,ro,0x0,
,C2H_GPIO_5_30,30,ro,0x0,
,C2H_GPIO_5_29,29,ro,0x0,
,C2H_GPIO_5_28,28,ro,0x0,
,C2H_GPIO_5_27,27,ro,0x0,
,C2H_GPIO_5_26,26,ro,0x0,
,C2H_GPIO_5_25,25,ro,0x0,
,C2H_GPIO_5_24,24,ro,0x0,
,C2H_GPIO_5_23,23,ro,0x0,
,C2H_GPIO_5_22,22,ro,0x0,
,C2H_GPIO_5_21,21,ro,0x0,
,C2H_GPIO_5_20,20,ro,0x0,
,C2H_GPIO_5_19,19,ro,0x0,
,C2H_GPIO_5_18,18,ro,0x0,
,C2H_GPIO_5_17,17,ro,0x0,
,C2H_GPIO_5_16,16,ro,0x0,
,C2H_GPIO_5_15,15,ro,0x0,
,C2H_GPIO_5_14,14,ro,0x0,
,C2H_GPIO_5_13,13,ro,0x0,
,C2H_GPIO_5_12,12,ro,0x0,
,C2H_GPIO_5_11,11,ro,0x0,
,C2H_GPIO_5_10,10,ro,0x0,
,C2H_GPIO_5_9,9,ro,0x0,
,C2H_GPIO_5_8,8,ro,0x0,
,C2H_GPIO_5_7,7,ro,0x0,
,C2H_GPIO_5_6,6,ro,0x0,
,C2H_GPIO_5_5,5,ro,0x0,
,C2H_GPIO_5_4,4,ro,0x0,
,C2H_GPIO_5_3,3,ro,0x0,
,C2H_GPIO_5_2,2,ro,0x0,
,C2H_GPIO_5_1,1,ro,0x0,
,C2H_GPIO_5_0,0,ro,0x0,
C2H_GPIO_6_REG,,,,,
,C2H_GPIO_6_31,31,ro,0x0,
,C2H_GPIO_6_30,30,ro,0x0,
,C2H_GPIO_6_29,29,ro,0x0,
,C2H_GPIO_6_28,28,ro,0x0,
,C2H_GPIO_6_27,27,ro,0x0,
,C2H_GPIO_6_26,26,ro,0x0,
,C2H_GPIO_6_25,25,ro,0x0,
,C2H_GPIO_6_24,24,ro,0x0,
,C2H_GPIO_6_23,23,ro,0x0,
,C2H_GPIO_6_22,22,ro,0x0,
,C2H_GPIO_6_21,21,ro,0x0,
,C2H_GPIO_6_20,20,ro,0x0,
,C2H_GPIO_6_19,19,ro,0x0,
,C2H_GPIO_6_18,18,ro,0x0,
,C2H_GPIO_6_17,17,ro,0x0,
,C2H_GPIO_6_16,16,ro,0x0,
,C2H_GPIO_6_15,15,ro,0x0,
,C2H_GPIO_6_14,14,ro,0x0,
,C2H_GPIO_6_13,13,ro,0x0,
,C2H_GPIO_6_12,12,ro,0x0,
,C2H_GPIO_6_11,11,ro,0x0,
,C2H_GPIO_6_10,10,ro,0x0,
,C2H_GPIO_6_9,9,ro,0x0,
,C2H_GPIO_6_8,8,ro,0x0,
,C2H_GPIO_6_7,7,ro,0x0,
,C2H_GPIO_6_6,6,ro,0x0,
,C2H_GPIO_6_5,5,ro,0x0,
,C2H_GPIO_6_4,4,ro,0x0,
,C2H_GPIO_6_3,3,ro,0x0,
,C2H_GPIO_6_2,2,ro,0x0,
,C2H_GPIO_6_1,1,ro,0x0,
,C2H_GPIO_6_0,0,ro,0x0,
C2H_GPIO_7_REG,,,,,
,C2H_GPIO_7_31,31,ro,0x0,
,C2H_GPIO_7_30,30,ro,0x0,
,C2H_GPIO_7_29,29,ro,0x0,
,C2H_GPIO_7_28,28,ro,0x0,
,C2H_GPIO_7_27,27,ro,0x0,
,C2H_GPIO_7_26,26,ro,0x0,
,C2H_GPIO_7_25,25,ro,0x0,
,C2H_GPIO_7_24,24,ro,0x0,
,C2H_GPIO_7_23,23,ro,0x0,
,C2H_GPIO_7_22,22,ro,0x0,
,C2H_GPIO_7_21,21,ro,0x0,
,C2H_GPIO_7_20,20,ro,0x0,
,C2H_GPIO_7_19,19,ro,0x0,
,C2H_GPIO_7_18,18,ro,0x0,
,C2H_GPIO_7_17,17,ro,0x0,
,C2H_GPIO_7_16,16,ro,0x0,
,C2H_GPIO_7_15,15,ro,0x0,
,C2H_GPIO_7_14,14,ro,0x0,
,C2H_GPIO_7_13,13,ro,0x0,
,C2H_GPIO_7_12,12,ro,0x0,
,C2H_GPIO_7_11,11,ro,0x0,
,C2H_GPIO_7_10,10,ro,0x0,
,C2H_GPIO_7_9,9,ro,0x0,
,C2H_GPIO_7_8,8,ro,0x0,
,C2H_GPIO_7_7,7,ro,0x0,
,C2H_GPIO_7_6,6,ro,0x0,
,C2H_GPIO_7_5,5,ro,0x0,
,C2H_GPIO_7_4,4,ro,0x0,
,C2H_GPIO_7_3,3,ro,0x0,
,C2H_GPIO_7_2,2,ro,0x0,
,C2H_GPIO_7_1,1,ro,0x0,
,C2H_GPIO_7_0,0,ro,0x0,
H2C_GPIO_0_REG,,,,,
,H2C_GPIO_0_31,31,rw,0x0,
,H2C_GPIO_0_30,30,rw,0x0,
,H2C_GPIO_0_29,29,rw,0x0,
,H2C_GPIO_0_28,28,rw,0x0,
,H2C_GPIO_0_27,27,rw,0x0,
,H2C_GPIO_0_26,26,rw,0x0,
,H2C_GPIO_0_25,25,rw,0x0,
,H2C_GPIO_0_24,24,rw,0x0,
,H2C_GPIO_0_23,23,rw,0x0,
,H2C_GPIO_0_22,22,rw,0x0,
,H2C_GPIO_0_21,21,rw,0x0,
,H2C_GPIO_0_20,20,rw,0x0,
,H2C_GPIO_0_19,19,rw,0x0,
,H2C_GPIO_0_18,18,rw,0x0,
,H2C_GPIO_0_17,17,rw,0x0,
,H2C_GPIO_0_16,16,rw,0x0,
,H2C_GPIO_0_15,15,rw,0x0,
,H2C_GPIO_0_14,14,rw,0x0,
,H2C_GPIO_0_13,13,rw,0x0,
,H2C_GPIO_0_12,12,rw,0x0,
,H2C_GPIO_0_11,11,rw,0x0,
,H2C_GPIO_0_10,10,rw,0x0,
,H2C_GPIO_0_9,9,rw,0x0,
,H2C_GPIO_0_8,8,rw,0x0,
,H2C_GPIO_0_7,7,rw,0x0,
,H2C_GPIO_0_6,6,rw,0x0,
,H2C_GPIO_0_5,5,rw,0x0,
,H2C_GPIO_0_4,4,rw,0x0,
,H2C_GPIO_0_3,3,rw,0x0,
,H2C_GPIO_0_2,2,rw,0x0,
,H2C_GPIO_0_1,1,rw,0x0,
,H2C_GPIO_0_0,0,rw,0x0,
H2C_GPIO_1_REG,,,,,
,H2C_GPIO_1_31,31,rw,0x0,
,H2C_GPIO_1_30,30,rw,0x0,
,H2C_GPIO_1_29,29,rw,0x0,
,H2C_GPIO_1_28,28,rw,0x0,
,H2C_GPIO_1_27,27,rw,0x0,
,H2C_GPIO_1_26,26,rw,0x0,
,H2C_GPIO_1_25,25,rw,0x0,
,H2C_GPIO_1_24,24,rw,0x0,
,H2C_GPIO_1_23,23,rw,0x0,
,H2C_GPIO_1_22,22,rw,0x0,
,H2C_GPIO_1_21,21,rw,0x0,
,H2C_GPIO_1_20,20,rw,0x0,
,H2C_GPIO_1_19,19,rw,0x0,
,H2C_GPIO_1_18,18,rw,0x0,
,H2C_GPIO_1_17,17,rw,0x0,
,H2C_GPIO_1_16,16,rw,0x0,
,H2C_GPIO_1_15,15,rw,0x0,
,H2C_GPIO_1_14,14,rw,0x0,
,H2C_GPIO_1_13,13,rw,0x0,
,H2C_GPIO_1_12,12,rw,0x0,
,H2C_GPIO_1_11,11,rw,0x0,
,H2C_GPIO_1_10,10,rw,0x0,
,H2C_GPIO_1_9,9,rw,0x0,
,H2C_GPIO_1_8,8,rw,0x0,
,H2C_GPIO_1_7,7,rw,0x0,
,H2C_GPIO_1_6,6,rw,0x0,
,H2C_GPIO_1_5,5,rw,0x0,
,H2C_GPIO_1_4,4,rw,0x0,
,H2C_GPIO_1_3,3,rw,0x0,
,H2C_GPIO_1_2,2,rw,0x0,
,H2C_GPIO_1_1,1,rw,0x0,
,H2C_GPIO_1_0,0,rw,0x0,
H2C_GPIO_2_REG,,,,,
,H2C_GPIO_2_31,31,rw,0x0,
,H2C_GPIO_2_30,30,rw,0x0,
,H2C_GPIO_2_29,29,rw,0x0,
,H2C_GPIO_2_28,28,rw,0x0,
,H2C_GPIO_2_27,27,rw,0x0,
,H2C_GPIO_2_26,26,rw,0x0,
,H2C_GPIO_2_25,25,rw,0x0,
,H2C_GPIO_2_24,24,rw,0x0,
,H2C_GPIO_2_23,23,rw,0x0,
,H2C_GPIO_2_22,22,rw,0x0,
,H2C_GPIO_2_21,21,rw,0x0,
,H2C_GPIO_2_20,20,rw,0x0,
,H2C_GPIO_2_19,19,rw,0x0,
,H2C_GPIO_2_18,18,rw,0x0,
,H2C_GPIO_2_17,17,rw,0x0,
,H2C_GPIO_2_16,16,rw,0x0,
,H2C_GPIO_2_15,15,rw,0x0,
,H2C_GPIO_2_14,14,rw,0x0,
,H2C_GPIO_2_13,13,rw,0x0,
,H2C_GPIO_2_12,12,rw,0x0,
,H2C_GPIO_2_11,11,rw,0x0,
,H2C_GPIO_2_10,10,rw,0x0,
,H2C_GPIO_2_9,9,rw,0x0,
,H2C_GPIO_2_8,8,rw,0x0,
,H2C_GPIO_2_7,7,rw,0x0,
,H2C_GPIO_2_6,6,rw,0x0,
,H2C_GPIO_2_5,5,rw,0x0,
,H2C_GPIO_2_4,4,rw,0x0,
,H2C_GPIO_2_3,3,rw,0x0,
,H2C_GPIO_2_2,2,rw,0x0,
,H2C_GPIO_2_1,1,rw,0x0,
,H2C_GPIO_2_0,0,rw,0x0,
H2C_GPIO_3_REG,,,,,
,H2C_GPIO_3_31,31,rw,0x0,
,H2C_GPIO_3_30,30,rw,0x0,
,H2C_GPIO_3_29,29,rw,0x0,
,H2C_GPIO_3_28,28,rw,0x0,
,H2C_GPIO_3_27,27,rw,0x0,
,H2C_GPIO_3_26,26,rw,0x0,
,H2C_GPIO_3_25,25,rw,0x0,
,H2C_GPIO_3_24,24,rw,0x0,
,H2C_GPIO_3_23,23,rw,0x0,
,H2C_GPIO_3_22,22,rw,0x0,
,H2C_GPIO_3_21,21,rw,0x0,
,H2C_GPIO_3_20,20,rw,0x0,
,H2C_GPIO_3_19,19,rw,0x0,
,H2C_GPIO_3_18,18,rw,0x0,
,H2C_GPIO_3_17,17,rw,0x0,
,H2C_GPIO_3_16,16,rw,0x0,
,H2C_GPIO_3_15,15,rw,0x0,
,H2C_GPIO_3_14,14,rw,0x0,
,H2C_GPIO_3_13,13,rw,0x0,
,H2C_GPIO_3_12,12,rw,0x0,
,H2C_GPIO_3_11,11,rw,0x0,
,H2C_GPIO_3_10,10,rw,0x0,
,H2C_GPIO_3_9,9,rw,0x0,
,H2C_GPIO_3_8,8,rw,0x0,
,H2C_GPIO_3_7,7,rw,0x0,
,H2C_GPIO_3_6,6,rw,0x0,
,H2C_GPIO_3_5,5,rw,0x0,
,H2C_GPIO_3_4,4,rw,0x0,
,H2C_GPIO_3_3,3,rw,0x0,
,H2C_GPIO_3_2,2,rw,0x0,
,H2C_GPIO_3_1,1,rw,0x0,
,H2C_GPIO_3_0,0,rw,0x0,
H2C_GPIO_4_REG,,,,,
,H2C_GPIO_4_31,31,rw,0x0,
,H2C_GPIO_4_30,30,rw,0x0,
,H2C_GPIO_4_29,29,rw,0x0,
,H2C_GPIO_4_28,28,rw,0x0,
,H2C_GPIO_4_27,27,rw,0x0,
,H2C_GPIO_4_26,26,rw,0x0,
,H2C_GPIO_4_25,25,rw,0x0,
,H2C_GPIO_4_24,24,rw,0x0,
,H2C_GPIO_4_23,23,rw,0x0,
,H2C_GPIO_4_22,22,rw,0x0,
,H2C_GPIO_4_21,21,rw,0x0,
,H2C_GPIO_4_20,20,rw,0x0,
,H2C_GPIO_4_19,19,rw,0x0,
,H2C_GPIO_4_18,18,rw,0x0,
,H2C_GPIO_4_17,17,rw,0x0,
,H2C_GPIO_4_16,16,rw,0x0,
,H2C_GPIO_4_15,15,rw,0x0,
,H2C_GPIO_4_14,14,rw,0x0,
,H2C_GPIO_4_13,13,rw,0x0,
,H2C_GPIO_4_12,12,rw,0x0,
,H2C_GPIO_4_11,11,rw,0x0,
,H2C_GPIO_4_10,10,rw,0x0,
,H2C_GPIO_4_9,9,rw,0x0,
,H2C_GPIO_4_8,8,rw,0x0,
,H2C_GPIO_4_7,7,rw,0x0,
,H2C_GPIO_4_6,6,rw,0x0,
,H2C_GPIO_4_5,5,rw,0x0,
,H2C_GPIO_4_4,4,rw,0x0,
,H2C_GPIO_4_3,3,rw,0x0,
,H2C_GPIO_4_2,2,rw,0x0,
,H2C_GPIO_4_1,1,rw,0x0,
,H2C_GPIO_4_0,0,rw,0x0,
H2C_GPIO_5_REG,,,,,
,H2C_GPIO_5_31,31,rw,0x0,
,H2C_GPIO_5_30,30,rw,0x0,
,H2C_GPIO_5_29,29,rw,0x0,
,H2C_GPIO_5_28,28,rw,0x0,
,H2C_GPIO_5_27,27,rw,0x0,
,H2C_GPIO_5_26,26,rw,0x0,
,H2C_GPIO_5_25,25,rw,0x0,
,H2C_GPIO_5_24,24,rw,0x0,
,H2C_GPIO_5_23,23,rw,0x0,
,H2C_GPIO_5_22,22,rw,0x0,
,H2C_GPIO_5_21,21,rw,0x0,
,H2C_GPIO_5_20,20,rw,0x0,
,H2C_GPIO_5_19,19,rw,0x0,
,H2C_GPIO_5_18,18,rw,0x0,
,H2C_GPIO_5_17,17,rw,0x0,
,H2C_GPIO_5_16,16,rw,0x0,
,H2C_GPIO_5_15,15,rw,0x0,
,H2C_GPIO_5_14,14,rw,0x0,
,H2C_GPIO_5_13,13,rw,0x0,
,H2C_GPIO_5_12,12,rw,0x0,
,H2C_GPIO_5_11,11,rw,0x0,
,H2C_GPIO_5_10,10,rw,0x0,
,H2C_GPIO_5_9,9,rw,0x0,
,H2C_GPIO_5_8,8,rw,0x0,
,H2C_GPIO_5_7,7,rw,0x0,
,H2C_GPIO_5_6,6,rw,0x0,
,H2C_GPIO_5_5,5,rw,0x0,
,H2C_GPIO_5_4,4,rw,0x0,
,H2C_GPIO_5_3,3,rw,0x0,
,H2C_GPIO_5_2,2,rw,0x0,
,H2C_GPIO_5_1,1,rw,0x0,
,H2C_GPIO_5_0,0,rw,0x0,
H2C_GPIO_6_REG,,,,,
,H2C_GPIO_6_31,31,rw,0x0,
,H2C_GPIO_6_30,30,rw,0x0,
,H2C_GPIO_6_29,29,rw,0x0,
,H2C_GPIO_6_28,28,rw,0x0,
,H2C_GPIO_6_27,27,rw,0x0,
,H2C_GPIO_6_26,26,rw,0x0,
,H2C_GPIO_6_25,25,rw,0x0,
,H2C_GPIO_6_24,24,rw,0x0,
,H2C_GPIO_6_23,23,rw,0x0,
,H2C_GPIO_6_22,22,rw,0x0,
,H2C_GPIO_6_21,21,rw,0x0,
,H2C_GPIO_6_20,20,rw,0x0,
,H2C_GPIO_6_19,19,rw,0x0,
,H2C_GPIO_6_18,18,rw,0x0,
,H2C_GPIO_6_17,17,rw,0x0,
,H2C_GPIO_6_16,16,rw,0x0,
,H2C_GPIO_6_15,15,rw,0x0,
,H2C_GPIO_6_14,14,rw,0x0,
,H2C_GPIO_6_13,13,rw,0x0,
,H2C_GPIO_6_12,12,rw,0x0,
,H2C_GPIO_6_11,11,rw,0x0,
,H2C_GPIO_6_10,10,rw,0x0,
,H2C_GPIO_6_9,9,rw,0x0,
,H2C_GPIO_6_8,8,rw,0x0,
,H2C_GPIO_6_7,7,rw,0x0,
,H2C_GPIO_6_6,6,rw,0x0,
,H2C_GPIO_6_5,5,rw,0x0,
,H2C_GPIO_6_4,4,rw,0x0,
,H2C_GPIO_6_3,3,rw,0x0,
,H2C_GPIO_6_2,2,rw,0x0,
,H2C_GPIO_6_1,1,rw,0x0,
,H2C_GPIO_6_0,0,rw,0x0,
H2C_GPIO_7_REG,,,,,
,H2C_GPIO_7_31,31,rw,0x0,
,H2C_GPIO_7_30,30,rw,0x0,
,H2C_GPIO_7_29,29,rw,0x0,
,H2C_GPIO_7_28,28,rw,0x0,
,H2C_GPIO_7_27,27,rw,0x0,
,H2C_GPIO_7_26,26,rw,0x0,
,H2C_GPIO_7_25,25,rw,0x0,
,H2C_GPIO_7_24,24,rw,0x0,
,H2C_GPIO_7_23,23,rw,0x0,
,H2C_GPIO_7_22,22,rw,0x0,
,H2C_GPIO_7_21,21,rw,0x0,
,H2C_GPIO_7_20,20,rw,0x0,
,H2C_GPIO_7_19,19,rw,0x0,
,H2C_GPIO_7_18,18,rw,0x0,
,H2C_GPIO_7_17,17,rw,0x0,
,H2C_GPIO_7_16,16,rw,0x0,
,H2C_GPIO_7_15,15,rw,0x0,
,H2C_GPIO_7_14,14,rw,0x0,
,H2C_GPIO_7_13,13,rw,0x0,
,H2C_GPIO_7_12,12,rw,0x0,
,H2C_GPIO_7_11,11,rw,0x0,
,H2C_GPIO_7_10,10,rw,0x0,
,H2C_GPIO_7_9,9,rw,0x0,
,H2C_GPIO_7_8,8,rw,0x0,
,H2C_GPIO_7_7,7,rw,0x0,
,H2C_GPIO_7_6,6,rw,0x0,
,H2C_GPIO_7_5,5,rw,0x0,
,H2C_GPIO_7_4,4,rw,0x0,
,H2C_GPIO_7_3,3,rw,0x0,
,H2C_GPIO_7_2,2,rw,0x0,
,H2C_GPIO_7_1,1,rw,0x0,
,H2C_GPIO_7_0,0,rw,0x0,
