#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 16 15:50:06 2026
# Process ID: 13224
# Current directory: C:/FPGA/cnn_accelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23344 C:\FPGA\cnn_accelerator\cnn_accelerator.xpr
# Log file: C:/FPGA/cnn_accelerator/vivado.log
# Journal file: C:/FPGA/cnn_accelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/cnn_accelerator/cnn_accelerator.xpr
generate_target all [get_files  C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files -ipstatic_source_dir C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/modelsim} {questa=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/questa} {riviera=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/riviera} {activehdl=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files -ipstatic_source_dir C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/modelsim} {questa=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/questa} {riviera=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/riviera} {activehdl=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
