$date
	Wed Jul  7 20:11:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$var wire 1 ! a $end
$var reg 1 " clk $end
$var reg 1 # mismatch $end
$var reg 1 $ ref_a $end
$scope module DUT $end
$var wire 1 ! a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' clk $end
$var wire 1 ( test $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
z'
z&
0%
1$
0#
x"
1!
$end
#10
0"
#20
1"
#30
0"
#40
1"
#50
0"
#60
1"
