
---------- Begin Simulation Statistics ----------
simSeconds                                   0.121054                       # Number of seconds simulated (Second)
simTicks                                 121054317750                       # Number of ticks simulated (Tick)
finalTick                                158350131338500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    815.09                       # Real time elapsed on the host (Second)
hostTickRate                                148517152                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3479700                       # Number of bytes of host memory used (Byte)
simInsts                                  63052083860                       # Number of instructions simulated (Count)
simOps                                    63109676529                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 77356303                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   77426960                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker     18275682                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total     18275682                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker     18275682                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total     18275682                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker       460254                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total       460254                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker       460254                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total       460254                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker   2778414750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total   2778414750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker   2778414750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total   2778414750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker     18735936                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total     18735936                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker     18735936                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total     18735936                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.024565                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.024565                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.024565                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.024565                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  6036.698758                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  6036.698758                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  6036.698758                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  6036.698758                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks       460254                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total       460254                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker       460254                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total       460254                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker       460254                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total       460254                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker   2663351250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total   2663351250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker   2663351250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total   2663351250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.024565                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.024565                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.024565                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.024565                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5786.698758                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  5786.698758                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5786.698758                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  5786.698758                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements       460254                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker     18275682                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total     18275682                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker       460254                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total       460254                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker   2778414750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total   2778414750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker     18735936                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total     18735936                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.024565                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.024565                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  6036.698758                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  6036.698758                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker       460254                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total       460254                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker   2663351250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total   2663351250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.024565                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.024565                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5786.698758                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  5786.698758                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse          128                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs     11495225                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs       460254                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    24.975829                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2           69                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           37                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses    150347742                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses    150347742                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker          939                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total          939                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker          939                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total          939                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker          939                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total          939                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker          939                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total          939                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker          939                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total          939                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker          939                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total          939                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.085938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses         7512                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses         7512                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data      9628707                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total      9628707                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data      9628707                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total      9628707                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data     11100610                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total     11100610                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data     11100610                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total     11100610                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data 716029317250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 716029317250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data 716029317250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 716029317250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     20729317                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     20729317                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     20729317                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     20729317                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.535503                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.535503                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.535503                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.535503                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 64503.600906                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 64503.600906                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 64503.600906                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 64503.600906                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets         3994                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets           15                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   266.266667                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      1660709                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      1660709                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data      5621906                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      5621906                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data      5621906                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      5621906                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data      5478704                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      5478704                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         9716                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data      5478704                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      5488420                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data          126                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          126                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data 310417208000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total 310417208000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    173081214                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data 310417208000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 310590289214                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data       665250                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total       665250                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.264297                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.264297                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.264297                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.264766                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 56658.875530                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 56658.875530                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 17814.040140                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 56658.875530                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 56590.109579                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data  5279.761905                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total  5279.761905                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      5478449                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         9716                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         9716                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    173081214                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    173081214                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 17814.040140                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 17814.040140                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          242                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          242                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          242                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          242                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       907500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       907500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          242                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          242                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          242                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          242                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data      7243539                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total      7243539                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data     10944337                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total     10944337                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data 709829503250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total 709829503250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     18187876                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     18187876                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.601738                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.601738                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 64858.154793                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 64858.154793                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data      5621439                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total      5621439                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data      5322898                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      5322898                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data 304275267750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total 304275267750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data       665250                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total       665250                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.292662                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.292662                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 57163.460158                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 57163.460158                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       221750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total       221750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      2385168                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      2385168                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data       156273                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total       156273                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data   6199814000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   6199814000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      2541441                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      2541441                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.061490                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.061490                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 39672.969739                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 39672.969739                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data          467                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total          467                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data       155806                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       155806                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data          123                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          123                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data   6141940250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   6141940250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.061306                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.061306                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 39420.434707                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 39420.434707                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      5478704                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued        14527                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused         5814                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3882                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            5                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.267227                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.000708                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         4598                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR          211                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            2                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate         4811                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified        15179                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit          593                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            8                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage         2077                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     15117437                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      5478449                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs     2.759437                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     0.755591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   511.244409                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.001476                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.998524                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0          253                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          257                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    171316857                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    171316857                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     24821525                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     24821525                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     24821525                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     24821525                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst         2227                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total         2227                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst         2227                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total         2227                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst    184237750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total    184237750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst    184237750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total    184237750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     24823752                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     24823752                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     24823752                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     24823752                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000090                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000090                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000090                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000090                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst 82729.119892                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 82729.119892                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst 82729.119892                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 82729.119892                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          493                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          493                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          493                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          493                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst         1734                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total         1734                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst         1734                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total         1734                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst    156580250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total    156580250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst    156580250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total    156580250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000070                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000070                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000070                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000070                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst 90300.028835                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 90300.028835                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst 90300.028835                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 90300.028835                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements         1654                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     24821525                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     24821525                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst         2227                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total         2227                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst    184237750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total    184237750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     24823752                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     24823752                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000090                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000090                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst 82729.119892                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 82729.119892                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          493                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          493                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst         1734                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1734                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst    156580250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    156580250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst 90300.028835                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 90300.028835                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   345.161630                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs      4581738                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs         1654                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  2770.095526                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst   345.161630                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst     0.674144                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.674144                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          386                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          358                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024     0.753906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    198591750                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    198591750                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadResp      5794567                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq          123                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp          123                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      2564647                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean       460254                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      9373480                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq         9974                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp         9974                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq       145872                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp       145873                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      5794566                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         5122                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     16455548                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port      1380762                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     17841432                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       110976                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port    456906601                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     58912512                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    515930089                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          6458024                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic     57852032                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples     12408562                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.022250                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.147867                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0     12133155     97.78%     97.78% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1       274725      2.21%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2          682      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total     12408562                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   3503227421                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy       867498                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   2742542817                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy    230349855                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     11890769                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      5950332                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests         9214                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops       266192                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops       265510                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops          682                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         8060                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker       451943                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data      2117278                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total      2577285                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         8060                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker       451943                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst            4                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data      2117278                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total      2577285                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1656                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker         8311                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst         1730                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data      3351456                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total      3363153                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1656                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker         8311                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst         1730                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data      3351456                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total      3363153                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    136720812                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker    716706750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst    154392000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data 295426965500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total 296434785062                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    136720812                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker    716706750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst    154392000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data 295426965500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total 296434785062                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         9716                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker       460254                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst         1734                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data      5468734                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total      5940438                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         9716                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker       460254                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst         1734                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data      5468734                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total      5940438                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.170441                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.018057                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.997693                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.612839                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.566146                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.170441                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.018057                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.997693                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.612839                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.566146                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 82560.876812                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 86235.922272                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 89243.930636                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 88148.842026                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 88141.926657                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 82560.876812                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 86235.922272                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 89243.930636                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 88148.842026                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 88141.926657                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks       903938                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total       903938                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1656                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker         8311                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst         1730                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data      3351456                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total      3363153                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1656                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker         8311                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst         1730                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data      3351456                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total      3363153                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data          126                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total          126                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    136306812                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    714629000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst    153959500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data 294589101750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total 295593997062                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    136306812                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    714629000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst    153959500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data 294589101750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total 295593997062                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.switch.core.data       660000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total       660000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.170441                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.018057                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.997693                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.612839                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.566146                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.170441                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.018057                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.997693                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.612839                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.566146                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 82310.876812                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 85985.922272                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 88993.930636                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 87898.842100                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 87891.926731                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 82310.876812                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 85985.922272                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 88993.930636                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 87898.842100                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 87891.926731                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.switch.core.data  5238.095238                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total  5238.095238                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements      3367534                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks         1525                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total         1525                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data        79536                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total        79536                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data        66336                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total        66336                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data   5608747500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   5608747500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data       145872                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total       145872                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.454755                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.454755                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 84550.583394                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 84550.583394                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data        66336                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total        66336                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data   5592163250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   5592163250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.454755                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.454755                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 84300.579625                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 84300.579625                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.switch.core.data            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.switch.core.data       660000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total       660000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       220000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total       220000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         8060                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker       451943                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data      2037742                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total      2497749                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1656                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         8311                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst         1730                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data      3285120                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total      3296817                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    136720812                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    716706750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst    154392000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data 289818218000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total 290826037562                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         9716                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker       460254                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst         1734                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data      5322862                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total      5794566                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.170441                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.018057                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.997693                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.617172                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.568950                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 82560.876812                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 86235.922272                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 89243.930636                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 88221.501193                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 88214.188886                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1656                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         8311                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst         1730                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data      3285120                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total      3296817                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    136306812                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    714629000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst    153959500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data 288996938500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total 290001833812                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.170441                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.018057                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.997693                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.617172                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.568950                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 82310.876812                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 85985.922272                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 88993.930636                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 87971.501345                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 87964.189038                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.switch.core.data         9974                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total         9974                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.switch.core.data         9974                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total         9974                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data          123                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total          123                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks       451040                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total       451040                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks       451040                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total       451040                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks      1660709                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total      1660709                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks      1660709                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total      1660709                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse        16384                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs     12066556                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs      3367534                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     3.583202                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks    93.959090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher    11.267492                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker   101.884588                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst     7.487023                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data 16169.401808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.005735                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000688                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.006219                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.000457                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.986902                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024        16384                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0          246                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1         2510                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2        13494                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3          117                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::4           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses    193472414                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses    193472414                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadResp      3296818                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq          123                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp          123                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty      1772763                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict      5766885                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq        66336                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp        66337                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq      3296817                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port     10088885                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port    273094249                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops          4177320                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic     55604800                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples      7540599                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.409847                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.491805                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0      4450107     59.02%     59.02% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1      3090492     40.98%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total      7540599                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy   1907417436                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy   1681608250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests      6725481                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests      3363033                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops      3090492                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops      3090492                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher           20                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.mmu.dtb.walker           17                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.data        38925                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total        38968                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher           20                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.mmu.dtb.walker           17                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst            6                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.data        38925                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total        38968                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1636                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker         8294                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst         1724                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data      3312531                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total      3324185                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1636                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker         8294                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst         1724                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data      3312531                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total      3324185                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    129279683                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker    681009250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst    146970500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data 280733904750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total 281691164183                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    129279683                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker    681009250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst    146970500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data 280733904750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total 281691164183                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         1656                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker         8311                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst         1730                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data      3351456                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total      3363153                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         1656                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker         8311                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst         1730                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data      3351456                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total      3363153                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987923                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker     0.997955                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.996532                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data     0.988386                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.988413                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987923                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker     0.997955                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.996532                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data     0.988386                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.988413                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 79021.811125                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 82108.662889                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 85249.709977                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 84749.064914                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 84739.917960                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 79021.811125                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 82108.662889                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 85249.709977                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 84749.064914                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 84739.917960                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks       868825                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total       868825                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1636                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker         8294                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst         1724                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data      3312531                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total      3324185                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1636                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker         8294                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst         1724                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data      3312531                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total      3324185                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data          126                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total          126                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    128870683                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    678935750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst    146539500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data 279905772250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total 280860118183                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    128870683                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    678935750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst    146539500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data 279905772250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total 280860118183                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::processor.switch.core.data       646500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::total       646500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987923                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.997955                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.996532                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data     0.988386                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.988413                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987923                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.997955                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.996532                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data     0.988386                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.988413                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 78771.811125                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 81858.662889                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 84999.709977                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 84499.064990                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 84489.918035                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 78771.811125                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 81858.662889                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 84999.709977                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 84499.064990                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 84489.918035                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::processor.switch.core.data  5130.952381                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::total  5130.952381                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements      4177320                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks      2234778                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total      2234778                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.switch.core.data          896                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total          896                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data        65440                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total        65440                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data   5316502750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   5316502750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data        66336                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total        66336                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data     0.986493                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.986493                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 81242.401436                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 81242.401436                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data        65440                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total        65440                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data   5300142500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   5300142500                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data     0.986493                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.986493                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 80992.397616                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 80992.397616                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::processor.switch.core.data            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::processor.switch.core.data       646500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::total       646500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       215500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::total       215500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher           20                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker           17                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.data        38029                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total        38072                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1636                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         8294                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst         1724                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data      3247091                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total      3258745                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    129279683                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    681009250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst    146970500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data 275417402000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total 276374661433                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         1656                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker         8311                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst         1730                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data      3285120                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total      3296817                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.987923                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.997955                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.996532                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data     0.988424                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.988452                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 79021.811125                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 82108.662889                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 85249.709977                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 84819.736188                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 84810.152814                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1636                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         8294                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst         1724                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data      3247091                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total      3258745                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    128870683                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    678935750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst    146539500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data 274605629750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total 275559975683                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.987923                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.997955                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.996532                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.988424                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.988452                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 78771.811125                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 81858.662889                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 84999.709977                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 84569.736342                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 84560.152968                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data          123                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total          123                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks       903938                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total       903938                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks       903938                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total       903938                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse         8192                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs      4491011                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs      4177320                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     1.075094                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks  1631.993814                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     2.728586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    12.317780                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst     2.776283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data  6542.183538                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.012451                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000021                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000094                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.000021                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.049913                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0          317                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1         2627                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2         5173                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3           75                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses    111785016                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses    111785016                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp      3258746                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq          123                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp          123                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       868825                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      2452781                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        65440                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        65441                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      3258745                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      5005363                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      4964612                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          242                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total      9970227                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      9970227                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port    134602368                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port    133750208                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          484                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total    268353065                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    268353065                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      3324311                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      3324311    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      3324311                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy         1750                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy    943686532                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy    936873456                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        60500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy   2069182969                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      6645791                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      3322310                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                      3                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                     3                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                     2                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                    2                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                        10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                          5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer10.occupancy                 1750                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer10.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                 2000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_writebacks::samples    434322.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       832.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.dtb.walker::samples      4643.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples      1060.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples   1660423.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.001296935152                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds        25937                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds        25937                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState       3417457                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       408530                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs               1668840                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               434322                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts             1668840                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             434322                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ             1882                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.66                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                57.27                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6         1668840                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         434322                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0            912967                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1            417094                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2            156668                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3             95971                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4             57986                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5             25017                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6              1157                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                86                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                11                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47             8351                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48             8953                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49            21760                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50            25105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51            25876                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52            26137                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53            26237                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54            26354                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55            26406                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56            26512                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57            26682                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58            26821                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59            26730                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60            26649                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61            26695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62            26291                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63            26169                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64            26146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65              346                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               69                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67               22                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples        25937                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    64.270502                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    49.971113                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev    75.781841                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-15           27      0.10%      0.10% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::16-31         3581     13.81%     13.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::32-47        10806     41.66%     55.57% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::48-63         6982     26.92%     82.49% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::64-79         1643      6.33%     88.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::80-95          485      1.87%     90.70% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::96-111          302      1.16%     91.86% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::112-127          234      0.90%     92.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::128-143          168      0.65%     93.41% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::144-159          158      0.61%     94.02% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::160-175          122      0.47%     94.49% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::176-191          106      0.41%     94.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::192-207          107      0.41%     95.31% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::208-223           97      0.37%     95.69% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::224-239           92      0.35%     96.04% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::240-255           78      0.30%     96.34% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::256-271           78      0.30%     96.64% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::272-287           80      0.31%     96.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::288-303           91      0.35%     97.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::304-319           61      0.24%     97.54% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::320-335           56      0.22%     97.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::336-351           54      0.21%     97.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::352-367           49      0.19%     98.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::368-383           35      0.13%     98.28% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::384-399           50      0.19%     98.48% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::400-415           47      0.18%     98.66% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::416-431           38      0.15%     98.80% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::432-447           27      0.10%     98.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::448-463           37      0.14%     99.05% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::464-479           37      0.14%     99.19% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::480-495           28      0.11%     99.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::496-511           23      0.09%     99.39% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::512-527           28      0.11%     99.50% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::528-543           19      0.07%     99.57% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::544-559           15      0.06%     99.63% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::560-575           14      0.05%     99.68% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::576-591           11      0.04%     99.73% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::592-607            8      0.03%     99.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::608-623           10      0.04%     99.80% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::624-639            8      0.03%     99.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::640-655            6      0.02%     99.85% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::656-671            5      0.02%     99.87% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::672-687            1      0.00%     99.87% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::688-703            6      0.02%     99.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::704-719            3      0.01%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::720-735            3      0.01%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::736-751            5      0.02%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::752-767            4      0.02%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::768-783            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::784-799            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::800-815            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::816-831            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::832-847            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::864-879            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::880-895            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::896-911            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total        25937                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples        25937                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    16.744766                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.710781                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     1.090597                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16        17067     65.80%     65.80% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::17          355      1.37%     67.17% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18         6981     26.92%     94.09% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::19         1255      4.84%     98.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20          206      0.79%     99.72% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::21           41      0.16%     99.88% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::22           21      0.08%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::23            8      0.03%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24            3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total        25937                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ            120448                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys         106805760                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys       27796608                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        882296162.45968223                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        229620954.59829229                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap            121054365500                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                57558.27                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        53248                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.dtb.walker       297152                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst        67840                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data    106267072                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks     27795776                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 439868.655573006195                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.dtb.walker 2454699.720944071654                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 560409.585225224262                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 877846193.140021204948                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 229614081.650548964739                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          835                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         4643                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst         1060                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data      1662302                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks       434322                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     36668619                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker    224733844                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst     53943062                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data  83800171172                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 6818548508416                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     43914.51                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     48402.72                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     50889.68                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data     50412.12                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks  15699293.40                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        53440                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.dtb.walker       297152                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst        67840                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data    106387264                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total    106805696                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst        67840                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total        67840                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks     27796608                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total     27796608                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          835                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.dtb.walker         4643                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst         1060                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data      1662301                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total      1668839                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks       434322                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       434322                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       441455                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.dtb.walker      2454700                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst       560410                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data    878839070                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    882295634                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst       560410                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       560410                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks    229620955                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    229620955                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks    229620955                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       441455                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.dtb.walker      2454700                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst       560410                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data    878839070                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total   1111916588                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts        1666958                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        434309                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        52510                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1        53799                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2        53343                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3        50609                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4        52774                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        51728                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6        52103                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        52382                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8        49493                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9        49758                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10        48168                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11        52800                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12        53418                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13        54620                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14        52128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15        51804                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16        54226                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17        53357                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18        53587                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19        52462                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20        53403                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21        56218                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22        50320                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23        51404                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24        51358                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25        49045                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26        51179                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27        48600                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28        50824                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29        52253                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30        52205                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31        55080                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0        13908                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1        14494                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2        14999                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3        13602                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4        15222                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5        14101                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6        14376                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7        14796                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8        12731                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9        12057                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10        12246                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11        14398                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12        14150                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13        14741                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14        13729                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15        13784                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16        14467                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17        14079                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18        13691                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19        13569                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20        13543                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21        14442                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22        12178                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23        12455                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24        12552                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25        12346                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26        12879                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27        11525                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28        12605                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29        12655                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30        13517                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31        14472                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat       54957087361                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat      5554304056                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat  84115516697                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          32968.49                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     50460.49                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits        287461                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits       143649                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        17.24                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        33.08                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples      1670144                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean    80.520041                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean    73.994158                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev    48.860462                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127      1393732     83.45%     83.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       243924     14.60%     98.05% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        25401      1.52%     99.58% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511         4385      0.26%     99.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639         1318      0.08%     99.92% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767          521      0.03%     99.95% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          330      0.02%     99.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023          153      0.01%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          380      0.02%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total      1670144                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead    106685312                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten     27795776                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        881.301171                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        229.614082                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              5.78                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          4.59                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         1.20                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         20.52                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 1294944814.799996                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 2286034360.344045                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 2280556028.553593                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 526857412.703992                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 10507526229.630888                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 17375639039.169586                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 168672871.852803                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 28874385584.015938                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 599087469.119996                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 1034991.837600                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 63914738802.028778                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   527.983966                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  83787561725                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     75392512                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF   5441450000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF      1597940                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN   2495647801                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT  31750168111                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN  81290315984                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 1309587355.440007                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 2311884076.320039                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 2291958273.830389                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 497718352.991990                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 10476436874.349260                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 17533227986.366459                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 170201716.070406                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 28534708773.110207                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 663207610.799965                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 116184405.640800                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 63905301898.300972                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   527.906010                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  83450948799                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE     82092694                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF   5425350000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF    357104580                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   2763377938                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT  32095834257                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN  80330572469                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples    434503.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       800.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples      3651.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples       664.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples   1648309.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.001235415652                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds        25947                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds        25947                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState       3396280                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       408667                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs               1655345                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               434503                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts             1655345                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             434503                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ             1921                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.65                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                57.26                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6         1655345                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         434503                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0            907763                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1            410992                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2            155493                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3             95652                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4             57617                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5             24886                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6               947                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                71                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47             8355                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48             8936                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49            21683                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50            25191                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51            25928                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52            26153                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53            26219                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54            26305                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55            26340                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56            26529                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57            26752                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58            26888                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59            26752                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60            26660                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61            26688                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62            26304                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63            26139                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64            26131                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65              429                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               76                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67               32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68               10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples        25947                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    63.735923                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    49.490988                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev    74.986594                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-15           36      0.14%      0.14% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::16-31         3773     14.54%     14.68% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::32-47        10979     42.31%     56.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::48-63         6715     25.88%     82.87% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::64-79         1505      5.80%     88.67% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::80-95          510      1.97%     90.64% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::96-111          303      1.17%     91.81% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::112-127          235      0.91%     92.71% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::128-143          179      0.69%     93.40% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::144-159          170      0.66%     94.06% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::160-175          134      0.52%     94.57% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::176-191           96      0.37%     94.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::192-207           99      0.38%     95.33% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::208-223           86      0.33%     95.66% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::224-239          115      0.44%     96.10% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::240-255           82      0.32%     96.42% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::256-271           76      0.29%     96.71% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::272-287           90      0.35%     97.06% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::288-303           57      0.22%     97.28% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::304-319           50      0.19%     97.47% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::320-335           60      0.23%     97.70% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::336-351           53      0.20%     97.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::352-367           53      0.20%     98.11% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::368-383           51      0.20%     98.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::384-399           49      0.19%     98.49% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::400-415           42      0.16%     98.65% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::416-431           40      0.15%     98.81% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::432-447           50      0.19%     99.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::448-463           34      0.13%     99.13% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::464-479           27      0.10%     99.24% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::480-495           26      0.10%     99.34% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::496-511           24      0.09%     99.43% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::512-527           21      0.08%     99.51% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::528-543           16      0.06%     99.57% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::544-559           24      0.09%     99.66% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::560-575           13      0.05%     99.71% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::576-591            6      0.02%     99.74% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::592-607           14      0.05%     99.79% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::608-623            7      0.03%     99.82% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::624-639           10      0.04%     99.86% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::640-655           10      0.04%     99.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::656-671            6      0.02%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::672-687            3      0.01%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::688-703            2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::704-719            3      0.01%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::736-751            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::752-767            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::768-783            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::784-799            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::832-847            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::864-879            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::880-895            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::896-911            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::976-991            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total        25947                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples        25947                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    16.745867                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.711652                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     1.094478                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16        17094     65.88%     65.88% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::17          341      1.31%     67.19% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18         6941     26.75%     93.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::19         1272      4.90%     98.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20          221      0.85%     99.70% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::21           51      0.20%     99.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::22           18      0.07%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::23            6      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::25            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total        25947                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ            122944                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys         105942080                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys       27808192                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        875161514.01381958                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        229716647.17841095                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap            121054446750                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                57925.00                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        51200                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker       233664                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst        42496                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data    105491776                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks     27808320                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 422950.630358659779                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 1930240.939299333608                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 351049.023197687638                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 871441663.219815254211                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 229717704.554986834526                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          801                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         3651                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst          664                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data      1650229                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks       434503                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     36398996                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker    171258744                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst     33743619                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data  83059612637                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 6821592750420                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     45441.94                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     46907.35                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     50818.70                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data     50332.17                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks  15699759.84                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        51264                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker       233664                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst        42496                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data    105614592                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total    105942016                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst        42496                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total        42496                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks     27808192                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total     27808192                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          801                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker         3651                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst          664                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data      1650228                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total      1655344                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks       434503                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       434503                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       423479                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker      1930241                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst       351049                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data    872456216                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    875160985                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst       351049                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total       351049                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks    229716647                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    229716647                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks    229716647                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       423479                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker      1930241                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst       351049                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data    872456216                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total   1104877633                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts        1653424                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        434505                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0        51951                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1        51472                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2        52214                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3        50110                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4        52126                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        52551                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6        52149                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        51415                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8        49392                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9        49366                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10        47820                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11        51568                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12        52680                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13        53560                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14        52928                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15        51155                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16        54313                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17        54044                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18        52926                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19        53207                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20        52485                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21        55538                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22        49519                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23        49951                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24        50753                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25        49483                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26        51315                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27        48467                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28        49980                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29        51410                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30        52902                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31        54674                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0        13984                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1        14296                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2        15035                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3        13773                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4        15176                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5        14167                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6        14623                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7        14716                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8        12562                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9        12266                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10        12175                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11        14461                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12        14163                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13        14614                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14        13929                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15        13896                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16        14426                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17        13884                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18        13782                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19        13578                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20        13675                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21        14301                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22        12167                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23        12463                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24        12423                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25        12026                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26        12857                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27        11549                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28        12759                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29        12563                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30        13685                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31        14531                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat       54379321388                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat      5509208768                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat  83301013996                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          32888.91                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     50380.91                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits        289184                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits       144557                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        17.49                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        33.27                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples      1654180                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean    80.780994                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean    74.114837                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev    49.507261                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127      1378488     83.33%     83.33% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       242261     14.65%     97.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        25848      1.56%     99.54% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511         4769      0.29%     99.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639         1416      0.09%     99.92% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767          599      0.04%     99.95% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          281      0.02%     99.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023          168      0.01%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          350      0.02%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total      1654180                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead    105819136                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten     27808320                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        874.145904                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        229.717705                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              5.75                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          4.55                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         1.20                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         20.77                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 1276042058.928005                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 2252677490.431244                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 2255927507.903988                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 528041658.815995                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 10507526229.630888                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 17279376867.446323                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 168248721.580802                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 29027415843.417599                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 544433539.440030                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 1552224.861600                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 63841242142.456795                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   527.376828                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  83992132055                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     75310148                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF   5441450000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF      3393690                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN   2268020837                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT  31545533645                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN  81720717528                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 1303496432.784000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 2301131255.169642                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 2279321722.473585                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 496979968.463991                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 10478464440.998062                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 17459456972.580006                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 171161220.115207                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 28627135379.673634                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 643699417.199999                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 112192918.874400                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 63873039728.332802                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   527.639500                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  83603086368                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE     84790184                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF   5426400000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF    331671060                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   2682052737                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT  31940543796                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN  80589362571                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 181380626750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       484217271                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              9.645002                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.103681                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      127744432                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         8982                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     118007251                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued       179754                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined     39541824                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined     90631598                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         4718                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    483993421                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     0.243820                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     0.728643                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0    422230647     87.24%     87.24% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     26418565      5.46%     92.70% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     20054577      4.14%     96.84% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     10613036      2.19%     99.03% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      3914324      0.81%     99.84% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       592929      0.12%     99.97% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6       167050      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7         2161      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8          132      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    483993421                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       327375     16.73%     16.73% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          293      0.01%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv           94      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     16.75% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead      1609120     82.24%     98.99% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        19753      1.01%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       413055      0.35%      0.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     89462474     75.81%     76.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult         5889      0.00%     76.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv       695259      0.59%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     76.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     24389162     20.67%     97.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      3041412      2.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    118007251                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        0.243707                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy            1956635                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.016581                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    722144312                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    167297433                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    111023753                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    119550831                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts       173809                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled           1323                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles         223850                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     23060078                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      3801383                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads      1755996                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores      1233287                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch        10561      0.05%      0.05% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return       119754      0.58%      0.63% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect       134931      0.65%      1.29% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0      0.00%      1.29% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     18960357     91.92%     93.20% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1402240      6.80%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     20627843                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch        10319      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return        48638      0.56%      0.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect        63815      0.74%      1.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0      0.00%      1.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      7865973     90.88%     92.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       666246      7.70%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      8654991                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          775      0.12%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return          896      0.14%      0.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect         6748      1.07%      1.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%      1.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       570943     90.84%     92.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond        49124      7.82%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total       628486                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          242      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return        71116      0.59%      0.60% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect        71116      0.59%      1.19% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0      0.00%      1.19% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     11094360     92.66%     93.85% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond       735991      6.15%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     11972825                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          242      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          854      0.16%      0.20% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect         4070      0.74%      0.94% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.94% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       509565     92.78%     93.72% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        34474      6.28%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total       549205                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      9732769     47.18%     47.18% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB     10775320     52.24%     99.42% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS       119754      0.58%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     20627843                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch       213927     34.20%     34.20% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return       410617     65.65%     99.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect          896      0.14%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total       625440                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     18962227                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      9265663                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect       628486                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss        17901                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted       308689                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted       319797                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     20627843                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates       307018                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits     19633934                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.951817                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted        18917                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch        10561      0.05%      0.05% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return       119754      0.58%      0.63% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect       134931      0.65%      1.29% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0      0.00%      1.29% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     18960357     91.92%     93.20% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1402240      6.80%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     20627843                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch         1072      0.11%      0.11% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return        82566      8.31%      8.42% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect         8896      0.90%      9.31% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0      0.00%      9.31% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond       896971     90.25%     99.56% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond         4404      0.44%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total       993909                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect         6748      2.20%      2.20% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%      2.20% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       251146     81.80%     84.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond        49124     16.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total       307018                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect         6748      2.20%      2.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       251146     81.80%     84.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond        49124     16.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total       307018                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes       183569                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops       183569                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes       112453                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used        71116                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct        70262                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          854                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      7967912                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect       201500                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect          293                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      2457983                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong       374501                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong        91772                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong          138                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong          261                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit        69428                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit        53351                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1       519923                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       449423                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       458375                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4       152366                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5       155422                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6       726947                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7       625845                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8       649715                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9       591335                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10       809362                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11       578007                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12      2918965                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      1372593                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1       126230                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2        67152                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3       231436                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4       215386                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5       701618                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6       957360                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7       743970                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8       759209                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9       663653                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10      1136960                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11      1660118                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     42949406                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         4264                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       526814                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    477754999                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.184637                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     0.963018                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0    450804368     94.36%     94.36% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1      9553116      2.00%     96.36% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      4102974      0.86%     97.22% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3      4747208      0.99%     98.21% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1041655      0.22%     98.43% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      2005839      0.42%     98.85% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6       811697      0.17%     99.02% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7       360391      0.08%     99.09% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8      4327751      0.91%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    477754999                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          494                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls        71116                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       249361      0.28%      0.28% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     68932355     78.14%     78.43% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult         5408      0.01%     78.43% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv       693973      0.79%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     79.22% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     15788582     17.90%     97.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      2541751      2.88%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total     88211430                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples      4327751                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     50203960                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps     88211430                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     50203960                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP     88211430                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     9.645002                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.103681                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     18330333                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts     87170667                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     15788582                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      2541751                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       249361      0.28%      0.28% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     68932355     78.14%     78.43% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult         5408      0.01%     78.43% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv       693973      0.79%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.22% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     15788582     17.90%     97.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      2541751      2.88%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total     88211430                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     11972825                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     11901467                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl        71116                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     11094360                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl       878465                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall        71116                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn        71116                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     44294033                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles    400702497                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     30429851                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles      8038306                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       528734                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      9640825                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred       101722                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    133276422                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      1324672                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    112344747                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     13893889                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     18877558                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      2977740                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     0.232013                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     71976416                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     42058260                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    134373380                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     82269537                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     21855298                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     58823355                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         4370                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches     10895074                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles    408457626                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      1260812                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles          804                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles       147979                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles        39959                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     24823752                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       263180                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes           15                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    483993421                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     0.305330                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     0.997591                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0    437133540     90.32%     90.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      7461045      1.54%     91.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4947731      1.02%     92.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      7383448      1.53%     94.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     27067657      5.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    483993421                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     85168021                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.175888                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     20627843                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.042600                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     74716647                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       528734                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles    264306045                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles      2789597                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    127753414                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      1607287                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     23060078                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      3801383                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         5922                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents      1281065                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents       541427                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents         2272                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect       358253                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       243869                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       602122                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    111400728                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    111023753                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     76419467                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    119069994                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       0.229285                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.641803                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads       371640                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      7271460                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation         2272                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores      1259627                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads          120                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache           12                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     15788582                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean   153.335177                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev   203.970357                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9      6492364     41.12%     41.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19       252276      1.60%     42.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29      2095399     13.27%     55.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39       162029      1.03%     57.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49       314458      1.99%     59.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59        23368      0.15%     59.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69        17850      0.11%     59.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79        52249      0.33%     59.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89        16272      0.10%     59.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99        16941      0.11%     59.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109        17285      0.11%     59.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119        16628      0.11%     60.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129        18870      0.12%     60.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139        13097      0.08%     60.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149        13761      0.09%     60.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159        13719      0.09%     60.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169        13240      0.08%     60.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179        13067      0.08%     60.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189        13439      0.09%     60.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199        13610      0.09%     60.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209        15141      0.10%     60.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219        13972      0.09%     60.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229        13181      0.08%     61.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239        40530      0.26%     61.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249        18574      0.12%     61.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259       682647      4.32%     65.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269       140980      0.89%     66.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279        38939      0.25%     66.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289        73019      0.46%     67.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299        59677      0.38%     67.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows      5102000     32.31%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         5475                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     15788582                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     24024911                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      3028562                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses      5437313                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses        51433                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     24824123                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses          235                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 158350131338500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       528734                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     47175517                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles    386900669                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles      1969997                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     33301448                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles     14117056                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    132226530                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents       412963                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents      9610553                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents       774036                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents       928386                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    246087690                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    481389144                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    161779472                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.committedMaps    165848532                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     80238876                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         7099                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         7416                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts     24860909                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       604586269                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      268561558                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     50203960                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps     88211430                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.120810                       # Number of seconds simulated (Second)
simTicks                                 120809577000                       # Number of ticks simulated (Tick)
finalTick                                169112897994250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    798.99                       # Real time elapsed on the host (Second)
hostTickRate                                151203429                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3482772                       # Number of bytes of host memory used (Byte)
simInsts                                  73128761965                       # Number of instructions simulated (Count)
simOps                                    73243932457                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 91526834                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   91670979                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker     18021171                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total     18021171                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker     18021171                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total     18021171                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker       483862                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total       483862                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker       483862                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total       483862                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker   2885686750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total   2885686750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker   2885686750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total   2885686750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker     18505033                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total     18505033                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker     18505033                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total     18505033                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.026148                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.026148                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.026148                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.026148                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  5963.863147                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  5963.863147                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  5963.863147                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  5963.863147                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks       483862                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total       483862                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker       483862                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total       483862                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker       483862                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total       483862                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker   2764721250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total   2764721250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker   2764721250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total   2764721250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.026148                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.026148                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.026148                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.026148                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5713.863147                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  5713.863147                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5713.863147                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  5713.863147                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements       483862                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker     18021171                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total     18021171                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker       483862                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total       483862                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker   2885686750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total   2885686750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker     18505033                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total     18505033                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.026148                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.026148                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  5963.863147                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  5963.863147                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker       483862                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total       483862                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker   2764721250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total   2764721250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.026148                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.026148                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5713.863147                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  5713.863147                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse          128                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs     11663537                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs       483862                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    24.105090                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1           27                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2           99                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses    148524126                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses    148524126                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker          955                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total          955                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker          955                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total          955                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker          955                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total          955                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker          955                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total          955                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker          955                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total          955                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker          955                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total          955                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.085938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses         7640                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses         7640                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data      9843396                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total      9843396                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data      9843396                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total      9843396                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data     10996306                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total     10996306                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data     10996306                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total     10996306                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data 746664019998                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 746664019998                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data 746664019998                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 746664019998                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     20839702                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     20839702                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     20839702                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     20839702                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.527661                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.527661                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.527661                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.527661                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 67901.349780                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 67901.349780                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 67901.349780                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 67901.349780                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets         8050                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets           22                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   365.909091                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      1453942                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      1453942                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data      5668026                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      5668026                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data      5668026                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      5668026                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data      5328280                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      5328280                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         7063                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data      5328280                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      5335343                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data          125                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          125                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data 318456257248                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total 318456257248                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    147604735                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data 318456257248                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 318603861983                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data       665250                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total       665250                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.255679                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.255679                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.255679                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.256018                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 59767.177635                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 59767.177635                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 20898.305961                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 59767.177635                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 59715.722491                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data         5322                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total         5322                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      5328581                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         7063                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         7063                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    147604735                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    147604735                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 20898.305961                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 20898.305961                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          240                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          240                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          240                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          240                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       900000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       900000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          240                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          240                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          240                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          240                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data      7421436                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total      7421436                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data     10846111                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total     10846111                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data 740410606500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total 740410606500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     18267547                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     18267547                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.593737                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.593737                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 68265.077363                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 68265.077363                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data      5667760                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total      5667760                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data      5178351                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      5178351                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data 312251656500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total 312251656500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data       665250                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total       665250                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.283473                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.283473                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 60299.438277                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 60299.438277                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       221750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total       221750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      2421960                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      2421960                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data       150195                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total       150195                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data   6253413498                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   6253413498                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      2572155                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      2572155                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.058393                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.058393                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 41635.297433                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 41635.297433                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data          266                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total          266                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data       149929                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       149929                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data          122                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          122                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data   6204600748                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   6204600748                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.058289                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.058289                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 41383.593221                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 41383.593221                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      5328280                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued         9848                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused         4732                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         2304                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            2                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.233956                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.000432                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         2599                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR          186                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate         2785                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified        10301                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit          427                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage        22251                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     15179370                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      5328581                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs     2.848670                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     0.625766                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   511.374234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.001222                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.998778                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0          276                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          235                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    172050037                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    172050037                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     25000661                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     25000661                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     25000661                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     25000661                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst         2495                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total         2495                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst         2495                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total         2495                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst    220980000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total    220980000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst    220980000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total    220980000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     25003156                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     25003156                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     25003156                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     25003156                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000100                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000100                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000100                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000100                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst 88569.138277                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 88569.138277                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst 88569.138277                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 88569.138277                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          578                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          578                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          578                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          578                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst         1917                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total         1917                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst         1917                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total         1917                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst    182506000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total    182506000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst    182506000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total    182506000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000077                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000077                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000077                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000077                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst 95203.964528                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 95203.964528                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst 95203.964528                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 95203.964528                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements         1880                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     25000661                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     25000661                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst         2495                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total         2495                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst    220980000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total    220980000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     25003156                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     25003156                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000100                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000100                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst 88569.138277                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 88569.138277                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          578                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          578                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst         1917                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1917                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst    182506000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    182506000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000077                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000077                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst 95203.964528                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 95203.964528                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   321.762456                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs      4055644                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs         1880                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  2157.257447                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst   321.762456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst     0.628442                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.628442                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          346                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          310                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024     0.675781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    200027165                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    200027165                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadResp      5671189                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq          122                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp          122                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      2295300                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean       483862                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      9536304                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq         6773                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp         6773                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq       143174                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp       143174                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      5671184                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         5714                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     15999537                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port      1451586                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     17456837                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       122688                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port    434081957                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     61934336                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    496138981                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          6501143                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic     53846912                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples     12322399                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.021280                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.144702                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0     12060871     97.88%     97.88% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1       260839      2.12%     99.99% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2          689      0.01%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total     12322399                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   3393554809                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy       958998                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   2666850149                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy    242131196                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     11635454                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      5821133                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests        10051                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops       251477                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops       250788                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops          689                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         5524                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker       475603                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data      1952189                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total      2433319                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         5524                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker       475603                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst            3                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data      1952189                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total      2433319                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1539                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker         8259                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst         1914                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data      3369327                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total      3381039                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1539                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker         8259                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst         1914                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data      3369327                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total      3381039                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    122552574                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker    718122000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst    180091750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data 304314406500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total 305335172824                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    122552574                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker    718122000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst    180091750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data 304314406500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total 305335172824                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         7063                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker       483862                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst         1917                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data      5321516                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total      5814358                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         7063                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker       483862                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst         1917                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data      5321516                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total      5814358                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.217896                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.017069                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.998435                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.633152                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.581498                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.217896                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.017069                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.998435                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.633152                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.581498                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 79631.302144                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 86950.236106                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 94091.823406                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 90319.047840                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 90308.089562                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 79631.302144                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 86950.236106                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 94091.823406                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 90319.047840                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 90308.089562                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks       841358                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total       841358                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1539                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker         8259                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst         1914                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data      3369327                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total      3381039                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1539                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker         8259                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst         1914                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data      3369327                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total      3381039                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data          125                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total          125                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    122167824                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    716057250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst    179613250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data 303472074250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total 304489912574                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    122167824                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    716057250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst    179613250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data 303472074250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total 304489912574                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.switch.core.data       660000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total       660000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.217896                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.017069                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.998435                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.633152                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.581498                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.217896                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.017069                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.998435                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.633152                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.581498                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 79381.302144                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 86700.236106                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 93841.823406                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 90069.047691                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 90058.089414                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 79381.302144                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 86700.236106                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 93841.823406                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 90069.047691                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 90058.089414                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.switch.core.data         5280                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total         5280                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements      3385756                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks         1733                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total         1733                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data        77026                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total        77026                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data        66148                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total        66148                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data   5700164250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   5700164250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data       143174                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total       143174                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.462011                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.462011                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 86172.888825                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 86172.888825                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data        66148                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total        66148                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data   5683627250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   5683627250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.462011                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.462011                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 85922.888825                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 85922.888825                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.switch.core.data            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.switch.core.data       660000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total       660000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       220000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total       220000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         5524                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker       475603                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data      1875163                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total      2356293                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1539                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         8259                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst         1914                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data      3303179                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total      3314891                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    122552574                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    718122000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst    180091750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data 298614242250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total 299635008574                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         7063                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker       483862                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst         1917                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data      5178342                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total      5671184                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.217896                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.017069                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.998435                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.637884                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.584515                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 79631.302144                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 86950.236106                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 94091.823406                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 90402.076984                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 90390.606682                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1539                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         8259                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst         1914                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data      3303179                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total      3314891                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    122167824                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    716057250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst    179613250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data 297788447000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total 298806285324                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.217896                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.017069                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.998435                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.637884                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.584515                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 79381.302144                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 86700.236106                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 93841.823406                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 90152.076833                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 90140.606531                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.switch.core.data         6773                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total         6773                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.switch.core.data         6773                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total         6773                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data          122                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total          122                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks       473811                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total       473811                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks       473811                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total       473811                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks      1453942                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total      1453942                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks      1453942                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total      1453942                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse        16384                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs     11604146                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs      3385756                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     3.427343                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks    98.249402                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     9.630539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    97.729364                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst     8.224980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data 16170.165715                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.005997                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000588                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.005965                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.000502                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.986949                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022            4                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024        16380                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::3            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0          262                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1         2503                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2        12150                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3         1447                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::4           18                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.000244                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.999756                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses    189392204                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses    189392204                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadResp      3314896                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq          122                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp          122                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty      1651194                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict      5864713                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq        66148                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp        66148                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq      3314891                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port     10142643                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port    270234021                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops          4135594                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic     51829504                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples      7516758                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.414460                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.492629                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0      4401366     58.55%     58.55% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1      3115392     41.45%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total      7516758                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy   1900739673                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy   1690552500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests      6761352                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests      3381142                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops      3115392                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops      3115392                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher            7                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.mmu.dtb.walker           13                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.data        36703                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total        36725                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher            7                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.mmu.dtb.walker           13                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst            2                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.data        36703                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total        36725                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1532                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker         8246                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst         1912                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data      3332624                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total      3344314                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1532                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker         8246                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst         1912                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data      3332624                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total      3344314                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    115756423                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker    682696250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst    171933750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data 289570958500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total 290541344923                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    115756423                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker    682696250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst    171933750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data 289570958500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total 290541344923                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         1539                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker         8259                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst         1914                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data      3369327                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total      3381039                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         1539                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker         8259                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst         1914                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data      3369327                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total      3381039                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995452                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker     0.998426                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.998955                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data     0.989107                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.989138                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995452                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker     0.998426                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.998955                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data     0.989107                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.989138                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 75559.022846                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 82791.201795                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 89923.509414                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 86889.777695                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 86876.215847                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 75559.022846                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 82791.201795                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 89923.509414                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 86889.777695                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 86876.215847                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks       809836                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total       809836                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1532                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker         8246                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst         1912                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data      3332624                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total      3344314                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1532                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker         8246                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst         1912                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data      3332624                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total      3344314                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data          125                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total          125                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    115373423                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    680634750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst    171455750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data 288737802000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total 289705265923                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    115373423                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    680634750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst    171455750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data 288737802000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total 289705265923                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::processor.switch.core.data       646500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::total       646500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995452                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.998426                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.998955                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data     0.989107                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.989138                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995452                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.998426                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.998955                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data     0.989107                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.989138                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 75309.022846                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 82541.201795                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 89673.509414                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 86639.777545                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 86626.215697                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 75309.022846                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 82541.201795                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 89673.509414                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 86639.777545                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 86626.215697                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::processor.switch.core.data         5172                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::total         5172                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements      4135594                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks      2323002                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total      2323002                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.switch.core.data          869                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total          869                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data        65279                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total        65279                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data   5409032500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   5409032500                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data        66148                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total        66148                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data     0.986863                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.986863                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 82860.223043                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 82860.223043                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data        65279                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total        65279                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data   5392712750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   5392712750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data     0.986863                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.986863                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 82610.223043                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 82610.223043                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::processor.switch.core.data            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::processor.switch.core.data       646500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::total       646500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       215500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::total       215500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher            7                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker           13                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.data        35834                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total        35856                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1532                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         8246                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst         1912                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data      3267345                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total      3279035                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    115756423                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    682696250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst    171933750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data 284161926000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total 285132312423                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         1539                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker         8259                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst         1914                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data      3303179                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total      3314891                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.995452                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.998426                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.998955                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data     0.989152                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.989183                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 75559.022846                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 82791.201795                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 89923.509414                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 86970.285048                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 86956.166196                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1532                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         8246                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst         1912                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data      3267345                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total      3279035                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    115373423                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    680634750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst    171455750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data 283345089250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total 284312553173                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.995452                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.998426                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.998955                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.989152                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.989183                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 75309.022846                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 82541.201795                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 89673.509414                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 86720.284895                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 86706.166044                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data          122                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total          122                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks       841358                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total       841358                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks       841358                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total       841358                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse         8192                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs      4438295                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs      4135594                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     1.073194                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks  1540.252475                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     2.589841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    13.189331                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst     3.095501                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data  6632.872852                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.011751                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000020                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000101                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.000024                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.050605                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0          283                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1         2319                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2         5546                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3           44                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses    112317226                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses    112317226                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp      3279040                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq          122                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp          122                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       809836                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      2533368                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        65279                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        65279                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      3279033                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      5033610                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      4998222                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          240                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total     10032082                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total     10032082                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port    133258880                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port    132606848                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          480                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total    265866213                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    265866213                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      3344437                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      3344437    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      3344437                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy         1750                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy    940831633                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy    935303816                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        60000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy   2089658076                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      6687516                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      3344034                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                      3                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                     3                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                     2                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                    2                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                        10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                          5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer10.occupancy                 1750                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer10.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                 2000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_writebacks::samples    404168.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       771.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.dtb.walker::samples      4712.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples      1245.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples   1669214.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.000990898814                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds        24137                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds        24137                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState       3395883                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       380096                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs               1677998                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               404168                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts             1677998                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             404168                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ             2056                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.73                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                57.23                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6         1677998                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         404168                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0            880075                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1            435475                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2            167133                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3            101191                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4             62338                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5             28732                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6               939                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                54                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47             7801                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48             8357                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49            20419                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50            23495                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51            24137                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52            24305                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53            24387                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54            24460                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55            24485                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56            24644                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57            24838                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58            24890                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59            24799                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60            24806                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61            24827                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62            24407                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63            24331                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64            24318                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65              367                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               76                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67               15                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples        24137                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    69.435017                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    53.011974                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev    85.899273                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-31         2130      8.82%      8.82% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::32-63        17360     71.92%     80.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::64-95         2109      8.74%     89.49% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::96-127          537      2.22%     91.71% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::128-159          289      1.20%     92.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::160-191          270      1.12%     94.03% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::192-223          203      0.84%     94.87% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::224-255          177      0.73%     95.60% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::256-287          169      0.70%     96.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::288-319          174      0.72%     97.02% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::320-351          121      0.50%     97.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::352-383           95      0.39%     97.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::384-415           87      0.36%     98.28% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::416-447           81      0.34%     98.61% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::448-479           68      0.28%     98.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::480-511           53      0.22%     99.11% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::512-543           42      0.17%     99.29% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::544-575           30      0.12%     99.41% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::576-607           27      0.11%     99.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::608-639           25      0.10%     99.63% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::640-671           22      0.09%     99.72% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::672-703           13      0.05%     99.77% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::704-735           14      0.06%     99.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::736-767            7      0.03%     99.86% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::768-799            6      0.02%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::800-831            5      0.02%     99.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::832-863            4      0.02%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::864-895            7      0.03%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::896-927            6      0.02%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::928-959            3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::960-991            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1024-1055            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1216-1247            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total        24137                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples        24137                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    16.744542                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.711114                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     1.080127                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16        15820     65.54%     65.54% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::17          375      1.55%     67.10% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18         6549     27.13%     94.23% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::19         1151      4.77%     99.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20          182      0.75%     99.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::21           47      0.19%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::22           10      0.04%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::23            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total        24137                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ            131584                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys         107391872                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys       25866752                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        888935088.31671512                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        214111766.98350662                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap            120809558000                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                58021.10                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        49344                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.dtb.walker       301568                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst        79680                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data    106829696                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks     25866432                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 408444.439798013715                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.dtb.walker 2496225.940762958024                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 659550.359985119430                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 884281682.403374314308                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 214109118.186880171299                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          774                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         4712                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst         1245                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data      1671267                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks       404168                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     32458713                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker    235876708                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst     68863628                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data  87830566002                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 6803594805828                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     41936.32                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     50058.72                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     55312.15                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data     52553.28                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks  16833581.10                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        49536                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.dtb.walker       301568                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst        79680                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data    106961152                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total    107391936                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst        79680                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total        79680                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks     25866752                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total     25866752                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          774                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.dtb.walker         4712                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst         1245                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data      1671268                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total      1677999                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks       404168                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       404168                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       410034                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.dtb.walker      2496226                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst       659550                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data    885369808                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    888935618                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst       659550                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       659550                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks    214111767                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    214111767                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks    214111767                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       410034                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.dtb.walker      2496226                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst       659550                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data    885369808                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total   1103047385                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts        1675942                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        404163                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        54999                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1        54748                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2        53634                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3        50244                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4        50866                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        51503                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6        51535                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        52269                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8        49308                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9        50184                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10        47714                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11        53033                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12        53065                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13        54063                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14        51793                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15        52102                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16        53868                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17        53199                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18        52787                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19        53425                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20        54164                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21        55210                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22        50699                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23        51273                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24        50768                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25        49913                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26        51487                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27        49104                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28        53135                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29        55087                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30        54563                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31        56200                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0        13254                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1        13556                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2        13758                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3        12127                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4        13082                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5        12294                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6        12547                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7        12991                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8        11482                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9        11123                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10        11180                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11        13100                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12        13214                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13        13407                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14        12858                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15        12877                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16        13222                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17        13029                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18        12830                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19        12784                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20        12841                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21        13362                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22        11485                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23        11849                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24        11955                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25        11884                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26        12312                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27        11294                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28        12257                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29        12515                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30        13468                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31        14226                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat       58852187587                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat      5584238744                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat  88167765051                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          35115.89                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     52607.89                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits        280620                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits       145024                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        16.74                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        35.88                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples      1654466                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean    80.464798                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean    73.876516                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev    48.685378                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127      1387007     83.83%     83.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       232809     14.07%     97.91% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        26880      1.62%     99.53% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511         5120      0.31%     99.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639         1559      0.09%     99.93% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767          517      0.03%     99.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          241      0.01%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023          105      0.01%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          228      0.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total      1654466                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead    107260288                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten     25866432                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        887.845903                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        214.109118                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              5.74                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          4.62                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         1.11                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         20.46                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 1278398276.064004                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 2256837119.913632                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 2279667328.175979                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 478534509.599996                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 10486574707.593269                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 17065724060.767170                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 166435751.059203                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 29175186807.379089                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 495797601.600037                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 1900325.565600                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 63685056487.718597                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   527.152384                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  84205633947                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     70608928                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF   5430600000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF      4602640                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN   2065823805                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT  31102576875                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN  82135380690                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 1301676640.991996                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 2297918622.736857                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 2317541324.515201                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 474908640.527991                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 10486574707.593269                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 17349177162.156013                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 165674999.481604                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 29137064238.508835                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 379141882.560010                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 63909678219.072105                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   529.011688                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  83608576994                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE     67420870                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF   5430600000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   1579760006                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT  31703027866                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN  82028826676                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples    405668.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       757.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples      3534.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples       667.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples   1659338.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.001153458818                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds        24190                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds        24190                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState       3379304                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       381559                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs               1666314                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               405668                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts             1666314                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             405668                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ             2018                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.72                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                57.21                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6         1666314                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         405668                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0            878064                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1            426932                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2            165619                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3            101165                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4             62659                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5             28910                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6               893                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                48                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 6                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47             8045                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48             8589                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49            20394                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50            23398                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51            24107                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52            24374                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53            24482                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54            24544                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55            24590                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56            24711                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57            24909                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58            24959                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59            24943                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60            24858                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61            24909                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62            24529                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63            24395                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64            24363                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65              410                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66              105                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67               33                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68               13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                5                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples        24190                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    68.803307                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    52.648478                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev    84.676833                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-31         2219      9.17%      9.17% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::32-63        17390     71.89%     81.06% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::64-95         2031      8.40%     89.46% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::96-127          502      2.08%     91.53% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::128-159          327      1.35%     92.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::160-191          259      1.07%     93.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::192-223          243      1.00%     94.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::224-255          192      0.79%     95.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::256-287          175      0.72%     96.48% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::288-319          153      0.63%     97.11% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::320-351          143      0.59%     97.70% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::352-383          102      0.42%     98.12% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::384-415           89      0.37%     98.49% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::416-447           73      0.30%     98.79% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::448-479           50      0.21%     99.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::480-511           38      0.16%     99.16% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::512-543           31      0.13%     99.28% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::544-575           33      0.14%     99.42% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::576-607           26      0.11%     99.53% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::608-639           24      0.10%     99.63% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::640-671           22      0.09%     99.72% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::672-703           11      0.05%     99.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::704-735           12      0.05%     99.81% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::736-767           10      0.04%     99.86% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::768-799            7      0.03%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::800-831            8      0.03%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::832-863            4      0.02%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::864-895            2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::896-927            3      0.01%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::928-959            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::960-991            4      0.02%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::992-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1024-1055            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1120-1151            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1216-1247            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total        24190                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples        24190                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    16.770029                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.735378                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     1.101521                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16        15640     64.65%     64.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::17          329      1.36%     66.01% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18         6759     27.94%     93.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::19         1195      4.94%     98.90% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20          190      0.79%     99.68% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::21           47      0.19%     99.88% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::22           16      0.07%     99.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::23           10      0.04%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24            3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::26            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total        24190                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ            129152                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys         106644096                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys       25962752                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        882745380.36003554                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        214906405.97144049                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap            120809594750                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                58306.30                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        48448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker       226176                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst        42688                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data    106197632                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks     25962688                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 401027.809243964148                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 1872169.455572218401                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 353349.469967931451                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 879049779.306817650795                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 214905876.212115198374                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          758                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         3534                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst          667                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data      1661355                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks       405668                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     30652976                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker    163471774                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst     37330514                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data  87179830267                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 6797822251904                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     40439.28                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     46256.87                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     55967.79                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data     52475.14                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks  16757107.42                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        48512                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker       226176                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst        42688                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data    106326720                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total    106644096                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst        42688                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total        42688                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks     25962752                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total     25962752                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          758                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker         3534                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst          667                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data      1661355                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total      1666314                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks       405668                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       405668                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       401558                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker      1872169                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst       353349                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data    880118304                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    882745380                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst       353349                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total       353349                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks    214906406                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    214906406                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks    214906406                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       401558                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker      1872169                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst       353349                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data    880118304                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total   1097651786                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts        1664296                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        405667                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0        54019                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1        53179                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2        52648                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3        49537                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4        50849                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        52457                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6        50184                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        51275                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8        50151                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9        49383                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10        48317                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11        51979                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12        51821                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13        54065                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14        52303                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15        51465                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16        54026                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17        53021                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18        52852                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19        53789                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20        52742                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21        55672                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22        50434                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23        50133                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24        50436                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25        49993                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26        51836                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27        49215                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28        52653                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29        53306                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30        54244                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31        56312                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0        13529                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1        13426                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2        13834                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3        12097                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4        12918                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5        12468                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6        12829                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7        13024                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8        11390                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9        11242                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10        11051                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11        13115                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12        13047                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13        13482                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14        12982                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15        12873                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16        13392                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17        13025                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18        12903                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19        12756                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20        12897                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21        13436                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22        11661                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23        11864                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24        11923                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25        11896                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26        12316                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27        11477                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28        12566                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29        12473                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30        13563                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31        14212                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat       58299419899                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat      5545434272                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat  87411285531                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          35029.48                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     52521.48                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits        284935                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits       145400                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        17.12                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        35.84                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples      1639630                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean    80.796999                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean    74.027211                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev    49.705691                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127      1372421     83.70%     83.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       231299     14.11%     97.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        27754      1.69%     99.50% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511         5431      0.33%     99.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639         1479      0.09%     99.92% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767          586      0.04%     99.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          275      0.02%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023          131      0.01%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          254      0.02%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total      1639630                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead    106514944                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten     25962688                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        881.676326                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        214.905876                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              5.71                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          4.59                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         1.12                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         20.79                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 1261058014.943999                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 2226244159.994440                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 2259188818.857581                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 479612598.191996                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 10486574707.593269                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 16990370588.217636                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 166030361.280004                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 29262949136.400135                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 474681451.440047                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 4056960.566400                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 63610887209.301369                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   526.538448                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  84365440015                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     70411502                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF   5430600000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF      5844020                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN   1977835559                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT  30943163231                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN  82381862876                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 1295775962.208005                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 2287504408.089655                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 2305878503.510413                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 477378572.159990                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 10486574707.593269                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 17305789908.002453                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 166046402.860802                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 29199675152.121529                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 358346404.079993                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 63882970020.626564                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   528.790611                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  83697907918                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE     68281498                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF   5430600000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   1493078359                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT  31612791174                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN  82204866067                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       483238308                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              9.547103                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.104744                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      127847288                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         8915                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     119275407                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued       184037                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined     39125189                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined     84515786                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         4694                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    482964157                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     0.246965                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     0.732481                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0    420608243     87.09%     87.09% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     26667365      5.52%     92.61% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     19964701      4.13%     96.74% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     11057136      2.29%     99.03% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      3979050      0.82%     99.86% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       536871      0.11%     99.97% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6       148952      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7         1747      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8           92      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    482964157                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       315109     16.19%     16.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          321      0.02%     16.20% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv           55      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     16.21% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead      1610335     82.73%     98.93% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        20786      1.07%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       294882      0.25%      0.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     90632985     75.99%     76.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult         6209      0.01%     76.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv       720506      0.60%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     76.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     24502863     20.54%     97.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      3117962      2.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    119275407                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        0.246825                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy            1946606                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.016320                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    723645616                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    166983603                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    112205512                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    120927131                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts       175381                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled           1538                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles         274151                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     22857934                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      3725533                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads      1885880                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores      1316260                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch        10316      0.05%      0.05% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return       127059      0.62%      0.67% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect       139017      0.68%      1.36% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0      0.00%      1.36% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     18675631     91.59%     92.94% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1439376      7.06%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     20391399                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch        10076      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return        53025      0.63%      0.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect        64983      0.77%      1.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0      0.00%      1.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      7596316     90.40%     91.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       678636      8.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      8403036                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          746      0.12%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return          898      0.15%      0.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect         6681      1.09%      1.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%      1.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       550759     90.07%     91.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond        52372      8.57%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total       611456                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          240      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return        74034      0.62%      0.62% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect        74034      0.62%      1.24% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0      0.00%      1.24% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     11079287     92.42%     93.65% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond       760736      6.35%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     11988331                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          240      0.04%      0.04% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          846      0.16%      0.20% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect         4050      0.76%      0.96% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.96% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       490921     91.96%     92.92% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        37772      7.08%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total       533829                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      9829448     48.20%     48.20% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB     10434892     51.17%     99.38% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS       127059      0.62%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     20391399                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch       207855     34.16%     34.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return       399720     65.69%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect          898      0.15%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total       608473                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     18677418                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      8884843                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect       611456                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss        17968                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted       309192                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted       302264                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     20391399                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates       307548                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits     18550516                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.909723                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted        18735                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch        10316      0.05%      0.05% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return       127059      0.62%      0.67% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect       139017      0.68%      1.36% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0      0.00%      1.36% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     18675631     91.59%     92.94% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1439376      7.06%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     20391399                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch          947      0.05%      0.05% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return        85417      4.64%      4.69% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect         8698      0.47%      5.16% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0      0.00%      5.16% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond      1741292     94.59%     99.75% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond         4529      0.25%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total      1840883                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect         6681      2.17%      2.17% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%      2.17% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       248495     80.80%     82.97% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond        52372     17.03%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total       307548                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect         6681      2.17%      2.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       248495     80.80%     82.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond        52372     17.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total       307548                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes       192042                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops       192042                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes       118008                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used        74034                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct        73188                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          846                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      8509278                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect       180290                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect          144                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      1947080                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong       364041                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong        78272                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           74                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong          108                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit        57182                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit        45495                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1       883820                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       463881                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       433607                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4       140776                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5       145358                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6       676887                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7       475579                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8       699338                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9       721037                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10       881175                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11       559383                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12      3051040                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      1711215                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1       117041                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2        73612                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3       211352                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4       282831                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5       584389                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6       858862                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7       687581                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8       812283                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9       759812                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10      1206035                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11      1826868                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     42268310                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         4221                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       503198                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    476818817                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.186089                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     0.965818                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0    449755302     94.32%     94.32% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1      9355637      1.96%     96.29% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      4364373      0.92%     97.20% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3      4750264      1.00%     98.20% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1123813      0.24%     98.43% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      2001669      0.42%     98.85% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6       757787      0.16%     99.01% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7       334403      0.07%     99.08% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8      4375569      0.92%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    476818817                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          490                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls        74034                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       214069      0.24%      0.24% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     69557969     78.39%     78.63% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult         5579      0.01%     78.64% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv       719621      0.81%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     79.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     15661112     17.65%     97.10% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      2572517      2.90%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total     88730867                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples      4375569                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     50616224                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps     88730867                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     50616224                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP     88730867                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     9.547103                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.104744                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     18233629                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts     87675431                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     15661112                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      2572517                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       214069      0.24%      0.24% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     69557969     78.39%     78.63% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult         5579      0.01%     78.64% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv       719621      0.81%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     15661112     17.65%     97.10% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      2572517      2.90%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total     88730867                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     11988331                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     11914057                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl        74034                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     11079287                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl       909044                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall        74034                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn        74034                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     44763447                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles    399211861                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     30749467                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles      7734254                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       505128                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      9359833                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred       108294                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    132996640                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      1250964                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    113610235                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     14025082                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     19001448                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      3047060                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     0.235102                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     72513476                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     42988432                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    136766499                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     83292138                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     22048508                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     59018964                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         4326                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches     10561951                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles    406872519                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      1226772                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles          804                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles       138948                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles        42039                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     25003156                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       252781                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes           19                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    482964157                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     0.305061                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     0.997839                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0    436303942     90.34%     90.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      7484699      1.55%     91.89% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4751851      0.98%     92.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      7349470      1.52%     94.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     27074195      5.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    482964157                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     85193009                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.176296                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     20391399                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.042197                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     75296461                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       505128                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles    249878268                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles      2761514                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    127856203                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      1448364                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     22857934                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      3725533                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         5844                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents      1196535                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents       626076                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents         2321                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect       340113                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       235651                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       575764                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    112596719                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    112205512                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     76927005                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    118751409                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       0.232195                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.647799                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads       392913                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      7196791                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation         2321                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores      1153011                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads          118                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache           22                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     15661112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean   156.851185                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev   215.241958                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9      6729878     42.97%     42.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19       145287      0.93%     43.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29      1935432     12.36%     56.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39       126685      0.81%     57.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49       271420      1.73%     58.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59        21658      0.14%     58.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69        16252      0.10%     59.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79        46553      0.30%     59.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89        18461      0.12%     59.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99        19300      0.12%     59.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109        20385      0.13%     59.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119        18660      0.12%     59.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129        20556      0.13%     59.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139        14387      0.09%     60.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149        14908      0.10%     60.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159        15316      0.10%     60.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169        15200      0.10%     60.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179        14859      0.09%     60.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189        15684      0.10%     60.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199        15182      0.10%     60.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209        16603      0.11%     60.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219        15306      0.10%     60.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229        14747      0.09%     60.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239        41221      0.26%     61.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249        20175      0.13%     61.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259       671174      4.29%     65.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269       137540      0.88%     66.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279        37355      0.24%     66.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289        70082      0.45%     67.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299        57546      0.37%     67.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows      5083300     32.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         3214                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     15661112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     24122399                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      3103525                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses      5432937                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses        56924                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     25003534                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses          239                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 10762766655750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       505128                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     47517896                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles    385672285                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles      2042743                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     33515570                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles     13710535                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    131979961                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents       450527                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents      9106355                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents       858448                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents      1006155                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    246350339                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    479495807                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    161661861                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.committedMaps    167348336                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     79001784                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         7005                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         7321                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts     23914927                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       603440625                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      268145358                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     50616224                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps     88730867                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.117074                       # Number of seconds simulated (Second)
simTicks                                 117073523750                       # Number of ticks simulated (Tick)
finalTick                                179624181327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    800.11                       # Real time elapsed on the host (Second)
hostTickRate                                146321925                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3491988                       # Number of bytes of host memory used (Byte)
simInsts                                  83204486861                       # Number of instructions simulated (Count)
simOps                                    83371952477                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                103991396                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  104200699                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker     20281679                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total     20281679                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker     20281679                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total     20281679                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker       647919                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total       647919                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker       647919                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total       647919                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker   3624965000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total   3624965000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker   3624965000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total   3624965000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker     20929598                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total     20929598                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker     20929598                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total     20929598                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.030957                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.030957                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.030957                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.030957                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  5594.781138                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  5594.781138                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  5594.781138                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  5594.781138                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks       647919                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total       647919                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker       647919                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total       647919                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker       647919                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total       647919                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker   3462985250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total   3462985250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker   3462985250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total   3462985250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.030957                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.030957                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.030957                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.030957                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5344.781138                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  5344.781138                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5344.781138                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  5344.781138                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements       647919                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker     20281679                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total     20281679                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker       647919                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total       647919                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker   3624965000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total   3624965000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker     20929598                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total     20929598                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.030957                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.030957                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  5594.781138                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  5594.781138                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker       647919                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total       647919                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker   3462985250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total   3462985250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.030957                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.030957                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5344.781138                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  5344.781138                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse          128                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs     14265560                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs       647919                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    22.017505                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2           60                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           37                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses    168084703                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses    168084703                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker          912                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total          912                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker          912                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total          912                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker          912                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total          912                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker          912                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total          912                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker          912                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total          912                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker          912                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total          912                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.085938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses         7296                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses         7296                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data      8122607                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total      8122607                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data      8122607                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total      8122607                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data     12164471                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total     12164471                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data     12164471                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total     12164471                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data 844432833250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 844432833250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data 844432833250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 844432833250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     20287078                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     20287078                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     20287078                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     20287078                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.599617                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.599617                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.599617                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.599617                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 69417.965915                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 69417.965915                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 69417.965915                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 69417.965915                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets        12030                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets           59                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   203.898305                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      1224327                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      1224327                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data      6401018                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      6401018                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data      6401018                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      6401018                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data      5763453                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      5763453                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         5407                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data      5763453                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      5768860                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data          117                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total          117                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data 344324025750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total 344324025750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    138051787                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data 344324025750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 344462077537                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.284095                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.284095                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.284095                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.284361                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 59742.662211                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 59742.662211                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 25532.048641                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 59742.662211                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 59710.597507                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      5763529                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         5407                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         5407                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    138051787                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    138051787                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 25532.048641                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 25532.048641                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          234                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          234                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          234                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          234                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       877500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       877500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          234                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          234                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          234                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          234                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data      6279701                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total      6279701                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data     12065592                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total     12065592                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data 839340464750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total 839340464750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     18345293                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     18345293                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.657694                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.657694                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 69564.797546                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 69564.797546                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data      6400792                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total      6400792                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data      5664800                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      5664800                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data 339266417250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total 339266417250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.308788                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.308788                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 59890.272781                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 59890.272781                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      1842906                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      1842906                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data        98879                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total        98879                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data   5092368500                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   5092368500                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      1941785                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      1941785                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.050922                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.050922                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 51501.011337                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 51501.011337                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data          226                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total          226                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data        98653                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total        98653                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data          117                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total          117                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data   5057608500                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   5057608500                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.050805                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.050805                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 51266.646731                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 51266.646731                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      5763453                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued         6848                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused         3878                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         1482                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            3                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.216414                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.000257                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         1200                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR          241                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate         1441                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified         8805                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit         1488                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand           46                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage         1395                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     13891680                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      5763529                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs     2.410273                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     0.441107                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   511.558893                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000862                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.999138                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0          279                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          230                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    168063897                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    168063897                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     23408935                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     23408935                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     23408935                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     23408935                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst         2145                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total         2145                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst         2145                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total         2145                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst    186264750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total    186264750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst    186264750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total    186264750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     23411080                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     23411080                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     23411080                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     23411080                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000092                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000092                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000092                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000092                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst 86836.713287                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 86836.713287                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst 86836.713287                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 86836.713287                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          502                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          502                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          502                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          502                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst         1643                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total         1643                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst         1643                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total         1643                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst    154978250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total    154978250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst    154978250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total    154978250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000070                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000070                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000070                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000070                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst 94326.384662                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 94326.384662                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst 94326.384662                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 94326.384662                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements         1643                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     23408935                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     23408935                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst         2145                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total         2145                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst    186264750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total    186264750                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     23411080                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     23411080                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000092                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000092                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst 86836.713287                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 86836.713287                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          502                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          502                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst         1643                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1643                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst    154978250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total    154978250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst 94326.384662                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 94326.384662                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse          492                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs      7747355                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs         1643                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs  4715.371272                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst          492                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst     0.960938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.960938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          492                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          463                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024     0.960938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    187290283                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    187290283                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp      6319755                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq          117                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp          117                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      1968394                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean       647919                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict     10816070                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq         5333                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp         5333                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq        93336                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp        93336                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      6319755                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         4929                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     17301487                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port      1943757                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     19250173                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       105152                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port    447223252                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     82933632                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    530262036                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          7019292                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic     47620288                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples     13437833                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.018577                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.135354                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0     13188799     98.15%     98.15% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1       248436      1.85%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2          598      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total     13437833                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   3676110657                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy       821998                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   2884408852                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy    324273987                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     12831515                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      6418444                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests        12877                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops       236156                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops       235558                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops          598                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         3938                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker       639586                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data      2106846                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total      2750375                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         3938                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker       639586                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data      2106846                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total      2750375                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1469                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker         8333                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst         1638                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data      3651276                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total      3662716                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1469                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker         8333                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst         1638                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data      3651276                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total      3662716                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    120020674                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker    723053750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst    152902000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data 329058881000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total 330054857424                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    120020674                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker    723053750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst    152902000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data 329058881000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total 330054857424                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         5407                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker       647919                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst         1643                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data      5758122                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total      6413091                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         5407                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker       647919                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst         1643                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data      5758122                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total      6413091                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.271685                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.012861                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.996957                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.634109                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.571131                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.271685                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.012861                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.996957                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.634109                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.571131                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 81702.296801                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 86769.920797                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 93346.764347                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 90121.612554                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 90112.052756                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 81702.296801                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 86769.920797                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 93346.764347                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 90121.612554                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 90112.052756                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks       744067                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total       744067                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1469                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker         8333                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst         1638                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data      3651276                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total      3662716                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1469                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker         8333                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst         1638                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data      3651276                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total      3662716                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data          117                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total          117                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    119653424                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    720970500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst    152492500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data 328146062000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total 329139178424                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    119653424                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    720970500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst    152492500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data 328146062000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total 329139178424                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.271685                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.012861                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.996957                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.634109                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.571131                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.271685                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.012861                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.996957                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.634109                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.571131                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 81452.296801                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 86519.920797                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 93096.764347                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 89871.612554                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 89862.052756                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 81452.296801                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 86519.920797                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 93096.764347                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 89871.612554                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 89862.052756                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements      3666853                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks         1511                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total         1511                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data        37529                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total        37529                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data        55807                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total        55807                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data   4772238000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   4772238000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data        93336                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total        93336                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.597915                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.597915                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 85513.251026                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 85513.251026                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data        55807                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total        55807                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data   4758286250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   4758286250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.597915                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.597915                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 85263.251026                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 85263.251026                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         3938                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker       639586                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data      2069317                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total      2712846                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1469                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         8333                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst         1638                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data      3595469                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total      3606909                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    120020674                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    723053750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst    152902000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data 324286643000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total 325282619424                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         5407                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker       647919                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst         1643                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data      5664786                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total      6319755                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.271685                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.012861                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.996957                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.634705                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.570736                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 81702.296801                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 86769.920797                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 93346.764347                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 90193.141145                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 90183.206569                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1469                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         8333                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst         1638                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data      3595469                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total      3606909                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    119653424                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    720970500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst    152492500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data 323387775750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total 324380892174                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.271685                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.012861                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.996957                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.634705                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.570736                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 81452.296801                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 86519.920797                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 93096.764347                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 89943.141145                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 89933.206569                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.switch.core.data         5333                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total         5333                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.switch.core.data         5333                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total         5333                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data          117                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total          117                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks       635042                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total       635042                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks       635042                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total       635042                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks      1224327                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total      1224327                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks      1224327                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total      1224327                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse        16384                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs     13406265                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs      3666853                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     3.656068                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks    92.900405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     9.039529                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker   100.948486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst     7.079238                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data 16174.032341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.005670                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000552                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.006161                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.000432                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.987185                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022            2                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024        16382                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0          269                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1         2373                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2        13681                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3           59                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.000122                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.999878                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses    208765061                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses    208765061                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadResp      3606909                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq          117                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp          117                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty      1460538                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict      6534201                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq        55807                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp        55807                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq      3606909                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port     10987641                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port    282034580                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops          4332764                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic     45854144                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples      7995597                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.419286                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.493442                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0      4643154     58.07%     58.07% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1      3352443     41.93%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total      7995597                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy   2017248324                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy   1831387250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests      7324691                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests      3663172                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops      3352443                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops      3352443                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher            8                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.mmu.dtb.walker           24                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.data        33342                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total        33377                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher            8                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.mmu.dtb.walker           24                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst            3                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.data        33342                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total        33377                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1461                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker         8309                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst         1635                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data      3617934                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total      3629339                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1461                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker         8309                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst         1635                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data      3617934                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total      3629339                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    113543323                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker    687187500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst    145905750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data 313156128750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total 314102765323                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    113543323                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker    687187500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst    145905750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data 313156128750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total 314102765323                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         1469                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker         8333                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst         1638                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data      3651276                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total      3662716                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         1469                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker         8333                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst         1638                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data      3651276                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total      3662716                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994554                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker     0.997120                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.998168                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data     0.990868                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.990887                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994554                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker     0.997120                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.998168                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data     0.990868                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.990887                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 77716.169062                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 82703.995667                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 89238.990826                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 86556.617326                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 86545.446794                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 77716.169062                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 82703.995667                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 89238.990826                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 86556.617326                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 86545.446794                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks       716471                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total       716471                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1461                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker         8309                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst         1635                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data      3617934                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total      3629339                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1461                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker         8309                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst         1635                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data      3617934                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total      3629339                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data          117                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total          117                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    113178073                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    685110250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst    145497000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data 312251645250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total 313195430573                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    113178073                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    685110250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst    145497000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data 312251645250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total 313195430573                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994554                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.997120                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.998168                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data     0.990868                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.990887                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994554                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.997120                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.998168                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data     0.990868                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.990887                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 77466.169062                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 82453.995667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 88988.990826                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 86306.617326                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 86295.446794                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 77466.169062                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 82453.995667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 88988.990826                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 86306.617326                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 86295.446794                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements      4332764                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks      2646881                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total      2646881                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.switch.core.data          642                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total          642                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data        55165                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total        55165                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data   4527669250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   4527669250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data        55807                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total        55807                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data     0.988496                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.988496                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 82075.033989                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 82075.033989                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data        55165                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total        55165                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data   4513878000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   4513878000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data     0.988496                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.988496                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 81825.033989                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 81825.033989                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher            8                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker           24                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.data        32700                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total        32735                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1461                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         8309                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst         1635                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data      3562769                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total      3574174                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    113543323                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    687187500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst    145905750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data 308628459500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total 309575096073                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         1469                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker         8333                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst         1638                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data      3595469                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total      3606909                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.994554                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.997120                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.998168                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data     0.990905                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.990924                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 77716.169062                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 82703.995667                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 89238.990826                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 86626.009012                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 86614.444645                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1461                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         8309                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst         1635                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data      3562769                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total      3574174                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    113178073                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    685110250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst    145497000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data 307737767250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total 308681552573                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.994554                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.997120                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.998168                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.990905                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.990924                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 77466.169062                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 82453.995667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 88988.990826                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 86376.009012                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 86364.444645                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data          117                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total          117                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks       744067                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total       744067                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks       744067                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total       744067                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse         8192                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs      4678559                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs      4332764                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     1.079809                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks  1356.806600                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     2.525451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    12.320639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst     2.383142                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data  6817.964167                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.010352                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000019                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000094                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.000018                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.052017                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022            1                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024         8191                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0          347                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1         2513                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2         5270                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3           61                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.000008                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.062492                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses    121527820                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses    121527820                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp      3574174                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq          117                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp          117                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       716471                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      2910731                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        55165                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        55165                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      3574174                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      5463980                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      5421900                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          234                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total     10886114                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total     10886114                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port    139493440                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port    138638400                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          468                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total    278132308                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    278132308                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      3629456                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      3629456    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      3629456                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer1.occupancy   1000938507                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy    994025318                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        58500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy   2284933760                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      7256541                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      3628398                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.avgPriority_writebacks::samples    357950.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       748.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.dtb.walker::samples      4602.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples       979.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples   1812677.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.002058683800                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds        21366                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds        21366                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState       3557997                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       336636                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs               1821629                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               357956                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts             1821629                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             357956                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ             2623                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               6                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.82                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                57.24                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6         1821629                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         357956                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0            873750                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1            460163                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2            218401                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3            142219                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4             85949                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5             37173                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6              1270                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                74                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47             6955                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48             7399                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49            17943                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50            20602                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51            21319                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52            21505                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53            21618                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54            21679                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55            21727                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56            21836                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57            22008                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58            22124                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59            22017                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60            21981                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61            22035                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62            21668                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63            21525                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64            21515                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65              358                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               94                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples        21366                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    85.157634                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    52.759747                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   166.318615                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-63        17486     81.84%     81.84% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::64-127         1853      8.67%     90.51% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::128-191          435      2.04%     92.55% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::192-255          304      1.42%     93.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::256-319          230      1.08%     95.05% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::320-383          154      0.72%     95.77% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::384-447          121      0.57%     96.34% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::448-511          119      0.56%     96.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::512-575          105      0.49%     97.38% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::576-639           85      0.40%     97.78% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::640-703           91      0.43%     98.21% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::704-767           70      0.33%     98.54% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::768-831           55      0.26%     98.79% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::832-895           37      0.17%     98.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::896-959           41      0.19%     99.16% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::960-1023           31      0.15%     99.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1024-1087           27      0.13%     99.43% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1088-1151           17      0.08%     99.51% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1152-1215           17      0.08%     99.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1216-1279            8      0.04%     99.63% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1280-1343           15      0.07%     99.70% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1344-1407           13      0.06%     99.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1408-1471            4      0.02%     99.78% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1472-1535           10      0.05%     99.82% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1536-1599           11      0.05%     99.87% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1600-1663            6      0.03%     99.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1728-1791            3      0.01%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1792-1855            3      0.01%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1984-2047            4      0.02%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2048-2111            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2112-2175            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2176-2239            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2240-2303            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2304-2367            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2368-2431            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2560-2623            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2944-3007            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::3072-3135            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::3264-3327            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total        21366                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples        21366                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    16.753253                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.718884                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     1.097348                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16        13989     65.47%     65.47% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::17          270      1.26%     66.74% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18         5871     27.48%     94.22% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::19          980      4.59%     98.80% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20          179      0.84%     99.64% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::21           50      0.23%     99.87% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::22           17      0.08%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::23            6      0.03%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24            4      0.02%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total        21366                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ            167872                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys         116584256                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys       22909184                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        995820850.57040918                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        195682023.28069073                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap            117073496000                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                53713.66                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        47872                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.dtb.walker       294528                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst        62656                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data    116011328                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks     22908800                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 408905.433667704056                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.dtb.walker 2515752.414089269936                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 535185.052888612612                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 990927105.326835274696                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 195678743.290581107140                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          750                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         4602                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst          979                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data      1815298                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks       357956                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     32632728                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker    228239534                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst     53390285                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data  95029378555                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 6606770832111                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     43510.30                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     49595.73                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     54535.53                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data     52349.19                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks  18456935.58                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        48000                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.dtb.walker       294528                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst        62656                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data    116179136                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total    116584320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst        62656                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total        62656                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks     22909184                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total     22909184                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          750                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.dtb.walker         4602                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst          979                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data      1815299                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total      1821630                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks       357956                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       357956                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       409999                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.dtb.walker      2515752                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst       535185                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data    992360461                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    995821397                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst       535185                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       535185                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks    195682023                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    195682023                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks    195682023                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       409999                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.dtb.walker      2515752                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst       535185                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data    992360461                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total   1191503421                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts        1819006                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        357950                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        58541                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1        59419                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2        57650                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3        54252                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4        55373                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        55348                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6        55244                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        56778                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8        54491                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9        55299                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10        52150                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11        58114                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12        57769                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13        59946                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14        56961                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15        56216                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16        59751                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17        58255                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18        57515                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19        57414                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20        58379                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21        60341                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22        53932                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23        55394                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24        55884                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25        54878                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26        56819                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27        53803                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28        56507                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29        58512                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30        57786                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31        60285                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0        11548                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1        11912                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2        11982                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3        10897                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4        11695                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5        11029                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6        11418                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7        11776                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8        10360                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9        10153                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10        10150                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11        12060                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12        11736                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13        12028                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14        11532                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15        11447                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16        11989                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17        11577                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18        11223                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19        11267                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20        11278                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21        11919                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22         9936                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23        10194                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24        10232                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25        10359                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26        10887                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27         9717                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28        10617                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29        10806                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30        11804                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31        12422                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat       63525588150                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat      6060927992                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat  95343641102                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          34923.24                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     52415.24                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits        247608                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits       121025                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        13.61                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        33.81                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples      1808328                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean    77.046624                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean    71.881915                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev    42.095112                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127      1566918     86.65%     86.65% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       214117     11.84%     98.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        21816      1.21%     99.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511         3723      0.21%     99.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639         1014      0.06%     99.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767          324      0.02%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          178      0.01%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023           87      0.00%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          151      0.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total      1808328                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead    116416384                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten     22908800                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        994.386948                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        195.678743                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              6.20                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          5.18                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         1.02                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         16.93                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 1403676984.527999                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 2477985707.080810                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 2478437236.396813                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 428694733.487993                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 10162164043.784981                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 17702436465.890331                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 161235288.076802                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 27610636214.044697                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 337638890.400006                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 1887656.635200                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 62764793220.326477                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   536.114326                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  79138912057                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     68329778                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF   5262600000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF      2562080                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN   1406851142                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT  32603677657                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN  77729514343                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 1416264267.600009                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 2500237384.848027                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 2511118918.492806                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 415729361.711994                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 10162164043.784981                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 17903715532.046352                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 161688802.598402                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 27401534912.035328                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 375099100.320008                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 3944353.627200                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 62851496677.065529                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   536.854915                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  78712428975                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE     68226476                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF   5262600000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF      9703460                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   1562909479                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT  33030062799                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN  77140086224                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples    358506.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       711.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples      3707.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples       656.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples   1800027.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.001677965312                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds        21375                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds        21375                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState       3537545                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       337199                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs               1807710                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               358515                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts             1807710                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             358515                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ             2609                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               9                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.80                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                57.21                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6         1807710                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         358515                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0            872339                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1            452461                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2            216063                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3            141128                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4             85254                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5             36735                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6              1042                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                70                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47             7149                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48             7621                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49            18010                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50            20677                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51            21349                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52            21517                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53            21622                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54            21682                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55            21699                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56            21817                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57            22033                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58            22130                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59            22047                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60            22004                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61            21976                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62            21672                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63            21560                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64            21527                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65              307                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               61                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67               26                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples        21375                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    84.464094                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    51.954769                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   165.206641                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-63        17564     82.17%     82.17% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::64-127         1815      8.49%     90.66% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::128-191          402      1.88%     92.54% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::192-255          290      1.36%     93.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::256-319          201      0.94%     94.84% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::320-383          168      0.79%     95.63% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::384-447          153      0.72%     96.34% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::448-511          133      0.62%     96.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::512-575           88      0.41%     97.38% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::576-639          101      0.47%     97.85% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::640-703           77      0.36%     98.21% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::704-767           63      0.29%     98.50% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::768-831           57      0.27%     98.77% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::832-895           34      0.16%     98.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::896-959           47      0.22%     99.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::960-1023           31      0.15%     99.29% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1024-1087           26      0.12%     99.42% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1088-1151           19      0.09%     99.50% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1152-1215           22      0.10%     99.61% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1216-1279           17      0.08%     99.69% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1280-1343           13      0.06%     99.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1344-1407            3      0.01%     99.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1408-1471            9      0.04%     99.80% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1472-1535            6      0.03%     99.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1536-1599            7      0.03%     99.86% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1600-1663            5      0.02%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1664-1727            5      0.02%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1792-1855            1      0.00%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1856-1919            4      0.02%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1920-1983            3      0.01%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1984-2047            2      0.01%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2112-2175            1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2176-2239            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2304-2367            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2368-2431            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2560-2623            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2624-2687            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2752-2815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2880-2943            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total        21375                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples        21375                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    16.772351                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.737694                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     1.101906                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16        13790     64.51%     64.51% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::17          271      1.27%     65.78% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18         6064     28.37%     94.15% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::19         1011      4.73%     98.88% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20          161      0.75%     99.64% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::21           52      0.24%     99.88% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::22           19      0.09%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::23            4      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::26            2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::27            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total        21375                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ            166976                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys         115693440                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys       22944960                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        988211820.18107653                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        195987609.02590495                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap            117073496500                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                54044.94                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        45504                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker       237248                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst        41984                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data    115201728                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks     22944576                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 388678.827991627739                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 2026487.222735533258                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 358612.251986649528                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 984011792.845690250397                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 195984329.035795331001                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          711                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         3707                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst          656                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data      1802636                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks       358515                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     30677745                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker    173403681                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst     36288700                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data  93748568850                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 6598497912477                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     43147.32                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     46777.36                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     55318.14                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data     52006.38                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks  18405081.83                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        45504                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker       237248                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst        41984                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data    115368640                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total    115693376                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst        41984                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total        41984                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks     22944960                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total     22944960                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          711                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker         3707                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst          656                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data      1802635                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total      1807709                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks       358515                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       358515                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       388679                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker      2026487                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst       358612                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data    985437495                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    988211274                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst       358612                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total       358612                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks    195987609                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    195987609                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks    195987609                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       388679                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker      2026487                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst       358612                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data    985437495                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total   1184198883                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts        1805101                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        358509                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0        57966                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1        57463                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2        56916                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3        54072                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4        54928                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        55087                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6        55278                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        56192                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8        54298                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9        53681                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10        52245                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11        56980                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12        57011                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13        59275                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14        57180                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15        56528                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16        59712                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17        57789                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18        57076                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19        58132                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20        57262                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21        60351                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22        54155                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23        54335                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24        54870                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25        54209                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26        57046                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27        53296                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28        56152                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29        57197                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30        58758                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31        59661                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0        11706                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1        11702                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2        12379                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3        11000                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4        11791                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5        11233                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6        11496                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7        11847                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8        10228                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9        10085                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10        10086                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11        11977                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12        11635                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13        11947                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14        11423                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15        11532                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16        12040                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17        11473                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18        11496                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19        11409                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20        11397                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21        11988                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22         9883                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23        10068                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24        10240                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25        10340                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26        10661                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27         9643                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28        10843                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29        10649                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30        11928                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31        12384                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat       62414112284                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat      6014596532                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat  93988938976                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          34576.52                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     52068.52                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits        251107                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits       121640                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        13.91                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        33.93                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples      1790876                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean    77.321463                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean    72.011679                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev    42.971925                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127      1549059     86.50%     86.50% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       213322     11.91%     98.41% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        22439      1.25%     99.66% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511         4114      0.23%     99.89% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639         1150      0.06%     99.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767          384      0.02%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          160      0.01%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023          108      0.01%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          140      0.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total      1790876                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead    115526464                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten     22944576                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        986.785571                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        195.984329                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              6.16                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          5.14                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         1.02                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         17.23                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 1386668870.496008                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 2447981867.419204                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 2455267939.824010                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 429506248.751996                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 10162839899.334581                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 17591879784.259171                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 161187163.334402                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 27691187020.828873                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 339982952.400001                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 62666501746.648849                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   535.274755                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  79372625930                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     68268944                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF   5262950000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN   1416602413                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT  32369690376                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN  77956023517                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 1406048795.424002                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 2482192135.836007                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 2496172843.315186                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 416236558.751995                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 10162164043.784981                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 17768813876.301613                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 161724148.454402                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 27482914483.180889                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 388766831.040010                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 3700371.259200                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 62768734087.348991                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   536.147987                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  78997790441                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE     69105735                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF   5262600000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF      8856210                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   1619865157                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT  32743934484                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN  77369165672                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       468294095                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              9.328723                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.107196                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      127034892                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         8613                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     118687217                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued       177979                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined     41157006                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined     89567286                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         4518                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    468074024                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     0.253565                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     0.746215                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0    406777847     86.90%     86.90% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     26065064      5.57%     92.47% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     18575468      3.97%     96.44% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     11985728      2.56%     99.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      3968148      0.85%     99.85% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       571222      0.12%     99.97% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6       128610      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7         1825      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8          112      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    468074024                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       426609     22.17%     22.17% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          371      0.02%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv           74      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     22.19% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead      1481379     76.97%     99.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        16167      0.84%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       268132      0.23%      0.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     90383931     76.15%     76.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult         5664      0.00%     76.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv       483734      0.41%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     76.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     25242494     21.27%     98.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      2303262      1.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    118687217                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        0.253446                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy            1924600                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.016216                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    707551039                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    168202111                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    110668809                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    120343685                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts        87424                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled           1264                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles         220071                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     22705438                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      2932356                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads      1466909                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores      1006441                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch        10046      0.05%      0.05% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return        95661      0.47%      0.52% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect       107031      0.53%      1.05% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0      0.00%      1.05% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     19090705     94.27%     95.32% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond       947989      4.68%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     20251432                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         9812      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return        43831      0.51%      0.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect        55201      0.65%      1.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0      0.00%      1.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      7940652     93.12%     94.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       477413      5.60%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      8526909                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          731      0.15%      0.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return          861      0.18%      0.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect         6414      1.35%      1.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%      1.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       429091     90.29%     91.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond        38120      8.02%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total       475217                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          234      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return        51830      0.44%      0.44% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect        51830      0.44%      0.89% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0      0.00%      0.89% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     11150041     95.10%     95.99% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond       470574      4.01%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     11724509                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          234      0.06%      0.06% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          819      0.20%      0.25% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect         3906      0.93%      1.19% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      1.19% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       380114     90.95%     92.14% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        32842      7.86%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total       417915                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget     11108654     54.85%     54.85% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB      9047117     44.67%     99.53% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS        95661      0.47%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     20251432                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch       225015     47.64%     47.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return       246421     52.18%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect          861      0.18%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total       472297                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     19092433                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      8019937                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect       475217                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss        17254                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted       298904                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted       176313                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     20251432                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates       297312                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits     19367845                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.956369                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted        18050                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch        10046      0.05%      0.05% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return        95661      0.47%      0.52% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect       107031      0.53%      1.05% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0      0.00%      1.05% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     19090705     94.27%     95.32% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond       947989      4.68%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     20251432                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch         1014      0.11%      0.11% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return        60913      6.89%      7.01% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect         8451      0.96%      7.97% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0      0.00%      7.97% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond       808964     91.55%     99.52% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond         4245      0.48%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total       883587                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect         6414      2.16%      2.16% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%      2.16% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       252778     85.02%     87.18% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond        38120     12.82%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total       297312                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect         6414      2.16%      2.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       252778     85.02%     87.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond        38120     12.82%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total       297312                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes       150862                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops       150862                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes        99032                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used        51830                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct        51011                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          819                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      9368451                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect       104674                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect           53                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      1336814                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong       295555                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong        44368                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           53                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong           73                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit        31893                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit        24181                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1      1450685                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       153084                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       331548                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4       158588                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5        90617                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6       425597                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7       361229                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8       395920                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9       676986                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10       900523                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11       626720                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12      4241551                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      1900440                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1        93513                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2        51416                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3       211575                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4       146776                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5       378321                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6       562487                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7       560437                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8       688737                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9      1165777                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10      1449256                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11      2604313                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     43389917                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         4095                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       394732                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    461912371                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.185937                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     0.992533                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0    437380260     94.69%     94.69% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1      7858812      1.70%     96.39% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      3916539      0.85%     97.24% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3      4384345      0.95%     98.19% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4       881383      0.19%     98.38% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1568724      0.34%     98.72% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6       634036      0.14%     98.86% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7       438002      0.09%     98.95% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8      4850270      1.05%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    461912371                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          468                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls        51830                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       166804      0.19%      0.19% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     68154531     79.35%     79.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult         4865      0.01%     79.55% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv       482867      0.56%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     80.12% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     15135264     17.62%     97.74% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      1942136      2.26%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total     85886467                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples      4850270                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     50199165                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps     85886467                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     50199165                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP     85886467                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     9.328723                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.107196                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     17077400                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts     84618934                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     15135264                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      1942136                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       166804      0.19%      0.19% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     68154531     79.35%     79.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult         4865      0.01%     79.55% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv       482867      0.56%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     80.12% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     15135264     17.62%     97.74% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      1942136      2.26%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total     85886467                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     11724509                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     11672445                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl        51830                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     11150041                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl       574468                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall        51830                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn        51830                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     38890446                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles    391546132                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     29574801                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles      7666497                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       396148                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      8080870                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred        80541                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    131080672                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts       909346                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    112302752                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     13767187                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     18928882                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      2269204                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     0.239812                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     71718564                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     43883075                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    135651594                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     82120237                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     21198086                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     58765251                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         4212                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches      9142778                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles    396899305                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles       953266                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles          775                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles       125587                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles        39502                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     23411080                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       168287                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes           21                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    468074024                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     0.311747                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.010041                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0    422374485     90.24%     90.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      6775449      1.45%     91.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4654430      0.99%     92.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      7242366      1.55%     94.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     27027294      5.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    468074024                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     86173855                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.184017                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     20251432                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.043245                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     70532222                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       396148                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles    231441589                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles      2381064                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    127043505                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts       651692                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     22705438                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      2932356                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         5684                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents      1111470                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents       414150                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents         1652                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect       205882                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       238972                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       444854                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    110992951                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    110668809                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     76426504                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    114964391                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       0.236323                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.664784                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads       287016                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      7570170                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation         1652                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       990219                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads          116                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache           50                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     15135264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean   174.433932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev   216.062789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9      5666993     37.44%     37.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19       117379      0.78%     38.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29      1939005     12.81%     51.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39       110621      0.73%     51.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49       248748      1.64%     53.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59        28471      0.19%     53.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69        23801      0.16%     53.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79        48205      0.32%     54.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89        24540      0.16%     54.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99        26188      0.17%     54.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109        27667      0.18%     54.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119        25982      0.17%     54.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129        30439      0.20%     54.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139        21532      0.14%     55.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149        21705      0.14%     55.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159        22422      0.15%     55.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169        21657      0.14%     55.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179        21730      0.14%     55.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189        22380      0.15%     55.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199        24135      0.16%     55.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209        25464      0.17%     56.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219        24897      0.16%     56.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229        25015      0.17%     56.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239        46595      0.31%     56.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249        27262      0.18%     56.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259       585745      3.87%     60.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269       125179      0.83%     61.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279        35899      0.24%     61.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289        70158      0.46%     62.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299        59673      0.39%     62.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows      5635777     37.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         3283                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     15135264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     24933214                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      2299825                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses      6266527                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses        30564                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     23411446                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses          228                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 10511283332750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       396148                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     41551104                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles    378697625                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles      1912651                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     32499330                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles     13017166                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    130085893                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents       435132                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents      8510719                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents       675699                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents      1258803                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    247321569                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    477079493                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    159709950                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.committedMaps    165001828                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     82319690                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         6737                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         7067                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts     23370782                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       586336730                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      264715478                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     50199165                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps     85886467                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                          0                       # Number of seconds simulated (Second)
simTicks                                            0                       # Number of ticks simulated (Tick)
finalTick                                179625187998560                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.04                       # Real time elapsed on the host (Second)
hostTickRate                                        0                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3491988                       # Number of bytes of host memory used (Byte)
simInsts                                  83204486862                       # Number of instructions simulated (Count)
simOps                                    83371952479                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                             2032252622295                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                               2035945115482                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.snoops                0                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.snoops                0                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer5.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer5.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer1.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer10.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer11.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer12.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer13.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer14.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer15.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer16.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer17.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer2.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer3.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer4.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer5.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer6.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer7.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer8.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer9.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.respLayer0.utilization                nan                       # Layer utilization (Ratio)
board.iobus.respLayer1.utilization                nan                       # Layer utilization (Ratio)
board.iobus.respLayer2.utilization                nan                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                59.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys                 nan                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys                 nan                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW               nan                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW               nan                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil               nan                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead           nan                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite          nan                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE      1107910                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE      3426640                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                51.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys                 nan                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys                 nan                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW               nan                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW               nan                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil               nan                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead           nan                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite          nan                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE      4361158                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE      4273890                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.pc.default_bus.reqLayer1.utilization          nan                       # Layer utilization (Ratio)
board.pc.default_bus.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.switch.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.switch.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF   1006671560                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
