INFO: [VRFC 10-163] Analyzing VHDL file "D:/general/University/VHDL/hello_world/hello_world.srcs/sources_1/new/hello.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T10_StdLogicTb'
