<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\15_AC_Timing_Characteristics\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/15_AC_Timing_Characteristics/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Board_Topologies_for_LVCMOS_Outputs_9ig00px26" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="topic:1;2:139">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="title:1;3:10">Board Topologies for LVCMOS Outputs</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="p:1;6:8">The following list the board topologies supported by
    the LVCMOS outputs.</p>

    <table id="Supported_Board_Topologies_for_LVCMOS_outputs" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="table:1;9:63">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="title:2;10:14">Supported Board Topologies for LVCMOS
      Outputs</title>

      <tgroup cols="6" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="tgroup:1;13:24">
        <colspec colname="col1" colwidth="0.75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="colspec:1;14:49"/>

        <colspec colname="col2" colwidth="2.5in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="colspec:2;16:48"/>

        <colspec colname="col3" colwidth="0.85in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="colspec:3;18:49"/>

        <colspec colname="col4" colwidth="0.75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="colspec:4;20:49"/>

        <colspec colname="col5" colwidth="0.75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="colspec:5;22:49"/>

        <colspec colname="col6" colwidth="0.75in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="colspec:6;24:49"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="thead:1;26:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="row:1;27:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:1;28:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="p:2;28:23">Topology
            Type</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:2;31:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="p:3;31:23">Max trace
            length on PCB </p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:3;34:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="p:4;34:23"> Fanout
            Type</p></entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:4;37:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="p:5;37:23">Capacitive
            Load at Far-end</p></entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:5;40:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="p:6;40:23">On package
            series resistor</p></entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:6;43:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="p:7;43:23">On PCB series
            resistor required</p></entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="tbody:1;48:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="row:2;49:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:7;50:20">Type1</entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:8;52:20">&lt;=20 in</entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:9;54:20">Point-to-point</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:10;56:20">10 pF</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:11;58:20">No</entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:12;60:20">No</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="row:3;63:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:13;64:20">Type2</entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:14;66:20">&lt;=4 in</entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:15;68:20">Point-to-point</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:16;70:20">10 pF</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:17;72:20">Yes, 33 Ω</entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:18;74:20">No</entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="row:4;77:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:19;78:20">Type3</entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:20;80:20">&lt;=4 in</entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:21;82:20">Point-to-point</entry>

            <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:22;84:20">10 pF</entry>

            <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:23;86:20">No</entry>

            <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="entry:24;88:20">No</entry>
          </row>
        </tbody>
      </tgroup>
    </table>

    <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="note:1;94:11"><ol class="- topic/ol " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="ol:1;94:15">
        <li class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\15_AC_Timing_Characteristics\Topics\Board_Topologies_for_LVCMOS_Outputs_9ig00px26.xml" xtrc="li:1;95:13">Type2 applies to outputs SPI_SIO[3:0] and SPI_SCLK. Type3 applies
        to output SPI_SSB. Type1 applies to all remaining LVCMOS outputs.</li>
      </ol></note>
  </body>
</topic>