{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414293891147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414293891147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 22:24:50 2014 " "Processing started: Sat Oct 25 22:24:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414293891147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414293891147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Q7_LCD_marquee -c Q7_LCD_marquee " "Command: quartus_map --read_settings_files=on --write_settings_files=off Q7_LCD_marquee -c Q7_LCD_marquee" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414293891147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414293892585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_marquee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_marquee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_marquee-behavior " "Found design unit 1: lcd_marquee-behavior" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414293893834 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_marquee " "Found entity 1: lcd_marquee" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414293893834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414293893834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/lcd_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414293893850 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/lcd_controller.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414293893850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414293893850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_1Hz-behv " "Found design unit 1: counter_1Hz-behv" {  } { { "counter_1Hz.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/counter_1Hz.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414293893865 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_1Hz " "Found entity 1: counter_1Hz" {  } { { "counter_1Hz.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/counter_1Hz.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414293893865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414293893865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_785tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_785tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_785tick-behv " "Found design unit 1: counter_785tick-behv" {  } { { "counter_785tick.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/counter_785tick.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414293893865 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_785tick " "Found entity 1: counter_785tick" {  } { { "counter_785tick.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/counter_785tick.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414293893865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414293893865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_marquee " "Elaborating entity \"LCD_marquee\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414293893971 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON LCD_marquee.vhd(15) " "VHDL Signal Declaration warning at LCD_marquee.vhd(15): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1414293893971 "|LCD_marquee"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:dut " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:dut\"" {  } { { "LCD_marquee.vhd" "dut" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414293894038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_1Hz counter_1Hz:clk_lcd_gen " "Elaborating entity \"counter_1Hz\" for hierarchy \"counter_1Hz:clk_lcd_gen\"" {  } { { "LCD_marquee.vhd" "clk_lcd_gen" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414293894056 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414293896142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414293896142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414293896142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414293896142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414293896142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414293896142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414293896142 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1414293896142 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1414293896142 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414293896541 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414293896541 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414293896541 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414293896541 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414293896541 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414293896541 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414293896541 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414293896541 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1414293896541 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414293896544 "|lcd_marquee|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "LCD_marquee.vhd" "" { Text "C:/Users/MARCO/Altera Projects/FPGA-Labs/Lab 3/Q7/LCD_marquee.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414293896544 "|lcd_marquee|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414293896544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414293896852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1414293897931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414293898473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414293898473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414293898883 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414293898883 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1414293898883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414293898883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414293898883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414293898937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 22:24:58 2014 " "Processing ended: Sat Oct 25 22:24:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414293898937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414293898937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414293898937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414293898937 ""}
