

================================================================
== Vitis HLS Report for 'forward_Pipeline_3'
================================================================
* Date:           Tue Jan  4 08:07:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.149 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   653186|   653186|  2.177 ms|  2.177 ms|  653186|  653186|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   653184|   653184|       127|        126|          1|  5184|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    34|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|   767|    -|
|Register         |        -|   -|    204|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|    204|   801|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|      1|    10|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |indvar_flatten_next69_fu_80_p2  |         +|   0|  0|  20|          13|           1|
    |exitcond_flatten70_fu_74_p2     |      icmp|   0|  0|  12|          13|          13|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  34|          27|          16|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  665|        127|    1|        127|
    |ap_done_int                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten68_load  |    9|          2|   13|         26|
    |ap_sig_allocacmp_p_load                 |   13|          3|    8|         24|
    |empty_fu_30                             |    9|          2|    8|         16|
    |grp_fu_51_p0                            |   13|          3|   32|         96|
    |grp_fu_51_p1                            |   13|          3|   32|         96|
    |indvar_flatten68_fu_34                  |    9|          2|   13|         26|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  767|        150|  111|        419|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                      |  126|   0|  126|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |    1|   0|    1|          0|
    |empty_57_reg_148               |    8|   0|    8|          0|
    |empty_fu_30                    |    8|   0|    8|          0|
    |exitcond_flatten70_reg_134     |    1|   0|    1|          0|
    |indvar_flatten68_fu_34         |   13|   0|   13|          0|
    |indvar_flatten_next69_reg_138  |   13|   0|   13|          0|
    |reg_56                         |   32|   0|   32|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          |  204|   0|  204|          0|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|grp_fu_754_p_din0    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|grp_fu_754_p_din1    |  out|   32|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|grp_fu_754_p_opcode  |  out|    2|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|grp_fu_754_p_dout0   |   in|   32|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|grp_fu_754_p_ce      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_3|  return value|
|val_s                |   in|   32|     ap_none|               val_s|        scalar|
|arg_3                |  out|    8|      ap_vld|               arg_3|       pointer|
|arg_3_ap_vld         |  out|    1|      ap_vld|               arg_3|       pointer|
+---------------------+-----+-----+------------+--------------------+--------------+

