<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 438d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7851.58 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7979.96 --|
|-- Mem Ch  2: Reads (MB/s):    82.14 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    36.04 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    82.14 --||-- NODE 1 Mem Read (MB/s) :  7851.58 --|
|-- NODE 0 Mem Write(MB/s) :    36.04 --||-- NODE 1 Mem Write(MB/s) :  7979.96 --|
|-- NODE 0 P. Write (T/s):      31146 --||-- NODE 1 P. Write (T/s):     162515 --|
|-- NODE 0 Memory (MB/s):      118.17 --||-- NODE 1 Memory (MB/s):    15831.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7933.72                --|
            |--                System Write Throughput(MB/s):       8016.00                --|
            |--               System Memory Throughput(MB/s):      15949.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44c6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     575 K       493 K    10 M   552 K    125 M     0       0  
 1     516         276      28 M   161 M    252      12     629 K
-----------------------------------------------------------------------
 *     575 K       493 K    38 M   162 M    125 M    12     629 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.19        Core1: 75.43        
Core2: 29.66        Core3: 83.62        
Core4: 28.18        Core5: 84.13        
Core6: 20.03        Core7: 72.96        
Core8: 33.21        Core9: 27.71        
Core10: 24.43        Core11: 89.95        
Core12: 20.26        Core13: 95.22        
Core14: 27.44        Core15: 79.01        
Core16: 20.93        Core17: 85.95        
Core18: 27.81        Core19: 76.06        
Core20: 34.16        Core21: 79.83        
Core22: 24.66        Core23: 87.08        
Core24: 27.08        Core25: 84.35        
Core26: 27.24        Core27: 79.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 82.24
DDR read Latency(ns)
Socket0: 29635.34
Socket1: 213.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.44        Core1: 76.47        
Core2: 29.04        Core3: 83.90        
Core4: 26.91        Core5: 84.21        
Core6: 24.03        Core7: 75.92        
Core8: 23.96        Core9: 34.10        
Core10: 22.67        Core11: 90.13        
Core12: 23.28        Core13: 98.58        
Core14: 25.82        Core15: 80.19        
Core16: 24.99        Core17: 86.60        
Core18: 26.46        Core19: 75.13        
Core20: 26.33        Core21: 80.94        
Core22: 21.48        Core23: 87.00        
Core24: 28.60        Core25: 84.22        
Core26: 10.70        Core27: 78.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.05
Socket1: 83.07
DDR read Latency(ns)
Socket0: 30913.97
Socket1: 215.29
irq_total: 115174.434980047
cpu_total: 18.90
cpu_0: 1.26
cpu_1: 66.36
cpu_2: 0.66
cpu_3: 49.87
cpu_4: 0.53
cpu_5: 50.27
cpu_6: 0.27
cpu_7: 33.98
cpu_8: 0.20
cpu_9: 9.24
cpu_10: 0.27
cpu_11: 36.70
cpu_12: 0.60
cpu_13: 28.39
cpu_14: 0.40
cpu_15: 34.84
cpu_16: 0.47
cpu_17: 45.81
cpu_18: 0.27
cpu_19: 29.12
cpu_20: 0.47
cpu_21: 26.60
cpu_22: 0.53
cpu_23: 37.77
cpu_24: 0.40
cpu_25: 39.89
cpu_26: 1.53
cpu_27: 32.58
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4223828
enp4s0f1_tx_bytes_phy: 6524892
Total_tx_bytes_phy: 10748720
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 469019
enp4s0f1_rx_packets_phy: 405053
Total_rx_packets_phy: 874072
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4208738696
enp4s0f1_rx_bytes: 3635584012
Total_rx_bytes: 7844322708
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 33017
enp4s0f1_tx_packets: 45189
Total_tx_packets: 78206
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 469034
enp4s0f1_rx_packets: 405060
Total_rx_packets: 874094
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4229618645
enp4s0f1_rx_bytes_phy: 3652774913
Total_rx_bytes_phy: 7882393558
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2179139
enp4s0f1_tx_bytes: 2982485
Total_tx_bytes: 5161624
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 62902
enp4s0f1_tx_packets_phy: 97715
Total_tx_packets_phy: 160617


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.87        Core1: 74.87        
Core2: 25.37        Core3: 81.36        
Core4: 24.48        Core5: 83.33        
Core6: 23.04        Core7: 72.50        
Core8: 26.73        Core9: 33.59        
Core10: 28.70        Core11: 90.21        
Core12: 20.89        Core13: 99.22        
Core14: 20.00        Core15: 80.36        
Core16: 23.07        Core17: 83.82        
Core18: 25.74        Core19: 75.38        
Core20: 22.69        Core21: 75.84        
Core22: 24.68        Core23: 86.91        
Core24: 26.09        Core25: 84.77        
Core26: 25.32        Core27: 78.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.37
Socket1: 81.89
DDR read Latency(ns)
Socket0: 27752.42
Socket1: 212.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.09        Core1: 76.01        
Core2: 34.56        Core3: 84.16        
Core4: 32.99        Core5: 84.51        
Core6: 37.03        Core7: 67.61        
Core8: 35.08        Core9: 32.78        
Core10: 33.93        Core11: 90.69        
Core12: 33.81        Core13: 99.18        
Core14: 20.05        Core15: 77.20        
Core16: 19.61        Core17: 86.63        
Core18: 23.06        Core19: 77.93        
Core20: 26.87        Core21: 82.28        
Core22: 29.82        Core23: 88.48        
Core24: 36.41        Core25: 82.57        
Core26: 38.12        Core27: 79.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.16
Socket1: 82.77
DDR read Latency(ns)
Socket0: 32915.44
Socket1: 214.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.38        Core1: 77.86        
Core2: 27.71        Core3: 83.29        
Core4: 24.72        Core5: 85.41        
Core6: 23.38        Core7: 75.49        
Core8: 11.02        Core9: 33.52        
Core10: 23.04        Core11: 91.39        
Core12: 24.34        Core13: 96.76        
Core14: 20.45        Core15: 81.38        
Core16: 25.77        Core17: 87.11        
Core18: 25.26        Core19: 81.42        
Core20: 29.82        Core21: 82.72        
Core22: 24.68        Core23: 86.66        
Core24: 25.47        Core25: 86.83        
Core26: 35.94        Core27: 79.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.39
Socket1: 84.08
DDR read Latency(ns)
Socket0: 32931.71
Socket1: 219.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.14        Core1: 79.15        
Core2: 24.41        Core3: 83.88        
Core4: 22.91        Core5: 88.15        
Core6: 25.01        Core7: 76.36        
Core8: 25.53        Core9: 35.08        
Core10: 27.42        Core11: 90.60        
Core12: 29.84        Core13: 97.35        
Core14: 24.89        Core15: 79.44        
Core16: 20.85        Core17: 88.02        
Core18: 32.81        Core19: 80.44        
Core20: 25.13        Core21: 83.38        
Core22: 17.59        Core23: 86.34        
Core24: 26.22        Core25: 86.00        
Core26: 11.43        Core27: 79.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.55
Socket1: 84.51
DDR read Latency(ns)
Socket0: 30393.87
Socket1: 220.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18222
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411838886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411847806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205929495; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205929495; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206034994; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206034994; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005056165; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4301930; Consumed Joules: 262.57; Watts: 43.73; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 698430; Consumed DRAM Joules: 10.69; DRAM Watts: 1.78
S1P0; QPIClocks: 14411985838; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411991078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206089662; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206089662; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206003664; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206003664; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004907181; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5360993; Consumed Joules: 327.21; Watts: 54.49; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1667172; Consumed DRAM Joules: 25.51; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4865
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     290 K    857 K    0.66    0.11    0.01    0.02     4928        6        1     70
   1    1     0.19   0.23   0.82    1.20      60 M     78 M    0.23    0.26    0.03    0.04     5208     3896       22     60
   2    0     0.02   1.21   0.02    0.97      96 K    471 K    0.80    0.60    0.00    0.00     5376       23        4     69
   3    1     0.10   0.17   0.57    1.11      51 M     63 M    0.20    0.22    0.05    0.07     3696     2426       13     60
   4    0     0.00   1.14   0.00    0.60      44 K    153 K    0.71    0.40    0.00    0.00     1064        3        1     70
   5    1     0.08   0.13   0.61    1.15      57 M     69 M    0.18    0.19    0.07    0.09     4592     3944       13     61
   6    0     0.01   1.60   0.01    0.74      61 K    171 K    0.64    0.44    0.00    0.00     2016        3        5     69
   7    1     0.14   0.49   0.28    0.74      20 M     27 M    0.26    0.34    0.01    0.02      672      818       46     60
   8    0     0.00   0.58   0.00    0.60      24 K     84 K    0.71    0.34    0.00    0.01      952        2        3     69
   9    1     0.06   0.71   0.09    0.64    1185 K   3624 K    0.67    0.40    0.00    0.01      112       15       22     61
  10    0     0.01   1.77   0.01    0.71      50 K    136 K    0.63    0.40    0.00    0.00     1176        3        1     67
  11    1     0.06   0.19   0.31    0.77      42 M     49 M    0.15    0.18    0.07    0.08     3304     2838       12     60
  12    0     0.00   0.57   0.00    0.60      29 K     83 K    0.64    0.32    0.00    0.01      560        1        2     69
  13    1     0.03   0.12   0.21    0.65      37 M     42 M    0.12    0.14    0.15    0.17     2856     1401        5     61
  14    0     0.00   0.48   0.00    0.60      28 K     89 K    0.68    0.26    0.00    0.01     1008        3        2     69
  15    1     0.11   0.40   0.26    0.71      22 M     29 M    0.24    0.35    0.02    0.03     1400     1412       13     61
  16    0     0.01   1.65   0.00    0.77      73 K    159 K    0.54    0.39    0.00    0.00     3248        7        4     70
  17    1     0.13   0.33   0.41    0.88      38 M     47 M    0.19    0.18    0.03    0.04     1848     1968        8     61
  18    0     0.00   0.91   0.00    0.60      21 K     81 K    0.73    0.31    0.00    0.00     1064        3        1     70
  19    1     0.09   0.37   0.25    0.68      22 M     29 M    0.23    0.30    0.02    0.03     1792     1438       37     62
  20    0     0.00   0.38   0.00    0.61      11 K     46 K    0.75    0.20    0.00    0.01      392        0        1     70
  21    1     0.04   0.25   0.14    0.60      19 M     23 M    0.18    0.27    0.05    0.07      840      824        5     62
  22    0     0.00   0.39   0.00    0.60      11 K     74 K    0.84    0.23    0.00    0.01     1008        1        1     70
  23    1     0.08   0.22   0.36    0.84      41 M     50 M    0.18    0.18    0.05    0.06     4312     2454       19     62
  24    0     0.00   0.48   0.00    0.60      20 K     78 K    0.74    0.28    0.00    0.01      392        1        0     71
  25    1     0.08   0.24   0.33    0.79      36 M     45 M    0.20    0.19    0.05    0.06     2296     1678       11     61
  26    0     0.01   1.19   0.01    0.99      80 K    297 K    0.73    0.55    0.00    0.00     4032       20        2     69
  27    1     0.11   0.48   0.22    0.65      20 M     27 M    0.24    0.28    0.02    0.02     1232      918        7     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.09   0.01    0.76     845 K   2784 K    0.70    0.39    0.00    0.00    27216       76       28     61
 SKT    1     0.09   0.26   0.35    0.87     472 M    589 M    0.20    0.23    0.04    0.05    34160    26030      233     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.28   0.18    0.87     473 M    592 M    0.20    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.34 %

 C1 core residency: 28.03 %; C3 core residency: 0.97 %; C6 core residency: 50.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 6.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1     7308 M   7313 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.45     0.21     220.20       8.96         199.49
 SKT   1    38.98    40.19     277.35      21.41         334.70
---------------------------------------------------------------------------------------------------------------
       *    39.42    40.40     497.55      30.37         334.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a3b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7990.39 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7851.08 --|
|-- Mem Ch  2: Reads (MB/s):    69.38 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    30.11 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    69.38 --||-- NODE 1 Mem Read (MB/s) :  7990.39 --|
|-- NODE 0 Mem Write(MB/s) :    30.11 --||-- NODE 1 Mem Write(MB/s) :  7851.08 --|
|-- NODE 0 P. Write (T/s):      31153 --||-- NODE 1 P. Write (T/s):     180436 --|
|-- NODE 0 Memory (MB/s):       99.48 --||-- NODE 1 Memory (MB/s):    15841.47 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8059.76                --|
            |--                System Write Throughput(MB/s):       7881.19                --|
            |--               System Memory Throughput(MB/s):      15940.96                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b71
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     454 K       421 K  1246 K   520 K    123 M     0      72  
 1     492          12      21 M   156 M      0       0     409 K
-----------------------------------------------------------------------
 *     454 K       421 K    23 M   157 M    123 M     0     409 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.14        Core1: 84.65        
Core2: 21.57        Core3: 97.77        
Core4: 27.09        Core5: 90.75        
Core6: 27.74        Core7: 73.83        
Core8: 25.30        Core9: 43.31        
Core10: 27.32        Core11: 98.37        
Core12: 21.42        Core13: 114.61        
Core14: 24.57        Core15: 111.15        
Core16: 25.61        Core17: 105.91        
Core18: 25.70        Core19: 108.52        
Core20: 31.99        Core21: 105.49        
Core22: 25.33        Core23: 93.60        
Core24: 21.41        Core25: 82.74        
Core26: 23.37        Core27: 100.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.08
Socket1: 96.05
DDR read Latency(ns)
Socket0: 35868.94
Socket1: 249.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.34        Core1: 87.15        
Core2: 21.09        Core3: 96.30        
Core4: 10.78        Core5: 87.79        
Core6: 16.73        Core7: 76.87        
Core8: 20.83        Core9: 47.70        
Core10: 22.14        Core11: 96.90        
Core12: 32.30        Core13: 113.67        
Core14: 19.89        Core15: 108.53        
Core16: 34.19        Core17: 105.12        
Core18: 28.48        Core19: 106.72        
Core20: 30.57        Core21: 99.92        
Core22: 24.94        Core23: 93.30        
Core24: 25.09        Core25: 81.32        
Core26: 25.48        Core27: 95.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.12
Socket1: 94.76
DDR read Latency(ns)
Socket0: 39721.07
Socket1: 246.70
irq_total: 73965.4570125122
cpu_total: 18.68
cpu_0: 1.46
cpu_1: 45.74
cpu_2: 0.53
cpu_3: 58.64
cpu_4: 0.80
cpu_5: 62.03
cpu_6: 0.53
cpu_7: 44.35
cpu_8: 0.40
cpu_9: 8.78
cpu_10: 0.27
cpu_11: 36.57
cpu_12: 0.40
cpu_13: 32.65
cpu_14: 0.33
cpu_15: 19.68
cpu_16: 0.27
cpu_17: 36.04
cpu_18: 0.86
cpu_19: 19.55
cpu_20: 0.20
cpu_21: 30.45
cpu_22: 0.40
cpu_23: 45.41
cpu_24: 0.60
cpu_25: 33.11
cpu_26: 0.27
cpu_27: 42.49
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 460719
enp4s0f1_rx_packets: 400948
Total_rx_packets: 861667
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 460707
enp4s0f1_rx_packets_phy: 400946
Total_rx_packets_phy: 861653
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4133975065
enp4s0f1_rx_bytes: 3603235662
Total_rx_bytes: 7737210727
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 3917485
enp4s0f1_tx_bytes_phy: 5520613
Total_tx_bytes_phy: 9438098
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 58699
enp4s0f1_tx_packets_phy: 83403
Total_tx_packets_phy: 142102
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1767686
enp4s0f1_tx_bytes: 2010442
Total_tx_bytes: 3778128
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4154663386
enp4s0f1_rx_bytes_phy: 3615731772
Total_rx_bytes_phy: 7770395158
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 26783
enp4s0f1_tx_packets: 30461
Total_tx_packets: 57244


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.45        Core1: 85.83        
Core2: 10.60        Core3: 97.28        
Core4: 20.60        Core5: 88.12        
Core6: 23.51        Core7: 73.99        
Core8: 28.51        Core9: 45.55        
Core10: 23.04        Core11: 96.10        
Core12: 24.28        Core13: 113.45        
Core14: 29.31        Core15: 104.40        
Core16: 23.70        Core17: 104.65        
Core18: 22.85        Core19: 104.94        
Core20: 27.86        Core21: 104.77        
Core22: 27.76        Core23: 95.11        
Core24: 24.41        Core25: 80.20        
Core26: 21.92        Core27: 96.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.09
Socket1: 94.63
DDR read Latency(ns)
Socket0: 33266.58
Socket1: 247.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.92        Core1: 85.23        
Core2: 20.78        Core3: 95.40        
Core4: 14.50        Core5: 86.66        
Core6: 34.26        Core7: 70.62        
Core8: 36.89        Core9: 47.58        
Core10: 37.62        Core11: 95.97        
Core12: 31.81        Core13: 113.03        
Core14: 33.69        Core15: 109.27        
Core16: 22.36        Core17: 102.68        
Core18: 23.95        Core19: 107.07        
Core20: 26.20        Core21: 100.76        
Core22: 29.53        Core23: 92.24        
Core24: 22.86        Core25: 75.20        
Core26: 21.65        Core27: 94.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.78
Socket1: 93.17
DDR read Latency(ns)
Socket0: 40493.81
Socket1: 244.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.46        Core1: 86.01        
Core2: 31.72        Core3: 96.33        
Core4: 10.38        Core5: 88.02        
Core6: 35.59        Core7: 70.72        
Core8: 20.91        Core9: 47.44        
Core10: 29.04        Core11: 97.19        
Core12: 23.44        Core13: 113.82        
Core14: 20.78        Core15: 110.18        
Core16: 24.20        Core17: 103.36        
Core18: 26.02        Core19: 106.19        
Core20: 32.16        Core21: 104.74        
Core22: 34.92        Core23: 92.93        
Core24: 32.38        Core25: 75.71        
Core26: 32.67        Core27: 93.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.07
Socket1: 94.04
DDR read Latency(ns)
Socket0: 39216.58
Socket1: 243.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 85.42        
Core2: 27.82        Core3: 97.85        
Core4: 26.11        Core5: 88.91        
Core6: 20.59        Core7: 72.55        
Core8: 24.80        Core9: 49.09        
Core10: 25.09        Core11: 102.67        
Core12: 24.69        Core13: 114.17        
Core14: 31.74        Core15: 114.65        
Core16: 24.71        Core17: 104.14        
Core18: 23.19        Core19: 111.36        
Core20: 35.51        Core21: 102.95        
Core22: 26.50        Core23: 92.03        
Core24: 23.78        Core25: 77.24        
Core26: 11.11        Core27: 93.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.12
Socket1: 95.22
DDR read Latency(ns)
Socket0: 36769.56
Socket1: 247.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds


Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19930
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417719910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417725482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208865352; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208865352; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208943446; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208943446; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007465189; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4290846; Consumed Joules: 261.89; Watts: 43.60; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 693811; Consumed DRAM Joules: 10.62; DRAM Watts: 1.77
S1P0; QPIClocks: 14417742378; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417749994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208977384; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208977384; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208882192; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208882192; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007475462; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5444034; Consumed Joules: 332.28; Watts: 55.32; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1667171; Consumed DRAM Joules: 25.51; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4f10
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.82   0.01    0.61     294 K    894 K    0.67    0.14    0.00    0.01     3584        5        1     70
   1    1     0.09   0.21   0.45    0.93      39 M     49 M    0.21    0.31    0.04    0.05     4032     2671        8     61
   2    0     0.00   0.49   0.00    0.60      32 K    107 K    0.70    0.27    0.00    0.01      616        2        1     69
   3    1     0.13   0.20   0.64    1.20      46 M     59 M    0.21    0.22    0.04    0.05     1680     1706       25     60
   4    0     0.04   1.15   0.03    1.14     107 K    700 K    0.85    0.64    0.00    0.00    10080       43        0     70
   5    1     0.07   0.10   0.73    1.20      75 M     89 M    0.16    0.17    0.10    0.12     9296     5032       13     60
   6    0     0.01   1.38   0.00    0.67      42 K    136 K    0.69    0.42    0.00    0.00     1008        3        1     69
   7    1     0.25   0.41   0.63    1.15      30 M     43 M    0.31    0.23    0.01    0.02     1512     1053       49     59
   8    0     0.00   0.50   0.00    0.60      24 K    101 K    0.76    0.29    0.00    0.01      504        2        1     68
   9    1     0.05   0.69   0.07    0.61     936 K   3154 K    0.70    0.33    0.00    0.01      168       15       14     60
  10    0     0.00   0.52   0.00    0.60      33 K    110 K    0.70    0.30    0.00    0.01      784        3        7     68
  11    1     0.05   0.18   0.29    0.75      41 M     48 M    0.14    0.16    0.08    0.09     4704     2535       15     60
  12    0     0.00   0.45   0.00    0.60      24 K     77 K    0.68    0.28    0.00    0.01      728        1        1     69
  13    1     0.04   0.15   0.26    0.69      34 M     41 M    0.17    0.17    0.09    0.11      504       14        4     60
  14    0     0.00   0.49   0.00    0.60      35 K    102 K    0.66    0.29    0.00    0.01      896        2        1     69
  15    1     0.05   0.17   0.26    0.73      36 M     44 M    0.17    0.15    0.08    0.10     3192     1244        8     60
  16    0     0.02   2.00   0.01    0.77     115 K    229 K    0.50    0.36    0.00    0.00     2856        8        5     70
  17    1     0.08   0.25   0.32    0.78      34 M     42 M    0.20    0.19    0.04    0.05      168       11        4     61
  18    0     0.01   1.56   0.00    0.60      46 K    158 K    0.70    0.41    0.00    0.00      616        4        1     70
  19    1     0.05   0.30   0.18    0.61      22 M     27 M    0.19    0.18    0.04    0.05      224      292       28     62
  20    0     0.00   0.82   0.00    0.60      32 K    120 K    0.73    0.32    0.00    0.01     3472        6        0     70
  21    1     0.04   0.31   0.15    0.60      17 M     21 M    0.18    0.28    0.04    0.05      672      613        7     62
  22    0     0.00   1.03   0.00    0.60      35 K    117 K    0.69    0.22    0.00    0.00      336        2        5     70
  23    1     0.12   0.38   0.30    0.76      28 M     35 M    0.20    0.24    0.02    0.03     3192     1713       78     62
  24    0     0.00   0.49   0.00    0.60      29 K    111 K    0.74    0.29    0.00    0.01      728        2        1     70
  25    1     0.11   0.38   0.30    0.76      28 M     35 M    0.19    0.22    0.02    0.03     2576      819       11     61
  26    0     0.00   0.56   0.00    0.60      29 K     98 K    0.70    0.28    0.00    0.01     1120        5        0     69
  27    1     0.13   0.33   0.39    0.87      33 M     44 M    0.24    0.22    0.03    0.03     1736     1071       34     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.10   0.01    0.77     883 K   3066 K    0.71    0.41    0.00    0.00    27328       88       25     62
 SKT    1     0.09   0.26   0.35    0.89     469 M    585 M    0.20    0.21    0.04    0.05    33656    18789      298     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.27   0.18    0.89     470 M    588 M    0.20    0.21    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.29 %

 C1 core residency: 29.78 %; C3 core residency: 1.34 %; C6 core residency: 48.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.72 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1     7318 M   7327 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.39     0.17     218.93       8.85         192.41
 SKT   1    39.04    39.75     278.86      21.23         347.02
---------------------------------------------------------------------------------------------------------------
       *    39.43    39.92     497.80      30.08         347.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 50ed
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7917.68 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7768.40 --|
|-- Mem Ch  2: Reads (MB/s):    84.48 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    40.75 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    84.48 --||-- NODE 1 Mem Read (MB/s) :  7917.68 --|
|-- NODE 0 Mem Write(MB/s) :    40.75 --||-- NODE 1 Mem Write(MB/s) :  7768.40 --|
|-- NODE 0 P. Write (T/s):      31166 --||-- NODE 1 P. Write (T/s):     189967 --|
|-- NODE 0 Memory (MB/s):      125.24 --||-- NODE 1 Memory (MB/s):    15686.09 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8002.17                --|
            |--                System Write Throughput(MB/s):       7809.16                --|
            |--               System Memory Throughput(MB/s):      15811.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5222
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     486 K       333 K  1065 K   562 K    119 M    36      72  
 1    4728         324      22 M   154 M      0      12     287 K
-----------------------------------------------------------------------
 *     490 K       333 K    23 M   154 M    119 M    48     288 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.93        Core1: 111.83        
Core2: 26.61        Core3: 100.64        
Core4: 34.68        Core5: 104.19        
Core6: 28.88        Core7: 115.91        
Core8: 31.92        Core9: 47.67        
Core10: 23.00        Core11: 112.87        
Core12: 28.49        Core13: 105.95        
Core14: 27.40        Core15: 105.82        
Core16: 22.90        Core17: 127.01        
Core18: 10.27        Core19: 110.36        
Core20: 25.86        Core21: 101.40        
Core22: 23.00        Core23: 109.57        
Core24: 25.44        Core25: 124.62        
Core26: 25.86        Core27: 121.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.26
Socket1: 109.03
DDR read Latency(ns)
Socket0: 32532.02
Socket1: 264.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.00        Core1: 114.68        
Core2: 26.35        Core3: 101.84        
Core4: 28.61        Core5: 106.62        
Core6: 24.27        Core7: 119.22        
Core8: 24.22        Core9: 51.32        
Core10: 22.75        Core11: 118.20        
Core12: 10.54        Core13: 107.28        
Core14: 22.72        Core15: 110.18        
Core16: 17.91        Core17: 128.87        
Core18: 23.43        Core19: 116.31        
Core20: 25.66        Core21: 105.25        
Core22: 32.47        Core23: 110.33        
Core24: 21.15        Core25: 126.58        
Core26: 31.46        Core27: 123.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.34
Socket1: 111.80
DDR read Latency(ns)
Socket0: 32683.84
Socket1: 268.69
irq_total: 59885.7034801059
cpu_total: 19.76
cpu_0: 1.26
cpu_1: 55.45
cpu_2: 0.47
cpu_3: 68.62
cpu_4: 0.53
cpu_5: 62.43
cpu_6: 0.53
cpu_7: 41.42
cpu_8: 0.27
cpu_9: 2.13
cpu_10: 0.66
cpu_11: 37.10
cpu_12: 0.60
cpu_13: 40.76
cpu_14: 0.27
cpu_15: 48.40
cpu_16: 0.47
cpu_17: 21.01
cpu_18: 0.40
cpu_19: 28.59
cpu_20: 0.20
cpu_21: 47.54
cpu_22: 0.53
cpu_23: 42.62
cpu_24: 0.86
cpu_25: 27.59
cpu_26: 0.60
cpu_27: 22.14
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4052543178
enp4s0f1_rx_bytes_phy: 3556337850
Total_rx_bytes_phy: 7608881028
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 449373
enp4s0f1_rx_packets: 394359
Total_rx_packets: 843732
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 27990
enp4s0f1_tx_packets: 27400
Total_tx_packets: 55390
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 449383
enp4s0f1_rx_packets_phy: 394360
Total_rx_packets_phy: 843743
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 60889
enp4s0f1_tx_packets_phy: 79713
Total_tx_packets_phy: 140602
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4064870
enp4s0f1_tx_bytes_phy: 5266061
Total_tx_bytes_phy: 9330931
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4037278487
enp4s0f1_rx_bytes: 3543697702
Total_rx_bytes: 7580976189
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1847358
enp4s0f1_tx_bytes: 1808425
Total_tx_bytes: 3655783


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.73        Core1: 113.02        
Core2: 25.50        Core3: 100.04        
Core4: 32.90        Core5: 103.67        
Core6: 25.49        Core7: 115.13        
Core8: 27.94        Core9: 27.61        
Core10: 24.30        Core11: 110.41        
Core12: 25.75        Core13: 104.22        
Core14: 26.81        Core15: 105.36        
Core16: 21.64        Core17: 128.95        
Core18: 22.03        Core19: 115.24        
Core20: 22.25        Core21: 103.47        
Core22: 22.00        Core23: 109.31        
Core24: 26.82        Core25: 126.33        
Core26: 37.54        Core27: 121.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.84
Socket1: 108.84
DDR read Latency(ns)
Socket0: 30836.48
Socket1: 266.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.43        Core1: 112.49        
Core2: 26.47        Core3: 101.67        
Core4: 31.80        Core5: 107.19        
Core6: 25.76        Core7: 121.32        
Core8: 31.70        Core9: 55.10        
Core10: 25.44        Core11: 118.90        
Core12: 23.58        Core13: 107.82        
Core14: 22.21        Core15: 111.79        
Core16: 11.11        Core17: 130.37        
Core18: 20.19        Core19: 114.25        
Core20: 22.70        Core21: 103.58        
Core22: 19.18        Core23: 111.48        
Core24: 22.81        Core25: 124.85        
Core26: 24.62        Core27: 123.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.78
Socket1: 111.87
DDR read Latency(ns)
Socket0: 34693.79
Socket1: 268.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.60        Core1: 111.55        
Core2: 33.47        Core3: 100.84        
Core4: 32.71        Core5: 105.92        
Core6: 32.23        Core7: 120.57        
Core8: 37.54        Core9: 65.35        
Core10: 30.78        Core11: 113.26        
Core12: 30.64        Core13: 104.86        
Core14: 34.07        Core15: 108.82        
Core16: 35.89        Core17: 135.09        
Core18: 33.36        Core19: 112.29        
Core20: 32.97        Core21: 107.14        
Core22: 35.89        Core23: 110.93        
Core24: 27.38        Core25: 130.62        
Core26: 24.51        Core27: 121.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.32
Socket1: 111.05
DDR read Latency(ns)
Socket0: 38143.05
Socket1: 265.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.41        Core1: 111.90        
Core2: 20.56        Core3: 101.19        
Core4: 23.78        Core5: 107.06        
Core6: 24.08        Core7: 116.67        
Core8: 30.64        Core9: 44.41        
Core10: 25.95        Core11: 117.73        
Core12: 26.93        Core13: 107.85        
Core14: 26.90        Core15: 107.19        
Core16: 10.23        Core17: 137.19        
Core18: 24.97        Core19: 111.48        
Core20: 28.48        Core21: 104.77        
Core22: 25.47        Core23: 110.30        
Core24: 30.78        Core25: 134.83        
Core26: 21.75        Core27: 123.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.25
Socket1: 111.41
DDR read Latency(ns)
Socket0: 32450.74
Socket1: 267.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21642
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411521886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411540830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205777897; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205777897; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205880311; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205880311; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004943442; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4282793; Consumed Joules: 261.40; Watts: 43.53; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 695962; Consumed DRAM Joules: 10.65; DRAM Watts: 1.77
S1P0; QPIClocks: 14411733870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411745746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205983480; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205983480; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205887583; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205887583; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005068358; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5389323; Consumed Joules: 328.94; Watts: 54.78; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1650258; Consumed DRAM Joules: 25.25; DRAM Watts: 4.20
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 55c0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     286 K    826 K    0.65    0.08    0.01    0.02     3136        2        1     70
   1    1     0.10   0.14   0.70    1.20      56 M     69 M    0.18    0.16    0.06    0.07     2520      981       11     60
   2    0     0.01   1.19   0.01    0.94      69 K    326 K    0.79    0.55    0.00    0.00     4760       15        1     69
   3    1     0.21   0.26   0.81    1.20      54 M     69 M    0.22    0.17    0.03    0.03     1792      798       30     60
   4    0     0.01   1.71   0.01    0.71      74 K    194 K    0.61    0.39    0.00    0.00     1288        5        3     70
   5    1     0.07   0.09   0.79    1.20      74 M     89 M    0.17    0.15    0.10    0.12     5376     2170       12     60
   6    0     0.02   1.27   0.02    1.05      69 K    425 K    0.84    0.62    0.00    0.00     4424       18        1     69
   7    1     0.07   0.20   0.32    0.79      35 M     42 M    0.17    0.15    0.05    0.06     2352     1361       15     60
   8    0     0.00   0.67   0.00    0.60      57 K    139 K    0.59    0.31    0.00    0.01     1064        3        3     68
   9    1     0.01   1.31   0.01    0.66     226 K    437 K    0.48    0.23    0.00    0.00        0       10        6     61
  10    0     0.00   0.56   0.00    0.60      11 K     68 K    0.83    0.37    0.00    0.01      672        2        0     67
  11    1     0.07   0.38   0.19    0.62      21 M     25 M    0.18    0.31    0.03    0.04     2408     1273       13     61
  12    0     0.00   0.54   0.00    0.60      12 K     60 K    0.80    0.35    0.00    0.01      560        1        1     69
  13    1     0.07   0.24   0.32    0.78      37 M     44 M    0.17    0.19    0.05    0.06     1792      822        7     60
  14    0     0.00   1.37   0.00    0.61      29 K     99 K    0.70    0.45    0.00    0.00     1400        2        1     69
  15    1     0.14   0.27   0.51    1.04      39 M     49 M    0.20    0.15    0.03    0.04     4144     2152        8     60
  16    0     0.00   1.32   0.00    0.60      20 K     64 K    0.69    0.23    0.00    0.00     1624        3        1     70
  17    1     0.02   0.14   0.13    0.61      17 M     21 M    0.15    0.14    0.10    0.12     1400      600        2     61
  18    0     0.00   0.75   0.00    0.60      26 K     95 K    0.73    0.36    0.00    0.01     1008        2        1     70
  19    1     0.07   0.34   0.21    0.64      21 M     27 M    0.23    0.20    0.03    0.04     2576     1059       26     62
  20    0     0.01   1.46   0.00    0.61      40 K    130 K    0.69    0.40    0.00    0.00      896        3        0     70
  21    1     0.12   0.27   0.45    0.95      35 M     44 M    0.21    0.18    0.03    0.04     3024     1417       15     62
  22    0     0.00   1.06   0.00    0.60      29 K    109 K    0.73    0.28    0.00    0.00     1848        3        1     70
  23    1     0.10   0.39   0.25    0.68      21 M     27 M    0.22    0.33    0.02    0.03     2912     1260       16     62
  24    0     0.00   0.55   0.00    0.60      16 K     79 K    0.79    0.30    0.00    0.01     2576        2        1     70
  25    1     0.06   0.30   0.18    0.61      18 M     24 M    0.24    0.19    0.03    0.04     1344      630       11     62
  26    0     0.01   1.04   0.01    1.06      32 K    222 K    0.85    0.60    0.00    0.00     3080       11        1     69
  27    1     0.02   0.14   0.14    0.60      19 M     23 M    0.19    0.12    0.10    0.12      112        6        2     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.10   0.01    0.78     778 K   2842 K    0.73    0.42    0.00    0.00    28336       72       15     61
 SKT    1     0.08   0.23   0.36    0.92     454 M    561 M    0.19    0.18    0.04    0.05    31752    14539      174     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.24   0.18    0.92     454 M    564 M    0.19    0.18    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.87 %

 C1 core residency: 22.07 %; C3 core residency: 1.94 %; C6 core residency: 56.12 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.99 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1     7446 M   7466 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.43     0.20     218.47       8.91         191.13
 SKT   1    39.77    39.50     274.17      21.13         372.04
---------------------------------------------------------------------------------------------------------------
       *    40.20    39.70     492.63      30.04         371.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 579f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7599.26 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7980.86 --|
|-- Mem Ch  2: Reads (MB/s):    93.79 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    41.30 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    93.79 --||-- NODE 1 Mem Read (MB/s) :  7599.26 --|
|-- NODE 0 Mem Write(MB/s) :    41.30 --||-- NODE 1 Mem Write(MB/s) :  7980.86 --|
|-- NODE 0 P. Write (T/s):      31145 --||-- NODE 1 P. Write (T/s):     156268 --|
|-- NODE 0 Memory (MB/s):      135.10 --||-- NODE 1 Memory (MB/s):    15580.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7693.05                --|
            |--                System Write Throughput(MB/s):       8022.17                --|
            |--               System Memory Throughput(MB/s):      15715.22                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 58d2
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     570 K       445 K   689 K   488 K    124 M     0       0  
 1     972          12      25 M   160 M    252      12     557 K
-----------------------------------------------------------------------
 *     571 K       445 K    26 M   160 M    124 M    12     557 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 81.95        
Core2: 30.48        Core3: 99.85        
Core4: 25.26        Core5: 83.35        
Core6: 20.90        Core7: 92.93        
Core8: 35.15        Core9: 28.77        
Core10: 24.41        Core11: 79.32        
Core12: 10.28        Core13: 104.75        
Core14: 33.33        Core15: 88.58        
Core16: 34.20        Core17: 78.20        
Core18: 29.55        Core19: 86.94        
Core20: 35.75        Core21: 92.12        
Core22: 36.41        Core23: 87.34        
Core24: 33.32        Core25: 87.67        
Core26: 25.61        Core27: 92.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.28
Socket1: 88.04
DDR read Latency(ns)
Socket0: 30220.56
Socket1: 219.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.13        Core1: 85.56        
Core2: 24.16        Core3: 103.22        
Core4: 23.83        Core5: 84.78        
Core6: 27.13        Core7: 99.39        
Core8: 27.91        Core9: 31.10        
Core10: 24.23        Core11: 81.41        
Core12: 10.88        Core13: 107.75        
Core14: 22.74        Core15: 89.72        
Core16: 24.08        Core17: 79.59        
Core18: 26.20        Core19: 88.32        
Core20: 21.72        Core21: 94.79        
Core22: 24.50        Core23: 89.71        
Core24: 22.79        Core25: 91.32        
Core26: 25.52        Core27: 97.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.83
Socket1: 90.91
DDR read Latency(ns)
Socket0: 29874.93
Socket1: 229.22
irq_total: 114221.553694877
cpu_total: 19.14
cpu_0: 1.26
cpu_1: 45.55
cpu_2: 0.27
cpu_3: 42.02
cpu_4: 0.33
cpu_5: 85.11
cpu_6: 0.86
cpu_7: 34.18
cpu_8: 1.06
cpu_9: 7.58
cpu_10: 0.73
cpu_11: 38.16
cpu_12: 0.80
cpu_13: 36.57
cpu_14: 0.60
cpu_15: 26.40
cpu_16: 0.40
cpu_17: 25.73
cpu_18: 0.27
cpu_19: 35.24
cpu_20: 0.20
cpu_21: 34.91
cpu_22: 0.27
cpu_23: 43.02
cpu_24: 0.27
cpu_25: 37.37
cpu_26: 0.27
cpu_27: 36.70
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5561325
enp4s0f1_tx_bytes_phy: 5581661
Total_tx_bytes_phy: 11142986
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4195978933
enp4s0f1_rx_bytes: 3624495230
Total_rx_bytes: 7820474163
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 81971
enp4s0f1_tx_packets_phy: 84194
Total_tx_packets_phy: 166165
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 3466972
enp4s0f1_tx_bytes: 2125085
Total_tx_bytes: 5592057
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 52529
enp4s0f1_tx_packets: 32198
Total_tx_packets: 84727
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4215731065
enp4s0f1_rx_bytes_phy: 3639434520
Total_rx_bytes_phy: 7855165585
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 467479
enp4s0f1_rx_packets_phy: 403574
Total_rx_packets_phy: 871053
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 467482
enp4s0f1_rx_packets: 403585
Total_rx_packets: 871067


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.94        Core1: 88.81        
Core2: 24.07        Core3: 101.92        
Core4: 24.38        Core5: 84.22        
Core6: 24.41        Core7: 96.29        
Core8: 25.38        Core9: 32.84        
Core10: 26.95        Core11: 85.18        
Core12: 23.02        Core13: 105.16        
Core14: 24.31        Core15: 91.52        
Core16: 10.86        Core17: 81.30        
Core18: 23.00        Core19: 91.93        
Core20: 25.01        Core21: 97.52        
Core22: 24.27        Core23: 93.77        
Core24: 27.39        Core25: 89.22        
Core26: 29.53        Core27: 95.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.12
Socket1: 91.56
DDR read Latency(ns)
Socket0: 28819.20
Socket1: 230.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.17        Core1: 87.58        
Core2: 22.57        Core3: 100.60        
Core4: 33.32        Core5: 83.41        
Core6: 25.16        Core7: 97.07        
Core8: 15.52        Core9: 31.27        
Core10: 22.54        Core11: 84.13        
Core12: 24.81        Core13: 104.81        
Core14: 26.51        Core15: 89.15        
Core16: 11.90        Core17: 81.14        
Core18: 23.17        Core19: 88.62        
Core20: 22.14        Core21: 93.54        
Core22: 21.59        Core23: 91.25        
Core24: 24.95        Core25: 89.33        
Core26: 27.81        Core27: 95.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.48
Socket1: 90.36
DDR read Latency(ns)
Socket0: 31085.59
Socket1: 223.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.90        Core1: 88.77        
Core2: 27.22        Core3: 101.26        
Core4: 37.79        Core5: 84.56        
Core6: 32.61        Core7: 97.44        
Core8: 31.02        Core9: 30.96        
Core10: 26.71        Core11: 85.83        
Core12: 27.75        Core13: 106.51        
Core14: 33.94        Core15: 89.20        
Core16: 25.57        Core17: 80.85        
Core18: 31.40        Core19: 90.65        
Core20: 27.89        Core21: 96.48        
Core22: 32.82        Core23: 92.37        
Core24: 35.73        Core25: 90.29        
Core26: 35.31        Core27: 94.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.51
Socket1: 91.37
DDR read Latency(ns)
Socket0: 32757.15
Socket1: 229.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.42        Core1: 85.67        
Core2: 27.81        Core3: 100.73        
Core4: 27.15        Core5: 83.68        
Core6: 22.27        Core7: 97.59        
Core8: 10.64        Core9: 30.37        
Core10: 31.65        Core11: 82.36        
Core12: 33.58        Core13: 105.86        
Core14: 26.49        Core15: 89.24        
Core16: 22.32        Core17: 79.99        
Core18: 24.58        Core19: 88.63        
Core20: 33.74        Core21: 94.59        
Core22: 21.15        Core23: 92.45        
Core24: 29.17        Core25: 91.87        
Core26: 37.55        Core27: 96.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.59
Socket1: 90.58
DDR read Latency(ns)
Socket0: 31463.06
Socket1: 227.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23354
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413567738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413574142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206791716; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206791716; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206869828; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206869828; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005769336; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4303329; Consumed Joules: 262.65; Watts: 43.74; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 696006; Consumed DRAM Joules: 10.65; DRAM Watts: 1.77
S1P0; QPIClocks: 14413699862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413703442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206939034; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206939034; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206855920; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206855920; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005847887; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5409622; Consumed Joules: 330.18; Watts: 54.98; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1664438; Consumed DRAM Joules: 25.47; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c6f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.62   0.01    0.60     260 K    807 K    0.68    0.12    0.00    0.01     3248        4        1     70
   1    1     0.10   0.18   0.52    1.03      39 M     50 M    0.22    0.28    0.04    0.05     6776     4099       25     61
   2    0     0.00   1.14   0.00    0.60      51 K    176 K    0.71    0.39    0.00    0.00      896        4        2     69
   3    1     0.08   0.21   0.37    0.85      36 M     45 M    0.19    0.20    0.05    0.06     1120      927       14     60
   4    0     0.00   0.60   0.00    0.60      27 K    103 K    0.73    0.37    0.00    0.01     1736        4        0     70
   5    1     0.24   0.26   0.92    1.20      69 M     87 M    0.21    0.20    0.03    0.04     3584     1730       12     60
   6    0     0.00   0.49   0.00    0.60      13 K     73 K    0.81    0.29    0.00    0.01      952        2        0     69
   7    1     0.05   0.20   0.25    0.70      36 M     43 M    0.15    0.15    0.07    0.09     2184     1476       17     61
   8    0     0.00   0.38   0.00    0.60      22 K     83 K    0.73    0.24    0.00    0.01      896        2        6     69
   9    1     0.06   0.71   0.08    0.66     776 K   3215 K    0.76    0.37    0.00    0.01      280       20       13     61
  10    0     0.00   0.29   0.01    0.64      31 K    107 K    0.71    0.21    0.00    0.00     1064        4        0     68
  11    1     0.15   0.48   0.32    0.78      20 M     28 M    0.27    0.29    0.01    0.02     3136     1761       10     60
  12    0     0.00   0.49   0.00    0.60      28 K     92 K    0.69    0.28    0.00    0.01      672        2        5     69
  13    1     0.04   0.14   0.28    0.73      37 M     43 M    0.16    0.19    0.09    0.11     1568      861        1     60
  14    0     0.01   1.78   0.01    0.75      53 K    142 K    0.62    0.39    0.00    0.00     1568        2        2     69
  15    1     0.04   0.25   0.18    0.61      25 M     29 M    0.16    0.24    0.06    0.07     3640     2392        4     60
  16    0     0.00   0.77   0.00    0.60      60 K    128 K    0.53    0.28    0.00    0.01     4984        5        4     69
  17    1     0.08   0.41   0.19    0.61      19 M     25 M    0.22    0.32    0.03    0.03      840      798        7     61
  18    0     0.00   0.41   0.00    0.60      22 K     91 K    0.75    0.18    0.00    0.01      392        2        1     70
  19    1     0.13   0.20   0.67    1.20      52 M     66 M    0.21    0.20    0.04    0.05      504      124       51     61
  20    0     0.00   0.54   0.00    0.60      37 K    126 K    0.70    0.34    0.00    0.01     2072        4        1     70
  21    1     0.11   0.40   0.27    0.72      19 M     25 M    0.25    0.30    0.02    0.02     1904      823       13     62
  22    0     0.00   0.48   0.00    0.60      29 K     97 K    0.69    0.25    0.00    0.01     2072        2        7     70
  23    1     0.10   0.21   0.47    0.98      41 M     52 M    0.20    0.21    0.04    0.05     2408     3807       96     62
  24    0     0.01   1.00   0.01    0.96      51 K    268 K    0.81    0.57    0.00    0.00     1456        9        1     70
  25    1     0.07   0.23   0.31    0.78      36 M     44 M    0.19    0.17    0.05    0.06     2744     1677        9     62
  26    0     0.04   1.23   0.03    1.10     127 K    638 K    0.80    0.61    0.00    0.00     6888       32        2     70
  27    1     0.06   0.21   0.29    0.74      36 M     43 M    0.16    0.15    0.06    0.07     2968     1600        9     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.88   0.01    0.76     819 K   2937 K    0.72    0.41    0.00    0.00    28896       78       32     61
 SKT    1     0.09   0.26   0.37    0.88     472 M    591 M    0.20    0.22    0.04    0.05    33656    22095      281     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.27   0.19    0.88     473 M    594 M    0.20    0.22    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.07 %

 C1 core residency: 28.08 %; C3 core residency: 2.36 %; C6 core residency: 48.49 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.65 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     28 G   |   30%    30%   
 SKT    1     7143 M   7179 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.47     0.19     219.26       8.93         182.41
 SKT   1    38.21    39.58     276.91      21.17         340.20
---------------------------------------------------------------------------------------------------------------
       *    38.68    39.78     496.17      30.09         340.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e59
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7889.62 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7938.47 --|
|-- Mem Ch  2: Reads (MB/s):    84.57 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    43.06 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    84.57 --||-- NODE 1 Mem Read (MB/s) :  7889.62 --|
|-- NODE 0 Mem Write(MB/s) :    43.06 --||-- NODE 1 Mem Write(MB/s) :  7938.47 --|
|-- NODE 0 P. Write (T/s):      31146 --||-- NODE 1 P. Write (T/s):     173199 --|
|-- NODE 0 Memory (MB/s):      127.62 --||-- NODE 1 Memory (MB/s):    15828.09 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7974.18                --|
            |--                System Write Throughput(MB/s):       7981.52                --|
            |--               System Memory Throughput(MB/s):      15955.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f89
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     509 K       437 K  1110 K   388 K    123 M     0      36  
 1       0          12      26 M   159 M    252       0     540 K
-----------------------------------------------------------------------
 *     509 K       437 K    27 M   159 M    123 M     0     540 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.33        Core1: 94.94        
Core2: 27.81        Core3: 81.58        
Core4: 27.38        Core5: 89.50        
Core6: 21.11        Core7: 99.68        
Core8: 28.46        Core9: 38.78        
Core10: 33.79        Core11: 91.80        
Core12: 35.96        Core13: 130.87        
Core14: 29.69        Core15: 112.94        
Core16: 33.50        Core17: 128.67        
Core18: 35.82        Core19: 99.68        
Core20: 37.06        Core21: 86.06        
Core22: 38.16        Core23: 91.45        
Core24: 40.02        Core25: 106.08        
Core26: 36.15        Core27: 115.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.83
Socket1: 100.09
DDR read Latency(ns)
Socket0: 32722.29
Socket1: 253.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 96.37        
Core2: 24.56        Core3: 87.89        
Core4: 29.72        Core5: 86.56        
Core6: 23.96        Core7: 101.52        
Core8: 30.51        Core9: 39.01        
Core10: 30.54        Core11: 96.72        
Core12: 25.14        Core13: 130.37        
Core14: 26.27        Core15: 114.75        
Core16: 33.62        Core17: 128.03        
Core18: 22.83        Core19: 99.43        
Core20: 25.11        Core21: 87.27        
Core22: 10.87        Core23: 91.33        
Core24: 22.33        Core25: 108.69        
Core26: 23.46        Core27: 115.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.05
Socket1: 101.51
DDR read Latency(ns)
Socket0: 32323.84
Socket1: 255.37
irq_total: 98283.3786809037
cpu_total: 20.08
cpu_0: 1.20
cpu_1: 56.45
cpu_2: 0.73
cpu_3: 48.47
cpu_4: 0.33
cpu_5: 58.31
cpu_6: 0.27
cpu_7: 42.82
cpu_8: 0.20
cpu_9: 2.79
cpu_10: 0.60
cpu_11: 50.53
cpu_12: 0.53
cpu_13: 34.57
cpu_14: 1.40
cpu_15: 41.09
cpu_16: 0.60
cpu_17: 39.63
cpu_18: 0.80
cpu_19: 42.89
cpu_20: 0.27
cpu_21: 18.55
cpu_22: 1.06
cpu_23: 26.20
cpu_24: 0.40
cpu_25: 42.69
cpu_26: 0.40
cpu_27: 48.67
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2665195
enp4s0f1_tx_bytes: 1950529
Total_tx_bytes: 4615724
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 40381
enp4s0f1_tx_packets: 29553
Total_tx_packets: 69934
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 466100
enp4s0f1_rx_packets_phy: 401813
Total_rx_packets_phy: 867913
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4184806072
enp4s0f1_rx_bytes: 3607961775
Total_rx_bytes: 7792767847
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 70469
enp4s0f1_tx_packets_phy: 81804
Total_tx_packets_phy: 152273
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4752304
enp4s0f1_tx_bytes_phy: 5412776
Total_tx_bytes_phy: 10165080
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4203290311
enp4s0f1_rx_bytes_phy: 3623555576
Total_rx_bytes_phy: 7826845887
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 466096
enp4s0f1_rx_packets: 401830
Total_rx_packets: 867926


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.49        Core1: 99.90        
Core2: 27.57        Core3: 95.37        
Core4: 22.10        Core5: 91.13        
Core6: 21.25        Core7: 105.49        
Core8: 24.07        Core9: 39.39        
Core10: 27.80        Core11: 102.10        
Core12: 26.02        Core13: 134.89        
Core14: 33.85        Core15: 116.33        
Core16: 23.09        Core17: 133.60        
Core18: 23.11        Core19: 104.76        
Core20: 23.84        Core21: 108.97        
Core22: 11.07        Core23: 96.72        
Core24: 21.35        Core25: 114.85        
Core26: 21.65        Core27: 119.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.84
Socket1: 107.12
DDR read Latency(ns)
Socket0: 30256.94
Socket1: 262.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.35        Core1: 94.45        
Core2: 23.26        Core3: 78.98        
Core4: 23.66        Core5: 89.20        
Core6: 34.91        Core7: 103.19        
Core8: 23.90        Core9: 36.94        
Core10: 19.98        Core11: 89.56        
Core12: 23.60        Core13: 131.05        
Core14: 26.58        Core15: 113.13        
Core16: 24.17        Core17: 129.56        
Core18: 21.05        Core19: 102.95        
Core20: 29.40        Core21: 83.96        
Core22: 11.29        Core23: 88.33        
Core24: 16.22        Core25: 108.21        
Core26: 22.81        Core27: 117.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.59
Socket1: 99.90
DDR read Latency(ns)
Socket0: 30357.36
Socket1: 251.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.02        Core1: 95.78        
Core2: 26.65        Core3: 82.26        
Core4: 22.49        Core5: 90.89        
Core6: 28.02        Core7: 102.31        
Core8: 37.52        Core9: 38.73        
Core10: 26.56        Core11: 92.86        
Core12: 21.55        Core13: 134.30        
Core14: 30.48        Core15: 114.04        
Core16: 25.28        Core17: 133.17        
Core18: 22.41        Core19: 103.88        
Core20: 20.65        Core21: 90.49        
Core22: 11.16        Core23: 93.94        
Core24: 19.68        Core25: 113.48        
Core26: 27.93        Core27: 119.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.94
Socket1: 102.66
DDR read Latency(ns)
Socket0: 30598.64
Socket1: 255.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.77        Core1: 97.77        
Core2: 33.72        Core3: 90.09        
Core4: 33.96        Core5: 89.70        
Core6: 43.71        Core7: 101.26        
Core8: 36.09        Core9: 38.20        
Core10: 36.42        Core11: 97.65        
Core12: 23.79        Core13: 133.00        
Core14: 34.98        Core15: 116.15        
Core16: 37.17        Core17: 132.37        
Core18: 34.66        Core19: 104.43        
Core20: 30.77        Core21: 100.13        
Core22: 21.98        Core23: 94.10        
Core24: 26.09        Core25: 112.57        
Core26: 34.99        Core27: 119.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.07
Socket1: 104.53
DDR read Latency(ns)
Socket0: 33579.29
Socket1: 259.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25066
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414406706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414416430; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207213926; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207213926; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207322721; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207322721; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006147430; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4298201; Consumed Joules: 262.34; Watts: 43.68; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 699009; Consumed DRAM Joules: 10.69; DRAM Watts: 1.78
S1P0; QPIClocks: 14414616498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414621170; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207415058; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207415058; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207323485; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207323485; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006217778; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5562092; Consumed Joules: 339.48; Watts: 56.52; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1662928; Consumed DRAM Joules: 25.44; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 631d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     285 K    812 K    0.65    0.09    0.01    0.02     3304        3        1     70
   1    1     0.17   0.25   0.68    1.20      41 M     54 M    0.24    0.22    0.02    0.03     1120     1354       29     60
   2    0     0.01   1.55   0.00    0.61     103 K    209 K    0.51    0.33    0.00    0.00     4200        7        6     69
   3    1     0.11   0.28   0.40    0.88      36 M     47 M    0.22    0.31    0.03    0.04     2464     1788       13     60
   4    0     0.01   1.37   0.00    0.61      34 K    135 K    0.75    0.39    0.00    0.00      784        3        2     70
   5    1     0.10   0.16   0.64    1.17      57 M     70 M    0.18    0.18    0.05    0.07     6944     3955       41     60
   6    0     0.00   0.56   0.00    0.60      37 K    128 K    0.71    0.34    0.00    0.01      896        5        1     69
   7    1     0.12   0.28   0.42    0.91      36 M     46 M    0.21    0.19    0.03    0.04     1904     1473       26     60
   8    0     0.01   1.00   0.01    0.96      62 K    271 K    0.77    0.57    0.00    0.00     2520       11        1     68
   9    1     0.03   0.66   0.04    0.65     440 K   1552 K    0.72    0.15    0.00    0.01     1232       22       15     61
  10    0     0.01   1.22   0.01    0.95      54 K    269 K    0.80    0.56    0.00    0.00     3584       10        1     67
  11    1     0.12   0.21   0.58    1.14      40 M     53 M    0.24    0.21    0.03    0.04     1680     1416       18     59
  12    0     0.00   0.66   0.00    0.60      31 K    118 K    0.73    0.35    0.00    0.01     1008        3        0     69
  13    1     0.02   0.11   0.22    0.65      36 M     41 M    0.12    0.14    0.16    0.18     2184     1462        3     60
  14    0     0.02   1.47   0.01    1.06      46 K    275 K    0.83    0.59    0.00    0.00     1400        6        0     69
  15    1     0.03   0.10   0.33    0.79      39 M     47 M    0.16    0.15    0.12    0.14     3696     2979        4     60
  16    0     0.00   0.55   0.00    0.60      25 K     91 K    0.73    0.36    0.00    0.01      560        2        0     69
  17    1     0.07   0.38   0.18    0.61      19 M     24 M    0.20    0.24    0.03    0.04     1400      869       10     61
  18    0     0.00   0.48   0.00    0.60      16 K     64 K    0.75    0.31    0.00    0.01      504        1        1     70
  19    1     0.09   0.23   0.37    0.85      41 M     49 M    0.16    0.16    0.05    0.06     4144     2475       19     62
  20    0     0.01   1.04   0.01    1.06      39 K    227 K    0.83    0.60    0.00    0.00     1960        8        0     70
  21    1     0.03   0.23   0.14    0.60      18 M     23 M    0.18    0.25    0.06    0.07     1176      769        5     62
  22    0     0.00   0.45   0.00    0.60      20 K     75 K    0.73    0.27    0.00    0.01     4088        5        1     71
  23    1     0.04   0.24   0.16    0.60      22 M     26 M    0.17    0.22    0.06    0.07     1288     1574        5     63
  24    0     0.00   1.31   0.00    0.60      21 K     95 K    0.78    0.42    0.00    0.00     1512        4        0     70
  25    1     0.10   0.27   0.38    0.86      36 M     45 M    0.20    0.18    0.04    0.04     2744     1591       37     61
  26    0     0.00   0.75   0.00    0.60      27 K     98 K    0.72    0.35    0.00    0.01      784        2        1     69
  27    1     0.15   0.31   0.47    0.97      36 M     47 M    0.23    0.20    0.02    0.03     2184     1792        6     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.78     805 K   2873 K    0.72    0.42    0.00    0.00    27104       70       15     61
 SKT    1     0.08   0.24   0.36    0.91     464 M    578 M    0.20    0.20    0.04    0.05    34160    23519      231     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.25   0.18    0.91     465 M    581 M    0.20    0.20    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.97 %

 C1 core residency: 25.92 %; C3 core residency: 2.58 %; C6 core residency: 51.53 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.20 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.12 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1     7401 M   7403 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.44     0.22     219.05       8.92         195.49
 SKT   1    39.28    39.92     278.31      21.26         359.08
---------------------------------------------------------------------------------------------------------------
       *    39.72    40.15     497.36      30.18         358.74
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6503
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7974.13 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7924.56 --|
|-- Mem Ch  2: Reads (MB/s):    83.19 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    41.09 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    83.19 --||-- NODE 1 Mem Read (MB/s) :  7974.13 --|
|-- NODE 0 Mem Write(MB/s) :    41.09 --||-- NODE 1 Mem Write(MB/s) :  7924.56 --|
|-- NODE 0 P. Write (T/s):      31152 --||-- NODE 1 P. Write (T/s):     172830 --|
|-- NODE 0 Memory (MB/s):      124.27 --||-- NODE 1 Memory (MB/s):    15898.69 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8057.32                --|
            |--                System Write Throughput(MB/s):       7965.65                --|
            |--               System Memory Throughput(MB/s):      16022.96                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 663c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     470 K       492 K   725 K   491 K    124 M    36     600  
 1     996          12      25 M   158 M      0       0     474 K
-----------------------------------------------------------------------
 *     471 K       492 K    25 M   159 M    124 M    36     475 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.07        Core1: 90.79        
Core2: 25.10        Core3: 82.43        
Core4: 23.23        Core5: 77.23        
Core6: 16.52        Core7: 83.65        
Core8: 30.00        Core9: 40.15        
Core10: 33.00        Core11: 103.81        
Core12: 30.85        Core13: 102.23        
Core14: 30.91        Core15: 90.11        
Core16: 33.98        Core17: 97.45        
Core18: 37.00        Core19: 86.99        
Core20: 23.67        Core21: 107.06        
Core22: 30.76        Core23: 67.62        
Core24: 24.66        Core25: 81.79        
Core26: 30.28        Core27: 107.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 86.56
DDR read Latency(ns)
Socket0: 32149.69
Socket1: 231.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.24        Core1: 89.54        
Core2: 25.74        Core3: 82.39        
Core4: 22.71        Core5: 79.04        
Core6: 9.50        Core7: 82.80        
Core8: 22.25        Core9: 41.10        
Core10: 21.65        Core11: 98.31        
Core12: 25.66        Core13: 101.16        
Core14: 31.17        Core15: 89.17        
Core16: 24.10        Core17: 97.45        
Core18: 38.16        Core19: 86.66        
Core20: 35.33        Core21: 105.87        
Core22: 24.09        Core23: 78.02        
Core24: 34.58        Core25: 73.20        
Core26: 35.06        Core27: 106.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 86.49
DDR read Latency(ns)
Socket0: 31912.62
Socket1: 229.19
irq_total: 89788.619896928
cpu_total: 18.10
cpu_0: 1.46
cpu_1: 51.20
cpu_2: 1.00
cpu_3: 64.83
cpu_4: 0.73
cpu_5: 71.34
cpu_6: 0.80
cpu_7: 32.38
cpu_8: 0.47
cpu_9: 19.88
cpu_10: 0.27
cpu_11: 24.53
cpu_12: 0.20
cpu_13: 29.52
cpu_14: 0.27
cpu_15: 37.03
cpu_16: 0.20
cpu_17: 35.97
cpu_18: 0.13
cpu_19: 23.87
cpu_20: 0.27
cpu_21: 22.61
cpu_22: 0.40
cpu_23: 31.18
cpu_24: 0.27
cpu_25: 33.38
cpu_26: 0.40
cpu_27: 22.27
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 69164
enp4s0f1_tx_packets_phy: 80414
Total_tx_packets_phy: 149578
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 470058
enp4s0f1_rx_packets_phy: 401527
Total_rx_packets_phy: 871585
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4217670805
enp4s0f1_rx_bytes: 3604598856
Total_rx_bytes: 7822269661
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4238989054
enp4s0f1_rx_bytes_phy: 3620973272
Total_rx_bytes_phy: 7859962326
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2492529
enp4s0f1_tx_bytes: 1811603
Total_tx_bytes: 4304132
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 37765
enp4s0f1_tx_packets: 27448
Total_tx_packets: 65213
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 470061
enp4s0f1_rx_packets: 401520
Total_rx_packets: 871581
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4653114
enp4s0f1_tx_bytes_phy: 5311199
Total_tx_bytes_phy: 9964313


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.71        Core1: 89.72        
Core2: 24.23        Core3: 84.62        
Core4: 22.43        Core5: 80.53        
Core6: 18.85        Core7: 81.87        
Core8: 11.54        Core9: 41.03        
Core10: 19.35        Core11: 96.60        
Core12: 22.12        Core13: 101.53        
Core14: 22.68        Core15: 90.10        
Core16: 35.70        Core17: 97.08        
Core18: 40.68        Core19: 86.26        
Core20: 36.56        Core21: 107.45        
Core22: 37.17        Core23: 76.79        
Core24: 25.90        Core25: 81.83        
Core26: 23.97        Core27: 107.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.23
Socket1: 87.73
DDR read Latency(ns)
Socket0: 28653.42
Socket1: 233.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 90.27        
Core2: 24.63        Core3: 83.89        
Core4: 22.81        Core5: 80.69        
Core6: 10.89        Core7: 83.69        
Core8: 19.33        Core9: 41.64        
Core10: 21.22        Core11: 98.73        
Core12: 25.58        Core13: 102.14        
Core14: 23.73        Core15: 88.64        
Core16: 22.70        Core17: 96.99        
Core18: 22.96        Core19: 86.85        
Core20: 28.12        Core21: 102.89        
Core22: 23.11        Core23: 79.55        
Core24: 25.75        Core25: 81.70        
Core26: 23.65        Core27: 106.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 87.79
DDR read Latency(ns)
Socket0: 30789.06
Socket1: 233.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.54        Core1: 89.38        
Core2: 27.24        Core3: 83.64        
Core4: 24.25        Core5: 81.52        
Core6: 17.12        Core7: 84.65        
Core8: 25.59        Core9: 42.82        
Core10: 28.36        Core11: 96.81        
Core12: 10.59        Core13: 103.24        
Core14: 22.04        Core15: 91.50        
Core16: 22.46        Core17: 97.80        
Core18: 22.70        Core19: 92.79        
Core20: 22.72        Core21: 106.88        
Core22: 23.11        Core23: 85.59        
Core24: 24.20        Core25: 76.76        
Core26: 30.33        Core27: 108.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.54
Socket1: 88.66
DDR read Latency(ns)
Socket0: 31720.42
Socket1: 235.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.95        Core1: 89.29        
Core2: 27.45        Core3: 83.52        
Core4: 24.23        Core5: 82.37        
Core6: 25.89        Core7: 83.78        
Core8: 21.55        Core9: 36.89        
Core10: 22.94        Core11: 97.02        
Core12: 30.77        Core13: 103.80        
Core14: 35.25        Core15: 91.41        
Core16: 40.73        Core17: 97.81        
Core18: 37.26        Core19: 92.76        
Core20: 40.43        Core21: 107.12        
Core22: 36.25        Core23: 87.19        
Core24: 40.03        Core25: 79.64        
Core26: 32.62        Core27: 108.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.18
Socket1: 88.95
DDR read Latency(ns)
Socket0: 34606.36
Socket1: 236.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26785
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414321074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414327734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207167502; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207167502; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207246890; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207246890; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006031000; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4288515; Consumed Joules: 261.75; Watts: 43.58; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 696426; Consumed DRAM Joules: 10.66; DRAM Watts: 1.77
S1P0; QPIClocks: 14414317250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414325862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207258224; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207258224; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207170196; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207170196; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006633027; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5309228; Consumed Joules: 324.05; Watts: 53.95; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1666187; Consumed DRAM Joules: 25.49; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 69c8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.61     308 K    936 K    0.67    0.12    0.01    0.02     3808        4        2     69
   1    1     0.06   0.10   0.61    1.17      57 M     69 M    0.18    0.17    0.09    0.11     5208     3715       19     60
   2    0     0.01   1.54   0.01    0.66      60 K    167 K    0.64    0.34    0.00    0.00      952        3        2     68
   3    1     0.12   0.15   0.82    1.20      79 M     97 M    0.18    0.16    0.06    0.08     7952     4445       28     60
   4    0     0.00   1.01   0.00    0.60      39 K    140 K    0.72    0.28    0.00    0.00      840        3       11     70
   5    1     0.15   0.17   0.89    1.20      78 M     97 M    0.19    0.19    0.05    0.06     6160     4239       67     60
   6    0     0.00   0.74   0.00    0.60      73 K    165 K    0.56    0.34    0.00    0.01     1568       10        4     69
   7    1     0.07   0.37   0.19    0.62      23 M     28 M    0.17    0.27    0.03    0.04     2016     1471       36     60
   8    0     0.01   1.88   0.01    0.70      58 K    148 K    0.61    0.40    0.00    0.00     1680        3        1     69
   9    1     0.12   0.85   0.14    0.62    2813 K   6270 K    0.55    0.29    0.00    0.01      280       28       19     61
  10    0     0.00   0.77   0.00    0.60      37 K    113 K    0.67    0.33    0.00    0.01     1512        3        0     68
  11    1     0.06   0.33   0.17    0.63      22 M     26 M    0.17    0.21    0.04    0.05      672     1233       11     61
  12    0     0.00   1.10   0.00    0.60      24 K     86 K    0.72    0.25    0.00    0.00      616        1        0     69
  13    1     0.07   0.34   0.20    0.61      23 M     29 M    0.20    0.18    0.03    0.04      840      666       10     61
  14    0     0.00   0.50   0.00    0.60      22 K     90 K    0.75    0.29    0.00    0.01     1008        3        0     69
  15    1     0.05   0.16   0.28    0.74      43 M     50 M    0.15    0.18    0.09    0.11     2688     2486        6     61
  16    0     0.00   0.48   0.00    0.60      20 K     77 K    0.74    0.29    0.00    0.01      560        1        1     69
  17    1     0.09   0.39   0.24    0.67      24 M     30 M    0.20    0.21    0.03    0.03     1008      716        5     61
  18    0     0.01   1.01   0.01    1.06      50 K    259 K    0.80    0.57    0.00    0.00     5768       12        0     70
  19    1     0.05   0.31   0.17    0.61      22 M     27 M    0.17    0.30    0.04    0.05     1400     1309       36     63
  20    0     0.03   1.10   0.02    1.10      83 K    550 K    0.85    0.63    0.00    0.00     7392       27        0     71
  21    1     0.03   0.17   0.16    0.60      22 M     26 M    0.17    0.15    0.08    0.10     1568     1113        8     62
  22    0     0.00   1.26   0.00    0.60      29 K    123 K    0.76    0.43    0.00    0.00      728        2        1     70
  23    1     0.10   0.43   0.23    0.66      22 M     29 M    0.24    0.32    0.02    0.03     1456     1390        5     63
  24    0     0.00   0.49   0.00    0.60      17 K     79 K    0.79    0.30    0.00    0.01      336        1        0     71
  25    1     0.14   0.46   0.30    0.76      24 M     31 M    0.23    0.34    0.02    0.02     1456     1402       16     62
  26    0     0.00   0.47   0.00    0.60      15 K     68 K    0.77    0.27    0.00    0.01      168        1        0     69
  27    1     0.03   0.16   0.15    0.61      22 M     26 M    0.16    0.14    0.09    0.11     1568     1120        7     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.02   0.01    0.77     841 K   3008 K    0.72    0.40    0.00    0.00    26936       74       20     61
 SKT    1     0.08   0.25   0.33    0.85     468 M    577 M    0.19    0.21    0.04    0.05    34272    25333      273     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.26   0.17    0.85     469 M    580 M    0.19    0.21    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:   46 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.57 %

 C1 core residency: 27.54 %; C3 core residency: 3.70 %; C6 core residency: 49.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.08 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1     7482 M   7484 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   74 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.45     0.21     220.05       8.95         185.08
 SKT   1    39.73    40.38     273.75      21.38         340.77
---------------------------------------------------------------------------------------------------------------
       *    40.17    40.59     493.81      30.34         340.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6bae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7813.98 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7944.52 --|
|-- Mem Ch  2: Reads (MB/s):    86.69 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    39.38 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    86.69 --||-- NODE 1 Mem Read (MB/s) :  7813.98 --|
|-- NODE 0 Mem Write(MB/s) :    39.38 --||-- NODE 1 Mem Write(MB/s) :  7944.52 --|
|-- NODE 0 P. Write (T/s):      31145 --||-- NODE 1 P. Write (T/s):     167251 --|
|-- NODE 0 Memory (MB/s):      126.07 --||-- NODE 1 Memory (MB/s):    15758.50 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7900.67                --|
            |--                System Write Throughput(MB/s):       7983.91                --|
            |--               System Memory Throughput(MB/s):      15884.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ce6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     518 K       411 K   857 K   487 K    123 M     0      72  
 1       0          12      21 M   158 M    252       0     492 K
-----------------------------------------------------------------------
 *     518 K       411 K    22 M   158 M    123 M     0     492 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.72        Core1: 76.41        
Core2: 41.35        Core3: 82.26        
Core4: 35.98        Core5: 91.72        
Core6: 32.84        Core7: 72.65        
Core8: 35.25        Core9: 38.32        
Core10: 24.91        Core11: 95.01        
Core12: 30.52        Core13: 97.32        
Core14: 26.39        Core15: 99.84        
Core16: 23.16        Core17: 85.93        
Core18: 26.11        Core19: 98.63        
Core20: 11.50        Core21: 82.34        
Core22: 25.65        Core23: 91.44        
Core24: 30.32        Core25: 75.13        
Core26: 36.12        Core27: 80.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.63
Socket1: 86.99
DDR read Latency(ns)
Socket0: 31243.99
Socket1: 223.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.54        Core1: 78.97        
Core2: 25.86        Core3: 82.56        
Core4: 26.82        Core5: 92.33        
Core6: 25.24        Core7: 72.49        
Core8: 21.30        Core9: 41.12        
Core10: 21.32        Core11: 96.77        
Core12: 36.53        Core13: 99.21        
Core14: 34.36        Core15: 101.41        
Core16: 26.26        Core17: 86.85        
Core18: 36.04        Core19: 100.09        
Core20: 29.26        Core21: 83.57        
Core22: 23.53        Core23: 93.87        
Core24: 23.63        Core25: 74.30        
Core26: 35.84        Core27: 82.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 88.33
DDR read Latency(ns)
Socket0: 32554.36
Socket1: 226.89
irq_total: 107075.550492408
cpu_total: 19.23
cpu_0: 1.33
cpu_1: 43.65
cpu_2: 0.47
cpu_3: 65.05
cpu_4: 0.33
cpu_5: 58.01
cpu_6: 0.66
cpu_7: 28.31
cpu_8: 0.47
cpu_9: 12.82
cpu_10: 0.40
cpu_11: 36.08
cpu_12: 0.20
cpu_13: 36.61
cpu_14: 0.33
cpu_15: 34.82
cpu_16: 0.27
cpu_17: 32.96
cpu_18: 0.53
cpu_19: 34.55
cpu_20: 2.06
cpu_21: 44.12
cpu_22: 1.46
cpu_23: 40.13
cpu_24: 0.27
cpu_25: 27.57
cpu_26: 0.40
cpu_27: 34.49
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 34536
enp4s0f1_tx_packets: 42305
Total_tx_packets: 76841
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 464510
enp4s0f1_rx_packets: 400392
Total_rx_packets: 864902
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 464518
enp4s0f1_rx_packets_phy: 400398
Total_rx_packets_phy: 864916
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4172918167
enp4s0f1_rx_bytes: 3593145048
Total_rx_bytes: 7766063215
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4366738
enp4s0f1_tx_bytes_phy: 6307168
Total_tx_bytes_phy: 10673906
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 64992
enp4s0f1_tx_packets_phy: 94583
Total_tx_packets_phy: 159575
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4189024538
enp4s0f1_rx_bytes_phy: 3610795855
Total_rx_bytes_phy: 7799820393
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2279422
enp4s0f1_tx_bytes: 2792168
Total_tx_bytes: 5071590


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.17        Core1: 79.34        
Core2: 23.75        Core3: 83.31        
Core4: 31.44        Core5: 91.96        
Core6: 22.72        Core7: 72.75        
Core8: 30.50        Core9: 40.74        
Core10: 21.01        Core11: 97.20        
Core12: 27.66        Core13: 97.82        
Core14: 24.87        Core15: 99.66        
Core16: 21.08        Core17: 85.81        
Core18: 36.71        Core19: 100.13        
Core20: 13.99        Core21: 82.91        
Core22: 27.03        Core23: 93.74        
Core24: 38.56        Core25: 75.61        
Core26: 28.23        Core27: 80.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.59
Socket1: 88.08
DDR read Latency(ns)
Socket0: 26290.13
Socket1: 226.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.09        Core1: 77.16        
Core2: 30.27        Core3: 83.67        
Core4: 25.32        Core5: 92.57        
Core6: 18.35        Core7: 72.69        
Core8: 22.42        Core9: 40.40        
Core10: 33.53        Core11: 96.66        
Core12: 25.55        Core13: 99.70        
Core14: 31.92        Core15: 99.15        
Core16: 20.50        Core17: 85.75        
Core18: 26.38        Core19: 100.67        
Core20: 24.29        Core21: 86.10        
Core22: 24.66        Core23: 94.54        
Core24: 28.21        Core25: 75.09        
Core26: 11.40        Core27: 79.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.78
Socket1: 88.32
DDR read Latency(ns)
Socket0: 30197.76
Socket1: 226.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 76.42        
Core2: 12.09        Core3: 83.41        
Core4: 24.37        Core5: 91.46        
Core6: 23.88        Core7: 72.44        
Core8: 22.40        Core9: 38.93        
Core10: 21.63        Core11: 96.45        
Core12: 27.20        Core13: 96.87        
Core14: 24.36        Core15: 100.02        
Core16: 24.50        Core17: 83.21        
Core18: 37.68        Core19: 99.59        
Core20: 25.88        Core21: 84.35        
Core22: 26.13        Core23: 95.15        
Core24: 30.71        Core25: 73.24        
Core26: 26.50        Core27: 78.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.25
Socket1: 87.34
DDR read Latency(ns)
Socket0: 29394.92
Socket1: 224.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.97        Core1: 71.48        
Core2: 27.25        Core3: 82.83        
Core4: 28.62        Core5: 90.62        
Core6: 11.08        Core7: 70.68        
Core8: 23.23        Core9: 36.14        
Core10: 19.97        Core11: 95.16        
Core12: 28.55        Core13: 98.63        
Core14: 35.60        Core15: 98.32        
Core16: 26.76        Core17: 85.67        
Core18: 35.71        Core19: 96.51        
Core20: 26.86        Core21: 80.26        
Core22: 26.16        Core23: 94.72        
Core24: 34.74        Core25: 69.28        
Core26: 22.47        Core27: 81.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.14
Socket1: 85.80
DDR read Latency(ns)
Socket0: 29730.96
Socket1: 219.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28500
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410986314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410998286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205504754; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205504754; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205621581; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205621581; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004696368; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4303339; Consumed Joules: 262.65; Watts: 43.74; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 695885; Consumed DRAM Joules: 10.65; DRAM Watts: 1.77
S1P0; QPIClocks: 14411090970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411096942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205642558; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205642558; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205558304; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205558304; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004725983; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5382809; Consumed Joules: 328.54; Watts: 54.71; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1668042; Consumed DRAM Joules: 25.52; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7079
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.17   0.02    0.67     339 K   1006 K    0.66    0.17    0.00    0.01     4256        3        3     69
   1    1     0.12   0.26   0.47    0.96      35 M     47 M    0.26    0.31    0.03    0.04     1904     1582       12     61
   2    0     0.01   1.19   0.00    0.64      64 K    200 K    0.68    0.31    0.00    0.00     1904        4        2     69
   3    1     0.22   0.26   0.84    1.20      55 M     73 M    0.24    0.20    0.03    0.03     5600     4585       26     59
   4    0     0.00   0.87   0.00    0.60      53 K    166 K    0.68    0.32    0.00    0.00      784        4        0     70
   5    1     0.07   0.10   0.70    1.20      65 M     79 M    0.17    0.15    0.10    0.12     2632     1491        9     60
   6    0     0.01   1.58   0.00    0.64      45 K    138 K    0.67    0.33    0.00    0.00      728        6        0     69
   7    1     0.12   0.52   0.23    0.66      16 M     22 M    0.27    0.35    0.01    0.02     1736     1093       49     61
   8    0     0.00   1.27   0.00    0.64      26 K    104 K    0.75    0.40    0.00    0.00      840        3        0     69
   9    1     0.09   0.78   0.11    0.63    1921 K   4967 K    0.61    0.34    0.00    0.01      280       49       18     61
  10    0     0.00   0.69   0.00    0.60      24 K     97 K    0.74    0.29    0.00    0.01     5936        4        0     68
  11    1     0.06   0.22   0.29    0.74      38 M     45 M    0.16    0.17    0.06    0.07      224       76       12     61
  12    0     0.00   0.37   0.00    0.60      11 K     67 K    0.83    0.21    0.00    0.01      784        0        1     69
  13    1     0.04   0.12   0.31    0.77      42 M     50 M    0.15    0.17    0.11    0.14     3920     3158        3     60
  14    0     0.01   1.00   0.01    1.04      40 K    238 K    0.83    0.58    0.00    0.00     1736       11        0     69
  15    1     0.05   0.19   0.25    0.70      36 M     42 M    0.15    0.15    0.08    0.09     2072     1480       10     60
  16    0     0.00   0.60   0.00    0.60      16 K     78 K    0.79    0.34    0.00    0.01     1008        1        0     69
  17    1     0.06   0.31   0.19    0.61      23 M     29 M    0.19    0.20    0.04    0.05      896     1563        3     61
  18    0     0.01   1.04   0.01    1.06      34 K    217 K    0.84    0.60    0.00    0.00     2744       10        1     70
  19    1     0.05   0.18   0.26    0.71      35 M     42 M    0.15    0.16    0.08    0.09     2240     1474       17     62
  20    0     0.01   1.02   0.01    0.99      44 K    254 K    0.83    0.58    0.00    0.00     2296       13        2     71
  21    1     0.12   0.26   0.48    0.99      42 M     53 M    0.21    0.20    0.03    0.04     4312     2802       19     62
  22    0     0.00   0.56   0.00    0.60      27 K     96 K    0.71    0.31    0.00    0.01     1120        2        1     70
  23    1     0.11   0.31   0.35    0.83      35 M     43 M    0.18    0.18    0.03    0.04     3248     1467       86     62
  24    0     0.00   1.15   0.00    0.60      19 K     76 K    0.74    0.25    0.00    0.00      728        0        1     70
  25    1     0.11   0.49   0.22    0.64      16 M     22 M    0.26    0.35    0.02    0.02     1736      967       10     62
  26    0     0.00   0.46   0.00    0.60      14 K     63 K    0.77    0.26    0.00    0.01     1848        2        0     69
  27    1     0.07   0.35   0.19    0.61      23 M     28 M    0.20    0.25    0.03    0.04     2296     1650        8     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.75     763 K   2806 K    0.73    0.38    0.00    0.00    26712       63       10     61
 SKT    1     0.09   0.26   0.35    0.86     469 M    585 M    0.20    0.21    0.04    0.05    33096    23437      282     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.27   0.18    0.86     470 M    588 M    0.20    0.21    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.61 %

 C1 core residency: 30.09 %; C3 core residency: 1.22 %; C6 core residency: 48.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.77 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1     7268 M   7266 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.44     0.19     219.26       8.86         192.39
 SKT   1    38.71    39.77     275.54      21.22         342.97
---------------------------------------------------------------------------------------------------------------
       *    39.15    39.96     494.81      30.08         342.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 725e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7616.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7901.13 --|
|-- Mem Ch  2: Reads (MB/s):    96.09 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    43.32 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    96.09 --||-- NODE 1 Mem Read (MB/s) :  7616.45 --|
|-- NODE 0 Mem Write(MB/s) :    43.32 --||-- NODE 1 Mem Write(MB/s) :  7901.13 --|
|-- NODE 0 P. Write (T/s):      31165 --||-- NODE 1 P. Write (T/s):     160526 --|
|-- NODE 0 Memory (MB/s):      139.41 --||-- NODE 1 Memory (MB/s):    15517.58 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7712.54                --|
            |--                System Write Throughput(MB/s):       7944.45                --|
            |--               System Memory Throughput(MB/s):      15656.99                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7396
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     687 K       381 K   838 K   511 K    122 M     0      36  
 1     504           0      23 M   161 M    252       0     618 K
-----------------------------------------------------------------------
 *     687 K       381 K    24 M   162 M    122 M     0     618 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.21        Core1: 80.44        
Core2: 22.95        Core3: 81.80        
Core4: 36.30        Core5: 82.79        
Core6: 23.13        Core7: 78.29        
Core8: 25.85        Core9: 38.54        
Core10: 11.40        Core11: 73.73        
Core12: 22.52        Core13: 77.04        
Core14: 18.88        Core15: 85.41        
Core16: 25.90        Core17: 90.77        
Core18: 28.85        Core19: 90.48        
Core20: 22.79        Core21: 87.44        
Core22: 24.41        Core23: 80.82        
Core24: 38.37        Core25: 96.89        
Core26: 24.56        Core27: 80.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.22
Socket1: 82.23
DDR read Latency(ns)
Socket0: 29161.54
Socket1: 208.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.09        Core1: 80.96        
Core2: 24.03        Core3: 80.77        
Core4: 15.09        Core5: 82.63        
Core6: 26.09        Core7: 78.58        
Core8: 26.85        Core9: 38.00        
Core10: 18.81        Core11: 74.13        
Core12: 33.18        Core13: 76.57        
Core14: 25.77        Core15: 86.07        
Core16: 22.79        Core17: 93.23        
Core18: 35.01        Core19: 89.32        
Core20: 36.97        Core21: 83.11        
Core22: 34.03        Core23: 75.06        
Core24: 37.37        Core25: 96.89        
Core26: 25.08        Core27: 79.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 81.70
DDR read Latency(ns)
Socket0: 31032.66
Socket1: 205.70
irq_total: 141748.24544295
cpu_total: 19.67
cpu_0: 1.73
cpu_1: 44.35
cpu_2: 0.60
cpu_3: 56.32
cpu_4: 0.80
cpu_5: 66.56
cpu_6: 0.47
cpu_7: 29.99
cpu_8: 0.53
cpu_9: 27.86
cpu_10: 1.40
cpu_11: 56.52
cpu_12: 0.33
cpu_13: 26.99
cpu_14: 0.40
cpu_15: 46.08
cpu_16: 0.27
cpu_17: 31.85
cpu_18: 0.27
cpu_19: 27.59
cpu_20: 0.27
cpu_21: 21.61
cpu_22: 0.40
cpu_23: 30.12
cpu_24: 0.47
cpu_25: 32.05
cpu_26: 0.93
cpu_27: 43.95
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2542205
enp4s0f1_tx_bytes: 4176486
Total_tx_bytes: 6718691
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4168207768
enp4s0f1_rx_bytes: 3564300945
Total_rx_bytes: 7732508713
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4186945470
enp4s0f1_rx_bytes_phy: 3577086155
Total_rx_bytes_phy: 7764031625
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 464267
enp4s0f1_rx_packets: 396649
Total_rx_packets: 860916
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4581588
enp4s0f1_tx_bytes_phy: 7717053
Total_tx_bytes_phy: 12298641
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 67976
enp4s0f1_tx_packets_phy: 114646
Total_tx_packets_phy: 182622
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 38518
enp4s0f1_tx_packets: 63280
Total_tx_packets: 101798
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 464287
enp4s0f1_rx_packets_phy: 396660
Total_rx_packets_phy: 860947


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.63        Core1: 81.97        
Core2: 27.49        Core3: 81.08        
Core4: 36.02        Core5: 84.37        
Core6: 38.42        Core7: 77.78        
Core8: 29.31        Core9: 38.98        
Core10: 11.44        Core11: 72.81        
Core12: 20.74        Core13: 78.01        
Core14: 22.33        Core15: 85.74        
Core16: 39.48        Core17: 96.53        
Core18: 24.09        Core19: 90.49        
Core20: 22.64        Core21: 89.75        
Core22: 28.84        Core23: 75.87        
Core24: 23.87        Core25: 97.74        
Core26: 33.84        Core27: 79.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.86
Socket1: 82.63
DDR read Latency(ns)
Socket0: 28734.15
Socket1: 207.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.51        Core1: 82.47        
Core2: 31.27        Core3: 81.06        
Core4: 23.30        Core5: 83.26        
Core6: 20.16        Core7: 77.95        
Core8: 24.97        Core9: 38.50        
Core10: 22.66        Core11: 72.65        
Core12: 11.54        Core13: 79.11        
Core14: 21.13        Core15: 85.73        
Core16: 23.48        Core17: 95.49        
Core18: 25.70        Core19: 89.91        
Core20: 22.18        Core21: 87.25        
Core22: 35.44        Core23: 81.47        
Core24: 25.16        Core25: 97.06        
Core26: 22.98        Core27: 80.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.02
Socket1: 82.73
DDR read Latency(ns)
Socket0: 29542.56
Socket1: 210.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.38        Core1: 81.78        
Core2: 26.97        Core3: 78.74        
Core4: 28.03        Core5: 82.85        
Core6: 24.93        Core7: 76.11        
Core8: 16.36        Core9: 36.85        
Core10: 11.37        Core11: 73.05        
Core12: 23.24        Core13: 76.99        
Core14: 26.30        Core15: 83.34        
Core16: 24.73        Core17: 95.38        
Core18: 23.91        Core19: 88.89        
Core20: 24.47        Core21: 80.43        
Core22: 24.23        Core23: 79.65        
Core24: 27.33        Core25: 96.72        
Core26: 25.94        Core27: 79.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.83
Socket1: 81.23
DDR read Latency(ns)
Socket0: 28163.01
Socket1: 203.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.83        Core1: 82.26        
Core2: 25.31        Core3: 80.63        
Core4: 26.95        Core5: 82.17        
Core6: 25.97        Core7: 75.98        
Core8: 23.80        Core9: 36.51        
Core10: 12.67        Core11: 73.00        
Core12: 24.87        Core13: 76.90        
Core14: 23.82        Core15: 83.98        
Core16: 25.73        Core17: 92.57        
Core18: 20.79        Core19: 90.96        
Core20: 25.66        Core21: 78.64        
Core22: 23.34        Core23: 81.22        
Core24: 28.49        Core25: 97.11        
Core26: 24.29        Core27: 81.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.96
Socket1: 81.56
DDR read Latency(ns)
Socket0: 29081.71
Socket1: 206.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30206
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413364330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413376578; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206691443; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206691443; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206826225; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206826225; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005690374; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4302257; Consumed Joules: 262.59; Watts: 43.73; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 696568; Consumed DRAM Joules: 10.66; DRAM Watts: 1.77
S1P0; QPIClocks: 14413505418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413509130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206849975; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206849975; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206761297; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206761297; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005761157; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5457995; Consumed Joules: 333.13; Watts: 55.48; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1663518; Consumed DRAM Joules: 25.45; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7734
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.80   0.01    0.61     300 K    879 K    0.66    0.11    0.00    0.01     3472        5        1     70
   1    1     0.09   0.19   0.45    0.94      40 M     50 M    0.21    0.28    0.05    0.06     4256     2984       10     61
   2    0     0.02   1.90   0.01    0.78      78 K    238 K    0.67    0.42    0.00    0.00     2856        7        4     68
   3    1     0.15   0.21   0.72    1.20      52 M     67 M    0.22    0.29    0.03    0.04     1344      976       19     59
   4    0     0.00   0.62   0.00    0.60      33 K    120 K    0.72    0.34    0.00    0.01     1848        4        0     70
   5    1     0.10   0.12   0.82    1.20      77 M     94 M    0.18    0.17    0.08    0.09     6944     4034       16     60
   6    0     0.01   1.91   0.01    0.76      40 K    127 K    0.68    0.40    0.00    0.00     1624        4        1     69
   7    1     0.11   0.46   0.24    0.68      19 M     25 M    0.22    0.33    0.02    0.02     1680      736       53     60
   8    0     0.00   0.84   0.00    0.60      31 K    123 K    0.75    0.35    0.00    0.01     1680        4        0     68
   9    1     0.18   0.79   0.22    0.66    3809 K   9791 K    0.61    0.40    0.00    0.01      168       20       18     60
  10    0     0.00   1.21   0.00    0.60      15 K     59 K    0.75    0.24    0.00    0.00      896        3        1     67
  11    1     0.23   0.32   0.71    1.20      41 M     57 M    0.27    0.21    0.02    0.03     4088     2693       20     59
  12    0     0.00   0.48   0.00    0.60      19 K     97 K    0.80    0.31    0.00    0.01      896        1        0     69
  13    1     0.09   0.42   0.21    0.64      19 M     25 M    0.24    0.37    0.02    0.03     1456      783       78     60
  14    0     0.01   1.65   0.00    0.78      26 K    105 K    0.75    0.40    0.00    0.00     1344        3        0     69
  15    1     0.14   0.29   0.49    1.01      41 M     51 M    0.19    0.18    0.03    0.04     5320     2713       25     60
  16    0     0.00   0.43   0.00    0.60    8508       46 K    0.82    0.27    0.00    0.01      448        0        1     70
  17    1     0.03   0.15   0.22    0.65      36 M     42 M    0.14    0.15    0.11    0.12     2800     1434        6     61
  18    0     0.01   1.00   0.01    1.00      53 K    259 K    0.79    0.57    0.00    0.00     5320       13        2     70
  19    1     0.06   0.30   0.20    0.61      23 M     28 M    0.18    0.21    0.04    0.05      280       22       35     62
  20    0     0.01   0.98   0.01    0.97      57 K    282 K    0.80    0.55    0.00    0.00     3752       13        2     70
  21    1     0.06   0.34   0.17    0.60      19 M     23 M    0.18    0.33    0.03    0.04      672      842        9     63
  22    0     0.02   1.48   0.02    0.90      71 K    330 K    0.78    0.57    0.00    0.00     2688       13        2     70
  23    1     0.09   0.39   0.24    0.67      22 M     26 M    0.17    0.39    0.02    0.03     1512     1479       13     63
  24    0     0.00   0.60   0.00    0.60      17 K     96 K    0.81    0.34    0.00    0.01      336        1        0     70
  25    1     0.03   0.12   0.22    0.65      36 M     42 M    0.13    0.15    0.15    0.17     2296     1530        2     61
  26    0     0.00   0.56   0.00    0.60      33 K    116 K    0.71    0.35    0.00    0.01     1008        2        1     70
  27    1     0.13   0.27   0.46    0.95      37 M     48 M    0.23    0.33    0.03    0.04      392       11        9     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.21   0.01    0.77     787 K   2883 K    0.73    0.39    0.00    0.00    28168       73       14     61
 SKT    1     0.11   0.28   0.38    0.90     470 M    593 M    0.21    0.25    0.03    0.04    33208    20257      313     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.29   0.19    0.90     471 M    596 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.69 %

 C1 core residency: 28.03 %; C3 core residency: 1.42 %; C6 core residency: 48.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.24 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   30%    29%   
 SKT    1     7129 M   7121 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.47     0.21     219.66       8.92         187.86
 SKT   1    38.04    39.56     280.31      21.25         330.29
---------------------------------------------------------------------------------------------------------------
       *    38.51    39.77     499.97      30.17         330.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7908
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7823.07 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7985.43 --|
|-- Mem Ch  2: Reads (MB/s):    82.69 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    39.48 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    82.69 --||-- NODE 1 Mem Read (MB/s) :  7823.07 --|
|-- NODE 0 Mem Write(MB/s) :    39.48 --||-- NODE 1 Mem Write(MB/s) :  7985.43 --|
|-- NODE 0 P. Write (T/s):      31152 --||-- NODE 1 P. Write (T/s):     162233 --|
|-- NODE 0 Memory (MB/s):      122.17 --||-- NODE 1 Memory (MB/s):    15808.50 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7905.76                --|
            |--                System Write Throughput(MB/s):       8024.91                --|
            |--               System Memory Throughput(MB/s):      15930.67                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a43
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     538 K       472 K  3110 K  3452 K    124 M     0      36  
 1     492          24      23 M   159 M      0       0     482 K
-----------------------------------------------------------------------
 *     538 K       472 K    26 M   163 M    124 M     0     482 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.85        Core1: 84.11        
Core2: 32.33        Core3: 85.60        
Core4: 23.38        Core5: 91.96        
Core6: 15.67        Core7: 97.40        
Core8: 25.02        Core9: 48.00        
Core10: 22.29        Core11: 91.90        
Core12: 10.98        Core13: 89.10        
Core14: 24.87        Core15: 98.64        
Core16: 26.22        Core17: 92.71        
Core18: 21.52        Core19: 102.28        
Core20: 19.96        Core21: 93.13        
Core22: 22.06        Core23: 97.70        
Core24: 25.34        Core25: 84.53        
Core26: 21.47        Core27: 108.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.03
Socket1: 92.32
DDR read Latency(ns)
Socket0: 34234.36
Socket1: 239.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.09        Core1: 87.39        
Core2: 31.64        Core3: 85.21        
Core4: 24.54        Core5: 92.54        
Core6: 24.03        Core7: 97.87        
Core8: 22.98        Core9: 36.70        
Core10: 33.29        Core11: 94.70        
Core12: 24.28        Core13: 89.66        
Core14: 21.46        Core15: 99.92        
Core16: 16.08        Core17: 95.68        
Core18: 21.74        Core19: 102.55        
Core20: 30.83        Core21: 96.62        
Core22: 23.17        Core23: 98.75        
Core24: 35.49        Core25: 88.72        
Core26: 22.79        Core27: 110.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.88
Socket1: 93.82
DDR read Latency(ns)
Socket0: 35523.10
Socket1: 244.28
irq_total: 108137.660028462
cpu_total: 18.61
cpu_0: 1.66
cpu_1: 68.35
cpu_2: 0.33
cpu_3: 46.14
cpu_4: 0.40
cpu_5: 51.60
cpu_6: 0.66
cpu_7: 36.50
cpu_8: 1.33
cpu_9: 9.64
cpu_10: 1.00
cpu_11: 23.14
cpu_12: 0.47
cpu_13: 28.46
cpu_14: 0.53
cpu_15: 38.03
cpu_16: 0.47
cpu_17: 36.24
cpu_18: 0.40
cpu_19: 33.44
cpu_20: 0.66
cpu_21: 40.49
cpu_22: 0.33
cpu_23: 41.56
cpu_24: 0.47
cpu_25: 34.91
cpu_26: 0.53
cpu_27: 23.54
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4247573345
enp4s0f1_rx_bytes_phy: 3629157944
Total_rx_bytes_phy: 7876731289
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 62154
enp4s0f1_tx_packets_phy: 94160
Total_tx_packets_phy: 156314
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 31694
enp4s0f1_tx_packets: 41585
Total_tx_packets: 73279
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 470992
enp4s0f1_rx_packets: 402438
Total_rx_packets: 873430
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4168036
enp4s0f1_tx_bytes_phy: 6275792
Total_tx_bytes_phy: 10443828
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 471010
enp4s0f1_rx_packets_phy: 402435
Total_rx_packets_phy: 873445
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4227145201
enp4s0f1_rx_bytes: 3612254642
Total_rx_bytes: 7839399843
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 2091865
enp4s0f1_tx_bytes: 2744625
Total_tx_bytes: 4836490


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.31        Core1: 85.58        
Core2: 24.35        Core3: 83.71        
Core4: 20.18        Core5: 90.40        
Core6: 28.24        Core7: 100.62        
Core8: 12.50        Core9: 46.16        
Core10: 29.65        Core11: 87.96        
Core12: 21.70        Core13: 85.37        
Core14: 21.99        Core15: 97.27        
Core16: 22.66        Core17: 94.17        
Core18: 23.03        Core19: 101.48        
Core20: 35.71        Core21: 93.80        
Core22: 33.76        Core23: 96.93        
Core24: 34.87        Core25: 88.02        
Core26: 24.10        Core27: 107.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.78
Socket1: 92.18
DDR read Latency(ns)
Socket0: 35657.68
Socket1: 240.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.69        Core1: 82.26        
Core2: 32.99        Core3: 84.41        
Core4: 24.58        Core5: 86.98        
Core6: 30.55        Core7: 97.22        
Core8: 32.35        Core9: 44.58        
Core10: 31.71        Core11: 82.90        
Core12: 34.26        Core13: 85.49        
Core14: 32.01        Core15: 94.51        
Core16: 35.79        Core17: 91.70        
Core18: 25.50        Core19: 100.27        
Core20: 32.58        Core21: 90.85        
Core22: 26.68        Core23: 94.46        
Core24: 33.02        Core25: 88.44        
Core26: 35.22        Core27: 103.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.25
Socket1: 89.82
DDR read Latency(ns)
Socket0: 36357.77
Socket1: 234.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.59        Core1: 80.55        
Core2: 29.75        Core3: 81.00        
Core4: 23.28        Core5: 85.92        
Core6: 22.99        Core7: 95.36        
Core8: 18.43        Core9: 45.61        
Core10: 10.13        Core11: 82.05        
Core12: 20.13        Core13: 83.70        
Core14: 22.83        Core15: 93.46        
Core16: 24.93        Core17: 89.92        
Core18: 22.46        Core19: 99.98        
Core20: 17.98        Core21: 89.62        
Core22: 25.24        Core23: 93.44        
Core24: 37.99        Core25: 84.10        
Core26: 24.33        Core27: 103.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.79
Socket1: 88.13
DDR read Latency(ns)
Socket0: 32020.22
Socket1: 230.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.66        Core1: 80.50        
Core2: 27.10        Core3: 79.90        
Core4: 18.63        Core5: 83.86        
Core6: 32.70        Core7: 91.76        
Core8: 27.00        Core9: 46.99        
Core10: 26.40        Core11: 77.98        
Core12: 11.16        Core13: 81.99        
Core14: 21.36        Core15: 91.56        
Core16: 25.32        Core17: 88.50        
Core18: 22.24        Core19: 99.61        
Core20: 28.02        Core21: 87.20        
Core22: 21.08        Core23: 91.22        
Core24: 22.15        Core25: 82.54        
Core26: 25.88        Core27: 103.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.98
Socket1: 86.49
DDR read Latency(ns)
Socket0: 32170.34
Socket1: 227.20
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31914
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411025298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411039606; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205528240; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205528240; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205625893; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205625893; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004736523; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4293139; Consumed Joules: 262.03; Watts: 43.64; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 698370; Consumed DRAM Joules: 10.69; DRAM Watts: 1.78
S1P0; QPIClocks: 14411228194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411233698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205722408; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205722408; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205631389; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205631389; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004847337; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5363197; Consumed Joules: 327.34; Watts: 54.51; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1664957; Consumed DRAM Joules: 25.47; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7de0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.70   0.01    0.61     281 K    866 K    0.67    0.13    0.00    0.01     2464        3        0     70
   1    1     0.17   0.19   0.88    1.20      68 M     89 M    0.24    0.21    0.04    0.05     3696     3001       29     60
   2    0     0.00   0.52   0.00    0.60      92 K    175 K    0.47    0.23    0.01    0.02     3136        5        5     69
   3    1     0.12   0.25   0.47    0.96      42 M     54 M    0.22    0.26    0.04    0.05     3640     3129       17     60
   4    0     0.01   1.51   0.00    0.76      38 K    126 K    0.70    0.32    0.00    0.00     2464        3        1     70
   5    1     0.11   0.18   0.65    1.19      50 M     63 M    0.21    0.21    0.04    0.06     3304     2144       20     61
   6    0     0.00   0.53   0.00    0.60      19 K     95 K    0.80    0.31    0.00    0.01      896        2        0     69
   7    1     0.04   0.13   0.29    0.75      43 M     50 M    0.15    0.15    0.11    0.13     4256     2830       13     61
   8    0     0.01   1.01   0.01    0.99      42 K    242 K    0.82    0.58    0.00    0.00     2240       14        0     69
   9    1     0.08   0.84   0.09    0.66    1580 K   3541 K    0.55    0.21    0.00    0.00      168       30       18     61
  10    0     0.01   1.04   0.01    0.98      45 K    247 K    0.82    0.59    0.00    0.00     6552       13        1     68
  11    1     0.07   0.39   0.19    0.62      19 M     24 M    0.19    0.36    0.03    0.03     1120      879       11     61
  12    0     0.00   1.07   0.00    0.60      33 K    109 K    0.69    0.32    0.00    0.00     2632        4        0     69
  13    1     0.08   0.38   0.23    0.65      23 M     29 M    0.22    0.34    0.03    0.04     2016     1526       10     60
  14    0     0.00   1.19   0.00    0.63      28 K    121 K    0.77    0.40    0.00    0.00     1120        1        1     69
  15    1     0.07   0.24   0.31    0.76      37 M     44 M    0.17    0.20    0.05    0.06     3304     1834        5     60
  16    0     0.00   0.57   0.00    0.60      19 K     90 K    0.79    0.37    0.00    0.01      672        2        0     70
  17    1     0.13   0.44   0.30    0.76      24 M     31 M    0.22    0.26    0.02    0.02     1008      674       10     61
  18    0     0.00   1.12   0.00    0.60      23 K     82 K    0.72    0.28    0.00    0.00      616        2        0     70
  19    1     0.04   0.16   0.24    0.68      36 M     42 M    0.15    0.15    0.10    0.11     1568     1380       11     62
  20    0     0.01   1.10   0.01    0.93      51 K    269 K    0.81    0.55    0.00    0.00     2408       12        0     70
  21    1     0.08   0.21   0.39    0.88      41 M     51 M    0.19    0.18    0.05    0.06     3920     2657       18     62
  22    0     0.01   1.92   0.01    0.88      40 K    148 K    0.73    0.39    0.00    0.00      784        3        2     70
  23    1     0.11   0.29   0.36    0.84      36 M     45 M    0.20    0.16    0.03    0.04     2464     1419        7     62
  24    0     0.00   0.54   0.00    0.60      30 K    108 K    0.72    0.32    0.00    0.01      672        2        1     71
  25    1     0.12   0.43   0.27    0.72      24 M     30 M    0.21    0.27    0.02    0.03     1512     1585       13     62
  26    0     0.01   1.96   0.01    0.72      39 K    155 K    0.74    0.40    0.00    0.00     1400        3        1     70
  27    1     0.03   0.16   0.16    0.60      22 M     27 M    0.18    0.17    0.09    0.11     1400      716        2     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.76     786 K   2839 K    0.72    0.38    0.00    0.00    28056       69       12     61
 SKT    1     0.09   0.26   0.34    0.86     472 M    589 M    0.20    0.22    0.04    0.05    33376    23804      184     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.27   0.18    0.86     472 M    592 M    0.20    0.22    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.39 %

 C1 core residency: 28.90 %; C3 core residency: 2.47 %; C6 core residency: 48.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.18 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1     7398 M   7388 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   74 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.42     0.20     219.23       8.92         199.79
 SKT   1    39.01    39.99     274.77      21.25         343.64
---------------------------------------------------------------------------------------------------------------
       *    39.44    40.18     494.00      30.17         343.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7fb7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8028.09 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7879.53 --|
|-- Mem Ch  2: Reads (MB/s):    93.34 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    46.90 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    93.34 --||-- NODE 1 Mem Read (MB/s) :  8028.09 --|
|-- NODE 0 Mem Write(MB/s) :    46.90 --||-- NODE 1 Mem Write(MB/s) :  7879.53 --|
|-- NODE 0 P. Write (T/s):      31156 --||-- NODE 1 P. Write (T/s):     186373 --|
|-- NODE 0 Memory (MB/s):      140.23 --||-- NODE 1 Memory (MB/s):    15907.62 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8121.43                --|
            |--                System Write Throughput(MB/s):       7926.43                --|
            |--               System Memory Throughput(MB/s):      16047.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 220
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     617 K       349 K  1339 K   530 K    123 M     0      72  
 1       0           0      24 M   158 M    504       0     453 K
-----------------------------------------------------------------------
 *     617 K       349 K    25 M   158 M    123 M     0     453 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.24        Core1: 109.03        
Core2: 26.03        Core3: 94.56        
Core4: 20.35        Core5: 106.19        
Core6: 18.22        Core7: 92.46        
Core8: 24.20        Core9: 34.28        
Core10: 21.22        Core11: 124.03        
Core12: 31.14        Core13: 100.82        
Core14: 32.75        Core15: 126.55        
Core16: 29.18        Core17: 93.82        
Core18: 25.04        Core19: 123.92        
Core20: 24.33        Core21: 99.58        
Core22: 10.84        Core23: 114.08        
Core24: 25.03        Core25: 95.44        
Core26: 25.61        Core27: 95.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.07
Socket1: 105.03
DDR read Latency(ns)
Socket0: 28284.98
Socket1: 258.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.34        Core1: 112.64        
Core2: 10.54        Core3: 97.64        
Core4: 20.96        Core5: 109.05        
Core6: 20.82        Core7: 94.15        
Core8: 23.90        Core9: 34.19        
Core10: 23.86        Core11: 128.75        
Core12: 25.07        Core13: 98.04        
Core14: 23.54        Core15: 129.73        
Core16: 29.89        Core17: 93.90        
Core18: 22.34        Core19: 128.48        
Core20: 32.05        Core21: 99.28        
Core22: 25.83        Core23: 120.37        
Core24: 23.22        Core25: 96.00        
Core26: 26.79        Core27: 98.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.13
Socket1: 107.64
DDR read Latency(ns)
Socket0: 28558.45
Socket1: 261.82
irq_total: 88389.8163900788
cpu_total: 20.41
cpu_0: 1.13
cpu_1: 57.85
cpu_2: 0.47
cpu_3: 63.30
cpu_4: 0.86
cpu_5: 61.84
cpu_6: 0.60
cpu_7: 36.64
cpu_8: 0.27
cpu_9: 8.11
cpu_10: 1.00
cpu_11: 42.55
cpu_12: 0.60
cpu_13: 17.55
cpu_14: 1.00
cpu_15: 35.97
cpu_16: 0.47
cpu_17: 23.27
cpu_18: 0.53
cpu_19: 40.16
cpu_20: 0.27
cpu_21: 47.07
cpu_22: 0.40
cpu_23: 39.69
cpu_24: 0.40
cpu_25: 65.16
cpu_26: 0.33
cpu_27: 23.94
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 457192
enp4s0f1_rx_packets: 400766
Total_rx_packets: 857958
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 457183
enp4s0f1_rx_packets_phy: 400765
Total_rx_packets_phy: 857948
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 4104831165
enp4s0f1_rx_bytes: 3602842663
Total_rx_bytes: 7707673828
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 4122877807
enp4s0f1_rx_bytes_phy: 3614105061
Total_rx_bytes_phy: 7736982868
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1299275
enp4s0f1_tx_bytes: 3013444
Total_tx_bytes: 4312719
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 3379306
enp4s0f1_tx_bytes_phy: 6552423
Total_tx_bytes_phy: 9931729
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 19685
enp4s0f1_tx_packets: 45658
Total_tx_packets: 65343
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 50956
enp4s0f1_tx_packets_phy: 98101
Total_tx_packets_phy: 149057


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.23        Core1: 110.45        
Core2: 32.06        Core3: 94.54        
Core4: 23.12        Core5: 107.97        
Core6: 27.99        Core7: 93.73        
Core8: 23.27        Core9: 34.76        
Core10: 22.81        Core11: 125.77        
Core12: 23.82        Core13: 96.15        
Core14: 24.76        Core15: 129.97        
Core16: 22.17        Core17: 86.85        
Core18: 23.17        Core19: 125.08        
Core20: 14.92        Core21: 96.21        
Core22: 22.13        Core23: 117.03        
Core24: 25.42        Core25: 93.47        
Core26: 24.60        Core27: 96.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 105.14
DDR read Latency(ns)
Socket0: 27272.69
Socket1: 258.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.45        Core1: 110.69        
Core2: 24.14        Core3: 94.10        
Core4: 11.21        Core5: 107.56        
Core6: 23.03        Core7: 92.51        
Core8: 24.02        Core9: 35.38        
Core10: 23.81        Core11: 124.65        
Core12: 23.04        Core13: 98.32        
Core14: 26.65        Core15: 128.47        
Core16: 22.95        Core17: 88.10        
Core18: 24.92        Core19: 127.54        
Core20: 29.27        Core21: 97.45        
Core22: 23.25        Core23: 116.30        
Core24: 20.78        Core25: 92.88        
Core26: 26.80        Core27: 95.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.99
Socket1: 105.06
DDR read Latency(ns)
Socket0: 30202.71
Socket1: 258.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.10        Core1: 109.99        
Core2: 27.31        Core3: 93.89        
Core4: 17.66        Core5: 107.57        
Core6: 23.93        Core7: 90.98        
Core8: 33.53        Core9: 34.55        
Core10: 32.05        Core11: 124.62        
Core12: 24.85        Core13: 100.01        
Core14: 37.16        Core15: 128.81        
Core16: 33.53        Core17: 88.68        
Core18: 33.76        Core19: 126.39        
Core20: 41.20        Core21: 97.50        
Core22: 35.07        Core23: 117.19        
Core24: 33.08        Core25: 93.74        
Core26: 32.09        Core27: 94.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 105.00
DDR read Latency(ns)
Socket0: 31456.64
Socket1: 257.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.42        Core1: 112.92        
Core2: 11.71        Core3: 96.70        
Core4: 21.03        Core5: 110.51        
Core6: 26.77        Core7: 91.14        
Core8: 19.89        Core9: 34.32        
Core10: 24.25        Core11: 128.18        
Core12: 24.36        Core13: 102.11        
Core14: 15.49        Core15: 130.14        
Core16: 21.95        Core17: 99.46        
Core18: 25.94        Core19: 130.25        
Core20: 30.83        Core21: 102.01        
Core22: 26.90        Core23: 118.70        
Core24: 22.69        Core25: 98.49        
Core26: 28.39        Core27: 97.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.51
Socket1: 108.34
DDR read Latency(ns)
Socket0: 29316.61
Socket1: 263.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1203
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412844794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412854642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206430803; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206430803; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206517569; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206517569; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005468600; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4297700; Consumed Joules: 262.31; Watts: 43.68; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 692658; Consumed DRAM Joules: 10.60; DRAM Watts: 1.76
S1P0; QPIClocks: 14412764734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412771570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206594951; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206594951; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206402788; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206402788; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005453361; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5585491; Consumed Joules: 340.91; Watts: 56.77; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1665220; Consumed DRAM Joules: 25.48; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5eb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.75   0.01    0.60     302 K    883 K    0.66    0.11    0.00    0.01     4984        6        0     70
   1    1     0.06   0.08   0.70    1.20      53 M     65 M    0.18    0.16    0.09    0.12     3696     1300       14     60
   2    0     0.00   0.43   0.00    0.60      16 K     79 K    0.79    0.21    0.00    0.01     2184        2        0     69
   3    1     0.11   0.14   0.79    1.20      59 M     76 M    0.22    0.24    0.05    0.07     8232     3444       14     60
   4    0     0.00   0.41   0.00    0.60      11 K     70 K    0.84    0.22    0.00    0.01     2464        1        0     70
   5    1     0.09   0.12   0.75    1.20      55 M     67 M    0.18    0.17    0.06    0.08     3640     1420       12     61
   6    0     0.01   1.10   0.01    1.01      43 K    262 K    0.83    0.57    0.00    0.00     2128       14        1     69
   7    1     0.10   0.38   0.27    0.71      22 M     29 M    0.21    0.33    0.02    0.03     3080     1361       42     60
   8    0     0.00   1.10   0.00    0.60      48 K    127 K    0.62    0.29    0.00    0.00     3528        1        3     68
   9    1     0.06   0.73   0.09    0.62    1019 K   3531 K    0.71    0.37    0.00    0.01      280        6       15     61
  10    0     0.01   1.16   0.01    0.94      44 K    266 K    0.83    0.59    0.00    0.00     1064        9        0     67
  11    1     0.09   0.23   0.40    0.88      29 M     36 M    0.20    0.17    0.03    0.04     2016      779       14     60
  12    0     0.02   1.07   0.02    1.08      67 K    437 K    0.85    0.60    0.00    0.00     3080       22        0     69
  13    1     0.06   0.43   0.15    0.62      15 M     18 M    0.19    0.42    0.02    0.03     1904     1014        7     60
  14    0     0.00   1.06   0.00    0.60      29 K    127 K    0.77    0.34    0.00    0.00     1008        2        1     69
  15    1     0.04   0.15   0.29    0.74      29 M     35 M    0.17    0.15    0.07    0.08     2576      702       11     60
  16    0     0.01   1.51   0.01    0.75      45 K    169 K    0.73    0.41    0.00    0.00      952        2        2     69
  17    1     0.07   0.40   0.17    0.60      16 M     20 M    0.22    0.27    0.02    0.03     2408     1038        5     61
  18    0     0.00   0.50   0.00    0.60      44 K    151 K    0.71    0.25    0.00    0.01     1904        2        1     70
  19    1     0.06   0.19   0.33    0.80      29 M     36 M    0.18    0.16    0.05    0.06     1904      768       14     61
  20    0     0.00   1.30   0.00    0.60      55 K    146 K    0.62    0.29    0.00    0.00     1120        5        3     70
  21    1     0.11   0.20   0.56    1.11      43 M     55 M    0.21    0.18    0.04    0.05      168        8       12     61
  22    0     0.00   0.59   0.00    0.60      29 K    112 K    0.74    0.34    0.00    0.01      840        5        0     70
  23    1     0.07   0.22   0.32    0.79      30 M     37 M    0.19    0.17    0.04    0.05     1848      713        7     61
  24    0     0.00   0.63   0.00    0.60      34 K    106 K    0.67    0.25    0.00    0.01      672        3        0     71
  25    1     0.27   0.33   0.82    1.20      46 M     60 M    0.23    0.16    0.02    0.02      168       16        6     61
  26    0     0.01   1.89   0.01    0.82      44 K    140 K    0.68    0.44    0.00    0.00     1288        4        2     70
  27    1     0.07   0.39   0.17    0.60      16 M     21 M    0.24    0.26    0.02    0.03      560        8        7     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.08   0.01    0.78     818 K   3082 K    0.73    0.40    0.00    0.00    27216       78       13     61
 SKT    1     0.09   0.22   0.41    0.96     449 M    564 M    0.20    0.21    0.04    0.04    32480    12577      180     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.23   0.21    0.96     450 M    567 M    0.21    0.21    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   58 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.85 %

 C1 core residency: 27.93 %; C3 core residency: 0.93 %; C6 core residency: 49.30 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     29 G   |   30%    30%   
 SKT    1     7441 M   7405 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   73 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.50     0.25     219.47       8.85         187.99
 SKT   1    39.24    39.66     287.75      21.26         393.14
---------------------------------------------------------------------------------------------------------------
       *    39.74    39.91     507.21      30.11         392.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
