read design -sensitive -Verilog2K /home/student/EMC08/digital_A/baud_rate/design/rtl_v/baud_rate.v

set system mode setup
set rule handling RTL1.5b -ignore
set rule handling DIR6.1  -ignore
