Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct  3 15:26:11 2024
| Host         : BDCGEHARRIS01 running 64-bit major release  (build 9200)
| Command      : report_utilization -file PcieBridge_xdma_0_0_utilization_synth.rpt -pb PcieBridge_xdma_0_0_utilization_synth.pb
| Design       : PcieBridge_xdma_0_0
| Device       : xcau25p-ffvb676-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 13140 |     0 |          0 |    141000 |  9.32 |
|   LUT as Logic             | 11759 |     0 |          0 |    141000 |  8.34 |
|   LUT as Memory            |  1381 |     0 |          0 |     99840 |  1.38 |
|     LUT as Distributed RAM |  1338 |     0 |            |           |       |
|     LUT as Shift Register  |    43 |     0 |            |           |       |
| CLB Registers              | 14778 |     0 |          0 |    282000 |  5.24 |
|   Register as Flip Flop    | 14778 |     0 |          0 |    282000 |  5.24 |
|   Register as Latch        |     0 |     0 |          0 |    282000 |  0.00 |
| CARRY8                     |   256 |     0 |          0 |     27120 |  0.94 |
| F7 Muxes                   |   195 |     0 |          0 |    108480 |  0.18 |
| F8 Muxes                   |    35 |     0 |          0 |     54240 |  0.06 |
| F9 Muxes                   |     0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 51    |          Yes |           - |          Set |
| 240   |          Yes |           - |        Reset |
| 136   |          Yes |         Set |            - |
| 14351 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   31 |     0 |          0 |       300 | 10.33 |
|   RAMB36/FIFO*    |   29 |     0 |          0 |       300 |  9.67 |
|     RAMB36E2 only |   29 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |       600 |  0.67 |
|     RAMB18E2 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1200 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       280 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       112 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    6 |     0 |          0 |        96 |  6.25 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTYE4_CHANNEL   |    1 |     0 |          0 |        12 |   8.33 |
| GTYE4_COMMON    |    1 |     0 |          0 |         3 |  33.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |   0.00 |
| PCIE40E4        |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 14351 |            Register |
| LUT6          |  4891 |                 CLB |
| LUT3          |  2932 |                 CLB |
| LUT5          |  2071 |                 CLB |
| RAMD32        |  1974 |                 CLB |
| LUT4          |  1908 |                 CLB |
| LUT1          |  1317 |                 CLB |
| LUT2          |  1122 |                 CLB |
| RAMS32        |   280 |                 CLB |
| CARRY8        |   256 |                 CLB |
| FDCE          |   240 |            Register |
| MUXF7         |   195 |                 CLB |
| FDSE          |   136 |            Register |
| RAMD64E       |   128 |                 CLB |
| FDPE          |    51 |            Register |
| SRL16E        |    42 |                 CLB |
| RAMS64E       |    36 |                 CLB |
| MUXF8         |    35 |                 CLB |
| RAMB36E2      |    29 |            BLOCKRAM |
| BUFG_GT       |     6 |               Clock |
| RAMB18E2      |     4 |            BLOCKRAM |
| BUFG_GT_SYNC  |     2 |               Clock |
| SRLC32E       |     1 |                 CLB |
| PCIE40E4      |     1 |            Advanced |
| GTYE4_COMMON  |     1 |            Advanced |
| GTYE4_CHANNEL |     1 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


