# Generated by Yosys 0.9 (git sha1 1979e0b)

.model fetch
.inputs clk
.outputs INSTR_B1 INSTR_B2 INSTR_B3 INSTR_B4
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$9751$new_n110_ I1=$abc$9751$new_n114_ I2=$abc$9751$new_n116_ I3=$abc$9751$auto$alumacc.cc:491:replace_alu$8285[32] O=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$9751$new_n111_ I1=$abc$9751$new_n112_ I2=$abc$9751$new_n113_ I3=$false O=$abc$9751$new_n110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=init[30] I1=init[31] I2=init[32] I3=$false O=$abc$9751$new_n111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=init[27] I1=init[28] I2=init[29] I3=init[15] O=$abc$9751$new_n112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[23] I1=init[24] I2=init[25] I3=init[26] O=$abc$9751$new_n113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[0] I1=init[1] I2=$abc$9751$new_n115_ I3=$false O=$abc$9751$new_n114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=init[2] I1=init[3] I2=init[4] I3=init[5] O=$abc$9751$new_n115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9751$new_n117_ I1=$abc$9751$new_n118_ I2=$abc$9751$new_n119_ I3=$abc$9751$new_n120_ O=$abc$9751$new_n116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=init[6] I1=init[7] I2=init[8] I3=init[9] O=$abc$9751$new_n117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[10] I1=init[11] I2=init[12] I3=init[13] O=$abc$9751$new_n118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[19] I1=init[20] I2=init[21] I3=init[22] O=$abc$9751$new_n119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init[14] I1=init[16] I2=init[17] I3=init[18] O=$abc$9751$new_n120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 I1=init[0] I2=$false I3=$false O=$abc$9751$auto$dff2dffe.cc:175:make_patterns_logic$9187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 I1=state[0] I2=$false I3=$false O=$abc$9751$auto$dff2dffe.cc:175:make_patterns_logic$9398
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[0] I1=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9594_new_ I2=$false I3=$false O=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9142
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9751$new_n125_ I1=$abc$9751$new_n130_ I2=$false I3=$false O=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9594_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9751$new_n126_ I1=$abc$9751$new_n127_ I2=$abc$9751$new_n128_ I3=$abc$9751$new_n129_ O=$abc$9751$new_n125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[21] I1=state[22] I2=state[23] I3=state[24] O=$abc$9751$new_n126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[17] I1=state[18] I2=state[19] I3=state[20] O=$abc$9751$new_n127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[29] I1=state[30] I2=state[31] I3=state[2] O=$abc$9751$new_n128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[25] I1=state[26] I2=state[27] I3=state[28] O=$abc$9751$new_n129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9751$new_n131_ I1=$abc$9751$new_n132_ I2=$abc$9751$new_n133_ I3=$abc$9751$new_n134_ O=$abc$9751$new_n130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[5] I1=state[6] I2=state[7] I3=state[8] O=$abc$9751$new_n131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[1] I1=state[32] I2=state[3] I3=state[4] O=$abc$9751$new_n132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[13] I1=state[14] I2=state[15] I3=state[16] O=$abc$9751$new_n133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[9] I1=state[10] I2=state[11] I3=state[12] O=$abc$9751$new_n134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9594_new_ I1=state[0] I2=$false I3=$false O=$abc$9751$auto$dff2dffe.cc:175:make_patterns_logic$9603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=init[32] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[31] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[30] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[29] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[28] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[27] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[26] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[25] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[24] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[23] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[22] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[21] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[20] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[19] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[18] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[17] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[16] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[15] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[14] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[13] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[12] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[11] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[10] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[9] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[8] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[7] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[6] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[1] I1=$false I2=$false I3=$false O=$0\init[32:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[0] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 I1=$false I2=$false I3=$false O=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=state[1] I1=$false I2=$false I3=$false O=$0\state[32:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[2] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[3] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[4] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init[5] I1=$false I2=$false I3=$false O=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[10] CO=$auto$alumacc.cc:474:replace_alu$8283.C[11] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[11] CO=$auto$alumacc.cc:474:replace_alu$8283.C[12] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[12] CO=$auto$alumacc.cc:474:replace_alu$8283.C[13] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[13] CO=$auto$alumacc.cc:474:replace_alu$8283.C[14] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[14] CO=$auto$alumacc.cc:474:replace_alu$8283.C[15] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[15] CO=$auto$alumacc.cc:474:replace_alu$8283.C[16] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[16] CO=$auto$alumacc.cc:474:replace_alu$8283.C[17] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[17] CO=$auto$alumacc.cc:474:replace_alu$8283.C[18] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[18] CO=$auto$alumacc.cc:474:replace_alu$8283.C[19] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[19] CO=$auto$alumacc.cc:474:replace_alu$8283.C[20] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[0] CO=$auto$alumacc.cc:474:replace_alu$8283.C[2] I0=$false I1=$0\init[32:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[20] CO=$auto$alumacc.cc:474:replace_alu$8283.C[21] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[21] CO=$auto$alumacc.cc:474:replace_alu$8283.C[22] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[22] CO=$auto$alumacc.cc:474:replace_alu$8283.C[23] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[23] CO=$auto$alumacc.cc:474:replace_alu$8283.C[24] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[24] CO=$auto$alumacc.cc:474:replace_alu$8283.C[25] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[25] CO=$auto$alumacc.cc:474:replace_alu$8283.C[26] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[26] CO=$auto$alumacc.cc:474:replace_alu$8283.C[27] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[27] CO=$auto$alumacc.cc:474:replace_alu$8283.C[28] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[28] CO=$auto$alumacc.cc:474:replace_alu$8283.C[29] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[29] CO=$auto$alumacc.cc:474:replace_alu$8283.C[30] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[2] CO=$auto$alumacc.cc:474:replace_alu$8283.C[3] I0=$true I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[30] CO=$auto$alumacc.cc:474:replace_alu$8283.C[31] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[31] CO=$auto$alumacc.cc:474:replace_alu$8283.C[32] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[32] CO=$abc$9751$auto$alumacc.cc:491:replace_alu$8285[32] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[3] CO=$auto$alumacc.cc:474:replace_alu$8283.C[4] I0=$true I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[4] CO=$auto$alumacc.cc:474:replace_alu$8283.C[5] I0=$true I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[5] CO=$auto$alumacc.cc:474:replace_alu$8283.C[6] I0=$true I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[6] CO=$auto$alumacc.cc:474:replace_alu$8283.C[7] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[7] CO=$auto$alumacc.cc:474:replace_alu$8283.C[8] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[8] CO=$auto$alumacc.cc:474:replace_alu$8283.C[9] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8283.C[9] CO=$auto$alumacc.cc:474:replace_alu$8283.C[10] I0=$false I1=$abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:102|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=init[0] I3=$false O=$0\init[32:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=init[10] I3=$auto$alumacc.cc:474:replace_alu$8294.C[10] O=$0\init[32:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[10] CO=$auto$alumacc.cc:474:replace_alu$8294.C[11] I0=$false I1=init[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[11] I3=$auto$alumacc.cc:474:replace_alu$8294.C[11] O=$0\init[32:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[11] CO=$auto$alumacc.cc:474:replace_alu$8294.C[12] I0=$false I1=init[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[12] I3=$auto$alumacc.cc:474:replace_alu$8294.C[12] O=$0\init[32:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[12] CO=$auto$alumacc.cc:474:replace_alu$8294.C[13] I0=$false I1=init[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[13] I3=$auto$alumacc.cc:474:replace_alu$8294.C[13] O=$0\init[32:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[13] CO=$auto$alumacc.cc:474:replace_alu$8294.C[14] I0=$false I1=init[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[14] I3=$auto$alumacc.cc:474:replace_alu$8294.C[14] O=$0\init[32:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[14] CO=$auto$alumacc.cc:474:replace_alu$8294.C[15] I0=$false I1=init[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[15] I3=$auto$alumacc.cc:474:replace_alu$8294.C[15] O=$0\init[32:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[15] CO=$auto$alumacc.cc:474:replace_alu$8294.C[16] I0=$false I1=init[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[16] I3=$auto$alumacc.cc:474:replace_alu$8294.C[16] O=$0\init[32:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[16] CO=$auto$alumacc.cc:474:replace_alu$8294.C[17] I0=$false I1=init[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[17] I3=$auto$alumacc.cc:474:replace_alu$8294.C[17] O=$0\init[32:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[17] CO=$auto$alumacc.cc:474:replace_alu$8294.C[18] I0=$false I1=init[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[18] I3=$auto$alumacc.cc:474:replace_alu$8294.C[18] O=$0\init[32:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[18] CO=$auto$alumacc.cc:474:replace_alu$8294.C[19] I0=$false I1=init[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[19] I3=$auto$alumacc.cc:474:replace_alu$8294.C[19] O=$0\init[32:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[19] CO=$auto$alumacc.cc:474:replace_alu$8294.C[20] I0=$false I1=init[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=init[0] CO=$auto$alumacc.cc:474:replace_alu$8294.C[2] I0=$false I1=init[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[20] I3=$auto$alumacc.cc:474:replace_alu$8294.C[20] O=$0\init[32:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[20] CO=$auto$alumacc.cc:474:replace_alu$8294.C[21] I0=$false I1=init[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[21] I3=$auto$alumacc.cc:474:replace_alu$8294.C[21] O=$0\init[32:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[21] CO=$auto$alumacc.cc:474:replace_alu$8294.C[22] I0=$false I1=init[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[22] I3=$auto$alumacc.cc:474:replace_alu$8294.C[22] O=$0\init[32:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[22] CO=$auto$alumacc.cc:474:replace_alu$8294.C[23] I0=$false I1=init[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[23] I3=$auto$alumacc.cc:474:replace_alu$8294.C[23] O=$0\init[32:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[23] CO=$auto$alumacc.cc:474:replace_alu$8294.C[24] I0=$false I1=init[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[24] I3=$auto$alumacc.cc:474:replace_alu$8294.C[24] O=$0\init[32:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[24] CO=$auto$alumacc.cc:474:replace_alu$8294.C[25] I0=$false I1=init[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[25] I3=$auto$alumacc.cc:474:replace_alu$8294.C[25] O=$0\init[32:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[25] CO=$auto$alumacc.cc:474:replace_alu$8294.C[26] I0=$false I1=init[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[26] I3=$auto$alumacc.cc:474:replace_alu$8294.C[26] O=$0\init[32:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[26] CO=$auto$alumacc.cc:474:replace_alu$8294.C[27] I0=$false I1=init[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[27] I3=$auto$alumacc.cc:474:replace_alu$8294.C[27] O=$0\init[32:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[27] CO=$auto$alumacc.cc:474:replace_alu$8294.C[28] I0=$false I1=init[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[28] I3=$auto$alumacc.cc:474:replace_alu$8294.C[28] O=$0\init[32:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[28] CO=$auto$alumacc.cc:474:replace_alu$8294.C[29] I0=$false I1=init[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[29] I3=$auto$alumacc.cc:474:replace_alu$8294.C[29] O=$0\init[32:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[29] CO=$auto$alumacc.cc:474:replace_alu$8294.C[30] I0=$false I1=init[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[2] I3=$auto$alumacc.cc:474:replace_alu$8294.C[2] O=$0\init[32:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[2] CO=$auto$alumacc.cc:474:replace_alu$8294.C[3] I0=$false I1=init[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[30] I3=$auto$alumacc.cc:474:replace_alu$8294.C[30] O=$0\init[32:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[30] CO=$auto$alumacc.cc:474:replace_alu$8294.C[31] I0=$false I1=init[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[31] I3=$auto$alumacc.cc:474:replace_alu$8294.C[31] O=$0\init[32:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[31] CO=$auto$alumacc.cc:474:replace_alu$8294.C[32] I0=$false I1=init[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[32] I3=$auto$alumacc.cc:474:replace_alu$8294.C[32] O=$0\init[32:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=init[3] I3=$auto$alumacc.cc:474:replace_alu$8294.C[3] O=$0\init[32:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[3] CO=$auto$alumacc.cc:474:replace_alu$8294.C[4] I0=$false I1=init[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[4] I3=$auto$alumacc.cc:474:replace_alu$8294.C[4] O=$0\init[32:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[4] CO=$auto$alumacc.cc:474:replace_alu$8294.C[5] I0=$false I1=init[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[5] I3=$auto$alumacc.cc:474:replace_alu$8294.C[5] O=$0\init[32:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[5] CO=$auto$alumacc.cc:474:replace_alu$8294.C[6] I0=$false I1=init[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[6] I3=$auto$alumacc.cc:474:replace_alu$8294.C[6] O=$0\init[32:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[6] CO=$auto$alumacc.cc:474:replace_alu$8294.C[7] I0=$false I1=init[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[7] I3=$auto$alumacc.cc:474:replace_alu$8294.C[7] O=$0\init[32:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[7] CO=$auto$alumacc.cc:474:replace_alu$8294.C[8] I0=$false I1=init[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[8] I3=$auto$alumacc.cc:474:replace_alu$8294.C[8] O=$0\init[32:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[8] CO=$auto$alumacc.cc:474:replace_alu$8294.C[9] I0=$false I1=init[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=init[9] I3=$auto$alumacc.cc:474:replace_alu$8294.C[9] O=$0\init[32:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8294.C[9] CO=$auto$alumacc.cc:474:replace_alu$8294.C[10] I0=$false I1=init[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:103|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=state[0] I3=$false O=$0\state[32:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=state[10] I3=$auto$alumacc.cc:474:replace_alu$8297.C[10] O=$0\state[32:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[10] CO=$auto$alumacc.cc:474:replace_alu$8297.C[11] I0=$false I1=state[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[11] I3=$auto$alumacc.cc:474:replace_alu$8297.C[11] O=$0\state[32:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[11] CO=$auto$alumacc.cc:474:replace_alu$8297.C[12] I0=$false I1=state[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[12] I3=$auto$alumacc.cc:474:replace_alu$8297.C[12] O=$0\state[32:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[12] CO=$auto$alumacc.cc:474:replace_alu$8297.C[13] I0=$false I1=state[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[13] I3=$auto$alumacc.cc:474:replace_alu$8297.C[13] O=$0\state[32:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[13] CO=$auto$alumacc.cc:474:replace_alu$8297.C[14] I0=$false I1=state[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[14] I3=$auto$alumacc.cc:474:replace_alu$8297.C[14] O=$0\state[32:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[14] CO=$auto$alumacc.cc:474:replace_alu$8297.C[15] I0=$false I1=state[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[15] I3=$auto$alumacc.cc:474:replace_alu$8297.C[15] O=$0\state[32:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[15] CO=$auto$alumacc.cc:474:replace_alu$8297.C[16] I0=$false I1=state[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[16] I3=$auto$alumacc.cc:474:replace_alu$8297.C[16] O=$0\state[32:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[16] CO=$auto$alumacc.cc:474:replace_alu$8297.C[17] I0=$false I1=state[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[17] I3=$auto$alumacc.cc:474:replace_alu$8297.C[17] O=$0\state[32:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[17] CO=$auto$alumacc.cc:474:replace_alu$8297.C[18] I0=$false I1=state[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[18] I3=$auto$alumacc.cc:474:replace_alu$8297.C[18] O=$0\state[32:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[18] CO=$auto$alumacc.cc:474:replace_alu$8297.C[19] I0=$false I1=state[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[19] I3=$auto$alumacc.cc:474:replace_alu$8297.C[19] O=$0\state[32:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[19] CO=$auto$alumacc.cc:474:replace_alu$8297.C[20] I0=$false I1=state[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=state[0] CO=$auto$alumacc.cc:474:replace_alu$8297.C[2] I0=$false I1=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[20] I3=$auto$alumacc.cc:474:replace_alu$8297.C[20] O=$0\state[32:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[20] CO=$auto$alumacc.cc:474:replace_alu$8297.C[21] I0=$false I1=state[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[21] I3=$auto$alumacc.cc:474:replace_alu$8297.C[21] O=$0\state[32:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[21] CO=$auto$alumacc.cc:474:replace_alu$8297.C[22] I0=$false I1=state[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[22] I3=$auto$alumacc.cc:474:replace_alu$8297.C[22] O=$0\state[32:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[22] CO=$auto$alumacc.cc:474:replace_alu$8297.C[23] I0=$false I1=state[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[23] I3=$auto$alumacc.cc:474:replace_alu$8297.C[23] O=$0\state[32:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[23] CO=$auto$alumacc.cc:474:replace_alu$8297.C[24] I0=$false I1=state[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[24] I3=$auto$alumacc.cc:474:replace_alu$8297.C[24] O=$0\state[32:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[24] CO=$auto$alumacc.cc:474:replace_alu$8297.C[25] I0=$false I1=state[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[25] I3=$auto$alumacc.cc:474:replace_alu$8297.C[25] O=$0\state[32:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[25] CO=$auto$alumacc.cc:474:replace_alu$8297.C[26] I0=$false I1=state[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[26] I3=$auto$alumacc.cc:474:replace_alu$8297.C[26] O=$0\state[32:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[26] CO=$auto$alumacc.cc:474:replace_alu$8297.C[27] I0=$false I1=state[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[27] I3=$auto$alumacc.cc:474:replace_alu$8297.C[27] O=$0\state[32:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[27] CO=$auto$alumacc.cc:474:replace_alu$8297.C[28] I0=$false I1=state[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[28] I3=$auto$alumacc.cc:474:replace_alu$8297.C[28] O=$0\state[32:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[28] CO=$auto$alumacc.cc:474:replace_alu$8297.C[29] I0=$false I1=state[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[29] I3=$auto$alumacc.cc:474:replace_alu$8297.C[29] O=$0\state[32:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[29] CO=$auto$alumacc.cc:474:replace_alu$8297.C[30] I0=$false I1=state[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[2] I3=$auto$alumacc.cc:474:replace_alu$8297.C[2] O=$0\state[32:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[2] CO=$auto$alumacc.cc:474:replace_alu$8297.C[3] I0=$false I1=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[30] I3=$auto$alumacc.cc:474:replace_alu$8297.C[30] O=$0\state[32:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[30] CO=$auto$alumacc.cc:474:replace_alu$8297.C[31] I0=$false I1=state[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[31] I3=$auto$alumacc.cc:474:replace_alu$8297.C[31] O=$0\state[32:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[31] CO=$auto$alumacc.cc:474:replace_alu$8297.C[32] I0=$false I1=state[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[32] I3=$auto$alumacc.cc:474:replace_alu$8297.C[32] O=$0\state[32:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=state[3] I3=$auto$alumacc.cc:474:replace_alu$8297.C[3] O=$0\state[32:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[3] CO=$auto$alumacc.cc:474:replace_alu$8297.C[4] I0=$false I1=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[4] I3=$auto$alumacc.cc:474:replace_alu$8297.C[4] O=$0\state[32:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[4] CO=$auto$alumacc.cc:474:replace_alu$8297.C[5] I0=$false I1=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[5] I3=$auto$alumacc.cc:474:replace_alu$8297.C[5] O=$0\state[32:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[5] CO=$auto$alumacc.cc:474:replace_alu$8297.C[6] I0=$false I1=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[6] I3=$auto$alumacc.cc:474:replace_alu$8297.C[6] O=$0\state[32:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[6] CO=$auto$alumacc.cc:474:replace_alu$8297.C[7] I0=$false I1=state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[7] I3=$auto$alumacc.cc:474:replace_alu$8297.C[7] O=$0\state[32:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[7] CO=$auto$alumacc.cc:474:replace_alu$8297.C[8] I0=$false I1=state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[8] I3=$auto$alumacc.cc:474:replace_alu$8297.C[8] O=$0\state[32:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[8] CO=$auto$alumacc.cc:474:replace_alu$8297.C[9] I0=$false I1=state[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=state[9] I3=$auto$alumacc.cc:474:replace_alu$8297.C[9] O=$0\state[32:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$8297.C[9] CO=$auto$alumacc.cc:474:replace_alu$8297.C[10] I0=$false I1=state[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:105|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=clk D=$true E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9142 Q=im1_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$true E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9142 Q=im2_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$true E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9142 Q=im3_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$true E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9142 Q=im4_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][0] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][1] E=$abc$9751$auto$dff2dffe.cc:175:make_patterns_logic$9187 Q=init[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][2] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][3] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][4] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][5] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][6] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][7] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][8] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][9] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][10] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][11] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][12] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][13] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][14] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][15] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][16] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][17] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][18] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][19] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][20] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][21] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][22] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][23] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][24] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][25] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][26] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][27] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][28] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][29] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][30] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][31] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\init[32:0][32] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9166 Q=init[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][0] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][1] E=$abc$9751$auto$dff2dffe.cc:175:make_patterns_logic$9398 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][2] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][3] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][4] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][5] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][6] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][7] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][8] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][9] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][10] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][11] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][12] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][13] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][14] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][15] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][16] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][17] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][18] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][19] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][20] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][21] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][22] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][23] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][24] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][25] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][26] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][27] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][28] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][29] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][30] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][31] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\state[32:0][32] E=$abc$9751$auto$dff2dffe.cc:158:make_patterns_logic$9377 Q=state[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=instructionMem4Inst.data_out[0] E=$abc$9751$auto$dff2dffe.cc:175:make_patterns_logic$9603 Q=INSTR_B4
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=instructionMem3Inst.data_out[0] E=$abc$9751$auto$dff2dffe.cc:175:make_patterns_logic$9603 Q=INSTR_B3
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=instructionMem2Inst.data_out[0] E=$abc$9751$auto$dff2dffe.cc:175:make_patterns_logic$9603 Q=INSTR_B2
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=instructionMem1Inst.data_out[0] E=$abc$9751$auto$dff2dffe.cc:175:make_patterns_logic$9603 Q=INSTR_B1
.attr module_not_derived 00000000000000000000000000000001
.attr src "fetch.v:98|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=$false RADDR[2]=$false RADDR[3]=$false RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=im1_rd_en RDATA[0]=instructionMem1Inst.data_out[0] RDATA[1]=$techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[1] RDATA[2]=instructionMem1Inst.data_out[1] RDATA[3]=$techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[3] RDATA[4]=instructionMem1Inst.data_out[2] RDATA[5]=$techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[5] RDATA[6]=instructionMem1Inst.data_out[3] RDATA[7]=$techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[7] RDATA[8]=instructionMem1Inst.data_out[4] RDATA[9]=$techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[9] RDATA[10]=instructionMem1Inst.data_out[5] RDATA[11]=$techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[11] RDATA[12]=instructionMem1Inst.data_out[6] RDATA[13]=$techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[13] RDATA[14]=instructionMem1Inst.data_out[7] RDATA[15]=$techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_1 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_2 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_3 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_4 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_5 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_6 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_7 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_8 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_9 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_A 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_B 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_C 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_D 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_E 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111101010101011111111111111111111111111111111111111111111111111111111111111111
.param INIT_F 0111111111010101010101010101010101011111110101011111111111010101111111010101011101010101011111110101011111110101010101010101010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=$false RADDR[2]=$false RADDR[3]=$false RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=im2_rd_en RDATA[0]=instructionMem2Inst.data_out[0] RDATA[1]=$techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[1] RDATA[2]=instructionMem2Inst.data_out[1] RDATA[3]=$techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[3] RDATA[4]=instructionMem2Inst.data_out[2] RDATA[5]=$techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[5] RDATA[6]=instructionMem2Inst.data_out[3] RDATA[7]=$techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[7] RDATA[8]=instructionMem2Inst.data_out[4] RDATA[9]=$techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[9] RDATA[10]=instructionMem2Inst.data_out[5] RDATA[11]=$techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[11] RDATA[12]=instructionMem2Inst.data_out[6] RDATA[13]=$techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[13] RDATA[14]=instructionMem2Inst.data_out[7] RDATA[15]=$techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_1 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_2 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_3 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_4 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_5 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_6 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_7 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_8 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_9 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_A 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_B 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_C 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_D 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_E 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111101010101011111111111111111111111111111111111111111111111111111111111111111
.param INIT_F 0111111111010101010101010101010101011111110101011111111111010101111111010101011101010101011111110101011111110101010101010101010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=$false RADDR[2]=$false RADDR[3]=$false RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=im3_rd_en RDATA[0]=instructionMem3Inst.data_out[0] RDATA[1]=$techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[1] RDATA[2]=instructionMem3Inst.data_out[1] RDATA[3]=$techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[3] RDATA[4]=instructionMem3Inst.data_out[2] RDATA[5]=$techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[5] RDATA[6]=instructionMem3Inst.data_out[3] RDATA[7]=$techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[7] RDATA[8]=instructionMem3Inst.data_out[4] RDATA[9]=$techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[9] RDATA[10]=instructionMem3Inst.data_out[5] RDATA[11]=$techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[11] RDATA[12]=instructionMem3Inst.data_out[6] RDATA[13]=$techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[13] RDATA[14]=instructionMem3Inst.data_out[7] RDATA[15]=$techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_1 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_2 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_3 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_4 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_5 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_6 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_7 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_8 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_9 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_A 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_B 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_C 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_D 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_E 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111101010101011111111111111111111111111111111111111111111111111111111111111111
.param INIT_F 0111111111010101010101010101010101011111110101011111111111010101111111010101011101010101011111110101011111110101010101010101010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$false RADDR[1]=$false RADDR[2]=$false RADDR[3]=$false RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=im4_rd_en RDATA[0]=instructionMem4Inst.data_out[0] RDATA[1]=$techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[1] RDATA[2]=instructionMem4Inst.data_out[1] RDATA[3]=$techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[3] RDATA[4]=instructionMem4Inst.data_out[2] RDATA[5]=$techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[5] RDATA[6]=instructionMem4Inst.data_out[3] RDATA[7]=$techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[7] RDATA[8]=instructionMem4Inst.data_out[4] RDATA[9]=$techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[9] RDATA[10]=instructionMem4Inst.data_out[5] RDATA[11]=$techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[11] RDATA[12]=instructionMem4Inst.data_out[6] RDATA[13]=$techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[13] RDATA[14]=instructionMem4Inst.data_out[7] RDATA[15]=$techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_1 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_2 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_3 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_4 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_5 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_6 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_7 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_8 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_9 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_A 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_B 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_C 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_D 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param INIT_E 1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111101010101011111111111111111111111111111111111111111111111111111111111111111
.param INIT_F 0111111111010101010101010101010101011111110101011111111111010101111111010101011101010101011111110101011111110101010101010101010111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
.param READ_MODE 01
.param WRITE_MODE 01
.names $true $auto$alumacc.cc:474:replace_alu$8283.C[0]
1 1
.names $abc$9751$auto$alumacc.cc:474:replace_alu$8283.BB[0] $auto$alumacc.cc:474:replace_alu$8283.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$8294.C[0]
1 1
.names init[0] $auto$alumacc.cc:474:replace_alu$8294.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$8297.C[0]
1 1
.names state[0] $auto$alumacc.cc:474:replace_alu$8297.C[1]
1 1
.names instructionMem1Inst.data_out[0] $techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[0]
1 1
.names instructionMem1Inst.data_out[1] $techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[2]
1 1
.names instructionMem1Inst.data_out[2] $techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[4]
1 1
.names instructionMem1Inst.data_out[3] $techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[6]
1 1
.names instructionMem1Inst.data_out[4] $techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[8]
1 1
.names instructionMem1Inst.data_out[5] $techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[10]
1 1
.names instructionMem1Inst.data_out[6] $techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[12]
1 1
.names instructionMem1Inst.data_out[7] $techmap8316\instructionMem1Inst.memory.0.0.0.A1DATA_16[14]
1 1
.names instructionMem2Inst.data_out[0] $techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[0]
1 1
.names instructionMem2Inst.data_out[1] $techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[2]
1 1
.names instructionMem2Inst.data_out[2] $techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[4]
1 1
.names instructionMem2Inst.data_out[3] $techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[6]
1 1
.names instructionMem2Inst.data_out[4] $techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[8]
1 1
.names instructionMem2Inst.data_out[5] $techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[10]
1 1
.names instructionMem2Inst.data_out[6] $techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[12]
1 1
.names instructionMem2Inst.data_out[7] $techmap8317\instructionMem2Inst.memory.0.0.0.A1DATA_16[14]
1 1
.names instructionMem3Inst.data_out[0] $techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[0]
1 1
.names instructionMem3Inst.data_out[1] $techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[2]
1 1
.names instructionMem3Inst.data_out[2] $techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[4]
1 1
.names instructionMem3Inst.data_out[3] $techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[6]
1 1
.names instructionMem3Inst.data_out[4] $techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[8]
1 1
.names instructionMem3Inst.data_out[5] $techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[10]
1 1
.names instructionMem3Inst.data_out[6] $techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[12]
1 1
.names instructionMem3Inst.data_out[7] $techmap8318\instructionMem3Inst.memory.0.0.0.A1DATA_16[14]
1 1
.names instructionMem4Inst.data_out[0] $techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[0]
1 1
.names instructionMem4Inst.data_out[1] $techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[2]
1 1
.names instructionMem4Inst.data_out[2] $techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[4]
1 1
.names instructionMem4Inst.data_out[3] $techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[6]
1 1
.names instructionMem4Inst.data_out[4] $techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[8]
1 1
.names instructionMem4Inst.data_out[5] $techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[10]
1 1
.names instructionMem4Inst.data_out[6] $techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[12]
1 1
.names instructionMem4Inst.data_out[7] $techmap8319\instructionMem4Inst.memory.0.0.0.A1DATA_16[14]
1 1
.names $false block
1 1
.names instructionMem1Inst.data_out[0] im1_data_out[0]
1 1
.names instructionMem1Inst.data_out[1] im1_data_out[1]
1 1
.names instructionMem1Inst.data_out[2] im1_data_out[2]
1 1
.names instructionMem1Inst.data_out[3] im1_data_out[3]
1 1
.names instructionMem1Inst.data_out[4] im1_data_out[4]
1 1
.names instructionMem1Inst.data_out[5] im1_data_out[5]
1 1
.names instructionMem1Inst.data_out[6] im1_data_out[6]
1 1
.names instructionMem1Inst.data_out[7] im1_data_out[7]
1 1
.names $false im1_rd_addr[0]
1 1
.names $false im1_rd_addr[1]
1 1
.names $false im1_rd_addr[2]
1 1
.names $false im1_rd_addr[3]
1 1
.names $false im1_rd_addr[4]
1 1
.names $false im1_rd_addr[5]
1 1
.names $false im1_rd_addr[6]
1 1
.names $false im1_rd_addr[7]
1 1
.names $false im1_rd_addr[8]
1 1
.names $false im1_valid_out
1 1
.names instructionMem2Inst.data_out[0] im2_data_out[0]
1 1
.names instructionMem2Inst.data_out[1] im2_data_out[1]
1 1
.names instructionMem2Inst.data_out[2] im2_data_out[2]
1 1
.names instructionMem2Inst.data_out[3] im2_data_out[3]
1 1
.names instructionMem2Inst.data_out[4] im2_data_out[4]
1 1
.names instructionMem2Inst.data_out[5] im2_data_out[5]
1 1
.names instructionMem2Inst.data_out[6] im2_data_out[6]
1 1
.names instructionMem2Inst.data_out[7] im2_data_out[7]
1 1
.names $false im2_rd_addr[0]
1 1
.names $false im2_rd_addr[1]
1 1
.names $false im2_rd_addr[2]
1 1
.names $false im2_rd_addr[3]
1 1
.names $false im2_rd_addr[4]
1 1
.names $false im2_rd_addr[5]
1 1
.names $false im2_rd_addr[6]
1 1
.names $false im2_rd_addr[7]
1 1
.names $false im2_rd_addr[8]
1 1
.names $false im2_valid_out
1 1
.names instructionMem3Inst.data_out[0] im3_data_out[0]
1 1
.names instructionMem3Inst.data_out[1] im3_data_out[1]
1 1
.names instructionMem3Inst.data_out[2] im3_data_out[2]
1 1
.names instructionMem3Inst.data_out[3] im3_data_out[3]
1 1
.names instructionMem3Inst.data_out[4] im3_data_out[4]
1 1
.names instructionMem3Inst.data_out[5] im3_data_out[5]
1 1
.names instructionMem3Inst.data_out[6] im3_data_out[6]
1 1
.names instructionMem3Inst.data_out[7] im3_data_out[7]
1 1
.names $false im3_rd_addr[0]
1 1
.names $false im3_rd_addr[1]
1 1
.names $false im3_rd_addr[2]
1 1
.names $false im3_rd_addr[3]
1 1
.names $false im3_rd_addr[4]
1 1
.names $false im3_rd_addr[5]
1 1
.names $false im3_rd_addr[6]
1 1
.names $false im3_rd_addr[7]
1 1
.names $false im3_rd_addr[8]
1 1
.names $false im3_valid_out
1 1
.names instructionMem4Inst.data_out[0] im4_data_out[0]
1 1
.names instructionMem4Inst.data_out[1] im4_data_out[1]
1 1
.names instructionMem4Inst.data_out[2] im4_data_out[2]
1 1
.names instructionMem4Inst.data_out[3] im4_data_out[3]
1 1
.names instructionMem4Inst.data_out[4] im4_data_out[4]
1 1
.names instructionMem4Inst.data_out[5] im4_data_out[5]
1 1
.names instructionMem4Inst.data_out[6] im4_data_out[6]
1 1
.names instructionMem4Inst.data_out[7] im4_data_out[7]
1 1
.names $false im4_rd_addr[0]
1 1
.names $false im4_rd_addr[1]
1 1
.names $false im4_rd_addr[2]
1 1
.names $false im4_rd_addr[3]
1 1
.names $false im4_rd_addr[4]
1 1
.names $false im4_rd_addr[5]
1 1
.names $false im4_rd_addr[6]
1 1
.names $false im4_rd_addr[7]
1 1
.names $false im4_rd_addr[8]
1 1
.names $false im4_valid_out
1 1
.names INSTR_B4 instruction[0]
1 1
.names $false instruction[1]
1 1
.names $false instruction[2]
1 1
.names $false instruction[3]
1 1
.names $false instruction[4]
1 1
.names $false instruction[5]
1 1
.names $false instruction[6]
1 1
.names $false instruction[7]
1 1
.names INSTR_B3 instruction[8]
1 1
.names $false instruction[9]
1 1
.names $false instruction[10]
1 1
.names $false instruction[11]
1 1
.names $false instruction[12]
1 1
.names $false instruction[13]
1 1
.names $false instruction[14]
1 1
.names $false instruction[15]
1 1
.names INSTR_B2 instruction[16]
1 1
.names $false instruction[17]
1 1
.names $false instruction[18]
1 1
.names $false instruction[19]
1 1
.names $false instruction[20]
1 1
.names $false instruction[21]
1 1
.names $false instruction[22]
1 1
.names $false instruction[23]
1 1
.names INSTR_B1 instruction[24]
1 1
.names $false instruction[25]
1 1
.names $false instruction[26]
1 1
.names $false instruction[27]
1 1
.names $false instruction[28]
1 1
.names $false instruction[29]
1 1
.names $false instruction[30]
1 1
.names $false instruction[31]
1 1
.names clk instructionMem1Inst.clk
1 1
.names $false instructionMem1Inst.rd_addr[0]
1 1
.names $false instructionMem1Inst.rd_addr[1]
1 1
.names $false instructionMem1Inst.rd_addr[2]
1 1
.names $false instructionMem1Inst.rd_addr[3]
1 1
.names $false instructionMem1Inst.rd_addr[4]
1 1
.names $false instructionMem1Inst.rd_addr[5]
1 1
.names $false instructionMem1Inst.rd_addr[6]
1 1
.names $false instructionMem1Inst.rd_addr[7]
1 1
.names $false instructionMem1Inst.rd_addr[8]
1 1
.names im1_rd_en instructionMem1Inst.rd_en
1 1
.names $false instructionMem1Inst.valid_out
1 1
.names clk instructionMem2Inst.clk
1 1
.names $false instructionMem2Inst.rd_addr[0]
1 1
.names $false instructionMem2Inst.rd_addr[1]
1 1
.names $false instructionMem2Inst.rd_addr[2]
1 1
.names $false instructionMem2Inst.rd_addr[3]
1 1
.names $false instructionMem2Inst.rd_addr[4]
1 1
.names $false instructionMem2Inst.rd_addr[5]
1 1
.names $false instructionMem2Inst.rd_addr[6]
1 1
.names $false instructionMem2Inst.rd_addr[7]
1 1
.names $false instructionMem2Inst.rd_addr[8]
1 1
.names im2_rd_en instructionMem2Inst.rd_en
1 1
.names $false instructionMem2Inst.valid_out
1 1
.names clk instructionMem3Inst.clk
1 1
.names $false instructionMem3Inst.rd_addr[0]
1 1
.names $false instructionMem3Inst.rd_addr[1]
1 1
.names $false instructionMem3Inst.rd_addr[2]
1 1
.names $false instructionMem3Inst.rd_addr[3]
1 1
.names $false instructionMem3Inst.rd_addr[4]
1 1
.names $false instructionMem3Inst.rd_addr[5]
1 1
.names $false instructionMem3Inst.rd_addr[6]
1 1
.names $false instructionMem3Inst.rd_addr[7]
1 1
.names $false instructionMem3Inst.rd_addr[8]
1 1
.names im3_rd_en instructionMem3Inst.rd_en
1 1
.names $false instructionMem3Inst.valid_out
1 1
.names clk instructionMem4Inst.clk
1 1
.names $false instructionMem4Inst.rd_addr[0]
1 1
.names $false instructionMem4Inst.rd_addr[1]
1 1
.names $false instructionMem4Inst.rd_addr[2]
1 1
.names $false instructionMem4Inst.rd_addr[3]
1 1
.names $false instructionMem4Inst.rd_addr[4]
1 1
.names $false instructionMem4Inst.rd_addr[5]
1 1
.names $false instructionMem4Inst.rd_addr[6]
1 1
.names $false instructionMem4Inst.rd_addr[7]
1 1
.names $false instructionMem4Inst.rd_addr[8]
1 1
.names im4_rd_en instructionMem4Inst.rd_en
1 1
.names $false instructionMem4Inst.valid_out
1 1
.end
