// Seed: 2600061750
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7
);
  logic id_8;
  always @(*) begin
    if (1)
      if (1) begin
        id_8 = 1'b0;
      end else id_1 = id_3 == id_2;
  end
  assign id_1 = 1;
endmodule
