<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/RISCV/RISCVRedundantCopyElimination.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L109'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//=- RISCVRedundantCopyElimination.cpp - Remove useless copy for RISC-V -----=//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass removes unnecessary zero copies in BBs that are targets of</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// beqz/bnez instructions. For instance, the copy instruction in the code below</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// can be removed because the beqz jumps to BB#2 when a0 is zero.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  BB#1:</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    beqz %a0, &lt;BB#2&gt;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  BB#2:</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//    %a0 = COPY %x0</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass should be run after register allocation.</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This pass is based on the earliest versions of</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// AArch64RedundantCopyElimination.</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Support compares with constants other than zero? This is harder to</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// do on RISC-V since branches can&apos;t have immediates.</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCV.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;RISCVInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;riscv-copyelim&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumCopiesRemoved, &quot;Number of copies removed.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class RISCVRedundantCopyElimination : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const MachineRegisterInfo *MRI;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterInfo *TRI;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetInstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  RISCVRedundantCopyElimination() : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>    initializeRISCVRedundantCopyEliminationPass(</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>        *PassRegistry::getPassRegistry());</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>4.20k</pre></td><td class='code'><pre>  MachineFunctionProperties getRequiredProperties() const override {</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>4.20k</pre></td><td class='code'><pre>    return MachineFunctionProperties().set(</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>4.20k</pre></td><td class='code'><pre>        MachineFunctionProperties::Property::NoVRegs);</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>4.20k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>4.21k</pre></td><td class='code'><pre>  StringRef getPassName() const override {</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>4.21k</pre></td><td class='code'><pre>    return &quot;RISC-V Redundant Copy Elimination&quot;;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>4.21k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool optimizeBlock(MachineBasicBlock &amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char RISCVRedundantCopyElimination::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(RISCVRedundantCopyElimination, &quot;riscv-copyelim&quot;,</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                &quot;RISC-V Redundant Copy Elimination&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>guaranteesZeroRegInBlock(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         const SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>                         MachineBasicBlock *TBB) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  assert(Cond.size() == 3 &amp;&amp; &quot;Unexpected number of operands&quot;);</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  assert(TBB != nullptr &amp;&amp; &quot;Expected branch target basic block&quot;);</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  auto CC = static_cast&lt;RISCVCC::CondCode&gt;(Cond[0].getImm());</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  if (CC == RISCVCC::COND_EQ &amp;&amp; <div class='tooltip'>Cond[2].getReg() == RISCV::X0<span class='tooltip-content'>3.68k</span></div> &amp;&amp; <div class='tooltip'>TBB == &amp;MBB<span class='tooltip-content'>3.10k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>627</span>, <span class='None'>False</span>: <span class='covered-line'>12.1k</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.68k</span>, <span class='None'>False</span>: <span class='covered-line'>9.13k</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.10k</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:66</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>627</span>, <span class='None'>False</span>: <span class='covered-line'>2.47k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L80'><span>80:7</span></a></span>) to (<span class='line-number'><a href='#L80'><span>80:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (80:7)
     Condition C2 --> (80:33)
     Condition C3 --> (80:66)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>627</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>  if (CC == RISCVCC::COND_NE &amp;&amp; <div class='tooltip'>Cond[2].getReg() == RISCV::X0<span class='tooltip-content'>5.87k</span></div> &amp;&amp; <div class='tooltip'>TBB != &amp;MBB<span class='tooltip-content'>4.87k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.83k</span>, <span class='None'>False</span>: <span class='covered-line'>9.35k</span>]
  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.87k</span>, <span class='None'>False</span>: <span class='covered-line'>6.31k</span>]
  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.87k</span>, <span class='None'>False</span>: <span class='covered-line'>1.00k</span>]
  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:66</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.83k</span>, <span class='None'>False</span>: <span class='covered-line'>2.03k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L82'><span>82:7</span></a></span>) to (<span class='line-number'><a href='#L82'><span>82:77</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (82:7)
     Condition C2 --> (82:33)
     Condition C3 --> (82:66)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>9.35k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>bool RISCVRedundantCopyElimination::optimizeBlock(MachineBasicBlock &amp;MBB) {</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the current basic block has a single predecessor.</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>  if (MBB.pred_size() != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150k</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>150k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the predecessor has two successors, implying the block ends in a</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // conditional branch.</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  MachineBasicBlock *PredMBB = *MBB.pred_begin();</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  if (PredMBB-&gt;succ_size() != 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L95' href='#L95'><span>95:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  MachineBasicBlock *TBB = nullptr, *FBB = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  SmallVector&lt;MachineOperand, 3&gt; Cond;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  if (TII-&gt;analyzeBranch(*PredMBB, TBB, FBB, Cond, /*AllowModify*/ false) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L100' href='#L100'><span>100:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>      Cond.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L100'><span>100:7</span></a></span>) to (<span class='line-number'><a href='#L100'><span>101:19</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (100:7)
     Condition C2 --> (101:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is this a branch with X0?</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>12.8k</pre></td><td class='code'><pre>  if (!guaranteesZeroRegInBlock(MBB, Cond, TBB))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L105' href='#L105'><span>105:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.35k</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>9.35k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>  Register TargetReg = Cond[1].getReg();</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>  if (!TargetReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator LastChange = MBB.begin();</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove redundant Copy instructions unless TargetReg is modified.</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>7.18k</pre></td><td class='code'><pre>  for (MachineBasicBlock::iterator I = MBB.begin(), E = MBB.end(); I != E;) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:68</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.29k</span>, <span class='None'>False</span>: <span class='covered-line'>2.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>    MachineInstr *MI = &amp;*I;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>    ++I;</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>    if (MI-&gt;isCopy() &amp;&amp; <div class='tooltip'>MI-&gt;getOperand(0).isReg()<span class='tooltip-content'>801</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>801</span>, <span class='None'>False</span>: <span class='covered-line'>3.49k</span>]
  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>801</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>        <div class='tooltip'>MI-&gt;getOperand(1).isReg()<span class='tooltip-content'>801</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>801</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L118'><span>118:9</span></a></span>) to (<span class='line-number'><a href='#L118'><span>119:34</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (118:9)
     Condition C2 --> (118:25)
     Condition C3 --> (119:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>      Register DefReg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>      Register SrcReg = MI-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>      if (SrcReg == RISCV::X0 &amp;&amp; <div class='tooltip'>!MRI-&gt;isReserved(DefReg)<span class='tooltip-content'>38</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>763</span>]
  Branch (<span class='line-number'><a name='L123' href='#L123'><span>123:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>          <div class='tooltip'>TargetReg == DefReg<span class='tooltip-content'>38</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L123'><span>123:11</span></a></span>) to (<span class='line-number'><a href='#L123'><span>124:30</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (123:11)
     Condition C2 --> (123:34)
     Condition C3 --> (124:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Remove redundant Copy : &quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(MI-&gt;print(dbgs()));</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        LastChange = I;</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        ++NumCopiesRemoved;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>801</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>4.28k</pre></td><td class='code'><pre>    if (MI-&gt;modifiesRegister(TargetReg, TRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>577</span>, <span class='None'>False</span>: <span class='covered-line'>3.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>577</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>4.28k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>3.46k</pre></td><td class='code'><pre>  if (!Changed)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L140' href='#L140'><span>140:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.45k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>3.45k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  MachineBasicBlock::iterator CondBr = PredMBB-&gt;getFirstTerminator();</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  assert((CondBr-&gt;getOpcode() == RISCV::BEQ ||</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          CondBr-&gt;getOpcode() == RISCV::BNE) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>         &quot;Unexpected opcode&quot;);</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  assert(CondBr-&gt;getOperand(0).getReg() == TargetReg &amp;&amp; &quot;Unexpected register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, we have to fixup the use-def chain, starting with the</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // BEQ/BNE. Conservatively mark as much as we can live.</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  CondBr-&gt;clearRegisterKills(TargetReg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add newly used reg to the block&apos;s live-in list if it isn&apos;t there already.</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  if (!MBB.isLiveIn(TargetReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MBB.addLiveIn(TargetReg);</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Clear any kills of TargetReg between CondBr and the last removed COPY.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  for (MachineInstr &amp;MMI : make_range(MBB.begin(), LastChange))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    MMI.clearRegisterKills(TargetReg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>bool RISCVRedundantCopyElimination::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  if (skipFunction(MF.getFunction()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>141k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  TII = MF.getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  TRI = MF.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>163k</span>, <span class='None'>False</span>: <span class='covered-line'>141k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>163k</pre></td><td class='code'><pre>    Changed |= optimizeBlock(MBB);</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>FunctionPass *llvm::createRISCVRedundantCopyEliminationPass() {</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  return new RISCVRedundantCopyElimination();</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>