#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Tx_BUART */
Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Tx_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Tx_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Tx_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
Tx_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
Tx_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Tx_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
Tx_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
Tx_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Tx_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Tx_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
Tx_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
Tx_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Tx_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Tx_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Tx_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Tx_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Tx_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Tx_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Tx_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Tx_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
Tx_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
Tx_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Tx_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
Tx_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
Tx_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Tx_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Tx_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
Tx_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
Tx_BUART_sTX_TxSts__0__MASK EQU 0x01
Tx_BUART_sTX_TxSts__0__POS EQU 0
Tx_BUART_sTX_TxSts__1__MASK EQU 0x02
Tx_BUART_sTX_TxSts__1__POS EQU 1
Tx_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Tx_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Tx_BUART_sTX_TxSts__2__MASK EQU 0x04
Tx_BUART_sTX_TxSts__2__POS EQU 2
Tx_BUART_sTX_TxSts__3__MASK EQU 0x08
Tx_BUART_sTX_TxSts__3__POS EQU 3
Tx_BUART_sTX_TxSts__MASK EQU 0x0F
Tx_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
Tx_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Tx_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST

/* Tx_IntClock */
Tx_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Tx_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Tx_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Tx_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Tx_IntClock__INDEX EQU 0x07
Tx_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Tx_IntClock__PM_ACT_MSK EQU 0x80
Tx_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Tx_IntClock__PM_STBY_MSK EQU 0x80

/* Tx_Pin */
Tx_Pin__0__MASK EQU 0x01
Tx_Pin__0__PC EQU CYREG_PRT6_PC0
Tx_Pin__0__PORT EQU 6
Tx_Pin__0__SHIFT EQU 0
Tx_Pin__AG EQU CYREG_PRT6_AG
Tx_Pin__AMUX EQU CYREG_PRT6_AMUX
Tx_Pin__BIE EQU CYREG_PRT6_BIE
Tx_Pin__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_Pin__BYP EQU CYREG_PRT6_BYP
Tx_Pin__CTL EQU CYREG_PRT6_CTL
Tx_Pin__DM0 EQU CYREG_PRT6_DM0
Tx_Pin__DM1 EQU CYREG_PRT6_DM1
Tx_Pin__DM2 EQU CYREG_PRT6_DM2
Tx_Pin__DR EQU CYREG_PRT6_DR
Tx_Pin__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_Pin__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_Pin__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_Pin__MASK EQU 0x01
Tx_Pin__PORT EQU 6
Tx_Pin__PRT EQU CYREG_PRT6_PRT
Tx_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_Pin__PS EQU CYREG_PRT6_PS
Tx_Pin__SHIFT EQU 0
Tx_Pin__SLW EQU CYREG_PRT6_SLW

/* LCD_LCDPort */
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* LED */
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT6_PC2
LED__0__PORT EQU 6
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT6_AG
LED__AMUX EQU CYREG_PRT6_AMUX
LED__BIE EQU CYREG_PRT6_BIE
LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED__BYP EQU CYREG_PRT6_BYP
LED__CTL EQU CYREG_PRT6_CTL
LED__DM0 EQU CYREG_PRT6_DM0
LED__DM1 EQU CYREG_PRT6_DM1
LED__DM2 EQU CYREG_PRT6_DM2
LED__DR EQU CYREG_PRT6_DR
LED__INP_DIS EQU CYREG_PRT6_INP_DIS
LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT6_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 6
LED__PRT EQU CYREG_PRT6_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED__PS EQU CYREG_PRT6_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT6_SLW

/* Button */
Button__0__MASK EQU 0x02
Button__0__PC EQU CYREG_PRT6_PC1
Button__0__PORT EQU 6
Button__0__SHIFT EQU 1
Button__AG EQU CYREG_PRT6_AG
Button__AMUX EQU CYREG_PRT6_AMUX
Button__BIE EQU CYREG_PRT6_BIE
Button__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Button__BYP EQU CYREG_PRT6_BYP
Button__CTL EQU CYREG_PRT6_CTL
Button__DM0 EQU CYREG_PRT6_DM0
Button__DM1 EQU CYREG_PRT6_DM1
Button__DM2 EQU CYREG_PRT6_DM2
Button__DR EQU CYREG_PRT6_DR
Button__INP_DIS EQU CYREG_PRT6_INP_DIS
Button__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Button__LCD_EN EQU CYREG_PRT6_LCD_EN
Button__MASK EQU 0x02
Button__PORT EQU 6
Button__PRT EQU CYREG_PRT6_PRT
Button__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Button__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Button__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Button__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Button__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Button__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Button__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Button__PS EQU CYREG_PRT6_PS
Button__SHIFT EQU 1
Button__SLW EQU CYREG_PRT6_SLW

/* Rx_Top_BUART */
Rx_Top_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Rx_Top_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Rx_Top_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Rx_Top_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Rx_Top_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Rx_Top_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Rx_Top_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Rx_Top_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Rx_Top_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Rx_Top_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Rx_Top_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Rx_Top_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Rx_Top_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
Rx_Top_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Rx_Top_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Rx_Top_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Rx_Top_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Rx_Top_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Rx_Top_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Rx_Top_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
Rx_Top_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Rx_Top_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Rx_Top_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
Rx_Top_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Rx_Top_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Rx_Top_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Rx_Top_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Rx_Top_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Rx_Top_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Rx_Top_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Rx_Top_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Rx_Top_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
Rx_Top_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
Rx_Top_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Rx_Top_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
Rx_Top_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
Rx_Top_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Rx_Top_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Rx_Top_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
Rx_Top_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
Rx_Top_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Rx_Top_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Rx_Top_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Rx_Top_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Rx_Top_BUART_sRX_RxSts__3__MASK EQU 0x08
Rx_Top_BUART_sRX_RxSts__3__POS EQU 3
Rx_Top_BUART_sRX_RxSts__4__MASK EQU 0x10
Rx_Top_BUART_sRX_RxSts__4__POS EQU 4
Rx_Top_BUART_sRX_RxSts__5__MASK EQU 0x20
Rx_Top_BUART_sRX_RxSts__5__POS EQU 5
Rx_Top_BUART_sRX_RxSts__MASK EQU 0x38
Rx_Top_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
Rx_Top_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Rx_Top_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST

/* Rx_Top_IntClock */
Rx_Top_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Rx_Top_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Rx_Top_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Rx_Top_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Rx_Top_IntClock__INDEX EQU 0x05
Rx_Top_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Rx_Top_IntClock__PM_ACT_MSK EQU 0x20
Rx_Top_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Rx_Top_IntClock__PM_STBY_MSK EQU 0x20

/* Rx_Top_Pins */
Rx_Top_Pins__0__MASK EQU 0x10
Rx_Top_Pins__0__PC EQU CYREG_PRT12_PC4
Rx_Top_Pins__0__PORT EQU 12
Rx_Top_Pins__0__SHIFT EQU 4
Rx_Top_Pins__1__MASK EQU 0x20
Rx_Top_Pins__1__PC EQU CYREG_PRT12_PC5
Rx_Top_Pins__1__PORT EQU 12
Rx_Top_Pins__1__SHIFT EQU 5
Rx_Top_Pins__2__MASK EQU 0x40
Rx_Top_Pins__2__PC EQU CYREG_PRT12_PC6
Rx_Top_Pins__2__PORT EQU 12
Rx_Top_Pins__2__SHIFT EQU 6
Rx_Top_Pins__3__MASK EQU 0x80
Rx_Top_Pins__3__PC EQU CYREG_PRT12_PC7
Rx_Top_Pins__3__PORT EQU 12
Rx_Top_Pins__3__SHIFT EQU 7
Rx_Top_Pins__AG EQU CYREG_PRT12_AG
Rx_Top_Pins__BIE EQU CYREG_PRT12_BIE
Rx_Top_Pins__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_Top_Pins__BYP EQU CYREG_PRT12_BYP
Rx_Top_Pins__DM0 EQU CYREG_PRT12_DM0
Rx_Top_Pins__DM1 EQU CYREG_PRT12_DM1
Rx_Top_Pins__DM2 EQU CYREG_PRT12_DM2
Rx_Top_Pins__DR EQU CYREG_PRT12_DR
Rx_Top_Pins__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_Top_Pins__MASK EQU 0xF0
Rx_Top_Pins__PORT EQU 12
Rx_Top_Pins__PRT EQU CYREG_PRT12_PRT
Rx_Top_Pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_Top_Pins__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_Top_Pins__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_Top_Pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_Top_Pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_Top_Pins__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_Top_Pins__PS EQU CYREG_PRT12_PS
Rx_Top_Pins__SHIFT EQU 4
Rx_Top_Pins__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_Top_Pins__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_Top_Pins__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_Top_Pins__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_Top_Pins__SLW EQU CYREG_PRT12_SLW

/* Rx_Top_Register */
Rx_Top_Register_sts_sts_reg__0__MASK EQU 0x01
Rx_Top_Register_sts_sts_reg__0__POS EQU 0
Rx_Top_Register_sts_sts_reg__1__MASK EQU 0x02
Rx_Top_Register_sts_sts_reg__1__POS EQU 1
Rx_Top_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Rx_Top_Register_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Rx_Top_Register_sts_sts_reg__2__MASK EQU 0x04
Rx_Top_Register_sts_sts_reg__2__POS EQU 2
Rx_Top_Register_sts_sts_reg__3__MASK EQU 0x08
Rx_Top_Register_sts_sts_reg__3__POS EQU 3
Rx_Top_Register_sts_sts_reg__MASK EQU 0x0F
Rx_Top_Register_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB10_MSK
Rx_Top_Register_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Rx_Top_Register_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB10_ST

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Rx_Back_BUART */
Rx_Back_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Rx_Back_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Rx_Back_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Rx_Back_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Rx_Back_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Rx_Back_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Rx_Back_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Rx_Back_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Rx_Back_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Rx_Back_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Rx_Back_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Rx_Back_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Rx_Back_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
Rx_Back_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Rx_Back_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Rx_Back_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Rx_Back_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Rx_Back_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Rx_Back_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Rx_Back_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
Rx_Back_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Rx_Back_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Rx_Back_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Rx_Back_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
Rx_Back_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
Rx_Back_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Rx_Back_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
Rx_Back_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
Rx_Back_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Rx_Back_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Rx_Back_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
Rx_Back_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
Rx_Back_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Rx_Back_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Rx_Back_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Rx_Back_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Rx_Back_BUART_sRX_RxSts__3__MASK EQU 0x08
Rx_Back_BUART_sRX_RxSts__3__POS EQU 3
Rx_Back_BUART_sRX_RxSts__4__MASK EQU 0x10
Rx_Back_BUART_sRX_RxSts__4__POS EQU 4
Rx_Back_BUART_sRX_RxSts__5__MASK EQU 0x20
Rx_Back_BUART_sRX_RxSts__5__POS EQU 5
Rx_Back_BUART_sRX_RxSts__MASK EQU 0x38
Rx_Back_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
Rx_Back_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Rx_Back_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Rx_Back_IntClock */
Rx_Back_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Rx_Back_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Rx_Back_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Rx_Back_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Rx_Back_IntClock__INDEX EQU 0x01
Rx_Back_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Rx_Back_IntClock__PM_ACT_MSK EQU 0x02
Rx_Back_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Rx_Back_IntClock__PM_STBY_MSK EQU 0x02

/* Rx_Back_Pins */
Rx_Back_Pins__0__MASK EQU 0x01
Rx_Back_Pins__0__PC EQU CYREG_PRT0_PC0
Rx_Back_Pins__0__PORT EQU 0
Rx_Back_Pins__0__SHIFT EQU 0
Rx_Back_Pins__1__MASK EQU 0x02
Rx_Back_Pins__1__PC EQU CYREG_PRT0_PC1
Rx_Back_Pins__1__PORT EQU 0
Rx_Back_Pins__1__SHIFT EQU 1
Rx_Back_Pins__2__MASK EQU 0x04
Rx_Back_Pins__2__PC EQU CYREG_PRT0_PC2
Rx_Back_Pins__2__PORT EQU 0
Rx_Back_Pins__2__SHIFT EQU 2
Rx_Back_Pins__3__MASK EQU 0x08
Rx_Back_Pins__3__PC EQU CYREG_PRT0_PC3
Rx_Back_Pins__3__PORT EQU 0
Rx_Back_Pins__3__SHIFT EQU 3
Rx_Back_Pins__AG EQU CYREG_PRT0_AG
Rx_Back_Pins__AMUX EQU CYREG_PRT0_AMUX
Rx_Back_Pins__BIE EQU CYREG_PRT0_BIE
Rx_Back_Pins__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_Back_Pins__BYP EQU CYREG_PRT0_BYP
Rx_Back_Pins__CTL EQU CYREG_PRT0_CTL
Rx_Back_Pins__DM0 EQU CYREG_PRT0_DM0
Rx_Back_Pins__DM1 EQU CYREG_PRT0_DM1
Rx_Back_Pins__DM2 EQU CYREG_PRT0_DM2
Rx_Back_Pins__DR EQU CYREG_PRT0_DR
Rx_Back_Pins__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_Back_Pins__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_Back_Pins__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_Back_Pins__MASK EQU 0x0F
Rx_Back_Pins__PORT EQU 0
Rx_Back_Pins__PRT EQU CYREG_PRT0_PRT
Rx_Back_Pins__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_Back_Pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_Back_Pins__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_Back_Pins__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_Back_Pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_Back_Pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_Back_Pins__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_Back_Pins__PS EQU CYREG_PRT0_PS
Rx_Back_Pins__SHIFT EQU 0
Rx_Back_Pins__SLW EQU CYREG_PRT0_SLW

/* Rx_Back_Register */
Rx_Back_Register_sts_sts_reg__0__MASK EQU 0x01
Rx_Back_Register_sts_sts_reg__0__POS EQU 0
Rx_Back_Register_sts_sts_reg__1__MASK EQU 0x02
Rx_Back_Register_sts_sts_reg__1__POS EQU 1
Rx_Back_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Rx_Back_Register_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
Rx_Back_Register_sts_sts_reg__2__MASK EQU 0x04
Rx_Back_Register_sts_sts_reg__2__POS EQU 2
Rx_Back_Register_sts_sts_reg__3__MASK EQU 0x08
Rx_Back_Register_sts_sts_reg__3__POS EQU 3
Rx_Back_Register_sts_sts_reg__MASK EQU 0x0F
Rx_Back_Register_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB00_MSK
Rx_Back_Register_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Rx_Back_Register_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB00_ST

/* Rx_Left_BUART */
Rx_Left_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Rx_Left_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Rx_Left_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Rx_Left_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Rx_Left_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Rx_Left_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Rx_Left_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Rx_Left_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Rx_Left_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Rx_Left_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Rx_Left_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Rx_Left_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Rx_Left_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
Rx_Left_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Rx_Left_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Rx_Left_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Rx_Left_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Rx_Left_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Rx_Left_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Rx_Left_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
Rx_Left_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Rx_Left_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Rx_Left_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
Rx_Left_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Rx_Left_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Rx_Left_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Rx_Left_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Rx_Left_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Rx_Left_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Rx_Left_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Rx_Left_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Rx_Left_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
Rx_Left_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
Rx_Left_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Rx_Left_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
Rx_Left_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
Rx_Left_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Rx_Left_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Rx_Left_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
Rx_Left_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
Rx_Left_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Rx_Left_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Rx_Left_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Rx_Left_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Rx_Left_BUART_sRX_RxSts__3__MASK EQU 0x08
Rx_Left_BUART_sRX_RxSts__3__POS EQU 3
Rx_Left_BUART_sRX_RxSts__4__MASK EQU 0x10
Rx_Left_BUART_sRX_RxSts__4__POS EQU 4
Rx_Left_BUART_sRX_RxSts__5__MASK EQU 0x20
Rx_Left_BUART_sRX_RxSts__5__POS EQU 5
Rx_Left_BUART_sRX_RxSts__MASK EQU 0x38
Rx_Left_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
Rx_Left_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Rx_Left_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST

/* Rx_Left_IntClock */
Rx_Left_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Rx_Left_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Rx_Left_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Rx_Left_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Rx_Left_IntClock__INDEX EQU 0x04
Rx_Left_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Rx_Left_IntClock__PM_ACT_MSK EQU 0x10
Rx_Left_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Rx_Left_IntClock__PM_STBY_MSK EQU 0x10

/* Rx_Left_Pins */
Rx_Left_Pins__0__MASK EQU 0x01
Rx_Left_Pins__0__PC EQU CYREG_PRT3_PC0
Rx_Left_Pins__0__PORT EQU 3
Rx_Left_Pins__0__SHIFT EQU 0
Rx_Left_Pins__1__MASK EQU 0x02
Rx_Left_Pins__1__PC EQU CYREG_PRT3_PC1
Rx_Left_Pins__1__PORT EQU 3
Rx_Left_Pins__1__SHIFT EQU 1
Rx_Left_Pins__2__MASK EQU 0x04
Rx_Left_Pins__2__PC EQU CYREG_PRT3_PC2
Rx_Left_Pins__2__PORT EQU 3
Rx_Left_Pins__2__SHIFT EQU 2
Rx_Left_Pins__3__MASK EQU 0x08
Rx_Left_Pins__3__PC EQU CYREG_PRT3_PC3
Rx_Left_Pins__3__PORT EQU 3
Rx_Left_Pins__3__SHIFT EQU 3
Rx_Left_Pins__AG EQU CYREG_PRT3_AG
Rx_Left_Pins__AMUX EQU CYREG_PRT3_AMUX
Rx_Left_Pins__BIE EQU CYREG_PRT3_BIE
Rx_Left_Pins__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_Left_Pins__BYP EQU CYREG_PRT3_BYP
Rx_Left_Pins__CTL EQU CYREG_PRT3_CTL
Rx_Left_Pins__DM0 EQU CYREG_PRT3_DM0
Rx_Left_Pins__DM1 EQU CYREG_PRT3_DM1
Rx_Left_Pins__DM2 EQU CYREG_PRT3_DM2
Rx_Left_Pins__DR EQU CYREG_PRT3_DR
Rx_Left_Pins__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_Left_Pins__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_Left_Pins__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_Left_Pins__MASK EQU 0x0F
Rx_Left_Pins__PORT EQU 3
Rx_Left_Pins__PRT EQU CYREG_PRT3_PRT
Rx_Left_Pins__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_Left_Pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_Left_Pins__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_Left_Pins__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_Left_Pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_Left_Pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_Left_Pins__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_Left_Pins__PS EQU CYREG_PRT3_PS
Rx_Left_Pins__SHIFT EQU 0
Rx_Left_Pins__SLW EQU CYREG_PRT3_SLW

/* Rx_Left_Register */
Rx_Left_Register_sts_sts_reg__0__MASK EQU 0x01
Rx_Left_Register_sts_sts_reg__0__POS EQU 0
Rx_Left_Register_sts_sts_reg__1__MASK EQU 0x02
Rx_Left_Register_sts_sts_reg__1__POS EQU 1
Rx_Left_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Rx_Left_Register_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Rx_Left_Register_sts_sts_reg__2__MASK EQU 0x04
Rx_Left_Register_sts_sts_reg__2__POS EQU 2
Rx_Left_Register_sts_sts_reg__3__MASK EQU 0x08
Rx_Left_Register_sts_sts_reg__3__POS EQU 3
Rx_Left_Register_sts_sts_reg__MASK EQU 0x0F
Rx_Left_Register_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
Rx_Left_Register_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Rx_Left_Register_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* Rx_Front_BUART */
Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Rx_Front_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Rx_Front_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Rx_Front_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Rx_Front_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Rx_Front_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Rx_Front_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Rx_Front_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Rx_Front_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Rx_Front_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Rx_Front_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
Rx_Front_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Rx_Front_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Rx_Front_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Rx_Front_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Rx_Front_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Rx_Front_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Rx_Front_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
Rx_Front_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Rx_Front_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Rx_Front_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Rx_Front_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
Rx_Front_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
Rx_Front_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Rx_Front_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
Rx_Front_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
Rx_Front_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Rx_Front_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Rx_Front_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
Rx_Front_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
Rx_Front_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Rx_Front_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Rx_Front_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Rx_Front_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Rx_Front_BUART_sRX_RxSts__3__MASK EQU 0x08
Rx_Front_BUART_sRX_RxSts__3__POS EQU 3
Rx_Front_BUART_sRX_RxSts__4__MASK EQU 0x10
Rx_Front_BUART_sRX_RxSts__4__POS EQU 4
Rx_Front_BUART_sRX_RxSts__5__MASK EQU 0x20
Rx_Front_BUART_sRX_RxSts__5__POS EQU 5
Rx_Front_BUART_sRX_RxSts__MASK EQU 0x38
Rx_Front_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
Rx_Front_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Rx_Front_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST

/* Rx_Front_IntClock */
Rx_Front_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Rx_Front_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Rx_Front_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Rx_Front_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Rx_Front_IntClock__INDEX EQU 0x02
Rx_Front_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Rx_Front_IntClock__PM_ACT_MSK EQU 0x04
Rx_Front_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Rx_Front_IntClock__PM_STBY_MSK EQU 0x04

/* Rx_Front_Pins */
Rx_Front_Pins__0__MASK EQU 0x10
Rx_Front_Pins__0__PC EQU CYREG_PRT0_PC4
Rx_Front_Pins__0__PORT EQU 0
Rx_Front_Pins__0__SHIFT EQU 4
Rx_Front_Pins__1__MASK EQU 0x20
Rx_Front_Pins__1__PC EQU CYREG_PRT0_PC5
Rx_Front_Pins__1__PORT EQU 0
Rx_Front_Pins__1__SHIFT EQU 5
Rx_Front_Pins__2__MASK EQU 0x40
Rx_Front_Pins__2__PC EQU CYREG_PRT0_PC6
Rx_Front_Pins__2__PORT EQU 0
Rx_Front_Pins__2__SHIFT EQU 6
Rx_Front_Pins__3__MASK EQU 0x80
Rx_Front_Pins__3__PC EQU CYREG_PRT0_PC7
Rx_Front_Pins__3__PORT EQU 0
Rx_Front_Pins__3__SHIFT EQU 7
Rx_Front_Pins__AG EQU CYREG_PRT0_AG
Rx_Front_Pins__AMUX EQU CYREG_PRT0_AMUX
Rx_Front_Pins__BIE EQU CYREG_PRT0_BIE
Rx_Front_Pins__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_Front_Pins__BYP EQU CYREG_PRT0_BYP
Rx_Front_Pins__CTL EQU CYREG_PRT0_CTL
Rx_Front_Pins__DM0 EQU CYREG_PRT0_DM0
Rx_Front_Pins__DM1 EQU CYREG_PRT0_DM1
Rx_Front_Pins__DM2 EQU CYREG_PRT0_DM2
Rx_Front_Pins__DR EQU CYREG_PRT0_DR
Rx_Front_Pins__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_Front_Pins__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_Front_Pins__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_Front_Pins__MASK EQU 0xF0
Rx_Front_Pins__PORT EQU 0
Rx_Front_Pins__PRT EQU CYREG_PRT0_PRT
Rx_Front_Pins__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_Front_Pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_Front_Pins__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_Front_Pins__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_Front_Pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_Front_Pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_Front_Pins__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_Front_Pins__PS EQU CYREG_PRT0_PS
Rx_Front_Pins__SHIFT EQU 4
Rx_Front_Pins__SLW EQU CYREG_PRT0_SLW

/* Rx_Front_Register */
Rx_Front_Register_sts_sts_reg__0__MASK EQU 0x01
Rx_Front_Register_sts_sts_reg__0__POS EQU 0
Rx_Front_Register_sts_sts_reg__1__MASK EQU 0x02
Rx_Front_Register_sts_sts_reg__1__POS EQU 1
Rx_Front_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Rx_Front_Register_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Rx_Front_Register_sts_sts_reg__2__MASK EQU 0x04
Rx_Front_Register_sts_sts_reg__2__POS EQU 2
Rx_Front_Register_sts_sts_reg__3__MASK EQU 0x08
Rx_Front_Register_sts_sts_reg__3__POS EQU 3
Rx_Front_Register_sts_sts_reg__MASK EQU 0x0F
Rx_Front_Register_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
Rx_Front_Register_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Rx_Front_Register_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* Rx_Right_BUART */
Rx_Right_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Rx_Right_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Rx_Right_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Rx_Right_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
Rx_Right_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Rx_Right_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rx_Right_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rx_Right_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Rx_Right_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
Rx_Right_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rx_Right_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Rx_Right_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
Rx_Right_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Rx_Right_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
Rx_Right_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
Rx_Right_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Rx_Right_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
Rx_Right_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
Rx_Right_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Rx_Right_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Rx_Right_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
Rx_Right_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
Rx_Right_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rx_Right_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Rx_Right_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Rx_Right_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Rx_Right_BUART_sRX_RxSts__3__MASK EQU 0x08
Rx_Right_BUART_sRX_RxSts__3__POS EQU 3
Rx_Right_BUART_sRX_RxSts__4__MASK EQU 0x10
Rx_Right_BUART_sRX_RxSts__4__POS EQU 4
Rx_Right_BUART_sRX_RxSts__5__MASK EQU 0x20
Rx_Right_BUART_sRX_RxSts__5__POS EQU 5
Rx_Right_BUART_sRX_RxSts__MASK EQU 0x38
Rx_Right_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
Rx_Right_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Rx_Right_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST

/* Rx_Right_IntClock */
Rx_Right_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Rx_Right_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Rx_Right_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Rx_Right_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Rx_Right_IntClock__INDEX EQU 0x06
Rx_Right_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Rx_Right_IntClock__PM_ACT_MSK EQU 0x40
Rx_Right_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Rx_Right_IntClock__PM_STBY_MSK EQU 0x40

/* Rx_Right_Pins */
Rx_Right_Pins__0__MASK EQU 0x10
Rx_Right_Pins__0__PC EQU CYREG_PRT3_PC4
Rx_Right_Pins__0__PORT EQU 3
Rx_Right_Pins__0__SHIFT EQU 4
Rx_Right_Pins__1__MASK EQU 0x20
Rx_Right_Pins__1__PC EQU CYREG_PRT3_PC5
Rx_Right_Pins__1__PORT EQU 3
Rx_Right_Pins__1__SHIFT EQU 5
Rx_Right_Pins__2__MASK EQU 0x40
Rx_Right_Pins__2__PC EQU CYREG_PRT3_PC6
Rx_Right_Pins__2__PORT EQU 3
Rx_Right_Pins__2__SHIFT EQU 6
Rx_Right_Pins__3__MASK EQU 0x80
Rx_Right_Pins__3__PC EQU CYREG_PRT3_PC7
Rx_Right_Pins__3__PORT EQU 3
Rx_Right_Pins__3__SHIFT EQU 7
Rx_Right_Pins__AG EQU CYREG_PRT3_AG
Rx_Right_Pins__AMUX EQU CYREG_PRT3_AMUX
Rx_Right_Pins__BIE EQU CYREG_PRT3_BIE
Rx_Right_Pins__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_Right_Pins__BYP EQU CYREG_PRT3_BYP
Rx_Right_Pins__CTL EQU CYREG_PRT3_CTL
Rx_Right_Pins__DM0 EQU CYREG_PRT3_DM0
Rx_Right_Pins__DM1 EQU CYREG_PRT3_DM1
Rx_Right_Pins__DM2 EQU CYREG_PRT3_DM2
Rx_Right_Pins__DR EQU CYREG_PRT3_DR
Rx_Right_Pins__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_Right_Pins__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_Right_Pins__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_Right_Pins__MASK EQU 0xF0
Rx_Right_Pins__PORT EQU 3
Rx_Right_Pins__PRT EQU CYREG_PRT3_PRT
Rx_Right_Pins__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_Right_Pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_Right_Pins__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_Right_Pins__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_Right_Pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_Right_Pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_Right_Pins__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_Right_Pins__PS EQU CYREG_PRT3_PS
Rx_Right_Pins__SHIFT EQU 4
Rx_Right_Pins__SLW EQU CYREG_PRT3_SLW

/* Rx_Right_Register */
Rx_Right_Register_sts_sts_reg__0__MASK EQU 0x01
Rx_Right_Register_sts_sts_reg__0__POS EQU 0
Rx_Right_Register_sts_sts_reg__1__MASK EQU 0x02
Rx_Right_Register_sts_sts_reg__1__POS EQU 1
Rx_Right_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Rx_Right_Register_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Rx_Right_Register_sts_sts_reg__2__MASK EQU 0x04
Rx_Right_Register_sts_sts_reg__2__POS EQU 2
Rx_Right_Register_sts_sts_reg__3__MASK EQU 0x08
Rx_Right_Register_sts_sts_reg__3__POS EQU 3
Rx_Right_Register_sts_sts_reg__MASK EQU 0x0F
Rx_Right_Register_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB08_MSK
Rx_Right_Register_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Rx_Right_Register_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB08_ST

/* Rx_Bottom_BUART */
Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Rx_Bottom_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Rx_Bottom_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Rx_Bottom_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Rx_Bottom_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Rx_Bottom_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
Rx_Bottom_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Rx_Bottom_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Rx_Bottom_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Rx_Bottom_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Rx_Bottom_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Rx_Bottom_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Rx_Bottom_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
Rx_Bottom_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Rx_Bottom_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Rx_Bottom_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Rx_Bottom_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Rx_Bottom_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Rx_Bottom_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
Rx_Bottom_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
Rx_Bottom_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Rx_Bottom_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
Rx_Bottom_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
Rx_Bottom_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Rx_Bottom_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Rx_Bottom_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
Rx_Bottom_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
Rx_Bottom_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Rx_Bottom_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Rx_Bottom_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Rx_Bottom_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Rx_Bottom_BUART_sRX_RxSts__3__MASK EQU 0x08
Rx_Bottom_BUART_sRX_RxSts__3__POS EQU 3
Rx_Bottom_BUART_sRX_RxSts__4__MASK EQU 0x10
Rx_Bottom_BUART_sRX_RxSts__4__POS EQU 4
Rx_Bottom_BUART_sRX_RxSts__5__MASK EQU 0x20
Rx_Bottom_BUART_sRX_RxSts__5__POS EQU 5
Rx_Bottom_BUART_sRX_RxSts__MASK EQU 0x38
Rx_Bottom_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
Rx_Bottom_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Rx_Bottom_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

/* Rx_Bottom_IntClock */
Rx_Bottom_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Rx_Bottom_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Rx_Bottom_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Rx_Bottom_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Rx_Bottom_IntClock__INDEX EQU 0x03
Rx_Bottom_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Rx_Bottom_IntClock__PM_ACT_MSK EQU 0x08
Rx_Bottom_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Rx_Bottom_IntClock__PM_STBY_MSK EQU 0x08

/* Rx_Bottom_Pins */
Rx_Bottom_Pins__0__MASK EQU 0x01
Rx_Bottom_Pins__0__PC EQU CYREG_PRT12_PC0
Rx_Bottom_Pins__0__PORT EQU 12
Rx_Bottom_Pins__0__SHIFT EQU 0
Rx_Bottom_Pins__1__MASK EQU 0x02
Rx_Bottom_Pins__1__PC EQU CYREG_PRT12_PC1
Rx_Bottom_Pins__1__PORT EQU 12
Rx_Bottom_Pins__1__SHIFT EQU 1
Rx_Bottom_Pins__2__MASK EQU 0x04
Rx_Bottom_Pins__2__PC EQU CYREG_PRT12_PC2
Rx_Bottom_Pins__2__PORT EQU 12
Rx_Bottom_Pins__2__SHIFT EQU 2
Rx_Bottom_Pins__3__MASK EQU 0x08
Rx_Bottom_Pins__3__PC EQU CYREG_PRT12_PC3
Rx_Bottom_Pins__3__PORT EQU 12
Rx_Bottom_Pins__3__SHIFT EQU 3
Rx_Bottom_Pins__AG EQU CYREG_PRT12_AG
Rx_Bottom_Pins__BIE EQU CYREG_PRT12_BIE
Rx_Bottom_Pins__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_Bottom_Pins__BYP EQU CYREG_PRT12_BYP
Rx_Bottom_Pins__DM0 EQU CYREG_PRT12_DM0
Rx_Bottom_Pins__DM1 EQU CYREG_PRT12_DM1
Rx_Bottom_Pins__DM2 EQU CYREG_PRT12_DM2
Rx_Bottom_Pins__DR EQU CYREG_PRT12_DR
Rx_Bottom_Pins__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_Bottom_Pins__MASK EQU 0x0F
Rx_Bottom_Pins__PORT EQU 12
Rx_Bottom_Pins__PRT EQU CYREG_PRT12_PRT
Rx_Bottom_Pins__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_Bottom_Pins__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_Bottom_Pins__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_Bottom_Pins__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_Bottom_Pins__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_Bottom_Pins__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_Bottom_Pins__PS EQU CYREG_PRT12_PS
Rx_Bottom_Pins__SHIFT EQU 0
Rx_Bottom_Pins__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_Bottom_Pins__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_Bottom_Pins__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_Bottom_Pins__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_Bottom_Pins__SLW EQU CYREG_PRT12_SLW

/* Rx_Bottom_Register */
Rx_Bottom_Register_sts_sts_reg__0__MASK EQU 0x01
Rx_Bottom_Register_sts_sts_reg__0__POS EQU 0
Rx_Bottom_Register_sts_sts_reg__1__MASK EQU 0x02
Rx_Bottom_Register_sts_sts_reg__1__POS EQU 1
Rx_Bottom_Register_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Rx_Bottom_Register_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Rx_Bottom_Register_sts_sts_reg__2__MASK EQU 0x04
Rx_Bottom_Register_sts_sts_reg__2__POS EQU 2
Rx_Bottom_Register_sts_sts_reg__3__MASK EQU 0x08
Rx_Bottom_Register_sts_sts_reg__3__POS EQU 3
Rx_Bottom_Register_sts_sts_reg__MASK EQU 0x0F
Rx_Bottom_Register_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
Rx_Bottom_Register_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Rx_Bottom_Register_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* StartupLED */
StartupLED__0__MASK EQU 0x08
StartupLED__0__PC EQU CYREG_PRT6_PC3
StartupLED__0__PORT EQU 6
StartupLED__0__SHIFT EQU 3
StartupLED__AG EQU CYREG_PRT6_AG
StartupLED__AMUX EQU CYREG_PRT6_AMUX
StartupLED__BIE EQU CYREG_PRT6_BIE
StartupLED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
StartupLED__BYP EQU CYREG_PRT6_BYP
StartupLED__CTL EQU CYREG_PRT6_CTL
StartupLED__DM0 EQU CYREG_PRT6_DM0
StartupLED__DM1 EQU CYREG_PRT6_DM1
StartupLED__DM2 EQU CYREG_PRT6_DM2
StartupLED__DR EQU CYREG_PRT6_DR
StartupLED__INP_DIS EQU CYREG_PRT6_INP_DIS
StartupLED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
StartupLED__LCD_EN EQU CYREG_PRT6_LCD_EN
StartupLED__MASK EQU 0x08
StartupLED__PORT EQU 6
StartupLED__PRT EQU CYREG_PRT6_PRT
StartupLED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
StartupLED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
StartupLED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
StartupLED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
StartupLED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
StartupLED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
StartupLED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
StartupLED__PS EQU CYREG_PRT6_PS
StartupLED__SHIFT EQU 3
StartupLED__SLW EQU CYREG_PRT6_SLW

/* isr_Rx_Top */
isr_Rx_Top__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Rx_Top__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Rx_Top__INTC_MASK EQU 0x20
isr_Rx_Top__INTC_NUMBER EQU 5
isr_Rx_Top__INTC_PRIOR_NUM EQU 7
isr_Rx_Top__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_Rx_Top__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Rx_Top__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Rx_Back */
isr_Rx_Back__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Rx_Back__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Rx_Back__INTC_MASK EQU 0x01
isr_Rx_Back__INTC_NUMBER EQU 0
isr_Rx_Back__INTC_PRIOR_NUM EQU 7
isr_Rx_Back__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_Rx_Back__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Rx_Back__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Rx_Left */
isr_Rx_Left__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Rx_Left__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Rx_Left__INTC_MASK EQU 0x08
isr_Rx_Left__INTC_NUMBER EQU 3
isr_Rx_Left__INTC_PRIOR_NUM EQU 7
isr_Rx_Left__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_Rx_Left__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Rx_Left__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Rx_Front */
isr_Rx_Front__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Rx_Front__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Rx_Front__INTC_MASK EQU 0x04
isr_Rx_Front__INTC_NUMBER EQU 2
isr_Rx_Front__INTC_PRIOR_NUM EQU 7
isr_Rx_Front__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_Rx_Front__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Rx_Front__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Rx_Right */
isr_Rx_Right__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Rx_Right__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Rx_Right__INTC_MASK EQU 0x10
isr_Rx_Right__INTC_NUMBER EQU 4
isr_Rx_Right__INTC_PRIOR_NUM EQU 7
isr_Rx_Right__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_Rx_Right__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Rx_Right__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Rx_Bottom */
isr_Rx_Bottom__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Rx_Bottom__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Rx_Bottom__INTC_MASK EQU 0x02
isr_Rx_Bottom__INTC_NUMBER EQU 1
isr_Rx_Bottom__INTC_PRIOR_NUM EQU 7
isr_Rx_Bottom__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Rx_Bottom__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Rx_Bottom__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
