{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410179590795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410179590796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 08 22:33:10 2014 " "Processing started: Mon Sep 08 22:33:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410179590796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410179590796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410179590797 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1410179590844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410179590959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410179590993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410179590993 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410179591169 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410179591229 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410179591244 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1410179591265 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1410179591280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 64.413 " "Worst-case setup slack is 64.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   64.413         0.000 Clock  " "   64.413         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410179591332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 Clock  " "    0.499         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410179591349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410179591351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410179591352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 36.933 " "Worst-case minimum pulse width slack is 36.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.933         0.000 Clock  " "   36.933         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410179591354 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410179591552 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 64.413 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 64.413" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591570 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 64.413  " "Path #1: Setup slack is 64.413 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[18\] " "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0 " "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.310      3.310  R        clock network delay " "     3.310      3.310  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.614      0.304     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[18\] " "     3.614      0.304     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[18\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.614      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[18\]\|regout " "     3.614      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[18\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.582      1.968 RR    IC  EX_Forward_Unit\|Equal2~0\|datab " "     5.582      1.968 RR    IC  EX_Forward_Unit\|Equal2~0\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Equal2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 119 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.111      0.529 RF  CELL  EX_Forward_Unit\|Equal2~0\|combout " "     6.111      0.529 RF  CELL  EX_Forward_Unit\|Equal2~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|Equal2~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 119 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.849      0.738 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|dataa " "     6.849      0.738 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.464      0.615 FR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|combout " "     7.464      0.615 FR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.610      1.146 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|datad " "     8.610      1.146 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~7 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.816      0.206 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|combout " "     8.816      0.206 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~7 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.181      0.365 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|datad " "     9.181      0.365 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~8 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.387      0.206 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|combout " "     9.387      0.206 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~8 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.747      0.360 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~9\|datad " "     9.747      0.360 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~9\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~9 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.953      0.206 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~9\|combout " "     9.953      0.206 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~9\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~9 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.048      1.095 RR    IC  EX_ALU\|LessThan0~5\|datab " "    11.048      1.095 RR    IC  EX_ALU\|LessThan0~5\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.644      0.596 RR  CELL  EX_ALU\|LessThan0~5\|cout " "    11.644      0.596 RR  CELL  EX_ALU\|LessThan0~5\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.644      0.000 RR    IC  EX_ALU\|LessThan0~7\|cin " "    11.644      0.000 RR    IC  EX_ALU\|LessThan0~7\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.730      0.086 RF  CELL  EX_ALU\|LessThan0~7\|cout " "    11.730      0.086 RF  CELL  EX_ALU\|LessThan0~7\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.730      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin " "    11.730      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.816      0.086 FR  CELL  EX_ALU\|LessThan0~9\|cout " "    11.816      0.086 FR  CELL  EX_ALU\|LessThan0~9\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.816      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin " "    11.816      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.902      0.086 RF  CELL  EX_ALU\|LessThan0~11\|cout " "    11.902      0.086 RF  CELL  EX_ALU\|LessThan0~11\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.902      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin " "    11.902      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.988      0.086 FR  CELL  EX_ALU\|LessThan0~13\|cout " "    11.988      0.086 FR  CELL  EX_ALU\|LessThan0~13\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.988      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin " "    11.988      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.178      0.190 RF  CELL  EX_ALU\|LessThan0~15\|cout " "    12.178      0.190 RF  CELL  EX_ALU\|LessThan0~15\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.178      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin " "    12.178      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.264      0.086 FR  CELL  EX_ALU\|LessThan0~17\|cout " "    12.264      0.086 FR  CELL  EX_ALU\|LessThan0~17\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.264      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin " "    12.264      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.350      0.086 RF  CELL  EX_ALU\|LessThan0~19\|cout " "    12.350      0.086 RF  CELL  EX_ALU\|LessThan0~19\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.350      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin " "    12.350      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.436      0.086 FR  CELL  EX_ALU\|LessThan0~21\|cout " "    12.436      0.086 FR  CELL  EX_ALU\|LessThan0~21\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.436      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin " "    12.436      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.522      0.086 RF  CELL  EX_ALU\|LessThan0~23\|cout " "    12.522      0.086 RF  CELL  EX_ALU\|LessThan0~23\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.522      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin " "    12.522      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.608      0.086 FR  CELL  EX_ALU\|LessThan0~25\|cout " "    12.608      0.086 FR  CELL  EX_ALU\|LessThan0~25\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.608      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin " "    12.608      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.694      0.086 RF  CELL  EX_ALU\|LessThan0~27\|cout " "    12.694      0.086 RF  CELL  EX_ALU\|LessThan0~27\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.694      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin " "    12.694      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.780      0.086 FR  CELL  EX_ALU\|LessThan0~29\|cout " "    12.780      0.086 FR  CELL  EX_ALU\|LessThan0~29\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.780      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin " "    12.780      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.955      0.175 RF  CELL  EX_ALU\|LessThan0~31\|cout " "    12.955      0.175 RF  CELL  EX_ALU\|LessThan0~31\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.955      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin " "    12.955      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.041      0.086 FR  CELL  EX_ALU\|LessThan0~33\|cout " "    13.041      0.086 FR  CELL  EX_ALU\|LessThan0~33\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.041      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin " "    13.041      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.127      0.086 RF  CELL  EX_ALU\|LessThan0~35\|cout " "    13.127      0.086 RF  CELL  EX_ALU\|LessThan0~35\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.127      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin " "    13.127      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.213      0.086 FR  CELL  EX_ALU\|LessThan0~37\|cout " "    13.213      0.086 FR  CELL  EX_ALU\|LessThan0~37\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.213      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin " "    13.213      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.299      0.086 RF  CELL  EX_ALU\|LessThan0~39\|cout " "    13.299      0.086 RF  CELL  EX_ALU\|LessThan0~39\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.299      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin " "    13.299      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.385      0.086 FR  CELL  EX_ALU\|LessThan0~41\|cout " "    13.385      0.086 FR  CELL  EX_ALU\|LessThan0~41\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.385      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin " "    13.385      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.471      0.086 RF  CELL  EX_ALU\|LessThan0~43\|cout " "    13.471      0.086 RF  CELL  EX_ALU\|LessThan0~43\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.471      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin " "    13.471      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.557      0.086 FR  CELL  EX_ALU\|LessThan0~45\|cout " "    13.557      0.086 FR  CELL  EX_ALU\|LessThan0~45\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.557      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin " "    13.557      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.747      0.190 RF  CELL  EX_ALU\|LessThan0~47\|cout " "    13.747      0.190 RF  CELL  EX_ALU\|LessThan0~47\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.747      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin " "    13.747      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.833      0.086 FR  CELL  EX_ALU\|LessThan0~49\|cout " "    13.833      0.086 FR  CELL  EX_ALU\|LessThan0~49\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.833      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin " "    13.833      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.919      0.086 RF  CELL  EX_ALU\|LessThan0~51\|cout " "    13.919      0.086 RF  CELL  EX_ALU\|LessThan0~51\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.919      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin " "    13.919      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.005      0.086 FR  CELL  EX_ALU\|LessThan0~53\|cout " "    14.005      0.086 FR  CELL  EX_ALU\|LessThan0~53\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.005      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin " "    14.005      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.091      0.086 RF  CELL  EX_ALU\|LessThan0~55\|cout " "    14.091      0.086 RF  CELL  EX_ALU\|LessThan0~55\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.091      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin " "    14.091      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.177      0.086 FR  CELL  EX_ALU\|LessThan0~57\|cout " "    14.177      0.086 FR  CELL  EX_ALU\|LessThan0~57\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.177      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin " "    14.177      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.263      0.086 RF  CELL  EX_ALU\|LessThan0~59\|cout " "    14.263      0.086 RF  CELL  EX_ALU\|LessThan0~59\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.263      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin " "    14.263      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.349      0.086 FR  CELL  EX_ALU\|LessThan0~61\|cout " "    14.349      0.086 FR  CELL  EX_ALU\|LessThan0~61\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.349      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin " "    14.349      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.855      0.506 RR  CELL  EX_ALU\|LessThan0~62\|combout " "    14.855      0.506 RR  CELL  EX_ALU\|LessThan0~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.910      1.055 RR    IC  EX_ALU\|Mux31~5\|datad " "    15.910      1.055 RR    IC  EX_ALU\|Mux31~5\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.116      0.206 RR  CELL  EX_ALU\|Mux31~5\|combout " "    16.116      0.206 RR  CELL  EX_ALU\|Mux31~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.482      0.366 RR    IC  EX_ALU\|Mux31~6\|datad " "    16.482      0.366 RR    IC  EX_ALU\|Mux31~6\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.688      0.206 RR  CELL  EX_ALU\|Mux31~6\|combout " "    16.688      0.206 RR  CELL  EX_ALU\|Mux31~6\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.797      2.109 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_1\|auto_generated\|ram_block1a9\|portbaddr\[0\] " "    18.797      2.109 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_1\|auto_generated\|ram_block1a9\|portbaddr\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_1|altsyncram_4vl1:auto_generated|ram_block1a9 } "NODE_NAME" } } { "db/altsyncram_4vl1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_4vl1.tdf" 325 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.973      0.176 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0 " "    18.973      0.176 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_1|altsyncram_4vl1:auto_generated|ram_block1a9~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4vl1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_4vl1.tdf" 325 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.432      3.432  R        clock network delay " "    83.432      3.432  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.386     -0.046     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0 " "    83.386     -0.046     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_1|altsyncram_4vl1:auto_generated|ram_block1a9~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4vl1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_4vl1.tdf" 325 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.973 " "Data Arrival Time  :    18.973" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    83.386 " "Data Required Time :    83.386" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    64.413  " "Slack              :    64.413 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591572 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.499 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.499" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.499  " "Path #1: Hold slack is 0.499 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.342      3.342  R        clock network delay " "     3.342      3.342  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.304     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.646      0.304     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     3.646      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.646      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     3.646      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.039      0.393 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     4.039      0.393 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.039      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     4.039      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.147      0.108 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     4.147      0.108 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.342      3.342  R        clock network delay " "     3.342      3.342  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.648      0.306      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.648      0.306      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.147 " "Data Arrival Time  :     4.147" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.648 " "Data Required Time :     3.648" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.499  " "Slack              :     0.499 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179591597 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock\}\] " "Targets: \[get_clocks \{Clock\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 36.933  " "Path #1: slack is 36.933 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock " "Clock            : Clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.100      1.100 RR  CELL  Clk\|combout " "     1.100      1.100 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\] " "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk " "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.581      1.346 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.581      1.346 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.416      0.835 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.416      0.835 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.100      1.100 FF  CELL  Clk\|combout " "    41.100      1.100 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\] " "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk " "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.581      1.346 FF    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    42.581      1.346 FF    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.416      0.835 FF  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0 " "    43.416      0.835 FF  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     3.067 " "Required Width   :     3.067" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    36.933 " "Slack            :    36.933" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179591603 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1410179591604 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410179591699 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 75.083 " "Worst-case setup slack is 75.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.083         0.000 Clock  " "   75.083         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410179591728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 Clock  " "    0.203         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410179591750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410179591755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410179591758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 Clock  " "   37.873         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410179591762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410179591762 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410179591979 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 75.083 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 75.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592000 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592000 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 75.083  " "Path #1: Setup slack is 75.083 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[16\] " "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0 " "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.688      1.688  R        clock network delay " "     1.688      1.688  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.823      0.135     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[16\] " "     1.823      0.135     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[16\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.823      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[16\]\|regout " "     1.823      0.000 RR  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[16\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.565      0.742 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~0\|datab " "     2.565      0.742 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~0\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.735      0.170 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~0\|combout " "     2.735      0.170 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~0 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.842      0.107 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|datab " "     2.842      0.107 RR    IC  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.009      0.167 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|combout " "     3.009      0.167 RR  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 23 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      0.339 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|datad " "     3.348      0.339 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~7 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.405      0.057 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|combout " "     3.405      0.057 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~7\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~7 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.103 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|datad " "     3.508      0.103 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~8 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.565      0.057 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|combout " "     3.565      0.057 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~8\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~8 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.665      0.100 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~9\|datad " "     3.665      0.100 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~9\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~9 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.722      0.057 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~9\|combout " "     3.722      0.057 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[2\]~9\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[2]~9 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.032      0.310 RR    IC  EX_ALU\|LessThan0~5\|datab " "     4.032      0.310 RR    IC  EX_ALU\|LessThan0~5\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.169      0.137 RR  CELL  EX_ALU\|LessThan0~5\|cout " "     4.169      0.137 RR  CELL  EX_ALU\|LessThan0~5\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.169      0.000 RR    IC  EX_ALU\|LessThan0~7\|cin " "     4.169      0.000 RR    IC  EX_ALU\|LessThan0~7\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.203      0.034 RF  CELL  EX_ALU\|LessThan0~7\|cout " "     4.203      0.034 RF  CELL  EX_ALU\|LessThan0~7\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.203      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin " "     4.203      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.237      0.034 FR  CELL  EX_ALU\|LessThan0~9\|cout " "     4.237      0.034 FR  CELL  EX_ALU\|LessThan0~9\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.237      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin " "     4.237      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.271      0.034 RF  CELL  EX_ALU\|LessThan0~11\|cout " "     4.271      0.034 RF  CELL  EX_ALU\|LessThan0~11\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.271      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin " "     4.271      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.034 FR  CELL  EX_ALU\|LessThan0~13\|cout " "     4.305      0.034 FR  CELL  EX_ALU\|LessThan0~13\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin " "     4.305      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.396      0.091 RF  CELL  EX_ALU\|LessThan0~15\|cout " "     4.396      0.091 RF  CELL  EX_ALU\|LessThan0~15\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.396      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin " "     4.396      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.430      0.034 FR  CELL  EX_ALU\|LessThan0~17\|cout " "     4.430      0.034 FR  CELL  EX_ALU\|LessThan0~17\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.430      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin " "     4.430      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.464      0.034 RF  CELL  EX_ALU\|LessThan0~19\|cout " "     4.464      0.034 RF  CELL  EX_ALU\|LessThan0~19\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.464      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin " "     4.464      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.498      0.034 FR  CELL  EX_ALU\|LessThan0~21\|cout " "     4.498      0.034 FR  CELL  EX_ALU\|LessThan0~21\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.498      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin " "     4.498      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.532      0.034 RF  CELL  EX_ALU\|LessThan0~23\|cout " "     4.532      0.034 RF  CELL  EX_ALU\|LessThan0~23\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.532      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin " "     4.532      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.566      0.034 FR  CELL  EX_ALU\|LessThan0~25\|cout " "     4.566      0.034 FR  CELL  EX_ALU\|LessThan0~25\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.566      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin " "     4.566      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.600      0.034 RF  CELL  EX_ALU\|LessThan0~27\|cout " "     4.600      0.034 RF  CELL  EX_ALU\|LessThan0~27\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.600      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin " "     4.600      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.634      0.034 FR  CELL  EX_ALU\|LessThan0~29\|cout " "     4.634      0.034 FR  CELL  EX_ALU\|LessThan0~29\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.634      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin " "     4.634      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.718      0.084 RF  CELL  EX_ALU\|LessThan0~31\|cout " "     4.718      0.084 RF  CELL  EX_ALU\|LessThan0~31\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.718      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin " "     4.718      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.752      0.034 FR  CELL  EX_ALU\|LessThan0~33\|cout " "     4.752      0.034 FR  CELL  EX_ALU\|LessThan0~33\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.752      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin " "     4.752      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.786      0.034 RF  CELL  EX_ALU\|LessThan0~35\|cout " "     4.786      0.034 RF  CELL  EX_ALU\|LessThan0~35\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.786      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin " "     4.786      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.820      0.034 FR  CELL  EX_ALU\|LessThan0~37\|cout " "     4.820      0.034 FR  CELL  EX_ALU\|LessThan0~37\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.820      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin " "     4.820      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.854      0.034 RF  CELL  EX_ALU\|LessThan0~39\|cout " "     4.854      0.034 RF  CELL  EX_ALU\|LessThan0~39\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.854      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin " "     4.854      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.888      0.034 FR  CELL  EX_ALU\|LessThan0~41\|cout " "     4.888      0.034 FR  CELL  EX_ALU\|LessThan0~41\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.888      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin " "     4.888      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.922      0.034 RF  CELL  EX_ALU\|LessThan0~43\|cout " "     4.922      0.034 RF  CELL  EX_ALU\|LessThan0~43\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.922      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin " "     4.922      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.956      0.034 FR  CELL  EX_ALU\|LessThan0~45\|cout " "     4.956      0.034 FR  CELL  EX_ALU\|LessThan0~45\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.956      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin " "     4.956      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.047      0.091 RF  CELL  EX_ALU\|LessThan0~47\|cout " "     5.047      0.091 RF  CELL  EX_ALU\|LessThan0~47\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.047      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin " "     5.047      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.081      0.034 FR  CELL  EX_ALU\|LessThan0~49\|cout " "     5.081      0.034 FR  CELL  EX_ALU\|LessThan0~49\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.081      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin " "     5.081      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.115      0.034 RF  CELL  EX_ALU\|LessThan0~51\|cout " "     5.115      0.034 RF  CELL  EX_ALU\|LessThan0~51\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.115      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin " "     5.115      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.149      0.034 FR  CELL  EX_ALU\|LessThan0~53\|cout " "     5.149      0.034 FR  CELL  EX_ALU\|LessThan0~53\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.149      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin " "     5.149      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.183      0.034 RF  CELL  EX_ALU\|LessThan0~55\|cout " "     5.183      0.034 RF  CELL  EX_ALU\|LessThan0~55\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.183      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin " "     5.183      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.217      0.034 FR  CELL  EX_ALU\|LessThan0~57\|cout " "     5.217      0.034 FR  CELL  EX_ALU\|LessThan0~57\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.217      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin " "     5.217      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.251      0.034 RF  CELL  EX_ALU\|LessThan0~59\|cout " "     5.251      0.034 RF  CELL  EX_ALU\|LessThan0~59\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.251      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin " "     5.251      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.285      0.034 FR  CELL  EX_ALU\|LessThan0~61\|cout " "     5.285      0.034 FR  CELL  EX_ALU\|LessThan0~61\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.285      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin " "     5.285      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.447      0.162 RR  CELL  EX_ALU\|LessThan0~62\|combout " "     5.447      0.162 RR  CELL  EX_ALU\|LessThan0~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.741      0.294 RR    IC  EX_ALU\|Mux31~5\|datad " "     5.741      0.294 RR    IC  EX_ALU\|Mux31~5\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.798      0.057 RR  CELL  EX_ALU\|Mux31~5\|combout " "     5.798      0.057 RR  CELL  EX_ALU\|Mux31~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.900      0.102 RR    IC  EX_ALU\|Mux31~6\|datad " "     5.900      0.102 RR    IC  EX_ALU\|Mux31~6\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.957      0.057 RR  CELL  EX_ALU\|Mux31~6\|combout " "     5.957      0.057 RR  CELL  EX_ALU\|Mux31~6\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.571      0.614 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_1\|auto_generated\|ram_block1a9\|portbaddr\[0\] " "     6.571      0.614 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_1\|auto_generated\|ram_block1a9\|portbaddr\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_1|altsyncram_4vl1:auto_generated|ram_block1a9 } "NODE_NAME" } } { "db/altsyncram_4vl1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_4vl1.tdf" 325 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.653      0.082 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0 " "     6.653      0.082 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_1|altsyncram_4vl1:auto_generated|ram_block1a9~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4vl1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_4vl1.tdf" 325 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.737      1.737  R        clock network delay " "    81.737      1.737  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.736     -0.001     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0 " "    81.736     -0.001     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_1\|altsyncram_4vl1:auto_generated\|ram_block1a9~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_1|altsyncram_4vl1:auto_generated|ram_block1a9~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4vl1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_4vl1.tdf" 325 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.653 " "Data Arrival Time  :     6.653" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    81.736 " "Data Required Time :    81.736" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    75.083  " "Slack              :    75.083 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592003 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.203 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.203" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592023 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592023 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592023 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.203  " "Path #1: Hold slack is 0.203 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      1.719  R        clock network delay " "     1.719      1.719  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.135     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.854      0.135     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     1.854      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     1.854      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.030      0.176 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     2.030      0.176 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.030      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     2.030      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.070      0.040 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     2.070      0.040 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      1.719  R        clock network delay " "     1.719      1.719  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.148      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.867      0.148      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.070 " "Data Arrival Time  :     2.070" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.867 " "Data Required Time :     1.867" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.203  " "Slack              :     0.203 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410179592024 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock\}\] " "Targets: \[get_clocks \{Clock\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592029 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592029 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock " "Clock            : Clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.548      0.548 RR  CELL  Clk\|combout " "     0.548      0.548 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\] " "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk " "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.351      0.737 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.351      0.737 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.758      0.407 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.758      0.407 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.548      0.548 FF  CELL  Clk\|combout " "    40.548      0.548 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\] " "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk " "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.351      0.737 FF    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    41.351      0.737 FF    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.758      0.407 FF  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0 " "    41.758      0.407 FF  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_cfh1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410179592030 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410179592182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410179592252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410179592412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 08 22:33:12 2014 " "Processing ended: Mon Sep 08 22:33:12 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410179592412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410179592412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410179592412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410179592412 ""}
