{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 00:55:21 2012 " "Info: Processing started: Wed Jan 11 00:55:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_clock -c seg_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seg_clock -c seg_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "src/timer.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/timer.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_clock_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_clock_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seg_clock_top " "Info: Found entity 1: seg_clock_top" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/p_clk_6_div.v " "Warning: Can't analyze file -- file src/p_clk_6_div.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display " "Info: Found entity 1: seg_display" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_display_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/seg_display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display_ctrl " "Info: Found entity 1: seg_display_ctrl" {  } { { "src/seg_display_ctrl.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/p_clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/p_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_clk_div " "Info: Found entity 1: p_clk_div" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "seg_clock_top " "Info: Elaborating entity \"seg_clock_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display_ctrl seg_display_ctrl:inst1 " "Info: Elaborating entity \"seg_display_ctrl\" for hierarchy \"seg_display_ctrl:inst1\"" {  } { { "src/seg_clock_top.bdf" "inst1" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 304 600 832 496 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display_ctrl:inst1\|seg_display:I_seg_display " "Info: Elaborating entity \"seg_display\" for hierarchy \"seg_display_ctrl:inst1\|seg_display:I_seg_display\"" {  } { { "src/seg_display_ctrl.v" "I_seg_display" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display_ctrl.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(32) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(32): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(33) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(33): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(34) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(34): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(35) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(35): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(36) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(36): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(37) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(37): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(38) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(38): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(39) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(39): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(40) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(40): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(41) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(41): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(42) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(42): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_display.v(44) " "Warning (10230): Verilog HDL assignment warning at seg_display.v(44): truncated value with size 8 to match size of target (7)" {  } { { "src/seg_display.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_clk_div p_clk_div:inst5 " "Info: Elaborating entity \"p_clk_div\" for hierarchy \"p_clk_div:inst5\"" {  } { { "src/seg_clock_top.bdf" "inst5" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 96 320 464 192 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 p_clk_div.v(39) " "Warning (10230): Verilog HDL assignment warning at p_clk_div.v(39): truncated value with size 32 to match size of target (16)" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst2 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst2\"" {  } { { "src/seg_clock_top.bdf" "inst2" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 336 288 472 496 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_clk_div p_clk_div:inst4 " "Info: Elaborating entity \"p_clk_div\" for hierarchy \"p_clk_div:inst4\"" {  } { { "src/seg_clock_top.bdf" "inst4" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 232 72 216 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 p_clk_div.v(39) " "Warning (10230): Verilog HDL assignment warning at p_clk_div.v(39): truncated value with size 32 to match size of target (26)" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock/src/p_clk_div.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg_display\[7\] VCC " "Warning (13410): Pin \"seg_display\[7\]\" is stuck at VCC" {  } { { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock/src/seg_clock_top.bdf" { { 344 928 1107 360 "seg_display\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Info: Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Info: Implemented 112 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 00:55:27 2012 " "Info: Processing ended: Wed Jan 11 00:55:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
