<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>News: May 2021 - Project F</title>
<meta name=theme-color><meta name=description content="As well as the occasional big blog post, I make many smaller FPGA discoveries and Project F updates each month. I thought it would be interesting to share a few of these in a monthly news post. What do you think? Let me know via @WillFlux@mastodon.social or open an issue on GitHub.
Read the June 2021 news or see the news archive.
Blog In May, I added two blog posts: Hello Arty Part 3 and FPGA Sine Lookup Table."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.121.2"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="News: May 2021"><meta itemprop=description content="As well as the occasional big blog post, I make many smaller FPGA discoveries and Project F updates each month. I thought it would be interesting to share a few of these in a monthly news post. What do you think? Let me know via @WillFlux@mastodon.social or open an issue on GitHub.
Read the June 2021 news or see the news archive.
Blog In May, I added two blog posts: Hello Arty Part 3 and FPGA Sine Lookup Table."><meta itemprop=datePublished content="2021-05-30T00:00:00+00:00"><meta itemprop=dateModified content="2021-10-19T00:00:00+00:00"><meta itemprop=wordCount content="919"><meta itemprop=image content="https://projectf.io/img/posts/news/news-2021-05-social-card.png"><meta itemprop=keywords content="news,"><meta property="og:title" content="News: May 2021"><meta property="og:description" content="As well as the occasional big blog post, I make many smaller FPGA discoveries and Project F updates each month. I thought it would be interesting to share a few of these in a monthly news post. What do you think? Let me know via @WillFlux@mastodon.social or open an issue on GitHub.
Read the June 2021 news or see the news archive.
Blog In May, I added two blog posts: Hello Arty Part 3 and FPGA Sine Lookup Table."><meta property="og:type" content="article"><meta property="og:url" content="https://projectf.io/posts/news-2021-05/"><meta property="og:image" content="https://projectf.io/img/posts/news/news-2021-05-social-card.png"><meta property="article:section" content="posts"><meta property="article:published_time" content="2021-05-30T00:00:00+00:00"><meta property="article:modified_time" content="2021-10-19T00:00:00+00:00"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/img/posts/news/news-2021-05-social-card.png"><meta name=twitter:title content="News: May 2021"><meta name=twitter:description content="As well as the occasional big blog post, I make many smaller FPGA discoveries and Project F updates each month. I thought it would be interesting to share a few of these in a monthly news post. What do you think? Let me know via @WillFlux@mastodon.social or open an issue on GitHub.
Read the June 2021 news or see the news archive.
Blog In May, I added two blog posts: Hello Arty Part 3 and FPGA Sine Lookup Table."><link rel=canonical href=https://projectf.io/posts/news-2021-05/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">News: May 2021</h1><div class="text-sm antialiased opacity-60">Published
<time>30 May 2021</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>19 Oct 2021</time></span></div></header><section><p>As well as the occasional big blog post, I make many smaller FPGA discoveries and Project F updates each month. I thought it would be interesting to share a few of these in a monthly news post. What do you think? Let me know via <a href=https://mastodon.social/@WillFlux>@WillFlux@mastodon.social</a> or open an <a href=https://github.com/projf/projf-explore/issues>issue on GitHub</a>.</p><p><em>Read the <a href=/posts/news-2021-06/>June 2021 news</a> or see the <a href=/tags/news/>news archive</a>.</em></p><h2 id=blog>Blog</h2><p>In May, I added two blog posts: <a href=/posts/hello-arty-3/>Hello Arty Part 3</a> and <a href=/posts/fpga-sine-table/>FPGA Sine Lookup Table</a>.</p><p>Hello Arty is my introductory series for the Digilent Arty board. In <strong><a href=/posts/hello-arty-3/>Hello Arty Part 3</a></strong>, we design a countdown timer and a traffic light control system using finite state machines. We also cover enums, case statements, button debouncing, and shift registers. I think this part is overly long, and I still haven&rsquo;t covered test benches, so I am considering a fourth part for this series.</p><p><strong><a href=/posts/fpga-sine-table/>Sine Lookup Table</a></strong> is a new post this month. We pre-calculate sine values with a <a href=https://github.com/projf/fpgatools/tree/master/sine2fmem>Python script</a> and then load them into a ROM with a simple Verilog module. For many applications, pre-calculated sine values are more than good enough. I&rsquo;ve been using the lookup table for simple 3D graphics, which I&rsquo;ll write about at some point.</p><p><img src=/img/posts/fpga-sine-table/sine-cosine.png alt="Sine & Cosine"></p><p><em>Graph image by <a href=https://commons.wikimedia.org/wiki/File:Sine_cosine_one_period.svg>Geek3</a> in the public domain.</em></p><h2 id=videos>Videos</h2><p>I dipped my toes in the waters of YouTube with a little demo reel: <strong><a href="https://www.youtube.com/watch?v=ezJv7pB-UmA">FPGA Graphics Demo 1</a></strong>.</p><p>All the graphics in this demo reel are generated by an Artix-7 FPGA using designs from <a href=/posts/fpga-graphics/>FPGA Graphics</a>. I sped up some of the sequences during video editing, and I&rsquo;m using pre-recorded music, but otherwise, what you see is exactly as it came from the FPGA.</p><p>Stay tuned for more videos over the summer.</p><h2 id=fpga-graphics>FPGA Graphics</h2><p>The <a href=/posts/fpga-graphics/>FPGA Graphics</a> tutorial series has been my main focus for the past year. This month I made a few useful improvements to existing designs from this series.</p><h3 id=draw-line-performance>Draw Line Performance</h3><p>Many graphics routines depend on line drawing. This month, I improved the performance of the Bresenham&rsquo;s line module: <a href=https://github.com/projf/projf-explore/tree/main/lib/graphics>draw_line.sv</a>. The cube and triangle demos from <a href=/posts/lines-and-triangles/>Lines and Triangles</a> now comfortably meet timing on iCEBreaker, allowing me to close <a href=https://github.com/projf/projf-explore/issues/37>issue #37</a>.</p><h3 id=ad-astra-on-icebreaker>Ad Astra on iCEBreaker</h3><p>The <a href=/posts/fpga-ad-astra/>Ad Astra</a> blog post includes a greetings demo using sprites to draw text characters. This design was one of the earliest created for my <em>FPGA Graphics</em> series, and its performance has never been great on iCEBreaker.</p><p>I recently learnt about Yosys support for <a href=https://github.com/berkeley-abc/abc>ABC logic library</a> v9 from a conversation on <a href=https://discord.gg/cf869yDbXf>1BitSquared Discord</a>. I tried ABC v9 on several designs with variable results: logic usage was down significantly on all designs, but some designs suffered performance regressions. Happily, Ad Astra on iCEBreaker was one of the designs that showed a significant improvement in timing, allowing me to close <a href=https://github.com/projf/projf-explore/issues/32>issue #32</a>.</p><p>If you want to try ABC v9 with your iCEBreaker designs use: <code>synth_ice40 -abc9 -device u</code>, and you can see a complete example in the Ad Astra Makefile (since removed, see below).</p><p><img src=/img/posts/fpga-ad-astra/fpga-ad-astra.png alt="FPGA Ad Astra" title="To the stars!"></p><p><em>NB. I subsequently removed the iCEBreaker version of Ad Astra as I couldn&rsquo;t get it to work well. Sorry about that.</em></p><h3 id=the-sky-is-falling>The Sky is Falling</h3><p>The <a href=/posts/hardware-sprites/#colourful>hedgehog sprite</a> from <em>Hardware Sprites</em> walks under a cloudless sky.</p><p><img src=/img/posts/hardware-sprites/hedgehog-720p.png alt="Hedgehog walking under the sky" title="Hedgehog: FPGA Capture"></p><p>My original sky design used combinational logic (nextpnr timings are for iCE40UP5K):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>11</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] bg_colr;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        bg_colr <span style=color:#f92672>=</span> <span style=color:#ae81ff>12&#39;h260</span>;  <span style=color:#75715e>// default
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>80</span>)       bg_colr <span style=color:#f92672>=</span> <span style=color:#ae81ff>12&#39;h239</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>140</span>) bg_colr <span style=color:#f92672>=</span> <span style=color:#ae81ff>12&#39;h24A</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>190</span>) bg_colr <span style=color:#f92672>=</span> <span style=color:#ae81ff>12&#39;h25B</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>230</span>) bg_colr <span style=color:#f92672>=</span> <span style=color:#ae81ff>12&#39;h26C</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>265</span>) bg_colr <span style=color:#f92672>=</span> <span style=color:#ae81ff>12&#39;h27D</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>295</span>) bg_colr <span style=color:#f92672>=</span> <span style=color:#ae81ff>12&#39;h29E</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>320</span>) bg_colr <span style=color:#f92672>=</span> <span style=color:#ae81ff>12&#39;h2BF</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e>// Info: 13.7 ns logic, 23.9 ns routing
</span></span></span><span style=display:flex><span><span style=color:#75715e>// Info: Max frequency for clock &#39;clk_pix&#39;: 26.63 MHz (PASS at 25.14 MHz)
</span></span></span></code></pre></div><p>I recently switched to a new registered version that cut routing time <strong>in half!</strong></p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>11</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] bg_colr;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_pix) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (line) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>if</span>      (sy <span style=color:#f92672>==</span> <span style=color:#ae81ff>0</span>)   bg_colr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>12&#39;h239</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>==</span> <span style=color:#ae81ff>80</span>)  bg_colr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>12&#39;h24A</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>==</span> <span style=color:#ae81ff>140</span>) bg_colr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>12&#39;h25B</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>==</span> <span style=color:#ae81ff>190</span>) bg_colr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>12&#39;h26C</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>==</span> <span style=color:#ae81ff>230</span>) bg_colr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>12&#39;h27D</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>==</span> <span style=color:#ae81ff>265</span>) bg_colr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>12&#39;h29E</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>==</span> <span style=color:#ae81ff>295</span>) bg_colr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>12&#39;h2BF</span>;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (sy <span style=color:#f92672>==</span> <span style=color:#ae81ff>320</span>) bg_colr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>12&#39;h260</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e>// Info: 11.9 ns logic, 11.8 ns routing
</span></span></span><span style=display:flex><span><span style=color:#75715e>// Info: Max frequency for clock &#39;clk_pix&#39;: 42.14 MHz (PASS at 25.14 MHz)
</span></span></span></code></pre></div><p>The maximum frequency of the complete hedgehog design increased from a marginal 26.63 MHz to a comfortable 42.14 MHz. The moral of this story: beware of seemingly simple combinational logic tanking your timing.</p><p>For the complete designs, see the <a href=https://github.com/projf/projf-explore/tree/main/graphics/hardware-sprites>Hardware Sprite design files</a> (GitHub).</p><h2 id=bits--tips>Bits & Tips</h2><h3 id=nextpnr-clock-constraint>nextpnr Clock Constraint</h3><p>You can set a nextpnr clock constraint in your PCF file using <strong>set_frequency</strong>.</p><p>For iCEBreaker, I use:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-plaintext data-lang=plaintext><span style=display:flex><span>## Board Clock: 12 MHz
</span></span><span style=display:flex><span>set_frequency  clk_12m      12
</span></span><span style=display:flex><span>set_io -nowarn clk_12m      35
</span></span></code></pre></div><h3 id=interesting-links>Interesting Links</h3><p>FPGA and RISC-V links that caught my eye:</p><ul><li><a href=https://github.com/YosysHQ/oss-cad-suite-build>OSS CAD Suite from YosysHQ</a> (GitHub)</li><li><a href=https://www.controlpaths.com/>Control Paths FPGA Blog</a></li><li><a href=https://twitter.com/BrunoLevy01/status/1398541544118964225>RISC-V and graphics on IceStick</a> (Twitter)</li><li><a href=https://discuss.haiku-os.org/t/my-haiku-risc-v-port-progress/10663>My Haiku RISC-V port progress</a> (Haiku Forums)</li></ul><p><em>For more great links, try <a href=/recommended-fpga-sites>Recommended FPGA Sites</a>.</em></p><h3 id=and-finally>And Finally</h3><p>Iâ€™m a sucker for Amiga documentaries, and Kim Justice&rsquo;s <a href="https://www.youtube.com/watch?v=hKjfs9hT3f4">The Story and Games of the Bitmap Brothers</a> is one of the best.</p><p><em>Read the <a href=/posts/news-2021-06/>June 2021 news</a> or see the <a href=/tags/news/>news archive</a>.</em></p><blockquote><p><strong>Sponsor Project F</strong><br>If you like what I do, consider <a href=https://github.com/sponsors/WillGreen>sponsoring me</a> on GitHub.<br>I use contributions to spend more time creating open-source FPGA designs and tutorials.</p></blockquote></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/news>news</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>