Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 28 18:10:38 2020
| Host         : DESKTOP-CKUVL5A running 64-bit major release  (build 9200)
| Command      : report_utilization -file Top_wrapper_utilization_placed.rpt -pb Top_wrapper_utilization_placed.pb
| Design       : Top_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 24799 |     0 |    274080 |  9.05 |
|   LUT as Logic             | 24653 |     0 |    274080 |  8.99 |
|   LUT as Memory            |   146 |     0 |    144000 |  0.10 |
|     LUT as Distributed RAM |   104 |     0 |           |       |
|     LUT as Shift Register  |    42 |     0 |           |       |
| CLB Registers              | 11051 |     0 |    548160 |  2.02 |
|   Register as Flip Flop    | 11051 |     0 |    548160 |  2.02 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |  1555 |     0 |     34260 |  4.54 |
| F7 Muxes                   |    36 |     0 |    137040 |  0.03 |
| F8 Muxes                   |     0 |     0 |     68520 |  0.00 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 34    |          Yes |           - |          Set |
| 3032  |          Yes |           - |        Reset |
| 59    |          Yes |         Set |            - |
| 7926  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  3973 |     0 |     34260 | 11.60 |
|   CLBL                                    |  1794 |     0 |           |       |
|   CLBM                                    |  2179 |     0 |           |       |
| LUT as Logic                              | 24653 |     0 |    274080 |  8.99 |
|   using O5 output only                    |   113 |       |           |       |
|   using O6 output only                    | 23238 |       |           |       |
|   using O5 and O6                         |  1302 |       |           |       |
| LUT as Memory                             |   146 |     0 |    144000 |  0.10 |
|   LUT as Distributed RAM                  |   104 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    48 |       |           |       |
|     using O5 and O6                       |    56 |       |           |       |
|   LUT as Shift Register                   |    42 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    42 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  8433 |     0 |    274080 |  3.08 |
|   fully used LUT-FF pairs                 |  1190 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  7221 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  7104 |       |           |       |
| Unique Control Sets                       |   157 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |       912 |  0.22 |
|   RAMB36/FIFO*    |    2 |     0 |       912 |  0.22 |
|     RAMB36E2 only |    2 |       |           |       |
|   RAMB18          |    0 |     0 |      1824 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       328 |  0.00 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    0 |     0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       404 |  0.50 |
|   BUFGCE             |    1 |     0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT5     | 10968 |                 CLB |
| LUT6     |  8053 |                 CLB |
| FDRE     |  7926 |            Register |
| FDCE     |  3032 |            Register |
| LUT2     |  3013 |                 CLB |
| LUT3     |  2651 |                 CLB |
| CARRY8   |  1555 |                 CLB |
| LUT4     |   904 |                 CLB |
| LUT1     |   366 |                 CLB |
| RAMD32   |    98 |                 CLB |
| FDSE     |    59 |            Register |
| RAMD64E  |    48 |                 CLB |
| MUXF7    |    36 |                 CLB |
| FDPE     |    34 |            Register |
| SRLC32E  |    33 |                 CLB |
| RAMS32   |    14 |                 CLB |
| SRL16E   |     9 |                 CLB |
| RAMB36E2 |     2 |           Block Ram |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| Top_zynq_ultra_ps_e_0_0    |    1 |
| Top_rst_ps8_0_99M_0        |    1 |
| Top_auto_pc_0              |    1 |
| Top_auto_ds_0              |    1 |
| Top_ComputeCoreWrapper_0_0 |    1 |
| Top_AXI_Slave8Ports_0_0    |    1 |
+----------------------------+------+


