[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/EnumConcat/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/EnumConcat/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<83> s<82> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:12>
n<> u<4> t<Port> p<5> l<2:13> el<2:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:12> el<2:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<2:1> el<2:15>
n<> u<7> t<ENDMODULE> p<8> l<3:1> el<3:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<2:1> el<3:10>
n<> u<9> t<Description> p<82> c<8> s<81> l<2:1> el<3:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<6:1> el<6:7>
n<dut> u<11> t<StringConst> p<14> s<13> l<6:8> el<6:11>
n<> u<12> t<Port> p<13> l<6:13> el<6:13>
n<> u<13> t<List_of_ports> p<14> c<12> l<6:12> el<6:14>
n<> u<14> t<Module_nonansi_header> p<80> c<10> s<49> l<6:1> el<6:15>
n<> u<15> t<IntVec_TypeLogic> p<26> s<25> l<7:14> el<7:19>
n<5> u<16> t<IntConst> p<17> l<7:21> el<7:22>
n<> u<17> t<Primary_literal> p<18> c<16> l<7:21> el<7:22>
n<> u<18> t<Constant_primary> p<19> c<17> l<7:21> el<7:22>
n<> u<19> t<Constant_expression> p<24> c<18> s<23> l<7:21> el<7:22>
n<0> u<20> t<IntConst> p<21> l<7:23> el<7:24>
n<> u<21> t<Primary_literal> p<22> c<20> l<7:23> el<7:24>
n<> u<22> t<Constant_primary> p<23> c<21> l<7:23> el<7:24>
n<> u<23> t<Constant_expression> p<24> c<22> l<7:23> el<7:24>
n<> u<24> t<Constant_range> p<25> c<19> l<7:21> el<7:24>
n<> u<25> t<Packed_dimension> p<26> c<24> l<7:20> el<7:25>
n<> u<26> t<Enum_base_type> p<40> c<15> s<39> l<7:14> el<7:25>
n<EXC_CAUSE_IRQ_SOFTWARE_M> u<27> t<StringConst> p<39> s<38> l<8:3> el<8:27>
n<> u<28> t<Number_1Tickb1> p<29> l<8:35> el<8:39>
n<> u<29> t<Primary_literal> p<30> c<28> l<8:35> el<8:39>
n<> u<30> t<Constant_primary> p<31> c<29> l<8:35> el<8:39>
n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<8:35> el<8:39>
n<5'd03> u<32> t<IntConst> p<33> l<8:41> el<8:46>
n<> u<33> t<Primary_literal> p<34> c<32> l<8:41> el<8:46>
n<> u<34> t<Constant_primary> p<35> c<33> l<8:41> el<8:46>
n<> u<35> t<Constant_expression> p<36> c<34> l<8:41> el<8:46>
n<> u<36> t<Constant_concatenation> p<37> c<31> l<8:34> el<8:47>
n<> u<37> t<Constant_primary> p<38> c<36> l<8:34> el<8:47>
n<> u<38> t<Constant_expression> p<39> c<37> l<8:34> el<8:47>
n<> u<39> t<Enum_name_declaration> p<40> c<27> l<8:3> el<8:47>
n<> u<40> t<Data_type> p<42> c<26> s<41> l<7:9> el<9:2>
n<exc_cause_e> u<41> t<StringConst> p<42> l<9:3> el<9:14>
n<> u<42> t<Type_declaration> p<43> c<40> l<7:1> el<9:15>
n<> u<43> t<Data_declaration> p<44> c<42> l<7:1> el<9:15>
n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<7:1> el<9:15>
n<> u<45> t<Module_or_generate_item_declaration> p<46> c<44> l<7:1> el<9:15>
n<> u<46> t<Module_common_item> p<47> c<45> l<7:1> el<9:15>
n<> u<47> t<Module_or_generate_item> p<48> c<46> l<7:1> el<9:15>
n<> u<48> t<Non_port_module_item> p<49> c<47> l<7:1> el<9:15>
n<> u<49> t<Module_item> p<80> c<48> s<78> l<7:1> el<9:15>
n<EXC_CAUSE_IRQ_SOFTWARE_M> u<50> t<StringConst> p<51> l<11:7> el<11:31>
n<> u<51> t<Primary_literal> p<52> c<50> l<11:7> el<11:31>
n<> u<52> t<Constant_primary> p<53> c<51> l<11:7> el<11:31>
n<> u<53> t<Constant_expression> p<59> c<52> s<58> l<11:7> el<11:31>
n<6'b100011> u<54> t<IntConst> p<55> l<11:35> el<11:44>
n<> u<55> t<Primary_literal> p<56> c<54> l<11:35> el<11:44>
n<> u<56> t<Constant_primary> p<57> c<55> l<11:35> el<11:44>
n<> u<57> t<Constant_expression> p<59> c<56> l<11:35> el<11:44>
n<> u<58> t<BinOp_Equiv> p<59> s<57> l<11:32> el<11:34>
n<> u<59> t<Constant_expression> p<73> c<53> s<71> l<11:7> el<11:44>
n<GOOD> u<60> t<StringConst> p<66> s<65> l<12:5> el<12:9>
n<good> u<61> t<StringConst> p<62> l<12:10> el<12:14>
n<> u<62> t<Name_of_instance> p<65> c<61> s<64> l<12:10> el<12:14>
n<> u<63> t<Ordered_port_connection> p<64> l<12:15> el<12:15>
n<> u<64> t<List_of_port_connections> p<65> c<63> l<12:15> el<12:15>
n<> u<65> t<Hierarchical_instance> p<66> c<62> l<12:10> el<12:16>
n<> u<66> t<Module_instantiation> p<67> c<60> l<12:5> el<12:17>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<12:5> el<12:17>
n<> u<68> t<Generate_item> p<70> c<67> s<69> l<12:5> el<12:17>
n<> u<69> t<END> p<70> l<13:3> el<13:6>
n<> u<70> t<Generate_begin_end_block> p<71> c<68> l<11:46> el<13:6>
n<> u<71> t<Generate_item> p<73> c<70> l<11:46> el<13:6>
n<> u<72> t<IF> p<73> s<59> l<11:3> el<11:5>
n<> u<73> t<If_generate_construct> p<74> c<72> l<11:3> el<13:6>
n<> u<74> t<Conditional_generate_construct> p<75> c<73> l<11:3> el<13:6>
n<> u<75> t<Module_common_item> p<76> c<74> l<11:3> el<13:6>
n<> u<76> t<Module_or_generate_item> p<77> c<75> l<11:3> el<13:6>
n<> u<77> t<Non_port_module_item> p<78> c<76> l<11:3> el<13:6>
n<> u<78> t<Module_item> p<80> c<77> s<79> l<11:3> el<13:6>
n<> u<79> t<ENDMODULE> p<80> l<15:1> el<15:10>
n<> u<80> t<Module_declaration> p<81> c<14> l<6:1> el<15:10>
n<> u<81> t<Description> p<82> c<80> l<6:1> el<15:10>
n<> u<82> t<Source_text> p<83> c<9> l<2:1> el<15:10>
n<> u<83> t<Top_level_rule> c<1> l<2:1> el<16:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:2:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:6:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:2:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:6:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:12:5: Compile generate block "work@dut.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/EnumConcat/dut.sv:6:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                              10
design                                                 1
enum_const                                             1
enum_typespec                                          1
gen_if                                                 1
gen_scope                                              2
gen_scope_array                                        2
logic_typespec                                         1
module_inst                                            6
operation                                              4
range                                                  1
ref_module                                             2
ref_obj                                                1
ref_typespec                                           1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
constant                                              10
design                                                 1
enum_const                                             1
enum_typespec                                          1
gen_if                                                 1
gen_scope                                              3
gen_scope_array                                        3
logic_typespec                                         1
module_inst                                            7
operation                                              4
range                                                  1
ref_module                                             2
ref_obj                                                1
ref_typespec                                           1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/EnumConcat/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/EnumConcat/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/EnumConcat/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiTypedef:
  \_enum_typespec: (exc_cause_e), line:7:1, endln:9:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
    |vpiName:exc_cause_e
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
    |vpiBaseTypespec:
    \_ref_typespec: (work@dut.exc_cause_e)
      |vpiParent:
      \_enum_typespec: (exc_cause_e), line:7:1, endln:9:15
      |vpiFullName:work@dut.exc_cause_e
      |vpiActual:
      \_logic_typespec: , line:7:14, endln:7:25
    |vpiEnumConst:
    \_enum_const: (EXC_CAUSE_IRQ_SOFTWARE_M), line:8:3, endln:8:47
      |vpiParent:
      \_enum_typespec: (exc_cause_e), line:7:1, endln:9:15
      |vpiName:EXC_CAUSE_IRQ_SOFTWARE_M
      |BIN:100011
      |vpiDecompile:{1'b1,5'd03}
      |vpiSize:6
  |vpiDefName:work@dut
  |vpiGenStmt:
  \_gen_if: , line:11:3, endln:11:5
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
    |vpiCondition:
    \_operation: , line:11:7, endln:11:44
      |vpiParent:
      \_gen_if: , line:11:3, endln:11:5
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@dut.EXC_CAUSE_IRQ_SOFTWARE_M), line:11:7, endln:11:31
        |vpiParent:
        \_operation: , line:11:7, endln:11:44
        |vpiName:EXC_CAUSE_IRQ_SOFTWARE_M
        |vpiFullName:work@dut.EXC_CAUSE_IRQ_SOFTWARE_M
        |vpiActual:
        \_enum_const: (EXC_CAUSE_IRQ_SOFTWARE_M), line:8:3, endln:8:47
      |vpiOperand:
      \_constant: , line:11:35, endln:11:44
        |vpiParent:
        \_operation: , line:11:7, endln:11:44
        |vpiDecompile:6'b100011
        |vpiSize:6
        |BIN:100011
        |vpiConstType:3
    |vpiStmt:
    \_begin: (work@dut)
      |vpiParent:
      \_gen_if: , line:11:3, endln:11:5
      |vpiFullName:work@dut
      |vpiStmt:
      \_ref_module: work@GOOD (good), line:12:10, endln:12:14
        |vpiParent:
        \_begin: (work@dut)
        |vpiName:good
        |vpiDefName:work@GOOD
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
  |vpiName:work@dut
  |vpiTypedef:
  \_enum_typespec: (exc_cause_e), line:7:1, endln:9:15
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.genblk1), line:12:5, endln:12:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:6:1, endln:15:10
    |vpiName:genblk1
    |vpiFullName:work@dut.genblk1
    |vpiGenScope:
    \_gen_scope: (work@dut.genblk1), line:12:5, endln:12:17
      |vpiParent:
      \_gen_scope_array: (work@dut.genblk1), line:12:5, endln:12:17
      |vpiFullName:work@dut.genblk1
      |vpiModule:
      \_module_inst: work@GOOD (work@dut.genblk1.good), file:${SURELOG_DIR}/tests/EnumConcat/dut.sv, line:12:5, endln:12:17
        |vpiParent:
        \_gen_scope: (work@dut.genblk1), line:12:5, endln:12:17
        |vpiName:good
        |vpiFullName:work@dut.genblk1.good
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/EnumConcat/dut.sv
        |vpiDefLineNo:2
\_weaklyReferenced:
\_logic_typespec: , line:7:14, endln:7:25
  |vpiRange:
  \_range: , line:7:20, endln:7:25
    |vpiParent:
    \_logic_typespec: , line:7:14, endln:7:25
    |vpiLeftRange:
    \_constant: , line:7:21, endln:7:22
      |vpiParent:
      \_range: , line:7:20, endln:7:25
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:23, endln:7:24
      |vpiParent:
      \_range: , line:7:20, endln:7:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/EnumConcat/dut.sv | ${SURELOG_DIR}/build/regression/EnumConcat/roundtrip/dut_000.sv | 3 | 15 |