# Half Adder â€“ Gate Level Modeling

This module implements a Half Adder using basic logic gate primitives.
Gate-level modeling represents the lowest abstraction close to hardware.

```verilog
module half_adder (
    input a,
    input b,
    output sum,
    output carry
);
    xor (sum, a, b);
    and (carry, a, b);
endmodule

