// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "selu_float_float_selu2_config_struct_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic selu_float_float_selu2_config_struct_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic selu_float_float_selu2_config_struct_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> selu_float_float_selu2_config_struct_s::ap_ST_fsm_pp0_stage0 = "1";
const sc_lv<5> selu_float_float_selu2_config_struct_s::ap_ST_fsm_pp0_stage1 = "10";
const sc_lv<5> selu_float_float_selu2_config_struct_s::ap_ST_fsm_pp0_stage2 = "100";
const sc_lv<5> selu_float_float_selu2_config_struct_s::ap_ST_fsm_pp0_stage3 = "1000";
const sc_lv<5> selu_float_float_selu2_config_struct_s::ap_ST_fsm_pp0_stage4 = "10000";
const bool selu_float_float_selu2_config_struct_s::ap_const_boolean_1 = true;
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool selu_float_float_selu2_config_struct_s::ap_const_boolean_0 = false;
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_4 = "100";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_3 = "11";
const sc_lv<1> selu_float_float_selu2_config_struct_s::ap_const_lv1_0 = "0";
const sc_lv<1> selu_float_float_selu2_config_struct_s::ap_const_lv1_1 = "1";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_1 = "1";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_2 = "10";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_1 = "1";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_2 = "10";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_3 = "11";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_4 = "100";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_5 = "101";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_6 = "110";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_7 = "111";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_8 = "1000";
const sc_lv<64> selu_float_float_selu2_config_struct_s::ap_const_lv64_9 = "1001";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_44800000 = "1000100100000000000000000000000";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_3F867D5F = "111111100001100111110101011111";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_BE000000 = "10111110000000000000000000000000";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_A = "1010";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_1F = "11111";
const sc_lv<22> selu_float_float_selu2_config_struct_s::ap_const_lv22_0 = "0000000000000000000000";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_17 = "10111";
const sc_lv<32> selu_float_float_selu2_config_struct_s::ap_const_lv32_1E = "11110";
const sc_lv<8> selu_float_float_selu2_config_struct_s::ap_const_lv8_FF = "11111111";
const sc_lv<23> selu_float_float_selu2_config_struct_s::ap_const_lv23_0 = "00000000000000000000000";
const sc_lv<10> selu_float_float_selu2_config_struct_s::ap_const_lv10_3FF = "1111111111";
const sc_lv<5> selu_float_float_selu2_config_struct_s::ap_const_lv5_3 = "11";

selu_float_float_selu2_config_struct_s::selu_float_float_selu2_config_struct_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    selu_table15_U = new selu_float_float_selu1_config_struct_s_selu_table26("selu_table15_U");
    selu_table15_U->clk(ap_clk);
    selu_table15_U->reset(ap_rst);
    selu_table15_U->address0(selu_table15_address0);
    selu_table15_U->ce0(selu_table15_ce0);
    selu_table15_U->q0(selu_table15_q0);
    selu_table15_U->address1(selu_table15_address1);
    selu_table15_U->ce1(selu_table15_ce1);
    selu_table15_U->q1(selu_table15_q1);
    grp_p_hls_fptosi_float_i32_fu_432 = new p_hls_fptosi_float_i32("grp_p_hls_fptosi_float_i32_fu_432");
    grp_p_hls_fptosi_float_i32_fu_432->ap_ready(grp_p_hls_fptosi_float_i32_fu_432_ap_ready);
    grp_p_hls_fptosi_float_i32_fu_432->x(grp_p_hls_fptosi_float_i32_fu_432_x);
    grp_p_hls_fptosi_float_i32_fu_432->ap_return(grp_p_hls_fptosi_float_i32_fu_432_ap_return);
    grp_p_hls_fptosi_float_i32_fu_437 = new p_hls_fptosi_float_i32("grp_p_hls_fptosi_float_i32_fu_437");
    grp_p_hls_fptosi_float_i32_fu_437->ap_ready(grp_p_hls_fptosi_float_i32_fu_437_ap_ready);
    grp_p_hls_fptosi_float_i32_fu_437->x(grp_p_hls_fptosi_float_i32_fu_437_x);
    grp_p_hls_fptosi_float_i32_fu_437->ap_return(grp_p_hls_fptosi_float_i32_fu_437_ap_return);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146 = new jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>("jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146");
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146->clk(ap_clk);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146->reset(ap_rst);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146->din0(grp_fu_442_p0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146->din1(grp_fu_442_p1);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146->ce(ap_var_for_const0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146->dout(grp_fu_442_p2);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147 = new jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>("jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147");
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147->clk(ap_clk);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147->reset(ap_rst);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147->din0(grp_fu_448_p0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147->din1(grp_fu_448_p1);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147->ce(ap_var_for_const0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147->dout(grp_fu_448_p2);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148 = new jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>("jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148");
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148->clk(ap_clk);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148->reset(ap_rst);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148->din0(grp_fu_456_p0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148->din1(grp_fu_456_p1);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148->ce(ap_var_for_const0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148->dout(grp_fu_456_p2);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149 = new jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>("jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149");
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149->clk(ap_clk);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149->reset(ap_rst);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149->din0(grp_fu_462_p0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149->din1(grp_fu_462_p1);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149->ce(ap_var_for_const0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149->dout(grp_fu_462_p2);
    jedi_fcmp_32ns_32ns_1_2_1_U3150 = new jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>("jedi_fcmp_32ns_32ns_1_2_1_U3150");
    jedi_fcmp_32ns_32ns_1_2_1_U3150->clk(ap_clk);
    jedi_fcmp_32ns_32ns_1_2_1_U3150->reset(ap_rst);
    jedi_fcmp_32ns_32ns_1_2_1_U3150->din0(grp_fu_470_p0);
    jedi_fcmp_32ns_32ns_1_2_1_U3150->din1(ap_var_for_const1);
    jedi_fcmp_32ns_32ns_1_2_1_U3150->ce(ap_var_for_const0);
    jedi_fcmp_32ns_32ns_1_2_1_U3150->opcode(ap_var_for_const2);
    jedi_fcmp_32ns_32ns_1_2_1_U3150->dout(grp_fu_470_p2);
    jedi_fcmp_32ns_32ns_1_2_1_U3151 = new jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>("jedi_fcmp_32ns_32ns_1_2_1_U3151");
    jedi_fcmp_32ns_32ns_1_2_1_U3151->clk(ap_clk);
    jedi_fcmp_32ns_32ns_1_2_1_U3151->reset(ap_rst);
    jedi_fcmp_32ns_32ns_1_2_1_U3151->din0(grp_fu_476_p0);
    jedi_fcmp_32ns_32ns_1_2_1_U3151->din1(ap_var_for_const1);
    jedi_fcmp_32ns_32ns_1_2_1_U3151->ce(ap_var_for_const0);
    jedi_fcmp_32ns_32ns_1_2_1_U3151->opcode(ap_var_for_const2);
    jedi_fcmp_32ns_32ns_1_2_1_U3151->dout(grp_fu_476_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_and_ln776_10_fu_883_p2);
    sensitive << ( grp_fu_470_p2 );
    sensitive << ( or_ln776_10_fu_877_p2 );

    SC_METHOD(thread_and_ln776_11_fu_924_p2);
    sensitive << ( grp_fu_476_p2 );
    sensitive << ( or_ln776_11_fu_918_p2 );

    SC_METHOD(thread_and_ln776_12_fu_965_p2);
    sensitive << ( grp_fu_470_p2 );
    sensitive << ( or_ln776_12_fu_959_p2 );

    SC_METHOD(thread_and_ln776_13_fu_1006_p2);
    sensitive << ( grp_fu_476_p2 );
    sensitive << ( or_ln776_13_fu_1000_p2 );

    SC_METHOD(thread_and_ln776_5_fu_678_p2);
    sensitive << ( or_ln776_5_fu_672_p2 );
    sensitive << ( grp_fu_476_p2 );

    SC_METHOD(thread_and_ln776_6_fu_719_p2);
    sensitive << ( grp_fu_470_p2 );
    sensitive << ( or_ln776_6_fu_713_p2 );

    SC_METHOD(thread_and_ln776_7_fu_760_p2);
    sensitive << ( grp_fu_476_p2 );
    sensitive << ( or_ln776_7_fu_754_p2 );

    SC_METHOD(thread_and_ln776_8_fu_801_p2);
    sensitive << ( grp_fu_470_p2 );
    sensitive << ( or_ln776_8_fu_795_p2 );

    SC_METHOD(thread_and_ln776_9_fu_842_p2);
    sensitive << ( grp_fu_476_p2 );
    sensitive << ( or_ln776_9_fu_836_p2 );

    SC_METHOD(thread_and_ln776_fu_637_p2);
    sensitive << ( or_ln776_fu_631_p2 );
    sensitive << ( grp_fu_470_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_00001);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_00001);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_00001);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_00001);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_00001);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state12_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state13_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state14_pp0_stage3_iter2);

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_block_state2_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state7_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage2_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage3_iter1);

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0_reg );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_idle_pp0_0to1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp0_1to2);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );

    SC_METHOD(thread_ap_reset_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_idle_pp0_0to1 );

    SC_METHOD(thread_bitcast_ln776_10_fu_848_p1);
    sensitive << ( data_6_read_1_reg_1237 );

    SC_METHOD(thread_bitcast_ln776_11_fu_889_p1);
    sensitive << ( data_7_read_1_reg_1230 );

    SC_METHOD(thread_bitcast_ln776_12_fu_930_p1);
    sensitive << ( data_8_read_1_reg_1259 );

    SC_METHOD(thread_bitcast_ln776_13_fu_971_p1);
    sensitive << ( data_9_read_1_reg_1252 );

    SC_METHOD(thread_bitcast_ln776_5_fu_643_p1);
    sensitive << ( data_1_read_2_reg_1172 );

    SC_METHOD(thread_bitcast_ln776_6_fu_684_p1);
    sensitive << ( data_2_read_2_reg_1193 );

    SC_METHOD(thread_bitcast_ln776_7_fu_725_p1);
    sensitive << ( data_3_read_2_reg_1186 );

    SC_METHOD(thread_bitcast_ln776_8_fu_766_p1);
    sensitive << ( data_4_read_2_reg_1215 );

    SC_METHOD(thread_bitcast_ln776_9_fu_807_p1);
    sensitive << ( data_5_read_1_reg_1208 );

    SC_METHOD(thread_bitcast_ln776_fu_602_p1);
    sensitive << ( data_0_read_2_reg_1179 );

    SC_METHOD(thread_grp_fu_442_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( reg_522 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_534 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( data_0_read_2_reg_1179 );
    sensitive << ( data_2_read_2_reg_1193 );
    sensitive << ( and_ln776_fu_637_p2 );
    sensitive << ( data_4_read_2_reg_1215 );
    sensitive << ( and_ln776_6_fu_719_p2 );
    sensitive << ( and_ln776_8_fu_801_p2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_442_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_fu_637_p2 );
    sensitive << ( and_ln776_6_fu_719_p2 );
    sensitive << ( and_ln776_8_fu_801_p2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_448_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_528 );
    sensitive << ( reg_540 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( data_1_read_2_reg_1172 );
    sensitive << ( data_3_read_2_reg_1186 );
    sensitive << ( and_ln776_5_fu_678_p2 );
    sensitive << ( data_5_read_1_reg_1208 );
    sensitive << ( and_ln776_7_fu_760_p2 );
    sensitive << ( and_ln776_9_fu_842_p2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_448_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_5_fu_678_p2 );
    sensitive << ( and_ln776_7_fu_760_p2 );
    sensitive << ( and_ln776_9_fu_842_p2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_456_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_546 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_568 );
    sensitive << ( reg_580 );
    sensitive << ( data_6_read_1_reg_1237 );
    sensitive << ( data_8_read_1_reg_1259 );
    sensitive << ( and_ln776_10_fu_883_p2 );
    sensitive << ( and_ln776_12_fu_965_p2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_456_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_10_fu_883_p2 );
    sensitive << ( and_ln776_12_fu_965_p2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_462_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_552 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_574 );
    sensitive << ( reg_586 );
    sensitive << ( data_7_read_1_reg_1230 );
    sensitive << ( data_9_read_1_reg_1252 );
    sensitive << ( and_ln776_11_fu_924_p2 );
    sensitive << ( and_ln776_13_fu_1006_p2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_462_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_11_fu_924_p2 );
    sensitive << ( and_ln776_13_fu_1006_p2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_470_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( data_0_read );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_port_reg_data_2_read );
    sensitive << ( ap_port_reg_data_4_read );
    sensitive << ( ap_port_reg_data_6_read );
    sensitive << ( ap_port_reg_data_8_read );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_476_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( data_1_read );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_port_reg_data_3_read );
    sensitive << ( ap_port_reg_data_5_read );
    sensitive << ( ap_port_reg_data_7_read );
    sensitive << ( ap_port_reg_data_9_read );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_fu_490_p4);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_432_ap_return );

    SC_METHOD(thread_grp_fu_500_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_reg_1200_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1222_pp0_iter1_reg );
    sensitive << ( and_ln776_8_reg_1244_pp0_iter1_reg );
    sensitive << ( and_ln776_10_reg_1266_pp0_iter1_reg );
    sensitive << ( and_ln776_12_reg_1274_pp0_iter2_reg );
    sensitive << ( grp_fu_490_p4 );

    SC_METHOD(thread_grp_fu_506_p4);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_437_ap_return );

    SC_METHOD(thread_grp_fu_516_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_5_reg_1204_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1226_pp0_iter1_reg );
    sensitive << ( and_ln776_9_reg_1248_pp0_iter1_reg );
    sensitive << ( and_ln776_11_reg_1270_pp0_iter1_reg );
    sensitive << ( and_ln776_13_reg_1278_pp0_iter2_reg );
    sensitive << ( grp_fu_506_p4 );

    SC_METHOD(thread_grp_p_hls_fptosi_float_i32_fu_432_x);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_558 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_592 );
    sensitive << ( and_ln776_reg_1200_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1222_pp0_iter1_reg );
    sensitive << ( and_ln776_8_reg_1244_pp0_iter1_reg );
    sensitive << ( and_ln776_10_reg_1266_pp0_iter1_reg );
    sensitive << ( and_ln776_12_reg_1274_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_grp_p_hls_fptosi_float_i32_fu_437_x);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_563 );
    sensitive << ( reg_597 );
    sensitive << ( and_ln776_5_reg_1204_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1226_pp0_iter1_reg );
    sensitive << ( and_ln776_9_reg_1248_pp0_iter1_reg );
    sensitive << ( and_ln776_11_reg_1270_pp0_iter1_reg );
    sensitive << ( and_ln776_13_reg_1278_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_icmp_ln776_10_fu_625_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( trunc_ln776_fu_615_p1 );

    SC_METHOD(thread_icmp_ln776_11_fu_660_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( tmp_13_fu_646_p4 );

    SC_METHOD(thread_icmp_ln776_12_fu_666_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( trunc_ln776_5_fu_656_p1 );

    SC_METHOD(thread_icmp_ln776_13_fu_701_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( tmp_15_fu_687_p4 );

    SC_METHOD(thread_icmp_ln776_14_fu_707_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln776_6_fu_697_p1 );

    SC_METHOD(thread_icmp_ln776_15_fu_742_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( tmp_17_fu_728_p4 );

    SC_METHOD(thread_icmp_ln776_16_fu_748_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln776_7_fu_738_p1 );

    SC_METHOD(thread_icmp_ln776_17_fu_783_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( tmp_19_fu_769_p4 );

    SC_METHOD(thread_icmp_ln776_18_fu_789_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( trunc_ln776_8_fu_779_p1 );

    SC_METHOD(thread_icmp_ln776_19_fu_824_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( tmp_21_fu_810_p4 );

    SC_METHOD(thread_icmp_ln776_20_fu_830_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( trunc_ln776_9_fu_820_p1 );

    SC_METHOD(thread_icmp_ln776_21_fu_865_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( tmp_23_fu_851_p4 );

    SC_METHOD(thread_icmp_ln776_22_fu_871_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( trunc_ln776_10_fu_861_p1 );

    SC_METHOD(thread_icmp_ln776_23_fu_906_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( tmp_25_fu_892_p4 );

    SC_METHOD(thread_icmp_ln776_24_fu_912_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( trunc_ln776_11_fu_902_p1 );

    SC_METHOD(thread_icmp_ln776_25_fu_947_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_27_fu_933_p4 );

    SC_METHOD(thread_icmp_ln776_26_fu_953_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln776_12_fu_943_p1 );

    SC_METHOD(thread_icmp_ln776_27_fu_988_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_29_fu_974_p4 );

    SC_METHOD(thread_icmp_ln776_28_fu_994_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln776_13_fu_984_p1 );

    SC_METHOD(thread_icmp_ln776_fu_619_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( tmp_s_fu_605_p4 );

    SC_METHOD(thread_or_ln776_10_fu_877_p2);
    sensitive << ( icmp_ln776_22_fu_871_p2 );
    sensitive << ( icmp_ln776_21_fu_865_p2 );

    SC_METHOD(thread_or_ln776_11_fu_918_p2);
    sensitive << ( icmp_ln776_24_fu_912_p2 );
    sensitive << ( icmp_ln776_23_fu_906_p2 );

    SC_METHOD(thread_or_ln776_12_fu_959_p2);
    sensitive << ( icmp_ln776_26_fu_953_p2 );
    sensitive << ( icmp_ln776_25_fu_947_p2 );

    SC_METHOD(thread_or_ln776_13_fu_1000_p2);
    sensitive << ( icmp_ln776_28_fu_994_p2 );
    sensitive << ( icmp_ln776_27_fu_988_p2 );

    SC_METHOD(thread_or_ln776_5_fu_672_p2);
    sensitive << ( icmp_ln776_12_fu_666_p2 );
    sensitive << ( icmp_ln776_11_fu_660_p2 );

    SC_METHOD(thread_or_ln776_6_fu_713_p2);
    sensitive << ( icmp_ln776_14_fu_707_p2 );
    sensitive << ( icmp_ln776_13_fu_701_p2 );

    SC_METHOD(thread_or_ln776_7_fu_754_p2);
    sensitive << ( icmp_ln776_16_fu_748_p2 );
    sensitive << ( icmp_ln776_15_fu_742_p2 );

    SC_METHOD(thread_or_ln776_8_fu_795_p2);
    sensitive << ( icmp_ln776_18_fu_789_p2 );
    sensitive << ( icmp_ln776_17_fu_783_p2 );

    SC_METHOD(thread_or_ln776_9_fu_836_p2);
    sensitive << ( icmp_ln776_20_fu_830_p2 );
    sensitive << ( icmp_ln776_19_fu_824_p2 );

    SC_METHOD(thread_or_ln776_fu_631_p2);
    sensitive << ( icmp_ln776_10_fu_625_p2 );
    sensitive << ( icmp_ln776_fu_619_p2 );

    SC_METHOD(thread_res_addr_10_gep_fu_192_p3);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( and_ln776_reg_1200_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_res_addr_12_gep_fu_215_p3);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( and_ln776_5_reg_1204_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_res_addr_14_gep_fu_249_p3);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( and_ln776_6_reg_1222_pp0_iter1_reg );

    SC_METHOD(thread_res_addr_16_gep_fu_267_p3);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( and_ln776_7_reg_1226_pp0_iter1_reg );

    SC_METHOD(thread_res_addr_18_gep_fu_301_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( and_ln776_8_reg_1244_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_res_addr_20_gep_fu_319_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( and_ln776_9_reg_1248_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_res_addr_22_gep_fu_353_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_10_reg_1266_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_res_addr_24_gep_fu_371_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_11_reg_1270_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_res_addr_26_gep_fu_405_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( and_ln776_12_reg_1274_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_res_addr_28_gep_fu_423_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( and_ln776_13_reg_1278_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_res_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_reg_1200_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1222_pp0_iter1_reg );
    sensitive << ( and_ln776_8_reg_1244_pp0_iter1_reg );
    sensitive << ( and_ln776_10_reg_1266_pp0_iter1_reg );
    sensitive << ( and_ln776_12_reg_1274_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( res_addr_10_gep_fu_192_p3 );
    sensitive << ( res_addr_14_gep_fu_249_p3 );
    sensitive << ( res_addr_18_gep_fu_301_p3 );
    sensitive << ( res_addr_22_gep_fu_353_p3 );
    sensitive << ( res_addr_26_gep_fu_405_p3 );

    SC_METHOD(thread_res_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_5_reg_1204_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1226_pp0_iter1_reg );
    sensitive << ( and_ln776_9_reg_1248_pp0_iter1_reg );
    sensitive << ( and_ln776_11_reg_1270_pp0_iter1_reg );
    sensitive << ( and_ln776_13_reg_1278_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( res_addr_12_gep_fu_215_p3 );
    sensitive << ( res_addr_16_gep_fu_267_p3 );
    sensitive << ( res_addr_20_gep_fu_319_p3 );
    sensitive << ( res_addr_24_gep_fu_371_p3 );
    sensitive << ( res_addr_28_gep_fu_423_p3 );

    SC_METHOD(thread_res_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_reg_1200_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1222_pp0_iter1_reg );
    sensitive << ( and_ln776_8_reg_1244_pp0_iter1_reg );
    sensitive << ( and_ln776_10_reg_1266_pp0_iter1_reg );
    sensitive << ( and_ln776_12_reg_1274_pp0_iter2_reg );

    SC_METHOD(thread_res_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_5_reg_1204_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1226_pp0_iter1_reg );
    sensitive << ( and_ln776_9_reg_1248_pp0_iter1_reg );
    sensitive << ( and_ln776_11_reg_1270_pp0_iter1_reg );
    sensitive << ( and_ln776_13_reg_1278_pp0_iter2_reg );

    SC_METHOD(thread_res_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( selu_table15_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_522_pp0_iter1_reg );
    sensitive << ( reg_534_pp0_iter1_reg );
    sensitive << ( reg_546_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_568_pp0_iter2_reg );
    sensitive << ( reg_580_pp0_iter2_reg );
    sensitive << ( and_ln776_reg_1200_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1222_pp0_iter1_reg );
    sensitive << ( and_ln776_8_reg_1244_pp0_iter1_reg );
    sensitive << ( and_ln776_10_reg_1266_pp0_iter1_reg );
    sensitive << ( and_ln776_12_reg_1274_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_res_d1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( selu_table15_q1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_528_pp0_iter1_reg );
    sensitive << ( reg_540_pp0_iter1_reg );
    sensitive << ( reg_552_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_574_pp0_iter2_reg );
    sensitive << ( reg_586_pp0_iter2_reg );
    sensitive << ( and_ln776_5_reg_1204_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1226_pp0_iter1_reg );
    sensitive << ( and_ln776_9_reg_1248_pp0_iter1_reg );
    sensitive << ( and_ln776_11_reg_1270_pp0_iter1_reg );
    sensitive << ( and_ln776_13_reg_1278_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_res_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_reg_1200_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1222_pp0_iter1_reg );
    sensitive << ( and_ln776_8_reg_1244_pp0_iter1_reg );
    sensitive << ( and_ln776_10_reg_1266_pp0_iter1_reg );
    sensitive << ( and_ln776_12_reg_1274_pp0_iter2_reg );

    SC_METHOD(thread_res_we1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_5_reg_1204_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1226_pp0_iter1_reg );
    sensitive << ( and_ln776_9_reg_1248_pp0_iter1_reg );
    sensitive << ( and_ln776_11_reg_1270_pp0_iter1_reg );
    sensitive << ( and_ln776_13_reg_1278_pp0_iter2_reg );

    SC_METHOD(thread_select_ln780_1_fu_1028_p3);
    sensitive << ( grp_fu_516_p2 );
    sensitive << ( trunc_ln780_1_fu_1024_p1 );

    SC_METHOD(thread_select_ln780_2_fu_1048_p3);
    sensitive << ( grp_fu_500_p2 );
    sensitive << ( trunc_ln780_2_fu_1044_p1 );

    SC_METHOD(thread_select_ln780_3_fu_1060_p3);
    sensitive << ( grp_fu_516_p2 );
    sensitive << ( trunc_ln780_3_fu_1056_p1 );

    SC_METHOD(thread_select_ln780_4_fu_1080_p3);
    sensitive << ( grp_fu_500_p2 );
    sensitive << ( trunc_ln780_4_fu_1076_p1 );

    SC_METHOD(thread_select_ln780_5_fu_1092_p3);
    sensitive << ( grp_fu_516_p2 );
    sensitive << ( trunc_ln780_5_fu_1088_p1 );

    SC_METHOD(thread_select_ln780_6_fu_1112_p3);
    sensitive << ( grp_fu_500_p2 );
    sensitive << ( trunc_ln780_6_fu_1108_p1 );

    SC_METHOD(thread_select_ln780_7_fu_1124_p3);
    sensitive << ( grp_fu_516_p2 );
    sensitive << ( trunc_ln780_7_fu_1120_p1 );

    SC_METHOD(thread_select_ln780_8_fu_1144_p3);
    sensitive << ( grp_fu_500_p2 );
    sensitive << ( trunc_ln780_8_fu_1140_p1 );

    SC_METHOD(thread_select_ln780_9_fu_1156_p3);
    sensitive << ( grp_fu_516_p2 );
    sensitive << ( trunc_ln780_9_fu_1152_p1 );

    SC_METHOD(thread_select_ln780_fu_1016_p3);
    sensitive << ( grp_fu_500_p2 );
    sensitive << ( trunc_ln780_fu_1012_p1 );

    SC_METHOD(thread_selu_table15_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln781_fu_1036_p1 );
    sensitive << ( zext_ln781_6_fu_1068_p1 );
    sensitive << ( zext_ln781_8_fu_1100_p1 );
    sensitive << ( zext_ln781_10_fu_1132_p1 );
    sensitive << ( zext_ln781_12_fu_1164_p1 );

    SC_METHOD(thread_selu_table15_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln781_5_fu_1040_p1 );
    sensitive << ( zext_ln781_7_fu_1072_p1 );
    sensitive << ( zext_ln781_9_fu_1104_p1 );
    sensitive << ( zext_ln781_11_fu_1136_p1 );
    sensitive << ( zext_ln781_13_fu_1168_p1 );

    SC_METHOD(thread_selu_table15_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_selu_table15_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_tmp_13_fu_646_p4);
    sensitive << ( bitcast_ln776_5_fu_643_p1 );

    SC_METHOD(thread_tmp_15_fu_687_p4);
    sensitive << ( bitcast_ln776_6_fu_684_p1 );

    SC_METHOD(thread_tmp_17_fu_728_p4);
    sensitive << ( bitcast_ln776_7_fu_725_p1 );

    SC_METHOD(thread_tmp_19_fu_769_p4);
    sensitive << ( bitcast_ln776_8_fu_766_p1 );

    SC_METHOD(thread_tmp_21_fu_810_p4);
    sensitive << ( bitcast_ln776_9_fu_807_p1 );

    SC_METHOD(thread_tmp_23_fu_851_p4);
    sensitive << ( bitcast_ln776_10_fu_848_p1 );

    SC_METHOD(thread_tmp_25_fu_892_p4);
    sensitive << ( bitcast_ln776_11_fu_889_p1 );

    SC_METHOD(thread_tmp_27_fu_933_p4);
    sensitive << ( bitcast_ln776_12_fu_930_p1 );

    SC_METHOD(thread_tmp_29_fu_974_p4);
    sensitive << ( bitcast_ln776_13_fu_971_p1 );

    SC_METHOD(thread_tmp_s_fu_605_p4);
    sensitive << ( bitcast_ln776_fu_602_p1 );

    SC_METHOD(thread_trunc_ln776_10_fu_861_p1);
    sensitive << ( bitcast_ln776_10_fu_848_p1 );

    SC_METHOD(thread_trunc_ln776_11_fu_902_p1);
    sensitive << ( bitcast_ln776_11_fu_889_p1 );

    SC_METHOD(thread_trunc_ln776_12_fu_943_p1);
    sensitive << ( bitcast_ln776_12_fu_930_p1 );

    SC_METHOD(thread_trunc_ln776_13_fu_984_p1);
    sensitive << ( bitcast_ln776_13_fu_971_p1 );

    SC_METHOD(thread_trunc_ln776_5_fu_656_p1);
    sensitive << ( bitcast_ln776_5_fu_643_p1 );

    SC_METHOD(thread_trunc_ln776_6_fu_697_p1);
    sensitive << ( bitcast_ln776_6_fu_684_p1 );

    SC_METHOD(thread_trunc_ln776_7_fu_738_p1);
    sensitive << ( bitcast_ln776_7_fu_725_p1 );

    SC_METHOD(thread_trunc_ln776_8_fu_779_p1);
    sensitive << ( bitcast_ln776_8_fu_766_p1 );

    SC_METHOD(thread_trunc_ln776_9_fu_820_p1);
    sensitive << ( bitcast_ln776_9_fu_807_p1 );

    SC_METHOD(thread_trunc_ln776_fu_615_p1);
    sensitive << ( bitcast_ln776_fu_602_p1 );

    SC_METHOD(thread_trunc_ln780_1_fu_1024_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_437_ap_return );

    SC_METHOD(thread_trunc_ln780_2_fu_1044_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_432_ap_return );

    SC_METHOD(thread_trunc_ln780_3_fu_1056_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_437_ap_return );

    SC_METHOD(thread_trunc_ln780_4_fu_1076_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_432_ap_return );

    SC_METHOD(thread_trunc_ln780_5_fu_1088_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_437_ap_return );

    SC_METHOD(thread_trunc_ln780_6_fu_1108_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_432_ap_return );

    SC_METHOD(thread_trunc_ln780_7_fu_1120_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_437_ap_return );

    SC_METHOD(thread_trunc_ln780_8_fu_1140_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_432_ap_return );

    SC_METHOD(thread_trunc_ln780_9_fu_1152_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_437_ap_return );

    SC_METHOD(thread_trunc_ln780_fu_1012_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_432_ap_return );

    SC_METHOD(thread_zext_ln781_10_fu_1132_p1);
    sensitive << ( select_ln780_6_reg_1342 );

    SC_METHOD(thread_zext_ln781_11_fu_1136_p1);
    sensitive << ( select_ln780_7_reg_1347 );

    SC_METHOD(thread_zext_ln781_12_fu_1164_p1);
    sensitive << ( select_ln780_8_reg_1362 );

    SC_METHOD(thread_zext_ln781_13_fu_1168_p1);
    sensitive << ( select_ln780_9_reg_1367 );

    SC_METHOD(thread_zext_ln781_5_fu_1040_p1);
    sensitive << ( select_ln780_1_reg_1287 );

    SC_METHOD(thread_zext_ln781_6_fu_1068_p1);
    sensitive << ( select_ln780_2_reg_1302 );

    SC_METHOD(thread_zext_ln781_7_fu_1072_p1);
    sensitive << ( select_ln780_3_reg_1307 );

    SC_METHOD(thread_zext_ln781_8_fu_1100_p1);
    sensitive << ( select_ln780_4_reg_1322 );

    SC_METHOD(thread_zext_ln781_9_fu_1104_p1);
    sensitive << ( select_ln780_5_reg_1327 );

    SC_METHOD(thread_zext_ln781_fu_1036_p1);
    sensitive << ( select_ln780_reg_1282 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_idle_pp0_1to2 );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_reset_idle_pp0 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    ap_CS_fsm = "00001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "selu_float_float_selu2_config_struct_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, data_0_read, "(port)data_0_read");
    sc_trace(mVcdFile, data_1_read, "(port)data_1_read");
    sc_trace(mVcdFile, data_2_read, "(port)data_2_read");
    sc_trace(mVcdFile, data_3_read, "(port)data_3_read");
    sc_trace(mVcdFile, data_4_read, "(port)data_4_read");
    sc_trace(mVcdFile, data_5_read, "(port)data_5_read");
    sc_trace(mVcdFile, data_6_read, "(port)data_6_read");
    sc_trace(mVcdFile, data_7_read, "(port)data_7_read");
    sc_trace(mVcdFile, data_8_read, "(port)data_8_read");
    sc_trace(mVcdFile, data_9_read, "(port)data_9_read");
    sc_trace(mVcdFile, res_address0, "(port)res_address0");
    sc_trace(mVcdFile, res_ce0, "(port)res_ce0");
    sc_trace(mVcdFile, res_we0, "(port)res_we0");
    sc_trace(mVcdFile, res_d0, "(port)res_d0");
    sc_trace(mVcdFile, res_address1, "(port)res_address1");
    sc_trace(mVcdFile, res_ce1, "(port)res_ce1");
    sc_trace(mVcdFile, res_we1, "(port)res_we1");
    sc_trace(mVcdFile, res_d1, "(port)res_d1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage4_iter0, "ap_block_state5_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage4_iter1, "ap_block_state10_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, selu_table15_address0, "selu_table15_address0");
    sc_trace(mVcdFile, selu_table15_ce0, "selu_table15_ce0");
    sc_trace(mVcdFile, selu_table15_q0, "selu_table15_q0");
    sc_trace(mVcdFile, selu_table15_address1, "selu_table15_address1");
    sc_trace(mVcdFile, selu_table15_ce1, "selu_table15_ce1");
    sc_trace(mVcdFile, selu_table15_q1, "selu_table15_q1");
    sc_trace(mVcdFile, grp_fu_442_p2, "grp_fu_442_p2");
    sc_trace(mVcdFile, reg_522, "reg_522");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage3_iter0, "ap_block_state4_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage3_iter1, "ap_block_state9_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage3_iter2, "ap_block_state14_pp0_stage3_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, and_ln776_reg_1200, "and_ln776_reg_1200");
    sc_trace(mVcdFile, reg_522_pp0_iter1_reg, "reg_522_pp0_iter1_reg");
    sc_trace(mVcdFile, grp_fu_448_p2, "grp_fu_448_p2");
    sc_trace(mVcdFile, reg_528, "reg_528");
    sc_trace(mVcdFile, and_ln776_5_reg_1204, "and_ln776_5_reg_1204");
    sc_trace(mVcdFile, reg_528_pp0_iter1_reg, "reg_528_pp0_iter1_reg");
    sc_trace(mVcdFile, reg_534, "reg_534");
    sc_trace(mVcdFile, and_ln776_6_reg_1222, "and_ln776_6_reg_1222");
    sc_trace(mVcdFile, reg_534_pp0_iter1_reg, "reg_534_pp0_iter1_reg");
    sc_trace(mVcdFile, reg_540, "reg_540");
    sc_trace(mVcdFile, and_ln776_7_reg_1226, "and_ln776_7_reg_1226");
    sc_trace(mVcdFile, reg_540_pp0_iter1_reg, "reg_540_pp0_iter1_reg");
    sc_trace(mVcdFile, reg_546, "reg_546");
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter1, "ap_block_state6_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage0_iter2, "ap_block_state11_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, and_ln776_8_reg_1244, "and_ln776_8_reg_1244");
    sc_trace(mVcdFile, reg_546_pp0_iter2_reg, "reg_546_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_552, "reg_552");
    sc_trace(mVcdFile, and_ln776_9_reg_1248, "and_ln776_9_reg_1248");
    sc_trace(mVcdFile, reg_552_pp0_iter2_reg, "reg_552_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_558, "reg_558");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage1_iter0, "ap_block_state2_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage1_iter1, "ap_block_state7_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage1_iter2, "ap_block_state12_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage2_iter0, "ap_block_state3_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage2_iter1, "ap_block_state8_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage2_iter2, "ap_block_state13_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, reg_563, "reg_563");
    sc_trace(mVcdFile, grp_fu_456_p2, "grp_fu_456_p2");
    sc_trace(mVcdFile, reg_568, "reg_568");
    sc_trace(mVcdFile, and_ln776_10_reg_1266, "and_ln776_10_reg_1266");
    sc_trace(mVcdFile, reg_568_pp0_iter2_reg, "reg_568_pp0_iter2_reg");
    sc_trace(mVcdFile, grp_fu_462_p2, "grp_fu_462_p2");
    sc_trace(mVcdFile, reg_574, "reg_574");
    sc_trace(mVcdFile, and_ln776_11_reg_1270, "and_ln776_11_reg_1270");
    sc_trace(mVcdFile, reg_574_pp0_iter2_reg, "reg_574_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_580, "reg_580");
    sc_trace(mVcdFile, and_ln776_12_reg_1274, "and_ln776_12_reg_1274");
    sc_trace(mVcdFile, reg_580_pp0_iter2_reg, "reg_580_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_586, "reg_586");
    sc_trace(mVcdFile, and_ln776_13_reg_1278, "and_ln776_13_reg_1278");
    sc_trace(mVcdFile, reg_586_pp0_iter2_reg, "reg_586_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_592, "reg_592");
    sc_trace(mVcdFile, reg_597, "reg_597");
    sc_trace(mVcdFile, data_1_read_2_reg_1172, "data_1_read_2_reg_1172");
    sc_trace(mVcdFile, data_0_read_2_reg_1179, "data_0_read_2_reg_1179");
    sc_trace(mVcdFile, data_3_read_2_reg_1186, "data_3_read_2_reg_1186");
    sc_trace(mVcdFile, data_2_read_2_reg_1193, "data_2_read_2_reg_1193");
    sc_trace(mVcdFile, and_ln776_fu_637_p2, "and_ln776_fu_637_p2");
    sc_trace(mVcdFile, and_ln776_reg_1200_pp0_iter1_reg, "and_ln776_reg_1200_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_5_fu_678_p2, "and_ln776_5_fu_678_p2");
    sc_trace(mVcdFile, and_ln776_5_reg_1204_pp0_iter1_reg, "and_ln776_5_reg_1204_pp0_iter1_reg");
    sc_trace(mVcdFile, data_5_read_1_reg_1208, "data_5_read_1_reg_1208");
    sc_trace(mVcdFile, data_4_read_2_reg_1215, "data_4_read_2_reg_1215");
    sc_trace(mVcdFile, and_ln776_6_fu_719_p2, "and_ln776_6_fu_719_p2");
    sc_trace(mVcdFile, and_ln776_6_reg_1222_pp0_iter1_reg, "and_ln776_6_reg_1222_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_7_fu_760_p2, "and_ln776_7_fu_760_p2");
    sc_trace(mVcdFile, and_ln776_7_reg_1226_pp0_iter1_reg, "and_ln776_7_reg_1226_pp0_iter1_reg");
    sc_trace(mVcdFile, data_7_read_1_reg_1230, "data_7_read_1_reg_1230");
    sc_trace(mVcdFile, data_6_read_1_reg_1237, "data_6_read_1_reg_1237");
    sc_trace(mVcdFile, and_ln776_8_fu_801_p2, "and_ln776_8_fu_801_p2");
    sc_trace(mVcdFile, and_ln776_8_reg_1244_pp0_iter1_reg, "and_ln776_8_reg_1244_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_9_fu_842_p2, "and_ln776_9_fu_842_p2");
    sc_trace(mVcdFile, and_ln776_9_reg_1248_pp0_iter1_reg, "and_ln776_9_reg_1248_pp0_iter1_reg");
    sc_trace(mVcdFile, data_9_read_1_reg_1252, "data_9_read_1_reg_1252");
    sc_trace(mVcdFile, data_8_read_1_reg_1259, "data_8_read_1_reg_1259");
    sc_trace(mVcdFile, and_ln776_10_fu_883_p2, "and_ln776_10_fu_883_p2");
    sc_trace(mVcdFile, and_ln776_10_reg_1266_pp0_iter1_reg, "and_ln776_10_reg_1266_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_11_fu_924_p2, "and_ln776_11_fu_924_p2");
    sc_trace(mVcdFile, and_ln776_11_reg_1270_pp0_iter1_reg, "and_ln776_11_reg_1270_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_12_fu_965_p2, "and_ln776_12_fu_965_p2");
    sc_trace(mVcdFile, and_ln776_12_reg_1274_pp0_iter2_reg, "and_ln776_12_reg_1274_pp0_iter2_reg");
    sc_trace(mVcdFile, and_ln776_13_fu_1006_p2, "and_ln776_13_fu_1006_p2");
    sc_trace(mVcdFile, and_ln776_13_reg_1278_pp0_iter2_reg, "and_ln776_13_reg_1278_pp0_iter2_reg");
    sc_trace(mVcdFile, select_ln780_fu_1016_p3, "select_ln780_fu_1016_p3");
    sc_trace(mVcdFile, select_ln780_reg_1282, "select_ln780_reg_1282");
    sc_trace(mVcdFile, select_ln780_1_fu_1028_p3, "select_ln780_1_fu_1028_p3");
    sc_trace(mVcdFile, select_ln780_1_reg_1287, "select_ln780_1_reg_1287");
    sc_trace(mVcdFile, select_ln780_2_fu_1048_p3, "select_ln780_2_fu_1048_p3");
    sc_trace(mVcdFile, select_ln780_2_reg_1302, "select_ln780_2_reg_1302");
    sc_trace(mVcdFile, select_ln780_3_fu_1060_p3, "select_ln780_3_fu_1060_p3");
    sc_trace(mVcdFile, select_ln780_3_reg_1307, "select_ln780_3_reg_1307");
    sc_trace(mVcdFile, select_ln780_4_fu_1080_p3, "select_ln780_4_fu_1080_p3");
    sc_trace(mVcdFile, select_ln780_4_reg_1322, "select_ln780_4_reg_1322");
    sc_trace(mVcdFile, select_ln780_5_fu_1092_p3, "select_ln780_5_fu_1092_p3");
    sc_trace(mVcdFile, select_ln780_5_reg_1327, "select_ln780_5_reg_1327");
    sc_trace(mVcdFile, select_ln780_6_fu_1112_p3, "select_ln780_6_fu_1112_p3");
    sc_trace(mVcdFile, select_ln780_6_reg_1342, "select_ln780_6_reg_1342");
    sc_trace(mVcdFile, select_ln780_7_fu_1124_p3, "select_ln780_7_fu_1124_p3");
    sc_trace(mVcdFile, select_ln780_7_reg_1347, "select_ln780_7_reg_1347");
    sc_trace(mVcdFile, select_ln780_8_fu_1144_p3, "select_ln780_8_fu_1144_p3");
    sc_trace(mVcdFile, select_ln780_8_reg_1362, "select_ln780_8_reg_1362");
    sc_trace(mVcdFile, select_ln780_9_fu_1156_p3, "select_ln780_9_fu_1156_p3");
    sc_trace(mVcdFile, select_ln780_9_reg_1367, "select_ln780_9_reg_1367");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0_reg, "ap_enable_reg_pp0_iter0_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_port_reg_data_2_read, "ap_port_reg_data_2_read");
    sc_trace(mVcdFile, ap_port_reg_data_3_read, "ap_port_reg_data_3_read");
    sc_trace(mVcdFile, ap_port_reg_data_4_read, "ap_port_reg_data_4_read");
    sc_trace(mVcdFile, ap_port_reg_data_5_read, "ap_port_reg_data_5_read");
    sc_trace(mVcdFile, ap_port_reg_data_6_read, "ap_port_reg_data_6_read");
    sc_trace(mVcdFile, ap_port_reg_data_7_read, "ap_port_reg_data_7_read");
    sc_trace(mVcdFile, ap_port_reg_data_8_read, "ap_port_reg_data_8_read");
    sc_trace(mVcdFile, ap_port_reg_data_9_read, "ap_port_reg_data_9_read");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_432_ap_ready, "grp_p_hls_fptosi_float_i32_fu_432_ap_ready");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_432_x, "grp_p_hls_fptosi_float_i32_fu_432_x");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_432_ap_return, "grp_p_hls_fptosi_float_i32_fu_432_ap_return");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_437_ap_ready, "grp_p_hls_fptosi_float_i32_fu_437_ap_ready");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_437_x, "grp_p_hls_fptosi_float_i32_fu_437_x");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_437_ap_return, "grp_p_hls_fptosi_float_i32_fu_437_ap_return");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln781_fu_1036_p1, "zext_ln781_fu_1036_p1");
    sc_trace(mVcdFile, zext_ln781_5_fu_1040_p1, "zext_ln781_5_fu_1040_p1");
    sc_trace(mVcdFile, res_addr_10_gep_fu_192_p3, "res_addr_10_gep_fu_192_p3");
    sc_trace(mVcdFile, res_addr_12_gep_fu_215_p3, "res_addr_12_gep_fu_215_p3");
    sc_trace(mVcdFile, zext_ln781_6_fu_1068_p1, "zext_ln781_6_fu_1068_p1");
    sc_trace(mVcdFile, zext_ln781_7_fu_1072_p1, "zext_ln781_7_fu_1072_p1");
    sc_trace(mVcdFile, res_addr_14_gep_fu_249_p3, "res_addr_14_gep_fu_249_p3");
    sc_trace(mVcdFile, res_addr_16_gep_fu_267_p3, "res_addr_16_gep_fu_267_p3");
    sc_trace(mVcdFile, zext_ln781_8_fu_1100_p1, "zext_ln781_8_fu_1100_p1");
    sc_trace(mVcdFile, zext_ln781_9_fu_1104_p1, "zext_ln781_9_fu_1104_p1");
    sc_trace(mVcdFile, res_addr_18_gep_fu_301_p3, "res_addr_18_gep_fu_301_p3");
    sc_trace(mVcdFile, res_addr_20_gep_fu_319_p3, "res_addr_20_gep_fu_319_p3");
    sc_trace(mVcdFile, zext_ln781_10_fu_1132_p1, "zext_ln781_10_fu_1132_p1");
    sc_trace(mVcdFile, zext_ln781_11_fu_1136_p1, "zext_ln781_11_fu_1136_p1");
    sc_trace(mVcdFile, res_addr_22_gep_fu_353_p3, "res_addr_22_gep_fu_353_p3");
    sc_trace(mVcdFile, res_addr_24_gep_fu_371_p3, "res_addr_24_gep_fu_371_p3");
    sc_trace(mVcdFile, zext_ln781_12_fu_1164_p1, "zext_ln781_12_fu_1164_p1");
    sc_trace(mVcdFile, zext_ln781_13_fu_1168_p1, "zext_ln781_13_fu_1168_p1");
    sc_trace(mVcdFile, res_addr_26_gep_fu_405_p3, "res_addr_26_gep_fu_405_p3");
    sc_trace(mVcdFile, res_addr_28_gep_fu_423_p3, "res_addr_28_gep_fu_423_p3");
    sc_trace(mVcdFile, grp_fu_442_p0, "grp_fu_442_p0");
    sc_trace(mVcdFile, grp_fu_442_p1, "grp_fu_442_p1");
    sc_trace(mVcdFile, grp_fu_448_p0, "grp_fu_448_p0");
    sc_trace(mVcdFile, grp_fu_448_p1, "grp_fu_448_p1");
    sc_trace(mVcdFile, grp_fu_456_p0, "grp_fu_456_p0");
    sc_trace(mVcdFile, grp_fu_456_p1, "grp_fu_456_p1");
    sc_trace(mVcdFile, grp_fu_462_p0, "grp_fu_462_p0");
    sc_trace(mVcdFile, grp_fu_462_p1, "grp_fu_462_p1");
    sc_trace(mVcdFile, grp_fu_470_p0, "grp_fu_470_p0");
    sc_trace(mVcdFile, grp_fu_476_p0, "grp_fu_476_p0");
    sc_trace(mVcdFile, grp_fu_490_p4, "grp_fu_490_p4");
    sc_trace(mVcdFile, grp_fu_506_p4, "grp_fu_506_p4");
    sc_trace(mVcdFile, bitcast_ln776_fu_602_p1, "bitcast_ln776_fu_602_p1");
    sc_trace(mVcdFile, tmp_s_fu_605_p4, "tmp_s_fu_605_p4");
    sc_trace(mVcdFile, trunc_ln776_fu_615_p1, "trunc_ln776_fu_615_p1");
    sc_trace(mVcdFile, icmp_ln776_10_fu_625_p2, "icmp_ln776_10_fu_625_p2");
    sc_trace(mVcdFile, icmp_ln776_fu_619_p2, "icmp_ln776_fu_619_p2");
    sc_trace(mVcdFile, or_ln776_fu_631_p2, "or_ln776_fu_631_p2");
    sc_trace(mVcdFile, grp_fu_470_p2, "grp_fu_470_p2");
    sc_trace(mVcdFile, bitcast_ln776_5_fu_643_p1, "bitcast_ln776_5_fu_643_p1");
    sc_trace(mVcdFile, tmp_13_fu_646_p4, "tmp_13_fu_646_p4");
    sc_trace(mVcdFile, trunc_ln776_5_fu_656_p1, "trunc_ln776_5_fu_656_p1");
    sc_trace(mVcdFile, icmp_ln776_12_fu_666_p2, "icmp_ln776_12_fu_666_p2");
    sc_trace(mVcdFile, icmp_ln776_11_fu_660_p2, "icmp_ln776_11_fu_660_p2");
    sc_trace(mVcdFile, or_ln776_5_fu_672_p2, "or_ln776_5_fu_672_p2");
    sc_trace(mVcdFile, grp_fu_476_p2, "grp_fu_476_p2");
    sc_trace(mVcdFile, bitcast_ln776_6_fu_684_p1, "bitcast_ln776_6_fu_684_p1");
    sc_trace(mVcdFile, tmp_15_fu_687_p4, "tmp_15_fu_687_p4");
    sc_trace(mVcdFile, trunc_ln776_6_fu_697_p1, "trunc_ln776_6_fu_697_p1");
    sc_trace(mVcdFile, icmp_ln776_14_fu_707_p2, "icmp_ln776_14_fu_707_p2");
    sc_trace(mVcdFile, icmp_ln776_13_fu_701_p2, "icmp_ln776_13_fu_701_p2");
    sc_trace(mVcdFile, or_ln776_6_fu_713_p2, "or_ln776_6_fu_713_p2");
    sc_trace(mVcdFile, bitcast_ln776_7_fu_725_p1, "bitcast_ln776_7_fu_725_p1");
    sc_trace(mVcdFile, tmp_17_fu_728_p4, "tmp_17_fu_728_p4");
    sc_trace(mVcdFile, trunc_ln776_7_fu_738_p1, "trunc_ln776_7_fu_738_p1");
    sc_trace(mVcdFile, icmp_ln776_16_fu_748_p2, "icmp_ln776_16_fu_748_p2");
    sc_trace(mVcdFile, icmp_ln776_15_fu_742_p2, "icmp_ln776_15_fu_742_p2");
    sc_trace(mVcdFile, or_ln776_7_fu_754_p2, "or_ln776_7_fu_754_p2");
    sc_trace(mVcdFile, bitcast_ln776_8_fu_766_p1, "bitcast_ln776_8_fu_766_p1");
    sc_trace(mVcdFile, tmp_19_fu_769_p4, "tmp_19_fu_769_p4");
    sc_trace(mVcdFile, trunc_ln776_8_fu_779_p1, "trunc_ln776_8_fu_779_p1");
    sc_trace(mVcdFile, icmp_ln776_18_fu_789_p2, "icmp_ln776_18_fu_789_p2");
    sc_trace(mVcdFile, icmp_ln776_17_fu_783_p2, "icmp_ln776_17_fu_783_p2");
    sc_trace(mVcdFile, or_ln776_8_fu_795_p2, "or_ln776_8_fu_795_p2");
    sc_trace(mVcdFile, bitcast_ln776_9_fu_807_p1, "bitcast_ln776_9_fu_807_p1");
    sc_trace(mVcdFile, tmp_21_fu_810_p4, "tmp_21_fu_810_p4");
    sc_trace(mVcdFile, trunc_ln776_9_fu_820_p1, "trunc_ln776_9_fu_820_p1");
    sc_trace(mVcdFile, icmp_ln776_20_fu_830_p2, "icmp_ln776_20_fu_830_p2");
    sc_trace(mVcdFile, icmp_ln776_19_fu_824_p2, "icmp_ln776_19_fu_824_p2");
    sc_trace(mVcdFile, or_ln776_9_fu_836_p2, "or_ln776_9_fu_836_p2");
    sc_trace(mVcdFile, bitcast_ln776_10_fu_848_p1, "bitcast_ln776_10_fu_848_p1");
    sc_trace(mVcdFile, tmp_23_fu_851_p4, "tmp_23_fu_851_p4");
    sc_trace(mVcdFile, trunc_ln776_10_fu_861_p1, "trunc_ln776_10_fu_861_p1");
    sc_trace(mVcdFile, icmp_ln776_22_fu_871_p2, "icmp_ln776_22_fu_871_p2");
    sc_trace(mVcdFile, icmp_ln776_21_fu_865_p2, "icmp_ln776_21_fu_865_p2");
    sc_trace(mVcdFile, or_ln776_10_fu_877_p2, "or_ln776_10_fu_877_p2");
    sc_trace(mVcdFile, bitcast_ln776_11_fu_889_p1, "bitcast_ln776_11_fu_889_p1");
    sc_trace(mVcdFile, tmp_25_fu_892_p4, "tmp_25_fu_892_p4");
    sc_trace(mVcdFile, trunc_ln776_11_fu_902_p1, "trunc_ln776_11_fu_902_p1");
    sc_trace(mVcdFile, icmp_ln776_24_fu_912_p2, "icmp_ln776_24_fu_912_p2");
    sc_trace(mVcdFile, icmp_ln776_23_fu_906_p2, "icmp_ln776_23_fu_906_p2");
    sc_trace(mVcdFile, or_ln776_11_fu_918_p2, "or_ln776_11_fu_918_p2");
    sc_trace(mVcdFile, bitcast_ln776_12_fu_930_p1, "bitcast_ln776_12_fu_930_p1");
    sc_trace(mVcdFile, tmp_27_fu_933_p4, "tmp_27_fu_933_p4");
    sc_trace(mVcdFile, trunc_ln776_12_fu_943_p1, "trunc_ln776_12_fu_943_p1");
    sc_trace(mVcdFile, icmp_ln776_26_fu_953_p2, "icmp_ln776_26_fu_953_p2");
    sc_trace(mVcdFile, icmp_ln776_25_fu_947_p2, "icmp_ln776_25_fu_947_p2");
    sc_trace(mVcdFile, or_ln776_12_fu_959_p2, "or_ln776_12_fu_959_p2");
    sc_trace(mVcdFile, bitcast_ln776_13_fu_971_p1, "bitcast_ln776_13_fu_971_p1");
    sc_trace(mVcdFile, tmp_29_fu_974_p4, "tmp_29_fu_974_p4");
    sc_trace(mVcdFile, trunc_ln776_13_fu_984_p1, "trunc_ln776_13_fu_984_p1");
    sc_trace(mVcdFile, icmp_ln776_28_fu_994_p2, "icmp_ln776_28_fu_994_p2");
    sc_trace(mVcdFile, icmp_ln776_27_fu_988_p2, "icmp_ln776_27_fu_988_p2");
    sc_trace(mVcdFile, or_ln776_13_fu_1000_p2, "or_ln776_13_fu_1000_p2");
    sc_trace(mVcdFile, grp_fu_500_p2, "grp_fu_500_p2");
    sc_trace(mVcdFile, trunc_ln780_fu_1012_p1, "trunc_ln780_fu_1012_p1");
    sc_trace(mVcdFile, grp_fu_516_p2, "grp_fu_516_p2");
    sc_trace(mVcdFile, trunc_ln780_1_fu_1024_p1, "trunc_ln780_1_fu_1024_p1");
    sc_trace(mVcdFile, trunc_ln780_2_fu_1044_p1, "trunc_ln780_2_fu_1044_p1");
    sc_trace(mVcdFile, trunc_ln780_3_fu_1056_p1, "trunc_ln780_3_fu_1056_p1");
    sc_trace(mVcdFile, trunc_ln780_4_fu_1076_p1, "trunc_ln780_4_fu_1076_p1");
    sc_trace(mVcdFile, trunc_ln780_5_fu_1088_p1, "trunc_ln780_5_fu_1088_p1");
    sc_trace(mVcdFile, trunc_ln780_6_fu_1108_p1, "trunc_ln780_6_fu_1108_p1");
    sc_trace(mVcdFile, trunc_ln780_7_fu_1120_p1, "trunc_ln780_7_fu_1120_p1");
    sc_trace(mVcdFile, trunc_ln780_8_fu_1140_p1, "trunc_ln780_8_fu_1140_p1");
    sc_trace(mVcdFile, trunc_ln780_9_fu_1152_p1, "trunc_ln780_9_fu_1152_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_00001, "ap_block_pp0_stage0_00001");
    sc_trace(mVcdFile, ap_block_pp0_stage1_00001, "ap_block_pp0_stage1_00001");
    sc_trace(mVcdFile, ap_block_pp0_stage2_00001, "ap_block_pp0_stage2_00001");
    sc_trace(mVcdFile, ap_block_pp0_stage3_00001, "ap_block_pp0_stage3_00001");
    sc_trace(mVcdFile, ap_block_pp0_stage4_00001, "ap_block_pp0_stage4_00001");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_idle_pp0_1to2, "ap_idle_pp0_1to2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_idle_pp0_0to1, "ap_idle_pp0_0to1");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

selu_float_float_selu2_config_struct_s::~selu_float_float_selu2_config_struct_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete selu_table15_U;
    delete grp_p_hls_fptosi_float_i32_fu_432;
    delete grp_p_hls_fptosi_float_i32_fu_437;
    delete jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3146;
    delete jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3147;
    delete jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3148;
    delete jedi_fmul_32ns_32ns_32_3_max_dsp_1_U3149;
    delete jedi_fcmp_32ns_32ns_1_2_1_U3150;
    delete jedi_fcmp_32ns_32ns_1_2_1_U3151;
}

void selu_float_float_selu2_config_struct_s::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void selu_float_float_selu2_config_struct_s::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv32_0;
}

void selu_float_float_selu2_config_struct_s::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv5_3;
}

void selu_float_float_selu2_config_struct_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_pp0_stage0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read())) {
            ap_enable_reg_pp0_iter0_reg = ap_start.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && 
                    esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        and_ln776_10_reg_1266 = and_ln776_10_fu_883_p2.read();
        and_ln776_10_reg_1266_pp0_iter1_reg = and_ln776_10_reg_1266.read();
        and_ln776_11_reg_1270 = and_ln776_11_fu_924_p2.read();
        and_ln776_11_reg_1270_pp0_iter1_reg = and_ln776_11_reg_1270.read();
        data_8_read_1_reg_1259 = ap_port_reg_data_8_read.read();
        data_9_read_1_reg_1252 = ap_port_reg_data_9_read.read();
        reg_534_pp0_iter1_reg = reg_534.read();
        reg_540_pp0_iter1_reg = reg_540.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        and_ln776_12_reg_1274 = and_ln776_12_fu_965_p2.read();
        and_ln776_12_reg_1274_pp0_iter2_reg = and_ln776_12_reg_1274.read();
        and_ln776_13_reg_1278 = and_ln776_13_fu_1006_p2.read();
        and_ln776_13_reg_1278_pp0_iter2_reg = and_ln776_13_reg_1278.read();
        data_0_read_2_reg_1179 = data_0_read.read();
        data_1_read_2_reg_1172 = data_1_read.read();
        reg_546_pp0_iter2_reg = reg_546.read();
        reg_552_pp0_iter2_reg = reg_552.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        and_ln776_5_reg_1204 = and_ln776_5_fu_678_p2.read();
        and_ln776_5_reg_1204_pp0_iter1_reg = and_ln776_5_reg_1204.read();
        and_ln776_reg_1200 = and_ln776_fu_637_p2.read();
        and_ln776_reg_1200_pp0_iter1_reg = and_ln776_reg_1200.read();
        data_2_read_2_reg_1193 = ap_port_reg_data_2_read.read();
        data_3_read_2_reg_1186 = ap_port_reg_data_3_read.read();
        reg_568_pp0_iter2_reg = reg_568.read();
        reg_574_pp0_iter2_reg = reg_574.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        and_ln776_6_reg_1222 = and_ln776_6_fu_719_p2.read();
        and_ln776_6_reg_1222_pp0_iter1_reg = and_ln776_6_reg_1222.read();
        and_ln776_7_reg_1226 = and_ln776_7_fu_760_p2.read();
        and_ln776_7_reg_1226_pp0_iter1_reg = and_ln776_7_reg_1226.read();
        data_4_read_2_reg_1215 = ap_port_reg_data_4_read.read();
        data_5_read_1_reg_1208 = ap_port_reg_data_5_read.read();
        reg_580_pp0_iter2_reg = reg_580.read();
        reg_586_pp0_iter2_reg = reg_586.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        and_ln776_8_reg_1244 = and_ln776_8_fu_801_p2.read();
        and_ln776_8_reg_1244_pp0_iter1_reg = and_ln776_8_reg_1244.read();
        and_ln776_9_reg_1248 = and_ln776_9_fu_842_p2.read();
        and_ln776_9_reg_1248_pp0_iter1_reg = and_ln776_9_reg_1248.read();
        data_6_read_1_reg_1237 = ap_port_reg_data_6_read.read();
        data_7_read_1_reg_1230 = ap_port_reg_data_7_read.read();
        reg_522_pp0_iter1_reg = reg_522.read();
        reg_528_pp0_iter1_reg = reg_528.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        ap_port_reg_data_2_read = data_2_read.read();
        ap_port_reg_data_3_read = data_3_read.read();
        ap_port_reg_data_4_read = data_4_read.read();
        ap_port_reg_data_5_read = data_5_read.read();
        ap_port_reg_data_6_read = data_6_read.read();
        ap_port_reg_data_7_read = data_7_read.read();
        ap_port_reg_data_8_read = data_8_read.read();
        ap_port_reg_data_9_read = data_9_read.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(and_ln776_reg_1200.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(and_ln776_reg_1200.read(), ap_const_lv1_1)))) {
        reg_522 = grp_fu_442_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1204.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1204.read())))) {
        reg_528 = grp_fu_448_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1222.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1222.read())))) {
        reg_534 = grp_fu_442_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1226.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1226.read())))) {
        reg_540 = grp_fu_448_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_reg_1244.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_8_reg_1244.read())))) {
        reg_546 = grp_fu_442_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_reg_1248.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_9_reg_1248.read())))) {
        reg_552 = grp_fu_448_p2.read();
    }
    if (((esl_seteq<1,1,1>(and_ln776_reg_1200.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1222.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        reg_558 = grp_fu_442_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1204.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1226.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        reg_563 = grp_fu_448_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_reg_1266.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_10_reg_1266.read())))) {
        reg_568 = grp_fu_456_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_reg_1270.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_11_reg_1270.read())))) {
        reg_574 = grp_fu_462_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_reg_1274.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_12_reg_1274.read())))) {
        reg_580 = grp_fu_456_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_reg_1278.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_13_reg_1278.read())))) {
        reg_586 = grp_fu_462_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_reg_1244.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_reg_1266.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_reg_1274.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        reg_592 = grp_fu_456_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_reg_1248.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_reg_1270.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_reg_1278.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        reg_597 = grp_fu_462_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1204_pp0_iter1_reg.read()))) {
        select_ln780_1_reg_1287 = select_ln780_1_fu_1028_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1222_pp0_iter1_reg.read()))) {
        select_ln780_2_reg_1302 = select_ln780_2_fu_1048_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1226_pp0_iter1_reg.read()))) {
        select_ln780_3_reg_1307 = select_ln780_3_fu_1060_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_reg_1244_pp0_iter1_reg.read()))) {
        select_ln780_4_reg_1322 = select_ln780_4_fu_1080_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_reg_1248_pp0_iter1_reg.read()))) {
        select_ln780_5_reg_1327 = select_ln780_5_fu_1092_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_reg_1266_pp0_iter1_reg.read()))) {
        select_ln780_6_reg_1342 = select_ln780_6_fu_1112_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_reg_1270_pp0_iter1_reg.read()))) {
        select_ln780_7_reg_1347 = select_ln780_7_fu_1124_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_reg_1274_pp0_iter2_reg.read()))) {
        select_ln780_8_reg_1362 = select_ln780_8_fu_1144_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_reg_1278_pp0_iter2_reg.read()))) {
        select_ln780_9_reg_1367 = select_ln780_9_fu_1156_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_1200_pp0_iter1_reg.read()))) {
        select_ln780_reg_1282 = select_ln780_fu_1016_p3.read();
    }
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_10_fu_883_p2() {
    and_ln776_10_fu_883_p2 = (or_ln776_10_fu_877_p2.read() & grp_fu_470_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_11_fu_924_p2() {
    and_ln776_11_fu_924_p2 = (or_ln776_11_fu_918_p2.read() & grp_fu_476_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_12_fu_965_p2() {
    and_ln776_12_fu_965_p2 = (or_ln776_12_fu_959_p2.read() & grp_fu_470_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_13_fu_1006_p2() {
    and_ln776_13_fu_1006_p2 = (or_ln776_13_fu_1000_p2.read() & grp_fu_476_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_5_fu_678_p2() {
    and_ln776_5_fu_678_p2 = (or_ln776_5_fu_672_p2.read() & grp_fu_476_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_6_fu_719_p2() {
    and_ln776_6_fu_719_p2 = (or_ln776_6_fu_713_p2.read() & grp_fu_470_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_7_fu_760_p2() {
    and_ln776_7_fu_760_p2 = (or_ln776_7_fu_754_p2.read() & grp_fu_476_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_8_fu_801_p2() {
    and_ln776_8_fu_801_p2 = (or_ln776_8_fu_795_p2.read() & grp_fu_470_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_9_fu_842_p2() {
    and_ln776_9_fu_842_p2 = (or_ln776_9_fu_836_p2.read() & grp_fu_476_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_and_ln776_fu_637_p2() {
    and_ln776_fu_637_p2 = (or_ln776_fu_631_p2.read() & grp_fu_470_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[0];
}

void selu_float_float_selu2_config_struct_s::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[1];
}

void selu_float_float_selu2_config_struct_s::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[2];
}

void selu_float_float_selu2_config_struct_s::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[3];
}

void selu_float_float_selu2_config_struct_s::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[4];
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage0_00001() {
    ap_block_pp0_stage0_00001 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()));
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()));
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()));
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage1_00001() {
    ap_block_pp0_stage1_00001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage2_00001() {
    ap_block_pp0_stage2_00001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage3_00001() {
    ap_block_pp0_stage3_00001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage4_00001() {
    ap_block_pp0_stage4_00001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state10_pp0_stage4_iter1() {
    ap_block_state10_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state11_pp0_stage0_iter2() {
    ap_block_state11_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state12_pp0_stage1_iter2() {
    ap_block_state12_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state13_pp0_stage2_iter2() {
    ap_block_state13_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state14_pp0_stage3_iter2() {
    ap_block_state14_pp0_stage3_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read());
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state2_pp0_stage1_iter0() {
    ap_block_state2_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state3_pp0_stage2_iter0() {
    ap_block_state3_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state4_pp0_stage3_iter0() {
    ap_block_state4_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state5_pp0_stage4_iter0() {
    ap_block_state5_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state6_pp0_stage0_iter1() {
    ap_block_state6_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state7_pp0_stage1_iter1() {
    ap_block_state7_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state8_pp0_stage2_iter1() {
    ap_block_state8_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_block_state9_pp0_stage3_iter1() {
    ap_block_state9_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void selu_float_float_selu2_config_struct_s::thread_ap_enable_reg_pp0_iter0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read())) {
        ap_enable_reg_pp0_iter0 = ap_start.read();
    } else {
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg.read();
    }
}

void selu_float_float_selu2_config_struct_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_ap_idle_pp0_0to1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0_0to1 = ap_const_logic_1;
    } else {
        ap_idle_pp0_0to1 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_ap_idle_pp0_1to2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0_1to2 = ap_const_logic_1;
    } else {
        ap_idle_pp0_1to2 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_ap_reset_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_0to1.read()))) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_10_fu_848_p1() {
    bitcast_ln776_10_fu_848_p1 = data_6_read_1_reg_1237.read();
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_11_fu_889_p1() {
    bitcast_ln776_11_fu_889_p1 = data_7_read_1_reg_1230.read();
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_12_fu_930_p1() {
    bitcast_ln776_12_fu_930_p1 = data_8_read_1_reg_1259.read();
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_13_fu_971_p1() {
    bitcast_ln776_13_fu_971_p1 = data_9_read_1_reg_1252.read();
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_5_fu_643_p1() {
    bitcast_ln776_5_fu_643_p1 = data_1_read_2_reg_1172.read();
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_6_fu_684_p1() {
    bitcast_ln776_6_fu_684_p1 = data_2_read_2_reg_1193.read();
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_7_fu_725_p1() {
    bitcast_ln776_7_fu_725_p1 = data_3_read_2_reg_1186.read();
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_8_fu_766_p1() {
    bitcast_ln776_8_fu_766_p1 = data_4_read_2_reg_1215.read();
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_9_fu_807_p1() {
    bitcast_ln776_9_fu_807_p1 = data_5_read_1_reg_1208.read();
}

void selu_float_float_selu2_config_struct_s::thread_bitcast_ln776_fu_602_p1() {
    bitcast_ln776_fu_602_p1 = data_0_read_2_reg_1179.read();
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_442_p0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_442_p0 = reg_534.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        grp_fu_442_p0 = reg_522.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_fu_801_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_8_fu_801_p2.read())))) {
        grp_fu_442_p0 = data_4_read_2_reg_1215.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_fu_719_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_fu_719_p2.read())))) {
        grp_fu_442_p0 = data_2_read_2_reg_1193.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_fu_637_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_fu_637_p2.read())))) {
        grp_fu_442_p0 = data_0_read_2_reg_1179.read();
    } else {
        grp_fu_442_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_442_p1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
        grp_fu_442_p1 = ap_const_lv32_BE000000;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_fu_637_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_fu_719_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_8_fu_801_p2.read())))) {
        grp_fu_442_p1 = ap_const_lv32_3F867D5F;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_fu_637_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_fu_719_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_fu_801_p2.read())))) {
        grp_fu_442_p1 = ap_const_lv32_44800000;
    } else {
        grp_fu_442_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_448_p0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_448_p0 = reg_540.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        grp_fu_448_p0 = reg_528.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_fu_842_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_9_fu_842_p2.read())))) {
        grp_fu_448_p0 = data_5_read_1_reg_1208.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_fu_760_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_fu_760_p2.read())))) {
        grp_fu_448_p0 = data_3_read_2_reg_1186.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_fu_678_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_fu_678_p2.read())))) {
        grp_fu_448_p0 = data_1_read_2_reg_1172.read();
    } else {
        grp_fu_448_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_448_p1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
        grp_fu_448_p1 = ap_const_lv32_BE000000;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_fu_678_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_fu_760_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_9_fu_842_p2.read())))) {
        grp_fu_448_p1 = ap_const_lv32_3F867D5F;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_fu_678_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_fu_760_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_fu_842_p2.read())))) {
        grp_fu_448_p1 = ap_const_lv32_44800000;
    } else {
        grp_fu_448_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_456_p0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        grp_fu_456_p0 = reg_580.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        grp_fu_456_p0 = reg_568.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        grp_fu_456_p0 = reg_546.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_fu_965_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_12_fu_965_p2.read())))) {
        grp_fu_456_p0 = data_8_read_1_reg_1259.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_fu_883_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_10_fu_883_p2.read())))) {
        grp_fu_456_p0 = data_6_read_1_reg_1237.read();
    } else {
        grp_fu_456_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_456_p1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        grp_fu_456_p1 = ap_const_lv32_BE000000;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_10_fu_883_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_12_fu_965_p2.read())))) {
        grp_fu_456_p1 = ap_const_lv32_3F867D5F;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_fu_883_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_fu_965_p2.read())))) {
        grp_fu_456_p1 = ap_const_lv32_44800000;
    } else {
        grp_fu_456_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_462_p0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        grp_fu_462_p0 = reg_586.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        grp_fu_462_p0 = reg_574.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        grp_fu_462_p0 = reg_552.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_fu_1006_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_13_fu_1006_p2.read())))) {
        grp_fu_462_p0 = data_9_read_1_reg_1252.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_fu_924_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_11_fu_924_p2.read())))) {
        grp_fu_462_p0 = data_7_read_1_reg_1230.read();
    } else {
        grp_fu_462_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_462_p1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        grp_fu_462_p1 = ap_const_lv32_BE000000;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_11_fu_924_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_13_fu_1006_p2.read())))) {
        grp_fu_462_p1 = ap_const_lv32_3F867D5F;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_fu_924_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_fu_1006_p2.read())))) {
        grp_fu_462_p1 = ap_const_lv32_44800000;
    } else {
        grp_fu_462_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_470_p0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            grp_fu_470_p0 = ap_port_reg_data_8_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            grp_fu_470_p0 = ap_port_reg_data_6_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            grp_fu_470_p0 = ap_port_reg_data_4_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            grp_fu_470_p0 = ap_port_reg_data_2_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            grp_fu_470_p0 = data_0_read.read();
        } else {
            grp_fu_470_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        grp_fu_470_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_476_p0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            grp_fu_476_p0 = ap_port_reg_data_9_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            grp_fu_476_p0 = ap_port_reg_data_7_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            grp_fu_476_p0 = ap_port_reg_data_5_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            grp_fu_476_p0 = ap_port_reg_data_3_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            grp_fu_476_p0 = data_1_read.read();
        } else {
            grp_fu_476_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        grp_fu_476_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_490_p4() {
    grp_fu_490_p4 = grp_p_hls_fptosi_float_i32_fu_432_ap_return.read().range(31, 10);
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_500_p2() {
    grp_fu_500_p2 = (!grp_fu_490_p4.read().is_01() || !ap_const_lv22_0.is_01())? sc_lv<1>(): sc_lv<1>(grp_fu_490_p4.read() != ap_const_lv22_0);
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_506_p4() {
    grp_fu_506_p4 = grp_p_hls_fptosi_float_i32_fu_437_ap_return.read().range(31, 10);
}

void selu_float_float_selu2_config_struct_s::thread_grp_fu_516_p2() {
    grp_fu_516_p2 = (!grp_fu_506_p4.read().is_01() || !ap_const_lv22_0.is_01())? sc_lv<1>(): sc_lv<1>(grp_fu_506_p4.read() != ap_const_lv22_0);
}

void selu_float_float_selu2_config_struct_s::thread_grp_p_hls_fptosi_float_i32_fu_432_x() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_reg_1244_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_reg_1266_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_reg_1274_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        grp_p_hls_fptosi_float_i32_fu_432_x = reg_592.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_1200_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1222_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)))) {
        grp_p_hls_fptosi_float_i32_fu_432_x = reg_558.read();
    } else {
        grp_p_hls_fptosi_float_i32_fu_432_x = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_grp_p_hls_fptosi_float_i32_fu_437_x() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_reg_1248_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_reg_1270_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_reg_1278_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)))) {
        grp_p_hls_fptosi_float_i32_fu_437_x = reg_597.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1204_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1226_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)))) {
        grp_p_hls_fptosi_float_i32_fu_437_x = reg_563.read();
    } else {
        grp_p_hls_fptosi_float_i32_fu_437_x = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_10_fu_625_p2() {
    icmp_ln776_10_fu_625_p2 = (!trunc_ln776_fu_615_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_fu_615_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_11_fu_660_p2() {
    icmp_ln776_11_fu_660_p2 = (!tmp_13_fu_646_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_13_fu_646_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_12_fu_666_p2() {
    icmp_ln776_12_fu_666_p2 = (!trunc_ln776_5_fu_656_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_5_fu_656_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_13_fu_701_p2() {
    icmp_ln776_13_fu_701_p2 = (!tmp_15_fu_687_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_15_fu_687_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_14_fu_707_p2() {
    icmp_ln776_14_fu_707_p2 = (!trunc_ln776_6_fu_697_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_6_fu_697_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_15_fu_742_p2() {
    icmp_ln776_15_fu_742_p2 = (!tmp_17_fu_728_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_17_fu_728_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_16_fu_748_p2() {
    icmp_ln776_16_fu_748_p2 = (!trunc_ln776_7_fu_738_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_7_fu_738_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_17_fu_783_p2() {
    icmp_ln776_17_fu_783_p2 = (!tmp_19_fu_769_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_19_fu_769_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_18_fu_789_p2() {
    icmp_ln776_18_fu_789_p2 = (!trunc_ln776_8_fu_779_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_8_fu_779_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_19_fu_824_p2() {
    icmp_ln776_19_fu_824_p2 = (!tmp_21_fu_810_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_21_fu_810_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_20_fu_830_p2() {
    icmp_ln776_20_fu_830_p2 = (!trunc_ln776_9_fu_820_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_9_fu_820_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_21_fu_865_p2() {
    icmp_ln776_21_fu_865_p2 = (!tmp_23_fu_851_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_23_fu_851_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_22_fu_871_p2() {
    icmp_ln776_22_fu_871_p2 = (!trunc_ln776_10_fu_861_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_10_fu_861_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_23_fu_906_p2() {
    icmp_ln776_23_fu_906_p2 = (!tmp_25_fu_892_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_25_fu_892_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_24_fu_912_p2() {
    icmp_ln776_24_fu_912_p2 = (!trunc_ln776_11_fu_902_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_11_fu_902_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_25_fu_947_p2() {
    icmp_ln776_25_fu_947_p2 = (!tmp_27_fu_933_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_27_fu_933_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_26_fu_953_p2() {
    icmp_ln776_26_fu_953_p2 = (!trunc_ln776_12_fu_943_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_12_fu_943_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_27_fu_988_p2() {
    icmp_ln776_27_fu_988_p2 = (!tmp_29_fu_974_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_29_fu_974_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_28_fu_994_p2() {
    icmp_ln776_28_fu_994_p2 = (!trunc_ln776_13_fu_984_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_13_fu_984_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu2_config_struct_s::thread_icmp_ln776_fu_619_p2() {
    icmp_ln776_fu_619_p2 = (!tmp_s_fu_605_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_s_fu_605_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_10_fu_877_p2() {
    or_ln776_10_fu_877_p2 = (icmp_ln776_22_fu_871_p2.read() | icmp_ln776_21_fu_865_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_11_fu_918_p2() {
    or_ln776_11_fu_918_p2 = (icmp_ln776_24_fu_912_p2.read() | icmp_ln776_23_fu_906_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_12_fu_959_p2() {
    or_ln776_12_fu_959_p2 = (icmp_ln776_26_fu_953_p2.read() | icmp_ln776_25_fu_947_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_13_fu_1000_p2() {
    or_ln776_13_fu_1000_p2 = (icmp_ln776_28_fu_994_p2.read() | icmp_ln776_27_fu_988_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_5_fu_672_p2() {
    or_ln776_5_fu_672_p2 = (icmp_ln776_12_fu_666_p2.read() | icmp_ln776_11_fu_660_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_6_fu_713_p2() {
    or_ln776_6_fu_713_p2 = (icmp_ln776_14_fu_707_p2.read() | icmp_ln776_13_fu_701_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_7_fu_754_p2() {
    or_ln776_7_fu_754_p2 = (icmp_ln776_16_fu_748_p2.read() | icmp_ln776_15_fu_742_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_8_fu_795_p2() {
    or_ln776_8_fu_795_p2 = (icmp_ln776_18_fu_789_p2.read() | icmp_ln776_17_fu_783_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_9_fu_836_p2() {
    or_ln776_9_fu_836_p2 = (icmp_ln776_20_fu_830_p2.read() | icmp_ln776_19_fu_824_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_or_ln776_fu_631_p2() {
    or_ln776_fu_631_p2 = (icmp_ln776_10_fu_625_p2.read() | icmp_ln776_fu_619_p2.read());
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_10_gep_fu_192_p3() {
    res_addr_10_gep_fu_192_p3 =  (sc_lv<4>) (ap_const_lv64_0);
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_12_gep_fu_215_p3() {
    res_addr_12_gep_fu_215_p3 =  (sc_lv<4>) (ap_const_lv64_1);
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_14_gep_fu_249_p3() {
    res_addr_14_gep_fu_249_p3 =  (sc_lv<4>) (ap_const_lv64_2);
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_16_gep_fu_267_p3() {
    res_addr_16_gep_fu_267_p3 =  (sc_lv<4>) (ap_const_lv64_3);
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_18_gep_fu_301_p3() {
    res_addr_18_gep_fu_301_p3 =  (sc_lv<4>) (ap_const_lv64_4);
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_20_gep_fu_319_p3() {
    res_addr_20_gep_fu_319_p3 =  (sc_lv<4>) (ap_const_lv64_5);
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_22_gep_fu_353_p3() {
    res_addr_22_gep_fu_353_p3 =  (sc_lv<4>) (ap_const_lv64_6);
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_24_gep_fu_371_p3() {
    res_addr_24_gep_fu_371_p3 =  (sc_lv<4>) (ap_const_lv64_7);
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_26_gep_fu_405_p3() {
    res_addr_26_gep_fu_405_p3 =  (sc_lv<4>) (ap_const_lv64_8);
}

void selu_float_float_selu2_config_struct_s::thread_res_addr_28_gep_fu_423_p3() {
    res_addr_28_gep_fu_423_p3 =  (sc_lv<4>) (ap_const_lv64_9);
}

void selu_float_float_selu2_config_struct_s::thread_res_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_12_reg_1274_pp0_iter2_reg.read()))) {
        res_address0 = res_addr_26_gep_fu_405_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_reg_1274_pp0_iter2_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        res_address0 =  (sc_lv<4>) (ap_const_lv64_8);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_10_reg_1266_pp0_iter1_reg.read()))) {
        res_address0 = res_addr_22_gep_fu_353_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_reg_1266_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        res_address0 =  (sc_lv<4>) (ap_const_lv64_6);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_8_reg_1244_pp0_iter1_reg.read()))) {
        res_address0 = res_addr_18_gep_fu_301_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_reg_1244_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        res_address0 =  (sc_lv<4>) (ap_const_lv64_4);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1222_pp0_iter1_reg.read()))) {
        res_address0 = res_addr_14_gep_fu_249_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1222_pp0_iter1_reg.read()))) {
        res_address0 =  (sc_lv<4>) (ap_const_lv64_2);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_reg_1200_pp0_iter1_reg.read()))) {
        res_address0 = res_addr_10_gep_fu_192_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_1200_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        res_address0 =  (sc_lv<4>) (ap_const_lv64_0);
    } else {
        res_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void selu_float_float_selu2_config_struct_s::thread_res_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_13_reg_1278_pp0_iter2_reg.read()))) {
        res_address1 = res_addr_28_gep_fu_423_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_reg_1278_pp0_iter2_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        res_address1 =  (sc_lv<4>) (ap_const_lv64_9);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_11_reg_1270_pp0_iter1_reg.read()))) {
        res_address1 = res_addr_24_gep_fu_371_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_reg_1270_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        res_address1 =  (sc_lv<4>) (ap_const_lv64_7);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_9_reg_1248_pp0_iter1_reg.read()))) {
        res_address1 = res_addr_20_gep_fu_319_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_reg_1248_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        res_address1 =  (sc_lv<4>) (ap_const_lv64_5);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1226_pp0_iter1_reg.read()))) {
        res_address1 = res_addr_16_gep_fu_267_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1226_pp0_iter1_reg.read()))) {
        res_address1 =  (sc_lv<4>) (ap_const_lv64_3);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1204_pp0_iter1_reg.read()))) {
        res_address1 = res_addr_12_gep_fu_215_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1204_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        res_address1 =  (sc_lv<4>) (ap_const_lv64_1);
    } else {
        res_address1 =  (sc_lv<4>) ("XXXX");
    }
}

void selu_float_float_selu2_config_struct_s::thread_res_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_1200_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_reg_1200_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1222_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1222_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_reg_1244_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_8_reg_1244_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_reg_1266_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_10_reg_1266_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_reg_1274_pp0_iter2_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_12_reg_1274_pp0_iter2_reg.read())))) {
        res_ce0 = ap_const_logic_1;
    } else {
        res_ce0 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_res_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1204_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1204_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1226_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1226_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_reg_1248_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_9_reg_1248_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_reg_1270_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_11_reg_1270_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_reg_1278_pp0_iter2_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_13_reg_1278_pp0_iter2_reg.read())))) {
        res_ce1 = ap_const_logic_1;
    } else {
        res_ce1 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_res_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_12_reg_1274_pp0_iter2_reg.read()))) {
        res_d0 = reg_580_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_10_reg_1266_pp0_iter1_reg.read()))) {
        res_d0 = reg_568_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_8_reg_1244_pp0_iter1_reg.read()))) {
        res_d0 = reg_546_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1222_pp0_iter1_reg.read()))) {
        res_d0 = reg_534_pp0_iter1_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_reg_1200_pp0_iter1_reg.read()))) {
        res_d0 = reg_522_pp0_iter1_reg.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_1200_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1222_pp0_iter1_reg.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_reg_1244_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_reg_1266_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_reg_1274_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)))) {
        res_d0 = selu_table15_q0.read();
    } else {
        res_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_res_d1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_13_reg_1278_pp0_iter2_reg.read()))) {
        res_d1 = reg_586_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_11_reg_1270_pp0_iter1_reg.read()))) {
        res_d1 = reg_574_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_9_reg_1248_pp0_iter1_reg.read()))) {
        res_d1 = reg_552_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1226_pp0_iter1_reg.read()))) {
        res_d1 = reg_540_pp0_iter1_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1204_pp0_iter1_reg.read()))) {
        res_d1 = reg_528_pp0_iter1_reg.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1204_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1226_pp0_iter1_reg.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_reg_1248_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_reg_1270_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_reg_1278_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)))) {
        res_d1 = selu_table15_q1.read();
    } else {
        res_d1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu2_config_struct_s::thread_res_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_1200_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_reg_1200_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1222_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1222_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_8_reg_1244_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_8_reg_1244_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_10_reg_1266_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_10_reg_1266_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_12_reg_1274_pp0_iter2_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_12_reg_1274_pp0_iter2_reg.read())))) {
        res_we0 = ap_const_logic_1;
    } else {
        res_we0 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_res_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1204_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1204_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1226_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1226_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_9_reg_1248_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_9_reg_1248_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_11_reg_1270_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_11_reg_1270_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_13_reg_1278_pp0_iter2_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_13_reg_1278_pp0_iter2_reg.read())))) {
        res_we1 = ap_const_logic_1;
    } else {
        res_we1 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_1_fu_1028_p3() {
    select_ln780_1_fu_1028_p3 = (!grp_fu_516_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_516_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_1_fu_1024_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_2_fu_1048_p3() {
    select_ln780_2_fu_1048_p3 = (!grp_fu_500_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_500_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_2_fu_1044_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_3_fu_1060_p3() {
    select_ln780_3_fu_1060_p3 = (!grp_fu_516_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_516_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_3_fu_1056_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_4_fu_1080_p3() {
    select_ln780_4_fu_1080_p3 = (!grp_fu_500_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_500_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_4_fu_1076_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_5_fu_1092_p3() {
    select_ln780_5_fu_1092_p3 = (!grp_fu_516_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_516_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_5_fu_1088_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_6_fu_1112_p3() {
    select_ln780_6_fu_1112_p3 = (!grp_fu_500_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_500_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_6_fu_1108_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_7_fu_1124_p3() {
    select_ln780_7_fu_1124_p3 = (!grp_fu_516_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_516_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_7_fu_1120_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_8_fu_1144_p3() {
    select_ln780_8_fu_1144_p3 = (!grp_fu_500_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_500_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_8_fu_1140_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_9_fu_1156_p3() {
    select_ln780_9_fu_1156_p3 = (!grp_fu_516_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_516_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_9_fu_1152_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_select_ln780_fu_1016_p3() {
    select_ln780_fu_1016_p3 = (!grp_fu_500_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_500_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_fu_1012_p1.read());
}

void selu_float_float_selu2_config_struct_s::thread_selu_table15_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        selu_table15_address0 =  (sc_lv<10>) (zext_ln781_12_fu_1164_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        selu_table15_address0 =  (sc_lv<10>) (zext_ln781_10_fu_1132_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        selu_table15_address0 =  (sc_lv<10>) (zext_ln781_8_fu_1100_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        selu_table15_address0 =  (sc_lv<10>) (zext_ln781_6_fu_1068_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        selu_table15_address0 =  (sc_lv<10>) (zext_ln781_fu_1036_p1.read());
    } else {
        selu_table15_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void selu_float_float_selu2_config_struct_s::thread_selu_table15_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        selu_table15_address1 =  (sc_lv<10>) (zext_ln781_13_fu_1168_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        selu_table15_address1 =  (sc_lv<10>) (zext_ln781_11_fu_1136_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        selu_table15_address1 =  (sc_lv<10>) (zext_ln781_9_fu_1104_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        selu_table15_address1 =  (sc_lv<10>) (zext_ln781_7_fu_1072_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        selu_table15_address1 =  (sc_lv<10>) (zext_ln781_5_fu_1040_p1.read());
    } else {
        selu_table15_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void selu_float_float_selu2_config_struct_s::thread_selu_table15_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        selu_table15_ce0 = ap_const_logic_1;
    } else {
        selu_table15_ce0 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_selu_table15_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        selu_table15_ce1 = ap_const_logic_1;
    } else {
        selu_table15_ce1 = ap_const_logic_0;
    }
}

void selu_float_float_selu2_config_struct_s::thread_tmp_13_fu_646_p4() {
    tmp_13_fu_646_p4 = bitcast_ln776_5_fu_643_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_tmp_15_fu_687_p4() {
    tmp_15_fu_687_p4 = bitcast_ln776_6_fu_684_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_tmp_17_fu_728_p4() {
    tmp_17_fu_728_p4 = bitcast_ln776_7_fu_725_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_tmp_19_fu_769_p4() {
    tmp_19_fu_769_p4 = bitcast_ln776_8_fu_766_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_tmp_21_fu_810_p4() {
    tmp_21_fu_810_p4 = bitcast_ln776_9_fu_807_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_tmp_23_fu_851_p4() {
    tmp_23_fu_851_p4 = bitcast_ln776_10_fu_848_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_tmp_25_fu_892_p4() {
    tmp_25_fu_892_p4 = bitcast_ln776_11_fu_889_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_tmp_27_fu_933_p4() {
    tmp_27_fu_933_p4 = bitcast_ln776_12_fu_930_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_tmp_29_fu_974_p4() {
    tmp_29_fu_974_p4 = bitcast_ln776_13_fu_971_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_tmp_s_fu_605_p4() {
    tmp_s_fu_605_p4 = bitcast_ln776_fu_602_p1.read().range(30, 23);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_10_fu_861_p1() {
    trunc_ln776_10_fu_861_p1 = bitcast_ln776_10_fu_848_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_11_fu_902_p1() {
    trunc_ln776_11_fu_902_p1 = bitcast_ln776_11_fu_889_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_12_fu_943_p1() {
    trunc_ln776_12_fu_943_p1 = bitcast_ln776_12_fu_930_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_13_fu_984_p1() {
    trunc_ln776_13_fu_984_p1 = bitcast_ln776_13_fu_971_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_5_fu_656_p1() {
    trunc_ln776_5_fu_656_p1 = bitcast_ln776_5_fu_643_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_6_fu_697_p1() {
    trunc_ln776_6_fu_697_p1 = bitcast_ln776_6_fu_684_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_7_fu_738_p1() {
    trunc_ln776_7_fu_738_p1 = bitcast_ln776_7_fu_725_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_8_fu_779_p1() {
    trunc_ln776_8_fu_779_p1 = bitcast_ln776_8_fu_766_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_9_fu_820_p1() {
    trunc_ln776_9_fu_820_p1 = bitcast_ln776_9_fu_807_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln776_fu_615_p1() {
    trunc_ln776_fu_615_p1 = bitcast_ln776_fu_602_p1.read().range(23-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_1_fu_1024_p1() {
    trunc_ln780_1_fu_1024_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_2_fu_1044_p1() {
    trunc_ln780_2_fu_1044_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_3_fu_1056_p1() {
    trunc_ln780_3_fu_1056_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_4_fu_1076_p1() {
    trunc_ln780_4_fu_1076_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_5_fu_1088_p1() {
    trunc_ln780_5_fu_1088_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_6_fu_1108_p1() {
    trunc_ln780_6_fu_1108_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_7_fu_1120_p1() {
    trunc_ln780_7_fu_1120_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_8_fu_1140_p1() {
    trunc_ln780_8_fu_1140_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_9_fu_1152_p1() {
    trunc_ln780_9_fu_1152_p1 = grp_p_hls_fptosi_float_i32_fu_437_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_trunc_ln780_fu_1012_p1() {
    trunc_ln780_fu_1012_p1 = grp_p_hls_fptosi_float_i32_fu_432_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_10_fu_1132_p1() {
    zext_ln781_10_fu_1132_p1 = esl_zext<64,10>(select_ln780_6_reg_1342.read());
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_11_fu_1136_p1() {
    zext_ln781_11_fu_1136_p1 = esl_zext<64,10>(select_ln780_7_reg_1347.read());
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_12_fu_1164_p1() {
    zext_ln781_12_fu_1164_p1 = esl_zext<64,10>(select_ln780_8_reg_1362.read());
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_13_fu_1168_p1() {
    zext_ln781_13_fu_1168_p1 = esl_zext<64,10>(select_ln780_9_reg_1367.read());
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_5_fu_1040_p1() {
    zext_ln781_5_fu_1040_p1 = esl_zext<64,10>(select_ln780_1_reg_1287.read());
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_6_fu_1068_p1() {
    zext_ln781_6_fu_1068_p1 = esl_zext<64,10>(select_ln780_2_reg_1302.read());
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_7_fu_1072_p1() {
    zext_ln781_7_fu_1072_p1 = esl_zext<64,10>(select_ln780_3_reg_1307.read());
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_8_fu_1100_p1() {
    zext_ln781_8_fu_1100_p1 = esl_zext<64,10>(select_ln780_4_reg_1322.read());
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_9_fu_1104_p1() {
    zext_ln781_9_fu_1104_p1 = esl_zext<64,10>(select_ln780_5_reg_1327.read());
}

void selu_float_float_selu2_config_struct_s::thread_zext_ln781_fu_1036_p1() {
    zext_ln781_fu_1036_p1 = esl_zext<64,10>(select_ln780_reg_1282.read());
}

void selu_float_float_selu2_config_struct_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_1to2.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reset_idle_pp0.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<5>) ("XXXXX");
            break;
    }
}

}

