<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>csi: Csi_v1_1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">csi
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__csi__v1__1.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Csi_v1_1</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi___s_pkt_data.html">XCsi_SPktData</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains the Short Packet information from the Generic Short Packet Register.  <a href="struct_x_csi___s_pkt_data.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi___v_c_info.html">XCsi_VCInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typdef contains the structure for getting the information about a Virtual Channel.  <a href="struct_x_csi___v_c_info.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi___clk_lane_info.html">XCsi_ClkLaneInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typdef contains the structure for getting the information about the Clock Lane.  <a href="struct_x_csi___clk_lane_info.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi___data_lane_info.html">XCsi_DataLaneInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typdef contains the structure for getting the information about the Data Lane.  <a href="struct_x_csi___data_lane_info.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi___config.html">XCsi_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration structure for CSI Controller.  <a href="struct_x_csi___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi.html">XCsi</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> driver instance data.  <a href="struct_x_csi.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2e3bcd13f9f45da17b465a438cc4da44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga2e3bcd13f9f45da17b465a438cc4da44">XCSI_H_</a></td></tr>
<tr class="memdesc:ga2e3bcd13f9f45da17b465a438cc4da44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent circular inclusions by using protection macros.  <a href="#ga2e3bcd13f9f45da17b465a438cc4da44"></a><br/></td></tr>
<tr class="separator:ga2e3bcd13f9f45da17b465a438cc4da44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808cccc8f92bdf537656c722bc957c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga808cccc8f92bdf537656c722bc957c5b">XCSI_ENABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga808cccc8f92bdf537656c722bc957c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag denoting enabling of CSI.  <a href="#ga808cccc8f92bdf537656c722bc957c5b"></a><br/></td></tr>
<tr class="separator:ga808cccc8f92bdf537656c722bc957c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc0ece733382fa2f41d742cb1e8a513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gabfc0ece733382fa2f41d742cb1e8a513">XCSI_DISABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gabfc0ece733382fa2f41d742cb1e8a513"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag denoting disabling of CSI.  <a href="#gabfc0ece733382fa2f41d742cb1e8a513"></a><br/></td></tr>
<tr class="separator:gabfc0ece733382fa2f41d742cb1e8a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786775de6fcbfda6a432ab45e8a539e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga786775de6fcbfda6a432ab45e8a539e7">XCSI_MAX_LANES</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga786775de6fcbfda6a432ab45e8a539e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max Lanes supported by CSI.  <a href="#ga786775de6fcbfda6a432ab45e8a539e7"></a><br/></td></tr>
<tr class="separator:ga786775de6fcbfda6a432ab45e8a539e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32a1ad4d81c6c8328298f5339674d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa32a1ad4d81c6c8328298f5339674d18">XCSI_V10_MAX_VC</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaa32a1ad4d81c6c8328298f5339674d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max Virtual Channels supported for v1.0.  <a href="#gaa32a1ad4d81c6c8328298f5339674d18"></a><br/></td></tr>
<tr class="separator:gaa32a1ad4d81c6c8328298f5339674d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1807bf23ad5a48693ea0a6c91cfd8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac1807bf23ad5a48693ea0a6c91cfd8a5">XCSI_V20_MAX_VC</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gac1807bf23ad5a48693ea0a6c91cfd8a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max Virtual Channels supported for v2.0.  <a href="#gac1807bf23ad5a48693ea0a6c91cfd8a5"></a><br/></td></tr>
<tr class="separator:gac1807bf23ad5a48693ea0a6c91cfd8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfff4ce86a309b659d22a5727b4bd0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gacfff4ce86a309b659d22a5727b4bd0c4">XCSI_MAX_VC</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gacfff4ce86a309b659d22a5727b4bd0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max Virtual Channels supported for CSI.  <a href="#gacfff4ce86a309b659d22a5727b4bd0c4"></a><br/></td></tr>
<tr class="separator:gacfff4ce86a309b659d22a5727b4bd0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16d6db263fec82a0d02a92c4d248743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad16d6db263fec82a0d02a92c4d248743">XCSI_HW_H_</a></td></tr>
<tr class="memdesc:gad16d6db263fec82a0d02a92c4d248743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent circular inclusions by using protection macros.  <a href="#gad16d6db263fec82a0d02a92c4d248743"></a><br/></td></tr>
<tr class="separator:gad16d6db263fec82a0d02a92c4d248743"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3b00c1b69de1732b56face639ec2f7e9"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga3b00c1b69de1732b56face639ec2f7e9">XCsi_CallBack</a> )(void *CallBackRef, u32 Mask)</td></tr>
<tr class="memdesc:ga3b00c1b69de1732b56face639ec2f7e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback type for all interrupts defined.  <a href="#ga3b00c1b69de1732b56face639ec2f7e9"></a><br/></td></tr>
<tr class="separator:ga3b00c1b69de1732b56face639ec2f7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0805b66d6432c2d9cc42b1e2e8a547bc"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0805b66d6432c2d9cc42b1e2e8a547bc">XCsi_CfgInitialize</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, <a class="el" href="struct_x_csi___config.html">XCsi_Config</a> *CfgPtr, UINTPTR EffectiveAddr)</td></tr>
<tr class="memdesc:ga0805b66d6432c2d9cc42b1e2e8a547bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance provided by the caller based on the given Config structure.  <a href="#ga0805b66d6432c2d9cc42b1e2e8a547bc"></a><br/></td></tr>
<tr class="separator:ga0805b66d6432c2d9cc42b1e2e8a547bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0069d82265929da556da847513183dc5"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0069d82265929da556da847513183dc5">XCsi_Reset</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga0069d82265929da556da847513183dc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will do a reset of the IP.  <a href="#ga0069d82265929da556da847513183dc5"></a><br/></td></tr>
<tr class="separator:ga0069d82265929da556da847513183dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067001a4c7e39114b27d3926c4ae8e63"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga067001a4c7e39114b27d3926c4ae8e63">XCsi_Activate</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, u8 Flag)</td></tr>
<tr class="memdesc:ga067001a4c7e39114b27d3926c4ae8e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thsi function will enable/disable the IP Core to start processing.  <a href="#ga067001a4c7e39114b27d3926c4ae8e63"></a><br/></td></tr>
<tr class="separator:ga067001a4c7e39114b27d3926c4ae8e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757f09602140036cdf563da1df275d1a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga757f09602140036cdf563da1df275d1a">XCsi_Configure</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga757f09602140036cdf563da1df275d1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will configure the core with proper number of Active Lanes.  <a href="#ga757f09602140036cdf563da1df275d1a"></a><br/></td></tr>
<tr class="separator:ga757f09602140036cdf563da1df275d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4ced8d01b40c64ed467ff71ed4533c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga9a4ced8d01b40c64ed467ff71ed4533c">XCsi_GetShortPacket</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, <a class="el" href="struct_x_csi___s_pkt_data.html">XCsi_SPktData</a> *ShortPacketStruct)</td></tr>
<tr class="memdesc:ga9a4ced8d01b40c64ed467ff71ed4533c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will get the short packet received in the FIFO from the Generic Short Packet Register and fill up the structure passed from caller.  <a href="#ga9a4ced8d01b40c64ed467ff71ed4533c"></a><br/></td></tr>
<tr class="separator:ga9a4ced8d01b40c64ed467ff71ed4533c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2588fe696b38dd330514a55fd839965a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga2588fe696b38dd330514a55fd839965a">XCsi_GetClkLaneInfo</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, <a class="el" href="struct_x_csi___clk_lane_info.html">XCsi_ClkLaneInfo</a> *ClkLane)</td></tr>
<tr class="memdesc:ga2588fe696b38dd330514a55fd839965a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will get the information about the state of the Clock Lane.  <a href="#ga2588fe696b38dd330514a55fd839965a"></a><br/></td></tr>
<tr class="separator:ga2588fe696b38dd330514a55fd839965a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15dac2ab0092aadc270c1cd074ca917c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, u8 Lane, <a class="el" href="struct_x_csi___data_lane_info.html">XCsi_DataLaneInfo</a> *DataLane)</td></tr>
<tr class="memdesc:ga15dac2ab0092aadc270c1cd074ca917c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will get the information about the state of a Data Lane.  <a href="#ga15dac2ab0092aadc270c1cd074ca917c"></a><br/></td></tr>
<tr class="separator:ga15dac2ab0092aadc270c1cd074ca917c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccba2dc3c98a68b73ca3bfec33abe747"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, u8 Vc, <a class="el" href="struct_x_csi___v_c_info.html">XCsi_VCInfo</a> *VCInfo)</td></tr>
<tr class="memdesc:gaccba2dc3c98a68b73ca3bfec33abe747"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will get the line count, byte count and data type information about a Virtual Channel.  <a href="#gaccba2dc3c98a68b73ca3bfec33abe747"></a><br/></td></tr>
<tr class="separator:gaccba2dc3c98a68b73ca3bfec33abe747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60136f55dc84f4b4dde66f187b09a78d"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga60136f55dc84f4b4dde66f187b09a78d">XCsi_IsActiveLaneCountValid</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, u8 ActiveLanesCount)</td></tr>
<tr class="memdesc:ga60136f55dc84f4b4dde66f187b09a78d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks the validity of the active lanes parameter.  <a href="#ga60136f55dc84f4b4dde66f187b09a78d"></a><br/></td></tr>
<tr class="separator:ga60136f55dc84f4b4dde66f187b09a78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b26db795947d7a9f130f35649dcd18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_csi___config.html">XCsi_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab1b26db795947d7a9f130f35649dcd18">XCsi_LookupConfig</a> (u32 DeviceId)</td></tr>
<tr class="memdesc:gab1b26db795947d7a9f130f35649dcd18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look up the hardware configuration for a device instance.  <a href="#gab1b26db795947d7a9f130f35649dcd18"></a><br/></td></tr>
<tr class="separator:gab1b26db795947d7a9f130f35649dcd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06eaea50112054c5a19ea52976d00e9"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab06eaea50112054c5a19ea52976d00e9">XCsi_SelfTest</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr)</td></tr>
<tr class="memdesc:gab06eaea50112054c5a19ea52976d00e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Runs a self-test on the driver/device.  <a href="#gab06eaea50112054c5a19ea52976d00e9"></a><br/></td></tr>
<tr class="separator:gab06eaea50112054c5a19ea52976d00e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965f0a1afd6a596528c1d68642a65911"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga965f0a1afd6a596528c1d68642a65911">XCsi_IntrHandler</a> (void *InstancePtr)</td></tr>
<tr class="memdesc:ga965f0a1afd6a596528c1d68642a65911"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is the interrupt handler for the CSI2 Rx core.  <a href="#ga965f0a1afd6a596528c1d68642a65911"></a><br/></td></tr>
<tr class="separator:ga965f0a1afd6a596528c1d68642a65911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1df45621d8075df1f159781ae4936e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gacb1df45621d8075df1f159781ae4936e">XCsi_SetCallBack</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, u32 HandleType, void *Callbackfunc, void *Callbackref)</td></tr>
<tr class="memdesc:gacb1df45621d8075df1f159781ae4936e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This routine installs an asynchronous callback function for the given HandlerType:  <a href="#gacb1df45621d8075df1f159781ae4936e"></a><br/></td></tr>
<tr class="separator:gacb1df45621d8075df1f159781ae4936e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf224384089501234f8c3ef338fbe242f"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf224384089501234f8c3ef338fbe242f">XCsi_GetIntrEnable</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaf224384089501234f8c3ef338fbe242f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will get the interrupt mask set (enabled) in the CSI2 Rx core.  <a href="#gaf224384089501234f8c3ef338fbe242f"></a><br/></td></tr>
<tr class="separator:gaf224384089501234f8c3ef338fbe242f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd995a7fb82069ad196da70b4d033f19"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gacd995a7fb82069ad196da70b4d033f19">XCsi_IntrEnable</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, u32 Mask)</td></tr>
<tr class="memdesc:gacd995a7fb82069ad196da70b4d033f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will enable the interrupts present in the interrupt mask passed onto the function.  <a href="#gacd995a7fb82069ad196da70b4d033f19"></a><br/></td></tr>
<tr class="separator:gacd995a7fb82069ad196da70b4d033f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc5750f241d74489ee972978f99ec74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga9cc5750f241d74489ee972978f99ec74">XCsi_IntrDisable</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, u32 Mask)</td></tr>
<tr class="memdesc:ga9cc5750f241d74489ee972978f99ec74"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will disable the interrupts present in the interrupt mask passed onto the function.  <a href="#ga9cc5750f241d74489ee972978f99ec74"></a><br/></td></tr>
<tr class="separator:ga9cc5750f241d74489ee972978f99ec74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad685546b6515977cc8149620ef3298bd"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad685546b6515977cc8149620ef3298bd">XCsi_GetIntrStatus</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr)</td></tr>
<tr class="memdesc:gad685546b6515977cc8149620ef3298bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will get the list of interrupts pending in the Interrupt Status Register of the CSI2 Rx core.  <a href="#gad685546b6515977cc8149620ef3298bd"></a><br/></td></tr>
<tr class="separator:gad685546b6515977cc8149620ef3298bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237454e9bbb1b663513369b6bc703f97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga237454e9bbb1b663513369b6bc703f97">XCsi_InterruptClear</a> (<a class="el" href="struct_x_csi.html">XCsi</a> *InstancePtr, u32 Mask)</td></tr>
<tr class="memdesc:ga237454e9bbb1b663513369b6bc703f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will clear the interrupts set in the Interrupt Status Register of the CSI2 Rx core.  <a href="#ga237454e9bbb1b663513369b6bc703f97"></a><br/></td></tr>
<tr class="separator:ga237454e9bbb1b663513369b6bc703f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupt Types for setting Callbacks</h2></td></tr>
<tr class="memitem:ga5e09e8315ed79111e896d07c13bda3a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e09e8315ed79111e896d07c13bda3a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_HANDLER_DPHY</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5e09e8315ed79111e896d07c13bda3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca60dc045109f1dbb64a68214f9d247"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ca60dc045109f1dbb64a68214f9d247"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_HANDLER_PKTLVL</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9ca60dc045109f1dbb64a68214f9d247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d7c7c2417bf01ba2d1587f7715b883"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8d7c7c2417bf01ba2d1587f7715b883"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_HANDLER_PROTLVL</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf8d7c7c2417bf01ba2d1587f7715b883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e2fe84efd0c56e0b63ae53d3d7650e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9e2fe84efd0c56e0b63ae53d3d7650e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_HANDLER_SHORTPACKET</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa9e2fe84efd0c56e0b63ae53d3d7650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35985933f4901b919830bc8b765a866b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35985933f4901b919830bc8b765a866b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_HANDLER_FRAMERECVD</b>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga35985933f4901b919830bc8b765a866b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad39ccb5e0f7f0b60b96755c17d1c8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ad39ccb5e0f7f0b60b96755c17d1c8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_HANDLER_VCXERR</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga5ad39ccb5e0f7f0b60b96755c17d1c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c4b49b1c1c0d1d887fa951de5dcb99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73c4b49b1c1c0d1d887fa951de5dcb99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_HANDLER_OTHERERROR</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga73c4b49b1c1c0d1d887fa951de5dcb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Device registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe905567f3f1e4630e21d2f8192509576"></a>Register sets of MIPI CSI2 Rx Core </p>
</td></tr>
<tr class="memitem:ga72ee03f2d6507e9a69b4e9d14b653a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga72ee03f2d6507e9a69b4e9d14b653a49">XCSI_CCR_OFFSET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga72ee03f2d6507e9a69b4e9d14b653a49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Configuration Register.  <a href="#ga72ee03f2d6507e9a69b4e9d14b653a49"></a><br/></td></tr>
<tr class="separator:ga72ee03f2d6507e9a69b4e9d14b653a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8101fc57292094f5402ea935b981511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf8101fc57292094f5402ea935b981511">XCSI_PCR_OFFSET</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaf8101fc57292094f5402ea935b981511"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protocol Configuration Register.  <a href="#gaf8101fc57292094f5402ea935b981511"></a><br/></td></tr>
<tr class="separator:gaf8101fc57292094f5402ea935b981511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4067a8a9f3ab58317ed398fe728b0f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga4067a8a9f3ab58317ed398fe728b0f3b">XCSI_CSR_OFFSET</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga4067a8a9f3ab58317ed398fe728b0f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Status Register.  <a href="#ga4067a8a9f3ab58317ed398fe728b0f3b"></a><br/></td></tr>
<tr class="separator:ga4067a8a9f3ab58317ed398fe728b0f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc61f1c74c32f6a1a258b1f8a9760ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gafc61f1c74c32f6a1a258b1f8a9760ef0">XCSI_GIER_OFFSET</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gafc61f1c74c32f6a1a258b1f8a9760ef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Interrupt Register.  <a href="#gafc61f1c74c32f6a1a258b1f8a9760ef0"></a><br/></td></tr>
<tr class="separator:gafc61f1c74c32f6a1a258b1f8a9760ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf032f37565c991932495f74683bad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga2cf032f37565c991932495f74683bad2">XCSI_ISR_OFFSET</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr class="memdesc:ga2cf032f37565c991932495f74683bad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register.  <a href="#ga2cf032f37565c991932495f74683bad2"></a><br/></td></tr>
<tr class="separator:ga2cf032f37565c991932495f74683bad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917fccb31f77be483428d2df283c5b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga917fccb31f77be483428d2df283c5b1a">XCSI_IER_OFFSET</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr class="memdesc:ga917fccb31f77be483428d2df283c5b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register.  <a href="#ga917fccb31f77be483428d2df283c5b1a"></a><br/></td></tr>
<tr class="separator:ga917fccb31f77be483428d2df283c5b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36c83bb3e2e4f61e51f4a8e4794963d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac36c83bb3e2e4f61e51f4a8e4794963d">XCSI_SPKTR_OFFSET</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:gac36c83bb3e2e4f61e51f4a8e4794963d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic Short Packet Register.  <a href="#gac36c83bb3e2e4f61e51f4a8e4794963d"></a><br/></td></tr>
<tr class="separator:gac36c83bb3e2e4f61e51f4a8e4794963d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f623d43aa529c983d38dd2d226a4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga53f623d43aa529c983d38dd2d226a4d7">XCSI_VCX_FE_OFFSET</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr class="memdesc:ga53f623d43aa529c983d38dd2d226a4d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCx Frame Error Register.  <a href="#ga53f623d43aa529c983d38dd2d226a4d7"></a><br/></td></tr>
<tr class="separator:ga53f623d43aa529c983d38dd2d226a4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfb6fd4c714b9564f8c914d00bf9fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga6cfb6fd4c714b9564f8c914d00bf9fc0">XCSI_CLKINFR_OFFSET</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr class="memdesc:ga6cfb6fd4c714b9564f8c914d00bf9fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Lane Info Register.  <a href="#ga6cfb6fd4c714b9564f8c914d00bf9fc0"></a><br/></td></tr>
<tr class="separator:ga6cfb6fd4c714b9564f8c914d00bf9fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1056f273fc84b3b7241bc67ac254407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab1056f273fc84b3b7241bc67ac254407">XCSI_L0INFR_OFFSET</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gab1056f273fc84b3b7241bc67ac254407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane Information Registers.  <a href="#gab1056f273fc84b3b7241bc67ac254407"></a><br/></td></tr>
<tr class="separator:gab1056f273fc84b3b7241bc67ac254407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47796db49877d9816ec92136a05272e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga47796db49877d9816ec92136a05272e7">XCSI_L1INFR_OFFSET</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr class="memdesc:ga47796db49877d9816ec92136a05272e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane 1 Info Register.  <a href="#ga47796db49877d9816ec92136a05272e7"></a><br/></td></tr>
<tr class="separator:ga47796db49877d9816ec92136a05272e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb5b9b81f7ceceaf46e52246b0c0dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaecb5b9b81f7ceceaf46e52246b0c0dbb">XCSI_L2INFR_OFFSET</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr class="memdesc:gaecb5b9b81f7ceceaf46e52246b0c0dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane 2 Info Register.  <a href="#gaecb5b9b81f7ceceaf46e52246b0c0dbb"></a><br/></td></tr>
<tr class="separator:gaecb5b9b81f7ceceaf46e52246b0c0dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc141b9aa188308339a761656b08b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga6dc141b9aa188308339a761656b08b58">XCSI_L3INFR_OFFSET</a>&#160;&#160;&#160;0x0000004C</td></tr>
<tr class="memdesc:ga6dc141b9aa188308339a761656b08b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lane 3 Info Register.  <a href="#ga6dc141b9aa188308339a761656b08b58"></a><br/></td></tr>
<tr class="separator:ga6dc141b9aa188308339a761656b08b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68533f6063c55f0fdc873c1139fcfa06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga68533f6063c55f0fdc873c1139fcfa06">XCSI_VC0INF1R_OFFSET</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="memdesc:ga68533f6063c55f0fdc873c1139fcfa06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Image Information Register for each Virtual Channel.  <a href="#ga68533f6063c55f0fdc873c1139fcfa06"></a><br/></td></tr>
<tr class="separator:ga68533f6063c55f0fdc873c1139fcfa06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e781545d36b0508cb2b60bae8f7fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga22e781545d36b0508cb2b60bae8f7fcb">XCSI_VC0INF2R_OFFSET</a>&#160;&#160;&#160;0x00000064</td></tr>
<tr class="memdesc:ga22e781545d36b0508cb2b60bae8f7fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 0 Image Information 2 Register.  <a href="#ga22e781545d36b0508cb2b60bae8f7fcb"></a><br/></td></tr>
<tr class="separator:ga22e781545d36b0508cb2b60bae8f7fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95310bd1ba5ca04ffed06b2d30c3676b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga95310bd1ba5ca04ffed06b2d30c3676b">XCSI_VC1INF1R_OFFSET</a>&#160;&#160;&#160;0x00000068</td></tr>
<tr class="memdesc:ga95310bd1ba5ca04ffed06b2d30c3676b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 1 Image Information 1 Register.  <a href="#ga95310bd1ba5ca04ffed06b2d30c3676b"></a><br/></td></tr>
<tr class="separator:ga95310bd1ba5ca04ffed06b2d30c3676b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1daa3562e261f4a59a2c9c674dd6cc4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga1daa3562e261f4a59a2c9c674dd6cc4c">XCSI_VC1INF2R_OFFSET</a>&#160;&#160;&#160;0x0000006C</td></tr>
<tr class="memdesc:ga1daa3562e261f4a59a2c9c674dd6cc4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 1 Image Information 2 Register.  <a href="#ga1daa3562e261f4a59a2c9c674dd6cc4c"></a><br/></td></tr>
<tr class="separator:ga1daa3562e261f4a59a2c9c674dd6cc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7aebd18feb139114496406c0aa8b401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gae7aebd18feb139114496406c0aa8b401">XCSI_VC2INF1R_OFFSET</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="memdesc:gae7aebd18feb139114496406c0aa8b401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 2 Image Information 1 Register.  <a href="#gae7aebd18feb139114496406c0aa8b401"></a><br/></td></tr>
<tr class="separator:gae7aebd18feb139114496406c0aa8b401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac800016b59ac0d2795c4bd3cd0bb205c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac800016b59ac0d2795c4bd3cd0bb205c">XCSI_VC2INF2R_OFFSET</a>&#160;&#160;&#160;0x00000074</td></tr>
<tr class="memdesc:gac800016b59ac0d2795c4bd3cd0bb205c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 2 Image Information 2 Register.  <a href="#gac800016b59ac0d2795c4bd3cd0bb205c"></a><br/></td></tr>
<tr class="separator:gac800016b59ac0d2795c4bd3cd0bb205c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2767d6df613cc40bced4621792a2ece3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga2767d6df613cc40bced4621792a2ece3">XCSI_VC3INF1R_OFFSET</a>&#160;&#160;&#160;0x00000078</td></tr>
<tr class="memdesc:ga2767d6df613cc40bced4621792a2ece3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 3 Image Information 1 Register.  <a href="#ga2767d6df613cc40bced4621792a2ece3"></a><br/></td></tr>
<tr class="separator:ga2767d6df613cc40bced4621792a2ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2fae740c8f860b26b7d6b47a6e0deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga9f2fae740c8f860b26b7d6b47a6e0deb">XCSI_VC3INF2R_OFFSET</a>&#160;&#160;&#160;0x0000007C</td></tr>
<tr class="memdesc:ga9f2fae740c8f860b26b7d6b47a6e0deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 3 Image Information 2 Register.  <a href="#ga9f2fae740c8f860b26b7d6b47a6e0deb"></a><br/></td></tr>
<tr class="separator:ga9f2fae740c8f860b26b7d6b47a6e0deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c37c22eb648b6966d38a6a2a8728c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga37c37c22eb648b6966d38a6a2a8728c1">XCSI_VC4INF1R_OFFSET</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga37c37c22eb648b6966d38a6a2a8728c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 4 Image Information 1 Register.  <a href="#ga37c37c22eb648b6966d38a6a2a8728c1"></a><br/></td></tr>
<tr class="separator:ga37c37c22eb648b6966d38a6a2a8728c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab561660ccfd25c915f24e47c4f2125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0ab561660ccfd25c915f24e47c4f2125">XCSI_VC4INF2R_OFFSET</a>&#160;&#160;&#160;0x00000084</td></tr>
<tr class="memdesc:ga0ab561660ccfd25c915f24e47c4f2125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 4 Image Information 2 Register.  <a href="#ga0ab561660ccfd25c915f24e47c4f2125"></a><br/></td></tr>
<tr class="separator:ga0ab561660ccfd25c915f24e47c4f2125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8508b637ce9c05e66919bd93cda62f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa8508b637ce9c05e66919bd93cda62f6">XCSI_VC5INF1R_OFFSET</a>&#160;&#160;&#160;0x00000088</td></tr>
<tr class="memdesc:gaa8508b637ce9c05e66919bd93cda62f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 5 Image Information 1 Register.  <a href="#gaa8508b637ce9c05e66919bd93cda62f6"></a><br/></td></tr>
<tr class="separator:gaa8508b637ce9c05e66919bd93cda62f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99450fe61a0c1450de68e3f30a4ce22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad99450fe61a0c1450de68e3f30a4ce22">XCSI_VC5INF2R_OFFSET</a>&#160;&#160;&#160;0x0000008C</td></tr>
<tr class="memdesc:gad99450fe61a0c1450de68e3f30a4ce22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 5 Image Information 2 Register.  <a href="#gad99450fe61a0c1450de68e3f30a4ce22"></a><br/></td></tr>
<tr class="separator:gad99450fe61a0c1450de68e3f30a4ce22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf731488fa0a66097d25b6a4a53c23cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf731488fa0a66097d25b6a4a53c23cb8">XCSI_VC6INF1R_OFFSET</a>&#160;&#160;&#160;0x00000090</td></tr>
<tr class="memdesc:gaf731488fa0a66097d25b6a4a53c23cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 6 Image Information 1 Register.  <a href="#gaf731488fa0a66097d25b6a4a53c23cb8"></a><br/></td></tr>
<tr class="separator:gaf731488fa0a66097d25b6a4a53c23cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7121075783b715957aa8d5f1ad7d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga1d7121075783b715957aa8d5f1ad7d68">XCSI_VC6INF2R_OFFSET</a>&#160;&#160;&#160;0x00000094</td></tr>
<tr class="memdesc:ga1d7121075783b715957aa8d5f1ad7d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 6 Image Information 2 Register.  <a href="#ga1d7121075783b715957aa8d5f1ad7d68"></a><br/></td></tr>
<tr class="separator:ga1d7121075783b715957aa8d5f1ad7d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace23f592807d7d90e1a71317c2aaed72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gace23f592807d7d90e1a71317c2aaed72">XCSI_VC7INF1R_OFFSET</a>&#160;&#160;&#160;0x00000098</td></tr>
<tr class="memdesc:gace23f592807d7d90e1a71317c2aaed72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 7 Image Information 1 Register.  <a href="#gace23f592807d7d90e1a71317c2aaed72"></a><br/></td></tr>
<tr class="separator:gace23f592807d7d90e1a71317c2aaed72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80fdec49f33b2c9820811fdb84da981f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga80fdec49f33b2c9820811fdb84da981f">XCSI_VC7INF2R_OFFSET</a>&#160;&#160;&#160;0x0000009C</td></tr>
<tr class="memdesc:ga80fdec49f33b2c9820811fdb84da981f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 7 Image Information 2 Register.  <a href="#ga80fdec49f33b2c9820811fdb84da981f"></a><br/></td></tr>
<tr class="separator:ga80fdec49f33b2c9820811fdb84da981f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4b75a1984acb4b31f20853fbb7c420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gabb4b75a1984acb4b31f20853fbb7c420">XCSI_VC8INF1R_OFFSET</a>&#160;&#160;&#160;0x000000A0</td></tr>
<tr class="memdesc:gabb4b75a1984acb4b31f20853fbb7c420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 8 Image Information 1 Register.  <a href="#gabb4b75a1984acb4b31f20853fbb7c420"></a><br/></td></tr>
<tr class="separator:gabb4b75a1984acb4b31f20853fbb7c420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2cf7e0667aa02c1789ce486838ce88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gadb2cf7e0667aa02c1789ce486838ce88">XCSI_VC8INF2R_OFFSET</a>&#160;&#160;&#160;0x000000A4</td></tr>
<tr class="memdesc:gadb2cf7e0667aa02c1789ce486838ce88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 8 Image Information 2 Register.  <a href="#gadb2cf7e0667aa02c1789ce486838ce88"></a><br/></td></tr>
<tr class="separator:gadb2cf7e0667aa02c1789ce486838ce88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea739c2b5064ae49d41d19e3f2b33bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaea739c2b5064ae49d41d19e3f2b33bcc">XCSI_VC9INF1R_OFFSET</a>&#160;&#160;&#160;0x000000A8</td></tr>
<tr class="memdesc:gaea739c2b5064ae49d41d19e3f2b33bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 9 Image Information 1 Register.  <a href="#gaea739c2b5064ae49d41d19e3f2b33bcc"></a><br/></td></tr>
<tr class="separator:gaea739c2b5064ae49d41d19e3f2b33bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63baeb72c4d364863356094ec55def73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga63baeb72c4d364863356094ec55def73">XCSI_VC9INF2R_OFFSET</a>&#160;&#160;&#160;0x000000AC</td></tr>
<tr class="memdesc:ga63baeb72c4d364863356094ec55def73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 9 Image Information 2 Register.  <a href="#ga63baeb72c4d364863356094ec55def73"></a><br/></td></tr>
<tr class="separator:ga63baeb72c4d364863356094ec55def73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929b3ec22e7badc918feea297eecc823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga929b3ec22e7badc918feea297eecc823">XCSI_VC10INF1R_OFFSET</a>&#160;&#160;&#160;0x000000B0</td></tr>
<tr class="memdesc:ga929b3ec22e7badc918feea297eecc823"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 10 Image Information 1 Register.  <a href="#ga929b3ec22e7badc918feea297eecc823"></a><br/></td></tr>
<tr class="separator:ga929b3ec22e7badc918feea297eecc823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed82840542895fccda7024d6abf788c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaaed82840542895fccda7024d6abf788c">XCSI_VC10INF2R_OFFSET</a>&#160;&#160;&#160;0x000000B4</td></tr>
<tr class="memdesc:gaaed82840542895fccda7024d6abf788c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 10 Image Information 2 Register.  <a href="#gaaed82840542895fccda7024d6abf788c"></a><br/></td></tr>
<tr class="separator:gaaed82840542895fccda7024d6abf788c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192ace4c5adfcd01b73004d2c10631e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gae192ace4c5adfcd01b73004d2c10631e">XCSI_VC11INF1R_OFFSET</a>&#160;&#160;&#160;0x000000B8</td></tr>
<tr class="memdesc:gae192ace4c5adfcd01b73004d2c10631e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 11 Image Information 1 Register.  <a href="#gae192ace4c5adfcd01b73004d2c10631e"></a><br/></td></tr>
<tr class="separator:gae192ace4c5adfcd01b73004d2c10631e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d4dffda89eb9b906754c9f97855899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab6d4dffda89eb9b906754c9f97855899">XCSI_VC11INF2R_OFFSET</a>&#160;&#160;&#160;0x000000BC</td></tr>
<tr class="memdesc:gab6d4dffda89eb9b906754c9f97855899"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 11 Image Information 2 Register.  <a href="#gab6d4dffda89eb9b906754c9f97855899"></a><br/></td></tr>
<tr class="separator:gab6d4dffda89eb9b906754c9f97855899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76e6644ce3b971c6dd3e86c296ccae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab76e6644ce3b971c6dd3e86c296ccae7">XCSI_VC12INF1R_OFFSET</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr class="memdesc:gab76e6644ce3b971c6dd3e86c296ccae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 12 Image Information 1 Register.  <a href="#gab76e6644ce3b971c6dd3e86c296ccae7"></a><br/></td></tr>
<tr class="separator:gab76e6644ce3b971c6dd3e86c296ccae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad788ceeba63e5d3474de3ecb3515d6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad788ceeba63e5d3474de3ecb3515d6fe">XCSI_VC12INF2R_OFFSET</a>&#160;&#160;&#160;0x000000C4</td></tr>
<tr class="memdesc:gad788ceeba63e5d3474de3ecb3515d6fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 12 Image Information 2 Register.  <a href="#gad788ceeba63e5d3474de3ecb3515d6fe"></a><br/></td></tr>
<tr class="separator:gad788ceeba63e5d3474de3ecb3515d6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98f48e911073dc9ccb1fc24921b65f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gae98f48e911073dc9ccb1fc24921b65f5">XCSI_VC13INF1R_OFFSET</a>&#160;&#160;&#160;0x000000C8</td></tr>
<tr class="memdesc:gae98f48e911073dc9ccb1fc24921b65f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 13 Image Information 1 Register.  <a href="#gae98f48e911073dc9ccb1fc24921b65f5"></a><br/></td></tr>
<tr class="separator:gae98f48e911073dc9ccb1fc24921b65f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466fb460cc084d1ea6c6f9fc8689b9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga466fb460cc084d1ea6c6f9fc8689b9fd">XCSI_VC13INF2R_OFFSET</a>&#160;&#160;&#160;0x000000CC</td></tr>
<tr class="memdesc:ga466fb460cc084d1ea6c6f9fc8689b9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 13 Image Information 2 Register.  <a href="#ga466fb460cc084d1ea6c6f9fc8689b9fd"></a><br/></td></tr>
<tr class="separator:ga466fb460cc084d1ea6c6f9fc8689b9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8203df0f1401b6482e6ef7c8e6a58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga9a8203df0f1401b6482e6ef7c8e6a58d">XCSI_VC14INF1R_OFFSET</a>&#160;&#160;&#160;0x000000D0</td></tr>
<tr class="memdesc:ga9a8203df0f1401b6482e6ef7c8e6a58d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 14 Image Information 1 Register.  <a href="#ga9a8203df0f1401b6482e6ef7c8e6a58d"></a><br/></td></tr>
<tr class="separator:ga9a8203df0f1401b6482e6ef7c8e6a58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483ed1c0114997a341beb702f0001b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga483ed1c0114997a341beb702f0001b30">XCSI_VC14INF2R_OFFSET</a>&#160;&#160;&#160;0x000000D4</td></tr>
<tr class="memdesc:ga483ed1c0114997a341beb702f0001b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 14 Image Information 2 Register.  <a href="#ga483ed1c0114997a341beb702f0001b30"></a><br/></td></tr>
<tr class="separator:ga483ed1c0114997a341beb702f0001b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe317ecb3422adbff0842b366715b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga1fe317ecb3422adbff0842b366715b4b">XCSI_VC15INF1R_OFFSET</a>&#160;&#160;&#160;0x000000D8</td></tr>
<tr class="memdesc:ga1fe317ecb3422adbff0842b366715b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 15 Image Information 1 Register.  <a href="#ga1fe317ecb3422adbff0842b366715b4b"></a><br/></td></tr>
<tr class="separator:ga1fe317ecb3422adbff0842b366715b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663ad4aa67d8c9fa732b8e56178e6acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga663ad4aa67d8c9fa732b8e56178e6acb">XCSI_VC15INF2R_OFFSET</a>&#160;&#160;&#160;0x000000DC</td></tr>
<tr class="memdesc:ga663ad4aa67d8c9fa732b8e56178e6acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Channel 15 Image Information 2 Register.  <a href="#ga663ad4aa67d8c9fa732b8e56178e6acb"></a><br/></td></tr>
<tr class="separator:ga663ad4aa67d8c9fa732b8e56178e6acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XCSI_CCR_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7c29d0c6d8bba80908f37eecd1101400"></a>This register is used for the enabling/disabling and resetting the core of CSI2 Rx Controller </p>
</td></tr>
<tr class="memitem:ga1122ee2fbfb182f69f89198cd2703960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga1122ee2fbfb182f69f89198cd2703960">XCSI_CCR_SOFTRESET_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga1122ee2fbfb182f69f89198cd2703960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft Reset the core.  <a href="#ga1122ee2fbfb182f69f89198cd2703960"></a><br/></td></tr>
<tr class="separator:ga1122ee2fbfb182f69f89198cd2703960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25f26dadcff486de30dd0a35840d690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa25f26dadcff486de30dd0a35840d690">XCSI_CCR_COREENB_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaa25f26dadcff486de30dd0a35840d690"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable core.  <a href="#gaa25f26dadcff486de30dd0a35840d690"></a><br/></td></tr>
<tr class="separator:gaa25f26dadcff486de30dd0a35840d690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498b9795a9621573e825835356578aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga498b9795a9621573e825835356578aef">XCSI_CCR_SOFTRESET_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga498b9795a9621573e825835356578aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Soft reset.  <a href="#ga498b9795a9621573e825835356578aef"></a><br/></td></tr>
<tr class="separator:ga498b9795a9621573e825835356578aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83594311ee47cf73921cc742047e2ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga83594311ee47cf73921cc742047e2ba9">XCSI_CCR_COREENB_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga83594311ee47cf73921cc742047e2ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Core Enable.  <a href="#ga83594311ee47cf73921cc742047e2ba9"></a><br/></td></tr>
<tr class="separator:ga83594311ee47cf73921cc742047e2ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offset of XCSI_PCR_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3d616f33bb9cf03e8d68021137a72fd2"></a>This register reports the number of lanes configured during core generation and number of lanes actively used. </p>
</td></tr>
<tr class="memitem:gaa6d342b075b0d33fdb5f14ed50bb293d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa6d342b075b0d33fdb5f14ed50bb293d">XCSI_PCR_MAXLANES_MASK</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr class="memdesc:gaa6d342b075b0d33fdb5f14ed50bb293d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum lanes in core.  <a href="#gaa6d342b075b0d33fdb5f14ed50bb293d"></a><br/></td></tr>
<tr class="separator:gaa6d342b075b0d33fdb5f14ed50bb293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c642bd457202f8492027f2bce0d72cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga9c642bd457202f8492027f2bce0d72cc">XCSI_PCR_ACTLANES_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="memdesc:ga9c642bd457202f8492027f2bce0d72cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active lanes in core.  <a href="#ga9c642bd457202f8492027f2bce0d72cc"></a><br/></td></tr>
<tr class="separator:ga9c642bd457202f8492027f2bce0d72cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58f3b3b77f7eb5ccab7f6a2fe9b064e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad58f3b3b77f7eb5ccab7f6a2fe9b064e">XCSI_PCR_MAXLANES_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gad58f3b3b77f7eb5ccab7f6a2fe9b064e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Max Lanes.  <a href="#gad58f3b3b77f7eb5ccab7f6a2fe9b064e"></a><br/></td></tr>
<tr class="separator:gad58f3b3b77f7eb5ccab7f6a2fe9b064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bd9b48a7f57f7a728e0d5373228654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga85bd9b48a7f57f7a728e0d5373228654">XCSI_PCR_ACTLANES_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga85bd9b48a7f57f7a728e0d5373228654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Active Lanes.  <a href="#ga85bd9b48a7f57f7a728e0d5373228654"></a><br/></td></tr>
<tr class="separator:ga85bd9b48a7f57f7a728e0d5373228654"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XCSI_CSR_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb3432c4e48e286d6db78f84c200921b8"></a>This register captures the core's status. </p>
</td></tr>
<tr class="memitem:gab1ca0a2dfe60cb73338075d2a6f6b814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab1ca0a2dfe60cb73338075d2a6f6b814">XCSI_CSR_PKTCOUNT_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:gab1ca0a2dfe60cb73338075d2a6f6b814"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit Packet Counter  <a href="#gab1ca0a2dfe60cb73338075d2a6f6b814"></a><br/></td></tr>
<tr class="separator:gab1ca0a2dfe60cb73338075d2a6f6b814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a2efbc0ff6b0b9b3b8f412eae0ffe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga78a2efbc0ff6b0b9b3b8f412eae0ffe6">XCSI_CSR_SPFIFOFULL_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga78a2efbc0ff6b0b9b3b8f412eae0ffe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short Packet FIFO Full.  <a href="#ga78a2efbc0ff6b0b9b3b8f412eae0ffe6"></a><br/></td></tr>
<tr class="separator:ga78a2efbc0ff6b0b9b3b8f412eae0ffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d25082b41b6df9ed5acc01525a99fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga9d25082b41b6df9ed5acc01525a99fc3">XCSI_CSR_SPFIFONE_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga9d25082b41b6df9ed5acc01525a99fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short Packet FIFO Not Empty.  <a href="#ga9d25082b41b6df9ed5acc01525a99fc3"></a><br/></td></tr>
<tr class="separator:ga9d25082b41b6df9ed5acc01525a99fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d889c5b49ed24bbf148459a1f9c0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa1d889c5b49ed24bbf148459a1f9c0bb">XCSI_CSR_SLBF_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gaa1d889c5b49ed24bbf148459a1f9c0bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream Line Buffer Full.  <a href="#gaa1d889c5b49ed24bbf148459a1f9c0bb"></a><br/></td></tr>
<tr class="separator:gaa1d889c5b49ed24bbf148459a1f9c0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7641be1019777c18720d2ef6fbe0f9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7641be1019777c18720d2ef6fbe0f9e4">XCSI_CSR_RIPCD_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga7641be1019777c18720d2ef6fbe0f9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset in Progress OR Core Disabled.  <a href="#ga7641be1019777c18720d2ef6fbe0f9e4"></a><br/></td></tr>
<tr class="separator:ga7641be1019777c18720d2ef6fbe0f9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff0c78001c0c16d87abac8c2c54cbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5ff0c78001c0c16d87abac8c2c54cbd6">XCSI_CSR_PKTCOUNT_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga5ff0c78001c0c16d87abac8c2c54cbd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Packet Counter.  <a href="#ga5ff0c78001c0c16d87abac8c2c54cbd6"></a><br/></td></tr>
<tr class="separator:ga5ff0c78001c0c16d87abac8c2c54cbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebb09a90e453b7c0bba4ffb35c2cbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga9ebb09a90e453b7c0bba4ffb35c2cbcb">XCSI_CSR_SPFIFOFULL_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga9ebb09a90e453b7c0bba4ffb35c2cbcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Short Packet FIFO Full.  <a href="#ga9ebb09a90e453b7c0bba4ffb35c2cbcb"></a><br/></td></tr>
<tr class="separator:ga9ebb09a90e453b7c0bba4ffb35c2cbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac070bad1ccc03b8948b350737f1c5c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac070bad1ccc03b8948b350737f1c5c2d">XCSI_CSR_SPFIFONE_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gac070bad1ccc03b8948b350737f1c5c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Short Packet Not Empty.  <a href="#gac070bad1ccc03b8948b350737f1c5c2d"></a><br/></td></tr>
<tr class="separator:gac070bad1ccc03b8948b350737f1c5c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfdcdad0e44a788827827d4b0bee985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga6bfdcdad0e44a788827827d4b0bee985">XCSI_CSR_SLBF_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga6bfdcdad0e44a788827827d4b0bee985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Stream Line Buffer Full.  <a href="#ga6bfdcdad0e44a788827827d4b0bee985"></a><br/></td></tr>
<tr class="separator:ga6bfdcdad0e44a788827827d4b0bee985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b10c9662aa023f2ea1fbfb2715a76d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga4b10c9662aa023f2ea1fbfb2715a76d0">XCSI_CSR_RIPCD_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4b10c9662aa023f2ea1fbfb2715a76d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Shift for Reset in Progress.  <a href="#ga4b10c9662aa023f2ea1fbfb2715a76d0"></a><br/></td></tr>
<tr class="separator:ga4b10c9662aa023f2ea1fbfb2715a76d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XCSI_GIER_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb5e847c8d19305532db4886d1c1fec20"></a>This register contains the global interrupt enable bit. </p>
</td></tr>
<tr class="memitem:gaab896b8cfcda4488023655ff3de7afbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaab896b8cfcda4488023655ff3de7afbd">XCSI_GIER_GIE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gaab896b8cfcda4488023655ff3de7afbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Interrupt Enable bit.  <a href="#gaab896b8cfcda4488023655ff3de7afbd"></a><br/></td></tr>
<tr class="separator:gaab896b8cfcda4488023655ff3de7afbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa037a657c8bdf0bb762a09e7d26596ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa037a657c8bdf0bb762a09e7d26596ad">XCSI_GIER_GIE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa037a657c8bdf0bb762a09e7d26596ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Global Interrupt Enable.  <a href="#gaa037a657c8bdf0bb762a09e7d26596ad"></a><br/></td></tr>
<tr class="separator:gaa037a657c8bdf0bb762a09e7d26596ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae88f664f3f33e8161a63bf138b4e6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaae88f664f3f33e8161a63bf138b4e6f7">XCSI_GIER_SET</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaae88f664f3f33e8161a63bf138b4e6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Global Interrupts.  <a href="#gaae88f664f3f33e8161a63bf138b4e6f7"></a><br/></td></tr>
<tr class="separator:gaae88f664f3f33e8161a63bf138b4e6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc916533bdd27702dce52fd82882cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaefc916533bdd27702dce52fd82882cdc">XCSI_GIER_RESET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaefc916533bdd27702dce52fd82882cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the Global Interrupts.  <a href="#gaefc916533bdd27702dce52fd82882cdc"></a><br/></td></tr>
<tr class="separator:gaefc916533bdd27702dce52fd82882cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XCSI_ISR_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5748518190c4428e895596da1f76ac34"></a>This register contains the interrupt status. </p>
</td></tr>
<tr class="memitem:ga92dc3b2b6b12f81c20169d031df90f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga92dc3b2b6b12f81c20169d031df90f06">XCSI_ISR_FR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga92dc3b2b6b12f81c20169d031df90f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Received.  <a href="#ga92dc3b2b6b12f81c20169d031df90f06"></a><br/></td></tr>
<tr class="separator:ga92dc3b2b6b12f81c20169d031df90f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376c33323cc8d9e936d8ccd59c30819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga376c33323cc8d9e936d8ccd59c30819c">XCSI_ISR_VCXFE_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga376c33323cc8d9e936d8ccd59c30819c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCX Frame Error.  <a href="#ga376c33323cc8d9e936d8ccd59c30819c"></a><br/></td></tr>
<tr class="separator:ga376c33323cc8d9e936d8ccd59c30819c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf279790a41e3d21010da8c09ddc3b8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gabf279790a41e3d21010da8c09ddc3b8c">XCSI_ISR_WC_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:gabf279790a41e3d21010da8c09ddc3b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word count corruption.  <a href="#gabf279790a41e3d21010da8c09ddc3b8c"></a><br/></td></tr>
<tr class="separator:gabf279790a41e3d21010da8c09ddc3b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b6abfb20a3ffedc8df2488562dc8495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga8b6abfb20a3ffedc8df2488562dc8495">XCSI_ISR_ILC_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga8b6abfb20a3ffedc8df2488562dc8495"><td class="mdescLeft">&#160;</td><td class="mdescRight">Incorrect Lanes Configured.  <a href="#ga8b6abfb20a3ffedc8df2488562dc8495"></a><br/></td></tr>
<tr class="separator:ga8b6abfb20a3ffedc8df2488562dc8495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1a1a210bb500ecd2a0c58a5eef5be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gafe1a1a210bb500ecd2a0c58a5eef5be4">XCSI_ISR_SPFIFOF_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:gafe1a1a210bb500ecd2a0c58a5eef5be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short Packet FIFO FULL.  <a href="#gafe1a1a210bb500ecd2a0c58a5eef5be4"></a><br/></td></tr>
<tr class="separator:gafe1a1a210bb500ecd2a0c58a5eef5be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285512d0a1bfb66b58d3de2b7af69943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga285512d0a1bfb66b58d3de2b7af69943">XCSI_ISR_SPFIFONE_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:ga285512d0a1bfb66b58d3de2b7af69943"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short Packet FIFO Not Empty.  <a href="#ga285512d0a1bfb66b58d3de2b7af69943"></a><br/></td></tr>
<tr class="separator:ga285512d0a1bfb66b58d3de2b7af69943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0256d563ee562bf8cfc2f6639aa76f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0256d563ee562bf8cfc2f6639aa76f38">XCSI_ISR_SLBF_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:ga0256d563ee562bf8cfc2f6639aa76f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream Line Buffer Full.  <a href="#ga0256d563ee562bf8cfc2f6639aa76f38"></a><br/></td></tr>
<tr class="separator:ga0256d563ee562bf8cfc2f6639aa76f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9043b42cca9f9e4fe7747e82826d0ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad9043b42cca9f9e4fe7747e82826d0ca">XCSI_ISR_STOP_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:gad9043b42cca9f9e4fe7747e82826d0ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect Stop State.  <a href="#gad9043b42cca9f9e4fe7747e82826d0ca"></a><br/></td></tr>
<tr class="separator:gad9043b42cca9f9e4fe7747e82826d0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ce1e237d01b528eb15a32a7bea0486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac5ce1e237d01b528eb15a32a7bea0486">XCSI_ISR_SOTERR_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:gac5ce1e237d01b528eb15a32a7bea0486"><td class="mdescLeft">&#160;</td><td class="mdescRight">SoT Error.  <a href="#gac5ce1e237d01b528eb15a32a7bea0486"></a><br/></td></tr>
<tr class="separator:gac5ce1e237d01b528eb15a32a7bea0486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f87aed43010ab21d06e37e27c69985a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7f87aed43010ab21d06e37e27c69985a">XCSI_ISR_SOTSYNCERR_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga7f87aed43010ab21d06e37e27c69985a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SoT Sync Error.  <a href="#ga7f87aed43010ab21d06e37e27c69985a"></a><br/></td></tr>
<tr class="separator:ga7f87aed43010ab21d06e37e27c69985a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6fbd52d01314eddc7559e4525bcca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaaf6fbd52d01314eddc7559e4525bcca9">XCSI_ISR_ECC2BERR_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:gaaf6fbd52d01314eddc7559e4525bcca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC 2 bit Error.  <a href="#gaaf6fbd52d01314eddc7559e4525bcca9"></a><br/></td></tr>
<tr class="separator:gaaf6fbd52d01314eddc7559e4525bcca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddfd49c8e11e74f7cf00276235639f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5ddfd49c8e11e74f7cf00276235639f1">XCSI_ISR_ECC1BERR_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga5ddfd49c8e11e74f7cf00276235639f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC 1 bit Error.  <a href="#ga5ddfd49c8e11e74f7cf00276235639f1"></a><br/></td></tr>
<tr class="separator:ga5ddfd49c8e11e74f7cf00276235639f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27fd10a798d40a4118d6c0c25eef26a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac27fd10a798d40a4118d6c0c25eef26a">XCSI_ISR_CRCERR_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gac27fd10a798d40a4118d6c0c25eef26a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC Error.  <a href="#gac27fd10a798d40a4118d6c0c25eef26a"></a><br/></td></tr>
<tr class="separator:gac27fd10a798d40a4118d6c0c25eef26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2752f0fedb3e4e26081d99d46b8fad68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga2752f0fedb3e4e26081d99d46b8fad68">XCSI_ISR_DATAIDERR_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga2752f0fedb3e4e26081d99d46b8fad68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unknown data ID packet Error.  <a href="#ga2752f0fedb3e4e26081d99d46b8fad68"></a><br/></td></tr>
<tr class="separator:ga2752f0fedb3e4e26081d99d46b8fad68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7ce8d85505f2c4f18d9b3041df80d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga8a7ce8d85505f2c4f18d9b3041df80d6">XCSI_ISR_VC3FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga8a7ce8d85505f2c4f18d9b3041df80d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 3.  <a href="#ga8a7ce8d85505f2c4f18d9b3041df80d6"></a><br/></td></tr>
<tr class="separator:ga8a7ce8d85505f2c4f18d9b3041df80d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94987244eb64c9d3bfba07037b484fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa94987244eb64c9d3bfba07037b484fd">XCSI_ISR_VC3FLVLERR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gaa94987244eb64c9d3bfba07037b484fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 3.  <a href="#gaa94987244eb64c9d3bfba07037b484fd"></a><br/></td></tr>
<tr class="separator:gaa94987244eb64c9d3bfba07037b484fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b492c77070db5413ee8ff07eec80d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga95b492c77070db5413ee8ff07eec80d7">XCSI_ISR_VC2FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga95b492c77070db5413ee8ff07eec80d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 2.  <a href="#ga95b492c77070db5413ee8ff07eec80d7"></a><br/></td></tr>
<tr class="separator:ga95b492c77070db5413ee8ff07eec80d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e95941a7813b88c4df8797a9060ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa8e95941a7813b88c4df8797a9060ff4">XCSI_ISR_VC2FLVLERR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:gaa8e95941a7813b88c4df8797a9060ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 2.  <a href="#gaa8e95941a7813b88c4df8797a9060ff4"></a><br/></td></tr>
<tr class="separator:gaa8e95941a7813b88c4df8797a9060ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8be27658aa05f5bf0f996ead3446c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7b8be27658aa05f5bf0f996ead3446c3">XCSI_ISR_VC1FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga7b8be27658aa05f5bf0f996ead3446c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 1.  <a href="#ga7b8be27658aa05f5bf0f996ead3446c3"></a><br/></td></tr>
<tr class="separator:ga7b8be27658aa05f5bf0f996ead3446c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2709a989b9e590af5347c32c051e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0b2709a989b9e590af5347c32c051e5a">XCSI_ISR_VC1FLVLERR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga0b2709a989b9e590af5347c32c051e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 1.  <a href="#ga0b2709a989b9e590af5347c32c051e5a"></a><br/></td></tr>
<tr class="separator:ga0b2709a989b9e590af5347c32c051e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8abe9105c6bd30a2d14eaa48ac4051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga3c8abe9105c6bd30a2d14eaa48ac4051">XCSI_ISR_VC0FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga3c8abe9105c6bd30a2d14eaa48ac4051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 0.  <a href="#ga3c8abe9105c6bd30a2d14eaa48ac4051"></a><br/></td></tr>
<tr class="separator:ga3c8abe9105c6bd30a2d14eaa48ac4051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga720617d5760b5a3ec91bad1418e4276b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga720617d5760b5a3ec91bad1418e4276b">XCSI_ISR_VC0FLVLERR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga720617d5760b5a3ec91bad1418e4276b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 0.  <a href="#ga720617d5760b5a3ec91bad1418e4276b"></a><br/></td></tr>
<tr class="separator:ga720617d5760b5a3ec91bad1418e4276b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6ff00e1737f1f8b07f692bbdb287d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaeb6ff00e1737f1f8b07f692bbdb287d6">XCSI_ISR_ALLINTR_MASK</a>&#160;&#160;&#160;0xC07FFFFF</td></tr>
<tr class="memdesc:gaeb6ff00e1737f1f8b07f692bbdb287d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupts mask.  <a href="#gaeb6ff00e1737f1f8b07f692bbdb287d6"></a><br/></td></tr>
<tr class="separator:gaeb6ff00e1737f1f8b07f692bbdb287d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bea45a81e7d0be0cc89799d302a4191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5bea45a81e7d0be0cc89799d302a4191">XCSI_ISR_FR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga5bea45a81e7d0be0cc89799d302a4191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Frame received interrupt.  <a href="#ga5bea45a81e7d0be0cc89799d302a4191"></a><br/></td></tr>
<tr class="separator:ga5bea45a81e7d0be0cc89799d302a4191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14596d5a0c7c46144b999f806d301191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga14596d5a0c7c46144b999f806d301191">XCSI_ISR_VCXFE_SHIFT</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga14596d5a0c7c46144b999f806d301191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for VCx Frame Error interrupt.  <a href="#ga14596d5a0c7c46144b999f806d301191"></a><br/></td></tr>
<tr class="separator:ga14596d5a0c7c46144b999f806d301191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47630ddc1ec4fc60321b90823e52ede8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga47630ddc1ec4fc60321b90823e52ede8">XCSI_ISR_WC_SHIFT</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga47630ddc1ec4fc60321b90823e52ede8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Word Count corruption.  <a href="#ga47630ddc1ec4fc60321b90823e52ede8"></a><br/></td></tr>
<tr class="separator:ga47630ddc1ec4fc60321b90823e52ede8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a98a7c67def844e705d6b56480c3ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5a98a7c67def844e705d6b56480c3ff8">XCSI_ISR_ILC_SHIFT</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga5a98a7c67def844e705d6b56480c3ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Incorrect Lanes configured.  <a href="#ga5a98a7c67def844e705d6b56480c3ff8"></a><br/></td></tr>
<tr class="separator:ga5a98a7c67def844e705d6b56480c3ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39fac7585fd2463cfb932fca990a9343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga39fac7585fd2463cfb932fca990a9343">XCSI_ISR_SPFIFOF_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga39fac7585fd2463cfb932fca990a9343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Short Packet FIFO Full.  <a href="#ga39fac7585fd2463cfb932fca990a9343"></a><br/></td></tr>
<tr class="separator:ga39fac7585fd2463cfb932fca990a9343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae604398e9c6b4fbd561caad77c6596f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gae604398e9c6b4fbd561caad77c6596f9">XCSI_ISR_SPFIFONE_SHIFT</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gae604398e9c6b4fbd561caad77c6596f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Short Packet FIFO Not Empty.  <a href="#gae604398e9c6b4fbd561caad77c6596f9"></a><br/></td></tr>
<tr class="separator:gae604398e9c6b4fbd561caad77c6596f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f4445215e37ea547d162c907e260aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac6f4445215e37ea547d162c907e260aa">XCSI_ISR_SLBF_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gac6f4445215e37ea547d162c907e260aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Stream Line Buffer Full.  <a href="#gac6f4445215e37ea547d162c907e260aa"></a><br/></td></tr>
<tr class="separator:gac6f4445215e37ea547d162c907e260aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f74a93a5ec9188bf77069aa3d464ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5f74a93a5ec9188bf77069aa3d464ad8">XCSI_ISR_STOP_SHIFT</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga5f74a93a5ec9188bf77069aa3d464ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Stop State.  <a href="#ga5f74a93a5ec9188bf77069aa3d464ad8"></a><br/></td></tr>
<tr class="separator:ga5f74a93a5ec9188bf77069aa3d464ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc96964fafd1ac171879cf07e06778b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga2bc96964fafd1ac171879cf07e06778b">XCSI_ISR_SOTERR_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga2bc96964fafd1ac171879cf07e06778b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Start of Transmission Error.  <a href="#ga2bc96964fafd1ac171879cf07e06778b"></a><br/></td></tr>
<tr class="separator:ga2bc96964fafd1ac171879cf07e06778b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78c9b1b33c9b9608f6ae7c6adcbc5ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac78c9b1b33c9b9608f6ae7c6adcbc5ce">XCSI_ISR_SOTSYNCERR_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gac78c9b1b33c9b9608f6ae7c6adcbc5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Start of Transmission Sync Error.  <a href="#gac78c9b1b33c9b9608f6ae7c6adcbc5ce"></a><br/></td></tr>
<tr class="separator:gac78c9b1b33c9b9608f6ae7c6adcbc5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbd263098535abe517a022825c91ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5fbd263098535abe517a022825c91ba5">XCSI_ISR_ECC2BERR_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga5fbd263098535abe517a022825c91ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for 2 bit ECC error.  <a href="#ga5fbd263098535abe517a022825c91ba5"></a><br/></td></tr>
<tr class="separator:ga5fbd263098535abe517a022825c91ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa978fcb1bde621bc8cddfad2f008eb43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa978fcb1bde621bc8cddfad2f008eb43">XCSI_ISR_ECC1BERR_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaa978fcb1bde621bc8cddfad2f008eb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for 1 bit ECC error.  <a href="#gaa978fcb1bde621bc8cddfad2f008eb43"></a><br/></td></tr>
<tr class="separator:gaa978fcb1bde621bc8cddfad2f008eb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88effc1aff0c9dd6362148984eab2d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga88effc1aff0c9dd6362148984eab2d87">XCSI_ISR_CRCERR_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga88effc1aff0c9dd6362148984eab2d87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Packet CRC error.  <a href="#ga88effc1aff0c9dd6362148984eab2d87"></a><br/></td></tr>
<tr class="separator:ga88effc1aff0c9dd6362148984eab2d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e77a08c8ab271fe78e7b4d888d14c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga54e77a08c8ab271fe78e7b4d888d14c2">XCSI_ISR_DATAIDERR_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga54e77a08c8ab271fe78e7b4d888d14c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Unsupported Data ID error.  <a href="#ga54e77a08c8ab271fe78e7b4d888d14c2"></a><br/></td></tr>
<tr class="separator:ga54e77a08c8ab271fe78e7b4d888d14c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847ba3628c846718c6597e0736a97a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga847ba3628c846718c6597e0736a97a16">XCSI_ISR_VC3FSYNCERR_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga847ba3628c846718c6597e0736a97a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 3 Frame Synchronisation Error.  <a href="#ga847ba3628c846718c6597e0736a97a16"></a><br/></td></tr>
<tr class="separator:ga847ba3628c846718c6597e0736a97a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aef891c4cc788d78c0cf885ad09fb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga1aef891c4cc788d78c0cf885ad09fb0d">XCSI_ISR_VC3FLVLERR_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga1aef891c4cc788d78c0cf885ad09fb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 3 Frame Level Error.  <a href="#ga1aef891c4cc788d78c0cf885ad09fb0d"></a><br/></td></tr>
<tr class="separator:ga1aef891c4cc788d78c0cf885ad09fb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c03208c17f74245994c660a5eeffd57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0c03208c17f74245994c660a5eeffd57">XCSI_ISR_VC2FSYNCERR_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga0c03208c17f74245994c660a5eeffd57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 2 Frame Synchronisation Error.  <a href="#ga0c03208c17f74245994c660a5eeffd57"></a><br/></td></tr>
<tr class="separator:ga0c03208c17f74245994c660a5eeffd57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e15de69ffe54730c90664120d2b8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga42e15de69ffe54730c90664120d2b8fa">XCSI_ISR_VC2FLVLERR_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga42e15de69ffe54730c90664120d2b8fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 2 Frame Level Error.  <a href="#ga42e15de69ffe54730c90664120d2b8fa"></a><br/></td></tr>
<tr class="separator:ga42e15de69ffe54730c90664120d2b8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb91a3cf8c0db68032848fa70f10c5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gafb91a3cf8c0db68032848fa70f10c5e1">XCSI_ISR_VC1FSYNCERR_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafb91a3cf8c0db68032848fa70f10c5e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 1 Frame Synchronisation Error.  <a href="#gafb91a3cf8c0db68032848fa70f10c5e1"></a><br/></td></tr>
<tr class="separator:gafb91a3cf8c0db68032848fa70f10c5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3566e3eb06345e1aa670023d1a27c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa3566e3eb06345e1aa670023d1a27c04">XCSI_ISR_VC1FLVLERR_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa3566e3eb06345e1aa670023d1a27c04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 1 Frame Level Error.  <a href="#gaa3566e3eb06345e1aa670023d1a27c04"></a><br/></td></tr>
<tr class="separator:gaa3566e3eb06345e1aa670023d1a27c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf74e48311b2d1f7d03ac7cacc7c5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7bf74e48311b2d1f7d03ac7cacc7c5a9">XCSI_ISR_VC0FSYNCERR_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga7bf74e48311b2d1f7d03ac7cacc7c5a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 0 Frame Synchronisation Error.  <a href="#ga7bf74e48311b2d1f7d03ac7cacc7c5a9"></a><br/></td></tr>
<tr class="separator:ga7bf74e48311b2d1f7d03ac7cacc7c5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa8b5cc61188ef39eea8dfebaeb6fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaaaa8b5cc61188ef39eea8dfebaeb6fdf">XCSI_ISR_VC0FLVLERR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaaaa8b5cc61188ef39eea8dfebaeb6fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 0 Frame Level Error.  <a href="#gaaaa8b5cc61188ef39eea8dfebaeb6fdf"></a><br/></td></tr>
<tr class="separator:gaaaa8b5cc61188ef39eea8dfebaeb6fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
BitMasks for grouped interrupts</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp05a58afcb94e243f2995b29d08288a2b"></a>The interrupts are grouped into DPHY Level Errors, Protocol Decoding Errors, Packet Level Errors, Normal Errors, Frame Received interrupt and Short Packet related.</p>
<p>These are used in XCsi_InterruptHandler() to determine the particular callback </p>
</td></tr>
<tr class="memitem:gaa6a4492341d6b195ad646e1153efa554"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6a4492341d6b195ad646e1153efa554"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_INTR_PROT_MASK</b></td></tr>
<tr class="separator:gaa6a4492341d6b195ad646e1153efa554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71025979a59dca3d2d559f36f8b3302e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga71025979a59dca3d2d559f36f8b3302e">XCSI_ISR_VC15FSYNCERR_MASK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="memdesc:ga71025979a59dca3d2d559f36f8b3302e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 15.  <a href="#ga71025979a59dca3d2d559f36f8b3302e"></a><br/></td></tr>
<tr class="separator:ga71025979a59dca3d2d559f36f8b3302e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd840cd9adae104e77c220556be64dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gafd840cd9adae104e77c220556be64dd7">XCSI_ISR_VC15FLVLERR_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:gafd840cd9adae104e77c220556be64dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 15.  <a href="#gafd840cd9adae104e77c220556be64dd7"></a><br/></td></tr>
<tr class="separator:gafd840cd9adae104e77c220556be64dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf450fc60d30e02e66b720d866d7d3615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf450fc60d30e02e66b720d866d7d3615">XCSI_ISR_VC14FSYNCERR_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:gaf450fc60d30e02e66b720d866d7d3615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 14.  <a href="#gaf450fc60d30e02e66b720d866d7d3615"></a><br/></td></tr>
<tr class="separator:gaf450fc60d30e02e66b720d866d7d3615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2c21a3516b5423254486c983cc8f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga8a2c21a3516b5423254486c983cc8f22">XCSI_ISR_VC14FLVLERR_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:ga8a2c21a3516b5423254486c983cc8f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 14.  <a href="#ga8a2c21a3516b5423254486c983cc8f22"></a><br/></td></tr>
<tr class="separator:ga8a2c21a3516b5423254486c983cc8f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe565f4e79184fd3d4fa19aef34c166e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gabe565f4e79184fd3d4fa19aef34c166e">XCSI_ISR_VC13FSYNCERR_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:gabe565f4e79184fd3d4fa19aef34c166e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 13.  <a href="#gabe565f4e79184fd3d4fa19aef34c166e"></a><br/></td></tr>
<tr class="separator:gabe565f4e79184fd3d4fa19aef34c166e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b021df5690bfa21782786d2635a1fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0b021df5690bfa21782786d2635a1fcb">XCSI_ISR_VC13FLVLERR_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:ga0b021df5690bfa21782786d2635a1fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 13.  <a href="#ga0b021df5690bfa21782786d2635a1fcb"></a><br/></td></tr>
<tr class="separator:ga0b021df5690bfa21782786d2635a1fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664efe9ff009faee2aba94c6eeaf269a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga664efe9ff009faee2aba94c6eeaf269a">XCSI_ISR_VC12FSYNCERR_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:ga664efe9ff009faee2aba94c6eeaf269a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 12.  <a href="#ga664efe9ff009faee2aba94c6eeaf269a"></a><br/></td></tr>
<tr class="separator:ga664efe9ff009faee2aba94c6eeaf269a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c9a93bf96aed22f5f798c84bc1f7ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf7c9a93bf96aed22f5f798c84bc1f7ff">XCSI_ISR_VC12FLVLERR_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:gaf7c9a93bf96aed22f5f798c84bc1f7ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 12.  <a href="#gaf7c9a93bf96aed22f5f798c84bc1f7ff"></a><br/></td></tr>
<tr class="separator:gaf7c9a93bf96aed22f5f798c84bc1f7ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9098ab035eeef6cca688697296e16ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga9098ab035eeef6cca688697296e16ac0">XCSI_ISR_VC11FSYNCERR_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:ga9098ab035eeef6cca688697296e16ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 11.  <a href="#ga9098ab035eeef6cca688697296e16ac0"></a><br/></td></tr>
<tr class="separator:ga9098ab035eeef6cca688697296e16ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8808fec4998cedeb5aa2e8760afcf391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga8808fec4998cedeb5aa2e8760afcf391">XCSI_ISR_VC11FLVLERR_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:ga8808fec4998cedeb5aa2e8760afcf391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 11.  <a href="#ga8808fec4998cedeb5aa2e8760afcf391"></a><br/></td></tr>
<tr class="separator:ga8808fec4998cedeb5aa2e8760afcf391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1b6f8ba71bcf6761af0396517dd339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaad1b6f8ba71bcf6761af0396517dd339">XCSI_ISR_VC10FSYNCERR_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:gaad1b6f8ba71bcf6761af0396517dd339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 10.  <a href="#gaad1b6f8ba71bcf6761af0396517dd339"></a><br/></td></tr>
<tr class="separator:gaad1b6f8ba71bcf6761af0396517dd339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8813b1308ce24d07efc4b304be97bc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga8813b1308ce24d07efc4b304be97bc75">XCSI_ISR_VC10FLVLERR_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga8813b1308ce24d07efc4b304be97bc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 10.  <a href="#ga8813b1308ce24d07efc4b304be97bc75"></a><br/></td></tr>
<tr class="separator:ga8813b1308ce24d07efc4b304be97bc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33cb0c1c0561a8df6b5cf189096aaa33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga33cb0c1c0561a8df6b5cf189096aaa33">XCSI_ISR_VC9FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga33cb0c1c0561a8df6b5cf189096aaa33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 9.  <a href="#ga33cb0c1c0561a8df6b5cf189096aaa33"></a><br/></td></tr>
<tr class="separator:ga33cb0c1c0561a8df6b5cf189096aaa33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c076bff3497f8e0ff177332c23838c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7c076bff3497f8e0ff177332c23838c4">XCSI_ISR_VC9FLVLERR_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga7c076bff3497f8e0ff177332c23838c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 9.  <a href="#ga7c076bff3497f8e0ff177332c23838c4"></a><br/></td></tr>
<tr class="separator:ga7c076bff3497f8e0ff177332c23838c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb196a48d3a82624425d47d4577a4e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaeb196a48d3a82624425d47d4577a4e56">XCSI_ISR_VC8FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gaeb196a48d3a82624425d47d4577a4e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 8.  <a href="#gaeb196a48d3a82624425d47d4577a4e56"></a><br/></td></tr>
<tr class="separator:gaeb196a48d3a82624425d47d4577a4e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f854d88c12c1ef063fa8413ed58c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga94f854d88c12c1ef063fa8413ed58c6d">XCSI_ISR_VC8FLVLERR_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga94f854d88c12c1ef063fa8413ed58c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 8.  <a href="#ga94f854d88c12c1ef063fa8413ed58c6d"></a><br/></td></tr>
<tr class="separator:ga94f854d88c12c1ef063fa8413ed58c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541b5c6280bc2f50eae1dbacc10ea7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga541b5c6280bc2f50eae1dbacc10ea7f3">XCSI_ISR_VC7FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga541b5c6280bc2f50eae1dbacc10ea7f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 7.  <a href="#ga541b5c6280bc2f50eae1dbacc10ea7f3"></a><br/></td></tr>
<tr class="separator:ga541b5c6280bc2f50eae1dbacc10ea7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fe9827bea1a1ea98cd2fd2c07ea4a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga83fe9827bea1a1ea98cd2fd2c07ea4a7">XCSI_ISR_VC7FLVLERR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:ga83fe9827bea1a1ea98cd2fd2c07ea4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 7.  <a href="#ga83fe9827bea1a1ea98cd2fd2c07ea4a7"></a><br/></td></tr>
<tr class="separator:ga83fe9827bea1a1ea98cd2fd2c07ea4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f64635914a61fbe16919c979b34185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf1f64635914a61fbe16919c979b34185">XCSI_ISR_VC6FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:gaf1f64635914a61fbe16919c979b34185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 6.  <a href="#gaf1f64635914a61fbe16919c979b34185"></a><br/></td></tr>
<tr class="separator:gaf1f64635914a61fbe16919c979b34185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12782e766e8323e6e8736aa7e778409c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga12782e766e8323e6e8736aa7e778409c">XCSI_ISR_VC6FLVLERR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga12782e766e8323e6e8736aa7e778409c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 6.  <a href="#ga12782e766e8323e6e8736aa7e778409c"></a><br/></td></tr>
<tr class="separator:ga12782e766e8323e6e8736aa7e778409c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899024f282853dd8c3622574d2cdac7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga899024f282853dd8c3622574d2cdac7f">XCSI_ISR_VC5FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga899024f282853dd8c3622574d2cdac7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 5.  <a href="#ga899024f282853dd8c3622574d2cdac7f"></a><br/></td></tr>
<tr class="separator:ga899024f282853dd8c3622574d2cdac7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7701fa6e17807aff4d38c57ed4d593d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7701fa6e17807aff4d38c57ed4d593d7">XCSI_ISR_VC5FLVLERR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga7701fa6e17807aff4d38c57ed4d593d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 5.  <a href="#ga7701fa6e17807aff4d38c57ed4d593d7"></a><br/></td></tr>
<tr class="separator:ga7701fa6e17807aff4d38c57ed4d593d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd4560aac53ea7eaf972712ed364ce7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gadd4560aac53ea7eaf972712ed364ce7d">XCSI_ISR_VC4FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gadd4560aac53ea7eaf972712ed364ce7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 4.  <a href="#gadd4560aac53ea7eaf972712ed364ce7d"></a><br/></td></tr>
<tr class="separator:gadd4560aac53ea7eaf972712ed364ce7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b43f31c97c79853b5fc11430cf46ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7b43f31c97c79853b5fc11430cf46ce2">XCSI_ISR_VC4FLVLERR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga7b43f31c97c79853b5fc11430cf46ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 4.  <a href="#ga7b43f31c97c79853b5fc11430cf46ce2"></a><br/></td></tr>
<tr class="separator:ga7b43f31c97c79853b5fc11430cf46ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4111a9b1dc87e7c977ee50067d0e5d50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4111a9b1dc87e7c977ee50067d0e5d50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_INTR_VCFE_MASK</b></td></tr>
<tr class="separator:ga4111a9b1dc87e7c977ee50067d0e5d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c4b2bac55a3e55b32a86d19e2bf850"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8c4b2bac55a3e55b32a86d19e2bf850"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_INTR_PKTLVL_MASK</b></td></tr>
<tr class="separator:gab8c4b2bac55a3e55b32a86d19e2bf850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35bdf5775bb2ab64a69b92eaa2040afe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35bdf5775bb2ab64a69b92eaa2040afe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_INTR_DPHY_MASK</b></td></tr>
<tr class="separator:ga35bdf5775bb2ab64a69b92eaa2040afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab000e47ba8b499d6702071d100e131d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab000e47ba8b499d6702071d100e131d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_INTR_SPKT_MASK</b></td></tr>
<tr class="separator:gab000e47ba8b499d6702071d100e131d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b5ffa22bd55af6dcbc562d609bcfcf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5b5ffa22bd55af6dcbc562d609bcfcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_INTR_FRAMERCVD_MASK</b>&#160;&#160;&#160;(<a class="el" href="group__csi__v1__1.html#ga92dc3b2b6b12f81c20169d031df90f06">XCSI_ISR_FR_MASK</a>)</td></tr>
<tr class="separator:gaa5b5ffa22bd55af6dcbc562d609bcfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94cf100f2a6ed500f62879a88cd6b4d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94cf100f2a6ed500f62879a88cd6b4d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_INTR_VCXFE_MASK</b>&#160;&#160;&#160;(<a class="el" href="group__csi__v1__1.html#ga376c33323cc8d9e936d8ccd59c30819c">XCSI_ISR_VCXFE_MASK</a>)</td></tr>
<tr class="separator:ga94cf100f2a6ed500f62879a88cd6b4d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80f26402c7d8e3abaf1d4da0e0035a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac80f26402c7d8e3abaf1d4da0e0035a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCSI_INTR_ERR_MASK</b></td></tr>
<tr class="separator:gac80f26402c7d8e3abaf1d4da0e0035a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XCSI_IER_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp64a7a801190abb98934d3011da4a6f38"></a>This register contains the interrupt enable masks </p>
</td></tr>
<tr class="memitem:gaf1db3e2b3d3a2c12c239d363e3b7d9e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf1db3e2b3d3a2c12c239d363e3b7d9e0">XCSI_IER_FR_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gaf1db3e2b3d3a2c12c239d363e3b7d9e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Received.  <a href="#gaf1db3e2b3d3a2c12c239d363e3b7d9e0"></a><br/></td></tr>
<tr class="separator:gaf1db3e2b3d3a2c12c239d363e3b7d9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b425a0b555feba8d5782ba2be5b6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gae8b425a0b555feba8d5782ba2be5b6bd">XCSI_IER_VCXFE_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:gae8b425a0b555feba8d5782ba2be5b6bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCX Frame Error.  <a href="#gae8b425a0b555feba8d5782ba2be5b6bd"></a><br/></td></tr>
<tr class="separator:gae8b425a0b555feba8d5782ba2be5b6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cee0b622033acc3d2482f7d8295dbd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga3cee0b622033acc3d2482f7d8295dbd3">XCSI_IER_WC_MASK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:ga3cee0b622033acc3d2482f7d8295dbd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word Count Corruption.  <a href="#ga3cee0b622033acc3d2482f7d8295dbd3"></a><br/></td></tr>
<tr class="separator:ga3cee0b622033acc3d2482f7d8295dbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a83010ef61ddf4ebc3870f1423ad424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga2a83010ef61ddf4ebc3870f1423ad424">XCSI_IER_ILC_MASK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga2a83010ef61ddf4ebc3870f1423ad424"><td class="mdescLeft">&#160;</td><td class="mdescRight">Incorrect Lanes Configured.  <a href="#ga2a83010ef61ddf4ebc3870f1423ad424"></a><br/></td></tr>
<tr class="separator:ga2a83010ef61ddf4ebc3870f1423ad424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5701bfe8f4df9dfbdf40d401eccbc8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5701bfe8f4df9dfbdf40d401eccbc8c2">XCSI_IER_SPFIFOF_MASK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="memdesc:ga5701bfe8f4df9dfbdf40d401eccbc8c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short Packet FIFO FULL.  <a href="#ga5701bfe8f4df9dfbdf40d401eccbc8c2"></a><br/></td></tr>
<tr class="separator:ga5701bfe8f4df9dfbdf40d401eccbc8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dc8434f9854088050e9646518503cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga22dc8434f9854088050e9646518503cd">XCSI_IER_SPFIFONE_MASK</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="memdesc:ga22dc8434f9854088050e9646518503cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short Packet FIFO Not Empty.  <a href="#ga22dc8434f9854088050e9646518503cd"></a><br/></td></tr>
<tr class="separator:ga22dc8434f9854088050e9646518503cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100ee928c96be53da7425d92966be1a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga100ee928c96be53da7425d92966be1a3">XCSI_IER_SLBF_MASK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="memdesc:ga100ee928c96be53da7425d92966be1a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream Line Buffer Full.  <a href="#ga100ee928c96be53da7425d92966be1a3"></a><br/></td></tr>
<tr class="separator:ga100ee928c96be53da7425d92966be1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3b52557c4cd1fe8eda422181059a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga2f3b52557c4cd1fe8eda422181059a08">XCSI_IER_STOP_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:ga2f3b52557c4cd1fe8eda422181059a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect Stop State.  <a href="#ga2f3b52557c4cd1fe8eda422181059a08"></a><br/></td></tr>
<tr class="separator:ga2f3b52557c4cd1fe8eda422181059a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88115ddb35905781c86e738160b6338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa88115ddb35905781c86e738160b6338">XCSI_IER_SOTERR_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:gaa88115ddb35905781c86e738160b6338"><td class="mdescLeft">&#160;</td><td class="mdescRight">SoT Error.  <a href="#gaa88115ddb35905781c86e738160b6338"></a><br/></td></tr>
<tr class="separator:gaa88115ddb35905781c86e738160b6338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga204e5463bccfde71eda35516d51c235a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga204e5463bccfde71eda35516d51c235a">XCSI_IER_SOTSYNCERR_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga204e5463bccfde71eda35516d51c235a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SoT Sync Error.  <a href="#ga204e5463bccfde71eda35516d51c235a"></a><br/></td></tr>
<tr class="separator:ga204e5463bccfde71eda35516d51c235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198c5e4ab547a84a9cc0d69454a9643f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga198c5e4ab547a84a9cc0d69454a9643f">XCSI_IER_ECC2BERR_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga198c5e4ab547a84a9cc0d69454a9643f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC 2 bit Error.  <a href="#ga198c5e4ab547a84a9cc0d69454a9643f"></a><br/></td></tr>
<tr class="separator:ga198c5e4ab547a84a9cc0d69454a9643f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0081d574a5d124a0ead78df7529ce939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0081d574a5d124a0ead78df7529ce939">XCSI_IER_ECC1BERR_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga0081d574a5d124a0ead78df7529ce939"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC 1 bit Error.  <a href="#ga0081d574a5d124a0ead78df7529ce939"></a><br/></td></tr>
<tr class="separator:ga0081d574a5d124a0ead78df7529ce939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf647ab46ace4acf2f0114987ff1532b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf647ab46ace4acf2f0114987ff1532b6">XCSI_IER_CRCERR_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gaf647ab46ace4acf2f0114987ff1532b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC Error.  <a href="#gaf647ab46ace4acf2f0114987ff1532b6"></a><br/></td></tr>
<tr class="separator:gaf647ab46ace4acf2f0114987ff1532b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ec202e635b1061bd239ba77c0897e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga56ec202e635b1061bd239ba77c0897e6">XCSI_IER_DATAIDERR_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="memdesc:ga56ec202e635b1061bd239ba77c0897e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unknown data ID packet Error.  <a href="#ga56ec202e635b1061bd239ba77c0897e6"></a><br/></td></tr>
<tr class="separator:ga56ec202e635b1061bd239ba77c0897e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4368d115d8b19a3e2aac1a6e5944fb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga4368d115d8b19a3e2aac1a6e5944fb92">XCSI_IER_VC3FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:ga4368d115d8b19a3e2aac1a6e5944fb92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 3.  <a href="#ga4368d115d8b19a3e2aac1a6e5944fb92"></a><br/></td></tr>
<tr class="separator:ga4368d115d8b19a3e2aac1a6e5944fb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c272e04618beda39f63468a8c94dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac5c272e04618beda39f63468a8c94dcf">XCSI_IER_VC3FLVLERR_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gac5c272e04618beda39f63468a8c94dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 3.  <a href="#gac5c272e04618beda39f63468a8c94dcf"></a><br/></td></tr>
<tr class="separator:gac5c272e04618beda39f63468a8c94dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60141fb6d00a2cc26423c0c65af8307e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga60141fb6d00a2cc26423c0c65af8307e">XCSI_IER_VC2FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga60141fb6d00a2cc26423c0c65af8307e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 2.  <a href="#ga60141fb6d00a2cc26423c0c65af8307e"></a><br/></td></tr>
<tr class="separator:ga60141fb6d00a2cc26423c0c65af8307e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae84f8468ea832c3dd527fb398319fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5ae84f8468ea832c3dd527fb398319fa">XCSI_IER_VC2FLVLERR_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga5ae84f8468ea832c3dd527fb398319fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 2.  <a href="#ga5ae84f8468ea832c3dd527fb398319fa"></a><br/></td></tr>
<tr class="separator:ga5ae84f8468ea832c3dd527fb398319fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b1b6e065f0866ed3157816b3d4580a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab7b1b6e065f0866ed3157816b3d4580a">XCSI_IER_VC1FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gab7b1b6e065f0866ed3157816b3d4580a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 1.  <a href="#gab7b1b6e065f0866ed3157816b3d4580a"></a><br/></td></tr>
<tr class="separator:gab7b1b6e065f0866ed3157816b3d4580a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f45e82f93eea74417c56d191af9f843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0f45e82f93eea74417c56d191af9f843">XCSI_IER_VC1FLVLERR_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga0f45e82f93eea74417c56d191af9f843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 1.  <a href="#ga0f45e82f93eea74417c56d191af9f843"></a><br/></td></tr>
<tr class="separator:ga0f45e82f93eea74417c56d191af9f843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2dde1d27bfe1af6b2a9330adc705fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad2dde1d27bfe1af6b2a9330adc705fd5">XCSI_IER_VC0FSYNCERR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gad2dde1d27bfe1af6b2a9330adc705fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Sync Error on Virtual Channel 0.  <a href="#gad2dde1d27bfe1af6b2a9330adc705fd5"></a><br/></td></tr>
<tr class="separator:gad2dde1d27bfe1af6b2a9330adc705fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b0c9fbeb125f12fa0696b6af285172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad5b0c9fbeb125f12fa0696b6af285172">XCSI_IER_VC0FLVLERR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gad5b0c9fbeb125f12fa0696b6af285172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame Level Error on Virtual Channel 0.  <a href="#gad5b0c9fbeb125f12fa0696b6af285172"></a><br/></td></tr>
<tr class="separator:gad5b0c9fbeb125f12fa0696b6af285172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfe1d5cb6916acf6f8f489aac61c82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga2dfe1d5cb6916acf6f8f489aac61c82b">XCSI_IER_ALLINTR_MASK</a>&#160;&#160;&#160;0xC07FFFFF</td></tr>
<tr class="memdesc:ga2dfe1d5cb6916acf6f8f489aac61c82b"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupts mask.  <a href="#ga2dfe1d5cb6916acf6f8f489aac61c82b"></a><br/></td></tr>
<tr class="separator:ga2dfe1d5cb6916acf6f8f489aac61c82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4933f90a0084c6cf3454ca3bd1ff69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga3f4933f90a0084c6cf3454ca3bd1ff69">XCSI_IER_FR_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga3f4933f90a0084c6cf3454ca3bd1ff69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Frame received interrupt.  <a href="#ga3f4933f90a0084c6cf3454ca3bd1ff69"></a><br/></td></tr>
<tr class="separator:ga3f4933f90a0084c6cf3454ca3bd1ff69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b365639c39f48349e6492ccd49b52e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga4b365639c39f48349e6492ccd49b52e8">XCSI_IER_WC_SHIFT</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga4b365639c39f48349e6492ccd49b52e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Word count corruption.  <a href="#ga4b365639c39f48349e6492ccd49b52e8"></a><br/></td></tr>
<tr class="separator:ga4b365639c39f48349e6492ccd49b52e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c21d59f822df49f021dc5cdc108717c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga8c21d59f822df49f021dc5cdc108717c">XCSI_IER_ILC_SHIFT</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga8c21d59f822df49f021dc5cdc108717c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Incorrect Lanes configured.  <a href="#ga8c21d59f822df49f021dc5cdc108717c"></a><br/></td></tr>
<tr class="separator:ga8c21d59f822df49f021dc5cdc108717c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fc534fac2d5ee9cc48d635567ac914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac8fc534fac2d5ee9cc48d635567ac914">XCSI_IER_SPFIFOF_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gac8fc534fac2d5ee9cc48d635567ac914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Short Packet FIFO Full.  <a href="#gac8fc534fac2d5ee9cc48d635567ac914"></a><br/></td></tr>
<tr class="separator:gac8fc534fac2d5ee9cc48d635567ac914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412719aeb7d56dfb335f9833e38a8032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga412719aeb7d56dfb335f9833e38a8032">XCSI_IER_SPFIFONE_SHIFT</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga412719aeb7d56dfb335f9833e38a8032"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Short Packet FIFO Not Empty.  <a href="#ga412719aeb7d56dfb335f9833e38a8032"></a><br/></td></tr>
<tr class="separator:ga412719aeb7d56dfb335f9833e38a8032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa733bb93cb4335e31ad7a568b885f148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaa733bb93cb4335e31ad7a568b885f148">XCSI_IER_SLBF_SHIFT</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaa733bb93cb4335e31ad7a568b885f148"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Stream Line Buffer Full.  <a href="#gaa733bb93cb4335e31ad7a568b885f148"></a><br/></td></tr>
<tr class="separator:gaa733bb93cb4335e31ad7a568b885f148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7bb234c3effb322288a7e7bae1820e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gace7bb234c3effb322288a7e7bae1820e">XCSI_IER_STOP_SHIFT</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gace7bb234c3effb322288a7e7bae1820e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Stop State.  <a href="#gace7bb234c3effb322288a7e7bae1820e"></a><br/></td></tr>
<tr class="separator:gace7bb234c3effb322288a7e7bae1820e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde1a43d6cda43b24086f7acff3739bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gadde1a43d6cda43b24086f7acff3739bf">XCSI_IER_SOTERR_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gadde1a43d6cda43b24086f7acff3739bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Start of Transmission Error.  <a href="#gadde1a43d6cda43b24086f7acff3739bf"></a><br/></td></tr>
<tr class="separator:gadde1a43d6cda43b24086f7acff3739bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9d960c5713318609f20dff2eacc362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga0f9d960c5713318609f20dff2eacc362">XCSI_IER_SOTSYNCERR_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga0f9d960c5713318609f20dff2eacc362"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Start of Transmission Sync Error.  <a href="#ga0f9d960c5713318609f20dff2eacc362"></a><br/></td></tr>
<tr class="separator:ga0f9d960c5713318609f20dff2eacc362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40163e9c2005eb7e4b50da19597f43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf40163e9c2005eb7e4b50da19597f43e">XCSI_IER_ECC2BERR_SHIFT</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gaf40163e9c2005eb7e4b50da19597f43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for 2 bit ECC error.  <a href="#gaf40163e9c2005eb7e4b50da19597f43e"></a><br/></td></tr>
<tr class="separator:gaf40163e9c2005eb7e4b50da19597f43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaec2bfc498349a4f842abc528ecfab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gafaec2bfc498349a4f842abc528ecfab0">XCSI_IER_ECC1BERR_SHIFT</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gafaec2bfc498349a4f842abc528ecfab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for 1 bit ECC error.  <a href="#gafaec2bfc498349a4f842abc528ecfab0"></a><br/></td></tr>
<tr class="separator:gafaec2bfc498349a4f842abc528ecfab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfee998a14bad3cf5ce1d958c669fc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gabfee998a14bad3cf5ce1d958c669fc88">XCSI_IER_CRCERR_SHIFT</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gabfee998a14bad3cf5ce1d958c669fc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Packet CRC error.  <a href="#gabfee998a14bad3cf5ce1d958c669fc88"></a><br/></td></tr>
<tr class="separator:gabfee998a14bad3cf5ce1d958c669fc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12428fce8184f489339dba99baf1c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab12428fce8184f489339dba99baf1c72">XCSI_IER_DATAIDERR_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gab12428fce8184f489339dba99baf1c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Unsupported Data ID error.  <a href="#gab12428fce8184f489339dba99baf1c72"></a><br/></td></tr>
<tr class="separator:gab12428fce8184f489339dba99baf1c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab811a19bb364707957ab268022ad7636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab811a19bb364707957ab268022ad7636">XCSI_IER_VC3FSYNCERR_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gab811a19bb364707957ab268022ad7636"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 3 Frame Synchronisation Error.  <a href="#gab811a19bb364707957ab268022ad7636"></a><br/></td></tr>
<tr class="separator:gab811a19bb364707957ab268022ad7636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565a2fac5e20b6a8f53fcc2922f5686a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga565a2fac5e20b6a8f53fcc2922f5686a">XCSI_IER_VC3FLVLERR_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga565a2fac5e20b6a8f53fcc2922f5686a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 3 Frame Level Error.  <a href="#ga565a2fac5e20b6a8f53fcc2922f5686a"></a><br/></td></tr>
<tr class="separator:ga565a2fac5e20b6a8f53fcc2922f5686a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eec0902a7a8e495ef95d7dc344c8bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7eec0902a7a8e495ef95d7dc344c8bb5">XCSI_IER_VC2FSYNCERR_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga7eec0902a7a8e495ef95d7dc344c8bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 2 Frame Synchronisation Error.  <a href="#ga7eec0902a7a8e495ef95d7dc344c8bb5"></a><br/></td></tr>
<tr class="separator:ga7eec0902a7a8e495ef95d7dc344c8bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e524c56c2a2a03e06242f0889bc2ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7e524c56c2a2a03e06242f0889bc2ed2">XCSI_IER_VC2FLVLERR_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7e524c56c2a2a03e06242f0889bc2ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 2 Frame Level Error.  <a href="#ga7e524c56c2a2a03e06242f0889bc2ed2"></a><br/></td></tr>
<tr class="separator:ga7e524c56c2a2a03e06242f0889bc2ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff58bc15449f794e32b6f56c102565a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaff58bc15449f794e32b6f56c102565a5">XCSI_IER_VC1FSYNCERR_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaff58bc15449f794e32b6f56c102565a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 1 Frame Synchronisation Error.  <a href="#gaff58bc15449f794e32b6f56c102565a5"></a><br/></td></tr>
<tr class="separator:gaff58bc15449f794e32b6f56c102565a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5c3533f3db98cc440b7d9f02d421b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga8c5c3533f3db98cc440b7d9f02d421b4">XCSI_IER_VC1FLVLERR_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8c5c3533f3db98cc440b7d9f02d421b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 1 Frame Level Error.  <a href="#ga8c5c3533f3db98cc440b7d9f02d421b4"></a><br/></td></tr>
<tr class="separator:ga8c5c3533f3db98cc440b7d9f02d421b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77027ed221e123529e24c11507ea927f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga77027ed221e123529e24c11507ea927f">XCSI_IER_VC0FSYNCERR_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga77027ed221e123529e24c11507ea927f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 0 Frame Synchronisation Error.  <a href="#ga77027ed221e123529e24c11507ea927f"></a><br/></td></tr>
<tr class="separator:ga77027ed221e123529e24c11507ea927f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1b8946acc78efc21559456736eadc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5b1b8946acc78efc21559456736eadc2">XCSI_IER_VC0FLVLERR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5b1b8946acc78efc21559456736eadc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel 0 Frame Level Error.  <a href="#ga5b1b8946acc78efc21559456736eadc2"></a><br/></td></tr>
<tr class="separator:ga5b1b8946acc78efc21559456736eadc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XCSI_SPKTR_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7ce72bbc999945ee81d281372ca5bed9"></a>This register contains the masks for getting the 16 bit data, virtual channel and data type </p>
</td></tr>
<tr class="memitem:gaf85ea64ffadb25a6b0822afd1afd0b33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf85ea64ffadb25a6b0822afd1afd0b33">XCSI_SPKTR_DATA_MASK</a>&#160;&#160;&#160;0x00FFFF00</td></tr>
<tr class="memdesc:gaf85ea64ffadb25a6b0822afd1afd0b33"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 bit short packet data Received  <a href="#gaf85ea64ffadb25a6b0822afd1afd0b33"></a><br/></td></tr>
<tr class="separator:gaf85ea64ffadb25a6b0822afd1afd0b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad869c707e0640c8708c51abf33bcc2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad869c707e0640c8708c51abf33bcc2ca">XCSI_SPKTR_VC_MASK</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr class="memdesc:gad869c707e0640c8708c51abf33bcc2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual channel number.  <a href="#gad869c707e0640c8708c51abf33bcc2ca"></a><br/></td></tr>
<tr class="separator:gad869c707e0640c8708c51abf33bcc2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec3afae595e32f6c6673d1f8eab3bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaaec3afae595e32f6c6673d1f8eab3bc8">XCSI_SPKTR_DT_MASK</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:gaaec3afae595e32f6c6673d1f8eab3bc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Type.  <a href="#gaaec3afae595e32f6c6673d1f8eab3bc8"></a><br/></td></tr>
<tr class="separator:gaaec3afae595e32f6c6673d1f8eab3bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6a23d7a3dacbeaee543f6c26bb0902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaca6a23d7a3dacbeaee543f6c26bb0902">XCSI_SPKTR_DATA_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaca6a23d7a3dacbeaee543f6c26bb0902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Short Packet Data.  <a href="#gaca6a23d7a3dacbeaee543f6c26bb0902"></a><br/></td></tr>
<tr class="separator:gaca6a23d7a3dacbeaee543f6c26bb0902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c72224329b546c1c5574735e8822e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga32c72224329b546c1c5574735e8822e7">XCSI_SPKTR_VC_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga32c72224329b546c1c5574735e8822e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Short Packet Virtual Channel Data.  <a href="#ga32c72224329b546c1c5574735e8822e7"></a><br/></td></tr>
<tr class="separator:ga32c72224329b546c1c5574735e8822e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7cf11694daf4a1d35be83c9fe4baf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gae7cf11694daf4a1d35be83c9fe4baf06">XCSI_SPKTR_DT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae7cf11694daf4a1d35be83c9fe4baf06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Shift for Short Packet Data Type.  <a href="#gae7cf11694daf4a1d35be83c9fe4baf06"></a><br/></td></tr>
<tr class="separator:gae7cf11694daf4a1d35be83c9fe4baf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XCSI_CLKINFR_OFFSET register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp03d9fae28000bf5b935c6180a2df4ffd"></a>This register contains the masks for getting current status of clock lane </p>
</td></tr>
<tr class="memitem:gab11137ba0c99987263c0be2cbb5223b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab11137ba0c99987263c0be2cbb5223b3">XCSI_CLKINFR_STOP_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gab11137ba0c99987263c0be2cbb5223b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop State on clock lane.  <a href="#gab11137ba0c99987263c0be2cbb5223b3"></a><br/></td></tr>
<tr class="separator:gab11137ba0c99987263c0be2cbb5223b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab677cb92c735f9e975a9aa2d0c42a3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gab677cb92c735f9e975a9aa2d0c42a3da">XCSI_CLKINFR_STOP_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab677cb92c735f9e975a9aa2d0c42a3da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Clock Lane Stop bit.  <a href="#gab677cb92c735f9e975a9aa2d0c42a3da"></a><br/></td></tr>
<tr class="separator:gab677cb92c735f9e975a9aa2d0c42a3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XCSI_L(0..3)INFR register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1cf68a9764f4ac6190036950729bbfc5"></a>This register contains the masks for getting current status of data lanes. </p>
</td></tr>
<tr class="memitem:ga6aa8e997488d74d37f2c667cd0158175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga6aa8e997488d74d37f2c667cd0158175">XCSI_LXINFR_STOP_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga6aa8e997488d74d37f2c667cd0158175"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop State on clock lane.  <a href="#ga6aa8e997488d74d37f2c667cd0158175"></a><br/></td></tr>
<tr class="separator:ga6aa8e997488d74d37f2c667cd0158175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6ab43a1b425464f9fd48590f28a4ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gabf6ab43a1b425464f9fd48590f28a4ee">XCSI_LXINFR_SOTERR_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gabf6ab43a1b425464f9fd48590f28a4ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detection of ErrSoTHS.  <a href="#gabf6ab43a1b425464f9fd48590f28a4ee"></a><br/></td></tr>
<tr class="separator:gabf6ab43a1b425464f9fd48590f28a4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca60e6ee4eefe567949ee9d96ad58c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga7ca60e6ee4eefe567949ee9d96ad58c8">XCSI_LXINFR_SOTSYNCERR_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga7ca60e6ee4eefe567949ee9d96ad58c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detection of ErrSoTSyncHS.  <a href="#ga7ca60e6ee4eefe567949ee9d96ad58c8"></a><br/></td></tr>
<tr class="separator:ga7ca60e6ee4eefe567949ee9d96ad58c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ae0961cd90bfa0061c969fd161293f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga62ae0961cd90bfa0061c969fd161293f">XCSI_LXINFR_STOP_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga62ae0961cd90bfa0061c969fd161293f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Shift for Data Lane Stop State.  <a href="#ga62ae0961cd90bfa0061c969fd161293f"></a><br/></td></tr>
<tr class="separator:ga62ae0961cd90bfa0061c969fd161293f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d29cff7328543aaa94571ef4fa467aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga9d29cff7328543aaa94571ef4fa467aa">XCSI_LXINFR_SOTERR_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9d29cff7328543aaa94571ef4fa467aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Shift for Start of Transmission Error.  <a href="#ga9d29cff7328543aaa94571ef4fa467aa"></a><br/></td></tr>
<tr class="separator:ga9d29cff7328543aaa94571ef4fa467aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a47f7427a717ed0d5fd355fcd127984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga6a47f7427a717ed0d5fd355fcd127984">XCSI_LXINFR_SOTSYNCERR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6a47f7427a717ed0d5fd355fcd127984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Shift for Start of Transmission Sync Error.  <a href="#ga6a47f7427a717ed0d5fd355fcd127984"></a><br/></td></tr>
<tr class="separator:ga6a47f7427a717ed0d5fd355fcd127984"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Bitmasks and offsets of XCSI_VC(0..3)INF(1/2)R register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpca0892356d72626ee3f6236d0d6ef6ca"></a>This register contains the masks to get line count, byte count from Info Reg 1 and to get current data type being processed from Info Reg 2 for each virtual channel. </p>
</td></tr>
<tr class="memitem:ga19d7db8907235f7f05c1b975888d356b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga19d7db8907235f7f05c1b975888d356b">XCSI_VCXINF1R_LINECOUNT_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:ga19d7db8907235f7f05c1b975888d356b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of long packets written into line buffer.  <a href="#ga19d7db8907235f7f05c1b975888d356b"></a><br/></td></tr>
<tr class="separator:ga19d7db8907235f7f05c1b975888d356b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68735f792689ed44e2a81233fa94f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gaf68735f792689ed44e2a81233fa94f35">XCSI_VCXINF1R_BYTECOUNT_MASK</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr class="memdesc:gaf68735f792689ed44e2a81233fa94f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Byte count of current packet in process.  <a href="#gaf68735f792689ed44e2a81233fa94f35"></a><br/></td></tr>
<tr class="separator:gaf68735f792689ed44e2a81233fa94f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024da71861851bc088277ecdb9ac3225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga024da71861851bc088277ecdb9ac3225">XCSI_VCXINF1R_LINECOUNT_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga024da71861851bc088277ecdb9ac3225"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel Line Count bits.  <a href="#ga024da71861851bc088277ecdb9ac3225"></a><br/></td></tr>
<tr class="separator:ga024da71861851bc088277ecdb9ac3225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b30946e45739cd6279e0dfd66401fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gad1b30946e45739cd6279e0dfd66401fd">XCSI_VCXINF1R_BYTECOUNT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad1b30946e45739cd6279e0dfd66401fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for Virtual Channel Byte Count bits.  <a href="#gad1b30946e45739cd6279e0dfd66401fd"></a><br/></td></tr>
<tr class="separator:gad1b30946e45739cd6279e0dfd66401fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f3135e27046f018e517bd3926507f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#gac4f3135e27046f018e517bd3926507f9">XCSI_VCXINF2R_DATATYPE_MASK</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr class="memdesc:gac4f3135e27046f018e517bd3926507f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data type of current packet.  <a href="#gac4f3135e27046f018e517bd3926507f9"></a><br/></td></tr>
<tr class="separator:gac4f3135e27046f018e517bd3926507f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2a1093e76adc0896e0fa8f20b11b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csi__v1__1.html#ga5e2a1093e76adc0896e0fa8f20b11b16">XCSI_VCXINF2R_DATATYPE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5e2a1093e76adc0896e0fa8f20b11b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Shift for Virtual Channel Data Type.  <a href="#ga5e2a1093e76adc0896e0fa8f20b11b16"></a><br/></td></tr>
<tr class="separator:ga5e2a1093e76adc0896e0fa8f20b11b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaa25f26dadcff486de30dd0a35840d690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CCR_COREENB_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable/Disable core. </p>

</div>
</div>
<a class="anchor" id="ga83594311ee47cf73921cc742047e2ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CCR_COREENB_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Core Enable. </p>

</div>
</div>
<a class="anchor" id="ga72ee03f2d6507e9a69b4e9d14b653a49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CCR_OFFSET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core Configuration Register. </p>

</div>
</div>
<a class="anchor" id="ga1122ee2fbfb182f69f89198cd2703960"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CCR_SOFTRESET_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Soft Reset the core. </p>

</div>
</div>
<a class="anchor" id="ga498b9795a9621573e825835356578aef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CCR_SOFTRESET_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Soft reset. </p>

</div>
</div>
<a class="anchor" id="ga6cfb6fd4c714b9564f8c914d00bf9fc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CLKINFR_OFFSET&#160;&#160;&#160;0x0000003C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Lane Info Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga2588fe696b38dd330514a55fd839965a">XCsi_GetClkLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gab11137ba0c99987263c0be2cbb5223b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CLKINFR_STOP_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop State on clock lane. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga2588fe696b38dd330514a55fd839965a">XCsi_GetClkLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gab677cb92c735f9e975a9aa2d0c42a3da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CLKINFR_STOP_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Clock Lane Stop bit. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga2588fe696b38dd330514a55fd839965a">XCsi_GetClkLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4067a8a9f3ab58317ed398fe728b0f3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_OFFSET&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core Status Register. </p>

</div>
</div>
<a class="anchor" id="gab1ca0a2dfe60cb73338075d2a6f6b814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_PKTCOUNT_MASK&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit Packet Counter </p>

</div>
</div>
<a class="anchor" id="ga5ff0c78001c0c16d87abac8c2c54cbd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_PKTCOUNT_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Packet Counter. </p>

</div>
</div>
<a class="anchor" id="ga7641be1019777c18720d2ef6fbe0f9e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_RIPCD_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset in Progress OR Core Disabled. </p>

</div>
</div>
<a class="anchor" id="ga4b10c9662aa023f2ea1fbfb2715a76d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_RIPCD_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Shift for Reset in Progress. </p>

</div>
</div>
<a class="anchor" id="gaa1d889c5b49ed24bbf148459a1f9c0bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_SLBF_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stream Line Buffer Full. </p>

</div>
</div>
<a class="anchor" id="ga6bfdcdad0e44a788827827d4b0bee985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_SLBF_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Stream Line Buffer Full. </p>

</div>
</div>
<a class="anchor" id="ga78a2efbc0ff6b0b9b3b8f412eae0ffe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_SPFIFOFULL_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Short Packet FIFO Full. </p>

</div>
</div>
<a class="anchor" id="ga9ebb09a90e453b7c0bba4ffb35c2cbcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_SPFIFOFULL_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Short Packet FIFO Full. </p>

</div>
</div>
<a class="anchor" id="ga9d25082b41b6df9ed5acc01525a99fc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_SPFIFONE_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Short Packet FIFO Not Empty. </p>

</div>
</div>
<a class="anchor" id="gac070bad1ccc03b8948b350737f1c5c2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_CSR_SPFIFONE_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Short Packet Not Empty. </p>

</div>
</div>
<a class="anchor" id="gabfc0ece733382fa2f41d742cb1e8a513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_DISABLE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag denoting disabling of CSI. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga067001a4c7e39114b27d3926c4ae8e63">XCsi_Activate()</a>.</p>

</div>
</div>
<a class="anchor" id="ga808cccc8f92bdf537656c722bc957c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ENABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag denoting enabling of CSI. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga067001a4c7e39114b27d3926c4ae8e63">XCsi_Activate()</a>.</p>

</div>
</div>
<a class="anchor" id="gaab896b8cfcda4488023655ff3de7afbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_GIER_GIE_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global Interrupt Enable bit. </p>

</div>
</div>
<a class="anchor" id="gaa037a657c8bdf0bb762a09e7d26596ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_GIER_GIE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Global Interrupt Enable. </p>

</div>
</div>
<a class="anchor" id="gafc61f1c74c32f6a1a258b1f8a9760ef0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_GIER_OFFSET&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global Interrupt Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga757f09602140036cdf563da1df275d1a">XCsi_Configure()</a>.</p>

</div>
</div>
<a class="anchor" id="gaefc916533bdd27702dce52fd82882cdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_GIER_RESET&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the Global Interrupts. </p>

</div>
</div>
<a class="anchor" id="gaae88f664f3f33e8161a63bf138b4e6f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_GIER_SET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the Global Interrupts. </p>

</div>
</div>
<a class="anchor" id="ga2e3bcd13f9f45da17b465a438cc4da44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_H_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prevent circular inclusions by using protection macros. </p>

</div>
</div>
<a class="anchor" id="gad16d6db263fec82a0d02a92c4d248743"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_HW_H_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Prevent circular inclusions by using protection macros. </p>

</div>
</div>
<a class="anchor" id="ga2dfe1d5cb6916acf6f8f489aac61c82b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_ALLINTR_MASK&#160;&#160;&#160;0xC07FFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All interrupts mask. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga237454e9bbb1b663513369b6bc703f97">XCsi_InterruptClear()</a>, <a class="el" href="group__csi__v1__1.html#ga9cc5750f241d74489ee972978f99ec74">XCsi_IntrDisable()</a>, and <a class="el" href="group__csi__v1__1.html#gacd995a7fb82069ad196da70b4d033f19">XCsi_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf647ab46ace4acf2f0114987ff1532b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_CRCERR_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC Error. </p>

</div>
</div>
<a class="anchor" id="gabfee998a14bad3cf5ce1d958c669fc88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_CRCERR_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Packet CRC error. </p>

</div>
</div>
<a class="anchor" id="ga56ec202e635b1061bd239ba77c0897e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_DATAIDERR_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unknown data ID packet Error. </p>

</div>
</div>
<a class="anchor" id="gab12428fce8184f489339dba99baf1c72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_DATAIDERR_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Unsupported Data ID error. </p>

</div>
</div>
<a class="anchor" id="ga0081d574a5d124a0ead78df7529ce939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_ECC1BERR_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ECC 1 bit Error. </p>

</div>
</div>
<a class="anchor" id="gafaec2bfc498349a4f842abc528ecfab0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_ECC1BERR_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for 1 bit ECC error. </p>

</div>
</div>
<a class="anchor" id="ga198c5e4ab547a84a9cc0d69454a9643f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_ECC2BERR_MASK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ECC 2 bit Error. </p>

</div>
</div>
<a class="anchor" id="gaf40163e9c2005eb7e4b50da19597f43e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_ECC2BERR_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for 2 bit ECC error. </p>

</div>
</div>
<a class="anchor" id="gaf1db3e2b3d3a2c12c239d363e3b7d9e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_FR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Received. </p>

</div>
</div>
<a class="anchor" id="ga3f4933f90a0084c6cf3454ca3bd1ff69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_FR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Frame received interrupt. </p>

</div>
</div>
<a class="anchor" id="ga2a83010ef61ddf4ebc3870f1423ad424"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_ILC_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Incorrect Lanes Configured. </p>

</div>
</div>
<a class="anchor" id="ga8c21d59f822df49f021dc5cdc108717c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_ILC_SHIFT&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Incorrect Lanes configured. </p>

</div>
</div>
<a class="anchor" id="ga917fccb31f77be483428d2df283c5b1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_OFFSET&#160;&#160;&#160;0x00000028</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaf224384089501234f8c3ef338fbe242f">XCsi_GetIntrEnable()</a>, <a class="el" href="group__csi__v1__1.html#ga9cc5750f241d74489ee972978f99ec74">XCsi_IntrDisable()</a>, and <a class="el" href="group__csi__v1__1.html#gacd995a7fb82069ad196da70b4d033f19">XCsi_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga100ee928c96be53da7425d92966be1a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SLBF_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stream Line Buffer Full. </p>

</div>
</div>
<a class="anchor" id="gaa733bb93cb4335e31ad7a568b885f148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SLBF_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Stream Line Buffer Full. </p>

</div>
</div>
<a class="anchor" id="gaa88115ddb35905781c86e738160b6338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SOTERR_MASK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SoT Error. </p>

</div>
</div>
<a class="anchor" id="gadde1a43d6cda43b24086f7acff3739bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SOTERR_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Start of Transmission Error. </p>

</div>
</div>
<a class="anchor" id="ga204e5463bccfde71eda35516d51c235a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SOTSYNCERR_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SoT Sync Error. </p>

</div>
</div>
<a class="anchor" id="ga0f9d960c5713318609f20dff2eacc362"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SOTSYNCERR_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Start of Transmission Sync Error. </p>

</div>
</div>
<a class="anchor" id="ga5701bfe8f4df9dfbdf40d401eccbc8c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SPFIFOF_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Short Packet FIFO FULL. </p>

</div>
</div>
<a class="anchor" id="gac8fc534fac2d5ee9cc48d635567ac914"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SPFIFOF_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Short Packet FIFO Full. </p>

</div>
</div>
<a class="anchor" id="ga22dc8434f9854088050e9646518503cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SPFIFONE_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Short Packet FIFO Not Empty. </p>

</div>
</div>
<a class="anchor" id="ga412719aeb7d56dfb335f9833e38a8032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_SPFIFONE_SHIFT&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Short Packet FIFO Not Empty. </p>

</div>
</div>
<a class="anchor" id="ga2f3b52557c4cd1fe8eda422181059a08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_STOP_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect Stop State. </p>

</div>
</div>
<a class="anchor" id="gace7bb234c3effb322288a7e7bae1820e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_STOP_SHIFT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Stop State. </p>

</div>
</div>
<a class="anchor" id="gad5b0c9fbeb125f12fa0696b6af285172"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC0FLVLERR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 0. </p>

</div>
</div>
<a class="anchor" id="ga5b1b8946acc78efc21559456736eadc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC0FLVLERR_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 0 Frame Level Error. </p>

</div>
</div>
<a class="anchor" id="gad2dde1d27bfe1af6b2a9330adc705fd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC0FSYNCERR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 0. </p>

</div>
</div>
<a class="anchor" id="ga77027ed221e123529e24c11507ea927f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC0FSYNCERR_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 0 Frame Synchronisation Error. </p>

</div>
</div>
<a class="anchor" id="ga0f45e82f93eea74417c56d191af9f843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC1FLVLERR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 1. </p>

</div>
</div>
<a class="anchor" id="ga8c5c3533f3db98cc440b7d9f02d421b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC1FLVLERR_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 1 Frame Level Error. </p>

</div>
</div>
<a class="anchor" id="gab7b1b6e065f0866ed3157816b3d4580a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC1FSYNCERR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 1. </p>

</div>
</div>
<a class="anchor" id="gaff58bc15449f794e32b6f56c102565a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC1FSYNCERR_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 1 Frame Synchronisation Error. </p>

</div>
</div>
<a class="anchor" id="ga5ae84f8468ea832c3dd527fb398319fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC2FLVLERR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 2. </p>

</div>
</div>
<a class="anchor" id="ga7e524c56c2a2a03e06242f0889bc2ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC2FLVLERR_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 2 Frame Level Error. </p>

</div>
</div>
<a class="anchor" id="ga60141fb6d00a2cc26423c0c65af8307e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC2FSYNCERR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 2. </p>

</div>
</div>
<a class="anchor" id="ga7eec0902a7a8e495ef95d7dc344c8bb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC2FSYNCERR_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 2 Frame Synchronisation Error. </p>

</div>
</div>
<a class="anchor" id="gac5c272e04618beda39f63468a8c94dcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC3FLVLERR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 3. </p>

</div>
</div>
<a class="anchor" id="ga565a2fac5e20b6a8f53fcc2922f5686a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC3FLVLERR_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 3 Frame Level Error. </p>

</div>
</div>
<a class="anchor" id="ga4368d115d8b19a3e2aac1a6e5944fb92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC3FSYNCERR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 3. </p>

</div>
</div>
<a class="anchor" id="gab811a19bb364707957ab268022ad7636"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VC3FSYNCERR_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 3 Frame Synchronisation Error. </p>

</div>
</div>
<a class="anchor" id="gae8b425a0b555feba8d5782ba2be5b6bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_VCXFE_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCX Frame Error. </p>

</div>
</div>
<a class="anchor" id="ga3cee0b622033acc3d2482f7d8295dbd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_WC_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word Count Corruption. </p>

</div>
</div>
<a class="anchor" id="ga4b365639c39f48349e6492ccd49b52e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_IER_WC_SHIFT&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Word count corruption. </p>

</div>
</div>
<a class="anchor" id="gaeb6ff00e1737f1f8b07f692bbdb287d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_ALLINTR_MASK&#160;&#160;&#160;0xC07FFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>All interrupts mask. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga237454e9bbb1b663513369b6bc703f97">XCsi_InterruptClear()</a>.</p>

</div>
</div>
<a class="anchor" id="gac27fd10a798d40a4118d6c0c25eef26a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_CRCERR_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC Error. </p>

</div>
</div>
<a class="anchor" id="ga88effc1aff0c9dd6362148984eab2d87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_CRCERR_SHIFT&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Packet CRC error. </p>

</div>
</div>
<a class="anchor" id="ga2752f0fedb3e4e26081d99d46b8fad68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_DATAIDERR_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unknown data ID packet Error. </p>

</div>
</div>
<a class="anchor" id="ga54e77a08c8ab271fe78e7b4d888d14c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_DATAIDERR_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Unsupported Data ID error. </p>

</div>
</div>
<a class="anchor" id="ga5ddfd49c8e11e74f7cf00276235639f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_ECC1BERR_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ECC 1 bit Error. </p>

</div>
</div>
<a class="anchor" id="gaa978fcb1bde621bc8cddfad2f008eb43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_ECC1BERR_SHIFT&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for 1 bit ECC error. </p>

</div>
</div>
<a class="anchor" id="gaaf6fbd52d01314eddc7559e4525bcca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_ECC2BERR_MASK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ECC 2 bit Error. </p>

</div>
</div>
<a class="anchor" id="ga5fbd263098535abe517a022825c91ba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_ECC2BERR_SHIFT&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for 2 bit ECC error. </p>

</div>
</div>
<a class="anchor" id="ga92dc3b2b6b12f81c20169d031df90f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_FR_MASK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Received. </p>

</div>
</div>
<a class="anchor" id="ga5bea45a81e7d0be0cc89799d302a4191"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_FR_SHIFT&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Frame received interrupt. </p>

</div>
</div>
<a class="anchor" id="ga8b6abfb20a3ffedc8df2488562dc8495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_ILC_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Incorrect Lanes Configured. </p>

</div>
</div>
<a class="anchor" id="ga5a98a7c67def844e705d6b56480c3ff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_ILC_SHIFT&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Incorrect Lanes configured. </p>

</div>
</div>
<a class="anchor" id="ga2cf032f37565c991932495f74683bad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_OFFSET&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gad685546b6515977cc8149620ef3298bd">XCsi_GetIntrStatus()</a>, and <a class="el" href="group__csi__v1__1.html#ga237454e9bbb1b663513369b6bc703f97">XCsi_InterruptClear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0256d563ee562bf8cfc2f6639aa76f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SLBF_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stream Line Buffer Full. </p>

</div>
</div>
<a class="anchor" id="gac6f4445215e37ea547d162c907e260aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SLBF_SHIFT&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Stream Line Buffer Full. </p>

</div>
</div>
<a class="anchor" id="gac5ce1e237d01b528eb15a32a7bea0486"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SOTERR_MASK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SoT Error. </p>

</div>
</div>
<a class="anchor" id="ga2bc96964fafd1ac171879cf07e06778b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SOTERR_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Start of Transmission Error. </p>

</div>
</div>
<a class="anchor" id="ga7f87aed43010ab21d06e37e27c69985a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SOTSYNCERR_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SoT Sync Error. </p>

</div>
</div>
<a class="anchor" id="gac78c9b1b33c9b9608f6ae7c6adcbc5ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SOTSYNCERR_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Start of Transmission Sync Error. </p>

</div>
</div>
<a class="anchor" id="gafe1a1a210bb500ecd2a0c58a5eef5be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SPFIFOF_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Short Packet FIFO FULL. </p>

</div>
</div>
<a class="anchor" id="ga39fac7585fd2463cfb932fca990a9343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SPFIFOF_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Short Packet FIFO Full. </p>

</div>
</div>
<a class="anchor" id="ga285512d0a1bfb66b58d3de2b7af69943"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SPFIFONE_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Short Packet FIFO Not Empty. </p>

</div>
</div>
<a class="anchor" id="gae604398e9c6b4fbd561caad77c6596f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_SPFIFONE_SHIFT&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Short Packet FIFO Not Empty. </p>

</div>
</div>
<a class="anchor" id="gad9043b42cca9f9e4fe7747e82826d0ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_STOP_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect Stop State. </p>

</div>
</div>
<a class="anchor" id="ga5f74a93a5ec9188bf77069aa3d464ad8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_STOP_SHIFT&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Stop State. </p>

</div>
</div>
<a class="anchor" id="ga720617d5760b5a3ec91bad1418e4276b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC0FLVLERR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 0. </p>

</div>
</div>
<a class="anchor" id="gaaaa8b5cc61188ef39eea8dfebaeb6fdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC0FLVLERR_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 0 Frame Level Error. </p>

</div>
</div>
<a class="anchor" id="ga3c8abe9105c6bd30a2d14eaa48ac4051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC0FSYNCERR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 0. </p>

</div>
</div>
<a class="anchor" id="ga7bf74e48311b2d1f7d03ac7cacc7c5a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC0FSYNCERR_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 0 Frame Synchronisation Error. </p>

</div>
</div>
<a class="anchor" id="ga8813b1308ce24d07efc4b304be97bc75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC10FLVLERR_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 10. </p>

</div>
</div>
<a class="anchor" id="gaad1b6f8ba71bcf6761af0396517dd339"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC10FSYNCERR_MASK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 10. </p>

</div>
</div>
<a class="anchor" id="ga8808fec4998cedeb5aa2e8760afcf391"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC11FLVLERR_MASK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 11. </p>

</div>
</div>
<a class="anchor" id="ga9098ab035eeef6cca688697296e16ac0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC11FSYNCERR_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 11. </p>

</div>
</div>
<a class="anchor" id="gaf7c9a93bf96aed22f5f798c84bc1f7ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC12FLVLERR_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 12. </p>

</div>
</div>
<a class="anchor" id="ga664efe9ff009faee2aba94c6eeaf269a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC12FSYNCERR_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 12. </p>

</div>
</div>
<a class="anchor" id="ga0b021df5690bfa21782786d2635a1fcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC13FLVLERR_MASK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 13. </p>

</div>
</div>
<a class="anchor" id="gabe565f4e79184fd3d4fa19aef34c166e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC13FSYNCERR_MASK&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 13. </p>

</div>
</div>
<a class="anchor" id="ga8a2c21a3516b5423254486c983cc8f22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC14FLVLERR_MASK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 14. </p>

</div>
</div>
<a class="anchor" id="gaf450fc60d30e02e66b720d866d7d3615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC14FSYNCERR_MASK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 14. </p>

</div>
</div>
<a class="anchor" id="gafd840cd9adae104e77c220556be64dd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC15FLVLERR_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 15. </p>

</div>
</div>
<a class="anchor" id="ga71025979a59dca3d2d559f36f8b3302e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC15FSYNCERR_MASK&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 15. </p>

</div>
</div>
<a class="anchor" id="ga0b2709a989b9e590af5347c32c051e5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC1FLVLERR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 1. </p>

</div>
</div>
<a class="anchor" id="gaa3566e3eb06345e1aa670023d1a27c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC1FLVLERR_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 1 Frame Level Error. </p>

</div>
</div>
<a class="anchor" id="ga7b8be27658aa05f5bf0f996ead3446c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC1FSYNCERR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 1. </p>

</div>
</div>
<a class="anchor" id="gafb91a3cf8c0db68032848fa70f10c5e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC1FSYNCERR_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 1 Frame Synchronisation Error. </p>

</div>
</div>
<a class="anchor" id="gaa8e95941a7813b88c4df8797a9060ff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC2FLVLERR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 2. </p>

</div>
</div>
<a class="anchor" id="ga42e15de69ffe54730c90664120d2b8fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC2FLVLERR_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 2 Frame Level Error. </p>

</div>
</div>
<a class="anchor" id="ga95b492c77070db5413ee8ff07eec80d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC2FSYNCERR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 2. </p>

</div>
</div>
<a class="anchor" id="ga0c03208c17f74245994c660a5eeffd57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC2FSYNCERR_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 2 Frame Synchronisation Error. </p>

</div>
</div>
<a class="anchor" id="gaa94987244eb64c9d3bfba07037b484fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC3FLVLERR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 3. </p>

</div>
</div>
<a class="anchor" id="ga1aef891c4cc788d78c0cf885ad09fb0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC3FLVLERR_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 3 Frame Level Error. </p>

</div>
</div>
<a class="anchor" id="ga8a7ce8d85505f2c4f18d9b3041df80d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC3FSYNCERR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 3. </p>

</div>
</div>
<a class="anchor" id="ga847ba3628c846718c6597e0736a97a16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC3FSYNCERR_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel 3 Frame Synchronisation Error. </p>

</div>
</div>
<a class="anchor" id="ga7b43f31c97c79853b5fc11430cf46ce2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC4FLVLERR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 4. </p>

</div>
</div>
<a class="anchor" id="gadd4560aac53ea7eaf972712ed364ce7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC4FSYNCERR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 4. </p>

</div>
</div>
<a class="anchor" id="ga7701fa6e17807aff4d38c57ed4d593d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC5FLVLERR_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 5. </p>

</div>
</div>
<a class="anchor" id="ga899024f282853dd8c3622574d2cdac7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC5FSYNCERR_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 5. </p>

</div>
</div>
<a class="anchor" id="ga12782e766e8323e6e8736aa7e778409c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC6FLVLERR_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 6. </p>

</div>
</div>
<a class="anchor" id="gaf1f64635914a61fbe16919c979b34185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC6FSYNCERR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 6. </p>

</div>
</div>
<a class="anchor" id="ga83fe9827bea1a1ea98cd2fd2c07ea4a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC7FLVLERR_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 7. </p>

</div>
</div>
<a class="anchor" id="ga541b5c6280bc2f50eae1dbacc10ea7f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC7FSYNCERR_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 7. </p>

</div>
</div>
<a class="anchor" id="ga94f854d88c12c1ef063fa8413ed58c6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC8FLVLERR_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 8. </p>

</div>
</div>
<a class="anchor" id="gaeb196a48d3a82624425d47d4577a4e56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC8FSYNCERR_MASK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 8. </p>

</div>
</div>
<a class="anchor" id="ga7c076bff3497f8e0ff177332c23838c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC9FLVLERR_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Level Error on Virtual Channel 9. </p>

</div>
</div>
<a class="anchor" id="ga33cb0c1c0561a8df6b5cf189096aaa33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VC9FSYNCERR_MASK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame Sync Error on Virtual Channel 9. </p>

</div>
</div>
<a class="anchor" id="ga376c33323cc8d9e936d8ccd59c30819c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VCXFE_MASK&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCX Frame Error. </p>

</div>
</div>
<a class="anchor" id="ga14596d5a0c7c46144b999f806d301191"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_VCXFE_SHIFT&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for VCx Frame Error interrupt. </p>

</div>
</div>
<a class="anchor" id="gabf279790a41e3d21010da8c09ddc3b8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_WC_MASK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word count corruption. </p>

</div>
</div>
<a class="anchor" id="ga47630ddc1ec4fc60321b90823e52ede8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_ISR_WC_SHIFT&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Word Count corruption. </p>

</div>
</div>
<a class="anchor" id="gab1056f273fc84b3b7241bc67ac254407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_L0INFR_OFFSET&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane Information Registers. </p>
<p>Lane 0 Info Register </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga47796db49877d9816ec92136a05272e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_L1INFR_OFFSET&#160;&#160;&#160;0x00000044</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane 1 Info Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gaecb5b9b81f7ceceaf46e52246b0c0dbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_L2INFR_OFFSET&#160;&#160;&#160;0x00000048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane 2 Info Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6dc141b9aa188308339a761656b08b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_L3INFR_OFFSET&#160;&#160;&#160;0x0000004C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lane 3 Info Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gabf6ab43a1b425464f9fd48590f28a4ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_LXINFR_SOTERR_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detection of ErrSoTHS. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d29cff7328543aaa94571ef4fa467aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_LXINFR_SOTERR_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Shift for Start of Transmission Error. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ca60e6ee4eefe567949ee9d96ad58c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_LXINFR_SOTSYNCERR_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detection of ErrSoTSyncHS. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a47f7427a717ed0d5fd355fcd127984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_LXINFR_SOTSYNCERR_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Shift for Start of Transmission Sync Error. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6aa8e997488d74d37f2c667cd0158175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_LXINFR_STOP_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop State on clock lane. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga62ae0961cd90bfa0061c969fd161293f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_LXINFR_STOP_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Shift for Data Lane Stop State. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga15dac2ab0092aadc270c1cd074ca917c">XCsi_GetDataLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga786775de6fcbfda6a432ab45e8a539e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_MAX_LANES&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max Lanes supported by CSI. </p>

</div>
</div>
<a class="anchor" id="gacfff4ce86a309b659d22a5727b4bd0c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_MAX_VC&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max Virtual Channels supported for CSI. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c642bd457202f8492027f2bce0d72cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_PCR_ACTLANES_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Active lanes in core. </p>

</div>
</div>
<a class="anchor" id="ga85bd9b48a7f57f7a728e0d5373228654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_PCR_ACTLANES_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Active Lanes. </p>

</div>
</div>
<a class="anchor" id="gaa6d342b075b0d33fdb5f14ed50bb293d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_PCR_MAXLANES_MASK&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum lanes in core. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gab06eaea50112054c5a19ea52976d00e9">XCsi_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="gad58f3b3b77f7eb5ccab7f6a2fe9b064e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_PCR_MAXLANES_SHIFT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Max Lanes. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gab06eaea50112054c5a19ea52976d00e9">XCsi_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8101fc57292094f5402ea935b981511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_PCR_OFFSET&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Protocol Configuration Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gab06eaea50112054c5a19ea52976d00e9">XCsi_SelfTest()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf85ea64ffadb25a6b0822afd1afd0b33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_SPKTR_DATA_MASK&#160;&#160;&#160;0x00FFFF00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 bit short packet data Received </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga9a4ced8d01b40c64ed467ff71ed4533c">XCsi_GetShortPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="gaca6a23d7a3dacbeaee543f6c26bb0902"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_SPKTR_DATA_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Short Packet Data. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga9a4ced8d01b40c64ed467ff71ed4533c">XCsi_GetShortPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaec3afae595e32f6c6673d1f8eab3bc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_SPKTR_DT_MASK&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Type. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga9a4ced8d01b40c64ed467ff71ed4533c">XCsi_GetShortPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="gae7cf11694daf4a1d35be83c9fe4baf06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_SPKTR_DT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Shift for Short Packet Data Type. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga9a4ced8d01b40c64ed467ff71ed4533c">XCsi_GetShortPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="gac36c83bb3e2e4f61e51f4a8e4794963d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_SPKTR_OFFSET&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generic Short Packet Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga9a4ced8d01b40c64ed467ff71ed4533c">XCsi_GetShortPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="gad869c707e0640c8708c51abf33bcc2ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_SPKTR_VC_MASK&#160;&#160;&#160;0x000000C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual channel number. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga9a4ced8d01b40c64ed467ff71ed4533c">XCsi_GetShortPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="ga32c72224329b546c1c5574735e8822e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_SPKTR_VC_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Short Packet Virtual Channel Data. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga9a4ced8d01b40c64ed467ff71ed4533c">XCsi_GetShortPacket()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa32a1ad4d81c6c8328298f5339674d18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_V10_MAX_VC&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max Virtual Channels supported for v1.0. </p>

</div>
</div>
<a class="anchor" id="gac1807bf23ad5a48693ea0a6c91cfd8a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_V20_MAX_VC&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max Virtual Channels supported for v2.0. </p>

</div>
</div>
<a class="anchor" id="ga68533f6063c55f0fdc873c1139fcfa06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC0INF1R_OFFSET&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Image Information Register for each Virtual Channel. </p>
<p>Virtual Channel 0 Image Information 1 Register </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga22e781545d36b0508cb2b60bae8f7fcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC0INF2R_OFFSET&#160;&#160;&#160;0x00000064</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 0 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="ga929b3ec22e7badc918feea297eecc823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC10INF1R_OFFSET&#160;&#160;&#160;0x000000B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 10 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="gaaed82840542895fccda7024d6abf788c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC10INF2R_OFFSET&#160;&#160;&#160;0x000000B4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 10 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="gae192ace4c5adfcd01b73004d2c10631e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC11INF1R_OFFSET&#160;&#160;&#160;0x000000B8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 11 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="gab6d4dffda89eb9b906754c9f97855899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC11INF2R_OFFSET&#160;&#160;&#160;0x000000BC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 11 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="gab76e6644ce3b971c6dd3e86c296ccae7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC12INF1R_OFFSET&#160;&#160;&#160;0x000000C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 12 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="gad788ceeba63e5d3474de3ecb3515d6fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC12INF2R_OFFSET&#160;&#160;&#160;0x000000C4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 12 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="gae98f48e911073dc9ccb1fc24921b65f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC13INF1R_OFFSET&#160;&#160;&#160;0x000000C8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 13 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="ga466fb460cc084d1ea6c6f9fc8689b9fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC13INF2R_OFFSET&#160;&#160;&#160;0x000000CC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 13 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="ga9a8203df0f1401b6482e6ef7c8e6a58d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC14INF1R_OFFSET&#160;&#160;&#160;0x000000D0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 14 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="ga483ed1c0114997a341beb702f0001b30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC14INF2R_OFFSET&#160;&#160;&#160;0x000000D4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 14 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="ga1fe317ecb3422adbff0842b366715b4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC15INF1R_OFFSET&#160;&#160;&#160;0x000000D8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 15 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="ga663ad4aa67d8c9fa732b8e56178e6acb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC15INF2R_OFFSET&#160;&#160;&#160;0x000000DC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 15 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="ga95310bd1ba5ca04ffed06b2d30c3676b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC1INF1R_OFFSET&#160;&#160;&#160;0x00000068</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 1 Image Information 1 Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1daa3562e261f4a59a2c9c674dd6cc4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC1INF2R_OFFSET&#160;&#160;&#160;0x0000006C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 1 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="gae7aebd18feb139114496406c0aa8b401"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC2INF1R_OFFSET&#160;&#160;&#160;0x00000070</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 2 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="gac800016b59ac0d2795c4bd3cd0bb205c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC2INF2R_OFFSET&#160;&#160;&#160;0x00000074</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 2 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="ga2767d6df613cc40bced4621792a2ece3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC3INF1R_OFFSET&#160;&#160;&#160;0x00000078</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 3 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="ga9f2fae740c8f860b26b7d6b47a6e0deb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC3INF2R_OFFSET&#160;&#160;&#160;0x0000007C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 3 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="ga37c37c22eb648b6966d38a6a2a8728c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC4INF1R_OFFSET&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 4 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="ga0ab561660ccfd25c915f24e47c4f2125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC4INF2R_OFFSET&#160;&#160;&#160;0x00000084</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 4 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="gaa8508b637ce9c05e66919bd93cda62f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC5INF1R_OFFSET&#160;&#160;&#160;0x00000088</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 5 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="gad99450fe61a0c1450de68e3f30a4ce22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC5INF2R_OFFSET&#160;&#160;&#160;0x0000008C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 5 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="gaf731488fa0a66097d25b6a4a53c23cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC6INF1R_OFFSET&#160;&#160;&#160;0x00000090</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 6 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="ga1d7121075783b715957aa8d5f1ad7d68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC6INF2R_OFFSET&#160;&#160;&#160;0x00000094</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 6 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="gace23f592807d7d90e1a71317c2aaed72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC7INF1R_OFFSET&#160;&#160;&#160;0x00000098</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 7 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="ga80fdec49f33b2c9820811fdb84da981f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC7INF2R_OFFSET&#160;&#160;&#160;0x0000009C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 7 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="gabb4b75a1984acb4b31f20853fbb7c420"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC8INF1R_OFFSET&#160;&#160;&#160;0x000000A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 8 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="gadb2cf7e0667aa02c1789ce486838ce88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC8INF2R_OFFSET&#160;&#160;&#160;0x000000A4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 8 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="gaea739c2b5064ae49d41d19e3f2b33bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC9INF1R_OFFSET&#160;&#160;&#160;0x000000A8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 9 Image Information 1 Register. </p>

</div>
</div>
<a class="anchor" id="ga63baeb72c4d364863356094ec55def73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VC9INF2R_OFFSET&#160;&#160;&#160;0x000000AC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Channel 9 Image Information 2 Register. </p>

</div>
</div>
<a class="anchor" id="ga53f623d43aa529c983d38dd2d226a4d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VCX_FE_OFFSET&#160;&#160;&#160;0x00000034</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCx Frame Error Register. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga965f0a1afd6a596528c1d68642a65911">XCsi_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf68735f792689ed44e2a81233fa94f35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VCXINF1R_BYTECOUNT_MASK&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Byte count of current packet in process. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gad1b30946e45739cd6279e0dfd66401fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VCXINF1R_BYTECOUNT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel Byte Count bits. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga19d7db8907235f7f05c1b975888d356b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VCXINF1R_LINECOUNT_MASK&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of long packets written into line buffer. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga024da71861851bc088277ecdb9ac3225"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VCXINF1R_LINECOUNT_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shift bits for Virtual Channel Line Count bits. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="gac4f3135e27046f018e517bd3926507f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VCXINF2R_DATATYPE_MASK&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data type of current packet. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e2a1093e76adc0896e0fa8f20b11b16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCSI_VCXINF2R_DATATYPE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Shift for Virtual Channel Data Type. </p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#gaccba2dc3c98a68b73ca3bfec33abe747">XCsi_GetVCInfo()</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga3b00c1b69de1732b56face639ec2f7e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* XCsi_CallBack)(void *CallBackRef, u32 Mask)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback type for all interrupts defined. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CallBackRef</td><td>is a callback reference passed in by the upper layer when setting the callback functions, and passed back to the upper layer when the callback is invoked. </td></tr>
    <tr><td class="paramname">Mask</td><td>is a bit mask indicating the cause of the event. For current core version, this parameter is "OR" of 0 or more XCSI_ISR_*_MASK constants defined in <a class="el" href="xcsi__hw_8h.html">xcsi_hw.h</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga067001a4c7e39114b27d3926c4ae8e63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi_Activate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Thsi function will enable/disable the IP Core to start processing. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on. </td></tr>
    <tr><td class="paramname">Flag</td><td>will be used to indicate Enable or Disable action</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS on successful core enable or disable</li>
<li>XST_FAILURE if core disable times out.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_csi.html#a36462ce1359d50dbf5ecea4f0168c2cb">XCsi::IsReady</a>, <a class="el" href="group__csi__v1__1.html#gabfc0ece733382fa2f41d742cb1e8a513">XCSI_DISABLE</a>, and <a class="el" href="group__csi__v1__1.html#ga808cccc8f92bdf537656c722bc957c5b">XCSI_ENABLE</a>.</p>

</div>
</div>
<a class="anchor" id="ga0805b66d6432c2d9cc42b1e2e8a547bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_csi___config.html">XCsi_Config</a> *&#160;</td>
          <td class="paramname"><em>CfgPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">UINTPTR&#160;</td>
          <td class="paramname"><em>EffectiveAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance provided by the caller based on the given Config structure. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on. </td></tr>
    <tr><td class="paramname">CfgPtr</td><td>is the device configuration structure containing information about a specific CSI. </td></tr>
    <tr><td class="paramname">EffectiveAddr</td><td>is the base address of the device. If address translation is being used, then this parameter must reflect the virtual base address. Otherwise, the physical address should be used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS Initialization was successful.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="struct_x_csi.html#a8b406c848347ac5d063b7865ea0762d0">XCsi::DPhyLvlErrCallBack</a>, <a class="el" href="struct_x_csi.html#a8ddd267108d3d2f22658ea312562f379">XCsi::ErrorCallBack</a>, <a class="el" href="struct_x_csi.html#ab46f113494ae58a53682d744ae6548bf">XCsi::FrameRecvdCallBack</a>, <a class="el" href="struct_x_csi.html#a36462ce1359d50dbf5ecea4f0168c2cb">XCsi::IsReady</a>, <a class="el" href="struct_x_csi.html#a05071607f3b47ecce8babbd0a728eee0">XCsi::PktLvlErrCallBack</a>, <a class="el" href="struct_x_csi.html#abc9974457110808626dcbbee8e189abc">XCsi::ProtDecodeErrCallBack</a>, <a class="el" href="struct_x_csi.html#a1e8a9855b48d7110615dd76476a766af">XCsi::ShortPacketCallBack</a>, and <a class="el" href="struct_x_csi.html#adafcf436efdfd4b5e5eaebf3a0a9833f">XCsi::VCXErrCallBack</a>.</p>

<p>Referenced by <a class="el" href="xcsi__example__selftest_8c.html#a5458a8d8bab84547078ef5d7f4f3db86">CsiSelfTestExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga757f09602140036cdf563da1df275d1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi_Configure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will configure the core with proper number of Active Lanes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS On configuring the core.</li>
<li>XST_FAILURE if active lanes not set correctly</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_csi.html#a051d338982c8f95bf20f4a422a5d09fa">XCsi::ActiveLanes</a>, <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="struct_x_csi___config.html#ae768bd302d0e55bcf4e73ad077e1b146">XCsi_Config::FixedLanes</a>, <a class="el" href="struct_x_csi.html#a36462ce1359d50dbf5ecea4f0168c2cb">XCsi::IsReady</a>, <a class="el" href="group__csi__v1__1.html#gaf224384089501234f8c3ef338fbe242f">XCsi_GetIntrEnable()</a>, <a class="el" href="group__csi__v1__1.html#gafc61f1c74c32f6a1a258b1f8a9760ef0">XCSI_GIER_OFFSET</a>, <a class="el" href="group__csi__v1__1.html#gacd995a7fb82069ad196da70b4d033f19">XCsi_IntrEnable()</a>, and <a class="el" href="group__csi__v1__1.html#ga60136f55dc84f4b4dde66f187b09a78d">XCsi_IsActiveLaneCountValid()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2588fe696b38dd330514a55fd839965a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XCsi_GetClkLaneInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_csi___clk_lane_info.html">XCsi_ClkLaneInfo</a> *&#160;</td>
          <td class="paramname"><em>ClkLane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will get the information about the state of the Clock Lane. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on </td></tr>
    <tr><td class="paramname">ClkLane</td><td>is going to be filled up by this function and returned to the caller.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="struct_x_csi___clk_lane_info.html#aea0b10f785b55afa41e11d3a6408bab4">XCsi_ClkLaneInfo::StopState</a>, <a class="el" href="group__csi__v1__1.html#ga6cfb6fd4c714b9564f8c914d00bf9fc0">XCSI_CLKINFR_OFFSET</a>, <a class="el" href="group__csi__v1__1.html#gab11137ba0c99987263c0be2cbb5223b3">XCSI_CLKINFR_STOP_MASK</a>, and <a class="el" href="group__csi__v1__1.html#gab677cb92c735f9e975a9aa2d0c42a3da">XCSI_CLKINFR_STOP_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga15dac2ab0092aadc270c1cd074ca917c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XCsi_GetDataLaneInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_csi___data_lane_info.html">XCsi_DataLaneInfo</a> *&#160;</td>
          <td class="paramname"><em>DataLane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will get the information about the state of a Data Lane. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on </td></tr>
    <tr><td class="paramname">Lane</td><td>is the Lane number whose information is requested </td></tr>
    <tr><td class="paramname">DataLane</td><td>is going to be filled up by this function and returned to the caller.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="struct_x_csi___data_lane_info.html#a11e83a2effeaeedee76f698b14a51d45">XCsi_DataLaneInfo::SoTErr</a>, <a class="el" href="struct_x_csi___data_lane_info.html#ad85e5b16529cc9e102cd592d8afce3e1">XCsi_DataLaneInfo::SoTSyncErr</a>, <a class="el" href="struct_x_csi___data_lane_info.html#af5d036bdece3eca60f479d9d95350047">XCsi_DataLaneInfo::StopState</a>, <a class="el" href="group__csi__v1__1.html#gab1056f273fc84b3b7241bc67ac254407">XCSI_L0INFR_OFFSET</a>, <a class="el" href="group__csi__v1__1.html#ga47796db49877d9816ec92136a05272e7">XCSI_L1INFR_OFFSET</a>, <a class="el" href="group__csi__v1__1.html#gaecb5b9b81f7ceceaf46e52246b0c0dbb">XCSI_L2INFR_OFFSET</a>, <a class="el" href="group__csi__v1__1.html#ga6dc141b9aa188308339a761656b08b58">XCSI_L3INFR_OFFSET</a>, <a class="el" href="group__csi__v1__1.html#gabf6ab43a1b425464f9fd48590f28a4ee">XCSI_LXINFR_SOTERR_MASK</a>, <a class="el" href="group__csi__v1__1.html#ga9d29cff7328543aaa94571ef4fa467aa">XCSI_LXINFR_SOTERR_SHIFT</a>, <a class="el" href="group__csi__v1__1.html#ga7ca60e6ee4eefe567949ee9d96ad58c8">XCSI_LXINFR_SOTSYNCERR_MASK</a>, <a class="el" href="group__csi__v1__1.html#ga6a47f7427a717ed0d5fd355fcd127984">XCSI_LXINFR_SOTSYNCERR_SHIFT</a>, <a class="el" href="group__csi__v1__1.html#ga6aa8e997488d74d37f2c667cd0158175">XCSI_LXINFR_STOP_MASK</a>, and <a class="el" href="group__csi__v1__1.html#ga62ae0961cd90bfa0061c969fd161293f">XCSI_LXINFR_STOP_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="gaf224384089501234f8c3ef338fbe242f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi_GetIntrEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will get the interrupt mask set (enabled) in the CSI2 Rx core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Interrupt Mask with bits set for corresponding interrupt in Interrupt enable register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, and <a class="el" href="group__csi__v1__1.html#ga917fccb31f77be483428d2df283c5b1a">XCSI_IER_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga757f09602140036cdf563da1df275d1a">XCsi_Configure()</a>.</p>

</div>
</div>
<a class="anchor" id="gad685546b6515977cc8149620ef3298bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi_GetIntrStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will get the list of interrupts pending in the Interrupt Status Register of the CSI2 Rx core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Interrupt Mask with bits set for corresponding interrupt in Interrupt Status register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, and <a class="el" href="group__csi__v1__1.html#ga2cf032f37565c991932495f74683bad2">XCSI_ISR_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga965f0a1afd6a596528c1d68642a65911">XCsi_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a4ced8d01b40c64ed467ff71ed4533c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XCsi_GetShortPacket </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_csi___s_pkt_data.html">XCsi_SPktData</a> *&#160;</td>
          <td class="paramname"><em>ShortPacketStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will get the short packet received in the FIFO from the Generic Short Packet Register and fill up the structure passed from caller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on </td></tr>
    <tr><td class="paramname">ShortPacketStruct</td><td>is going to be filled up by this function and returned to the caller.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="struct_x_csi___s_pkt_data.html#af09c649a111693b7a17a5fc1e13c6535">XCsi_SPktData::Data</a>, <a class="el" href="struct_x_csi___s_pkt_data.html#a4c099e5368c46569a5725b5cbf6c264f">XCsi_SPktData::DataType</a>, <a class="el" href="struct_x_csi___s_pkt_data.html#a4865b5d5676061baa27a7dc575d2eb81">XCsi_SPktData::VirtualChannel</a>, <a class="el" href="group__csi__v1__1.html#gaf85ea64ffadb25a6b0822afd1afd0b33">XCSI_SPKTR_DATA_MASK</a>, <a class="el" href="group__csi__v1__1.html#gaca6a23d7a3dacbeaee543f6c26bb0902">XCSI_SPKTR_DATA_SHIFT</a>, <a class="el" href="group__csi__v1__1.html#gaaec3afae595e32f6c6673d1f8eab3bc8">XCSI_SPKTR_DT_MASK</a>, <a class="el" href="group__csi__v1__1.html#gae7cf11694daf4a1d35be83c9fe4baf06">XCSI_SPKTR_DT_SHIFT</a>, <a class="el" href="group__csi__v1__1.html#gac36c83bb3e2e4f61e51f4a8e4794963d">XCSI_SPKTR_OFFSET</a>, <a class="el" href="group__csi__v1__1.html#gad869c707e0640c8708c51abf33bcc2ca">XCSI_SPKTR_VC_MASK</a>, and <a class="el" href="group__csi__v1__1.html#ga32c72224329b546c1c5574735e8822e7">XCSI_SPKTR_VC_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="gaccba2dc3c98a68b73ca3bfec33abe747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XCsi_GetVCInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Vc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_csi___v_c_info.html">XCsi_VCInfo</a> *&#160;</td>
          <td class="paramname"><em>VCInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will get the line count, byte count and data type information about a Virtual Channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on </td></tr>
    <tr><td class="paramname">Vc</td><td>is the Virtual Channel number whose information is requested </td></tr>
    <tr><td class="paramname">VCInfo</td><td>is going to be filled up by this function and returned to the caller.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi___v_c_info.html#a201d3c35d258a057c922fe693b861215">XCsi_VCInfo::ByteCount</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="struct_x_csi___v_c_info.html#a02fde36772ebfcf7fc6d7e8505701557">XCsi_VCInfo::DataType</a>, <a class="el" href="struct_x_csi___v_c_info.html#a26de732464bb575f9f4d5825066a4cbf">XCsi_VCInfo::LineCount</a>, <a class="el" href="group__csi__v1__1.html#gacfff4ce86a309b659d22a5727b4bd0c4">XCSI_MAX_VC</a>, <a class="el" href="group__csi__v1__1.html#ga68533f6063c55f0fdc873c1139fcfa06">XCSI_VC0INF1R_OFFSET</a>, <a class="el" href="group__csi__v1__1.html#ga95310bd1ba5ca04ffed06b2d30c3676b">XCSI_VC1INF1R_OFFSET</a>, <a class="el" href="group__csi__v1__1.html#gaf68735f792689ed44e2a81233fa94f35">XCSI_VCXINF1R_BYTECOUNT_MASK</a>, <a class="el" href="group__csi__v1__1.html#gad1b30946e45739cd6279e0dfd66401fd">XCSI_VCXINF1R_BYTECOUNT_SHIFT</a>, <a class="el" href="group__csi__v1__1.html#ga19d7db8907235f7f05c1b975888d356b">XCSI_VCXINF1R_LINECOUNT_MASK</a>, <a class="el" href="group__csi__v1__1.html#ga024da71861851bc088277ecdb9ac3225">XCSI_VCXINF1R_LINECOUNT_SHIFT</a>, <a class="el" href="group__csi__v1__1.html#gac4f3135e27046f018e517bd3926507f9">XCSI_VCXINF2R_DATATYPE_MASK</a>, and <a class="el" href="group__csi__v1__1.html#ga5e2a1093e76adc0896e0fa8f20b11b16">XCSI_VCXINF2R_DATATYPE_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga237454e9bbb1b663513369b6bc703f97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XCsi_InterruptClear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will clear the interrupts set in the Interrupt Status Register of the CSI2 Rx core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on </td></tr>
    <tr><td class="paramname">Mask</td><td>is Interrupt Mask with bits set for corresponding interrupt to be cleared in the Interrupt Status register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="group__csi__v1__1.html#ga2dfe1d5cb6916acf6f8f489aac61c82b">XCSI_IER_ALLINTR_MASK</a>, <a class="el" href="group__csi__v1__1.html#gaeb6ff00e1737f1f8b07f692bbdb287d6">XCSI_ISR_ALLINTR_MASK</a>, and <a class="el" href="group__csi__v1__1.html#ga2cf032f37565c991932495f74683bad2">XCSI_ISR_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga965f0a1afd6a596528c1d68642a65911">XCsi_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cc5750f241d74489ee972978f99ec74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XCsi_IntrDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will disable the interrupts present in the interrupt mask passed onto the function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on </td></tr>
    <tr><td class="paramname">Mask</td><td>is the interrupt mask which need to be enabled in core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="group__csi__v1__1.html#ga2dfe1d5cb6916acf6f8f489aac61c82b">XCSI_IER_ALLINTR_MASK</a>, and <a class="el" href="group__csi__v1__1.html#ga917fccb31f77be483428d2df283c5b1a">XCSI_IER_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="gacd995a7fb82069ad196da70b4d033f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XCsi_IntrEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will enable the interrupts present in the interrupt mask passed onto the function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on </td></tr>
    <tr><td class="paramname">Mask</td><td>is the interrupt mask which need to be enabled in core</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="group__csi__v1__1.html#ga2dfe1d5cb6916acf6f8f489aac61c82b">XCSI_IER_ALLINTR_MASK</a>, and <a class="el" href="group__csi__v1__1.html#ga917fccb31f77be483428d2df283c5b1a">XCSI_IER_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga757f09602140036cdf563da1df275d1a">XCsi_Configure()</a>.</p>

</div>
</div>
<a class="anchor" id="ga965f0a1afd6a596528c1d68642a65911"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XCsi_IntrHandler </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is the interrupt handler for the CSI2 Rx core. </p>
<p>This handler reads the pending interrupt from the Interrupt Status register, determines the source of the interrupts and calls the respective callbacks for the interrupts that are enabled in Interrupt Enable register, and finally clears the interrupts.</p>
<p>The application is responsible for connecting this function to the interrupt system. Application beyond this core is also responsible for providing callbacks to handle interrupts and installing the callbacks using <a class="el" href="group__csi__v1__1.html#gacb1df45621d8075df1f159781ae4936e" title="This routine installs an asynchronous callback function for the given HandlerType:">XCsi_SetCallBack()</a> during initialization phase.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> core instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Interrupt should be enabled to execute interrupt handler. </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="struct_x_csi.html#a8b406c848347ac5d063b7865ea0762d0">XCsi::DPhyLvlErrCallBack</a>, <a class="el" href="struct_x_csi.html#a781bc587af702e0911297922bcf902be">XCsi::DPhyLvlErrRef</a>, <a class="el" href="struct_x_csi.html#a8ddd267108d3d2f22658ea312562f379">XCsi::ErrorCallBack</a>, <a class="el" href="struct_x_csi.html#aa8bec27bda8ff0f1ae8e6dd4486f757b">XCsi::ErrRef</a>, <a class="el" href="struct_x_csi.html#ab46f113494ae58a53682d744ae6548bf">XCsi::FrameRecvdCallBack</a>, <a class="el" href="struct_x_csi.html#a0bc9bfffbac5a95998e137b91b0e53af">XCsi::FrameRecvdRef</a>, <a class="el" href="struct_x_csi.html#a36462ce1359d50dbf5ecea4f0168c2cb">XCsi::IsReady</a>, <a class="el" href="struct_x_csi.html#a05071607f3b47ecce8babbd0a728eee0">XCsi::PktLvlErrCallBack</a>, <a class="el" href="struct_x_csi.html#a09b81e82ca24d7c72061f85f16e0992a">XCsi::PktLvlErrRef</a>, <a class="el" href="struct_x_csi.html#a68ba8b307c888284f4c56bd8e64a1aeb">XCsi::ProtDecErrRef</a>, <a class="el" href="struct_x_csi.html#abc9974457110808626dcbbee8e189abc">XCsi::ProtDecodeErrCallBack</a>, <a class="el" href="struct_x_csi.html#a1e8a9855b48d7110615dd76476a766af">XCsi::ShortPacketCallBack</a>, <a class="el" href="struct_x_csi.html#a814e78a706b75732626f4dd2151ac133">XCsi::ShortPacketRef</a>, <a class="el" href="struct_x_csi.html#adafcf436efdfd4b5e5eaebf3a0a9833f">XCsi::VCXErrCallBack</a>, <a class="el" href="struct_x_csi.html#acb9c75b998cacffa5f70a3db6809d2fa">XCsi::VCXErrRef</a>, <a class="el" href="group__csi__v1__1.html#gad685546b6515977cc8149620ef3298bd">XCsi_GetIntrStatus()</a>, <a class="el" href="group__csi__v1__1.html#ga237454e9bbb1b663513369b6bc703f97">XCsi_InterruptClear()</a>, and <a class="el" href="group__csi__v1__1.html#ga53f623d43aa529c983d38dd2d226a4d7">XCSI_VCX_FE_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="ga60136f55dc84f4b4dde66f187b09a78d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XCsi_IsActiveLaneCountValid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>ActiveLanesCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function checks the validity of the active lanes parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the Subsystem instance to be worked on. </td></tr>
    <tr><td class="paramname">ActiveLanesCount</td><td>is the lane count to check if valid.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>1 if specified Active Lanes is valid.</li>
<li>0 otherwise, if the Active Lanes specified isn't valid as per spec and design.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="struct_x_csi___config.html#ae768bd302d0e55bcf4e73ad077e1b146">XCsi_Config::FixedLanes</a>, and <a class="el" href="struct_x_csi___config.html#a0ac18a90247b18004fbe69473f3f88c6">XCsi_Config::MaxLanesPresent</a>.</p>

<p>Referenced by <a class="el" href="group__csi__v1__1.html#ga757f09602140036cdf563da1df275d1a">XCsi_Configure()</a>.</p>

</div>
</div>
<a class="anchor" id="gab1b26db795947d7a9f130f35649dcd18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_csi___config.html">XCsi_Config</a> * XCsi_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Look up the hardware configuration for a device instance. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>is the unique device ID of the device to lookup for</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The reference to the configuration record in the configuration table (in xcsi_g.c) corresponding to the Device ID or if not found,a NULL pointer is returned.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>Referenced by <a class="el" href="xcsi__example__selftest_8c.html#a5458a8d8bab84547078ef5d7f4f3db86">CsiSelfTestExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0069d82265929da556da847513183dc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will do a reset of the IP. </p>
<p>This will reset the values of all regiters except Core Config and Protocol Config registers.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS On proper reset.</li>
<li>XST_FAILURE on timeout and core being stuck in reset</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="gab06eaea50112054c5a19ea52976d00e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsi_SelfTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Runs a self-test on the driver/device. </p>
<p>This test checks if the LaneCount present in register matches the one from the generated file.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if self-test was successful</li>
</ul>
</dd></dl>
<ul>
<li>XST_FAILURE if the read value was not equal to _g.c file</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="struct_x_csi___config.html#af15a61c606b555781629045cb29eb1b2">XCsi_Config::BaseAddr</a>, <a class="el" href="struct_x_csi.html#a971920fa16a3d4c65164356c993ab375">XCsi::Config</a>, <a class="el" href="struct_x_csi.html#a36462ce1359d50dbf5ecea4f0168c2cb">XCsi::IsReady</a>, <a class="el" href="struct_x_csi___config.html#a0ac18a90247b18004fbe69473f3f88c6">XCsi_Config::MaxLanesPresent</a>, <a class="el" href="group__csi__v1__1.html#gaa6d342b075b0d33fdb5f14ed50bb293d">XCSI_PCR_MAXLANES_MASK</a>, <a class="el" href="group__csi__v1__1.html#gad58f3b3b77f7eb5ccab7f6a2fe9b064e">XCSI_PCR_MAXLANES_SHIFT</a>, and <a class="el" href="group__csi__v1__1.html#gaf8101fc57292094f5402ea935b981511">XCSI_PCR_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="xcsi__example__selftest_8c.html#a5458a8d8bab84547078ef5d7f4f3db86">CsiSelfTestExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gacb1df45621d8075df1f159781ae4936e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XCsi_SetCallBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_csi.html">XCsi</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>HandleType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>Callbackfunc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>Callbackref</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This routine installs an asynchronous callback function for the given HandlerType: </p>
<pre>
HandlerType                     Callback Function Type
----------------------------  --------------------------------------------
(XCSI_HANDLER_DPHY)             DPhyLvlErrCallBack
(XCSI_HANDLER_PROTLVL)  ProtDecodeErrCallBack
(XCSI_HANDLER_PKTLVL)           PktLvlErrCallBack
(XCSI_HANDLER_SHORTPACKET)      ShortPacketCallBack
(XCSI_HANDLER_FRAMERECVD)       FrameRecvdCallBack
(XCSI_HANDLER_VCXERR)           VCXErrCallBack
(XCSI_HANDLER_OTHERERROR)       ErrorCallBack
</pre><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the <a class="el" href="struct_x_csi.html" title="The XCsi driver instance data.">XCsi</a> instance to operate on </td></tr>
    <tr><td class="paramname">HandleType</td><td>is the type of call back to be registered. </td></tr>
    <tr><td class="paramname">Callbackfunc</td><td>is the pointer to a call back funtion which is called when a particular event occurs. </td></tr>
    <tr><td class="paramname">Callbackref</td><td>is a void pointer to data to be referenced to by the Callbackfunc</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS when handler is installed.</li>
</ul>
</dd></dl>
<ul>
<li>XST_INVALID_PARAM when HandlerType is invalid.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Invoking this function for a handler that already has been installed replaces it with the new handler. </dd></dl>

<p>References <a class="el" href="struct_x_csi.html#a8b406c848347ac5d063b7865ea0762d0">XCsi::DPhyLvlErrCallBack</a>, <a class="el" href="struct_x_csi.html#a781bc587af702e0911297922bcf902be">XCsi::DPhyLvlErrRef</a>, <a class="el" href="struct_x_csi.html#a8ddd267108d3d2f22658ea312562f379">XCsi::ErrorCallBack</a>, <a class="el" href="struct_x_csi.html#aa8bec27bda8ff0f1ae8e6dd4486f757b">XCsi::ErrRef</a>, <a class="el" href="struct_x_csi.html#ab46f113494ae58a53682d744ae6548bf">XCsi::FrameRecvdCallBack</a>, <a class="el" href="struct_x_csi.html#a0bc9bfffbac5a95998e137b91b0e53af">XCsi::FrameRecvdRef</a>, <a class="el" href="struct_x_csi.html#a36462ce1359d50dbf5ecea4f0168c2cb">XCsi::IsReady</a>, <a class="el" href="struct_x_csi.html#a05071607f3b47ecce8babbd0a728eee0">XCsi::PktLvlErrCallBack</a>, <a class="el" href="struct_x_csi.html#a09b81e82ca24d7c72061f85f16e0992a">XCsi::PktLvlErrRef</a>, <a class="el" href="struct_x_csi.html#a68ba8b307c888284f4c56bd8e64a1aeb">XCsi::ProtDecErrRef</a>, <a class="el" href="struct_x_csi.html#abc9974457110808626dcbbee8e189abc">XCsi::ProtDecodeErrCallBack</a>, <a class="el" href="struct_x_csi.html#a1e8a9855b48d7110615dd76476a766af">XCsi::ShortPacketCallBack</a>, <a class="el" href="struct_x_csi.html#a814e78a706b75732626f4dd2151ac133">XCsi::ShortPacketRef</a>, <a class="el" href="struct_x_csi.html#adafcf436efdfd4b5e5eaebf3a0a9833f">XCsi::VCXErrCallBack</a>, and <a class="el" href="struct_x_csi.html#acb9c75b998cacffa5f70a3db6809d2fa">XCsi::VCXErrRef</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
