Analysis & Synthesis report for ProsjektV1
Tue Jun  4 11:29:12 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: Div_expsub:Div|lpm_divide:Div1
 13. Parameter Settings for Inferred Entity Instance: Div_expsub:Div|lpm_divide:Div0
 14. Port Connectivity Checks: "Div_expsub:Div|Z_COUNTER:z_count"
 15. Port Connectivity Checks: "Div_expsub:Div"
 16. Port Connectivity Checks: "Mult_expadd:Mult"
 17. Port Connectivity Checks: "AddSub:AS|Z_COUNTER:z_count"
 18. Port Connectivity Checks: "AddSub:AS"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun  4 11:29:11 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; ProsjektV1                                  ;
; Top-level Entity Name           ; FPU_toplevel                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 128                                         ;
; Total pins                      ; 99                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FPU_toplevel       ; ProsjektV1         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; FPU_toplevel.vhd                 ; yes             ; User VHDL File               ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd           ;         ;
; Mult_expadd.vhd                  ; yes             ; User VHDL File               ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd            ;         ;
; Z_COUNTER.vhd                    ; yes             ; User VHDL File               ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Z_COUNTER.vhd              ;         ;
; Div_expsub.vhd                   ; yes             ; User VHDL File               ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd             ;         ;
; AddSub.vhd                       ; yes             ; User VHDL File               ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc       ;         ;
; db/lpm_divide_5dm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/lpm_divide_5dm.tdf      ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/sign_div_unsign_bnh.tdf ;         ;
; db/alt_u_div_s2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/alt_u_div_s2f.tdf       ;         ;
; db/lpm_divide_bdm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/lpm_divide_bdm.tdf      ;         ;
; db/sign_div_unsign_hnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/sign_div_unsign_hnh.tdf ;         ;
; db/alt_u_div_83f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/alt_u_div_83f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimate of Logic utilization (ALMs needed) ; 1535                  ;
;                                             ;                       ;
; Combinational ALUT usage for logic          ; 2735                  ;
;     -- 7 input functions                    ; 20                    ;
;     -- 6 input functions                    ; 315                   ;
;     -- 5 input functions                    ; 608                   ;
;     -- 4 input functions                    ; 417                   ;
;     -- <=3 input functions                  ; 1375                  ;
;                                             ;                       ;
; Dedicated logic registers                   ; 128                   ;
;                                             ;                       ;
; I/O pins                                    ; 99                    ;
;                                             ;                       ;
; Total DSP Blocks                            ; 1                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; AddSub:AS|addval[7]~1 ;
; Maximum fan-out                             ; 133                   ;
; Total fan-out                               ; 11060                 ;
; Average fan-out                             ; 3.61                  ;
+---------------------------------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |FPU_toplevel                             ; 2735 (65)           ; 128 (32)                  ; 0                 ; 1          ; 99   ; 0            ; |FPU_toplevel                                                                                                                ; FPU_toplevel        ; work         ;
;    |AddSub:AS|                            ; 728 (687)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|AddSub:AS                                                                                                      ; AddSub              ; work         ;
;       |Z_COUNTER:z_count|                 ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|AddSub:AS|Z_COUNTER:z_count                                                                                    ; Z_COUNTER           ; work         ;
;    |Div_expsub:Div|                       ; 1847 (296)          ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div                                                                                                 ; Div_expsub          ; work         ;
;       |Z_COUNTER:z_count|                 ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div|Z_COUNTER:z_count                                                                               ; Z_COUNTER           ; work         ;
;       |lpm_divide:Div0|                   ; 1474 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_bdm:auto_generated|  ; 1474 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div|lpm_divide:Div0|lpm_divide_bdm:auto_generated                                                   ; lpm_divide_bdm      ; work         ;
;             |sign_div_unsign_hnh:divider| ; 1474 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div|lpm_divide:Div0|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider                       ; sign_div_unsign_hnh ; work         ;
;                |alt_u_div_83f:divider|    ; 1474 (1474)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div|lpm_divide:Div0|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_83f:divider ; alt_u_div_83f       ; work         ;
;       |lpm_divide:Div1|                   ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_5dm:auto_generated|  ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div|lpm_divide:Div1|lpm_divide_5dm:auto_generated                                                   ; lpm_divide_5dm      ; work         ;
;             |sign_div_unsign_bnh:divider| ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div|lpm_divide:Div1|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                       ; sign_div_unsign_bnh ; work         ;
;                |alt_u_div_s2f:divider|    ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPU_toplevel|Div_expsub:Div|lpm_divide:Div1|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider ; alt_u_div_s2f       ; work         ;
;    |Mult_expadd:Mult|                     ; 95 (95)             ; 32 (32)                   ; 0                 ; 1          ; 0    ; 0            ; |FPU_toplevel|Mult_expadd:Mult                                                                                               ; Mult_expadd         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+------------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal            ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------------+------------------------+
; Result[0]                                            ; Mux1                           ; yes                    ;
; Result[1]                                            ; Mux1                           ; yes                    ;
; Result[2]                                            ; Mux1                           ; yes                    ;
; Result[3]                                            ; Mux1                           ; yes                    ;
; Result[4]                                            ; Mux1                           ; yes                    ;
; Result[5]                                            ; Mux1                           ; yes                    ;
; Result[6]                                            ; Mux1                           ; yes                    ;
; Result[7]                                            ; Mux1                           ; yes                    ;
; Result[8]                                            ; Mux1                           ; yes                    ;
; Result[9]                                            ; Mux1                           ; yes                    ;
; Result[10]                                           ; Mux1                           ; yes                    ;
; Result[11]                                           ; Mux1                           ; yes                    ;
; Result[12]                                           ; Mux1                           ; yes                    ;
; Result[13]                                           ; Mux1                           ; yes                    ;
; Result[14]                                           ; Mux1                           ; yes                    ;
; Result[15]                                           ; Mux1                           ; yes                    ;
; Result[16]                                           ; Mux1                           ; yes                    ;
; Result[17]                                           ; Mux1                           ; yes                    ;
; Result[18]                                           ; Mux1                           ; yes                    ;
; Result[19]                                           ; Mux1                           ; yes                    ;
; Result[20]                                           ; Mux1                           ; yes                    ;
; Result[21]                                           ; Mux1                           ; yes                    ;
; Result[22]                                           ; Mux1                           ; yes                    ;
; Result[23]                                           ; Mux1                           ; yes                    ;
; Result[24]                                           ; Mux1                           ; yes                    ;
; Result[25]                                           ; Mux1                           ; yes                    ;
; Result[26]                                           ; Mux1                           ; yes                    ;
; Result[27]                                           ; Mux1                           ; yes                    ;
; Result[28]                                           ; Mux1                           ; yes                    ;
; Result[29]                                           ; Mux1                           ; yes                    ;
; Result[30]                                           ; Mux1                           ; yes                    ;
; Result[31]                                           ; Mux1                           ; yes                    ;
; AddSub:AS|mant_s[2]                                  ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[23]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Mult_expadd:Mult|fract_s_m[24]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Mult_expadd:Mult|fract_s_m[47]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Mult_expadd:Mult|exp_sum[8]                          ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[1]                             ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[23]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; AddSub:AS|mant_s[24]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; AddSub:AS|mant_s[3]                                  ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[25]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[2]                             ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[4]                                  ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[26]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[3]                             ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[5]                                  ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[27]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[4]                             ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[6]                                  ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[28]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[5]                             ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[7]                                  ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[29]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[6]                             ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[8]                                  ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[30]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[7]                             ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[9]                                  ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[31]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[8]                             ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[10]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[32]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[9]                             ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[11]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[33]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[10]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[12]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[34]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[11]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[13]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[35]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[12]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[14]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[36]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[13]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[15]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[37]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[14]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[16]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[38]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[15]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[17]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[39]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[16]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[18]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[40]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[17]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[19]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[41]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[18]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[20]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[42]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[19]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[21]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[43]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[20]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; AddSub:AS|mant_s[22]                                 ; AddSub:AS|addval[7]            ; yes                    ;
; Mult_expadd:Mult|fract_s_m[44]                       ; Mult_expadd:Mult|fract_s_m[25] ; yes                    ;
; Div_expsub:Div|mant_s[21]                            ; Div_expsub:Div|mant_s[11]      ; yes                    ;
; Number of user-specified and inferred latches = 246  ;                                ;                        ;
+------------------------------------------------------+--------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 128   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FPU_toplevel|Div_expsub:Div|Tall_s[30]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |FPU_toplevel|Mult_expadd:Mult|Tall_s[24] ;
; 6:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |FPU_toplevel|Mult_expadd:Mult|Tall_s[9]  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |FPU_toplevel|AddSub:AS|Tall_s[25]        ;
; 12:1               ; 5 bits    ; 40 LEs        ; 35 LEs               ; 5 LEs                  ; Yes        ; |FPU_toplevel|AddSub:AS|Tall_s[5]         ;
; 15:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |FPU_toplevel|AddSub:AS|Tall_s[10]        ;
; 15:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |FPU_toplevel|AddSub:AS|Tall_s[13]        ;
; 15:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; Yes        ; |FPU_toplevel|AddSub:AS|Tall_s[16]        ;
; 18:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |FPU_toplevel|AddSub:AS|Tall_s[19]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|Mux2                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftLeft0        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftLeft0        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|flag_a[0]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|flag_b[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|ShiftLeft0   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|ShiftLeft0   ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|ShiftLeft0   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|ShiftLeft1   ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|addval            ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|shmant            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight0       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight1       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight1       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight0       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight1       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight0       ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|Mux57        ;
; 1:1                ; 25 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|Mux100       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|mant_s[4]    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight1       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight0       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight0       ;
; 9:1                ; 23 bits   ; 138 LEs       ; 46 LEs               ; 92 LEs                 ; No         ; |FPU_toplevel|Div_expsub:Div|Mux41        ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|AddSub:AS|ShiftRight1       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|mant_s[10]   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|mant_s[12]   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|mant_s[19]   ;
; 18:1               ; 4 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; No         ; |FPU_toplevel|Div_expsub:Div|mant_s[22]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Div_expsub:Div|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                               ;
; LPM_WIDTHD             ; 24             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Div_expsub:Div|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 48             ; Untyped                               ;
; LPM_WIDTHD             ; 24             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_bdm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Div_expsub:Div|Z_COUNTER:z_count"                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; zeros[30..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Div_expsub:Div" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; enable ; Input ; Info     ; Stuck at VCC   ;
+--------+-------+----------+----------------+


+----------------------------------------------+
; Port Connectivity Checks: "Mult_expadd:Mult" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; enable ; Input ; Info     ; Stuck at VCC     ;
+--------+-------+----------+------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AddSub:AS|Z_COUNTER:z_count"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; zeros[30..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "AddSub:AS"    ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 128                         ;
;     SCLR              ; 30                          ;
;     SLD               ; 8                           ;
;     plain             ; 90                          ;
; arriav_lcell_comb     ; 2735                        ;
;     arith             ; 799                         ;
;         0 data inputs ; 30                          ;
;         1 data inputs ; 124                         ;
;         2 data inputs ; 296                         ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 82                          ;
;         5 data inputs ; 230                         ;
;     extend            ; 20                          ;
;         7 data inputs ; 20                          ;
;     normal            ; 1815                        ;
;         2 data inputs ; 390                         ;
;         3 data inputs ; 399                         ;
;         4 data inputs ; 333                         ;
;         5 data inputs ; 378                         ;
;         6 data inputs ; 315                         ;
;     shared            ; 101                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 80                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 2                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 99                          ;
;                       ;                             ;
; Max LUT depth         ; 107.50                      ;
; Average LUT depth     ; 58.57                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Jun  4 11:28:27 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProsjektV1 -c ProsjektV1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fpu_toplevel.vhd
    Info (12022): Found design unit 1: FPU_toplevel-Behav File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 13
    Info (12023): Found entity 1: FPU_toplevel File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mult_expadd.vhd
    Info (12022): Found design unit 1: Mult_expadd-Behav File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 14
    Info (12023): Found entity 1: Mult_expadd File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file z_counter.vhd
    Info (12022): Found design unit 1: Z_COUNTER-Struct File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Z_COUNTER.vhd Line: 13
    Info (12023): Found entity 1: Z_COUNTER File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Z_COUNTER.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file div_expsub.vhd
    Info (12022): Found design unit 1: Div_expsub-Behav File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 13
    Info (12023): Found entity 1: Div_expsub File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file addsub.vhd
    Info (12022): Found design unit 1: AddSub-behav File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 11
    Info (12023): Found entity 1: AddSub File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 5
Info (12127): Elaborating entity "FPU_toplevel" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FPU_toplevel.vhd(33): object "AddSub_enable" assigned a value but never read File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at FPU_toplevel.vhd(33): object "Mult_enable" assigned a value but never read File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at FPU_toplevel.vhd(33): object "Div_enable" assigned a value but never read File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 33
Warning (10631): VHDL Process Statement warning at FPU_toplevel.vhd(42): inferring latch(es) for signal or variable "Result", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[0]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[1]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[2]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[3]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[4]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[5]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[6]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[7]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[8]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[9]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[10]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[11]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[12]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[13]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[14]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[15]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[16]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[17]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[18]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[19]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[20]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[21]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[22]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[23]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[24]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[25]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[26]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[27]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[28]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[29]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[30]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (10041): Inferred latch for "Result[31]" at FPU_toplevel.vhd(42) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
Info (12128): Elaborating entity "AddSub" for hierarchy "AddSub:AS" File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 66
Warning (10492): VHDL Process Statement warning at AddSub.vhd(68): signal "Enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 68
Warning (10492): VHDL Process Statement warning at AddSub.vhd(98): signal "exp_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 98
Warning (10492): VHDL Process Statement warning at AddSub.vhd(101): signal "exp_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 101
Warning (10492): VHDL Process Statement warning at AddSub.vhd(103): signal "sign_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 103
Warning (10492): VHDL Process Statement warning at AddSub.vhd(103): signal "sign_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 103
Warning (10492): VHDL Process Statement warning at AddSub.vhd(116): signal "sign_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 116
Warning (10492): VHDL Process Statement warning at AddSub.vhd(116): signal "sign_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 116
Warning (10492): VHDL Process Statement warning at AddSub.vhd(123): signal "sign_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 123
Warning (10492): VHDL Process Statement warning at AddSub.vhd(123): signal "sign_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 123
Warning (10492): VHDL Process Statement warning at AddSub.vhd(124): signal "mant_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 124
Warning (10492): VHDL Process Statement warning at AddSub.vhd(129): signal "mant_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 129
Warning (10492): VHDL Process Statement warning at AddSub.vhd(130): signal "mant_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 130
Warning (10492): VHDL Process Statement warning at AddSub.vhd(134): signal "mant_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 134
Warning (10492): VHDL Process Statement warning at AddSub.vhd(139): signal "mant_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 139
Warning (10492): VHDL Process Statement warning at AddSub.vhd(148): signal "exp_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 148
Warning (10492): VHDL Process Statement warning at AddSub.vhd(148): signal "exp_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 148
Warning (10492): VHDL Process Statement warning at AddSub.vhd(149): signal "exp_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 149
Warning (10492): VHDL Process Statement warning at AddSub.vhd(149): signal "exp_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 149
Warning (10492): VHDL Process Statement warning at AddSub.vhd(153): signal "sign_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 153
Warning (10492): VHDL Process Statement warning at AddSub.vhd(153): signal "sign_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 153
Warning (10492): VHDL Process Statement warning at AddSub.vhd(157): signal "exp_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 157
Warning (10492): VHDL Process Statement warning at AddSub.vhd(162): signal "mant_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 162
Warning (10492): VHDL Process Statement warning at AddSub.vhd(163): signal "mant_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 163
Warning (10492): VHDL Process Statement warning at AddSub.vhd(165): signal "mant_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 165
Warning (10492): VHDL Process Statement warning at AddSub.vhd(166): signal "mant_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 166
Warning (10492): VHDL Process Statement warning at AddSub.vhd(168): signal "mant_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 168
Warning (10492): VHDL Process Statement warning at AddSub.vhd(169): signal "mant_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 169
Warning (10492): VHDL Process Statement warning at AddSub.vhd(171): signal "mant_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 171
Warning (10492): VHDL Process Statement warning at AddSub.vhd(172): signal "mant_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 172
Warning (10492): VHDL Process Statement warning at AddSub.vhd(180): signal "exp_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 180
Warning (10492): VHDL Process Statement warning at AddSub.vhd(185): signal "mant_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 185
Warning (10492): VHDL Process Statement warning at AddSub.vhd(186): signal "mant_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 186
Warning (10492): VHDL Process Statement warning at AddSub.vhd(188): signal "mant_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 188
Warning (10492): VHDL Process Statement warning at AddSub.vhd(189): signal "mant_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 189
Warning (10492): VHDL Process Statement warning at AddSub.vhd(191): signal "mant_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 191
Warning (10492): VHDL Process Statement warning at AddSub.vhd(192): signal "mant_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 192
Warning (10492): VHDL Process Statement warning at AddSub.vhd(194): signal "mant_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 194
Warning (10492): VHDL Process Statement warning at AddSub.vhd(195): signal "mant_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 195
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "mant_s_im", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "mant_s", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "exp_aminusb", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "exp_bminusa", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "exp_alessb", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "sign_con", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "exp_pre", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "shamt", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "addval", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Warning (10631): VHDL Process Statement warning at AddSub.vhd(78): inferring latch(es) for signal or variable "shmant", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[0]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[1]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[2]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[3]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[4]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[5]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[6]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[7]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[8]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[9]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[10]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[11]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[12]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[13]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[14]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[15]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[16]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[17]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[18]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[19]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[20]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[21]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[22]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shmant[23]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[0]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[1]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[2]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[3]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[4]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[5]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[6]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[7]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[8]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[9]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[10]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[11]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[12]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[13]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[14]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[15]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[16]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[17]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[18]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[19]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[20]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[21]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[22]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "addval[23]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shamt[0]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shamt[1]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shamt[2]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shamt[3]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shamt[4]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shamt[5]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shamt[6]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "shamt[7]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_pre[0]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_pre[1]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_pre[2]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_pre[3]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_pre[4]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_pre[5]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_pre[6]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_pre[7]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "sign_con[0]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "sign_con[1]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_alessb" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_bminusa[0]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_bminusa[1]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_bminusa[2]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_bminusa[3]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_bminusa[4]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_bminusa[5]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_bminusa[6]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_bminusa[7]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_aminusb[0]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_aminusb[1]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_aminusb[2]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_aminusb[3]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_aminusb[4]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_aminusb[5]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_aminusb[6]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "exp_aminusb[7]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[0]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[1]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[2]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[3]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[4]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[5]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[6]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[7]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[8]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[9]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[10]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[11]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[12]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[13]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[14]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[15]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[16]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[17]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[18]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[19]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[20]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[21]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[22]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[23]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s[24]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[0]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[1]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[2]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[3]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[4]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[5]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[6]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[7]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[8]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[9]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[10]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[11]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[12]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[13]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[14]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[15]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[16]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[17]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[18]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[19]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[20]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[21]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[22]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[23]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (10041): Inferred latch for "mant_s_im[24]" at AddSub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
Info (12128): Elaborating entity "Z_COUNTER" for hierarchy "AddSub:AS|Z_COUNTER:z_count" File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 204
Info (12128): Elaborating entity "Mult_expadd" for hierarchy "Mult_expadd:Mult" File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 71
Warning (10492): VHDL Process Statement warning at Mult_expadd.vhd(55): signal "Enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 55
Warning (10492): VHDL Process Statement warning at Mult_expadd.vhd(93): signal "fract_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 93
Warning (10492): VHDL Process Statement warning at Mult_expadd.vhd(93): signal "fract_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 93
Warning (10492): VHDL Process Statement warning at Mult_expadd.vhd(99): signal "exp_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 99
Warning (10492): VHDL Process Statement warning at Mult_expadd.vhd(99): signal "exp_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 99
Warning (10492): VHDL Process Statement warning at Mult_expadd.vhd(104): signal "exp_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 104
Warning (10492): VHDL Process Statement warning at Mult_expadd.vhd(104): signal "exp_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 104
Warning (10631): VHDL Process Statement warning at Mult_expadd.vhd(61): inferring latch(es) for signal or variable "fract_s_m", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Warning (10631): VHDL Process Statement warning at Mult_expadd.vhd(61): inferring latch(es) for signal or variable "exp_sum", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "exp_sum[0]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "exp_sum[1]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "exp_sum[2]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "exp_sum[3]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "exp_sum[4]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "exp_sum[5]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "exp_sum[6]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "exp_sum[7]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "exp_sum[8]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[23]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[24]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[25]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[26]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[27]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[28]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[29]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[30]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[31]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[32]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[33]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[34]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[35]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[36]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[37]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[38]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[39]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[40]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[41]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[42]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[43]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[44]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[45]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (10041): Inferred latch for "fract_s_m[47]" at Mult_expadd.vhd(61) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Mult_expadd.vhd Line: 61
Info (12128): Elaborating entity "Div_expsub" for hierarchy "Div_expsub:Div" File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at Div_expsub.vhd(48): object "sign_a" assigned a value but never read File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at Div_expsub.vhd(48): object "sign_b" assigned a value but never read File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 48
Warning (10631): VHDL Process Statement warning at Div_expsub.vhd(78): inferring latch(es) for signal or variable "mant_tmpless", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Warning (10492): VHDL Process Statement warning at Div_expsub.vhd(158): signal "flag_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 158
Warning (10492): VHDL Process Statement warning at Div_expsub.vhd(158): signal "flag_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 158
Warning (10492): VHDL Process Statement warning at Div_expsub.vhd(172): signal "mant_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 172
Warning (10492): VHDL Process Statement warning at Div_expsub.vhd(172): signal "mant_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 172
Warning (10631): VHDL Process Statement warning at Div_expsub.vhd(155): inferring latch(es) for signal or variable "mant_s", which holds its previous value in one or more paths through the process File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[1]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[2]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[3]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[4]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[5]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[6]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[7]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[8]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[9]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[10]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[11]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[12]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[13]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[14]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[15]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[16]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[17]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[18]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[19]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[20]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[21]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[22]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_s[23]" at Div_expsub.vhd(155) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
Info (10041): Inferred latch for "mant_tmpless[0]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[1]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[2]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[3]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[4]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[5]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[6]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[7]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[8]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[9]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[10]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[11]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[12]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[13]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[14]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[15]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[16]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[17]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[18]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[19]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[20]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[21]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[22]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[23]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (10041): Inferred latch for "mant_tmpless[24]" at Div_expsub.vhd(78) File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 78
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div_expsub:Div|Div1" File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div_expsub:Div|Div0" File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 87
Info (12130): Elaborated megafunction instantiation "Div_expsub:Div|lpm_divide:Div1" File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 88
Info (12133): Instantiated megafunction "Div_expsub:Div|lpm_divide:Div1" with the following parameter: File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 88
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/lpm_divide_5dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/alt_u_div_s2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Div_expsub:Div|lpm_divide:Div0" File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 87
Info (12133): Instantiated megafunction "Div_expsub:Div|lpm_divide:Div0" with the following parameter: File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 87
    Info (12134): Parameter "LPM_WIDTHN" = "48"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bdm.tdf
    Info (12023): Found entity 1: lpm_divide_bdm File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/lpm_divide_bdm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hnh File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/sign_div_unsign_hnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_83f.tdf
    Info (12023): Found entity 1: alt_u_div_83f File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/db/alt_u_div_83f.tdf Line: 23
Warning (13012): Latch Result[0] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[1] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[2] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[3] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[4] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[5] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[6] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[7] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[8] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[9] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[10] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[11] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[12] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[13] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[14] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[15] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[16] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[17] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[18] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[19] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[20] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[21] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[22] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[23] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[24] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[25] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[26] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[27] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[28] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[29] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[30] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Result[31] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Op_ctrl[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 9
Warning (13012): Latch Div_expsub:Div|mant_s[1] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[2] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[2] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[3] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[3] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[4] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[4] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[5] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[5] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[6] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[6] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[7] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[7] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[8] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[8] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[9] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[9] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[10] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[10] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[11] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[11] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[12] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[12] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[13] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[13] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[14] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[14] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[15] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[15] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[16] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[16] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[17] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[17] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[18] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[18] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[19] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[19] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[20] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[20] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[21] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[21] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[22] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[22] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch Div_expsub:Div|mant_s[23] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/Div_expsub.vhd Line: 155
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[23] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|exp_pre[0] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[23] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|exp_pre[1] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[24] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|exp_pre[2] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[25] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|exp_pre[3] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[26] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|exp_pre[4] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[27] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|exp_pre[5] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[28] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|exp_pre[6] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[29] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|exp_pre[7] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[30] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[2] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[6] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[2] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[2] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[3] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[7] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[3] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[3] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[4] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[8] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[4] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[4] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[5] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[9] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[5] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[5] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[6] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[10] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[6] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[6] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[7] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[11] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[7] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[7] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[8] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[8] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[8] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[12] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[9] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[9] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[9] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[13] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[10] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[10] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[10] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[14] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[11] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[11] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[11] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[15] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[12] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[12] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[12] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[16] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[13] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[13] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[13] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[17] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[14] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[14] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[14] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[18] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[15] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[15] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[15] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[19] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[16] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[16] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[16] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[16] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[17] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[17] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[17] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[17] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[18] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[18] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[18] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[18] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[19] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[19] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[19] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[19] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[20] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[20] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[20] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[21] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[21] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[21] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[21] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[21] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[22] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[22] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[22] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[22] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[1] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[5] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[1] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[1] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|shmant[0] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_b[4] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Warning (13012): Latch AddSub:AS|addval[0] has unsafe behavior File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/AddSub.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tall_a[0] File: D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/FPU_toplevel.vhd Line: 8
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 24 assignments for entity "top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2891 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 2791 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 313 warnings
    Info: Peak virtual memory: 4926 megabytes
    Info: Processing ended: Tue Jun  4 11:29:19 2024
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:22


