#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov 30 19:41:02 2017
# Process ID: 3852
# Current directory: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/project_1/project_1.runs/synth_1
# Command line: vivado -log div_by_min.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source div_by_min.tcl
# Log file: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/project_1/project_1.runs/synth_1/div_by_min.vds
# Journal file: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source div_by_min.tcl -notrace
Command: synth_design -top div_by_min -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1233.711 ; gain = 45.992 ; free physical = 8845 ; free virtual = 12073
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_by_min' [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/div_by_min.vhd:32]
INFO: [Synth 8-638] synthesizing module 'divider' [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/divider.vhd:29]
	Parameter R_int bound to: 8 - type: integer 
	Parameter R_ctr bound to: 5 - type: integer 
	Parameter N_dec bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element prev_done_buf_reg was removed.  [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/divider.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/divider.vhd:29]
WARNING: [Synth 8-614] signal 'num_int' is read in the process but is not in the sensitivity list [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/div_by_min.vhd:73]
WARNING: [Synth 8-614] signal 'bank_in' is read in the process but is not in the sensitivity list [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/div_by_min.vhd:73]
WARNING: [Synth 8-614] signal 'bank_at_idx' is read in the process but is not in the sensitivity list [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/div_by_min.vhd:73]
WARNING: [Synth 8-614] signal 'min_val' is read in the process but is not in the sensitivity list [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/div_by_min.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/div_by_min.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'div_by_min' (2#1) [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/div_by_min.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1275.219 ; gain = 87.500 ; free physical = 8852 ; free virtual = 12080
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1275.219 ; gain = 87.500 ; free physical = 8851 ; free virtual = 12080
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL/Basys3_connections.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/div_by_min_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/div_by_min_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1622.211 ; gain = 0.000 ; free physical = 8573 ; free virtual = 11834
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8667 ; free virtual = 11927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8667 ; free virtual = 11927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8668 ; free virtual = 11928
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element idx_reg was removed.  [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/divider.vhd:54]
INFO: [Synth 8-5544] ROM "bank_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bank_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'denominator_reg' [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/div_by_min.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8659 ; free virtual = 11920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div_by_min 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element divider/idx_reg was removed.  [/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/divider.vhd:54]
WARNING: [Synth 8-3332] Sequential element (divider/R_reg[7]) is unused and will be removed from module div_by_min.
WARNING: [Synth 8-3332] Sequential element (divider/Q_reg[11]) is unused and will be removed from module div_by_min.
WARNING: [Synth 8-3332] Sequential element (divider/Q_reg[10]) is unused and will be removed from module div_by_min.
WARNING: [Synth 8-3332] Sequential element (divider/Q_reg[9]) is unused and will be removed from module div_by_min.
WARNING: [Synth 8-3332] Sequential element (divider/Q_reg[8]) is unused and will be removed from module div_by_min.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (div_done_buf_reg_C)
WARNING: [Synth 8-3332] Sequential element (div_done_buf_reg_C) is unused and will be removed from module div_by_min.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8649 ; free virtual = 11909
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8516 ; free virtual = 11783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8510 ; free virtual = 11778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8511 ; free virtual = 11778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8507 ; free virtual = 11775
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8507 ; free virtual = 11775
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8507 ; free virtual = 11775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8507 ; free virtual = 11775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8507 ; free virtual = 11775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8507 ; free virtual = 11775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     3|
|3     |LUT1   |     2|
|4     |LUT2   |    18|
|5     |LUT3   |    54|
|6     |LUT4   |    12|
|7     |LUT5   |    34|
|8     |LUT6   |    65|
|9     |FDCE   |    90|
|10    |FDPE   |    24|
|11    |LDC    |    29|
|12    |IBUF   |    47|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   413|
|2     |  divider |divider |   139|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8507 ; free virtual = 11775
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1622.211 ; gain = 87.500 ; free physical = 8564 ; free virtual = 11831
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1622.211 ; gain = 434.492 ; free physical = 8564 ; free virtual = 11831
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  LDC => LDCE: 29 instances

20 Infos, 49 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1622.211 ; gain = 447.078 ; free physical = 8534 ; free virtual = 11801
INFO: [Common 17-1381] The checkpoint '/home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/divide_by_min/project_1/project_1.runs/synth_1/div_by_min.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1646.227 ; gain = 0.000 ; free physical = 8534 ; free virtual = 11801
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 19:42:00 2017...
