;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-26
	MOV -11, <-20
	DJN -1, @-20
	JMP -207, @-120
	MOV 121, 0
	SUB 900, <332
	SLT <-20, -0
	JMP 20, <12
	SUB #12, @-200
	SUB #12, @-200
	JMN @12, #-200
	SUB @121, @106
	SUB -207, <-120
	SUB @121, @106
	SUB @12, @0
	SUB 1, <-2
	CMP @100, 3
	SUB 1, <-2
	SUB 1, <-2
	SUB @-127, 100
	ADD #270, <1
	SUB @-127, 100
	ADD -210, 30
	CMP -207, <-120
	CMP -207, <-120
	SLT 20, @812
	SUB @121, 103
	DJN -1, @-20
	CMP -207, <-120
	SLT 20, @812
	JMP <121, 103
	JMP <121, 103
	ADD #270, <1
	DJN -1, @-20
	JMP -207, @-120
	DAT #-210, #30
	JMP <121, 103
	DJN -1, @-20
	JMP -207, @-120
	JMP <121, 103
	SLT 20, @12
	DJN 0, <40
	ADD 3, 400
	ADD 3, 400
	SPL 0, <40
	SUB @-127, 100
	SPL 0, <40
	SUB @121, 103
	SPL 0, <40
