$date
  Fri Feb 16 19:31:26 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module fa_test $end
$var reg 1 ! input_a $end
$var reg 1 " input_b $end
$var reg 1 # input_cin $end
$var reg 1 $ sum $end
$var reg 1 % carry_out $end
$scope module uut $end
$var reg 1 & input_a $end
$var reg 1 ' input_b $end
$var reg 1 ( input_cin $end
$var reg 1 ) sum $end
$var reg 1 * carry_out $end
$var reg 1 + sum1 $end
$var reg 1 , carry1 $end
$var reg 1 - carry2 $end
$scope module ha1 $end
$var reg 1 . input_a $end
$var reg 1 / input_b $end
$var reg 1 0 sum $end
$var reg 1 1 carry $end
$upscope $end
$scope module ha2 $end
$var reg 1 2 input_a $end
$var reg 1 3 input_b $end
$var reg 1 4 sum $end
$var reg 1 5 carry $end
$upscope $end
$scope module or1 $end
$var reg 1 6 input1 $end
$var reg 1 7 input2 $end
$var reg 1 8 output $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
#10000000
1#
1$
1(
1)
13
14
#20000000
1"
0#
1$
1'
0(
1)
1+
1/
10
12
03
14
#30000000
1#
0$
1%
1(
0)
1*
1-
13
04
15
17
18
#40000000
