#include"pic_private.h"
#include"io/io.h"
#include"interrupt/interrupt.h"
#include"common.h"
#include"kernel.h"
#include"memory/memory.h"
#include"assembly/assembly.h"

enum APICRegisterOffset{
	LVT_TIMER_VECTOR = 0x320,
	TIMER_DIVIDE = 0x3e0,
	TIMER_INITIAL_COUNT = 0x380,
	TIMER_CURRENT_COUNT = 0x390,
	END_OF_INTERRUPT = 0x0b0,
	SPURIOUS_VECTOR = 0x0f0,
	LVT_ERROR_VECTOR = 0x370,
	ICR_LOW = 0x300,
	ICR_HIGH = 0x310,
	LAPIC_ID = 0x020,

	LVT_CMCI = 0x2f0,
	LVT_THERMAL_MONITOR = 0x330,
	LVT_PERFORMANCE_COUNTER = 0x340,
	LVT_LINT0 = 0x350,
	LVT_LINT1 = 0x360
};

int isAPICSupported(void){
	static char result = 2;
	if(result != 2)
		return result;
	if(cpuid_isSupported() == 0){
		printk("processor does not support CPUID");
		result = 0;
		return 0;
	}
	if(cpuid_hasAPIC() == 0){
		printk("processor does not support local APIC");
		result = 0;
		return 0;
	}
	result = 1;
	return result;
}

static void apicSpuriousHandler(__attribute__((__unused__)) InterruptParam *param){
	printk("spurious interrupt on processor %u\n", getMemoryMappedLAPICID());
	// sti();
	// not eoi
}

static void setAPICSpurious(const uintptr_t base, InterruptVector *v){
	MemoryMappedRegister svr = (MemoryMappedRegister)(base + SPURIOUS_VECTOR);

	printk("SVR = %x\n", *svr);
	if(((*svr) & (1 << 8)) == 0){
		printk("enable APIC in SVR\n");
	}
	*svr = (((*svr) & (~0x000001ff)) | 0x00000100 | toChar(v));
}

static void apicErrorHandler(InterruptParam *p){
	printk("APIC error on processor %u\n", toChar(p->vector), p->argument);
	// getProcessorLocal->pic->endOfInterrupt(p);
	apic_endOfInterrupt(p);
	panic("APIC error");
	sti();
}

static void setAPICError(const uintptr_t base, InterruptVector *v){
	MemoryMappedRegister lvt_error = (MemoryMappedRegister)(base + LVT_ERROR_VECTOR);
	*lvt_error = (((*lvt_error) & (~0x000100ff)) /*| 0x00010000*/ | toChar(v));
}

static volatile uint32_t sleepTicks;
static int tempSleepHandler(__attribute__((__unused__)) const InterruptParam *p){
	sleepTicks++;
	// apic_endOfInterrupt(p);
	return 1;
}

static void setAPICTimer(const uintptr_t base, InterruptVector *v){
	MemoryMappedRegister lvt_timer = (MemoryMappedRegister)(base + LVT_TIMER_VECTOR);
	// mask timer interrupt and set vector
	*lvt_timer = (((*lvt_timer) & (~0x000700ff)) | 0x00020000 | toChar(v));
}

enum IPIDeliveryMode{
	FIXED = 0,
	/*
	LOWEST_PRIORITY = 1,
	SMI = 2,
	NMI = 4,
	*/
	INIT = 5,
	STARTUP = 6
};
enum IPIShorthand{
	NONE = 0,
	SELF = 1,
	ALL_INCLUDING_SELF = 2,
	ALL_EXCLUDING_SELF = 3
};

static void deliverIPI(
	const uintptr_t base,
	uint32_t targetLAPICID,
	enum IPIDeliveryMode mode,
	enum IPIShorthand shorthand,
	uint16_t vector
){
	/*
	bit 8~0: vector number
	11~8: delivery mode
	12~11: physical destination = 0, logical destination = 1
	13~12: idle = 0, pending = 1
	15~14: deassert = 0, assert = 1
	16~15: edge trigger = 0, level trigger = 1
	18~20: shorthand
	64~56: destination
	*/
	MemoryMappedRegister
	icr0_32 = (MemoryMappedRegister)(base + ICR_LOW),
	icr32_64 = (MemoryMappedRegister)(base + ICR_HIGH);
	*icr32_64 = (((*icr32_64) & (~0xff000000)) | (targetLAPICID << 24));
	*icr0_32 = (((*icr0_32) & (~0x000ccfff)) | 0x00004000 | (mode << 8) | (shorthand << 18) | vector);
	while((*icr0_32) & (1<<12));
}

struct LAPIC{
	int isBSP;
	// see uintptr_t apicLinearBase
	uintptr_t linearBase;
	uint32_t lapicID;

	InterruptVector *spuriousVector;
	InterruptVector *timerVector;
	InterruptVector *errorVector;
};


int isBSP(LAPIC *lapic){
	return lapic->isBSP;
}

InterruptVector *getTimerVector(LAPIC *lapic){
	return lapic->timerVector;
}

uint32_t getLAPICID(LAPIC *lapic){
	return lapic->lapicID;
}

static uint32_t testLAPICTimerFrequency(const uintptr_t base, const uint32_t ticks, PIC *pic){
	MemoryMappedRegister
	timer_initialCnt = (MemoryMappedRegister)(base + TIMER_INITIAL_COUNT),
	timer_currentCnt = (MemoryMappedRegister)(base + TIMER_CURRENT_COUNT);
	uint32_t cnt1, cnt2;
	InterruptVector *timerVector = pic->irqToVector(pic, TIMER_IRQ);
	*timer_initialCnt = 0xffffffff;
	if(addHandler(timerVector, tempSleepHandler, 0) == 0){
		panic("cannot initialize LAPIC timer");
	}
	pic->setPICMask(pic, TIMER_IRQ, 0);
	sleepTicks = 0;
	sti();
	while(sleepTicks < 2){
		hlt();
	} // begin sleeping
	sleepTicks = 0;
	cnt1 = *timer_currentCnt;
	while(sleepTicks < ticks){
		hlt();
	}
	cnt2 = *timer_currentCnt;
	removeHandler(timerVector, tempSleepHandler, 0);
	cli(); // end sleeping
	pic->setPICMask(pic, TIMER_IRQ, 1);
	return cnt1 - cnt2;
}

void testAndResetLAPICTimer(LAPIC *lapic, PIC *pic){
	MemoryMappedRegister
	lvt_timer = (MemoryMappedRegister)(lapic->linearBase + LVT_TIMER_VECTOR),
	timer_divide = (MemoryMappedRegister)(lapic->linearBase + TIMER_DIVIDE),
	timer_initialCnt = (MemoryMappedRegister)(lapic->linearBase + TIMER_INITIAL_COUNT);
	// 1. mask timer interrupt
	// bit 8~0 = interrupt vector
	// bit 16 = 1: masked, 0: not masked
	// bit 19~17 = 00: one-shot, 01: periodic, 10: TSC-deadline
	uint32_t oldLVT_TIMER = *lvt_timer;
	*lvt_timer |= 0x00010000;
	// 2. timer freq = bus freq / divisor
	/* bit 4~0 = divisor
	0000: 2; 0001: 4; 0010: 8; 0011: 16;
	1000: 32; 1001: 64 1010: 128; 1011: 1
	*/
	*timer_divide = ((*timer_divide & (~0x0000000f)) | (0x00000008));
	// 3. test LAPIC timer frequency
	#define FREQ_DIV (10)
	static uint32_t lastResult = 1000000000;
	if(pic != NULL){
		static_assert(TIMER_FREQUENCY % FREQ_DIV == 0);
		lastResult = testLAPICTimerFrequency(lapic->linearBase, TIMER_FREQUENCY / FREQ_DIV, pic);
	}
	// kprintf("LAPIC timer frequency = %u kHz\n", (cnt / 1000) * FREQ_DIV);
	*timer_initialCnt = lastResult / (TIMER_FREQUENCY / FREQ_DIV);
	#undef FREQ_DIV
	*lvt_timer = oldLVT_TIMER;
}

void resetLAPICTimer(LAPIC *lapic){
	testAndResetLAPICTimer(lapic, NULL);
}

void interprocessorINIT(LAPIC *lapic, uint32_t targetLAPICID){
	deliverIPI(lapic->linearBase, targetLAPICID, INIT, NONE, 0);
}
void interprocessorSTARTUP(LAPIC *lapic, uint32_t targetLAPICID, uintptr_t entryAddress){
	assert((entryAddress & (~0x000ff000)) == 0);
	deliverIPI(lapic->linearBase, targetLAPICID, STARTUP, NONE, (entryAddress >> 12));
}

void apic_interruptAllOther(PIC *pic, InterruptVector *vector){
	deliverIPI(pic->apic->lapic->linearBase, 0, FIXED, ALL_EXCLUDING_SELF, toChar(vector));
}

// linear address of APIC_BASE
#define LAPIC_PHYSICAL_BASE ((uintptr_t)0xfee00000)
#define LAPIC_MAPPING_SIZE (PAGE_SIZE)
static uintptr_t apicLinearBase;

uint32_t getMemoryMappedLAPICID(void){
	return ((*(MemoryMappedRegister)(apicLinearBase + LAPIC_ID)) >> 24) & 0xff;
}

void apic_endOfInterrupt(__attribute__((__unused__)) InterruptParam *p){
	MemoryMappedRegister eoi =
	(MemoryMappedRegister)(/*getProcessorLocal()->pic->apic->lapic->base*/apicLinearBase + END_OF_INTERRUPT);
	*eoi = 0;
}

LAPIC *initLocalAPIC(InterruptTable *t){
	LAPIC *NEW(lapic);

	uint32_t edx, eax;
	rdmsr(IA32_APIC_BASE, &edx, &eax);
	printk("IA32_APIC_BASE MSR = %x:%x\n", edx, eax);
	if((edx & 0xf) != 0 || (eax & 0xfffff000) != LAPIC_PHYSICAL_BASE){
		printk("relocate apic base address to %x", LAPIC_PHYSICAL_BASE);
		edx = (edx & ~0xf);
		eax = ((eax & ~0xfffff000) | LAPIC_PHYSICAL_BASE);
		wrmsr(IA32_APIC_BASE, edx, eax);
	}
	if(((eax >> 11) & 1) == 0){ // is APIC enabled
		printk("enable APIC\n");
		eax |= (1 << 11);
		wrmsr(IA32_APIC_BASE, edx, eax);
	}

	lapic->isBSP = ((eax >> 8) & 1);
	if(lapic->isBSP){
		PhysicalAddress apicPhysicalBase = {LAPIC_PHYSICAL_BASE};
		apicLinearBase = (uintptr_t)mapKernelPages(apicPhysicalBase, LAPIC_MAPPING_SIZE, KERNEL_NON_CACHED_PAGE);
	}
	lapic->linearBase = apicLinearBase;
	lapic->lapicID = getMemoryMappedLAPICID();

	static InterruptVector *spuriousVector;
	if(lapic->isBSP){
		spuriousVector = registerInterrupt(t, SPURIOUS_INTERRUPT, apicSpuriousHandler, 0);
	}
	lapic->spuriousVector = spuriousVector;
	lapic->errorVector = registerGeneralInterrupt(t, apicErrorHandler, (uintptr_t)lapic->lapicID);
	lapic->timerVector = registerGeneralInterrupt(t, defaultInterruptHandler, (uintptr_t)lapic->lapicID);

	setAPICSpurious(lapic->linearBase, lapic->spuriousVector);
	setAPICError(lapic->linearBase, lapic->errorVector);
	setAPICTimer(lapic->linearBase, lapic->timerVector);
	return lapic;
}
