/*
 *  Copyright (c) 2010 - 2011 Espressif System
 *
 */

#ifndef SPI_REGISTER_H_INCLUDED
#define SPI_REGISTER_H_INCLUDED

#define REG_SPI_BASE(i)             (0x60000200 - i*0x100)

#define SPI_CMD(i)                  (REG_SPI_BASE(i) + 0x0)
#define SPI_USR                         (BIT(18))

#define SPI_ADDR(i)                 (REG_SPI_BASE(i) + 0x4)

#define SPI_CTRL(i)                 (REG_SPI_BASE(i) + 0x8)
#define SPI_WR_BIT_ORDER                (BIT(26))
#define SPI_RD_BIT_ORDER                (BIT(25))
#define SPI_QIO_MODE                    (BIT(24))
#define SPI_DIO_MODE                    (BIT(23))
#define SPI_QOUT_MODE                   (BIT(20))
#define SPI_DOUT_MODE                   (BIT(14))
#define SPI_FASTRD_MODE                 (BIT(13))

#define SPI_RD_STATUS(i)             (REG_SPI_BASE(i) + 0x10)

#define SPI_CTRL2(i)                 (REG_SPI_BASE(i) + 0x14)
#define SPI_CS_DELAY_NUM                0x0000000F
#define SPI_CS_DELAY_NUM_S              28
#define SPI_CS_DELAY_MODE               0x00000003
#define SPI_CS_DELAY_MODE_S             26
#define SPI_MOSI_DELAY_NUM              0x00000007
#define SPI_MOSI_DELAY_NUM_S            23
#define SPI_MOSI_DELAY_MODE             0x00000003
#define SPI_MOSI_DELAY_MODE_S           21
#define SPI_MISO_DELAY_NUM              0x00000007
#define SPI_MISO_DELAY_NUM_S            18
#define SPI_MISO_DELAY_MODE             0x00000003
#define SPI_MISO_DELAY_MODE_S           16

#define SPI_CLOCK(i)                (REG_SPI_BASE(i) + 0x18)
#define SPI_CLK_EQU_SYSCLK              (BIT(31))
#define SPI_CLKDIV_PRE                  0x00001FFF
#define SPI_CLKDIV_PRE_S                18
#define SPI_CLKCNT_N                    0x0000003F
#define SPI_CLKCNT_N_S                  12
#define SPI_CLKCNT_H                    0x0000003F
#define SPI_CLKCNT_H_S                  6
#define SPI_CLKCNT_L                    0x0000003F
#define SPI_CLKCNT_L_S                  0

#define SPI_USER(i)                 (REG_SPI_BASE(i) + 0x1C)
#define SPI_USR_COMMAND                 (BIT(31))
#define SPI_USR_ADDR                    (BIT(30))
#define SPI_USR_DUMMY                   (BIT(29))
#define SPI_USR_MISO                    (BIT(28))
#define SPI_USR_MOSI                    (BIT(27))
#define SPI_USR_MOSI_HIGHPART           (BIT(25))
#define SPI_USR_MISO_HIGHPART           (BIT(24))
#define SPI_SIO                         (BIT(16))
#define SPI_FWRITE_QIO                  (BIT(15))
#define SPI_FWRITE_DIO                  (BIT(14))
#define SPI_FWRITE_QUAD                 (BIT(13))
#define SPI_FWRITE_DUAL                 (BIT(12))
#define SPI_WR_BYTE_ORDER               (BIT(11))
#define SPI_RD_BYTE_ORDER               (BIT(10))
#define SPI_CK_OUT_EDGE                 (BIT(7))
#define SPI_CK_I_EDGE                   (BIT(6))
#define SPI_CS_SETUP                    (BIT(5))
#define SPI_CS_HOLD                     (BIT(4))
#define SPI_FLASH_MODE                  (BIT(2))

#define SPI_USER1(i)                (REG_SPI_BASE(i) + 0x20)
#define SPI_USR_ADDR_BITLEN             0x0000003F
#define SPI_USR_ADDR_BITLEN_S           26
#define SPI_USR_MOSI_BITLEN             0x000001FF
#define SPI_USR_MOSI_BITLEN_S           17
#define SPI_USR_MISO_BITLEN             0x000001FF
#define SPI_USR_MISO_BITLEN_S           8
#define SPI_USR_DUMMY_CYCLELEN          0x000000FF
#define SPI_USR_DUMMY_CYCLELEN_S        0

#define SPI_USER2(i)                (REG_SPI_BASE(i) + 0x24)
#define SPI_USR_COMMAND_BITLEN          0x0000000F
#define SPI_USR_COMMAND_BITLEN_S        28
#define SPI_USR_COMMAND_VALUE           0x0000FFFF
#define SPI_USR_COMMAND_VALUE_S         0

#define SPI_WR_STATUS(i)            (REG_SPI_BASE(i) + 0x28)

#define SPI_PIN(i)                  (REG_SPI_BASE(i) + 0x2C)
#define SPI_CS2_DIS                     (BIT(2))
#define SPI_CS1_DIS                     (BIT(1))
#define SPI_CS0_DIS                     (BIT(0))

#define SPI_SLAVE(i)                (REG_SPI_BASE(i)  + 0x30)
#define SPI_SYNC_RESET                  (BIT(31))
#define SPI_SLAVE_MODE                  (BIT(30))
#define SPI_SLV_WR_RD_BUF_EN            (BIT(29))
#define SPI_SLV_WR_RD_STA_EN            (BIT(28))
#define SPI_SLV_CMD_DEFINE              (BIT(27))
#define SPI_TRANS_CNT                   0x0000000F
#define SPI_TRANS_CNT_S                 23
#define SPI_TRANS_DONE_EN               (BIT(9))
#define SPI_SLV_WR_STA_DONE_EN          (BIT(8))
#define SPI_SLV_RD_STA_DONE_EN          (BIT(7))
#define SPI_SLV_WR_BUF_DONE_EN          (BIT(6))
#define SPI_SLV_RD_BUF_DONE_EN          (BIT(5))
#define SLV_SPI_INT_EN                  0x0000001f
#define SLV_SPI_INT_EN_S                5
#define SPI_TRANS_DONE                  (BIT(4))
#define SPI_SLV_WR_STA_DONE             (BIT(3))
#define SPI_SLV_RD_STA_DONE             (BIT(2))
#define SPI_SLV_WR_BUF_DONE             (BIT(1))
#define SPI_SLV_RD_BUF_DONE             (BIT(0))

#define SPI_SLAVE1(i)               (REG_SPI_BASE(i) + 0x34)
#define SPI_SLV_STATUS_BITLEN           0x0000001F
#define SPI_SLV_STATUS_BITLEN_S         27
#define SPI_SLV_BUF_BITLEN              0x000001FF
#define SPI_SLV_BUF_BITLEN_S            16
#define SPI_SLV_RD_ADDR_BITLEN          0x0000003F
#define SPI_SLV_RD_ADDR_BITLEN_S        10
#define SPI_SLV_WR_ADDR_BITLEN          0x0000003F
#define SPI_SLV_WR_ADDR_BITLEN_S        4
#define SPI_SLV_WRSTA_DUMMY_EN          (BIT(3))
#define SPI_SLV_RDSTA_DUMMY_EN          (BIT(2))
#define SPI_SLV_WRBUF_DUMMY_EN          (BIT(1))
#define SPI_SLV_RDBUF_DUMMY_EN          (BIT(0))

#define SPI_SLAVE2(i)               (REG_SPI_BASE(i) + 0x38)
#define SPI_SLV_WRBUF_DUMMY_CYCLELEN    0x000000FF
#define SPI_SLV_WRBUF_DUMMY_CYCLELEN_S  24
#define SPI_SLV_RDBUF_DUMMY_CYCLELEN    0x000000FF
#define SPI_SLV_RDBUF_DUMMY_CYCLELEN_S  16
#define SPI_SLV_WRSTR_DUMMY_CYCLELEN    0x000000FF
#define SPI_SLV_WRSTR_DUMMY_CYCLELEN_S  8
#define SPI_SLV_RDSTR_DUMMY_CYCLELEN    0x000000FF
#define SPI_SLV_RDSTR_DUMMY_CYCLELEN_S  0

#define SPI_SLAVE3(i)               (REG_SPI_BASE(i) + 0x3C)
#define SPI_SLV_WRSTA_CMD_VALUE         0x000000FF
#define SPI_SLV_WRSTA_CMD_VALUE_S       24
#define SPI_SLV_RDSTA_CMD_VALUE         0x000000FF
#define SPI_SLV_RDSTA_CMD_VALUE_S       16
#define SPI_SLV_WRBUF_CMD_VALUE         0x000000FF
#define SPI_SLV_WRBUF_CMD_VALUE_S       8
#define SPI_SLV_RDBUF_CMD_VALUE         0x000000FF
#define SPI_SLV_RDBUF_CMD_VALUE_S       0

#define SPI_W0(i)                   (REG_SPI_BASE(i) + 0x40)
#define SPI_W1(i)                   (REG_SPI_BASE(i) + 0x44)
#define SPI_W2(i)                   (REG_SPI_BASE(i) + 0x48)
#define SPI_W3(i)                   (REG_SPI_BASE(i) + 0x4C)
#define SPI_W4(i)                   (REG_SPI_BASE(i) + 0x50)
#define SPI_W5(i)                   (REG_SPI_BASE(i) + 0x54)
#define SPI_W6(i)                   (REG_SPI_BASE(i) + 0x58)
#define SPI_W7(i)                   (REG_SPI_BASE(i) + 0x5C)
#define SPI_W8(i)                   (REG_SPI_BASE(i) + 0x60)
#define SPI_W9(i)                   (REG_SPI_BASE(i) + 0x64)
#define SPI_W10(i)                  (REG_SPI_BASE(i) + 0x68)
#define SPI_W11(i)                  (REG_SPI_BASE(i) + 0x6C)
#define SPI_W12(i)                  (REG_SPI_BASE(i) + 0x70)
#define SPI_W13(i)                  (REG_SPI_BASE(i) + 0x74)
#define SPI_W14(i)                  (REG_SPI_BASE(i) + 0x78)
#define SPI_W15(i)                  (REG_SPI_BASE(i) + 0x7C)

#define SPI_EXT3(i)                 (REG_SPI_BASE(i) + 0xFC)
#define SPI_INT_HOLD_ENA                0x00000003
#define SPI_INT_HOLD_ENA_S              0

#endif // SPI_REGISTER_H_INCLUDED
