
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    PHYSLTPSC3208E
Date:        Thu Apr 11 14:21:58 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro TOP_LVR_GEN3_CNTL_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



TCL script complete: "TOP_LVR_GEN3_CNTL_syn.tcl"
log file: "C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\TOP_LVR_GEN3_CNTL.srr"
Running: synthesis in foreground

Running TOP_LVR_GEN3_CNTL_syn|synthesis

Running: compile (Compile) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Thu Apr 11 14:22:18 2019

Running: compile_flow (Compile Process) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Thu Apr 11 14:22:18 2019

Running: compiler (Compile Input) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Thu Apr 11 14:22:18 2019
Copied C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\synwork\TOP_LVR_GEN3_CNTL_comp.srs to C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\TOP_LVR_GEN3_CNTL.srs

compiler completed
# Thu Apr 11 14:22:20 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Thu Apr 11 14:22:20 2019

multi_srs_gen completed
# Thu Apr 11 14:22:20 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\synwork\TOP_LVR_GEN3_CNTL_mult.srs to C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\TOP_LVR_GEN3_CNTL.srs
Complete: Compile Process on TOP_LVR_GEN3_CNTL_syn|synthesis

Running: premap (Pre-mapping) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Thu Apr 11 14:22:20 2019

premap completed
# Thu Apr 11 14:22:21 2019

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on TOP_LVR_GEN3_CNTL_syn|synthesis

Running: map (Map) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Thu Apr 11 14:22:21 2019

Running: fpga_mapper (Map & Optimize) on TOP_LVR_GEN3_CNTL_syn|synthesis
# Thu Apr 11 14:22:21 2019
Copied C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\synwork\TOP_LVR_GEN3_CNTL_m.srm to C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\synthesis\TOP_LVR_GEN3_CNTL.srm

fpga_mapper completed with warnings
# Thu Apr 11 14:22:26 2019

Return Code: 1
Run Time:00h:00m:05s
Complete: Map on TOP_LVR_GEN3_CNTL_syn|synthesis
Complete: Logic Synthesis on TOP_LVR_GEN3_CNTL_syn|synthesis
exit status=0
License checkin: synplifypro_actel
