/*
 * SPDX-FileCopyrightText: 2026 IObundle, Lda
 *
 * SPDX-License-Identifier: MIT
 *
 * Py2HWSW Version 0.81.0 has generated this code (https://github.com/IObundle/py2hwsw).
 */

#ifndef H_IOB_RAM_SP_BE_CONF_H
#define H_IOB_RAM_SP_BE_CONF_H

#define IOB_RAM_SP_BE_HEXFILE "none"
#define IOB_RAM_SP_BE_ADDR_W 10
#define IOB_RAM_SP_BE_DATA_W 32
#define IOB_RAM_SP_BE_COL_W 8
#define IOB_RAM_SP_BE_NUM_COL DATA_W / COL_W
#define IOB_RAM_SP_BE_MEM_NO_READ_ON_WRITE 0
#define IOB_RAM_SP_BE_VERSION 0x008100

#endif // H_IOB_RAM_SP_BE_CONF_H
