{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703643774692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703643774702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 10:22:54 2023 " "Processing started: Wed Dec 27 10:22:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703643774702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643774702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prox_detect -c prox_detect " "Command: quartus_map --read_settings_files=on --write_settings_files=off prox_detect -c prox_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643774702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703643775114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703643775124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file source/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "source/bin_to_bcd.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/bin_to_bcd.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643784330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643784330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/segment_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file source/segment_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_scan " "Found entity 1: segment_scan" {  } { { "source/segment_scan.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/segment_scan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643784340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643784340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack rpr0521rs_driver.v(43) " "Verilog HDL Declaration information at rpr0521rs_driver.v(43): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703643784353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/rpr0521rs_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file source/rpr0521rs_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 rpr0521rs_driver " "Found entity 1: rpr0521rs_driver" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643784353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643784353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/prox_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file source/prox_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 prox_detect " "Found entity 1: prox_detect" {  } { { "source/prox_detect.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643784353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643784353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643784360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643784360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prox_detect " "Elaborating entity \"prox_detect\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703643784491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rpr0521rs_driver rpr0521rs_driver:u1 " "Elaborating entity \"rpr0521rs_driver\" for hierarchy \"rpr0521rs_driver:u1\"" {  } { { "source/prox_detect.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643784501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:u2 " "Elaborating entity \"decoder\" for hierarchy \"decoder:u2\"" {  } { { "source/prox_detect.v" "u2" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643784511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd decoder:u2\|bin_to_bcd:u1 " "Elaborating entity \"bin_to_bcd\" for hierarchy \"decoder:u2\|bin_to_bcd:u1\"" {  } { { "source/decoder.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643784511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_scan segment_scan:u4 " "Elaborating entity \"segment_scan\" for hierarchy \"segment_scan:u4\"" {  } { { "source/prox_detect.v" "u4" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643784521 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult3\"" {  } { { "source/decoder.v" "Mult3" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult0\"" {  } { { "source/decoder.v" "Mult0" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult8\"" {  } { { "source/decoder.v" "Mult8" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult5\"" {  } { { "source/decoder.v" "Mult5" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult9\"" {  } { { "source/decoder.v" "Mult9" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult10\"" {  } { { "source/decoder.v" "Mult10" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult7\"" {  } { { "source/decoder.v" "Mult7" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult6\"" {  } { { "source/decoder.v" "Mult6" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult4\"" {  } { { "source/decoder.v" "Mult4" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult2\"" {  } { { "source/decoder.v" "Mult2" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "decoder:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"decoder:u2\|Mult1\"" {  } { { "source/decoder.v" "Mult1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703643786179 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703643786179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult3 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786249 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643786249 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_drg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643786410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643786410 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786430 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hrg " "Found entity 1: add_sub_hrg" {  } { { "db/add_sub_hrg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_hrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643786490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643786490 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult3\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 61 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult0\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786530 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643786530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult8 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786560 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643786560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786570 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643786631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643786631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643786712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643786712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult8\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult8\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 65 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult5 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786723 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643786723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643786803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643786803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_irg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_irg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_irg " "Found entity 1: add_sub_irg" {  } { { "db/add_sub_irg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_irg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643786853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643786853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult5\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult9\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult9 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786873 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643786873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult10 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643786904 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643786904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643786974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643786974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643786994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_crg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643787051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643787051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult10\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult7 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787061 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643787061 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703643787132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643787132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "decoder:u2\|lpm_mult:Mult7\|altshift:external_latency_ffs decoder:u2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"decoder:u2\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult6\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult6 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787174 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643787174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult4\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult4 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787205 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643787205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult2\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult2 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787243 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643787243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"decoder:u2\|lpm_mult:Mult1\"" {  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643787278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder:u2\|lpm_mult:Mult1 " "Instantiated megafunction \"decoder:u2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703643787278 ""}  } { { "source/decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/decoder.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703643787278 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 78 -1 0 } } { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703643787826 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703643787826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "source/prox_detect.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703643789032 "|prox_detect|led[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703643789032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703643789137 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "rpr0521rs_driver:u1\|sda~en High " "Register rpr0521rs_driver:u1\|sda~en will power up to High" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1703643789255 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1703643789255 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703643790809 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/output_files/prox_detect.map.smsg " "Generated suppressed messages file E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/output_files/prox_detect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643790879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703643791039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703643791039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2200 " "Implemented 2200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703643791160 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703643791160 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1703643791160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2185 " "Implemented 2185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703643791160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703643791160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703643791190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 10:23:11 2023 " "Processing ended: Wed Dec 27 10:23:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703643791190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703643791190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703643791190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643791190 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703643791832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703643792630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703643792642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 10:23:12 2023 " "Processing started: Wed Dec 27 10:23:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703643792642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703643792642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off prox_detect -c prox_detect " "Command: quartus_fit --read_settings_files=off --write_settings_files=off prox_detect -c prox_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703643792642 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703643792771 ""}
{ "Info" "0" "" "Project  = prox_detect" {  } {  } 0 0 "Project  = prox_detect" 0 0 "Fitter" 0 0 1703643792771 ""}
{ "Info" "0" "" "Revision = prox_detect" {  } {  } 0 0 "Revision = prox_detect" 0 0 "Fitter" 0 0 1703643792771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703643792865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703643792869 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prox_detect 10M08SAM153C8G " "Selected device 10M08SAM153C8G for design \"prox_detect\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703643792903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703643792933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703643792933 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703643793057 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1703643793221 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAM153C8GES " "Device 10M08SAM153C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703643793233 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAM153C8G " "Device 10M04SAM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703643793233 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703643793233 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703643793240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ J1 " "Pin ~ALTERA_TCK~ is reserved at location J1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703643793240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ H5 " "Pin ~ALTERA_TDI~ is reserved at location H5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703643793240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H4 " "Pin ~ALTERA_TDO~ is reserved at location H4" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703643793240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703643793240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703643793240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703643793240 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703643793240 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703643793240 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1703643793240 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1703643793240 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1703643793240 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1703643793240 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703643793240 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prox_detect.sdc " "Synopsys Design Constraints File file not found: 'prox_detect.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703643793929 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703643793929 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1703643793940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1703643793940 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703643793940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN J5 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703643794090 ""}  } { { "source/prox_detect.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/prox_detect.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703643794090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rpr0521rs_driver:u1\|clk_400khz  " "Automatically promoted node rpr0521rs_driver:u1\|clk_400khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703643794090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rpr0521rs_driver:u1\|clk_400khz~0 " "Destination node rpr0521rs_driver:u1\|clk_400khz~0" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 1258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703643794090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703643794090 ""}  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703643794090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rpr0521rs_driver:u1\|dat_valid  " "Automatically promoted node rpr0521rs_driver:u1\|dat_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703643794090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rpr0521rs_driver:u1\|dat_valid~0 " "Destination node rpr0521rs_driver:u1\|dat_valid~0" {  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 3461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703643794090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703643794090 ""}  } { { "source/rpr0521rs_driver.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/rpr0521rs_driver.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703643794090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "segment_scan:u4\|clk_40khz  " "Automatically promoted node segment_scan:u4\|clk_40khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703643794100 ""}  } { { "source/segment_scan.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/source/segment_scan.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703643794100 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703643794482 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703643794492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703643794492 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703643794492 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703643794492 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703643794492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703643794492 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703643794492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703643794553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1703643794553 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703643794553 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703643794633 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703643794646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703643795137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703643795363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703643795393 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703643798354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703643798354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703643798859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703643799820 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703643799820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703643804405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703643804405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703643804415 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.13 " "Total time spent on timing analysis during the Fitter is 1.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703643804587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703643804597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703643805028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703643805028 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703643805554 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703643806120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/output_files/prox_detect.fit.smsg " "Generated suppressed messages file E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab8_prox_detect/output_files/prox_detect.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703643806427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6580 " "Peak virtual memory: 6580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703643807036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 10:23:27 2023 " "Processing ended: Wed Dec 27 10:23:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703643807036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703643807036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703643807036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703643807036 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 9 s " "Quartus Prime Flow was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703643807686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703643808315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703643808334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 10:23:28 2023 " "Processing started: Wed Dec 27 10:23:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703643808334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703643808334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off prox_detect -c prox_detect " "Command: quartus_asm --read_settings_files=off --write_settings_files=off prox_detect -c prox_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703643808334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703643808640 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703643809256 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703643809306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703643809567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 10:23:29 2023 " "Processing ended: Wed Dec 27 10:23:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703643809567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703643809567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703643809567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703643809567 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 10 s " "Quartus Prime Flow was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703643810184 ""}
