

================================================================
== Vitis HLS Report for 'execute'
================================================================
* Date:           Sun May 12 19:57:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.900 us|  0.900 us|   90|   90|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- exe     |       88|       88|        40|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    414|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|    2448|   1788|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    137|    -|
|Register         |        -|    -|    1021|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    3469|   2595|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |mul_32s_32s_32_2_1_U8      |mul_32s_32s_32_2_1      |        0|   3|   165|    50|    0|
    |sdiv_32ns_32ns_32_36_1_U9  |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   3|  2448|  1788|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_139_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln90_fu_278_p2                  |         +|   0|  0|  39|          32|           5|
    |add_ln94_fu_271_p2                  |         +|   0|  0|  39|          32|           5|
    |i_2_fu_122_p2                       |         +|   0|  0|  14|           6|           1|
    |sub_ln106_1_fu_241_p2               |         -|   0|  0|  39|           1|          32|
    |sub_ln106_fu_187_p2                 |         -|   0|  0|  39|           1|          32|
    |sub_ln110_1_fu_222_p2               |         -|   0|  0|  39|           1|          32|
    |sub_ln110_fu_153_p2                 |         -|   0|  0|  39|           1|          32|
    |sub_ln118_fu_133_p2                 |         -|   0|  0|  39|          32|          32|
    |ap_predicate_op155_write_state40    |       and|   0|  0|   2|           1|           1|
    |icmp_ln82_fu_116_p2                 |      icmp|   0|  0|  14|           6|           5|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state40_pp0_stage0_iter39  |        or|   0|  0|   2|           1|           1|
    |select_ln106_fu_250_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln110_fu_231_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 414|         151|         278|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ALU_operation_blk_n      |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |data_a_blk_n             |   9|          2|    1|          2|
    |data_b_blk_n             |   9|          2|    1|          2|
    |data_result_blk_n        |   9|          2|    1|          2|
    |data_result_din          |  65|         12|   32|        384|
    |i_fu_64                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 137|         28|   50|        420|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ALU_operation_read_reg_296         |  32|   0|   32|          0|
    |add_ln114_reg_305                  |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_predicate_pred325_state40       |   1|   0|    1|          0|
    |ap_predicate_pred332_state40       |   1|   0|    1|          0|
    |ap_predicate_pred337_state40       |   1|   0|    1|          0|
    |ap_predicate_pred342_state40       |   1|   0|    1|          0|
    |ap_predicate_pred347_state40       |   1|   0|    1|          0|
    |ap_predicate_pred352_state40       |   1|   0|    1|          0|
    |ap_predicate_pred357_state40       |   1|   0|    1|          0|
    |ap_predicate_pred362_state40       |   1|   0|    1|          0|
    |ap_predicate_pred367_state40       |   1|   0|    1|          0|
    |ap_predicate_pred372_state40       |   1|   0|    1|          0|
    |i_fu_64                            |   6|   0|    6|          0|
    |lshr_ln106_1_reg_330               |  31|   0|   31|          0|
    |lshr_ln106_2_reg_335               |  31|   0|   31|          0|
    |lshr_ln110_1_reg_315               |  31|   0|   31|          0|
    |lshr_ln110_2_reg_320               |  31|   0|   31|          0|
    |mul_ln122_reg_350                  |  32|   0|   32|          0|
    |reg_103                            |  32|   0|   32|          0|
    |reg_98                             |  32|   0|   32|          0|
    |sdiv_ln126_reg_355                 |  32|   0|   32|          0|
    |select_ln106_reg_345               |  32|   0|   32|          0|
    |select_ln110_reg_340               |  32|   0|   32|          0|
    |sub_ln118_reg_300                  |  32|   0|   32|          0|
    |tmp_1_reg_310                      |   1|   0|    1|          0|
    |tmp_reg_325                        |   1|   0|    1|          0|
    |ALU_operation_read_reg_296         |  64|  32|   32|          0|
    |add_ln114_reg_305                  |  64|  32|   32|          0|
    |mul_ln122_reg_350                  |  64|  32|   32|          0|
    |reg_103                            |  64|  32|   32|          0|
    |reg_98                             |  64|  32|   32|          0|
    |select_ln106_reg_345               |  64|  32|   32|          0|
    |select_ln110_reg_340               |  64|  32|   32|          0|
    |sub_ln118_reg_300                  |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1021| 256|  765|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        execute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        execute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        execute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        execute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        execute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        execute|  return value|
|ALU_operation_dout     |   in|   32|     ap_fifo|  ALU_operation|       pointer|
|ALU_operation_empty_n  |   in|    1|     ap_fifo|  ALU_operation|       pointer|
|ALU_operation_read     |  out|    1|     ap_fifo|  ALU_operation|       pointer|
|data_a_dout            |   in|   32|     ap_fifo|         data_a|       pointer|
|data_a_empty_n         |   in|    1|     ap_fifo|         data_a|       pointer|
|data_a_read            |  out|    1|     ap_fifo|         data_a|       pointer|
|data_b_dout            |   in|   32|     ap_fifo|         data_b|       pointer|
|data_b_empty_n         |   in|    1|     ap_fifo|         data_b|       pointer|
|data_b_read            |  out|    1|     ap_fifo|         data_b|       pointer|
|data_result_din        |  out|   32|     ap_fifo|    data_result|       pointer|
|data_result_full_n     |   in|    1|     ap_fifo|    data_result|       pointer|
|data_result_write      |  out|    1|     ap_fifo|    data_result|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

