;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL @300, 90
	SPL 0, <-402
	SUB 1, 5
	SUB <41, 5
	SUB <41, 5
	SUB <100, -6
	SUB <100, -6
	SUB <100, -6
	JMP @380, 80
	CMP 600, <-75
	MOV 100, -470
	JMP @380, 80
	SUB @-127, 100
	SUB 210, 30
	JMN 218, #30
	SLT 130, 9
	CMP 600, <-75
	SUB <0, @2
	SUB <0, @2
	SPL 0, #2
	ADD 210, 30
	SPL 0, #2
	SUB -7, <-20
	SPL 0, #2
	SUB <0, @2
	SUB @21, 3
	CMP 600, <-75
	SUB <0, @2
	SUB <0, @2
	ADD 214, 30
	SUB @121, 103
	ADD 210, 30
	SUB <0, @2
	ADD 210, 30
	SPL 0, <-402
	SUB <0, @2
	SUB <0, @2
	CMP 607, <-75
	SPL 100, -900
	MOV -1, <-30
	CMP -207, <-120
	CMP 600, <-75
	JMP @380, 80
	ADD 1, 21
	CMP 600, <-75
	MOV -1, <-30
