
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a12ticsg325-1L
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/ip/ROMmenXir/ROMmenXir.xci
/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/ip/ROMmenXul/ROMmenXul.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29839 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.289 ; gain = 0.000 ; free physical = 818 ; free virtual = 2106
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/Top.vhd:48]
INFO: [Synth 8-3491] module 'ROMmenXir' declared at '/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.runs/synth_1/.Xil/Vivado-29792-parallels-vm/realtime/ROMmenXir_stub.vhdl:5' bound to instance 'u1' of component 'ROMmenXir' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/Top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ROMmenXir' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.runs/synth_1/.Xil/Vivado-29792-parallels-vm/realtime/ROMmenXir_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ROMmenXul' declared at '/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.runs/synth_1/.Xil/Vivado-29792-parallels-vm/realtime/ROMmenXul_stub.vhdl:5' bound to instance 'u2' of component 'ROMmenXul' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/Top.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ROMmenXul' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.runs/synth_1/.Xil/Vivado-29792-parallels-vm/realtime/ROMmenXul_stub.vhdl:15]
INFO: [Synth 8-3491] module 'neuronio' declared at '/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:29' bound to instance 'u3' of component 'neuronio' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/Top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'neuronio' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:39]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at '/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:17' bound to instance 'add0' of component 'addsubfsm_v6' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:80]
INFO: [Synth 8-638] synthesizing module 'addsubfsm_v6' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element sl_reg was removed.  [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element sign_reg was removed.  [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:200]
WARNING: [Synth 8-6014] Unused sequential element s_res_exp_reg was removed.  [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element out_man_reg was removed.  [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element pos_reg was removed.  [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'addsubfsm_v6' (1#1) [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:28]
INFO: [Synth 8-3491] module 'divNR' declared at '/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/divNR.vhd:14' bound to instance 'div0' of component 'divNR' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:90]
INFO: [Synth 8-638] synthesizing module 'divNR' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/divNR.vhd:28]
	Parameter FRAC_WIDTH bound to: 18 - type: integer 
	Parameter EXP_WIDTH bound to: 8 - type: integer 
	Parameter FP_WIDTH bound to: 27 - type: integer 
	Parameter FRAC_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'fixMul' declared at '/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/fixMul.vhd:30' bound to instance 'FMul1' of component 'fixMul' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/divNR.vhd:147]
INFO: [Synth 8-638] synthesizing module 'fixMul' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/fixMul.vhd:37]
	Parameter FRAC_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fixMul' (2#1) [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/fixMul.vhd:37]
INFO: [Synth 8-226] default block is never used [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/divNR.vhd:169]
INFO: [Synth 8-226] default block is never used [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/divNR.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element P_reg was removed.  [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/divNR.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element Vax_reg was removed.  [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/divNR.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element ExpoenteR_reg was removed.  [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/divNR.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'divNR' (3#1) [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/divNR.vhd:28]
INFO: [Synth 8-3491] module 'multiplierfsm_v2' declared at '/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:26' bound to instance 'mult1' of component 'multiplierfsm_v2' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:101]
INFO: [Synth 8-638] synthesizing module 'multiplierfsm_v2' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:36]
WARNING: [Synth 8-614] signal 's_mul_man' is read in the process but is not in the sensitivity list [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:64]
WARNING: [Synth 8-614] signal 's_add_exp' is read in the process but is not in the sensitivity list [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'multiplierfsm_v2' (4#1) [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:36]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at '/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:17' bound to instance 'sub0' of component 'addsubfsm_v6' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:111]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at '/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:17' bound to instance 'sub1' of component 'addsubfsm_v6' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:124]
INFO: [Synth 8-3491] module 'multiplierfsm_v2' declared at '/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:26' bound to instance 'mult0' of component 'multiplierfsm_v2' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:134]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at '/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:17' bound to instance 'add3' of component 'addsubfsm_v6' [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'neuronio' (5#1) [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/neuronio.vhd:39]
INFO: [Synth 8-3491] module 'addra1' declared at '/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/addra.vhd:38' bound to instance 'u4' of component 'addra1' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/Top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'addra1' [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/addra.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/addra.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/addra.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'addra1' (6#1) [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/addra.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Top' (7#1) [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/Top.vhd:48]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[26]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[25]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[24]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[23]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[22]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[21]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[20]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[19]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[18]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[17]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[16]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[15]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[14]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[13]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[12]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[11]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[10]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[9]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[8]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[7]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[6]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[5]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[4]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[3]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[2]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[1]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[0]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[26]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[25]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[24]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[23]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[22]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[21]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[20]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[19]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[18]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[17]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[16]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[15]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[14]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[13]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[12]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[11]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[10]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[9]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[8]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[7]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[6]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[5]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[4]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[3]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[2]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[1]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1404.660 ; gain = 34.371 ; free physical = 828 ; free virtual = 2116
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.660 ; gain = 34.371 ; free physical = 828 ; free virtual = 2116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.660 ; gain = 34.371 ; free physical = 828 ; free virtual = 2116
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/ip/ROMmenXir/ROMmenXir/ROMmenXul_in_context.xdc] for cell 'u1'
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/ip/ROMmenXir/ROMmenXir/ROMmenXul_in_context.xdc] for cell 'u1'
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/ip/ROMmenXul/ROMmenXul/ROMmenXul_in_context.xdc] for cell 'u2'
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/ip/ROMmenXul/ROMmenXul/ROMmenXul_in_context.xdc] for cell 'u2'
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Basys3_Master.xdc]
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/Basys3_Master.xdc]
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/constrs_1/new/timing_analysis.xdc]
WARNING: [Vivado 12-584] No ports matched 'en'. [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/constrs_1/new/timing_analysis.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'en'. [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/constrs_1/new/timing_analysis.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'led'. [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/constrs_1/new/timing_analysis.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'led'. [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/constrs_1/new/timing_analysis.xdc:10]
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/constrs_1/new/timing_analysis.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/constrs_1/new/timing_analysis.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.840 ; gain = 0.000 ; free physical = 590 ; free virtual = 1879
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.840 ; gain = 0.000 ; free physical = 591 ; free virtual = 1879
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.840 ; gain = 0.000 ; free physical = 591 ; free virtual = 1879
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.840 ; gain = 0.000 ; free physical = 591 ; free virtual = 1879
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u1' at clock pin 'clka' is different from the actual clock period '11.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u2' at clock pin 'clka' is different from the actual clock period '11.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1751.840 ; gain = 381.551 ; free physical = 667 ; free virtual = 1956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1751.840 ; gain = 381.551 ; free physical = 667 ; free virtual = 1956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1751.840 ; gain = 381.551 ; free physical = 669 ; free virtual = 1958
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:170]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:170]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'addsubfsm_v6'
INFO: [Synth 8-5544] ROM "update" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready_as" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready_as" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oper" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.srcs/sources_1/new/fixMul.vhd:41]
INFO: [Synth 8-5544] ROM "MEM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MEM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ea" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opA_mul" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cont" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FinDiv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SDOut" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CalDiv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CpiaResul" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/media/psf/Home/Downloads/RepositórioGit/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:129]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                              001 |                               00
                  addsub |                              010 |                               01
                  output |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'addsubfsm_v6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1751.840 ; gain = 381.551 ; free physical = 659 ; free virtual = 1948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 13    
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               27 Bit    Registers := 8     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 6     
	   4 Input     27 Bit        Muxes := 3     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 33    
	   4 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 5     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 22    
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 120   
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module addsubfsm_v6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   8 Input      1 Bit        Muxes := 1     
Module divNR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	   4 Input     26 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
Module multiplierfsm_v2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module neuronio 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
Module addra1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP FMul1/multOp, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP FMul1/multOp.
DSP Report: register A is absorbed into DSP FMul1/multOp.
DSP Report: operator FMul1/multOp is absorbed into DSP FMul1/multOp.
DSP Report: operator FMul1/multOp is absorbed into DSP FMul1/multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[26]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[25]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[24]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[23]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[22]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[21]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[20]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[19]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[18]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[17]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[16]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[15]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[14]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[13]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[12]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[11]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[10]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[9]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[8]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[7]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[6]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[5]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[4]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[3]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[2]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[1]
WARNING: [Synth 8-3331] design Top has unconnected port x_ir[0]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[26]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[25]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[24]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[23]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[22]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[21]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[20]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[19]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[18]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[17]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[16]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[15]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[14]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[13]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[12]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[11]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[10]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[9]
WARNING: [Synth 8-3331] design Top has unconnected port x_ul[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'u3/saida_reg[25]' (FDCE) to 'u3/saida_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3/\saida_reg[26] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1780.832 ; gain = 410.543 ; free physical = 588 ; free virtual = 1879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|divNR            | A2*B2       | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplierfsm_v2 | A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplierfsm_v2 | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1780.832 ; gain = 410.543 ; free physical = 444 ; free virtual = 1736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1937.840 ; gain = 567.551 ; free physical = 371 ; free virtual = 1663
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1945.848 ; gain = 575.559 ; free physical = 391 ; free virtual = 1683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1945.848 ; gain = 575.559 ; free physical = 390 ; free virtual = 1682
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1945.848 ; gain = 575.559 ; free physical = 390 ; free virtual = 1682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1945.848 ; gain = 575.559 ; free physical = 390 ; free virtual = 1681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1945.848 ; gain = 575.559 ; free physical = 390 ; free virtual = 1681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1945.848 ; gain = 575.559 ; free physical = 390 ; free virtual = 1681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1945.848 ; gain = 575.559 ; free physical = 390 ; free virtual = 1681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROMmenXir     |         1|
|2     |ROMmenXul     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |ROMmenXir_bbox_0 |     1|
|2     |ROMmenXul_bbox_1 |     1|
|3     |BUFG             |     1|
|4     |CARRY4           |   126|
|5     |DSP48E1          |     1|
|6     |DSP48E1_2        |     2|
|7     |LUT1             |    34|
|8     |LUT2             |   290|
|9     |LUT3             |   300|
|10    |LUT4             |   448|
|11    |LUT5             |   286|
|12    |LUT6             |   654|
|13    |FDCE             |    26|
|14    |FDRE             |   379|
|15    |FDSE             |     4|
|16    |IBUF             |     3|
|17    |OBUF             |    28|
+------+-----------------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |  2636|
|2     |  u3        |neuronio           |  2489|
|3     |    add0    |addsubfsm_v6       |   233|
|4     |    add3    |addsubfsm_v6_0     |   199|
|5     |    div0    |divNR              |   378|
|6     |      FMul1 |fixMul             |   168|
|7     |    mult0   |multiplierfsm_v2   |   363|
|8     |    mult1   |multiplierfsm_v2_1 |   283|
|9     |    sub0    |addsubfsm_v6_2     |   560|
|10    |    sub1    |addsubfsm_v6_3     |   447|
|11    |  u4        |addra1             |    17|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 1945.848 ; gain = 575.559 ; free physical = 390 ; free virtual = 1681
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1945.848 ; gain = 228.379 ; free physical = 447 ; free virtual = 1738
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1945.855 ; gain = 575.559 ; free physical = 447 ; free virtual = 1738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1977.863 ; gain = 0.000 ; free physical = 404 ; free virtual = 1695
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 1977.863 ; gain = 607.703 ; free physical = 475 ; free virtual = 1766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1977.863 ; gain = 0.000 ; free physical = 475 ; free virtual = 1766
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/Desktop/ProjetosVivado/PCR_P1/Neoronio_2.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 10 22:18:40 2019...
