<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/tracers/tarmac_record.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_88f6b1e4e61391f7d15711af8861e8d3.html">tracers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tarmac_record.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tarmac__record_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Giacomo Travaglini</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_TRACERS_TARMAC_RECORD_HH__</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define __ARCH_ARM_TRACERS_TARMAC_RECORD_HH__</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="tarmac__base_8hh.html">arch/arm/tracers/tarmac_base.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="printable_8hh.html">base/printable.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceTrace.html">Trace</a> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">class </span>TarmacContext;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">class </span>TarmacTracer;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;std::string</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<a class="code" href="namespaceTrace.html#a5ae0626feed05b6bfdf89296c3f07e9f">iSetStateToStr</a>(<a class="code" href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122">TarmacBaseRecord::ISetState</a> isetstate);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;std::string</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<a class="code" href="namespaceTrace.html#a63985baf65711ca61563b48d08a6197f">opModeToStr</a>(<a class="code" href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a> opMode);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html">   91</a></span>&#160;<span class="keyword">class </span><a class="code" href="classTrace_1_1TarmacTracerRecord.html">TarmacTracerRecord</a> : <span class="keyword">public</span> <a class="code" href="classTrace_1_1TarmacBaseRecord.html">TarmacBaseRecord</a></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html">   95</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html">TraceInstEntry</a>: <span class="keyword">public</span> InstEntry, <a class="code" href="classPrintable.html">Printable</a></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a70540552bd16c0a00e0c8def65a940a7">TraceInstEntry</a>(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx, <span class="keywordtype">bool</span> <a class="code" href="classTrace_1_1InstRecord.html#ac9fcd4626e6b05644fc0fcb411b97058">predicate</a>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#aaabf9e173df6e8279f4163d166e557a2">print</a>(std::ostream&amp; outs,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                           <span class="keywordtype">int</span> verbosity = 0,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                           <span class="keyword">const</span> std::string &amp;prefix = <span class="stringliteral">&quot;&quot;</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a482e95983128d76397dab693bdf195c0">  105</a></span>&#160;        <span class="keyword">static</span> uint64_t <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a482e95983128d76397dab693bdf195c0">instCount</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a20afe8f6b50a5c6c36280bafc7e3e201">  108</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a20afe8f6b50a5c6c36280bafc7e3e201">secureMode</a>;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#acd051066405f480926faec770eab3383">  114</a></span>&#160;        uint8_t <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#acd051066405f480926faec770eab3383">instSize</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    };</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html">  118</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html">TraceRegEntry</a>: <span class="keyword">public</span> <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html">RegEntry</a>, <a class="code" href="classPrintable.html">Printable</a></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    {</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html">TraceRegEntry</a>(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx, <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="keywordtype">void</span> update(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#aaabf9e173df6e8279f4163d166e557a2">print</a>(std::ostream&amp; outs,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                           <span class="keywordtype">int</span> verbosity = 0,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                           <span class="keyword">const</span> std::string &amp;prefix = <span class="stringliteral">&quot;&quot;</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        updateMisc(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        updateCC(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        updateFloat(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        updateInt(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a4eba7290ff70268e80449e97d0ccf83a">  153</a></span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a4eba7290ff70268e80449e97d0ccf83a">updateVec</a>(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx) {};</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a26616d9bd0dec19b06aeb07dc1596292">  156</a></span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a26616d9bd0dec19b06aeb07dc1596292">updatePred</a>(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx, <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> regRelIdx) {};</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">regValid</a>;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#afabef8fe3ea7d63c4e28f8cdcc8573b5">  162</a></span>&#160;        <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a> <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#afabef8fe3ea7d63c4e28f8cdcc8573b5">regClass</a>;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">  164</a></span>&#160;        <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">regRel</a>;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">  166</a></span>&#160;        std::string <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">regName</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    };</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html">  170</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html">TraceMemEntry</a>: <span class="keyword">public</span> <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1MemEntry.html">MemEntry</a>, <a class="code" href="classPrintable.html">Printable</a></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html">TraceMemEntry</a>(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                      uint8_t _size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> _addr, uint64_t _data);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#aaabf9e173df6e8279f4163d166e557a2">print</a>(std::ostream&amp; outs,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                           <span class="keywordtype">int</span> verbosity = 0,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                           <span class="keyword">const</span> std::string &amp;prefix = <span class="stringliteral">&quot;&quot;</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html#a9c551b9dcf143d450a24ff150da9fd6a">  182</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html#a9c551b9dcf143d450a24ff150da9fd6a">loadAccess</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    };</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="classTrace_1_1TarmacTracerRecord.html#ae804cf021df80e0411fc40c00e934672">TarmacTracerRecord</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> _when, <a class="code" href="classThreadContext.html">ThreadContext</a> *_thread,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _staticInst, <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">ArmISA::PCState</a> _pc,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                       <a class="code" href="classTrace_1_1TarmacTracer.html">TarmacTracer</a>&amp; _tracer,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> _macroStaticInst = NULL);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classTrace_1_1TarmacTracerRecord.html#ae9e87d8852d9c1d1e64d53bd10b8ec0a">dump</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#a9e87d0dd2a82dc611e709208076578c4">  193</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a9e87d0dd2a82dc611e709208076578c4">InstPtr</a> = std::unique_ptr&lt;TraceInstEntry&gt;;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#aa1230a5f30540a724408fb403fec0207">  194</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classTrace_1_1TarmacTracerRecord.html#aa1230a5f30540a724408fb403fec0207">MemPtr</a> = std::unique_ptr&lt;TraceMemEntry&gt;;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#aad7fd0e99249022ad5bbe9e224ab2e43">  195</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classTrace_1_1TarmacTracerRecord.html#aad7fd0e99249022ad5bbe9e224ab2e43">RegPtr</a> = std::unique_ptr&lt;TraceRegEntry&gt;;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a38c4185dffb9147992d9c5156d5e11f5">addInstEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;InstPtr&gt;</a>&amp; queue,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; ptr);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a0118f3ce1e7786ada65629cfae515ad6">addMemEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;MemPtr&gt;</a>&amp; queue,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; ptr);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a26b345018e65a051262c1b6735c322db">addRegEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;RegPtr&gt;</a>&amp; queue,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; ptr);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> RegEntry&gt;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html">RegEntry</a></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#afa525d4e833723952d4befdcfa5f055b">  214</a></span>&#160;    <a class="code" href="classTrace_1_1TarmacTracerRecord.html#afa525d4e833723952d4befdcfa5f055b">genRegister</a>(<span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx, <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <a class="code" href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html">RegEntry</a> single_reg(tarmCtx, reg);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        single_reg.update(tarmCtx);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keywordflow">return</span> single_reg;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> RegEntry&gt;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#a7c26a411f4089aff6b1220003f9a1ba9">  224</a></span>&#160;    <a class="code" href="classTrace_1_1TarmacTracerRecord.html#a7c26a411f4089aff6b1220003f9a1ba9">mergeCCEntry</a>(<a class="code" href="classstd_1_1vector.html">std::vector&lt;RegPtr&gt;</a>&amp; queue, <span class="keyword">const</span> <a class="code" href="classTrace_1_1TarmacContext.html">TarmacContext</a>&amp; tarmCtx)</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="comment">// Find all CC Entries and move them at the end of the queue</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keyword">auto</span> it = std::remove_if(</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            queue.begin(), queue.end(),</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;            [] (<a class="code" href="classTrace_1_1TarmacTracerRecord.html#aad7fd0e99249022ad5bbe9e224ab2e43">RegPtr</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) -&gt;<span class="keywordtype">bool</span> { <span class="keywordflow">return</span> (<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>-&gt;regClass == <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>); }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        );</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keywordflow">if</span> (it != queue.end()) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            <span class="comment">// Remove all CC Entries.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            queue.erase(it, queue.end());</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;            <span class="keyword">auto</span> is_cpsr = [] (<a class="code" href="classTrace_1_1TarmacTracerRecord.html#aad7fd0e99249022ad5bbe9e224ab2e43">RegPtr</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>) -&gt;<span class="keywordtype">bool</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;            {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                <span class="keywordflow">return</span> (<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>-&gt;regClass == <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>) &amp;&amp;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                       (<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>-&gt;regRel == <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            };</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;            <span class="comment">// Looking for the presence of a CPSR register entry.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;            <span class="keyword">auto</span> cpsr_it = std::find_if(</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                queue.begin(), queue.end(), is_cpsr</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            );</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            <span class="comment">// If CPSR entry not present, generate one</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <span class="keywordflow">if</span> (cpsr_it == queue.end()) {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                <a class="code" href="classRegId.html">RegId</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a>);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                queue.push_back(</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                    m5::make_unique&lt;RegEntry&gt;(</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                        genRegister&lt;RegEntry&gt;(tarmCtx, reg))</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                );</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            }</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        }</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> Queue&gt;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">flushQueues</a>(<a class="code" href="classQueue.html">Queue</a>&amp; queue);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> <a class="code" href="classQueue.html">Queue</a>, <span class="keyword">typename</span>... Args&gt;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">flushQueues</a>(<a class="code" href="classQueue.html">Queue</a>&amp; queue, Args &amp; ... args);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classTrace_1_1TarmacTracerRecord.html#ab52be4e4926fb9e2cc6af7a54a29b56e">  266</a></span>&#160;    <a class="code" href="classTrace_1_1TarmacTracer.html">TarmacTracer</a>&amp; <a class="code" href="classTrace_1_1TarmacTracerRecord.html#ab52be4e4926fb9e2cc6af7a54a29b56e">tracer</a>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;};</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;} <span class="comment">// namespace Trace</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#endif // __ARCH_ARM_TRACERS_TARMAC_RECORD_HH__</span></div><div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html">Trace::TarmacTracerRecord::TraceMemEntry</a></div><div class="ttdoc">Memory Entry. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00170">tarmac_record.hh:170</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_ab52be4e4926fb9e2cc6af7a54a29b56e"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#ab52be4e4926fb9e2cc6af7a54a29b56e">Trace::TarmacTracerRecord::tracer</a></div><div class="ttdeci">TarmacTracer &amp; tracer</div><div class="ttdoc">Reference to tracer. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00266">tarmac_record.hh:266</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_a70540552bd16c0a00e0c8def65a940a7"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a70540552bd16c0a00e0c8def65a940a7">Trace::TarmacTracerRecord::TraceInstEntry::TraceInstEntry</a></div><div class="ttdeci">TraceInstEntry(const TarmacContext &amp;tarmCtx, bool predicate)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00118">tarmac_record.cc:118</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a81ac3927ed8b713c40def816a761e141"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a81ac3927ed8b713c40def816a761e141">Trace::TarmacTracerRecord::TraceRegEntry::regName</a></div><div class="ttdeci">std::string regName</div><div class="ttdoc">Register name to be printed. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00166">tarmac_record.hh:166</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html_a1b833e8261e13789a4c8532e56233122"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html#a1b833e8261e13789a4c8532e56233122">Trace::TarmacBaseRecord::ISetState</a></div><div class="ttdeci">ISetState</div><div class="ttdoc">ARM instruction set state. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00077">tarmac_base.hh:77</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracer_html"><div class="ttname"><a href="classTrace_1_1TarmacTracer.html">Trace::TarmacTracer</a></div><div class="ttdoc">Tarmac Tracer: this tracer generates a new Tarmac Record for every instruction being executed in gem5...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00084">tarmac_tracer.hh:84</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_ac9fcd4626e6b05644fc0fcb411b97058"><div class="ttname"><a href="classTrace_1_1InstRecord.html#ac9fcd4626e6b05644fc0fcb411b97058">Trace::InstRecord::predicate</a></div><div class="ttdeci">bool predicate</div><div class="ttdoc">is the predicate for execution this inst true or false (not execed)? </div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00147">insttracer.hh:147</a></div></div>
<div class="ttc" id="namespaceTrace_html_a63985baf65711ca61563b48d08a6197f"><div class="ttname"><a href="namespaceTrace.html#a63985baf65711ca61563b48d08a6197f">Trace::opModeToStr</a></div><div class="ttdeci">std::string opModeToStr(OperatingMode opMode)</div><div class="ttdoc">Returns the string representation of the ARM Operating Mode (CPSR.M[3:0] field) according to the Tarm...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00066">tarmac_record.cc:66</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_aad7fd0e99249022ad5bbe9e224ab2e43"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#aad7fd0e99249022ad5bbe9e224ab2e43">Trace::TarmacTracerRecord::RegPtr</a></div><div class="ttdeci">std::unique_ptr&lt; TraceRegEntry &gt; RegPtr</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00195">tarmac_record.hh:195</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a></div><div class="ttdoc">Control (misc) register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00065">reg_class.hh:65</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacContext_html"><div class="ttname"><a href="classTrace_1_1TarmacContext.html">Trace::TarmacContext</a></div><div class="ttdoc">This object type is encapsulating the informations needed by a Tarmac record to generate it&amp;#39;s own ent...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__tracer_8hh_source.html#l00061">tarmac_tracer.hh:61</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a></div><div class="ttdeci">RegClass</div><div class="ttdoc">Enumerate the classes of registers. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00056">reg_class.hh:56</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry_html_a9c551b9dcf143d450a24ff150da9fd6a"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceMemEntry.html#a9c551b9dcf143d450a24ff150da9fd6a">Trace::TarmacTracerRecord::TraceMemEntry::loadAccess</a></div><div class="ttdeci">bool loadAccess</div><div class="ttdoc">True if memory access is a load. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00182">tarmac_record.hh:182</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_ae804cf021df80e0411fc40c00e934672"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#ae804cf021df80e0411fc40c00e934672">Trace::TarmacTracerRecord::TarmacTracerRecord</a></div><div class="ttdeci">TarmacTracerRecord(Tick _when, ThreadContext *_thread, const StaticInstPtr _staticInst, ArmISA::PCState _pc, TarmacTracer &amp;_tracer, const StaticInstPtr _macroStaticInst=NULL)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00107">tarmac_record.cc:107</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_a20afe8f6b50a5c6c36280bafc7e3e201"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a20afe8f6b50a5c6c36280bafc7e3e201">Trace::TarmacTracerRecord::TraceInstEntry::secureMode</a></div><div class="ttdeci">bool secureMode</div><div class="ttdoc">True if instruction is executed in secure mode. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00108">tarmac_record.hh:108</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5e5caf7b8ca343e256c2ac66262990ca"><div class="ttname"><a href="namespaceArmISA.html#a5e5caf7b8ca343e256c2ac66262990ca">ArmISA::OperatingMode</a></div><div class="ttdeci">OperatingMode</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00592">types.hh:592</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_a482e95983128d76397dab693bdf195c0"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#a482e95983128d76397dab693bdf195c0">Trace::TarmacTracerRecord::TraceInstEntry::instCount</a></div><div class="ttdeci">static uint64_t instCount</div><div class="ttdoc">Number of instructions being traced. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00105">tarmac_record.hh:105</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_acd051066405f480926faec770eab3383"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#acd051066405f480926faec770eab3383">Trace::TarmacTracerRecord::TraceInstEntry::instSize</a></div><div class="ttdeci">uint8_t instSize</div><div class="ttdoc">Instruction size: 16 for 16-bit Thumb Instruction 32 otherwise (ARM and BigThumb) ...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00114">tarmac_record.hh:114</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_a0118f3ce1e7786ada65629cfae515ad6"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#a0118f3ce1e7786ada65629cfae515ad6">Trace::TarmacTracerRecord::addMemEntry</a></div><div class="ttdeci">virtual void addMemEntry(std::vector&lt; MemPtr &gt; &amp;queue, const TarmacContext &amp;ptr)</div><div class="ttdoc">Generates an Entry for every triggered memory access. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00299">tarmac_record.cc:299</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_abad2a67bcc03b1913a84dc3901195306"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#abad2a67bcc03b1913a84dc3901195306">Trace::TarmacTracerRecord::flushQueues</a></div><div class="ttdeci">void flushQueues(Queue &amp;queue)</div><div class="ttdoc">Flush queues to the trace output. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00389">tarmac_record.cc:389</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classQueue_html"><div class="ttname"><a href="classQueue.html">Queue</a></div><div class="ttdoc">A high-level queue interface, to be used by both the MSHR queue and the write buffer. </div><div class="ttdef"><b>Definition:</b> <a href="queue_8hh_source.html#l00070">queue.hh:70</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_afabef8fe3ea7d63c4e28f8cdcc8573b5"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#afabef8fe3ea7d63c4e28f8cdcc8573b5">Trace::TarmacTracerRecord::TraceRegEntry::regClass</a></div><div class="ttdeci">RegClass regClass</div><div class="ttdoc">Register class. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00162">tarmac_record.hh:162</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; InstPtr &gt;</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a666fe8fc3a67dd8cfb0a4c65bd311c57"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a666fe8fc3a67dd8cfb0a4c65bd311c57">Trace::TarmacTracerRecord::TraceRegEntry::regRel</a></div><div class="ttdeci">RegIndex regRel</div><div class="ttdoc">Register arch number. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00164">tarmac_record.hh:164</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html">Trace::TarmacTracerRecord::TraceInstEntry</a></div><div class="ttdoc">Instruction Entry. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00095">tarmac_record.hh:95</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a4eba7290ff70268e80449e97d0ccf83a"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a4eba7290ff70268e80449e97d0ccf83a">Trace::TarmacTracerRecord::TraceRegEntry::updateVec</a></div><div class="ttdeci">virtual void updateVec(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00153">tarmac_record.hh:153</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry_html_aaabf9e173df6e8279f4163d166e557a2"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceInstEntry.html#aaabf9e173df6e8279f4163d166e557a2">Trace::TarmacTracerRecord::TraceInstEntry::print</a></div><div class="ttdeci">virtual void print(std::ostream &amp;outs, int verbosity=0, const std::string &amp;prefix=&quot;&quot;) const override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00409">tarmac_record.cc:409</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_aa1230a5f30540a724408fb403fec0207"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#aa1230a5f30540a724408fb403fec0207">Trace::TarmacTracerRecord::MemPtr</a></div><div class="ttdeci">std::unique_ptr&lt; TraceMemEntry &gt; MemPtr</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00194">tarmac_record.hh:194</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceSinic_html_af92abee16113e5012fa829e4935d917a"><div class="ttname"><a href="namespaceSinic.html#af92abee16113e5012fa829e4935d917a">Sinic::regValid</a></div><div class="ttdeci">bool regValid(Addr daddr)</div><div class="ttdef"><b>Definition:</b> <a href="sinicreg_8hh_source.html#l00226">sinicreg.hh:226</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_a26b345018e65a051262c1b6735c322db"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#a26b345018e65a051262c1b6735c322db">Trace::TarmacTracerRecord::addRegEntry</a></div><div class="ttdeci">virtual void addRegEntry(std::vector&lt; RegPtr &gt; &amp;queue, const TarmacContext &amp;ptr)</div><div class="ttdoc">Generate an Entry for every register being written. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00315">tarmac_record.cc:315</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a></div><div class="ttdoc">Condition-code register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00064">reg_class.hh:64</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_afa525d4e833723952d4befdcfa5f055b"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#afa525d4e833723952d4befdcfa5f055b">Trace::TarmacTracerRecord::genRegister</a></div><div class="ttdeci">RegEntry genRegister(const TarmacContext &amp;tarmCtx, const RegId &amp;reg)</div><div class="ttdoc">Generate and update a register entry. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00214">tarmac_record.hh:214</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classPrintable_html"><div class="ttname"><a href="classPrintable.html">Printable</a></div><div class="ttdoc">Abstract base class for objects which support being printed to a stream for debugging. </div><div class="ttdef"><b>Definition:</b> <a href="printable_8hh_source.html#l00044">printable.hh:44</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html">Trace::TarmacTracerRecord</a></div><div class="ttdoc">TarmacTracer Record: Record generated by the TarmacTracer for every executed instruction. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00091">tarmac_record.hh:91</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_a9e87d0dd2a82dc611e709208076578c4"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#a9e87d0dd2a82dc611e709208076578c4">Trace::TarmacTracerRecord::InstPtr</a></div><div class="ttdeci">std::unique_ptr&lt; TraceInstEntry &gt; InstPtr</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00193">tarmac_record.hh:193</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_a7c26a411f4089aff6b1220003f9a1ba9"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#a7c26a411f4089aff6b1220003f9a1ba9">Trace::TarmacTracerRecord::mergeCCEntry</a></div><div class="ttdeci">void mergeCCEntry(std::vector&lt; RegPtr &gt; &amp;queue, const TarmacContext &amp;tarmCtx)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00224">tarmac_record.hh:224</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1RegEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1RegEntry.html">Trace::TarmacBaseRecord::RegEntry</a></div><div class="ttdoc">TARMAC register trace record. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00101">tarmac_base.hh:101</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacBaseRecord_1_1MemEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacBaseRecord_1_1MemEntry.html">Trace::TarmacBaseRecord::MemEntry</a></div><div class="ttdoc">TARMAC memory access trace record (stores only). </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00120">tarmac_base.hh:120</a></div></div>
<div class="ttc" id="namespaceTrace_html_a5ae0626feed05b6bfdf89296c3f07e9f"><div class="ttname"><a href="namespaceTrace.html#a5ae0626feed05b6bfdf89296c3f07e9f">Trace::iSetStateToStr</a></div><div class="ttdeci">std::string iSetStateToStr(TarmacBaseRecord::ISetState isetstate)</div><div class="ttdoc">Returns the string representation of the instruction set being currently run according to the Tarmac ...</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00051">tarmac_record.cc:51</a></div></div>
<div class="ttc" id="tarmac__base_8hh_html"><div class="ttname"><a href="tarmac__base_8hh.html">tarmac_base.hh</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html">Trace::TarmacTracerRecord::TraceRegEntry</a></div><div class="ttdoc">Register Entry. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00118">tarmac_record.hh:118</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacBaseRecord_html"><div class="ttname"><a href="classTrace_1_1TarmacBaseRecord.html">Trace::TarmacBaseRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="tarmac__base_8hh_source.html#l00065">tarmac_base.hh:65</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry_html_a26616d9bd0dec19b06aeb07dc1596292"><div class="ttname"><a href="structTrace_1_1TarmacTracerRecord_1_1TraceRegEntry.html#a26616d9bd0dec19b06aeb07dc1596292">Trace::TarmacTracerRecord::TraceRegEntry::updatePred</a></div><div class="ttdeci">virtual void updatePred(const TarmacContext &amp;tarmCtx, RegIndex regRelIdx)</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8hh_source.html#l00156">tarmac_record.hh:156</a></div></div>
<div class="ttc" id="printable_8hh_html"><div class="ttname"><a href="printable_8hh.html">printable.hh</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_ae9e87d8852d9c1d1e64d53bd10b8ec0a"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#ae9e87d8852d9c1d1e64d53bd10b8ec0a">Trace::TarmacTracerRecord::dump</a></div><div class="ttdeci">virtual void dump() override</div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00341">tarmac_record.cc:341</a></div></div>
<div class="ttc" id="classTrace_1_1TarmacTracerRecord_html_a38c4185dffb9147992d9c5156d5e11f5"><div class="ttname"><a href="classTrace_1_1TarmacTracerRecord.html#a38c4185dffb9147992d9c5156d5e11f5">Trace::TarmacTracerRecord::addInstEntry</a></div><div class="ttdeci">virtual void addInstEntry(std::vector&lt; InstPtr &gt; &amp;queue, const TarmacContext &amp;ptr)</div><div class="ttdoc">Generates an Entry for the executed instruction. </div><div class="ttdef"><b>Definition:</b> <a href="tarmac__record_8cc_source.html#l00288">tarmac_record.cc:288</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="namespaceTrace_html"><div class="ttname"><a href="namespaceTrace.html">Trace</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2nativetrace_8cc_source.html#l00052">nativetrace.cc:52</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
