# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 10 2022 15:13:36

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | N/A                    | Target: 16.00 MHz   | 
Clock: clk_app           | Frequency: 237.11 MHz  | Target: 191.94 MHz  | 
Clock: clk_usb           | Frequency: 87.00 MHz   | Target: 48.01 MHz   | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 192.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        5210             993         N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            9335        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                   Setup Times  Clock Reference:Phase  
---------  -------------------------------------------  -----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout  1049         clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout  1318         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                   Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  ------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout  14885         clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout  14399         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                   Hold Times  Clock Reference:Phase  
---------  -------------------------------------------  ----------  ---------------------  
usb_n:in   u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout  -129        clk_usb:R              
usb_p:in   u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout  -139        clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                   Minimum Clock to Out  Clock Reference:Phase  
---------  -------------------------------------------  --------------------  ---------------------  
usb_n:out  u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout  12289                 clk_usb:R              
usb_p:out  u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout  12248                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 237.11 MHz | Target: 191.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_mask_q_LC_5_21_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_4_22_1/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_4_22_1/clk
Setup Constraint : 5210p
Path slack       : 992p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3422
---------------------------------------   ---- 
End-of-path arrival time (ps)             4900
 
Launch Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__6253/I                                                                GlobalMux                               0                 0  RISE       1
I__6253/O                                                                GlobalMux                             227               227  RISE       1
I__6256/I                                                                ClkMux                                  0               227  RISE       1
I__6256/O                                                                ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_mask_q_LC_5_21_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_mask_q_LC_5_21_0/lcout     LogicCell40_SEQ_MODE_1010    796              1478    993  RISE       4
I__2279/I                                                                     LocalMux                       0              1478    993  RISE       1
I__2279/O                                                                     LocalMux                     486              1964    993  RISE       1
I__2281/I                                                                     InMux                          0              1964    993  RISE       1
I__2281/O                                                                     InMux                        382              2346    993  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_RNO_LC_4_22_0/in0    LogicCell40_SEQ_MODE_0000      0              2346    993  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_RNO_LC_4_22_0/lcout  LogicCell40_SEQ_MODE_0000    662              3008    993  RISE       1
I__1996/I                                                                     Odrv4                          0              3008    993  RISE       1
I__1996/O                                                                     Odrv4                        517              3525    993  RISE       1
I__1997/I                                                                     LocalMux                       0              3525    993  RISE       1
I__1997/O                                                                     LocalMux                     486              4011    993  RISE       1
I__1998/I                                                                     CEMux                          0              4011    993  RISE       1
I__1998/O                                                                     CEMux                        889              4900    993  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_4_22_1/ce         LogicCell40_SEQ_MODE_1010      0              4900    993  RISE       1

Capture Clock Path
pin name                                                                model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__6253/I                                                               GlobalMux                               0                 0  RISE       1
I__6253/O                                                               GlobalMux                             227               227  RISE       1
I__6258/I                                                               ClkMux                                  0               227  RISE       1
I__6258/O                                                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_4_22_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 87.00 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/lcout
Path End         : u_usb_cdc.u_sie.data_q_3_LC_9_21_6/ce
Capture Clock    : u_usb_cdc.u_sie.data_q_3_LC_9_21_6/clk
Setup Constraint : 20830p
Path slack       : 9336p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3277
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             24107

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3277
+ Clock To Q                                796
+ Data Path Delay                         10698
---------------------------------------   ----- 
End-of-path arrival time (ps)             14771
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6261/I                                            Odrv4                          0                 0  RISE       1
I__6261/O                                            Odrv4                        517               517  RISE       1
I__6263/I                                            Span4Mux_s0_v                  0               517  RISE       1
I__6263/O                                            Span4Mux_s0_v                300               817  RISE       1
I__6264/I                                            LocalMux                       0               817  RISE       1
I__6264/O                                            LocalMux                     486              1302  RISE       1
I__6265/I                                            IoInMux                        0              1302  RISE       1
I__6265/O                                            IoInMux                      382              1685  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              1685  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                       910              2595  RISE     386
I__10563/I                                           gio2CtrlBuf                    0              2595  RISE       1
I__10563/O                                           gio2CtrlBuf                    0              2595  RISE       1
I__10564/I                                           GlobalMux                      0              2595  RISE       1
I__10564/O                                           GlobalMux                    227              2822  RISE       1
I__10630/I                                           ClkMux                         0              2822  RISE       1
I__10630/O                                           ClkMux                       455              3277  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/clk  LogicCell40_SEQ_MODE_1010      0              3277  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/lcout                      LogicCell40_SEQ_MODE_1010    796              4073   9335  RISE       2
I__10880/I                                                                 LocalMux                       0              4073   9335  RISE       1
I__10880/O                                                                 LocalMux                     486              4559   9335  RISE       1
I__10881/I                                                                 InMux                          0              4559   9335  RISE       1
I__10881/O                                                                 InMux                        382              4941   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_32_4/in1                LogicCell40_SEQ_MODE_0000      0              4941   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_32_4/lcout              LogicCell40_SEQ_MODE_0000    589              5530   9335  RISE       1
I__10893/I                                                                 LocalMux                       0              5530   9335  RISE       1
I__10893/O                                                                 LocalMux                     486              6016   9335  RISE       1
I__10894/I                                                                 IoInMux                        0              6016   9335  RISE       1
I__10894/O                                                                 IoInMux                      382              6399   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              6399   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/GLOBALBUFFEROUTPUT          ICE_GB                       910              7308   9335  RISE      37
I__7749/I                                                                  gio2CtrlBuf                    0              7308   9335  RISE       1
I__7749/O                                                                  gio2CtrlBuf                    0              7308   9335  RISE       1
I__7750/I                                                                  GlobalMux                      0              7308   9335  RISE       1
I__7750/O                                                                  GlobalMux                    227              7536   9335  RISE       1
I__7751/I                                                                  Glb2LocalMux                   0              7536   9335  RISE       1
I__7751/O                                                                  Glb2LocalMux                 662              8197   9335  RISE       1
I__7765/I                                                                  LocalMux                       0              8197   9335  RISE       1
I__7765/O                                                                  LocalMux                     486              8683   9335  RISE       1
I__7770/I                                                                  InMux                          0              8683   9335  RISE       1
I__7770/O                                                                  InMux                        382              9065   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_4_LC_11_25_3/in1              LogicCell40_SEQ_MODE_0000      0              9065   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_4_LC_11_25_3/lcout            LogicCell40_SEQ_MODE_0000    589              9655   9335  RISE       1
I__3646/I                                                                  Odrv4                          0              9655   9335  RISE       1
I__3646/O                                                                  Odrv4                        517             10172   9335  RISE       1
I__3647/I                                                                  Span4Mux_h                     0             10172   9335  RISE       1
I__3647/O                                                                  Span4Mux_h                   444             10616   9335  RISE       1
I__3648/I                                                                  Span4Mux_h                     0             10616   9335  RISE       1
I__3648/O                                                                  Span4Mux_h                   444             11061   9335  RISE       1
I__3649/I                                                                  Span4Mux_v                     0             11061   9335  RISE       1
I__3649/O                                                                  Span4Mux_v                   517             11577   9335  RISE       1
I__3650/I                                                                  Span4Mux_s2_h                  0             11577   9335  RISE       1
I__3650/O                                                                  Span4Mux_s2_h                300             11877   9335  RISE       1
I__3651/I                                                                  LocalMux                       0             11877   9335  RISE       1
I__3651/O                                                                  LocalMux                     486             12363   9335  RISE       1
I__3652/I                                                                  IoInMux                        0             12363   9335  RISE       1
I__3652/O                                                                  IoInMux                      382             12745   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_4/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12745   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_4/GLOBALBUFFEROUTPUT        ICE_GB                       910             13655   9335  RISE      56
I__9728/I                                                                  gio2CtrlBuf                    0             13655   9335  RISE       1
I__9728/O                                                                  gio2CtrlBuf                    0             13655   9335  RISE       1
I__9729/I                                                                  GlobalMux                      0             13655   9335  RISE       1
I__9729/O                                                                  GlobalMux                    227             13882   9335  RISE       1
I__9730/I                                                                  CEMux                          0             13882   9335  RISE       1
I__9730/O                                                                  CEMux                        889             14771   9335  RISE       1
u_usb_cdc.u_sie.data_q_3_LC_9_21_6/ce                                      LogicCell40_SEQ_MODE_1010      0             14771   9335  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6261/I                                       Odrv4                          0                 0  RISE       1
I__6261/O                                       Odrv4                        517               517  RISE       1
I__6263/I                                       Span4Mux_s0_v                  0               517  RISE       1
I__6263/O                                       Span4Mux_s0_v                300               817  RISE       1
I__6264/I                                       LocalMux                       0               817  RISE       1
I__6264/O                                       LocalMux                     486              1302  RISE       1
I__6265/I                                       IoInMux                        0              1302  RISE       1
I__6265/O                                       IoInMux                      382              1685  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1685  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                       910              2595  RISE     386
I__10563/I                                      gio2CtrlBuf                    0              2595  RISE       1
I__10563/O                                      gio2CtrlBuf                    0              2595  RISE       1
I__10564/I                                      GlobalMux                      0              2595  RISE       1
I__10564/O                                      GlobalMux                    227              2822  RISE       1
I__10610/I                                      ClkMux                         0              2822  RISE       1
I__10610/O                                      ClkMux                       455              3277  RISE       1
u_usb_cdc.u_sie.data_q_3_LC_9_21_6/clk          LogicCell40_SEQ_MODE_1010      0              3277  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_mask_q_LC_5_21_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_4_22_1/ce
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_4_22_1/clk
Setup Constraint : 5210p
Path slack       : 992p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5892

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3422
---------------------------------------   ---- 
End-of-path arrival time (ps)             4900
 
Launch Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__6253/I                                                                GlobalMux                               0                 0  RISE       1
I__6253/O                                                                GlobalMux                             227               227  RISE       1
I__6256/I                                                                ClkMux                                  0               227  RISE       1
I__6256/O                                                                ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_mask_q_LC_5_21_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_out_ovalid_mask_q_LC_5_21_0/lcout     LogicCell40_SEQ_MODE_1010    796              1478    993  RISE       4
I__2279/I                                                                     LocalMux                       0              1478    993  RISE       1
I__2279/O                                                                     LocalMux                     486              1964    993  RISE       1
I__2281/I                                                                     InMux                          0              1964    993  RISE       1
I__2281/O                                                                     InMux                        382              2346    993  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_RNO_LC_4_22_0/in0    LogicCell40_SEQ_MODE_0000      0              2346    993  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_RNO_LC_4_22_0/lcout  LogicCell40_SEQ_MODE_0000    662              3008    993  RISE       1
I__1996/I                                                                     Odrv4                          0              3008    993  RISE       1
I__1996/O                                                                     Odrv4                        517              3525    993  RISE       1
I__1997/I                                                                     LocalMux                       0              3525    993  RISE       1
I__1997/O                                                                     LocalMux                     486              4011    993  RISE       1
I__1998/I                                                                     CEMux                          0              4011    993  RISE       1
I__1998/O                                                                     CEMux                        889              4900    993  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_4_22_1/ce         LogicCell40_SEQ_MODE_1010      0              4900    993  RISE       1

Capture Clock Path
pin name                                                                model name                          delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__6253/I                                                               GlobalMux                               0                 0  RISE       1
I__6253/O                                                               GlobalMux                             227               227  RISE       1
I__6258/I                                                               ClkMux                                  0               227  RISE       1
I__6258/O                                                               ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_4_22_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/lcout
Path End         : u_usb_cdc.u_sie.data_q_3_LC_9_21_6/ce
Capture Clock    : u_usb_cdc.u_sie.data_q_3_LC_9_21_6/clk
Setup Constraint : 20830p
Path slack       : 9336p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3277
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             24107

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3277
+ Clock To Q                                796
+ Data Path Delay                         10698
---------------------------------------   ----- 
End-of-path arrival time (ps)             14771
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout          LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6261/I                                            Odrv4                          0                 0  RISE       1
I__6261/O                                            Odrv4                        517               517  RISE       1
I__6263/I                                            Span4Mux_s0_v                  0               517  RISE       1
I__6263/O                                            Span4Mux_s0_v                300               817  RISE       1
I__6264/I                                            LocalMux                       0               817  RISE       1
I__6264/O                                            LocalMux                     486              1302  RISE       1
I__6265/I                                            IoInMux                        0              1302  RISE       1
I__6265/O                                            IoInMux                      382              1685  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              1685  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT             ICE_GB                       910              2595  RISE     386
I__10563/I                                           gio2CtrlBuf                    0              2595  RISE       1
I__10563/O                                           gio2CtrlBuf                    0              2595  RISE       1
I__10564/I                                           GlobalMux                      0              2595  RISE       1
I__10564/O                                           GlobalMux                    227              2822  RISE       1
I__10630/I                                           ClkMux                         0              2822  RISE       1
I__10630/O                                           ClkMux                       455              3277  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/clk  LogicCell40_SEQ_MODE_1010      0              3277  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_1_LC_17_32_5/lcout                      LogicCell40_SEQ_MODE_1010    796              4073   9335  RISE       2
I__10880/I                                                                 LocalMux                       0              4073   9335  RISE       1
I__10880/O                                                                 LocalMux                     486              4559   9335  RISE       1
I__10881/I                                                                 InMux                          0              4559   9335  RISE       1
I__10881/O                                                                 InMux                        382              4941   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_32_4/in1                LogicCell40_SEQ_MODE_0000      0              4941   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_1_LC_17_32_4/lcout              LogicCell40_SEQ_MODE_0000    589              5530   9335  RISE       1
I__10893/I                                                                 LocalMux                       0              5530   9335  RISE       1
I__10893/O                                                                 LocalMux                     486              6016   9335  RISE       1
I__10894/I                                                                 IoInMux                        0              6016   9335  RISE       1
I__10894/O                                                                 IoInMux                      382              6399   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              6399   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.clk_cnt_q_RNILRDG_0_1/GLOBALBUFFEROUTPUT          ICE_GB                       910              7308   9335  RISE      37
I__7749/I                                                                  gio2CtrlBuf                    0              7308   9335  RISE       1
I__7749/O                                                                  gio2CtrlBuf                    0              7308   9335  RISE       1
I__7750/I                                                                  GlobalMux                      0              7308   9335  RISE       1
I__7750/O                                                                  GlobalMux                    227              7536   9335  RISE       1
I__7751/I                                                                  Glb2LocalMux                   0              7536   9335  RISE       1
I__7751/O                                                                  Glb2LocalMux                 662              8197   9335  RISE       1
I__7765/I                                                                  LocalMux                       0              8197   9335  RISE       1
I__7765/O                                                                  LocalMux                     486              8683   9335  RISE       1
I__7770/I                                                                  InMux                          0              8683   9335  RISE       1
I__7770/O                                                                  InMux                        382              9065   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_4_LC_11_25_3/in1              LogicCell40_SEQ_MODE_0000      0              9065   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_4_LC_11_25_3/lcout            LogicCell40_SEQ_MODE_0000    589              9655   9335  RISE       1
I__3646/I                                                                  Odrv4                          0              9655   9335  RISE       1
I__3646/O                                                                  Odrv4                        517             10172   9335  RISE       1
I__3647/I                                                                  Span4Mux_h                     0             10172   9335  RISE       1
I__3647/O                                                                  Span4Mux_h                   444             10616   9335  RISE       1
I__3648/I                                                                  Span4Mux_h                     0             10616   9335  RISE       1
I__3648/O                                                                  Span4Mux_h                   444             11061   9335  RISE       1
I__3649/I                                                                  Span4Mux_v                     0             11061   9335  RISE       1
I__3649/O                                                                  Span4Mux_v                   517             11577   9335  RISE       1
I__3650/I                                                                  Span4Mux_s2_h                  0             11577   9335  RISE       1
I__3650/O                                                                  Span4Mux_s2_h                300             11877   9335  RISE       1
I__3651/I                                                                  LocalMux                       0             11877   9335  RISE       1
I__3651/O                                                                  LocalMux                     486             12363   9335  RISE       1
I__3652/I                                                                  IoInMux                        0             12363   9335  RISE       1
I__3652/O                                                                  IoInMux                      382             12745   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_4/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             12745   9335  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_4/GLOBALBUFFEROUTPUT        ICE_GB                       910             13655   9335  RISE      56
I__9728/I                                                                  gio2CtrlBuf                    0             13655   9335  RISE       1
I__9728/O                                                                  gio2CtrlBuf                    0             13655   9335  RISE       1
I__9729/I                                                                  GlobalMux                      0             13655   9335  RISE       1
I__9729/O                                                                  GlobalMux                    227             13882   9335  RISE       1
I__9730/I                                                                  CEMux                          0             13882   9335  RISE       1
I__9730/O                                                                  CEMux                        889             14771   9335  RISE       1
u_usb_cdc.u_sie.data_q_3_LC_9_21_6/ce                                      LogicCell40_SEQ_MODE_1010      0             14771   9335  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__6261/I                                       Odrv4                          0                 0  RISE       1
I__6261/O                                       Odrv4                        517               517  RISE       1
I__6263/I                                       Span4Mux_s0_v                  0               517  RISE       1
I__6263/O                                       Span4Mux_s0_v                300               817  RISE       1
I__6264/I                                       LocalMux                       0               817  RISE       1
I__6264/O                                       LocalMux                     486              1302  RISE       1
I__6265/I                                       IoInMux                        0              1302  RISE       1
I__6265/O                                       IoInMux                      382              1685  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              1685  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                       910              2595  RISE     386
I__10563/I                                      gio2CtrlBuf                    0              2595  RISE       1
I__10563/O                                      gio2CtrlBuf                    0              2595  RISE       1
I__10564/I                                      GlobalMux                      0              2595  RISE       1
I__10564/O                                      GlobalMux                    227              2822  RISE       1
I__10610/I                                      ClkMux                         0              2822  RISE       1
I__10610/O                                      ClkMux                       455              3277  RISE       1
u_usb_cdc.u_sie.data_q_3_LC_9_21_6/clk          LogicCell40_SEQ_MODE_1010      0              3277  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout
Clock Reference   : clk_usb:R
Setup Time        : 1049


Data Path Delay                3923
+ Setup Time                    403
- Capture Clock Path Delay    -3277
---------------------------- ------
Setup to Clock                 1049

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__8674/I                                       Odrv4                      0      1670               RISE  1       
I__8674/O                                       Odrv4                      517    2186               RISE  1       
I__8675/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__8675/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__8676/I                                       Span4Mux_h                 0      2610               RISE  1       
I__8676/O                                       Span4Mux_h                 444    3055               RISE  1       
I__8677/I                                       LocalMux                   0      3055               RISE  1       
I__8677/O                                       LocalMux                   486    3541               RISE  1       
I__8678/I                                       InMux                      0      3541               RISE  1       
I__8678/O                                       InMux                      382    3923               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_32_0/in3  LogicCell40_SEQ_MODE_1010  0      3923               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6261/I                                       Odrv4                      0      0                  RISE  1       
I__6261/O                                       Odrv4                      517    517                RISE  1       
I__6263/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__6263/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__6264/I                                       LocalMux                   0      817                RISE  1       
I__6264/O                                       LocalMux                   486    1302               RISE  1       
I__6265/I                                       IoInMux                    0      1302               RISE  1       
I__6265/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  386     
I__10563/I                                      gio2CtrlBuf                0      2595               RISE  1       
I__10563/O                                      gio2CtrlBuf                0      2595               RISE  1       
I__10564/I                                      GlobalMux                  0      2595               RISE  1       
I__10564/O                                      GlobalMux                  227    2822               RISE  1       
I__10645/I                                      ClkMux                     0      2822               RISE  1       
I__10645/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_32_0/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout
Clock Reference   : clk_usb:R
Setup Time        : 1318


Data Path Delay                3902
+ Setup Time                    693
- Capture Clock Path Delay    -3277
---------------------------- ------
Setup to Clock                 1318

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__7077/I                                       Odrv4                      0      1670               RISE  1       
I__7077/O                                       Odrv4                      517    2186               RISE  1       
I__7078/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__7078/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__7079/I                                       IoSpan4Mux                 0      2610               RISE  1       
I__7079/O                                       IoSpan4Mux                 424    3034               RISE  1       
I__7080/I                                       LocalMux                   0      3034               RISE  1       
I__7080/O                                       LocalMux                   486    3520               RISE  1       
I__7081/I                                       InMux                      0      3520               RISE  1       
I__7081/O                                       InMux                      382    3902               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_0/in0  LogicCell40_SEQ_MODE_1010  0      3902               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6261/I                                       Odrv4                      0      0                  RISE  1       
I__6261/O                                       Odrv4                      517    517                RISE  1       
I__6263/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__6263/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__6264/I                                       LocalMux                   0      817                RISE  1       
I__6264/O                                       LocalMux                   486    1302               RISE  1       
I__6265/I                                       IoInMux                    0      1302               RISE  1       
I__6265/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  386     
I__10563/I                                      gio2CtrlBuf                0      2595               RISE  1       
I__10563/O                                      gio2CtrlBuf                0      2595               RISE  1       
I__10564/I                                      GlobalMux                  0      2595               RISE  1       
I__10564/O                                      GlobalMux                  227    2822               RISE  1       
I__10654/I                                      ClkMux                     0      2822               RISE  1       
I__10654/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_0/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 14885


Launch Clock Path Delay        3277
+ Clock To Q Delay              796
+ Data Path Delay             10812
---------------------------- ------
Clock To Out Delay            14885

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout           LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6261/I                                             Odrv4                      0      0                  RISE  1       
I__6261/O                                             Odrv4                      517    517                RISE  1       
I__6263/I                                             Span4Mux_s0_v              0      517                RISE  1       
I__6263/O                                             Span4Mux_s0_v              300    817                RISE  1       
I__6264/I                                             LocalMux                   0      817                RISE  1       
I__6264/O                                             LocalMux                   486    1302               RISE  1       
I__6265/I                                             IoInMux                    0      1302               RISE  1       
I__6265/O                                             IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                     910    2595               RISE  386     
I__10563/I                                            gio2CtrlBuf                0      2595               RISE  1       
I__10563/O                                            gio2CtrlBuf                0      2595               RISE  1       
I__10564/I                                            GlobalMux                  0      2595               RISE  1       
I__10564/O                                            GlobalMux                  227    2822               RISE  1       
I__10671/I                                            ClkMux                     0      2822               RISE  1       
I__10671/O                                            ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_29_5/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_29_5/lcout            LogicCell40_SEQ_MODE_1010  796    4073               RISE  11      
I__3774/I                                                         LocalMux                   0      4073               RISE  1       
I__3774/O                                                         LocalMux                   486    4559               RISE  1       
I__3777/I                                                         InMux                      0      4559               RISE  1       
I__3777/O                                                         InMux                      382    4941               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_10_29_7/in1    LogicCell40_SEQ_MODE_0000  0      4941               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000  558    5499               FALL  4       
I__3568/I                                                         Odrv12                     0      5499               FALL  1       
I__3568/O                                                         Odrv12                     796    6295               FALL  1       
I__3571/I                                                         Sp12to4                    0      6295               FALL  1       
I__3571/O                                                         Sp12to4                    662    6957               FALL  1       
I__3574/I                                                         Span4Mux_h                 0      6957               FALL  1       
I__3574/O                                                         Span4Mux_h                 465    7422               FALL  1       
I__3576/I                                                         Span4Mux_v                 0      7422               FALL  1       
I__3576/O                                                         Span4Mux_v                 548    7970               FALL  1       
I__3579/I                                                         LocalMux                   0      7970               FALL  1       
I__3579/O                                                         LocalMux                   455    8425               FALL  1       
I__3580/I                                                         InMux                      0      8425               FALL  1       
I__3580/O                                                         InMux                      320    8745               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_5_22_5/in3     LogicCell40_SEQ_MODE_0000  0      8745               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_5_22_5/lcout   LogicCell40_SEQ_MODE_0000  424    9169               FALL  2       
I__2258/I                                                         Odrv4                      0      9169               FALL  1       
I__2258/O                                                         Odrv4                      548    9717               FALL  1       
I__2259/I                                                         Span4Mux_v                 0      9717               FALL  1       
I__2259/O                                                         Span4Mux_v                 548    10265              FALL  1       
I__2261/I                                                         Span4Mux_s3_v              0      10265              FALL  1       
I__2261/O                                                         Span4Mux_s3_v              496    10761              FALL  1       
I__2263/I                                                         IoSpan4Mux                 0      10761              FALL  1       
I__2263/O                                                         IoSpan4Mux                 475    11236              FALL  1       
I__2265/I                                                         IoSpan4Mux                 0      11236              FALL  1       
I__2265/O                                                         IoSpan4Mux                 475    11712              FALL  1       
I__2267/I                                                         LocalMux                   0      11712              FALL  1       
I__2267/O                                                         LocalMux                   455    12167              FALL  1       
I__2268/I                                                         IoInMux                    0      12167              FALL  1       
I__2268/O                                                         IoInMux                    320    12487              FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      12487              FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     310    12797              FALL  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      12797              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     2088   14885              FALL  1       
usb_n:out                                                         loopback                   0      14885              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 14399


Launch Clock Path Delay        3277
+ Clock To Q Delay              796
+ Data Path Delay             10326
---------------------------- ------
Clock To Out Delay            14399

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout           LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6261/I                                             Odrv4                      0      0                  RISE  1       
I__6261/O                                             Odrv4                      517    517                RISE  1       
I__6263/I                                             Span4Mux_s0_v              0      517                RISE  1       
I__6263/O                                             Span4Mux_s0_v              300    817                RISE  1       
I__6264/I                                             LocalMux                   0      817                RISE  1       
I__6264/O                                             LocalMux                   486    1302               RISE  1       
I__6265/I                                             IoInMux                    0      1302               RISE  1       
I__6265/O                                             IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                     910    2595               RISE  386     
I__10563/I                                            gio2CtrlBuf                0      2595               RISE  1       
I__10563/O                                            gio2CtrlBuf                0      2595               RISE  1       
I__10564/I                                            GlobalMux                  0      2595               RISE  1       
I__10564/O                                            GlobalMux                  227    2822               RISE  1       
I__10671/I                                            ClkMux                     0      2822               RISE  1       
I__10671/O                                            ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_29_5/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_10_29_5/lcout            LogicCell40_SEQ_MODE_1010  796    4073               RISE  11      
I__3774/I                                                         LocalMux                   0      4073               RISE  1       
I__3774/O                                                         LocalMux                   486    4559               RISE  1       
I__3777/I                                                         InMux                      0      4559               RISE  1       
I__3777/O                                                         InMux                      382    4941               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_10_29_7/in1    LogicCell40_SEQ_MODE_0000  0      4941               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000  558    5499               FALL  4       
I__3568/I                                                         Odrv12                     0      5499               FALL  1       
I__3568/O                                                         Odrv12                     796    6295               FALL  1       
I__3571/I                                                         Sp12to4                    0      6295               FALL  1       
I__3571/O                                                         Sp12to4                    662    6957               FALL  1       
I__3574/I                                                         Span4Mux_h                 0      6957               FALL  1       
I__3574/O                                                         Span4Mux_h                 465    7422               FALL  1       
I__3576/I                                                         Span4Mux_v                 0      7422               FALL  1       
I__3576/O                                                         Span4Mux_v                 548    7970               FALL  1       
I__3579/I                                                         LocalMux                   0      7970               FALL  1       
I__3579/O                                                         LocalMux                   455    8425               FALL  1       
I__3580/I                                                         InMux                      0      8425               FALL  1       
I__3580/O                                                         InMux                      320    8745               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_5_22_5/in3     LogicCell40_SEQ_MODE_0000  0      8745               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_5_22_5/lcout   LogicCell40_SEQ_MODE_0000  424    9169               FALL  2       
I__2258/I                                                         Odrv4                      0      9169               FALL  1       
I__2258/O                                                         Odrv4                      548    9717               FALL  1       
I__2259/I                                                         Span4Mux_v                 0      9717               FALL  1       
I__2259/O                                                         Span4Mux_v                 548    10265              FALL  1       
I__2260/I                                                         Span4Mux_h                 0      10265              FALL  1       
I__2260/O                                                         Span4Mux_h                 465    10730              FALL  1       
I__2262/I                                                         Span4Mux_s3_v              0      10730              FALL  1       
I__2262/O                                                         Span4Mux_s3_v              496    11226              FALL  1       
I__2264/I                                                         LocalMux                   0      11226              FALL  1       
I__2264/O                                                         LocalMux                   455    11681              FALL  1       
I__2266/I                                                         IoInMux                    0      11681              FALL  1       
I__2266/O                                                         IoInMux                    320    12001              FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      12001              FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     310    12311              FALL  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      12311              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     2088   14399              FALL  1       
usb_p:out                                                         loopback                   0      14399              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout
Clock Reference   : clk_usb:R
Hold Time         : -129


Capture Clock Path Delay       3277
+ Hold  Time                      0
- Data Path Delay             -3406
---------------------------- ------
Hold Time                      -129

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__8674/I                                       Odrv4                      0      1142               FALL  1       
I__8674/O                                       Odrv4                      548    1690               FALL  1       
I__8675/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__8675/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__8676/I                                       Span4Mux_h                 0      2166               FALL  1       
I__8676/O                                       Span4Mux_h                 465    2631               FALL  1       
I__8677/I                                       LocalMux                   0      2631               FALL  1       
I__8677/O                                       LocalMux                   455    3086               FALL  1       
I__8678/I                                       InMux                      0      3086               FALL  1       
I__8678/O                                       InMux                      320    3406               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_32_0/in3  LogicCell40_SEQ_MODE_1010  0      3406               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6261/I                                       Odrv4                      0      0                  RISE  1       
I__6261/O                                       Odrv4                      517    517                RISE  1       
I__6263/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__6263/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__6264/I                                       LocalMux                   0      817                RISE  1       
I__6264/O                                       LocalMux                   486    1302               RISE  1       
I__6265/I                                       IoInMux                    0      1302               RISE  1       
I__6265/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  386     
I__10563/I                                      gio2CtrlBuf                0      2595               RISE  1       
I__10563/O                                      gio2CtrlBuf                0      2595               RISE  1       
I__10564/I                                      GlobalMux                  0      2595               RISE  1       
I__10564/O                                      GlobalMux                  227    2822               RISE  1       
I__10645/I                                      ClkMux                     0      2822               RISE  1       
I__10645/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_16_32_0/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout
Clock Reference   : clk_usb:R
Hold Time         : -139


Capture Clock Path Delay       3277
+ Hold  Time                      0
- Data Path Delay             -3416
---------------------------- ------
Hold Time                      -139

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__7077/I                                       Odrv4                      0      1142               FALL  1       
I__7077/O                                       Odrv4                      548    1690               FALL  1       
I__7078/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__7078/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__7079/I                                       IoSpan4Mux                 0      2166               FALL  1       
I__7079/O                                       IoSpan4Mux                 475    2641               FALL  1       
I__7080/I                                       LocalMux                   0      2641               FALL  1       
I__7080/O                                       LocalMux                   455    3096               FALL  1       
I__7081/I                                       InMux                      0      3096               FALL  1       
I__7081/O                                       InMux                      320    3416               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_0/in0  LogicCell40_SEQ_MODE_1010  0      3416               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6261/I                                       Odrv4                      0      0                  RISE  1       
I__6261/O                                       Odrv4                      517    517                RISE  1       
I__6263/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__6263/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__6264/I                                       LocalMux                   0      817                RISE  1       
I__6264/O                                       LocalMux                   486    1302               RISE  1       
I__6265/I                                       IoInMux                    0      1302               RISE  1       
I__6265/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  386     
I__10563/I                                      gio2CtrlBuf                0      2595               RISE  1       
I__10563/O                                      gio2CtrlBuf                0      2595               RISE  1       
I__10564/I                                      GlobalMux                  0      2595               RISE  1       
I__10564/O                                      GlobalMux                  227    2822               RISE  1       
I__10654/I                                      ClkMux                     0      2822               RISE  1       
I__10654/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_15_32_0/clk  LogicCell40_SEQ_MODE_1010  0      3277               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 12289


Launch Clock Path Delay        3277
+ Clock To Q Delay              796
+ Data Path Delay              8216
---------------------------- ------
Clock To Out Delay            12289

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6261/I                                       Odrv4                      0      0                  RISE  1       
I__6261/O                                       Odrv4                      517    517                RISE  1       
I__6263/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__6263/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__6264/I                                       LocalMux                   0      817                RISE  1       
I__6264/O                                       LocalMux                   486    1302               RISE  1       
I__6265/I                                       IoInMux                    0      1302               RISE  1       
I__6265/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  386     
I__10563/I                                      gio2CtrlBuf                0      2595               RISE  1       
I__10563/O                                      gio2CtrlBuf                0      2595               RISE  1       
I__10564/I                                      GlobalMux                  0      2595               RISE  1       
I__10564/O                                      GlobalMux                  227    2822               RISE  1       
I__10679/I                                      ClkMux                     0      2822               RISE  1       
I__10679/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_11_31_2/clk  LogicCell40_SEQ_MODE_1011  0      3277               RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_11_31_2/lcout            LogicCell40_SEQ_MODE_1011  796    4073               FALL  3       
I__3814/I                                                   LocalMux                   0      4073               FALL  1       
I__3814/O                                                   LocalMux                   455    4528               FALL  1       
I__3816/I                                                   InMux                      0      4528               FALL  1       
I__3816/O                                                   InMux                      320    4848               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_11_31_3/in1    LogicCell40_SEQ_MODE_0000  0      4848               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_11_31_3/lcout  LogicCell40_SEQ_MODE_0000  558    5406               FALL  1       
I__3819/I                                                   Odrv4                      0      5406               FALL  1       
I__3819/O                                                   Odrv4                      548    5954               FALL  1       
I__3820/I                                                   Span4Mux_s1_v              0      5954               FALL  1       
I__3820/O                                                   Span4Mux_s1_v              289    6244               FALL  1       
I__3821/I                                                   LocalMux                   0      6244               FALL  1       
I__3821/O                                                   LocalMux                   455    6698               FALL  1       
I__3822/I                                                   IoInMux                    0      6698               FALL  1       
I__3822/O                                                   IoInMux                    320    7019               FALL  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      7019               FALL  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     2956   9975               RISE  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      9975               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2314   12289              RISE  1       
usb_n:out                                                   loopback                   0      12289              RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout
Clock Reference    : clk_usb:R
Clock to Out Delay : 12248


Launch Clock Path Delay        3277
+ Clock To Q Delay              796
+ Data Path Delay              8175
---------------------------- ------
Clock To Out Delay            12248

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_1_LC_15_1_6/lcout     LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__6261/I                                       Odrv4                      0      0                  RISE  1       
I__6261/O                                       Odrv4                      517    517                RISE  1       
I__6263/I                                       Span4Mux_s0_v              0      517                RISE  1       
I__6263/O                                       Span4Mux_s0_v              300    817                RISE  1       
I__6264/I                                       LocalMux                   0      817                RISE  1       
I__6264/O                                       LocalMux                   486    1302               RISE  1       
I__6265/I                                       IoInMux                    0      1302               RISE  1       
I__6265/O                                       IoInMux                    382    1685               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      1685               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT        ICE_GB                     910    2595               RISE  386     
I__10563/I                                      gio2CtrlBuf                0      2595               RISE  1       
I__10563/O                                      gio2CtrlBuf                0      2595               RISE  1       
I__10564/I                                      GlobalMux                  0      2595               RISE  1       
I__10564/O                                      GlobalMux                  227    2822               RISE  1       
I__10679/I                                      ClkMux                     0      2822               RISE  1       
I__10679/O                                      ClkMux                     455    3277               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_11_31_2/clk  LogicCell40_SEQ_MODE_1011  0      3277               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_11_31_2/lcout          LogicCell40_SEQ_MODE_1011  796    4073               FALL  3       
I__3814/I                                                 LocalMux                   0      4073               FALL  1       
I__3814/O                                                 LocalMux                   455    4528               FALL  1       
I__3817/I                                                 InMux                      0      4528               FALL  1       
I__3817/O                                                 InMux                      320    4848               FALL  1       
I__3818/I                                                 CascadeMux                 0      4848               FALL  1       
I__3818/O                                                 CascadeMux                 0      4848               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_11_31_4/in2    LogicCell40_SEQ_MODE_0000  0      4848               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_11_31_4/lcout  LogicCell40_SEQ_MODE_0000  517    5365               FALL  1       
I__3810/I                                                 Odrv4                      0      5365               FALL  1       
I__3810/O                                                 Odrv4                      548    5913               FALL  1       
I__3811/I                                                 Span4Mux_s1_v              0      5913               FALL  1       
I__3811/O                                                 Span4Mux_s1_v              289    6202               FALL  1       
I__3812/I                                                 LocalMux                   0      6202               FALL  1       
I__3812/O                                                 LocalMux                   455    6657               FALL  1       
I__3813/I                                                 IoInMux                    0      6657               FALL  1       
I__3813/O                                                 IoInMux                    320    6977               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      6977               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     2956   9934               RISE  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      9934               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2314   12248              RISE  1       
usb_p:out                                                 loopback                   0      12248              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

