{
    "code": "```verilog\nmodule PriorityEncoder4Bit (\n    input logic [3:0] in,\n    output logic [1:0] pos\n);\n\n    always @(*) begin\n        casez (in)\n            4'b1???: pos = 2'b11; // in[3] is high\n            4'b01??: pos = 2'b10; // in[2] is high\n            4'b001?: pos = 2'b01; // in[1] is high\n            4'b0001: pos = 2'b00; // in[0] is high\n            default: pos = 2'b00; // all bits are low\n        endcase\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}