*********************************************************************************
Commit: 2cbaf59256d99a1bbd0da09debcf2adcda2fefa4 
*********************************************************************************

[SiliconPkg]

  Update for 601 65 SKU Support.
  - ADL S 601 config (Selecty based on DID) was added.
  
  Hsd-es-id: N/A
  Change-Id: I47b156caaf6dba56c74a5455f151aeedd39b39d9
  Original commit hash: 0fae812ebc8ff9e55f47affdd6e61a422b044a83
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 4393328f73ac1ae0793520478f7b30d60222290f 
*********************************************************************************

[CPU]

  [ADL][CPU]Fvid Table pointer correction.
  
  1. Replacing the Fvid Table pointer in CpuInit Data Hob with the structure instance.
  2. Removing unused items HdcControl, Hwp and ConfigTdpBios from CpuInit Data Hob.
  
  Hsd-es-id: 14013628188
  Change-Id: Iecf7ea9a9b5a51f630ce236be88d8a139bfef8ea
  Original commit hash: 76b8a750c2dc21a993bee4e40d8e0748823f5d37
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
  ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: cead32eba7336f4b08cae161cbeda8d3ca1b8ac4 
*********************************************************************************

[ASL], [PCH]

  Revert "ClientOnesiliconPkg/Sata: SATA LTR value programing on D0/D3 flow to allow S0i3.2 entry"
  
  This reverts commit ee9f234d85e47391406a60c76f5d9be0613527e
  
  S0i3.2 entry need BIOS programe Sata LTR_IGN on D0/D3 flow. Original
  patch doesn't handle LTR IGN programming in VMD case. Thus, ADL-S golden
  configure (VMD enable) fail to enter PS_ON(S0i2.1) with this patch. Need
  figure out SATA LTR IGN solution in VMD flow before bring this change back
  again
  
  Hsd-es-id: 16012692769
  Change-Id: Ib854496372fe0792edbfa2eda47c01aa8d9038ec
  Original commit hash: 457725e33df986ffeab07fe628f6ef245dc84025
  
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/SataAdl.asl
  ClientOneSiliconPkg/Include/Register/PmcRegs.h
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f7c32d097f1082e2556ee0dcd7972c139fed9612 
*********************************************************************************


  Revert "AlderLakeFspPkg: Update partial header file"
  
  This reverts commit 5f0309716f2dbca2e98f153c3976f5949e301c30.
  
  Hsd-es-id: N/A
  Change-Id: I859c7765ece60ef66f081f53a98dc99125181559
  Original commit hash: af1ca0cce055633bb21c82f2786a0997be22db31
  
  AlderLakeFspPkg/Upd/UpdList/FSPS.txt
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9637d45d8d48f35b1f8aaaa60a76c5620b5627b8 
*********************************************************************************

[PlatformPkg]

  BIOS Assert in CpuSetup.
  
  - Reverted portion of Remove CPU code hardcoding for 2 threads within Core
  
  Hsd-es-id: N/A
  Change-Id: Ifb8b1d27fc3984ac3cdc042c2831d59d4c6345c9
  Original commit hash: 7207ba57417955a7a52af653e7223a309e785fdb
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 65687c1396ce3e659ac6f68928bc72ab2ea43050 
*********************************************************************************

[SiliconPkg]

  C1S/Gpio: Add suport for DMIC functionality on ADP-P [REVERT]
  
  Revert support for DMIC in GpioGetNativePadByFunction function
  
  Hsd-es-id: 16012641982
  Change-Id: Ib70f517813980d4a819c4713886d9496e17e1e67
  Original commit hash: 632d011d8f9b8ee63f3fa9c7d60c885efb8a7ad6
  
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 51178e716855ebe40b5d8a90f964015a91063668 
*********************************************************************************

[SiliconPkg]

  [integration_step_event][bios.alderlake][1308461150][ADL-S | ADL-P][Bx | Jx][DDR5][SAGV] memory corruptions seen after 6-8 Hours of memory stress and GV toggling
  
  Issue:
  SAGV\PKGC cause data corruption on Windows with DDR5
  
  Root cause:
  Glitch observed on Hynix DDR5 dimms when SRE and ODTs timing overlap
  
  Solution:
  Disable Fine Granularity Refresh  mode (FGR) and PerBankRefresh for affected Hynix dimms
  
  [
  Hsd-es-id: 1308461150
  Change-Id: Iadda3fc93663c9288cf431a25e412ca8fabed4bc
  Original commit hash: cc3a79e6c97448b118bb88e281dc196df535f5ef
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Memory Vendor: Hynix

*********************************************************************************
Commit: d13f6df882fcacfe03b9a0520dc617dfb72cacc6 
*********************************************************************************

[PlatformPkg]

  ADL [ADL-PCH] New ADL Platform VR POR file WW07_2021
  
  - Added VR support for new ADL S SKU's
  
  Hsd-es-id: 16012654956
  Change-Id: Ic1bb790b0c5319b3e470db4452eed423bb057ba2
  Original commit hash: 749c55a2c00a168ba3241cb668ffd09b1574a052
  
  AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
  AlderLakePlatSamplePkg/Setup/CpuSetup.uni
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f784e2cc8e3a4ebd9b9161c178d880124c9d2524 
*********************************************************************************

[PlatformPkg], [ASL]

  PlatSamplePkg/Features/Dptf: [DPTF] Enable BIOS participants only if corresponding hardware is present in the platform
  
  Sensor & Fan participants will only be visible in BIOS setup, if the corresponding EC hardware is supported by the platform.
  Implementing a non-blocking read so that platforms which have no EC support for this will not hang.
  
  Hsd-es-id: 22011542826
  Change-Id: Id11804f49730a8e6881cdc47680c38beb24ec164
  Original commit hash: 9e6d8e8eff63c483f88070c387f0cdabaaa8d848
  
  AlderLakePlatSamplePkg/EC/EC.c
  AlderLakePlatSamplePkg/EC/EC.h
  AlderLakePlatSamplePkg/EC/EC.inf
  AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
  AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 6439cc2f9952f43aa186252a4bc26851b2ed759c 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: xHCI programming update
  
  Update of xHCI programming for v19.1 programs. This change includes:
  * disable of Per Port RF power gating for USB2
  * extension of GAP time after LS Tx through FS Hub
  * setting of minimum time for link to stay active from U3 to 256us
  * before locking xHCI BIOS will now indicate to HW that USB3 Link
  related programming is complete
  
  For testing, boot was performed and comparision of register values dump
  before and after the implementation.
  
  Hsd-es-id: 18014890660
  Change-Id: I758d0b1affa9be49b8cf3ac210633bf09717f572
  Original commit hash: 6ba8dc6f500056d210c44b11a7ac32a937c9aa5d
  
  ClientOneSiliconPkg/Include/Register/UsbRegs.h
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 79311e6f514e7bb6da653cb4295ede9669de0505 
*********************************************************************************

[SiliconPkg]

  Check for hardware equalization done bit set after Speed Change
  
  Hsd-es-id: 1308431718
  Change-Id: I20291205e5a6ef4ad3c5db9065759a01f3d2df76
  Original commit hash: 15f1474d942011b06fe594b3d60e3b7439d7eed3
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: e30738d0cef71d75ff541b02dbfa81716a21a066 
*********************************************************************************

[PlatformPkg]

  SyncScript: Revert override commits.
  
  Mon Feb 15 03:19:46 2021 -0800
  Original commit hash: d81501670c71135e2cbbd339de6906f9767636d2
  
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 962c1f36cdfb0c19b6ffa80d967af4739991c6f6 
*********************************************************************************

[PlatformPkg]

  [integration_step_event][22012132363][ADL][Port from TGL]: margin limit check
  
  [Feature]
  enable Margin Limit check on ADL.
  
  [Solution]
  Port Margin Limit Check from TGL, with necessary changes to run on ADL:
  1, remove RdRdTLoopCount, it's not used any more.
  2, set DQPat to RdRdTA for time margin, and BasicVA for voltage margin.
  3, MrcBlockTrainResetToggle(FALSE/TRUE) before/after CmdT/V margin.
  4, do not double RdT margin when Gear2 enabled.
  5, fix gMarginTypesStr mapping with MRC_MarginTypes
  6, Do not check margin when ((Sagv enabled) and (not at point4)).
  7, Disable MarginLimitCheck by default.
  
  [Impacted Platform]
  All ADL
  
  [
  Hsd-es-id: 22012132363, 22012132366
  Change-Id: Idf2a73a0f2836200f05a9d864be31ecfcdbfe8b2
  Original commit hash: 700b62f9bad9fc00f6b1c5c10c989cb9ea05cae0
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 0a1abcb2d723a39f8c924a060a510e0dcf0137bd 
*********************************************************************************

[BoardPkg]

  [ADL PnP][ADL-P][J0]: Speed step knob is disabled by default in BIOS that causing frequency stuck at 800MHz
  
  Removed EnableGv and EnergyEfficientTurbo from config patch table.
  
  Hsd-es-id: 1308422211
  Change-Id: If76a003e7a6fa227d5cc16859abcfd5a48dd7615
  Original commit hash: 6c0c5dde42042edb8e3736035347e3e4236dccba
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a351a8ccc148dea0830e627c0fce3f06ef13120b 
*********************************************************************************

[SiliconPkg]

  EV recommendation to official IFWI
  
  Moving DMI to HWEQ in all boot.
  
  Hsd-es-id: 22012279177
  Change-Id: I1055bd596fce4faaf02d58e3d34c532b6103b932
  Original commit hash: 0e2ead7fd9c622251fc4eeef42ea3e432d8a214f
  
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: de6d622c5716d5b2077708f0884a3c5e368da18f 
*********************************************************************************

[BoardPkg]

  Revert "[ADL PnP][ADL-P][J0]: Speed step knob is disabled by default in BIOS that causing frequency stuck at 800MHz"
  
  This reverts commit c075cb799a6415f44d4551bbb09fd6f3432de628.
  
  Reverting this CR since we are facing problem for OS Boot with Pkg C Limit set to AUTO. Will raise another review with only EnableGv and EnergyEfficientTurbo removed
  
  Hsd-es-id: NA
  Change-Id: I1c8b3df0d37b312a2816193c337852087a1c72b5
  Original commit hash: 0bd0d8217fe104ae8caa49a351f837c2fc73d2f1
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a1bd174ade588624d901be9b2e2cb4edf30a7836 
*********************************************************************************

[BoardPkg]

  Fsp: set bkc release bios fsp size to 1.2MB
  
  Set FSP Release size for Visual Studio FSP Wrapper Build to 1.2MB(0x130000)
  Set FSP Debug size for Visual Studio FSP Wrapper Build to 2.0 MB and review it by first ADL PV if size can be reduce
  After setting, FSP total size will be kept at 1.2MB for release bkc bios.
  Microcode total size will be kept at 0x180000, will should be enough for around 6 microcode.
  
  Hsd-es-id: 22012120896
  Change-Id: Ifb73979527fa61fd495c14c71e014b50b43c09e3
  Original commit hash: 951ea06e0f1f047b9afe5f7f413db97cd8ab156d
  
  AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  AlderLakeFspPkg/AlderLakeFspPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: kc

*********************************************************************************
Commit: c42df8724e2137121b72330dfe02b1f3f81fdaaf 
*********************************************************************************

[BoardPkg]

  [ADL PnP][ADL-P][J0]: Speed step knob is disabled by default in BIOS that causing frequency stuck at 800MHz
  
  Removed EnableGv, PkgCStateLimit and EnergyEfficientTurbo from config patch table.
  
  Hsd-es-id: 1308422211
  Change-Id: I5e64e305d96e63d24f73088b2a5a205ad7616595
  Original commit hash: 4b275a747a55d1951f73501f14ffe9c74670cea4
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c1fe48af355168bce446bae580796a6a22d6e153 
*********************************************************************************

[SiliconPkg]

  [ADL-M] BIOS disable PS2/3 for PMIC workaround
  
  - CSC PMIC bugs prevents us from using PS2 and PS3 properly. We must disable these power states for any PMIC provided SVID rail.
  - This is an Temp workaround untill PCODE implements this.
  
  Hsd-es-id: 1508782398
  Change-Id: I5f4199441e2f0060e60af992574ff8d76a654b8b
  Original commit hash: 8d4ff2414f61770b011e45e522771d1fea292672
  
  ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: b632a363b3f2dfc6f3d7f3670340359cb0e6e001 
*********************************************************************************

[BoardPkg]

  [ADL-P][TCSS][2nd Part]: BIOS Support to add GPIO to control Aux override for Non Retimer Port.
  
  Type-C Aux Override feature need Additional GPIO. Same GPIO is used for other purpose.
  So based on AuxOverride BIOS setup option GPIO will be configure as Aux Override GPIO.
  Aux Ori Override is applicable to all SKUs with direct port topologies like - LP5, HSIO and DDR4.
  In DDR5 and LP4x these are just for DNX.
  
  Hsd-es-id: 16012550586, 16012577540
  Change-Id: I7242b9aa898608f3f440492c956135ce9b9a81d7
  Original commit hash: 051e3d6115ad6942f110e63726e39333f5c94792
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 821fde4529dcfd5f95ed6165dcf99b7fb9b5ecf5 
*********************************************************************************

[PlatformPkg]

  AlderLake/ChasmFalls: Update Microcode capsule generation tool
  
  1) Support tool to add padding data for each Microcode patches
  when generation capsule, and revert the change when process
  finish to avoid break CR build process.
  2) Get MicrocodeFv size automatically from flash map file
  The tool has assumption, must be make sure FlashMapIncludeRes
  exists in current code base. And update NumBlocks value of
  MicrocodeFv\MicrocodeFv.fdf automatically.
  3) Auto patch .bgsl script when generating capsule.
  
  Hsd-es-id: 16012549993
  Change-Id: Id578e81e09def6629adce3252b2158c008542a68
  Original commit hash: 5c675576b8e20f7333e7d8603e3f4beebb05f32e
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 208ca8c18380aac08d0da2eb37d25c1714f197b7 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Hsio: Upadting HSIO lane for ADL M
  
  Lane 11 and 12 for ADL M will be handled by soft strap.
  
  Hsd-es-id: 16012589027
  Change-Id: Ic11ebc166761a52e013fbaa8be46e1aab5eb3f33
  Original commit hash: 873c039abe8ec2263184f5d6af82a1f4144d6be3
  
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 12c8769cb5c4a37f5854bd9ae54ca8b932a768ad 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [RPL] RPL-S RVP Board ID update in platform - part2
  
  1.Added SkuId for RPL-S redesign boards
  2.Added board names for RPL-S redesign boards.
  3.Reduced the lenght of the board names which are over 32 charactors.
  4.Removed ADL-S board support from RaptorLakeSBoards folder.
  
  Hsd-es-id: 1508779583
  Change-Id: I745c75ff7b9ecea9ca166f7a407ca94a740ad0fa
  Original commit hash: 6061b02715e0388126785bb5e5e47c3e0a04c473
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPostMem.h
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
  AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
  AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: fb5c9b67c8477ed69e07725e50480d81a1bb1a53 
*********************************************************************************

[PlatformPkg]

  [integration_step_event][bios.alderlake][22012222660][ADL-S | DDR4 DDR5] Final Settings -- MC -- CR POR configuration
  
  Modify channel_hash_0_0_0_mchbar register to match por settings and add new setup option for overriding channel hash configuration  (Inputs->ChHashOverride).
  ddr4 ddr5    lpddr
  mc_common.channel_hash_0_0_0_mchbar.hash_mode           0x0  0x1      0x1
  mc_common.channel_hash_0_0_0_mchbar.hash_lsb_mask_bit   0x0  0x3      0x2
  mc_common.channel_hash_0_0_0_mchbar.hash_mask           0x0  0x30C8   0x30CC
  
  [Internal-only]
  
  Hsd-es-id: 22012222660
  Change-Id: I6bcc6b231cd32d880fb851c46427314fea9b6c67
  Original commit hash: b712b4c96255412014a84690027f83bd2f1ee3a1
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8c72cc9b2d7b7c4a54562d34f8d208453bf6ffd3 
*********************************************************************************

[SiliconPkg]

  [Me Ignition] Create ME Ignition IP Block (#2/3)
  
  Rename SPS policy SPS to ME Server
  o make able to use it with other than SPS MEs
  
  Step 2 of 3
  
  Hsd-es-id: 18014736250
  Change-Id: I4b9faa2dc5497effbec9d7a5babd07906ce7c08a
  Original commit hash: b415349fcf5e732edade2cee7e243048e7f229e8
  
  AlderLakeFspPkg/AlderLakeFspPkg.dsc
  ClientOneSiliconPkg/Include/Library/PeiMeServerPreMemPolicyLib.h
  ClientOneSiliconPkg/Include/Library/PeiSiPolicyUpdateLib.h
  ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/PeiMeServerPreMemPolicyLib/PeiMeServerPreMemPolicyNullLib.inf
  ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
  ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
  ClientOneSiliconPkg/Product/AlderLake/SiPkgPeiLib.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 2cf114604788a0c9f2192f4c5877dd434f98a5a1 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-N] Update ACM for ADL-N."
  
  This reverts commit 79d3f1fcb67c02c98077e03a77432ee7bf2e10b1.
  
  Hsd-es-id: NA
  Change-Id: Ic6a25435980f219ad2429b3c86f1732079e4b6e6
  Original commit hash: 50c0eb04d847ad3ee5c2ac2db4b0a18af4b6a7c4
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8d4c9373ec2196b1d7661024d8f6e9dbd59948a5 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-P][TCSS]: BIOS Support to add GPIO to control Aux override for Non Retimer Port."
  
  This reverts commit e7f464dd802b817f1fa088d1024d034335eccaa1.
  
  Mon Feb 8 11:20:05 2021 +0530
  Original commit hash: d083e0eb460984245cbf57ad15fdc2ee1d629313
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
  AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: bc444ded3a81547810c401aa81a0ba002ccd4f4b 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL] Set Display GPIO inversion bit to default"
  
  This reverts commit 578e5cf7626f9cd1a5f726442a6a9d61a1a31d04.
  
  Mon Feb 8 11:19:58 2021 +0530
  Original commit hash: 3c9acea83dac6ac1cd68886b6665ffd7fef59de8
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 35721e98d2ecbe466e54921bdc605a65b731f44e 
*********************************************************************************

[BoardPkg]

  Revert "[ADL] Update ucode patch 0x11 for both ADL-S/P"
  
  This reverts commit 1e4b5cdda8274000d58cb9316ee72936c657c8d1.
  
  Mon Feb 8 11:19:52 2021 +0530
  Original commit hash: 20d98fb6bf1c6106f5d789f4cbda752c964cee13
  
  AlderLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

################################################################################

Report Summary: Backstop found 29 suspect commits for review 

Warnings Found:
  Commit: 2cbaf59    --Commit Message Contains Key Word: sku
  Commit: 4393328    --Commit Message Contains Key Word: HW
  Commit: cead32e    --Commit Message Contains Key Word: revert
  Commit: f7c32d0    --Commit Message Contains Key Word: revert
  Commit: 9637d45    --Commit Message Contains Key Word: revert
  Commit: 65687c1    --Commit Message Contains Key Word: revert
  Commit: 51178e7    --Commit Message Contains Memory Vendor: Hynix
  Commit: d13f6df    --Commit Message Contains Key Word: sku
  Commit: f784e2c    --Commit Message Contains Key Word: hardware
  Commit: 6439cc2    --Commit Message Contains Key Word: HW
  Commit: 79311e6    --Commit Message Contains Key Word: hardware
  Commit: e30738d    --Commit Message Contains Key Word: revert
  Commit: 962c1f3    --Commit Message Contains Oem: NEC
  Commit: 0a1abcb    --Commit Message Contains Key Word: step
  Commit: a351a8c    --Commit Message Contains Key Word: HW
  Commit: de6d622    --Commit Message Contains Key Word: step
  Commit: de6d622    --Commit Message Contains Key Word: revert
  Commit: a1bd174    --Commit Message Contains Key Word: kc
  Commit: c42df87    --Commit Message Contains Key Word: step
  Commit: c1fe48a    --Commit Message Contains Key Word: Workaround
  Commit: b632a36    --Commit Message Contains Key Word: sku
  Commit: 821fde4    --Commit Message Contains Key Word: revert
  Commit: 208ca8c    --Commit Message Contains Key Word: strap
  Commit: 12c8769    --Commit Message Contains Key Word: sku
  Commit: fb5c9b6    --Commit Message Contains Key Word: internal
  Commit: 8c72cc9    --Commit Message Contains Key Word: step
  Commit: 2cf1146    --Commit Message Contains Key Word: revert
  Commit: 8d4c937    --Commit Message Contains Key Word: revert
  Commit: bc444de    --Commit Message Contains Key Word: revert
  Commit: 35721e9    --Commit Message Contains Key Word: revert
