#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 14 21:29:01 2022
# Process ID: 16028
# Current directory: D:/Vivado_HLS_Tutorial/ug871-design-files/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: D:/Vivado_HLS_Tutorial/ug871-design-files/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/vivado.log
# Journal file: D:/Vivado_HLS_Tutorial/ug871-design-files/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog\vivado.jou
# Running On: DESKTOP-IDUQO1O, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 12764 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
open_wave_config D:/Vivado_HLS_Tutorial/ug871-design-files/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/adders.wcfg
close_sim
