<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3925" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3925{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3925{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3925{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3925{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_3925{left:152px;bottom:1083px;letter-spacing:0.14px;word-spacing:0.01px;}
#t6_3925{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3925{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t8_3925{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t9_3925{left:70px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3925{left:70px;bottom:991px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tb_3925{left:70px;bottom:975px;letter-spacing:-0.16px;word-spacing:-0.61px;}
#tc_3925{left:70px;bottom:958px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#td_3925{left:70px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_3925{left:70px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_3925{left:70px;bottom:907px;letter-spacing:-0.15px;}
#tg_3925{left:70px;bottom:849px;letter-spacing:0.14px;}
#th_3925{left:152px;bottom:849px;letter-spacing:0.14px;}
#ti_3925{left:70px;bottom:825px;letter-spacing:-0.13px;word-spacing:-0.89px;}
#tj_3925{left:70px;bottom:808px;letter-spacing:-0.16px;word-spacing:-1.01px;}
#tk_3925{left:70px;bottom:791px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#tl_3925{left:70px;bottom:774px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tm_3925{left:70px;bottom:706px;letter-spacing:0.17px;}
#tn_3925{left:156px;bottom:706px;letter-spacing:0.2px;word-spacing:0.01px;}
#to_3925{left:70px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3925{left:70px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_3925{left:70px;bottom:648px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tr_3925{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_3925{left:70px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tt_3925{left:70px;bottom:590px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_3925{left:70px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3925{left:70px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tw_3925{left:70px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3925{left:70px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_3925{left:70px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_3925{left:70px;bottom:474px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t10_3925{left:70px;bottom:449px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#t11_3925{left:70px;bottom:432px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t12_3925{left:70px;bottom:406px;}
#t13_3925{left:96px;bottom:409px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t14_3925{left:70px;bottom:383px;}
#t15_3925{left:96px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t16_3925{left:70px;bottom:360px;}
#t17_3925{left:96px;bottom:364px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t18_3925{left:96px;bottom:347px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t19_3925{left:70px;bottom:320px;}
#t1a_3925{left:96px;bottom:324px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1b_3925{left:96px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_3925{left:70px;bottom:281px;}
#t1d_3925{left:96px;bottom:284px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1e_3925{left:96px;bottom:267px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t1f_3925{left:96px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_3925{left:70px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_3925{left:70px;bottom:158px;letter-spacing:0.17px;}
#t1i_3925{left:156px;bottom:158px;letter-spacing:0.23px;word-spacing:0.03px;}
#t1j_3925{left:70px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#t1k_3925{left:70px;bottom:116px;letter-spacing:-0.15px;word-spacing:-0.43px;}

.s1_3925{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3925{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3925{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3925{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3925{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3925{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3925" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3925Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3925" style="-webkit-user-select: none;"><object width="935" height="1210" data="3925/3925.svg" type="image/svg+xml" id="pdf3925" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3925" class="t s1_3925">Vol. 3B </span><span id="t2_3925" class="t s1_3925">23-33 </span>
<span id="t3_3925" class="t s2_3925">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3925" class="t s3_3925">23.31.3 </span><span id="t5_3925" class="t s3_3925">Fault Handling Effects on the Stack </span>
<span id="t6_3925" class="t s4_3925">During the handling of certain instructions, such as CALL and PUSHA, faults may occur in different sequences for </span>
<span id="t7_3925" class="t s4_3925">the different processors. For example, during far calls, the Intel486 processor pushes the old CS and EIP before a </span>
<span id="t8_3925" class="t s4_3925">possible branch fault is resolved. A branch fault is a fault from a branch instruction occurring from a segment limit </span>
<span id="t9_3925" class="t s4_3925">or access rights violation. If a branch fault is taken, the Intel486 and P6 family processors will have corrupted </span>
<span id="ta_3925" class="t s4_3925">memory below the stack pointer. However, the ESP register is backed up to make the instruction restartable. The </span>
<span id="tb_3925" class="t s4_3925">P6 family processors issue the branch before the pushes. Therefore, if a branch fault does occur, these processors </span>
<span id="tc_3925" class="t s4_3925">do not corrupt memory below the stack pointer. This implementation difference, however, does not constitute a </span>
<span id="td_3925" class="t s4_3925">compatibility problem, as only values at or above the stack pointer are considered to be valid. Other operations </span>
<span id="te_3925" class="t s4_3925">that encounter faults may also corrupt memory below the stack pointer and this behavior may vary on different </span>
<span id="tf_3925" class="t s4_3925">implementations. </span>
<span id="tg_3925" class="t s3_3925">23.31.4 </span><span id="th_3925" class="t s3_3925">Interlevel RET/IRET From a 16-Bit Interrupt or Call Gate </span>
<span id="ti_3925" class="t s4_3925">If a call or interrupt is made from a 32-bit stack environment through a 16-bit gate, only 16 bits of the old ESP can </span>
<span id="tj_3925" class="t s4_3925">be pushed onto the stack. On the subsequent RET/IRET, the 16-bit ESP is popped but the full 32-bit ESP is updated </span>
<span id="tk_3925" class="t s4_3925">since control is being resumed in a 32-bit stack environment. The Intel486 processor writes the SS selector into the </span>
<span id="tl_3925" class="t s4_3925">upper 16 bits of ESP. The P6 family and Pentium processors write zeros into the upper 16 bits. </span>
<span id="tm_3925" class="t s5_3925">23.32 </span><span id="tn_3925" class="t s5_3925">MIXING 16- AND 32-BIT SEGMENTS </span>
<span id="to_3925" class="t s4_3925">The features of the 16-bit Intel 286 processor are an object-code compatible subset of those of the 32-bit IA-32 </span>
<span id="tp_3925" class="t s4_3925">processors. The D (default operation size) flag in segment descriptors indicates whether the processor treats a </span>
<span id="tq_3925" class="t s4_3925">code or data segment as a 16-bit or 32-bit segment; the B (default stack size) flag in segment descriptors indicates </span>
<span id="tr_3925" class="t s4_3925">whether the processor treats a stack segment as a 16-bit or 32-bit segment. </span>
<span id="ts_3925" class="t s4_3925">The segment descriptors used by the Intel 286 processor are supported by the 32-bit IA-32 processors if the Intel- </span>
<span id="tt_3925" class="t s4_3925">reserved word (highest word) of the descriptor is clear. On the 32-bit IA-32 processors, this word includes the </span>
<span id="tu_3925" class="t s4_3925">upper bits of the base address and the segment limit. </span>
<span id="tv_3925" class="t s4_3925">The segment descriptors for data segments, code segments, local descriptor tables (there are no descriptors for </span>
<span id="tw_3925" class="t s4_3925">global descriptor tables), and task gates are the same for the 16- and 32-bit processors. Other 16-bit descriptors </span>
<span id="tx_3925" class="t s4_3925">(TSS segment, call gate, interrupt gate, and trap gate) are supported by the 32-bit processors. </span>
<span id="ty_3925" class="t s4_3925">The 32-bit processors also have descriptors for TSS segments, call gates, interrupt gates, and trap gates that </span>
<span id="tz_3925" class="t s4_3925">support the 32-bit architecture. Both kinds of descriptors can be used in the same system. </span>
<span id="t10_3925" class="t s4_3925">For those segment descriptors common to both 16- and 32-bit processors, clear bits in the reserved word cause the </span>
<span id="t11_3925" class="t s4_3925">32-bit processors to interpret these descriptors exactly as an Intel 286 processor does, that is: </span>
<span id="t12_3925" class="t s6_3925">• </span><span id="t13_3925" class="t s4_3925">Base Address — The upper 8 bits of the 32-bit base address are clear, which limits base addresses to 24 bits. </span>
<span id="t14_3925" class="t s6_3925">• </span><span id="t15_3925" class="t s4_3925">Limit — The upper 4 bits of the limit field are clear, restricting the value of the limit field to 64 KBytes. </span>
<span id="t16_3925" class="t s6_3925">• </span><span id="t17_3925" class="t s4_3925">Granularity bit — The G (granularity) flag is clear, indicating the value of the 16-bit limit is interpreted in units </span>
<span id="t18_3925" class="t s4_3925">of 1 byte. </span>
<span id="t19_3925" class="t s6_3925">• </span><span id="t1a_3925" class="t s4_3925">Big bit — In a data-segment descriptor, the B flag is clear in the segment descriptor used by the 32-bit </span>
<span id="t1b_3925" class="t s4_3925">processors, indicating the segment is no larger than 64 KBytes. </span>
<span id="t1c_3925" class="t s6_3925">• </span><span id="t1d_3925" class="t s4_3925">Default bit — In a code-segment descriptor, the D flag is clear, indicating 16-bit addressing and operands are </span>
<span id="t1e_3925" class="t s4_3925">the default. In a stack-segment descriptor, the D flag is clear, indicating use of the SP register (instead of the </span>
<span id="t1f_3925" class="t s4_3925">ESP register) and a 64-KByte maximum segment limit. </span>
<span id="t1g_3925" class="t s4_3925">For information on mixing 16- and 32-bit code in applications, see Chapter 22, “Mixing 16-Bit and 32-Bit Code.” </span>
<span id="t1h_3925" class="t s5_3925">23.33 </span><span id="t1i_3925" class="t s5_3925">SEGMENT AND ADDRESS WRAPAROUND </span>
<span id="t1j_3925" class="t s4_3925">This section discusses differences in segment and address wraparound between the P6 family, Pentium, Intel486, </span>
<span id="t1k_3925" class="t s4_3925">Intel386, Intel 286, and 8086 processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
