<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CPACR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CPACR_EL1, Architectural Feature Access Control Register</h1><p>The CPACR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Controls access to trace, and to Advanced SIMD and floating-point functionality.</p>
        <p>This 
        register
       is part of the Other system control registers functional group.</p><h2>Configuration</h2><p>AArch64 System register CPACR_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-cpacr.html">CPACR</a>.
          </p>
          <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} == {1, 1}, the fields in this register have no effect on execution at EL0 and EL1. In this case, the controls provided by <a href="AArch64-cptr_el2.html">CPTR_EL2</a> are used.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>CPACR_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CPACR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#TTA">TTA</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#FPEN">FPEN</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="0">
                Bits [31:29]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TTA">TTA, bit [28]
              </h4>
              <p>Traps EL0 and EL1 System register accesses to all implemented trace registers to EL1, or to EL2 when <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 1 and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1,  from both Execution states.</p>
            <table class="valuetable"><tr><th>TTA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control causes EL0 and EL1 System register accesses to all implemented trace registers to be trapped.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <ul>
                  <li>
                    The ETMv4 architecture does not permit EL0 to access the trace registers. If the ARMv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are <span class="arm-defined-word">UNDEFINED</span>, and any resulting exception is higher priority than an exception that would be generated because the value of <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.TTA is 1.
                  </li>
                  <li>
                    The ARMv8-A architecture does not provide traps on trace register accesses through the optional memory-mapped interface.
                  </li>
                </ul>
              </div>
            
              <p>System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.</p>
            
              <p>If System register access to the trace functionality is not implemented, this bit is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="0">
                Bits [27:22]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="FPEN">FPEN, bits [21:20]
                  </h4>
              <p>Traps EL0 and EL1 accesses to the Advanced SIMD and floating-point registers to EL1, or to EL2 when <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 1 and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, from both Execution states.</p>
            <table class="valuetable"><tr><th>FPEN</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>This control causes any instructions at EL0 or EL1 that use the registers associated with Advanced SIMD and floating-point execution to be trapped.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>This control causes any instructions at EL0 that use the registers associated with Advanced SIMD and floating-point execution to be trapped, but does not cause any instruction in EL1 to be trapped.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>This control causes any instructions at EL0 or EL1 that use the registers associated with Advanced SIMD and floating-point execution to be trapped.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr></table>
              <p>Writes to <a href="AArch32-mvfr0.html">MVFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a> and <a href="AArch32-mvfr2.html">MVFR2</a> from EL1 or higher are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> and whether these accesses can be trapped by this control depends on implemented <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <ul>
                  <li>
                    Attempts to write to the FPSID count as use of the registers for accesses from EL1 or higher.
                  </li>
                  <li>
                    Accesses from EL0 to <a href="AArch32-fpsid.html">FPSID</a>, <a href="AArch32-mvfr0.html">MVFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a>, <a href="AArch32-mvfr2.html">MVFR2</a>, and <a href="AArch32-fpexc.html">FPEXC</a> are <span class="arm-defined-word">UNDEFINED</span>, and any resulting exception is higher priority than an exception that would be generated because the value of <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.FPEN is not <span class="binarynumber">11</span>.
                  </li>
                </ul>
              </div>
            <h4 id="0">
                Bits [19:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the CPACR_EL1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>CPACR_EL1</td><td>11</td><td>000</td><td>0001</td><td>0000</td><td>010</td></tr><tr><td>CPACR_EL12</td><td>11</td><td>101</td><td>0001</td><td>0000</td><td>010</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;systemreg&gt;
      </th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>CPACR_EL1</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td>CPACR_EL1</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td>CPACR_EL1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr><tr><td>CPACR_EL1</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td><a href="AArch64-cptr_el2.html">
                              CPTR_EL2
                              </a></td><td>RW</td></tr><tr><td>CPACR_EL1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td><a href="AArch64-cptr_el2.html">
                              CPTR_EL2
                              </a></td><td>RW</td></tr><tr><td>CPACR_EL12</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td></tr><tr><td>CPACR_EL12</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td></tr><tr><td>CPACR_EL12</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td><td>
        -
      </td></tr><tr><td>CPACR_EL12</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>CPACR_EL12</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table>
            <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic CPACR_EL1 or CPACR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TCPAC==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TCPAC==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-cptr_el3.html">CPTR_EL3</a>.TCPAC==1, accesses to this register from EL1 and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
