
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max -15.94

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max -0.16

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.16

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock CLK
   0.31 source latency be_mmu.dcache/lce/lce_tr_resp_in_fifo.mem_1r1w.synth.mem[821]$_DFFE_PP_/CK ^
  -0.41 target latency be_mmu.dcache/data_mem_0__data_mem.macro_mem/mem/clk ^
   0.00 CRPR
--------------
  -0.11 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: be_calculator/issue_reg.data_o[118]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: be_calculator/calc_stage_reg.data_o[275]$_DFF_P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   66.16    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.05 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.39    0.03    0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.12 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   41.55    0.03    0.07    0.19 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.00    0.19 ^ clkbuf_3_0_0_clk_i_regs/A (CLKBUF_X3)
     4   31.89    0.03    0.06    0.25 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_i_regs (net)
                  0.03    0.00    0.25 ^ clkbuf_5_0_0_clk_i_regs/A (CLKBUF_X3)
    12   52.14    0.04    0.08    0.33 ^ clkbuf_5_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_5_0_0_clk_i_regs (net)
                  0.04    0.00    0.33 ^ clkbuf_leaf_26_clk_i_regs/A (CLKBUF_X3)
    30   38.11    0.03    0.07    0.40 ^ clkbuf_leaf_26_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_26_clk_i_regs (net)
                  0.03    0.00    0.40 ^ be_calculator/issue_reg.data_o[118]$_SDFFCE_PP0P_/CK (DFF_X1)
     2    3.29    0.01    0.10    0.50 ^ be_calculator/issue_reg.data_o[118]$_SDFFCE_PP0P_/Q (DFF_X1)
                                         be_calculator/dispatch_pkt_instr_metadata__branch_metadata_fwd__8_ (net)
                  0.01    0.00    0.50 ^ be_calculator/calc_stage_reg.data_o[275]$_DFF_P_/D (DFF_X1)
                                  0.50   data arrival time

                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   66.16    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.05 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.39    0.03    0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.12 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   41.55    0.03    0.07    0.19 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.00    0.19 ^ clkbuf_3_0_0_clk_i_regs/A (CLKBUF_X3)
     4   31.89    0.03    0.06    0.25 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_0_0_clk_i_regs (net)
                  0.03    0.00    0.25 ^ clkbuf_5_2_0_clk_i_regs/A (CLKBUF_X3)
    17   71.90    0.06    0.09    0.35 ^ clkbuf_5_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_5_2_0_clk_i_regs (net)
                  0.06    0.00    0.35 ^ clkbuf_leaf_25_clk_i_regs/A (CLKBUF_X3)
    30   38.56    0.03    0.07    0.42 ^ clkbuf_leaf_25_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_25_clk_i_regs (net)
                  0.03    0.00    0.42 ^ be_calculator/calc_stage_reg.data_o[275]$_DFF_P_/CK (DFF_X1)
                          0.00    0.42   clock reconvergence pessimism
                          0.02    0.44   library hold time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_queue_ready_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   66.16    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.05 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.39    0.03    0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.12 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   41.55    0.03    0.07    0.19 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.00    0.19 ^ clkbuf_3_2_0_clk_i_regs/A (CLKBUF_X3)
     4   31.63    0.03    0.06    0.25 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk_i_regs (net)
                  0.03    0.00    0.25 ^ clkbuf_5_9_0_clk_i_regs/A (CLKBUF_X3)
    14   53.72    0.04    0.08    0.33 ^ clkbuf_5_9_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_5_9_0_clk_i_regs (net)
                  0.04    0.00    0.33 ^ clkbuf_leaf_83_clk_i_regs/A (CLKBUF_X3)
    30   40.65    0.03    0.07    0.41 ^ clkbuf_leaf_83_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_83_clk_i_regs (net)
                  0.03    0.00    0.41 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/CK (DFF_X2)
     3   18.14    0.02    0.14    0.55 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/Q (DFF_X2)
                                         be_calculator/calc_stage_r_0__decode__src2_sel_ (net)
                  0.02    0.00    0.55 ^ place23197/A (BUF_X16)
     8   67.42    0.01    0.03    0.57 ^ place23197/Z (BUF_X16)
                                         net23197 (net)
                  0.01    0.00    0.58 ^ place23198/A (BUF_X32)
     6   21.06    0.01    0.02    0.60 ^ place23198/Z (BUF_X32)
                                         net23198 (net)
                  0.01    0.00    0.60 ^ be_calculator/_8680_/S (MUX2_X2)
     6   27.89    0.02    0.09    0.69 v be_calculator/_8680_/Z (MUX2_X2)
                                         be_calculator/pipe_int.src2[0] (net)
                  0.02    0.00    0.69 v be_calculator/pipe_int.alu/_7845_/A (HA_X1)
     2    5.49    0.01    0.04    0.73 v be_calculator/pipe_int.alu/_7845_/CO (HA_X1)
                                         be_calculator/pipe_int.alu/_3576_[0] (net)
                  0.01    0.00    0.74 v be_calculator/pipe_int.alu/_4107_/A (INV_X2)
     2    4.92    0.01    0.01    0.75 ^ be_calculator/pipe_int.alu/_4107_/ZN (INV_X2)
                                         be_calculator/pipe_int.alu/_3566_[0] (net)
                  0.01    0.00    0.75 ^ be_calculator/pipe_int.alu/_7842_/A (FA_X1)
     3   12.87    0.03    0.07    0.82 ^ be_calculator/pipe_int.alu/_7842_/CO (FA_X1)
                                         be_calculator/pipe_int.alu/_3567_[0] (net)
                  0.03    0.00    0.83 ^ be_calculator/pipe_int.alu/_4667_/B2 (AOI21_X4)
     2    8.52    0.01    0.02    0.85 v be_calculator/pipe_int.alu/_4667_/ZN (AOI21_X4)
                                         be_calculator/pipe_int.alu/_0171_ (net)
                  0.01    0.00    0.85 v be_calculator/pipe_int.alu/_4668_/C1 (OAI211_X4)
     3   11.63    0.03    0.04    0.88 ^ be_calculator/pipe_int.alu/_4668_/ZN (OAI211_X4)
                                         be_calculator/pipe_int.alu/_0172_ (net)
                  0.03    0.00    0.88 ^ be_calculator/pipe_int.alu/_4669_/B1 (AOI21_X4)
     2    5.93    0.01    0.02    0.90 v be_calculator/pipe_int.alu/_4669_/ZN (AOI21_X4)
                                         be_calculator/pipe_int.alu/_0173_ (net)
                  0.01    0.00    0.90 v be_calculator/pipe_int.alu/_4670_/A1 (OR2_X4)
     2    9.14    0.01    0.04    0.95 v be_calculator/pipe_int.alu/_4670_/ZN (OR2_X4)
                                         be_calculator/pipe_int.alu/_0174_ (net)
                  0.01    0.00    0.95 v be_calculator/pipe_int.alu/_4671_/C1 (OAI222_X2)
     2   10.69    0.06    0.07    1.02 ^ be_calculator/pipe_int.alu/_4671_/ZN (OAI222_X2)
                                         be_calculator/pipe_int.alu/_0175_ (net)
                  0.06    0.00    1.02 ^ be_calculator/pipe_int.alu/_4672_/A1 (NOR2_X2)
     2    4.96    0.02    0.01    1.03 v be_calculator/pipe_int.alu/_4672_/ZN (NOR2_X2)
                                         be_calculator/pipe_int.alu/_0176_ (net)
                  0.02    0.00    1.03 v be_calculator/pipe_int.alu/_4705_/B1 (OAI221_X2)
     3   11.31    0.05    0.07    1.10 ^ be_calculator/pipe_int.alu/_4705_/ZN (OAI221_X2)
                                         be_calculator/pipe_int.alu/_0209_ (net)
                  0.05    0.00    1.10 ^ be_calculator/pipe_int.alu/_4706_/S (MUX2_X1)
     1    6.74    0.02    0.07    1.18 v be_calculator/pipe_int.alu/_4706_/Z (MUX2_X1)
                                         be_calculator/pipe_int.alu/_0210_ (net)
                  0.02    0.00    1.18 v be_calculator/pipe_int.alu/_4727_/B2 (OAI21_X4)
     1    6.62    0.02    0.03    1.21 ^ be_calculator/pipe_int.alu/_4727_/ZN (OAI21_X4)
                                         be_calculator/pipe_int.alu/_0231_ (net)
                  0.02    0.00    1.21 ^ be_calculator/pipe_int.alu/_4744_/B2 (OAI21_X4)
     1    9.97    0.01    0.02    1.23 v be_calculator/pipe_int.alu/_4744_/ZN (OAI21_X4)
                                         be_calculator/pipe_int.alu_result[0] (net)
                  0.01    0.00    1.23 v be_calculator/_5723_/A (MUX2_X1)
     1    4.04    0.01    0.06    1.30 v be_calculator/_5723_/Z (MUX2_X1)
                                         be_calculator/_0458_ (net)
                  0.01    0.00    1.30 v be_calculator/_5724_/B (MUX2_X2)
     2   11.14    0.01    0.07    1.37 v be_calculator/_5724_/Z (MUX2_X2)
                                         be_calculator/comp_stage_mux.data_o[192] (net)
                  0.01    0.00    1.37 v be_calculator/_6848_/B1 (AOI21_X4)
     1    6.98    0.02    0.03    1.40 ^ be_calculator/_6848_/ZN (AOI21_X4)
                                         be_calculator/_1080_ (net)
                  0.02    0.00    1.40 ^ be_calculator/_6849_/A (INV_X4)
     5   16.65    0.01    0.01    1.41 v be_calculator/_6849_/ZN (INV_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.01    0.00    1.41 v _2418_/A1 (AND2_X4)
     5   51.07    0.02    0.04    1.45 v _2418_/ZN (AND2_X4)
                                         _0231_ (net)
                  0.02    0.00    1.45 v place20714/A (BUF_X32)
     6   28.00    0.00    0.03    1.48 v place20714/Z (BUF_X32)
                                         net20714 (net)
                  0.01    0.01    1.49 v _2779_/B2 (AOI221_X2)
     1    3.27    0.04    0.08    1.56 ^ _2779_/ZN (AOI221_X2)
                                         _0592_ (net)
                  0.04    0.00    1.56 ^ _2781_/A1 (OAI22_X2)
     1    5.67    0.02    0.03    1.59 v _2781_/ZN (OAI22_X2)
                                         _0594_ (net)
                  0.02    0.00    1.59 v _2783_/A1 (NOR3_X4)
     3    6.71    0.03    0.04    1.63 ^ _2783_/ZN (NOR3_X4)
                                         _0596_ (net)
                  0.03    0.00    1.63 ^ _2784_/A (XOR2_X1)
     1    3.62    0.03    0.06    1.69 ^ _2784_/Z (XOR2_X1)
                                         _0597_ (net)
                  0.03    0.00    1.69 ^ _2817_/A3 (NAND4_X2)
     1    4.90    0.02    0.04    1.73 v _2817_/ZN (NAND4_X2)
                                         _0630_ (net)
                  0.02    0.00    1.73 v _2864_/A4 (OR4_X4)
     1    6.36    0.02    0.11    1.84 v _2864_/ZN (OR4_X4)
                                         _0677_ (net)
                  0.02    0.00    1.84 v _2960_/A4 (NOR4_X4)
     5    9.91    0.05    0.09    1.93 ^ _2960_/ZN (NOR4_X4)
                                         _0773_ (net)
                  0.05    0.00    1.93 ^ _3545_/A2 (AND2_X4)
     6   32.35    0.02    0.05    1.99 ^ _3545_/ZN (AND2_X4)
                                         _1358_ (net)
                  0.02    0.00    1.99 ^ _4057_/B1 (OAI21_X1)
     2    3.34    0.02    0.02    2.01 v _4057_/ZN (OAI21_X1)
                                         be_checker.chk_poison_isd_o (net)
                  0.02    0.00    2.01 v be_calculator/_7738_/A1 (OR2_X2)
     1    6.54    0.01    0.05    2.06 v be_calculator/_7738_/ZN (OR2_X2)
                                         be_calculator/_1752_ (net)
                  0.01    0.00    2.06 v be_calculator/_7739_/A (AOI21_X4)
     1    6.44    0.02    0.04    2.10 ^ be_calculator/_7739_/ZN (AOI21_X4)
                                         be_checker.issue_pkt_ready_i (net)
                  0.02    0.00    2.10 ^ _2264_/A2 (NAND2_X4)
     3   14.50    0.01    0.02    2.12 v _2264_/ZN (NAND2_X4)
                                         _2140_ (net)
                  0.01    0.00    2.12 v _2265_/A (INV_X8)
     4    7.73    0.01    0.01    2.13 ^ _2265_/ZN (INV_X8)
                                         net1837 (net)
                  0.01    0.00    2.13 ^ output1837/A (BUF_X4)
     1   14.74    0.01    0.02    2.16 ^ output1837/Z (BUF_X4)
                                         fe_queue_ready_o (net)
                  0.01    0.00    2.16 ^ fe_queue_ready_o (out)
                                  2.16   data arrival time

                          2.60    2.60   clock CLK (rise edge)
                          0.00    2.60   clock network delay (propagated)
                          0.00    2.60   clock reconvergence pessimism
                         -0.60    2.00   output external delay
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_queue_ready_o (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock source latency
     2   66.16    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.03    0.02    0.02 ^ clkbuf_regs_0_CLK/A (CLKBUF_X3)
     1    1.58    0.01    0.03    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    0.05 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
     2   42.39    0.03    0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.03    0.00    0.12 ^ clkbuf_1_0_0_clk_i_regs/A (CLKBUF_X3)
     4   41.55    0.03    0.07    0.19 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk_i_regs (net)
                  0.03    0.00    0.19 ^ clkbuf_3_2_0_clk_i_regs/A (CLKBUF_X3)
     4   31.63    0.03    0.06    0.25 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk_i_regs (net)
                  0.03    0.00    0.25 ^ clkbuf_5_9_0_clk_i_regs/A (CLKBUF_X3)
    14   53.72    0.04    0.08    0.33 ^ clkbuf_5_9_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_5_9_0_clk_i_regs (net)
                  0.04    0.00    0.33 ^ clkbuf_leaf_83_clk_i_regs/A (CLKBUF_X3)
    30   40.65    0.03    0.07    0.41 ^ clkbuf_leaf_83_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_83_clk_i_regs (net)
                  0.03    0.00    0.41 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/CK (DFF_X2)
     3   18.14    0.02    0.14    0.55 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/Q (DFF_X2)
                                         be_calculator/calc_stage_r_0__decode__src2_sel_ (net)
                  0.02    0.00    0.55 ^ place23197/A (BUF_X16)
     8   67.42    0.01    0.03    0.57 ^ place23197/Z (BUF_X16)
                                         net23197 (net)
                  0.01    0.00    0.58 ^ place23198/A (BUF_X32)
     6   21.06    0.01    0.02    0.60 ^ place23198/Z (BUF_X32)
                                         net23198 (net)
                  0.01    0.00    0.60 ^ be_calculator/_8680_/S (MUX2_X2)
     6   27.89    0.02    0.09    0.69 v be_calculator/_8680_/Z (MUX2_X2)
                                         be_calculator/pipe_int.src2[0] (net)
                  0.02    0.00    0.69 v be_calculator/pipe_int.alu/_7845_/A (HA_X1)
     2    5.49    0.01    0.04    0.73 v be_calculator/pipe_int.alu/_7845_/CO (HA_X1)
                                         be_calculator/pipe_int.alu/_3576_[0] (net)
                  0.01    0.00    0.74 v be_calculator/pipe_int.alu/_4107_/A (INV_X2)
     2    4.92    0.01    0.01    0.75 ^ be_calculator/pipe_int.alu/_4107_/ZN (INV_X2)
                                         be_calculator/pipe_int.alu/_3566_[0] (net)
                  0.01    0.00    0.75 ^ be_calculator/pipe_int.alu/_7842_/A (FA_X1)
     3   12.87    0.03    0.07    0.82 ^ be_calculator/pipe_int.alu/_7842_/CO (FA_X1)
                                         be_calculator/pipe_int.alu/_3567_[0] (net)
                  0.03    0.00    0.83 ^ be_calculator/pipe_int.alu/_4667_/B2 (AOI21_X4)
     2    8.52    0.01    0.02    0.85 v be_calculator/pipe_int.alu/_4667_/ZN (AOI21_X4)
                                         be_calculator/pipe_int.alu/_0171_ (net)
                  0.01    0.00    0.85 v be_calculator/pipe_int.alu/_4668_/C1 (OAI211_X4)
     3   11.63    0.03    0.04    0.88 ^ be_calculator/pipe_int.alu/_4668_/ZN (OAI211_X4)
                                         be_calculator/pipe_int.alu/_0172_ (net)
                  0.03    0.00    0.88 ^ be_calculator/pipe_int.alu/_4669_/B1 (AOI21_X4)
     2    5.93    0.01    0.02    0.90 v be_calculator/pipe_int.alu/_4669_/ZN (AOI21_X4)
                                         be_calculator/pipe_int.alu/_0173_ (net)
                  0.01    0.00    0.90 v be_calculator/pipe_int.alu/_4670_/A1 (OR2_X4)
     2    9.14    0.01    0.04    0.95 v be_calculator/pipe_int.alu/_4670_/ZN (OR2_X4)
                                         be_calculator/pipe_int.alu/_0174_ (net)
                  0.01    0.00    0.95 v be_calculator/pipe_int.alu/_4671_/C1 (OAI222_X2)
     2   10.69    0.06    0.07    1.02 ^ be_calculator/pipe_int.alu/_4671_/ZN (OAI222_X2)
                                         be_calculator/pipe_int.alu/_0175_ (net)
                  0.06    0.00    1.02 ^ be_calculator/pipe_int.alu/_4672_/A1 (NOR2_X2)
     2    4.96    0.02    0.01    1.03 v be_calculator/pipe_int.alu/_4672_/ZN (NOR2_X2)
                                         be_calculator/pipe_int.alu/_0176_ (net)
                  0.02    0.00    1.03 v be_calculator/pipe_int.alu/_4705_/B1 (OAI221_X2)
     3   11.31    0.05    0.07    1.10 ^ be_calculator/pipe_int.alu/_4705_/ZN (OAI221_X2)
                                         be_calculator/pipe_int.alu/_0209_ (net)
                  0.05    0.00    1.10 ^ be_calculator/pipe_int.alu/_4706_/S (MUX2_X1)
     1    6.74    0.02    0.07    1.18 v be_calculator/pipe_int.alu/_4706_/Z (MUX2_X1)
                                         be_calculator/pipe_int.alu/_0210_ (net)
                  0.02    0.00    1.18 v be_calculator/pipe_int.alu/_4727_/B2 (OAI21_X4)
     1    6.62    0.02    0.03    1.21 ^ be_calculator/pipe_int.alu/_4727_/ZN (OAI21_X4)
                                         be_calculator/pipe_int.alu/_0231_ (net)
                  0.02    0.00    1.21 ^ be_calculator/pipe_int.alu/_4744_/B2 (OAI21_X4)
     1    9.97    0.01    0.02    1.23 v be_calculator/pipe_int.alu/_4744_/ZN (OAI21_X4)
                                         be_calculator/pipe_int.alu_result[0] (net)
                  0.01    0.00    1.23 v be_calculator/_5723_/A (MUX2_X1)
     1    4.04    0.01    0.06    1.30 v be_calculator/_5723_/Z (MUX2_X1)
                                         be_calculator/_0458_ (net)
                  0.01    0.00    1.30 v be_calculator/_5724_/B (MUX2_X2)
     2   11.14    0.01    0.07    1.37 v be_calculator/_5724_/Z (MUX2_X2)
                                         be_calculator/comp_stage_mux.data_o[192] (net)
                  0.01    0.00    1.37 v be_calculator/_6848_/B1 (AOI21_X4)
     1    6.98    0.02    0.03    1.40 ^ be_calculator/_6848_/ZN (AOI21_X4)
                                         be_calculator/_1080_ (net)
                  0.02    0.00    1.40 ^ be_calculator/_6849_/A (INV_X4)
     5   16.65    0.01    0.01    1.41 v be_calculator/_6849_/ZN (INV_X4)
                                         be_checker.calc_status_i[120] (net)
                  0.01    0.00    1.41 v _2418_/A1 (AND2_X4)
     5   51.07    0.02    0.04    1.45 v _2418_/ZN (AND2_X4)
                                         _0231_ (net)
                  0.02    0.00    1.45 v place20714/A (BUF_X32)
     6   28.00    0.00    0.03    1.48 v place20714/Z (BUF_X32)
                                         net20714 (net)
                  0.01    0.01    1.49 v _2779_/B2 (AOI221_X2)
     1    3.27    0.04    0.08    1.56 ^ _2779_/ZN (AOI221_X2)
                                         _0592_ (net)
                  0.04    0.00    1.56 ^ _2781_/A1 (OAI22_X2)
     1    5.67    0.02    0.03    1.59 v _2781_/ZN (OAI22_X2)
                                         _0594_ (net)
                  0.02    0.00    1.59 v _2783_/A1 (NOR3_X4)
     3    6.71    0.03    0.04    1.63 ^ _2783_/ZN (NOR3_X4)
                                         _0596_ (net)
                  0.03    0.00    1.63 ^ _2784_/A (XOR2_X1)
     1    3.62    0.03    0.06    1.69 ^ _2784_/Z (XOR2_X1)
                                         _0597_ (net)
                  0.03    0.00    1.69 ^ _2817_/A3 (NAND4_X2)
     1    4.90    0.02    0.04    1.73 v _2817_/ZN (NAND4_X2)
                                         _0630_ (net)
                  0.02    0.00    1.73 v _2864_/A4 (OR4_X4)
     1    6.36    0.02    0.11    1.84 v _2864_/ZN (OR4_X4)
                                         _0677_ (net)
                  0.02    0.00    1.84 v _2960_/A4 (NOR4_X4)
     5    9.91    0.05    0.09    1.93 ^ _2960_/ZN (NOR4_X4)
                                         _0773_ (net)
                  0.05    0.00    1.93 ^ _3545_/A2 (AND2_X4)
     6   32.35    0.02    0.05    1.99 ^ _3545_/ZN (AND2_X4)
                                         _1358_ (net)
                  0.02    0.00    1.99 ^ _4057_/B1 (OAI21_X1)
     2    3.34    0.02    0.02    2.01 v _4057_/ZN (OAI21_X1)
                                         be_checker.chk_poison_isd_o (net)
                  0.02    0.00    2.01 v be_calculator/_7738_/A1 (OR2_X2)
     1    6.54    0.01    0.05    2.06 v be_calculator/_7738_/ZN (OR2_X2)
                                         be_calculator/_1752_ (net)
                  0.01    0.00    2.06 v be_calculator/_7739_/A (AOI21_X4)
     1    6.44    0.02    0.04    2.10 ^ be_calculator/_7739_/ZN (AOI21_X4)
                                         be_checker.issue_pkt_ready_i (net)
                  0.02    0.00    2.10 ^ _2264_/A2 (NAND2_X4)
     3   14.50    0.01    0.02    2.12 v _2264_/ZN (NAND2_X4)
                                         _2140_ (net)
                  0.01    0.00    2.12 v _2265_/A (INV_X8)
     4    7.73    0.01    0.01    2.13 ^ _2265_/ZN (INV_X8)
                                         net1837 (net)
                  0.01    0.00    2.13 ^ output1837/A (BUF_X4)
     1   14.74    0.01    0.02    2.16 ^ output1837/Z (BUF_X4)
                                         fe_queue_ready_o (net)
                  0.01    0.00    2.16 ^ fe_queue_ready_o (out)
                                  2.16   data arrival time

                          2.60    2.60   clock CLK (rise edge)
                          0.00    2.60   clock network delay (propagated)
                          0.00    2.60   clock reconvergence pessimism
                         -0.60    2.00   output external delay
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
clkbuf_1_1__f_clk_i/Z                 181.88  230.10  -48.22 (VIOLATED)
clkbuf_1_0__f_clk_i/Z                 181.88  226.85  -44.97 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.04882416874170303

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2459

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-48.21563720703125

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
181.88499450683594

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2651

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 109

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: be_calculator/issue_reg.data_o[59]$_SDFFCE_PP0P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.19 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.25 ^ clkbuf_3_2_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.33 ^ clkbuf_5_9_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.41 ^ clkbuf_leaf_83_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.41 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/CK (DFF_X2)
   0.14    0.55 ^ be_calculator/calc_stage_reg.data_o[2]$_SDFF_PP0_/Q (DFF_X2)
   0.03    0.57 ^ place23197/Z (BUF_X16)
   0.02    0.60 ^ place23198/Z (BUF_X32)
   0.10    0.69 v be_calculator/_8680_/Z (MUX2_X2)
   0.04    0.73 v be_calculator/pipe_int.alu/_7845_/CO (HA_X1)
   0.02    0.75 ^ be_calculator/pipe_int.alu/_4107_/ZN (INV_X2)
   0.07    0.82 ^ be_calculator/pipe_int.alu/_7842_/CO (FA_X1)
   0.02    0.85 v be_calculator/pipe_int.alu/_4667_/ZN (AOI21_X4)
   0.04    0.88 ^ be_calculator/pipe_int.alu/_4668_/ZN (OAI211_X4)
   0.02    0.90 v be_calculator/pipe_int.alu/_4669_/ZN (AOI21_X4)
   0.04    0.95 v be_calculator/pipe_int.alu/_4670_/ZN (OR2_X4)
   0.07    1.02 ^ be_calculator/pipe_int.alu/_4671_/ZN (OAI222_X2)
   0.01    1.03 v be_calculator/pipe_int.alu/_4672_/ZN (NOR2_X2)
   0.07    1.10 ^ be_calculator/pipe_int.alu/_4705_/ZN (OAI221_X2)
   0.08    1.18 v be_calculator/pipe_int.alu/_4706_/Z (MUX2_X1)
   0.03    1.21 ^ be_calculator/pipe_int.alu/_4727_/ZN (OAI21_X4)
   0.02    1.23 v be_calculator/pipe_int.alu/_4744_/ZN (OAI21_X4)
   0.07    1.30 v be_calculator/_5723_/Z (MUX2_X1)
   0.07    1.37 v be_calculator/_5724_/Z (MUX2_X2)
   0.03    1.40 ^ be_calculator/_6848_/ZN (AOI21_X4)
   0.01    1.41 v be_calculator/_6849_/ZN (INV_X4)
   0.04    1.45 v _2418_/ZN (AND2_X4)
   0.03    1.48 v place20714/Z (BUF_X32)
   0.08    1.56 ^ _2779_/ZN (AOI221_X2)
   0.03    1.59 v _2781_/ZN (OAI22_X2)
   0.04    1.63 ^ _2783_/ZN (NOR3_X4)
   0.06    1.69 ^ _2784_/Z (XOR2_X1)
   0.04    1.73 v _2817_/ZN (NAND4_X2)
   0.11    1.84 v _2864_/ZN (OR4_X4)
   0.09    1.93 ^ _2960_/ZN (NOR4_X4)
   0.05    1.99 ^ _3545_/ZN (AND2_X4)
   0.02    2.01 v _4057_/ZN (OAI21_X1)
   0.05    2.06 v be_calculator/_7738_/ZN (OR2_X2)
   0.04    2.10 ^ be_calculator/_7739_/ZN (AOI21_X4)
   0.02    2.12 v _2264_/ZN (NAND2_X4)
   0.01    2.13 ^ _2265_/ZN (INV_X8)
   0.08    2.21 ^ rebuffer27/Z (BUF_X1)
   0.03    2.24 v be_calculator/_6248_/ZN (NOR2_X1)
   0.15    2.39 ^ be_calculator/_6249_/ZN (NOR3_X4)
   0.07    2.46 ^ place20446/Z (BUF_X4)
   0.06    2.51 ^ place20448/Z (BUF_X4)
   0.06    2.57 ^ place20449/Z (BUF_X4)
   0.03    2.60 v be_calculator/_6638_/ZN (AOI22_X1)
   0.02    2.62 ^ be_calculator/_6639_/ZN (INV_X1)
   0.00    2.62 ^ be_calculator/issue_reg.data_o[59]$_SDFFCE_PP0P_/D (DFF_X1)
           2.62   data arrival time

   2.60    2.60   clock CLK (rise edge)
   0.00    2.60   clock source latency
   0.00    2.60 ^ clk_i (in)
   0.05    2.65 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    2.71 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    2.79 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    2.85 ^ clkbuf_3_1_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    2.93 ^ clkbuf_5_6_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    3.00 ^ clkbuf_leaf_51_clk_i_regs/Z (CLKBUF_X3)
   0.00    3.00 ^ be_calculator/issue_reg.data_o[59]$_SDFFCE_PP0P_/CK (DFF_X1)
   0.00    3.00   clock reconvergence pessimism
  -0.03    2.97   library setup time
           2.97   data required time
---------------------------------------------------------
           2.97   data required time
          -2.62   data arrival time
---------------------------------------------------------
           0.36   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: be_calculator/issue_reg.data_o[118]$_SDFFCE_PP0P_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: be_calculator/calc_stage_reg.data_o[275]$_DFF_P_
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.19 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.25 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.33 ^ clkbuf_5_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.40 ^ clkbuf_leaf_26_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.40 ^ be_calculator/issue_reg.data_o[118]$_SDFFCE_PP0P_/CK (DFF_X1)
   0.10    0.50 ^ be_calculator/issue_reg.data_o[118]$_SDFFCE_PP0P_/Q (DFF_X1)
   0.00    0.50 ^ be_calculator/calc_stage_reg.data_o[275]$_DFF_P_/D (DFF_X1)
           0.50   data arrival time

   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.05    0.05 ^ clkbuf_regs_0_CLK/Z (CLKBUF_X3)
   0.06    0.11 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.07    0.19 ^ clkbuf_1_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    0.25 ^ clkbuf_3_0_0_clk_i_regs/Z (CLKBUF_X3)
   0.09    0.35 ^ clkbuf_5_2_0_clk_i_regs/Z (CLKBUF_X3)
   0.08    0.42 ^ clkbuf_leaf_25_clk_i_regs/Z (CLKBUF_X3)
   0.00    0.42 ^ be_calculator/calc_stage_reg.data_o[275]$_DFF_P_/CK (DFF_X1)
   0.00    0.42   clock reconvergence pessimism
   0.02    0.44   library hold time
           0.44   data required time
---------------------------------------------------------
           0.44   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.06   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4024

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4248

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1628

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.1628

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-7.527279

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.70e-02   1.73e-03   6.61e-04   2.94e-02  23.0%
Combinational          1.48e-02   2.04e-02   1.88e-03   3.70e-02  29.0%
Clock                  2.48e-03   7.15e-03   2.59e-05   9.65e-03   7.6%
Macro                  4.47e-02   0.00e+00   6.81e-03   5.15e-02  40.4%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.89e-02   2.92e-02   9.37e-03   1.28e-01 100.0%
                          69.7%      22.9%       7.3%
