// Seed: 2525543558
module module_0 (
    input  wor   id_0,
    output uwire id_1,
    input  tri0  id_2
);
  wire id_4 = id_4;
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    output wire  id_2,
    input  wire  id_3,
    input  uwire id_4,
    output wor   id_5,
    output tri0  id_6,
    input  uwire id_7,
    output tri0  id_8,
    input  wire  id_9
);
  id_11(
      .id_0(id_1), .id_1(1)
  );
  wire id_12;
  module_0(
      id_4, id_1, id_9
  );
  wire id_13;
  wire id_14;
  xnor (id_8, id_9, id_4, id_3, id_11, id_0, id_12, id_7);
endmodule
