{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731690869546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731690869546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 00:14:29 2024 " "Processing started: Sat Nov 16 00:14:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731690869546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731690869546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731690869546 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731690869796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "brc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i\$.sv 1 1 " "Found 1 design units, including 1 entities, in source file i\$.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I\$ " "Found entity 1: I\$" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insn_vld.sv 1 1 " "Found 1 design units, including 1 entities, in source file insn_vld.sv" { { "Info" "ISGN_ENTITY_NAME" "1 insn_vld " "Found entity 1: insn_vld" {  } { { "insn_vld.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/insn_vld.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i_BMASK i_bmask lsu.sv(52) " "Verilog HDL Declaration information at lsu.sv(52): object \"i_BMASK\" differs only in case from object \"i_bmask\" in the same scope" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731690869827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 2 2 " "Found 2 design units, including 2 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869827 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram_IS61WV25616_controller_32b_3lr " "Found entity 2: sram_IS61WV25616_controller_32b_3lr" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "mux_3to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_debug " "Found entity 1: pc_debug" {  } { { "pc_debug.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_debug.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc Pc single_cycle.sv(30) " "Verilog HDL Declaration information at single_cycle.sv(30): object \"pc\" differs only in case from object \"Pc\" in the same scope" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1731690869834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle " "Found entity 1: single_cycle" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731690869835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731690869835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle " "Elaborating entity \"single_cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731690869853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux211 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux211\"" {  } { { "single_cycle.sv" "mux211" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690869869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:Pc " "Elaborating entity \"pc\" for hierarchy \"pc:Pc\"" {  } { { "single_cycle.sv" "Pc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690869874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder pc_adder:adder " "Elaborating entity \"pc_adder\" for hierarchy \"pc_adder:adder\"" {  } { { "single_cycle.sv" "adder" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690869880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I\$ I\$:i\$ " "Elaborating entity \"I\$\" for hierarchy \"I\$:i\$\"" {  } { { "single_cycle.sv" "i\$" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690869884 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "137 0 2048 I\$.sv(8) " "Verilog HDL warning at I\$.sv(8): number of words (137) in memory file does not match the number of elements in the address range \[0:2048\]" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1731690869892 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.data_a 0 I\$.sv(5) " "Net \"instructions_value.data_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731690870017 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.waddr_a 0 I\$.sv(5) " "Net \"instructions_value.waddr_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731690870017 "|single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.we_a 0 I\$.sv(5) " "Net \"instructions_value.we_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731690870017 "|single_cycle|I$:i$"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"regfile:regf\"" {  } { { "single_cycle.sv" "regf" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:immgen " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:immgen\"" {  } { { "single_cycle.sv" "immgen" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc brc:Brc " "Elaborating entity \"brc\" for hierarchy \"brc:Brc\"" {  } { { "single_cycle.sv" "Brc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "single_cycle.sv" "Alu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:Lsu " "Elaborating entity \"lsu\" for hierarchy \"lsu:Lsu\"" {  } { { "single_cycle.sv" "Lsu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870098 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lsu.sv(160) " "Verilog HDL Case Statement warning at lsu.sv(160): incomplete case statement has no default case item" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1731690870101 "|single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lsu.sv(160) " "Verilog HDL Case Statement information at lsu.sv(160): all case item expressions in this case statement are onehot" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 160 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1731690870101 "|single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buttons\[1\] 0 lsu.sv(70) " "Net \"buttons\[1\]\" at lsu.sv(70) has no driver or initial value, using a default initial value '0'" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1731690870109 "|single_cycle|lsu:Lsu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_IS61WV25616_controller_32b_3lr lsu:Lsu\|sram_IS61WV25616_controller_32b_3lr:sram_ctrl " "Elaborating entity \"sram_IS61WV25616_controller_32b_3lr\" for hierarchy \"lsu:Lsu\|sram_IS61WV25616_controller_32b_3lr:sram_ctrl\"" {  } { { "lsu.sv" "sram_ctrl" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870142 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lsu.sv(425) " "Verilog HDL Case Statement information at lsu.sv(425): all case item expressions in this case statement are onehot" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 425 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1731690870144 "|single_cycle|lsu:Lsu|sram_IS61WV25616_controller_32b_3lr:sram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1 mux_3to1:mux31 " "Elaborating entity \"mux_3to1\" for hierarchy \"mux_3to1:mux31\"" {  } { { "single_cycle.sv" "mux31" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_debug pc_debug:pc_de " "Elaborating entity \"pc_debug\" for hierarchy \"pc_debug:pc_de\"" {  } { { "single_cycle.sv" "pc_de" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insn_vld insn_vld:ins_vld " "Elaborating entity \"insn_vld\" for hierarchy \"insn_vld:ins_vld\"" {  } { { "single_cycle.sv" "ins_vld" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:ctrl " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:ctrl\"" {  } { { "single_cycle.sv" "ctrl" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731690870167 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit.sv(37) " "Verilog HDL Case Statement warning at ctrl_unit.sv(37): incomplete case statement has no default case item" {  } { { "ctrl_unit.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1731690870168 "|single_cycle|ctrl_unit:ctrl"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[8\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[8\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[9\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[9\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[10\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[10\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[11\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[11\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[12\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[12\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[13\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[13\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[14\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[14\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[15\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[15\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[16\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[16\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[17\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[17\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[18\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[18\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[19\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[19\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[20\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[20\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[21\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[21\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[22\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[22\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[23\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[23\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[24\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[24\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[25\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[25\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[26\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[26\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[27\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[27\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[28\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[28\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[29\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[29\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[30\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[30\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|o_ld_data\[31\] " "Converted tri-state buffer \"lsu:Lsu\|o_ld_data\[31\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|ld_data\[8\] " "Converted tri-state buffer \"lsu:Lsu\|ld_data\[8\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|ld_data\[9\] " "Converted tri-state buffer \"lsu:Lsu\|ld_data\[9\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|ld_data\[10\] " "Converted tri-state buffer \"lsu:Lsu\|ld_data\[10\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|ld_data\[11\] " "Converted tri-state buffer \"lsu:Lsu\|ld_data\[11\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|ld_data\[12\] " "Converted tri-state buffer \"lsu:Lsu\|ld_data\[12\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|ld_data\[13\] " "Converted tri-state buffer \"lsu:Lsu\|ld_data\[13\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|ld_data\[14\] " "Converted tri-state buffer \"lsu:Lsu\|ld_data\[14\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lsu:Lsu\|ld_data\[15\] " "Converted tri-state buffer \"lsu:Lsu\|ld_data\[15\]\" feeding internal logic into a wire" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731690870364 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1731690870364 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2049 C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I\$_91f.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2049) in the Memory Initialization File \"C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I\$_91f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1731690875819 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I\$_91f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/db/single_cycle.ram0_I\$_91f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1731690875847 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1731690882362 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|o_ld_data\[0\] mux_3to1:mux31\|Mux31 " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|o_ld_data\[0\]\" to the node \"mux_3to1:mux31\|Mux31\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|o_ld_data\[1\] mux_3to1:mux31\|Mux30 " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|o_ld_data\[1\]\" to the node \"mux_3to1:mux31\|Mux30\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|o_ld_data\[2\] mux_3to1:mux31\|Mux29 " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|o_ld_data\[2\]\" to the node \"mux_3to1:mux31\|Mux29\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|o_ld_data\[3\] mux_3to1:mux31\|Mux28 " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|o_ld_data\[3\]\" to the node \"mux_3to1:mux31\|Mux28\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|o_ld_data\[4\] mux_3to1:mux31\|Mux27 " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|o_ld_data\[4\]\" to the node \"mux_3to1:mux31\|Mux27\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|o_ld_data\[5\] mux_3to1:mux31\|Mux26 " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|o_ld_data\[5\]\" to the node \"mux_3to1:mux31\|Mux26\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|o_ld_data\[6\] mux_3to1:mux31\|Mux25 " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|o_ld_data\[6\]\" to the node \"mux_3to1:mux31\|Mux25\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|o_ld_data\[7\] mux_3to1:mux31\|Mux24 " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|o_ld_data\[7\]\" to the node \"mux_3to1:mux31\|Mux24\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|ld_data\[7\] mux_3to1:mux31\|Mux23 " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|ld_data\[7\]\" to the node \"mux_3to1:mux31\|Mux23\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|ld_data\[0\] lsu:Lsu\|o_ld_data\[0\] " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|ld_data\[0\]\" to the node \"lsu:Lsu\|o_ld_data\[0\]\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|ld_data\[1\] lsu:Lsu\|o_ld_data\[1\] " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|ld_data\[1\]\" to the node \"lsu:Lsu\|o_ld_data\[1\]\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|ld_data\[2\] lsu:Lsu\|o_ld_data\[2\] " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|ld_data\[2\]\" to the node \"lsu:Lsu\|o_ld_data\[2\]\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|ld_data\[3\] lsu:Lsu\|o_ld_data\[3\] " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|ld_data\[3\]\" to the node \"lsu:Lsu\|o_ld_data\[3\]\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|ld_data\[4\] lsu:Lsu\|o_ld_data\[4\] " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|ld_data\[4\]\" to the node \"lsu:Lsu\|o_ld_data\[4\]\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|ld_data\[5\] lsu:Lsu\|o_ld_data\[5\] " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|ld_data\[5\]\" to the node \"lsu:Lsu\|o_ld_data\[5\]\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lsu:Lsu\|ld_data\[6\] lsu:Lsu\|o_ld_data\[6\] " "Converted the fan-out from the tri-state buffer \"lsu:Lsu\|ld_data\[6\]\" to the node \"lsu:Lsu\|o_ld_data\[6\]\" into an OR gate" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 155 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1731690882394 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1731690882394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731690884849 "|single_cycle|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731690884849 "|single_cycle|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731690884849 "|single_cycle|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731690884849 "|single_cycle|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731690884849 "|single_cycle|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1731690884849 "|single_cycle|SRAM_ADDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1731690884849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731690888688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731690888750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731690888894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690888894 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[16\] " "No output dependent on input pin \"i_io_sw\[16\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[17\] " "No output dependent on input pin \"i_io_sw\[17\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[18\] " "No output dependent on input pin \"i_io_sw\[18\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[19\] " "No output dependent on input pin \"i_io_sw\[19\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[20\] " "No output dependent on input pin \"i_io_sw\[20\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[21\] " "No output dependent on input pin \"i_io_sw\[21\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[22\] " "No output dependent on input pin \"i_io_sw\[22\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[23\] " "No output dependent on input pin \"i_io_sw\[23\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[24\] " "No output dependent on input pin \"i_io_sw\[24\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[25\] " "No output dependent on input pin \"i_io_sw\[25\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[26\] " "No output dependent on input pin \"i_io_sw\[26\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[27\] " "No output dependent on input pin \"i_io_sw\[27\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[28\] " "No output dependent on input pin \"i_io_sw\[28\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[29\] " "No output dependent on input pin \"i_io_sw\[29\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[30\] " "No output dependent on input pin \"i_io_sw\[30\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_io_sw\[31\] " "No output dependent on input pin \"i_io_sw\[31\]\"" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731690889047 "|single_cycle|i_io_sw[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1731690889047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4872 " "Implemented 4872 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731690889048 ""} { "Info" "ICUT_CUT_TM_OPINS" "240 " "Implemented 240 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731690889048 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1731690889048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4578 " "Implemented 4578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731690889048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731690889048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731690889069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 00:14:49 2024 " "Processing ended: Sat Nov 16 00:14:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731690889069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731690889069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731690889069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731690889069 ""}
