# Reading pref.tcl
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:34:22 on Mar 22,2025
# vlog -reportprogress 300 mux81_tb.v 
# -- Compiling module mux
# ** Warning: ** while parsing file included at mux81_tb.v(1)
# ** at mux81_21.v(1): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: mux81_tb.v(17): (vlog-2284) Empty $unit scope found.
# -- Compiling package mux81_tb_v_unit
# -- Compiling module mux81
# -- Compiling module mux81_tb
# 
# Top level modules:
# 	mux81_tb
# End time: 15:34:22 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim mux81_tb 
# Start time: 15:34:22 on Mar 22,2025
# Loading work.mux81_tb
# Loading work.mux81
# Loading work.mux
# s2=0 s1=1 s0=0 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=1 y=0
# s2=1 s1=0 s0=1 i0=0 i1=0 i2=1 i3=1 i4=1 i5=1 i6=0 i7=1 y=1
# s2=0 s1=0 s0=1 i0=1 i1=0 i2=1 i3=1 i4=0 i5=0 i6=1 i7=0 y=0
# s2=0 s1=0 s0=1 i0=0 i1=0 i2=0 i3=1 i4=0 i5=1 i6=0 i7=1 y=0
# s2=0 s1=1 s0=0 i0=0 i1=0 i2=1 i3=1 i4=0 i5=0 i6=0 i7=1 y=1
# s2=0 s1=1 s0=1 i0=1 i1=0 i2=0 i3=1 i4=1 i5=0 i6=0 i7=1 y=1
# s2=0 s1=0 s0=1 i0=0 i1=0 i2=0 i3=1 i4=0 i5=1 i6=0 i7=1 y=0
# s2=0 s1=1 s0=1 i0=1 i1=0 i2=1 i3=0 i4=0 i5=1 i6=1 i7=0 y=0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:35:22 on Mar 22,2025
# vlog -reportprogress 300 mux81_tb.v 
# -- Compiling module mux
# ** Warning: ** while parsing file included at mux81_tb.v(1)
# ** at mux81_21.v(1): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: mux81_tb.v(17): (vlog-2284) Empty $unit scope found.
# -- Compiling package mux81_tb_v_unit
# -- Compiling module mux81
# -- Compiling module mux81_tb
# 
# Top level modules:
# 	mux81_tb
# End time: 15:35:22 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 15:35:23 on Mar 22,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim mux81_tb 
# Start time: 15:35:24 on Mar 22,2025
# Loading work.mux81_tb
# Loading work.mux81
# Loading work.mux
# s2=0 s1=1 s0=0 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=1 y=0
# s2=1 s1=0 s0=1 i0=0 i1=0 i2=1 i3=1 i4=1 i5=1 i6=0 i7=1 y=1
# s2=0 s1=0 s0=1 i0=1 i1=0 i2=1 i3=1 i4=0 i5=0 i6=1 i7=0 y=0
# s2=0 s1=0 s0=1 i0=0 i1=0 i2=0 i3=1 i4=0 i5=1 i6=0 i7=1 y=0
# s2=0 s1=1 s0=0 i0=0 i1=0 i2=1 i3=1 i4=0 i5=0 i6=0 i7=1 y=1
# s2=0 s1=1 s0=1 i0=1 i1=0 i2=0 i3=1 i4=1 i5=0 i6=0 i7=1 y=1
# s2=0 s1=0 s0=1 i0=0 i1=0 i2=0 i3=1 i4=0 i5=1 i6=0 i7=1 y=0
# s2=0 s1=1 s0=1 i0=1 i1=0 i2=1 i3=0 i4=0 i5=1 i6=1 i7=0 y=0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:37:01 on Mar 22,2025
# vlog -reportprogress 300 mux81_tb.v 
# -- Compiling module mux
# ** Warning: ** while parsing file included at mux81_tb.v(1)
# ** at mux81_21.v(1): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: mux81_tb.v(17): (vlog-2284) Empty $unit scope found.
# -- Compiling package mux81_tb_v_unit
# -- Compiling module mux81
# -- Compiling module mux81_tb
# 
# Top level modules:
# 	mux81_tb
# End time: 15:37:01 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 15:37:02 on Mar 22,2025, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# vsim mux81_tb 
# Start time: 15:37:02 on Mar 22,2025
# Loading work.mux81_tb
# Loading work.mux81
# Loading work.mux
# s2=0 s1=1 s0=0 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=1 y=0
# s2=1 s1=0 s0=1 i0=0 i1=0 i2=1 i3=1 i4=1 i5=1 i6=0 i7=1 y=1
# s2=0 s1=0 s0=1 i0=1 i1=0 i2=1 i3=1 i4=0 i5=0 i6=1 i7=0 y=0
# s2=0 s1=0 s0=1 i0=0 i1=0 i2=0 i3=1 i4=0 i5=1 i6=0 i7=1 y=0
# s2=0 s1=1 s0=0 i0=0 i1=0 i2=1 i3=1 i4=0 i5=0 i6=0 i7=1 y=1
# s2=0 s1=1 s0=1 i0=1 i1=0 i2=0 i3=1 i4=1 i5=0 i6=0 i7=1 y=1
# s2=0 s1=0 s0=1 i0=0 i1=0 i2=0 i3=1 i4=0 i5=1 i6=0 i7=1 y=0
# s2=0 s1=1 s0=1 i0=1 i1=0 i2=1 i3=0 i4=0 i5=1 i6=1 i7=0 y=0
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:37:37 on Mar 22,2025
# vlog -reportprogress 300 mux81_tb.v 
# -- Compiling module mux
# ** Warning: ** while parsing file included at mux81_tb.v(1)
# ** at mux81_21.v(1): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: mux81_tb.v(17): (vlog-2284) Empty $unit scope found.
# -- Compiling package mux81_tb_v_unit
# -- Compiling module mux81
# -- Compiling module mux81_tb
# 
# Top level modules:
# 	mux81_tb
# End time: 15:37:37 on Mar 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 15:37:38 on Mar 22,2025, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim mux81_tb 
# Start time: 15:37:38 on Mar 22,2025
# Loading work.mux81_tb
# Loading work.mux81
# Loading work.mux
# s2=0 s1=1 s0=0 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=1 y=0
# s2=1 s1=0 s0=1 i0=0 i1=0 i2=1 i3=1 i4=1 i5=1 i6=0 i7=1 y=1
# s2=0 s1=0 s0=1 i0=1 i1=0 i2=1 i3=1 i4=0 i5=0 i6=1 i7=0 y=0
# s2=0 s1=0 s0=1 i0=0 i1=0 i2=0 i3=1 i4=0 i5=1 i6=0 i7=1 y=0
# s2=0 s1=1 s0=0 i0=0 i1=0 i2=1 i3=1 i4=0 i5=0 i6=0 i7=1 y=1
# s2=0 s1=1 s0=1 i0=1 i1=0 i2=0 i3=1 i4=1 i5=0 i6=0 i7=1 y=1
# s2=0 s1=0 s0=1 i0=0 i1=0 i2=0 i3=1 i4=0 i5=1 i6=0 i7=1 y=0
# s2=0 s1=1 s0=1 i0=1 i1=0 i2=1 i3=0 i4=0 i5=1 i6=1 i7=0 y=0
# End time: 15:41:48 on Mar 22,2025, Elapsed time: 0:04:10
# Errors: 0, Warnings: 0
