// Seed: 2950966154
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input  id_1
    , id_2
);
  assign id_0 = id_1;
  assign id_0 = id_2;
  logic id_3;
  type_7 id_4 (
      .id_0(id_3),
      .id_1(id_3),
      .id_2(id_1),
      .id_3(id_2),
      .id_4(id_2)
  );
  logic id_5;
  always @(1) begin
    id_5.id_3 = id_2 & 1 - 1;
  end
endmodule
