{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538832661998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538832662003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 06 10:31:01 2018 " "Processing started: Sat Oct 06 10:31:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538832662003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538832662003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m1x2 -c m1x2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off m1x2 -c m1x2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538832662003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1538832662944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m1x2-behavioral " "Found design unit 1: m1x2-behavioral" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538832663987 ""} { "Info" "ISGN_ENTITY_NAME" "1 m1x2 " "Found entity 1: m1x2" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538832663987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538832663987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m1x2 " "Elaborating entity \"m1x2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538832664066 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_0 m1x2.vhd(16) " "VHDL Process Statement warning at m1x2.vhd(16): inferring latch(es) for signal or variable \"output_0\", which holds its previous value in one or more paths through the process" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538832664226 "|m1x2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_1 m1x2.vhd(16) " "VHDL Process Statement warning at m1x2.vhd(16): inferring latch(es) for signal or variable \"output_1\", which holds its previous value in one or more paths through the process" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1538832664227 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[0\] m1x2.vhd(16) " "Inferred latch for \"output_1\[0\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664227 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[1\] m1x2.vhd(16) " "Inferred latch for \"output_1\[1\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664227 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[2\] m1x2.vhd(16) " "Inferred latch for \"output_1\[2\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664227 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[3\] m1x2.vhd(16) " "Inferred latch for \"output_1\[3\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664227 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[4\] m1x2.vhd(16) " "Inferred latch for \"output_1\[4\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664228 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[5\] m1x2.vhd(16) " "Inferred latch for \"output_1\[5\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664228 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[6\] m1x2.vhd(16) " "Inferred latch for \"output_1\[6\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664228 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[7\] m1x2.vhd(16) " "Inferred latch for \"output_1\[7\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664228 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[8\] m1x2.vhd(16) " "Inferred latch for \"output_1\[8\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664228 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_1\[9\] m1x2.vhd(16) " "Inferred latch for \"output_1\[9\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664228 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[0\] m1x2.vhd(16) " "Inferred latch for \"output_0\[0\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664228 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[1\] m1x2.vhd(16) " "Inferred latch for \"output_0\[1\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664229 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[2\] m1x2.vhd(16) " "Inferred latch for \"output_0\[2\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664229 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[3\] m1x2.vhd(16) " "Inferred latch for \"output_0\[3\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664229 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[4\] m1x2.vhd(16) " "Inferred latch for \"output_0\[4\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664229 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[5\] m1x2.vhd(16) " "Inferred latch for \"output_0\[5\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664229 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[6\] m1x2.vhd(16) " "Inferred latch for \"output_0\[6\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664229 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[7\] m1x2.vhd(16) " "Inferred latch for \"output_0\[7\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664229 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[8\] m1x2.vhd(16) " "Inferred latch for \"output_0\[8\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664230 "|m1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_0\[9\] m1x2.vhd(16) " "Inferred latch for \"output_0\[9\]\" at m1x2.vhd(16)" {  } { { "m1x2.vhd" "" { Text "C:/Users/User/Desktop/design_of_digital_circuits/mux1x2_default/m1x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538832664230 "|m1x2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1538832665831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538832666902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538832666902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538832667282 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538832667282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538832667282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538832667282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538832667384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 06 10:31:07 2018 " "Processing ended: Sat Oct 06 10:31:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538832667384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538832667384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538832667384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538832667384 ""}
