rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728821169
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00111110', 0, '// LD A,0xf')
('00001111', 0, 0)
('00100001', 0, '// LD HL,0x5')
('01010000', 0, 0)
('00000000', 0, 0)
('00100010', 0, '// LD (0x88),HL')
('10001000', 0, 0)
('00000000', 0, 0)
('00100001', 0, '// LD HL,0x88')
('10001000', 0, 0)
('00000000', 0, 0)
('11101101', 0, '// RRD')
('01100111', 'A=00000000,(0000000010001000)=11110101,FlagZ=1,FlagPV=1,FlagS=0,FlagN=0,FlagH=0', 0)
('00111110', 0, '// LD A,0x80')
('10000000', 0, 0)
('11101101', 0, '// RRD')
('01100111', 'A=10000101,(0000000010001000)=00001111,FlagZ=0,FlagPV=0,FlagS=1,FlagN=0,FlagH=0', 0)
('ffffffff', 0, 0)
----------------------------------------

// LD A,0xf
00111110
00001111
00001111
// LD HL,0x5
00100001
01010000
01010000
00000000
00000000
// LD (0x88),HL
00100010
10001000
10001000
00000000
00000000


// LD HL,0x88
00100001
10001000
10001000
00000000
00000000
// RRD
11101101
01100111
01010000
01010000

✅ Test( A=00000000 ) is passed.
✅ Test( (0000000010001000)=11110101 ) is passed.
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagPV=1 ) is passed.
✅ Test( FlagS=0 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=0 ) is passed.
// LD A,0x80
00111110
10000000
10000000
// RRD
11101101
01100111
11110101
11110101

✅ Test( A=10000101 ) is passed.
✅ Test( (0000000010001000)=00001111 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagPV=0 ) is passed.
✅ Test( FlagS=1 ) is passed.
✅ Test( FlagN=0 ) is passed.
✅ Test( FlagH=0 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000010001    DEC:17
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN 10000101    DEC:133
regF    :    BIN 1000000x
regB    :    BIN xxxxxxxx
regC    :    BIN xxxxxxxx
regD    :    BIN xxxxxxxx
regE    :    BIN xxxxxxxx
regH    :    BIN 00000000    DEC:0
regL    :    BIN 10001000    DEC:136
regPC   :    BIN 0000000000010001    DEC:17
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00001001    DEC:9
regDt   :    BIN 00001111    DEC:15
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 11110101    DEC:245
regOP   :    BIN 01100111    DEC:103
regOPo  :    BIN 11101101    DEC:237
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000011110101    DEC:245

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
(0000000010001000) 00001111
(0000000010001001) 00000000
----------------------------------------


272000.00ns INFO     cocotb.regression                  tb_instruction passed
272000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      272000.00           0.04    6165260.84  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                272000.00           0.05    5735627.34  **
                                                        *****************************************************************************************
                                                        
