Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec  2 21:25:05 2019
| Host         : quinteros running 64-bit Linux Mint 19 Tara
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.105        0.000                      0                  496        0.215        0.000                      0                  496        3.750        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.105        0.000                      0                  496        0.215        0.000                      0                  496        3.750        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.054ns (29.672%)  route 2.498ns (70.328%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=66, routed)          2.060     7.631    u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/A1
    SLICE_X6Y37          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.296     7.927 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.927    u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/OD
    SLICE_X6Y37          MUXF7 (Prop_muxf7_I0_O)      0.241     8.168 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/F7.B/O
                         net (fo=1, routed)           0.000     8.168    u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/O0
    SLICE_X6Y37          MUXF8 (Prop_muxf8_I0_O)      0.098     8.266 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/F8/O
                         net (fo=1, routed)           0.438     8.704    u_bip/u_bip_data_memory/data0[11]
    SLICE_X3Y37          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.515     9.856    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.130    
                         clock uncertainty           -0.035    10.095    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)       -0.285     9.810    u_bip/u_bip_data_memory/data_reg[11]
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.054ns (30.934%)  route 2.353ns (69.066%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 9.852 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=66, routed)          1.744     7.315    u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/A1
    SLICE_X6Y32          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.296     7.611 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.611    u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/OD
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241     7.852 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     7.852    u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/O0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098     7.950 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.610     8.560    u_bip/u_bip_data_memory/data0[3]
    SLICE_X5Y34          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.511     9.852    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.112    
                         clock uncertainty           -0.035    10.077    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)       -0.250     9.827    u_bip/u_bip_data_memory/data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.827    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.054ns (31.246%)  route 2.319ns (68.754%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=66, routed)          1.757     7.329    u_bip/u_bip_data_memory/mem_bank_reg_0_255_4_4/A1
    SLICE_X2Y36          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.296     7.625 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.625    u_bip/u_bip_data_memory/mem_bank_reg_0_255_4_4/OD
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I0_O)      0.241     7.866 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000     7.866    u_bip/u_bip_data_memory/mem_bank_reg_0_255_4_4/O0
    SLICE_X2Y36          MUXF8 (Prop_muxf8_I0_O)      0.098     7.964 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.562     8.526    u_bip/u_bip_data_memory/data0[4]
    SLICE_X3Y37          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.515     9.856    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.130    
                         clock uncertainty           -0.035    10.095    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)       -0.285     9.810    u_bip/u_bip_data_memory/data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 1.054ns (31.284%)  route 2.315ns (68.716%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=66, routed)          1.770     7.341    u_bip/u_bip_data_memory/mem_bank_reg_0_255_5_5/A1
    SLICE_X2Y32          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.296     7.637 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.637    u_bip/u_bip_data_memory/mem_bank_reg_0_255_5_5/OD
    SLICE_X2Y32          MUXF7 (Prop_muxf7_I0_O)      0.241     7.878 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000     7.878    u_bip/u_bip_data_memory/mem_bank_reg_0_255_5_5/O0
    SLICE_X2Y32          MUXF8 (Prop_muxf8_I0_O)      0.098     7.976 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.545     8.521    u_bip/u_bip_data_memory/data0[5]
    SLICE_X3Y37          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.515     9.856    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.130    
                         clock uncertainty           -0.035    10.095    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)       -0.250     9.845    u_bip/u_bip_data_memory/data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 u_bip/u_bip_data_memory/data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_datapath/acc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.545ns  (logic 1.495ns (42.176%)  route 2.050ns (57.824%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns = ( 10.155 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.634    10.155    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.459    10.614 r  u_bip/u_bip_data_memory/data_reg[4]/Q
                         net (fo=2, routed)           0.743    11.357    u_bip/u_bip_program_memory/acc_reg[15][4]
    SLICE_X4Y36          LUT5 (Prop_lut5_I2_O)        0.124    11.481 r  u_bip/u_bip_program_memory/acc0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.481    u_bip/u_bip_cpu/u_bip_datapath/acc_reg[7]_1[0]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.087 r  u_bip/u_bip_cpu/u_bip_datapath/acc0_carry__0/O[3]
                         net (fo=1, routed)           0.689    12.777    u_bip/u_bip_program_memory/acc_reg[7][3]
    SLICE_X5Y34          LUT5 (Prop_lut5_I0_O)        0.306    13.083 r  u_bip/u_bip_program_memory/acc[7]_i_1/O
                         net (fo=1, routed)           0.617    13.700    u_bip/u_bip_cpu/u_bip_datapath/acc_reg[15]_1[7]
    SLICE_X5Y35          FDRE                                         r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.512    14.853    u_bip/u_bip_cpu/u_bip_datapath/i_clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)       -0.047    15.031    u_bip/u_bip_cpu/u_bip_datapath/acc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -13.700    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.054ns (32.280%)  route 2.211ns (67.720%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 9.852 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=66, routed)          1.731     7.303    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/A1
    SLICE_X2Y33          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.296     7.599 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.599    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/OD
    SLICE_X2Y33          MUXF7 (Prop_muxf7_I0_O)      0.241     7.840 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.840    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/O0
    SLICE_X2Y33          MUXF8 (Prop_muxf8_I0_O)      0.098     7.938 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.480     8.417    u_bip/u_bip_data_memory/data0[2]
    SLICE_X5Y34          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.511     9.852    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.112    
                         clock uncertainty           -0.035    10.077    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)       -0.253     9.824    u_bip/u_bip_data_memory/data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.824    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.068ns (32.766%)  route 2.191ns (67.234%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 9.853 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 f  u_bip/u_bip_program_memory/data_reg[13]/Q
                         net (fo=55, routed)          0.859     6.430    u_bip/u_bip_program_memory/Q[6]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.326     6.756 r  u_bip/u_bip_program_memory/led[4]_i_3/O
                         net (fo=11, routed)          0.768     7.524    u_bip/u_bip_cpu/u_bip_control/pc_reg[6]_1
    SLICE_X1Y33          LUT5 (Prop_lut5_I4_O)        0.323     7.847 r  u_bip/u_bip_cpu/u_bip_control/pc[3]_i_1/O
                         net (fo=1, routed)           0.565     8.412    u_bip/u_bip_cpu/u_bip_control/pc[3]_i_1_n_0
    SLICE_X1Y33          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.512     9.853    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.127    
                         clock uncertainty           -0.035    10.092    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)       -0.247     9.845    u_bip/u_bip_cpu/u_bip_control/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.054ns (33.966%)  route 2.049ns (66.034%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 9.856 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=66, routed)          1.532     7.103    u_bip/u_bip_data_memory/mem_bank_reg_0_255_14_14/A1
    SLICE_X6Y39          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.296     7.399 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_14_14/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.399    u_bip/u_bip_data_memory/mem_bank_reg_0_255_14_14/OD
    SLICE_X6Y39          MUXF7 (Prop_muxf7_I0_O)      0.241     7.640 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_14_14/F7.B/O
                         net (fo=1, routed)           0.000     7.640    u_bip/u_bip_data_memory/mem_bank_reg_0_255_14_14/O0
    SLICE_X6Y39          MUXF8 (Prop_muxf8_I0_O)      0.098     7.738 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_14_14/F8/O
                         net (fo=1, routed)           0.517     8.255    u_bip/u_bip_data_memory/data0[14]
    SLICE_X5Y39          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.515     9.856    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X5Y39          FDRE (Setup_fdre_C_D)       -0.273     9.808    u_bip/u_bip_data_memory/data_reg[14]
  -------------------------------------------------------------------
                         required time                          9.808    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.054ns (33.707%)  route 2.073ns (66.293%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=66, routed)          1.598     7.169    u_bip/u_bip_data_memory/mem_bank_reg_0_255_12_12/A1
    SLICE_X2Y38          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.296     7.465 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_12_12/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.465    u_bip/u_bip_data_memory/mem_bank_reg_0_255_12_12/OD
    SLICE_X2Y38          MUXF7 (Prop_muxf7_I0_O)      0.241     7.706 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_12_12/F7.B/O
                         net (fo=1, routed)           0.000     7.706    u_bip/u_bip_data_memory/mem_bank_reg_0_255_12_12/O0
    SLICE_X2Y38          MUXF8 (Prop_muxf8_I0_O)      0.098     7.804 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_12_12/F8/O
                         net (fo=1, routed)           0.475     8.279    u_bip/u_bip_data_memory/data0[12]
    SLICE_X3Y38          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.516     9.857    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)       -0.259     9.837    u_bip/u_bip_data_memory/data_reg[12]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.054ns (34.204%)  route 2.027ns (65.796%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 9.857 - 5.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.631     5.152    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=66, routed)          1.550     7.121    u_bip/u_bip_data_memory/mem_bank_reg_0_255_15_15/A1
    SLICE_X2Y39          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.296     7.417 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.417    u_bip/u_bip_data_memory/mem_bank_reg_0_255_15_15/OD
    SLICE_X2Y39          MUXF7 (Prop_muxf7_I0_O)      0.241     7.658 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_15_15/F7.B/O
                         net (fo=1, routed)           0.000     7.658    u_bip/u_bip_data_memory/mem_bank_reg_0_255_15_15/O0
    SLICE_X2Y39          MUXF8 (Prop_muxf8_I0_O)      0.098     7.756 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_15_15/F8/O
                         net (fo=1, routed)           0.478     8.234    u_bip/u_bip_data_memory/data0[15]
    SLICE_X3Y38          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.516     9.857    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  u_bip/u_bip_data_memory/data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.131    
                         clock uncertainty           -0.035    10.096    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)       -0.273     9.823    u_bip/u_bip_data_memory/data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.823    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  1.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 opcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.401%)  route 0.156ns (45.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.588     1.471    i_clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  opcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  opcode_reg[0]/Q
                         net (fo=2, routed)           0.156     1.768    u_bip/u_bip_cpu/u_bip_control/led_reg[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  u_bip/u_bip_cpu/u_bip_control/led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    led[0]
    SLICE_X3Y32          FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     1.985    i_clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091     1.598    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_datapath/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.399%)  route 0.170ns (54.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     1.473    u_bip/u_bip_cpu/u_bip_datapath/i_clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[11]/Q
                         net (fo=7, routed)           0.170     1.784    acc[11]
    SLICE_X7Y36          FDRE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     1.986    i_clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  led_reg[11]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.070     1.557    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_datapath/acc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.555%)  route 0.175ns (55.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u_bip/u_bip_cpu/u_bip_datapath/i_clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[12]/Q
                         net (fo=7, routed)           0.175     1.791    acc[12]
    SLICE_X7Y38          FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     1.989    i_clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  led_reg[12]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.070     1.560    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_datapath/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.227%)  route 0.185ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    u_bip/u_bip_cpu/u_bip_datapath/i_clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[14]/Q
                         net (fo=7, routed)           0.185     1.800    acc[14]
    SLICE_X7Y38          FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     1.989    i_clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  led_reg[14]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.070     1.560    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_datapath/acc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.493%)  route 0.168ns (47.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     1.473    u_bip/u_bip_cpu/u_bip_datapath/i_clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  u_bip/u_bip_cpu/u_bip_datapath/acc_reg[9]/Q
                         net (fo=7, routed)           0.168     1.782    u_bip/u_bip_program_memory/acc0_carry__2[8]
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  u_bip/u_bip_program_memory/led[9]_i_1/O
                         net (fo=1, routed)           0.000     1.827    led[9]
    SLICE_X5Y36          FDRE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     1.986    i_clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  led_reg[9]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.092     1.579    led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 opcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opcode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.474    i_clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  opcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  opcode_reg[1]/Q
                         net (fo=2, routed)           0.168     1.783    u_bip/u_bip_program_memory/opcode_reg[1]_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  u_bip/u_bip_program_memory/opcode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_bip_n_6
    SLICE_X1Y35          FDRE                                         r  opcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     1.988    i_clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  opcode_reg[1]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.091     1.565    opcode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.188ns (49.408%)  route 0.193ns (50.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     6.473    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.146     6.619 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[0]/Q
                         net (fo=15, routed)          0.193     6.812    u_bip/u_bip_program_memory/led_reg[10][0]
    SLICE_X3Y33          LUT5 (Prop_lut5_I0_O)        0.042     6.854 r  u_bip/u_bip_program_memory/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     6.854    u_bip/u_bip_cpu/u_bip_control/pc_reg[1]_0
    SLICE_X3Y33          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     6.986    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.473    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.114     6.587    u_bip/u_bip_cpu/u_bip_control/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.854    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.370ns  (logic 0.191ns (51.565%)  route 0.179ns (48.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     6.474    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.146     6.620 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/Q
                         net (fo=3, routed)           0.179     6.800    u_bip/u_bip_cpu/u_bip_control/pc_reg[10]_0[6]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.045     6.845 r  u_bip/u_bip_cpu/u_bip_control/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     6.845    u_bip/u_bip_cpu/u_bip_control/pc[9]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     6.988    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.474    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.098     6.572    u_bip/u_bip_cpu/u_bip_control/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.845    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.372ns  (logic 0.191ns (51.297%)  route 0.181ns (48.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     6.474    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.146     6.620 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[6]/Q
                         net (fo=4, routed)           0.181     6.801    u_bip/u_bip_cpu/u_bip_control/pc_reg[10]_0[3]
    SLICE_X1Y34          LUT4 (Prop_lut4_I1_O)        0.045     6.846 r  u_bip/u_bip_cpu/u_bip_control/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     6.846    u_bip/u_bip_cpu/u_bip_control/pc[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.860     6.987    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.474    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.099     6.573    u_bip/u_bip_cpu/u_bip_control/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.573    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.372ns  (logic 0.191ns (51.288%)  route 0.181ns (48.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     6.474    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.146     6.620 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/Q
                         net (fo=3, routed)           0.181     6.802    u_bip/u_bip_cpu/u_bip_control/pc_reg[10]_0[6]
    SLICE_X1Y36          LUT5 (Prop_lut5_I1_O)        0.045     6.847 r  u_bip/u_bip_cpu/u_bip_control/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     6.847    u_bip/u_bip_cpu/u_bip_control/pc[10]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     6.988    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.474    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.099     6.573    u_bip/u_bip_cpu/u_bip_control/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.573    
                         arrival time                           6.847    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y32    led_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y36    led_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y36    led_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y38    led_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y38    led_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y38    led_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y38    led_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y35    led_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y33    led_reg[2]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y34    u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y33    u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y37    u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y37    u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y37    u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y37    u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/RAMS64E_C/CLK



