var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[19.3203, 10.2122, 9.74696, 14.1541, 0.85639], "total":[81753, 166556, 384, 13, 275], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[66800, 133600, 182, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2676, 4743, 18, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 4 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"scan_blelloch", "compute_units":1, "type":"function", "total_percent":[2.48347, 1.51135, 1.10083, 5.3815, 0.395257], "total_kernel_resources":[8733, 18811.3, 146, 6, 209], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1079, 2555.29, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"prefix_sum.cl:15 (tmp)", "type":"resource", "data":[132, 1024, 64, 0, 0], "debug":[[{"filename":"prefix_sum.cl", "line":15}]], "details":[{"type":"table", "Local memory":"Potentially inefficient configuration", "Requested size":"16384 bytes", "Implemented size":"98304 bytes", "Memory Usage":"64 RAMs", "Number of banks":"4 (banked on bits 2, 3)", "Bank width":"32 bits", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"6", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 16384 bytes, implemented size 98304 bytes, <b>stallable</b>, 6 reads and 5 writes. ", "details":[{"type":"text", "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free."}]}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 8 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor."}, {"type":"text", "text":"Banked on bits 2, 3 into 4 separate banks."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Potentially inefficient configuration,\\n16384B requested,\\n98304B implemented."}]}, {"name":"scan_blelloch.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[727, 1311, 6, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[727, 1311, 6, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum.cl:28", "type":"resource", "data":[662, 2321, 15, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[107, 270, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"scan_blelloch.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[686, 941, 12, 0, 16], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[686, 941, 12, 0, 16]}]}, {"name":"Feedback", "type":"resource", "data":[46, 38, 11, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"prefix_sum.cl:30", "type":"resource", "data":[46, 38, 11, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":30}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum.cl:30", "type":"resource", "data":[10, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":30}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:33", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":33}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:35", "type":"resource", "data":[82, 199, 0, 1.5, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":35}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[82, 199, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:36", "type":"resource", "data":[82, 199, 0, 1.5, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":36}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[82, 199, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:37", "type":"resource", "data":[689, 708, 0, 0, 12], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[550, 438, 0, 0, 8], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[107, 270, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"scan_blelloch.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[120, 123, 7, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[120, 123, 7, 0, 1]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum.cl:69", "type":"resource", "data":[9, 9, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":69}]], "children":[{"name":"llvm.fpga.simple.barrier", "type":"resource", "count":1, "data":[9, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:72", "type":"resource", "data":[670, 2349, 0, 0, 35], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":72}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[279, 221, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prefix_sum.cl:74", "type":"resource", "data":[19, 33, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":74}]], "children":[{"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":1, "data":[19, 33, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"scan_blelloch.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1021, 1634, 12, 0, 26], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1021, 1634, 12, 0, 26]}]}, {"name":"Feedback", "type":"resource", "data":[46, 38, 10, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"prefix_sum.cl:53", "type":"resource", "data":[46, 38, 10, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":53}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum.cl:53", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":53}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:58", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":58}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:60", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":60}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:61", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":61}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:63", "type":"resource", "data":[275, 219, 0, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":63}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[275, 219, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"prefix_sum.cl:64", "type":"resource", "data":[414, 489, 0, 0, 8], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[275, 219, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[107, 270, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"prefix_sum.cl:65", "type":"resource", "data":[107, 270, 0, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":65}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[107, 270, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"scan_blelloch.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[213, 210, 9, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[213, 210, 9, 0, 10]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum.cl:45", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":45}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:46", "type":"resource", "data":[669, 2349, 0, 0, 35], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[279, 221, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prefix_sum.cl:47", "type":"resource", "data":[324, 1589, 0, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":1, "data":[21, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[302, 1588, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"prefix_sum.cl:48", "type":"resource", "data":[462, 194, 0, 0, 4], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":48}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[462, 194, 0, 0, 4], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"prefix_sum.cl", "line":"15"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"prefix_sum.cl:51", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":51}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"update_pref_sum", "compute_units":1, "type":"function", "total_percent":[1.08026, 0.569288, 0.54629, 1.32694, 0.461133], "total_kernel_resources":[3544, 9335, 36, 7, 66], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"update_pref_sum.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[191, 487, 2, 0, 18], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[191, 487, 2, 0, 18]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"prefix_sum.cl:83", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":83}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:88", "type":"resource", "data":[537, 202, 4, 7, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":88}]], "children":[{"name":"32-bit Unsigned Integer Divide", "type":"resource", "count":1, "data":[537, 202, 4, 7, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:92", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":92}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"prefix_sum.cl:96", "type":"resource", "data":[1432, 6228, 30, 0, 31], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1008, 4100, 30, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[66800,133600,182,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2676,4743,18,0,0],"details":[{"text":"Global interconnect for 3 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 4 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[100,82,21,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1079,2555.29,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[132,1024,64,0,0],"details":[{"Additional information":[{"details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free.","type":"text"}],"text":"Requested size 16384 bytes, implemented size 98304 bytes, <b>stallable</b>, 6 reads and 5 writes. ","type":"text"},{"text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 8 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor.","type":"text"},{"text":"Banked on bits 2, 3 into 4 separate banks.","type":"text"}],"Bank depth":"1024 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"98304 bytes","Local memory":"Potentially inefficient configuration","Memory Usage":"64 RAMs","Number of banks":"4 (banked on bits 2, 3)","Number of private copies":"6","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"16384 bytes","type":"table"},{"text":"Potentially inefficient configuration,\\n16384B requested,\\n98304B implemented.","type":"brief"}],"name":"prefix_sum.cl:15 (tmp)","type":"resource"},{"children":[{"count":5,"data":[2767,4219,46,0,53],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[2767,4219,46,0,53],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"28"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"28"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"28"}]],"name":"Load","type":"resource"},{"count":1,"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"28"}]],"name":"Store","type":"resource"}],"data":[662,2321,15,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":28}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:28","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"30"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[10,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":30}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"33"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":33}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:33","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"35"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":35}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:35","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"36"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[82,199,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":36}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:36","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"37"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[550,438,0,0,8],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"37"}]],"name":"Load","type":"resource"},{"count":1,"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"37"}]],"name":"Store","type":"resource"}],"data":[689,708,0,0,12],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":37}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:37","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,9,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"69"}]],"name":"llvm.fpga.simple.barrier","type":"resource"}],"data":[9,9,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":69}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:69","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[279,221,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"72"}]],"name":"Load","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"72"}]],"name":"Store","type":"resource"}],"data":[670,2349,0,0,35],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":72}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:72","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[19,33,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"74"}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[19,33,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":74}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:74","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"53"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":53}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:53","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"58"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":58}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:58","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"60"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":60}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:60","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"61"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":61}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:61","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[275,219,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"63"}]],"name":"Load","type":"resource"}],"data":[275,219,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":63}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:63","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"64"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[275,219,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"64"}]],"name":"Load","type":"resource"},{"count":1,"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"64"}]],"name":"Store","type":"resource"}],"data":[414,489,0,0,8],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":64}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:64","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"65"}]],"name":"Store","type":"resource"}],"data":[107,270,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":65}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:65","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"45"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":45}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:45","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[279,221,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"46"}]],"name":"Load","type":"resource"},{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"46"}]],"name":"Store","type":"resource"}],"data":[669,2349,0,0,35],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":46}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:46","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"47"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[21,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"47"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[302,1588,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"47"}]],"name":"Store","type":"resource"}],"data":[324,1589,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":47}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:47","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[462,194,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"48"}]],"name":"Store","type":"resource"}],"data":[462,194,0,0,4],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":48}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:48","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"51"}]],"name":"1-bit Or","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":51}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:51","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8733,18811.29,146,6,209],"debug":[[{"filename":"prefix_sum.cl","line":15}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"scan_blelloch","total_kernel_resources":[8733,18811.3,146,6,209],"total_percent":[2.48347,1.51135,1.10083,5.3815,0.395257],"type":"function"},{"children":[{"data":[8,6,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[191,487,2,0,18],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[191,487,2,0,18],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"83"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":83}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[537,202,4,7,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"88"}]],"name":"32-bit Unsigned Integer Divide","type":"resource"}],"data":[537,202,4,7,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":88}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:88","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"92"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":92}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"96"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"96"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[1008,4100,30,0,0],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"96"}]],"name":"Load","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":"96"}]],"name":"Store","type":"resource"}],"data":[1432,6228,30,0,31],"debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl","line":96}]],"name":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl:96","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3544,9335,36,7,66],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"update_pref_sum","total_kernel_resources":[3544,9335,36,7,66],"total_percent":[1.08026,0.569288,0.54629,1.32694,0.461133],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[14953,32956.29,202,13,275],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[81753,166556,384,13,275],"total_percent":[19.3203,10.2122,9.74696,14.1541,0.85639],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"scan_blelloch", "children":[{"type":"bb", "id":3, "name":"scan_blelloch.B0", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"1", "Latency":"176", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"178", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":24, "name":"End", "details":[{"type":"table", "Start Cycle":"185", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"185"}]}, {"type":"bb", "id":4, "name":"scan_blelloch.B1", "children":[{"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"267", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Loop Input", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":30}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"26"}]}, {"type":"inst", "id":26, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"274", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"274", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":5, "name":"scan_blelloch.B2", "children":[{"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":72}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"258", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":72}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"266", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":28, "name":"End", "details":[{"type":"table", "Start Cycle":"268", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"268"}]}, {"type":"bb", "id":6, "name":"scan_blelloch.B3", "children":[{"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":63}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"267", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":65}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"274", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":29, "name":"Loop Input", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":53}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"30"}]}, {"type":"inst", "id":30, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"281", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"281", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":7, "name":"scan_blelloch.B4", "children":[{"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"tmp", "Start Cycle":"0", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"8", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"total_sum", "Start Cycle":"8", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":48}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"tmp", "Start Cycle":"8", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":32, "name":"End", "details":[{"type":"table", "Start Cycle":"268", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"268"}]}, {"type":"memtype", "id":33, "name":"Local Memory", "children":[{"type":"memsys", "id":34, "name":"tmp", "debug":[[{"filename":"prefix_sum.cl", "line":15}]], "details":[{"type":"table", "Requested size":"16384 bytes", "Implemented size":"16384 bytes", "Number of banks":"4", "Bank width":"32 bits", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"6", "Additional Information":[{"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":70, "name":"update_pref_sum", "children":[{"type":"bb", "id":71, "name":"update_pref_sum.B0", "children":[{"type":"inst", "id":72, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"32", "Latency":"160", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":73, "name":"Load", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"32", "Latency":"160", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":74, "name":"Store", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"193", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":75, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":76, "name":"End", "details":[{"type":"table", "Start Cycle":"195", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"195"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":69, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":34, "to":10}, {"from":12, "to":34}, {"from":34, "to":16}, {"from":34, "to":11}, {"from":17, "to":34}, {"from":34, "to":19}, {"from":9, "to":34}, {"from":34, "to":13}, {"from":18, "to":34}, {"from":34, "to":15}, {"from":22, "to":34}, {"from":8, "to":24}, {"from":9, "to":24}, {"from":26, "to":25}, {"from":24, "to":25}, {"from":10, "to":26}, {"from":11, "to":26}, {"from":12, "to":26}, {"from":30, "to":27}, {"from":13, "to":28}, {"from":14, "to":28}, {"from":30, "to":29}, {"from":32, "to":29}, {"from":15, "to":30}, {"from":16, "to":30}, {"from":17, "to":30}, {"from":18, "to":30}, {"from":26, "to":31}, {"from":19, "to":32}, {"from":20, "to":32}, {"from":21, "to":32}, {"from":22, "to":32}, {"from":23, "to":8}, {"from":8, "to":9}, {"from":25, "to":10}, {"from":25, "to":11}, {"from":10, "to":12}, {"from":11, "to":12}, {"from":27, "to":13}, {"from":13, "to":14}, {"from":29, "to":15}, {"from":29, "to":16}, {"from":15, "to":17}, {"from":16, "to":17}, {"from":15, "to":18}, {"from":17, "to":18}, {"from":31, "to":19}, {"from":19, "to":20}, {"from":19, "to":21}, {"from":19, "to":22}, {"from":21, "to":69}, {"from":69, "to":8}, {"from":14, "to":69}, {"from":20, "to":69}, {"from":72, "to":76}, {"from":73, "to":76}, {"from":74, "to":76}, {"from":75, "to":72}, {"from":75, "to":73}, {"from":72, "to":74}, {"from":73, "to":74}, {"from":69, "to":73}, {"from":74, "to":69}, {"from":69, "to":72}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: scan_blelloch", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"scan_blelloch.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":30}]], "details":[{"type":"brief", "text":"Thread capacity = 512"}, {"type":"text", "text":"Thread capacity = 512"}], "children":[]}, {"name":"scan_blelloch.B3", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":53}]], "details":[{"type":"brief", "text":"Thread capacity = 512"}, {"type":"text", "text":"Thread capacity = 512"}], "children":[]}]}, {"name":"Kernel: update_pref_sum", "data":["", "", ""], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":77}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/ipp1476408832230.html"}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"scan_blelloch", "id":301636976, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":21}]], "type":"kernel", "children":[{"name":"scan_blelloch.B0", "id":303282672, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"185.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"scan_blelloch.B1", "id":304075168, "af":"240.00", "br":"1", "ci":"0", "ii":"n/a", "ll":"1", "lt":"274.000000", "mi":"n/a", "pl":"No", "tc":"0", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":30}]], "type":"loop"}, {"name":"scan_blelloch.B4", "id":305242096, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"268.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}, {"name":"scan_blelloch.B3", "id":304717664, "af":"240.00", "br":"1", "ci":"0", "ii":"n/a", "ll":"1", "lt":"281.000000", "mi":"n/a", "pl":"No", "tc":"0", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":53}]], "type":"loop"}, {"name":"scan_blelloch.B2", "id":304536672, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"268.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}, {"name":"update_pref_sum", "id":317915792, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":80}]], "type":"kernel", "children":[{"name":"update_pref_sum.B0", "id":318089680, "af":"240.00", "br":"0", "ci":"0", "ii":"1", "ll":"1", "lt":"195.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"scan_blelloch", "data":["NDRange", "No", [256, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (256, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]]}, {"name":"update_pref_sum", "data":["NDRange", "No", [256, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Required workgroup size: (256, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":77}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"scan_blelloch", "data":[8733, 18811.3, 146, 6, 209], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]]}, {"name":"update_pref_sum", "data":[3544, 9335, 36, 7, 66], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":77}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[12277, 28146, 182, 13, 275]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2676, 4743, 18, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[66800, 133600, 182, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[81753, 166556, 384, 13, 275], "data_percent":[9.56847, 9.74696, 14.1541, 0.85639]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[{"details":[{"text":"Compiler Warning: addpipe in board_spec.xml is set to 1 which is no longer supported"}],"name":"addpipe in board_spec.xml is set to 1 which is no longer supported"}]};
var fileJSON=[{"path":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "name":"prefix_sum.cl", "has_active_debug_locs":false, "absName":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "content":"//#ifndef RUN\012//\012//#include \"../clion_defines.cl\"\012//#define GROUP_SIZE 256\012//#define restrict\012//#define local\012//#endif\012\012#define __local local\012\012// TODO: optimise bank conflicts\012// https://developer.nvidia.com/gpugems/gpugems3/part-vi-gpu-computing/chapter-39-parallel-prefix-sum-scan-cuda\012\012__attribute__((reqd_work_group_size(256,1,1)))\012__kernel void scan_blelloch(\012        __global uint* restrict vertices,\012        __global uint* restrict pref_sum,\012        __local uint* restrict tmp,\012        __global uint* restrict total_sum,\012        uint n)\012{\012    uint global_id = get_global_id(0);\012    uint local_id = get_local_id(0);\012    uint group_id = get_group_id(0);\012    uint block_size = get_local_size(0);\012    uint dp = 1;\012\012    tmp[local_id] = global_id < n ? pref_sum[global_id] : 0;\012\012    for(uint s = block_size>>1; s > 0; s >>= 1)\012    {\012        barrier(CLK_LOCAL_MEM_FENCE);\012        if(local_id < s)\012        {\012            uint i = dp*(2 * local_id + 1) - 1;\012            uint j = dp*(2 * local_id + 2) - 1;\012            tmp[j] += tmp[i];\012        }\012\012        dp <<= 1;\012    }\012\012    barrier(CLK_LOCAL_MEM_FENCE);\012\012    if(local_id == block_size - 1) {\012        vertices[group_id] = tmp[local_id];\012        if (get_local_size(0) == get_global_size(0)) *total_sum = tmp[local_id];\012        tmp[local_id] = 0;\012    }\012\012    barrier(CLK_GLOBAL_MEM_FENCE);\012\012    for(uint s = 1; s < block_size; s <<= 1)\012    {\012        dp >>= 1;\012        barrier(CLK_LOCAL_MEM_FENCE);\012\012        if(local_id < s)\012        {\012            uint i = dp*(2 * local_id + 1) - 1;\012            uint j = dp*(2 * local_id + 2) - 1;\012\012            uint t = tmp[j];\012            tmp[j] += tmp[i];\012            tmp[i] = t;\012        }\012    }\012\012    barrier(CLK_LOCAL_MEM_FENCE);\012\012    if (global_id < n) {\012        pref_sum[global_id] = tmp[local_id];\012    }\012}\012\012__attribute__((reqd_work_group_size(256,1,1)))\012__kernel void update_pref_sum(__global uint* restrict pref_sum,\012                              __global const uint* restrict vertices,\012                              uint n,\012                              uint leaf_size) {\012\012    uint global_id = get_global_id(0);\012    if (global_id >= n) return;\012\012    uint block_size = get_local_size(0);\012    uint leaves_in_crown = block_size;\012\012    uint global_leaf_id = global_id / leaf_size;\012    uint local_leaf_id = global_leaf_id % leaves_in_crown;\012\012\012    if (local_leaf_id == 0 || global_id >= n) return;\012//    if (leaf_size == 256 && global_leaf_id == 1 && get_local_id(0) == 0) {\012//        printf(\"vertices[global_leaf_id - 1]: %d\\n\", vertices[global_leaf_id - 1]);\012//    }\012    pref_sum[global_id] += vertices[global_leaf_id];\012}"}];
var alpha_viewer=false;