
---------- Begin Simulation Statistics ----------
final_tick                               98395754785501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1082928                       # Simulator instruction rate (inst/s)
host_mem_usage                                1267444                       # Number of bytes of host memory used
host_op_rate                                  1315810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6115.12                       # Real time elapsed on the host
host_tick_rate                              167109404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6622229899                       # Number of instructions simulated
sim_ops                                    8046329972                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.021893                       # Number of seconds simulated
sim_ticks                                1021893359001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       131072                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           32                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           32                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            4                      
system.ruby.DMA_Controller.I.allocI_store |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2048                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        1028    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         1028                      
system.ruby.DMA_Controller.M.allocTBE    |        1027    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1027                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2048                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       55811    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        55811                      
system.ruby.DMA_Controller.S.SloadSEvent |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           28                      
system.ruby.DMA_Controller.S.allocTBE    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            4                      
system.ruby.DMA_Controller.S.deallocTBE  |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            1                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            4                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |           7    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total            7                      
system.ruby.DMA_Controller.SloadSEvent   |          28    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           28                      
system.ruby.DMA_Controller.Stallmandatory_in |       55818    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        55818                      
system.ruby.DMA_Controller.allocI_load   |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            4                      
system.ruby.DMA_Controller.allocI_store  |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2048                      
system.ruby.DMA_Controller.allocTBE      |        1031    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1031                      
system.ruby.DMA_Controller.deallocTBE    |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            1                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        1028    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         1028                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            4                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2048                      
system.ruby.Directory_Controller.I.allocTBE |     1335440     25.14%     25.14% |     1331493     25.07%     50.21% |     1333934     25.12%     75.33% |     1310349     24.67%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      5311216                      
system.ruby.Directory_Controller.I.deallocTBE |     1334550     25.14%     25.14% |     1330608     25.07%     50.21% |     1333067     25.12%     75.33% |     1309491     24.67%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      5307716                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         351     31.48%     31.48% |         235     21.08%     52.56% |         241     21.61%     74.17% |         288     25.83%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total         1115                      
system.ruby.Directory_Controller.M.allocTBE |      973459     24.72%     24.72% |      971381     24.66%     49.38% |     1013838     25.74%     75.12% |      980017     24.88%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      3938695                      
system.ruby.Directory_Controller.M.deallocTBE |      973865     24.72%     24.72% |      971792     24.66%     49.38% |     1014258     25.74%     75.12% |      980423     24.88%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      3940338                      
system.ruby.Directory_Controller.M_GetS.Progress |         598     23.63%     23.63% |         658     26.00%     49.62% |         704     27.82%     77.44% |         571     22.56%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         2531                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |           1      7.14%      7.14% |           1      7.14%     14.29% |          12     85.71%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           14                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |          11     11.00%     11.00% |          35     35.00%     46.00% |          50     50.00%     96.00% |           4      4.00%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total          100                      
system.ruby.Directory_Controller.Progress |         598     23.63%     23.63% |         658     26.00%     49.62% |         704     27.82%     77.44% |         571     22.56%    100.00%
system.ruby.Directory_Controller.Progress::total         2531                      
system.ruby.Directory_Controller.S.allocTBE |     2349829     25.43%     25.43% |     2257904     24.43%     49.86% |     2362701     25.57%     75.42% |     2271226     24.58%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      9241660                      
system.ruby.Directory_Controller.S.deallocTBE |     2350313     25.43%     25.43% |     2258377     24.43%     49.86% |     2363148     25.57%     75.42% |     2271678     24.58%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      9243516                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |        3599     29.78%     29.78% |        2880     23.83%     53.62% |        3080     25.49%     79.10% |        2525     20.90%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total        12084                      
system.ruby.Directory_Controller.Stallreqto_in |        3962     29.76%     29.76% |        3151     23.67%     53.43% |        3383     25.41%     78.84% |        2817     21.16%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        13313                      
system.ruby.Directory_Controller.allocTBE |     4658728     25.19%     25.19% |     4560778     24.66%     49.86% |     4710473     25.47%     75.33% |     4561592     24.67%    100.00%
system.ruby.Directory_Controller.allocTBE::total     18491571                      
system.ruby.Directory_Controller.deallocTBE |     4658728     25.19%     25.19% |     4560777     24.66%     49.86% |     4710473     25.47%     75.33% |     4561592     24.67%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     18491570                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   2558800189                      
system.ruby.IFETCH.hit_latency_hist_seqr |  2558800189    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   2558800189                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   2561163886                      
system.ruby.IFETCH.latency_hist_seqr     |  2561163886    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   2561163886                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      2363697                      
system.ruby.IFETCH.miss_latency_hist_seqr |     2363697    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      2363697                      
system.ruby.L1Cache_Controller.I.allocI_load |     1401096     25.10%     25.10% |     1425768     25.54%     50.63% |     1389194     24.88%     75.52% |     1366809     24.48%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      5582867                      
system.ruby.L1Cache_Controller.I.allocI_store |      491780     14.49%     14.49% |     1083198     31.92%     46.41% |      561056     16.53%     62.95% |     1257419     37.05%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      3393453                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     1891863     21.09%     21.09% |     2507972     27.95%     49.04% |     1949268     21.73%     70.76% |     2623210     29.24%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      8972313                      
system.ruby.L1Cache_Controller.I_store.Progress |        2756     98.01%     98.01% |          17      0.60%     98.61% |          17      0.60%     99.22% |          22      0.78%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         2812                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total            3                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    56353197     25.64%     25.64% |    52636295     23.95%     49.59% |    56477395     25.70%     75.29% |    54295395     24.71%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    219762282                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    39127302     25.30%     25.30% |    38217690     24.72%     50.02% |    38987743     25.21%     75.24% |    38292515     24.76%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    154625250                      
system.ruby.L1Cache_Controller.M.allocTBE |      617620     15.68%     15.68% |     1238326     31.45%     47.13% |      678895     17.24%     64.37% |     1402827     35.63%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      3937668                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      617788     15.69%     15.69% |     1238472     31.45%     47.13% |      679019     17.24%     64.38% |     1403011     35.62%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      3938290                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |          70     25.74%     25.74% |         112     41.18%     66.91% |          40     14.71%     81.62% |          50     18.38%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total          272                      
system.ruby.L1Cache_Controller.MloadMEvent |    56353197     25.64%     25.64% |    52636295     23.95%     49.59% |    56477395     25.70%     75.29% |    54295395     24.71%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    219762282                      
system.ruby.L1Cache_Controller.MstoreMEvent |    39127302     25.30%     25.30% |    38217690     24.72%     50.02% |    38987743     25.21%     75.24% |    38292515     24.76%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    154625250                      
system.ruby.L1Cache_Controller.Progress  |      130297     23.71%     23.71% |      155476     28.29%     51.99% |      118100     21.49%     73.48% |      145745     26.52%    100.00%
system.ruby.L1Cache_Controller.Progress::total       549618                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   702491350     24.91%     24.91% |   705484325     25.02%     49.93% |   704700650     24.99%     74.92% |   707208739     25.08%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2819885064                      
system.ruby.L1Cache_Controller.S.allocTBE |     1402361     25.12%     25.12% |     1425058     25.53%     50.65% |     1388478     24.87%     75.53% |     1366115     24.47%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      5582012                      
system.ruby.L1Cache_Controller.S.deallocTBE |        2110     83.40%     83.40% |         138      5.45%     88.85% |         142      5.61%     94.47% |         140      5.53%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         2530                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1401096     25.10%     25.10% |     1425768     25.54%     50.63% |     1389194     24.88%     75.52% |     1366808     24.48%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      5582866                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |          74     40.00%     40.00% |          43     23.24%     63.24% |          39     21.08%     84.32% |          29     15.68%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total          185                      
system.ruby.L1Cache_Controller.S_store.Progress |      127541     23.32%     23.32% |      155459     28.43%     51.76% |      118083     21.60%     73.35% |      145723     26.65%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       546806                      
system.ruby.L1Cache_Controller.SloadSEvent |   702491350     24.91%     24.91% |   705484325     25.02%     49.93% |   704700650     24.99%     74.92% |   707208739     25.08%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2819885064                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           2     66.67%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total            3                      
system.ruby.L1Cache_Controller.Stallmandatory_in |         144     31.51%     31.51% |         155     33.92%     65.43% |          79     17.29%     82.71% |          79     17.29%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total          457                      
system.ruby.L1Cache_Controller.allocI_load |     1401096     25.10%     25.10% |     1425768     25.54%     50.63% |     1389194     24.88%     75.52% |     1366809     24.48%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      5582867                      
system.ruby.L1Cache_Controller.allocI_store |      491780     14.49%     14.49% |     1083198     31.92%     46.41% |      561056     16.53%     62.95% |     1257419     37.05%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      3393453                      
system.ruby.L1Cache_Controller.allocTBE  |     2019981     21.22%     21.22% |     2663384     27.98%     49.20% |     2067373     21.72%     70.91% |     2768942     29.09%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      9519680                      
system.ruby.L1Cache_Controller.deallocTBE |        2110     83.40%     83.40% |         138      5.45%     88.85% |         142      5.61%     94.47% |         140      5.53%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         2530                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     1891863     21.09%     21.09% |     2507972     27.95%     49.04% |     1949268     21.73%     70.76% |     2623210     29.24%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      8972313                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1401096     25.10%     25.10% |     1425768     25.54%     50.63% |     1389194     24.88%     75.52% |     1366808     24.48%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      5582866                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      617788     15.69%     15.69% |     1238472     31.45%     47.13% |      679019     17.24%     64.38% |     1403011     35.62%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      3938290                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    480847157                      
system.ruby.LD.hit_latency_hist_seqr     |   480847157    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    480847157                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    484066326                      
system.ruby.LD.latency_hist_seqr         |   484066326    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     484066326                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      3219169                      
system.ruby.LD.miss_latency_hist_seqr    |     3219169    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      3219169                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       168098                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      168098    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       168098                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       183563                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      183563    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       183563                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        15465                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       15465    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        15465                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       183563                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      183563    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       183563                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       183563                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      183563    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       183563                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      7216632                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     7216632    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      7216632                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      7273319                      
system.ruby.RMW_Read.latency_hist_seqr   |     7273319    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      7273319                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        56687                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       56687    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        56687                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    147056957                      
system.ruby.ST.hit_latency_hist_seqr     |   147056957    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    147056957                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    150923095                      
system.ruby.ST.latency_hist_seqr         |   150923095    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     150923095                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      3866138                      
system.ruby.ST.miss_latency_hist_seqr    |     3866138    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      3866138                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.006646                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.996526                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002299                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5911.300031                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001648                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.007042                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.728115                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 23910.882380                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002940                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999967                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.006506                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.970434                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002247                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5838.958270                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001623                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999998                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.006897                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.835897                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 24512.955503                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.002904                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999967                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.006717                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.977382                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002321                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5957.550654                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001682                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999884                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.007126                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3000.664262                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 24534.121517                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.003004                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999857                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.006478                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.995605                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002246                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5779.020221                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001632                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999956                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.006927                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3000.619583                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 25494.903974                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.002920                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999930                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        10009                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  6252.726432                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000324                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 599760.033261                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000588                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 24051.569237                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 103409.979246                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   961.745092                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   3194272596                      
system.ruby.hit_latency_hist_seqr        |  3194272596    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   3194272596                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     1.000519                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6547.066584                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.416944                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2377.942614                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001913                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000990                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16615.296335                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   986.239725                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.001227                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6584.822969                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.429005                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  3001.362003                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.002530                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.001304                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16539.114913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   506.448407                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.000954                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6437.680888                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.419299                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2450.018215                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.001965                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.722042                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.001012                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16555.185616                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   503.421001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.001284                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6544.774319                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.433550                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  3088.694846                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002638                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.870422                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.001355                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16641.363924                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   518.708716                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     3203793752                      
system.ruby.latency_hist_seqr            |  3203793752    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       3203793752                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      9521156                      
system.ruby.miss_latency_hist_seqr       |     9521156    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      9521156                      
system.ruby.network.average_flit_latency    16.680482                      
system.ruby.network.average_flit_network_latency    12.523998                      
system.ruby.network.average_flit_queueing_latency     4.156485                      
system.ruby.network.average_flit_vnet_latency |   15.207608                       |    5.002566                       |   10.762131                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    6.006173                       |    6.000000                       |    1.099587                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.000820                      
system.ruby.network.average_packet_latency    15.870457                      
system.ruby.network.average_packet_network_latency    12.336011                      
system.ruby.network.average_packet_queueing_latency     3.534447                      
system.ruby.network.average_packet_vnet_latency |   25.202331                       |    5.002566                       |    9.264413                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    6.004164                       |    6.000000                       |    1.064771                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.133384                      
system.ruby.network.avg_vc_load          |    0.052349     39.25%     39.25% |    0.005929      4.45%     43.69% |    0.005829      4.37%     48.06% |    0.005828      4.37%     52.43% |    0.009882      7.41%     59.84% |    0.001100      0.82%     60.66% |    0.001098      0.82%     61.49% |    0.001098      0.82%     62.31% |    0.037465     28.09%     90.40% |    0.004429      3.32%     93.72% |    0.004192      3.14%     96.86% |    0.004184      3.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.133384                      
system.ruby.network.ext_in_link_utilization     90844783                      
system.ruby.network.ext_out_link_utilization     90844783                      
system.ruby.network.flit_network_latency |   724391231                       |    44902396                       |   368446223                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   286094886                       |    53855236                       |    37644836                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |    47633476     52.43%     52.43% |     8975872      9.88%     62.31% |    34235435     37.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total     90844783                      
system.ruby.network.flits_received       |    47633476     52.43%     52.43% |     8975872      9.88%     62.31% |    34235435     37.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total     90844783                      
system.ruby.network.int_link_utilization     90919244                      
system.ruby.network.packet_network_latency |   240191318                       |    44902396                       |   171313549                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    57222802                       |    53855236                       |    19689284                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |     9530520     25.76%     25.76% |     8975872     24.26%     50.02% |    18491571     49.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total     36997963                      
system.ruby.network.packets_received     |     9530520     25.76%     25.76% |     8975872     24.26%     50.02% |    18491571     49.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total     36997963                      
system.ruby.network.routers0.buffer_reads     42136440                      
system.ruby.network.routers0.buffer_writes     42136440                      
system.ruby.network.routers0.crossbar_activity     42136440                      
system.ruby.network.routers0.sw_input_arbiter_activity     42170049                      
system.ruby.network.routers0.sw_output_arbiter_activity     42136440                      
system.ruby.network.routers1.buffer_reads     47724082                      
system.ruby.network.routers1.buffer_writes     47724082                      
system.ruby.network.routers1.crossbar_activity     47724082                      
system.ruby.network.routers1.sw_input_arbiter_activity     47758493                      
system.ruby.network.routers1.sw_output_arbiter_activity     47724082                      
system.ruby.network.routers2.buffer_reads     43007795                      
system.ruby.network.routers2.buffer_writes     43007795                      
system.ruby.network.routers2.crossbar_activity     43007795                      
system.ruby.network.routers2.sw_input_arbiter_activity     43040868                      
system.ruby.network.routers2.sw_output_arbiter_activity     43007795                      
system.ruby.network.routers3.buffer_reads     48895710                      
system.ruby.network.routers3.buffer_writes     48895710                      
system.ruby.network.routers3.crossbar_activity     48895710                      
system.ruby.network.routers3.sw_input_arbiter_activity     48930716                      
system.ruby.network.routers3.sw_output_arbiter_activity     48895710                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   3203793753                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000075                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  3203793735    100.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   3203793753                      
system.switch_cpus0.Branches                 59947003                       # Number of branches fetched
system.switch_cpus0.committedInsts          438580748                       # Number of instructions committed
system.switch_cpus0.committedOps            794902452                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          122654607                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                40713                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           37877928                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 8053                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.050495                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          639265206                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                17985                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.949505                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              2043786545                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1940586166.735784                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    288442625                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    228221285                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     45487342                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     272926409                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            272926409                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    411445665                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    247600905                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            9015174                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      103200378.264216                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    612545762                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           612545762                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   1152930749                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    447643771                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          122613886                       # Number of load instructions
system.switch_cpus0.num_mem_refs            160483798                       # number of memory refs
system.switch_cpus0.num_store_insts          37869912                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       316087      0.04%      0.04% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        476239253     59.91%     59.95% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         4883953      0.61%     60.57% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            46056      0.01%     60.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       29968673      3.77%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            256      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             638      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        19959040      2.51%     66.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             512      0.00%     66.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        7642521      0.96%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           278      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     42962640      5.40%     73.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp        40000      0.01%     73.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      8493079      1.07%     74.29% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      1016055      0.13%     74.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     42847139      5.39%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt         2508      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     79.81% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        52719619      6.63%     86.44% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       23962876      3.01%     89.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     69894267      8.79%     98.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     13907036      1.75%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         794902486                       # Class of executed instruction
system.switch_cpus1.Branches                 59690055                       # Number of branches fetched
system.switch_cpus1.committedInsts          438215289                       # Number of instructions committed
system.switch_cpus1.committedOps            793177628                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          122387315                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                39809                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           37606872                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 8441                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.008415                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          638815160                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                18640                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.991585                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              2043274036                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      2026079034.428479                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    287020800                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    227742834                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     45273456                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     273209419                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            273209419                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    411922729                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    247858591                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            8978248                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      17195001.571521                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    610774073                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           610774073                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   1149050841                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    446182279                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          122348050                       # Number of load instructions
system.switch_cpus1.num_mem_refs            159946707                       # number of memory refs
system.switch_cpus1.num_store_insts          37598657                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       146623      0.02%      0.02% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        475056709     59.89%     59.91% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         4877897      0.61%     60.53% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            45769      0.01%     60.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       29994143      3.78%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             80      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             414      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     64.31% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        20002738      2.52%     66.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt              64      0.00%     66.84% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        7655535      0.97%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift           186      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     43010892      5.42%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      8512909      1.07%     74.30% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      1015001      0.13%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     42869479      5.40%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt         2508      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.83% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        52408840      6.61%     86.44% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       23688039      2.99%     89.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     69939210      8.82%     98.25% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     13910618      1.75%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         793177654                       # Class of executed instruction
system.switch_cpus2.Branches                 59964867                       # Number of branches fetched
system.switch_cpus2.committedInsts          440077539                       # Number of instructions committed
system.switch_cpus2.committedOps            796389065                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          122784858                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                37431                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           37815504                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 7896                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.044770                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          641450170                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                17899                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.955230                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              2043245836                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1951770048.196419                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    288309906                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    228821191                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     45496287                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     274434848                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            274434848                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    413721901                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    248878243                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            9002604                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      91475787.803581                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    613229910                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           613229910                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   1153529972                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    447855639                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          122747424                       # Number of load instructions
system.switch_cpus2.num_mem_refs            160555060                       # number of memory refs
system.switch_cpus2.num_store_insts          37807636                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       143094      0.02%      0.02% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        477062534     59.90%     59.92% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         4876496      0.61%     60.53% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            44832      0.01%     60.54% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       30130991      3.78%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             32      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             414      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        20010980      2.51%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt              64      0.00%     66.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        7698119      0.97%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift           186      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     43166932      5.42%     73.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      8532569      1.07%     74.30% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      1015501      0.13%     74.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     43108779      5.41%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt         2508      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        52511196      6.59%     86.43% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       23759898      2.98%     89.42% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     70236228      8.82%     98.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     14047738      1.76%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         796389091                       # Class of executed instruction
system.switch_cpus3.Branches                 59999591                       # Number of branches fetched
system.switch_cpus3.committedInsts          440262598                       # Number of instructions committed
system.switch_cpus3.committedOps            796767102                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          122822634                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                39958                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           37843293                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 8390                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.000367                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          641706646                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                18771                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.999633                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              2043786632                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2043035736.031598                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    288573835                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    228955418                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     45525019                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     274485257                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            274485257                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    413805478                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    248923464                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            9014179                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      750895.968402                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    613573525                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           613573525                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   1154210167                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    448139268                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          122782680                       # Number of load instructions
system.switch_cpus3.num_mem_refs            160617625                       # number of memory refs
system.switch_cpus3.num_store_insts          37834945                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       146667      0.02%      0.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        477338998     59.91%     59.93% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         4878442      0.61%     60.54% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            48416      0.01%     60.55% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       30135658      3.78%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt             96      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd             518      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     64.33% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        20017920      2.51%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             272      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        7700862      0.97%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift           201      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.81% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     43175337      5.42%     73.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     73.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp        40000      0.01%     73.23% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      8536102      1.07%     74.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      1015343      0.13%     74.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.43% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     43112166      5.41%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt         2508      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     79.84% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        52538462      6.59%     86.44% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       23785991      2.99%     89.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     70244218      8.82%     98.24% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     14048954      1.76%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         796767131                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           97                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           48                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 941289916.687500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 196429663.729413                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value     11156000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    993125000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           48                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 976143357500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  45181916001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 97374429512000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions            6                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean     55309250                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 541997.347779                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     54926000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value     55692500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1021517911001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED    110618500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 97374126256000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          123                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           61                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 845904811.475410                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 236733003.122314                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           61    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value    327615000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    991258000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           61                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON    715526501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  51600193500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 98343439065500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           22                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean    781787091                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 348452558.924026                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value    202430500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    993036500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1012585583500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   8599658001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 97374569544000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 1021893359001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 1021893359001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 1021893359001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 1021893359001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2    155107136                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total         155107136                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2     64881024                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total       64881024                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2      2423549                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total            2423549                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2      1013766                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total           1013766                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    151784073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            151784073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     63490993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            63490993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    215275066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           215275066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples   2869457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.001375499998                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds        46490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds        46490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState            5376435                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState            758253                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                    2423549                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                   1013766                       # Number of write requests accepted
system.mem_ctrls2.readBursts                  2423549                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                 1013766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                358232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts               209626                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0           118997                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            33139                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            89513                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3           113026                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4           149417                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5           165806                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6           120941                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7           136621                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8           110438                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            68091                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10          141095                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11          213120                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12          418134                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13          111525                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           60148                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           15306                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0            76889                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1            10754                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2            30112                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3            31451                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4            39292                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5            69131                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6            43536                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7            74067                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8            98305                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9            34417                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10           70407                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11           32935                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12           91803                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13           59637                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14           30160                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15           11222                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.03                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     24.95                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                 26619628503                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat               10326585000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat            65344322253                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    12888.88                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               31638.88                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                 1116959                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                 558294                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                54.08                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               69.43                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6              2423549                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6             1013766                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                1966135                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  96387                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                   2346                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     63                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     36                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     37                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     35                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     40                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     75                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     57                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    39                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    23                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    20                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                    12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     8                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                 29282                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                 29855                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                 45732                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                 46657                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                 46671                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                 46674                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                 46682                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                 46642                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                 46660                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                 46653                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                 46648                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                 46642                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                 46638                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                 46588                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                 46559                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                 46515                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                 46492                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                 46490                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    43                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples      1194175                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   153.782539                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   115.193399                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   144.410152                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       610365     51.11%     51.11% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255       348868     29.21%     80.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383       130513     10.93%     91.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511        54531      4.57%     95.82% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639        25256      2.11%     97.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767        11874      0.99%     98.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895         6385      0.53%     99.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023         3048      0.26%     99.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151         3335      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total      1194175                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples        46490                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     44.424220                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    41.236217                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    16.890791                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-31         10208     21.96%     21.96% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-63        30717     66.07%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-95         5267     11.33%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-127          276      0.59%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::128-159           18      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::160-191            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total        46490                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples        46490                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.296580                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.267447                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.994735                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16           16829     36.20%     36.20% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17             327      0.70%     36.90% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18           28086     60.41%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19            1216      2.62%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20              30      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total        46490                       # Writes before turning the bus around for reads
system.mem_ctrls2.bytesReadDRAM             132180288                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ               22926848                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten               51463552                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys              155107136                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys            64881024                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                      129.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       50.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   151.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    63.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        1.40                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 1021892988500                       # Total gap between requests
system.mem_ctrls2.avgGap                    297293.96                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2    132180288                       # Per-master bytes read from memory
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2     51463552                       # Per-master bytes write to memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 129348416.677469238639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 50360980.964110210538                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2      2423549                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2      1013766                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2  65344322253                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2 24559731165632                       # Per-master write total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     26962.25                       # Per-master read average memory access latency
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  24226232.84                       # Per-master write average memory access latency
system.mem_ctrls2.pageHitRate                   58.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.rank1.actEnergy          4299479520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy          2285216175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy         8124298980                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy        2238784920                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    80667197520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy    385433281800                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     67831563360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      550879822275                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       539.077603                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 172825522133                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  34123180000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 814944656868                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy          4226979960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy          2246677950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy         6622064400                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy        1958711040                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    80667197520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy    299819060070                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    139927637760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      535468328700                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       523.996290                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 360891022543                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  34123180000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 626879156458                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3    150776384                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total         150776384                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3     62718784                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total       62718784                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3      2355881                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total            2355881                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3       979981                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total            979981                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    147546104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            147546104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     61375077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            61375077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    208921182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           208921182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples   2765577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.001369488500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds        45224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds        45224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState            5176420                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState            740049                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                    2355881                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                    979981                       # Number of write requests accepted
system.mem_ctrls3.readBursts                  2355881                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                  979981                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                374960                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts               195325                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0           109261                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            30818                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            70781                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3           109316                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4           165037                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5           139604                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6           116277                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7           111695                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8           112470                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            63166                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10          152225                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11          204685                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12          407377                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13          113189                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           56139                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           18881                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0            70963                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1            13760                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2            30610                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3            32114                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4            37671                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5            57133                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6            44004                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7            64228                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8           101202                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9            30768                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10           76182                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11           32734                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12           89432                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13           64515                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14           28248                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15           11073                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.03                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     24.91                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                 25968787300                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                9904605000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat            63111056050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    13109.45                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               31859.45                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                 1048897                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                 539790                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                52.95                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               68.79                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6              2355881                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6              979981                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                1887943                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  90508                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                   2037                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     50                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     36                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     32                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     43                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     76                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     67                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    47                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    22                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    16                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                 29737                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                 30263                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                 44570                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                 45352                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                 45397                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                 45419                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                 45353                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                 45375                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                 45356                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                 45395                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                 45381                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                 45363                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                 45358                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                 45303                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                 45292                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                 45240                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                 45225                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                 45225                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    36                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples      1176862                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   150.395503                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   112.775822                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   144.203227                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       611453     51.96%     51.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255       349552     29.70%     81.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383       115123      9.78%     91.44% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511        52703      4.48%     95.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639        23173      1.97%     97.89% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767        12067      1.03%     98.91% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895         5853      0.50%     99.41% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023         3014      0.26%     99.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151         3924      0.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total      1176862                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples        45224                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     43.801344                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    40.913085                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    15.912980                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-31          9855     21.79%     21.79% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-63        30765     68.03%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-95         4451      9.84%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::96-127          140      0.31%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::128-159            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::160-191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::192-223            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total        45224                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples        45224                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.350013                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.321971                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.975278                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16           15143     33.48%     33.48% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17             303      0.67%     34.15% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18           28610     63.26%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19            1142      2.53%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20              26      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total        45224                       # Writes before turning the bus around for reads
system.mem_ctrls3.bytesReadDRAM             126778944                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ               23997440                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten               50216768                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys              150776384                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys            62718784                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                      124.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       49.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   147.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    61.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        1.35                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 1021893107000                       # Total gap between requests
system.mem_ctrls3.avgGap                    306335.55                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3    126778944                       # Per-master bytes read from memory
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3     50216768                       # Per-master bytes write to memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 124062792.739879176021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 49140908.449675969779                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3      2355881                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3       979981                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3  63111056050                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3 24499898496763                       # Per-master write total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     26788.73                       # Per-master read average memory access latency
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  25000381.13                       # Per-master write average memory access latency
system.mem_ctrls3.pageHitRate                   57.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.rank1.actEnergy          4245493980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy          2256514590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy         8054862480                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy        2266283880                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    80667197520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy    383589369990                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     69384388320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      550464110760                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       538.670798                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 176837101365                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  34123180000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 810933077636                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy          4157364960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy          2209676700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy         6088913460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy        1829521260                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    80667197520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy    294796941690                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    144156931680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      533906547270                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       522.467968                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 371958448788                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  34123180000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 615811730213                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0    153300032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         153300032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0     62299392                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       62299392                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0      2395313                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2395313                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0       973428                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            973428                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    150015685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            150015685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     60964671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            60964671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    210980355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           210980355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples   2847615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001340133500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        45610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        45610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5323886                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            743570                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2395313                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    973428                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2395313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  973428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                336229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts               184897                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           147124                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            52345                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            72594                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           123744                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           165892                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           133434                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           125441                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           127686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           113734                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            58900                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          119915                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          192597                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          425625                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          106138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           65090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           28825                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            71121                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             9965                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            30699                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            38703                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            39284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            57458                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            41609                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            75897                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           101152                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            35593                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           69188                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           30949                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           86508                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           58635                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           26463                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           15289                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.03                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.93                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 27278259728                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10295420000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            65886084728                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    13247.76                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               31997.76                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1082178                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 549859                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                52.56                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               69.73                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2395313                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              973428                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1960102                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  96283                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2267                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     60                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     45                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     75                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     64                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    37                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    24                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 28576                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 29074                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 44878                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 45770                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 45788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 45788                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 45799                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 45793                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 45751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 45757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 45764                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 45755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 45734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 45695                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 45683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 45641                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 45615                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 45611                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1215552                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   149.928237                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   112.682809                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   142.584346                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       633097     52.08%     52.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       359232     29.55%     81.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       121463      9.99%     91.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        52931      4.35%     95.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        24102      1.98%     97.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        11950      0.98%     98.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         6262      0.52%     99.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3073      0.25%     99.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         3442      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1215552                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        45610                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.145253                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    41.969463                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.833861                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31          9103     19.96%     19.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63        30632     67.16%     87.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95         5592     12.26%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127          266      0.58%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159           11      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        45610                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        45610                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.288160                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.258999                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.995150                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           16675     36.56%     36.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             318      0.70%     37.26% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           27442     60.17%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1153      2.53%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              18      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        45610                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             131781376                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ               21518656                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               50464832                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              153300032                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            62299392                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      128.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       49.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   150.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    60.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.39                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1021893327500                       # Total gap between requests
system.mem_ctrls0.avgGap                    303345.77                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0    131781376                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0     50464832                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 128958051.091386973858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 49383657.849909380078                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0      2395313                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0       973428                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0  65886084728                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0 24539713978693                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27506.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  25209583.02                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   57.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          4198177200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2231372715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7931283360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2212115940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80667197520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    382251911730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     70510581600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      550002640065                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       538.219214                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 179868321441                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34123180000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 807901857560                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4480921200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2381647125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6770576400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1903921920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80667197520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    299733989280                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    139999478400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      535937731845                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       524.455636                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 361157106884                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34123180000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 626613072117                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1    150127104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         150127104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1     62164608                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       62164608                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1      2345736                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2345736                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1       971322                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            971322                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    146910735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            146910735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     60832774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            60832774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    207743509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           207743509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples   2773780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001358581500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        44865                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        44865                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5197677                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            733267                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2345737                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    971322                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2345737                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  971322                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                349434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts               193845                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           158055                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            41610                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            85405                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           125117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           162363                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           137515                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           110852                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            93824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           112526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            57128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          138555                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          194904                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          392757                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          105336                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           64768                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           15588                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            72301                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             9846                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            30721                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            35973                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            40600                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            55782                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            41509                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            67977                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            94525                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            33116                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           74056                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           36127                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           86004                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           58936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           28321                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           11659                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.03                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.91                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 26466510280                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                9981515000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            63897191530                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    13257.76                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               32007.76                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1036955                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 540617                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.94                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               69.53                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2345737                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              971322                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1900866                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  92905                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2089                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     64                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     34                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     82                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    39                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 28984                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 29561                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 44206                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 45007                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 45061                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 45037                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 45017                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 45014                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 45011                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 45007                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 45009                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 45013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 45006                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 44936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 44928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 44889                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 44865                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 44867                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1196177                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   148.405970                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   111.873261                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   141.509407                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       625510     52.29%     52.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       359094     30.02%     82.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       114836      9.60%     91.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        49673      4.15%     96.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        23549      1.97%     98.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        11293      0.94%     98.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5521      0.46%     99.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         3068      0.26%     99.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3633      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1196177                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        44865                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     44.494417                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    41.364787                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.386634                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-31          9544     21.27%     21.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-63        30018     66.91%     88.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-95         5151     11.48%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-127          142      0.32%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-159            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        44865                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        44865                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.328719                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.300077                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.986039                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           15551     34.66%     34.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             299      0.67%     35.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           27756     61.87%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1234      2.75%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              25      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        44865                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             127763392                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ               22363776                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               49756992                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              150127168                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            62164608                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      125.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       48.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   146.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    60.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.36                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.98                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1021893339000                       # Total gap between requests
system.mem_ctrls1.avgGap                    308072.10                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1    127763392                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1     49756992                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 125026149.621816828847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 48690982.832731485367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1      2345737                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1       971322                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1  63897191530                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1 24510177930316                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27239.71                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  25233833.82                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   56.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4246493580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2257053480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7722352680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2206723680                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80667197520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    381998220690                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     70724336160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      549822377790                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       538.042813                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 180378710414                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34123180000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 807391468587                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          4294260180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2282438235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6531250740                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1851580980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80667197520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    306504169410                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    134298242400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      536429139465                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       524.936516                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 346286518845                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34123180000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 641483660156                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  566                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 566                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4564                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4564                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2086                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio         1466                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3646                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   10260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          732                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          732                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         4172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         4184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          733                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         4280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         5057                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         4116                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         4120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         4120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         4144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    18237                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 98395754785501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             2801020                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             2861523                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              988500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             3271979                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1568000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             2915500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1545500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              271499                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1571000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             2833973                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
pancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1566500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              151999                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1540000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             2804487                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
  ----------
