Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Aug 27 20:16:11 2025
| Host         : b271721db919 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
| Design       : top
| Device       : xc7a35t
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------------------+----------------------------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay  | Clock Skew |  Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                                                                               Logical Path                                                                                                                              | Start Point Clock | End Point Clock | DSP Block |  RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                      Start Point Pin                      |                       End Point Pin                      |
+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------------------+----------------------------------------------------------+
| Path #1   | 83.330      | 22.730     | 9.144(41%)  | 13.586(59%) | -0.187     | 60.406 | 0.035             | Safely Timed       | Same Clock        | 28           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(5)-LUT4-(2)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[3]/D             |
| Path #2   | 83.330      | 22.757     | 9.144(41%)  | 13.613(59%) | -0.183     | 60.433 | 0.035             | Safely Timed       | Same Clock        | 28           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(5)-LUT4-(2)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[7]/D             |
| Path #3   | 83.330      | 22.406     | 9.343(42%)  | 13.063(58%) | -0.183     | 60.782 | 0.035             | Safely Timed       | Same Clock        | 28           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-CARRY4-LUT6-(3)-LUT6-(1)-LUT6-(1)-FDRE/D   | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[0]/D             |
| Path #4   | 83.330      | 22.314     | 9.343(42%)  | 12.971(58%) | -0.186     | 60.825 | 0.035             | Safely Timed       | Same Clock        | 28           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-CARRY4-LUT6-(3)-LUT5-(1)-LUT6-(1)-FDRE/D   | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[4]/D             |
| Path #5   | 83.330      | 22.272     | 8.914(41%)  | 13.358(59%) | -0.184     | 60.869 | 0.035             | Safely Timed       | Same Clock        | 28           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(5)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[1]/D             |
| Path #6   | 83.330      | 22.244     | 9.343(43%)  | 12.901(57%) | -0.187     | 60.894 | 0.035             | Safely Timed       | Same Clock        | 28           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D   | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[6]/D             |
| Path #7   | 83.330      | 22.125     | 9.343(43%)  | 12.782(57%) | -0.187     | 61.013 | 0.035             | Safely Timed       | Same Clock        | 28           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-CARRY4-LUT6-(3)-LUT6-(2)-LUT6-(1)-FDRE/D   | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[5]/D             |
| Path #8   | 83.330      | 22.061     | 9.343(43%)  | 12.718(57%) | -0.186     | 61.076 | 0.035             | Safely Timed       | Same Clock        | 28           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(2)-LUT4-(2)-LUT5-(1)-CARRY4-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT5-(2)-LUT6-(1)-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D   | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[2]/D             |
| Path #9   | 83.330      | 13.258     | 4.230(32%)  | 9.028(68%)  | -0.183     | 69.569 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-LUT6-(14)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-(1)-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[14]/D            |
| Path #10  | 83.330      | 13.491     | 4.221(32%)  | 9.270(68%)  | -0.183     | 69.575 | 0.035             | Safely Timed       | Same Clock        | 15           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-LUT6-(14)-LUT6-(2)-LUT6-(1)-CARRY4-LUT6-(1)-LUT3-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                           | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[15]/D            |
| Path #11  | 83.330      | 13.239     | 4.165(32%)  | 9.074(68%)  | -0.183     | 69.632 | 0.035             | Safely Timed       | Same Clock        | 13           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-LUT6-(14)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-(1)-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                       | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[13]/D            |
| Path #12  | 83.330      | 12.809     | 4.149(33%)  | 8.660(67%)  | -0.183     | 70.063 | 0.035             | Safely Timed       | Same Clock        | 14           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-LUT6-(14)-LUT2-(1)-LUT6-(1)-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                    | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[12]/D            |
| Path #13  | 83.330      | 12.108     | 3.940(33%)  | 8.168(67%)  | -0.183     | 70.936 | 0.035             | Safely Timed       | Same Clock        | 14           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-LUT6-(14)-LUT2-(1)-LUT6-(1)-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                    | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[11]/D            |
| Path #14  | 83.330      | 11.746     | 3.656(32%)  | 8.090(68%)  | -0.180     | 71.397 | 0.035             | Safely Timed       | Same Clock        | 11           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT4-(1)-CARRY4-(2)-LUT4-(2)-LUT6-(2)-LUT2-(1)-FDRE/D                                                                                                                                           | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/branch_conds_EX_reg[0]/D              |
| Path #15  | 83.330      | 11.740     | 3.650(32%)  | 8.090(68%)  | -0.180     | 71.449 | 0.035             | Safely Timed       | Same Clock        | 11           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT4-(1)-CARRY4-(2)-LUT4-(2)-LUT6-(2)-LUT2-(1)-FDRE/D                                                                                                                                           | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/branch_conds_EX_reg[1]/D              |
| Path #16  | 83.330      | 10.966     | 3.532(33%)  | 7.434(67%)  | -0.184     | 72.173 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT4-(1)-CARRY4-(2)-LUT4-(2)-LUT6-(1)-FDRE/D                                                                                                                                                    | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/branch_conds_EX_reg[2]/D              |
| Path #17  | 83.330      | 10.171     | 3.662(37%)  | 6.509(63%)  | -0.180     | 72.974 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-LUT5-(1)-CARRY4-CARRY4-LUT6-(1)-FDRE/D                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/branch_conds_EX_reg[3]/D              |
| Path #18  | 83.330      | 9.813      | 3.399(35%)  | 6.414(65%)  | -0.181     | 73.331 | 0.035             | Safely Timed       | Same Clock        | 11           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT6-(16)-LUT4-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                              | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[10]/D            |
| Path #19  | 83.330      | 9.449      | 3.067(33%)  | 6.382(67%)  | -0.181     | 73.693 | 0.035             | Safely Timed       | Same Clock        | 11           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT6-(16)-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                              | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[8]/D             |
| Path #20  | 83.330      | 9.426      | 3.253(35%)  | 6.173(65%)  | -0.181     | 73.716 | 0.035             | Safely Timed       | Same Clock        | 11           | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(2)-LUT6-(24)-LUT6-(16)-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                              | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 24          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/operation_result_reg[9]/D             |
| Path #21  | 83.330      | 8.002      | 2.024(26%)  | 5.978(74%)  | -0.042     | 74.513 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #22  | 83.330      | 8.180      | 2.176(27%)  | 6.004(73%)  | -0.179     | 74.624 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(33)-FDRE/D                                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[13]/D                |
| Path #23  | 83.330      | 7.885      | 2.024(26%)  | 5.861(74%)  | -0.042     | 74.630 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #24  | 83.330      | 7.804      | 2.024(26%)  | 5.780(74%)  | -0.040     | 74.713 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #25  | 83.330      | 7.770      | 2.016(26%)  | 5.754(74%)  | -0.040     | 74.747 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #26  | 83.330      | 7.756      | 2.016(26%)  | 5.740(74%)  | -0.042     | 74.759 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #27  | 83.330      | 7.742      | 2.016(27%)  | 5.726(73%)  | -0.042     | 74.773 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #28  | 83.330      | 7.717      | 2.024(27%)  | 5.693(73%)  | -0.030     | 74.810 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #29  | 83.330      | 8.031      | 2.168(27%)  | 5.863(73%)  | -0.180     | 74.814 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(5)-LUT3-(25)-FDRE/D                                                                                                                                                                                          | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[15]/D                |
| Path #30  | 83.330      | 7.683      | 2.016(27%)  | 5.667(73%)  | -0.042     | 74.832 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #31  | 83.330      | 7.677      | 2.024(27%)  | 5.653(73%)  | -0.040     | 74.840 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #32  | 83.330      | 7.680      | 2.024(27%)  | 5.656(73%)  | -0.034     | 74.843 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #33  | 83.330      | 7.566      | 1.980(27%)  | 5.586(73%)  | -0.104     | 74.887 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #34  | 83.330      | 7.622      | 2.016(27%)  | 5.606(73%)  | -0.040     | 74.895 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #35  | 83.330      | 7.615      | 2.016(27%)  | 5.599(73%)  | -0.040     | 74.902 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #36  | 83.330      | 7.599      | 2.024(27%)  | 5.575(73%)  | -0.034     | 74.924 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #37  | 83.330      | 7.502      | 1.980(27%)  | 5.522(73%)  | -0.102     | 74.953 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #38  | 83.330      | 7.551      | 2.016(27%)  | 5.535(73%)  | -0.034     | 74.972 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #39  | 83.330      | 7.542      | 2.024(27%)  | 5.518(73%)  | -0.030     | 74.985 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #40  | 83.330      | 7.511      | 2.016(27%)  | 5.495(73%)  | -0.034     | 75.012 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #41  | 83.330      | 7.502      | 2.016(27%)  | 5.486(73%)  | -0.030     | 75.025 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #42  | 83.330      | 7.422      | 1.980(27%)  | 5.442(73%)  | -0.110     | 75.025 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #43  | 83.330      | 7.486      | 2.016(27%)  | 5.470(73%)  | -0.034     | 75.037 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #44  | 83.330      | 7.379      | 2.024(28%)  | 5.355(72%)  | -0.136     | 75.042 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #45  | 83.330      | 7.478      | 2.024(28%)  | 5.454(72%)  | -0.028     | 75.051 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #46  | 83.330      | 7.368      | 2.024(28%)  | 5.344(72%)  | -0.138     | 75.051 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #47  | 83.330      | 7.459      | 2.024(28%)  | 5.435(72%)  | -0.028     | 75.070 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #48  | 83.330      | 7.416      | 2.016(28%)  | 5.400(72%)  | -0.030     | 75.111 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #49  | 83.330      | 7.292      | 2.016(28%)  | 5.276(72%)  | -0.136     | 75.129 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #50  | 83.330      | 7.317      | 1.980(28%)  | 5.337(72%)  | -0.106     | 75.134 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #51  | 83.330      | 7.375      | 2.016(28%)  | 5.359(72%)  | -0.028     | 75.154 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #52  | 83.330      | 7.354      | 2.016(28%)  | 5.338(72%)  | -0.039     | 75.164 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #53  | 83.330      | 7.360      | 2.016(28%)  | 5.344(72%)  | -0.030     | 75.167 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #54  | 83.330      | 7.343      | 2.024(28%)  | 5.319(72%)  | -0.039     | 75.175 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #55  | 83.330      | 7.236      | 2.016(28%)  | 5.220(72%)  | -0.136     | 75.185 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #56  | 83.330      | 7.175      | 2.024(29%)  | 5.151(71%)  | -0.147     | 75.235 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #57  | 83.330      | 7.275      | 2.024(28%)  | 5.251(72%)  | -0.039     | 75.243 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #58  | 83.330      | 7.168      | 2.024(29%)  | 5.144(71%)  | -0.136     | 75.253 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #59  | 83.330      | 7.264      | 2.016(28%)  | 5.248(72%)  | -0.039     | 75.254 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #60  | 83.330      | 7.149      | 2.024(29%)  | 5.125(71%)  | -0.138     | 75.270 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #61  | 83.330      | 7.250      | 1.757(25%)  | 5.493(75%)  | -0.037     | 75.270 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #62  | 83.330      | 7.182      | 1.980(28%)  | 5.202(72%)  | -0.104     | 75.271 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #63  | 83.330      | 7.794      | 2.140(28%)  | 5.654(72%)  | -0.179     | 75.274 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-FDRE/D                                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[11]/D                |
| Path #64  | 83.330      | 7.254      | 2.016(28%)  | 5.238(72%)  | -0.028     | 75.275 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #65  | 83.330      | 7.226      | 2.016(28%)  | 5.210(72%)  | -0.039     | 75.292 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #66  | 83.330      | 7.220      | 2.016(28%)  | 5.204(72%)  | -0.028     | 75.309 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #67  | 83.330      | 7.099      | 2.016(29%)  | 5.083(71%)  | -0.140     | 75.318 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #68  | 83.330      | 7.208      | 2.024(29%)  | 5.184(71%)  | -0.027     | 75.322 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #69  | 83.330      | 7.045      | 2.024(29%)  | 5.021(71%)  | -0.138     | 75.374 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #70  | 83.330      | 7.034      | 2.016(29%)  | 5.018(71%)  | -0.136     | 75.387 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #71  | 83.330      | 7.021      | 2.016(29%)  | 5.005(71%)  | -0.142     | 75.394 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #72  | 83.330      | 7.128      | 2.024(29%)  | 5.104(71%)  | -0.027     | 75.402 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #73  | 83.330      | 7.418      | 2.168(30%)  | 5.250(70%)  | -0.183     | 75.404 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-LUT3-(33)-FDRE/D                                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[14]/D                |
| Path #74  | 83.330      | 7.011      | 2.016(29%)  | 4.995(71%)  | -0.138     | 75.408 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #75  | 83.330      | 7.007      | 2.016(29%)  | 4.991(71%)  | -0.138     | 75.412 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #76  | 83.330      | 7.107      | 1.757(25%)  | 5.350(75%)  | -0.035     | 75.415 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #77  | 83.330      | 6.998      | 2.024(29%)  | 4.974(71%)  | -0.141     | 75.418 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #78  | 83.330      | 6.999      | 2.024(29%)  | 4.975(71%)  | -0.138     | 75.420 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #79  | 83.330      | 7.098      | 2.016(29%)  | 5.082(71%)  | -0.027     | 75.432 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #80  | 83.330      | 7.094      | 1.757(25%)  | 5.337(75%)  | -0.029     | 75.434 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #81  | 83.330      | 6.971      | 2.016(29%)  | 4.955(71%)  | -0.138     | 75.448 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #82  | 83.330      | 6.964      | 2.016(29%)  | 4.948(71%)  | -0.138     | 75.455 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #83  | 83.330      | 7.600      | 2.148(29%)  | 5.452(71%)  | -0.182     | 75.456 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT4-(27)-FDRE/D                                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[5]/D                 |
| Path #84  | 83.330      | 6.980      | 1.980(29%)  | 5.000(71%)  | -0.101     | 75.476 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #85  | 83.330      | 6.916      | 2.016(30%)  | 4.900(70%)  | -0.141     | 75.500 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #86  | 83.330      | 6.863      | 2.024(30%)  | 4.839(70%)  | -0.147     | 75.547 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #87  | 83.330      | 6.976      | 1.757(26%)  | 5.219(74%)  | -0.025     | 75.556 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[1]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[1]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1] |
| Path #88  | 83.330      | 6.843      | 2.016(30%)  | 4.827(70%)  | -0.138     | 75.576 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #89  | 83.330      | 6.837      | 2.024(30%)  | 4.813(70%)  | -0.140     | 75.580 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #90  | 83.330      | 6.941      | 2.016(30%)  | 4.925(70%)  | -0.027     | 75.589 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #91  | 83.330      | 6.827      | 2.016(30%)  | 4.811(70%)  | -0.140     | 75.590 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[4]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[4]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4] |
| Path #92  | 83.330      | 6.826      | 2.016(30%)  | 4.810(70%)  | -0.138     | 75.593 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[2]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[2]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2] |
| Path #93  | 83.330      | 7.461      | 2.140(29%)  | 5.321(71%)  | -0.179     | 75.598 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT3-(31)-FDRE/D                                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[12]/D                |
| Path #94  | 83.330      | 6.805      | 2.016(30%)  | 4.789(70%)  | -0.147     | 75.605 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
| Path #95  | 83.330      | 6.812      | 2.024(30%)  | 4.788(70%)  | -0.140     | 75.605 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #96  | 83.330      | 7.422      | 2.140(29%)  | 5.282(71%)  | -0.179     | 75.612 | 0.035             | Safely Timed       | Same Clock        | 6            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-LUT4-(27)-FDRE/D                                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | FDRE/D                  | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | processor/stage_EX/data_op_addr_reg[3]/D                 |
| Path #97  | 83.330      | 6.796      | 2.024(30%)  | 4.772(70%)  | -0.143     | 75.618 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(3)-LUT6-(26)-RAMB36E1/DIADI[0]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[0]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0] |
| Path #98  | 83.330      | 6.794      | 2.024(30%)  | 4.770(70%)  | -0.141     | 75.622 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[5]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[5]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5] |
| Path #99  | 83.330      | 6.819      | 1.980(30%)  | 4.839(70%)  | -0.103     | 75.635 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(31)-RAMB36E1/DIADI[6]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 31          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[6]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6] |
| Path #100 | 83.330      | 6.780      | 2.016(30%)  | 4.764(70%)  | -0.140     | 75.637 | 0.035             | Safely Timed       | Same Clock        | 5            | NA     | RAMB36E1/CLKARDCLK-(1)-LUT6-(1)-MUXF7-MUXF8-LUT4-(1)-LUT5-(29)-RAMB36E1/DIADI[3]                                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 29          | 0          | 0          | RAMB36E1/CLKARDCLK        | RAMB36E1/DIADI[3]       | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK | DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3] |
+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------------------+----------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+----+-----+----+---+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2  |  3 |  4 |  5  |  6 | 7 | 10 | 11 | 13 | 14 | 15 | 28 |
+-----------------+-------------+-----+-----+-----+----+----+-----+----+---+----+----+----+----+----+----+
| clk_pin         | 83.330ns    | 344 | 227 | 104 | 71 | 49 | 152 | 32 | 1 |  2 |  5 |  2 |  2 |  1 |  8 |
+-----------------+-------------+-----+-----+-----+----+----+-----+----+---+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


