\hypertarget{struct_r_t_c___type_def}{\section{R\-T\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_r_t_c___type_def}\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}}
}


Real-\/\-Time Clock.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{D\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{P\-R\-E\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{W\-U\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}{C\-A\-L\-I\-B\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{A\-L\-R\-M\-A\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{A\-L\-R\-M\-B\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{W\-P\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{S\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{S\-H\-I\-F\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{T\-S\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{T\-S\-D\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{T\-S\-S\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{C\-A\-L\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{T\-A\-F\-C\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{A\-L\-R\-M\-A\-S\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{A\-L\-R\-M\-B\-S\-S\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{R\-E\-S\-E\-R\-V\-E\-D7}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{B\-K\-P0\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{B\-K\-P1\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{B\-K\-P2\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{B\-K\-P3\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{B\-K\-P4\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{B\-K\-P5\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{B\-K\-P6\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{B\-K\-P7\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{B\-K\-P8\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{B\-K\-P9\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{B\-K\-P10\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{B\-K\-P11\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{B\-K\-P12\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{B\-K\-P13\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{B\-K\-P14\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{B\-K\-P15\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{B\-K\-P16\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{B\-K\-P17\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{B\-K\-P18\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{B\-K\-P19\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Real-\/\-Time Clock. 

\subsection{Field Documentation}
\hypertarget{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!A\-L\-R\-M\-A\-R@{A\-L\-R\-M\-A\-R}}
\index{A\-L\-R\-M\-A\-R@{A\-L\-R\-M\-A\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-L\-R\-M\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-L\-R\-M\-A\-R}}\label{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}
R\-T\-C alarm A register, Address offset\-: 0x1\-C \hypertarget{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!A\-L\-R\-M\-A\-S\-S\-R@{A\-L\-R\-M\-A\-S\-S\-R}}
\index{A\-L\-R\-M\-A\-S\-S\-R@{A\-L\-R\-M\-A\-S\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-L\-R\-M\-A\-S\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-L\-R\-M\-A\-S\-S\-R}}\label{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}
R\-T\-C alarm A sub second register, Address offset\-: 0x44 \hypertarget{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!A\-L\-R\-M\-B\-R@{A\-L\-R\-M\-B\-R}}
\index{A\-L\-R\-M\-B\-R@{A\-L\-R\-M\-B\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-L\-R\-M\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-L\-R\-M\-B\-R}}\label{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}
R\-T\-C alarm B register, Address offset\-: 0x20 \hypertarget{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!A\-L\-R\-M\-B\-S\-S\-R@{A\-L\-R\-M\-B\-S\-S\-R}}
\index{A\-L\-R\-M\-B\-S\-S\-R@{A\-L\-R\-M\-B\-S\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-L\-R\-M\-B\-S\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t A\-L\-R\-M\-B\-S\-S\-R}}\label{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}
R\-T\-C alarm B sub second register, Address offset\-: 0x48 \hypertarget{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P0\-R@{B\-K\-P0\-R}}
\index{B\-K\-P0\-R@{B\-K\-P0\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P0\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P0\-R}}\label{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}
R\-T\-C backup register 1, Address offset\-: 0x50 \hypertarget{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P10\-R@{B\-K\-P10\-R}}
\index{B\-K\-P10\-R@{B\-K\-P10\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P10\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P10\-R}}\label{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}
R\-T\-C backup register 10, Address offset\-: 0x78 \hypertarget{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P11\-R@{B\-K\-P11\-R}}
\index{B\-K\-P11\-R@{B\-K\-P11\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P11\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P11\-R}}\label{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}
R\-T\-C backup register 11, Address offset\-: 0x7\-C \hypertarget{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P12\-R@{B\-K\-P12\-R}}
\index{B\-K\-P12\-R@{B\-K\-P12\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P12\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P12\-R}}\label{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}
R\-T\-C backup register 12, Address offset\-: 0x80 \hypertarget{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P13\-R@{B\-K\-P13\-R}}
\index{B\-K\-P13\-R@{B\-K\-P13\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P13\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P13\-R}}\label{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}
R\-T\-C backup register 13, Address offset\-: 0x84 \hypertarget{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P14\-R@{B\-K\-P14\-R}}
\index{B\-K\-P14\-R@{B\-K\-P14\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P14\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P14\-R}}\label{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}
R\-T\-C backup register 14, Address offset\-: 0x88 \hypertarget{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P15\-R@{B\-K\-P15\-R}}
\index{B\-K\-P15\-R@{B\-K\-P15\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P15\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P15\-R}}\label{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}
R\-T\-C backup register 15, Address offset\-: 0x8\-C \hypertarget{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P16\-R@{B\-K\-P16\-R}}
\index{B\-K\-P16\-R@{B\-K\-P16\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P16\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P16\-R}}\label{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}
R\-T\-C backup register 16, Address offset\-: 0x90 \hypertarget{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P17\-R@{B\-K\-P17\-R}}
\index{B\-K\-P17\-R@{B\-K\-P17\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P17\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P17\-R}}\label{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}
R\-T\-C backup register 17, Address offset\-: 0x94 \hypertarget{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P18\-R@{B\-K\-P18\-R}}
\index{B\-K\-P18\-R@{B\-K\-P18\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P18\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P18\-R}}\label{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}
R\-T\-C backup register 18, Address offset\-: 0x98 \hypertarget{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P19\-R@{B\-K\-P19\-R}}
\index{B\-K\-P19\-R@{B\-K\-P19\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P19\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P19\-R}}\label{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}
R\-T\-C backup register 19, Address offset\-: 0x9\-C \hypertarget{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P1\-R@{B\-K\-P1\-R}}
\index{B\-K\-P1\-R@{B\-K\-P1\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P1\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P1\-R}}\label{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}
R\-T\-C backup register 1, Address offset\-: 0x54 \hypertarget{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P2\-R@{B\-K\-P2\-R}}
\index{B\-K\-P2\-R@{B\-K\-P2\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P2\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P2\-R}}\label{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}
R\-T\-C backup register 2, Address offset\-: 0x58 \hypertarget{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P3\-R@{B\-K\-P3\-R}}
\index{B\-K\-P3\-R@{B\-K\-P3\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P3\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P3\-R}}\label{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}
R\-T\-C backup register 3, Address offset\-: 0x5\-C \hypertarget{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P4\-R@{B\-K\-P4\-R}}
\index{B\-K\-P4\-R@{B\-K\-P4\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P4\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P4\-R}}\label{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}
R\-T\-C backup register 4, Address offset\-: 0x60 \hypertarget{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P5\-R@{B\-K\-P5\-R}}
\index{B\-K\-P5\-R@{B\-K\-P5\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P5\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P5\-R}}\label{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}
R\-T\-C backup register 5, Address offset\-: 0x64 \hypertarget{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P6\-R@{B\-K\-P6\-R}}
\index{B\-K\-P6\-R@{B\-K\-P6\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P6\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P6\-R}}\label{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}
R\-T\-C backup register 6, Address offset\-: 0x68 \hypertarget{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P7\-R@{B\-K\-P7\-R}}
\index{B\-K\-P7\-R@{B\-K\-P7\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P7\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P7\-R}}\label{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}
R\-T\-C backup register 7, Address offset\-: 0x6\-C \hypertarget{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P8\-R@{B\-K\-P8\-R}}
\index{B\-K\-P8\-R@{B\-K\-P8\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P8\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P8\-R}}\label{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}
R\-T\-C backup register 8, Address offset\-: 0x70 \hypertarget{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P9\-R@{B\-K\-P9\-R}}
\index{B\-K\-P9\-R@{B\-K\-P9\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P9\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t B\-K\-P9\-R}}\label{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}
R\-T\-C backup register 9, Address offset\-: 0x74 \hypertarget{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!C\-A\-L\-I\-B\-R@{C\-A\-L\-I\-B\-R}}
\index{C\-A\-L\-I\-B\-R@{C\-A\-L\-I\-B\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-A\-L\-I\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-A\-L\-I\-B\-R}}\label{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}
R\-T\-C calibration register, Address offset\-: 0x18 \hypertarget{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!C\-A\-L\-R@{C\-A\-L\-R}}
\index{C\-A\-L\-R@{C\-A\-L\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-A\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-A\-L\-R}}\label{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}
R\-T\-C calibration register, Address offset\-: 0x3\-C \hypertarget{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-R}}\label{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
R\-T\-C control register, Address offset\-: 0x08 \hypertarget{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-R}}\label{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
R\-T\-C date register, Address offset\-: 0x04 \hypertarget{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!I\-S\-R@{I\-S\-R}}
\index{I\-S\-R@{I\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t I\-S\-R}}\label{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}
R\-T\-C initialization and status register, Address offset\-: 0x0\-C \hypertarget{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!P\-R\-E\-R@{P\-R\-E\-R}}
\index{P\-R\-E\-R@{P\-R\-E\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{P\-R\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-R\-E\-R}}\label{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}
R\-T\-C prescaler register, Address offset\-: 0x10 \hypertarget{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}}
\index{R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-E\-S\-E\-R\-V\-E\-D7}}\label{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}
Reserved, 0x4\-C \hypertarget{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!S\-H\-I\-F\-T\-R@{S\-H\-I\-F\-T\-R}}
\index{S\-H\-I\-F\-T\-R@{S\-H\-I\-F\-T\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-H\-I\-F\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-H\-I\-F\-T\-R}}\label{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}
R\-T\-C shift control register, Address offset\-: 0x2\-C \hypertarget{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!S\-S\-R@{S\-S\-R}}
\index{S\-S\-R@{S\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-S\-R}}\label{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}
R\-T\-C sub second register, Address offset\-: 0x28 \hypertarget{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-A\-F\-C\-R@{T\-A\-F\-C\-R}}
\index{T\-A\-F\-C\-R@{T\-A\-F\-C\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-A\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t T\-A\-F\-C\-R}}\label{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}
R\-T\-C tamper and alternate function configuration register, Address offset\-: 0x40 \hypertarget{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-R@{T\-R}}
\index{T\-R@{T\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t T\-R}}\label{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}
R\-T\-C time register, Address offset\-: 0x00 \hypertarget{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-S\-D\-R@{T\-S\-D\-R}}
\index{T\-S\-D\-R@{T\-S\-D\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-S\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t T\-S\-D\-R}}\label{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}
R\-T\-C time stamp date register, Address offset\-: 0x34 \hypertarget{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-S\-S\-S\-R@{T\-S\-S\-S\-R}}
\index{T\-S\-S\-S\-R@{T\-S\-S\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-S\-S\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t T\-S\-S\-S\-R}}\label{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}
R\-T\-C time-\/stamp sub second register, Address offset\-: 0x38 \hypertarget{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-S\-T\-R@{T\-S\-T\-R}}
\index{T\-S\-T\-R@{T\-S\-T\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t T\-S\-T\-R}}\label{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}
R\-T\-C time stamp time register, Address offset\-: 0x30 \hypertarget{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!W\-P\-R@{W\-P\-R}}
\index{W\-P\-R@{W\-P\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{W\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t W\-P\-R}}\label{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}
R\-T\-C write protection register, Address offset\-: 0x24 \hypertarget{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!W\-U\-T\-R@{W\-U\-T\-R}}
\index{W\-U\-T\-R@{W\-U\-T\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{W\-U\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t W\-U\-T\-R}}\label{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}
R\-T\-C wakeup timer register, Address offset\-: 0x14 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
