# gate-level-verilog
I created a code which will add, subtract, multiply or divide matrices based on the operator chosen
