#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3794.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_9.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3794.clk[0] (.latch)                                          0.042     0.042
n_n3794.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[1327].in[2] (.names)                                            0.431     0.597
[1327].out[0] (.names)                                           0.235     0.832
[7411].in[0] (.names)                                            0.334     1.166
[7411].out[0] (.names)                                           0.235     1.401
[1319].in[1] (.names)                                            0.336     1.737
[1319].out[0] (.names)                                           0.235     1.972
[7423].in[2] (.names)                                            0.100     2.072
[7423].out[0] (.names)                                           0.235     2.307
[1316].in[2] (.names)                                            0.558     2.864
[1316].out[0] (.names)                                           0.235     3.099
[7436].in[0] (.names)                                            0.479     3.578
[7436].out[0] (.names)                                           0.235     3.813
n_n3396.in[2] (.names)                                           0.100     3.913
n_n3396.out[0] (.names)                                          0.235     4.148
[1302].in[0] (.names)                                            0.100     4.248
[1302].out[0] (.names)                                           0.235     4.483
n_n3581.in[0] (.names)                                           0.100     4.583
n_n3581.out[0] (.names)                                          0.235     4.818
n_n3512.in[2] (.names)                                           0.338     5.156
n_n3512.out[0] (.names)                                          0.235     5.391
[1286].in[0] (.names)                                            0.313     5.704
[1286].out[0] (.names)                                           0.235     5.939
[7456].in[1] (.names)                                            0.433     6.372
[7456].out[0] (.names)                                           0.235     6.607
nak3_9.in[3] (.names)                                            0.100     6.707
nak3_9.out[0] (.names)                                           0.235     6.942
n_n40.in[1] (.names)                                             0.100     7.042
n_n40.out[0] (.names)                                            0.235     7.277
nsr3_9.D[0] (.latch)                                             0.000     7.277
data arrival time                                                          7.277

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_9.clk[0] (.latch)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.277
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.301


#Path 2
Startpoint: n_n3794.Q[0] (.latch clocked by pclk)
Endpoint  : nlak3_9.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3794.clk[0] (.latch)                                          0.042     0.042
n_n3794.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[1327].in[2] (.names)                                            0.431     0.597
[1327].out[0] (.names)                                           0.235     0.832
[7411].in[0] (.names)                                            0.334     1.166
[7411].out[0] (.names)                                           0.235     1.401
[1319].in[1] (.names)                                            0.336     1.737
[1319].out[0] (.names)                                           0.235     1.972
[7423].in[2] (.names)                                            0.100     2.072
[7423].out[0] (.names)                                           0.235     2.307
[1316].in[2] (.names)                                            0.558     2.864
[1316].out[0] (.names)                                           0.235     3.099
[7436].in[0] (.names)                                            0.479     3.578
[7436].out[0] (.names)                                           0.235     3.813
n_n3396.in[2] (.names)                                           0.100     3.913
n_n3396.out[0] (.names)                                          0.235     4.148
[1302].in[0] (.names)                                            0.100     4.248
[1302].out[0] (.names)                                           0.235     4.483
n_n3581.in[0] (.names)                                           0.100     4.583
n_n3581.out[0] (.names)                                          0.235     4.818
n_n3512.in[2] (.names)                                           0.338     5.156
n_n3512.out[0] (.names)                                          0.235     5.391
[1286].in[0] (.names)                                            0.313     5.704
[1286].out[0] (.names)                                           0.235     5.939
[7456].in[1] (.names)                                            0.433     6.372
[7456].out[0] (.names)                                           0.235     6.607
nak3_9.in[3] (.names)                                            0.100     6.707
nak3_9.out[0] (.names)                                           0.235     6.942
n_n3465.in[1] (.names)                                           0.100     7.042
n_n3465.out[0] (.names)                                          0.235     7.277
nlak3_9.D[0] (.latch)                                            0.000     7.277
data arrival time                                                          7.277

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlak3_9.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.277
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.301


#Path 3
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4197.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2010].in[2] (.names)                                            0.641     0.808
[2010].out[0] (.names)                                           0.235     1.043
[7155].in[2] (.names)                                            0.423     1.465
[7155].out[0] (.names)                                           0.235     1.700
n_n3966.in[3] (.names)                                           0.618     2.318
n_n3966.out[0] (.names)                                          0.235     2.553
n_n3991.in[2] (.names)                                           0.100     2.653
n_n3991.out[0] (.names)                                          0.235     2.888
n_n3888.in[1] (.names)                                           0.340     3.228
n_n3888.out[0] (.names)                                          0.235     3.463
n_n4017.in[1] (.names)                                           0.100     3.563
n_n4017.out[0] (.names)                                          0.235     3.798
n_n3925.in[1] (.names)                                           0.100     3.898
n_n3925.out[0] (.names)                                          0.235     4.133
n_n4082.in[1] (.names)                                           0.337     4.470
n_n4082.out[0] (.names)                                          0.235     4.705
n_n3948.in[1] (.names)                                           0.100     4.805
n_n3948.out[0] (.names)                                          0.235     5.040
n_n4144.in[1] (.names)                                           0.100     5.140
n_n4144.out[0] (.names)                                          0.235     5.375
n_n3403.in[1] (.names)                                           0.100     5.475
n_n3403.out[0] (.names)                                          0.235     5.710
n_n4196.in[1] (.names)                                           0.100     5.810
n_n4196.out[0] (.names)                                          0.235     6.045
[1347].in[2] (.names)                                            0.100     6.145
[1347].out[0] (.names)                                           0.235     6.380
n_n3847.in[1] (.names)                                           0.100     6.480
n_n3847.out[0] (.names)                                          0.235     6.715
n_n4197.D[0] (.latch)                                            0.000     6.715
data arrival time                                                          6.715

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4197.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.715
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.739


#Path 4
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2010].in[2] (.names)                                            0.641     0.808
[2010].out[0] (.names)                                           0.235     1.043
[7155].in[2] (.names)                                            0.423     1.465
[7155].out[0] (.names)                                           0.235     1.700
n_n3966.in[3] (.names)                                           0.618     2.318
n_n3966.out[0] (.names)                                          0.235     2.553
n_n3991.in[2] (.names)                                           0.100     2.653
n_n3991.out[0] (.names)                                          0.235     2.888
n_n3888.in[1] (.names)                                           0.340     3.228
n_n3888.out[0] (.names)                                          0.235     3.463
n_n4017.in[1] (.names)                                           0.100     3.563
n_n4017.out[0] (.names)                                          0.235     3.798
n_n3925.in[1] (.names)                                           0.100     3.898
n_n3925.out[0] (.names)                                          0.235     4.133
n_n4082.in[1] (.names)                                           0.337     4.470
n_n4082.out[0] (.names)                                          0.235     4.705
n_n3948.in[1] (.names)                                           0.100     4.805
n_n3948.out[0] (.names)                                          0.235     5.040
n_n4144.in[1] (.names)                                           0.100     5.140
n_n4144.out[0] (.names)                                          0.235     5.375
n_n3403.in[1] (.names)                                           0.100     5.475
n_n3403.out[0] (.names)                                          0.235     5.710
n_n4196.in[1] (.names)                                           0.100     5.810
n_n4196.out[0] (.names)                                          0.235     6.045
[841].in[1] (.names)                                             0.100     6.145
[841].out[0] (.names)                                            0.235     6.380
n_n3859.in[0] (.names)                                           0.100     6.480
n_n3859.out[0] (.names)                                          0.235     6.715
n_n4227.D[0] (.latch)                                            0.000     6.715
data arrival time                                                          6.715

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.715
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.739


#Path 5
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2010].in[2] (.names)                                            0.641     0.808
[2010].out[0] (.names)                                           0.235     1.043
[7155].in[2] (.names)                                            0.423     1.465
[7155].out[0] (.names)                                           0.235     1.700
n_n3966.in[3] (.names)                                           0.618     2.318
n_n3966.out[0] (.names)                                          0.235     2.553
n_n3991.in[2] (.names)                                           0.100     2.653
n_n3991.out[0] (.names)                                          0.235     2.888
n_n3888.in[1] (.names)                                           0.340     3.228
n_n3888.out[0] (.names)                                          0.235     3.463
n_n4017.in[1] (.names)                                           0.100     3.563
n_n4017.out[0] (.names)                                          0.235     3.798
n_n3925.in[1] (.names)                                           0.100     3.898
n_n3925.out[0] (.names)                                          0.235     4.133
n_n4082.in[1] (.names)                                           0.337     4.470
n_n4082.out[0] (.names)                                          0.235     4.705
n_n3948.in[1] (.names)                                           0.100     4.805
n_n3948.out[0] (.names)                                          0.235     5.040
n_n4144.in[1] (.names)                                           0.100     5.140
n_n4144.out[0] (.names)                                          0.235     5.375
n_n3403.in[1] (.names)                                           0.100     5.475
n_n3403.out[0] (.names)                                          0.235     5.710
[1216].in[2] (.names)                                            0.340     6.050
[1216].out[0] (.names)                                           0.235     6.285
n_n3449.in[1] (.names)                                           0.100     6.385
n_n3449.out[0] (.names)                                          0.235     6.620
n_n3912.D[0] (.latch)                                            0.000     6.620
data arrival time                                                          6.620

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3912.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.620
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.644


#Path 6
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4114.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
n_n4189.in[3] (.names)                                           0.100     4.363
n_n4189.out[0] (.names)                                          0.235     4.598
[1730].in[0] (.names)                                            0.100     4.698
[1730].out[0] (.names)                                           0.235     4.933
n_n3857.in[3] (.names)                                           0.335     5.267
n_n3857.out[0] (.names)                                          0.235     5.502
n_n4168.in[1] (.names)                                           0.100     5.602
n_n4168.out[0] (.names)                                          0.235     5.837
n_n4113.in[1] (.names)                                           0.481     6.318
n_n4113.out[0] (.names)                                          0.235     6.553
n_n4114.D[0] (.latch)                                            0.000     6.553
data arrival time                                                          6.553

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4114.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.553
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.577


#Path 7
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
n_n4189.in[3] (.names)                                           0.100     4.363
n_n4189.out[0] (.names)                                          0.235     4.598
[1730].in[0] (.names)                                            0.100     4.698
[1730].out[0] (.names)                                           0.235     4.933
n_n3857.in[3] (.names)                                           0.335     5.267
n_n3857.out[0] (.names)                                          0.235     5.502
n_n4168.in[1] (.names)                                           0.100     5.602
n_n4168.out[0] (.names)                                          0.235     5.837
n_n4166.in[1] (.names)                                           0.336     6.173
n_n4166.out[0] (.names)                                          0.235     6.408
n_n4167.D[0] (.latch)                                            0.000     6.408
data arrival time                                                          6.408

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4167.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.408
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.432


#Path 8
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[2074].in[1] (.names)                                            0.470     4.953
[2074].out[0] (.names)                                           0.235     5.188
[1454].in[2] (.names)                                            0.575     5.763
[1454].out[0] (.names)                                           0.235     5.998
n_n3276.in[1] (.names)                                           0.100     6.098
n_n3276.out[0] (.names)                                          0.235     6.333
n_n4246.D[0] (.latch)                                            0.000     6.333
data arrival time                                                          6.333

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4246.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.333
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.357


#Path 9
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[2074].in[1] (.names)                                            0.470     4.953
[2074].out[0] (.names)                                           0.235     5.188
[1599].in[2] (.names)                                            0.575     5.763
[1599].out[0] (.names)                                           0.235     5.998
n_n3147.in[1] (.names)                                           0.100     6.098
n_n3147.out[0] (.names)                                          0.235     6.333
n_n4093.D[0] (.latch)                                            0.000     6.333
data arrival time                                                          6.333

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.333
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.357


#Path 10
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[2074].in[1] (.names)                                            0.470     4.953
[2074].out[0] (.names)                                           0.235     5.188
[1618].in[2] (.names)                                            0.575     5.763
[1618].out[0] (.names)                                           0.235     5.998
n_n3599.in[1] (.names)                                           0.100     6.098
n_n3599.out[0] (.names)                                          0.235     6.333
n_n4212.D[0] (.latch)                                            0.000     6.333
data arrival time                                                          6.333

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4212.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.333
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.357


#Path 11
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3369.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[2074].in[1] (.names)                                            0.470     4.953
[2074].out[0] (.names)                                           0.235     5.188
[1815].in[2] (.names)                                            0.575     5.763
[1815].out[0] (.names)                                           0.235     5.998
n_n3165.in[1] (.names)                                           0.100     6.098
n_n3165.out[0] (.names)                                          0.235     6.333
n_n3369.D[0] (.latch)                                            0.000     6.333
data arrival time                                                          6.333

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3369.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.333
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.357


#Path 12
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[2074].in[1] (.names)                                            0.470     4.953
[2074].out[0] (.names)                                           0.235     5.188
[2069].in[2] (.names)                                            0.575     5.763
[2069].out[0] (.names)                                           0.235     5.998
n_n3596.in[1] (.names)                                           0.100     6.098
n_n3596.out[0] (.names)                                          0.235     6.333
n_n4171.D[0] (.latch)                                            0.000     6.333
data arrival time                                                          6.333

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4171.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.333
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.357


#Path 13
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2010].in[2] (.names)                                            0.641     0.808
[2010].out[0] (.names)                                           0.235     1.043
[7155].in[2] (.names)                                            0.423     1.465
[7155].out[0] (.names)                                           0.235     1.700
n_n3966.in[3] (.names)                                           0.618     2.318
n_n3966.out[0] (.names)                                          0.235     2.553
n_n3991.in[2] (.names)                                           0.100     2.653
n_n3991.out[0] (.names)                                          0.235     2.888
n_n3888.in[1] (.names)                                           0.340     3.228
n_n3888.out[0] (.names)                                          0.235     3.463
n_n4017.in[1] (.names)                                           0.100     3.563
n_n4017.out[0] (.names)                                          0.235     3.798
n_n3925.in[1] (.names)                                           0.100     3.898
n_n3925.out[0] (.names)                                          0.235     4.133
n_n4082.in[1] (.names)                                           0.337     4.470
n_n4082.out[0] (.names)                                          0.235     4.705
n_n3948.in[1] (.names)                                           0.100     4.805
n_n3948.out[0] (.names)                                          0.235     5.040
n_n4144.in[1] (.names)                                           0.100     5.140
n_n4144.out[0] (.names)                                          0.235     5.375
[1249].in[1] (.names)                                            0.338     5.713
[1249].out[0] (.names)                                           0.235     5.948
n_n3222.in[1] (.names)                                           0.100     6.048
n_n3222.out[0] (.names)                                          0.235     6.283
n_n4145.D[0] (.latch)                                            0.000     6.283
data arrival time                                                          6.283

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.283
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.307


#Path 14
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
n_n4189.in[3] (.names)                                           0.100     4.363
n_n4189.out[0] (.names)                                          0.235     4.598
[1730].in[0] (.names)                                            0.100     4.698
[1730].out[0] (.names)                                           0.235     4.933
n_n3857.in[3] (.names)                                           0.335     5.267
n_n3857.out[0] (.names)                                          0.235     5.502
n_n3273.in[2] (.names)                                           0.416     5.918
n_n3273.out[0] (.names)                                          0.235     6.153
n_n3274.D[0] (.latch)                                            0.000     6.153
data arrival time                                                          6.153

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3274.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.153
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.177


#Path 15
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4060.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[963].in[0] (.names)                                             0.470     4.953
[963].out[0] (.names)                                            0.235     5.188
n_n47.in[0] (.names)                                             0.700     5.888
n_n47.out[0] (.names)                                            0.235     6.123
n_n4060.D[0] (.latch)                                            0.000     6.123
data arrival time                                                          6.123

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4060.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.147


#Path 16
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4004.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[2075].in[3] (.names)                                            0.611     3.901
[2075].out[0] (.names)                                           0.235     4.136
[2071].in[2] (.names)                                            0.338     4.474
[2071].out[0] (.names)                                           0.235     4.709
[1646].in[3] (.names)                                            0.452     5.161
[1646].out[0] (.names)                                           0.235     5.396
n_n3091.in[2] (.names)                                           0.468     5.864
n_n3091.out[0] (.names)                                          0.235     6.099
n_n4004.D[0] (.latch)                                            0.000     6.099
data arrival time                                                          6.099

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4004.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.122


#Path 17
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[2074].in[1] (.names)                                            0.470     4.953
[2074].out[0] (.names)                                           0.235     5.188
[1447].in[2] (.names)                                            0.100     5.288
[1447].out[0] (.names)                                           0.235     5.523
n_n3339.in[1] (.names)                                           0.336     5.859
n_n3339.out[0] (.names)                                          0.235     6.094
n_n3340.D[0] (.latch)                                            0.000     6.094
data arrival time                                                          6.094

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3340.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.094
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.118


#Path 18
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3884.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
[1639].in[0] (.names)                                            0.100     4.683
[1639].out[0] (.names)                                           0.235     4.918
n_n3729.in[3] (.names)                                           0.100     5.018
n_n3729.out[0] (.names)                                          0.235     5.253
n_n3321.in[2] (.names)                                           0.478     5.731
n_n3321.out[0] (.names)                                          0.235     5.966
n_n3884.D[0] (.latch)                                            0.000     5.966
data arrival time                                                          5.966

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3884.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.966
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.989


#Path 19
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3949.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2010].in[2] (.names)                                            0.641     0.808
[2010].out[0] (.names)                                           0.235     1.043
[7155].in[2] (.names)                                            0.423     1.465
[7155].out[0] (.names)                                           0.235     1.700
n_n3966.in[3] (.names)                                           0.618     2.318
n_n3966.out[0] (.names)                                          0.235     2.553
n_n3991.in[2] (.names)                                           0.100     2.653
n_n3991.out[0] (.names)                                          0.235     2.888
n_n3888.in[1] (.names)                                           0.340     3.228
n_n3888.out[0] (.names)                                          0.235     3.463
n_n4017.in[1] (.names)                                           0.100     3.563
n_n4017.out[0] (.names)                                          0.235     3.798
n_n3925.in[1] (.names)                                           0.100     3.898
n_n3925.out[0] (.names)                                          0.235     4.133
n_n4082.in[1] (.names)                                           0.337     4.470
n_n4082.out[0] (.names)                                          0.235     4.705
n_n3948.in[1] (.names)                                           0.100     4.805
n_n3948.out[0] (.names)                                          0.235     5.040
[1969].in[1] (.names)                                            0.337     5.377
[1969].out[0] (.names)                                           0.235     5.612
n_n3602.in[1] (.names)                                           0.100     5.712
n_n3602.out[0] (.names)                                          0.235     5.947
n_n3949.D[0] (.latch)                                            0.000     5.947
data arrival time                                                          5.947

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3949.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.947
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.971


#Path 20
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4158.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
[1639].in[0] (.names)                                            0.100     4.683
[1639].out[0] (.names)                                           0.235     4.918
n_n3729.in[3] (.names)                                           0.100     5.018
n_n3729.out[0] (.names)                                          0.235     5.253
n_n3746.in[2] (.names)                                           0.100     5.353
n_n3746.out[0] (.names)                                          0.235     5.588
n_n3437.in[1] (.names)                                           0.100     5.688
n_n3437.out[0] (.names)                                          0.235     5.923
n_n4158.D[0] (.latch)                                            0.000     5.923
data arrival time                                                          5.923

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4158.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.923
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.946


#Path 21
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3336.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
[1639].in[0] (.names)                                            0.100     4.683
[1639].out[0] (.names)                                           0.235     4.918
n_n3729.in[3] (.names)                                           0.100     5.018
n_n3729.out[0] (.names)                                          0.235     5.253
n_n3746.in[2] (.names)                                           0.100     5.353
n_n3746.out[0] (.names)                                          0.235     5.588
n_n3335.in[2] (.names)                                           0.100     5.688
n_n3335.out[0] (.names)                                          0.235     5.923
n_n3336.D[0] (.latch)                                            0.000     5.923
data arrival time                                                          5.923

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3336.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.923
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.946


#Path 22
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4036.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[1430].in[2] (.names)                                            0.470     4.953
[1430].out[0] (.names)                                           0.235     5.188
n_n3093.in[0] (.names)                                           0.448     5.636
n_n3093.out[0] (.names)                                          0.235     5.871
n_n4036.D[0] (.latch)                                            0.000     5.871
data arrival time                                                          5.871

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4036.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.894


#Path 23
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3961.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[1213].in[2] (.names)                                            0.470     4.953
[1213].out[0] (.names)                                           0.235     5.188
n_n2964.in[0] (.names)                                           0.446     5.634
n_n2964.out[0] (.names)                                          0.235     5.869
n_n3961.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3961.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893


#Path 24
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4027.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[1407].in[2] (.names)                                            0.100     4.583
[1407].out[0] (.names)                                           0.235     4.818
[1387].in[2] (.names)                                            0.481     5.299
[1387].out[0] (.names)                                           0.235     5.534
n_n2980.in[0] (.names)                                           0.100     5.634
n_n2980.out[0] (.names)                                          0.235     5.869
n_n4027.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4027.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893


#Path 25
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[2074].in[1] (.names)                                            0.470     4.953
[2074].out[0] (.names)                                           0.235     5.188
[1115].in[2] (.names)                                            0.100     5.288
[1115].out[0] (.names)                                           0.235     5.523
n_n3277.in[1] (.names)                                           0.100     5.623
n_n3277.out[0] (.names)                                          0.235     5.858
n_n4126.D[0] (.latch)                                            0.000     5.858
data arrival time                                                          5.858

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4126.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.882


#Path 26
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[2074].in[1] (.names)                                            0.470     4.953
[2074].out[0] (.names)                                           0.235     5.188
[1188].in[2] (.names)                                            0.100     5.288
[1188].out[0] (.names)                                           0.235     5.523
n_n3053.in[1] (.names)                                           0.100     5.623
n_n3053.out[0] (.names)                                          0.235     5.858
n_n3283.D[0] (.latch)                                            0.000     5.858
data arrival time                                                          5.858

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3283.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.882


#Path 27
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
n_n4189.in[3] (.names)                                           0.100     4.363
n_n4189.out[0] (.names)                                          0.235     4.598
[1730].in[0] (.names)                                            0.100     4.698
[1730].out[0] (.names)                                           0.235     4.933
n_n3857.in[3] (.names)                                           0.335     5.267
n_n3857.out[0] (.names)                                          0.235     5.502
n_n3014.in[2] (.names)                                           0.100     5.602
n_n3014.out[0] (.names)                                          0.235     5.837
n_n3821.D[0] (.latch)                                            0.000     5.837
data arrival time                                                          5.837

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3821.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.861


#Path 28
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3788.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
n_n4189.in[3] (.names)                                           0.100     4.363
n_n4189.out[0] (.names)                                          0.235     4.598
[1730].in[0] (.names)                                            0.100     4.698
[1730].out[0] (.names)                                           0.235     4.933
[1133].in[3] (.names)                                            0.335     5.267
[1133].out[0] (.names)                                           0.235     5.502
n_n3787.in[0] (.names)                                           0.100     5.602
n_n3787.out[0] (.names)                                          0.235     5.837
n_n3788.D[0] (.latch)                                            0.000     5.837
data arrival time                                                          5.837

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3788.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.861


#Path 29
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3540.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
n_n4189.in[3] (.names)                                           0.100     4.363
n_n4189.out[0] (.names)                                          0.235     4.598
[1730].in[0] (.names)                                            0.100     4.698
[1730].out[0] (.names)                                           0.235     4.933
[1577].in[3] (.names)                                            0.335     5.267
[1577].out[0] (.names)                                           0.235     5.502
n_n3050.in[0] (.names)                                           0.100     5.602
n_n3050.out[0] (.names)                                          0.235     5.837
n_n3540.D[0] (.latch)                                            0.000     5.837
data arrival time                                                          5.837

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3540.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.861


#Path 30
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3513.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
[1639].in[0] (.names)                                            0.100     4.683
[1639].out[0] (.names)                                           0.235     4.918
[1546].in[3] (.names)                                            0.339     5.257
[1546].out[0] (.names)                                           0.235     5.492
n_n3487.in[3] (.names)                                           0.100     5.592
n_n3487.out[0] (.names)                                          0.235     5.827
n_n3513.D[0] (.latch)                                            0.000     5.827
data arrival time                                                          5.827

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3513.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.827
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.851


#Path 31
Startpoint: nsr5_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4083.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_2.clk[0] (.latch)                                           0.042     0.042
nsr5_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2010].in[2] (.names)                                            0.641     0.808
[2010].out[0] (.names)                                           0.235     1.043
[7155].in[2] (.names)                                            0.423     1.465
[7155].out[0] (.names)                                           0.235     1.700
n_n3966.in[3] (.names)                                           0.618     2.318
n_n3966.out[0] (.names)                                          0.235     2.553
n_n3991.in[2] (.names)                                           0.100     2.653
n_n3991.out[0] (.names)                                          0.235     2.888
n_n3888.in[1] (.names)                                           0.340     3.228
n_n3888.out[0] (.names)                                          0.235     3.463
n_n4017.in[1] (.names)                                           0.100     3.563
n_n4017.out[0] (.names)                                          0.235     3.798
n_n3925.in[1] (.names)                                           0.100     3.898
n_n3925.out[0] (.names)                                          0.235     4.133
n_n4082.in[1] (.names)                                           0.337     4.470
n_n4082.out[0] (.names)                                          0.235     4.705
[1670].in[3] (.names)                                            0.483     5.189
[1670].out[0] (.names)                                           0.235     5.424
n_n2963.in[1] (.names)                                           0.100     5.524
n_n2963.out[0] (.names)                                          0.235     5.759
n_n4083.D[0] (.latch)                                            0.000     5.759
data arrival time                                                          5.759

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4083.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.759
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.782


#Path 32
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3992.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[1034].in[2] (.names)                                            0.623     5.106
[1034].out[0] (.names)                                           0.235     5.341
n_n3723.in[1] (.names)                                           0.100     5.441
n_n3723.out[0] (.names)                                          0.235     5.676
n_n3992.D[0] (.latch)                                            0.000     5.676
data arrival time                                                          5.676

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3992.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.676
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.700


#Path 33
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3931.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
n_n4189.in[3] (.names)                                           0.100     4.363
n_n4189.out[0] (.names)                                          0.235     4.598
[869].in[0] (.names)                                             0.100     4.698
[869].out[0] (.names)                                            0.235     4.933
n_n3244.in[1] (.names)                                           0.486     5.418
n_n3244.out[0] (.names)                                          0.235     5.653
n_n3931.D[0] (.latch)                                            0.000     5.653
data arrival time                                                          5.653

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3931.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.653
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.677


#Path 34
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3947.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
n_n4189.in[3] (.names)                                           0.100     4.363
n_n4189.out[0] (.names)                                          0.235     4.598
[869].in[0] (.names)                                             0.100     4.698
[869].out[0] (.names)                                            0.235     4.933
n_n3946.in[1] (.names)                                           0.486     5.418
n_n3946.out[0] (.names)                                          0.235     5.653
n_n3947.D[0] (.latch)                                            0.000     5.653
data arrival time                                                          5.653

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3947.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.653
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.677


#Path 35
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
[857].in[0] (.names)                                             0.100     4.683
[857].out[0] (.names)                                            0.235     4.918
n_n3653.in[1] (.names)                                           0.470     5.388
n_n3653.out[0] (.names)                                          0.235     5.623
n_n3791.D[0] (.latch)                                            0.000     5.623
data arrival time                                                          5.623

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3791.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.623
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.647


#Path 36
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3908.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
[857].in[0] (.names)                                             0.100     4.683
[857].out[0] (.names)                                            0.235     4.918
n_n3322.in[2] (.names)                                           0.460     5.378
n_n3322.out[0] (.names)                                          0.235     5.613
n_n3908.D[0] (.latch)                                            0.000     5.613
data arrival time                                                          5.613

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3908.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.613
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.637


#Path 37
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
[1639].in[0] (.names)                                            0.100     4.683
[1639].out[0] (.names)                                           0.235     4.918
n_n3729.in[3] (.names)                                           0.100     5.018
n_n3729.out[0] (.names)                                          0.235     5.253
n_n4032.in[2] (.names)                                           0.100     5.353
n_n4032.out[0] (.names)                                          0.235     5.588
n_n4079.D[0] (.latch)                                            0.000     5.588
data arrival time                                                          5.588

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4079.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.611


#Path 38
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
[1639].in[0] (.names)                                            0.100     4.683
[1639].out[0] (.names)                                           0.235     4.918
[1625].in[3] (.names)                                            0.100     5.018
[1625].out[0] (.names)                                           0.235     5.253
n_n3712.in[0] (.names)                                           0.100     5.353
n_n3712.out[0] (.names)                                          0.235     5.588
n_n3713.D[0] (.latch)                                            0.000     5.588
data arrival time                                                          5.588

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3713.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.588
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.611


#Path 39
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
[1539].in[3] (.names)                                            0.100     4.348
[1539].out[0] (.names)                                           0.235     4.583
n_n3664.in[0] (.names)                                           0.753     5.336
n_n3664.out[0] (.names)                                          0.235     5.571
n_n3774.D[0] (.latch)                                            0.000     5.571
data arrival time                                                          5.571

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3774.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.595


#Path 40
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3987.in[1] (.names)                                           1.173     5.321
n_n3987.out[0] (.names)                                          0.235     5.556
n_n3988.D[0] (.latch)                                            0.000     5.556
data arrival time                                                          5.556

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.556
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.579


#Path 41
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
[1656].in[3] (.names)                                            0.339     4.602
[1656].out[0] (.names)                                           0.235     4.837
n_n3240.in[0] (.names)                                           0.468     5.305
n_n3240.out[0] (.names)                                          0.235     5.540
n_n3529.D[0] (.latch)                                            0.000     5.540
data arrival time                                                          5.540

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3529.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.540
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.563


#Path 42
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n4000.in[1] (.names)                                           0.100     4.248
n_n4000.out[0] (.names)                                          0.235     4.483
[1007].in[1] (.names)                                            0.473     4.957
[1007].out[0] (.names)                                           0.235     5.192
n_n3332.in[1] (.names)                                           0.100     5.292
n_n3332.out[0] (.names)                                          0.235     5.527
n_n4214.D[0] (.latch)                                            0.000     5.527
data arrival time                                                          5.527

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4214.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.550


#Path 43
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[2075].in[3] (.names)                                            0.611     3.901
[2075].out[0] (.names)                                           0.235     4.136
[1805].in[3] (.names)                                            0.598     4.734
[1805].out[0] (.names)                                           0.235     4.969
n_n4254.in[1] (.names)                                           0.315     5.284
n_n4254.out[0] (.names)                                          0.235     5.519
n_n3999.D[0] (.latch)                                            0.000     5.519
data arrival time                                                          5.519

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3999.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.543


#Path 44
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3815.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
n_n4189.in[3] (.names)                                           0.100     4.363
n_n4189.out[0] (.names)                                          0.235     4.598
n_n3814.in[1] (.names)                                           0.612     5.210
n_n3814.out[0] (.names)                                          0.235     5.445
n_n3815.D[0] (.latch)                                            0.000     5.445
data arrival time                                                          5.445

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3815.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.445
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.468


#Path 45
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
n_n3488.in[1] (.names)                                           0.621     5.204
n_n3488.out[0] (.names)                                          0.235     5.439
n_n3489.D[0] (.latch)                                            0.000     5.439
data arrival time                                                          5.439

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3489.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.439
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.463


#Path 46
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
[7512].in[2] (.names)                                            0.334     4.482
[7512].out[0] (.names)                                           0.235     4.717
n_n42.in[1] (.names)                                             0.469     5.186
n_n42.out[0] (.names)                                            0.235     5.421
n_n3460.D[0] (.latch)                                            0.000     5.421
data arrival time                                                          5.421

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3460.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.421
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.444


#Path 47
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3293.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3177.in[1] (.names)                                           1.028     5.176
n_n3177.out[0] (.names)                                          0.235     5.411
n_n3293.D[0] (.latch)                                            0.000     5.411
data arrival time                                                          5.411

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3293.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.411
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.435


#Path 48
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3630.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n2976.in[1] (.names)                                           1.028     5.176
n_n2976.out[0] (.names)                                          0.235     5.411
n_n3630.D[0] (.latch)                                            0.000     5.411
data arrival time                                                          5.411

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3630.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.411
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.435


#Path 49
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[1528].in[2] (.names)                                            0.334     4.817
[1528].out[0] (.names)                                           0.235     5.052
n_n3200.in[1] (.names)                                           0.100     5.152
n_n3200.out[0] (.names)                                          0.235     5.387
n_n3996.D[0] (.latch)                                            0.000     5.387
data arrival time                                                          5.387

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3996.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.410


#Path 50
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[1156].in[2] (.names)                                            0.334     4.817
[1156].out[0] (.names)                                           0.235     5.052
n_n3027.in[3] (.names)                                           0.100     5.152
n_n3027.out[0] (.names)                                          0.235     5.387
n_n3974.D[0] (.latch)                                            0.000     5.387
data arrival time                                                          5.387

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3974.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.410


#Path 51
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[1411].in[2] (.names)                                            0.334     4.817
[1411].out[0] (.names)                                           0.235     5.052
n_n3717.in[1] (.names)                                           0.100     5.152
n_n3717.out[0] (.names)                                          0.235     5.387
n_n4018.D[0] (.latch)                                            0.000     5.387
data arrival time                                                          5.387

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4018.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.410


#Path 52
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3832.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
n_n3086.in[1] (.names)                                           1.193     5.106
n_n3086.out[0] (.names)                                          0.235     5.341
n_n3832.D[0] (.latch)                                            0.000     5.341
data arrival time                                                          5.341

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3832.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.341
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.364


#Path 53
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
n_n3236.in[3] (.names)                                           0.100     4.348
n_n3236.out[0] (.names)                                          0.235     4.583
n_n3211.in[1] (.names)                                           0.477     5.060
n_n3211.out[0] (.names)                                          0.235     5.295
n_n3212.D[0] (.latch)                                            0.000     5.295
data arrival time                                                          5.295

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3212.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.295
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.318


#Path 54
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3607.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n2975.in[1] (.names)                                           0.903     5.051
n_n2975.out[0] (.names)                                          0.235     5.286
n_n3607.D[0] (.latch)                                            0.000     5.286
data arrival time                                                          5.286

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3607.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.286
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.310


#Path 55
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3862.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[2104].in[0] (.names)                                            0.100     4.013
[2104].out[0] (.names)                                           0.235     4.248
[1157].in[3] (.names)                                            0.456     4.704
[1157].out[0] (.names)                                           0.235     4.939
n_n3117.in[3] (.names)                                           0.100     5.039
n_n3117.out[0] (.names)                                          0.235     5.274
n_n3862.D[0] (.latch)                                            0.000     5.274
data arrival time                                                          5.274

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3862.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.274
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.297


#Path 56
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[860].in[0] (.names)                                             0.100     4.013
[860].out[0] (.names)                                            0.235     4.248
n_n3213.in[1] (.names)                                           0.772     5.020
n_n3213.out[0] (.names)                                          0.235     5.255
n_n3214.D[0] (.latch)                                            0.000     5.255
data arrival time                                                          5.255

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3214.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.255
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.279


#Path 57
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3875.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
[1938].in[1] (.names)                                            0.100     4.028
[1938].out[0] (.names)                                           0.235     4.263
[1693].in[3] (.names)                                            0.100     4.363
[1693].out[0] (.names)                                           0.235     4.598
n_n3113.in[0] (.names)                                           0.338     4.936
n_n3113.out[0] (.names)                                          0.235     5.171
n_n3875.D[0] (.latch)                                            0.000     5.171
data arrival time                                                          5.171

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3875.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.171
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.194


#Path 58
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3965.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
n_n3833.in[2] (.names)                                           0.100     4.248
n_n3833.out[0] (.names)                                          0.235     4.483
[1407].in[2] (.names)                                            0.100     4.583
[1407].out[0] (.names)                                           0.235     4.818
n_n3106.in[2] (.names)                                           0.100     4.918
n_n3106.out[0] (.names)                                          0.235     5.153
n_n3965.D[0] (.latch)                                            0.000     5.153
data arrival time                                                          5.153

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3965.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.153
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.177


#Path 59
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3310.in[1] (.names)                                           0.766     4.914
n_n3310.out[0] (.names)                                          0.235     5.149
n_n3311.D[0] (.latch)                                            0.000     5.149
data arrival time                                                          5.149

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3311.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.172


#Path 60
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n4028.in[1] (.names)                                           0.766     4.914
n_n4028.out[0] (.names)                                          0.235     5.149
n_n4236.D[0] (.latch)                                            0.000     5.149
data arrival time                                                          5.149

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4236.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.172


#Path 61
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3840.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3133.in[1] (.names)                                           0.761     4.909
n_n3133.out[0] (.names)                                          0.235     5.144
n_n3840.D[0] (.latch)                                            0.000     5.144
data arrival time                                                          5.144

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3840.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.168


#Path 62
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3431.in[1] (.names)                                           0.761     4.909
n_n3431.out[0] (.names)                                          0.235     5.144
n_n3841.D[0] (.latch)                                            0.000     5.144
data arrival time                                                          5.144

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.168


#Path 63
Startpoint: ndn5_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn5_9.clk[0] (.latch)                                           0.042     0.042
ndn5_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_9.in[1] (.names)                                            0.716     0.883
nrq5_9.out[0] (.names)                                           0.235     1.118
[950].in[2] (.names)                                             0.100     1.218
[950].out[0] (.names)                                            0.235     1.453
[2203].in[2] (.names)                                            0.612     2.065
[2203].out[0] (.names)                                           0.235     2.300
[7007].in[0] (.names)                                            0.338     2.638
[7007].out[0] (.names)                                           0.235     2.873
[2186].in[2] (.names)                                            0.485     3.358
[2186].out[0] (.names)                                           0.235     3.593
n_n4202.in[3] (.names)                                           0.100     3.693
n_n4202.out[0] (.names)                                          0.235     3.928
n_n3827.in[1] (.names)                                           0.100     4.028
n_n3827.out[0] (.names)                                          0.235     4.263
n_n3825.in[0] (.names)                                           0.629     4.891
n_n3825.out[0] (.names)                                          0.235     5.126
n_n3826.D[0] (.latch)                                            0.000     5.126
data arrival time                                                          5.126

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3826.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.126
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.150


#Path 64
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3957.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3956.in[1] (.names)                                           0.737     4.885
n_n3956.out[0] (.names)                                          0.235     5.120
n_n3957.D[0] (.latch)                                            0.000     5.120
data arrival time                                                          5.120

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3957.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.144


#Path 65
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3584.in[1] (.names)                                           0.737     4.885
n_n3584.out[0] (.names)                                          0.235     5.120
n_n3585.D[0] (.latch)                                            0.000     5.120
data arrival time                                                          5.120

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3585.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.144


#Path 66
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3735.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3015.in[1] (.names)                                           0.737     4.885
n_n3015.out[0] (.names)                                          0.235     5.120
n_n3735.D[0] (.latch)                                            0.000     5.120
data arrival time                                                          5.120

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3735.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.144


#Path 67
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3736.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3456.in[1] (.names)                                           0.737     4.885
n_n3456.out[0] (.names)                                          0.235     5.120
n_n3736.D[0] (.latch)                                            0.000     5.120
data arrival time                                                          5.120

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3736.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.120
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.144


#Path 68
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4075.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n4074.in[1] (.names)                                           0.736     4.884
n_n4074.out[0] (.names)                                          0.235     5.119
n_n4075.D[0] (.latch)                                            0.000     5.119
data arrival time                                                          5.119

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4075.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.119
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.143


#Path 69
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3612.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3611.in[1] (.names)                                           0.736     4.884
n_n3611.out[0] (.names)                                          0.235     5.119
n_n3612.D[0] (.latch)                                            0.000     5.119
data arrival time                                                          5.119

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3612.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.119
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.143


#Path 70
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3482.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3481.in[1] (.names)                                           0.736     4.884
n_n3481.out[0] (.names)                                          0.235     5.119
n_n3482.D[0] (.latch)                                            0.000     5.119
data arrival time                                                          5.119

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3482.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.119
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.143


#Path 71
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4039.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n4038.in[1] (.names)                                           0.736     4.884
n_n4038.out[0] (.names)                                          0.235     5.119
n_n4039.D[0] (.latch)                                            0.000     5.119
data arrival time                                                          5.119

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4039.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.119
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.143


#Path 72
Startpoint: ndn3_8.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3761.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_8.clk[0] (.latch)                                           0.042     0.042
ndn3_8.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq5_6.in[0] (.names)                                            0.471     0.637
nrq5_6.out[0] (.names)                                           0.235     0.872
[7096].in[0] (.names)                                            0.916     1.788
[7096].out[0] (.names)                                           0.235     2.023
n_n3035.in[1] (.names)                                           0.415     2.438
n_n3035.out[0] (.names)                                          0.235     2.673
[2137].in[3] (.names)                                            0.284     2.957
[2137].out[0] (.names)                                           0.235     3.192
n_n3955.in[3] (.names)                                           0.486     3.678
n_n3955.out[0] (.names)                                          0.235     3.913
[860].in[0] (.names)                                             0.100     4.013
[860].out[0] (.names)                                            0.235     4.248
n_n3640.in[2] (.names)                                           0.625     4.872
n_n3640.out[0] (.names)                                          0.235     5.107
n_n3761.D[0] (.latch)                                            0.000     5.107
data arrival time                                                          5.107

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3761.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.107
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.131


#Path 73
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3711.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3710.in[1] (.names)                                           0.698     4.846
n_n3710.out[0] (.names)                                          0.235     5.081
n_n3711.D[0] (.latch)                                            0.000     5.081
data arrival time                                                          5.081

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3711.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.104


#Path 74
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3103.in[1] (.names)                                           0.698     4.846
n_n3103.out[0] (.names)                                          0.235     5.081
n_n3344.D[0] (.latch)                                            0.000     5.081
data arrival time                                                          5.081

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3344.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.104


#Path 75
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3323.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3320.in[1] (.names)                                           0.698     4.846
n_n3320.out[0] (.names)                                          0.235     5.081
n_n3323.D[0] (.latch)                                            0.000     5.081
data arrival time                                                          5.081

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3323.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.104


#Path 76
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3424.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3423.in[1] (.names)                                           0.698     4.846
n_n3423.out[0] (.names)                                          0.235     5.081
n_n3424.D[0] (.latch)                                            0.000     5.081
data arrival time                                                          5.081

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3424.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.104


#Path 77
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3695.in[1] (.names)                                           0.695     4.843
n_n3695.out[0] (.names)                                          0.235     5.078
n_n3793.D[0] (.latch)                                            0.000     5.078
data arrival time                                                          5.078

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.102


#Path 78
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3661.in[1] (.names)                                           0.695     4.843
n_n3661.out[0] (.names)                                          0.235     5.078
n_n4117.D[0] (.latch)                                            0.000     5.078
data arrival time                                                          5.078

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4117.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.102


#Path 79
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3209.in[1] (.names)                                           0.695     4.843
n_n3209.out[0] (.names)                                          0.235     5.078
n_n3221.D[0] (.latch)                                            0.000     5.078
data arrival time                                                          5.078

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3221.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.102


#Path 80
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4116.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3969.in[1] (.names)                                           0.695     4.843
n_n3969.out[0] (.names)                                          0.235     5.078
n_n4116.D[0] (.latch)                                            0.000     5.078
data arrival time                                                          5.078

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4116.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.078
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.102


#Path 81
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3838.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
n_n3549.in[3] (.names)                                           0.623     3.913
n_n3549.out[0] (.names)                                          0.235     4.148
[1826].in[1] (.names)                                            0.334     4.482
[1826].out[0] (.names)                                           0.235     4.717
n_n3432.in[0] (.names)                                           0.100     4.817
n_n3432.out[0] (.names)                                          0.235     5.052
n_n3838.D[0] (.latch)                                            0.000     5.052
data arrival time                                                          5.052

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3838.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.052
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.075


#Path 82
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3205.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3204.in[1] (.names)                                           0.633     4.781
n_n3204.out[0] (.names)                                          0.235     5.016
n_n3205.D[0] (.latch)                                            0.000     5.016
data arrival time                                                          5.016

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3205.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.040


#Path 83
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3100.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3028.in[1] (.names)                                           0.633     4.781
n_n3028.out[0] (.names)                                          0.235     5.016
n_n3100.D[0] (.latch)                                            0.000     5.016
data arrival time                                                          5.016

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3100.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.040


#Path 84
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3143.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3136.in[1] (.names)                                           0.633     4.781
n_n3136.out[0] (.names)                                          0.235     5.016
n_n3143.D[0] (.latch)                                            0.000     5.016
data arrival time                                                          5.016

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3143.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.040


#Path 85
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3069.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3068.in[1] (.names)                                           0.633     4.781
n_n3068.out[0] (.names)                                          0.235     5.016
n_n3069.D[0] (.latch)                                            0.000     5.016
data arrival time                                                          5.016

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3069.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.040


#Path 86
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3615.in[1] (.names)                                           0.633     4.781
n_n3615.out[0] (.names)                                          0.235     5.016
n_n4071.D[0] (.latch)                                            0.000     5.016
data arrival time                                                          5.016

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4071.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.040


#Path 87
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4042.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n4041.in[1] (.names)                                           0.632     4.780
n_n4041.out[0] (.names)                                          0.235     5.015
n_n4042.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4042.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 88
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3824.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3823.in[1] (.names)                                           0.632     4.780
n_n3823.out[0] (.names)                                          0.235     5.015
n_n3824.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3824.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 89
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3202.in[1] (.names)                                           0.632     4.780
n_n3202.out[0] (.names)                                          0.235     5.015
n_n3203.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3203.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 90
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4024.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n4023.in[1] (.names)                                           0.632     4.780
n_n4023.out[0] (.names)                                          0.235     5.015
n_n4024.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4024.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 91
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4021.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n4020.in[1] (.names)                                           0.632     4.780
n_n4020.out[0] (.names)                                          0.235     5.015
n_n4021.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4021.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 92
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3081.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n2977.in[1] (.names)                                           0.632     4.780
n_n2977.out[0] (.names)                                          0.235     5.015
n_n3081.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3081.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 93
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3049.in[1] (.names)                                           0.632     4.780
n_n3049.out[0] (.names)                                          0.235     5.015
n_n3679.D[0] (.latch)                                            0.000     5.015
data arrival time                                                          5.015

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3679.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.015
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.039


#Path 94
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3473.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3472.in[1] (.names)                                           0.627     4.775
n_n3472.out[0] (.names)                                          0.235     5.010
n_n3473.D[0] (.latch)                                            0.000     5.010
data arrival time                                                          5.010

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3473.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.010
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.033


#Path 95
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n4046.in[1] (.names)                                           0.622     4.770
n_n4046.out[0] (.names)                                          0.235     5.005
n_n4047.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 96
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3433.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3172.in[1] (.names)                                           0.622     4.770
n_n3172.out[0] (.names)                                          0.235     5.005
n_n3433.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3433.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 97
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4133.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n2997.in[1] (.names)                                           0.622     4.770
n_n2997.out[0] (.names)                                          0.235     5.005
n_n4133.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4133.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 98
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3164.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3144.in[1] (.names)                                           0.622     4.770
n_n3144.out[0] (.names)                                          0.235     5.005
n_n3164.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3164.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 99
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n2972.in[1] (.names)                                           0.622     4.770
n_n2972.out[0] (.names)                                          0.235     5.005
n_n3157.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 100
Startpoint: nsr5_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr5_5.clk[0] (.latch)                                           0.042     0.042
nsr5_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2267].in[1] (.names)                                            1.225     1.392
[2267].out[0] (.names)                                           0.235     1.627
[6936].in[3] (.names)                                            0.100     1.727
[6936].out[0] (.names)                                           0.235     1.962
[6965].in[3] (.names)                                            0.758     2.720
[6965].out[0] (.names)                                           0.235     2.955
[6974].in[0] (.names)                                            0.100     3.055
[6974].out[0] (.names)                                           0.235     3.290
[796].in[3] (.names)                                             0.623     3.913
[796].out[0] (.names)                                            0.235     4.148
n_n3658.in[1] (.names)                                           0.622     4.770
n_n3658.out[0] (.names)                                          0.235     5.005
n_n3659.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3659.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#End of timing report
