[2021-09-09 10:05:05,586]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-09 10:05:05,587]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:05:15,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; ".

Peak memory: 15609856 bytes

[2021-09-09 10:05:15,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:05:15,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35012608 bytes

[2021-09-09 10:05:15,460]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-09 10:05:15,460]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:15,735]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :732
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :732
score:100
	Report mapping result:
		klut_size()     :766
		klut.num_gates():732
		max delay       :26
		max area        :732
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :60
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :660
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 14229504 bytes

[2021-09-09 10:05:15,736]mapper_test.py:220:[INFO]: area: 732 level: 26
[2021-09-09 12:05:54,781]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-09 12:05:54,781]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:06:05,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; ".

Peak memory: 15523840 bytes

[2021-09-09 12:06:05,165]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:06:05,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35139584 bytes

[2021-09-09 12:06:05,401]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-09 12:06:05,402]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:06:09,582]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :732
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:23
area :2056
score:100
	Report mapping result:
		klut_size()     :766
		klut.num_gates():732
		max delay       :26
		max area        :732
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :60
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :660
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 45686784 bytes

[2021-09-09 12:06:09,583]mapper_test.py:220:[INFO]: area: 732 level: 26
[2021-09-09 13:35:45,812]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-09 13:35:45,812]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:35:55,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; ".

Peak memory: 15265792 bytes

[2021-09-09 13:35:55,467]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:35:55,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35090432 bytes

[2021-09-09 13:35:55,692]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-09 13:35:55,692]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:35:59,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :967
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :2086
score:100
	Report mapping result:
		klut_size()     :1001
		klut.num_gates():967
		max delay       :27
		max area        :967
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :166
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :788
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 45846528 bytes

[2021-09-09 13:35:59,556]mapper_test.py:220:[INFO]: area: 967 level: 27
[2021-09-09 15:09:10,150]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-09 15:09:10,150]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:10,151]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:10,342]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35254272 bytes

[2021-09-09 15:09:10,350]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-09 15:09:10,351]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:14,703]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:23
area :1566
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 45789184 bytes

[2021-09-09 15:09:14,704]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-09 15:38:14,245]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-09 15:38:14,245]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:14,245]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:14,436]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35467264 bytes

[2021-09-09 15:38:14,446]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-09 15:38:14,446]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:18,749]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:23
area :1566
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 45748224 bytes

[2021-09-09 15:38:18,750]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-09 16:16:17,819]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-09 16:16:17,819]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:17,820]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:18,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35348480 bytes

[2021-09-09 16:16:18,020]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-09 16:16:18,020]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:22,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :843
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:23
area :1549
score:100
	Report mapping result:
		klut_size()     :877
		klut.num_gates():843
		max delay       :26
		max area        :843
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 45776896 bytes

[2021-09-09 16:16:22,361]mapper_test.py:220:[INFO]: area: 843 level: 26
[2021-09-09 16:51:01,985]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-09 16:51:01,985]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:51:01,985]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:51:02,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35401728 bytes

[2021-09-09 16:51:02,249]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-09 16:51:02,249]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:51:06,689]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :843
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:23
area :1549
score:100
	Report mapping result:
		klut_size()     :877
		klut.num_gates():843
		max delay       :26
		max area        :843
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 46067712 bytes

[2021-09-09 16:51:06,690]mapper_test.py:220:[INFO]: area: 843 level: 26
[2021-09-09 17:27:22,248]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-09 17:27:22,248]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:22,248]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:22,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35250176 bytes

[2021-09-09 17:27:22,455]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-09 17:27:22,455]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:26,760]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:23
area :1575
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 45707264 bytes

[2021-09-09 17:27:26,761]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-13 23:32:00,702]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-13 23:32:00,702]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:32:00,703]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:32:00,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34918400 bytes

[2021-09-13 23:32:00,927]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-13 23:32:00,927]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:32:04,650]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :2123
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 51494912 bytes

[2021-09-13 23:32:04,651]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-13 23:42:43,775]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-13 23:42:43,776]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:43,776]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:43,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34865152 bytes

[2021-09-13 23:42:43,962]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-13 23:42:43,963]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:44,174]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 13619200 bytes

[2021-09-13 23:42:44,175]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-14 09:01:55,991]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-14 09:01:55,991]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:01:55,991]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:01:56,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34840576 bytes

[2021-09-14 09:01:56,214]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-14 09:01:56,215]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:01:59,968]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:23
area :1575
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 45830144 bytes

[2021-09-14 09:01:59,969]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-14 09:21:41,960]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-14 09:21:41,960]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:41,960]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:42,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35086336 bytes

[2021-09-14 09:21:42,153]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-14 09:21:42,153]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:42,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 14385152 bytes

[2021-09-14 09:21:42,431]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-15 15:35:06,598]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-15 15:35:06,599]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:06,599]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:06,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34684928 bytes

[2021-09-15 15:35:06,762]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-15 15:35:06,762]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:09,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1781
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 32276480 bytes

[2021-09-15 15:35:09,637]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-15 15:55:01,270]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-15 15:55:01,271]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:01,271]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:01,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34709504 bytes

[2021-09-15 15:55:01,441]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-15 15:55:01,441]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:01,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 9506816 bytes

[2021-09-15 15:55:01,633]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-18 14:05:35,711]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-18 14:05:35,711]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:35,711]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:35,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34721792 bytes

[2021-09-18 14:05:35,884]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-18 14:05:35,884]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:39,056]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:70
	current map manager:
		current min nodes:1903
		current min depth:63
	current map manager:
		current min nodes:1903
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:23
area :1588
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 43950080 bytes

[2021-09-18 14:05:39,057]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-18 16:30:09,330]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-18 16:30:09,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:09,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:09,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34947072 bytes

[2021-09-18 16:30:09,548]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-18 16:30:09,548]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:12,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :836
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1411
score:100
	Report mapping result:
		klut_size()     :870
		klut.num_gates():836
		max delay       :26
		max area        :836
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :314
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 25853952 bytes

[2021-09-18 16:30:12,400]mapper_test.py:220:[INFO]: area: 836 level: 26
[2021-09-22 08:59:53,372]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-22 08:59:53,372]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:53,373]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:53,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34836480 bytes

[2021-09-22 08:59:53,541]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-22 08:59:53,541]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:54,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	Report mapping result:
		klut_size()     :913
		klut.num_gates():879
		max delay       :25
		max area        :881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :328
		LUT fanins:3	 numbers :421
		LUT fanins:4	 numbers :130
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 17960960 bytes

[2021-09-22 08:59:54,966]mapper_test.py:220:[INFO]: area: 879 level: 25
[2021-09-22 11:28:48,889]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-22 11:28:48,889]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:28:48,890]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:28:49,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34852864 bytes

[2021-09-22 11:28:49,110]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-22 11:28:49,110]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:28:51,871]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1523
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 22556672 bytes

[2021-09-22 11:28:51,872]mapper_test.py:220:[INFO]: area: 842 level: 26
[2021-09-23 16:47:56,634]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-23 16:47:56,634]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:47:56,634]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:47:56,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34676736 bytes

[2021-09-23 16:47:56,801]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-23 16:47:56,801]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:47:59,742]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
balancing!
	current map manager:
		current min nodes:1903
		current min depth:75
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:75
balancing!
	current map manager:
		current min nodes:1903
		current min depth:69
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1523
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 22294528 bytes

[2021-09-23 16:47:59,743]mapper_test.py:220:[INFO]: area: 842 level: 26
[2021-09-23 17:10:53,172]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-23 17:10:53,172]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:10:53,173]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:10:53,412]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34795520 bytes

[2021-09-23 17:10:53,421]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-23 17:10:53,422]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:10:56,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
balancing!
	current map manager:
		current min nodes:1903
		current min depth:75
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:75
balancing!
	current map manager:
		current min nodes:1903
		current min depth:69
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1523
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 22392832 bytes

[2021-09-23 17:10:56,231]mapper_test.py:220:[INFO]: area: 842 level: 26
[2021-09-23 18:12:30,623]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-23 18:12:30,623]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:30,623]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:30,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34955264 bytes

[2021-09-23 18:12:30,787]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-23 18:12:30,787]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:33,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
balancing!
	current map manager:
		current min nodes:1903
		current min depth:75
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:75
balancing!
	current map manager:
		current min nodes:1903
		current min depth:69
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1523
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 22237184 bytes

[2021-09-23 18:12:33,720]mapper_test.py:220:[INFO]: area: 842 level: 26
[2021-09-27 16:39:37,731]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-27 16:39:37,731]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:37,732]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:37,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35233792 bytes

[2021-09-27 16:39:37,955]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-27 16:39:37,955]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:40,884]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
balancing!
	current map manager:
		current min nodes:1903
		current min depth:75
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:75
balancing!
	current map manager:
		current min nodes:1903
		current min depth:69
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1523
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 22249472 bytes

[2021-09-27 16:39:40,885]mapper_test.py:220:[INFO]: area: 842 level: 26
[2021-09-27 17:46:21,337]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-27 17:46:21,338]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:21,338]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:21,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35250176 bytes

[2021-09-27 17:46:21,510]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-27 17:46:21,511]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:24,370]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
balancing!
	current map manager:
		current min nodes:1903
		current min depth:75
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:75
balancing!
	current map manager:
		current min nodes:1903
		current min depth:69
rewriting!
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1550
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 22249472 bytes

[2021-09-27 17:46:24,371]mapper_test.py:220:[INFO]: area: 842 level: 26
[2021-09-28 02:12:35,054]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-28 02:12:35,054]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:35,054]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:35,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34955264 bytes

[2021-09-28 02:12:35,220]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-28 02:12:35,221]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:38,102]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1523
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 21458944 bytes

[2021-09-28 02:12:38,102]mapper_test.py:220:[INFO]: area: 842 level: 26
[2021-09-28 16:51:56,728]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-28 16:51:56,728]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:56,729]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:56,916]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34717696 bytes

[2021-09-28 16:51:56,925]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-28 16:51:56,925]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:59,686]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1523
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 22401024 bytes

[2021-09-28 16:51:59,686]mapper_test.py:220:[INFO]: area: 842 level: 26
[2021-09-28 17:30:59,054]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-09-28 17:30:59,054]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:59,054]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:59,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35123200 bytes

[2021-09-28 17:30:59,233]mapper_test.py:156:[INFO]: area: 525 level: 26
[2021-09-28 17:30:59,234]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:01,958]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1523
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 33681408 bytes

[2021-09-28 17:31:01,959]mapper_test.py:220:[INFO]: area: 842 level: 26
[2021-10-09 10:43:08,548]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-09 10:43:08,549]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:08,549]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:08,705]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35074048 bytes

[2021-10-09 10:43:08,714]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-09 10:43:08,715]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:09,501]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:68
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1801
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 12685312 bytes

[2021-10-09 10:43:09,502]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-09 11:25:40,919]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-09 11:25:40,919]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:40,919]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:41,077]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35090432 bytes

[2021-10-09 11:25:41,086]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-09 11:25:41,086]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:41,867]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:68
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1801
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 13262848 bytes

[2021-10-09 11:25:41,867]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-09 16:33:45,850]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-09 16:33:45,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:45,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:46,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34668544 bytes

[2021-10-09 16:33:46,070]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-09 16:33:46,070]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:47,218]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 13406208 bytes

[2021-10-09 16:33:47,219]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-09 16:50:49,233]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-09 16:50:49,233]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:49,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:49,397]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35061760 bytes

[2021-10-09 16:50:49,406]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-09 16:50:49,406]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:50,495]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 13369344 bytes

[2021-10-09 16:50:50,496]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-12 11:02:23,462]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-12 11:02:23,463]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:23,463]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:23,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34959360 bytes

[2021-10-12 11:02:23,638]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-12 11:02:23,638]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:26,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1661
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 17768448 bytes

[2021-10-12 11:02:26,624]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-12 11:19:58,486]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-12 11:19:58,487]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:58,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:58,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34979840 bytes

[2021-10-12 11:19:58,659]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-12 11:19:58,659]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:59,492]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:68
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1801
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 12226560 bytes

[2021-10-12 11:19:59,493]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-12 13:37:52,197]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-12 13:37:52,197]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:37:52,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:37:52,382]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34877440 bytes

[2021-10-12 13:37:52,391]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-12 13:37:52,392]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:37:55,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1661
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 17682432 bytes

[2021-10-12 13:37:55,373]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-12 15:08:31,042]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-12 15:08:31,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:31,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:31,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34881536 bytes

[2021-10-12 15:08:31,221]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-12 15:08:31,221]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:34,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1661
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 17850368 bytes

[2021-10-12 15:08:34,168]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-12 18:53:30,446]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-12 18:53:30,447]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:30,447]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:30,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34881536 bytes

[2021-10-12 18:53:30,618]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-12 18:53:30,618]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:33,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1629
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 16257024 bytes

[2021-10-12 18:53:33,640]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-18 11:47:01,836]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-18 11:47:01,837]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:01,837]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:02,054]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34992128 bytes

[2021-10-18 11:47:02,063]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-18 11:47:02,063]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:05,026]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1629
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 16134144 bytes

[2021-10-18 11:47:05,026]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-18 12:04:32,121]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-18 12:04:32,122]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:32,122]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:32,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35180544 bytes

[2021-10-18 12:04:32,296]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-18 12:04:32,296]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:32,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 8019968 bytes

[2021-10-18 12:04:32,418]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-19 14:12:27,979]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-19 14:12:27,980]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:27,980]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:28,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35020800 bytes

[2021-10-19 14:12:28,151]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-19 14:12:28,151]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:28,274]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 8069120 bytes

[2021-10-19 14:12:28,275]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-22 13:35:05,396]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-22 13:35:05,397]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:05,397]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:05,557]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35033088 bytes

[2021-10-22 13:35:05,567]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-22 13:35:05,567]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:06,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 10739712 bytes

[2021-10-22 13:35:06,016]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-22 13:55:58,198]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-22 13:55:58,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:58,199]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:58,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35028992 bytes

[2021-10-22 13:55:58,375]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-22 13:55:58,376]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:58,828]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 10969088 bytes

[2021-10-22 13:55:58,828]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-22 14:02:49,153]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-22 14:02:49,153]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:49,154]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:49,323]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34697216 bytes

[2021-10-22 14:02:49,332]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-22 14:02:49,332]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:49,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 7888896 bytes

[2021-10-22 14:02:49,450]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-22 14:06:10,200]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-22 14:06:10,200]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:10,200]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:10,413]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34873344 bytes

[2021-10-22 14:06:10,421]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-22 14:06:10,422]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:10,545]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 7876608 bytes

[2021-10-22 14:06:10,545]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-23 13:36:26,568]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-23 13:36:26,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:26,569]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:26,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34865152 bytes

[2021-10-23 13:36:26,750]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-23 13:36:26,750]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:29,638]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1319
score:100
	Report mapping result:
		klut_size()     :1350
		klut.num_gates():1316
		max delay       :25
		max area        :1319
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :367
		LUT fanins:3	 numbers :339
		LUT fanins:4	 numbers :610
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 16240640 bytes

[2021-10-23 13:36:29,638]mapper_test.py:224:[INFO]: area: 1316 level: 25
[2021-10-24 17:48:08,229]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-24 17:48:08,230]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:08,230]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:08,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34922496 bytes

[2021-10-24 17:48:08,447]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-24 17:48:08,447]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:11,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1319
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 15986688 bytes

[2021-10-24 17:48:11,375]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-24 18:08:33,196]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-24 18:08:33,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:33,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:33,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34852864 bytes

[2021-10-24 18:08:33,417]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-24 18:08:33,417]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:36,375]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:75
	current map manager:
		current min nodes:1903
		current min depth:69
	current map manager:
		current min nodes:1903
		current min depth:69
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :842
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:25
area :1629
score:100
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 16060416 bytes

[2021-10-24 18:08:36,376]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-26 10:26:03,058]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-26 10:26:03,058]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:03,058]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:03,252]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34906112 bytes

[2021-10-26 10:26:03,258]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-26 10:26:03,259]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:03,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	current map manager:
		current min nodes:1903
		current min depth:89
	Report mapping result:
		klut_size()     :1263
		klut.num_gates():1229
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :240
		LUT fanins:3	 numbers :346
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 7843840 bytes

[2021-10-26 10:26:03,414]mapper_test.py:224:[INFO]: area: 1229 level: 26
[2021-10-26 11:06:30,064]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-26 11:06:30,065]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:30,065]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:30,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34799616 bytes

[2021-10-26 11:06:30,237]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-26 11:06:30,238]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:33,333]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1263
		klut.num_gates():1229
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :240
		LUT fanins:3	 numbers :346
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 15716352 bytes

[2021-10-26 11:06:33,334]mapper_test.py:224:[INFO]: area: 1229 level: 26
[2021-10-26 11:27:05,799]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-26 11:27:05,799]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:05,799]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:05,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35041280 bytes

[2021-10-26 11:27:05,993]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-26 11:27:05,993]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:09,199]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1879
		klut.num_gates():1845
		max delay       :25
		max area        :1319
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :245
		LUT fanins:3	 numbers :624
		LUT fanins:4	 numbers :976
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 15736832 bytes

[2021-10-26 11:27:09,200]mapper_test.py:224:[INFO]: area: 1845 level: 25
[2021-10-26 12:25:11,601]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-26 12:25:11,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:11,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:11,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.05 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34947072 bytes

[2021-10-26 12:25:11,820]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-26 12:25:11,821]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:14,753]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :876
		klut.num_gates():842
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :117
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 15958016 bytes

[2021-10-26 12:25:14,754]mapper_test.py:224:[INFO]: area: 842 level: 26
[2021-10-26 14:13:30,161]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-26 14:13:30,161]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:30,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:30,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35184640 bytes

[2021-10-26 14:13:30,369]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-26 14:13:30,369]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:30,507]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1263
		klut.num_gates():1229
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :240
		LUT fanins:3	 numbers :346
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 7770112 bytes

[2021-10-26 14:13:30,508]mapper_test.py:224:[INFO]: area: 1229 level: 26
[2021-10-29 16:10:35,350]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-10-29 16:10:35,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:35,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:35,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34926592 bytes

[2021-10-29 16:10:35,524]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-10-29 16:10:35,524]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:35,665]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1456
		klut.num_gates():1422
		max delay       :26
		max area        :1422
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :450
		LUT fanins:4	 numbers :717
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
Peak memory: 7753728 bytes

[2021-10-29 16:10:35,666]mapper_test.py:224:[INFO]: area: 1422 level: 26
[2021-11-03 09:52:32,441]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-03 09:52:32,442]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:32,442]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:32,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34840576 bytes

[2021-11-03 09:52:32,615]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-03 09:52:32,615]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:32,875]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1456
		klut.num_gates():1422
		max delay       :26
		max area        :842
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :450
		LUT fanins:4	 numbers :717
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig_output.v
	Peak memory: 9551872 bytes

[2021-11-03 09:52:32,876]mapper_test.py:226:[INFO]: area: 1422 level: 26
[2021-11-03 10:04:43,862]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-03 10:04:43,862]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:43,862]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:44,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34889728 bytes

[2021-11-03 10:04:44,043]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-03 10:04:44,043]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:44,350]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1606
		klut.num_gates():1572
		max delay       :26
		max area        :843
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :276
		LUT fanins:4	 numbers :1041
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig_output.v
	Peak memory: 9560064 bytes

[2021-11-03 10:04:44,350]mapper_test.py:226:[INFO]: area: 1572 level: 26
[2021-11-03 13:44:43,972]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-03 13:44:43,973]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:43,973]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:44,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34783232 bytes

[2021-11-03 13:44:44,152]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-03 13:44:44,152]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:44,461]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1606
		klut.num_gates():1572
		max delay       :26
		max area        :843
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :276
		LUT fanins:4	 numbers :1041
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig_output.v
	Peak memory: 9543680 bytes

[2021-11-03 13:44:44,462]mapper_test.py:226:[INFO]: area: 1572 level: 26
[2021-11-03 13:50:59,010]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-03 13:50:59,011]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:59,011]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:59,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34967552 bytes

[2021-11-03 13:50:59,188]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-03 13:50:59,189]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:59,491]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1606
		klut.num_gates():1572
		max delay       :26
		max area        :843
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :276
		LUT fanins:4	 numbers :1041
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig_output.v
	Peak memory: 9523200 bytes

[2021-11-03 13:50:59,491]mapper_test.py:226:[INFO]: area: 1572 level: 26
[2021-11-04 15:57:56,706]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-04 15:57:56,706]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:56,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:56,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34803712 bytes

[2021-11-04 15:57:56,934]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-04 15:57:56,934]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:57,245]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :1325
		klut.num_gates():1291
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :245
		LUT fanins:3	 numbers :255
		LUT fanins:4	 numbers :791
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig_output.v
	Peak memory: 9461760 bytes

[2021-11-04 15:57:57,246]mapper_test.py:226:[INFO]: area: 1291 level: 27
[2021-11-16 12:28:41,283]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-16 12:28:41,284]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:41,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:41,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35016704 bytes

[2021-11-16 12:28:41,465]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-16 12:28:41,465]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:41,631]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.037805 secs
	Report mapping result:
		klut_size()     :1325
		klut.num_gates():1291
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :245
		LUT fanins:3	 numbers :255
		LUT fanins:4	 numbers :791
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 7684096 bytes

[2021-11-16 12:28:41,631]mapper_test.py:228:[INFO]: area: 1291 level: 27
[2021-11-16 14:17:39,082]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-16 14:17:39,082]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:39,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:39,247]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35041280 bytes

[2021-11-16 14:17:39,256]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-16 14:17:39,257]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:39,484]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.04678 secs
	Report mapping result:
		klut_size()     :1325
		klut.num_gates():1291
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :245
		LUT fanins:3	 numbers :255
		LUT fanins:4	 numbers :791
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 7692288 bytes

[2021-11-16 14:17:39,484]mapper_test.py:228:[INFO]: area: 1291 level: 27
[2021-11-16 14:24:00,329]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-16 14:24:00,329]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:00,329]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:00,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35205120 bytes

[2021-11-16 14:24:00,566]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-16 14:24:00,567]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:00,791]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.044248 secs
	Report mapping result:
		klut_size()     :1325
		klut.num_gates():1291
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :245
		LUT fanins:3	 numbers :255
		LUT fanins:4	 numbers :791
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 7655424 bytes

[2021-11-16 14:24:00,792]mapper_test.py:228:[INFO]: area: 1291 level: 27
[2021-11-17 16:36:38,218]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-17 16:36:38,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:38,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:38,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35110912 bytes

[2021-11-17 16:36:38,395]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-17 16:36:38,396]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:38,629]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.055161 secs
	Report mapping result:
		klut_size()     :809
		klut.num_gates():775
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 7692288 bytes

[2021-11-17 16:36:38,629]mapper_test.py:228:[INFO]: area: 775 level: 27
[2021-11-18 10:19:16,287]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-18 10:19:16,287]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:16,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:16,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 35078144 bytes

[2021-11-18 10:19:16,463]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-18 10:19:16,464]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:16,657]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.064912 secs
	Report mapping result:
		klut_size()     :809
		klut.num_gates():775
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 9097216 bytes

[2021-11-18 10:19:16,658]mapper_test.py:228:[INFO]: area: 775 level: 27
[2021-11-23 16:12:06,708]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-23 16:12:06,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:06,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:06,872]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34877440 bytes

[2021-11-23 16:12:06,881]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-23 16:12:06,881]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:07,066]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.06434 secs
	Report mapping result:
		klut_size()     :809
		klut.num_gates():775
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 9068544 bytes

[2021-11-23 16:12:07,066]mapper_test.py:228:[INFO]: area: 775 level: 27
[2021-11-23 16:43:05,529]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-23 16:43:05,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:05,529]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:05,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34877440 bytes

[2021-11-23 16:43:05,706]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-23 16:43:05,706]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:05,894]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.064795 secs
	Report mapping result:
		klut_size()     :809
		klut.num_gates():775
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 9146368 bytes

[2021-11-23 16:43:05,895]mapper_test.py:228:[INFO]: area: 775 level: 27
[2021-11-24 11:39:15,990]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-24 11:39:15,990]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:15,990]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:16,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.01 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.06 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34742272 bytes

[2021-11-24 11:39:16,215]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-24 11:39:16,216]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:16,338]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.001411 secs
	Report mapping result:
		klut_size()     :877
		klut.num_gates():843
		max delay       :26
		max area        :843
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 7630848 bytes

[2021-11-24 11:39:16,338]mapper_test.py:228:[INFO]: area: 843 level: 26
[2021-11-24 12:02:29,939]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-24 12:02:29,939]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:29,939]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:30,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34938880 bytes

[2021-11-24 12:02:30,116]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-24 12:02:30,116]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:30,237]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.001413 secs
	Report mapping result:
		klut_size()     :877
		klut.num_gates():843
		max delay       :26
		max area        :843
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 7741440 bytes

[2021-11-24 12:02:30,238]mapper_test.py:228:[INFO]: area: 843 level: 26
[2021-11-24 12:06:17,702]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-24 12:06:17,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:17,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:17,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34816000 bytes

[2021-11-24 12:06:17,879]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-24 12:06:17,880]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:18,040]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.037877 secs
	Report mapping result:
		klut_size()     :809
		klut.num_gates():775
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 7831552 bytes

[2021-11-24 12:06:18,041]mapper_test.py:228:[INFO]: area: 775 level: 27
[2021-11-24 12:11:52,422]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-24 12:11:52,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:52,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:52,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34906112 bytes

[2021-11-24 12:11:52,601]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-24 12:11:52,601]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:52,717]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.01221 secs
	Report mapping result:
		klut_size()     :556
		klut.num_gates():522
		max delay       :31
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :439
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 11714560 bytes

[2021-11-24 12:11:52,718]mapper_test.py:228:[INFO]: area: 522 level: 31
[2021-11-24 12:58:16,244]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-24 12:58:16,244]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:16,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:16,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34902016 bytes

[2021-11-24 12:58:16,418]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-24 12:58:16,418]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:16,577]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.037432 secs
	Report mapping result:
		klut_size()     :809
		klut.num_gates():775
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 7708672 bytes

[2021-11-24 12:58:16,577]mapper_test.py:228:[INFO]: area: 775 level: 27
[2021-11-24 13:13:30,920]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-24 13:13:30,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:30,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:31,089]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34873344 bytes

[2021-11-24 13:13:31,098]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-24 13:13:31,099]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:34,137]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.037574 secs
Mapping time: 0.083466 secs
	Report mapping result:
		klut_size()     :809
		klut.num_gates():775
		max delay       :27
		max area        :775
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :70
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :643
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 15802368 bytes

[2021-11-24 13:13:34,137]mapper_test.py:228:[INFO]: area: 775 level: 27
[2021-11-24 13:36:19,250]mapper_test.py:79:[INFO]: run case "C6288.iscas_comb"
[2021-11-24 13:36:19,251]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:19,251]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:19,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1870.  Ch =     0.  Total mem =    0.27 MB. Peak cut mem =    0.02 MB.
P:  Del =   26.00.  Ar =     769.0.  Edge =     2064.  Cut =    20130.  T =     0.01 sec
P:  Del =   26.00.  Ar =     584.0.  Edge =     2124.  Cut =    18534.  T =     0.01 sec
P:  Del =   26.00.  Ar =     649.0.  Edge =     2189.  Cut =    19832.  T =     0.01 sec
E:  Del =   26.00.  Ar =     630.0.  Edge =     2165.  Cut =    19832.  T =     0.00 sec
F:  Del =   26.00.  Ar =     537.0.  Edge =     2007.  Cut =    14711.  T =     0.00 sec
E:  Del =   26.00.  Ar =     533.0.  Edge =     2000.  Cut =    14711.  T =     0.00 sec
A:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.01 sec
E:  Del =   26.00.  Ar =     527.0.  Edge =     1981.  Cut =    15400.  T =     0.00 sec
A:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.01 sec
E:  Del =   26.00.  Ar =     525.0.  Edge =     1979.  Cut =    15398.  T =     0.00 sec
Total time =     0.04 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       43      8.19 %
Or           =        0      0.00 %
Other        =      482     91.81 %
TOTAL        =      525    100.00 %
Level =    1.  COs =    2.     6.2 %
Level =    3.  COs =    1.     9.4 %
Level =    4.  COs =    1.    12.5 %
Level =    5.  COs =    1.    15.6 %
Level =    6.  COs =    1.    18.8 %
Level =    7.  COs =    1.    21.9 %
Level =    8.  COs =    1.    25.0 %
Level =    9.  COs =    1.    28.1 %
Level =   10.  COs =    1.    31.2 %
Level =   11.  COs =    1.    34.4 %
Level =   12.  COs =    1.    37.5 %
Level =   13.  COs =    1.    40.6 %
Level =   14.  COs =    1.    43.8 %
Level =   15.  COs =    1.    46.9 %
Level =   16.  COs =    1.    50.0 %
Level =   17.  COs =    2.    56.2 %
Level =   18.  COs =    2.    62.5 %
Level =   19.  COs =    1.    65.6 %
Level =   20.  COs =    2.    71.9 %
Level =   21.  COs =    1.    75.0 %
Level =   22.  COs =    2.    81.2 %
Level =   23.  COs =    1.    84.4 %
Level =   24.  COs =    2.    90.6 %
Level =   25.  COs =    1.    93.8 %
Level =   26.  COs =    2.   100.0 %
Peak memory: 34824192 bytes

[2021-11-24 13:36:19,424]mapper_test.py:160:[INFO]: area: 525 level: 26
[2021-11-24 13:36:19,424]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:22,332]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.opt.aig
Mapping time: 0.001388 secs
Mapping time: 0.003077 secs
	Report mapping result:
		klut_size()     :877
		klut.num_gates():843
		max delay       :26
		max area        :843
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :321
		LUT fanins:3	 numbers :404
		LUT fanins:4	 numbers :118
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C6288.iscas_comb/C6288.iscas_comb.ifpga.v
	Peak memory: 15790080 bytes

[2021-11-24 13:36:22,332]mapper_test.py:228:[INFO]: area: 843 level: 26
