<module name="PRU_ICSSG0_IEP0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_GLOBAL_CFG_REG" acronym="ICSSG_GLOBAL_CFG_REG" offset="0x0" page="2" width="32" description="Global Cfg">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMP_INC" width="12" begin="19" end="8" resetval="0x5" description="" range="" rwaccess="RW"/>
    <bitfield id="DEFAULT_INC" width="4" begin="7" end="4" resetval="0x5" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CNT_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_GLOBAL_STATUS_REG" acronym="ICSSG_GLOBAL_STATUS_REG" offset="0x4" page="2" width="32" description="Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CNT_OVF" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW1C"/>
  </register>
  <register id="ICSSG_COMPEN_REG" acronym="ICSSG_COMPEN_REG" offset="0x8" page="2" width="32" description="Compensation">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="COMPEN_CNT" width="23" begin="22" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_SLOW_COMPEN_REG" acronym="ICSSG_SLOW_COMPEN_REG" offset="0xC" page="2" width="32" description="Slow Compensation">
    <bitfield id="SLOW_COMPEN_CNT" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_COUNT_REG0" acronym="ICSSG_COUNT_REG0" offset="0x10" page="2" width="32" description="Low Counter">
    <bitfield id="COUNT_LO" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_COUNT_REG1" acronym="ICSSG_COUNT_REG1" offset="0x14" page="2" width="32" description="High Counter">
    <bitfield id="COUNT_HI" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CAP_CFG_REG" acronym="ICSSG_CAP_CFG_REG" offset="0x18" page="2" width="32" description="Capture Cfg">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EXT_CAP_EN" width="6" begin="23" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CAP_ASYNC_EN" width="8" begin="17" end="10" resetval="0x7F" description="" range="" rwaccess="RW"/>
    <bitfield id="CAP_EN" width="10" begin="9" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CAP_STATUS_REG" acronym="ICSSG_CAP_STATUS_REG" offset="0x1C" page="2" width="32" description="Capture Status Cfg">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CAP_RAW" width="8" begin="23" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CAP_VALID" width="11" begin="10" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR0_REG0" acronym="ICSSG_CAPR0_REG0" offset="0x20" page="2" width="32" description="Capture Rise00">
    <bitfield id="CAPR0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR0_REG1" acronym="ICSSG_CAPR0_REG1" offset="0x24" page="2" width="32" description="Capture Rise10">
    <bitfield id="CAPR0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR1_REG0" acronym="ICSSG_CAPR1_REG0" offset="0x28" page="2" width="32" description="Capture Rise01">
    <bitfield id="CAPR1_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR1_REG1" acronym="ICSSG_CAPR1_REG1" offset="0x2C" page="2" width="32" description="Capture Rise11">
    <bitfield id="CAPR1_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR2_REG0" acronym="ICSSG_CAPR2_REG0" offset="0x30" page="2" width="32" description="Capture Rise02">
    <bitfield id="CAPR2_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR2_REG1" acronym="ICSSG_CAPR2_REG1" offset="0x34" page="2" width="32" description="Capture Rise12">
    <bitfield id="CAPR2_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR3_REG0" acronym="ICSSG_CAPR3_REG0" offset="0x38" page="2" width="32" description="Capture Rise03">
    <bitfield id="CAPR3_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR3_REG1" acronym="ICSSG_CAPR3_REG1" offset="0x3C" page="2" width="32" description="Capture Rise13">
    <bitfield id="CAPR3_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR4_REG0" acronym="ICSSG_CAPR4_REG0" offset="0x40" page="2" width="32" description="Capture Rise04">
    <bitfield id="CAPR4_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR4_REG1" acronym="ICSSG_CAPR4_REG1" offset="0x44" page="2" width="32" description="Capture Rise14">
    <bitfield id="CAPR4_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR5_REG0" acronym="ICSSG_CAPR5_REG0" offset="0x48" page="2" width="32" description="Capture Rise05">
    <bitfield id="CAPR5_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR5_REG1" acronym="ICSSG_CAPR5_REG1" offset="0x4C" page="2" width="32" description="Capture Rise15">
    <bitfield id="CAPR5_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR6_REG0" acronym="ICSSG_CAPR6_REG0" offset="0x50" page="2" width="32" description="Capture Rise06">
    <bitfield id="CAPR6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR6_REG1" acronym="ICSSG_CAPR6_REG1" offset="0x54" page="2" width="32" description="Capture Rise16">
    <bitfield id="CAPR6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPF6_REG0" acronym="ICSSG_CAPF6_REG0" offset="0x58" page="2" width="32" description="Capture Fall06">
    <bitfield id="CAPF6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPF6_REG1" acronym="ICSSG_CAPF6_REG1" offset="0x5C" page="2" width="32" description="Capture Fall16">
    <bitfield id="CAPF6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR7_REG0" acronym="ICSSG_CAPR7_REG0" offset="0x60" page="2" width="32" description="Capture Rise07">
    <bitfield id="CAPR7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR7_REG1" acronym="ICSSG_CAPR7_REG1" offset="0x64" page="2" width="32" description="Capture Rise17">
    <bitfield id="CAPR7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPF7_REG0" acronym="ICSSG_CAPF7_REG0" offset="0x68" page="2" width="32" description="Capture Fall07">
    <bitfield id="CAPF7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPF7_REG1" acronym="ICSSG_CAPF7_REG1" offset="0x6C" page="2" width="32" description="Capture Fall17">
    <bitfield id="CAPF7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CMP_CFG_REG" acronym="ICSSG_CMP_CFG_REG" offset="0x70" page="2" width="32" description="Capture Cfg">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SHADOW_EN" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CMP_EN" width="16" begin="16" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CMP0_RST_CNT_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP_STATUS_REG" acronym="ICSSG_CMP_STATUS_REG" offset="0x74" page="2" width="32" description="Capture Status">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CMP_STATUS" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="RW1C"/>
  </register>
  <register id="ICSSG_CMP0_REG0" acronym="ICSSG_CMP0_REG0" offset="0x78" page="2" width="32" description="Compare00">
    <bitfield id="CMP0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP0_REG1" acronym="ICSSG_CMP0_REG1" offset="0x7C" page="2" width="32" description="Compare10">
    <bitfield id="CMP0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP1_REG0" acronym="ICSSG_CMP1_REG0" offset="0x80" page="2" width="32" description="Compare01">
    <bitfield id="CMP1_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP1_REG1" acronym="ICSSG_CMP1_REG1" offset="0x84" page="2" width="32" description="Compare11">
    <bitfield id="CMP1_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP2_REG0" acronym="ICSSG_CMP2_REG0" offset="0x88" page="2" width="32" description="Compare02">
    <bitfield id="CMP2_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP2_REG1" acronym="ICSSG_CMP2_REG1" offset="0x8C" page="2" width="32" description="Compare12">
    <bitfield id="CMP2_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP3_REG0" acronym="ICSSG_CMP3_REG0" offset="0x90" page="2" width="32" description="Compare03">
    <bitfield id="CMP3_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP3_REG1" acronym="ICSSG_CMP3_REG1" offset="0x94" page="2" width="32" description="Compare13">
    <bitfield id="CMP3_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP4_REG0" acronym="ICSSG_CMP4_REG0" offset="0x98" page="2" width="32" description="Compare04">
    <bitfield id="CMP4_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP4_REG1" acronym="ICSSG_CMP4_REG1" offset="0x9C" page="2" width="32" description="Compare14">
    <bitfield id="CMP4_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP5_REG0" acronym="ICSSG_CMP5_REG0" offset="0xA0" page="2" width="32" description="Compare05">
    <bitfield id="CMP5_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP5_REG1" acronym="ICSSG_CMP5_REG1" offset="0xA4" page="2" width="32" description="Compare15">
    <bitfield id="CMP5_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP6_REG0" acronym="ICSSG_CMP6_REG0" offset="0xA8" page="2" width="32" description="Compare06">
    <bitfield id="CMP6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP6_REG1" acronym="ICSSG_CMP6_REG1" offset="0xAC" page="2" width="32" description="Compare16">
    <bitfield id="CMP6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP7_REG0" acronym="ICSSG_CMP7_REG0" offset="0xB0" page="2" width="32" description="Compare07">
    <bitfield id="CMP7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP7_REG1" acronym="ICSSG_CMP7_REG1" offset="0xB4" page="2" width="32" description="Compare17">
    <bitfield id="CMP7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RXIPG0_REG" acronym="ICSSG_RXIPG0_REG" offset="0xB8" page="2" width="32" description="RXIPG0">
    <bitfield id="RX_MIN_IPG0" width="16" begin="31" end="16" resetval="0xFFFF" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_IPG0" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_RXIPG1_REG" acronym="ICSSG_RXIPG1_REG" offset="0xBC" page="2" width="32" description="RXIPG1">
    <bitfield id="RX_MIN_IPG1" width="16" begin="31" end="16" resetval="0xFFFF" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_IPG1" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CMP8_REG0" acronym="ICSSG_CMP8_REG0" offset="0xC0" page="2" width="32" description="Compare08">
    <bitfield id="CMP8_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP8_REG1" acronym="ICSSG_CMP8_REG1" offset="0xC4" page="2" width="32" description="Compare18">
    <bitfield id="CMP8_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP9_REG0" acronym="ICSSG_CMP9_REG0" offset="0xC8" page="2" width="32" description="Compare09">
    <bitfield id="CMP9_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP9_REG1" acronym="ICSSG_CMP9_REG1" offset="0xCC" page="2" width="32" description="Compare19">
    <bitfield id="CMP9_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP10_REG0" acronym="ICSSG_CMP10_REG0" offset="0xD0" page="2" width="32" description="Compare010">
    <bitfield id="CMP10_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP10_REG1" acronym="ICSSG_CMP10_REG1" offset="0xD4" page="2" width="32" description="Compare110">
    <bitfield id="CMP10_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP11_REG0" acronym="ICSSG_CMP11_REG0" offset="0xD8" page="2" width="32" description="Compare011">
    <bitfield id="CMP11_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP11_REG1" acronym="ICSSG_CMP11_REG1" offset="0xDC" page="2" width="32" description="Compare111">
    <bitfield id="CMP11_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP12_REG0" acronym="ICSSG_CMP12_REG0" offset="0xE0" page="2" width="32" description="Compare012">
    <bitfield id="CMP12_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP12_REG1" acronym="ICSSG_CMP12_REG1" offset="0xE4" page="2" width="32" description="Compare112">
    <bitfield id="CMP12_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP13_REG0" acronym="ICSSG_CMP13_REG0" offset="0xE8" page="2" width="32" description="Compare013">
    <bitfield id="CMP13_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP13_REG1" acronym="ICSSG_CMP13_REG1" offset="0xEC" page="2" width="32" description="Compare113">
    <bitfield id="CMP13_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP14_REG0" acronym="ICSSG_CMP14_REG0" offset="0xF0" page="2" width="32" description="Compare014">
    <bitfield id="CMP14_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP14_REG1" acronym="ICSSG_CMP14_REG1" offset="0xF4" page="2" width="32" description="Compare114">
    <bitfield id="CMP14_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP15_REG0" acronym="ICSSG_CMP15_REG0" offset="0xF8" page="2" width="32" description="Compare015">
    <bitfield id="CMP15_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CMP15_REG1" acronym="ICSSG_CMP15_REG1" offset="0xFC" page="2" width="32" description="Compare115">
    <bitfield id="CMP15_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_COUNT_RESET_VAL_REG0" acronym="ICSSG_COUNT_RESET_VAL_REG0" offset="0x100" page="2" width="32" description="Low Counter Reset Value">
    <bitfield id="RESET_VAL_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_COUNT_RESET_VAL_REG1" acronym="ICSSG_COUNT_RESET_VAL_REG1" offset="0x104" page="2" width="32" description="Low Counter Reset Value">
    <bitfield id="RESET_VAL_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PWM_REG" acronym="ICSSG_PWM_REG" offset="0x108" page="2" width="32" description="PWM">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PWM3_HIT" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW1C"/>
    <bitfield id="PWM3_RST_CNT_EN" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PWM0_HIT" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW1C"/>
    <bitfield id="PWM0_RST_CNT_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CAPR0_BI_REG0" acronym="ICSSG_CAPR0_BI_REG0" offset="0x10C" page="2" width="32" description="Capture Big Indian Rise00">
    <bitfield id="CAPR0_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR0_BI_REG1" acronym="ICSSG_CAPR0_BI_REG1" offset="0x110" page="2" width="32" description="Capture Big Indian Rise10">
    <bitfield id="CAPR0_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR1_BI_REG0" acronym="ICSSG_CAPR1_BI_REG0" offset="0x114" page="2" width="32" description="Capture Big Indian Rise01">
    <bitfield id="CAPR1_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR1_BI_REG1" acronym="ICSSG_CAPR1_BI_REG1" offset="0x118" page="2" width="32" description="Capture Big Indian Rise11">
    <bitfield id="CAPR1_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR2_BI_REG0" acronym="ICSSG_CAPR2_BI_REG0" offset="0x11C" page="2" width="32" description="Capture Big Indian Rise02">
    <bitfield id="CAPR2_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR2_BI_REG1" acronym="ICSSG_CAPR2_BI_REG1" offset="0x120" page="2" width="32" description="Capture Big Indian Rise12">
    <bitfield id="CAPR2_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR3_BI_REG0" acronym="ICSSG_CAPR3_BI_REG0" offset="0x124" page="2" width="32" description="Capture Big Indian Rise03">
    <bitfield id="CAPR3_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR3_BI_REG1" acronym="ICSSG_CAPR3_BI_REG1" offset="0x128" page="2" width="32" description="Capture Big Indian Rise13">
    <bitfield id="CAPR3_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR4_BI_REG0" acronym="ICSSG_CAPR4_BI_REG0" offset="0x12C" page="2" width="32" description="Capture Big Indian Rise04">
    <bitfield id="CAPR4_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR4_BI_REG1" acronym="ICSSG_CAPR4_BI_REG1" offset="0x130" page="2" width="32" description="Capture Big Indian Rise14">
    <bitfield id="CAPR4_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR5_BI_REG0" acronym="ICSSG_CAPR5_BI_REG0" offset="0x134" page="2" width="32" description="Capture Big Indian Rise05">
    <bitfield id="CAPR5_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR5_BI_REG1" acronym="ICSSG_CAPR5_BI_REG1" offset="0x138" page="2" width="32" description="Capture Big Indian Rise15">
    <bitfield id="CAPR5_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR6_BI_REG0" acronym="ICSSG_CAPR6_BI_REG0" offset="0x13C" page="2" width="32" description="Capture Big Indian Rise06">
    <bitfield id="CAPR6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR6_BI_REG1" acronym="ICSSG_CAPR6_BI_REG1" offset="0x140" page="2" width="32" description="Capture Big Indian Rise16">
    <bitfield id="CAPR6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPF6_BI_REG0" acronym="ICSSG_CAPF6_BI_REG0" offset="0x144" page="2" width="32" description="Capture Big Indian Fall06">
    <bitfield id="CAPF6_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPF6_BI_REG1" acronym="ICSSG_CAPF6_BI_REG1" offset="0x148" page="2" width="32" description="Capture Big Indian Fall16">
    <bitfield id="CAPF6_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR7_BI_REG0" acronym="ICSSG_CAPR7_BI_REG0" offset="0x14C" page="2" width="32" description="Capture Big Indian Rise07">
    <bitfield id="CAPR7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPR7_BI_REG1" acronym="ICSSG_CAPR7_BI_REG1" offset="0x150" page="2" width="32" description="Capture Big Indian Rise17">
    <bitfield id="CAPR7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPF7_BI_REG0" acronym="ICSSG_CAPF7_BI_REG0" offset="0x154" page="2" width="32" description="Capture Big Indian Fall07">
    <bitfield id="CAPF7_0" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_CAPF7_BI_REG1" acronym="ICSSG_CAPF7_BI_REG1" offset="0x158" page="2" width="32" description="Capture Big Indian Fall17">
    <bitfield id="CAPF7_1" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_SYNC_CTRL_REG" acronym="ICSSG_SYNC_CTRL_REG" offset="0x180" page="2" width="32" description="Sync Ctrl">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC1_IND_EN" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC1_CYCLIC_EN" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC1_ACK_EN" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC0_CYCLIC_EN" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC0_ACK_EN" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC1_EN" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC0_EN" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SYNC_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_SYNC_FIRST_STAT_REG" acronym="ICSSG_SYNC_FIRST_STAT_REG" offset="0x184" page="2" width="32" description="Sync Ctrl">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FIRST_SYNC1" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FIRST_SYNC0" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_SYNC0_STAT_REG" acronym="ICSSG_SYNC0_STAT_REG" offset="0x188" page="2" width="32" description="Sync Ctrl">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC0_PEND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_SYNC1_STAT_REG" acronym="ICSSG_SYNC1_STAT_REG" offset="0x18C" page="2" width="32" description="Sync Ctrl">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC1_PEND" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_SYNC_PWIDTH_REG" acronym="ICSSG_SYNC_PWIDTH_REG" offset="0x190" page="2" width="32" description="Sync Ctrl">
    <bitfield id="SYNC_HPW" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_SYNC0_PERIOD_REG" acronym="ICSSG_SYNC0_PERIOD_REG" offset="0x194" page="2" width="32" description="Sync Ctrl">
    <bitfield id="SYNC0_PERIOD" width="32" begin="31" end="0" resetval="0x1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_SYNC1_DELAY_REG" acronym="ICSSG_SYNC1_DELAY_REG" offset="0x198" page="2" width="32" description="Sync Ctrl">
    <bitfield id="SYNC1_DELAY" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_SYNC_START_REG" acronym="ICSSG_SYNC_START_REG" offset="0x19C" page="2" width="32" description="Sync Ctrl">
    <bitfield id="SYNC_START" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_WD_PREDIV_REG" acronym="ICSSG_WD_PREDIV_REG" offset="0x200" page="2" width="32" description="WD">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRE_DIV" width="16" begin="15" end="0" resetval="0x4E20" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PDI_WD_TIM_REG" acronym="ICSSG_PDI_WD_TIM_REG" offset="0x204" page="2" width="32" description="WD">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDI_WD_TIME" width="16" begin="15" end="0" resetval="0x3E8" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PD_WD_TIM_REG" acronym="ICSSG_PD_WD_TIM_REG" offset="0x208" page="2" width="32" description="WD">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PD_WD_TIME" width="16" begin="15" end="0" resetval="0x3E8" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_WD_STATUS_REG" acronym="ICSSG_WD_STATUS_REG" offset="0x20C" page="2" width="32" description="WD">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PDI_WD_STAT" width="1" begin="16" end="16" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PD_WD_STAT" width="1" begin="0" end="0" resetval="0x1" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_WD_EXP_CNT_REG" acronym="ICSSG_WD_EXP_CNT_REG" offset="0x210" page="2" width="32" description="WD">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PD_EXP_CNT" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PDI_EXP_CNT" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_WD_CTRL_REG" acronym="ICSSG_WD_CTRL_REG" offset="0x214" page="2" width="32" description="WD">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PDI_WD_EN" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PD_WD_EN" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_DIGIO_CTRL_REG" acronym="ICSSG_DIGIO_CTRL_REG" offset="0x300" page="2" width="32" description="DIGIO">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OUT_MODE" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IN_MODE" width="2" begin="5" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="WD_MODE" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="BIDI_MODE" width="1" begin="2" end="2" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="OUTVALID_MODE" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OUTVALID_POL" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_DIGIO_STATUS_REG" acronym="ICSSG_DIGIO_STATUS_REG" offset="0x304" page="2" width="32" description="DIGIO">
    <bitfield id="DIGIO_STAT" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_DIGIO_DATA_IN_REG" acronym="ICSSG_DIGIO_DATA_IN_REG" offset="0x308" page="2" width="32" description="DIGIO">
    <bitfield id="DATA_IN" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_DIGIO_DATA_IN_RAW_REG" acronym="ICSSG_DIGIO_DATA_IN_RAW_REG" offset="0x30C" page="2" width="32" description="DIGIO">
    <bitfield id="DATA_IN_RAW" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_DIGIO_DATA_OUT_REG" acronym="ICSSG_DIGIO_DATA_OUT_REG" offset="0x310" page="2" width="32" description="DIGIO">
    <bitfield id="DATA_OUT" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_DIGIO_DATA_OUT_EN_REG" acronym="ICSSG_DIGIO_DATA_OUT_EN_REG" offset="0x314" page="2" width="32" description="DIGIO">
    <bitfield id="DATA_OUT_EN" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_DIGIO_EXP_REG" acronym="ICSSG_DIGIO_EXP_REG" offset="0x318" page="2" width="32" description="DIGIO">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOF_SEL" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SOF_SEL" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SOF_DLY" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OUTVALID_DLY" width="4" begin="7" end="4" resetval="0x2" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SW_OUTVALID" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="OUTVALID_OVR_EN" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SW_DATA_OUT_UP" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
</module>
