GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\pm.v'
Analyzing included file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\param.vh'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\pm.v":25)
Back to file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\pm.v'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\pm.v":25)
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v'
Analyzing included file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\param.vh'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v":26)
Back to file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v":26)
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\rom.v'
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\top.v'
Analyzing Verilog file 'D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ws2812.v'
Compiling module 'top'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\top.v":7)
Compiling module 'Gowin_rPLL'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'programmemory'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\pm.v":10)
Extracting RAM for identifier 'mem'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\pm.v":23)
Compiling module 'rom_image'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\rom.v":6)
Extracting RAM for identifier 'rom'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\rom.v":11)
Compiling module 'ram4002'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v":6)
Extracting RAM for identifier 'mem'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v":19)
Extracting RAM for identifier 'st0'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v":20)
Extracting RAM for identifier 'st1'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v":21)
Extracting RAM for identifier 'st2'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v":22)
Extracting RAM for identifier 'st3'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ram.v":23)
Compiling module 'ws2812'("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\ws2812.v":3)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0020) : Input cmram_n[3:1] is unused("D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\src\top.v":20)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\impl\gwsynthesis\TangNanoMCS4.vg" completed
[100%] Generate report file "D:\wks\ework\FPGA\TangNano\20k\TangNanoMCS4\TangNanoMCS4_project\impl\gwsynthesis\TangNanoMCS4_syn.rpt.html" completed
GowinSynthesis finish
