Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 16 20:56:36 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.052        0.000                      0                 1747        0.048        0.000                      0                 1747        3.000        0.000                       0                   883  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_0                    {0.000 5.000}        10.000          100.000         
  clk_out10_clk_wiz_1_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1_1   {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out10_clk_wiz_1_1       79.052        0.000                      0                 1747        0.048        0.000                      0                 1747       49.500        0.000                       0                   879  
  clkfbout_clk_wiz_1_1                                                                                                                                                    17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_out10_clk_wiz_1_1                         
(none)                 clkfbout_clk_wiz_1_1                          
(none)                                        clk_out10_clk_wiz_1_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10_clk_wiz_1_1
  To Clock:  clk_out10_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       79.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.052ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.577ns  (logic 7.695ns (37.395%)  route 12.882ns (62.605%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.413 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.413    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.527 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.527    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.861 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    19.861    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]_i_1__0_n_6
    SLICE_X11Y62         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.437    98.501    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y62         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[29]/C
                         clock pessimism              0.490    98.991    
                         clock uncertainty           -0.140    98.851    
    SLICE_X11Y62         FDRE (Setup_fdre_C_D)        0.062    98.913    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[29]
  -------------------------------------------------------------------
                         required time                         98.913    
                         arrival time                         -19.861    
  -------------------------------------------------------------------
                         slack                                 79.052    

Slack (MET) :             79.073ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.556ns  (logic 7.674ns (37.332%)  route 12.882ns (62.669%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.413 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.413    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.527 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.527    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.840 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    19.840    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]_i_1__0_n_4
    SLICE_X11Y62         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.437    98.501    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y62         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[31]/C
                         clock pessimism              0.490    98.991    
                         clock uncertainty           -0.140    98.851    
    SLICE_X11Y62         FDRE (Setup_fdre_C_D)        0.062    98.913    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[31]
  -------------------------------------------------------------------
                         required time                         98.913    
                         arrival time                         -19.840    
  -------------------------------------------------------------------
                         slack                                 79.073    

Slack (MET) :             79.147ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.482ns  (logic 7.600ns (37.105%)  route 12.882ns (62.895%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.413 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.413    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.527 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.527    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.766 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    19.766    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]_i_1__0_n_5
    SLICE_X11Y62         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.437    98.501    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y62         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[30]/C
                         clock pessimism              0.490    98.991    
                         clock uncertainty           -0.140    98.851    
    SLICE_X11Y62         FDRE (Setup_fdre_C_D)        0.062    98.913    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[30]
  -------------------------------------------------------------------
                         required time                         98.913    
                         arrival time                         -19.766    
  -------------------------------------------------------------------
                         slack                                 79.147    

Slack (MET) :             79.163ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.466ns  (logic 7.584ns (37.056%)  route 12.882ns (62.944%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 98.501 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.413 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.413    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.527 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.527    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.750 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    19.750    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]_i_1__0_n_7
    SLICE_X11Y62         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.437    98.501    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y62         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]/C
                         clock pessimism              0.490    98.991    
                         clock uncertainty           -0.140    98.851    
    SLICE_X11Y62         FDRE (Setup_fdre_C_D)        0.062    98.913    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[28]
  -------------------------------------------------------------------
                         required time                         98.913    
                         arrival time                         -19.750    
  -------------------------------------------------------------------
                         slack                                 79.163    

Slack (MET) :             79.167ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.463ns  (logic 7.581ns (37.047%)  route 12.882ns (62.953%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.413 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.413    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.747 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    19.747    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0_n_6
    SLICE_X11Y61         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.438    98.502    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y61         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[25]/C
                         clock pessimism              0.490    98.992    
                         clock uncertainty           -0.140    98.852    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.062    98.914    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[25]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -19.747    
  -------------------------------------------------------------------
                         slack                                 79.167    

Slack (MET) :             79.188ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.442ns  (logic 7.560ns (36.982%)  route 12.882ns (63.018%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.413 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.413    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.726 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    19.726    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0_n_4
    SLICE_X11Y61         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.438    98.502    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y61         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[27]/C
                         clock pessimism              0.490    98.992    
                         clock uncertainty           -0.140    98.852    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.062    98.914    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[27]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -19.726    
  -------------------------------------------------------------------
                         slack                                 79.188    

Slack (MET) :             79.262ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 7.486ns (36.753%)  route 12.882ns (63.247%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.413 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.413    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.652 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    19.652    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0_n_5
    SLICE_X11Y61         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.438    98.502    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y61         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[26]/C
                         clock pessimism              0.490    98.992    
                         clock uncertainty           -0.140    98.852    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.062    98.914    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[26]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -19.652    
  -------------------------------------------------------------------
                         slack                                 79.262    

Slack (MET) :             79.278ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.352ns  (logic 7.470ns (36.703%)  route 12.882ns (63.297%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.413 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.413    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.636 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    19.636    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]_i_1__0_n_7
    SLICE_X11Y61         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.438    98.502    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y61         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]/C
                         clock pessimism              0.490    98.992    
                         clock uncertainty           -0.140    98.852    
    SLICE_X11Y61         FDRE (Setup_fdre_C_D)        0.062    98.914    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[24]
  -------------------------------------------------------------------
                         required time                         98.914    
                         arrival time                         -19.636    
  -------------------------------------------------------------------
                         slack                                 79.278    

Slack (MET) :             79.282ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.349ns  (logic 7.467ns (36.694%)  route 12.882ns (63.306%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 98.503 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.633 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    19.633    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_6
    SLICE_X11Y60         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.439    98.503    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y60         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[21]/C
                         clock pessimism              0.490    98.993    
                         clock uncertainty           -0.140    98.853    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.062    98.915    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[21]
  -------------------------------------------------------------------
                         required time                         98.915    
                         arrival time                         -19.633    
  -------------------------------------------------------------------
                         slack                                 79.282    

Slack (MET) :             79.303ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        20.328ns  (logic 7.446ns (36.629%)  route 12.882ns (63.371%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 98.503 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.736    -0.716    mlp/forLoop_idx_0_2043118135[4].adder1/clk_out10
    SLICE_X35Y102        FDRE                                         r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.260 r  mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]/Q
                         net (fo=23, routed)          0.593     0.333    mlp/forLoop_idx_0_2043118135[4].adder1/D_total_q_reg[1]_6[0]
    SLICE_X34Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.928 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.928    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_19_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.045 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.045    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_18_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.162 r  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.162    mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_17_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.485 f  mlp/forLoop_idx_0_2043118135[4].adder1/out[4]0_i_16/O[1]
                         net (fo=177, routed)         2.949     4.434    mlp/forLoop_idx_0_576714169[4].relu/out[14]
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.306     4.740 r  mlp/forLoop_idx_0_576714169[4].relu/out[4]0_i_13/O
                         net (fo=10, routed)          4.949     9.688    mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0_1[2]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[2]_P[7])
                                                      3.841    13.529 r  mlp/forLoop_idx_0_1063959539[1].output_layer/out[4]0/P[7]
                         net (fo=1, routed)           0.785    14.314    mlp/forLoop_idx_0_1063959539[1].output_layer/M_adder3_array[1][4]_20[7]
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    14.438 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14/O
                         net (fo=1, routed)           0.000    14.438    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_19__14_n_0
    SLICE_X12Y118        MUXF7 (Prop_muxf7_I1_O)      0.214    14.652 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0/O
                         net (fo=1, routed)           3.607    18.259    mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q_reg[4]_i_6__0_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.297    18.556 r  mlp/forLoop_idx_0_1063959539[1].output_layer/D_total_q[4]_i_2__15/O
                         net (fo=1, routed)           0.000    18.556    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[7]_0[3]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.957 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.957    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.071 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.071    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.185 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.185    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.299 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.299    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.612 r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    19.612    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[20]_i_1__0_n_4
    SLICE_X11Y60         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.439    98.503    mlp/forLoop_idx_0_628266401[1].adder3/clk_out10
    SLICE_X11Y60         FDRE                                         r  mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[23]/C
                         clock pessimism              0.490    98.993    
                         clock uncertainty           -0.140    98.853    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.062    98.915    mlp/forLoop_idx_0_628266401[1].adder3/D_total_q_reg[23]
  -------------------------------------------------------------------
                         required time                         98.915    
                         arrival time                         -19.612    
  -------------------------------------------------------------------
                         slack                                 79.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.351ns (83.626%)  route 0.069ns (16.374%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.564    -0.560    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y48         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.068    -0.351    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.234 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.234    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.140 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.140    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.830    -0.800    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y50         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.188    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.362ns (84.044%)  route 0.069ns (15.956%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.564    -0.560    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y48         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.068    -0.351    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.234 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.234    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.129 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.830    -0.800    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y50         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[10]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.188    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.387ns (84.919%)  route 0.069ns (15.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.564    -0.560    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y48         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.068    -0.351    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.234 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.234    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.104 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.104    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1_n_4
    SLICE_X33Y50         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.830    -0.800    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y50         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[11]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.188    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.387ns (84.919%)  route 0.069ns (15.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.564    -0.560    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y48         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.068    -0.351    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.234 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.234    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.104 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.104    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.830    -0.800    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y50         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[9]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.188    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.390ns (85.018%)  route 0.069ns (14.982%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.564    -0.560    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y48         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.068    -0.351    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.234 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.234    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.155 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.101 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.101    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]_i_1_n_7
    SLICE_X33Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.830    -0.800    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105    -0.188    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.401ns (85.369%)  route 0.069ns (14.631%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.564    -0.560    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y48         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.068    -0.351    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.234 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.234    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.155 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.090 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.090    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]_i_1_n_5
    SLICE_X33Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.830    -0.800    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[14]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105    -0.188    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_628266401[4].adder3/D_index_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.252ns (53.827%)  route 0.216ns (46.173%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.556    -0.568    mlp/forLoop_idx_0_628266401[4].adder3/clk_out10
    SLICE_X35Y63         FDRE                                         r  mlp/forLoop_idx_0_628266401[4].adder3/D_index_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  mlp/forLoop_idx_0_628266401[4].adder3/D_index_q_reg[3]/Q
                         net (fo=33, routed)          0.216    -0.211    mlp/forLoop_idx_0_628266401[4].adder3/D_index_q_reg_n_0_[3]
    SLICE_X39Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.166 r  mlp/forLoop_idx_0_628266401[4].adder3/D_total_q[28]_i_3__3/O
                         net (fo=1, routed)           0.000    -0.166    mlp/forLoop_idx_0_628266401[4].adder3/D_total_q[28]_i_3__3_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.100 r  mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[28]_i_1__3/O[2]
                         net (fo=1, routed)           0.000    -0.100    mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[28]_i_1__3_n_5
    SLICE_X39Y63         FDRE                                         r  mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.824    -0.806    mlp/forLoop_idx_0_628266401[4].adder3/clk_out10
    SLICE_X39Y63         FDRE                                         r  mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[30]/C
                         clock pessimism              0.502    -0.304    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.105    -0.199    mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[30]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.426ns (86.108%)  route 0.069ns (13.892%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.564    -0.560    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y48         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.068    -0.351    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.234 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.234    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.155 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.065 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.065    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]_i_1_n_6
    SLICE_X33Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.830    -0.800    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[13]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105    -0.188    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.426ns (86.108%)  route 0.069ns (13.892%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.564    -0.560    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y48         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.068    -0.351    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[2]
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.234 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.234    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[0]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.195 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[4]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.155 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[8]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.065 r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.065    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[12]_i_1_n_4
    SLICE_X33Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.830    -0.800    mlp/forLoop_idx_0_2043118135[14].adder1/clk_out10
    SLICE_X33Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[15]/C
                         clock pessimism              0.507    -0.293    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105    -0.188    mlp/forLoop_idx_0_2043118135[14].adder1/D_total_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tx/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tx/D_tx_reg_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.453%)  route 0.074ns (28.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.589    -0.535    tx/clk_out10
    SLICE_X3Y32          FDRE                                         r  tx/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  tx/D_bit_ctr_q_reg[0]/Q
                         net (fo=5, routed)           0.074    -0.320    tx/D_bit_ctr_q[0]
    SLICE_X2Y32          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  tx/D_tx_reg_q_i_1/O
                         net (fo=1, routed)           0.000    -0.275    tx/D_tx_reg_d
    SLICE_X2Y32          FDRE                                         r  tx/D_tx_reg_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.858    -0.773    tx/clk_out10
    SLICE_X2Y32          FDRE                                         r  tx/D_tx_reg_q_reg/C
                         clock pessimism              0.251    -0.522    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121    -0.401    tx/D_tx_reg_q_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out10_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slow_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slow_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y104    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y105    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X20Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y68     mlp/FSM_onehot_D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X19Y106    mlp/forLoop_idx_0_2043118135[0].adder1/D_index_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slow_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    slow_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.842ns  (logic 5.397ns (28.641%)  route 13.446ns (71.359%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          2.059    10.226    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.350 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][2]_INST_0_i_3/O
                         net (fo=1, routed)           1.683    12.033    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][2]
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.157 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.134    15.291    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    18.842 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    18.842    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.741ns  (logic 5.396ns (28.790%)  route 13.345ns (71.210%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          2.502    10.669    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I4_O)        0.124    10.793 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][2]_INST_0_i_3/O
                         net (fo=1, routed)           1.486    12.280    mlp/forLoop_idx_0_2043118135[3].adder1/M_mlp_adder3_[2]
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.404 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.787    15.191    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    18.741 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    18.741    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.541ns  (logic 5.346ns (28.836%)  route 13.194ns (71.164%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          2.652    10.819    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I4_O)        0.124    10.943 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.974    11.917    mlp/forLoop_idx_0_2043118135[3].adder1/M_mlp_adder3_[7]
    SLICE_X34Y64         LUT6 (Prop_lut6_I4_O)        0.124    12.041 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.999    15.040    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    18.541 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    18.541    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.524ns  (logic 5.396ns (29.130%)  route 13.128ns (70.870%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          2.039    10.207    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124    10.331 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][4]_INST_0_i_3/O
                         net (fo=1, routed)           1.479    11.810    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][4]
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.934 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.040    14.974    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    18.524 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    18.524    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.342ns  (logic 5.394ns (29.408%)  route 12.948ns (70.592%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          1.910    10.077    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.201 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][5]_INST_0_i_3/O
                         net (fo=1, routed)           1.278    11.479    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][5]
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.603 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.191    14.794    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    18.342 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    18.342    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.311ns  (logic 5.391ns (29.443%)  route 12.920ns (70.557%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          1.602     9.769    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.893 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           1.499    11.392    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][0]
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.516 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.250    14.766    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    18.311 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    18.311    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.897ns  (logic 5.392ns (30.125%)  route 12.505ns (69.875%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          1.346     9.513    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.637 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][1]_INST_0_i_3/O
                         net (fo=1, routed)           1.367    11.004    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][1]
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.124    11.128 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.223    14.351    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    17.897 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    17.897    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.787ns  (logic 5.387ns (30.284%)  route 12.401ns (69.716%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          2.123    10.291    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    10.415 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.994    11.409    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][6]
    SLICE_X41Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.533 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.714    14.246    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    17.787 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000    17.787    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.692ns  (logic 5.390ns (30.465%)  route 12.302ns (69.535%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          2.147    10.315    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I4_O)        0.124    10.439 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][4]_INST_0_i_3/O
                         net (fo=1, routed)           1.061    11.500    mlp/forLoop_idx_0_2043118135[3].adder1/M_mlp_adder3_[4]
    SLICE_X41Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.525    14.148    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    17.692 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    17.692    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.584ns  (logic 5.395ns (30.683%)  route 12.189ns (69.317%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_16/O
                         net (fo=157, routed)         6.570     8.043    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][0]_INST_0_i_3_0
    SLICE_X35Y63         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8/O
                         net (fo=16, routed)          1.551     9.718    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_8_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.124     9.842 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][3]_INST_0_i_3/O
                         net (fo=1, routed)           0.883    10.725    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][3]
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.849 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           3.185    14.034    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    17.584 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    17.584    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.299ns  (logic 1.553ns (47.090%)  route 1.745ns (52.910%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  led_OBUF[3]_inst_i_3/O
                         net (fo=35, routed)          0.971     1.234    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.279 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.775     2.054    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.299 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.299    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.403ns  (logic 1.568ns (46.073%)  route 1.835ns (53.927%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  led_OBUF[3]_inst_i_3/O
                         net (fo=35, routed)          1.014     1.278    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.323 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.821     2.143    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.403 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.403    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.487ns  (logic 1.513ns (43.382%)  route 1.974ns (56.618%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  led_OBUF[3]_inst_i_3/O
                         net (fo=35, routed)          0.872     1.136    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.181 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           1.102     2.283    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.487 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.487    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][0]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.495ns  (logic 1.555ns (44.504%)  route 1.940ns (55.496%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[1][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][0]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  led_OBUF[3]_inst_i_4/O
                         net (fo=20, routed)          1.031     1.291    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.336 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.908     2.244    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.495 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.495    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.530ns  (logic 1.568ns (44.415%)  route 1.962ns (55.585%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  led_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          0.912     1.184    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_1
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.229 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.050     2.279    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.530 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.530    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 1.586ns (44.598%)  route 1.971ns (55.402%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[1][7]_INST_0_i_4/O
                         net (fo=48, routed)          0.989     1.243    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_1_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.288 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.197     1.485    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][7]_INST_0_i_2_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.530 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.785     2.315    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.557 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.557    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.607ns  (logic 1.595ns (44.218%)  route 2.012ns (55.782%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[1][7]_INST_0_i_4/O
                         net (fo=48, routed)          0.864     1.118    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_1_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.163 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.113     1.276    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][4]_INST_0_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.321 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.035     2.356    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.607 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     3.607    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.731ns  (logic 1.566ns (41.988%)  route 2.164ns (58.012%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  led_OBUF[3]_inst_i_2/O
                         net (fo=35, routed)          1.379     1.651    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_1
    SLICE_X39Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.696 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.785     2.481    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.731 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.731    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.770ns  (logic 1.739ns (46.133%)  route 2.031ns (53.867%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[1][7]_INST_0_i_4/O
                         net (fo=48, routed)          0.834     1.088    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_1_0
    SLICE_X43Y74         MUXF8 (Prop_muxf8_S_O)       0.080     1.168 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_6/O
                         net (fo=1, routed)           0.211     1.379    mlp/forLoop_idx_0_2043118135[3].adder1/M_mlp_adder1_[8]
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.112     1.491 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.215     1.706    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.771     2.522    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.770 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.770    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.779ns  (logic 1.559ns (41.245%)  route 2.220ns (58.755%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  led_OBUF[3]_inst_i_3/O
                         net (fo=35, routed)          1.135     1.399    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.444 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.085     2.529    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.779 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.779    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out10_clk_wiz_1_1
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[8].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.228ns  (logic 6.258ns (34.332%)  route 11.970ns (65.668%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.545    -0.908    mlp/forLoop_idx_0_2043118135[8].adder1/clk_out10
    SLICE_X55Y78         FDRE                                         r  mlp/forLoop_idx_0_2043118135[8].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  mlp/forLoop_idx_0_2043118135[8].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.574     0.122    mlp/forLoop_idx_0_2043118135[8].adder1/D_total_q_reg[2]
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_20/O
                         net (fo=1, routed)           0.000     0.246    mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_20_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.759 r  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.759    mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_19_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.876    mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_18_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.993    mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_17_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.316 f  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_16/O[1]
                         net (fo=150, routed)         4.385     5.701    mlp/forLoop_idx_0_576714169[8].relu/out[14]
    SLICE_X56Y47         LUT2 (Prop_lut2_I1_O)        0.306     6.007 r  mlp/forLoop_idx_0_576714169[8].relu/out[8]0_i_10/O
                         net (fo=17, routed)          2.235     8.242    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_5_3[5]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     8.366    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][5]_INST_0_i_11_n_0
    SLICE_X42Y61         MUXF7 (Prop_muxf7_I0_O)      0.209     8.575 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][5]_INST_0_i_5/O
                         net (fo=1, routed)           1.152     9.728    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][5]_INST_0_i_1_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.297    10.025 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.433    10.458    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][5]_INST_0_i_2_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.582 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           3.191    13.772    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    17.321 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    17.321    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[9].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.696ns  (logic 6.264ns (35.397%)  route 11.432ns (64.603%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.554    -0.899    mlp/forLoop_idx_0_2043118135[9].adder1/clk_out10
    SLICE_X39Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[9].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  mlp/forLoop_idx_0_2043118135[9].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.758     0.316    mlp/forLoop_idx_0_2043118135[9].adder1/D_total_q_reg[2]
    SLICE_X44Y51         LUT1 (Prop_lut1_I0_O)        0.124     0.440 r  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_20/O
                         net (fo=1, routed)           0.000     0.440    mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_20_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.972    mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_19_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.086    mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_18_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.200    mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_17_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.534 f  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_16/O[1]
                         net (fo=218, routed)         2.711     4.245    mlp/forLoop_idx_0_576714169[9].relu/out[14]
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.303     4.548 r  mlp/forLoop_idx_0_576714169[9].relu/out[9]0_i_1/O
                         net (fo=7, routed)           3.131     7.679    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_5_2[14]
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.803 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.803    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_11_n_0
    SLICE_X39Y65         MUXF7 (Prop_muxf7_I0_O)      0.238     8.041 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_5/O
                         net (fo=1, routed)           1.357     9.397    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][6]_INST_0_i_1_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.298     9.695 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.263     9.958    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][6]_INST_0_i_2_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.082 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.212    13.294    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    16.797 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    16.797    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.567ns  (logic 6.344ns (36.112%)  route 11.223ns (63.888%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.554    -0.899    mlp/forLoop_idx_0_2043118135[10].adder1/clk_out10
    SLICE_X56Y63         FDRE                                         r  mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.621     0.240    mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.364 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_20/O
                         net (fo=1, routed)           0.000     0.364    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_20_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.896 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.896    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_19_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.010 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.010    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_18_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.124 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.124    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_17_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.458 f  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_16/O[1]
                         net (fo=177, routed)         3.134     4.593    mlp/forLoop_idx_0_576714169[10].relu/out[14]
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.303     4.896 r  mlp/forLoop_idx_0_576714169[10].relu/out[10]0_i_15/O
                         net (fo=10, routed)          2.736     7.631    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_5_1[0]
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.755    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][0]_INST_0_i_11_n_0
    SLICE_X37Y59         MUXF7 (Prop_muxf7_I0_O)      0.212     7.967 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][0]_INST_0_i_5/O
                         net (fo=1, routed)           1.031     8.998    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][0]_INST_0_i_1_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.299     9.297 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     9.749    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][0]_INST_0_i_2_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.873 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.250    13.122    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    16.668 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    16.668    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.420ns  (logic 6.377ns (36.605%)  route 11.044ns (63.395%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.554    -0.899    mlp/forLoop_idx_0_2043118135[10].adder1/clk_out10
    SLICE_X56Y63         FDRE                                         r  mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.621     0.240    mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.364 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_20/O
                         net (fo=1, routed)           0.000     0.364    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_20_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.896 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.896    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_19_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.010 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.010    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_18_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.124 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.124    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_17_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.458 f  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_16/O[1]
                         net (fo=177, routed)         2.878     4.337    mlp/forLoop_idx_0_576714169[10].relu/out[14]
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.303     4.640 r  mlp/forLoop_idx_0_576714169[10].relu/out[10]0_i_13/O
                         net (fo=13, routed)          2.490     7.130    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_5_1[2]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][2]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.254    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][2]_INST_0_i_11_n_0
    SLICE_X42Y60         MUXF7 (Prop_muxf7_I0_O)      0.241     7.495 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][2]_INST_0_i_5/O
                         net (fo=1, routed)           1.507     9.002    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][2]_INST_0_i_1_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.298     9.300 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.413     9.713    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][2]_INST_0_i_2_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.837 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.134    12.971    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    16.522 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    16.522    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.207ns  (logic 6.577ns (38.225%)  route 10.630ns (61.775%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.554    -0.899    mlp/forLoop_idx_0_2043118135[10].adder1/clk_out10
    SLICE_X56Y63         FDRE                                         r  mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.621     0.240    mlp/forLoop_idx_0_2043118135[10].adder1/D_total_q_reg[2]
    SLICE_X55Y63         LUT1 (Prop_lut1_I0_O)        0.124     0.364 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_20/O
                         net (fo=1, routed)           0.000     0.364    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_20_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.896 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.896    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_19_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.010 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.010    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_18_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.124 r  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.124    mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_17_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.458 f  mlp/forLoop_idx_0_2043118135[10].adder1/out[10]0_i_16/O[1]
                         net (fo=177, routed)         3.134     4.593    mlp/forLoop_idx_0_576714169[10].relu/out[14]
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.331     4.924 r  mlp/forLoop_idx_0_576714169[10].relu/out[10]0_i_12/O
                         net (fo=15, routed)          1.281     6.205    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_5_1[3]
    SLICE_X39Y55         LUT6 (Prop_lut6_I1_O)        0.326     6.531 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     6.531    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][3]_INST_0_i_11_n_0
    SLICE_X39Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     6.743 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][3]_INST_0_i_5/O
                         net (fo=1, routed)           1.532     8.274    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][3]_INST_0_i_1_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.299     8.573 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.877     9.450    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][3]_INST_0_i_2_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.574 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           3.185    12.759    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    16.308 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    16.308    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[0].adder1/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.850ns  (logic 6.532ns (38.768%)  route 10.318ns (61.232%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.740    -0.712    mlp/forLoop_idx_0_2043118135[0].adder1/clk_out10
    SLICE_X15Y104        FDRE                                         r  mlp/forLoop_idx_0_2043118135[0].adder1/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.456    -0.256 r  mlp/forLoop_idx_0_2043118135[0].adder1/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.651     0.394    mlp/forLoop_idx_0_2043118135[0].adder1/D_total_q_reg[3]
    SLICE_X18Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.068 r  mlp/forLoop_idx_0_2043118135[0].adder1/out[0]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.068    mlp/forLoop_idx_0_2043118135[0].adder1/out[0]0_i_19_n_0
    SLICE_X18Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.182 r  mlp/forLoop_idx_0_2043118135[0].adder1/out[0]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.182    mlp/forLoop_idx_0_2043118135[0].adder1/out[0]0_i_18_n_0
    SLICE_X18Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.296 r  mlp/forLoop_idx_0_2043118135[0].adder1/out[0]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.296    mlp/forLoop_idx_0_2043118135[0].adder1/out[0]0_i_17_n_0
    SLICE_X18Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.630 f  mlp/forLoop_idx_0_2043118135[0].adder1/out[0]0_i_16/O[1]
                         net (fo=217, routed)         1.503     3.133    mlp/forLoop_idx_0_576714169[0].relu/out[14]
    SLICE_X28Y98         LUT2 (Prop_lut2_I1_O)        0.331     3.464 r  mlp/forLoop_idx_0_576714169[0].relu/out[0]0_i_7/O
                         net (fo=6, routed)           3.769     7.233    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][6]_INST_0_i_4_3[8]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.332     7.565 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.565    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X42Y82         MUXF7 (Prop_muxf7_I0_O)      0.209     7.774 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_4/O
                         net (fo=1, routed)           1.242     9.016    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_4_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I0_O)        0.297     9.313 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.625     9.938    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.062 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.529    12.590    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.547    16.138 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000    16.138    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[8].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.859ns  (logic 6.495ns (38.528%)  route 10.363ns (61.472%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.545    -0.908    mlp/forLoop_idx_0_2043118135[8].adder1/clk_out10
    SLICE_X55Y78         FDRE                                         r  mlp/forLoop_idx_0_2043118135[8].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  mlp/forLoop_idx_0_2043118135[8].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.574     0.122    mlp/forLoop_idx_0_2043118135[8].adder1/D_total_q_reg[2]
    SLICE_X56Y77         LUT1 (Prop_lut1_I0_O)        0.124     0.246 r  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_20/O
                         net (fo=1, routed)           0.000     0.246    mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_20_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.759 r  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.759    mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_19_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.876 r  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.876    mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_18_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.993 r  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     0.993    mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_17_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.316 f  mlp/forLoop_idx_0_2043118135[8].adder1/out[8]0_i_16/O[1]
                         net (fo=150, routed)         3.537     4.854    mlp/forLoop_idx_0_576714169[8].relu/out[14]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.332     5.186 r  mlp/forLoop_idx_0_576714169[8].relu/out[8]0_i_11/O
                         net (fo=16, routed)          1.539     6.725    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_5_3[4]
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.328     7.053 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][4]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.053    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][4]_INST_0_i_11_n_0
    SLICE_X40Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     7.265 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[0][4]_INST_0_i_5/O
                         net (fo=1, routed)           1.352     8.617    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][4]_INST_0_i_1_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I2_O)        0.299     8.916 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.321     9.236    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][4]_INST_0_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.360 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.040    12.400    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    15.951 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    15.951    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[2].adder1/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.531ns  (logic 6.285ns (38.017%)  route 10.247ns (61.983%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.554    -0.899    mlp/forLoop_idx_0_2043118135[2].adder1/clk_out10
    SLICE_X45Y92         FDRE                                         r  mlp/forLoop_idx_0_2043118135[2].adder1/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mlp/forLoop_idx_0_2043118135[2].adder1/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.665     0.222    mlp/forLoop_idx_0_2043118135[2].adder1/D_total_q_reg[3]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.879 r  mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.879    mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_19_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.996 r  mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.996    mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_18_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.113 r  mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.113    mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_17_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.436 f  mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_16/O[1]
                         net (fo=153, routed)         2.038     3.474    mlp/forLoop_idx_0_576714169[2].relu/out[14]
    SLICE_X40Y115        LUT2 (Prop_lut2_I1_O)        0.306     3.780 r  mlp/forLoop_idx_0_576714169[2].relu/out[2]0_i_5/O
                         net (fo=7, routed)           3.795     7.575    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][6]_INST_0_i_4_1[10]
    SLICE_X41Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.699 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][2]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.699    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][2]_INST_0_i_9_n_0
    SLICE_X41Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.911 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.810     8.721    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][2]_INST_0_i_4_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.299     9.020 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.151     9.172    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][2]_INST_0_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.296 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.787    12.083    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    15.633 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    15.633    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[9].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.524ns  (logic 6.295ns (38.094%)  route 10.229ns (61.906%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.554    -0.899    mlp/forLoop_idx_0_2043118135[9].adder1/clk_out10
    SLICE_X39Y51         FDRE                                         r  mlp/forLoop_idx_0_2043118135[9].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  mlp/forLoop_idx_0_2043118135[9].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.758     0.316    mlp/forLoop_idx_0_2043118135[9].adder1/D_total_q_reg[2]
    SLICE_X44Y51         LUT1 (Prop_lut1_I0_O)        0.124     0.440 r  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_20/O
                         net (fo=1, routed)           0.000     0.440    mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_20_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.972 r  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.972    mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_19_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.086    mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_18_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.200    mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_17_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.534 f  mlp/forLoop_idx_0_2043118135[9].adder1/out[9]0_i_16/O[1]
                         net (fo=218, routed)         2.816     4.349    mlp/forLoop_idx_0_576714169[9].relu/out[14]
    SLICE_X28Y40         LUT2 (Prop_lut2_I1_O)        0.303     4.652 r  mlp/forLoop_idx_0_576714169[9].relu/out[9]0_i_4/O
                         net (fo=7, routed)           2.635     7.288    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][6]_INST_0_i_5_2[11]
    SLICE_X39Y64         LUT6 (Prop_lut6_I3_O)        0.124     7.412 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][3]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     7.412    mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][3]_INST_0_i_11_n_0
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I0_O)      0.212     7.624 r  mlp/forLoop_idx_0_2043118135[11].adder1/io_led[1][3]_INST_0_i_5/O
                         net (fo=1, routed)           1.240     8.864    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][3]_INST_0_i_1_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.299     9.163 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.162     9.324    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][3]_INST_0_i_2_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.448 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.618    12.066    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.559    15.625 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    15.625    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_2043118135[2].adder1/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.487ns  (logic 6.279ns (38.086%)  route 10.208ns (61.914%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.554    -0.899    mlp/forLoop_idx_0_2043118135[2].adder1/clk_out10
    SLICE_X45Y92         FDRE                                         r  mlp/forLoop_idx_0_2043118135[2].adder1/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mlp/forLoop_idx_0_2043118135[2].adder1/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.665     0.222    mlp/forLoop_idx_0_2043118135[2].adder1/D_total_q_reg[3]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     0.879 r  mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.879    mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_19_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.996 r  mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.996    mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_18_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.113 r  mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.113    mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_17_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.436 f  mlp/forLoop_idx_0_2043118135[2].adder1/out[2]0_i_16/O[1]
                         net (fo=153, routed)         1.873     3.309    mlp/forLoop_idx_0_576714169[2].relu/out[14]
    SLICE_X41Y109        LUT2 (Prop_lut2_I1_O)        0.306     3.615 r  mlp/forLoop_idx_0_576714169[2].relu/out[2]0_i_3/O
                         net (fo=7, routed)           3.497     7.112    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][6]_INST_0_i_4_1[12]
    SLICE_X36Y83         LUT6 (Prop_lut6_I1_O)        0.124     7.236 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     7.236    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][4]_INST_0_i_9_n_0
    SLICE_X36Y83         MUXF7 (Prop_muxf7_I0_O)      0.212     7.448 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.684     8.131    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][4]_INST_0_i_4_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.299     8.430 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.965     9.395    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][4]_INST_0_i_2_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.525    12.044    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    15.588 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    15.588    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.411ns (81.148%)  route 0.328ns (18.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.589    -0.535    tx/clk_out10
    SLICE_X2Y32          FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.328    -0.043    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.204 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.204    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/pooling/D_temp_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.416ns (55.976%)  route 1.113ns (44.024%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.556    -0.568    mlp/pooling/clk_out10
    SLICE_X34Y64         FDRE                                         r  mlp/pooling/D_temp_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  mlp/pooling/D_temp_q_reg[1]/Q
                         net (fo=1, routed)           0.254    -0.149    mlp/pooling/M_mlp_out[1]
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.045    -0.104 r  mlp/pooling/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.859     0.755    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     1.961 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.961    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/pooling/D_temp_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.402ns (54.937%)  route 1.150ns (45.063%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.556    -0.568    mlp/pooling/clk_out10
    SLICE_X36Y66         FDRE                                         r  mlp/pooling/D_temp_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  mlp/pooling/D_temp_q_reg[3]/Q
                         net (fo=1, routed)           0.278    -0.149    mlp/pooling/M_mlp_out[3]
    SLICE_X36Y66         LUT5 (Prop_lut5_I2_O)        0.045    -0.104 r  mlp/pooling/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.873     0.769    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     1.985 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.985    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/pooling/D_temp_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.425ns (54.978%)  route 1.167ns (45.022%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.555    -0.569    mlp/pooling/clk_out10
    SLICE_X36Y67         FDRE                                         r  mlp/pooling/D_temp_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  mlp/pooling/D_temp_q_reg[2]/Q
                         net (fo=1, routed)           0.173    -0.255    mlp/pooling/M_mlp_out[2]
    SLICE_X36Y67         LUT5 (Prop_lut5_I2_O)        0.045    -0.210 r  mlp/pooling/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.994     0.784    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     2.022 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.022    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/pooling/D_temp_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.423ns (53.645%)  route 1.230ns (46.355%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.556    -0.568    mlp/pooling/clk_out10
    SLICE_X34Y64         FDRE                                         r  mlp/pooling/D_temp_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  mlp/pooling/D_temp_q_reg[0]/Q
                         net (fo=1, routed)           0.278    -0.126    mlp/pooling/M_mlp_out[0]
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.045    -0.081 r  mlp/pooling/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.952     0.871    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     2.085 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.085    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.080ns  (logic 1.656ns (53.757%)  route 1.424ns (46.243%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.563    -0.561    mlp/forLoop_idx_0_628266401[8].adder3/clk_out10
    SLICE_X15Y58         FDRE                                         r  mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[25]/Q
                         net (fo=4, routed)           0.063    -0.357    mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[30]_0[21]
    SLICE_X14Y58         LUT1 (Prop_lut1_I0_O)        0.045    -0.312 r  mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q[25]_i_10/O
                         net (fo=1, routed)           0.000    -0.312    mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q[25]_i_10_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.248 r  mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q_reg[25]_i_3/O[3]
                         net (fo=2, routed)           0.286     0.039    mlp/forLoop_idx_0_628266401[9].adder3/M_mlp_adder3_[8][9]
    SLICE_X35Y59         LUT6 (Prop_lut6_I1_O)        0.111     0.150 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][1]_INST_0_i_3/O
                         net (fo=1, routed)           0.290     0.440    mlp/forLoop_idx_0_2043118135[3].adder1/M_mlp_adder3_[1]
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.485 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.785     1.270    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.519 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     2.519    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.253ns  (logic 1.693ns (52.037%)  route 1.560ns (47.963%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.559    -0.565    mlp/forLoop_idx_0_628266401[4].adder3/clk_out10
    SLICE_X39Y61         FDRE                                         r  mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.424 f  mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[22]/Q
                         net (fo=4, routed)           0.090    -0.333    mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[22]
    SLICE_X38Y61         LUT1 (Prop_lut1_I0_O)        0.045    -0.288 r  mlp/forLoop_idx_0_628266401[4].adder3/D_largest_q[25]_i_37/O
                         net (fo=1, routed)           0.000    -0.288    mlp/forLoop_idx_0_628266401[4].adder3/D_largest_q[25]_i_37_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.218 r  mlp/forLoop_idx_0_628266401[4].adder3/D_largest_q_reg[25]_i_17/O[0]
                         net (fo=2, routed)           0.188    -0.031    mlp/forLoop_idx_0_628266401[7].adder3/M_mlp_adder3_[4][6]
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.105     0.074 r  mlp/forLoop_idx_0_628266401[7].adder3/io_led[0][6]_INST_0_i_7/O
                         net (fo=1, routed)           0.082     0.157    mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][6]_INST_0_i_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.202 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.362     0.564    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][6]
    SLICE_X41Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.609 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.838     1.447    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     2.688 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     2.688    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.317ns  (logic 1.691ns (50.973%)  route 1.626ns (49.027%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.557    -0.567    mlp/forLoop_idx_0_628266401[4].adder3/clk_out10
    SLICE_X39Y63         FDRE                                         r  mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[30]/Q
                         net (fo=4, routed)           0.090    -0.335    mlp/forLoop_idx_0_628266401[4].adder3/D_total_q_reg[30]
    SLICE_X38Y63         LUT1 (Prop_lut1_I0_O)        0.045    -0.290 r  mlp/forLoop_idx_0_628266401[4].adder3/D_largest_q[31]_i_54/O
                         net (fo=1, routed)           0.000    -0.290    mlp/forLoop_idx_0_628266401[4].adder3/D_largest_q[31]_i_54_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.185 r  mlp/forLoop_idx_0_628266401[4].adder3/D_largest_q_reg[31]_i_33/O[1]
                         net (fo=2, routed)           0.131    -0.054    mlp/forLoop_idx_0_628266401[7].adder3/M_mlp_adder3_[4][15]
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.108     0.054 r  mlp/forLoop_idx_0_628266401[7].adder3/io_led[1][7]_INST_0_i_7/O
                         net (fo=1, routed)           0.097     0.151    mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_1
    SLICE_X40Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.196 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.332     0.528    mlp/forLoop_idx_0_2043118135[3].adder1/M_mlp_adder3_[7]
    SLICE_X34Y64         LUT6 (Prop_lut6_I4_O)        0.045     0.573 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.976     1.548    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.750 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     2.750    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.647ns (49.118%)  route 1.707ns (50.882%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.563    -0.561    mlp/forLoop_idx_0_628266401[8].adder3/clk_out10
    SLICE_X15Y57         FDRE                                         r  mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[23]/Q
                         net (fo=4, routed)           0.139    -0.281    mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[30]_0[19]
    SLICE_X14Y58         LUT1 (Prop_lut1_I0_O)        0.045    -0.236 r  mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q[25]_i_12/O
                         net (fo=1, routed)           0.000    -0.236    mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q[25]_i_12_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.170 r  mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q_reg[25]_i_3/O[1]
                         net (fo=2, routed)           0.295     0.125    mlp/forLoop_idx_0_628266401[9].adder3/M_mlp_adder3_[8][7]
    SLICE_X35Y60         LUT6 (Prop_lut6_I1_O)        0.108     0.233 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[0][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.488     0.721    mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][7]
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.766 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.785     1.551    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     2.793 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     2.793    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.382ns  (logic 1.762ns (52.106%)  route 1.620ns (47.894%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.563    -0.561    mlp/forLoop_idx_0_628266401[8].adder3/clk_out10
    SLICE_X15Y57         FDRE                                         r  mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[21]/Q
                         net (fo=4, routed)           0.063    -0.357    mlp/forLoop_idx_0_628266401[8].adder3/D_total_q_reg[30]_0[17]
    SLICE_X14Y57         LUT1 (Prop_lut1_I0_O)        0.045    -0.312 r  mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q[21]_i_10/O
                         net (fo=1, routed)           0.000    -0.312    mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q[21]_i_10_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.203 r  mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.203    mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q_reg[21]_i_3_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.137 r  mlp/forLoop_idx_0_628266401[8].adder3/D_largest_q_reg[25]_i_3/O[2]
                         net (fo=2, routed)           0.331     0.195    mlp/forLoop_idx_0_628266401[9].adder3/M_mlp_adder3_[8][8]
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.108     0.303 r  mlp/forLoop_idx_0_628266401[9].adder3/io_led[1][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.454     0.757    mlp/forLoop_idx_0_2043118135[3].adder1/M_mlp_adder3_[0]
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.802 r  mlp/forLoop_idx_0_2043118135[3].adder1/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.771     1.573    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.821 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     2.821    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slow_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 f  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.952    slow_clock/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     7.807 f  slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.341    slow_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.370 f  slow_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     9.185    slow_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  slow_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slow_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    slow_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  slow_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out10_clk_wiz_1_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.512ns  (logic 1.634ns (36.212%)  route 2.878ns (63.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.853     3.363    reset_cond/rst_n_IBUF
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.487 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.025     4.512    reset_cond/M_reset_cond_in
    SLICE_X3Y30          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.508    -1.428    reset_cond/clk_out10
    SLICE_X3Y30          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.512ns  (logic 1.634ns (36.212%)  route 2.878ns (63.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.853     3.363    reset_cond/rst_n_IBUF
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.487 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.025     4.512    reset_cond/M_reset_cond_in
    SLICE_X3Y30          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.508    -1.428    reset_cond/clk_out10
    SLICE_X3Y30          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.512ns  (logic 1.634ns (36.212%)  route 2.878ns (63.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.853     3.363    reset_cond/rst_n_IBUF
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.487 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.025     4.512    reset_cond/M_reset_cond_in
    SLICE_X3Y30          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.508    -1.428    reset_cond/clk_out10
    SLICE_X3Y30          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.512ns  (logic 1.634ns (36.212%)  route 2.878ns (63.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.853     3.363    reset_cond/rst_n_IBUF
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.124     3.487 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.025     4.512    reset_cond/M_reset_cond_in
    SLICE_X3Y30          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.508    -1.428    reset_cond/clk_out10
    SLICE_X3Y30          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.255ns  (logic 1.495ns (66.315%)  route 0.760ns (33.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.760     2.255    rx/D[0]
    SLICE_X0Y34          FDRE                                         r  rx/D_rxd_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.513    -1.423    rx/clk_out10
    SLICE_X0Y34          FDRE                                         r  rx/D_rxd_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.263ns (46.755%)  route 0.300ns (53.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.563    rx/D[0]
    SLICE_X0Y34          FDRE                                         r  rx/D_rxd_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.860    -0.771    rx/clk_out10
    SLICE_X0Y34          FDRE                                         r  rx/D_rxd_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.322ns (20.795%)  route 1.228ns (79.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.738     1.016    reset_cond/rst_n_IBUF
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.061 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     1.550    reset_cond/M_reset_cond_in
    SLICE_X3Y30          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.856    -0.775    reset_cond/clk_out10
    SLICE_X3Y30          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.322ns (20.795%)  route 1.228ns (79.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.738     1.016    reset_cond/rst_n_IBUF
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.061 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     1.550    reset_cond/M_reset_cond_in
    SLICE_X3Y30          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.856    -0.775    reset_cond/clk_out10
    SLICE_X3Y30          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.322ns (20.795%)  route 1.228ns (79.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.738     1.016    reset_cond/rst_n_IBUF
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.061 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     1.550    reset_cond/M_reset_cond_in
    SLICE_X3Y30          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.856    -0.775    reset_cond/clk_out10
    SLICE_X3Y30          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.322ns (20.795%)  route 1.228ns (79.205%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.738     1.016    reset_cond/rst_n_IBUF
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.061 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.490     1.550    reset_cond/M_reset_cond_in
    SLICE_X3Y30          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.856    -0.775    reset_cond/clk_out10
    SLICE_X3Y30          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





