<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443435521428" xml:lang="en-us">
  <title class="- topic/title " id="TitleCacheSizeSelectionRegister_EL1">CSSELR_EL1, Cache Size Selection Register, EL1</title>
  <shortdesc class="- topic/shortdesc ">CSSELR_EL1 selects the current Cache Size ID Register (CCSIDR_EL1), by
    specifying:</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <ul class="- topic/ul " id="ul_sj5_dt5_15">
        <li class="- topic/li ">The required cache level.</li>
        <li class="- topic/li ">The cache type, either instruction or data cache.</li>
      </ul>
      <p class="- topic/p ">For details of the CCSIDR_EL1, see <xref class="- topic/xref " href="way1460466410970.xml" keyref="CcsidrEl1CacheSizeIdRegisterEl1" type="reference">CCSIDR_EL1, Cache Size ID Register, EL1<desc class="- topic/desc ">The CCSIDR_EL1 provides information about the architecture of the 		currently selected cache.</desc></xref>.</p>
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">CSSELR_EL1 is a 32-bit register, and is part of the Identification
        registers functional group.</p>
      <fig class="- topic/fig " id="fig_w5d_2nk_qv">
        <title class="- topic/title ">CSSELR_EL1 bit assignments</title>
        <image class="- topic/image " href="lau1442568965987.svg" id="image_kwd_2nk_qv" placement="inline">
          <alt class="- topic/alt ">CSSELR_EL1 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">[31:4]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc20">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <term class="- topic/term " outputclass="archterm">res0</term>
                </dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Level, [3:1]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Cache level of required cache:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc20">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <ph class="- topic/ph " otherprops="g.number.any">000</ph>
                </dt>
                <dd class="- topic/dd ">L1.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <ph class="- topic/ph " otherprops="g.number.any">001</ph>
                </dt>
                <dd class="- topic/dd ">L2.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.any">010</ph></dt>
                <dd class="- topic/dd ">L3, if present.</dd>
              </dlentry>
            </dl>
            <p class="- topic/p ">The combination of Level=<ph class="- topic/ph " otherprops="g.number.any">001</ph> and InD=<ph class="- topic/ph " otherprops="g.number.any">1</ph> is reserved.</p>
            <p class="- topic/p ">The combinations of Level and InD for <ph class="- topic/ph " otherprops="g.number.any">0100</ph> to <codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">1111</codeph> are reserved.</p>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">InD, [0]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Instruction not Data bit:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc20">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">0</codeph>
                </dt>
                <dd class="- topic/dd ">Data or unified cache.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">1</codeph>
                </dt>
                <dd class="- topic/dd ">Instruction cache.</dd>
              </dlentry>
            </dl>
            <p class="- topic/p ">The combination of Level=<ph class="- topic/ph " otherprops="g.number.any">001</ph> and InD=<ph class="- topic/ph " otherprops="g.number.any">1</ph> is reserved.</p>
            <p class="- topic/p ">The combinations of Level and InD for <ph class="- topic/ph " otherprops="g.number.any">0100</ph> to <codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.any">1111</codeph> are reserved.</p>
          </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            
            <p class="- topic/p ">If a cache level is missing but CSSELR_EL1 selects this level, then a CCSIDR_EL1 read returns an <term class="- topic/term " outputclass="archterm">UNKNOWN</term> value. </p>  
            <p class="- topic/p ">Bit fields and details not provided in this description are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
 
          </dd>
        </dlentry>
      </dl>
      </section>
    
  </refbody>
</reference>