vendor_name = ModelSim
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_bit_counter/tx_bit_counter.v
source_file = 1, module_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_bit_counter/bit_counter_simulation.vwf
source_file = 1, C:/Users/wswil/Documents/02_Uni/Year 4/Module Notes/ELEC373 - Dig Syst Design/Assignment 1/Verilog/tx_bit_counter/db/tx_bit_counter.cbx.xml
design_name = tx_bit_counter
instance = comp, \clk~I , clk, tx_bit_counter, 1
instance = comp, \clk~clkctrl , clk~clkctrl, tx_bit_counter, 1
instance = comp, \increment~I , increment, tx_bit_counter, 1
instance = comp, \count[1]~3 , count[1]~3, tx_bit_counter, 1
instance = comp, \reset_n~I , reset_n, tx_bit_counter, 1
instance = comp, \reset_n~clkctrl , reset_n~clkctrl, tx_bit_counter, 1
instance = comp, \count[1] , count[1], tx_bit_counter, 1
instance = comp, \count[2]~1 , count[2]~1, tx_bit_counter, 1
instance = comp, \count[2] , count[2], tx_bit_counter, 1
instance = comp, \count[0]~0 , count[0]~0, tx_bit_counter, 1
instance = comp, \count[0] , count[0], tx_bit_counter, 1
instance = comp, \Add0~0 , Add0~0, tx_bit_counter, 1
instance = comp, \count[3]~2 , count[3]~2, tx_bit_counter, 1
instance = comp, \count[3] , count[3], tx_bit_counter, 1
instance = comp, \Equal0~0 , Equal0~0, tx_bit_counter, 1
instance = comp, \done~I , done, tx_bit_counter, 1
