Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Feb  6 13:33:12 2024
| Host         : ARM144-12 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             125 |           67 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |             135 |           56 |
| Yes          | No                    | No                     |              10 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                        Enable Signal                       |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF              |                                                            |                                                                                           |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1 |                                                            | Display_Gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                            | Display_Gen/reset_0                                                                       |                2 |              3 |         1.50 |
|  clk_wiz/inst/clk_out1 |                                                            | Display_Gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                            | Display_Gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |         2.50 |
|  clk_wiz/inst/clk_out1 | Display_Gen/CEA2                                           | Display_Gen/disp_y[9]_i_1_n_0                                                             |                3 |             10 |         3.33 |
|  clk_wiz/inst/clk_out1 | RectFill/sel                                               |                                                                                           |                5 |             10 |         2.00 |
|  clk_wiz/inst/clk_out1 | pattern_gen/mx                                             | pattern_gen/my                                                                            |                2 |             10 |         5.00 |
|  clk_wiz/inst/clk_out1 | Display_Gen/disp_x[10]_i_2_n_0                             | Display_Gen/disp_x[10]_i_1_n_0                                                            |                5 |             11 |         2.20 |
|  clk_wiz/inst/clk_out1 | pattern_gen/waddr0                                         | pattern_gen/mx[10]_i_1_n_0                                                                |                5 |             11 |         2.20 |
|  clk_wiz/inst/clk_out1 |                                                            | Display_Gen/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                     |                3 |             12 |         4.00 |
|  clk_wiz/inst/clk_out1 | Display_Gen/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count | Display_Gen/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                     |                3 |             12 |         4.00 |
|  clk_wiz/inst/clk_out1 | pattern_gen/waddr0                                         | pattern_gen/my                                                                            |                5 |             20 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                            | Display_Gen/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                 |                9 |             22 |         2.44 |
|  clk_wiz/inst/clk_out1 |                                                            | Display_Gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 |                                                            | Display_Gen/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                     |               21 |             58 |         2.76 |
|  clk_wiz/inst/clk_out1 |                                                            |                                                                                           |               66 |            125 |         1.89 |
+------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+--------------+


