

================================================================
== Vivado HLS Report for 'Conv1DMac_new'
================================================================
* Date:           Wed Apr 26 22:20:25 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8388613|  8388613|  8388613|  8388613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  8388611|  8388611|         5|          1|          1|  8388608|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten7)
	3  / (!exitcond_flatten7)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_5 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_5 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_5 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_5 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str517, i32 0, i32 0, [1 x i8]* @p_str518, [1 x i8]* @p_str519, [1 x i8]* @p_str520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str521, [1 x i8]* @p_str522)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str510, i32 0, i32 0, [1 x i8]* @p_str511, [1 x i8]* @p_str512, [1 x i8]* @p_str513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str514, [1 x i8]* @p_str515)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_5"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_5"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_5"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_5"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i24 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next7, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i6 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i8 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %nm to i5" [S2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_84 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp, i7 0)" [S2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.03ns)   --->   "%exitcond_flatten7 = icmp eq i24 %indvar_flatten7, -8388608"   --->   Operation 25 'icmp' 'exitcond_flatten7' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.98ns)   --->   "%indvar_flatten_next7 = add i24 1, %indvar_flatten7"   --->   Operation 26 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten7, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i6 0, i6 %nm" [S2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_84_mid = select i1 %exitcond_flatten, i12 0, i12 %tmp_84" [S2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_84_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp" [S2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%tmp_292 = icmp eq i8 %sf, -128" [S2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_292' <Predicate = (!exitcond_flatten7)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_85_mid = and i1 %tmp_292, %not_exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_85_mid' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%nm_1 = add i6 1, %nm_mid" [S2/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_278 = or i1 %tmp_85_mid, %exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_278' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_278, i8 0, i8 %sf" [S2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_365 = trunc i6 %nm_1 to i5" [S2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_365' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_84_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_365, i7 0)" [S2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_84_mid1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_84_mid2 = select i1 %tmp_85_mid, i12 %tmp_84_mid1, i12 %tmp_84_mid" [S2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_84_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_85_mid, i5 %tmp_365, i5 %nm_t_mid" [S2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_85_mid, i6 %nm_1, i6 %nm_mid" [S2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%sf_cast1 = zext i8 %sf_mid2 to i12" [S2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_86 = add i12 %sf_cast1, %tmp_84_mid2" [S2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_86' <Predicate = (!exitcond_flatten7)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%tmp_88 = icmp eq i8 %sf_mid2, 127" [S2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_88' <Predicate = (!exitcond_flatten7)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_88, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.69ns)   --->   "%sf_1 = add i8 %sf_mid2, 1" [S2/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten7)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten7)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_87 = zext i12 %tmp_86 to i64" [S2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_87' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights8_m_weights_V_4 = getelementptr [4096 x i7]* @weights8_m_weights_V, i64 0, i64 %tmp_87" [S2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights8_m_weights_V_4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights8_m_weights_V_5 = load i7* %weights8_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 52 'load' 'weights8_m_weights_V_5' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights8_m_weights_V_6 = getelementptr [4096 x i7]* @weights8_m_weights_V_1, i64 0, i64 %tmp_87" [S2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights8_m_weights_V_6' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights8_m_weights_V_7 = load i7* %weights8_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 54 'load' 'weights8_m_weights_V_7' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights8_m_weights_V_8 = getelementptr [4096 x i7]* @weights8_m_weights_V_2, i64 0, i64 %tmp_87" [S2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights8_m_weights_V_8' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights8_m_weights_V_9 = load i7* %weights8_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 56 'load' 'weights8_m_weights_V_9' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights8_m_weights_V_10 = getelementptr [4096 x i7]* @weights8_m_weights_V_3, i64 0, i64 %tmp_87" [S2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights8_m_weights_V_10' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights8_m_weights_V_11 = load i7* %weights8_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 58 'load' 'weights8_m_weights_V_11' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten7)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights8_m_weights_V_5 = load i7* %weights8_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 60 'load' 'weights8_m_weights_V_5' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_08_cast = sext i8 %tmp_V to i15" [S2/conv1d.h:823]   --->   Operation 61 'sext' 'p_08_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0132_cast = sext i7 %weights8_m_weights_V_5 to i15" [S2/conv1d.h:823]   --->   Operation 62 'sext' 'p_0132_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i15 %p_0132_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 63 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 14)" [S2/conv1d.h:823]   --->   Operation 64 'bitselect' 'tmp_366' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_s, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_s, i32 6)" [S2/conv1d.h:823]   --->   Operation 66 'bitselect' 'tmp_367' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_368 = trunc i15 %p_Val2_s to i1" [S2/conv1d.h:823]   --->   Operation 67 'trunc' 'tmp_368' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_92 = or i1 %tmp_368, %tmp_366" [S2/conv1d.h:823]   --->   Operation 68 'or' 'tmp_92' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_93 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_s, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 69 'partselect' 'tmp_93' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_95)   --->   "%tmp_94 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_93, i1 %tmp_92)" [S2/conv1d.h:823]   --->   Operation 70 'bitconcatenate' 'tmp_94' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_95 = icmp ne i6 %tmp_94, 0" [S2/conv1d.h:823]   --->   Operation 71 'icmp' 'tmp_95' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights8_m_weights_V_7 = load i7* %weights8_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 72 'load' 'weights8_m_weights_V_7' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1_cast = sext i7 %weights8_m_weights_V_7 to i15" [S2/conv1d.h:823]   --->   Operation 73 'sext' 'p_0132_1_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i15 %p_0132_1_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 14)" [S2/conv1d.h:823]   --->   Operation 75 'bitselect' 'tmp_369' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_1, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 76 'partselect' 'tmp_127' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_1, i32 6)" [S2/conv1d.h:823]   --->   Operation 77 'bitselect' 'tmp_370' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_371 = trunc i15 %p_Val2_1 to i1" [S2/conv1d.h:823]   --->   Operation 78 'trunc' 'tmp_371' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_98 = or i1 %tmp_371, %tmp_369" [S2/conv1d.h:823]   --->   Operation 79 'or' 'tmp_98' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_99 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_1, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 80 'partselect' 'tmp_99' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_100 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_99, i1 %tmp_98)" [S2/conv1d.h:823]   --->   Operation 81 'bitconcatenate' 'tmp_100' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_1 = icmp ne i6 %tmp_100, 0" [S2/conv1d.h:823]   --->   Operation 82 'icmp' 'tmp_203_1' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%weights8_m_weights_V_9 = load i7* %weights8_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 83 'load' 'weights8_m_weights_V_9' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%p_0132_2_cast = sext i7 %weights8_m_weights_V_9 to i15" [S2/conv1d.h:823]   --->   Operation 84 'sext' 'p_0132_2_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i15 %p_0132_2_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 85 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [S2/conv1d.h:823]   --->   Operation 86 'bitselect' 'tmp_372' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_2, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_128' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 6)" [S2/conv1d.h:823]   --->   Operation 88 'bitselect' 'tmp_373' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_374 = trunc i15 %p_Val2_2 to i1" [S2/conv1d.h:823]   --->   Operation 89 'trunc' 'tmp_374' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_102 = or i1 %tmp_374, %tmp_372" [S2/conv1d.h:823]   --->   Operation 90 'or' 'tmp_102' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_103 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_2, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 91 'partselect' 'tmp_103' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_104 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_103, i1 %tmp_102)" [S2/conv1d.h:823]   --->   Operation 92 'bitconcatenate' 'tmp_104' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_2 = icmp ne i6 %tmp_104, 0" [S2/conv1d.h:823]   --->   Operation 93 'icmp' 'tmp_203_2' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (2.77ns)   --->   "%weights8_m_weights_V_11 = load i7* %weights8_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 94 'load' 'weights8_m_weights_V_11' <Predicate = (!exitcond_flatten7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 4096> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0132_3_cast = sext i7 %weights8_m_weights_V_11 to i15" [S2/conv1d.h:823]   --->   Operation 95 'sext' 'p_0132_3_cast' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i15 %p_0132_3_cast, %p_08_cast" [S2/conv1d.h:823]   --->   Operation 96 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten7)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 14)" [S2/conv1d.h:823]   --->   Operation 97 'bitselect' 'tmp_375' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %p_Val2_3, i32 7, i32 14)" [S2/conv1d.h:823]   --->   Operation 98 'partselect' 'tmp_129' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_3, i32 6)" [S2/conv1d.h:823]   --->   Operation 99 'bitselect' 'tmp_376' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_377 = trunc i15 %p_Val2_3 to i1" [S2/conv1d.h:823]   --->   Operation 100 'trunc' 'tmp_377' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_106 = or i1 %tmp_377, %tmp_375" [S2/conv1d.h:823]   --->   Operation 101 'or' 'tmp_106' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_107 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_3, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 102 'partselect' 'tmp_107' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_108 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_107, i1 %tmp_106)" [S2/conv1d.h:823]   --->   Operation 103 'bitconcatenate' 'tmp_108' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_3 = icmp ne i6 %tmp_108, 0" [S2/conv1d.h:823]   --->   Operation 104 'icmp' 'tmp_203_3' <Predicate = (!exitcond_flatten7)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.21>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%macRegisters_0_V_5_s = load i8* %macRegisters_0_V_5" [S2/conv1d.h:836]   --->   Operation 105 'load' 'macRegisters_0_V_5_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%macRegisters_1_V_5_s = load i8* %macRegisters_1_V_5" [S2/conv1d.h:836]   --->   Operation 106 'load' 'macRegisters_1_V_5_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%macRegisters_2_V_5_s = load i8* %macRegisters_2_V_5" [S2/conv1d.h:836]   --->   Operation 107 'load' 'macRegisters_2_V_5_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_3_V_5_s = load i8* %macRegisters_3_V_5" [S2/conv1d.h:836]   --->   Operation 108 'load' 'macRegisters_3_V_5_s' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_95, %tmp_367" [S2/conv1d.h:823]   --->   Operation 109 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_96 = zext i1 %qb_assign_1 to i8" [S2/conv1d.h:823]   --->   Operation 110 'zext' 'tmp_96' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_96, %macRegisters_0_V_5_s" [S2/conv1d.h:836]   --->   Operation 111 'add' 'tmp1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %tmp_s, %tmp1" [S2/conv1d.h:836]   --->   Operation 112 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten7)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_203_1, %tmp_370" [S2/conv1d.h:823]   --->   Operation 113 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_204_1 = zext i1 %qb_assign_1_1 to i8" [S2/conv1d.h:823]   --->   Operation 114 'zext' 'tmp_204_1' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_204_1, %macRegisters_1_V_5_s" [S2/conv1d.h:836]   --->   Operation 115 'add' 'tmp2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %tmp_127, %tmp2" [S2/conv1d.h:836]   --->   Operation 116 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten7)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_203_2, %tmp_373" [S2/conv1d.h:823]   --->   Operation 117 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_204_2 = zext i1 %qb_assign_1_2 to i8" [S2/conv1d.h:823]   --->   Operation 118 'zext' 'tmp_204_2' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_204_2, %macRegisters_2_V_5_s" [S2/conv1d.h:836]   --->   Operation 119 'add' 'tmp3' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %tmp_128, %tmp3" [S2/conv1d.h:836]   --->   Operation 120 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten7)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_203_3, %tmp_376" [S2/conv1d.h:823]   --->   Operation 121 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten7)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_204_3 = zext i1 %qb_assign_1_3 to i8" [S2/conv1d.h:823]   --->   Operation 122 'zext' 'tmp_204_3' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_204_3, %macRegisters_3_V_5_s" [S2/conv1d.h:836]   --->   Operation 123 'add' 'tmp4' <Predicate = (!exitcond_flatten7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %tmp_129, %tmp4" [S2/conv1d.h:836]   --->   Operation 124 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten7)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_5" [S2/conv1d.h:844]   --->   Operation 125 'store' <Predicate = (!tmp_88)> <Delay = 1.30>
ST_5 : Operation 126 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_5" [S2/conv1d.h:844]   --->   Operation 126 'store' <Predicate = (!tmp_88)> <Delay = 1.30>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_5" [S2/conv1d.h:844]   --->   Operation 127 'store' <Predicate = (!tmp_88)> <Delay = 1.30>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_5" [S2/conv1d.h:844]   --->   Operation 128 'store' <Predicate = (!tmp_88)> <Delay = 1.30>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:847]   --->   Operation 129 'br' <Predicate = (!tmp_88)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_130 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 41, i8 0, i8 -23, i8 35, i8 10, i8 0, i8 0, i8 0, i8 -23, i8 0, i8 0, i8 -5, i8 0, i8 0, i8 27, i8 -39, i8 0, i8 0, i8 36, i8 0, i8 -1, i8 0, i8 -21, i8 -4, i8 -1, i8 0, i8 -4, i8 -2, i8 0, i8 0, i8 0, i8 -18, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 130 'mux' 'tmp_130' <Predicate = (tmp_88)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_9 = add i8 %macRegisters_0_V, %tmp_130" [S2/conv1d.h:859]   --->   Operation 131 'add' 'p_Val2_9' <Predicate = (tmp_88)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_1)   --->   "%tmp_131 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 -5, i8 0, i8 0, i8 20, i8 -13, i8 0, i8 0, i8 0, i8 -48, i8 5, i8 0, i8 25, i8 -8, i8 18, i8 0, i8 0, i8 0, i8 0, i8 52, i8 1, i8 0, i8 7, i8 0, i8 0, i8 0, i8 56, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 132 'mux' 'tmp_131' <Predicate = (tmp_88)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_1 = add i8 %macRegisters_1_V, %tmp_131" [S2/conv1d.h:859]   --->   Operation 133 'add' 'p_Val2_20_1' <Predicate = (tmp_88)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_2)   --->   "%tmp_132 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 33, i8 0, i8 37, i8 0, i8 -4, i8 7, i8 -5, i8 -9, i8 18, i8 34, i8 38, i8 0, i8 0, i8 -1, i8 -15, i8 0, i8 30, i8 0, i8 8, i8 -11, i8 25, i8 0, i8 -8, i8 0, i8 0, i8 -4, i8 0, i8 3, i8 0, i8 -12, i8 0, i8 -28, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 134 'mux' 'tmp_132' <Predicate = (tmp_88)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_2 = add i8 %macRegisters_2_V, %tmp_132" [S2/conv1d.h:859]   --->   Operation 135 'add' 'p_Val2_20_2' <Predicate = (tmp_88)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_3)   --->   "%tmp_133 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 23, i8 17, i8 0, i8 8, i8 5, i8 0, i8 0, i8 -8, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -11, i8 -1, i8 0, i8 0, i8 0, i8 0, i8 -3, i8 0, i8 0, i8 -21, i8 -15, i8 10, i8 0, i8 0, i8 0, i8 26, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 136 'mux' 'tmp_133' <Predicate = (tmp_88)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_20_3 = add i8 %macRegisters_3_V, %tmp_133" [S2/conv1d.h:859]   --->   Operation 137 'add' 'p_Val2_20_3' <Predicate = (tmp_88)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_5"   --->   Operation 138 'store' <Predicate = (tmp_88)> <Delay = 1.30>
ST_5 : Operation 139 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_5"   --->   Operation 139 'store' <Predicate = (tmp_88)> <Delay = 1.30>
ST_5 : Operation 140 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_5"   --->   Operation 140 'store' <Predicate = (tmp_88)> <Delay = 1.30>
ST_5 : Operation 141 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_5"   --->   Operation 141 'store' <Predicate = (tmp_88)> <Delay = 1.30>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 142 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 143 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str50) nounwind" [S2/conv1d.h:793]   --->   Operation 144 'specloopname' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str50)" [S2/conv1d.h:793]   --->   Operation 145 'specregionbegin' 'tmp_90' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:794]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_V_85 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_20_3, i8 %p_Val2_20_2, i8 %p_Val2_20_1, i8 %p_Val2_9)" [S2/conv1d.h:870]   --->   Operation 147 'bitconcatenate' 'tmp_V_85' <Predicate = (tmp_88)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_85)" [S2/conv1d.h:876]   --->   Operation 148 'write' <Predicate = (tmp_88)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:877]   --->   Operation 149 'br' <Predicate = (tmp_88)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str50, i32 %tmp_90)" [S2/conv1d.h:878]   --->   Operation 150 'specregionend' 'empty' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 151 'br' <Predicate = (!exitcond_flatten7)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:884]   --->   Operation 152 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights8_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights8_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights8_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights8_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_5      (alloca         ) [ 01111110]
macRegisters_1_V_5      (alloca         ) [ 01111110]
macRegisters_2_V_5      (alloca         ) [ 01111110]
macRegisters_3_V_5      (alloca         ) [ 01111110]
StgValue_12             (specinterface  ) [ 00000000]
StgValue_13             (specinterface  ) [ 00000000]
StgValue_14             (store          ) [ 00000000]
StgValue_15             (store          ) [ 00000000]
StgValue_16             (store          ) [ 00000000]
StgValue_17             (store          ) [ 00000000]
StgValue_18             (br             ) [ 01111110]
indvar_flatten7         (phi            ) [ 00100000]
indvar_flatten          (phi            ) [ 00100000]
nm                      (phi            ) [ 00100000]
sf                      (phi            ) [ 00100000]
tmp                     (trunc          ) [ 00000000]
tmp_84                  (bitconcatenate ) [ 00000000]
exitcond_flatten7       (icmp           ) [ 00111110]
indvar_flatten_next7    (add            ) [ 01111110]
StgValue_27             (br             ) [ 00000000]
exitcond_flatten        (icmp           ) [ 00000000]
nm_mid                  (select         ) [ 00000000]
tmp_84_mid              (select         ) [ 00000000]
nm_t_mid                (select         ) [ 00000000]
not_exitcond_flatten    (xor            ) [ 00000000]
tmp_292                 (icmp           ) [ 00000000]
tmp_85_mid              (and            ) [ 00000000]
nm_1                    (add            ) [ 00000000]
tmp_278                 (or             ) [ 00000000]
sf_mid2                 (select         ) [ 00000000]
tmp_365                 (trunc          ) [ 00000000]
tmp_84_mid1             (bitconcatenate ) [ 00000000]
tmp_84_mid2             (select         ) [ 00000000]
nm_t_mid2               (select         ) [ 00111100]
nm_mid2                 (select         ) [ 01111110]
sf_cast1                (zext           ) [ 00000000]
tmp_86                  (add            ) [ 00110000]
tmp_88                  (icmp           ) [ 00111110]
StgValue_46             (br             ) [ 00000000]
sf_1                    (add            ) [ 01111110]
indvar_flatten_op       (add            ) [ 00000000]
indvar_flatten_next     (select         ) [ 01111110]
tmp_87                  (zext           ) [ 00000000]
weights8_m_weights_V_4  (getelementptr  ) [ 00101000]
weights8_m_weights_V_6  (getelementptr  ) [ 00101000]
weights8_m_weights_V_8  (getelementptr  ) [ 00101000]
weights8_m_weights_V_10 (getelementptr  ) [ 00101000]
tmp_V                   (read           ) [ 00000000]
weights8_m_weights_V_5  (load           ) [ 00000000]
p_08_cast               (sext           ) [ 00000000]
p_0132_cast             (sext           ) [ 00000000]
p_Val2_s                (mul            ) [ 00000000]
tmp_366                 (bitselect      ) [ 00000000]
tmp_s                   (partselect     ) [ 00100100]
tmp_367                 (bitselect      ) [ 00100100]
tmp_368                 (trunc          ) [ 00000000]
tmp_92                  (or             ) [ 00000000]
tmp_93                  (partselect     ) [ 00000000]
tmp_94                  (bitconcatenate ) [ 00000000]
tmp_95                  (icmp           ) [ 00100100]
weights8_m_weights_V_7  (load           ) [ 00000000]
p_0132_1_cast           (sext           ) [ 00000000]
p_Val2_1                (mul            ) [ 00000000]
tmp_369                 (bitselect      ) [ 00000000]
tmp_127                 (partselect     ) [ 00100100]
tmp_370                 (bitselect      ) [ 00100100]
tmp_371                 (trunc          ) [ 00000000]
tmp_98                  (or             ) [ 00000000]
tmp_99                  (partselect     ) [ 00000000]
tmp_100                 (bitconcatenate ) [ 00000000]
tmp_203_1               (icmp           ) [ 00100100]
weights8_m_weights_V_9  (load           ) [ 00000000]
p_0132_2_cast           (sext           ) [ 00000000]
p_Val2_2                (mul            ) [ 00000000]
tmp_372                 (bitselect      ) [ 00000000]
tmp_128                 (partselect     ) [ 00100100]
tmp_373                 (bitselect      ) [ 00100100]
tmp_374                 (trunc          ) [ 00000000]
tmp_102                 (or             ) [ 00000000]
tmp_103                 (partselect     ) [ 00000000]
tmp_104                 (bitconcatenate ) [ 00000000]
tmp_203_2               (icmp           ) [ 00100100]
weights8_m_weights_V_11 (load           ) [ 00000000]
p_0132_3_cast           (sext           ) [ 00000000]
p_Val2_3                (mul            ) [ 00000000]
tmp_375                 (bitselect      ) [ 00000000]
tmp_129                 (partselect     ) [ 00100100]
tmp_376                 (bitselect      ) [ 00100100]
tmp_377                 (trunc          ) [ 00000000]
tmp_106                 (or             ) [ 00000000]
tmp_107                 (partselect     ) [ 00000000]
tmp_108                 (bitconcatenate ) [ 00000000]
tmp_203_3               (icmp           ) [ 00100100]
macRegisters_0_V_5_s    (load           ) [ 00000000]
macRegisters_1_V_5_s    (load           ) [ 00000000]
macRegisters_2_V_5_s    (load           ) [ 00000000]
macRegisters_3_V_5_s    (load           ) [ 00000000]
qb_assign_1             (and            ) [ 00000000]
tmp_96                  (zext           ) [ 00000000]
tmp1                    (add            ) [ 00000000]
macRegisters_0_V        (add            ) [ 00000000]
qb_assign_1_1           (and            ) [ 00000000]
tmp_204_1               (zext           ) [ 00000000]
tmp2                    (add            ) [ 00000000]
macRegisters_1_V        (add            ) [ 00000000]
qb_assign_1_2           (and            ) [ 00000000]
tmp_204_2               (zext           ) [ 00000000]
tmp3                    (add            ) [ 00000000]
macRegisters_2_V        (add            ) [ 00000000]
qb_assign_1_3           (and            ) [ 00000000]
tmp_204_3               (zext           ) [ 00000000]
tmp4                    (add            ) [ 00000000]
macRegisters_3_V        (add            ) [ 00000000]
StgValue_125            (store          ) [ 00000000]
StgValue_126            (store          ) [ 00000000]
StgValue_127            (store          ) [ 00000000]
StgValue_128            (store          ) [ 00000000]
StgValue_129            (br             ) [ 00000000]
tmp_130                 (mux            ) [ 00000000]
p_Val2_9                (add            ) [ 00100010]
tmp_131                 (mux            ) [ 00000000]
p_Val2_20_1             (add            ) [ 00100010]
tmp_132                 (mux            ) [ 00000000]
p_Val2_20_2             (add            ) [ 00100010]
tmp_133                 (mux            ) [ 00000000]
p_Val2_20_3             (add            ) [ 00100010]
StgValue_138            (store          ) [ 00000000]
StgValue_139            (store          ) [ 00000000]
StgValue_140            (store          ) [ 00000000]
StgValue_141            (store          ) [ 00000000]
StgValue_142            (specloopname   ) [ 00000000]
StgValue_143            (specloopname   ) [ 00000000]
StgValue_144            (specloopname   ) [ 00000000]
tmp_90                  (specregionbegin) [ 00000000]
StgValue_146            (specpipeline   ) [ 00000000]
tmp_V_85                (bitconcatenate ) [ 00000000]
StgValue_148            (write          ) [ 00000000]
StgValue_149            (br             ) [ 00000000]
empty                   (specregionend  ) [ 00000000]
StgValue_151            (br             ) [ 01111110]
StgValue_152            (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights8_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights8_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights8_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights8_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights8_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights8_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights8_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights8_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str517"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str518"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str519"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str520"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str521"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str522"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str510"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str511"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str512"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str513"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str515"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i8.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="macRegisters_0_V_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_5/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="macRegisters_1_V_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="macRegisters_2_V_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="macRegisters_3_V_5_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_5/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_V_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="StgValue_148_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="weights8_m_weights_V_4_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="12" slack="0"/>
<pin id="235" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights8_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights8_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="weights8_m_weights_V_6_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="12" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights8_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights8_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="weights8_m_weights_V_8_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="12" slack="0"/>
<pin id="261" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights8_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="0"/>
<pin id="266" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights8_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="weights8_m_weights_V_10_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="12" slack="0"/>
<pin id="274" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights8_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights8_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar_flatten7_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="24" slack="1"/>
<pin id="285" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="indvar_flatten7_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="24" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="1"/>
<pin id="296" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="14" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="nm_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="1"/>
<pin id="307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="nm_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="sf_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="sf_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="8" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_138/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_139/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_140/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_141/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_84_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="exitcond_flatten7_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="0"/>
<pin id="361" dir="0" index="1" bw="24" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten7/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="indvar_flatten_next7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="24" slack="0"/>
<pin id="368" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="exitcond_flatten_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="14" slack="0"/>
<pin id="373" dir="0" index="1" bw="14" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="nm_mid_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_84_mid_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="12" slack="0"/>
<pin id="389" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_84_mid/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="nm_t_mid_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="not_exitcond_flatten_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_292_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_292/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_85_mid_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_85_mid/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="nm_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_278_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_278/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sf_mid2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_365_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_365/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_84_mid1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="0" index="1" bw="5" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_mid1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_84_mid2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="12" slack="0"/>
<pin id="454" dir="0" index="2" bw="12" slack="0"/>
<pin id="455" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_84_mid2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="nm_t_mid2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="5" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="nm_mid2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="0"/>
<pin id="470" dir="0" index="2" bw="6" slack="0"/>
<pin id="471" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sf_cast1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_86_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="12" slack="0"/>
<pin id="482" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_86/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_88_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_88/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sf_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="indvar_flatten_op_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="indvar_flatten_next_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="14" slack="0"/>
<pin id="507" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_87_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_87/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_08_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_0132_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_Val2_s_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_366_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="15" slack="0"/>
<pin id="535" dir="0" index="2" bw="5" slack="0"/>
<pin id="536" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_366/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_s_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="15" slack="0"/>
<pin id="543" dir="0" index="2" bw="4" slack="0"/>
<pin id="544" dir="0" index="3" bw="5" slack="0"/>
<pin id="545" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_367_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="15" slack="0"/>
<pin id="553" dir="0" index="2" bw="4" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_367/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_368_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="15" slack="0"/>
<pin id="560" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_368/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_92_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_92/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_93_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="0" index="1" bw="15" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="0" index="3" bw="4" slack="0"/>
<pin id="573" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_94_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="0" index="1" bw="5" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_94/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_95_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_95/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_0132_1_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="0"/>
<pin id="594" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_Val2_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_369_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="15" slack="0"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_369/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_127_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="15" slack="0"/>
<pin id="613" dir="0" index="2" bw="4" slack="0"/>
<pin id="614" dir="0" index="3" bw="5" slack="0"/>
<pin id="615" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_127/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_370_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="15" slack="0"/>
<pin id="623" dir="0" index="2" bw="4" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_370/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_371_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="15" slack="0"/>
<pin id="630" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_371/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_98_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_98/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_99_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="0" index="1" bw="15" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="0" index="3" bw="4" slack="0"/>
<pin id="643" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_100_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="5" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_203_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_1/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_0132_2_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_Val2_2_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="7" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_372_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="15" slack="0"/>
<pin id="675" dir="0" index="2" bw="5" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_372/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_128_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="15" slack="0"/>
<pin id="683" dir="0" index="2" bw="4" slack="0"/>
<pin id="684" dir="0" index="3" bw="5" slack="0"/>
<pin id="685" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_128/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_373_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="15" slack="0"/>
<pin id="693" dir="0" index="2" bw="4" slack="0"/>
<pin id="694" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_373/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_374_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="15" slack="0"/>
<pin id="700" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_374/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_102_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_103_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="0" index="1" bw="15" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="0" index="3" bw="4" slack="0"/>
<pin id="713" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_103/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_104_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="0"/>
<pin id="720" dir="0" index="1" bw="5" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_203_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="6" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_2/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_0132_3_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="0"/>
<pin id="734" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_Val2_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="7" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_375_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="15" slack="0"/>
<pin id="745" dir="0" index="2" bw="5" slack="0"/>
<pin id="746" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_375/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_129_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="15" slack="0"/>
<pin id="753" dir="0" index="2" bw="4" slack="0"/>
<pin id="754" dir="0" index="3" bw="5" slack="0"/>
<pin id="755" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_129/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_376_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="15" slack="0"/>
<pin id="763" dir="0" index="2" bw="4" slack="0"/>
<pin id="764" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_376/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_377_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="15" slack="0"/>
<pin id="770" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_377/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_106_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_106/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_107_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="0"/>
<pin id="780" dir="0" index="1" bw="15" slack="0"/>
<pin id="781" dir="0" index="2" bw="1" slack="0"/>
<pin id="782" dir="0" index="3" bw="4" slack="0"/>
<pin id="783" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_107/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_108_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="0" index="1" bw="5" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_108/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_203_3_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_3/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="macRegisters_0_V_5_s_load_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="4"/>
<pin id="804" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_5_s/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="macRegisters_1_V_5_s_load_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="4"/>
<pin id="807" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_5_s/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="macRegisters_2_V_5_s_load_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="4"/>
<pin id="810" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_5_s/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="macRegisters_3_V_5_s_load_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="4"/>
<pin id="813" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_5_s/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="qb_assign_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="0" index="1" bw="1" slack="1"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_96_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="macRegisters_0_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="1"/>
<pin id="830" dir="0" index="1" bw="8" slack="0"/>
<pin id="831" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="qb_assign_1_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="0" index="1" bw="1" slack="1"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_204_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_1/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="0"/>
<pin id="844" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="macRegisters_1_V_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="qb_assign_1_2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="1" slack="1"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_204_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_2/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="macRegisters_2_V_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="1"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="qb_assign_1_3_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="1"/>
<pin id="873" dir="0" index="1" bw="1" slack="1"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_204_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_3/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp4_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="macRegisters_3_V_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="1"/>
<pin id="887" dir="0" index="1" bw="8" slack="0"/>
<pin id="888" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="StgValue_125_store_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="4"/>
<pin id="893" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="StgValue_126_store_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="4"/>
<pin id="898" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="StgValue_127_store_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="4"/>
<pin id="903" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="StgValue_128_store_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="4"/>
<pin id="908" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_130_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="7" slack="0"/>
<pin id="913" dir="0" index="2" bw="1" slack="0"/>
<pin id="914" dir="0" index="3" bw="6" slack="0"/>
<pin id="915" dir="0" index="4" bw="7" slack="0"/>
<pin id="916" dir="0" index="5" bw="5" slack="0"/>
<pin id="917" dir="0" index="6" bw="1" slack="0"/>
<pin id="918" dir="0" index="7" bw="1" slack="0"/>
<pin id="919" dir="0" index="8" bw="1" slack="0"/>
<pin id="920" dir="0" index="9" bw="6" slack="0"/>
<pin id="921" dir="0" index="10" bw="1" slack="0"/>
<pin id="922" dir="0" index="11" bw="1" slack="0"/>
<pin id="923" dir="0" index="12" bw="4" slack="0"/>
<pin id="924" dir="0" index="13" bw="1" slack="0"/>
<pin id="925" dir="0" index="14" bw="1" slack="0"/>
<pin id="926" dir="0" index="15" bw="6" slack="0"/>
<pin id="927" dir="0" index="16" bw="7" slack="0"/>
<pin id="928" dir="0" index="17" bw="1" slack="0"/>
<pin id="929" dir="0" index="18" bw="1" slack="0"/>
<pin id="930" dir="0" index="19" bw="7" slack="0"/>
<pin id="931" dir="0" index="20" bw="1" slack="0"/>
<pin id="932" dir="0" index="21" bw="1" slack="0"/>
<pin id="933" dir="0" index="22" bw="1" slack="0"/>
<pin id="934" dir="0" index="23" bw="6" slack="0"/>
<pin id="935" dir="0" index="24" bw="3" slack="0"/>
<pin id="936" dir="0" index="25" bw="1" slack="0"/>
<pin id="937" dir="0" index="26" bw="1" slack="0"/>
<pin id="938" dir="0" index="27" bw="3" slack="0"/>
<pin id="939" dir="0" index="28" bw="2" slack="0"/>
<pin id="940" dir="0" index="29" bw="1" slack="0"/>
<pin id="941" dir="0" index="30" bw="1" slack="0"/>
<pin id="942" dir="0" index="31" bw="1" slack="0"/>
<pin id="943" dir="0" index="32" bw="6" slack="0"/>
<pin id="944" dir="0" index="33" bw="5" slack="3"/>
<pin id="945" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_130/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="p_Val2_9_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="0" index="1" bw="8" slack="0"/>
<pin id="982" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_131_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="0" index="1" bw="4" slack="0"/>
<pin id="988" dir="0" index="2" bw="1" slack="0"/>
<pin id="989" dir="0" index="3" bw="1" slack="0"/>
<pin id="990" dir="0" index="4" bw="6" slack="0"/>
<pin id="991" dir="0" index="5" bw="5" slack="0"/>
<pin id="992" dir="0" index="6" bw="1" slack="0"/>
<pin id="993" dir="0" index="7" bw="1" slack="0"/>
<pin id="994" dir="0" index="8" bw="1" slack="0"/>
<pin id="995" dir="0" index="9" bw="7" slack="0"/>
<pin id="996" dir="0" index="10" bw="4" slack="0"/>
<pin id="997" dir="0" index="11" bw="1" slack="0"/>
<pin id="998" dir="0" index="12" bw="6" slack="0"/>
<pin id="999" dir="0" index="13" bw="4" slack="0"/>
<pin id="1000" dir="0" index="14" bw="6" slack="0"/>
<pin id="1001" dir="0" index="15" bw="1" slack="0"/>
<pin id="1002" dir="0" index="16" bw="1" slack="0"/>
<pin id="1003" dir="0" index="17" bw="1" slack="0"/>
<pin id="1004" dir="0" index="18" bw="1" slack="0"/>
<pin id="1005" dir="0" index="19" bw="7" slack="0"/>
<pin id="1006" dir="0" index="20" bw="1" slack="0"/>
<pin id="1007" dir="0" index="21" bw="1" slack="0"/>
<pin id="1008" dir="0" index="22" bw="4" slack="0"/>
<pin id="1009" dir="0" index="23" bw="1" slack="0"/>
<pin id="1010" dir="0" index="24" bw="1" slack="0"/>
<pin id="1011" dir="0" index="25" bw="1" slack="0"/>
<pin id="1012" dir="0" index="26" bw="7" slack="0"/>
<pin id="1013" dir="0" index="27" bw="1" slack="0"/>
<pin id="1014" dir="0" index="28" bw="1" slack="0"/>
<pin id="1015" dir="0" index="29" bw="1" slack="0"/>
<pin id="1016" dir="0" index="30" bw="1" slack="0"/>
<pin id="1017" dir="0" index="31" bw="1" slack="0"/>
<pin id="1018" dir="0" index="32" bw="1" slack="0"/>
<pin id="1019" dir="0" index="33" bw="5" slack="3"/>
<pin id="1020" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_131/5 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="p_Val2_20_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="8" slack="0"/>
<pin id="1057" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_1/5 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_132_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="0"/>
<pin id="1062" dir="0" index="1" bw="7" slack="0"/>
<pin id="1063" dir="0" index="2" bw="1" slack="0"/>
<pin id="1064" dir="0" index="3" bw="7" slack="0"/>
<pin id="1065" dir="0" index="4" bw="1" slack="0"/>
<pin id="1066" dir="0" index="5" bw="3" slack="0"/>
<pin id="1067" dir="0" index="6" bw="4" slack="0"/>
<pin id="1068" dir="0" index="7" bw="4" slack="0"/>
<pin id="1069" dir="0" index="8" bw="5" slack="0"/>
<pin id="1070" dir="0" index="9" bw="6" slack="0"/>
<pin id="1071" dir="0" index="10" bw="7" slack="0"/>
<pin id="1072" dir="0" index="11" bw="7" slack="0"/>
<pin id="1073" dir="0" index="12" bw="1" slack="0"/>
<pin id="1074" dir="0" index="13" bw="1" slack="0"/>
<pin id="1075" dir="0" index="14" bw="1" slack="0"/>
<pin id="1076" dir="0" index="15" bw="5" slack="0"/>
<pin id="1077" dir="0" index="16" bw="1" slack="0"/>
<pin id="1078" dir="0" index="17" bw="6" slack="0"/>
<pin id="1079" dir="0" index="18" bw="1" slack="0"/>
<pin id="1080" dir="0" index="19" bw="5" slack="0"/>
<pin id="1081" dir="0" index="20" bw="5" slack="0"/>
<pin id="1082" dir="0" index="21" bw="6" slack="0"/>
<pin id="1083" dir="0" index="22" bw="1" slack="0"/>
<pin id="1084" dir="0" index="23" bw="4" slack="0"/>
<pin id="1085" dir="0" index="24" bw="1" slack="0"/>
<pin id="1086" dir="0" index="25" bw="1" slack="0"/>
<pin id="1087" dir="0" index="26" bw="3" slack="0"/>
<pin id="1088" dir="0" index="27" bw="1" slack="0"/>
<pin id="1089" dir="0" index="28" bw="3" slack="0"/>
<pin id="1090" dir="0" index="29" bw="1" slack="0"/>
<pin id="1091" dir="0" index="30" bw="5" slack="0"/>
<pin id="1092" dir="0" index="31" bw="1" slack="0"/>
<pin id="1093" dir="0" index="32" bw="6" slack="0"/>
<pin id="1094" dir="0" index="33" bw="5" slack="3"/>
<pin id="1095" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_132/5 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="p_Val2_20_2_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="0"/>
<pin id="1131" dir="0" index="1" bw="8" slack="0"/>
<pin id="1132" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_2/5 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="tmp_133_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="0" index="2" bw="6" slack="0"/>
<pin id="1139" dir="0" index="3" bw="6" slack="0"/>
<pin id="1140" dir="0" index="4" bw="1" slack="0"/>
<pin id="1141" dir="0" index="5" bw="5" slack="0"/>
<pin id="1142" dir="0" index="6" bw="4" slack="0"/>
<pin id="1143" dir="0" index="7" bw="1" slack="0"/>
<pin id="1144" dir="0" index="8" bw="1" slack="0"/>
<pin id="1145" dir="0" index="9" bw="4" slack="0"/>
<pin id="1146" dir="0" index="10" bw="1" slack="0"/>
<pin id="1147" dir="0" index="11" bw="1" slack="0"/>
<pin id="1148" dir="0" index="12" bw="1" slack="0"/>
<pin id="1149" dir="0" index="13" bw="1" slack="0"/>
<pin id="1150" dir="0" index="14" bw="1" slack="0"/>
<pin id="1151" dir="0" index="15" bw="5" slack="0"/>
<pin id="1152" dir="0" index="16" bw="1" slack="0"/>
<pin id="1153" dir="0" index="17" bw="1" slack="0"/>
<pin id="1154" dir="0" index="18" bw="1" slack="0"/>
<pin id="1155" dir="0" index="19" bw="1" slack="0"/>
<pin id="1156" dir="0" index="20" bw="1" slack="0"/>
<pin id="1157" dir="0" index="21" bw="3" slack="0"/>
<pin id="1158" dir="0" index="22" bw="1" slack="0"/>
<pin id="1159" dir="0" index="23" bw="1" slack="0"/>
<pin id="1160" dir="0" index="24" bw="6" slack="0"/>
<pin id="1161" dir="0" index="25" bw="5" slack="0"/>
<pin id="1162" dir="0" index="26" bw="5" slack="0"/>
<pin id="1163" dir="0" index="27" bw="1" slack="0"/>
<pin id="1164" dir="0" index="28" bw="1" slack="0"/>
<pin id="1165" dir="0" index="29" bw="1" slack="0"/>
<pin id="1166" dir="0" index="30" bw="6" slack="0"/>
<pin id="1167" dir="0" index="31" bw="1" slack="0"/>
<pin id="1168" dir="0" index="32" bw="1" slack="0"/>
<pin id="1169" dir="0" index="33" bw="5" slack="3"/>
<pin id="1170" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_133/5 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="p_Val2_20_3_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="8" slack="0"/>
<pin id="1206" dir="0" index="1" bw="8" slack="0"/>
<pin id="1207" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_3/5 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_V_85_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="0"/>
<pin id="1212" dir="0" index="1" bw="8" slack="1"/>
<pin id="1213" dir="0" index="2" bw="8" slack="1"/>
<pin id="1214" dir="0" index="3" bw="8" slack="1"/>
<pin id="1215" dir="0" index="4" bw="8" slack="1"/>
<pin id="1216" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_85/6 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="macRegisters_0_V_5_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="0"/>
<pin id="1221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_5 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="macRegisters_1_V_5_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="0"/>
<pin id="1228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_5 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="macRegisters_2_V_5_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="0"/>
<pin id="1235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_5 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="macRegisters_3_V_5_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="8" slack="0"/>
<pin id="1242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_5 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="exitcond_flatten7_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten7 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="indvar_flatten_next7_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="24" slack="0"/>
<pin id="1253" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="nm_t_mid2_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="5" slack="3"/>
<pin id="1258" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="nm_mid2_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="6" slack="0"/>
<pin id="1266" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_86_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="12" slack="1"/>
<pin id="1271" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="tmp_88_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="3"/>
<pin id="1276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="sf_1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="0"/>
<pin id="1280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="indvar_flatten_next_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="14" slack="0"/>
<pin id="1285" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1288" class="1005" name="weights8_m_weights_V_4_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="12" slack="1"/>
<pin id="1290" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights8_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="weights8_m_weights_V_6_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="12" slack="1"/>
<pin id="1295" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights8_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="weights8_m_weights_V_8_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="12" slack="1"/>
<pin id="1300" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights8_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="weights8_m_weights_V_10_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="12" slack="1"/>
<pin id="1305" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights8_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_s_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="1"/>
<pin id="1310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_367_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="1"/>
<pin id="1315" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_367 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="tmp_95_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="tmp_127_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="8" slack="1"/>
<pin id="1325" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="tmp_370_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_370 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp_203_1_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_1 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_128_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="8" slack="1"/>
<pin id="1340" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_373_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_373 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_203_2_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_2 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_129_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="1"/>
<pin id="1355" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_376_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="1"/>
<pin id="1360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_376 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_203_3_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203_3 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="p_Val2_9_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="8" slack="1"/>
<pin id="1370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="p_Val2_20_1_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="8" slack="1"/>
<pin id="1375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_1 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="p_Val2_20_2_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="1"/>
<pin id="1380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_2 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="p_Val2_20_3_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="8" slack="1"/>
<pin id="1385" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="205"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="198" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="82" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="82" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="82" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="82" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="309" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="287" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="287" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="298" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="309" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="371" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="351" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="371" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="347" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="371" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="320" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="377" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="413" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="371" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="320" pin="4"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="419" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="56" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="413" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="443" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="385" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="413" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="439" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="393" pin="3"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="413" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="419" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="377" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="431" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="451" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="431" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="76" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="431" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="78" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="298" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="80" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="371" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="80" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="521"><net_src comp="218" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="238" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="518" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="88" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="546"><net_src comp="90" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="526" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="92" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="555"><net_src comp="86" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="526" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="94" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="526" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="532" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="96" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="526" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="12" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="98" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="583"><net_src comp="100" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="568" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="562" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="54" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="251" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="518" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="86" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="596" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="88" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="616"><net_src comp="90" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="596" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="92" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="88" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="625"><net_src comp="86" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="596" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="94" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="596" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="602" pin="3"/><net_sink comp="632" pin=1"/></net>

<net id="644"><net_src comp="96" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="596" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="12" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="98" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="653"><net_src comp="100" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="638" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="632" pin="2"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="648" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="54" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="264" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="518" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="86" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="88" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="686"><net_src comp="90" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="666" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="92" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="88" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="695"><net_src comp="86" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="666" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="94" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="666" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="672" pin="3"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="96" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="666" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="12" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="98" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="723"><net_src comp="100" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="708" pin="4"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="702" pin="2"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="54" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="277" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="518" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="86" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="749"><net_src comp="88" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="756"><net_src comp="90" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="736" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="92" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="88" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="765"><net_src comp="86" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="736" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="94" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="771"><net_src comp="736" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="742" pin="3"/><net_sink comp="772" pin=1"/></net>

<net id="784"><net_src comp="96" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="736" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="12" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="787"><net_src comp="98" pin="0"/><net_sink comp="778" pin=3"/></net>

<net id="793"><net_src comp="100" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="778" pin="4"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="772" pin="2"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="788" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="54" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="821"><net_src comp="814" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="802" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="840"><net_src comp="833" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="805" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="841" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="859"><net_src comp="852" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="808" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="878"><net_src comp="871" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="811" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="885" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="899"><net_src comp="866" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="847" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="909"><net_src comp="828" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="946"><net_src comp="102" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="947"><net_src comp="104" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="948"><net_src comp="48" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="949"><net_src comp="106" pin="0"/><net_sink comp="910" pin=3"/></net>

<net id="950"><net_src comp="108" pin="0"/><net_sink comp="910" pin=4"/></net>

<net id="951"><net_src comp="110" pin="0"/><net_sink comp="910" pin=5"/></net>

<net id="952"><net_src comp="48" pin="0"/><net_sink comp="910" pin=6"/></net>

<net id="953"><net_src comp="48" pin="0"/><net_sink comp="910" pin=7"/></net>

<net id="954"><net_src comp="48" pin="0"/><net_sink comp="910" pin=8"/></net>

<net id="955"><net_src comp="106" pin="0"/><net_sink comp="910" pin=9"/></net>

<net id="956"><net_src comp="48" pin="0"/><net_sink comp="910" pin=10"/></net>

<net id="957"><net_src comp="48" pin="0"/><net_sink comp="910" pin=11"/></net>

<net id="958"><net_src comp="112" pin="0"/><net_sink comp="910" pin=12"/></net>

<net id="959"><net_src comp="48" pin="0"/><net_sink comp="910" pin=13"/></net>

<net id="960"><net_src comp="48" pin="0"/><net_sink comp="910" pin=14"/></net>

<net id="961"><net_src comp="114" pin="0"/><net_sink comp="910" pin=15"/></net>

<net id="962"><net_src comp="116" pin="0"/><net_sink comp="910" pin=16"/></net>

<net id="963"><net_src comp="48" pin="0"/><net_sink comp="910" pin=17"/></net>

<net id="964"><net_src comp="48" pin="0"/><net_sink comp="910" pin=18"/></net>

<net id="965"><net_src comp="118" pin="0"/><net_sink comp="910" pin=19"/></net>

<net id="966"><net_src comp="48" pin="0"/><net_sink comp="910" pin=20"/></net>

<net id="967"><net_src comp="120" pin="0"/><net_sink comp="910" pin=21"/></net>

<net id="968"><net_src comp="48" pin="0"/><net_sink comp="910" pin=22"/></net>

<net id="969"><net_src comp="122" pin="0"/><net_sink comp="910" pin=23"/></net>

<net id="970"><net_src comp="124" pin="0"/><net_sink comp="910" pin=24"/></net>

<net id="971"><net_src comp="120" pin="0"/><net_sink comp="910" pin=25"/></net>

<net id="972"><net_src comp="48" pin="0"/><net_sink comp="910" pin=26"/></net>

<net id="973"><net_src comp="124" pin="0"/><net_sink comp="910" pin=27"/></net>

<net id="974"><net_src comp="126" pin="0"/><net_sink comp="910" pin=28"/></net>

<net id="975"><net_src comp="48" pin="0"/><net_sink comp="910" pin=29"/></net>

<net id="976"><net_src comp="48" pin="0"/><net_sink comp="910" pin=30"/></net>

<net id="977"><net_src comp="48" pin="0"/><net_sink comp="910" pin=31"/></net>

<net id="978"><net_src comp="128" pin="0"/><net_sink comp="910" pin=32"/></net>

<net id="983"><net_src comp="828" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="910" pin="34"/><net_sink comp="979" pin=1"/></net>

<net id="1021"><net_src comp="102" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="1022"><net_src comp="112" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="1023"><net_src comp="48" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="1024"><net_src comp="48" pin="0"/><net_sink comp="985" pin=3"/></net>

<net id="1025"><net_src comp="130" pin="0"/><net_sink comp="985" pin=4"/></net>

<net id="1026"><net_src comp="132" pin="0"/><net_sink comp="985" pin=5"/></net>

<net id="1027"><net_src comp="48" pin="0"/><net_sink comp="985" pin=6"/></net>

<net id="1028"><net_src comp="48" pin="0"/><net_sink comp="985" pin=7"/></net>

<net id="1029"><net_src comp="48" pin="0"/><net_sink comp="985" pin=8"/></net>

<net id="1030"><net_src comp="134" pin="0"/><net_sink comp="985" pin=9"/></net>

<net id="1031"><net_src comp="136" pin="0"/><net_sink comp="985" pin=10"/></net>

<net id="1032"><net_src comp="48" pin="0"/><net_sink comp="985" pin=11"/></net>

<net id="1033"><net_src comp="138" pin="0"/><net_sink comp="985" pin=12"/></net>

<net id="1034"><net_src comp="140" pin="0"/><net_sink comp="985" pin=13"/></net>

<net id="1035"><net_src comp="142" pin="0"/><net_sink comp="985" pin=14"/></net>

<net id="1036"><net_src comp="48" pin="0"/><net_sink comp="985" pin=15"/></net>

<net id="1037"><net_src comp="48" pin="0"/><net_sink comp="985" pin=16"/></net>

<net id="1038"><net_src comp="48" pin="0"/><net_sink comp="985" pin=17"/></net>

<net id="1039"><net_src comp="48" pin="0"/><net_sink comp="985" pin=18"/></net>

<net id="1040"><net_src comp="144" pin="0"/><net_sink comp="985" pin=19"/></net>

<net id="1041"><net_src comp="78" pin="0"/><net_sink comp="985" pin=20"/></net>

<net id="1042"><net_src comp="48" pin="0"/><net_sink comp="985" pin=21"/></net>

<net id="1043"><net_src comp="146" pin="0"/><net_sink comp="985" pin=22"/></net>

<net id="1044"><net_src comp="48" pin="0"/><net_sink comp="985" pin=23"/></net>

<net id="1045"><net_src comp="48" pin="0"/><net_sink comp="985" pin=24"/></net>

<net id="1046"><net_src comp="48" pin="0"/><net_sink comp="985" pin=25"/></net>

<net id="1047"><net_src comp="148" pin="0"/><net_sink comp="985" pin=26"/></net>

<net id="1048"><net_src comp="48" pin="0"/><net_sink comp="985" pin=27"/></net>

<net id="1049"><net_src comp="48" pin="0"/><net_sink comp="985" pin=28"/></net>

<net id="1050"><net_src comp="48" pin="0"/><net_sink comp="985" pin=29"/></net>

<net id="1051"><net_src comp="48" pin="0"/><net_sink comp="985" pin=30"/></net>

<net id="1052"><net_src comp="48" pin="0"/><net_sink comp="985" pin=31"/></net>

<net id="1053"><net_src comp="48" pin="0"/><net_sink comp="985" pin=32"/></net>

<net id="1058"><net_src comp="847" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="985" pin="34"/><net_sink comp="1054" pin=1"/></net>

<net id="1096"><net_src comp="102" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1097"><net_src comp="150" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1098"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=2"/></net>

<net id="1099"><net_src comp="152" pin="0"/><net_sink comp="1060" pin=3"/></net>

<net id="1100"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=4"/></net>

<net id="1101"><net_src comp="124" pin="0"/><net_sink comp="1060" pin=5"/></net>

<net id="1102"><net_src comp="146" pin="0"/><net_sink comp="1060" pin=6"/></net>

<net id="1103"><net_src comp="112" pin="0"/><net_sink comp="1060" pin=7"/></net>

<net id="1104"><net_src comp="154" pin="0"/><net_sink comp="1060" pin=8"/></net>

<net id="1105"><net_src comp="142" pin="0"/><net_sink comp="1060" pin=9"/></net>

<net id="1106"><net_src comp="156" pin="0"/><net_sink comp="1060" pin=10"/></net>

<net id="1107"><net_src comp="158" pin="0"/><net_sink comp="1060" pin=11"/></net>

<net id="1108"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=12"/></net>

<net id="1109"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=13"/></net>

<net id="1110"><net_src comp="120" pin="0"/><net_sink comp="1060" pin=14"/></net>

<net id="1111"><net_src comp="160" pin="0"/><net_sink comp="1060" pin=15"/></net>

<net id="1112"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=16"/></net>

<net id="1113"><net_src comp="162" pin="0"/><net_sink comp="1060" pin=17"/></net>

<net id="1114"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=18"/></net>

<net id="1115"><net_src comp="164" pin="0"/><net_sink comp="1060" pin=19"/></net>

<net id="1116"><net_src comp="166" pin="0"/><net_sink comp="1060" pin=20"/></net>

<net id="1117"><net_src comp="138" pin="0"/><net_sink comp="1060" pin=21"/></net>

<net id="1118"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=22"/></net>

<net id="1119"><net_src comp="140" pin="0"/><net_sink comp="1060" pin=23"/></net>

<net id="1120"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=24"/></net>

<net id="1121"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=25"/></net>

<net id="1122"><net_src comp="124" pin="0"/><net_sink comp="1060" pin=26"/></net>

<net id="1123"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=27"/></net>

<net id="1124"><net_src comp="168" pin="0"/><net_sink comp="1060" pin=28"/></net>

<net id="1125"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=29"/></net>

<net id="1126"><net_src comp="170" pin="0"/><net_sink comp="1060" pin=30"/></net>

<net id="1127"><net_src comp="48" pin="0"/><net_sink comp="1060" pin=31"/></net>

<net id="1128"><net_src comp="172" pin="0"/><net_sink comp="1060" pin=32"/></net>

<net id="1133"><net_src comp="866" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="1060" pin="34"/><net_sink comp="1129" pin=1"/></net>

<net id="1171"><net_src comp="102" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1172"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1173"><net_src comp="174" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1174"><net_src comp="176" pin="0"/><net_sink comp="1135" pin=3"/></net>

<net id="1175"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=4"/></net>

<net id="1176"><net_src comp="164" pin="0"/><net_sink comp="1135" pin=5"/></net>

<net id="1177"><net_src comp="136" pin="0"/><net_sink comp="1135" pin=6"/></net>

<net id="1178"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=7"/></net>

<net id="1179"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=8"/></net>

<net id="1180"><net_src comp="140" pin="0"/><net_sink comp="1135" pin=9"/></net>

<net id="1181"><net_src comp="120" pin="0"/><net_sink comp="1135" pin=10"/></net>

<net id="1182"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=11"/></net>

<net id="1183"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=12"/></net>

<net id="1184"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=13"/></net>

<net id="1185"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=14"/></net>

<net id="1186"><net_src comp="166" pin="0"/><net_sink comp="1135" pin=15"/></net>

<net id="1187"><net_src comp="120" pin="0"/><net_sink comp="1135" pin=16"/></net>

<net id="1188"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=17"/></net>

<net id="1189"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=18"/></net>

<net id="1190"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=19"/></net>

<net id="1191"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=20"/></net>

<net id="1192"><net_src comp="178" pin="0"/><net_sink comp="1135" pin=21"/></net>

<net id="1193"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=22"/></net>

<net id="1194"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=23"/></net>

<net id="1195"><net_src comp="122" pin="0"/><net_sink comp="1135" pin=24"/></net>

<net id="1196"><net_src comp="160" pin="0"/><net_sink comp="1135" pin=25"/></net>

<net id="1197"><net_src comp="110" pin="0"/><net_sink comp="1135" pin=26"/></net>

<net id="1198"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=27"/></net>

<net id="1199"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=28"/></net>

<net id="1200"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=29"/></net>

<net id="1201"><net_src comp="180" pin="0"/><net_sink comp="1135" pin=30"/></net>

<net id="1202"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=31"/></net>

<net id="1203"><net_src comp="48" pin="0"/><net_sink comp="1135" pin=32"/></net>

<net id="1208"><net_src comp="885" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1135" pin="34"/><net_sink comp="1204" pin=1"/></net>

<net id="1217"><net_src comp="196" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1218"><net_src comp="1210" pin="5"/><net_sink comp="224" pin=2"/></net>

<net id="1222"><net_src comp="202" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="1224"><net_src comp="1219" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1225"><net_src comp="1219" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1229"><net_src comp="206" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1232"><net_src comp="1226" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1236"><net_src comp="210" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1243"><net_src comp="214" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1250"><net_src comp="359" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="365" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1259"><net_src comp="459" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="910" pin=33"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="985" pin=33"/></net>

<net id="1262"><net_src comp="1256" pin="1"/><net_sink comp="1060" pin=33"/></net>

<net id="1263"><net_src comp="1256" pin="1"/><net_sink comp="1135" pin=33"/></net>

<net id="1267"><net_src comp="467" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1272"><net_src comp="479" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1277"><net_src comp="485" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="491" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1286"><net_src comp="503" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1291"><net_src comp="231" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1296"><net_src comp="244" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1301"><net_src comp="257" pin="3"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1306"><net_src comp="270" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1311"><net_src comp="540" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1316"><net_src comp="550" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1321"><net_src comp="586" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1326"><net_src comp="610" pin="4"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1331"><net_src comp="620" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1336"><net_src comp="656" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1341"><net_src comp="680" pin="4"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1346"><net_src comp="690" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1351"><net_src comp="726" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1356"><net_src comp="750" pin="4"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1361"><net_src comp="760" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1366"><net_src comp="796" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1371"><net_src comp="979" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="1210" pin=4"/></net>

<net id="1376"><net_src comp="1054" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1210" pin=3"/></net>

<net id="1381"><net_src comp="1129" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="1210" pin=2"/></net>

<net id="1386"><net_src comp="1204" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1210" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new : in_V_V | {4 }
	Port: Conv1DMac_new : weights8_m_weights_V | {3 4 }
	Port: Conv1DMac_new : weights8_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new : weights8_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new : weights8_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_84 : 2
		exitcond_flatten7 : 1
		indvar_flatten_next7 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_84_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_292 : 1
		tmp_85_mid : 2
		nm_1 : 3
		tmp_278 : 2
		sf_mid2 : 2
		tmp_365 : 4
		tmp_84_mid1 : 5
		tmp_84_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_86 : 4
		tmp_88 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights8_m_weights_V_4 : 1
		weights8_m_weights_V_5 : 2
		weights8_m_weights_V_6 : 1
		weights8_m_weights_V_7 : 2
		weights8_m_weights_V_8 : 1
		weights8_m_weights_V_9 : 2
		weights8_m_weights_V_10 : 1
		weights8_m_weights_V_11 : 2
	State 4
		p_0132_cast : 1
		p_Val2_s : 2
		tmp_366 : 3
		tmp_s : 3
		tmp_367 : 3
		tmp_368 : 3
		tmp_92 : 4
		tmp_93 : 3
		tmp_94 : 4
		tmp_95 : 5
		p_0132_1_cast : 1
		p_Val2_1 : 2
		tmp_369 : 3
		tmp_127 : 3
		tmp_370 : 3
		tmp_371 : 3
		tmp_98 : 4
		tmp_99 : 3
		tmp_100 : 4
		tmp_203_1 : 5
		p_0132_2_cast : 1
		p_Val2_2 : 2
		tmp_372 : 3
		tmp_128 : 3
		tmp_373 : 3
		tmp_374 : 3
		tmp_102 : 4
		tmp_103 : 3
		tmp_104 : 4
		tmp_203_2 : 5
		p_0132_3_cast : 1
		p_Val2_3 : 2
		tmp_375 : 3
		tmp_129 : 3
		tmp_376 : 3
		tmp_377 : 3
		tmp_106 : 4
		tmp_107 : 3
		tmp_108 : 4
		tmp_203_3 : 5
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_125 : 3
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		p_Val2_9 : 3
		p_Val2_20_1 : 3
		p_Val2_20_2 : 3
		p_Val2_20_3 : 3
	State 6
		StgValue_148 : 1
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_130_fu_910       |    0    |    0    |   145   |
|    mux   |        tmp_131_fu_985       |    0    |    0    |   145   |
|          |       tmp_132_fu_1060       |    0    |    0    |   145   |
|          |       tmp_133_fu_1135       |    0    |    0    |   145   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next7_fu_365 |    0    |    0    |    31   |
|          |         nm_1_fu_419         |    0    |    0    |    15   |
|          |        tmp_86_fu_479        |    0    |    0    |    19   |
|          |         sf_1_fu_491         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_497  |    0    |    0    |    21   |
|          |         tmp1_fu_822         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_828   |    0    |    0    |    8    |
|          |         tmp2_fu_841         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_847   |    0    |    0    |    8    |
|          |         tmp3_fu_860         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_866   |    0    |    0    |    8    |
|          |         tmp4_fu_879         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_885   |    0    |    0    |    8    |
|          |       p_Val2_9_fu_979       |    0    |    0    |    15   |
|          |     p_Val2_20_1_fu_1054     |    0    |    0    |    15   |
|          |     p_Val2_20_2_fu_1129     |    0    |    0    |    15   |
|          |     p_Val2_20_3_fu_1204     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_526       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_596       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_666       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_736       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten7_fu_359  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_371   |    0    |    0    |    13   |
|          |        tmp_292_fu_407       |    0    |    0    |    11   |
|   icmp   |        tmp_88_fu_485        |    0    |    0    |    11   |
|          |        tmp_95_fu_586        |    0    |    0    |    11   |
|          |       tmp_203_1_fu_656      |    0    |    0    |    11   |
|          |       tmp_203_2_fu_726      |    0    |    0    |    11   |
|          |       tmp_203_3_fu_796      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_377        |    0    |    0    |    6    |
|          |      tmp_84_mid_fu_385      |    0    |    0    |    12   |
|          |       nm_t_mid_fu_393       |    0    |    0    |    5    |
|  select  |        sf_mid2_fu_431       |    0    |    0    |    8    |
|          |      tmp_84_mid2_fu_451     |    0    |    0    |    12   |
|          |       nm_t_mid2_fu_459      |    0    |    0    |    5    |
|          |        nm_mid2_fu_467       |    0    |    0    |    6    |
|          |  indvar_flatten_next_fu_503 |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_85_mid_fu_413      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_814     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_833    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_852    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_871    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_278_fu_425       |    0    |    0    |    2    |
|          |        tmp_92_fu_562        |    0    |    0    |    2    |
|    or    |        tmp_98_fu_632        |    0    |    0    |    2    |
|          |        tmp_102_fu_702       |    0    |    0    |    2    |
|          |        tmp_106_fu_772       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_401 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_218      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_148_write_fu_224  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_347         |    0    |    0    |    0    |
|          |        tmp_365_fu_439       |    0    |    0    |    0    |
|   trunc  |        tmp_368_fu_558       |    0    |    0    |    0    |
|          |        tmp_371_fu_628       |    0    |    0    |    0    |
|          |        tmp_374_fu_698       |    0    |    0    |    0    |
|          |        tmp_377_fu_768       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_84_fu_351        |    0    |    0    |    0    |
|          |      tmp_84_mid1_fu_443     |    0    |    0    |    0    |
|          |        tmp_94_fu_578        |    0    |    0    |    0    |
|bitconcatenate|        tmp_100_fu_648       |    0    |    0    |    0    |
|          |        tmp_104_fu_718       |    0    |    0    |    0    |
|          |        tmp_108_fu_788       |    0    |    0    |    0    |
|          |       tmp_V_85_fu_1210      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_475       |    0    |    0    |    0    |
|          |        tmp_87_fu_511        |    0    |    0    |    0    |
|   zext   |        tmp_96_fu_818        |    0    |    0    |    0    |
|          |       tmp_204_1_fu_837      |    0    |    0    |    0    |
|          |       tmp_204_2_fu_856      |    0    |    0    |    0    |
|          |       tmp_204_3_fu_875      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       p_08_cast_fu_518      |    0    |    0    |    0    |
|          |      p_0132_cast_fu_522     |    0    |    0    |    0    |
|   sext   |     p_0132_1_cast_fu_592    |    0    |    0    |    0    |
|          |     p_0132_2_cast_fu_662    |    0    |    0    |    0    |
|          |     p_0132_3_cast_fu_732    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_366_fu_532       |    0    |    0    |    0    |
|          |        tmp_367_fu_550       |    0    |    0    |    0    |
|          |        tmp_369_fu_602       |    0    |    0    |    0    |
| bitselect|        tmp_370_fu_620       |    0    |    0    |    0    |
|          |        tmp_372_fu_672       |    0    |    0    |    0    |
|          |        tmp_373_fu_690       |    0    |    0    |    0    |
|          |        tmp_375_fu_742       |    0    |    0    |    0    |
|          |        tmp_376_fu_760       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_540        |    0    |    0    |    0    |
|          |        tmp_93_fu_568        |    0    |    0    |    0    |
|          |        tmp_127_fu_610       |    0    |    0    |    0    |
|partselect|        tmp_99_fu_638        |    0    |    0    |    0    |
|          |        tmp_128_fu_680       |    0    |    0    |    0    |
|          |        tmp_103_fu_708       |    0    |    0    |    0    |
|          |        tmp_129_fu_750       |    0    |    0    |    0    |
|          |        tmp_107_fu_778       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1156  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten7_reg_1247   |    1   |
|     indvar_flatten7_reg_283    |   24   |
|  indvar_flatten_next7_reg_1251 |   24   |
|  indvar_flatten_next_reg_1283  |   14   |
|     indvar_flatten_reg_294     |   14   |
|   macRegisters_0_V_5_reg_1219  |    8   |
|   macRegisters_1_V_5_reg_1226  |    8   |
|   macRegisters_2_V_5_reg_1233  |    8   |
|   macRegisters_3_V_5_reg_1240  |    8   |
|        nm_mid2_reg_1264        |    6   |
|           nm_reg_305           |    6   |
|       nm_t_mid2_reg_1256       |    5   |
|      p_Val2_20_1_reg_1373      |    8   |
|      p_Val2_20_2_reg_1378      |    8   |
|      p_Val2_20_3_reg_1383      |    8   |
|        p_Val2_9_reg_1368       |    8   |
|          sf_1_reg_1278         |    8   |
|           sf_reg_316           |    8   |
|        tmp_127_reg_1323        |    8   |
|        tmp_128_reg_1338        |    8   |
|        tmp_129_reg_1353        |    8   |
|       tmp_203_1_reg_1333       |    1   |
|       tmp_203_2_reg_1348       |    1   |
|       tmp_203_3_reg_1363       |    1   |
|        tmp_367_reg_1313        |    1   |
|        tmp_370_reg_1328        |    1   |
|        tmp_373_reg_1343        |    1   |
|        tmp_376_reg_1358        |    1   |
|         tmp_86_reg_1269        |   12   |
|         tmp_88_reg_1274        |    1   |
|         tmp_95_reg_1318        |    1   |
|         tmp_s_reg_1308         |    8   |
|weights8_m_weights_V_10_reg_1303|   12   |
| weights8_m_weights_V_4_reg_1288|   12   |
| weights8_m_weights_V_6_reg_1293|   12   |
| weights8_m_weights_V_8_reg_1298|   12   |
+--------------------------------+--------+
|              Total             |   275  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_238 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_251 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_264 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_277 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1156  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   275  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   275  |  1192  |
+-----------+--------+--------+--------+--------+
