ub_conv_stencil_cyclic_0_0_0_ubuf,agg, 7840,sram, 1960,tb, 1960,
ub_conv_stencil_cyclic_1_0_0_ubuf,agg, 7840,sram, 1960,tb, 1960,
ub_conv_stencil_cyclic_2_0_0_ubuf,agg, 7840,sram, 1960,tb, 1960,
ub_hw_input_global_wrapper_stencil_cyclic_0_0_0_ubuf,agg, 900,sram, 240,tb, 2016,
ub_hw_input_global_wrapper_stencil_cyclic_0_0_1_ubuf,agg, 900,sram, 240,tb, 2016,
ub_hw_input_global_wrapper_stencil_cyclic_0_0_2_ubuf,agg, 900,sram, 240,tb, 2016,
ub_hw_input_global_wrapper_stencil_cyclic_0_0_3_ubuf,agg, 900,sram, 240,tb, 2016,
ub_hw_input_global_wrapper_stencil_cyclic_0_0_4_ubuf,agg, 900,sram, 240,tb, 2016,
ub_hw_input_global_wrapper_stencil_cyclic_0_0_5_ubuf,agg, 900,sram, 240,tb, 2016,
ub_hw_input_global_wrapper_stencil_cyclic_0_0_6_ubuf,agg, 900,sram, 240,tb, 2016,
ub_hw_input_global_wrapper_stencil_cyclic_0_0_7_ubuf,agg, 900,sram, 240,tb, 2016,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_0_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_1_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_2_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_3_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_4_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_5_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_6_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_0_7_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_0_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_1_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_2_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_3_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_4_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_5_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_6_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_1_7_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_0_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_1_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_2_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_3_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_4_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_5_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_6_ubuf,agg, 12,sram, 3,tb, 6,
ub_hw_kernel_global_wrapper_stencil_cyclic_0_0_2_7_ubuf,agg, 12,sram, 3,tb, 6,
