Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jun 17 23:26:19 2023
| Host         : LAPTOP-QBGSF2DS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_controller_timing_summary_routed.rpt -pb traffic_controller_timing_summary_routed.pb -rpx traffic_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (43)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: uno/clk_1Hz_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (43)
-------------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.146        0.000                      0                   55        0.276        0.000                      0                   55        3.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.146        0.000                      0                   29        0.276        0.000                      0                   29        3.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.210        0.000                      0                   26        0.389        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 2.235ns (57.818%)  route 1.631ns (42.182%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.865     5.939    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDCE (Prop_fdce_C_Q)         0.419     6.358 r  uno/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.690     7.047    uno/counter_reg[3]
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.744 r  uno/counter_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.744    uno/counter_reg0_carry_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uno/counter_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.858    uno/counter_reg0_carry__0_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uno/counter_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.972    uno/counter_reg0_carry__1_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uno/counter_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.086    uno/counter_reg0_carry__2_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uno/counter_reg0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.200    uno/counter_reg0_carry__3_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uno/counter_reg0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.314    uno/counter_reg0_carry__4_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.536 r  uno/counter_reg0_carry__5/O[0]
                         net (fo=1, routed)           0.941     9.477    uno/data0[25]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.327     9.804 r  uno/counter_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     9.804    uno/counter_reg_0[25]
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.683    13.447    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[25]/C
                         clock pessimism              0.463    13.911    
                         clock uncertainty           -0.035    13.875    
    SLICE_X111Y61        FDCE (Setup_fdce_C_D)        0.075    13.950    uno/counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.963ns (25.560%)  route 2.805ns (74.440%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 f  uno/counter_reg_reg[24]/Q
                         net (fo=2, routed)           1.059     7.414    uno/counter_reg[24]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.296     7.710 r  uno/counter_reg[25]_i_8/O
                         net (fo=1, routed)           0.572     8.282    uno/counter_reg[25]_i_8_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124     8.406 r  uno/counter_reg[25]_i_2/O
                         net (fo=26, routed)          1.173     9.579    uno/counter_reg[25]_i_2_n_0
    SLICE_X111Y56        LUT2 (Prop_lut2_I0_O)        0.124     9.703 r  uno/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.703    uno/counter_reg_0[2]
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.686    13.450    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[2]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y56        FDCE (Setup_fdce_C_D)        0.029    13.907    uno/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.989ns (26.070%)  route 2.805ns (73.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 f  uno/counter_reg_reg[24]/Q
                         net (fo=2, routed)           1.059     7.414    uno/counter_reg[24]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.296     7.710 r  uno/counter_reg[25]_i_8/O
                         net (fo=1, routed)           0.572     8.282    uno/counter_reg[25]_i_8_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124     8.406 r  uno/counter_reg[25]_i_2/O
                         net (fo=26, routed)          1.173     9.579    uno/counter_reg[25]_i_2_n_0
    SLICE_X111Y56        LUT2 (Prop_lut2_I0_O)        0.150     9.729 r  uno/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.729    uno/counter_reg_0[3]
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.686    13.450    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[3]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y56        FDCE (Setup_fdce_C_D)        0.075    13.953    uno/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.963ns (26.022%)  route 2.738ns (73.978%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 f  uno/counter_reg_reg[24]/Q
                         net (fo=2, routed)           1.059     7.414    uno/counter_reg[24]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.296     7.710 r  uno/counter_reg[25]_i_8/O
                         net (fo=1, routed)           0.572     8.282    uno/counter_reg[25]_i_8_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124     8.406 r  uno/counter_reg[25]_i_2/O
                         net (fo=26, routed)          1.107     9.512    uno/counter_reg[25]_i_2_n_0
    SLICE_X111Y58        LUT2 (Prop_lut2_I0_O)        0.124     9.636 r  uno/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.636    uno/counter_reg_0[11]
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[11]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y58        FDCE (Setup_fdce_C_D)        0.029    13.906    uno/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.963ns (26.029%)  route 2.737ns (73.971%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 f  uno/counter_reg_reg[24]/Q
                         net (fo=2, routed)           1.059     7.414    uno/counter_reg[24]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.296     7.710 r  uno/counter_reg[25]_i_8/O
                         net (fo=1, routed)           0.572     8.282    uno/counter_reg[25]_i_8_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124     8.406 r  uno/counter_reg[25]_i_2/O
                         net (fo=26, routed)          1.106     9.511    uno/counter_reg[25]_i_2_n_0
    SLICE_X111Y58        LUT2 (Prop_lut2_I0_O)        0.124     9.635 r  uno/counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.635    uno/counter_reg_0[6]
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[6]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y58        FDCE (Setup_fdce_C_D)        0.031    13.908    uno/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.991ns (26.578%)  route 2.738ns (73.422%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 f  uno/counter_reg_reg[24]/Q
                         net (fo=2, routed)           1.059     7.414    uno/counter_reg[24]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.296     7.710 r  uno/counter_reg[25]_i_8/O
                         net (fo=1, routed)           0.572     8.282    uno/counter_reg[25]_i_8_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124     8.406 r  uno/counter_reg[25]_i_2/O
                         net (fo=26, routed)          1.107     9.512    uno/counter_reg[25]_i_2_n_0
    SLICE_X111Y58        LUT2 (Prop_lut2_I0_O)        0.152     9.664 r  uno/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.664    uno/counter_reg_0[12]
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[12]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y58        FDCE (Setup_fdce_C_D)        0.075    13.952    uno/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.991ns (26.585%)  route 2.737ns (73.415%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 f  uno/counter_reg_reg[24]/Q
                         net (fo=2, routed)           1.059     7.414    uno/counter_reg[24]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.296     7.710 r  uno/counter_reg[25]_i_8/O
                         net (fo=1, routed)           0.572     8.282    uno/counter_reg[25]_i_8_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124     8.406 r  uno/counter_reg[25]_i_2/O
                         net (fo=26, routed)          1.106     9.511    uno/counter_reg[25]_i_2_n_0
    SLICE_X111Y58        LUT2 (Prop_lut2_I0_O)        0.152     9.663 r  uno/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.663    uno/counter_reg_0[9]
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[9]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y58        FDCE (Setup_fdce_C_D)        0.075    13.952    uno/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.963ns (26.561%)  route 2.663ns (73.439%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 f  uno/counter_reg_reg[24]/Q
                         net (fo=2, routed)           1.059     7.414    uno/counter_reg[24]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.296     7.710 r  uno/counter_reg[25]_i_8/O
                         net (fo=1, routed)           0.572     8.282    uno/counter_reg[25]_i_8_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124     8.406 r  uno/counter_reg[25]_i_2/O
                         net (fo=26, routed)          1.031     9.437    uno/counter_reg[25]_i_2_n_0
    SLICE_X111Y57        LUT2 (Prop_lut2_I0_O)        0.124     9.561 r  uno/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.561    uno/counter_reg_0[7]
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[7]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y57        FDCE (Setup_fdce_C_D)        0.031    13.908    uno/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.908    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.989ns (27.084%)  route 2.663ns (72.916%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.419     6.355 f  uno/counter_reg_reg[24]/Q
                         net (fo=2, routed)           1.059     7.414    uno/counter_reg[24]
    SLICE_X111Y61        LUT6 (Prop_lut6_I0_O)        0.296     7.710 r  uno/counter_reg[25]_i_8/O
                         net (fo=1, routed)           0.572     8.282    uno/counter_reg[25]_i_8_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124     8.406 r  uno/counter_reg[25]_i_2/O
                         net (fo=26, routed)          1.031     9.437    uno/counter_reg[25]_i_2_n_0
    SLICE_X111Y57        LUT2 (Prop_lut2_I0_O)        0.150     9.587 r  uno/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.587    uno/counter_reg_0[8]
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[8]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y57        FDCE (Setup_fdce_C_D)        0.075    13.952    uno/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 uno/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 2.121ns (58.226%)  route 1.522ns (41.774%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.865     5.939    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDCE (Prop_fdce_C_Q)         0.419     6.358 r  uno/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.690     7.047    uno/counter_reg[3]
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.697     7.744 r  uno/counter_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.744    uno/counter_reg0_carry_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uno/counter_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.858    uno/counter_reg0_carry__0_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uno/counter_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.972    uno/counter_reg0_carry__1_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uno/counter_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.086    uno/counter_reg0_carry__2_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uno/counter_reg0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.200    uno/counter_reg0_carry__3_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.422 r  uno/counter_reg0_carry__4/O[0]
                         net (fo=1, routed)           0.832     9.254    uno/data0[21]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.327     9.581 r  uno/counter_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     9.581    uno/counter_reg_0[21]
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.684    13.448    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[21]/C
                         clock pessimism              0.463    13.912    
                         clock uncertainty           -0.035    13.876    
    SLICE_X111Y60        FDCE (Setup_fdce_C_D)        0.075    13.951    uno/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         13.951    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  4.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 uno/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.635     1.721    uno/clk_125MHz_IBUF_BUFG
    SLICE_X112Y59        FDCE                                         r  uno/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164     1.885 f  uno/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.188     2.073    uno/counter_reg[0]
    SLICE_X112Y59        LUT1 (Prop_lut1_I0_O)        0.045     2.118 r  uno/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.118    uno/counter_reg_0[0]
    SLICE_X112Y59        FDCE                                         r  uno/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.907     2.249    uno/clk_125MHz_IBUF_BUFG
    SLICE_X112Y59        FDCE                                         r  uno/counter_reg_reg[0]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X112Y59        FDCE (Hold_fdce_C_D)         0.120     1.841    uno/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 db/t0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db/t1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.961%)  route 0.287ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.632     1.718    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y64        FDRE                                         r  db/t0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y64        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  db/t0_reg/Q
                         net (fo=1, routed)           0.287     2.146    db/t0
    SLICE_X110Y61        FDRE                                         r  db/t1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t1_reg/C
                         clock pessimism             -0.512     1.736    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.063     1.799    db/t1_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 db/t1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db/t2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.333%)  route 0.340ns (70.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  db/t1_reg/Q
                         net (fo=1, routed)           0.340     2.201    db/t1
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
                         clock pessimism             -0.528     1.720    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.059     1.779    db/t2_reg
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/clk_1Hz_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.631%)  route 0.384ns (67.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  db/t2_reg/Q
                         net (fo=36, routed)          0.384     2.245    uno/AR[0]
    SLICE_X109Y60        LUT3 (Prop_lut3_I0_O)        0.045     2.290 r  uno/clk_1Hz_reg_i_1/O
                         net (fo=1, routed)           0.000     2.290    uno/clk_1Hz_reg_i_1_n_0
    SLICE_X109Y60        FDRE                                         r  uno/clk_1Hz_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.245    uno/clk_125MHz_IBUF_BUFG
    SLICE_X109Y60        FDRE                                         r  uno/clk_1Hz_reg_reg/C
                         clock pessimism             -0.490     1.755    
    SLICE_X109Y60        FDRE (Hold_fdre_C_D)         0.092     1.847    uno/clk_1Hz_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 uno/counter_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  uno/counter_reg_reg[23]/Q
                         net (fo=2, routed)           0.069     1.930    uno/counter_reg[23]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.041 r  uno/counter_reg0_carry__4/O[2]
                         net (fo=1, routed)           0.161     2.203    uno/data0[23]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.108     2.311 r  uno/counter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     2.311    uno/counter_reg_0[23]
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[23]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X111Y61        FDCE (Hold_fdce_C_D)         0.092     1.812    uno/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 uno/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.635     1.721    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  uno/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  uno/counter_reg_reg[15]/Q
                         net (fo=2, routed)           0.069     1.931    uno/counter_reg[15]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.042 r  uno/counter_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.161     2.204    uno/data0[15]
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.108     2.312 r  uno/counter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.312    uno/counter_reg_0[15]
    SLICE_X111Y59        FDCE                                         r  uno/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.907     2.249    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  uno/counter_reg_reg[15]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X111Y59        FDCE (Hold_fdce_C_D)         0.092     1.813    uno/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 uno/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.360ns (60.845%)  route 0.232ns (39.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.635     1.721    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  uno/counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.070     1.933    uno/counter_reg[7]
    SLICE_X110Y57        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.044 r  uno/counter_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.161     2.205    uno/data0[7]
    SLICE_X111Y57        LUT2 (Prop_lut2_I1_O)        0.108     2.313 r  uno/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.313    uno/counter_reg_0[7]
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.907     2.249    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[7]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X111Y57        FDCE (Hold_fdce_C_D)         0.092     1.813    uno/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 uno/counter_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.358ns (58.261%)  route 0.256ns (41.739%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  uno/counter_reg_reg[22]/Q
                         net (fo=2, routed)           0.110     1.971    uno/counter_reg[22]
    SLICE_X110Y61        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.081 r  uno/counter_reg0_carry__4/O[1]
                         net (fo=1, routed)           0.146     2.228    uno/data0[22]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.107     2.335 r  uno/counter_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.335    uno/counter_reg_0[22]
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  uno/counter_reg_reg[22]/C
                         clock pessimism             -0.528     1.720    
    SLICE_X111Y61        FDCE (Hold_fdce_C_D)         0.091     1.811    uno/counter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 uno/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.358ns (56.434%)  route 0.276ns (43.566%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.636     1.722    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  uno/counter_reg_reg[2]/Q
                         net (fo=2, routed)           0.130     1.993    uno/counter_reg[2]
    SLICE_X110Y56        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.103 r  uno/counter_reg0_carry/O[1]
                         net (fo=1, routed)           0.146     2.250    uno/data0[2]
    SLICE_X111Y56        LUT2 (Prop_lut2_I1_O)        0.107     2.357 r  uno/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.357    uno/counter_reg_0[2]
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.908     2.250    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[2]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X111Y56        FDCE (Hold_fdce_C_D)         0.091     1.813    uno/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 uno/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.474ns (69.421%)  route 0.209ns (30.579%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.635     1.721    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  uno/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  uno/counter_reg_reg[15]/Q
                         net (fo=2, routed)           0.069     1.931    uno/counter_reg[15]
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.091 r  uno/counter_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.091    uno/counter_reg0_carry__2_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.156 r  uno/counter_reg0_carry__3/O[2]
                         net (fo=1, routed)           0.140     2.296    uno/data0[19]
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.108     2.404 r  uno/counter_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.404    uno/counter_reg_0[19]
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[19]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X111Y60        FDCE (Hold_fdce_C_D)         0.092     1.828    uno/counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.576    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_125MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y64   db/t0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y61   db/t1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y61   db/t2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y60   uno/clk_1Hz_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y59   uno/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y59   uno/counter_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y58   uno/counter_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y58   uno/counter_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y59   uno/counter_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y64   db/t0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y64   db/t0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y61   db/t1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y61   db/t1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y61   db/t2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y61   db/t2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y60   uno/clk_1Hz_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y60   uno/clk_1Hz_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y59   uno/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y59   uno/counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y64   db/t0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y64   db/t0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y61   db/t1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y61   db/t1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y61   db/t2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y61   db/t2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y60   uno/clk_1Hz_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y60   uno/clk_1Hz_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y59   uno/counter_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y59   uno/counter_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.337%)  route 0.872ns (65.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.872     7.264    uno/AR[0]
    SLICE_X111Y56        FDCE                                         f  uno/counter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.686    13.450    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[1]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y56        FDCE (Recov_fdce_C_CLR)     -0.405    13.473    uno/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.337%)  route 0.872ns (65.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.872     7.264    uno/AR[0]
    SLICE_X111Y56        FDCE                                         f  uno/counter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.686    13.450    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[2]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y56        FDCE (Recov_fdce_C_CLR)     -0.405    13.473    uno/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.456ns (34.337%)  route 0.872ns (65.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.872     7.264    uno/AR[0]
    SLICE_X111Y56        FDCE                                         f  uno/counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.686    13.450    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  uno/counter_reg_reg[3]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y56        FDCE (Recov_fdce_C_CLR)     -0.405    13.473    uno/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.456ns (34.420%)  route 0.869ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.869     7.260    uno/AR[0]
    SLICE_X111Y57        FDCE                                         f  uno/counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[4]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y57        FDCE (Recov_fdce_C_CLR)     -0.405    13.472    uno/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.456ns (34.420%)  route 0.869ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.869     7.260    uno/AR[0]
    SLICE_X111Y57        FDCE                                         f  uno/counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[5]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y57        FDCE (Recov_fdce_C_CLR)     -0.405    13.472    uno/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.456ns (34.420%)  route 0.869ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.869     7.260    uno/AR[0]
    SLICE_X111Y57        FDCE                                         f  uno/counter_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[7]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y57        FDCE (Recov_fdce_C_CLR)     -0.405    13.472    uno/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.456ns (34.420%)  route 0.869ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.869     7.260    uno/AR[0]
    SLICE_X111Y57        FDCE                                         f  uno/counter_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y57        FDCE                                         r  uno/counter_reg_reg[8]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y57        FDCE (Recov_fdce_C_CLR)     -0.405    13.472    uno/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.456ns (38.515%)  route 0.728ns (61.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.728     7.120    uno/AR[0]
    SLICE_X111Y58        FDCE                                         f  uno/counter_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[11]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y58        FDCE (Recov_fdce_C_CLR)     -0.405    13.472    uno/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.456ns (38.515%)  route 0.728ns (61.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.728     7.120    uno/AR[0]
    SLICE_X111Y58        FDCE                                         f  uno/counter_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[12]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y58        FDCE (Recov_fdce_C_CLR)     -0.405    13.472    uno/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.456ns (38.515%)  route 0.728ns (61.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.728     7.120    uno/AR[0]
    SLICE_X111Y58        FDCE                                         f  uno/counter_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     8.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.685    13.449    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y58        FDCE                                         r  uno/counter_reg_reg[6]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y58        FDCE (Recov_fdce_C_CLR)     -0.405    13.472    uno/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  6.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.030%)  route 0.172ns (54.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.172     2.033    uno/AR[0]
    SLICE_X111Y60        FDCE                                         f  uno/counter_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[14]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092     1.644    uno/counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.030%)  route 0.172ns (54.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.172     2.033    uno/AR[0]
    SLICE_X111Y60        FDCE                                         f  uno/counter_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[17]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092     1.644    uno/counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.030%)  route 0.172ns (54.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.172     2.033    uno/AR[0]
    SLICE_X111Y60        FDCE                                         f  uno/counter_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[18]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092     1.644    uno/counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.030%)  route 0.172ns (54.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.172     2.033    uno/AR[0]
    SLICE_X111Y60        FDCE                                         f  uno/counter_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[19]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092     1.644    uno/counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.030%)  route 0.172ns (54.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.172     2.033    uno/AR[0]
    SLICE_X111Y60        FDCE                                         f  uno/counter_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[20]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092     1.644    uno/counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.030%)  route 0.172ns (54.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.172     2.033    uno/AR[0]
    SLICE_X111Y60        FDCE                                         f  uno/counter_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.906     2.248    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y60        FDCE                                         r  uno/counter_reg_reg[21]/C
                         clock pessimism             -0.512     1.736    
    SLICE_X111Y60        FDCE (Remov_fdce_C_CLR)     -0.092     1.644    uno/counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.228     2.090    uno/AR[0]
    SLICE_X111Y59        FDCE                                         f  uno/counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.907     2.249    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  uno/counter_reg_reg[10]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    uno/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.228     2.090    uno/AR[0]
    SLICE_X111Y59        FDCE                                         f  uno/counter_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.907     2.249    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  uno/counter_reg_reg[13]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    uno/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.228     2.090    uno/AR[0]
    SLICE_X111Y59        FDCE                                         f  uno/counter_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.907     2.249    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  uno/counter_reg_reg[15]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    uno/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uno/counter_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.163%)  route 0.228ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.228     2.090    uno/AR[0]
    SLICE_X111Y59        FDCE                                         f  uno/counter_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.907     2.249    uno/clk_125MHz_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  uno/counter_reg_reg[16]/C
                         clock pessimism             -0.512     1.737    
    SLICE_X111Y59        FDCE (Remov_fdce_C_CLR)     -0.092     1.645    uno/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.444    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/main_st_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_st[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.834ns  (logic 4.196ns (38.728%)  route 6.638ns (61.272%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDRE                         0.000     0.000 r  sm/main_st_reg[1]/C
    SLICE_X106Y59        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sm/main_st_reg[1]/Q
                         net (fo=1, routed)           6.638     7.057    main_st_OBUF[1]
    Y12                  OBUF (Prop_obuf_I_O)         3.777    10.834 r  main_st_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.834    main_st[1]
    Y12                                                               r  main_st[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/cross_st_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cross_st[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.615ns  (logic 4.017ns (37.846%)  route 6.598ns (62.154%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE                         0.000     0.000 r  sm/cross_st_reg[0]/C
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/cross_st_reg[0]/Q
                         net (fo=1, routed)           6.598     7.054    cross_st_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.561    10.615 r  cross_st_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.615    cross_st[0]
    V11                                                               r  cross_st[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/cross_st_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cross_st[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.500ns  (logic 4.026ns (38.346%)  route 6.474ns (61.654%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDRE                         0.000     0.000 r  sm/cross_st_reg[1]/C
    SLICE_X106Y59        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/cross_st_reg[1]/Q
                         net (fo=1, routed)           6.474     6.930    cross_st_OBUF[1]
    T5                   OBUF (Prop_obuf_I_O)         3.570    10.500 r  cross_st_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.500    cross_st[1]
    T5                                                                r  cross_st[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/main_st_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_st[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.494ns  (logic 4.044ns (38.538%)  route 6.450ns (61.462%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE                         0.000     0.000 r  sm/main_st_reg[0]/C
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/main_st_reg[0]/Q
                         net (fo=1, routed)           6.450     6.906    main_st_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         3.588    10.494 r  main_st_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.494    main_st[0]
    Y11                                                               r  main_st[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/cross_st_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cross_st[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.149ns  (logic 4.018ns (39.588%)  route 6.131ns (60.412%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE                         0.000     0.000 r  sm/cross_st_reg[2]/C
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/cross_st_reg[2]/Q
                         net (fo=1, routed)           6.131     6.587    cross_st_OBUF[2]
    U10                  OBUF (Prop_obuf_I_O)         3.562    10.149 r  cross_st_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.149    cross_st[2]
    U10                                                               r  cross_st[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/main_st_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_st[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.505ns  (logic 4.041ns (42.510%)  route 5.465ns (57.490%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y57        FDRE                         0.000     0.000 r  sm/main_st_reg[2]/C
    SLICE_X106Y57        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/main_st_reg[2]/Q
                         net (fo=1, routed)           5.465     5.921    main_st_OBUF[2]
    W11                  OBUF (Prop_obuf_I_O)         3.585     9.505 r  main_st_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.505    main_st[2]
    W11                                                               r  main_st[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crazy
                            (input port)
  Destination:            sm/state_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 1.905ns (27.370%)  route 5.054ns (72.630%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  crazy (IN)
                         net (fo=0)                   0.000     0.000    crazy
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  crazy_IBUF_inst/O
                         net (fo=13, routed)          3.429     4.962    sm/crazy_IBUF
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.124     5.086 r  sm/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.304     5.390    sm/state_reg[2]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I0_O)        0.124     5.514 r  sm/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.730     6.244    sm/state_reg[2]_i_2_n_0
    SLICE_X107Y59        LUT6 (Prop_lut6_I0_O)        0.124     6.368 r  sm/state_reg[2]_i_1/O
                         net (fo=1, routed)           0.591     6.959    sm/state_reg[2]_i_1_n_0
    SLICE_X107Y59        FDCE                                         r  sm/state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/seg_reg[1]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 4.034ns (60.220%)  route 2.665ns (39.780%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE                         0.000     0.000 r  sm/seg_reg[1]_P/C
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/seg_reg[1]_P/Q
                         net (fo=1, routed)           2.665     3.121    segment_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.578     6.699 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.699    segment[1]
    T15                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/seg_reg[4]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.343ns  (logic 4.041ns (63.704%)  route 2.302ns (36.296%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDRE                         0.000     0.000 r  sm/seg_reg[4]_P/C
    SLICE_X109Y62        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sm/seg_reg[4]_P/Q
                         net (fo=1, routed)           2.302     2.758    segment_OBUF[4]
    T16                  OBUF (Prop_obuf_I_O)         3.585     6.343 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.343    segment[4]
    T16                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 crazy
                            (input port)
  Destination:            sm/seg_reg[1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.205ns  (logic 1.781ns (28.695%)  route 4.425ns (71.305%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  crazy (IN)
                         net (fo=0)                   0.000     0.000    crazy
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  crazy_IBUF_inst/O
                         net (fo=13, routed)          3.512     5.045    sm/crazy_IBUF
    SLICE_X109Y60        LUT5 (Prop_lut5_I0_O)        0.124     5.169 r  sm/seg[6]_P_i_4/O
                         net (fo=1, routed)           0.263     5.431    sm/seg[6]_P_i_4_n_0
    SLICE_X109Y60        LUT6 (Prop_lut6_I5_O)        0.124     5.555 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.650     6.205    sm/p_2_in
    SLICE_X109Y62        FDRE                                         r  sm/seg_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/cross_st_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE                         0.000     0.000 r  sm/state_reg_reg[2]/C
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sm/state_reg_reg[2]/Q
                         net (fo=8, routed)           0.131     0.272    sm/state_reg_reg_n_0_[2]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.045     0.317 r  sm/cross_st[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    sm/cross_st[1]_i_1_n_0
    SLICE_X106Y59        FDRE                                         r  sm/cross_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/main_st_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDCE                         0.000     0.000 r  sm/state_reg_reg[2]/C
    SLICE_X107Y59        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sm/state_reg_reg[2]/Q
                         net (fo=8, routed)           0.131     0.272    sm/state_reg_reg_n_0_[2]
    SLICE_X106Y59        LUT3 (Prop_lut3_I0_O)        0.048     0.320 r  sm/main_st[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    sm/main_st[1]_i_1_n_0
    SLICE_X106Y59        FDRE                                         r  sm/main_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/light_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/seg_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.915%)  route 0.147ns (44.085%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE                         0.000     0.000 r  sm/light_counter_reg[0]/C
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sm/light_counter_reg[0]/Q
                         net (fo=16, routed)          0.147     0.288    sm/light_counter[0]
    SLICE_X108Y60        LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  sm/seg[6]_P_i_2/O
                         net (fo=1, routed)           0.000     0.333    sm/p_3_in[6]
    SLICE_X108Y60        FDRE                                         r  sm/seg_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/light_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/seg_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.209ns (61.529%)  route 0.131ns (38.471%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDCE                         0.000     0.000 r  sm/light_counter_reg[1]/C
    SLICE_X108Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sm/light_counter_reg[1]/Q
                         net (fo=18, routed)          0.131     0.295    sm/light_counter[1]
    SLICE_X109Y61        LUT6 (Prop_lut6_I2_O)        0.045     0.340 r  sm/seg[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.340    sm/p_3_in[0]
    SLICE_X109Y61        FDRE                                         r  sm/seg_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/light_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/light_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.909%)  route 0.172ns (48.091%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  sm/light_counter_reg[4]/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sm/light_counter_reg[4]/Q
                         net (fo=16, routed)          0.172     0.313    sm/light_counter[4]
    SLICE_X107Y60        LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  sm/light_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    sm/light_counter[0]_i_1_n_0
    SLICE_X107Y60        FDCE                                         r  sm/light_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/light_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/light_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.189ns (52.308%)  route 0.172ns (47.692%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  sm/light_counter_reg[4]/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sm/light_counter_reg[4]/Q
                         net (fo=16, routed)          0.172     0.313    sm/light_counter[4]
    SLICE_X107Y60        LUT5 (Prop_lut5_I0_O)        0.048     0.361 r  sm/light_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.361    sm/light_counter[3]_i_1_n_0
    SLICE_X107Y60        FDCE                                         r  sm/light_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/main_st_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.141ns (38.804%)  route 0.222ns (61.196%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE                         0.000     0.000 r  sm/state_reg_reg[1]/C
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sm/state_reg_reg[1]/Q
                         net (fo=11, routed)          0.222     0.363    sm/state_reg_reg_n_0_[1]
    SLICE_X106Y57        FDRE                                         r  sm/main_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/light_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/seg_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.227ns (54.588%)  route 0.189ns (45.412%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE                         0.000     0.000 r  sm/light_counter_reg[3]/C
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  sm/light_counter_reg[3]/Q
                         net (fo=18, routed)          0.189     0.317    sm/light_counter[3]
    SLICE_X109Y61        LUT6 (Prop_lut6_I1_O)        0.099     0.416 r  sm/seg[5]_P_i_1/O
                         net (fo=1, routed)           0.000     0.416    sm/p_3_in[5]
    SLICE_X109Y61        FDRE                                         r  sm/seg_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/light_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/light_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDCE                         0.000     0.000 r  sm/light_counter_reg[1]/C
    SLICE_X108Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  sm/light_counter_reg[1]/Q
                         net (fo=18, routed)          0.211     0.375    sm/light_counter[1]
    SLICE_X108Y61        LUT5 (Prop_lut5_I3_O)        0.043     0.418 r  sm/light_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    sm/light_counter[2]_i_1_n_0
    SLICE_X108Y61        FDCE                                         r  sm/light_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/light_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/seg_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.227ns (54.175%)  route 0.192ns (45.825%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE                         0.000     0.000 r  sm/light_counter_reg[3]/C
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  sm/light_counter_reg[3]/Q
                         net (fo=18, routed)          0.192     0.320    sm/light_counter[3]
    SLICE_X108Y59        LUT6 (Prop_lut6_I5_O)        0.099     0.419 r  sm/seg[3]_P_i_1/O
                         net (fo=1, routed)           0.000     0.419    sm/p_3_in[3]
    SLICE_X108Y59        FDRE                                         r  sm/seg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/seg_reg[1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.237ns  (logic 0.580ns (25.923%)  route 1.657ns (74.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          1.008     7.399    sm/AR[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I3_O)        0.124     7.523 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.650     8.173    sm/p_2_in
    SLICE_X109Y62        FDRE                                         r  sm/seg_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/seg_reg[4]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.237ns  (logic 0.580ns (25.923%)  route 1.657ns (74.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          1.008     7.399    sm/AR[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I3_O)        0.124     7.523 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.650     8.173    sm/p_2_in
    SLICE_X109Y62        FDRE                                         r  sm/seg_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/seg_reg[6]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.142ns  (logic 0.580ns (27.079%)  route 1.562ns (72.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          1.008     7.399    sm/AR[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I3_O)        0.124     7.523 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.554     8.078    sm/p_2_in
    SLICE_X108Y60        FDRE                                         r  sm/seg_reg[6]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/seg_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.097ns  (logic 0.580ns (27.665%)  route 1.517ns (72.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          1.008     7.399    sm/AR[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I3_O)        0.124     7.523 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.509     8.032    sm/p_2_in
    SLICE_X109Y61        FDRE                                         r  sm/seg_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/seg_reg[5]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.097ns  (logic 0.580ns (27.665%)  route 1.517ns (72.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          1.008     7.399    sm/AR[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I3_O)        0.124     7.523 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.509     8.032    sm/p_2_in
    SLICE_X109Y61        FDRE                                         r  sm/seg_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/seg_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.944ns  (logic 0.580ns (29.842%)  route 1.364ns (70.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          1.008     7.399    sm/AR[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I3_O)        0.124     7.523 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.356     7.879    sm/p_2_in
    SLICE_X108Y59        FDRE                                         r  sm/seg_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/seg_reg[3]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.944ns  (logic 0.580ns (29.842%)  route 1.364ns (70.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          1.008     7.399    sm/AR[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I3_O)        0.124     7.523 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.356     7.879    sm/p_2_in
    SLICE_X108Y59        FDRE                                         r  sm/seg_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/state_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.319ns  (logic 0.456ns (34.571%)  route 0.863ns (65.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.863     7.255    sm/AR[0]
    SLICE_X109Y59        FDCE                                         f  sm/state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/state_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.319ns  (logic 0.456ns (34.571%)  route 0.863ns (65.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.863     7.255    sm/AR[0]
    SLICE_X109Y59        FDCE                                         f  sm/state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/state_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.292ns  (logic 0.456ns (35.290%)  route 0.836ns (64.710%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.862     5.936    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  db/t2_reg/Q
                         net (fo=36, routed)          0.836     7.228    sm/AR[0]
    SLICE_X107Y59        FDCE                                         f  sm/state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/light_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.169     2.030    sm/AR[0]
    SLICE_X108Y61        FDCE                                         f  sm/light_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/light_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.169     2.030    sm/AR[0]
    SLICE_X108Y61        FDCE                                         f  sm/light_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/light_counter_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.412%)  route 0.176ns (55.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.176     2.038    sm/AR[0]
    SLICE_X110Y60        FDCE                                         f  sm/light_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/light_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.286     2.147    sm/AR[0]
    SLICE_X107Y60        FDCE                                         f  sm/light_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/light_counter_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.141ns (33.043%)  route 0.286ns (66.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.286     2.147    sm/AR[0]
    SLICE_X107Y60        FDCE                                         f  sm/light_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/state_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.141ns (29.306%)  route 0.340ns (70.694%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.340     2.201    sm/AR[0]
    SLICE_X107Y59        FDCE                                         f  sm/state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/state_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.431%)  route 0.373ns (72.569%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.373     2.234    sm/AR[0]
    SLICE_X109Y59        FDCE                                         f  sm/state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/state_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.141ns (27.431%)  route 0.373ns (72.569%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.373     2.234    sm/AR[0]
    SLICE_X109Y59        FDCE                                         f  sm/state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/seg_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.186ns (26.175%)  route 0.525ns (73.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.390     2.251    sm/AR[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I3_O)        0.045     2.296 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.135     2.431    sm/p_2_in
    SLICE_X108Y59        FDRE                                         r  sm/seg_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db/t2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sm/seg_reg[3]_P/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.186ns (26.175%)  route 0.525ns (73.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.634     1.720    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  db/t2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  db/t2_reg/Q
                         net (fo=36, routed)          0.390     2.251    sm/AR[0]
    SLICE_X109Y60        LUT6 (Prop_lut6_I3_O)        0.045     2.296 r  sm/seg[6]_P_i_1/O
                         net (fo=7, routed)           0.135     2.431    sm/p_2_in
    SLICE_X108Y59        FDRE                                         r  sm/seg_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hold
                            (input port)
  Destination:            db/t0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.542ns (38.358%)  route 2.478ns (61.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  hold (IN)
                         net (fo=0)                   0.000     0.000    hold
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  hold_IBUF_inst/O
                         net (fo=1, routed)           2.478     4.021    db/hold_IBUF
    SLICE_X110Y64        FDRE                                         r  db/t0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.681     5.445    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y64        FDRE                                         r  db/t0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hold
                            (input port)
  Destination:            db/t0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.309ns (24.275%)  route 0.965ns (75.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  hold (IN)
                         net (fo=0)                   0.000     0.000    hold
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  hold_IBUF_inst/O
                         net (fo=1, routed)           0.965     1.275    db/hold_IBUF
    SLICE_X110Y64        FDRE                                         r  db/t0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125MHz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125MHz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.903     2.245    db/clk_125MHz_IBUF_BUFG
    SLICE_X110Y64        FDRE                                         r  db/t0_reg/C





