------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.574
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 6.737
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 8.972
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 9.433
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.286
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.288
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.295
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.362
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.040
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 12.687
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 13.954
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 15.215
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.562
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.679
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.877
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.968
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.523
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.540
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 8.582
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.815
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.505
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.573
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 7.057
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.127
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 9.721
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.252
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.273
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.354
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.468
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.130
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 13.086
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 14.256
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 15.644
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.590
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.630
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.769
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.811
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.525
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.546
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 3.333
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 8.556
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.786
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.504
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.007
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 11.428
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 12.232
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.112
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.133
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.147
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.153
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.731
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 15.300
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 16.075
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 17.423
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.293
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.317
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.464
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.489
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 8.892
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.443
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 9.347
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 12.676
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 13.144
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.073
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.089
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.128
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.130
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.843
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 16.208
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 16.822
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 18.105
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.251
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.254
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.395
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.463
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.895
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'
Slack : 3.333
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.418
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk'
Slack : 8.891
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.528
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
