# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
MY_CLK(R)->MY_CLK(R)	0.073    */0.018         */-0.003        DP_i_register_1_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.019         */-0.003        DP_i_register_5_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.019         */-0.003        DP_i_register_3_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.019         */-0.003        DP_i_register_8_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.020         */-0.003        DP_i_register_4_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.020         */-0.003        DP_i_register_6_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.021         */-0.003        DP_i_register_2_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.022         */-0.003        DP_i_register_7_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.023         */-0.003        DP_i_register_4_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.024         */-0.003        DP_i_register_1_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.024         */-0.003        DP_i_register_6_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.025         */-0.003        DP_i_register_2_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.026         */-0.003        DP_i_register_5_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.026         */-0.003        DP_i_register_8_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.026         */-0.003        DP_i_register_3_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.076    0.026/*         -0.006/*        CU_STATE_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.027         */-0.003        DP_i_register_8_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.027         */-0.003        DP_i_register_8_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.027         */-0.003        DP_i_register_1_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.027         */-0.003        DP_i_register_5_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.027         */-0.003        DP_i_register_7_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.027         */-0.003        DP_i_register_1_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.028         */-0.003        DP_i_register_5_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.028         */-0.003        DP_i_register_5_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.028         */-0.003        DP_i_register_1_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.028         */-0.003        DP_i_register_8_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.028         */-0.003        DP_i_register_1_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.028         */-0.003        DP_i_register_6_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.028         */-0.003        DP_i_register_1_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_3_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_3_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_8_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_4_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_5_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_3_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_1_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_5_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_6_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_6_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.029         */-0.003        DP_i_register_3_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_6_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_6_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_8_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_5_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_6_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_2_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_3_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_4_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_2_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_2_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_4_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.030         */-0.003        DP_i_register_2_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.031         */-0.003        DP_i_register_7_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.031         */-0.003        DP_i_register_4_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.031         */-0.003        DP_i_register_2_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.032         */-0.003        DP_i_register_7_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.032         */-0.003        DP_i_register_8_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.032         */-0.003        DP_i_register_7_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.032         */-0.003        DP_i_register_7_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.032         */-0.003        DP_i_register_3_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.033         */-0.003        DP_i_register_7_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.033         */-0.003        DP_i_register_4_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.033         */-0.003        DP_i_register_7_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.033         */-0.003        DP_i_register_2_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.034         */-0.003        DP_i_register_4_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.044         */-0.003        CU_STATE_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.051         */-0.003        FLIPFLOP_FF_OUT_reg/D    1
MY_CLK(R)->MY_CLK(R)	0.067    0.082/*         0.003/*         DP_output_register_clk_gate_REG_OUT_reg/latch/E    1
MY_CLK(R)->MY_CLK(R)	0.067    0.082/*         0.003/*         DP_i_register_1_clk_gate_REG_OUT_reg/latch/E    1
MY_CLK(R)->MY_CLK(R)	0.067    0.084/*         0.003/*         DP_i_register_2_clk_gate_REG_OUT_reg/latch/E    1
MY_CLK(R)->MY_CLK(R)	0.067    0.084/*         0.003/*         DP_i_register_3_clk_gate_REG_OUT_reg/latch/E    1
MY_CLK(R)->MY_CLK(R)	0.067    0.085/*         0.003/*         DP_i_register_4_clk_gate_REG_OUT_reg/latch/E    1
MY_CLK(R)->MY_CLK(R)	0.067    0.085/*         0.003/*         DP_i_register_5_clk_gate_REG_OUT_reg/latch/E    1
MY_CLK(R)->MY_CLK(R)	0.067    0.085/*         0.003/*         DP_i_register_6_clk_gate_REG_OUT_reg/latch/E    1
MY_CLK(R)->MY_CLK(R)	0.067    0.086/*         0.003/*         DP_i_register_8_clk_gate_REG_OUT_reg/latch/E    1
MY_CLK(R)->MY_CLK(R)	0.067    0.086/*         0.003/*         DP_i_register_7_clk_gate_REG_OUT_reg/latch/E    1
MY_CLK(R)->MY_CLK(R)	0.075    0.233/*         -0.005/*        DP_output_register_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.075    0.252/*         -0.005/*        DP_output_register_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.078    0.268/*         -0.008/*        DP_output_register_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.075    0.290/*         -0.005/*        DP_output_register_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.075    0.297/*         -0.005/*        DP_output_register_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.075    0.301/*         -0.005/*        DP_output_register_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.075    0.308/*         -0.005/*        DP_output_register_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.075    0.323/*         -0.005/*        DP_output_register_REG_OUT_reg_4_/D    1
