Classic Timing Analyzer report for ShiftReg
Mon Oct 02 12:25:49 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.374 ns                                      ; D     ; inst  ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.543 ns                                       ; inst3 ; Q     ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.420 ns                                       ; D     ; inst  ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; inst  ; inst1 ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100I7        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 100                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                               ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; inst  ; inst1 ; Clock      ; Clock    ; None                        ; None                      ; 0.587 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; inst2 ; inst3 ; Clock      ; Clock    ; None                        ; None                      ; 0.586 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; inst1 ; inst2 ; Clock      ; Clock    ; None                        ; None                      ; 0.586 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------+
; tsu                                                        ;
+-------+--------------+------------+------+------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To   ; To Clock ;
+-------+--------------+------------+------+------+----------+
; N/A   ; None         ; -0.374 ns  ; D    ; inst ; Clock    ;
+-------+--------------+------------+------+------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 9.543 ns   ; inst3 ; Q  ; Clock      ;
+-------+--------------+------------+-------+----+------------+


+------------------------------------------------------------------+
; th                                                               ;
+---------------+-------------+-----------+------+------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To   ; To Clock ;
+---------------+-------------+-----------+------+------+----------+
; N/A           ; None        ; 0.420 ns  ; D    ; inst ; Clock    ;
+---------------+-------------+-----------+------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 02 12:25:49 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ShiftReg -c ShiftReg --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" Internal fmax is restricted to 320.1 MHz between source register "inst" and destination register "inst1"
    Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.587 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y12_N2; Fanout = 1; REG Node = 'inst'
            Info: 2: + IC(0.485 ns) + CELL(0.102 ns) = 0.587 ns; Loc. = LC_X1_Y12_N7; Fanout = 1; REG Node = 'inst1'
            Info: Total cell delay = 0.102 ns ( 17.38 % )
            Info: Total interconnect delay = 0.485 ns ( 82.62 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clock" to destination register is 6.457 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_1; Fanout = 4; CLK Node = 'Clock'
                Info: 2: + IC(4.529 ns) + CELL(0.629 ns) = 6.457 ns; Loc. = LC_X1_Y12_N7; Fanout = 1; REG Node = 'inst1'
                Info: Total cell delay = 1.928 ns ( 29.86 % )
                Info: Total interconnect delay = 4.529 ns ( 70.14 % )
            Info: - Longest clock path from clock "Clock" to source register is 6.457 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_1; Fanout = 4; CLK Node = 'Clock'
                Info: 2: + IC(4.529 ns) + CELL(0.629 ns) = 6.457 ns; Loc. = LC_X1_Y12_N2; Fanout = 1; REG Node = 'inst'
                Info: Total cell delay = 1.928 ns ( 29.86 % )
                Info: Total interconnect delay = 4.529 ns ( 70.14 % )
        Info: + Micro clock to output delay of source is 0.198 ns
        Info: + Micro setup delay of destination is 0.033 ns
Info: tsu for register "inst" (data pin = "D", clock pin = "Clock") is -0.374 ns
    Info: + Longest pin to register delay is 6.050 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_2; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(4.478 ns) + CELL(0.273 ns) = 6.050 ns; Loc. = LC_X1_Y12_N2; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.572 ns ( 25.98 % )
        Info: Total interconnect delay = 4.478 ns ( 74.02 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 6.457 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_1; Fanout = 4; CLK Node = 'Clock'
        Info: 2: + IC(4.529 ns) + CELL(0.629 ns) = 6.457 ns; Loc. = LC_X1_Y12_N2; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.928 ns ( 29.86 % )
        Info: Total interconnect delay = 4.529 ns ( 70.14 % )
Info: tco from clock "Clock" to destination pin "Q" through register "inst3" is 9.543 ns
    Info: + Longest clock path from clock "Clock" to source register is 6.457 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_1; Fanout = 4; CLK Node = 'Clock'
        Info: 2: + IC(4.529 ns) + CELL(0.629 ns) = 6.457 ns; Loc. = LC_X1_Y12_N6; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 1.928 ns ( 29.86 % )
        Info: Total interconnect delay = 4.529 ns ( 70.14 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 2.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y12_N6; Fanout = 1; REG Node = 'inst3'
        Info: 2: + IC(1.009 ns) + CELL(1.879 ns) = 2.888 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 1.879 ns ( 65.06 % )
        Info: Total interconnect delay = 1.009 ns ( 34.94 % )
Info: th for register "inst" (data pin = "D", clock pin = "Clock") is 0.420 ns
    Info: + Longest clock path from clock "Clock" to destination register is 6.457 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_1; Fanout = 4; CLK Node = 'Clock'
        Info: 2: + IC(4.529 ns) + CELL(0.629 ns) = 6.457 ns; Loc. = LC_X1_Y12_N2; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.928 ns ( 29.86 % )
        Info: Total interconnect delay = 4.529 ns ( 70.14 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 6.050 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_2; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(4.478 ns) + CELL(0.273 ns) = 6.050 ns; Loc. = LC_X1_Y12_N2; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.572 ns ( 25.98 % )
        Info: Total interconnect delay = 4.478 ns ( 74.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Mon Oct 02 12:25:50 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


