{
  "design": {
    "design_info": {
      "boundary_crc": "0x44D2D05CAC56B146",
      "device": "xc7z010clg400-1",
      "name": "designIP",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "rgb2dvi_0": "",
      "clk_wiz_0_0": "",
      "xlconcat_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "axi_smc": "",
      "rst_clk_wiz_100M": "",
      "color_bar_0": ""
    },
    "interface_ports": {
      "DDR_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "TMDS_CLK_p": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "designIP_rgb2dvi_0_0_TMDS_Clk_p",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "TMDS_CLK_n": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "designIP_rgb2dvi_0_0_TMDS_Clk_n",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "TMDS_DATA_p": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "TMDS_DATA_n": {
        "direction": "O",
        "left": "2",
        "right": "0"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "designIP_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x0FFFFFFF"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "0"
          },
          "PCW_EN_RST0_PORT": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#UART 1#UART 1#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#tx#rx#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 24 .. 25"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K128M16 JT-125"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > designIP axi_bram_ctrl_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "rgb2dvi_0": {
        "vlnv": "xilinx.com:module_ref:rgb2dvi:1.0",
        "xci_name": "designIP_rgb2dvi_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rgb2dvi",
          "boundary_crc": "0x0"
        },
        "ports": {
          "TMDS_Clk_p": {
            "type": "clk",
            "direction": "O"
          },
          "TMDS_Clk_n": {
            "type": "clk",
            "direction": "O"
          },
          "TMDS_Data_p": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "TMDS_Data_n": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "aRst": {
            "direction": "I"
          },
          "aRst_n": {
            "direction": "I"
          },
          "vid_pData": {
            "direction": "I",
            "left": "23",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "24",
                "value_src": "ip_prop"
              }
            }
          },
          "vid_pVDE": {
            "direction": "I"
          },
          "vid_pHSync": {
            "direction": "I"
          },
          "vid_pVSync": {
            "direction": "I"
          },
          "PixelClk": {
            "direction": "I"
          },
          "SerialClk": {
            "direction": "I"
          }
        }
      },
      "clk_wiz_0_0": {
        "vlnv": "xilinx.com:module_ref:clk_wiz_0:1.0",
        "xci_name": "designIP_clk_wiz_0_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk_wiz_0",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_out1": {
            "direction": "O"
          },
          "clk_out2": {
            "direction": "O"
          },
          "clk_in1": {
            "direction": "I"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "designIP_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "designIP_xlconstant_0_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "designIP_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "designIP_blk_mem_gen_0_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "designIP_axi_bram_ctrl_0_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x40000000 32 > designIP blk_mem_gen_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "designIP_axi_smc_0",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "designIP_rst_clk_wiz_100M_0"
      },
      "color_bar_0": {
        "vlnv": "xilinx.com:module_ref:color_bar:1.0",
        "xci_name": "designIP_color_bar_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "color_bar",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "controlC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hs": {
            "direction": "O"
          },
          "vs": {
            "direction": "O"
          },
          "de": {
            "direction": "O"
          },
          "rgb_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rgb_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rgb_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO_0",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR_0",
          "processing_system7_0/DDR"
        ]
      }
    },
    "nets": {
      "color_bar_0_rgb_r": {
        "ports": [
          "color_bar_0/rgb_r",
          "xlconcat_0/In0"
        ]
      },
      "color_bar_0_rgb_g": {
        "ports": [
          "color_bar_0/rgb_g",
          "xlconcat_0/In1"
        ]
      },
      "color_bar_0_rgb_b": {
        "ports": [
          "color_bar_0/rgb_b",
          "xlconcat_0/In2"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "rgb2dvi_0/vid_pData"
        ]
      },
      "color_bar_0_hs": {
        "ports": [
          "color_bar_0/hs",
          "rgb2dvi_0/vid_pHSync"
        ]
      },
      "color_bar_0_vs": {
        "ports": [
          "color_bar_0/vs",
          "rgb2dvi_0/vid_pVSync"
        ]
      },
      "color_bar_0_de": {
        "ports": [
          "color_bar_0/de",
          "rgb2dvi_0/vid_pVDE"
        ]
      },
      "clk_wiz_0_0_clk_out1": {
        "ports": [
          "clk_wiz_0_0/clk_out1",
          "rgb2dvi_0/PixelClk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_smc/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "color_bar_0/clk"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk",
          "clk_wiz_0_0/clk_in1"
        ]
      },
      "rgb2dvi_0_TMDS_Clk_p": {
        "ports": [
          "rgb2dvi_0/TMDS_Clk_p",
          "TMDS_CLK_p"
        ]
      },
      "rgb2dvi_0_TMDS_Clk_n": {
        "ports": [
          "rgb2dvi_0/TMDS_Clk_n",
          "TMDS_CLK_n"
        ]
      },
      "rgb2dvi_0_TMDS_Data_p": {
        "ports": [
          "rgb2dvi_0/TMDS_Data_p",
          "TMDS_DATA_p"
        ]
      },
      "rgb2dvi_0_TMDS_Data_n": {
        "ports": [
          "rgb2dvi_0/TMDS_Data_n",
          "TMDS_DATA_n"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "rgb2dvi_0/aRst_n",
          "rst_clk_wiz_100M/ext_reset_in",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "rgb2dvi_0/aRst",
          "color_bar_0/rst"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_smc/aresetn"
        ]
      },
      "clk_wiz_0_0_clk_out2": {
        "ports": [
          "clk_wiz_0_0/clk_out2",
          "rgb2dvi_0/SerialClk"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "color_bar_0/controlC"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}