strict digraph "" {
	node [label="\N"];
	"750:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13eb408390>",
		def_var="['crc_out']",
		fillcolor=deepskyblue,
		label="750:AS
crc_out[7] = din[6] ^ din[5] ^ crc_in[13] ^ crc_in[14];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['din', 'din', 'crc_in', 'crc_in']"];
}
