
task5.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000032a  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .exception    00000200  80002400  80002400  00002800  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000110  80002600  80002600  00002a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  5 .bss          000000f0  00000008  00000008  00000000  2**2
                  ALLOC
  6 .heap         0000ef08  000000f8  000000f8  00000000  2**0
                  ALLOC
  7 .comment      00000030  00000000  00000000  00002b10  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000248  00000000  00000000  00002b40  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00000485  00000000  00000000  00002d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000203a  00000000  00000000  0000320d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000870  00000000  00000000  00005247  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00002a6d  00000000  00000000  00005ab7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  0000034c  00000000  00000000  00008524  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000ba7  00000000  00000000  00008870  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00000539  00000000  00000000  00009417  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 0049909d  00000000  00000000  00009950  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 18 .debug_ranges 000001e8  00000000  00000000  004a29f0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf dd 6c 	sub	pc,pc,-8852

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf fd 70 	sub	pc,pc,-656

Disassembly of section .text:

80002008 <pwm_channel_init>:
80002008:	58 0b       	cp.w	r11,0
8000200a:	c1 90       	breq	8000203c <pwm_channel_init+0x34>
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
8000200c:	58 6c       	cp.w	r12,6
8000200e:	e0 8b 00 17 	brhi	8000203c <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002012:	76 0a       	ld.w	r10,r11[0x0]
80002014:	fe 78 30 00 	mov	r8,-53248
80002018:	f8 c9 ff f0 	sub	r9,r12,-16
8000201c:	a5 79       	lsl	r9,0x5
8000201e:	f0 09 00 09 	add	r9,r8,r9
80002022:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002024:	76 19       	ld.w	r9,r11[0x4]
80002026:	a5 7c       	lsl	r12,0x5
80002028:	f0 0c 00 0c 	add	r12,r8,r12
8000202c:	f8 c8 fd fc 	sub	r8,r12,-516
80002030:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002032:	76 28       	ld.w	r8,r11[0x8]
80002034:	f8 cc fd f8 	sub	r12,r12,-520
80002038:	99 08       	st.w	r12[0x0],r8
8000203a:	5e fd       	retal	0

  return PWM_SUCCESS;
8000203c:	5e ff       	retal	1

8000203e <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
8000203e:	18 98       	mov	r8,r12
80002040:	e0 18 ff 80 	andl	r8,0xff80
80002044:	c0 20       	breq	80002048 <pwm_start_channels+0xa>
80002046:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002048:	fe 78 30 00 	mov	r8,-53248
8000204c:	91 1c       	st.w	r8[0x4],r12
8000204e:	5e fd       	retal	0

80002050 <board_init>:
#if defined (CONF_BOARD_AT45DBX)
#  define AT45DBX_MEM_CNT  1
#endif

void board_init(void)
{
80002050:	d4 01       	pushm	lr
	gpio_configure_pin(LED0_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002052:	30 3b       	mov	r11,3
80002054:	33 bc       	mov	r12,59
80002056:	f0 1f 00 2c 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(LED1_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000205a:	30 3b       	mov	r11,3
8000205c:	33 cc       	mov	r12,60
8000205e:	f0 1f 00 2a 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(LED2_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002062:	30 3b       	mov	r11,3
80002064:	33 dc       	mov	r12,61
80002066:	f0 1f 00 28 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(LED3_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000206a:	30 3b       	mov	r11,3
8000206c:	33 ec       	mov	r12,62
8000206e:	f0 1f 00 26 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(LED4_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002072:	30 3b       	mov	r11,3
80002074:	33 3c       	mov	r12,51
80002076:	f0 1f 00 24 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(LED5_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000207a:	30 3b       	mov	r11,3
8000207c:	33 4c       	mov	r12,52
8000207e:	f0 1f 00 22 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(LED6_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002082:	30 3b       	mov	r11,3
80002084:	33 5c       	mov	r12,53
80002086:	f0 1f 00 20 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(LED7_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000208a:	30 3b       	mov	r11,3
8000208c:	33 6c       	mov	r12,54
8000208e:	f0 1f 00 1e 	mcall	80002104 <board_init+0xb4>

	gpio_configure_pin(GPIO_PUSH_BUTTON_0,GPIO_DIR_INPUT);
80002092:	30 0b       	mov	r11,0
80002094:	35 8c       	mov	r12,88
80002096:	f0 1f 00 1c 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(GPIO_PUSH_BUTTON_1,GPIO_DIR_INPUT);
8000209a:	30 0b       	mov	r11,0
8000209c:	35 5c       	mov	r12,85
8000209e:	f0 1f 00 1a 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(GPIO_PUSH_BUTTON_2,GPIO_DIR_INPUT);
800020a2:	30 0b       	mov	r11,0
800020a4:	35 2c       	mov	r12,82
800020a6:	f0 1f 00 18 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(GPIO_JOYSTICK_PUSH,GPIO_DIR_INPUT);
800020aa:	30 0b       	mov	r11,0
800020ac:	31 4c       	mov	r12,20
800020ae:	f0 1f 00 16 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(GPIO_JOYSTICK_LEFT,GPIO_DIR_INPUT);
800020b2:	30 0b       	mov	r11,0
800020b4:	31 9c       	mov	r12,25
800020b6:	f0 1f 00 14 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(GPIO_JOYSTICK_UP,GPIO_DIR_INPUT);
800020ba:	30 0b       	mov	r11,0
800020bc:	31 ac       	mov	r12,26
800020be:	f0 1f 00 12 	mcall	80002104 <board_init+0xb4>
	gpio_configure_pin(GPIO_JOYSTICK_DOWN,GPIO_DIR_INPUT);
800020c2:	30 0b       	mov	r11,0
800020c4:	31 bc       	mov	r12,27
800020c6:	f0 1f 00 10 	mcall	80002104 <board_init+0xb4>
		MREPEAT(AT45DBX_MEM_CNT, AT45DBX_ENABLE_NPCS_PIN, ~)
#  undef AT45DBX_ENABLE_NPCS_PIN
	};

	// Assign I/Os to SPI.
	gpio_enable_module(AT45DBX_SPI_GPIO_MAP,
800020ca:	30 4b       	mov	r11,4
800020cc:	48 fc       	lddpc	r12,80002108 <board_init+0xb8>
800020ce:	f0 1f 00 10 	mcall	8000210c <board_init+0xbc>
		{SD_MMC_SPI_MOSI_PIN, SD_MMC_SPI_MOSI_FUNCTION},
		{SD_MMC_SPI_NPCS_PIN, SD_MMC_SPI_NPCS_FUNCTION},
	};

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
800020d2:	30 4b       	mov	r11,4
800020d4:	48 fc       	lddpc	r12,80002110 <board_init+0xc0>
800020d6:	f0 1f 00 0e 	mcall	8000210c <board_init+0xbc>

	// Configure SD/MMC card detect and write protect pins
#  define SD_MMC_CONFIGURE_CD_WP_PIN(slot, unused) \
	gpio_configure_pin(SD_MMC_##slot##_CD_GPIO,GPIO_DIR_INPUT); \
	gpio_configure_pin(SD_MMC_##slot##_WP_GPIO,GPIO_DIR_INPUT);
	MREPEAT(SD_MMC_SPI_MEM_CNT, SD_MMC_CONFIGURE_CD_WP_PIN, ~)
800020da:	30 0b       	mov	r11,0
800020dc:	30 2c       	mov	r12,2
800020de:	f0 1f 00 0a 	mcall	80002104 <board_init+0xb4>
800020e2:	30 0b       	mov	r11,0
800020e4:	30 7c       	mov	r12,7
800020e6:	f0 1f 00 08 	mcall	80002104 <board_init+0xb4>
		{AVR32_TWI_SDA_0_0_PIN, AVR32_TWI_SDA_0_0_FUNCTION},
		{AVR32_TWI_SCL_0_0_PIN, AVR32_TWI_SCL_0_0_FUNCTION},
	};

	// TWI gpio pins configuration
	gpio_enable_module(TWI_GPIO_MAP,
800020ea:	30 2b       	mov	r11,2
800020ec:	48 ac       	lddpc	r12,80002114 <board_init+0xc4>
800020ee:	f0 1f 00 08 	mcall	8000210c <board_init+0xbc>
	// USART GPIO pin configuration.
	static const gpio_map_t COMPORT_GPIO_MAP = {
		{USART_RXD_PIN, USART_RXD_FUNCTION },
		{USART_TXD_PIN, USART_TXD_FUNCTION },
	};
	gpio_enable_module(COMPORT_GPIO_MAP,
800020f2:	30 2b       	mov	r11,2
800020f4:	48 9c       	lddpc	r12,80002118 <board_init+0xc8>
800020f6:	f0 1f 00 06 	mcall	8000210c <board_init+0xbc>
	// USART GPIO pin configuration.
	static const gpio_map_t COMPORT0_GPIO_MAP = {
		{USART0_RXD_PIN, USART0_RXD_FUNCTION },
		{USART0_TXD_PIN, USART0_TXD_FUNCTION },
	};
	gpio_enable_module(COMPORT0_GPIO_MAP,
800020fa:	30 2b       	mov	r11,2
800020fc:	48 8c       	lddpc	r12,8000211c <board_init+0xcc>
800020fe:	f0 1f 00 04 	mcall	8000210c <board_init+0xbc>
			sizeof(COMPORT0_GPIO_MAP) / sizeof(COMPORT0_GPIO_MAP[0]));
#endif
}
80002102:	d8 02       	popm	pc
80002104:	80 00       	ld.sh	r0,r0[0x0]
80002106:	21 a4       	sub	r4,26
80002108:	80 00       	ld.sh	r0,r0[0x0]
8000210a:	26 50       	sub	r0,101
8000210c:	80 00       	ld.sh	r0,r0[0x0]
8000210e:	21 74       	sub	r4,23
80002110:	80 00       	ld.sh	r0,r0[0x0]
80002112:	26 00       	sub	r0,96
80002114:	80 00       	ld.sh	r0,r0[0x0]
80002116:	26 40       	sub	r0,100
80002118:	80 00       	ld.sh	r0,r0[0x0]
8000211a:	26 30       	sub	r0,99
8000211c:	80 00       	ld.sh	r0,r0[0x0]
8000211e:	26 20       	sub	r0,98

80002120 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002120:	f8 08 16 05 	lsr	r8,r12,0x5
80002124:	a9 68       	lsl	r8,0x8
80002126:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000212a:	58 1b       	cp.w	r11,1
8000212c:	c0 d0       	breq	80002146 <gpio_enable_module_pin+0x26>
8000212e:	c0 63       	brcs	8000213a <gpio_enable_module_pin+0x1a>
80002130:	58 2b       	cp.w	r11,2
80002132:	c1 00       	breq	80002152 <gpio_enable_module_pin+0x32>
80002134:	58 3b       	cp.w	r11,3
80002136:	c1 40       	breq	8000215e <gpio_enable_module_pin+0x3e>
80002138:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000213a:	30 19       	mov	r9,1
8000213c:	f2 0c 09 49 	lsl	r9,r9,r12
80002140:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002142:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002144:	c1 28       	rjmp	80002168 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002146:	30 19       	mov	r9,1
80002148:	f2 0c 09 49 	lsl	r9,r9,r12
8000214c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000214e:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002150:	c0 c8       	rjmp	80002168 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002152:	30 19       	mov	r9,1
80002154:	f2 0c 09 49 	lsl	r9,r9,r12
80002158:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000215a:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
8000215c:	c0 68       	rjmp	80002168 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000215e:	30 19       	mov	r9,1
80002160:	f2 0c 09 49 	lsl	r9,r9,r12
80002164:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002166:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002168:	30 19       	mov	r9,1
8000216a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000216e:	91 2c       	st.w	r8[0x8],r12
80002170:	5e fd       	retal	0
80002172:	d7 03       	nop

80002174 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002174:	d4 21       	pushm	r4-r7,lr
80002176:	18 97       	mov	r7,r12
80002178:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000217a:	58 0b       	cp.w	r11,0
8000217c:	c0 31       	brne	80002182 <gpio_enable_module+0xe>
8000217e:	30 05       	mov	r5,0
80002180:	c0 d8       	rjmp	8000219a <gpio_enable_module+0x26>
80002182:	30 06       	mov	r6,0
80002184:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002186:	6e 1b       	ld.w	r11,r7[0x4]
80002188:	6e 0c       	ld.w	r12,r7[0x0]
8000218a:	f0 1f 00 06 	mcall	800021a0 <gpio_enable_module+0x2c>
8000218e:	18 45       	or	r5,r12
		gpiomap++;
80002190:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002192:	2f f6       	sub	r6,-1
80002194:	0c 34       	cp.w	r4,r6
80002196:	fe 9b ff f8 	brhi	80002186 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000219a:	0a 9c       	mov	r12,r5
8000219c:	d8 22       	popm	r4-r7,pc
8000219e:	00 00       	add	r0,r0
800021a0:	80 00       	ld.sh	r0,r0[0x0]
800021a2:	21 20       	sub	r0,18

800021a4 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800021a4:	f8 08 16 05 	lsr	r8,r12,0x5
800021a8:	a9 68       	lsl	r8,0x8
800021aa:	e0 28 f0 00 	sub	r8,61440
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800021ae:	16 99       	mov	r9,r11
800021b0:	e2 19 00 04 	andl	r9,0x4,COH
800021b4:	c0 70       	breq	800021c2 <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800021b6:	30 19       	mov	r9,1
800021b8:	f2 0c 09 49 	lsl	r9,r9,r12
800021bc:	f1 49 00 74 	st.w	r8[116],r9
800021c0:	c0 68       	rjmp	800021cc <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800021c2:	30 19       	mov	r9,1
800021c4:	f2 0c 09 49 	lsl	r9,r9,r12
800021c8:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800021cc:	16 99       	mov	r9,r11
800021ce:	e2 19 00 80 	andl	r9,0x80,COH
800021d2:	c2 40       	breq	8000221a <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800021d4:	16 99       	mov	r9,r11
800021d6:	e2 19 01 80 	andl	r9,0x180,COH
800021da:	c0 90       	breq	800021ec <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800021dc:	30 19       	mov	r9,1
800021de:	f2 0c 09 49 	lsl	r9,r9,r12
800021e2:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800021e6:	f1 49 00 b8 	st.w	r8[184],r9
800021ea:	c1 88       	rjmp	8000221a <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
800021ec:	16 99       	mov	r9,r11
800021ee:	e2 19 02 80 	andl	r9,0x280,COH
800021f2:	c0 90       	breq	80002204 <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
800021f4:	30 19       	mov	r9,1
800021f6:	f2 0c 09 49 	lsl	r9,r9,r12
800021fa:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800021fe:	f1 49 00 b8 	st.w	r8[184],r9
80002202:	c0 c8       	rjmp	8000221a <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
80002204:	16 99       	mov	r9,r11
80002206:	e2 19 03 80 	andl	r9,0x380,COH
8000220a:	c0 80       	breq	8000221a <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
8000220c:	30 19       	mov	r9,1
8000220e:	f2 0c 09 49 	lsl	r9,r9,r12
80002212:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
80002216:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
8000221a:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
8000221e:	c1 50       	breq	80002248 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002220:	e2 1b 00 02 	andl	r11,0x2,COH
80002224:	c0 70       	breq	80002232 <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
80002226:	30 19       	mov	r9,1
80002228:	f2 0c 09 49 	lsl	r9,r9,r12
8000222c:	f1 49 00 54 	st.w	r8[84],r9
80002230:	c0 68       	rjmp	8000223c <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
80002232:	30 19       	mov	r9,1
80002234:	f2 0c 09 49 	lsl	r9,r9,r12
80002238:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
8000223c:	30 19       	mov	r9,1
8000223e:	f2 0c 09 49 	lsl	r9,r9,r12
80002242:	f1 49 00 44 	st.w	r8[68],r9
80002246:	c0 68       	rjmp	80002252 <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002248:	30 19       	mov	r9,1
8000224a:	f2 0c 09 49 	lsl	r9,r9,r12
8000224e:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002252:	30 19       	mov	r9,1
80002254:	f2 0c 09 4c 	lsl	r12,r9,r12
80002258:	91 1c       	st.w	r8[0x4],r12
}
8000225a:	5e fc       	retal	r12

8000225c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000225c:	fe 78 08 00 	mov	r8,-63488
80002260:	e0 69 00 83 	mov	r9,131
80002264:	f2 0c 01 0c 	sub	r12,r9,r12
80002268:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
8000226c:	f2 ca ff c0 	sub	r10,r9,-64
80002270:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002274:	58 08       	cp.w	r8,0
80002276:	c0 21       	brne	8000227a <_get_interrupt_handler+0x1e>
80002278:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000227a:	f0 08 12 00 	clz	r8,r8
8000227e:	48 5a       	lddpc	r10,80002290 <_get_interrupt_handler+0x34>
80002280:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002284:	f0 08 11 1f 	rsub	r8,r8,31
80002288:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000228a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000228e:	5e fc       	retal	r12
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	26 70       	sub	r0,103

80002294 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002294:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002298:	fe c0 fe 98 	sub	r0,pc,-360

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
8000229c:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
800022a0:	d5 53       	csrf	0x15
  cp      r0, r1
800022a2:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
800022a4:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
800022a6:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
800022a8:	c0 72       	brcc	800022b6 <idata_load_loop_end>
  st.d    r0++, r4
800022aa:	fe c2 fb 9a 	sub	r2,pc,-1126

800022ae <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
800022ae:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
800022b0:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
800022b2:	02 30       	cp.w	r0,r1
  cp      r0, r1
800022b4:	cf d3       	brcs	800022ae <idata_load_loop>

800022b6 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
800022b6:	30 80       	mov	r0,8
  mov     r2, 0
800022b8:	e0 61 00 f8 	mov	r1,248
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
800022bc:	02 30       	cp.w	r0,r1
  cp      r0, r1
800022be:	c0 62       	brcc	800022ca <udata_clear_loop_end>
  brlo    udata_clear_loop
800022c0:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
800022c2:	30 03       	mov	r3,0

800022c4 <udata_clear_loop>:
800022c4:	a1 22       	st.d	r0++,r2
800022c6:	02 30       	cp.w	r0,r1
800022c8:	cf e3       	brcs	800022c4 <udata_clear_loop>

800022ca <udata_clear_loop_end>:
800022ca:	fe cf ff fa 	sub	pc,pc,-6
800022ce:	d7 03       	nop

800022d0 <main>:

#include "asf.h"

#define EXAMPLE_PWM_PIN			AVR32_PWM_3_PIN
#define EXAMPLE_PWM_FUNCTION	AVR32_PWM_3_FUNCTION
int main(void) {
800022d0:	eb cd 40 80 	pushm	r7,lr
800022d4:	20 8d       	sub	sp,32
	board_init();
800022d6:	f0 1f 00 0f 	mcall	80002310 <main+0x40>
	unsigned int channel_id = 3;
	avr32_pwm_channel_t pwm_channel = { .ccnt = 0 }; // One channel config.
800022da:	32 0a       	mov	r10,32
800022dc:	30 0b       	mov	r11,0
800022de:	1a 9c       	mov	r12,sp
800022e0:	f0 1f 00 0d 	mcall	80002314 <main+0x44>
		
	gpio_enable_module_pin(EXAMPLE_PWM_PIN, EXAMPLE_PWM_FUNCTION);
800022e4:	30 0b       	mov	r11,0
800022e6:	33 6c       	mov	r12,54
800022e8:	f0 1f 00 0c 	mcall	80002318 <main+0x48>
	pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_1024; //Channel prescaler.
800022ec:	40 08       	lddsp	r8,sp[0x0]
800022ee:	30 a9       	mov	r9,10
800022f0:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
800022f4:	50 08       	stdsp	sp[0x0],r8
	pwm_channel.cdty = 1; // Channel duty cycle, should be <CPRD.
800022f6:	30 18       	mov	r8,1
800022f8:	50 18       	stdsp	sp[0x4],r8
	pwm_channel.cprd = 40; // Channel period.
800022fa:	32 88       	mov	r8,40
800022fc:	50 28       	stdsp	sp[0x8],r8
	// With these settings, the output waveform period will be :
	// (115200/256)/20 == 22.5Hz == (MCK/prescaler)/period, withMCK == 115200Hz,
	// prescaler == 256, period == 20.
	pwm_channel_init(channel_id, &pwm_channel); // Set channelconfiguration to channel 3.
800022fe:	1a 9b       	mov	r11,sp
80002300:	30 3c       	mov	r12,3
80002302:	f0 1f 00 07 	mcall	8000231c <main+0x4c>
	pwm_start_channels(1 << channel_id); // Start channel 3.
80002306:	30 8c       	mov	r12,8
80002308:	f0 1f 00 06 	mcall	80002320 <main+0x50>
8000230c:	c0 08       	rjmp	8000230c <main+0x3c>
8000230e:	00 00       	add	r0,r0
80002310:	80 00       	ld.sh	r0,r0[0x0]
80002312:	20 50       	sub	r0,5
80002314:	80 00       	ld.sh	r0,r0[0x0]
80002316:	23 24       	sub	r4,50
80002318:	80 00       	ld.sh	r0,r0[0x0]
8000231a:	21 20       	sub	r0,18
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	20 08       	sub	r8,0
80002320:	80 00       	ld.sh	r0,r0[0x0]
80002322:	20 3e       	sub	lr,3

80002324 <memset>:
80002324:	18 98       	mov	r8,r12
80002326:	c0 38       	rjmp	8000232c <memset+0x8>
80002328:	10 cb       	st.b	r8++,r11
8000232a:	20 1a       	sub	r10,1
8000232c:	58 0a       	cp.w	r10,0
8000232e:	cf d1       	brne	80002328 <memset+0x4>
80002330:	5e fc       	retal	r12

Disassembly of section .exception:

80002400 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80002400:	c0 08       	rjmp	80002400 <_evba>
	...

80002404 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80002404:	c0 08       	rjmp	80002404 <_handle_TLB_Multiple_Hit>
	...

80002408 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80002408:	c0 08       	rjmp	80002408 <_handle_Bus_Error_Data_Fetch>
	...

8000240c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000240c:	c0 08       	rjmp	8000240c <_handle_Bus_Error_Instruction_Fetch>
	...

80002410 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80002410:	c0 08       	rjmp	80002410 <_handle_NMI>
	...

80002414 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80002414:	c0 08       	rjmp	80002414 <_handle_Instruction_Address>
	...

80002418 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80002418:	c0 08       	rjmp	80002418 <_handle_ITLB_Protection>
	...

8000241c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000241c:	c0 08       	rjmp	8000241c <_handle_Breakpoint>
	...

80002420 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80002420:	c0 08       	rjmp	80002420 <_handle_Illegal_Opcode>
	...

80002424 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80002424:	c0 08       	rjmp	80002424 <_handle_Unimplemented_Instruction>
	...

80002428 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80002428:	c0 08       	rjmp	80002428 <_handle_Privilege_Violation>
	...

8000242c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000242c:	c0 08       	rjmp	8000242c <_handle_Floating_Point>
	...

80002430 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80002430:	c0 08       	rjmp	80002430 <_handle_Coprocessor_Absent>
	...

80002434 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80002434:	c0 08       	rjmp	80002434 <_handle_Data_Address_Read>
	...

80002438 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80002438:	c0 08       	rjmp	80002438 <_handle_Data_Address_Write>
	...

8000243c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000243c:	c0 08       	rjmp	8000243c <_handle_DTLB_Protection_Read>
	...

80002440 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80002440:	c0 08       	rjmp	80002440 <_handle_DTLB_Protection_Write>
	...

80002444 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80002444:	c0 08       	rjmp	80002444 <_handle_DTLB_Modified>
	...

80002450 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80002450:	c0 08       	rjmp	80002450 <_handle_ITLB_Miss>
	...

80002460 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80002460:	c0 08       	rjmp	80002460 <_handle_DTLB_Miss_Read>
	...

80002470 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80002470:	c0 08       	rjmp	80002470 <_handle_DTLB_Miss_Write>
	...

80002500 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80002500:	c0 08       	rjmp	80002500 <_handle_Supervisor_Call>
80002502:	d7 03       	nop

80002504 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002504:	30 0c       	mov	r12,0
80002506:	ca be       	rcall	8000225c <_get_interrupt_handler>
80002508:	58 0c       	cp.w	r12,0
8000250a:	f8 0f 17 10 	movne	pc,r12
8000250e:	d6 03       	rete

80002510 <_int1>:
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80002510:	30 1c       	mov	r12,1
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002512:	ca 5e       	rcall	8000225c <_get_interrupt_handler>
80002514:	58 0c       	cp.w	r12,0
80002516:	f8 0f 17 10 	movne	pc,r12
8000251a:	d6 03       	rete

8000251c <_int2>:
8000251c:	30 2c       	mov	r12,2
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000251e:	c9 fe       	rcall	8000225c <_get_interrupt_handler>
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002520:	58 0c       	cp.w	r12,0
80002522:	f8 0f 17 10 	movne	pc,r12
80002526:	d6 03       	rete

80002528 <_int3>:
80002528:	30 3c       	mov	r12,3
8000252a:	c9 9e       	rcall	8000225c <_get_interrupt_handler>
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000252c:	58 0c       	cp.w	r12,0
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000252e:	f8 0f 17 10 	movne	pc,r12
80002532:	d6 03       	rete
80002534:	d7 03       	nop
80002536:	d7 03       	nop
80002538:	d7 03       	nop
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000253a:	d7 03       	nop
8000253c:	d7 03       	nop
8000253e:	d7 03       	nop
80002540:	d7 03       	nop
80002542:	d7 03       	nop
80002544:	d7 03       	nop
80002546:	d7 03       	nop
80002548:	d7 03       	nop
8000254a:	d7 03       	nop
8000254c:	d7 03       	nop
8000254e:	d7 03       	nop
80002550:	d7 03       	nop
80002552:	d7 03       	nop
80002554:	d7 03       	nop
80002556:	d7 03       	nop
80002558:	d7 03       	nop
8000255a:	d7 03       	nop
8000255c:	d7 03       	nop
8000255e:	d7 03       	nop
80002560:	d7 03       	nop
80002562:	d7 03       	nop
80002564:	d7 03       	nop
80002566:	d7 03       	nop
80002568:	d7 03       	nop
8000256a:	d7 03       	nop
8000256c:	d7 03       	nop
8000256e:	d7 03       	nop
80002570:	d7 03       	nop
80002572:	d7 03       	nop
80002574:	d7 03       	nop
80002576:	d7 03       	nop
80002578:	d7 03       	nop
8000257a:	d7 03       	nop
8000257c:	d7 03       	nop
8000257e:	d7 03       	nop
80002580:	d7 03       	nop
80002582:	d7 03       	nop
80002584:	d7 03       	nop
80002586:	d7 03       	nop
80002588:	d7 03       	nop
8000258a:	d7 03       	nop
8000258c:	d7 03       	nop
8000258e:	d7 03       	nop
80002590:	d7 03       	nop
80002592:	d7 03       	nop
80002594:	d7 03       	nop
80002596:	d7 03       	nop
80002598:	d7 03       	nop
8000259a:	d7 03       	nop
8000259c:	d7 03       	nop
8000259e:	d7 03       	nop
800025a0:	d7 03       	nop
800025a2:	d7 03       	nop
800025a4:	d7 03       	nop
800025a6:	d7 03       	nop
800025a8:	d7 03       	nop
800025aa:	d7 03       	nop
800025ac:	d7 03       	nop
800025ae:	d7 03       	nop
800025b0:	d7 03       	nop
800025b2:	d7 03       	nop
800025b4:	d7 03       	nop
800025b6:	d7 03       	nop
800025b8:	d7 03       	nop
800025ba:	d7 03       	nop
800025bc:	d7 03       	nop
800025be:	d7 03       	nop
800025c0:	d7 03       	nop
800025c2:	d7 03       	nop
800025c4:	d7 03       	nop
800025c6:	d7 03       	nop
800025c8:	d7 03       	nop
800025ca:	d7 03       	nop
800025cc:	d7 03       	nop
800025ce:	d7 03       	nop
800025d0:	d7 03       	nop
800025d2:	d7 03       	nop
800025d4:	d7 03       	nop
800025d6:	d7 03       	nop
800025d8:	d7 03       	nop
800025da:	d7 03       	nop
800025dc:	d7 03       	nop
800025de:	d7 03       	nop
800025e0:	d7 03       	nop
800025e2:	d7 03       	nop
800025e4:	d7 03       	nop
800025e6:	d7 03       	nop
800025e8:	d7 03       	nop
800025ea:	d7 03       	nop
800025ec:	d7 03       	nop
800025ee:	d7 03       	nop
800025f0:	d7 03       	nop
800025f2:	d7 03       	nop
800025f4:	d7 03       	nop
800025f6:	d7 03       	nop
800025f8:	d7 03       	nop
800025fa:	d7 03       	nop
800025fc:	d7 03       	nop
800025fe:	d7 03       	nop
