Section,Key,Value
Essentials,Product Collection,Intel Agilex® 7 FPGAs and SoC FPGAs F-Series
Essentials,Marketing Status,Launched
Essentials,Launch Date,Q2'19
Essentials,Expected Discontinuance,1
Essentials,Lithography,10 nm
Essentials,Use Conditions,Base Transceiver Station
Resources,Logic Elements (LE),2692760
Resources,Adaptive Logic Modules (ALM),912800
Resources,Adaptive Logic Module (ALM) Registers,3651200
Resources,Fabric and I/O Phase-Locked Loops (PLLs),28
Resources,Maximum Embedded Memory,287 Mb
Resources,Maximum High Bandwidth Memory (HBM)†,1 GB
Resources,Digital Signal Processing (DSP) Blocks,8528
Resources,Digital Signal Processing (DSP) Format,"Bfloat, Block Floating Point, Floating Point (hard IP), Multiply, Multiply and Accumulate, Variable Precision"
Resources,Hard Processor System (HPS),Quad-core 64 bit Arm* Cortex*-A53
Resources,Hard Crypto Blocks,1
Resources,Hard Memory Controllers,Yes
Resources,External Memory Interfaces (EMIF),"DDR4, QDR IV"
Resources,User-Flashable Memory,Yes
Resources,Internal Configuration Storage,Yes
I/O Specifications,Maximum User I/O Count†,624
I/O Specifications,I/O Standards Support,"1.2 V LVCMOS, 1.8 V LVCMOS, SSTL, POD, HSTL, HSUL, Differential SSTL, Differential POD, Differential HSTL, Differential HSUL, True Differential Signaling"
I/O Specifications,Maximum LVDS Pairs,312
I/O Specifications,Maximum Non-Return to Zero (NRZ) Transceivers†,24
I/O Specifications,Maximum Non-Return to Zero (NRZ) Data Rate†,28.9 Gbps
I/O Specifications,Maximum Pulse-Amplitude Modulation (PAM4) Transceivers†,12
I/O Specifications,Maximum Pulse-Amplitude Modulation (PAM4) Data Rate†,57.8 Gbps
I/O Specifications,Transceiver Protocol Hard IP,"PCIe Gen4, 10/25/100G Ethernet"
Advanced Technologies,Hyper-Registers,Yes
Advanced Technologies,FPGA Bitstream Security,Yes
Advanced Technologies,Analog-to-Digital Converter,Yes
Package Specifications,Package Options,R2581A
Supplemental Information,Additional Information,Product Table (Family Comparison)DatasheetAll FPGA Documentation
