#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Aug 21 19:40:35 2022
# Process ID: 17548
# Current directory: D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7020 D:\xilinx_FPGA_prj\FPGA\Ethernet\prj\Ethernet\Ethernet.xpr
# Log file: D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/vivado.log
# Journal file: D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet\vivado.jou
# Running On: Zou, OS: Windows, CPU Frequency: 3686 MHz, CPU Physical cores: 10, Host memory: 34212 MB
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_FPGA_prj/FPGA/Ethernet/prj/Ethernet/Ethernet.xpr
update_compile_order -fileset sources_1
add_files -norecurse D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/ARP/arp_rx.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top arp_rx [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/MDIO/mdio_driver.v] -no_script -reset -force -quiet
remove_files  D:/xilinx_FPGA_prj/FPGA/Ethernet/rtl/MDIO/mdio_driver.v
export_ip_user_files -of_objects  [get_files D:/xilinx_FPGA_prj/FPGA/Ethernet/sim/mdio_slave_interface.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/xilinx_FPGA_prj/FPGA/Ethernet/sim/tb_mdio_dri.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {D:/xilinx_FPGA_prj/FPGA/Ethernet/sim/mdio_slave_interface.v D:/xilinx_FPGA_prj/FPGA/Ethernet/sim/tb_mdio_dri.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/xilinx_FPGA_prj/FPGA/Ethernet/sim/tb_arp_rx.v
launch_simulation -install_path E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation -install_path E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64
launch_simulation -install_path E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64
launch_simulation -install_path E:/FPGA_ModelSim_simulation/Modelsim10/ModelSim/Modelsim/win64
