Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul 12 18:57:52 2025
| Host         : DESKTOP-J5MV1M4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq7000_preset_wrapper_control_sets_placed.rpt
| Design       : zynq7000_preset_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   235 |
|    Minimum number of control sets                        |   235 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   720 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   235 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |    54 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     7 |
| >= 16              |    83 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             611 |          224 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |             494 |          217 |
| Yes          | No                    | No                     |            1484 |          462 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1350 |          480 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                           |                                                                                                  Enable Signal                                                                                                 |                                                                                         Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
| ~zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                     |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                          |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                             |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                           |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                           |                1 |              1 |         1.00 |
| ~zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                         |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                           |                1 |              1 |         1.00 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                           |                1 |              1 |         1.00 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                              |                1 |              1 |         1.00 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                           |                1 |              1 |         1.00 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                           |                1 |              1 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                   |                1 |              2 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                  | zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                        | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                      |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                          |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                           |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                          |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                      |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                          |                3 |              4 |         1.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                      |                4 |              4 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                          |                2 |              4 |         2.00 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                |                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                      |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                          | zynq7000_preset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                   |                1 |              4 |         4.00 |
| ~zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                | zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                          |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                      |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                  |                4 |              4 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | zynq7000_preset_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                  |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                         | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                |                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                     |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                       | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                             |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                          |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | zynq7000_preset_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                             |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                1 |              5 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                     | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                1 |              5 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                1 |              5 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                              |                1 |              5 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                2 |              5 |         2.50 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                     | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                1 |              5 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                     | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                2 |              5 |         2.50 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                     | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                1 |              5 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                1 |              5 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                     | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                1 |              5 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                2 |              5 |         2.50 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                1 |              5 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                       | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                1 |              5 |         5.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                  |                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                   |                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                              | zynq7000_preset_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                        |                1 |              6 |         6.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_axi_bvalid_0[0]                                                                                                               | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                            |                2 |              6 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                        |                2 |              6 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                     | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                            |                2 |              6 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_axi_rvalid_0[0]                                                                                                               | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                            |                2 |              6 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                             |                3 |              7 |         2.33 |
|  zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                               |                3 |              8 |         2.67 |
| ~zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                               |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | zynq7000_preset_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                               |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                1 |              8 |         8.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                               |                3 |              8 |         2.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                 | zynq7000_preset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                   |                3 |              8 |         2.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                               |                2 |              8 |         4.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                   |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                  |                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | zynq7000_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                         | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                            |                3 |              8 |         2.67 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                       | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                4 |              8 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                |                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | zynq7000_preset_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                  |                3 |              9 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                       | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                3 |              9 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                     |                3 |              9 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                               |                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                6 |             10 |         1.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                4 |             10 |         2.50 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                3 |             10 |         3.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_wvalid_0[0]                                                                                    | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_aresetn_0                                                                       |                4 |             10 |         2.50 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                6 |             10 |         1.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                     |                5 |             10 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                             |                3 |             11 |         3.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                  |                3 |             11 |         3.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                |                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                          |                5 |             12 |         2.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                5 |             12 |         2.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                |                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                    | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                            |                5 |             12 |         2.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                     | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                            |                4 |             12 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                          |                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                4 |             12 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                |                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                 | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                7 |             14 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                            |                7 |             14 |         2.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                     | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             15 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                |                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                |                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                7 |             16 |         2.29 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                        |                5 |             17 |         3.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                              |                                                                                                                                                                                                 |                7 |             18 |         2.57 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                              |                                                                                                                                                                                                 |                7 |             18 |         2.57 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                             |                                                                                                                                                                                                 |                6 |             19 |         3.17 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                8 |             19 |         2.38 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                       |                                                                                                                                                                                                 |                5 |             19 |         3.80 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | zynq7000_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                               |                5 |             19 |         3.80 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                   |                9 |             19 |         2.11 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | zynq7000_preset_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                5 |             19 |         3.80 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                6 |             20 |         3.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                |                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                                                 |                4 |             20 |         5.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                7 |             20 |         2.86 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                |                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                |                                                                                                                                                                                                 |                7 |             20 |         2.86 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                |                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                              |                                                                                                                                                                                                 |                9 |             22 |         2.44 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                              |                                                                                                                                                                                                 |                8 |             22 |         2.75 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                | zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_5                                                                                                                                    |                4 |             23 |         5.75 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                              |                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                              |                                                                                                                                                                                                 |               11 |             26 |         2.36 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                              |                                                                                                                                                                                                 |               11 |             26 |         2.36 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                              |                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                              |                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                              |                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                    |               11 |             27 |         2.45 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               19 |             30 |         1.58 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                  | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |               13 |             32 |         2.46 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                 |               19 |             32 |         1.68 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                5 |             32 |         6.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | zynq7000_preset_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                             |               32 |             32 |         1.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                 |               13 |             32 |         2.46 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                           | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                6 |             32 |         5.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                6 |             32 |         5.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               10 |             32 |         3.20 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    |                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                               | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                4 |             32 |         8.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                     | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |                5 |             32 |         6.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                | zynq7000_preset_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                               |               12 |             32 |         2.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                     |                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                   |                6 |             32 |         5.33 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                     | zynq7000_preset_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                8 |             32 |         4.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[1]                                                                                                        | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                9 |             32 |         3.56 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                    | zynq7000_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                7 |             33 |         4.71 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                 |               13 |             33 |         2.54 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                 |               12 |             33 |         2.75 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                             |               12 |             36 |         3.00 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | zynq7000_preset_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   |                                                                                                                                                                                                 |               10 |             47 |         4.70 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in_0                                                                                                               | zynq7000_preset_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                   |               23 |             52 |         2.26 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                             |                                                                                                                                                                                                 |               14 |             53 |         3.79 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_valid_i_reg_inv_0                                                                                                             |                                                                                                                                                                                                 |               12 |             53 |         4.42 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                            |               27 |             63 |         2.33 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                         |                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/if_missed_fetch_reg                                              |                                                                                                                                                                                                 |               10 |             75 |         7.50 |
|  zynq7000_preset_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                |                                                                                                                                                                                                 |               29 |             81 |         2.79 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               43 |            117 |         2.72 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_i_reg_0                                                                                                             |                                                                                                                                                                                                 |               16 |            128 |         8.00 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               71 |            155 |         2.18 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | zynq7000_preset_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               92 |            230 |         2.50 |
|  zynq7000_preset_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                                                                |                                                                                                                                                                                                 |              196 |            546 |         2.79 |
+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


