

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 29 14:41:44 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          543
LUT:           1222
FF:            1767
DSP:             10
BRAM:             0
SRL:              8
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.677
CP achieved post-implementation:    7.178
Timing met
