Info: Starting: Create simulation model
Info: ip-generate --project-directory=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/ --output-directory=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/simulation/ --file-set=SIM_VHDL --report-file=html:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.html --report-file=sopcinfo:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.sopcinfo --report-file=csv:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.csv --report-file=spd:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.spd --report-file=sip:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/simulation/Assignment4_Qsys.sip --report-file=cmp:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.qsys
Progress: Loading niosII_hw_dev_tutorial/Assignment4_Qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding esl_bus_demo_0 [esl_bus_demo 1.0]
Progress: Parameterizing module esl_bus_demo_0
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Assignment4_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Assignment4_Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Warning: Assignment4_Qsys.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: Assignment4_Qsys: Generating Assignment4_Qsys "Assignment4_Qsys" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 23 connections
Info: merlin_translator_transform: After transform: 17 modules, 50 connections
Info: merlin_domain_transform: After transform: 34 modules, 139 connections
Info: merlin_router_transform: After transform: 43 modules, 166 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 170 connections
Info: merlin_network_to_switch_transform: After transform: 61 modules, 206 connections
Info: limiter_update_transform: After transform: 61 modules, 207 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 63 modules, 269 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 27 connections
Info: merlin_mm_transform: After transform: 9 modules, 27 connections
Info: merlin_interrupt_mapper_transform: After transform: 10 modules, 30 connections
Info: reset_adaptation_transform: After transform: 12 modules, 40 connections
Warning: Assignment4_Qsys: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: Assignment4_Qsys: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: onchip_mem: Starting RTL generation for module 'Assignment4_Qsys_onchip_mem'
Info: onchip_mem:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Assignment4_Qsys_onchip_mem --dir=/tmp/alt9528_5318676591629960922.dir/0182_onchip_mem_gen/ --quartus_dir=/opt/altera/13.1/quartus --vhdl --config=/tmp/alt9528_5318676591629960922.dir/0182_onchip_mem_gen//Assignment4_Qsys_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9528_5318676591629960922.dir/0182_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'Assignment4_Qsys_onchip_mem'
Info: onchip_mem: "Assignment4_Qsys" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'Assignment4_Qsys_cpu'
Info: cpu:   Generation command is [exec /opt/altera/13.1/quartus/linux/eperlcmd -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Assignment4_Qsys_cpu --dir=/tmp/alt9528_5318676591629960922.dir/0183_cpu_gen/ --quartus_dir=/opt/altera/13.1/quartus --vhdl --config=/tmp/alt9528_5318676591629960922.dir/0183_cpu_gen//Assignment4_Qsys_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9528_5318676591629960922.dir/0183_cpu_gen/  ]
Info: cpu: # 2023.06.20 14:18:35 (*) Starting Nios II generation
Info: cpu: # 2023.06.20 14:18:35 (*)   Checking for plaintext license.
Info: cpu: # 2023.06.20 14:18:36 (*)   Plaintext license not found.
Info: cpu: # 2023.06.20 14:18:36 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.06.20 14:18:37 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2023.06.20 14:18:37 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.06.20 14:18:38 (*)   Creating all objects for CPU
Info: cpu: # 2023.06.20 14:18:38 (*)     Pipeline frontend
Info: cpu: # 2023.06.20 14:18:40 (*)   Creating '/tmp/alt9528_5318676591629960922.dir/0183_cpu_gen//Assignment4_Qsys_cpu_nios2_waves.do'
Info: cpu: # 2023.06.20 14:18:40 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.06.20 14:18:44 (*)   Creating encrypted RTL
Info: cpu: # 2023.06.20 14:18:45 (*)   Creating IP functional simulation model
Info: cpu: # 2023.06.20 14:18:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Assignment4_Qsys_cpu'
Info: cpu: "Assignment4_Qsys" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'Assignment4_Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Assignment4_Qsys_jtag_uart --dir=/tmp/alt9528_5318676591629960922.dir/0184_jtag_uart_gen/ --quartus_dir=/opt/altera/13.1/quartus --vhdl --config=/tmp/alt9528_5318676591629960922.dir/0184_jtag_uart_gen//Assignment4_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9528_5318676591629960922.dir/0184_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'Assignment4_Qsys_jtag_uart'
Info: jtag_uart: "Assignment4_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'Assignment4_Qsys_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /opt/altera/13.1/quartus/linux//perl/bin/perl -I /opt/altera/13.1/quartus/linux//perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Assignment4_Qsys_sys_clk_timer --dir=/tmp/alt9528_5318676591629960922.dir/0185_sys_clk_timer_gen/ --quartus_dir=/opt/altera/13.1/quartus --vhdl --config=/tmp/alt9528_5318676591629960922.dir/0185_sys_clk_timer_gen//Assignment4_Qsys_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9528_5318676591629960922.dir/0185_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'Assignment4_Qsys_sys_clk_timer'
Info: sys_clk_timer: "Assignment4_Qsys" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: Generating VHDL simulation model
Info: sysid: Generated simulation model Assignment4_Qsys_sysid.vho
Info: sysid: "Assignment4_Qsys" instantiated altera_avalon_sysid_qsys "sysid"
Error: esl_bus_demo_0: Port button1 in TCL description is not found in the design file
Error: esl_bus_demo_0: Port button2 in TCL description is not found in the design file
Info: esl_bus_demo_0: "Assignment4_Qsys" instantiated esl_bus_demo "esl_bus_demo_0"
Error: Generation stopped, 4 or more modules remaining
Info: Assignment4_Qsys: Done "Assignment4_Qsys" with 11 modules, 31 files, 1291874 bytes
Error: ip-generate failed with exit code 1: 3 Errors, 3 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.spd --output-directory=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/simulation/
Info: Doing: ip-make-simscript --spd=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.spd --output-directory=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/simulation/
Info: Generating the following file(s) for MODELSIM simulator in /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	6 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/ --output-directory=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/ --report-file=bsf:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.qsys
Progress: Loading niosII_hw_dev_tutorial/Assignment4_Qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding esl_bus_demo_0 [esl_bus_demo 1.0]
Progress: Parameterizing module esl_bus_demo_0
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Assignment4_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Assignment4_Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Warning: Assignment4_Qsys.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/ --output-directory=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.html --report-file=sopcinfo:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.sopcinfo --report-file=cmp:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.cmp --report-file=qip:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.qip --report-file=svd --report-file=regmap:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.regmap --report-file=debuginfo:/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl1-5/Desktop/ESL201000168/Assignment_11/niosII_hw_dev_tutorial/Assignment4_Qsys.qsys --language=VHDL
Progress: Loading niosII_hw_dev_tutorial/Assignment4_Qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding esl_bus_demo_0 [esl_bus_demo 1.0]
Progress: Parameterizing module esl_bus_demo_0
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Assignment4_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Assignment4_Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Warning: Assignment4_Qsys.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: Assignment4_Qsys: Generating Assignment4_Qsys "Assignment4_Qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 23 connections
Info: merlin_translator_transform: After transform: 17 modules, 50 connections
Info: merlin_domain_transform: After transform: 34 modules, 139 connections
Info: merlin_router_transform: After transform: 43 modules, 166 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 170 connections
Info: merlin_network_to_switch_transform: After transform: 61 modules, 206 connections
Info: limiter_update_transform: After transform: 61 modules, 207 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 63 modules, 269 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 27 connections
Info: merlin_mm_transform: After transform: 9 modules, 27 connections
Info: merlin_interrupt_mapper_transform: After transform: 10 modules, 30 connections
Info: reset_adaptation_transform: After transform: 12 modules, 40 connections
Warning: Assignment4_Qsys: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: Assignment4_Qsys: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: onchip_mem: Starting RTL generation for module 'Assignment4_Qsys_onchip_mem'
Info: onchip_mem:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Assignment4_Qsys_onchip_mem --dir=/tmp/alt9528_5318676591629960922.dir/0191_onchip_mem_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt9528_5318676591629960922.dir/0191_onchip_mem_gen//Assignment4_Qsys_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'Assignment4_Qsys_onchip_mem'
Info: onchip_mem: "Assignment4_Qsys" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'Assignment4_Qsys_cpu'
Info: cpu:   Generation command is [exec /opt/altera/13.1/quartus/linux/eperlcmd -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Assignment4_Qsys_cpu --dir=/tmp/alt9528_5318676591629960922.dir/0192_cpu_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt9528_5318676591629960922.dir/0192_cpu_gen//Assignment4_Qsys_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.06.20 14:19:08 (*) Starting Nios II generation
Info: cpu: # 2023.06.20 14:19:08 (*)   Checking for plaintext license.
Info: cpu: # 2023.06.20 14:19:09 (*)   Plaintext license not found.
Info: cpu: # 2023.06.20 14:19:09 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2023.06.20 14:19:11 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2023.06.20 14:19:11 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.06.20 14:19:11 (*)   Creating all objects for CPU
Info: cpu: # 2023.06.20 14:19:12 (*)     Pipeline frontend
Info: cpu: # 2023.06.20 14:19:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.06.20 14:19:15 (*)   Creating encrypted RTL
Info: cpu: # 2023.06.20 14:19:16 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Assignment4_Qsys_cpu'
Info: cpu: "Assignment4_Qsys" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'Assignment4_Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Assignment4_Qsys_jtag_uart --dir=/tmp/alt9528_5318676591629960922.dir/0193_jtag_uart_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt9528_5318676591629960922.dir/0193_jtag_uart_gen//Assignment4_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Assignment4_Qsys_jtag_uart'
Info: jtag_uart: "Assignment4_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'Assignment4_Qsys_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /opt/altera/13.1/quartus/linux//perl/bin/perl -I /opt/altera/13.1/quartus/linux//perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Assignment4_Qsys_sys_clk_timer --dir=/tmp/alt9528_5318676591629960922.dir/0194_sys_clk_timer_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt9528_5318676591629960922.dir/0194_sys_clk_timer_gen//Assignment4_Qsys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'Assignment4_Qsys_sys_clk_timer'
Info: sys_clk_timer: "Assignment4_Qsys" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "Assignment4_Qsys" instantiated altera_avalon_sysid_qsys "sysid"
Error: esl_bus_demo_0: Port button1 in TCL description is not found in the design file
Error: esl_bus_demo_0: Port button2 in TCL description is not found in the design file
Info: esl_bus_demo_0: "Assignment4_Qsys" instantiated esl_bus_demo "esl_bus_demo_0"
Error: Generation stopped, 4 or more modules remaining
Info: Assignment4_Qsys: Done "Assignment4_Qsys" with 11 modules, 21 files, 556697 bytes
Error: ip-generate failed with exit code 1: 3 Errors, 3 Warnings
Info: Finished: Create HDL design files for synthesis
